
Acelerometro.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004de8  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c0  08004ef8  08004ef8  00014ef8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004fb8  08004fb8  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  08004fb8  08004fb8  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004fb8  08004fb8  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004fb8  08004fb8  00014fb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004fbc  08004fbc  00014fbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08004fc0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000194  20000074  08005034  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000208  08005034  00020208  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007d25  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000134e  00000000  00000000  00027dc2  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000708  00000000  00000000  00029110  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000680  00000000  00000000  00029818  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000134de  00000000  00000000  00029e98  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00006056  00000000  00000000  0003d376  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0006a311  00000000  00000000  000433cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000ad6dd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000210c  00000000  00000000  000ad758  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000074 	.word	0x20000074
 800012c:	00000000 	.word	0x00000000
 8000130:	08004ee0 	.word	0x08004ee0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000078 	.word	0x20000078
 800014c:	08004ee0 	.word	0x08004ee0

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800028e:	f1a4 0401 	sub.w	r4, r4, #1
 8000292:	d1e9      	bne.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_dcmpun>:
 80009fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	d102      	bne.n	8000a0c <__aeabi_dcmpun+0x10>
 8000a06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0a:	d10a      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x20>
 8000a16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1a:	d102      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a1c:	f04f 0000 	mov.w	r0, #0
 8000a20:	4770      	bx	lr
 8000a22:	f04f 0001 	mov.w	r0, #1
 8000a26:	4770      	bx	lr

08000a28 <__aeabi_d2f>:
 8000a28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a30:	bf24      	itt	cs
 8000a32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a3a:	d90d      	bls.n	8000a58 <__aeabi_d2f+0x30>
 8000a3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a50:	bf08      	it	eq
 8000a52:	f020 0001 	biceq.w	r0, r0, #1
 8000a56:	4770      	bx	lr
 8000a58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a5c:	d121      	bne.n	8000aa2 <__aeabi_d2f+0x7a>
 8000a5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a62:	bfbc      	itt	lt
 8000a64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a68:	4770      	bxlt	lr
 8000a6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a72:	f1c2 0218 	rsb	r2, r2, #24
 8000a76:	f1c2 0c20 	rsb	ip, r2, #32
 8000a7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000a82:	bf18      	it	ne
 8000a84:	f040 0001 	orrne.w	r0, r0, #1
 8000a88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a94:	ea40 000c 	orr.w	r0, r0, ip
 8000a98:	fa23 f302 	lsr.w	r3, r3, r2
 8000a9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000aa0:	e7cc      	b.n	8000a3c <__aeabi_d2f+0x14>
 8000aa2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aa6:	d107      	bne.n	8000ab8 <__aeabi_d2f+0x90>
 8000aa8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000aac:	bf1e      	ittt	ne
 8000aae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ab2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ab6:	4770      	bxne	lr
 8000ab8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000abc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ac0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_frsub>:
 8000ac8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000acc:	e002      	b.n	8000ad4 <__addsf3>
 8000ace:	bf00      	nop

08000ad0 <__aeabi_fsub>:
 8000ad0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000ad4 <__addsf3>:
 8000ad4:	0042      	lsls	r2, r0, #1
 8000ad6:	bf1f      	itttt	ne
 8000ad8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000adc:	ea92 0f03 	teqne	r2, r3
 8000ae0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ae4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ae8:	d06a      	beq.n	8000bc0 <__addsf3+0xec>
 8000aea:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aee:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000af2:	bfc1      	itttt	gt
 8000af4:	18d2      	addgt	r2, r2, r3
 8000af6:	4041      	eorgt	r1, r0
 8000af8:	4048      	eorgt	r0, r1
 8000afa:	4041      	eorgt	r1, r0
 8000afc:	bfb8      	it	lt
 8000afe:	425b      	neglt	r3, r3
 8000b00:	2b19      	cmp	r3, #25
 8000b02:	bf88      	it	hi
 8000b04:	4770      	bxhi	lr
 8000b06:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b0a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b0e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b12:	bf18      	it	ne
 8000b14:	4240      	negne	r0, r0
 8000b16:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b1a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b1e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b22:	bf18      	it	ne
 8000b24:	4249      	negne	r1, r1
 8000b26:	ea92 0f03 	teq	r2, r3
 8000b2a:	d03f      	beq.n	8000bac <__addsf3+0xd8>
 8000b2c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b30:	fa41 fc03 	asr.w	ip, r1, r3
 8000b34:	eb10 000c 	adds.w	r0, r0, ip
 8000b38:	f1c3 0320 	rsb	r3, r3, #32
 8000b3c:	fa01 f103 	lsl.w	r1, r1, r3
 8000b40:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b44:	d502      	bpl.n	8000b4c <__addsf3+0x78>
 8000b46:	4249      	negs	r1, r1
 8000b48:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b4c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b50:	d313      	bcc.n	8000b7a <__addsf3+0xa6>
 8000b52:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b56:	d306      	bcc.n	8000b66 <__addsf3+0x92>
 8000b58:	0840      	lsrs	r0, r0, #1
 8000b5a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b5e:	f102 0201 	add.w	r2, r2, #1
 8000b62:	2afe      	cmp	r2, #254	; 0xfe
 8000b64:	d251      	bcs.n	8000c0a <__addsf3+0x136>
 8000b66:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b6a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b6e:	bf08      	it	eq
 8000b70:	f020 0001 	biceq.w	r0, r0, #1
 8000b74:	ea40 0003 	orr.w	r0, r0, r3
 8000b78:	4770      	bx	lr
 8000b7a:	0049      	lsls	r1, r1, #1
 8000b7c:	eb40 0000 	adc.w	r0, r0, r0
 8000b80:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000b84:	f1a2 0201 	sub.w	r2, r2, #1
 8000b88:	d1ed      	bne.n	8000b66 <__addsf3+0x92>
 8000b8a:	fab0 fc80 	clz	ip, r0
 8000b8e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b92:	ebb2 020c 	subs.w	r2, r2, ip
 8000b96:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b9a:	bfaa      	itet	ge
 8000b9c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000ba0:	4252      	neglt	r2, r2
 8000ba2:	4318      	orrge	r0, r3
 8000ba4:	bfbc      	itt	lt
 8000ba6:	40d0      	lsrlt	r0, r2
 8000ba8:	4318      	orrlt	r0, r3
 8000baa:	4770      	bx	lr
 8000bac:	f092 0f00 	teq	r2, #0
 8000bb0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000bb4:	bf06      	itte	eq
 8000bb6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000bba:	3201      	addeq	r2, #1
 8000bbc:	3b01      	subne	r3, #1
 8000bbe:	e7b5      	b.n	8000b2c <__addsf3+0x58>
 8000bc0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000bc4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bc8:	bf18      	it	ne
 8000bca:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bce:	d021      	beq.n	8000c14 <__addsf3+0x140>
 8000bd0:	ea92 0f03 	teq	r2, r3
 8000bd4:	d004      	beq.n	8000be0 <__addsf3+0x10c>
 8000bd6:	f092 0f00 	teq	r2, #0
 8000bda:	bf08      	it	eq
 8000bdc:	4608      	moveq	r0, r1
 8000bde:	4770      	bx	lr
 8000be0:	ea90 0f01 	teq	r0, r1
 8000be4:	bf1c      	itt	ne
 8000be6:	2000      	movne	r0, #0
 8000be8:	4770      	bxne	lr
 8000bea:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bee:	d104      	bne.n	8000bfa <__addsf3+0x126>
 8000bf0:	0040      	lsls	r0, r0, #1
 8000bf2:	bf28      	it	cs
 8000bf4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bf8:	4770      	bx	lr
 8000bfa:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bfe:	bf3c      	itt	cc
 8000c00:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c04:	4770      	bxcc	lr
 8000c06:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c0a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c0e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c12:	4770      	bx	lr
 8000c14:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c18:	bf16      	itet	ne
 8000c1a:	4608      	movne	r0, r1
 8000c1c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c20:	4601      	movne	r1, r0
 8000c22:	0242      	lsls	r2, r0, #9
 8000c24:	bf06      	itte	eq
 8000c26:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c2a:	ea90 0f01 	teqeq	r0, r1
 8000c2e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c32:	4770      	bx	lr

08000c34 <__aeabi_ui2f>:
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	e004      	b.n	8000c44 <__aeabi_i2f+0x8>
 8000c3a:	bf00      	nop

08000c3c <__aeabi_i2f>:
 8000c3c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c40:	bf48      	it	mi
 8000c42:	4240      	negmi	r0, r0
 8000c44:	ea5f 0c00 	movs.w	ip, r0
 8000c48:	bf08      	it	eq
 8000c4a:	4770      	bxeq	lr
 8000c4c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c50:	4601      	mov	r1, r0
 8000c52:	f04f 0000 	mov.w	r0, #0
 8000c56:	e01c      	b.n	8000c92 <__aeabi_l2f+0x2a>

08000c58 <__aeabi_ul2f>:
 8000c58:	ea50 0201 	orrs.w	r2, r0, r1
 8000c5c:	bf08      	it	eq
 8000c5e:	4770      	bxeq	lr
 8000c60:	f04f 0300 	mov.w	r3, #0
 8000c64:	e00a      	b.n	8000c7c <__aeabi_l2f+0x14>
 8000c66:	bf00      	nop

08000c68 <__aeabi_l2f>:
 8000c68:	ea50 0201 	orrs.w	r2, r0, r1
 8000c6c:	bf08      	it	eq
 8000c6e:	4770      	bxeq	lr
 8000c70:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c74:	d502      	bpl.n	8000c7c <__aeabi_l2f+0x14>
 8000c76:	4240      	negs	r0, r0
 8000c78:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c7c:	ea5f 0c01 	movs.w	ip, r1
 8000c80:	bf02      	ittt	eq
 8000c82:	4684      	moveq	ip, r0
 8000c84:	4601      	moveq	r1, r0
 8000c86:	2000      	moveq	r0, #0
 8000c88:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c8c:	bf08      	it	eq
 8000c8e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c92:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c96:	fabc f28c 	clz	r2, ip
 8000c9a:	3a08      	subs	r2, #8
 8000c9c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000ca0:	db10      	blt.n	8000cc4 <__aeabi_l2f+0x5c>
 8000ca2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ca6:	4463      	add	r3, ip
 8000ca8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cac:	f1c2 0220 	rsb	r2, r2, #32
 8000cb0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000cb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb8:	eb43 0002 	adc.w	r0, r3, r2
 8000cbc:	bf08      	it	eq
 8000cbe:	f020 0001 	biceq.w	r0, r0, #1
 8000cc2:	4770      	bx	lr
 8000cc4:	f102 0220 	add.w	r2, r2, #32
 8000cc8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ccc:	f1c2 0220 	rsb	r2, r2, #32
 8000cd0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cd4:	fa21 f202 	lsr.w	r2, r1, r2
 8000cd8:	eb43 0002 	adc.w	r0, r3, r2
 8000cdc:	bf08      	it	eq
 8000cde:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ce2:	4770      	bx	lr

08000ce4 <__aeabi_fmul>:
 8000ce4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ce8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cec:	bf1e      	ittt	ne
 8000cee:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cf2:	ea92 0f0c 	teqne	r2, ip
 8000cf6:	ea93 0f0c 	teqne	r3, ip
 8000cfa:	d06f      	beq.n	8000ddc <__aeabi_fmul+0xf8>
 8000cfc:	441a      	add	r2, r3
 8000cfe:	ea80 0c01 	eor.w	ip, r0, r1
 8000d02:	0240      	lsls	r0, r0, #9
 8000d04:	bf18      	it	ne
 8000d06:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d0a:	d01e      	beq.n	8000d4a <__aeabi_fmul+0x66>
 8000d0c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d10:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d14:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d18:	fba0 3101 	umull	r3, r1, r0, r1
 8000d1c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d20:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d24:	bf3e      	ittt	cc
 8000d26:	0049      	lslcc	r1, r1, #1
 8000d28:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d2c:	005b      	lslcc	r3, r3, #1
 8000d2e:	ea40 0001 	orr.w	r0, r0, r1
 8000d32:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d36:	2afd      	cmp	r2, #253	; 0xfd
 8000d38:	d81d      	bhi.n	8000d76 <__aeabi_fmul+0x92>
 8000d3a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d3e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d42:	bf08      	it	eq
 8000d44:	f020 0001 	biceq.w	r0, r0, #1
 8000d48:	4770      	bx	lr
 8000d4a:	f090 0f00 	teq	r0, #0
 8000d4e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d52:	bf08      	it	eq
 8000d54:	0249      	lsleq	r1, r1, #9
 8000d56:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d5a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d5e:	3a7f      	subs	r2, #127	; 0x7f
 8000d60:	bfc2      	ittt	gt
 8000d62:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d66:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d6a:	4770      	bxgt	lr
 8000d6c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d70:	f04f 0300 	mov.w	r3, #0
 8000d74:	3a01      	subs	r2, #1
 8000d76:	dc5d      	bgt.n	8000e34 <__aeabi_fmul+0x150>
 8000d78:	f112 0f19 	cmn.w	r2, #25
 8000d7c:	bfdc      	itt	le
 8000d7e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d82:	4770      	bxle	lr
 8000d84:	f1c2 0200 	rsb	r2, r2, #0
 8000d88:	0041      	lsls	r1, r0, #1
 8000d8a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d8e:	f1c2 0220 	rsb	r2, r2, #32
 8000d92:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d96:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d9a:	f140 0000 	adc.w	r0, r0, #0
 8000d9e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000da2:	bf08      	it	eq
 8000da4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000da8:	4770      	bx	lr
 8000daa:	f092 0f00 	teq	r2, #0
 8000dae:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000db2:	bf02      	ittt	eq
 8000db4:	0040      	lsleq	r0, r0, #1
 8000db6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000dba:	3a01      	subeq	r2, #1
 8000dbc:	d0f9      	beq.n	8000db2 <__aeabi_fmul+0xce>
 8000dbe:	ea40 000c 	orr.w	r0, r0, ip
 8000dc2:	f093 0f00 	teq	r3, #0
 8000dc6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000dca:	bf02      	ittt	eq
 8000dcc:	0049      	lsleq	r1, r1, #1
 8000dce:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000dd2:	3b01      	subeq	r3, #1
 8000dd4:	d0f9      	beq.n	8000dca <__aeabi_fmul+0xe6>
 8000dd6:	ea41 010c 	orr.w	r1, r1, ip
 8000dda:	e78f      	b.n	8000cfc <__aeabi_fmul+0x18>
 8000ddc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000de0:	ea92 0f0c 	teq	r2, ip
 8000de4:	bf18      	it	ne
 8000de6:	ea93 0f0c 	teqne	r3, ip
 8000dea:	d00a      	beq.n	8000e02 <__aeabi_fmul+0x11e>
 8000dec:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000df0:	bf18      	it	ne
 8000df2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000df6:	d1d8      	bne.n	8000daa <__aeabi_fmul+0xc6>
 8000df8:	ea80 0001 	eor.w	r0, r0, r1
 8000dfc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e00:	4770      	bx	lr
 8000e02:	f090 0f00 	teq	r0, #0
 8000e06:	bf17      	itett	ne
 8000e08:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e0c:	4608      	moveq	r0, r1
 8000e0e:	f091 0f00 	teqne	r1, #0
 8000e12:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e16:	d014      	beq.n	8000e42 <__aeabi_fmul+0x15e>
 8000e18:	ea92 0f0c 	teq	r2, ip
 8000e1c:	d101      	bne.n	8000e22 <__aeabi_fmul+0x13e>
 8000e1e:	0242      	lsls	r2, r0, #9
 8000e20:	d10f      	bne.n	8000e42 <__aeabi_fmul+0x15e>
 8000e22:	ea93 0f0c 	teq	r3, ip
 8000e26:	d103      	bne.n	8000e30 <__aeabi_fmul+0x14c>
 8000e28:	024b      	lsls	r3, r1, #9
 8000e2a:	bf18      	it	ne
 8000e2c:	4608      	movne	r0, r1
 8000e2e:	d108      	bne.n	8000e42 <__aeabi_fmul+0x15e>
 8000e30:	ea80 0001 	eor.w	r0, r0, r1
 8000e34:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e38:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e3c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e40:	4770      	bx	lr
 8000e42:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e46:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e4a:	4770      	bx	lr

08000e4c <__aeabi_fdiv>:
 8000e4c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e50:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e54:	bf1e      	ittt	ne
 8000e56:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e5a:	ea92 0f0c 	teqne	r2, ip
 8000e5e:	ea93 0f0c 	teqne	r3, ip
 8000e62:	d069      	beq.n	8000f38 <__aeabi_fdiv+0xec>
 8000e64:	eba2 0203 	sub.w	r2, r2, r3
 8000e68:	ea80 0c01 	eor.w	ip, r0, r1
 8000e6c:	0249      	lsls	r1, r1, #9
 8000e6e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e72:	d037      	beq.n	8000ee4 <__aeabi_fdiv+0x98>
 8000e74:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e78:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e7c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e80:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e84:	428b      	cmp	r3, r1
 8000e86:	bf38      	it	cc
 8000e88:	005b      	lslcc	r3, r3, #1
 8000e8a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e8e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e92:	428b      	cmp	r3, r1
 8000e94:	bf24      	itt	cs
 8000e96:	1a5b      	subcs	r3, r3, r1
 8000e98:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e9c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ea0:	bf24      	itt	cs
 8000ea2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000ea6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000eaa:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000eae:	bf24      	itt	cs
 8000eb0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000eb4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000eb8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000ebc:	bf24      	itt	cs
 8000ebe:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000ec2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000ec6:	011b      	lsls	r3, r3, #4
 8000ec8:	bf18      	it	ne
 8000eca:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ece:	d1e0      	bne.n	8000e92 <__aeabi_fdiv+0x46>
 8000ed0:	2afd      	cmp	r2, #253	; 0xfd
 8000ed2:	f63f af50 	bhi.w	8000d76 <__aeabi_fmul+0x92>
 8000ed6:	428b      	cmp	r3, r1
 8000ed8:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000edc:	bf08      	it	eq
 8000ede:	f020 0001 	biceq.w	r0, r0, #1
 8000ee2:	4770      	bx	lr
 8000ee4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ee8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eec:	327f      	adds	r2, #127	; 0x7f
 8000eee:	bfc2      	ittt	gt
 8000ef0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000ef4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ef8:	4770      	bxgt	lr
 8000efa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000efe:	f04f 0300 	mov.w	r3, #0
 8000f02:	3a01      	subs	r2, #1
 8000f04:	e737      	b.n	8000d76 <__aeabi_fmul+0x92>
 8000f06:	f092 0f00 	teq	r2, #0
 8000f0a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f0e:	bf02      	ittt	eq
 8000f10:	0040      	lsleq	r0, r0, #1
 8000f12:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f16:	3a01      	subeq	r2, #1
 8000f18:	d0f9      	beq.n	8000f0e <__aeabi_fdiv+0xc2>
 8000f1a:	ea40 000c 	orr.w	r0, r0, ip
 8000f1e:	f093 0f00 	teq	r3, #0
 8000f22:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f26:	bf02      	ittt	eq
 8000f28:	0049      	lsleq	r1, r1, #1
 8000f2a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f2e:	3b01      	subeq	r3, #1
 8000f30:	d0f9      	beq.n	8000f26 <__aeabi_fdiv+0xda>
 8000f32:	ea41 010c 	orr.w	r1, r1, ip
 8000f36:	e795      	b.n	8000e64 <__aeabi_fdiv+0x18>
 8000f38:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f3c:	ea92 0f0c 	teq	r2, ip
 8000f40:	d108      	bne.n	8000f54 <__aeabi_fdiv+0x108>
 8000f42:	0242      	lsls	r2, r0, #9
 8000f44:	f47f af7d 	bne.w	8000e42 <__aeabi_fmul+0x15e>
 8000f48:	ea93 0f0c 	teq	r3, ip
 8000f4c:	f47f af70 	bne.w	8000e30 <__aeabi_fmul+0x14c>
 8000f50:	4608      	mov	r0, r1
 8000f52:	e776      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f54:	ea93 0f0c 	teq	r3, ip
 8000f58:	d104      	bne.n	8000f64 <__aeabi_fdiv+0x118>
 8000f5a:	024b      	lsls	r3, r1, #9
 8000f5c:	f43f af4c 	beq.w	8000df8 <__aeabi_fmul+0x114>
 8000f60:	4608      	mov	r0, r1
 8000f62:	e76e      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f64:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f68:	bf18      	it	ne
 8000f6a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f6e:	d1ca      	bne.n	8000f06 <__aeabi_fdiv+0xba>
 8000f70:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f74:	f47f af5c 	bne.w	8000e30 <__aeabi_fmul+0x14c>
 8000f78:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f7c:	f47f af3c 	bne.w	8000df8 <__aeabi_fmul+0x114>
 8000f80:	e75f      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f82:	bf00      	nop

08000f84 <MPU6050_Init>:
static int16_t GyroRW[3];

//Fucntion Definitions
//1- i2c Handler 
void MPU6050_Init(I2C_HandleTypeDef *I2Chnd)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b082      	sub	sp, #8
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
	//Copy I2C CubeMX handle to local library
	memcpy(&i2cHandler, I2Chnd, sizeof(*I2Chnd));
 8000f8c:	2254      	movs	r2, #84	; 0x54
 8000f8e:	6879      	ldr	r1, [r7, #4]
 8000f90:	4803      	ldr	r0, [pc, #12]	; (8000fa0 <MPU6050_Init+0x1c>)
 8000f92:	f002 fd87 	bl	8003aa4 <memcpy>
}
 8000f96:	bf00      	nop
 8000f98:	3708      	adds	r7, #8
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}
 8000f9e:	bf00      	nop
 8000fa0:	20000090 	.word	0x20000090

08000fa4 <I2C_Read>:

//2- i2c Read
void I2C_Read(uint8_t ADDR, uint8_t *i2cBif, uint8_t NofData)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b086      	sub	sp, #24
 8000fa8:	af02      	add	r7, sp, #8
 8000faa:	4603      	mov	r3, r0
 8000fac:	6039      	str	r1, [r7, #0]
 8000fae:	71fb      	strb	r3, [r7, #7]
 8000fb0:	4613      	mov	r3, r2
 8000fb2:	71bb      	strb	r3, [r7, #6]
	uint8_t i2cBuf[2];
	uint8_t MPUADDR;
	//Need to Shift address to make it proper to i2c operation
	MPUADDR = (MPU_ADDR<<1);
 8000fb4:	23d0      	movs	r3, #208	; 0xd0
 8000fb6:	73fb      	strb	r3, [r7, #15]
	i2cBuf[0] = ADDR;
 8000fb8:	79fb      	ldrb	r3, [r7, #7]
 8000fba:	733b      	strb	r3, [r7, #12]
	HAL_I2C_Master_Transmit(&i2cHandler, MPUADDR, i2cBuf, 1, 10);
 8000fbc:	7bfb      	ldrb	r3, [r7, #15]
 8000fbe:	b299      	uxth	r1, r3
 8000fc0:	f107 020c 	add.w	r2, r7, #12
 8000fc4:	230a      	movs	r3, #10
 8000fc6:	9300      	str	r3, [sp, #0]
 8000fc8:	2301      	movs	r3, #1
 8000fca:	4809      	ldr	r0, [pc, #36]	; (8000ff0 <I2C_Read+0x4c>)
 8000fcc:	f001 fb04 	bl	80025d8 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&i2cHandler, MPUADDR, i2cBif, NofData, 100);
 8000fd0:	7bfb      	ldrb	r3, [r7, #15]
 8000fd2:	b299      	uxth	r1, r3
 8000fd4:	79bb      	ldrb	r3, [r7, #6]
 8000fd6:	b29a      	uxth	r2, r3
 8000fd8:	2364      	movs	r3, #100	; 0x64
 8000fda:	9300      	str	r3, [sp, #0]
 8000fdc:	4613      	mov	r3, r2
 8000fde:	683a      	ldr	r2, [r7, #0]
 8000fe0:	4803      	ldr	r0, [pc, #12]	; (8000ff0 <I2C_Read+0x4c>)
 8000fe2:	f001 fbf7 	bl	80027d4 <HAL_I2C_Master_Receive>
}
 8000fe6:	bf00      	nop
 8000fe8:	3710      	adds	r7, #16
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	20000090 	.word	0x20000090

08000ff4 <I2C_Write8>:

//3- i2c Write
void I2C_Write8(uint8_t ADDR, uint8_t data)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b086      	sub	sp, #24
 8000ff8:	af02      	add	r7, sp, #8
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	460a      	mov	r2, r1
 8000ffe:	71fb      	strb	r3, [r7, #7]
 8001000:	4613      	mov	r3, r2
 8001002:	71bb      	strb	r3, [r7, #6]
	uint8_t i2cData[2];
	i2cData[0] = ADDR;
 8001004:	79fb      	ldrb	r3, [r7, #7]
 8001006:	733b      	strb	r3, [r7, #12]
	i2cData[1] = data;
 8001008:	79bb      	ldrb	r3, [r7, #6]
 800100a:	737b      	strb	r3, [r7, #13]
	uint8_t MPUADDR = (MPU_ADDR<<1);
 800100c:	23d0      	movs	r3, #208	; 0xd0
 800100e:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Master_Transmit(&i2cHandler, MPUADDR, i2cData, 2,100);
 8001010:	7bfb      	ldrb	r3, [r7, #15]
 8001012:	b299      	uxth	r1, r3
 8001014:	f107 020c 	add.w	r2, r7, #12
 8001018:	2364      	movs	r3, #100	; 0x64
 800101a:	9300      	str	r3, [sp, #0]
 800101c:	2302      	movs	r3, #2
 800101e:	4803      	ldr	r0, [pc, #12]	; (800102c <I2C_Write8+0x38>)
 8001020:	f001 fada 	bl	80025d8 <HAL_I2C_Master_Transmit>
}
 8001024:	bf00      	nop
 8001026:	3710      	adds	r7, #16
 8001028:	46bd      	mov	sp, r7
 800102a:	bd80      	pop	{r7, pc}
 800102c:	20000090 	.word	0x20000090

08001030 <MPU6050_Config>:

//4- MPU6050 Initialaztion Configuration 
void MPU6050_Config(MPU_ConfigTypeDef *config)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b084      	sub	sp, #16
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
	uint8_t Buffer = 0;
 8001038:	2300      	movs	r3, #0
 800103a:	73fb      	strb	r3, [r7, #15]
	//Clock Source 
	//Reset Device
	I2C_Write8(PWR_MAGT_1_REG, 0x80);
 800103c:	2180      	movs	r1, #128	; 0x80
 800103e:	206b      	movs	r0, #107	; 0x6b
 8001040:	f7ff ffd8 	bl	8000ff4 <I2C_Write8>
	HAL_Delay(100);
 8001044:	2064      	movs	r0, #100	; 0x64
 8001046:	f000 ff0f 	bl	8001e68 <HAL_Delay>
	Buffer = config ->ClockSource & 0x07; //change the 7th bits of register
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	f003 0307 	and.w	r3, r3, #7
 8001052:	73fb      	strb	r3, [r7, #15]
	Buffer |= (config ->Sleep_Mode_Bit << 6) &0x40; // change only the 7th bit in the register
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	791b      	ldrb	r3, [r3, #4]
 8001058:	019b      	lsls	r3, r3, #6
 800105a:	b25b      	sxtb	r3, r3
 800105c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001060:	b25a      	sxtb	r2, r3
 8001062:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001066:	4313      	orrs	r3, r2
 8001068:	b25b      	sxtb	r3, r3
 800106a:	73fb      	strb	r3, [r7, #15]
	I2C_Write8(PWR_MAGT_1_REG, Buffer);
 800106c:	7bfb      	ldrb	r3, [r7, #15]
 800106e:	4619      	mov	r1, r3
 8001070:	206b      	movs	r0, #107	; 0x6b
 8001072:	f7ff ffbf 	bl	8000ff4 <I2C_Write8>
	HAL_Delay(100); // should wait 10ms after changeing the clock setting.
 8001076:	2064      	movs	r0, #100	; 0x64
 8001078:	f000 fef6 	bl	8001e68 <HAL_Delay>
	
	//Set the Digital Low Pass Filter
	Buffer = 0;
 800107c:	2300      	movs	r3, #0
 800107e:	73fb      	strb	r3, [r7, #15]
	Buffer = config->CONFIG_DLPF & 0x07;
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	78db      	ldrb	r3, [r3, #3]
 8001084:	f003 0307 	and.w	r3, r3, #7
 8001088:	73fb      	strb	r3, [r7, #15]
	I2C_Write8(CONFIG_REG, Buffer);
 800108a:	7bfb      	ldrb	r3, [r7, #15]
 800108c:	4619      	mov	r1, r3
 800108e:	201a      	movs	r0, #26
 8001090:	f7ff ffb0 	bl	8000ff4 <I2C_Write8>
	
	//Select the Gyroscope Full Scale Range
	Buffer = 0;
 8001094:	2300      	movs	r3, #0
 8001096:	73fb      	strb	r3, [r7, #15]
	Buffer = (config->Gyro_Full_Scale << 3) & 0x18;
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	785b      	ldrb	r3, [r3, #1]
 800109c:	00db      	lsls	r3, r3, #3
 800109e:	b2db      	uxtb	r3, r3
 80010a0:	f003 0318 	and.w	r3, r3, #24
 80010a4:	73fb      	strb	r3, [r7, #15]
	I2C_Write8(GYRO_CONFIG_REG, Buffer);
 80010a6:	7bfb      	ldrb	r3, [r7, #15]
 80010a8:	4619      	mov	r1, r3
 80010aa:	201b      	movs	r0, #27
 80010ac:	f7ff ffa2 	bl	8000ff4 <I2C_Write8>
	
	//Select the Accelerometer Full Scale Range 
	Buffer = 0; 
 80010b0:	2300      	movs	r3, #0
 80010b2:	73fb      	strb	r3, [r7, #15]
	Buffer = (config->Accel_Full_Scale << 3) & 0x18;
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	789b      	ldrb	r3, [r3, #2]
 80010b8:	00db      	lsls	r3, r3, #3
 80010ba:	b2db      	uxtb	r3, r3
 80010bc:	f003 0318 	and.w	r3, r3, #24
 80010c0:	73fb      	strb	r3, [r7, #15]
	I2C_Write8(ACCEL_CONFIG_REG, Buffer);
 80010c2:	7bfb      	ldrb	r3, [r7, #15]
 80010c4:	4619      	mov	r1, r3
 80010c6:	201c      	movs	r0, #28
 80010c8:	f7ff ff94 	bl	8000ff4 <I2C_Write8>
	//Set SRD To Default
	MPU6050_Set_SMPRT_DIV(0x04);
 80010cc:	2004      	movs	r0, #4
 80010ce:	f000 f857 	bl	8001180 <MPU6050_Set_SMPRT_DIV>
	
	
	//Accelerometer Scaling Factor, Set the Accelerometer and Gyroscope Scaling Factor
	switch (config->Accel_Full_Scale)
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	789b      	ldrb	r3, [r3, #2]
 80010d6:	2b03      	cmp	r3, #3
 80010d8:	d81a      	bhi.n	8001110 <MPU6050_Config+0xe0>
 80010da:	a201      	add	r2, pc, #4	; (adr r2, 80010e0 <MPU6050_Config+0xb0>)
 80010dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010e0:	080010f1 	.word	0x080010f1
 80010e4:	080010f9 	.word	0x080010f9
 80010e8:	08001101 	.word	0x08001101
 80010ec:	08001109 	.word	0x08001109
	{
		case AFS_SEL_2g:
			accelScalingFactor = (2000.0f/32768.0f);
 80010f0:	4b1a      	ldr	r3, [pc, #104]	; (800115c <MPU6050_Config+0x12c>)
 80010f2:	4a1b      	ldr	r2, [pc, #108]	; (8001160 <MPU6050_Config+0x130>)
 80010f4:	601a      	str	r2, [r3, #0]
			break;
 80010f6:	e00c      	b.n	8001112 <MPU6050_Config+0xe2>
		
		case AFS_SEL_4g:
			accelScalingFactor = (4000.0f/32768.0f);
 80010f8:	4b18      	ldr	r3, [pc, #96]	; (800115c <MPU6050_Config+0x12c>)
 80010fa:	4a1a      	ldr	r2, [pc, #104]	; (8001164 <MPU6050_Config+0x134>)
 80010fc:	601a      	str	r2, [r3, #0]
				break;
 80010fe:	e008      	b.n	8001112 <MPU6050_Config+0xe2>
		
		case AFS_SEL_8g:
			accelScalingFactor = (8000.0f/32768.0f);
 8001100:	4b16      	ldr	r3, [pc, #88]	; (800115c <MPU6050_Config+0x12c>)
 8001102:	4a19      	ldr	r2, [pc, #100]	; (8001168 <MPU6050_Config+0x138>)
 8001104:	601a      	str	r2, [r3, #0]
			break;
 8001106:	e004      	b.n	8001112 <MPU6050_Config+0xe2>
		
		case AFS_SEL_16g:
			accelScalingFactor = (16000.0f/32768.0f);
 8001108:	4b14      	ldr	r3, [pc, #80]	; (800115c <MPU6050_Config+0x12c>)
 800110a:	4a18      	ldr	r2, [pc, #96]	; (800116c <MPU6050_Config+0x13c>)
 800110c:	601a      	str	r2, [r3, #0]
			break;
 800110e:	e000      	b.n	8001112 <MPU6050_Config+0xe2>
		
		default:
			break;
 8001110:	bf00      	nop
	}
	//Gyroscope Scaling Factor 
	switch (config->Gyro_Full_Scale)
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	785b      	ldrb	r3, [r3, #1]
 8001116:	2b03      	cmp	r3, #3
 8001118:	d81a      	bhi.n	8001150 <MPU6050_Config+0x120>
 800111a:	a201      	add	r2, pc, #4	; (adr r2, 8001120 <MPU6050_Config+0xf0>)
 800111c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001120:	08001131 	.word	0x08001131
 8001124:	08001139 	.word	0x08001139
 8001128:	08001141 	.word	0x08001141
 800112c:	08001149 	.word	0x08001149
	{
		case FS_SEL_250:
			gyroScalingFactor = 250.0f/32768.0f;
 8001130:	4b0f      	ldr	r3, [pc, #60]	; (8001170 <MPU6050_Config+0x140>)
 8001132:	4a10      	ldr	r2, [pc, #64]	; (8001174 <MPU6050_Config+0x144>)
 8001134:	601a      	str	r2, [r3, #0]
			break;
 8001136:	e00c      	b.n	8001152 <MPU6050_Config+0x122>
		
		case FS_SEL_500:
				gyroScalingFactor = 500.0f/32768.0f;
 8001138:	4b0d      	ldr	r3, [pc, #52]	; (8001170 <MPU6050_Config+0x140>)
 800113a:	4a0f      	ldr	r2, [pc, #60]	; (8001178 <MPU6050_Config+0x148>)
 800113c:	601a      	str	r2, [r3, #0]
				break;
 800113e:	e008      	b.n	8001152 <MPU6050_Config+0x122>
		
		case FS_SEL_1000:
			gyroScalingFactor = 1000.0f/32768.0f;
 8001140:	4b0b      	ldr	r3, [pc, #44]	; (8001170 <MPU6050_Config+0x140>)
 8001142:	4a0e      	ldr	r2, [pc, #56]	; (800117c <MPU6050_Config+0x14c>)
 8001144:	601a      	str	r2, [r3, #0]
			break;
 8001146:	e004      	b.n	8001152 <MPU6050_Config+0x122>
		
		case FS_SEL_2000:
			gyroScalingFactor = 2000.0f/32768.0f;
 8001148:	4b09      	ldr	r3, [pc, #36]	; (8001170 <MPU6050_Config+0x140>)
 800114a:	4a05      	ldr	r2, [pc, #20]	; (8001160 <MPU6050_Config+0x130>)
 800114c:	601a      	str	r2, [r3, #0]
			break;
 800114e:	e000      	b.n	8001152 <MPU6050_Config+0x122>
		
		default:
			break;
 8001150:	bf00      	nop
	}
	
}
 8001152:	bf00      	nop
 8001154:	3710      	adds	r7, #16
 8001156:	46bd      	mov	sp, r7
 8001158:	bd80      	pop	{r7, pc}
 800115a:	bf00      	nop
 800115c:	200000e4 	.word	0x200000e4
 8001160:	3d7a0000 	.word	0x3d7a0000
 8001164:	3dfa0000 	.word	0x3dfa0000
 8001168:	3e7a0000 	.word	0x3e7a0000
 800116c:	3efa0000 	.word	0x3efa0000
 8001170:	200000e8 	.word	0x200000e8
 8001174:	3bfa0000 	.word	0x3bfa0000
 8001178:	3c7a0000 	.word	0x3c7a0000
 800117c:	3cfa0000 	.word	0x3cfa0000

08001180 <MPU6050_Set_SMPRT_DIV>:
	return Buffer;
}

//6- Set Sample Rate Divider
void MPU6050_Set_SMPRT_DIV(uint8_t SMPRTvalue)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b082      	sub	sp, #8
 8001184:	af00      	add	r7, sp, #0
 8001186:	4603      	mov	r3, r0
 8001188:	71fb      	strb	r3, [r7, #7]
	I2C_Write8(SMPLRT_DIV_REG, SMPRTvalue);
 800118a:	79fb      	ldrb	r3, [r7, #7]
 800118c:	4619      	mov	r1, r3
 800118e:	2019      	movs	r0, #25
 8001190:	f7ff ff30 	bl	8000ff4 <I2C_Write8>
}
 8001194:	bf00      	nop
 8001196:	3708      	adds	r7, #8
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}

0800119c <MPU6050_Get_Accel_RawData>:
	
}

//9- Get Accel Raw Data
void MPU6050_Get_Accel_RawData(RawData_Def *rawDef)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b088      	sub	sp, #32
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
	uint8_t i2cBuf[2];
	uint8_t AcceArr[6], GyroArr[6];
	
	I2C_Read(INT_STATUS_REG, &i2cBuf[1],1);
 80011a4:	f107 031c 	add.w	r3, r7, #28
 80011a8:	3301      	adds	r3, #1
 80011aa:	2201      	movs	r2, #1
 80011ac:	4619      	mov	r1, r3
 80011ae:	203a      	movs	r0, #58	; 0x3a
 80011b0:	f7ff fef8 	bl	8000fa4 <I2C_Read>
	if((i2cBuf[1]&&0x01))
 80011b4:	7f7b      	ldrb	r3, [r7, #29]
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d04f      	beq.n	800125a <MPU6050_Get_Accel_RawData+0xbe>
	{
		I2C_Read(ACCEL_XOUT_H_REG, AcceArr,6);
 80011ba:	f107 0314 	add.w	r3, r7, #20
 80011be:	2206      	movs	r2, #6
 80011c0:	4619      	mov	r1, r3
 80011c2:	203b      	movs	r0, #59	; 0x3b
 80011c4:	f7ff feee 	bl	8000fa4 <I2C_Read>
		
		//Accel Raw Data
		rawDef->x = ((AcceArr[0]<<8) + AcceArr[1]); // x-Axis
 80011c8:	7d3b      	ldrb	r3, [r7, #20]
 80011ca:	b29b      	uxth	r3, r3
 80011cc:	021b      	lsls	r3, r3, #8
 80011ce:	b29a      	uxth	r2, r3
 80011d0:	7d7b      	ldrb	r3, [r7, #21]
 80011d2:	b29b      	uxth	r3, r3
 80011d4:	4413      	add	r3, r2
 80011d6:	b29b      	uxth	r3, r3
 80011d8:	b21a      	sxth	r2, r3
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	801a      	strh	r2, [r3, #0]
		rawDef->y = ((AcceArr[2]<<8) + AcceArr[3]); // y-Axis
 80011de:	7dbb      	ldrb	r3, [r7, #22]
 80011e0:	b29b      	uxth	r3, r3
 80011e2:	021b      	lsls	r3, r3, #8
 80011e4:	b29a      	uxth	r2, r3
 80011e6:	7dfb      	ldrb	r3, [r7, #23]
 80011e8:	b29b      	uxth	r3, r3
 80011ea:	4413      	add	r3, r2
 80011ec:	b29b      	uxth	r3, r3
 80011ee:	b21a      	sxth	r2, r3
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	805a      	strh	r2, [r3, #2]
		rawDef->z = ((AcceArr[4]<<8) + AcceArr[5]); // z-Axis
 80011f4:	7e3b      	ldrb	r3, [r7, #24]
 80011f6:	b29b      	uxth	r3, r3
 80011f8:	021b      	lsls	r3, r3, #8
 80011fa:	b29a      	uxth	r2, r3
 80011fc:	7e7b      	ldrb	r3, [r7, #25]
 80011fe:	b29b      	uxth	r3, r3
 8001200:	4413      	add	r3, r2
 8001202:	b29b      	uxth	r3, r3
 8001204:	b21a      	sxth	r2, r3
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	809a      	strh	r2, [r3, #4]
		//Gyro Raw Data
		I2C_Read(GYRO_XOUT_H_REG, GyroArr,6);
 800120a:	f107 030c 	add.w	r3, r7, #12
 800120e:	2206      	movs	r2, #6
 8001210:	4619      	mov	r1, r3
 8001212:	2043      	movs	r0, #67	; 0x43
 8001214:	f7ff fec6 	bl	8000fa4 <I2C_Read>
		GyroRW[0] = ((GyroArr[0]<<8) + GyroArr[1]);
 8001218:	7b3b      	ldrb	r3, [r7, #12]
 800121a:	b29b      	uxth	r3, r3
 800121c:	021b      	lsls	r3, r3, #8
 800121e:	b29a      	uxth	r2, r3
 8001220:	7b7b      	ldrb	r3, [r7, #13]
 8001222:	b29b      	uxth	r3, r3
 8001224:	4413      	add	r3, r2
 8001226:	b29b      	uxth	r3, r3
 8001228:	b21a      	sxth	r2, r3
 800122a:	4b0e      	ldr	r3, [pc, #56]	; (8001264 <MPU6050_Get_Accel_RawData+0xc8>)
 800122c:	801a      	strh	r2, [r3, #0]
		GyroRW[1] = (GyroArr[2]<<8) + GyroArr[3];
 800122e:	7bbb      	ldrb	r3, [r7, #14]
 8001230:	b29b      	uxth	r3, r3
 8001232:	021b      	lsls	r3, r3, #8
 8001234:	b29a      	uxth	r2, r3
 8001236:	7bfb      	ldrb	r3, [r7, #15]
 8001238:	b29b      	uxth	r3, r3
 800123a:	4413      	add	r3, r2
 800123c:	b29b      	uxth	r3, r3
 800123e:	b21a      	sxth	r2, r3
 8001240:	4b08      	ldr	r3, [pc, #32]	; (8001264 <MPU6050_Get_Accel_RawData+0xc8>)
 8001242:	805a      	strh	r2, [r3, #2]
		GyroRW[2] = ((GyroArr[4]<<8) + GyroArr[5]);
 8001244:	7c3b      	ldrb	r3, [r7, #16]
 8001246:	b29b      	uxth	r3, r3
 8001248:	021b      	lsls	r3, r3, #8
 800124a:	b29a      	uxth	r2, r3
 800124c:	7c7b      	ldrb	r3, [r7, #17]
 800124e:	b29b      	uxth	r3, r3
 8001250:	4413      	add	r3, r2
 8001252:	b29b      	uxth	r3, r3
 8001254:	b21a      	sxth	r2, r3
 8001256:	4b03      	ldr	r3, [pc, #12]	; (8001264 <MPU6050_Get_Accel_RawData+0xc8>)
 8001258:	809a      	strh	r2, [r3, #4]
	}
}
 800125a:	bf00      	nop
 800125c:	3720      	adds	r7, #32
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}
 8001262:	bf00      	nop
 8001264:	200000ec 	.word	0x200000ec

08001268 <MPU6050_Get_Gyro_RawData>:
	CaliDef->y = (AccelScaled.y) - A_Y_Bias;// y-Axis
	CaliDef->z = (AccelScaled.z) - A_Z_Bias;// z-Axis
}
//12- Get Gyro Raw Data
void MPU6050_Get_Gyro_RawData(RawData_Def *rawDef)
{
 8001268:	b480      	push	{r7}
 800126a:	b083      	sub	sp, #12
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
	
	//Accel Raw Data
	rawDef->x = GyroRW[0];
 8001270:	4b09      	ldr	r3, [pc, #36]	; (8001298 <MPU6050_Get_Gyro_RawData+0x30>)
 8001272:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	801a      	strh	r2, [r3, #0]
	rawDef->y = GyroRW[1];
 800127a:	4b07      	ldr	r3, [pc, #28]	; (8001298 <MPU6050_Get_Gyro_RawData+0x30>)
 800127c:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	805a      	strh	r2, [r3, #2]
	rawDef->z = GyroRW[2];
 8001284:	4b04      	ldr	r3, [pc, #16]	; (8001298 <MPU6050_Get_Gyro_RawData+0x30>)
 8001286:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	809a      	strh	r2, [r3, #4]
	
}
 800128e:	bf00      	nop
 8001290:	370c      	adds	r7, #12
 8001292:	46bd      	mov	sp, r7
 8001294:	bc80      	pop	{r7}
 8001296:	4770      	bx	lr
 8001298:	200000ec 	.word	0x200000ec
 800129c:	00000000 	.word	0x00000000

080012a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012a0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80012a4:	b082      	sub	sp, #8
 80012a6:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012a8:	f000 fd7c 	bl	8001da4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012ac:	f000 fb58 	bl	8001960 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012b0:	f000 fbf8 	bl	8001aa4 <MX_GPIO_Init>
  MX_I2C1_Init();
 80012b4:	f000 fb9a 	bl	80019ec <MX_I2C1_Init>
  MX_I2C2_Init();
 80012b8:	f000 fbc6 	bl	8001a48 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
  MPU6050_Init(&hi2c2);
 80012bc:	487e      	ldr	r0, [pc, #504]	; (80014b8 <main+0x218>)
 80012be:	f7ff fe61 	bl	8000f84 <MPU6050_Init>

  myMpuConfig.Accel_Full_Scale = AFS_SEL_4g;
 80012c2:	2301      	movs	r3, #1
 80012c4:	70bb      	strb	r3, [r7, #2]
  myMpuConfig.ClockSource = Internal_8MHz;
 80012c6:	2300      	movs	r3, #0
 80012c8:	703b      	strb	r3, [r7, #0]
  myMpuConfig.CONFIG_DLPF = DLPF_184A_188G_Hz;
 80012ca:	2301      	movs	r3, #1
 80012cc:	70fb      	strb	r3, [r7, #3]
  myMpuConfig.Gyro_Full_Scale = FS_SEL_500;
 80012ce:	2301      	movs	r3, #1
 80012d0:	707b      	strb	r3, [r7, #1]
  myMpuConfig.Sleep_Mode_Bit = 0;
 80012d2:	2300      	movs	r3, #0
 80012d4:	713b      	strb	r3, [r7, #4]
  MPU6050_Config(&myMpuConfig);
 80012d6:	463b      	mov	r3, r7
 80012d8:	4618      	mov	r0, r3
 80012da:	f7ff fea9 	bl	8001030 <MPU6050_Config>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  //acc_error
	  if(acc_error==0){
 80012de:	4b77      	ldr	r3, [pc, #476]	; (80014bc <main+0x21c>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	f040 80db 	bne.w	800149e <main+0x1fe>
		  for(i=0;i<200;i++){
 80012e8:	4b75      	ldr	r3, [pc, #468]	; (80014c0 <main+0x220>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	601a      	str	r2, [r3, #0]
 80012ee:	e0d1      	b.n	8001494 <main+0x1f4>

			  MPU6050_Get_Accel_RawData(&myAccelRaw);
 80012f0:	4874      	ldr	r0, [pc, #464]	; (80014c4 <main+0x224>)
 80012f2:	f7ff ff53 	bl	800119c <MPU6050_Get_Accel_RawData>

			  acc_error_x+=atan(myAccelRaw.y/sqrt(pow(myAccelRaw.x,2)+pow(myAccelRaw.z,2)))*(180/3.141592654);
 80012f6:	4b73      	ldr	r3, [pc, #460]	; (80014c4 <main+0x224>)
 80012f8:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80012fc:	4618      	mov	r0, r3
 80012fe:	f7ff f879 	bl	80003f4 <__aeabi_i2d>
 8001302:	4604      	mov	r4, r0
 8001304:	460d      	mov	r5, r1
 8001306:	4b6f      	ldr	r3, [pc, #444]	; (80014c4 <main+0x224>)
 8001308:	f9b3 3000 	ldrsh.w	r3, [r3]
 800130c:	4618      	mov	r0, r3
 800130e:	f7ff f871 	bl	80003f4 <__aeabi_i2d>
 8001312:	f04f 0200 	mov.w	r2, #0
 8001316:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800131a:	f002 fd67 	bl	8003dec <pow>
 800131e:	4680      	mov	r8, r0
 8001320:	4689      	mov	r9, r1
 8001322:	4b68      	ldr	r3, [pc, #416]	; (80014c4 <main+0x224>)
 8001324:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001328:	4618      	mov	r0, r3
 800132a:	f7ff f863 	bl	80003f4 <__aeabi_i2d>
 800132e:	f04f 0200 	mov.w	r2, #0
 8001332:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001336:	f002 fd59 	bl	8003dec <pow>
 800133a:	4602      	mov	r2, r0
 800133c:	460b      	mov	r3, r1
 800133e:	4640      	mov	r0, r8
 8001340:	4649      	mov	r1, r9
 8001342:	f7fe ff0b 	bl	800015c <__adddf3>
 8001346:	4602      	mov	r2, r0
 8001348:	460b      	mov	r3, r1
 800134a:	4610      	mov	r0, r2
 800134c:	4619      	mov	r1, r3
 800134e:	f002 fea9 	bl	80040a4 <sqrt>
 8001352:	4602      	mov	r2, r0
 8001354:	460b      	mov	r3, r1
 8001356:	4620      	mov	r0, r4
 8001358:	4629      	mov	r1, r5
 800135a:	f7ff f9df 	bl	800071c <__aeabi_ddiv>
 800135e:	4603      	mov	r3, r0
 8001360:	460c      	mov	r4, r1
 8001362:	4618      	mov	r0, r3
 8001364:	4621      	mov	r1, r4
 8001366:	f002 fbb3 	bl	8003ad0 <atan>
 800136a:	a351      	add	r3, pc, #324	; (adr r3, 80014b0 <main+0x210>)
 800136c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001370:	f7ff f8aa 	bl	80004c8 <__aeabi_dmul>
 8001374:	4603      	mov	r3, r0
 8001376:	460c      	mov	r4, r1
 8001378:	4625      	mov	r5, r4
 800137a:	461c      	mov	r4, r3
 800137c:	4b52      	ldr	r3, [pc, #328]	; (80014c8 <main+0x228>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	4618      	mov	r0, r3
 8001382:	f7ff f849 	bl	8000418 <__aeabi_f2d>
 8001386:	4602      	mov	r2, r0
 8001388:	460b      	mov	r3, r1
 800138a:	4620      	mov	r0, r4
 800138c:	4629      	mov	r1, r5
 800138e:	f7fe fee5 	bl	800015c <__adddf3>
 8001392:	4603      	mov	r3, r0
 8001394:	460c      	mov	r4, r1
 8001396:	4618      	mov	r0, r3
 8001398:	4621      	mov	r1, r4
 800139a:	f7ff fb45 	bl	8000a28 <__aeabi_d2f>
 800139e:	4602      	mov	r2, r0
 80013a0:	4b49      	ldr	r3, [pc, #292]	; (80014c8 <main+0x228>)
 80013a2:	601a      	str	r2, [r3, #0]
			  acc_error_y+=atan(myAccelRaw.x*-1/sqrt(pow(myAccelRaw.y,2)+pow(myAccelRaw.z,2)))*(180/3.141592654);
 80013a4:	4b47      	ldr	r3, [pc, #284]	; (80014c4 <main+0x224>)
 80013a6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013aa:	425b      	negs	r3, r3
 80013ac:	4618      	mov	r0, r3
 80013ae:	f7ff f821 	bl	80003f4 <__aeabi_i2d>
 80013b2:	4604      	mov	r4, r0
 80013b4:	460d      	mov	r5, r1
 80013b6:	4b43      	ldr	r3, [pc, #268]	; (80014c4 <main+0x224>)
 80013b8:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80013bc:	4618      	mov	r0, r3
 80013be:	f7ff f819 	bl	80003f4 <__aeabi_i2d>
 80013c2:	f04f 0200 	mov.w	r2, #0
 80013c6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80013ca:	f002 fd0f 	bl	8003dec <pow>
 80013ce:	4680      	mov	r8, r0
 80013d0:	4689      	mov	r9, r1
 80013d2:	4b3c      	ldr	r3, [pc, #240]	; (80014c4 <main+0x224>)
 80013d4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80013d8:	4618      	mov	r0, r3
 80013da:	f7ff f80b 	bl	80003f4 <__aeabi_i2d>
 80013de:	f04f 0200 	mov.w	r2, #0
 80013e2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80013e6:	f002 fd01 	bl	8003dec <pow>
 80013ea:	4602      	mov	r2, r0
 80013ec:	460b      	mov	r3, r1
 80013ee:	4640      	mov	r0, r8
 80013f0:	4649      	mov	r1, r9
 80013f2:	f7fe feb3 	bl	800015c <__adddf3>
 80013f6:	4602      	mov	r2, r0
 80013f8:	460b      	mov	r3, r1
 80013fa:	4610      	mov	r0, r2
 80013fc:	4619      	mov	r1, r3
 80013fe:	f002 fe51 	bl	80040a4 <sqrt>
 8001402:	4602      	mov	r2, r0
 8001404:	460b      	mov	r3, r1
 8001406:	4620      	mov	r0, r4
 8001408:	4629      	mov	r1, r5
 800140a:	f7ff f987 	bl	800071c <__aeabi_ddiv>
 800140e:	4603      	mov	r3, r0
 8001410:	460c      	mov	r4, r1
 8001412:	4618      	mov	r0, r3
 8001414:	4621      	mov	r1, r4
 8001416:	f002 fb5b 	bl	8003ad0 <atan>
 800141a:	a325      	add	r3, pc, #148	; (adr r3, 80014b0 <main+0x210>)
 800141c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001420:	f7ff f852 	bl	80004c8 <__aeabi_dmul>
 8001424:	4603      	mov	r3, r0
 8001426:	460c      	mov	r4, r1
 8001428:	4625      	mov	r5, r4
 800142a:	461c      	mov	r4, r3
 800142c:	4b27      	ldr	r3, [pc, #156]	; (80014cc <main+0x22c>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	4618      	mov	r0, r3
 8001432:	f7fe fff1 	bl	8000418 <__aeabi_f2d>
 8001436:	4602      	mov	r2, r0
 8001438:	460b      	mov	r3, r1
 800143a:	4620      	mov	r0, r4
 800143c:	4629      	mov	r1, r5
 800143e:	f7fe fe8d 	bl	800015c <__adddf3>
 8001442:	4603      	mov	r3, r0
 8001444:	460c      	mov	r4, r1
 8001446:	4618      	mov	r0, r3
 8001448:	4621      	mov	r1, r4
 800144a:	f7ff faed 	bl	8000a28 <__aeabi_d2f>
 800144e:	4602      	mov	r2, r0
 8001450:	4b1e      	ldr	r3, [pc, #120]	; (80014cc <main+0x22c>)
 8001452:	601a      	str	r2, [r3, #0]
			  if(i==199){
 8001454:	4b1a      	ldr	r3, [pc, #104]	; (80014c0 <main+0x220>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	2bc7      	cmp	r3, #199	; 0xc7
 800145a:	d116      	bne.n	800148a <main+0x1ea>
				  acc_error_x/=200;
 800145c:	4b1a      	ldr	r3, [pc, #104]	; (80014c8 <main+0x228>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	491b      	ldr	r1, [pc, #108]	; (80014d0 <main+0x230>)
 8001462:	4618      	mov	r0, r3
 8001464:	f7ff fcf2 	bl	8000e4c <__aeabi_fdiv>
 8001468:	4603      	mov	r3, r0
 800146a:	461a      	mov	r2, r3
 800146c:	4b16      	ldr	r3, [pc, #88]	; (80014c8 <main+0x228>)
 800146e:	601a      	str	r2, [r3, #0]
				  acc_error_y/=200;
 8001470:	4b16      	ldr	r3, [pc, #88]	; (80014cc <main+0x22c>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	4916      	ldr	r1, [pc, #88]	; (80014d0 <main+0x230>)
 8001476:	4618      	mov	r0, r3
 8001478:	f7ff fce8 	bl	8000e4c <__aeabi_fdiv>
 800147c:	4603      	mov	r3, r0
 800147e:	461a      	mov	r2, r3
 8001480:	4b12      	ldr	r3, [pc, #72]	; (80014cc <main+0x22c>)
 8001482:	601a      	str	r2, [r3, #0]
				  acc_error=1;
 8001484:	4b0d      	ldr	r3, [pc, #52]	; (80014bc <main+0x21c>)
 8001486:	2201      	movs	r2, #1
 8001488:	601a      	str	r2, [r3, #0]
		  for(i=0;i<200;i++){
 800148a:	4b0d      	ldr	r3, [pc, #52]	; (80014c0 <main+0x220>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	3301      	adds	r3, #1
 8001490:	4a0b      	ldr	r2, [pc, #44]	; (80014c0 <main+0x220>)
 8001492:	6013      	str	r3, [r2, #0]
 8001494:	4b0a      	ldr	r3, [pc, #40]	; (80014c0 <main+0x220>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	2bc7      	cmp	r3, #199	; 0xc7
 800149a:	f77f af29 	ble.w	80012f0 <main+0x50>
			  }
		  }
	  }
	  //gyro error
	  if(gyro_error==0){
 800149e:	4b0d      	ldr	r3, [pc, #52]	; (80014d4 <main+0x234>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	f040 8081 	bne.w	80015aa <main+0x30a>
		  for(i=0;i<200;i++){
 80014a8:	4b05      	ldr	r3, [pc, #20]	; (80014c0 <main+0x220>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	601a      	str	r2, [r3, #0]
 80014ae:	e078      	b.n	80015a2 <main+0x302>
 80014b0:	1a53b118 	.word	0x1a53b118
 80014b4:	404ca5dc 	.word	0x404ca5dc
 80014b8:	20000184 	.word	0x20000184
 80014bc:	20000128 	.word	0x20000128
 80014c0:	200001e0 	.word	0x200001e0
 80014c4:	200001fc 	.word	0x200001fc
 80014c8:	200000f4 	.word	0x200000f4
 80014cc:	200000f8 	.word	0x200000f8
 80014d0:	43480000 	.word	0x43480000
 80014d4:	2000012c 	.word	0x2000012c
			  MPU6050_Get_Gyro_RawData(&myGyroRaw);
 80014d8:	48c9      	ldr	r0, [pc, #804]	; (8001800 <main+0x560>)
 80014da:	f7ff fec5 	bl	8001268 <MPU6050_Get_Gyro_RawData>

			  gyro_error_x+=(myGyroRaw.x/65.5);
 80014de:	4bc9      	ldr	r3, [pc, #804]	; (8001804 <main+0x564>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	4618      	mov	r0, r3
 80014e4:	f7fe ff98 	bl	8000418 <__aeabi_f2d>
 80014e8:	4604      	mov	r4, r0
 80014ea:	460d      	mov	r5, r1
 80014ec:	4bc4      	ldr	r3, [pc, #784]	; (8001800 <main+0x560>)
 80014ee:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014f2:	4618      	mov	r0, r3
 80014f4:	f7fe ff7e 	bl	80003f4 <__aeabi_i2d>
 80014f8:	a3bd      	add	r3, pc, #756	; (adr r3, 80017f0 <main+0x550>)
 80014fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014fe:	f7ff f90d 	bl	800071c <__aeabi_ddiv>
 8001502:	4602      	mov	r2, r0
 8001504:	460b      	mov	r3, r1
 8001506:	4620      	mov	r0, r4
 8001508:	4629      	mov	r1, r5
 800150a:	f7fe fe27 	bl	800015c <__adddf3>
 800150e:	4603      	mov	r3, r0
 8001510:	460c      	mov	r4, r1
 8001512:	4618      	mov	r0, r3
 8001514:	4621      	mov	r1, r4
 8001516:	f7ff fa87 	bl	8000a28 <__aeabi_d2f>
 800151a:	4602      	mov	r2, r0
 800151c:	4bb9      	ldr	r3, [pc, #740]	; (8001804 <main+0x564>)
 800151e:	601a      	str	r2, [r3, #0]
			  gyro_error_y+=(myGyroRaw.y/65.5);
 8001520:	4bb9      	ldr	r3, [pc, #740]	; (8001808 <main+0x568>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	4618      	mov	r0, r3
 8001526:	f7fe ff77 	bl	8000418 <__aeabi_f2d>
 800152a:	4604      	mov	r4, r0
 800152c:	460d      	mov	r5, r1
 800152e:	4bb4      	ldr	r3, [pc, #720]	; (8001800 <main+0x560>)
 8001530:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001534:	4618      	mov	r0, r3
 8001536:	f7fe ff5d 	bl	80003f4 <__aeabi_i2d>
 800153a:	a3ad      	add	r3, pc, #692	; (adr r3, 80017f0 <main+0x550>)
 800153c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001540:	f7ff f8ec 	bl	800071c <__aeabi_ddiv>
 8001544:	4602      	mov	r2, r0
 8001546:	460b      	mov	r3, r1
 8001548:	4620      	mov	r0, r4
 800154a:	4629      	mov	r1, r5
 800154c:	f7fe fe06 	bl	800015c <__adddf3>
 8001550:	4603      	mov	r3, r0
 8001552:	460c      	mov	r4, r1
 8001554:	4618      	mov	r0, r3
 8001556:	4621      	mov	r1, r4
 8001558:	f7ff fa66 	bl	8000a28 <__aeabi_d2f>
 800155c:	4602      	mov	r2, r0
 800155e:	4baa      	ldr	r3, [pc, #680]	; (8001808 <main+0x568>)
 8001560:	601a      	str	r2, [r3, #0]
			  if(i==199){
 8001562:	4baa      	ldr	r3, [pc, #680]	; (800180c <main+0x56c>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	2bc7      	cmp	r3, #199	; 0xc7
 8001568:	d116      	bne.n	8001598 <main+0x2f8>
				  gyro_error_x/=200;
 800156a:	4ba6      	ldr	r3, [pc, #664]	; (8001804 <main+0x564>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	49a8      	ldr	r1, [pc, #672]	; (8001810 <main+0x570>)
 8001570:	4618      	mov	r0, r3
 8001572:	f7ff fc6b 	bl	8000e4c <__aeabi_fdiv>
 8001576:	4603      	mov	r3, r0
 8001578:	461a      	mov	r2, r3
 800157a:	4ba2      	ldr	r3, [pc, #648]	; (8001804 <main+0x564>)
 800157c:	601a      	str	r2, [r3, #0]
				  gyro_error_y/=200;
 800157e:	4ba2      	ldr	r3, [pc, #648]	; (8001808 <main+0x568>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	49a3      	ldr	r1, [pc, #652]	; (8001810 <main+0x570>)
 8001584:	4618      	mov	r0, r3
 8001586:	f7ff fc61 	bl	8000e4c <__aeabi_fdiv>
 800158a:	4603      	mov	r3, r0
 800158c:	461a      	mov	r2, r3
 800158e:	4b9e      	ldr	r3, [pc, #632]	; (8001808 <main+0x568>)
 8001590:	601a      	str	r2, [r3, #0]
				  gyro_error=1;
 8001592:	4ba0      	ldr	r3, [pc, #640]	; (8001814 <main+0x574>)
 8001594:	2201      	movs	r2, #1
 8001596:	601a      	str	r2, [r3, #0]
		  for(i=0;i<200;i++){
 8001598:	4b9c      	ldr	r3, [pc, #624]	; (800180c <main+0x56c>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	3301      	adds	r3, #1
 800159e:	4a9b      	ldr	r2, [pc, #620]	; (800180c <main+0x56c>)
 80015a0:	6013      	str	r3, [r2, #0]
 80015a2:	4b9a      	ldr	r3, [pc, #616]	; (800180c <main+0x56c>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	2bc7      	cmp	r3, #199	; 0xc7
 80015a8:	dd96      	ble.n	80014d8 <main+0x238>
			  }
		  }
	  }
	  timePrev = time;
 80015aa:	4b9b      	ldr	r3, [pc, #620]	; (8001818 <main+0x578>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	4a9b      	ldr	r2, [pc, #620]	; (800181c <main+0x57c>)
 80015b0:	6013      	str	r3, [r2, #0]
	  time = HAL_GetTick();
 80015b2:	f000 fc4f 	bl	8001e54 <HAL_GetTick>
 80015b6:	4603      	mov	r3, r0
 80015b8:	4618      	mov	r0, r3
 80015ba:	f7ff fb3b 	bl	8000c34 <__aeabi_ui2f>
 80015be:	4602      	mov	r2, r0
 80015c0:	4b95      	ldr	r3, [pc, #596]	; (8001818 <main+0x578>)
 80015c2:	601a      	str	r2, [r3, #0]
	  elapsed = (time - timePrev) / 1000;
 80015c4:	4b94      	ldr	r3, [pc, #592]	; (8001818 <main+0x578>)
 80015c6:	681a      	ldr	r2, [r3, #0]
 80015c8:	4b94      	ldr	r3, [pc, #592]	; (800181c <main+0x57c>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	4619      	mov	r1, r3
 80015ce:	4610      	mov	r0, r2
 80015d0:	f7ff fa7e 	bl	8000ad0 <__aeabi_fsub>
 80015d4:	4603      	mov	r3, r0
 80015d6:	4992      	ldr	r1, [pc, #584]	; (8001820 <main+0x580>)
 80015d8:	4618      	mov	r0, r3
 80015da:	f7ff fc37 	bl	8000e4c <__aeabi_fdiv>
 80015de:	4603      	mov	r3, r0
 80015e0:	461a      	mov	r2, r3
 80015e2:	4b90      	ldr	r3, [pc, #576]	; (8001824 <main+0x584>)
 80015e4:	601a      	str	r2, [r3, #0]

	  MPU6050_Get_Gyro_RawData(&myGyroRaw);
 80015e6:	4886      	ldr	r0, [pc, #536]	; (8001800 <main+0x560>)
 80015e8:	f7ff fe3e 	bl	8001268 <MPU6050_Get_Gyro_RawData>

	  gyro_angle_x =  ((myGyroRaw.x/65.5) - gyro_error_x)*elapsed;
 80015ec:	4b84      	ldr	r3, [pc, #528]	; (8001800 <main+0x560>)
 80015ee:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015f2:	4618      	mov	r0, r3
 80015f4:	f7fe fefe 	bl	80003f4 <__aeabi_i2d>
 80015f8:	a37d      	add	r3, pc, #500	; (adr r3, 80017f0 <main+0x550>)
 80015fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015fe:	f7ff f88d 	bl	800071c <__aeabi_ddiv>
 8001602:	4603      	mov	r3, r0
 8001604:	460c      	mov	r4, r1
 8001606:	4625      	mov	r5, r4
 8001608:	461c      	mov	r4, r3
 800160a:	4b7e      	ldr	r3, [pc, #504]	; (8001804 <main+0x564>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	4618      	mov	r0, r3
 8001610:	f7fe ff02 	bl	8000418 <__aeabi_f2d>
 8001614:	4602      	mov	r2, r0
 8001616:	460b      	mov	r3, r1
 8001618:	4620      	mov	r0, r4
 800161a:	4629      	mov	r1, r5
 800161c:	f7fe fd9c 	bl	8000158 <__aeabi_dsub>
 8001620:	4603      	mov	r3, r0
 8001622:	460c      	mov	r4, r1
 8001624:	4625      	mov	r5, r4
 8001626:	461c      	mov	r4, r3
 8001628:	4b7e      	ldr	r3, [pc, #504]	; (8001824 <main+0x584>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	4618      	mov	r0, r3
 800162e:	f7fe fef3 	bl	8000418 <__aeabi_f2d>
 8001632:	4602      	mov	r2, r0
 8001634:	460b      	mov	r3, r1
 8001636:	4620      	mov	r0, r4
 8001638:	4629      	mov	r1, r5
 800163a:	f7fe ff45 	bl	80004c8 <__aeabi_dmul>
 800163e:	4603      	mov	r3, r0
 8001640:	460c      	mov	r4, r1
 8001642:	4618      	mov	r0, r3
 8001644:	4621      	mov	r1, r4
 8001646:	f7ff f9ef 	bl	8000a28 <__aeabi_d2f>
 800164a:	4602      	mov	r2, r0
 800164c:	4b76      	ldr	r3, [pc, #472]	; (8001828 <main+0x588>)
 800164e:	601a      	str	r2, [r3, #0]
	  gyro_angle_y =  ((myGyroRaw.y/65.5) - gyro_error_y)*elapsed;
 8001650:	4b6b      	ldr	r3, [pc, #428]	; (8001800 <main+0x560>)
 8001652:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001656:	4618      	mov	r0, r3
 8001658:	f7fe fecc 	bl	80003f4 <__aeabi_i2d>
 800165c:	a364      	add	r3, pc, #400	; (adr r3, 80017f0 <main+0x550>)
 800165e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001662:	f7ff f85b 	bl	800071c <__aeabi_ddiv>
 8001666:	4603      	mov	r3, r0
 8001668:	460c      	mov	r4, r1
 800166a:	4625      	mov	r5, r4
 800166c:	461c      	mov	r4, r3
 800166e:	4b66      	ldr	r3, [pc, #408]	; (8001808 <main+0x568>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	4618      	mov	r0, r3
 8001674:	f7fe fed0 	bl	8000418 <__aeabi_f2d>
 8001678:	4602      	mov	r2, r0
 800167a:	460b      	mov	r3, r1
 800167c:	4620      	mov	r0, r4
 800167e:	4629      	mov	r1, r5
 8001680:	f7fe fd6a 	bl	8000158 <__aeabi_dsub>
 8001684:	4603      	mov	r3, r0
 8001686:	460c      	mov	r4, r1
 8001688:	4625      	mov	r5, r4
 800168a:	461c      	mov	r4, r3
 800168c:	4b65      	ldr	r3, [pc, #404]	; (8001824 <main+0x584>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	4618      	mov	r0, r3
 8001692:	f7fe fec1 	bl	8000418 <__aeabi_f2d>
 8001696:	4602      	mov	r2, r0
 8001698:	460b      	mov	r3, r1
 800169a:	4620      	mov	r0, r4
 800169c:	4629      	mov	r1, r5
 800169e:	f7fe ff13 	bl	80004c8 <__aeabi_dmul>
 80016a2:	4603      	mov	r3, r0
 80016a4:	460c      	mov	r4, r1
 80016a6:	4618      	mov	r0, r3
 80016a8:	4621      	mov	r1, r4
 80016aa:	f7ff f9bd 	bl	8000a28 <__aeabi_d2f>
 80016ae:	4602      	mov	r2, r0
 80016b0:	4b5e      	ldr	r3, [pc, #376]	; (800182c <main+0x58c>)
 80016b2:	601a      	str	r2, [r3, #0]

	  MPU6050_Get_Accel_RawData(&myAccelRaw);
 80016b4:	485e      	ldr	r0, [pc, #376]	; (8001830 <main+0x590>)
 80016b6:	f7ff fd71 	bl	800119c <MPU6050_Get_Accel_RawData>

	  acc_angle_x = atan(myAccelRaw.y/sqrt(pow(myAccelRaw.x,2)+pow(myAccelRaw.z,2)))*(180/3.141592654) - acc_error_x;
 80016ba:	4b5d      	ldr	r3, [pc, #372]	; (8001830 <main+0x590>)
 80016bc:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80016c0:	4618      	mov	r0, r3
 80016c2:	f7fe fe97 	bl	80003f4 <__aeabi_i2d>
 80016c6:	4604      	mov	r4, r0
 80016c8:	460d      	mov	r5, r1
 80016ca:	4b59      	ldr	r3, [pc, #356]	; (8001830 <main+0x590>)
 80016cc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016d0:	4618      	mov	r0, r3
 80016d2:	f7fe fe8f 	bl	80003f4 <__aeabi_i2d>
 80016d6:	f04f 0200 	mov.w	r2, #0
 80016da:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80016de:	f002 fb85 	bl	8003dec <pow>
 80016e2:	4680      	mov	r8, r0
 80016e4:	4689      	mov	r9, r1
 80016e6:	4b52      	ldr	r3, [pc, #328]	; (8001830 <main+0x590>)
 80016e8:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80016ec:	4618      	mov	r0, r3
 80016ee:	f7fe fe81 	bl	80003f4 <__aeabi_i2d>
 80016f2:	f04f 0200 	mov.w	r2, #0
 80016f6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80016fa:	f002 fb77 	bl	8003dec <pow>
 80016fe:	4602      	mov	r2, r0
 8001700:	460b      	mov	r3, r1
 8001702:	4640      	mov	r0, r8
 8001704:	4649      	mov	r1, r9
 8001706:	f7fe fd29 	bl	800015c <__adddf3>
 800170a:	4602      	mov	r2, r0
 800170c:	460b      	mov	r3, r1
 800170e:	4610      	mov	r0, r2
 8001710:	4619      	mov	r1, r3
 8001712:	f002 fcc7 	bl	80040a4 <sqrt>
 8001716:	4602      	mov	r2, r0
 8001718:	460b      	mov	r3, r1
 800171a:	4620      	mov	r0, r4
 800171c:	4629      	mov	r1, r5
 800171e:	f7fe fffd 	bl	800071c <__aeabi_ddiv>
 8001722:	4603      	mov	r3, r0
 8001724:	460c      	mov	r4, r1
 8001726:	4618      	mov	r0, r3
 8001728:	4621      	mov	r1, r4
 800172a:	f002 f9d1 	bl	8003ad0 <atan>
 800172e:	a332      	add	r3, pc, #200	; (adr r3, 80017f8 <main+0x558>)
 8001730:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001734:	f7fe fec8 	bl	80004c8 <__aeabi_dmul>
 8001738:	4603      	mov	r3, r0
 800173a:	460c      	mov	r4, r1
 800173c:	4625      	mov	r5, r4
 800173e:	461c      	mov	r4, r3
 8001740:	4b3c      	ldr	r3, [pc, #240]	; (8001834 <main+0x594>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	4618      	mov	r0, r3
 8001746:	f7fe fe67 	bl	8000418 <__aeabi_f2d>
 800174a:	4602      	mov	r2, r0
 800174c:	460b      	mov	r3, r1
 800174e:	4620      	mov	r0, r4
 8001750:	4629      	mov	r1, r5
 8001752:	f7fe fd01 	bl	8000158 <__aeabi_dsub>
 8001756:	4603      	mov	r3, r0
 8001758:	460c      	mov	r4, r1
 800175a:	4618      	mov	r0, r3
 800175c:	4621      	mov	r1, r4
 800175e:	f7ff f963 	bl	8000a28 <__aeabi_d2f>
 8001762:	4602      	mov	r2, r0
 8001764:	4b34      	ldr	r3, [pc, #208]	; (8001838 <main+0x598>)
 8001766:	601a      	str	r2, [r3, #0]
	  acc_angle_y = atan(myAccelRaw.x*-1/sqrt(pow(myAccelRaw.y,2)+pow(myAccelRaw.z,2)))*(180/3.141592654) - acc_error_y;
 8001768:	4b31      	ldr	r3, [pc, #196]	; (8001830 <main+0x590>)
 800176a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800176e:	425b      	negs	r3, r3
 8001770:	4618      	mov	r0, r3
 8001772:	f7fe fe3f 	bl	80003f4 <__aeabi_i2d>
 8001776:	4604      	mov	r4, r0
 8001778:	460d      	mov	r5, r1
 800177a:	4b2d      	ldr	r3, [pc, #180]	; (8001830 <main+0x590>)
 800177c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001780:	4618      	mov	r0, r3
 8001782:	f7fe fe37 	bl	80003f4 <__aeabi_i2d>
 8001786:	f04f 0200 	mov.w	r2, #0
 800178a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800178e:	f002 fb2d 	bl	8003dec <pow>
 8001792:	4680      	mov	r8, r0
 8001794:	4689      	mov	r9, r1
 8001796:	4b26      	ldr	r3, [pc, #152]	; (8001830 <main+0x590>)
 8001798:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800179c:	4618      	mov	r0, r3
 800179e:	f7fe fe29 	bl	80003f4 <__aeabi_i2d>
 80017a2:	f04f 0200 	mov.w	r2, #0
 80017a6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80017aa:	f002 fb1f 	bl	8003dec <pow>
 80017ae:	4602      	mov	r2, r0
 80017b0:	460b      	mov	r3, r1
 80017b2:	4640      	mov	r0, r8
 80017b4:	4649      	mov	r1, r9
 80017b6:	f7fe fcd1 	bl	800015c <__adddf3>
 80017ba:	4602      	mov	r2, r0
 80017bc:	460b      	mov	r3, r1
 80017be:	4610      	mov	r0, r2
 80017c0:	4619      	mov	r1, r3
 80017c2:	f002 fc6f 	bl	80040a4 <sqrt>
 80017c6:	4602      	mov	r2, r0
 80017c8:	460b      	mov	r3, r1
 80017ca:	4620      	mov	r0, r4
 80017cc:	4629      	mov	r1, r5
 80017ce:	f7fe ffa5 	bl	800071c <__aeabi_ddiv>
 80017d2:	4603      	mov	r3, r0
 80017d4:	460c      	mov	r4, r1
 80017d6:	4618      	mov	r0, r3
 80017d8:	4621      	mov	r1, r4
 80017da:	f002 f979 	bl	8003ad0 <atan>
 80017de:	a306      	add	r3, pc, #24	; (adr r3, 80017f8 <main+0x558>)
 80017e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017e4:	f7fe fe70 	bl	80004c8 <__aeabi_dmul>
 80017e8:	4603      	mov	r3, r0
 80017ea:	460c      	mov	r4, r1
 80017ec:	4625      	mov	r5, r4
 80017ee:	e025      	b.n	800183c <main+0x59c>
 80017f0:	00000000 	.word	0x00000000
 80017f4:	40506000 	.word	0x40506000
 80017f8:	1a53b118 	.word	0x1a53b118
 80017fc:	404ca5dc 	.word	0x404ca5dc
 8001800:	200001d8 	.word	0x200001d8
 8001804:	200000fc 	.word	0x200000fc
 8001808:	20000100 	.word	0x20000100
 800180c:	200001e0 	.word	0x200001e0
 8001810:	43480000 	.word	0x43480000
 8001814:	2000012c 	.word	0x2000012c
 8001818:	20000108 	.word	0x20000108
 800181c:	20000104 	.word	0x20000104
 8001820:	447a0000 	.word	0x447a0000
 8001824:	2000010c 	.word	0x2000010c
 8001828:	20000110 	.word	0x20000110
 800182c:	20000114 	.word	0x20000114
 8001830:	200001fc 	.word	0x200001fc
 8001834:	200000f4 	.word	0x200000f4
 8001838:	20000118 	.word	0x20000118
 800183c:	461c      	mov	r4, r3
 800183e:	4b40      	ldr	r3, [pc, #256]	; (8001940 <main+0x6a0>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	4618      	mov	r0, r3
 8001844:	f7fe fde8 	bl	8000418 <__aeabi_f2d>
 8001848:	4602      	mov	r2, r0
 800184a:	460b      	mov	r3, r1
 800184c:	4620      	mov	r0, r4
 800184e:	4629      	mov	r1, r5
 8001850:	f7fe fc82 	bl	8000158 <__aeabi_dsub>
 8001854:	4603      	mov	r3, r0
 8001856:	460c      	mov	r4, r1
 8001858:	4618      	mov	r0, r3
 800185a:	4621      	mov	r1, r4
 800185c:	f7ff f8e4 	bl	8000a28 <__aeabi_d2f>
 8001860:	4602      	mov	r2, r0
 8001862:	4b38      	ldr	r3, [pc, #224]	; (8001944 <main+0x6a4>)
 8001864:	601a      	str	r2, [r3, #0]

	  final_angle_x = 0.98*(final_angle_x + gyro_angle_x) + 0.02*acc_angle_x;
 8001866:	4b38      	ldr	r3, [pc, #224]	; (8001948 <main+0x6a8>)
 8001868:	681a      	ldr	r2, [r3, #0]
 800186a:	4b38      	ldr	r3, [pc, #224]	; (800194c <main+0x6ac>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	4619      	mov	r1, r3
 8001870:	4610      	mov	r0, r2
 8001872:	f7ff f92f 	bl	8000ad4 <__addsf3>
 8001876:	4603      	mov	r3, r0
 8001878:	4618      	mov	r0, r3
 800187a:	f7fe fdcd 	bl	8000418 <__aeabi_f2d>
 800187e:	a32c      	add	r3, pc, #176	; (adr r3, 8001930 <main+0x690>)
 8001880:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001884:	f7fe fe20 	bl	80004c8 <__aeabi_dmul>
 8001888:	4603      	mov	r3, r0
 800188a:	460c      	mov	r4, r1
 800188c:	4625      	mov	r5, r4
 800188e:	461c      	mov	r4, r3
 8001890:	4b2f      	ldr	r3, [pc, #188]	; (8001950 <main+0x6b0>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	4618      	mov	r0, r3
 8001896:	f7fe fdbf 	bl	8000418 <__aeabi_f2d>
 800189a:	a327      	add	r3, pc, #156	; (adr r3, 8001938 <main+0x698>)
 800189c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018a0:	f7fe fe12 	bl	80004c8 <__aeabi_dmul>
 80018a4:	4602      	mov	r2, r0
 80018a6:	460b      	mov	r3, r1
 80018a8:	4620      	mov	r0, r4
 80018aa:	4629      	mov	r1, r5
 80018ac:	f7fe fc56 	bl	800015c <__adddf3>
 80018b0:	4603      	mov	r3, r0
 80018b2:	460c      	mov	r4, r1
 80018b4:	4618      	mov	r0, r3
 80018b6:	4621      	mov	r1, r4
 80018b8:	f7ff f8b6 	bl	8000a28 <__aeabi_d2f>
 80018bc:	4602      	mov	r2, r0
 80018be:	4b22      	ldr	r3, [pc, #136]	; (8001948 <main+0x6a8>)
 80018c0:	601a      	str	r2, [r3, #0]
	  final_angle_y = 0.98*(final_angle_y + gyro_angle_y) + 0.02*acc_angle_y;
 80018c2:	4b24      	ldr	r3, [pc, #144]	; (8001954 <main+0x6b4>)
 80018c4:	681a      	ldr	r2, [r3, #0]
 80018c6:	4b24      	ldr	r3, [pc, #144]	; (8001958 <main+0x6b8>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	4619      	mov	r1, r3
 80018cc:	4610      	mov	r0, r2
 80018ce:	f7ff f901 	bl	8000ad4 <__addsf3>
 80018d2:	4603      	mov	r3, r0
 80018d4:	4618      	mov	r0, r3
 80018d6:	f7fe fd9f 	bl	8000418 <__aeabi_f2d>
 80018da:	a315      	add	r3, pc, #84	; (adr r3, 8001930 <main+0x690>)
 80018dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018e0:	f7fe fdf2 	bl	80004c8 <__aeabi_dmul>
 80018e4:	4603      	mov	r3, r0
 80018e6:	460c      	mov	r4, r1
 80018e8:	4625      	mov	r5, r4
 80018ea:	461c      	mov	r4, r3
 80018ec:	4b15      	ldr	r3, [pc, #84]	; (8001944 <main+0x6a4>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	4618      	mov	r0, r3
 80018f2:	f7fe fd91 	bl	8000418 <__aeabi_f2d>
 80018f6:	a310      	add	r3, pc, #64	; (adr r3, 8001938 <main+0x698>)
 80018f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018fc:	f7fe fde4 	bl	80004c8 <__aeabi_dmul>
 8001900:	4602      	mov	r2, r0
 8001902:	460b      	mov	r3, r1
 8001904:	4620      	mov	r0, r4
 8001906:	4629      	mov	r1, r5
 8001908:	f7fe fc28 	bl	800015c <__adddf3>
 800190c:	4603      	mov	r3, r0
 800190e:	460c      	mov	r4, r1
 8001910:	4618      	mov	r0, r3
 8001912:	4621      	mov	r1, r4
 8001914:	f7ff f888 	bl	8000a28 <__aeabi_d2f>
 8001918:	4602      	mov	r2, r0
 800191a:	4b0e      	ldr	r3, [pc, #56]	; (8001954 <main+0x6b4>)
 800191c:	601a      	str	r2, [r3, #0]

	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 800191e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001922:	480e      	ldr	r0, [pc, #56]	; (800195c <main+0x6bc>)
 8001924:	f000 fd18 	bl	8002358 <HAL_GPIO_TogglePin>
	  if(acc_error==0){
 8001928:	e4d9      	b.n	80012de <main+0x3e>
 800192a:	bf00      	nop
 800192c:	f3af 8000 	nop.w
 8001930:	f5c28f5c 	.word	0xf5c28f5c
 8001934:	3fef5c28 	.word	0x3fef5c28
 8001938:	47ae147b 	.word	0x47ae147b
 800193c:	3f947ae1 	.word	0x3f947ae1
 8001940:	200000f8 	.word	0x200000f8
 8001944:	2000011c 	.word	0x2000011c
 8001948:	20000120 	.word	0x20000120
 800194c:	20000110 	.word	0x20000110
 8001950:	20000118 	.word	0x20000118
 8001954:	20000124 	.word	0x20000124
 8001958:	20000114 	.word	0x20000114
 800195c:	40011000 	.word	0x40011000

08001960 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b090      	sub	sp, #64	; 0x40
 8001964:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001966:	f107 0318 	add.w	r3, r7, #24
 800196a:	2228      	movs	r2, #40	; 0x28
 800196c:	2100      	movs	r1, #0
 800196e:	4618      	mov	r0, r3
 8001970:	f002 f8a3 	bl	8003aba <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001974:	1d3b      	adds	r3, r7, #4
 8001976:	2200      	movs	r2, #0
 8001978:	601a      	str	r2, [r3, #0]
 800197a:	605a      	str	r2, [r3, #4]
 800197c:	609a      	str	r2, [r3, #8]
 800197e:	60da      	str	r2, [r3, #12]
 8001980:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001982:	2301      	movs	r3, #1
 8001984:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001986:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800198a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800198c:	2300      	movs	r3, #0
 800198e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001990:	2301      	movs	r3, #1
 8001992:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001994:	2302      	movs	r3, #2
 8001996:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001998:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800199c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800199e:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80019a2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019a4:	f107 0318 	add.w	r3, r7, #24
 80019a8:	4618      	mov	r0, r3
 80019aa:	f001 fc49 	bl	8003240 <HAL_RCC_OscConfig>
 80019ae:	4603      	mov	r3, r0
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d001      	beq.n	80019b8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80019b4:	f000 f8ce 	bl	8001b54 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019b8:	230f      	movs	r3, #15
 80019ba:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019bc:	2302      	movs	r3, #2
 80019be:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019c0:	2300      	movs	r3, #0
 80019c2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80019c4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80019c8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80019ca:	2300      	movs	r3, #0
 80019cc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80019ce:	1d3b      	adds	r3, r7, #4
 80019d0:	2102      	movs	r1, #2
 80019d2:	4618      	mov	r0, r3
 80019d4:	f001 feb4 	bl	8003740 <HAL_RCC_ClockConfig>
 80019d8:	4603      	mov	r3, r0
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d001      	beq.n	80019e2 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80019de:	f000 f8b9 	bl	8001b54 <Error_Handler>
  }
}
 80019e2:	bf00      	nop
 80019e4:	3740      	adds	r7, #64	; 0x40
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}
	...

080019ec <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80019f0:	4b12      	ldr	r3, [pc, #72]	; (8001a3c <MX_I2C1_Init+0x50>)
 80019f2:	4a13      	ldr	r2, [pc, #76]	; (8001a40 <MX_I2C1_Init+0x54>)
 80019f4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80019f6:	4b11      	ldr	r3, [pc, #68]	; (8001a3c <MX_I2C1_Init+0x50>)
 80019f8:	4a12      	ldr	r2, [pc, #72]	; (8001a44 <MX_I2C1_Init+0x58>)
 80019fa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80019fc:	4b0f      	ldr	r3, [pc, #60]	; (8001a3c <MX_I2C1_Init+0x50>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001a02:	4b0e      	ldr	r3, [pc, #56]	; (8001a3c <MX_I2C1_Init+0x50>)
 8001a04:	2200      	movs	r2, #0
 8001a06:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a08:	4b0c      	ldr	r3, [pc, #48]	; (8001a3c <MX_I2C1_Init+0x50>)
 8001a0a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001a0e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a10:	4b0a      	ldr	r3, [pc, #40]	; (8001a3c <MX_I2C1_Init+0x50>)
 8001a12:	2200      	movs	r2, #0
 8001a14:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001a16:	4b09      	ldr	r3, [pc, #36]	; (8001a3c <MX_I2C1_Init+0x50>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a1c:	4b07      	ldr	r3, [pc, #28]	; (8001a3c <MX_I2C1_Init+0x50>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a22:	4b06      	ldr	r3, [pc, #24]	; (8001a3c <MX_I2C1_Init+0x50>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001a28:	4804      	ldr	r0, [pc, #16]	; (8001a3c <MX_I2C1_Init+0x50>)
 8001a2a:	f000 fcad 	bl	8002388 <HAL_I2C_Init>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d001      	beq.n	8001a38 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001a34:	f000 f88e 	bl	8001b54 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001a38:	bf00      	nop
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	20000130 	.word	0x20000130
 8001a40:	40005400 	.word	0x40005400
 8001a44:	00061a80 	.word	0x00061a80

08001a48 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001a4c:	4b12      	ldr	r3, [pc, #72]	; (8001a98 <MX_I2C2_Init+0x50>)
 8001a4e:	4a13      	ldr	r2, [pc, #76]	; (8001a9c <MX_I2C2_Init+0x54>)
 8001a50:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 8001a52:	4b11      	ldr	r3, [pc, #68]	; (8001a98 <MX_I2C2_Init+0x50>)
 8001a54:	4a12      	ldr	r2, [pc, #72]	; (8001aa0 <MX_I2C2_Init+0x58>)
 8001a56:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001a58:	4b0f      	ldr	r3, [pc, #60]	; (8001a98 <MX_I2C2_Init+0x50>)
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001a5e:	4b0e      	ldr	r3, [pc, #56]	; (8001a98 <MX_I2C2_Init+0x50>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a64:	4b0c      	ldr	r3, [pc, #48]	; (8001a98 <MX_I2C2_Init+0x50>)
 8001a66:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001a6a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a6c:	4b0a      	ldr	r3, [pc, #40]	; (8001a98 <MX_I2C2_Init+0x50>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001a72:	4b09      	ldr	r3, [pc, #36]	; (8001a98 <MX_I2C2_Init+0x50>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a78:	4b07      	ldr	r3, [pc, #28]	; (8001a98 <MX_I2C2_Init+0x50>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a7e:	4b06      	ldr	r3, [pc, #24]	; (8001a98 <MX_I2C2_Init+0x50>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001a84:	4804      	ldr	r0, [pc, #16]	; (8001a98 <MX_I2C2_Init+0x50>)
 8001a86:	f000 fc7f 	bl	8002388 <HAL_I2C_Init>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d001      	beq.n	8001a94 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001a90:	f000 f860 	bl	8001b54 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001a94:	bf00      	nop
 8001a96:	bd80      	pop	{r7, pc}
 8001a98:	20000184 	.word	0x20000184
 8001a9c:	40005800 	.word	0x40005800
 8001aa0:	00061a80 	.word	0x00061a80

08001aa4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b088      	sub	sp, #32
 8001aa8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001aaa:	f107 0310 	add.w	r3, r7, #16
 8001aae:	2200      	movs	r2, #0
 8001ab0:	601a      	str	r2, [r3, #0]
 8001ab2:	605a      	str	r2, [r3, #4]
 8001ab4:	609a      	str	r2, [r3, #8]
 8001ab6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ab8:	4b24      	ldr	r3, [pc, #144]	; (8001b4c <MX_GPIO_Init+0xa8>)
 8001aba:	699b      	ldr	r3, [r3, #24]
 8001abc:	4a23      	ldr	r2, [pc, #140]	; (8001b4c <MX_GPIO_Init+0xa8>)
 8001abe:	f043 0310 	orr.w	r3, r3, #16
 8001ac2:	6193      	str	r3, [r2, #24]
 8001ac4:	4b21      	ldr	r3, [pc, #132]	; (8001b4c <MX_GPIO_Init+0xa8>)
 8001ac6:	699b      	ldr	r3, [r3, #24]
 8001ac8:	f003 0310 	and.w	r3, r3, #16
 8001acc:	60fb      	str	r3, [r7, #12]
 8001ace:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ad0:	4b1e      	ldr	r3, [pc, #120]	; (8001b4c <MX_GPIO_Init+0xa8>)
 8001ad2:	699b      	ldr	r3, [r3, #24]
 8001ad4:	4a1d      	ldr	r2, [pc, #116]	; (8001b4c <MX_GPIO_Init+0xa8>)
 8001ad6:	f043 0320 	orr.w	r3, r3, #32
 8001ada:	6193      	str	r3, [r2, #24]
 8001adc:	4b1b      	ldr	r3, [pc, #108]	; (8001b4c <MX_GPIO_Init+0xa8>)
 8001ade:	699b      	ldr	r3, [r3, #24]
 8001ae0:	f003 0320 	and.w	r3, r3, #32
 8001ae4:	60bb      	str	r3, [r7, #8]
 8001ae6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ae8:	4b18      	ldr	r3, [pc, #96]	; (8001b4c <MX_GPIO_Init+0xa8>)
 8001aea:	699b      	ldr	r3, [r3, #24]
 8001aec:	4a17      	ldr	r2, [pc, #92]	; (8001b4c <MX_GPIO_Init+0xa8>)
 8001aee:	f043 0308 	orr.w	r3, r3, #8
 8001af2:	6193      	str	r3, [r2, #24]
 8001af4:	4b15      	ldr	r3, [pc, #84]	; (8001b4c <MX_GPIO_Init+0xa8>)
 8001af6:	699b      	ldr	r3, [r3, #24]
 8001af8:	f003 0308 	and.w	r3, r3, #8
 8001afc:	607b      	str	r3, [r7, #4]
 8001afe:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b00:	4b12      	ldr	r3, [pc, #72]	; (8001b4c <MX_GPIO_Init+0xa8>)
 8001b02:	699b      	ldr	r3, [r3, #24]
 8001b04:	4a11      	ldr	r2, [pc, #68]	; (8001b4c <MX_GPIO_Init+0xa8>)
 8001b06:	f043 0304 	orr.w	r3, r3, #4
 8001b0a:	6193      	str	r3, [r2, #24]
 8001b0c:	4b0f      	ldr	r3, [pc, #60]	; (8001b4c <MX_GPIO_Init+0xa8>)
 8001b0e:	699b      	ldr	r3, [r3, #24]
 8001b10:	f003 0304 	and.w	r3, r3, #4
 8001b14:	603b      	str	r3, [r7, #0]
 8001b16:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001b18:	2200      	movs	r2, #0
 8001b1a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b1e:	480c      	ldr	r0, [pc, #48]	; (8001b50 <MX_GPIO_Init+0xac>)
 8001b20:	f000 fc02 	bl	8002328 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001b24:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001b28:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b32:	2302      	movs	r3, #2
 8001b34:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b36:	f107 0310 	add.w	r3, r7, #16
 8001b3a:	4619      	mov	r1, r3
 8001b3c:	4804      	ldr	r0, [pc, #16]	; (8001b50 <MX_GPIO_Init+0xac>)
 8001b3e:	f000 fa99 	bl	8002074 <HAL_GPIO_Init>

}
 8001b42:	bf00      	nop
 8001b44:	3720      	adds	r7, #32
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	40021000 	.word	0x40021000
 8001b50:	40011000 	.word	0x40011000

08001b54 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b54:	b480      	push	{r7}
 8001b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001b58:	bf00      	nop
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bc80      	pop	{r7}
 8001b5e:	4770      	bx	lr

08001b60 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b60:	b480      	push	{r7}
 8001b62:	b085      	sub	sp, #20
 8001b64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001b66:	4b15      	ldr	r3, [pc, #84]	; (8001bbc <HAL_MspInit+0x5c>)
 8001b68:	699b      	ldr	r3, [r3, #24]
 8001b6a:	4a14      	ldr	r2, [pc, #80]	; (8001bbc <HAL_MspInit+0x5c>)
 8001b6c:	f043 0301 	orr.w	r3, r3, #1
 8001b70:	6193      	str	r3, [r2, #24]
 8001b72:	4b12      	ldr	r3, [pc, #72]	; (8001bbc <HAL_MspInit+0x5c>)
 8001b74:	699b      	ldr	r3, [r3, #24]
 8001b76:	f003 0301 	and.w	r3, r3, #1
 8001b7a:	60bb      	str	r3, [r7, #8]
 8001b7c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b7e:	4b0f      	ldr	r3, [pc, #60]	; (8001bbc <HAL_MspInit+0x5c>)
 8001b80:	69db      	ldr	r3, [r3, #28]
 8001b82:	4a0e      	ldr	r2, [pc, #56]	; (8001bbc <HAL_MspInit+0x5c>)
 8001b84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b88:	61d3      	str	r3, [r2, #28]
 8001b8a:	4b0c      	ldr	r3, [pc, #48]	; (8001bbc <HAL_MspInit+0x5c>)
 8001b8c:	69db      	ldr	r3, [r3, #28]
 8001b8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b92:	607b      	str	r3, [r7, #4]
 8001b94:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001b96:	4b0a      	ldr	r3, [pc, #40]	; (8001bc0 <HAL_MspInit+0x60>)
 8001b98:	685b      	ldr	r3, [r3, #4]
 8001b9a:	60fb      	str	r3, [r7, #12]
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001ba2:	60fb      	str	r3, [r7, #12]
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001baa:	60fb      	str	r3, [r7, #12]
 8001bac:	4a04      	ldr	r2, [pc, #16]	; (8001bc0 <HAL_MspInit+0x60>)
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bb2:	bf00      	nop
 8001bb4:	3714      	adds	r7, #20
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bc80      	pop	{r7}
 8001bba:	4770      	bx	lr
 8001bbc:	40021000 	.word	0x40021000
 8001bc0:	40010000 	.word	0x40010000

08001bc4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b08a      	sub	sp, #40	; 0x28
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bcc:	f107 0318 	add.w	r3, r7, #24
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	601a      	str	r2, [r3, #0]
 8001bd4:	605a      	str	r2, [r3, #4]
 8001bd6:	609a      	str	r2, [r3, #8]
 8001bd8:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	4a2b      	ldr	r2, [pc, #172]	; (8001c8c <HAL_I2C_MspInit+0xc8>)
 8001be0:	4293      	cmp	r3, r2
 8001be2:	d124      	bne.n	8001c2e <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001be4:	4b2a      	ldr	r3, [pc, #168]	; (8001c90 <HAL_I2C_MspInit+0xcc>)
 8001be6:	699b      	ldr	r3, [r3, #24]
 8001be8:	4a29      	ldr	r2, [pc, #164]	; (8001c90 <HAL_I2C_MspInit+0xcc>)
 8001bea:	f043 0308 	orr.w	r3, r3, #8
 8001bee:	6193      	str	r3, [r2, #24]
 8001bf0:	4b27      	ldr	r3, [pc, #156]	; (8001c90 <HAL_I2C_MspInit+0xcc>)
 8001bf2:	699b      	ldr	r3, [r3, #24]
 8001bf4:	f003 0308 	and.w	r3, r3, #8
 8001bf8:	617b      	str	r3, [r7, #20]
 8001bfa:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001bfc:	23c0      	movs	r3, #192	; 0xc0
 8001bfe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c00:	2312      	movs	r3, #18
 8001c02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c04:	2303      	movs	r3, #3
 8001c06:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c08:	f107 0318 	add.w	r3, r7, #24
 8001c0c:	4619      	mov	r1, r3
 8001c0e:	4821      	ldr	r0, [pc, #132]	; (8001c94 <HAL_I2C_MspInit+0xd0>)
 8001c10:	f000 fa30 	bl	8002074 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001c14:	4b1e      	ldr	r3, [pc, #120]	; (8001c90 <HAL_I2C_MspInit+0xcc>)
 8001c16:	69db      	ldr	r3, [r3, #28]
 8001c18:	4a1d      	ldr	r2, [pc, #116]	; (8001c90 <HAL_I2C_MspInit+0xcc>)
 8001c1a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001c1e:	61d3      	str	r3, [r2, #28]
 8001c20:	4b1b      	ldr	r3, [pc, #108]	; (8001c90 <HAL_I2C_MspInit+0xcc>)
 8001c22:	69db      	ldr	r3, [r3, #28]
 8001c24:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c28:	613b      	str	r3, [r7, #16]
 8001c2a:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001c2c:	e029      	b.n	8001c82 <HAL_I2C_MspInit+0xbe>
  else if(hi2c->Instance==I2C2)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	4a19      	ldr	r2, [pc, #100]	; (8001c98 <HAL_I2C_MspInit+0xd4>)
 8001c34:	4293      	cmp	r3, r2
 8001c36:	d124      	bne.n	8001c82 <HAL_I2C_MspInit+0xbe>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c38:	4b15      	ldr	r3, [pc, #84]	; (8001c90 <HAL_I2C_MspInit+0xcc>)
 8001c3a:	699b      	ldr	r3, [r3, #24]
 8001c3c:	4a14      	ldr	r2, [pc, #80]	; (8001c90 <HAL_I2C_MspInit+0xcc>)
 8001c3e:	f043 0308 	orr.w	r3, r3, #8
 8001c42:	6193      	str	r3, [r2, #24]
 8001c44:	4b12      	ldr	r3, [pc, #72]	; (8001c90 <HAL_I2C_MspInit+0xcc>)
 8001c46:	699b      	ldr	r3, [r3, #24]
 8001c48:	f003 0308 	and.w	r3, r3, #8
 8001c4c:	60fb      	str	r3, [r7, #12]
 8001c4e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001c50:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001c54:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c56:	2312      	movs	r3, #18
 8001c58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c5a:	2303      	movs	r3, #3
 8001c5c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c5e:	f107 0318 	add.w	r3, r7, #24
 8001c62:	4619      	mov	r1, r3
 8001c64:	480b      	ldr	r0, [pc, #44]	; (8001c94 <HAL_I2C_MspInit+0xd0>)
 8001c66:	f000 fa05 	bl	8002074 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001c6a:	4b09      	ldr	r3, [pc, #36]	; (8001c90 <HAL_I2C_MspInit+0xcc>)
 8001c6c:	69db      	ldr	r3, [r3, #28]
 8001c6e:	4a08      	ldr	r2, [pc, #32]	; (8001c90 <HAL_I2C_MspInit+0xcc>)
 8001c70:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001c74:	61d3      	str	r3, [r2, #28]
 8001c76:	4b06      	ldr	r3, [pc, #24]	; (8001c90 <HAL_I2C_MspInit+0xcc>)
 8001c78:	69db      	ldr	r3, [r3, #28]
 8001c7a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c7e:	60bb      	str	r3, [r7, #8]
 8001c80:	68bb      	ldr	r3, [r7, #8]
}
 8001c82:	bf00      	nop
 8001c84:	3728      	adds	r7, #40	; 0x28
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}
 8001c8a:	bf00      	nop
 8001c8c:	40005400 	.word	0x40005400
 8001c90:	40021000 	.word	0x40021000
 8001c94:	40010c00 	.word	0x40010c00
 8001c98:	40005800 	.word	0x40005800

08001c9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001ca0:	bf00      	nop
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bc80      	pop	{r7}
 8001ca6:	4770      	bx	lr

08001ca8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cac:	e7fe      	b.n	8001cac <HardFault_Handler+0x4>

08001cae <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cae:	b480      	push	{r7}
 8001cb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cb2:	e7fe      	b.n	8001cb2 <MemManage_Handler+0x4>

08001cb4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cb8:	e7fe      	b.n	8001cb8 <BusFault_Handler+0x4>

08001cba <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cba:	b480      	push	{r7}
 8001cbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001cbe:	e7fe      	b.n	8001cbe <UsageFault_Handler+0x4>

08001cc0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001cc4:	bf00      	nop
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bc80      	pop	{r7}
 8001cca:	4770      	bx	lr

08001ccc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001cd0:	bf00      	nop
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bc80      	pop	{r7}
 8001cd6:	4770      	bx	lr

08001cd8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001cdc:	bf00      	nop
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bc80      	pop	{r7}
 8001ce2:	4770      	bx	lr

08001ce4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ce8:	f000 f8a2 	bl	8001e30 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001cec:	bf00      	nop
 8001cee:	bd80      	pop	{r7, pc}

08001cf0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001cf4:	4b15      	ldr	r3, [pc, #84]	; (8001d4c <SystemInit+0x5c>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	4a14      	ldr	r2, [pc, #80]	; (8001d4c <SystemInit+0x5c>)
 8001cfa:	f043 0301 	orr.w	r3, r3, #1
 8001cfe:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8001d00:	4b12      	ldr	r3, [pc, #72]	; (8001d4c <SystemInit+0x5c>)
 8001d02:	685a      	ldr	r2, [r3, #4]
 8001d04:	4911      	ldr	r1, [pc, #68]	; (8001d4c <SystemInit+0x5c>)
 8001d06:	4b12      	ldr	r3, [pc, #72]	; (8001d50 <SystemInit+0x60>)
 8001d08:	4013      	ands	r3, r2
 8001d0a:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001d0c:	4b0f      	ldr	r3, [pc, #60]	; (8001d4c <SystemInit+0x5c>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4a0e      	ldr	r2, [pc, #56]	; (8001d4c <SystemInit+0x5c>)
 8001d12:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001d16:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d1a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001d1c:	4b0b      	ldr	r3, [pc, #44]	; (8001d4c <SystemInit+0x5c>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	4a0a      	ldr	r2, [pc, #40]	; (8001d4c <SystemInit+0x5c>)
 8001d22:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001d26:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001d28:	4b08      	ldr	r3, [pc, #32]	; (8001d4c <SystemInit+0x5c>)
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	4a07      	ldr	r2, [pc, #28]	; (8001d4c <SystemInit+0x5c>)
 8001d2e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001d32:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8001d34:	4b05      	ldr	r3, [pc, #20]	; (8001d4c <SystemInit+0x5c>)
 8001d36:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001d3a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001d3c:	4b05      	ldr	r3, [pc, #20]	; (8001d54 <SystemInit+0x64>)
 8001d3e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001d42:	609a      	str	r2, [r3, #8]
#endif 
}
 8001d44:	bf00      	nop
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bc80      	pop	{r7}
 8001d4a:	4770      	bx	lr
 8001d4c:	40021000 	.word	0x40021000
 8001d50:	f8ff0000 	.word	0xf8ff0000
 8001d54:	e000ed00 	.word	0xe000ed00

08001d58 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001d58:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001d5a:	e003      	b.n	8001d64 <LoopCopyDataInit>

08001d5c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001d5c:	4b0b      	ldr	r3, [pc, #44]	; (8001d8c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001d5e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001d60:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001d62:	3104      	adds	r1, #4

08001d64 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001d64:	480a      	ldr	r0, [pc, #40]	; (8001d90 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001d66:	4b0b      	ldr	r3, [pc, #44]	; (8001d94 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001d68:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001d6a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001d6c:	d3f6      	bcc.n	8001d5c <CopyDataInit>
  ldr r2, =_sbss
 8001d6e:	4a0a      	ldr	r2, [pc, #40]	; (8001d98 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001d70:	e002      	b.n	8001d78 <LoopFillZerobss>

08001d72 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001d72:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001d74:	f842 3b04 	str.w	r3, [r2], #4

08001d78 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001d78:	4b08      	ldr	r3, [pc, #32]	; (8001d9c <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001d7a:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001d7c:	d3f9      	bcc.n	8001d72 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001d7e:	f7ff ffb7 	bl	8001cf0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001d82:	f001 fe6b 	bl	8003a5c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001d86:	f7ff fa8b 	bl	80012a0 <main>
  bx lr
 8001d8a:	4770      	bx	lr
  ldr r3, =_sidata
 8001d8c:	08004fc0 	.word	0x08004fc0
  ldr r0, =_sdata
 8001d90:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001d94:	20000074 	.word	0x20000074
  ldr r2, =_sbss
 8001d98:	20000074 	.word	0x20000074
  ldr r3, = _ebss
 8001d9c:	20000208 	.word	0x20000208

08001da0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001da0:	e7fe      	b.n	8001da0 <ADC1_2_IRQHandler>
	...

08001da4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001da8:	4b08      	ldr	r3, [pc, #32]	; (8001dcc <HAL_Init+0x28>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	4a07      	ldr	r2, [pc, #28]	; (8001dcc <HAL_Init+0x28>)
 8001dae:	f043 0310 	orr.w	r3, r3, #16
 8001db2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001db4:	2003      	movs	r0, #3
 8001db6:	f000 f929 	bl	800200c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001dba:	2000      	movs	r0, #0
 8001dbc:	f000 f808 	bl	8001dd0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001dc0:	f7ff fece 	bl	8001b60 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001dc4:	2300      	movs	r3, #0
}
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	bd80      	pop	{r7, pc}
 8001dca:	bf00      	nop
 8001dcc:	40022000 	.word	0x40022000

08001dd0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b082      	sub	sp, #8
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001dd8:	4b12      	ldr	r3, [pc, #72]	; (8001e24 <HAL_InitTick+0x54>)
 8001dda:	681a      	ldr	r2, [r3, #0]
 8001ddc:	4b12      	ldr	r3, [pc, #72]	; (8001e28 <HAL_InitTick+0x58>)
 8001dde:	781b      	ldrb	r3, [r3, #0]
 8001de0:	4619      	mov	r1, r3
 8001de2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001de6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001dea:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dee:	4618      	mov	r0, r3
 8001df0:	f000 f933 	bl	800205a <HAL_SYSTICK_Config>
 8001df4:	4603      	mov	r3, r0
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d001      	beq.n	8001dfe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	e00e      	b.n	8001e1c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	2b0f      	cmp	r3, #15
 8001e02:	d80a      	bhi.n	8001e1a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e04:	2200      	movs	r2, #0
 8001e06:	6879      	ldr	r1, [r7, #4]
 8001e08:	f04f 30ff 	mov.w	r0, #4294967295
 8001e0c:	f000 f909 	bl	8002022 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e10:	4a06      	ldr	r2, [pc, #24]	; (8001e2c <HAL_InitTick+0x5c>)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e16:	2300      	movs	r3, #0
 8001e18:	e000      	b.n	8001e1c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e1a:	2301      	movs	r3, #1
}
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	3708      	adds	r7, #8
 8001e20:	46bd      	mov	sp, r7
 8001e22:	bd80      	pop	{r7, pc}
 8001e24:	20000000 	.word	0x20000000
 8001e28:	20000008 	.word	0x20000008
 8001e2c:	20000004 	.word	0x20000004

08001e30 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e30:	b480      	push	{r7}
 8001e32:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e34:	4b05      	ldr	r3, [pc, #20]	; (8001e4c <HAL_IncTick+0x1c>)
 8001e36:	781b      	ldrb	r3, [r3, #0]
 8001e38:	461a      	mov	r2, r3
 8001e3a:	4b05      	ldr	r3, [pc, #20]	; (8001e50 <HAL_IncTick+0x20>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	4413      	add	r3, r2
 8001e40:	4a03      	ldr	r2, [pc, #12]	; (8001e50 <HAL_IncTick+0x20>)
 8001e42:	6013      	str	r3, [r2, #0]
}
 8001e44:	bf00      	nop
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bc80      	pop	{r7}
 8001e4a:	4770      	bx	lr
 8001e4c:	20000008 	.word	0x20000008
 8001e50:	20000204 	.word	0x20000204

08001e54 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e54:	b480      	push	{r7}
 8001e56:	af00      	add	r7, sp, #0
  return uwTick;
 8001e58:	4b02      	ldr	r3, [pc, #8]	; (8001e64 <HAL_GetTick+0x10>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
}
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bc80      	pop	{r7}
 8001e62:	4770      	bx	lr
 8001e64:	20000204 	.word	0x20000204

08001e68 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b084      	sub	sp, #16
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e70:	f7ff fff0 	bl	8001e54 <HAL_GetTick>
 8001e74:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e80:	d005      	beq.n	8001e8e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e82:	4b09      	ldr	r3, [pc, #36]	; (8001ea8 <HAL_Delay+0x40>)
 8001e84:	781b      	ldrb	r3, [r3, #0]
 8001e86:	461a      	mov	r2, r3
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	4413      	add	r3, r2
 8001e8c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001e8e:	bf00      	nop
 8001e90:	f7ff ffe0 	bl	8001e54 <HAL_GetTick>
 8001e94:	4602      	mov	r2, r0
 8001e96:	68bb      	ldr	r3, [r7, #8]
 8001e98:	1ad3      	subs	r3, r2, r3
 8001e9a:	68fa      	ldr	r2, [r7, #12]
 8001e9c:	429a      	cmp	r2, r3
 8001e9e:	d8f7      	bhi.n	8001e90 <HAL_Delay+0x28>
  {
  }
}
 8001ea0:	bf00      	nop
 8001ea2:	3710      	adds	r7, #16
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	bd80      	pop	{r7, pc}
 8001ea8:	20000008 	.word	0x20000008

08001eac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001eac:	b480      	push	{r7}
 8001eae:	b085      	sub	sp, #20
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	f003 0307 	and.w	r3, r3, #7
 8001eba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ebc:	4b0c      	ldr	r3, [pc, #48]	; (8001ef0 <__NVIC_SetPriorityGrouping+0x44>)
 8001ebe:	68db      	ldr	r3, [r3, #12]
 8001ec0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ec2:	68ba      	ldr	r2, [r7, #8]
 8001ec4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001ec8:	4013      	ands	r3, r2
 8001eca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ed0:	68bb      	ldr	r3, [r7, #8]
 8001ed2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ed4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001ed8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001edc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ede:	4a04      	ldr	r2, [pc, #16]	; (8001ef0 <__NVIC_SetPriorityGrouping+0x44>)
 8001ee0:	68bb      	ldr	r3, [r7, #8]
 8001ee2:	60d3      	str	r3, [r2, #12]
}
 8001ee4:	bf00      	nop
 8001ee6:	3714      	adds	r7, #20
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bc80      	pop	{r7}
 8001eec:	4770      	bx	lr
 8001eee:	bf00      	nop
 8001ef0:	e000ed00 	.word	0xe000ed00

08001ef4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ef8:	4b04      	ldr	r3, [pc, #16]	; (8001f0c <__NVIC_GetPriorityGrouping+0x18>)
 8001efa:	68db      	ldr	r3, [r3, #12]
 8001efc:	0a1b      	lsrs	r3, r3, #8
 8001efe:	f003 0307 	and.w	r3, r3, #7
}
 8001f02:	4618      	mov	r0, r3
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bc80      	pop	{r7}
 8001f08:	4770      	bx	lr
 8001f0a:	bf00      	nop
 8001f0c:	e000ed00 	.word	0xe000ed00

08001f10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f10:	b480      	push	{r7}
 8001f12:	b083      	sub	sp, #12
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	4603      	mov	r3, r0
 8001f18:	6039      	str	r1, [r7, #0]
 8001f1a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	db0a      	blt.n	8001f3a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	b2da      	uxtb	r2, r3
 8001f28:	490c      	ldr	r1, [pc, #48]	; (8001f5c <__NVIC_SetPriority+0x4c>)
 8001f2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f2e:	0112      	lsls	r2, r2, #4
 8001f30:	b2d2      	uxtb	r2, r2
 8001f32:	440b      	add	r3, r1
 8001f34:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f38:	e00a      	b.n	8001f50 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	b2da      	uxtb	r2, r3
 8001f3e:	4908      	ldr	r1, [pc, #32]	; (8001f60 <__NVIC_SetPriority+0x50>)
 8001f40:	79fb      	ldrb	r3, [r7, #7]
 8001f42:	f003 030f 	and.w	r3, r3, #15
 8001f46:	3b04      	subs	r3, #4
 8001f48:	0112      	lsls	r2, r2, #4
 8001f4a:	b2d2      	uxtb	r2, r2
 8001f4c:	440b      	add	r3, r1
 8001f4e:	761a      	strb	r2, [r3, #24]
}
 8001f50:	bf00      	nop
 8001f52:	370c      	adds	r7, #12
 8001f54:	46bd      	mov	sp, r7
 8001f56:	bc80      	pop	{r7}
 8001f58:	4770      	bx	lr
 8001f5a:	bf00      	nop
 8001f5c:	e000e100 	.word	0xe000e100
 8001f60:	e000ed00 	.word	0xe000ed00

08001f64 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f64:	b480      	push	{r7}
 8001f66:	b089      	sub	sp, #36	; 0x24
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	60f8      	str	r0, [r7, #12]
 8001f6c:	60b9      	str	r1, [r7, #8]
 8001f6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	f003 0307 	and.w	r3, r3, #7
 8001f76:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f78:	69fb      	ldr	r3, [r7, #28]
 8001f7a:	f1c3 0307 	rsb	r3, r3, #7
 8001f7e:	2b04      	cmp	r3, #4
 8001f80:	bf28      	it	cs
 8001f82:	2304      	movcs	r3, #4
 8001f84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f86:	69fb      	ldr	r3, [r7, #28]
 8001f88:	3304      	adds	r3, #4
 8001f8a:	2b06      	cmp	r3, #6
 8001f8c:	d902      	bls.n	8001f94 <NVIC_EncodePriority+0x30>
 8001f8e:	69fb      	ldr	r3, [r7, #28]
 8001f90:	3b03      	subs	r3, #3
 8001f92:	e000      	b.n	8001f96 <NVIC_EncodePriority+0x32>
 8001f94:	2300      	movs	r3, #0
 8001f96:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f98:	f04f 32ff 	mov.w	r2, #4294967295
 8001f9c:	69bb      	ldr	r3, [r7, #24]
 8001f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa2:	43da      	mvns	r2, r3
 8001fa4:	68bb      	ldr	r3, [r7, #8]
 8001fa6:	401a      	ands	r2, r3
 8001fa8:	697b      	ldr	r3, [r7, #20]
 8001faa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001fac:	f04f 31ff 	mov.w	r1, #4294967295
 8001fb0:	697b      	ldr	r3, [r7, #20]
 8001fb2:	fa01 f303 	lsl.w	r3, r1, r3
 8001fb6:	43d9      	mvns	r1, r3
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fbc:	4313      	orrs	r3, r2
         );
}
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	3724      	adds	r7, #36	; 0x24
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bc80      	pop	{r7}
 8001fc6:	4770      	bx	lr

08001fc8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b082      	sub	sp, #8
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	3b01      	subs	r3, #1
 8001fd4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001fd8:	d301      	bcc.n	8001fde <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001fda:	2301      	movs	r3, #1
 8001fdc:	e00f      	b.n	8001ffe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001fde:	4a0a      	ldr	r2, [pc, #40]	; (8002008 <SysTick_Config+0x40>)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	3b01      	subs	r3, #1
 8001fe4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001fe6:	210f      	movs	r1, #15
 8001fe8:	f04f 30ff 	mov.w	r0, #4294967295
 8001fec:	f7ff ff90 	bl	8001f10 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ff0:	4b05      	ldr	r3, [pc, #20]	; (8002008 <SysTick_Config+0x40>)
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ff6:	4b04      	ldr	r3, [pc, #16]	; (8002008 <SysTick_Config+0x40>)
 8001ff8:	2207      	movs	r2, #7
 8001ffa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ffc:	2300      	movs	r3, #0
}
 8001ffe:	4618      	mov	r0, r3
 8002000:	3708      	adds	r7, #8
 8002002:	46bd      	mov	sp, r7
 8002004:	bd80      	pop	{r7, pc}
 8002006:	bf00      	nop
 8002008:	e000e010 	.word	0xe000e010

0800200c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b082      	sub	sp, #8
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002014:	6878      	ldr	r0, [r7, #4]
 8002016:	f7ff ff49 	bl	8001eac <__NVIC_SetPriorityGrouping>
}
 800201a:	bf00      	nop
 800201c:	3708      	adds	r7, #8
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}

08002022 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002022:	b580      	push	{r7, lr}
 8002024:	b086      	sub	sp, #24
 8002026:	af00      	add	r7, sp, #0
 8002028:	4603      	mov	r3, r0
 800202a:	60b9      	str	r1, [r7, #8]
 800202c:	607a      	str	r2, [r7, #4]
 800202e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002030:	2300      	movs	r3, #0
 8002032:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002034:	f7ff ff5e 	bl	8001ef4 <__NVIC_GetPriorityGrouping>
 8002038:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800203a:	687a      	ldr	r2, [r7, #4]
 800203c:	68b9      	ldr	r1, [r7, #8]
 800203e:	6978      	ldr	r0, [r7, #20]
 8002040:	f7ff ff90 	bl	8001f64 <NVIC_EncodePriority>
 8002044:	4602      	mov	r2, r0
 8002046:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800204a:	4611      	mov	r1, r2
 800204c:	4618      	mov	r0, r3
 800204e:	f7ff ff5f 	bl	8001f10 <__NVIC_SetPriority>
}
 8002052:	bf00      	nop
 8002054:	3718      	adds	r7, #24
 8002056:	46bd      	mov	sp, r7
 8002058:	bd80      	pop	{r7, pc}

0800205a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800205a:	b580      	push	{r7, lr}
 800205c:	b082      	sub	sp, #8
 800205e:	af00      	add	r7, sp, #0
 8002060:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002062:	6878      	ldr	r0, [r7, #4]
 8002064:	f7ff ffb0 	bl	8001fc8 <SysTick_Config>
 8002068:	4603      	mov	r3, r0
}
 800206a:	4618      	mov	r0, r3
 800206c:	3708      	adds	r7, #8
 800206e:	46bd      	mov	sp, r7
 8002070:	bd80      	pop	{r7, pc}
	...

08002074 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002074:	b480      	push	{r7}
 8002076:	b08b      	sub	sp, #44	; 0x2c
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
 800207c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800207e:	2300      	movs	r3, #0
 8002080:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002082:	2300      	movs	r3, #0
 8002084:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002086:	e127      	b.n	80022d8 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002088:	2201      	movs	r2, #1
 800208a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800208c:	fa02 f303 	lsl.w	r3, r2, r3
 8002090:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	69fa      	ldr	r2, [r7, #28]
 8002098:	4013      	ands	r3, r2
 800209a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800209c:	69ba      	ldr	r2, [r7, #24]
 800209e:	69fb      	ldr	r3, [r7, #28]
 80020a0:	429a      	cmp	r2, r3
 80020a2:	f040 8116 	bne.w	80022d2 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	685b      	ldr	r3, [r3, #4]
 80020aa:	2b12      	cmp	r3, #18
 80020ac:	d034      	beq.n	8002118 <HAL_GPIO_Init+0xa4>
 80020ae:	2b12      	cmp	r3, #18
 80020b0:	d80d      	bhi.n	80020ce <HAL_GPIO_Init+0x5a>
 80020b2:	2b02      	cmp	r3, #2
 80020b4:	d02b      	beq.n	800210e <HAL_GPIO_Init+0x9a>
 80020b6:	2b02      	cmp	r3, #2
 80020b8:	d804      	bhi.n	80020c4 <HAL_GPIO_Init+0x50>
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d031      	beq.n	8002122 <HAL_GPIO_Init+0xae>
 80020be:	2b01      	cmp	r3, #1
 80020c0:	d01c      	beq.n	80020fc <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80020c2:	e048      	b.n	8002156 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80020c4:	2b03      	cmp	r3, #3
 80020c6:	d043      	beq.n	8002150 <HAL_GPIO_Init+0xdc>
 80020c8:	2b11      	cmp	r3, #17
 80020ca:	d01b      	beq.n	8002104 <HAL_GPIO_Init+0x90>
          break;
 80020cc:	e043      	b.n	8002156 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80020ce:	4a89      	ldr	r2, [pc, #548]	; (80022f4 <HAL_GPIO_Init+0x280>)
 80020d0:	4293      	cmp	r3, r2
 80020d2:	d026      	beq.n	8002122 <HAL_GPIO_Init+0xae>
 80020d4:	4a87      	ldr	r2, [pc, #540]	; (80022f4 <HAL_GPIO_Init+0x280>)
 80020d6:	4293      	cmp	r3, r2
 80020d8:	d806      	bhi.n	80020e8 <HAL_GPIO_Init+0x74>
 80020da:	4a87      	ldr	r2, [pc, #540]	; (80022f8 <HAL_GPIO_Init+0x284>)
 80020dc:	4293      	cmp	r3, r2
 80020de:	d020      	beq.n	8002122 <HAL_GPIO_Init+0xae>
 80020e0:	4a86      	ldr	r2, [pc, #536]	; (80022fc <HAL_GPIO_Init+0x288>)
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d01d      	beq.n	8002122 <HAL_GPIO_Init+0xae>
          break;
 80020e6:	e036      	b.n	8002156 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80020e8:	4a85      	ldr	r2, [pc, #532]	; (8002300 <HAL_GPIO_Init+0x28c>)
 80020ea:	4293      	cmp	r3, r2
 80020ec:	d019      	beq.n	8002122 <HAL_GPIO_Init+0xae>
 80020ee:	4a85      	ldr	r2, [pc, #532]	; (8002304 <HAL_GPIO_Init+0x290>)
 80020f0:	4293      	cmp	r3, r2
 80020f2:	d016      	beq.n	8002122 <HAL_GPIO_Init+0xae>
 80020f4:	4a84      	ldr	r2, [pc, #528]	; (8002308 <HAL_GPIO_Init+0x294>)
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d013      	beq.n	8002122 <HAL_GPIO_Init+0xae>
          break;
 80020fa:	e02c      	b.n	8002156 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	68db      	ldr	r3, [r3, #12]
 8002100:	623b      	str	r3, [r7, #32]
          break;
 8002102:	e028      	b.n	8002156 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	68db      	ldr	r3, [r3, #12]
 8002108:	3304      	adds	r3, #4
 800210a:	623b      	str	r3, [r7, #32]
          break;
 800210c:	e023      	b.n	8002156 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	68db      	ldr	r3, [r3, #12]
 8002112:	3308      	adds	r3, #8
 8002114:	623b      	str	r3, [r7, #32]
          break;
 8002116:	e01e      	b.n	8002156 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	68db      	ldr	r3, [r3, #12]
 800211c:	330c      	adds	r3, #12
 800211e:	623b      	str	r3, [r7, #32]
          break;
 8002120:	e019      	b.n	8002156 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002122:	683b      	ldr	r3, [r7, #0]
 8002124:	689b      	ldr	r3, [r3, #8]
 8002126:	2b00      	cmp	r3, #0
 8002128:	d102      	bne.n	8002130 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800212a:	2304      	movs	r3, #4
 800212c:	623b      	str	r3, [r7, #32]
          break;
 800212e:	e012      	b.n	8002156 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	689b      	ldr	r3, [r3, #8]
 8002134:	2b01      	cmp	r3, #1
 8002136:	d105      	bne.n	8002144 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002138:	2308      	movs	r3, #8
 800213a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	69fa      	ldr	r2, [r7, #28]
 8002140:	611a      	str	r2, [r3, #16]
          break;
 8002142:	e008      	b.n	8002156 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002144:	2308      	movs	r3, #8
 8002146:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	69fa      	ldr	r2, [r7, #28]
 800214c:	615a      	str	r2, [r3, #20]
          break;
 800214e:	e002      	b.n	8002156 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002150:	2300      	movs	r3, #0
 8002152:	623b      	str	r3, [r7, #32]
          break;
 8002154:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002156:	69bb      	ldr	r3, [r7, #24]
 8002158:	2bff      	cmp	r3, #255	; 0xff
 800215a:	d801      	bhi.n	8002160 <HAL_GPIO_Init+0xec>
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	e001      	b.n	8002164 <HAL_GPIO_Init+0xf0>
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	3304      	adds	r3, #4
 8002164:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002166:	69bb      	ldr	r3, [r7, #24]
 8002168:	2bff      	cmp	r3, #255	; 0xff
 800216a:	d802      	bhi.n	8002172 <HAL_GPIO_Init+0xfe>
 800216c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800216e:	009b      	lsls	r3, r3, #2
 8002170:	e002      	b.n	8002178 <HAL_GPIO_Init+0x104>
 8002172:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002174:	3b08      	subs	r3, #8
 8002176:	009b      	lsls	r3, r3, #2
 8002178:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800217a:	697b      	ldr	r3, [r7, #20]
 800217c:	681a      	ldr	r2, [r3, #0]
 800217e:	210f      	movs	r1, #15
 8002180:	693b      	ldr	r3, [r7, #16]
 8002182:	fa01 f303 	lsl.w	r3, r1, r3
 8002186:	43db      	mvns	r3, r3
 8002188:	401a      	ands	r2, r3
 800218a:	6a39      	ldr	r1, [r7, #32]
 800218c:	693b      	ldr	r3, [r7, #16]
 800218e:	fa01 f303 	lsl.w	r3, r1, r3
 8002192:	431a      	orrs	r2, r3
 8002194:	697b      	ldr	r3, [r7, #20]
 8002196:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	f000 8096 	beq.w	80022d2 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80021a6:	4b59      	ldr	r3, [pc, #356]	; (800230c <HAL_GPIO_Init+0x298>)
 80021a8:	699b      	ldr	r3, [r3, #24]
 80021aa:	4a58      	ldr	r2, [pc, #352]	; (800230c <HAL_GPIO_Init+0x298>)
 80021ac:	f043 0301 	orr.w	r3, r3, #1
 80021b0:	6193      	str	r3, [r2, #24]
 80021b2:	4b56      	ldr	r3, [pc, #344]	; (800230c <HAL_GPIO_Init+0x298>)
 80021b4:	699b      	ldr	r3, [r3, #24]
 80021b6:	f003 0301 	and.w	r3, r3, #1
 80021ba:	60bb      	str	r3, [r7, #8]
 80021bc:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80021be:	4a54      	ldr	r2, [pc, #336]	; (8002310 <HAL_GPIO_Init+0x29c>)
 80021c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021c2:	089b      	lsrs	r3, r3, #2
 80021c4:	3302      	adds	r3, #2
 80021c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021ca:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80021cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021ce:	f003 0303 	and.w	r3, r3, #3
 80021d2:	009b      	lsls	r3, r3, #2
 80021d4:	220f      	movs	r2, #15
 80021d6:	fa02 f303 	lsl.w	r3, r2, r3
 80021da:	43db      	mvns	r3, r3
 80021dc:	68fa      	ldr	r2, [r7, #12]
 80021de:	4013      	ands	r3, r2
 80021e0:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	4a4b      	ldr	r2, [pc, #300]	; (8002314 <HAL_GPIO_Init+0x2a0>)
 80021e6:	4293      	cmp	r3, r2
 80021e8:	d013      	beq.n	8002212 <HAL_GPIO_Init+0x19e>
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	4a4a      	ldr	r2, [pc, #296]	; (8002318 <HAL_GPIO_Init+0x2a4>)
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d00d      	beq.n	800220e <HAL_GPIO_Init+0x19a>
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	4a49      	ldr	r2, [pc, #292]	; (800231c <HAL_GPIO_Init+0x2a8>)
 80021f6:	4293      	cmp	r3, r2
 80021f8:	d007      	beq.n	800220a <HAL_GPIO_Init+0x196>
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	4a48      	ldr	r2, [pc, #288]	; (8002320 <HAL_GPIO_Init+0x2ac>)
 80021fe:	4293      	cmp	r3, r2
 8002200:	d101      	bne.n	8002206 <HAL_GPIO_Init+0x192>
 8002202:	2303      	movs	r3, #3
 8002204:	e006      	b.n	8002214 <HAL_GPIO_Init+0x1a0>
 8002206:	2304      	movs	r3, #4
 8002208:	e004      	b.n	8002214 <HAL_GPIO_Init+0x1a0>
 800220a:	2302      	movs	r3, #2
 800220c:	e002      	b.n	8002214 <HAL_GPIO_Init+0x1a0>
 800220e:	2301      	movs	r3, #1
 8002210:	e000      	b.n	8002214 <HAL_GPIO_Init+0x1a0>
 8002212:	2300      	movs	r3, #0
 8002214:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002216:	f002 0203 	and.w	r2, r2, #3
 800221a:	0092      	lsls	r2, r2, #2
 800221c:	4093      	lsls	r3, r2
 800221e:	68fa      	ldr	r2, [r7, #12]
 8002220:	4313      	orrs	r3, r2
 8002222:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002224:	493a      	ldr	r1, [pc, #232]	; (8002310 <HAL_GPIO_Init+0x29c>)
 8002226:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002228:	089b      	lsrs	r3, r3, #2
 800222a:	3302      	adds	r3, #2
 800222c:	68fa      	ldr	r2, [r7, #12]
 800222e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002232:	683b      	ldr	r3, [r7, #0]
 8002234:	685b      	ldr	r3, [r3, #4]
 8002236:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800223a:	2b00      	cmp	r3, #0
 800223c:	d006      	beq.n	800224c <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800223e:	4b39      	ldr	r3, [pc, #228]	; (8002324 <HAL_GPIO_Init+0x2b0>)
 8002240:	681a      	ldr	r2, [r3, #0]
 8002242:	4938      	ldr	r1, [pc, #224]	; (8002324 <HAL_GPIO_Init+0x2b0>)
 8002244:	69bb      	ldr	r3, [r7, #24]
 8002246:	4313      	orrs	r3, r2
 8002248:	600b      	str	r3, [r1, #0]
 800224a:	e006      	b.n	800225a <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800224c:	4b35      	ldr	r3, [pc, #212]	; (8002324 <HAL_GPIO_Init+0x2b0>)
 800224e:	681a      	ldr	r2, [r3, #0]
 8002250:	69bb      	ldr	r3, [r7, #24]
 8002252:	43db      	mvns	r3, r3
 8002254:	4933      	ldr	r1, [pc, #204]	; (8002324 <HAL_GPIO_Init+0x2b0>)
 8002256:	4013      	ands	r3, r2
 8002258:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002262:	2b00      	cmp	r3, #0
 8002264:	d006      	beq.n	8002274 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002266:	4b2f      	ldr	r3, [pc, #188]	; (8002324 <HAL_GPIO_Init+0x2b0>)
 8002268:	685a      	ldr	r2, [r3, #4]
 800226a:	492e      	ldr	r1, [pc, #184]	; (8002324 <HAL_GPIO_Init+0x2b0>)
 800226c:	69bb      	ldr	r3, [r7, #24]
 800226e:	4313      	orrs	r3, r2
 8002270:	604b      	str	r3, [r1, #4]
 8002272:	e006      	b.n	8002282 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002274:	4b2b      	ldr	r3, [pc, #172]	; (8002324 <HAL_GPIO_Init+0x2b0>)
 8002276:	685a      	ldr	r2, [r3, #4]
 8002278:	69bb      	ldr	r3, [r7, #24]
 800227a:	43db      	mvns	r3, r3
 800227c:	4929      	ldr	r1, [pc, #164]	; (8002324 <HAL_GPIO_Init+0x2b0>)
 800227e:	4013      	ands	r3, r2
 8002280:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002282:	683b      	ldr	r3, [r7, #0]
 8002284:	685b      	ldr	r3, [r3, #4]
 8002286:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800228a:	2b00      	cmp	r3, #0
 800228c:	d006      	beq.n	800229c <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800228e:	4b25      	ldr	r3, [pc, #148]	; (8002324 <HAL_GPIO_Init+0x2b0>)
 8002290:	689a      	ldr	r2, [r3, #8]
 8002292:	4924      	ldr	r1, [pc, #144]	; (8002324 <HAL_GPIO_Init+0x2b0>)
 8002294:	69bb      	ldr	r3, [r7, #24]
 8002296:	4313      	orrs	r3, r2
 8002298:	608b      	str	r3, [r1, #8]
 800229a:	e006      	b.n	80022aa <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800229c:	4b21      	ldr	r3, [pc, #132]	; (8002324 <HAL_GPIO_Init+0x2b0>)
 800229e:	689a      	ldr	r2, [r3, #8]
 80022a0:	69bb      	ldr	r3, [r7, #24]
 80022a2:	43db      	mvns	r3, r3
 80022a4:	491f      	ldr	r1, [pc, #124]	; (8002324 <HAL_GPIO_Init+0x2b0>)
 80022a6:	4013      	ands	r3, r2
 80022a8:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	685b      	ldr	r3, [r3, #4]
 80022ae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d006      	beq.n	80022c4 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80022b6:	4b1b      	ldr	r3, [pc, #108]	; (8002324 <HAL_GPIO_Init+0x2b0>)
 80022b8:	68da      	ldr	r2, [r3, #12]
 80022ba:	491a      	ldr	r1, [pc, #104]	; (8002324 <HAL_GPIO_Init+0x2b0>)
 80022bc:	69bb      	ldr	r3, [r7, #24]
 80022be:	4313      	orrs	r3, r2
 80022c0:	60cb      	str	r3, [r1, #12]
 80022c2:	e006      	b.n	80022d2 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80022c4:	4b17      	ldr	r3, [pc, #92]	; (8002324 <HAL_GPIO_Init+0x2b0>)
 80022c6:	68da      	ldr	r2, [r3, #12]
 80022c8:	69bb      	ldr	r3, [r7, #24]
 80022ca:	43db      	mvns	r3, r3
 80022cc:	4915      	ldr	r1, [pc, #84]	; (8002324 <HAL_GPIO_Init+0x2b0>)
 80022ce:	4013      	ands	r3, r2
 80022d0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80022d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022d4:	3301      	adds	r3, #1
 80022d6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	681a      	ldr	r2, [r3, #0]
 80022dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022de:	fa22 f303 	lsr.w	r3, r2, r3
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	f47f aed0 	bne.w	8002088 <HAL_GPIO_Init+0x14>
  }
}
 80022e8:	bf00      	nop
 80022ea:	372c      	adds	r7, #44	; 0x2c
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bc80      	pop	{r7}
 80022f0:	4770      	bx	lr
 80022f2:	bf00      	nop
 80022f4:	10210000 	.word	0x10210000
 80022f8:	10110000 	.word	0x10110000
 80022fc:	10120000 	.word	0x10120000
 8002300:	10310000 	.word	0x10310000
 8002304:	10320000 	.word	0x10320000
 8002308:	10220000 	.word	0x10220000
 800230c:	40021000 	.word	0x40021000
 8002310:	40010000 	.word	0x40010000
 8002314:	40010800 	.word	0x40010800
 8002318:	40010c00 	.word	0x40010c00
 800231c:	40011000 	.word	0x40011000
 8002320:	40011400 	.word	0x40011400
 8002324:	40010400 	.word	0x40010400

08002328 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002328:	b480      	push	{r7}
 800232a:	b083      	sub	sp, #12
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
 8002330:	460b      	mov	r3, r1
 8002332:	807b      	strh	r3, [r7, #2]
 8002334:	4613      	mov	r3, r2
 8002336:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002338:	787b      	ldrb	r3, [r7, #1]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d003      	beq.n	8002346 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800233e:	887a      	ldrh	r2, [r7, #2]
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002344:	e003      	b.n	800234e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002346:	887b      	ldrh	r3, [r7, #2]
 8002348:	041a      	lsls	r2, r3, #16
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	611a      	str	r2, [r3, #16]
}
 800234e:	bf00      	nop
 8002350:	370c      	adds	r7, #12
 8002352:	46bd      	mov	sp, r7
 8002354:	bc80      	pop	{r7}
 8002356:	4770      	bx	lr

08002358 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002358:	b480      	push	{r7}
 800235a:	b083      	sub	sp, #12
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
 8002360:	460b      	mov	r3, r1
 8002362:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	68da      	ldr	r2, [r3, #12]
 8002368:	887b      	ldrh	r3, [r7, #2]
 800236a:	4013      	ands	r3, r2
 800236c:	2b00      	cmp	r3, #0
 800236e:	d003      	beq.n	8002378 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002370:	887a      	ldrh	r2, [r7, #2]
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	615a      	str	r2, [r3, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8002376:	e002      	b.n	800237e <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002378:	887a      	ldrh	r2, [r7, #2]
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	611a      	str	r2, [r3, #16]
}
 800237e:	bf00      	nop
 8002380:	370c      	adds	r7, #12
 8002382:	46bd      	mov	sp, r7
 8002384:	bc80      	pop	{r7}
 8002386:	4770      	bx	lr

08002388 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b084      	sub	sp, #16
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2b00      	cmp	r3, #0
 8002394:	d101      	bne.n	800239a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002396:	2301      	movs	r3, #1
 8002398:	e10f      	b.n	80025ba <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80023a0:	b2db      	uxtb	r3, r3
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d106      	bne.n	80023b4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	2200      	movs	r2, #0
 80023aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80023ae:	6878      	ldr	r0, [r7, #4]
 80023b0:	f7ff fc08 	bl	8001bc4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2224      	movs	r2, #36	; 0x24
 80023b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	681a      	ldr	r2, [r3, #0]
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f022 0201 	bic.w	r2, r2, #1
 80023ca:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80023cc:	f001 fb0e 	bl	80039ec <HAL_RCC_GetPCLK1Freq>
 80023d0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	685b      	ldr	r3, [r3, #4]
 80023d6:	4a7b      	ldr	r2, [pc, #492]	; (80025c4 <HAL_I2C_Init+0x23c>)
 80023d8:	4293      	cmp	r3, r2
 80023da:	d807      	bhi.n	80023ec <HAL_I2C_Init+0x64>
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	4a7a      	ldr	r2, [pc, #488]	; (80025c8 <HAL_I2C_Init+0x240>)
 80023e0:	4293      	cmp	r3, r2
 80023e2:	bf94      	ite	ls
 80023e4:	2301      	movls	r3, #1
 80023e6:	2300      	movhi	r3, #0
 80023e8:	b2db      	uxtb	r3, r3
 80023ea:	e006      	b.n	80023fa <HAL_I2C_Init+0x72>
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	4a77      	ldr	r2, [pc, #476]	; (80025cc <HAL_I2C_Init+0x244>)
 80023f0:	4293      	cmp	r3, r2
 80023f2:	bf94      	ite	ls
 80023f4:	2301      	movls	r3, #1
 80023f6:	2300      	movhi	r3, #0
 80023f8:	b2db      	uxtb	r3, r3
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d001      	beq.n	8002402 <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 80023fe:	2301      	movs	r3, #1
 8002400:	e0db      	b.n	80025ba <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	4a72      	ldr	r2, [pc, #456]	; (80025d0 <HAL_I2C_Init+0x248>)
 8002406:	fba2 2303 	umull	r2, r3, r2, r3
 800240a:	0c9b      	lsrs	r3, r3, #18
 800240c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	68ba      	ldr	r2, [r7, #8]
 800241e:	430a      	orrs	r2, r1
 8002420:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	6a1b      	ldr	r3, [r3, #32]
 8002428:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	685b      	ldr	r3, [r3, #4]
 8002430:	4a64      	ldr	r2, [pc, #400]	; (80025c4 <HAL_I2C_Init+0x23c>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d802      	bhi.n	800243c <HAL_I2C_Init+0xb4>
 8002436:	68bb      	ldr	r3, [r7, #8]
 8002438:	3301      	adds	r3, #1
 800243a:	e009      	b.n	8002450 <HAL_I2C_Init+0xc8>
 800243c:	68bb      	ldr	r3, [r7, #8]
 800243e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002442:	fb02 f303 	mul.w	r3, r2, r3
 8002446:	4a63      	ldr	r2, [pc, #396]	; (80025d4 <HAL_I2C_Init+0x24c>)
 8002448:	fba2 2303 	umull	r2, r3, r2, r3
 800244c:	099b      	lsrs	r3, r3, #6
 800244e:	3301      	adds	r3, #1
 8002450:	687a      	ldr	r2, [r7, #4]
 8002452:	6812      	ldr	r2, [r2, #0]
 8002454:	430b      	orrs	r3, r1
 8002456:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	69db      	ldr	r3, [r3, #28]
 800245e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002462:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	685b      	ldr	r3, [r3, #4]
 800246a:	4956      	ldr	r1, [pc, #344]	; (80025c4 <HAL_I2C_Init+0x23c>)
 800246c:	428b      	cmp	r3, r1
 800246e:	d80d      	bhi.n	800248c <HAL_I2C_Init+0x104>
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	1e59      	subs	r1, r3, #1
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	005b      	lsls	r3, r3, #1
 800247a:	fbb1 f3f3 	udiv	r3, r1, r3
 800247e:	3301      	adds	r3, #1
 8002480:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002484:	2b04      	cmp	r3, #4
 8002486:	bf38      	it	cc
 8002488:	2304      	movcc	r3, #4
 800248a:	e04f      	b.n	800252c <HAL_I2C_Init+0x1a4>
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	689b      	ldr	r3, [r3, #8]
 8002490:	2b00      	cmp	r3, #0
 8002492:	d111      	bne.n	80024b8 <HAL_I2C_Init+0x130>
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	1e58      	subs	r0, r3, #1
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	6859      	ldr	r1, [r3, #4]
 800249c:	460b      	mov	r3, r1
 800249e:	005b      	lsls	r3, r3, #1
 80024a0:	440b      	add	r3, r1
 80024a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80024a6:	3301      	adds	r3, #1
 80024a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	bf0c      	ite	eq
 80024b0:	2301      	moveq	r3, #1
 80024b2:	2300      	movne	r3, #0
 80024b4:	b2db      	uxtb	r3, r3
 80024b6:	e012      	b.n	80024de <HAL_I2C_Init+0x156>
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	1e58      	subs	r0, r3, #1
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	6859      	ldr	r1, [r3, #4]
 80024c0:	460b      	mov	r3, r1
 80024c2:	009b      	lsls	r3, r3, #2
 80024c4:	440b      	add	r3, r1
 80024c6:	0099      	lsls	r1, r3, #2
 80024c8:	440b      	add	r3, r1
 80024ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80024ce:	3301      	adds	r3, #1
 80024d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	bf0c      	ite	eq
 80024d8:	2301      	moveq	r3, #1
 80024da:	2300      	movne	r3, #0
 80024dc:	b2db      	uxtb	r3, r3
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d001      	beq.n	80024e6 <HAL_I2C_Init+0x15e>
 80024e2:	2301      	movs	r3, #1
 80024e4:	e022      	b.n	800252c <HAL_I2C_Init+0x1a4>
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	689b      	ldr	r3, [r3, #8]
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d10e      	bne.n	800250c <HAL_I2C_Init+0x184>
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	1e58      	subs	r0, r3, #1
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6859      	ldr	r1, [r3, #4]
 80024f6:	460b      	mov	r3, r1
 80024f8:	005b      	lsls	r3, r3, #1
 80024fa:	440b      	add	r3, r1
 80024fc:	fbb0 f3f3 	udiv	r3, r0, r3
 8002500:	3301      	adds	r3, #1
 8002502:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002506:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800250a:	e00f      	b.n	800252c <HAL_I2C_Init+0x1a4>
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	1e58      	subs	r0, r3, #1
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6859      	ldr	r1, [r3, #4]
 8002514:	460b      	mov	r3, r1
 8002516:	009b      	lsls	r3, r3, #2
 8002518:	440b      	add	r3, r1
 800251a:	0099      	lsls	r1, r3, #2
 800251c:	440b      	add	r3, r1
 800251e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002522:	3301      	adds	r3, #1
 8002524:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002528:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800252c:	6879      	ldr	r1, [r7, #4]
 800252e:	6809      	ldr	r1, [r1, #0]
 8002530:	4313      	orrs	r3, r2
 8002532:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	69da      	ldr	r2, [r3, #28]
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6a1b      	ldr	r3, [r3, #32]
 8002546:	431a      	orrs	r2, r3
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	430a      	orrs	r2, r1
 800254e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	689b      	ldr	r3, [r3, #8]
 8002556:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800255a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800255e:	687a      	ldr	r2, [r7, #4]
 8002560:	6911      	ldr	r1, [r2, #16]
 8002562:	687a      	ldr	r2, [r7, #4]
 8002564:	68d2      	ldr	r2, [r2, #12]
 8002566:	4311      	orrs	r1, r2
 8002568:	687a      	ldr	r2, [r7, #4]
 800256a:	6812      	ldr	r2, [r2, #0]
 800256c:	430b      	orrs	r3, r1
 800256e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	68db      	ldr	r3, [r3, #12]
 8002576:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	695a      	ldr	r2, [r3, #20]
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	699b      	ldr	r3, [r3, #24]
 8002582:	431a      	orrs	r2, r3
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	430a      	orrs	r2, r1
 800258a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	681a      	ldr	r2, [r3, #0]
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f042 0201 	orr.w	r2, r2, #1
 800259a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	2200      	movs	r2, #0
 80025a0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2220      	movs	r2, #32
 80025a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	2200      	movs	r2, #0
 80025ae:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2200      	movs	r2, #0
 80025b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80025b8:	2300      	movs	r3, #0
}
 80025ba:	4618      	mov	r0, r3
 80025bc:	3710      	adds	r7, #16
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd80      	pop	{r7, pc}
 80025c2:	bf00      	nop
 80025c4:	000186a0 	.word	0x000186a0
 80025c8:	001e847f 	.word	0x001e847f
 80025cc:	003d08ff 	.word	0x003d08ff
 80025d0:	431bde83 	.word	0x431bde83
 80025d4:	10624dd3 	.word	0x10624dd3

080025d8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b088      	sub	sp, #32
 80025dc:	af02      	add	r7, sp, #8
 80025de:	60f8      	str	r0, [r7, #12]
 80025e0:	607a      	str	r2, [r7, #4]
 80025e2:	461a      	mov	r2, r3
 80025e4:	460b      	mov	r3, r1
 80025e6:	817b      	strh	r3, [r7, #10]
 80025e8:	4613      	mov	r3, r2
 80025ea:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80025ec:	f7ff fc32 	bl	8001e54 <HAL_GetTick>
 80025f0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80025f8:	b2db      	uxtb	r3, r3
 80025fa:	2b20      	cmp	r3, #32
 80025fc:	f040 80e0 	bne.w	80027c0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002600:	697b      	ldr	r3, [r7, #20]
 8002602:	9300      	str	r3, [sp, #0]
 8002604:	2319      	movs	r3, #25
 8002606:	2201      	movs	r2, #1
 8002608:	4970      	ldr	r1, [pc, #448]	; (80027cc <HAL_I2C_Master_Transmit+0x1f4>)
 800260a:	68f8      	ldr	r0, [r7, #12]
 800260c:	f000 fc3c 	bl	8002e88 <I2C_WaitOnFlagUntilTimeout>
 8002610:	4603      	mov	r3, r0
 8002612:	2b00      	cmp	r3, #0
 8002614:	d001      	beq.n	800261a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002616:	2302      	movs	r3, #2
 8002618:	e0d3      	b.n	80027c2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002620:	2b01      	cmp	r3, #1
 8002622:	d101      	bne.n	8002628 <HAL_I2C_Master_Transmit+0x50>
 8002624:	2302      	movs	r3, #2
 8002626:	e0cc      	b.n	80027c2 <HAL_I2C_Master_Transmit+0x1ea>
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	2201      	movs	r2, #1
 800262c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f003 0301 	and.w	r3, r3, #1
 800263a:	2b01      	cmp	r3, #1
 800263c:	d007      	beq.n	800264e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	681a      	ldr	r2, [r3, #0]
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f042 0201 	orr.w	r2, r2, #1
 800264c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	681a      	ldr	r2, [r3, #0]
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800265c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	2221      	movs	r2, #33	; 0x21
 8002662:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	2210      	movs	r2, #16
 800266a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	2200      	movs	r2, #0
 8002672:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	687a      	ldr	r2, [r7, #4]
 8002678:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	893a      	ldrh	r2, [r7, #8]
 800267e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002684:	b29a      	uxth	r2, r3
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	4a50      	ldr	r2, [pc, #320]	; (80027d0 <HAL_I2C_Master_Transmit+0x1f8>)
 800268e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002690:	8979      	ldrh	r1, [r7, #10]
 8002692:	697b      	ldr	r3, [r7, #20]
 8002694:	6a3a      	ldr	r2, [r7, #32]
 8002696:	68f8      	ldr	r0, [r7, #12]
 8002698:	f000 faca 	bl	8002c30 <I2C_MasterRequestWrite>
 800269c:	4603      	mov	r3, r0
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d001      	beq.n	80026a6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80026a2:	2301      	movs	r3, #1
 80026a4:	e08d      	b.n	80027c2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80026a6:	2300      	movs	r3, #0
 80026a8:	613b      	str	r3, [r7, #16]
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	695b      	ldr	r3, [r3, #20]
 80026b0:	613b      	str	r3, [r7, #16]
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	699b      	ldr	r3, [r3, #24]
 80026b8:	613b      	str	r3, [r7, #16]
 80026ba:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80026bc:	e066      	b.n	800278c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80026be:	697a      	ldr	r2, [r7, #20]
 80026c0:	6a39      	ldr	r1, [r7, #32]
 80026c2:	68f8      	ldr	r0, [r7, #12]
 80026c4:	f000 fcb6 	bl	8003034 <I2C_WaitOnTXEFlagUntilTimeout>
 80026c8:	4603      	mov	r3, r0
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d00d      	beq.n	80026ea <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026d2:	2b04      	cmp	r3, #4
 80026d4:	d107      	bne.n	80026e6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	681a      	ldr	r2, [r3, #0]
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80026e4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80026e6:	2301      	movs	r3, #1
 80026e8:	e06b      	b.n	80027c2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026ee:	781a      	ldrb	r2, [r3, #0]
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026fa:	1c5a      	adds	r2, r3, #1
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002704:	b29b      	uxth	r3, r3
 8002706:	3b01      	subs	r3, #1
 8002708:	b29a      	uxth	r2, r3
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002712:	3b01      	subs	r3, #1
 8002714:	b29a      	uxth	r2, r3
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	695b      	ldr	r3, [r3, #20]
 8002720:	f003 0304 	and.w	r3, r3, #4
 8002724:	2b04      	cmp	r3, #4
 8002726:	d11b      	bne.n	8002760 <HAL_I2C_Master_Transmit+0x188>
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800272c:	2b00      	cmp	r3, #0
 800272e:	d017      	beq.n	8002760 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002734:	781a      	ldrb	r2, [r3, #0]
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002740:	1c5a      	adds	r2, r3, #1
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800274a:	b29b      	uxth	r3, r3
 800274c:	3b01      	subs	r3, #1
 800274e:	b29a      	uxth	r2, r3
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002758:	3b01      	subs	r3, #1
 800275a:	b29a      	uxth	r2, r3
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002760:	697a      	ldr	r2, [r7, #20]
 8002762:	6a39      	ldr	r1, [r7, #32]
 8002764:	68f8      	ldr	r0, [r7, #12]
 8002766:	f000 fca6 	bl	80030b6 <I2C_WaitOnBTFFlagUntilTimeout>
 800276a:	4603      	mov	r3, r0
 800276c:	2b00      	cmp	r3, #0
 800276e:	d00d      	beq.n	800278c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002774:	2b04      	cmp	r3, #4
 8002776:	d107      	bne.n	8002788 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	681a      	ldr	r2, [r3, #0]
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002786:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002788:	2301      	movs	r3, #1
 800278a:	e01a      	b.n	80027c2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002790:	2b00      	cmp	r3, #0
 8002792:	d194      	bne.n	80026be <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	681a      	ldr	r2, [r3, #0]
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80027a2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	2220      	movs	r2, #32
 80027a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	2200      	movs	r2, #0
 80027b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	2200      	movs	r2, #0
 80027b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80027bc:	2300      	movs	r3, #0
 80027be:	e000      	b.n	80027c2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80027c0:	2302      	movs	r3, #2
  }
}
 80027c2:	4618      	mov	r0, r3
 80027c4:	3718      	adds	r7, #24
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bd80      	pop	{r7, pc}
 80027ca:	bf00      	nop
 80027cc:	00100002 	.word	0x00100002
 80027d0:	ffff0000 	.word	0xffff0000

080027d4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b08c      	sub	sp, #48	; 0x30
 80027d8:	af02      	add	r7, sp, #8
 80027da:	60f8      	str	r0, [r7, #12]
 80027dc:	607a      	str	r2, [r7, #4]
 80027de:	461a      	mov	r2, r3
 80027e0:	460b      	mov	r3, r1
 80027e2:	817b      	strh	r3, [r7, #10]
 80027e4:	4613      	mov	r3, r2
 80027e6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80027e8:	f7ff fb34 	bl	8001e54 <HAL_GetTick>
 80027ec:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80027f4:	b2db      	uxtb	r3, r3
 80027f6:	2b20      	cmp	r3, #32
 80027f8:	f040 8213 	bne.w	8002c22 <HAL_I2C_Master_Receive+0x44e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80027fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027fe:	9300      	str	r3, [sp, #0]
 8002800:	2319      	movs	r3, #25
 8002802:	2201      	movs	r2, #1
 8002804:	497e      	ldr	r1, [pc, #504]	; (8002a00 <HAL_I2C_Master_Receive+0x22c>)
 8002806:	68f8      	ldr	r0, [r7, #12]
 8002808:	f000 fb3e 	bl	8002e88 <I2C_WaitOnFlagUntilTimeout>
 800280c:	4603      	mov	r3, r0
 800280e:	2b00      	cmp	r3, #0
 8002810:	d001      	beq.n	8002816 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8002812:	2302      	movs	r3, #2
 8002814:	e206      	b.n	8002c24 <HAL_I2C_Master_Receive+0x450>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800281c:	2b01      	cmp	r3, #1
 800281e:	d101      	bne.n	8002824 <HAL_I2C_Master_Receive+0x50>
 8002820:	2302      	movs	r3, #2
 8002822:	e1ff      	b.n	8002c24 <HAL_I2C_Master_Receive+0x450>
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	2201      	movs	r2, #1
 8002828:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f003 0301 	and.w	r3, r3, #1
 8002836:	2b01      	cmp	r3, #1
 8002838:	d007      	beq.n	800284a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	681a      	ldr	r2, [r3, #0]
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f042 0201 	orr.w	r2, r2, #1
 8002848:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	681a      	ldr	r2, [r3, #0]
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002858:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	2222      	movs	r2, #34	; 0x22
 800285e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	2210      	movs	r2, #16
 8002866:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	2200      	movs	r2, #0
 800286e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	687a      	ldr	r2, [r7, #4]
 8002874:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	893a      	ldrh	r2, [r7, #8]
 800287a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002880:	b29a      	uxth	r2, r3
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	4a5e      	ldr	r2, [pc, #376]	; (8002a04 <HAL_I2C_Master_Receive+0x230>)
 800288a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800288c:	8979      	ldrh	r1, [r7, #10]
 800288e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002890:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002892:	68f8      	ldr	r0, [r7, #12]
 8002894:	f000 fa42 	bl	8002d1c <I2C_MasterRequestRead>
 8002898:	4603      	mov	r3, r0
 800289a:	2b00      	cmp	r3, #0
 800289c:	d001      	beq.n	80028a2 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800289e:	2301      	movs	r3, #1
 80028a0:	e1c0      	b.n	8002c24 <HAL_I2C_Master_Receive+0x450>
    }

    if (hi2c->XferSize == 0U)
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d113      	bne.n	80028d2 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80028aa:	2300      	movs	r3, #0
 80028ac:	623b      	str	r3, [r7, #32]
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	695b      	ldr	r3, [r3, #20]
 80028b4:	623b      	str	r3, [r7, #32]
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	699b      	ldr	r3, [r3, #24]
 80028bc:	623b      	str	r3, [r7, #32]
 80028be:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	681a      	ldr	r2, [r3, #0]
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80028ce:	601a      	str	r2, [r3, #0]
 80028d0:	e194      	b.n	8002bfc <HAL_I2C_Master_Receive+0x428>
    }
    else if (hi2c->XferSize == 1U)
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028d6:	2b01      	cmp	r3, #1
 80028d8:	d11d      	bne.n	8002916 <HAL_I2C_Master_Receive+0x142>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	681a      	ldr	r2, [r3, #0]
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80028e8:	601a      	str	r2, [r3, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80028ea:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80028ec:	2300      	movs	r3, #0
 80028ee:	61fb      	str	r3, [r7, #28]
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	695b      	ldr	r3, [r3, #20]
 80028f6:	61fb      	str	r3, [r7, #28]
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	699b      	ldr	r3, [r3, #24]
 80028fe:	61fb      	str	r3, [r7, #28]
 8002900:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	681a      	ldr	r2, [r3, #0]
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002910:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002912:	b662      	cpsie	i
 8002914:	e172      	b.n	8002bfc <HAL_I2C_Master_Receive+0x428>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800291a:	2b02      	cmp	r3, #2
 800291c:	d11d      	bne.n	800295a <HAL_I2C_Master_Receive+0x186>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	681a      	ldr	r2, [r3, #0]
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800292c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800292e:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002930:	2300      	movs	r3, #0
 8002932:	61bb      	str	r3, [r7, #24]
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	695b      	ldr	r3, [r3, #20]
 800293a:	61bb      	str	r3, [r7, #24]
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	699b      	ldr	r3, [r3, #24]
 8002942:	61bb      	str	r3, [r7, #24]
 8002944:	69bb      	ldr	r3, [r7, #24]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	681a      	ldr	r2, [r3, #0]
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002954:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002956:	b662      	cpsie	i
 8002958:	e150      	b.n	8002bfc <HAL_I2C_Master_Receive+0x428>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	681a      	ldr	r2, [r3, #0]
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002968:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800296a:	2300      	movs	r3, #0
 800296c:	617b      	str	r3, [r7, #20]
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	695b      	ldr	r3, [r3, #20]
 8002974:	617b      	str	r3, [r7, #20]
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	699b      	ldr	r3, [r3, #24]
 800297c:	617b      	str	r3, [r7, #20]
 800297e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002980:	e13c      	b.n	8002bfc <HAL_I2C_Master_Receive+0x428>
    {
      if (hi2c->XferSize <= 3U)
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002986:	2b03      	cmp	r3, #3
 8002988:	f200 80f5 	bhi.w	8002b76 <HAL_I2C_Master_Receive+0x3a2>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002990:	2b01      	cmp	r3, #1
 8002992:	d123      	bne.n	80029dc <HAL_I2C_Master_Receive+0x208>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002994:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002996:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002998:	68f8      	ldr	r0, [r7, #12]
 800299a:	f000 fbcd 	bl	8003138 <I2C_WaitOnRXNEFlagUntilTimeout>
 800299e:	4603      	mov	r3, r0
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d001      	beq.n	80029a8 <HAL_I2C_Master_Receive+0x1d4>
          {
            return HAL_ERROR;
 80029a4:	2301      	movs	r3, #1
 80029a6:	e13d      	b.n	8002c24 <HAL_I2C_Master_Receive+0x450>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	691a      	ldr	r2, [r3, #16]
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029b2:	b2d2      	uxtb	r2, r2
 80029b4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029ba:	1c5a      	adds	r2, r3, #1
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029c4:	3b01      	subs	r3, #1
 80029c6:	b29a      	uxth	r2, r3
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029d0:	b29b      	uxth	r3, r3
 80029d2:	3b01      	subs	r3, #1
 80029d4:	b29a      	uxth	r2, r3
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	855a      	strh	r2, [r3, #42]	; 0x2a
 80029da:	e10f      	b.n	8002bfc <HAL_I2C_Master_Receive+0x428>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029e0:	2b02      	cmp	r3, #2
 80029e2:	d150      	bne.n	8002a86 <HAL_I2C_Master_Receive+0x2b2>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80029e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029e6:	9300      	str	r3, [sp, #0]
 80029e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029ea:	2200      	movs	r2, #0
 80029ec:	4906      	ldr	r1, [pc, #24]	; (8002a08 <HAL_I2C_Master_Receive+0x234>)
 80029ee:	68f8      	ldr	r0, [r7, #12]
 80029f0:	f000 fa4a 	bl	8002e88 <I2C_WaitOnFlagUntilTimeout>
 80029f4:	4603      	mov	r3, r0
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d008      	beq.n	8002a0c <HAL_I2C_Master_Receive+0x238>
          {
            return HAL_ERROR;
 80029fa:	2301      	movs	r3, #1
 80029fc:	e112      	b.n	8002c24 <HAL_I2C_Master_Receive+0x450>
 80029fe:	bf00      	nop
 8002a00:	00100002 	.word	0x00100002
 8002a04:	ffff0000 	.word	0xffff0000
 8002a08:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8002a0c:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	681a      	ldr	r2, [r3, #0]
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a1c:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	691a      	ldr	r2, [r3, #16]
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a28:	b2d2      	uxtb	r2, r2
 8002a2a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a30:	1c5a      	adds	r2, r3, #1
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a3a:	3b01      	subs	r3, #1
 8002a3c:	b29a      	uxth	r2, r3
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a46:	b29b      	uxth	r3, r3
 8002a48:	3b01      	subs	r3, #1
 8002a4a:	b29a      	uxth	r2, r3
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002a50:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	691a      	ldr	r2, [r3, #16]
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a5c:	b2d2      	uxtb	r2, r2
 8002a5e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a64:	1c5a      	adds	r2, r3, #1
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a6e:	3b01      	subs	r3, #1
 8002a70:	b29a      	uxth	r2, r3
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a7a:	b29b      	uxth	r3, r3
 8002a7c:	3b01      	subs	r3, #1
 8002a7e:	b29a      	uxth	r2, r3
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002a84:	e0ba      	b.n	8002bfc <HAL_I2C_Master_Receive+0x428>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002a86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a88:	9300      	str	r3, [sp, #0]
 8002a8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	4967      	ldr	r1, [pc, #412]	; (8002c2c <HAL_I2C_Master_Receive+0x458>)
 8002a90:	68f8      	ldr	r0, [r7, #12]
 8002a92:	f000 f9f9 	bl	8002e88 <I2C_WaitOnFlagUntilTimeout>
 8002a96:	4603      	mov	r3, r0
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d001      	beq.n	8002aa0 <HAL_I2C_Master_Receive+0x2cc>
          {
            return HAL_ERROR;
 8002a9c:	2301      	movs	r3, #1
 8002a9e:	e0c1      	b.n	8002c24 <HAL_I2C_Master_Receive+0x450>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	681a      	ldr	r2, [r3, #0]
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002aae:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002ab0:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	691a      	ldr	r2, [r3, #16]
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002abc:	b2d2      	uxtb	r2, r2
 8002abe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ac4:	1c5a      	adds	r2, r3, #1
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ace:	3b01      	subs	r3, #1
 8002ad0:	b29a      	uxth	r2, r3
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ada:	b29b      	uxth	r3, r3
 8002adc:	3b01      	subs	r3, #1
 8002ade:	b29a      	uxth	r2, r3
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002ae4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ae6:	9300      	str	r3, [sp, #0]
 8002ae8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002aea:	2200      	movs	r2, #0
 8002aec:	494f      	ldr	r1, [pc, #316]	; (8002c2c <HAL_I2C_Master_Receive+0x458>)
 8002aee:	68f8      	ldr	r0, [r7, #12]
 8002af0:	f000 f9ca 	bl	8002e88 <I2C_WaitOnFlagUntilTimeout>
 8002af4:	4603      	mov	r3, r0
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d001      	beq.n	8002afe <HAL_I2C_Master_Receive+0x32a>
          {
            return HAL_ERROR;
 8002afa:	2301      	movs	r3, #1
 8002afc:	e092      	b.n	8002c24 <HAL_I2C_Master_Receive+0x450>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	681a      	ldr	r2, [r3, #0]
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b0c:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	691a      	ldr	r2, [r3, #16]
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b18:	b2d2      	uxtb	r2, r2
 8002b1a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b20:	1c5a      	adds	r2, r3, #1
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b2a:	3b01      	subs	r3, #1
 8002b2c:	b29a      	uxth	r2, r3
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b36:	b29b      	uxth	r3, r3
 8002b38:	3b01      	subs	r3, #1
 8002b3a:	b29a      	uxth	r2, r3
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002b40:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	691a      	ldr	r2, [r3, #16]
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b4c:	b2d2      	uxtb	r2, r2
 8002b4e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b54:	1c5a      	adds	r2, r3, #1
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b5e:	3b01      	subs	r3, #1
 8002b60:	b29a      	uxth	r2, r3
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b6a:	b29b      	uxth	r3, r3
 8002b6c:	3b01      	subs	r3, #1
 8002b6e:	b29a      	uxth	r2, r3
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002b74:	e042      	b.n	8002bfc <HAL_I2C_Master_Receive+0x428>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b76:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b78:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002b7a:	68f8      	ldr	r0, [r7, #12]
 8002b7c:	f000 fadc 	bl	8003138 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002b80:	4603      	mov	r3, r0
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d001      	beq.n	8002b8a <HAL_I2C_Master_Receive+0x3b6>
        {
          return HAL_ERROR;
 8002b86:	2301      	movs	r3, #1
 8002b88:	e04c      	b.n	8002c24 <HAL_I2C_Master_Receive+0x450>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	691a      	ldr	r2, [r3, #16]
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b94:	b2d2      	uxtb	r2, r2
 8002b96:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b9c:	1c5a      	adds	r2, r3, #1
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ba6:	3b01      	subs	r3, #1
 8002ba8:	b29a      	uxth	r2, r3
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bb2:	b29b      	uxth	r3, r3
 8002bb4:	3b01      	subs	r3, #1
 8002bb6:	b29a      	uxth	r2, r3
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	695b      	ldr	r3, [r3, #20]
 8002bc2:	f003 0304 	and.w	r3, r3, #4
 8002bc6:	2b04      	cmp	r3, #4
 8002bc8:	d118      	bne.n	8002bfc <HAL_I2C_Master_Receive+0x428>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	691a      	ldr	r2, [r3, #16]
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bd4:	b2d2      	uxtb	r2, r2
 8002bd6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bdc:	1c5a      	adds	r2, r3, #1
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002be6:	3b01      	subs	r3, #1
 8002be8:	b29a      	uxth	r2, r3
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bf2:	b29b      	uxth	r3, r3
 8002bf4:	3b01      	subs	r3, #1
 8002bf6:	b29a      	uxth	r2, r3
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	f47f aebe 	bne.w	8002982 <HAL_I2C_Master_Receive+0x1ae>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	2220      	movs	r2, #32
 8002c0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	2200      	movs	r2, #0
 8002c12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	2200      	movs	r2, #0
 8002c1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002c1e:	2300      	movs	r3, #0
 8002c20:	e000      	b.n	8002c24 <HAL_I2C_Master_Receive+0x450>
  }
  else
  {
    return HAL_BUSY;
 8002c22:	2302      	movs	r3, #2
  }
}
 8002c24:	4618      	mov	r0, r3
 8002c26:	3728      	adds	r7, #40	; 0x28
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	bd80      	pop	{r7, pc}
 8002c2c:	00010004 	.word	0x00010004

08002c30 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b088      	sub	sp, #32
 8002c34:	af02      	add	r7, sp, #8
 8002c36:	60f8      	str	r0, [r7, #12]
 8002c38:	607a      	str	r2, [r7, #4]
 8002c3a:	603b      	str	r3, [r7, #0]
 8002c3c:	460b      	mov	r3, r1
 8002c3e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c44:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002c46:	697b      	ldr	r3, [r7, #20]
 8002c48:	2b08      	cmp	r3, #8
 8002c4a:	d006      	beq.n	8002c5a <I2C_MasterRequestWrite+0x2a>
 8002c4c:	697b      	ldr	r3, [r7, #20]
 8002c4e:	2b01      	cmp	r3, #1
 8002c50:	d003      	beq.n	8002c5a <I2C_MasterRequestWrite+0x2a>
 8002c52:	697b      	ldr	r3, [r7, #20]
 8002c54:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002c58:	d108      	bne.n	8002c6c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	681a      	ldr	r2, [r3, #0]
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002c68:	601a      	str	r2, [r3, #0]
 8002c6a:	e00b      	b.n	8002c84 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c70:	2b12      	cmp	r3, #18
 8002c72:	d107      	bne.n	8002c84 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	681a      	ldr	r2, [r3, #0]
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002c82:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	9300      	str	r3, [sp, #0]
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002c90:	68f8      	ldr	r0, [r7, #12]
 8002c92:	f000 f8f9 	bl	8002e88 <I2C_WaitOnFlagUntilTimeout>
 8002c96:	4603      	mov	r3, r0
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d001      	beq.n	8002ca0 <I2C_MasterRequestWrite+0x70>
  {
    return HAL_ERROR;
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	e035      	b.n	8002d0c <I2C_MasterRequestWrite+0xdc>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	691b      	ldr	r3, [r3, #16]
 8002ca4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002ca8:	d108      	bne.n	8002cbc <I2C_MasterRequestWrite+0x8c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002caa:	897b      	ldrh	r3, [r7, #10]
 8002cac:	b2db      	uxtb	r3, r3
 8002cae:	461a      	mov	r2, r3
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002cb8:	611a      	str	r2, [r3, #16]
 8002cba:	e01b      	b.n	8002cf4 <I2C_MasterRequestWrite+0xc4>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002cbc:	897b      	ldrh	r3, [r7, #10]
 8002cbe:	11db      	asrs	r3, r3, #7
 8002cc0:	b2db      	uxtb	r3, r3
 8002cc2:	f003 0306 	and.w	r3, r3, #6
 8002cc6:	b2db      	uxtb	r3, r3
 8002cc8:	f063 030f 	orn	r3, r3, #15
 8002ccc:	b2da      	uxtb	r2, r3
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002cd4:	683b      	ldr	r3, [r7, #0]
 8002cd6:	687a      	ldr	r2, [r7, #4]
 8002cd8:	490e      	ldr	r1, [pc, #56]	; (8002d14 <I2C_MasterRequestWrite+0xe4>)
 8002cda:	68f8      	ldr	r0, [r7, #12]
 8002cdc:	f000 f92b 	bl	8002f36 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002ce0:	4603      	mov	r3, r0
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d001      	beq.n	8002cea <I2C_MasterRequestWrite+0xba>
    {
      return HAL_ERROR;
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	e010      	b.n	8002d0c <I2C_MasterRequestWrite+0xdc>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002cea:	897b      	ldrh	r3, [r7, #10]
 8002cec:	b2da      	uxtb	r2, r3
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002cf4:	683b      	ldr	r3, [r7, #0]
 8002cf6:	687a      	ldr	r2, [r7, #4]
 8002cf8:	4907      	ldr	r1, [pc, #28]	; (8002d18 <I2C_MasterRequestWrite+0xe8>)
 8002cfa:	68f8      	ldr	r0, [r7, #12]
 8002cfc:	f000 f91b 	bl	8002f36 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002d00:	4603      	mov	r3, r0
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d001      	beq.n	8002d0a <I2C_MasterRequestWrite+0xda>
  {
    return HAL_ERROR;
 8002d06:	2301      	movs	r3, #1
 8002d08:	e000      	b.n	8002d0c <I2C_MasterRequestWrite+0xdc>
  }

  return HAL_OK;
 8002d0a:	2300      	movs	r3, #0
}
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	3718      	adds	r7, #24
 8002d10:	46bd      	mov	sp, r7
 8002d12:	bd80      	pop	{r7, pc}
 8002d14:	00010008 	.word	0x00010008
 8002d18:	00010002 	.word	0x00010002

08002d1c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b088      	sub	sp, #32
 8002d20:	af02      	add	r7, sp, #8
 8002d22:	60f8      	str	r0, [r7, #12]
 8002d24:	607a      	str	r2, [r7, #4]
 8002d26:	603b      	str	r3, [r7, #0]
 8002d28:	460b      	mov	r3, r1
 8002d2a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d30:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	681a      	ldr	r2, [r3, #0]
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002d40:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002d42:	697b      	ldr	r3, [r7, #20]
 8002d44:	2b08      	cmp	r3, #8
 8002d46:	d006      	beq.n	8002d56 <I2C_MasterRequestRead+0x3a>
 8002d48:	697b      	ldr	r3, [r7, #20]
 8002d4a:	2b01      	cmp	r3, #1
 8002d4c:	d003      	beq.n	8002d56 <I2C_MasterRequestRead+0x3a>
 8002d4e:	697b      	ldr	r3, [r7, #20]
 8002d50:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002d54:	d108      	bne.n	8002d68 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	681a      	ldr	r2, [r3, #0]
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002d64:	601a      	str	r2, [r3, #0]
 8002d66:	e00b      	b.n	8002d80 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d6c:	2b11      	cmp	r3, #17
 8002d6e:	d107      	bne.n	8002d80 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	681a      	ldr	r2, [r3, #0]
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002d7e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	9300      	str	r3, [sp, #0]
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2200      	movs	r2, #0
 8002d88:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002d8c:	68f8      	ldr	r0, [r7, #12]
 8002d8e:	f000 f87b 	bl	8002e88 <I2C_WaitOnFlagUntilTimeout>
 8002d92:	4603      	mov	r3, r0
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d001      	beq.n	8002d9c <I2C_MasterRequestRead+0x80>
  {
    return HAL_ERROR;
 8002d98:	2301      	movs	r3, #1
 8002d9a:	e06d      	b.n	8002e78 <I2C_MasterRequestRead+0x15c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	691b      	ldr	r3, [r3, #16]
 8002da0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002da4:	d108      	bne.n	8002db8 <I2C_MasterRequestRead+0x9c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002da6:	897b      	ldrh	r3, [r7, #10]
 8002da8:	b2db      	uxtb	r3, r3
 8002daa:	f043 0301 	orr.w	r3, r3, #1
 8002dae:	b2da      	uxtb	r2, r3
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	611a      	str	r2, [r3, #16]
 8002db6:	e053      	b.n	8002e60 <I2C_MasterRequestRead+0x144>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002db8:	897b      	ldrh	r3, [r7, #10]
 8002dba:	11db      	asrs	r3, r3, #7
 8002dbc:	b2db      	uxtb	r3, r3
 8002dbe:	f003 0306 	and.w	r3, r3, #6
 8002dc2:	b2db      	uxtb	r3, r3
 8002dc4:	f063 030f 	orn	r3, r3, #15
 8002dc8:	b2da      	uxtb	r2, r3
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	687a      	ldr	r2, [r7, #4]
 8002dd4:	492a      	ldr	r1, [pc, #168]	; (8002e80 <I2C_MasterRequestRead+0x164>)
 8002dd6:	68f8      	ldr	r0, [r7, #12]
 8002dd8:	f000 f8ad 	bl	8002f36 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002ddc:	4603      	mov	r3, r0
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d001      	beq.n	8002de6 <I2C_MasterRequestRead+0xca>
    {
      return HAL_ERROR;
 8002de2:	2301      	movs	r3, #1
 8002de4:	e048      	b.n	8002e78 <I2C_MasterRequestRead+0x15c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002de6:	897b      	ldrh	r3, [r7, #10]
 8002de8:	b2da      	uxtb	r2, r3
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	687a      	ldr	r2, [r7, #4]
 8002df4:	4923      	ldr	r1, [pc, #140]	; (8002e84 <I2C_MasterRequestRead+0x168>)
 8002df6:	68f8      	ldr	r0, [r7, #12]
 8002df8:	f000 f89d 	bl	8002f36 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d001      	beq.n	8002e06 <I2C_MasterRequestRead+0xea>
    {
      return HAL_ERROR;
 8002e02:	2301      	movs	r3, #1
 8002e04:	e038      	b.n	8002e78 <I2C_MasterRequestRead+0x15c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e06:	2300      	movs	r3, #0
 8002e08:	613b      	str	r3, [r7, #16]
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	695b      	ldr	r3, [r3, #20]
 8002e10:	613b      	str	r3, [r7, #16]
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	699b      	ldr	r3, [r3, #24]
 8002e18:	613b      	str	r3, [r7, #16]
 8002e1a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	681a      	ldr	r2, [r3, #0]
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002e2a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	9300      	str	r3, [sp, #0]
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	2200      	movs	r2, #0
 8002e34:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002e38:	68f8      	ldr	r0, [r7, #12]
 8002e3a:	f000 f825 	bl	8002e88 <I2C_WaitOnFlagUntilTimeout>
 8002e3e:	4603      	mov	r3, r0
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d001      	beq.n	8002e48 <I2C_MasterRequestRead+0x12c>
    {
      return HAL_ERROR;
 8002e44:	2301      	movs	r3, #1
 8002e46:	e017      	b.n	8002e78 <I2C_MasterRequestRead+0x15c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8002e48:	897b      	ldrh	r3, [r7, #10]
 8002e4a:	11db      	asrs	r3, r3, #7
 8002e4c:	b2db      	uxtb	r3, r3
 8002e4e:	f003 0306 	and.w	r3, r3, #6
 8002e52:	b2db      	uxtb	r3, r3
 8002e54:	f063 030e 	orn	r3, r3, #14
 8002e58:	b2da      	uxtb	r2, r3
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	687a      	ldr	r2, [r7, #4]
 8002e64:	4907      	ldr	r1, [pc, #28]	; (8002e84 <I2C_MasterRequestRead+0x168>)
 8002e66:	68f8      	ldr	r0, [r7, #12]
 8002e68:	f000 f865 	bl	8002f36 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002e6c:	4603      	mov	r3, r0
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d001      	beq.n	8002e76 <I2C_MasterRequestRead+0x15a>
  {
    return HAL_ERROR;
 8002e72:	2301      	movs	r3, #1
 8002e74:	e000      	b.n	8002e78 <I2C_MasterRequestRead+0x15c>
  }

  return HAL_OK;
 8002e76:	2300      	movs	r3, #0
}
 8002e78:	4618      	mov	r0, r3
 8002e7a:	3718      	adds	r7, #24
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	bd80      	pop	{r7, pc}
 8002e80:	00010008 	.word	0x00010008
 8002e84:	00010002 	.word	0x00010002

08002e88 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b084      	sub	sp, #16
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	60f8      	str	r0, [r7, #12]
 8002e90:	60b9      	str	r1, [r7, #8]
 8002e92:	603b      	str	r3, [r7, #0]
 8002e94:	4613      	mov	r3, r2
 8002e96:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002e98:	e025      	b.n	8002ee6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ea0:	d021      	beq.n	8002ee6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ea2:	f7fe ffd7 	bl	8001e54 <HAL_GetTick>
 8002ea6:	4602      	mov	r2, r0
 8002ea8:	69bb      	ldr	r3, [r7, #24]
 8002eaa:	1ad3      	subs	r3, r2, r3
 8002eac:	683a      	ldr	r2, [r7, #0]
 8002eae:	429a      	cmp	r2, r3
 8002eb0:	d302      	bcc.n	8002eb8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d116      	bne.n	8002ee6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	2200      	movs	r2, #0
 8002ebc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	2220      	movs	r2, #32
 8002ec2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	2200      	movs	r2, #0
 8002eca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ed2:	f043 0220 	orr.w	r2, r3, #32
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	2200      	movs	r2, #0
 8002ede:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	e023      	b.n	8002f2e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002ee6:	68bb      	ldr	r3, [r7, #8]
 8002ee8:	0c1b      	lsrs	r3, r3, #16
 8002eea:	b2db      	uxtb	r3, r3
 8002eec:	2b01      	cmp	r3, #1
 8002eee:	d10d      	bne.n	8002f0c <I2C_WaitOnFlagUntilTimeout+0x84>
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	695b      	ldr	r3, [r3, #20]
 8002ef6:	43da      	mvns	r2, r3
 8002ef8:	68bb      	ldr	r3, [r7, #8]
 8002efa:	4013      	ands	r3, r2
 8002efc:	b29b      	uxth	r3, r3
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	bf0c      	ite	eq
 8002f02:	2301      	moveq	r3, #1
 8002f04:	2300      	movne	r3, #0
 8002f06:	b2db      	uxtb	r3, r3
 8002f08:	461a      	mov	r2, r3
 8002f0a:	e00c      	b.n	8002f26 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	699b      	ldr	r3, [r3, #24]
 8002f12:	43da      	mvns	r2, r3
 8002f14:	68bb      	ldr	r3, [r7, #8]
 8002f16:	4013      	ands	r3, r2
 8002f18:	b29b      	uxth	r3, r3
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	bf0c      	ite	eq
 8002f1e:	2301      	moveq	r3, #1
 8002f20:	2300      	movne	r3, #0
 8002f22:	b2db      	uxtb	r3, r3
 8002f24:	461a      	mov	r2, r3
 8002f26:	79fb      	ldrb	r3, [r7, #7]
 8002f28:	429a      	cmp	r2, r3
 8002f2a:	d0b6      	beq.n	8002e9a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002f2c:	2300      	movs	r3, #0
}
 8002f2e:	4618      	mov	r0, r3
 8002f30:	3710      	adds	r7, #16
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd80      	pop	{r7, pc}

08002f36 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002f36:	b580      	push	{r7, lr}
 8002f38:	b084      	sub	sp, #16
 8002f3a:	af00      	add	r7, sp, #0
 8002f3c:	60f8      	str	r0, [r7, #12]
 8002f3e:	60b9      	str	r1, [r7, #8]
 8002f40:	607a      	str	r2, [r7, #4]
 8002f42:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002f44:	e051      	b.n	8002fea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	695b      	ldr	r3, [r3, #20]
 8002f4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f50:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f54:	d123      	bne.n	8002f9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	681a      	ldr	r2, [r3, #0]
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f64:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002f6e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	2200      	movs	r2, #0
 8002f74:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	2220      	movs	r2, #32
 8002f7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	2200      	movs	r2, #0
 8002f82:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f8a:	f043 0204 	orr.w	r2, r3, #4
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	2200      	movs	r2, #0
 8002f96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	e046      	b.n	800302c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fa4:	d021      	beq.n	8002fea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002fa6:	f7fe ff55 	bl	8001e54 <HAL_GetTick>
 8002faa:	4602      	mov	r2, r0
 8002fac:	683b      	ldr	r3, [r7, #0]
 8002fae:	1ad3      	subs	r3, r2, r3
 8002fb0:	687a      	ldr	r2, [r7, #4]
 8002fb2:	429a      	cmp	r2, r3
 8002fb4:	d302      	bcc.n	8002fbc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d116      	bne.n	8002fea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	2220      	movs	r2, #32
 8002fc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	2200      	movs	r2, #0
 8002fce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fd6:	f043 0220 	orr.w	r2, r3, #32
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	e020      	b.n	800302c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002fea:	68bb      	ldr	r3, [r7, #8]
 8002fec:	0c1b      	lsrs	r3, r3, #16
 8002fee:	b2db      	uxtb	r3, r3
 8002ff0:	2b01      	cmp	r3, #1
 8002ff2:	d10c      	bne.n	800300e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	695b      	ldr	r3, [r3, #20]
 8002ffa:	43da      	mvns	r2, r3
 8002ffc:	68bb      	ldr	r3, [r7, #8]
 8002ffe:	4013      	ands	r3, r2
 8003000:	b29b      	uxth	r3, r3
 8003002:	2b00      	cmp	r3, #0
 8003004:	bf14      	ite	ne
 8003006:	2301      	movne	r3, #1
 8003008:	2300      	moveq	r3, #0
 800300a:	b2db      	uxtb	r3, r3
 800300c:	e00b      	b.n	8003026 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	699b      	ldr	r3, [r3, #24]
 8003014:	43da      	mvns	r2, r3
 8003016:	68bb      	ldr	r3, [r7, #8]
 8003018:	4013      	ands	r3, r2
 800301a:	b29b      	uxth	r3, r3
 800301c:	2b00      	cmp	r3, #0
 800301e:	bf14      	ite	ne
 8003020:	2301      	movne	r3, #1
 8003022:	2300      	moveq	r3, #0
 8003024:	b2db      	uxtb	r3, r3
 8003026:	2b00      	cmp	r3, #0
 8003028:	d18d      	bne.n	8002f46 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800302a:	2300      	movs	r3, #0
}
 800302c:	4618      	mov	r0, r3
 800302e:	3710      	adds	r7, #16
 8003030:	46bd      	mov	sp, r7
 8003032:	bd80      	pop	{r7, pc}

08003034 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b084      	sub	sp, #16
 8003038:	af00      	add	r7, sp, #0
 800303a:	60f8      	str	r0, [r7, #12]
 800303c:	60b9      	str	r1, [r7, #8]
 800303e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003040:	e02d      	b.n	800309e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003042:	68f8      	ldr	r0, [r7, #12]
 8003044:	f000 f8ce 	bl	80031e4 <I2C_IsAcknowledgeFailed>
 8003048:	4603      	mov	r3, r0
 800304a:	2b00      	cmp	r3, #0
 800304c:	d001      	beq.n	8003052 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800304e:	2301      	movs	r3, #1
 8003050:	e02d      	b.n	80030ae <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003052:	68bb      	ldr	r3, [r7, #8]
 8003054:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003058:	d021      	beq.n	800309e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800305a:	f7fe fefb 	bl	8001e54 <HAL_GetTick>
 800305e:	4602      	mov	r2, r0
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	1ad3      	subs	r3, r2, r3
 8003064:	68ba      	ldr	r2, [r7, #8]
 8003066:	429a      	cmp	r2, r3
 8003068:	d302      	bcc.n	8003070 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800306a:	68bb      	ldr	r3, [r7, #8]
 800306c:	2b00      	cmp	r3, #0
 800306e:	d116      	bne.n	800309e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	2200      	movs	r2, #0
 8003074:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	2220      	movs	r2, #32
 800307a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	2200      	movs	r2, #0
 8003082:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800308a:	f043 0220 	orr.w	r2, r3, #32
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	2200      	movs	r2, #0
 8003096:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800309a:	2301      	movs	r3, #1
 800309c:	e007      	b.n	80030ae <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	695b      	ldr	r3, [r3, #20]
 80030a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030a8:	2b80      	cmp	r3, #128	; 0x80
 80030aa:	d1ca      	bne.n	8003042 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80030ac:	2300      	movs	r3, #0
}
 80030ae:	4618      	mov	r0, r3
 80030b0:	3710      	adds	r7, #16
 80030b2:	46bd      	mov	sp, r7
 80030b4:	bd80      	pop	{r7, pc}

080030b6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80030b6:	b580      	push	{r7, lr}
 80030b8:	b084      	sub	sp, #16
 80030ba:	af00      	add	r7, sp, #0
 80030bc:	60f8      	str	r0, [r7, #12]
 80030be:	60b9      	str	r1, [r7, #8]
 80030c0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80030c2:	e02d      	b.n	8003120 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80030c4:	68f8      	ldr	r0, [r7, #12]
 80030c6:	f000 f88d 	bl	80031e4 <I2C_IsAcknowledgeFailed>
 80030ca:	4603      	mov	r3, r0
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d001      	beq.n	80030d4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80030d0:	2301      	movs	r3, #1
 80030d2:	e02d      	b.n	8003130 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030d4:	68bb      	ldr	r3, [r7, #8]
 80030d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030da:	d021      	beq.n	8003120 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030dc:	f7fe feba 	bl	8001e54 <HAL_GetTick>
 80030e0:	4602      	mov	r2, r0
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	1ad3      	subs	r3, r2, r3
 80030e6:	68ba      	ldr	r2, [r7, #8]
 80030e8:	429a      	cmp	r2, r3
 80030ea:	d302      	bcc.n	80030f2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80030ec:	68bb      	ldr	r3, [r7, #8]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d116      	bne.n	8003120 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	2200      	movs	r2, #0
 80030f6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	2220      	movs	r2, #32
 80030fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	2200      	movs	r2, #0
 8003104:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800310c:	f043 0220 	orr.w	r2, r3, #32
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	2200      	movs	r2, #0
 8003118:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800311c:	2301      	movs	r3, #1
 800311e:	e007      	b.n	8003130 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	695b      	ldr	r3, [r3, #20]
 8003126:	f003 0304 	and.w	r3, r3, #4
 800312a:	2b04      	cmp	r3, #4
 800312c:	d1ca      	bne.n	80030c4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800312e:	2300      	movs	r3, #0
}
 8003130:	4618      	mov	r0, r3
 8003132:	3710      	adds	r7, #16
 8003134:	46bd      	mov	sp, r7
 8003136:	bd80      	pop	{r7, pc}

08003138 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b084      	sub	sp, #16
 800313c:	af00      	add	r7, sp, #0
 800313e:	60f8      	str	r0, [r7, #12]
 8003140:	60b9      	str	r1, [r7, #8]
 8003142:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003144:	e042      	b.n	80031cc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	695b      	ldr	r3, [r3, #20]
 800314c:	f003 0310 	and.w	r3, r3, #16
 8003150:	2b10      	cmp	r3, #16
 8003152:	d119      	bne.n	8003188 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f06f 0210 	mvn.w	r2, #16
 800315c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	2200      	movs	r2, #0
 8003162:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	2220      	movs	r2, #32
 8003168:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	2200      	movs	r2, #0
 8003170:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	2200      	movs	r2, #0
 8003180:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003184:	2301      	movs	r3, #1
 8003186:	e029      	b.n	80031dc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003188:	f7fe fe64 	bl	8001e54 <HAL_GetTick>
 800318c:	4602      	mov	r2, r0
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	1ad3      	subs	r3, r2, r3
 8003192:	68ba      	ldr	r2, [r7, #8]
 8003194:	429a      	cmp	r2, r3
 8003196:	d302      	bcc.n	800319e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003198:	68bb      	ldr	r3, [r7, #8]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d116      	bne.n	80031cc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	2200      	movs	r2, #0
 80031a2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	2220      	movs	r2, #32
 80031a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	2200      	movs	r2, #0
 80031b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031b8:	f043 0220 	orr.w	r2, r3, #32
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	2200      	movs	r2, #0
 80031c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80031c8:	2301      	movs	r3, #1
 80031ca:	e007      	b.n	80031dc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	695b      	ldr	r3, [r3, #20]
 80031d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031d6:	2b40      	cmp	r3, #64	; 0x40
 80031d8:	d1b5      	bne.n	8003146 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80031da:	2300      	movs	r3, #0
}
 80031dc:	4618      	mov	r0, r3
 80031de:	3710      	adds	r7, #16
 80031e0:	46bd      	mov	sp, r7
 80031e2:	bd80      	pop	{r7, pc}

080031e4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80031e4:	b480      	push	{r7}
 80031e6:	b083      	sub	sp, #12
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	695b      	ldr	r3, [r3, #20]
 80031f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80031fa:	d11b      	bne.n	8003234 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003204:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	2200      	movs	r2, #0
 800320a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2220      	movs	r2, #32
 8003210:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2200      	movs	r2, #0
 8003218:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003220:	f043 0204 	orr.w	r2, r3, #4
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2200      	movs	r2, #0
 800322c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003230:	2301      	movs	r3, #1
 8003232:	e000      	b.n	8003236 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003234:	2300      	movs	r3, #0
}
 8003236:	4618      	mov	r0, r3
 8003238:	370c      	adds	r7, #12
 800323a:	46bd      	mov	sp, r7
 800323c:	bc80      	pop	{r7}
 800323e:	4770      	bx	lr

08003240 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b086      	sub	sp, #24
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2b00      	cmp	r3, #0
 800324c:	d101      	bne.n	8003252 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800324e:	2301      	movs	r3, #1
 8003250:	e26c      	b.n	800372c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f003 0301 	and.w	r3, r3, #1
 800325a:	2b00      	cmp	r3, #0
 800325c:	f000 8087 	beq.w	800336e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003260:	4b92      	ldr	r3, [pc, #584]	; (80034ac <HAL_RCC_OscConfig+0x26c>)
 8003262:	685b      	ldr	r3, [r3, #4]
 8003264:	f003 030c 	and.w	r3, r3, #12
 8003268:	2b04      	cmp	r3, #4
 800326a:	d00c      	beq.n	8003286 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800326c:	4b8f      	ldr	r3, [pc, #572]	; (80034ac <HAL_RCC_OscConfig+0x26c>)
 800326e:	685b      	ldr	r3, [r3, #4]
 8003270:	f003 030c 	and.w	r3, r3, #12
 8003274:	2b08      	cmp	r3, #8
 8003276:	d112      	bne.n	800329e <HAL_RCC_OscConfig+0x5e>
 8003278:	4b8c      	ldr	r3, [pc, #560]	; (80034ac <HAL_RCC_OscConfig+0x26c>)
 800327a:	685b      	ldr	r3, [r3, #4]
 800327c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003280:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003284:	d10b      	bne.n	800329e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003286:	4b89      	ldr	r3, [pc, #548]	; (80034ac <HAL_RCC_OscConfig+0x26c>)
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800328e:	2b00      	cmp	r3, #0
 8003290:	d06c      	beq.n	800336c <HAL_RCC_OscConfig+0x12c>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	2b00      	cmp	r3, #0
 8003298:	d168      	bne.n	800336c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800329a:	2301      	movs	r3, #1
 800329c:	e246      	b.n	800372c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80032a6:	d106      	bne.n	80032b6 <HAL_RCC_OscConfig+0x76>
 80032a8:	4b80      	ldr	r3, [pc, #512]	; (80034ac <HAL_RCC_OscConfig+0x26c>)
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4a7f      	ldr	r2, [pc, #508]	; (80034ac <HAL_RCC_OscConfig+0x26c>)
 80032ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032b2:	6013      	str	r3, [r2, #0]
 80032b4:	e02e      	b.n	8003314 <HAL_RCC_OscConfig+0xd4>
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	685b      	ldr	r3, [r3, #4]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d10c      	bne.n	80032d8 <HAL_RCC_OscConfig+0x98>
 80032be:	4b7b      	ldr	r3, [pc, #492]	; (80034ac <HAL_RCC_OscConfig+0x26c>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	4a7a      	ldr	r2, [pc, #488]	; (80034ac <HAL_RCC_OscConfig+0x26c>)
 80032c4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80032c8:	6013      	str	r3, [r2, #0]
 80032ca:	4b78      	ldr	r3, [pc, #480]	; (80034ac <HAL_RCC_OscConfig+0x26c>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	4a77      	ldr	r2, [pc, #476]	; (80034ac <HAL_RCC_OscConfig+0x26c>)
 80032d0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80032d4:	6013      	str	r3, [r2, #0]
 80032d6:	e01d      	b.n	8003314 <HAL_RCC_OscConfig+0xd4>
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	685b      	ldr	r3, [r3, #4]
 80032dc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80032e0:	d10c      	bne.n	80032fc <HAL_RCC_OscConfig+0xbc>
 80032e2:	4b72      	ldr	r3, [pc, #456]	; (80034ac <HAL_RCC_OscConfig+0x26c>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4a71      	ldr	r2, [pc, #452]	; (80034ac <HAL_RCC_OscConfig+0x26c>)
 80032e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80032ec:	6013      	str	r3, [r2, #0]
 80032ee:	4b6f      	ldr	r3, [pc, #444]	; (80034ac <HAL_RCC_OscConfig+0x26c>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4a6e      	ldr	r2, [pc, #440]	; (80034ac <HAL_RCC_OscConfig+0x26c>)
 80032f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032f8:	6013      	str	r3, [r2, #0]
 80032fa:	e00b      	b.n	8003314 <HAL_RCC_OscConfig+0xd4>
 80032fc:	4b6b      	ldr	r3, [pc, #428]	; (80034ac <HAL_RCC_OscConfig+0x26c>)
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4a6a      	ldr	r2, [pc, #424]	; (80034ac <HAL_RCC_OscConfig+0x26c>)
 8003302:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003306:	6013      	str	r3, [r2, #0]
 8003308:	4b68      	ldr	r3, [pc, #416]	; (80034ac <HAL_RCC_OscConfig+0x26c>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	4a67      	ldr	r2, [pc, #412]	; (80034ac <HAL_RCC_OscConfig+0x26c>)
 800330e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003312:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	685b      	ldr	r3, [r3, #4]
 8003318:	2b00      	cmp	r3, #0
 800331a:	d013      	beq.n	8003344 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800331c:	f7fe fd9a 	bl	8001e54 <HAL_GetTick>
 8003320:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003322:	e008      	b.n	8003336 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003324:	f7fe fd96 	bl	8001e54 <HAL_GetTick>
 8003328:	4602      	mov	r2, r0
 800332a:	693b      	ldr	r3, [r7, #16]
 800332c:	1ad3      	subs	r3, r2, r3
 800332e:	2b64      	cmp	r3, #100	; 0x64
 8003330:	d901      	bls.n	8003336 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003332:	2303      	movs	r3, #3
 8003334:	e1fa      	b.n	800372c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003336:	4b5d      	ldr	r3, [pc, #372]	; (80034ac <HAL_RCC_OscConfig+0x26c>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800333e:	2b00      	cmp	r3, #0
 8003340:	d0f0      	beq.n	8003324 <HAL_RCC_OscConfig+0xe4>
 8003342:	e014      	b.n	800336e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003344:	f7fe fd86 	bl	8001e54 <HAL_GetTick>
 8003348:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800334a:	e008      	b.n	800335e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800334c:	f7fe fd82 	bl	8001e54 <HAL_GetTick>
 8003350:	4602      	mov	r2, r0
 8003352:	693b      	ldr	r3, [r7, #16]
 8003354:	1ad3      	subs	r3, r2, r3
 8003356:	2b64      	cmp	r3, #100	; 0x64
 8003358:	d901      	bls.n	800335e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800335a:	2303      	movs	r3, #3
 800335c:	e1e6      	b.n	800372c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800335e:	4b53      	ldr	r3, [pc, #332]	; (80034ac <HAL_RCC_OscConfig+0x26c>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003366:	2b00      	cmp	r3, #0
 8003368:	d1f0      	bne.n	800334c <HAL_RCC_OscConfig+0x10c>
 800336a:	e000      	b.n	800336e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800336c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f003 0302 	and.w	r3, r3, #2
 8003376:	2b00      	cmp	r3, #0
 8003378:	d063      	beq.n	8003442 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800337a:	4b4c      	ldr	r3, [pc, #304]	; (80034ac <HAL_RCC_OscConfig+0x26c>)
 800337c:	685b      	ldr	r3, [r3, #4]
 800337e:	f003 030c 	and.w	r3, r3, #12
 8003382:	2b00      	cmp	r3, #0
 8003384:	d00b      	beq.n	800339e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003386:	4b49      	ldr	r3, [pc, #292]	; (80034ac <HAL_RCC_OscConfig+0x26c>)
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	f003 030c 	and.w	r3, r3, #12
 800338e:	2b08      	cmp	r3, #8
 8003390:	d11c      	bne.n	80033cc <HAL_RCC_OscConfig+0x18c>
 8003392:	4b46      	ldr	r3, [pc, #280]	; (80034ac <HAL_RCC_OscConfig+0x26c>)
 8003394:	685b      	ldr	r3, [r3, #4]
 8003396:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800339a:	2b00      	cmp	r3, #0
 800339c:	d116      	bne.n	80033cc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800339e:	4b43      	ldr	r3, [pc, #268]	; (80034ac <HAL_RCC_OscConfig+0x26c>)
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f003 0302 	and.w	r3, r3, #2
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d005      	beq.n	80033b6 <HAL_RCC_OscConfig+0x176>
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	691b      	ldr	r3, [r3, #16]
 80033ae:	2b01      	cmp	r3, #1
 80033b0:	d001      	beq.n	80033b6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80033b2:	2301      	movs	r3, #1
 80033b4:	e1ba      	b.n	800372c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033b6:	4b3d      	ldr	r3, [pc, #244]	; (80034ac <HAL_RCC_OscConfig+0x26c>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	695b      	ldr	r3, [r3, #20]
 80033c2:	00db      	lsls	r3, r3, #3
 80033c4:	4939      	ldr	r1, [pc, #228]	; (80034ac <HAL_RCC_OscConfig+0x26c>)
 80033c6:	4313      	orrs	r3, r2
 80033c8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80033ca:	e03a      	b.n	8003442 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	691b      	ldr	r3, [r3, #16]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d020      	beq.n	8003416 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80033d4:	4b36      	ldr	r3, [pc, #216]	; (80034b0 <HAL_RCC_OscConfig+0x270>)
 80033d6:	2201      	movs	r2, #1
 80033d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033da:	f7fe fd3b 	bl	8001e54 <HAL_GetTick>
 80033de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033e0:	e008      	b.n	80033f4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80033e2:	f7fe fd37 	bl	8001e54 <HAL_GetTick>
 80033e6:	4602      	mov	r2, r0
 80033e8:	693b      	ldr	r3, [r7, #16]
 80033ea:	1ad3      	subs	r3, r2, r3
 80033ec:	2b02      	cmp	r3, #2
 80033ee:	d901      	bls.n	80033f4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80033f0:	2303      	movs	r3, #3
 80033f2:	e19b      	b.n	800372c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033f4:	4b2d      	ldr	r3, [pc, #180]	; (80034ac <HAL_RCC_OscConfig+0x26c>)
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f003 0302 	and.w	r3, r3, #2
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d0f0      	beq.n	80033e2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003400:	4b2a      	ldr	r3, [pc, #168]	; (80034ac <HAL_RCC_OscConfig+0x26c>)
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	695b      	ldr	r3, [r3, #20]
 800340c:	00db      	lsls	r3, r3, #3
 800340e:	4927      	ldr	r1, [pc, #156]	; (80034ac <HAL_RCC_OscConfig+0x26c>)
 8003410:	4313      	orrs	r3, r2
 8003412:	600b      	str	r3, [r1, #0]
 8003414:	e015      	b.n	8003442 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003416:	4b26      	ldr	r3, [pc, #152]	; (80034b0 <HAL_RCC_OscConfig+0x270>)
 8003418:	2200      	movs	r2, #0
 800341a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800341c:	f7fe fd1a 	bl	8001e54 <HAL_GetTick>
 8003420:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003422:	e008      	b.n	8003436 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003424:	f7fe fd16 	bl	8001e54 <HAL_GetTick>
 8003428:	4602      	mov	r2, r0
 800342a:	693b      	ldr	r3, [r7, #16]
 800342c:	1ad3      	subs	r3, r2, r3
 800342e:	2b02      	cmp	r3, #2
 8003430:	d901      	bls.n	8003436 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003432:	2303      	movs	r3, #3
 8003434:	e17a      	b.n	800372c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003436:	4b1d      	ldr	r3, [pc, #116]	; (80034ac <HAL_RCC_OscConfig+0x26c>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f003 0302 	and.w	r3, r3, #2
 800343e:	2b00      	cmp	r3, #0
 8003440:	d1f0      	bne.n	8003424 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f003 0308 	and.w	r3, r3, #8
 800344a:	2b00      	cmp	r3, #0
 800344c:	d03a      	beq.n	80034c4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	699b      	ldr	r3, [r3, #24]
 8003452:	2b00      	cmp	r3, #0
 8003454:	d019      	beq.n	800348a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003456:	4b17      	ldr	r3, [pc, #92]	; (80034b4 <HAL_RCC_OscConfig+0x274>)
 8003458:	2201      	movs	r2, #1
 800345a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800345c:	f7fe fcfa 	bl	8001e54 <HAL_GetTick>
 8003460:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003462:	e008      	b.n	8003476 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003464:	f7fe fcf6 	bl	8001e54 <HAL_GetTick>
 8003468:	4602      	mov	r2, r0
 800346a:	693b      	ldr	r3, [r7, #16]
 800346c:	1ad3      	subs	r3, r2, r3
 800346e:	2b02      	cmp	r3, #2
 8003470:	d901      	bls.n	8003476 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003472:	2303      	movs	r3, #3
 8003474:	e15a      	b.n	800372c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003476:	4b0d      	ldr	r3, [pc, #52]	; (80034ac <HAL_RCC_OscConfig+0x26c>)
 8003478:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800347a:	f003 0302 	and.w	r3, r3, #2
 800347e:	2b00      	cmp	r3, #0
 8003480:	d0f0      	beq.n	8003464 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003482:	2001      	movs	r0, #1
 8003484:	f000 fac6 	bl	8003a14 <RCC_Delay>
 8003488:	e01c      	b.n	80034c4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800348a:	4b0a      	ldr	r3, [pc, #40]	; (80034b4 <HAL_RCC_OscConfig+0x274>)
 800348c:	2200      	movs	r2, #0
 800348e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003490:	f7fe fce0 	bl	8001e54 <HAL_GetTick>
 8003494:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003496:	e00f      	b.n	80034b8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003498:	f7fe fcdc 	bl	8001e54 <HAL_GetTick>
 800349c:	4602      	mov	r2, r0
 800349e:	693b      	ldr	r3, [r7, #16]
 80034a0:	1ad3      	subs	r3, r2, r3
 80034a2:	2b02      	cmp	r3, #2
 80034a4:	d908      	bls.n	80034b8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80034a6:	2303      	movs	r3, #3
 80034a8:	e140      	b.n	800372c <HAL_RCC_OscConfig+0x4ec>
 80034aa:	bf00      	nop
 80034ac:	40021000 	.word	0x40021000
 80034b0:	42420000 	.word	0x42420000
 80034b4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80034b8:	4b9e      	ldr	r3, [pc, #632]	; (8003734 <HAL_RCC_OscConfig+0x4f4>)
 80034ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034bc:	f003 0302 	and.w	r3, r3, #2
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d1e9      	bne.n	8003498 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f003 0304 	and.w	r3, r3, #4
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	f000 80a6 	beq.w	800361e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80034d2:	2300      	movs	r3, #0
 80034d4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80034d6:	4b97      	ldr	r3, [pc, #604]	; (8003734 <HAL_RCC_OscConfig+0x4f4>)
 80034d8:	69db      	ldr	r3, [r3, #28]
 80034da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d10d      	bne.n	80034fe <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034e2:	4b94      	ldr	r3, [pc, #592]	; (8003734 <HAL_RCC_OscConfig+0x4f4>)
 80034e4:	69db      	ldr	r3, [r3, #28]
 80034e6:	4a93      	ldr	r2, [pc, #588]	; (8003734 <HAL_RCC_OscConfig+0x4f4>)
 80034e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80034ec:	61d3      	str	r3, [r2, #28]
 80034ee:	4b91      	ldr	r3, [pc, #580]	; (8003734 <HAL_RCC_OscConfig+0x4f4>)
 80034f0:	69db      	ldr	r3, [r3, #28]
 80034f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034f6:	60bb      	str	r3, [r7, #8]
 80034f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80034fa:	2301      	movs	r3, #1
 80034fc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034fe:	4b8e      	ldr	r3, [pc, #568]	; (8003738 <HAL_RCC_OscConfig+0x4f8>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003506:	2b00      	cmp	r3, #0
 8003508:	d118      	bne.n	800353c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800350a:	4b8b      	ldr	r3, [pc, #556]	; (8003738 <HAL_RCC_OscConfig+0x4f8>)
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	4a8a      	ldr	r2, [pc, #552]	; (8003738 <HAL_RCC_OscConfig+0x4f8>)
 8003510:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003514:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003516:	f7fe fc9d 	bl	8001e54 <HAL_GetTick>
 800351a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800351c:	e008      	b.n	8003530 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800351e:	f7fe fc99 	bl	8001e54 <HAL_GetTick>
 8003522:	4602      	mov	r2, r0
 8003524:	693b      	ldr	r3, [r7, #16]
 8003526:	1ad3      	subs	r3, r2, r3
 8003528:	2b64      	cmp	r3, #100	; 0x64
 800352a:	d901      	bls.n	8003530 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800352c:	2303      	movs	r3, #3
 800352e:	e0fd      	b.n	800372c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003530:	4b81      	ldr	r3, [pc, #516]	; (8003738 <HAL_RCC_OscConfig+0x4f8>)
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003538:	2b00      	cmp	r3, #0
 800353a:	d0f0      	beq.n	800351e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	68db      	ldr	r3, [r3, #12]
 8003540:	2b01      	cmp	r3, #1
 8003542:	d106      	bne.n	8003552 <HAL_RCC_OscConfig+0x312>
 8003544:	4b7b      	ldr	r3, [pc, #492]	; (8003734 <HAL_RCC_OscConfig+0x4f4>)
 8003546:	6a1b      	ldr	r3, [r3, #32]
 8003548:	4a7a      	ldr	r2, [pc, #488]	; (8003734 <HAL_RCC_OscConfig+0x4f4>)
 800354a:	f043 0301 	orr.w	r3, r3, #1
 800354e:	6213      	str	r3, [r2, #32]
 8003550:	e02d      	b.n	80035ae <HAL_RCC_OscConfig+0x36e>
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	68db      	ldr	r3, [r3, #12]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d10c      	bne.n	8003574 <HAL_RCC_OscConfig+0x334>
 800355a:	4b76      	ldr	r3, [pc, #472]	; (8003734 <HAL_RCC_OscConfig+0x4f4>)
 800355c:	6a1b      	ldr	r3, [r3, #32]
 800355e:	4a75      	ldr	r2, [pc, #468]	; (8003734 <HAL_RCC_OscConfig+0x4f4>)
 8003560:	f023 0301 	bic.w	r3, r3, #1
 8003564:	6213      	str	r3, [r2, #32]
 8003566:	4b73      	ldr	r3, [pc, #460]	; (8003734 <HAL_RCC_OscConfig+0x4f4>)
 8003568:	6a1b      	ldr	r3, [r3, #32]
 800356a:	4a72      	ldr	r2, [pc, #456]	; (8003734 <HAL_RCC_OscConfig+0x4f4>)
 800356c:	f023 0304 	bic.w	r3, r3, #4
 8003570:	6213      	str	r3, [r2, #32]
 8003572:	e01c      	b.n	80035ae <HAL_RCC_OscConfig+0x36e>
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	68db      	ldr	r3, [r3, #12]
 8003578:	2b05      	cmp	r3, #5
 800357a:	d10c      	bne.n	8003596 <HAL_RCC_OscConfig+0x356>
 800357c:	4b6d      	ldr	r3, [pc, #436]	; (8003734 <HAL_RCC_OscConfig+0x4f4>)
 800357e:	6a1b      	ldr	r3, [r3, #32]
 8003580:	4a6c      	ldr	r2, [pc, #432]	; (8003734 <HAL_RCC_OscConfig+0x4f4>)
 8003582:	f043 0304 	orr.w	r3, r3, #4
 8003586:	6213      	str	r3, [r2, #32]
 8003588:	4b6a      	ldr	r3, [pc, #424]	; (8003734 <HAL_RCC_OscConfig+0x4f4>)
 800358a:	6a1b      	ldr	r3, [r3, #32]
 800358c:	4a69      	ldr	r2, [pc, #420]	; (8003734 <HAL_RCC_OscConfig+0x4f4>)
 800358e:	f043 0301 	orr.w	r3, r3, #1
 8003592:	6213      	str	r3, [r2, #32]
 8003594:	e00b      	b.n	80035ae <HAL_RCC_OscConfig+0x36e>
 8003596:	4b67      	ldr	r3, [pc, #412]	; (8003734 <HAL_RCC_OscConfig+0x4f4>)
 8003598:	6a1b      	ldr	r3, [r3, #32]
 800359a:	4a66      	ldr	r2, [pc, #408]	; (8003734 <HAL_RCC_OscConfig+0x4f4>)
 800359c:	f023 0301 	bic.w	r3, r3, #1
 80035a0:	6213      	str	r3, [r2, #32]
 80035a2:	4b64      	ldr	r3, [pc, #400]	; (8003734 <HAL_RCC_OscConfig+0x4f4>)
 80035a4:	6a1b      	ldr	r3, [r3, #32]
 80035a6:	4a63      	ldr	r2, [pc, #396]	; (8003734 <HAL_RCC_OscConfig+0x4f4>)
 80035a8:	f023 0304 	bic.w	r3, r3, #4
 80035ac:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	68db      	ldr	r3, [r3, #12]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d015      	beq.n	80035e2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035b6:	f7fe fc4d 	bl	8001e54 <HAL_GetTick>
 80035ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035bc:	e00a      	b.n	80035d4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035be:	f7fe fc49 	bl	8001e54 <HAL_GetTick>
 80035c2:	4602      	mov	r2, r0
 80035c4:	693b      	ldr	r3, [r7, #16]
 80035c6:	1ad3      	subs	r3, r2, r3
 80035c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d901      	bls.n	80035d4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80035d0:	2303      	movs	r3, #3
 80035d2:	e0ab      	b.n	800372c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035d4:	4b57      	ldr	r3, [pc, #348]	; (8003734 <HAL_RCC_OscConfig+0x4f4>)
 80035d6:	6a1b      	ldr	r3, [r3, #32]
 80035d8:	f003 0302 	and.w	r3, r3, #2
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d0ee      	beq.n	80035be <HAL_RCC_OscConfig+0x37e>
 80035e0:	e014      	b.n	800360c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035e2:	f7fe fc37 	bl	8001e54 <HAL_GetTick>
 80035e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80035e8:	e00a      	b.n	8003600 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035ea:	f7fe fc33 	bl	8001e54 <HAL_GetTick>
 80035ee:	4602      	mov	r2, r0
 80035f0:	693b      	ldr	r3, [r7, #16]
 80035f2:	1ad3      	subs	r3, r2, r3
 80035f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80035f8:	4293      	cmp	r3, r2
 80035fa:	d901      	bls.n	8003600 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80035fc:	2303      	movs	r3, #3
 80035fe:	e095      	b.n	800372c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003600:	4b4c      	ldr	r3, [pc, #304]	; (8003734 <HAL_RCC_OscConfig+0x4f4>)
 8003602:	6a1b      	ldr	r3, [r3, #32]
 8003604:	f003 0302 	and.w	r3, r3, #2
 8003608:	2b00      	cmp	r3, #0
 800360a:	d1ee      	bne.n	80035ea <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800360c:	7dfb      	ldrb	r3, [r7, #23]
 800360e:	2b01      	cmp	r3, #1
 8003610:	d105      	bne.n	800361e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003612:	4b48      	ldr	r3, [pc, #288]	; (8003734 <HAL_RCC_OscConfig+0x4f4>)
 8003614:	69db      	ldr	r3, [r3, #28]
 8003616:	4a47      	ldr	r2, [pc, #284]	; (8003734 <HAL_RCC_OscConfig+0x4f4>)
 8003618:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800361c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	69db      	ldr	r3, [r3, #28]
 8003622:	2b00      	cmp	r3, #0
 8003624:	f000 8081 	beq.w	800372a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003628:	4b42      	ldr	r3, [pc, #264]	; (8003734 <HAL_RCC_OscConfig+0x4f4>)
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	f003 030c 	and.w	r3, r3, #12
 8003630:	2b08      	cmp	r3, #8
 8003632:	d061      	beq.n	80036f8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	69db      	ldr	r3, [r3, #28]
 8003638:	2b02      	cmp	r3, #2
 800363a:	d146      	bne.n	80036ca <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800363c:	4b3f      	ldr	r3, [pc, #252]	; (800373c <HAL_RCC_OscConfig+0x4fc>)
 800363e:	2200      	movs	r2, #0
 8003640:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003642:	f7fe fc07 	bl	8001e54 <HAL_GetTick>
 8003646:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003648:	e008      	b.n	800365c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800364a:	f7fe fc03 	bl	8001e54 <HAL_GetTick>
 800364e:	4602      	mov	r2, r0
 8003650:	693b      	ldr	r3, [r7, #16]
 8003652:	1ad3      	subs	r3, r2, r3
 8003654:	2b02      	cmp	r3, #2
 8003656:	d901      	bls.n	800365c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003658:	2303      	movs	r3, #3
 800365a:	e067      	b.n	800372c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800365c:	4b35      	ldr	r3, [pc, #212]	; (8003734 <HAL_RCC_OscConfig+0x4f4>)
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003664:	2b00      	cmp	r3, #0
 8003666:	d1f0      	bne.n	800364a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6a1b      	ldr	r3, [r3, #32]
 800366c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003670:	d108      	bne.n	8003684 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003672:	4b30      	ldr	r3, [pc, #192]	; (8003734 <HAL_RCC_OscConfig+0x4f4>)
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	689b      	ldr	r3, [r3, #8]
 800367e:	492d      	ldr	r1, [pc, #180]	; (8003734 <HAL_RCC_OscConfig+0x4f4>)
 8003680:	4313      	orrs	r3, r2
 8003682:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003684:	4b2b      	ldr	r3, [pc, #172]	; (8003734 <HAL_RCC_OscConfig+0x4f4>)
 8003686:	685b      	ldr	r3, [r3, #4]
 8003688:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6a19      	ldr	r1, [r3, #32]
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003694:	430b      	orrs	r3, r1
 8003696:	4927      	ldr	r1, [pc, #156]	; (8003734 <HAL_RCC_OscConfig+0x4f4>)
 8003698:	4313      	orrs	r3, r2
 800369a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800369c:	4b27      	ldr	r3, [pc, #156]	; (800373c <HAL_RCC_OscConfig+0x4fc>)
 800369e:	2201      	movs	r2, #1
 80036a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036a2:	f7fe fbd7 	bl	8001e54 <HAL_GetTick>
 80036a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80036a8:	e008      	b.n	80036bc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036aa:	f7fe fbd3 	bl	8001e54 <HAL_GetTick>
 80036ae:	4602      	mov	r2, r0
 80036b0:	693b      	ldr	r3, [r7, #16]
 80036b2:	1ad3      	subs	r3, r2, r3
 80036b4:	2b02      	cmp	r3, #2
 80036b6:	d901      	bls.n	80036bc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80036b8:	2303      	movs	r3, #3
 80036ba:	e037      	b.n	800372c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80036bc:	4b1d      	ldr	r3, [pc, #116]	; (8003734 <HAL_RCC_OscConfig+0x4f4>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d0f0      	beq.n	80036aa <HAL_RCC_OscConfig+0x46a>
 80036c8:	e02f      	b.n	800372a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036ca:	4b1c      	ldr	r3, [pc, #112]	; (800373c <HAL_RCC_OscConfig+0x4fc>)
 80036cc:	2200      	movs	r2, #0
 80036ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036d0:	f7fe fbc0 	bl	8001e54 <HAL_GetTick>
 80036d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80036d6:	e008      	b.n	80036ea <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036d8:	f7fe fbbc 	bl	8001e54 <HAL_GetTick>
 80036dc:	4602      	mov	r2, r0
 80036de:	693b      	ldr	r3, [r7, #16]
 80036e0:	1ad3      	subs	r3, r2, r3
 80036e2:	2b02      	cmp	r3, #2
 80036e4:	d901      	bls.n	80036ea <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80036e6:	2303      	movs	r3, #3
 80036e8:	e020      	b.n	800372c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80036ea:	4b12      	ldr	r3, [pc, #72]	; (8003734 <HAL_RCC_OscConfig+0x4f4>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d1f0      	bne.n	80036d8 <HAL_RCC_OscConfig+0x498>
 80036f6:	e018      	b.n	800372a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	69db      	ldr	r3, [r3, #28]
 80036fc:	2b01      	cmp	r3, #1
 80036fe:	d101      	bne.n	8003704 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003700:	2301      	movs	r3, #1
 8003702:	e013      	b.n	800372c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003704:	4b0b      	ldr	r3, [pc, #44]	; (8003734 <HAL_RCC_OscConfig+0x4f4>)
 8003706:	685b      	ldr	r3, [r3, #4]
 8003708:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6a1b      	ldr	r3, [r3, #32]
 8003714:	429a      	cmp	r2, r3
 8003716:	d106      	bne.n	8003726 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003722:	429a      	cmp	r2, r3
 8003724:	d001      	beq.n	800372a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8003726:	2301      	movs	r3, #1
 8003728:	e000      	b.n	800372c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800372a:	2300      	movs	r3, #0
}
 800372c:	4618      	mov	r0, r3
 800372e:	3718      	adds	r7, #24
 8003730:	46bd      	mov	sp, r7
 8003732:	bd80      	pop	{r7, pc}
 8003734:	40021000 	.word	0x40021000
 8003738:	40007000 	.word	0x40007000
 800373c:	42420060 	.word	0x42420060

08003740 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b084      	sub	sp, #16
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
 8003748:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2b00      	cmp	r3, #0
 800374e:	d101      	bne.n	8003754 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003750:	2301      	movs	r3, #1
 8003752:	e0d0      	b.n	80038f6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003754:	4b6a      	ldr	r3, [pc, #424]	; (8003900 <HAL_RCC_ClockConfig+0x1c0>)
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f003 0307 	and.w	r3, r3, #7
 800375c:	683a      	ldr	r2, [r7, #0]
 800375e:	429a      	cmp	r2, r3
 8003760:	d910      	bls.n	8003784 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003762:	4b67      	ldr	r3, [pc, #412]	; (8003900 <HAL_RCC_ClockConfig+0x1c0>)
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f023 0207 	bic.w	r2, r3, #7
 800376a:	4965      	ldr	r1, [pc, #404]	; (8003900 <HAL_RCC_ClockConfig+0x1c0>)
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	4313      	orrs	r3, r2
 8003770:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003772:	4b63      	ldr	r3, [pc, #396]	; (8003900 <HAL_RCC_ClockConfig+0x1c0>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f003 0307 	and.w	r3, r3, #7
 800377a:	683a      	ldr	r2, [r7, #0]
 800377c:	429a      	cmp	r2, r3
 800377e:	d001      	beq.n	8003784 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003780:	2301      	movs	r3, #1
 8003782:	e0b8      	b.n	80038f6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f003 0302 	and.w	r3, r3, #2
 800378c:	2b00      	cmp	r3, #0
 800378e:	d020      	beq.n	80037d2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f003 0304 	and.w	r3, r3, #4
 8003798:	2b00      	cmp	r3, #0
 800379a:	d005      	beq.n	80037a8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800379c:	4b59      	ldr	r3, [pc, #356]	; (8003904 <HAL_RCC_ClockConfig+0x1c4>)
 800379e:	685b      	ldr	r3, [r3, #4]
 80037a0:	4a58      	ldr	r2, [pc, #352]	; (8003904 <HAL_RCC_ClockConfig+0x1c4>)
 80037a2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80037a6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f003 0308 	and.w	r3, r3, #8
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d005      	beq.n	80037c0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80037b4:	4b53      	ldr	r3, [pc, #332]	; (8003904 <HAL_RCC_ClockConfig+0x1c4>)
 80037b6:	685b      	ldr	r3, [r3, #4]
 80037b8:	4a52      	ldr	r2, [pc, #328]	; (8003904 <HAL_RCC_ClockConfig+0x1c4>)
 80037ba:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80037be:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80037c0:	4b50      	ldr	r3, [pc, #320]	; (8003904 <HAL_RCC_ClockConfig+0x1c4>)
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	689b      	ldr	r3, [r3, #8]
 80037cc:	494d      	ldr	r1, [pc, #308]	; (8003904 <HAL_RCC_ClockConfig+0x1c4>)
 80037ce:	4313      	orrs	r3, r2
 80037d0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f003 0301 	and.w	r3, r3, #1
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d040      	beq.n	8003860 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	685b      	ldr	r3, [r3, #4]
 80037e2:	2b01      	cmp	r3, #1
 80037e4:	d107      	bne.n	80037f6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037e6:	4b47      	ldr	r3, [pc, #284]	; (8003904 <HAL_RCC_ClockConfig+0x1c4>)
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d115      	bne.n	800381e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037f2:	2301      	movs	r3, #1
 80037f4:	e07f      	b.n	80038f6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	2b02      	cmp	r3, #2
 80037fc:	d107      	bne.n	800380e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037fe:	4b41      	ldr	r3, [pc, #260]	; (8003904 <HAL_RCC_ClockConfig+0x1c4>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003806:	2b00      	cmp	r3, #0
 8003808:	d109      	bne.n	800381e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800380a:	2301      	movs	r3, #1
 800380c:	e073      	b.n	80038f6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800380e:	4b3d      	ldr	r3, [pc, #244]	; (8003904 <HAL_RCC_ClockConfig+0x1c4>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f003 0302 	and.w	r3, r3, #2
 8003816:	2b00      	cmp	r3, #0
 8003818:	d101      	bne.n	800381e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800381a:	2301      	movs	r3, #1
 800381c:	e06b      	b.n	80038f6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800381e:	4b39      	ldr	r3, [pc, #228]	; (8003904 <HAL_RCC_ClockConfig+0x1c4>)
 8003820:	685b      	ldr	r3, [r3, #4]
 8003822:	f023 0203 	bic.w	r2, r3, #3
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	685b      	ldr	r3, [r3, #4]
 800382a:	4936      	ldr	r1, [pc, #216]	; (8003904 <HAL_RCC_ClockConfig+0x1c4>)
 800382c:	4313      	orrs	r3, r2
 800382e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003830:	f7fe fb10 	bl	8001e54 <HAL_GetTick>
 8003834:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003836:	e00a      	b.n	800384e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003838:	f7fe fb0c 	bl	8001e54 <HAL_GetTick>
 800383c:	4602      	mov	r2, r0
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	1ad3      	subs	r3, r2, r3
 8003842:	f241 3288 	movw	r2, #5000	; 0x1388
 8003846:	4293      	cmp	r3, r2
 8003848:	d901      	bls.n	800384e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800384a:	2303      	movs	r3, #3
 800384c:	e053      	b.n	80038f6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800384e:	4b2d      	ldr	r3, [pc, #180]	; (8003904 <HAL_RCC_ClockConfig+0x1c4>)
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	f003 020c 	and.w	r2, r3, #12
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	685b      	ldr	r3, [r3, #4]
 800385a:	009b      	lsls	r3, r3, #2
 800385c:	429a      	cmp	r2, r3
 800385e:	d1eb      	bne.n	8003838 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003860:	4b27      	ldr	r3, [pc, #156]	; (8003900 <HAL_RCC_ClockConfig+0x1c0>)
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f003 0307 	and.w	r3, r3, #7
 8003868:	683a      	ldr	r2, [r7, #0]
 800386a:	429a      	cmp	r2, r3
 800386c:	d210      	bcs.n	8003890 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800386e:	4b24      	ldr	r3, [pc, #144]	; (8003900 <HAL_RCC_ClockConfig+0x1c0>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f023 0207 	bic.w	r2, r3, #7
 8003876:	4922      	ldr	r1, [pc, #136]	; (8003900 <HAL_RCC_ClockConfig+0x1c0>)
 8003878:	683b      	ldr	r3, [r7, #0]
 800387a:	4313      	orrs	r3, r2
 800387c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800387e:	4b20      	ldr	r3, [pc, #128]	; (8003900 <HAL_RCC_ClockConfig+0x1c0>)
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f003 0307 	and.w	r3, r3, #7
 8003886:	683a      	ldr	r2, [r7, #0]
 8003888:	429a      	cmp	r2, r3
 800388a:	d001      	beq.n	8003890 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800388c:	2301      	movs	r3, #1
 800388e:	e032      	b.n	80038f6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f003 0304 	and.w	r3, r3, #4
 8003898:	2b00      	cmp	r3, #0
 800389a:	d008      	beq.n	80038ae <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800389c:	4b19      	ldr	r3, [pc, #100]	; (8003904 <HAL_RCC_ClockConfig+0x1c4>)
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	68db      	ldr	r3, [r3, #12]
 80038a8:	4916      	ldr	r1, [pc, #88]	; (8003904 <HAL_RCC_ClockConfig+0x1c4>)
 80038aa:	4313      	orrs	r3, r2
 80038ac:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f003 0308 	and.w	r3, r3, #8
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d009      	beq.n	80038ce <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80038ba:	4b12      	ldr	r3, [pc, #72]	; (8003904 <HAL_RCC_ClockConfig+0x1c4>)
 80038bc:	685b      	ldr	r3, [r3, #4]
 80038be:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	691b      	ldr	r3, [r3, #16]
 80038c6:	00db      	lsls	r3, r3, #3
 80038c8:	490e      	ldr	r1, [pc, #56]	; (8003904 <HAL_RCC_ClockConfig+0x1c4>)
 80038ca:	4313      	orrs	r3, r2
 80038cc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80038ce:	f000 f821 	bl	8003914 <HAL_RCC_GetSysClockFreq>
 80038d2:	4601      	mov	r1, r0
 80038d4:	4b0b      	ldr	r3, [pc, #44]	; (8003904 <HAL_RCC_ClockConfig+0x1c4>)
 80038d6:	685b      	ldr	r3, [r3, #4]
 80038d8:	091b      	lsrs	r3, r3, #4
 80038da:	f003 030f 	and.w	r3, r3, #15
 80038de:	4a0a      	ldr	r2, [pc, #40]	; (8003908 <HAL_RCC_ClockConfig+0x1c8>)
 80038e0:	5cd3      	ldrb	r3, [r2, r3]
 80038e2:	fa21 f303 	lsr.w	r3, r1, r3
 80038e6:	4a09      	ldr	r2, [pc, #36]	; (800390c <HAL_RCC_ClockConfig+0x1cc>)
 80038e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80038ea:	4b09      	ldr	r3, [pc, #36]	; (8003910 <HAL_RCC_ClockConfig+0x1d0>)
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	4618      	mov	r0, r3
 80038f0:	f7fe fa6e 	bl	8001dd0 <HAL_InitTick>

  return HAL_OK;
 80038f4:	2300      	movs	r3, #0
}
 80038f6:	4618      	mov	r0, r3
 80038f8:	3710      	adds	r7, #16
 80038fa:	46bd      	mov	sp, r7
 80038fc:	bd80      	pop	{r7, pc}
 80038fe:	bf00      	nop
 8003900:	40022000 	.word	0x40022000
 8003904:	40021000 	.word	0x40021000
 8003908:	08004f0c 	.word	0x08004f0c
 800390c:	20000000 	.word	0x20000000
 8003910:	20000004 	.word	0x20000004

08003914 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003914:	b490      	push	{r4, r7}
 8003916:	b08a      	sub	sp, #40	; 0x28
 8003918:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800391a:	4b2a      	ldr	r3, [pc, #168]	; (80039c4 <HAL_RCC_GetSysClockFreq+0xb0>)
 800391c:	1d3c      	adds	r4, r7, #4
 800391e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003920:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003924:	4b28      	ldr	r3, [pc, #160]	; (80039c8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003926:	881b      	ldrh	r3, [r3, #0]
 8003928:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800392a:	2300      	movs	r3, #0
 800392c:	61fb      	str	r3, [r7, #28]
 800392e:	2300      	movs	r3, #0
 8003930:	61bb      	str	r3, [r7, #24]
 8003932:	2300      	movs	r3, #0
 8003934:	627b      	str	r3, [r7, #36]	; 0x24
 8003936:	2300      	movs	r3, #0
 8003938:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800393a:	2300      	movs	r3, #0
 800393c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800393e:	4b23      	ldr	r3, [pc, #140]	; (80039cc <HAL_RCC_GetSysClockFreq+0xb8>)
 8003940:	685b      	ldr	r3, [r3, #4]
 8003942:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003944:	69fb      	ldr	r3, [r7, #28]
 8003946:	f003 030c 	and.w	r3, r3, #12
 800394a:	2b04      	cmp	r3, #4
 800394c:	d002      	beq.n	8003954 <HAL_RCC_GetSysClockFreq+0x40>
 800394e:	2b08      	cmp	r3, #8
 8003950:	d003      	beq.n	800395a <HAL_RCC_GetSysClockFreq+0x46>
 8003952:	e02d      	b.n	80039b0 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003954:	4b1e      	ldr	r3, [pc, #120]	; (80039d0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003956:	623b      	str	r3, [r7, #32]
      break;
 8003958:	e02d      	b.n	80039b6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800395a:	69fb      	ldr	r3, [r7, #28]
 800395c:	0c9b      	lsrs	r3, r3, #18
 800395e:	f003 030f 	and.w	r3, r3, #15
 8003962:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003966:	4413      	add	r3, r2
 8003968:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800396c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800396e:	69fb      	ldr	r3, [r7, #28]
 8003970:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003974:	2b00      	cmp	r3, #0
 8003976:	d013      	beq.n	80039a0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003978:	4b14      	ldr	r3, [pc, #80]	; (80039cc <HAL_RCC_GetSysClockFreq+0xb8>)
 800397a:	685b      	ldr	r3, [r3, #4]
 800397c:	0c5b      	lsrs	r3, r3, #17
 800397e:	f003 0301 	and.w	r3, r3, #1
 8003982:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003986:	4413      	add	r3, r2
 8003988:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800398c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800398e:	697b      	ldr	r3, [r7, #20]
 8003990:	4a0f      	ldr	r2, [pc, #60]	; (80039d0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003992:	fb02 f203 	mul.w	r2, r2, r3
 8003996:	69bb      	ldr	r3, [r7, #24]
 8003998:	fbb2 f3f3 	udiv	r3, r2, r3
 800399c:	627b      	str	r3, [r7, #36]	; 0x24
 800399e:	e004      	b.n	80039aa <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80039a0:	697b      	ldr	r3, [r7, #20]
 80039a2:	4a0c      	ldr	r2, [pc, #48]	; (80039d4 <HAL_RCC_GetSysClockFreq+0xc0>)
 80039a4:	fb02 f303 	mul.w	r3, r2, r3
 80039a8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80039aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039ac:	623b      	str	r3, [r7, #32]
      break;
 80039ae:	e002      	b.n	80039b6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80039b0:	4b07      	ldr	r3, [pc, #28]	; (80039d0 <HAL_RCC_GetSysClockFreq+0xbc>)
 80039b2:	623b      	str	r3, [r7, #32]
      break;
 80039b4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80039b6:	6a3b      	ldr	r3, [r7, #32]
}
 80039b8:	4618      	mov	r0, r3
 80039ba:	3728      	adds	r7, #40	; 0x28
 80039bc:	46bd      	mov	sp, r7
 80039be:	bc90      	pop	{r4, r7}
 80039c0:	4770      	bx	lr
 80039c2:	bf00      	nop
 80039c4:	08004ef8 	.word	0x08004ef8
 80039c8:	08004f08 	.word	0x08004f08
 80039cc:	40021000 	.word	0x40021000
 80039d0:	007a1200 	.word	0x007a1200
 80039d4:	003d0900 	.word	0x003d0900

080039d8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80039d8:	b480      	push	{r7}
 80039da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80039dc:	4b02      	ldr	r3, [pc, #8]	; (80039e8 <HAL_RCC_GetHCLKFreq+0x10>)
 80039de:	681b      	ldr	r3, [r3, #0]
}
 80039e0:	4618      	mov	r0, r3
 80039e2:	46bd      	mov	sp, r7
 80039e4:	bc80      	pop	{r7}
 80039e6:	4770      	bx	lr
 80039e8:	20000000 	.word	0x20000000

080039ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80039f0:	f7ff fff2 	bl	80039d8 <HAL_RCC_GetHCLKFreq>
 80039f4:	4601      	mov	r1, r0
 80039f6:	4b05      	ldr	r3, [pc, #20]	; (8003a0c <HAL_RCC_GetPCLK1Freq+0x20>)
 80039f8:	685b      	ldr	r3, [r3, #4]
 80039fa:	0a1b      	lsrs	r3, r3, #8
 80039fc:	f003 0307 	and.w	r3, r3, #7
 8003a00:	4a03      	ldr	r2, [pc, #12]	; (8003a10 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003a02:	5cd3      	ldrb	r3, [r2, r3]
 8003a04:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003a08:	4618      	mov	r0, r3
 8003a0a:	bd80      	pop	{r7, pc}
 8003a0c:	40021000 	.word	0x40021000
 8003a10:	08004f1c 	.word	0x08004f1c

08003a14 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003a14:	b480      	push	{r7}
 8003a16:	b085      	sub	sp, #20
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003a1c:	4b0a      	ldr	r3, [pc, #40]	; (8003a48 <RCC_Delay+0x34>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	4a0a      	ldr	r2, [pc, #40]	; (8003a4c <RCC_Delay+0x38>)
 8003a22:	fba2 2303 	umull	r2, r3, r2, r3
 8003a26:	0a5b      	lsrs	r3, r3, #9
 8003a28:	687a      	ldr	r2, [r7, #4]
 8003a2a:	fb02 f303 	mul.w	r3, r2, r3
 8003a2e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003a30:	bf00      	nop
  }
  while (Delay --);
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	1e5a      	subs	r2, r3, #1
 8003a36:	60fa      	str	r2, [r7, #12]
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d1f9      	bne.n	8003a30 <RCC_Delay+0x1c>
}
 8003a3c:	bf00      	nop
 8003a3e:	3714      	adds	r7, #20
 8003a40:	46bd      	mov	sp, r7
 8003a42:	bc80      	pop	{r7}
 8003a44:	4770      	bx	lr
 8003a46:	bf00      	nop
 8003a48:	20000000 	.word	0x20000000
 8003a4c:	10624dd3 	.word	0x10624dd3

08003a50 <__errno>:
 8003a50:	4b01      	ldr	r3, [pc, #4]	; (8003a58 <__errno+0x8>)
 8003a52:	6818      	ldr	r0, [r3, #0]
 8003a54:	4770      	bx	lr
 8003a56:	bf00      	nop
 8003a58:	2000000c 	.word	0x2000000c

08003a5c <__libc_init_array>:
 8003a5c:	b570      	push	{r4, r5, r6, lr}
 8003a5e:	2500      	movs	r5, #0
 8003a60:	4e0c      	ldr	r6, [pc, #48]	; (8003a94 <__libc_init_array+0x38>)
 8003a62:	4c0d      	ldr	r4, [pc, #52]	; (8003a98 <__libc_init_array+0x3c>)
 8003a64:	1ba4      	subs	r4, r4, r6
 8003a66:	10a4      	asrs	r4, r4, #2
 8003a68:	42a5      	cmp	r5, r4
 8003a6a:	d109      	bne.n	8003a80 <__libc_init_array+0x24>
 8003a6c:	f001 fa38 	bl	8004ee0 <_init>
 8003a70:	2500      	movs	r5, #0
 8003a72:	4e0a      	ldr	r6, [pc, #40]	; (8003a9c <__libc_init_array+0x40>)
 8003a74:	4c0a      	ldr	r4, [pc, #40]	; (8003aa0 <__libc_init_array+0x44>)
 8003a76:	1ba4      	subs	r4, r4, r6
 8003a78:	10a4      	asrs	r4, r4, #2
 8003a7a:	42a5      	cmp	r5, r4
 8003a7c:	d105      	bne.n	8003a8a <__libc_init_array+0x2e>
 8003a7e:	bd70      	pop	{r4, r5, r6, pc}
 8003a80:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003a84:	4798      	blx	r3
 8003a86:	3501      	adds	r5, #1
 8003a88:	e7ee      	b.n	8003a68 <__libc_init_array+0xc>
 8003a8a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003a8e:	4798      	blx	r3
 8003a90:	3501      	adds	r5, #1
 8003a92:	e7f2      	b.n	8003a7a <__libc_init_array+0x1e>
 8003a94:	08004fb8 	.word	0x08004fb8
 8003a98:	08004fb8 	.word	0x08004fb8
 8003a9c:	08004fb8 	.word	0x08004fb8
 8003aa0:	08004fbc 	.word	0x08004fbc

08003aa4 <memcpy>:
 8003aa4:	b510      	push	{r4, lr}
 8003aa6:	1e43      	subs	r3, r0, #1
 8003aa8:	440a      	add	r2, r1
 8003aaa:	4291      	cmp	r1, r2
 8003aac:	d100      	bne.n	8003ab0 <memcpy+0xc>
 8003aae:	bd10      	pop	{r4, pc}
 8003ab0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003ab4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003ab8:	e7f7      	b.n	8003aaa <memcpy+0x6>

08003aba <memset>:
 8003aba:	4603      	mov	r3, r0
 8003abc:	4402      	add	r2, r0
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d100      	bne.n	8003ac4 <memset+0xa>
 8003ac2:	4770      	bx	lr
 8003ac4:	f803 1b01 	strb.w	r1, [r3], #1
 8003ac8:	e7f9      	b.n	8003abe <memset+0x4>
 8003aca:	0000      	movs	r0, r0
 8003acc:	0000      	movs	r0, r0
	...

08003ad0 <atan>:
 8003ad0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ad4:	4bb6      	ldr	r3, [pc, #728]	; (8003db0 <atan+0x2e0>)
 8003ad6:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8003ada:	429e      	cmp	r6, r3
 8003adc:	4604      	mov	r4, r0
 8003ade:	460d      	mov	r5, r1
 8003ae0:	468b      	mov	fp, r1
 8003ae2:	dd17      	ble.n	8003b14 <atan+0x44>
 8003ae4:	4bb3      	ldr	r3, [pc, #716]	; (8003db4 <atan+0x2e4>)
 8003ae6:	429e      	cmp	r6, r3
 8003ae8:	dc01      	bgt.n	8003aee <atan+0x1e>
 8003aea:	d109      	bne.n	8003b00 <atan+0x30>
 8003aec:	b140      	cbz	r0, 8003b00 <atan+0x30>
 8003aee:	4622      	mov	r2, r4
 8003af0:	462b      	mov	r3, r5
 8003af2:	4620      	mov	r0, r4
 8003af4:	4629      	mov	r1, r5
 8003af6:	f7fc fb31 	bl	800015c <__adddf3>
 8003afa:	4604      	mov	r4, r0
 8003afc:	460d      	mov	r5, r1
 8003afe:	e005      	b.n	8003b0c <atan+0x3c>
 8003b00:	f1bb 0f00 	cmp.w	fp, #0
 8003b04:	4cac      	ldr	r4, [pc, #688]	; (8003db8 <atan+0x2e8>)
 8003b06:	f340 8121 	ble.w	8003d4c <atan+0x27c>
 8003b0a:	4dac      	ldr	r5, [pc, #688]	; (8003dbc <atan+0x2ec>)
 8003b0c:	4620      	mov	r0, r4
 8003b0e:	4629      	mov	r1, r5
 8003b10:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003b14:	4baa      	ldr	r3, [pc, #680]	; (8003dc0 <atan+0x2f0>)
 8003b16:	429e      	cmp	r6, r3
 8003b18:	dc11      	bgt.n	8003b3e <atan+0x6e>
 8003b1a:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8003b1e:	429e      	cmp	r6, r3
 8003b20:	dc0a      	bgt.n	8003b38 <atan+0x68>
 8003b22:	a38b      	add	r3, pc, #556	; (adr r3, 8003d50 <atan+0x280>)
 8003b24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b28:	f7fc fb18 	bl	800015c <__adddf3>
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	4ba5      	ldr	r3, [pc, #660]	; (8003dc4 <atan+0x2f4>)
 8003b30:	f7fc ff5a 	bl	80009e8 <__aeabi_dcmpgt>
 8003b34:	2800      	cmp	r0, #0
 8003b36:	d1e9      	bne.n	8003b0c <atan+0x3c>
 8003b38:	f04f 3aff 	mov.w	sl, #4294967295
 8003b3c:	e027      	b.n	8003b8e <atan+0xbe>
 8003b3e:	f000 f951 	bl	8003de4 <fabs>
 8003b42:	4ba1      	ldr	r3, [pc, #644]	; (8003dc8 <atan+0x2f8>)
 8003b44:	4604      	mov	r4, r0
 8003b46:	429e      	cmp	r6, r3
 8003b48:	460d      	mov	r5, r1
 8003b4a:	f300 80b8 	bgt.w	8003cbe <atan+0x1ee>
 8003b4e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8003b52:	429e      	cmp	r6, r3
 8003b54:	f300 809c 	bgt.w	8003c90 <atan+0x1c0>
 8003b58:	4602      	mov	r2, r0
 8003b5a:	460b      	mov	r3, r1
 8003b5c:	f7fc fafe 	bl	800015c <__adddf3>
 8003b60:	2200      	movs	r2, #0
 8003b62:	4b98      	ldr	r3, [pc, #608]	; (8003dc4 <atan+0x2f4>)
 8003b64:	f7fc faf8 	bl	8000158 <__aeabi_dsub>
 8003b68:	2200      	movs	r2, #0
 8003b6a:	4606      	mov	r6, r0
 8003b6c:	460f      	mov	r7, r1
 8003b6e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003b72:	4620      	mov	r0, r4
 8003b74:	4629      	mov	r1, r5
 8003b76:	f7fc faf1 	bl	800015c <__adddf3>
 8003b7a:	4602      	mov	r2, r0
 8003b7c:	460b      	mov	r3, r1
 8003b7e:	4630      	mov	r0, r6
 8003b80:	4639      	mov	r1, r7
 8003b82:	f7fc fdcb 	bl	800071c <__aeabi_ddiv>
 8003b86:	f04f 0a00 	mov.w	sl, #0
 8003b8a:	4604      	mov	r4, r0
 8003b8c:	460d      	mov	r5, r1
 8003b8e:	4622      	mov	r2, r4
 8003b90:	462b      	mov	r3, r5
 8003b92:	4620      	mov	r0, r4
 8003b94:	4629      	mov	r1, r5
 8003b96:	f7fc fc97 	bl	80004c8 <__aeabi_dmul>
 8003b9a:	4602      	mov	r2, r0
 8003b9c:	460b      	mov	r3, r1
 8003b9e:	4680      	mov	r8, r0
 8003ba0:	4689      	mov	r9, r1
 8003ba2:	f7fc fc91 	bl	80004c8 <__aeabi_dmul>
 8003ba6:	a36c      	add	r3, pc, #432	; (adr r3, 8003d58 <atan+0x288>)
 8003ba8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bac:	4606      	mov	r6, r0
 8003bae:	460f      	mov	r7, r1
 8003bb0:	f7fc fc8a 	bl	80004c8 <__aeabi_dmul>
 8003bb4:	a36a      	add	r3, pc, #424	; (adr r3, 8003d60 <atan+0x290>)
 8003bb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bba:	f7fc facf 	bl	800015c <__adddf3>
 8003bbe:	4632      	mov	r2, r6
 8003bc0:	463b      	mov	r3, r7
 8003bc2:	f7fc fc81 	bl	80004c8 <__aeabi_dmul>
 8003bc6:	a368      	add	r3, pc, #416	; (adr r3, 8003d68 <atan+0x298>)
 8003bc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bcc:	f7fc fac6 	bl	800015c <__adddf3>
 8003bd0:	4632      	mov	r2, r6
 8003bd2:	463b      	mov	r3, r7
 8003bd4:	f7fc fc78 	bl	80004c8 <__aeabi_dmul>
 8003bd8:	a365      	add	r3, pc, #404	; (adr r3, 8003d70 <atan+0x2a0>)
 8003bda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bde:	f7fc fabd 	bl	800015c <__adddf3>
 8003be2:	4632      	mov	r2, r6
 8003be4:	463b      	mov	r3, r7
 8003be6:	f7fc fc6f 	bl	80004c8 <__aeabi_dmul>
 8003bea:	a363      	add	r3, pc, #396	; (adr r3, 8003d78 <atan+0x2a8>)
 8003bec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bf0:	f7fc fab4 	bl	800015c <__adddf3>
 8003bf4:	4632      	mov	r2, r6
 8003bf6:	463b      	mov	r3, r7
 8003bf8:	f7fc fc66 	bl	80004c8 <__aeabi_dmul>
 8003bfc:	a360      	add	r3, pc, #384	; (adr r3, 8003d80 <atan+0x2b0>)
 8003bfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c02:	f7fc faab 	bl	800015c <__adddf3>
 8003c06:	4642      	mov	r2, r8
 8003c08:	464b      	mov	r3, r9
 8003c0a:	f7fc fc5d 	bl	80004c8 <__aeabi_dmul>
 8003c0e:	a35e      	add	r3, pc, #376	; (adr r3, 8003d88 <atan+0x2b8>)
 8003c10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c14:	4680      	mov	r8, r0
 8003c16:	4689      	mov	r9, r1
 8003c18:	4630      	mov	r0, r6
 8003c1a:	4639      	mov	r1, r7
 8003c1c:	f7fc fc54 	bl	80004c8 <__aeabi_dmul>
 8003c20:	a35b      	add	r3, pc, #364	; (adr r3, 8003d90 <atan+0x2c0>)
 8003c22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c26:	f7fc fa97 	bl	8000158 <__aeabi_dsub>
 8003c2a:	4632      	mov	r2, r6
 8003c2c:	463b      	mov	r3, r7
 8003c2e:	f7fc fc4b 	bl	80004c8 <__aeabi_dmul>
 8003c32:	a359      	add	r3, pc, #356	; (adr r3, 8003d98 <atan+0x2c8>)
 8003c34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c38:	f7fc fa8e 	bl	8000158 <__aeabi_dsub>
 8003c3c:	4632      	mov	r2, r6
 8003c3e:	463b      	mov	r3, r7
 8003c40:	f7fc fc42 	bl	80004c8 <__aeabi_dmul>
 8003c44:	a356      	add	r3, pc, #344	; (adr r3, 8003da0 <atan+0x2d0>)
 8003c46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c4a:	f7fc fa85 	bl	8000158 <__aeabi_dsub>
 8003c4e:	4632      	mov	r2, r6
 8003c50:	463b      	mov	r3, r7
 8003c52:	f7fc fc39 	bl	80004c8 <__aeabi_dmul>
 8003c56:	a354      	add	r3, pc, #336	; (adr r3, 8003da8 <atan+0x2d8>)
 8003c58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c5c:	f7fc fa7c 	bl	8000158 <__aeabi_dsub>
 8003c60:	4632      	mov	r2, r6
 8003c62:	463b      	mov	r3, r7
 8003c64:	f7fc fc30 	bl	80004c8 <__aeabi_dmul>
 8003c68:	4602      	mov	r2, r0
 8003c6a:	460b      	mov	r3, r1
 8003c6c:	4640      	mov	r0, r8
 8003c6e:	4649      	mov	r1, r9
 8003c70:	f7fc fa74 	bl	800015c <__adddf3>
 8003c74:	4622      	mov	r2, r4
 8003c76:	462b      	mov	r3, r5
 8003c78:	f7fc fc26 	bl	80004c8 <__aeabi_dmul>
 8003c7c:	f1ba 3fff 	cmp.w	sl, #4294967295
 8003c80:	4602      	mov	r2, r0
 8003c82:	460b      	mov	r3, r1
 8003c84:	d144      	bne.n	8003d10 <atan+0x240>
 8003c86:	4620      	mov	r0, r4
 8003c88:	4629      	mov	r1, r5
 8003c8a:	f7fc fa65 	bl	8000158 <__aeabi_dsub>
 8003c8e:	e734      	b.n	8003afa <atan+0x2a>
 8003c90:	2200      	movs	r2, #0
 8003c92:	4b4c      	ldr	r3, [pc, #304]	; (8003dc4 <atan+0x2f4>)
 8003c94:	f7fc fa60 	bl	8000158 <__aeabi_dsub>
 8003c98:	2200      	movs	r2, #0
 8003c9a:	4606      	mov	r6, r0
 8003c9c:	460f      	mov	r7, r1
 8003c9e:	4b49      	ldr	r3, [pc, #292]	; (8003dc4 <atan+0x2f4>)
 8003ca0:	4620      	mov	r0, r4
 8003ca2:	4629      	mov	r1, r5
 8003ca4:	f7fc fa5a 	bl	800015c <__adddf3>
 8003ca8:	4602      	mov	r2, r0
 8003caa:	460b      	mov	r3, r1
 8003cac:	4630      	mov	r0, r6
 8003cae:	4639      	mov	r1, r7
 8003cb0:	f7fc fd34 	bl	800071c <__aeabi_ddiv>
 8003cb4:	f04f 0a01 	mov.w	sl, #1
 8003cb8:	4604      	mov	r4, r0
 8003cba:	460d      	mov	r5, r1
 8003cbc:	e767      	b.n	8003b8e <atan+0xbe>
 8003cbe:	4b43      	ldr	r3, [pc, #268]	; (8003dcc <atan+0x2fc>)
 8003cc0:	429e      	cmp	r6, r3
 8003cc2:	dc1a      	bgt.n	8003cfa <atan+0x22a>
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	4b42      	ldr	r3, [pc, #264]	; (8003dd0 <atan+0x300>)
 8003cc8:	f7fc fa46 	bl	8000158 <__aeabi_dsub>
 8003ccc:	2200      	movs	r2, #0
 8003cce:	4606      	mov	r6, r0
 8003cd0:	460f      	mov	r7, r1
 8003cd2:	4b3f      	ldr	r3, [pc, #252]	; (8003dd0 <atan+0x300>)
 8003cd4:	4620      	mov	r0, r4
 8003cd6:	4629      	mov	r1, r5
 8003cd8:	f7fc fbf6 	bl	80004c8 <__aeabi_dmul>
 8003cdc:	2200      	movs	r2, #0
 8003cde:	4b39      	ldr	r3, [pc, #228]	; (8003dc4 <atan+0x2f4>)
 8003ce0:	f7fc fa3c 	bl	800015c <__adddf3>
 8003ce4:	4602      	mov	r2, r0
 8003ce6:	460b      	mov	r3, r1
 8003ce8:	4630      	mov	r0, r6
 8003cea:	4639      	mov	r1, r7
 8003cec:	f7fc fd16 	bl	800071c <__aeabi_ddiv>
 8003cf0:	f04f 0a02 	mov.w	sl, #2
 8003cf4:	4604      	mov	r4, r0
 8003cf6:	460d      	mov	r5, r1
 8003cf8:	e749      	b.n	8003b8e <atan+0xbe>
 8003cfa:	4602      	mov	r2, r0
 8003cfc:	460b      	mov	r3, r1
 8003cfe:	2000      	movs	r0, #0
 8003d00:	4934      	ldr	r1, [pc, #208]	; (8003dd4 <atan+0x304>)
 8003d02:	f7fc fd0b 	bl	800071c <__aeabi_ddiv>
 8003d06:	f04f 0a03 	mov.w	sl, #3
 8003d0a:	4604      	mov	r4, r0
 8003d0c:	460d      	mov	r5, r1
 8003d0e:	e73e      	b.n	8003b8e <atan+0xbe>
 8003d10:	4b31      	ldr	r3, [pc, #196]	; (8003dd8 <atan+0x308>)
 8003d12:	4e32      	ldr	r6, [pc, #200]	; (8003ddc <atan+0x30c>)
 8003d14:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 8003d18:	4456      	add	r6, sl
 8003d1a:	449a      	add	sl, r3
 8003d1c:	e9da 2300 	ldrd	r2, r3, [sl]
 8003d20:	f7fc fa1a 	bl	8000158 <__aeabi_dsub>
 8003d24:	4622      	mov	r2, r4
 8003d26:	462b      	mov	r3, r5
 8003d28:	f7fc fa16 	bl	8000158 <__aeabi_dsub>
 8003d2c:	4602      	mov	r2, r0
 8003d2e:	460b      	mov	r3, r1
 8003d30:	e9d6 0100 	ldrd	r0, r1, [r6]
 8003d34:	f7fc fa10 	bl	8000158 <__aeabi_dsub>
 8003d38:	f1bb 0f00 	cmp.w	fp, #0
 8003d3c:	4604      	mov	r4, r0
 8003d3e:	460d      	mov	r5, r1
 8003d40:	f6bf aee4 	bge.w	8003b0c <atan+0x3c>
 8003d44:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8003d48:	461d      	mov	r5, r3
 8003d4a:	e6df      	b.n	8003b0c <atan+0x3c>
 8003d4c:	4d24      	ldr	r5, [pc, #144]	; (8003de0 <atan+0x310>)
 8003d4e:	e6dd      	b.n	8003b0c <atan+0x3c>
 8003d50:	8800759c 	.word	0x8800759c
 8003d54:	7e37e43c 	.word	0x7e37e43c
 8003d58:	e322da11 	.word	0xe322da11
 8003d5c:	3f90ad3a 	.word	0x3f90ad3a
 8003d60:	24760deb 	.word	0x24760deb
 8003d64:	3fa97b4b 	.word	0x3fa97b4b
 8003d68:	a0d03d51 	.word	0xa0d03d51
 8003d6c:	3fb10d66 	.word	0x3fb10d66
 8003d70:	c54c206e 	.word	0xc54c206e
 8003d74:	3fb745cd 	.word	0x3fb745cd
 8003d78:	920083ff 	.word	0x920083ff
 8003d7c:	3fc24924 	.word	0x3fc24924
 8003d80:	5555550d 	.word	0x5555550d
 8003d84:	3fd55555 	.word	0x3fd55555
 8003d88:	2c6a6c2f 	.word	0x2c6a6c2f
 8003d8c:	bfa2b444 	.word	0xbfa2b444
 8003d90:	52defd9a 	.word	0x52defd9a
 8003d94:	3fadde2d 	.word	0x3fadde2d
 8003d98:	af749a6d 	.word	0xaf749a6d
 8003d9c:	3fb3b0f2 	.word	0x3fb3b0f2
 8003da0:	fe231671 	.word	0xfe231671
 8003da4:	3fbc71c6 	.word	0x3fbc71c6
 8003da8:	9998ebc4 	.word	0x9998ebc4
 8003dac:	3fc99999 	.word	0x3fc99999
 8003db0:	440fffff 	.word	0x440fffff
 8003db4:	7ff00000 	.word	0x7ff00000
 8003db8:	54442d18 	.word	0x54442d18
 8003dbc:	3ff921fb 	.word	0x3ff921fb
 8003dc0:	3fdbffff 	.word	0x3fdbffff
 8003dc4:	3ff00000 	.word	0x3ff00000
 8003dc8:	3ff2ffff 	.word	0x3ff2ffff
 8003dcc:	40037fff 	.word	0x40037fff
 8003dd0:	3ff80000 	.word	0x3ff80000
 8003dd4:	bff00000 	.word	0xbff00000
 8003dd8:	08004f48 	.word	0x08004f48
 8003ddc:	08004f28 	.word	0x08004f28
 8003de0:	bff921fb 	.word	0xbff921fb

08003de4 <fabs>:
 8003de4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8003de8:	4619      	mov	r1, r3
 8003dea:	4770      	bx	lr

08003dec <pow>:
 8003dec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003df0:	b08f      	sub	sp, #60	; 0x3c
 8003df2:	461d      	mov	r5, r3
 8003df4:	4680      	mov	r8, r0
 8003df6:	4689      	mov	r9, r1
 8003df8:	4614      	mov	r4, r2
 8003dfa:	f000 f9a9 	bl	8004150 <__ieee754_pow>
 8003dfe:	4fa1      	ldr	r7, [pc, #644]	; (8004084 <pow+0x298>)
 8003e00:	e9cd 0100 	strd	r0, r1, [sp]
 8003e04:	f997 3000 	ldrsb.w	r3, [r7]
 8003e08:	463e      	mov	r6, r7
 8003e0a:	9302      	str	r3, [sp, #8]
 8003e0c:	3301      	adds	r3, #1
 8003e0e:	d05f      	beq.n	8003ed0 <pow+0xe4>
 8003e10:	4622      	mov	r2, r4
 8003e12:	462b      	mov	r3, r5
 8003e14:	4620      	mov	r0, r4
 8003e16:	4629      	mov	r1, r5
 8003e18:	f7fc fdf0 	bl	80009fc <__aeabi_dcmpun>
 8003e1c:	4682      	mov	sl, r0
 8003e1e:	2800      	cmp	r0, #0
 8003e20:	d156      	bne.n	8003ed0 <pow+0xe4>
 8003e22:	4642      	mov	r2, r8
 8003e24:	464b      	mov	r3, r9
 8003e26:	4640      	mov	r0, r8
 8003e28:	4649      	mov	r1, r9
 8003e2a:	f7fc fde7 	bl	80009fc <__aeabi_dcmpun>
 8003e2e:	9003      	str	r0, [sp, #12]
 8003e30:	b1e8      	cbz	r0, 8003e6e <pow+0x82>
 8003e32:	2200      	movs	r2, #0
 8003e34:	2300      	movs	r3, #0
 8003e36:	4620      	mov	r0, r4
 8003e38:	4629      	mov	r1, r5
 8003e3a:	f7fc fdad 	bl	8000998 <__aeabi_dcmpeq>
 8003e3e:	2800      	cmp	r0, #0
 8003e40:	d046      	beq.n	8003ed0 <pow+0xe4>
 8003e42:	2301      	movs	r3, #1
 8003e44:	2200      	movs	r2, #0
 8003e46:	9304      	str	r3, [sp, #16]
 8003e48:	4b8f      	ldr	r3, [pc, #572]	; (8004088 <pow+0x29c>)
 8003e4a:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8003e4e:	9305      	str	r3, [sp, #20]
 8003e50:	4b8e      	ldr	r3, [pc, #568]	; (800408c <pow+0x2a0>)
 8003e52:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8003e56:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8003e5a:	9b02      	ldr	r3, [sp, #8]
 8003e5c:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8003e60:	2b02      	cmp	r3, #2
 8003e62:	d031      	beq.n	8003ec8 <pow+0xdc>
 8003e64:	a804      	add	r0, sp, #16
 8003e66:	f000 ff2f 	bl	8004cc8 <matherr>
 8003e6a:	bb38      	cbnz	r0, 8003ebc <pow+0xd0>
 8003e6c:	e058      	b.n	8003f20 <pow+0x134>
 8003e6e:	f04f 0a00 	mov.w	sl, #0
 8003e72:	f04f 0b00 	mov.w	fp, #0
 8003e76:	4652      	mov	r2, sl
 8003e78:	465b      	mov	r3, fp
 8003e7a:	4640      	mov	r0, r8
 8003e7c:	4649      	mov	r1, r9
 8003e7e:	f7fc fd8b 	bl	8000998 <__aeabi_dcmpeq>
 8003e82:	2800      	cmp	r0, #0
 8003e84:	d051      	beq.n	8003f2a <pow+0x13e>
 8003e86:	4652      	mov	r2, sl
 8003e88:	465b      	mov	r3, fp
 8003e8a:	4620      	mov	r0, r4
 8003e8c:	4629      	mov	r1, r5
 8003e8e:	f7fc fd83 	bl	8000998 <__aeabi_dcmpeq>
 8003e92:	4606      	mov	r6, r0
 8003e94:	b308      	cbz	r0, 8003eda <pow+0xee>
 8003e96:	2301      	movs	r3, #1
 8003e98:	9304      	str	r3, [sp, #16]
 8003e9a:	4b7b      	ldr	r3, [pc, #492]	; (8004088 <pow+0x29c>)
 8003e9c:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8003ea0:	9305      	str	r3, [sp, #20]
 8003ea2:	9b03      	ldr	r3, [sp, #12]
 8003ea4:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8003ea8:	930c      	str	r3, [sp, #48]	; 0x30
 8003eaa:	9b02      	ldr	r3, [sp, #8]
 8003eac:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d0d7      	beq.n	8003e64 <pow+0x78>
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	4b75      	ldr	r3, [pc, #468]	; (800408c <pow+0x2a0>)
 8003eb8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8003ebc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003ebe:	b11b      	cbz	r3, 8003ec8 <pow+0xdc>
 8003ec0:	f7ff fdc6 	bl	8003a50 <__errno>
 8003ec4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003ec6:	6003      	str	r3, [r0, #0]
 8003ec8:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	; 0x28
 8003ecc:	e9cd 3400 	strd	r3, r4, [sp]
 8003ed0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003ed4:	b00f      	add	sp, #60	; 0x3c
 8003ed6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003eda:	4620      	mov	r0, r4
 8003edc:	4629      	mov	r1, r5
 8003ede:	f000 feed 	bl	8004cbc <finite>
 8003ee2:	2800      	cmp	r0, #0
 8003ee4:	d0f4      	beq.n	8003ed0 <pow+0xe4>
 8003ee6:	4652      	mov	r2, sl
 8003ee8:	465b      	mov	r3, fp
 8003eea:	4620      	mov	r0, r4
 8003eec:	4629      	mov	r1, r5
 8003eee:	f7fc fd5d 	bl	80009ac <__aeabi_dcmplt>
 8003ef2:	2800      	cmp	r0, #0
 8003ef4:	d0ec      	beq.n	8003ed0 <pow+0xe4>
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	9304      	str	r3, [sp, #16]
 8003efa:	4b63      	ldr	r3, [pc, #396]	; (8004088 <pow+0x29c>)
 8003efc:	960c      	str	r6, [sp, #48]	; 0x30
 8003efe:	9305      	str	r3, [sp, #20]
 8003f00:	f997 3000 	ldrsb.w	r3, [r7]
 8003f04:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8003f08:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8003f0c:	b913      	cbnz	r3, 8003f14 <pow+0x128>
 8003f0e:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8003f12:	e7a7      	b.n	8003e64 <pow+0x78>
 8003f14:	2000      	movs	r0, #0
 8003f16:	495e      	ldr	r1, [pc, #376]	; (8004090 <pow+0x2a4>)
 8003f18:	2b02      	cmp	r3, #2
 8003f1a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8003f1e:	d1a1      	bne.n	8003e64 <pow+0x78>
 8003f20:	f7ff fd96 	bl	8003a50 <__errno>
 8003f24:	2321      	movs	r3, #33	; 0x21
 8003f26:	6003      	str	r3, [r0, #0]
 8003f28:	e7c8      	b.n	8003ebc <pow+0xd0>
 8003f2a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003f2e:	f000 fec5 	bl	8004cbc <finite>
 8003f32:	9002      	str	r0, [sp, #8]
 8003f34:	2800      	cmp	r0, #0
 8003f36:	d177      	bne.n	8004028 <pow+0x23c>
 8003f38:	4640      	mov	r0, r8
 8003f3a:	4649      	mov	r1, r9
 8003f3c:	f000 febe 	bl	8004cbc <finite>
 8003f40:	2800      	cmp	r0, #0
 8003f42:	d071      	beq.n	8004028 <pow+0x23c>
 8003f44:	4620      	mov	r0, r4
 8003f46:	4629      	mov	r1, r5
 8003f48:	f000 feb8 	bl	8004cbc <finite>
 8003f4c:	2800      	cmp	r0, #0
 8003f4e:	d06b      	beq.n	8004028 <pow+0x23c>
 8003f50:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003f54:	4619      	mov	r1, r3
 8003f56:	4610      	mov	r0, r2
 8003f58:	f7fc fd50 	bl	80009fc <__aeabi_dcmpun>
 8003f5c:	f997 7000 	ldrsb.w	r7, [r7]
 8003f60:	4b49      	ldr	r3, [pc, #292]	; (8004088 <pow+0x29c>)
 8003f62:	b1a0      	cbz	r0, 8003f8e <pow+0x1a2>
 8003f64:	2201      	movs	r2, #1
 8003f66:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003f6a:	9b02      	ldr	r3, [sp, #8]
 8003f6c:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8003f70:	930c      	str	r3, [sp, #48]	; 0x30
 8003f72:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8003f76:	2f00      	cmp	r7, #0
 8003f78:	d0c9      	beq.n	8003f0e <pow+0x122>
 8003f7a:	4652      	mov	r2, sl
 8003f7c:	465b      	mov	r3, fp
 8003f7e:	4650      	mov	r0, sl
 8003f80:	4659      	mov	r1, fp
 8003f82:	f7fc fbcb 	bl	800071c <__aeabi_ddiv>
 8003f86:	2f02      	cmp	r7, #2
 8003f88:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8003f8c:	e7c7      	b.n	8003f1e <pow+0x132>
 8003f8e:	2203      	movs	r2, #3
 8003f90:	900c      	str	r0, [sp, #48]	; 0x30
 8003f92:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003f96:	4620      	mov	r0, r4
 8003f98:	4629      	mov	r1, r5
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	4b3d      	ldr	r3, [pc, #244]	; (8004094 <pow+0x2a8>)
 8003f9e:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8003fa2:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8003fa6:	f7fc fa8f 	bl	80004c8 <__aeabi_dmul>
 8003faa:	4604      	mov	r4, r0
 8003fac:	460d      	mov	r5, r1
 8003fae:	bb17      	cbnz	r7, 8003ff6 <pow+0x20a>
 8003fb0:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8003fb4:	4b38      	ldr	r3, [pc, #224]	; (8004098 <pow+0x2ac>)
 8003fb6:	4640      	mov	r0, r8
 8003fb8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8003fbc:	4649      	mov	r1, r9
 8003fbe:	4652      	mov	r2, sl
 8003fc0:	465b      	mov	r3, fp
 8003fc2:	f7fc fcf3 	bl	80009ac <__aeabi_dcmplt>
 8003fc6:	2800      	cmp	r0, #0
 8003fc8:	d054      	beq.n	8004074 <pow+0x288>
 8003fca:	4620      	mov	r0, r4
 8003fcc:	4629      	mov	r1, r5
 8003fce:	f000 fe83 	bl	8004cd8 <rint>
 8003fd2:	4622      	mov	r2, r4
 8003fd4:	462b      	mov	r3, r5
 8003fd6:	f7fc fcdf 	bl	8000998 <__aeabi_dcmpeq>
 8003fda:	b920      	cbnz	r0, 8003fe6 <pow+0x1fa>
 8003fdc:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8003fe0:	4b2e      	ldr	r3, [pc, #184]	; (800409c <pow+0x2b0>)
 8003fe2:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8003fe6:	f996 3000 	ldrsb.w	r3, [r6]
 8003fea:	2b02      	cmp	r3, #2
 8003fec:	d142      	bne.n	8004074 <pow+0x288>
 8003fee:	f7ff fd2f 	bl	8003a50 <__errno>
 8003ff2:	2322      	movs	r3, #34	; 0x22
 8003ff4:	e797      	b.n	8003f26 <pow+0x13a>
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	4b29      	ldr	r3, [pc, #164]	; (80040a0 <pow+0x2b4>)
 8003ffa:	4640      	mov	r0, r8
 8003ffc:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8004000:	4649      	mov	r1, r9
 8004002:	4652      	mov	r2, sl
 8004004:	465b      	mov	r3, fp
 8004006:	f7fc fcd1 	bl	80009ac <__aeabi_dcmplt>
 800400a:	2800      	cmp	r0, #0
 800400c:	d0eb      	beq.n	8003fe6 <pow+0x1fa>
 800400e:	4620      	mov	r0, r4
 8004010:	4629      	mov	r1, r5
 8004012:	f000 fe61 	bl	8004cd8 <rint>
 8004016:	4622      	mov	r2, r4
 8004018:	462b      	mov	r3, r5
 800401a:	f7fc fcbd 	bl	8000998 <__aeabi_dcmpeq>
 800401e:	2800      	cmp	r0, #0
 8004020:	d1e1      	bne.n	8003fe6 <pow+0x1fa>
 8004022:	2200      	movs	r2, #0
 8004024:	4b1a      	ldr	r3, [pc, #104]	; (8004090 <pow+0x2a4>)
 8004026:	e7dc      	b.n	8003fe2 <pow+0x1f6>
 8004028:	2200      	movs	r2, #0
 800402a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800402e:	2300      	movs	r3, #0
 8004030:	f7fc fcb2 	bl	8000998 <__aeabi_dcmpeq>
 8004034:	2800      	cmp	r0, #0
 8004036:	f43f af4b 	beq.w	8003ed0 <pow+0xe4>
 800403a:	4640      	mov	r0, r8
 800403c:	4649      	mov	r1, r9
 800403e:	f000 fe3d 	bl	8004cbc <finite>
 8004042:	2800      	cmp	r0, #0
 8004044:	f43f af44 	beq.w	8003ed0 <pow+0xe4>
 8004048:	4620      	mov	r0, r4
 800404a:	4629      	mov	r1, r5
 800404c:	f000 fe36 	bl	8004cbc <finite>
 8004050:	2800      	cmp	r0, #0
 8004052:	f43f af3d 	beq.w	8003ed0 <pow+0xe4>
 8004056:	2304      	movs	r3, #4
 8004058:	9304      	str	r3, [sp, #16]
 800405a:	4b0b      	ldr	r3, [pc, #44]	; (8004088 <pow+0x29c>)
 800405c:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8004060:	9305      	str	r3, [sp, #20]
 8004062:	2300      	movs	r3, #0
 8004064:	2400      	movs	r4, #0
 8004066:	930c      	str	r3, [sp, #48]	; 0x30
 8004068:	2300      	movs	r3, #0
 800406a:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800406e:	e9cd 340a 	strd	r3, r4, [sp, #40]	; 0x28
 8004072:	e7b8      	b.n	8003fe6 <pow+0x1fa>
 8004074:	a804      	add	r0, sp, #16
 8004076:	f000 fe27 	bl	8004cc8 <matherr>
 800407a:	2800      	cmp	r0, #0
 800407c:	f47f af1e 	bne.w	8003ebc <pow+0xd0>
 8004080:	e7b5      	b.n	8003fee <pow+0x202>
 8004082:	bf00      	nop
 8004084:	20000070 	.word	0x20000070
 8004088:	08004f68 	.word	0x08004f68
 800408c:	3ff00000 	.word	0x3ff00000
 8004090:	fff00000 	.word	0xfff00000
 8004094:	3fe00000 	.word	0x3fe00000
 8004098:	47efffff 	.word	0x47efffff
 800409c:	c7efffff 	.word	0xc7efffff
 80040a0:	7ff00000 	.word	0x7ff00000

080040a4 <sqrt>:
 80040a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80040a8:	b08b      	sub	sp, #44	; 0x2c
 80040aa:	4604      	mov	r4, r0
 80040ac:	460d      	mov	r5, r1
 80040ae:	f000 fd59 	bl	8004b64 <__ieee754_sqrt>
 80040b2:	4b24      	ldr	r3, [pc, #144]	; (8004144 <sqrt+0xa0>)
 80040b4:	4680      	mov	r8, r0
 80040b6:	f993 a000 	ldrsb.w	sl, [r3]
 80040ba:	4689      	mov	r9, r1
 80040bc:	f1ba 3fff 	cmp.w	sl, #4294967295
 80040c0:	d02b      	beq.n	800411a <sqrt+0x76>
 80040c2:	4622      	mov	r2, r4
 80040c4:	462b      	mov	r3, r5
 80040c6:	4620      	mov	r0, r4
 80040c8:	4629      	mov	r1, r5
 80040ca:	f7fc fc97 	bl	80009fc <__aeabi_dcmpun>
 80040ce:	4683      	mov	fp, r0
 80040d0:	bb18      	cbnz	r0, 800411a <sqrt+0x76>
 80040d2:	2600      	movs	r6, #0
 80040d4:	2700      	movs	r7, #0
 80040d6:	4632      	mov	r2, r6
 80040d8:	463b      	mov	r3, r7
 80040da:	4620      	mov	r0, r4
 80040dc:	4629      	mov	r1, r5
 80040de:	f7fc fc65 	bl	80009ac <__aeabi_dcmplt>
 80040e2:	b1d0      	cbz	r0, 800411a <sqrt+0x76>
 80040e4:	2301      	movs	r3, #1
 80040e6:	9300      	str	r3, [sp, #0]
 80040e8:	4b17      	ldr	r3, [pc, #92]	; (8004148 <sqrt+0xa4>)
 80040ea:	f8cd b020 	str.w	fp, [sp, #32]
 80040ee:	9301      	str	r3, [sp, #4]
 80040f0:	e9cd 4504 	strd	r4, r5, [sp, #16]
 80040f4:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80040f8:	f1ba 0f00 	cmp.w	sl, #0
 80040fc:	d112      	bne.n	8004124 <sqrt+0x80>
 80040fe:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8004102:	4668      	mov	r0, sp
 8004104:	f000 fde0 	bl	8004cc8 <matherr>
 8004108:	b1b8      	cbz	r0, 800413a <sqrt+0x96>
 800410a:	9b08      	ldr	r3, [sp, #32]
 800410c:	b11b      	cbz	r3, 8004116 <sqrt+0x72>
 800410e:	f7ff fc9f 	bl	8003a50 <__errno>
 8004112:	9b08      	ldr	r3, [sp, #32]
 8004114:	6003      	str	r3, [r0, #0]
 8004116:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
 800411a:	4640      	mov	r0, r8
 800411c:	4649      	mov	r1, r9
 800411e:	b00b      	add	sp, #44	; 0x2c
 8004120:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004124:	4632      	mov	r2, r6
 8004126:	463b      	mov	r3, r7
 8004128:	4630      	mov	r0, r6
 800412a:	4639      	mov	r1, r7
 800412c:	f7fc faf6 	bl	800071c <__aeabi_ddiv>
 8004130:	f1ba 0f02 	cmp.w	sl, #2
 8004134:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004138:	d1e3      	bne.n	8004102 <sqrt+0x5e>
 800413a:	f7ff fc89 	bl	8003a50 <__errno>
 800413e:	2321      	movs	r3, #33	; 0x21
 8004140:	6003      	str	r3, [r0, #0]
 8004142:	e7e2      	b.n	800410a <sqrt+0x66>
 8004144:	20000070 	.word	0x20000070
 8004148:	08004f6c 	.word	0x08004f6c
 800414c:	00000000 	.word	0x00000000

08004150 <__ieee754_pow>:
 8004150:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004154:	b091      	sub	sp, #68	; 0x44
 8004156:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800415a:	e9dd 2602 	ldrd	r2, r6, [sp, #8]
 800415e:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 8004162:	ea55 0302 	orrs.w	r3, r5, r2
 8004166:	4607      	mov	r7, r0
 8004168:	4688      	mov	r8, r1
 800416a:	f000 84b7 	beq.w	8004adc <__ieee754_pow+0x98c>
 800416e:	4b80      	ldr	r3, [pc, #512]	; (8004370 <__ieee754_pow+0x220>)
 8004170:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 8004174:	429c      	cmp	r4, r3
 8004176:	4689      	mov	r9, r1
 8004178:	4682      	mov	sl, r0
 800417a:	dc09      	bgt.n	8004190 <__ieee754_pow+0x40>
 800417c:	d103      	bne.n	8004186 <__ieee754_pow+0x36>
 800417e:	b938      	cbnz	r0, 8004190 <__ieee754_pow+0x40>
 8004180:	42a5      	cmp	r5, r4
 8004182:	dc0d      	bgt.n	80041a0 <__ieee754_pow+0x50>
 8004184:	e001      	b.n	800418a <__ieee754_pow+0x3a>
 8004186:	429d      	cmp	r5, r3
 8004188:	dc02      	bgt.n	8004190 <__ieee754_pow+0x40>
 800418a:	429d      	cmp	r5, r3
 800418c:	d10e      	bne.n	80041ac <__ieee754_pow+0x5c>
 800418e:	b16a      	cbz	r2, 80041ac <__ieee754_pow+0x5c>
 8004190:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8004194:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8004198:	ea54 030a 	orrs.w	r3, r4, sl
 800419c:	f000 849e 	beq.w	8004adc <__ieee754_pow+0x98c>
 80041a0:	4874      	ldr	r0, [pc, #464]	; (8004374 <__ieee754_pow+0x224>)
 80041a2:	b011      	add	sp, #68	; 0x44
 80041a4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041a8:	f000 bd90 	b.w	8004ccc <nan>
 80041ac:	f1b9 0f00 	cmp.w	r9, #0
 80041b0:	da53      	bge.n	800425a <__ieee754_pow+0x10a>
 80041b2:	4b71      	ldr	r3, [pc, #452]	; (8004378 <__ieee754_pow+0x228>)
 80041b4:	429d      	cmp	r5, r3
 80041b6:	dc4e      	bgt.n	8004256 <__ieee754_pow+0x106>
 80041b8:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 80041bc:	429d      	cmp	r5, r3
 80041be:	dd4c      	ble.n	800425a <__ieee754_pow+0x10a>
 80041c0:	152b      	asrs	r3, r5, #20
 80041c2:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80041c6:	2b14      	cmp	r3, #20
 80041c8:	dd28      	ble.n	800421c <__ieee754_pow+0xcc>
 80041ca:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 80041ce:	fa22 f103 	lsr.w	r1, r2, r3
 80041d2:	fa01 f303 	lsl.w	r3, r1, r3
 80041d6:	4293      	cmp	r3, r2
 80041d8:	d13f      	bne.n	800425a <__ieee754_pow+0x10a>
 80041da:	f001 0101 	and.w	r1, r1, #1
 80041de:	f1c1 0302 	rsb	r3, r1, #2
 80041e2:	9300      	str	r3, [sp, #0]
 80041e4:	2a00      	cmp	r2, #0
 80041e6:	d15c      	bne.n	80042a2 <__ieee754_pow+0x152>
 80041e8:	4b61      	ldr	r3, [pc, #388]	; (8004370 <__ieee754_pow+0x220>)
 80041ea:	429d      	cmp	r5, r3
 80041ec:	d126      	bne.n	800423c <__ieee754_pow+0xec>
 80041ee:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 80041f2:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 80041f6:	ea53 030a 	orrs.w	r3, r3, sl
 80041fa:	f000 846f 	beq.w	8004adc <__ieee754_pow+0x98c>
 80041fe:	4b5f      	ldr	r3, [pc, #380]	; (800437c <__ieee754_pow+0x22c>)
 8004200:	429c      	cmp	r4, r3
 8004202:	dd2c      	ble.n	800425e <__ieee754_pow+0x10e>
 8004204:	2e00      	cmp	r6, #0
 8004206:	f280 846f 	bge.w	8004ae8 <__ieee754_pow+0x998>
 800420a:	f04f 0b00 	mov.w	fp, #0
 800420e:	f04f 0c00 	mov.w	ip, #0
 8004212:	4658      	mov	r0, fp
 8004214:	4661      	mov	r1, ip
 8004216:	b011      	add	sp, #68	; 0x44
 8004218:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800421c:	2a00      	cmp	r2, #0
 800421e:	d13e      	bne.n	800429e <__ieee754_pow+0x14e>
 8004220:	f1c3 0314 	rsb	r3, r3, #20
 8004224:	fa45 f103 	asr.w	r1, r5, r3
 8004228:	fa01 f303 	lsl.w	r3, r1, r3
 800422c:	42ab      	cmp	r3, r5
 800422e:	f040 8463 	bne.w	8004af8 <__ieee754_pow+0x9a8>
 8004232:	f001 0101 	and.w	r1, r1, #1
 8004236:	f1c1 0302 	rsb	r3, r1, #2
 800423a:	9300      	str	r3, [sp, #0]
 800423c:	4b50      	ldr	r3, [pc, #320]	; (8004380 <__ieee754_pow+0x230>)
 800423e:	429d      	cmp	r5, r3
 8004240:	d114      	bne.n	800426c <__ieee754_pow+0x11c>
 8004242:	2e00      	cmp	r6, #0
 8004244:	f280 8454 	bge.w	8004af0 <__ieee754_pow+0x9a0>
 8004248:	463a      	mov	r2, r7
 800424a:	4643      	mov	r3, r8
 800424c:	2000      	movs	r0, #0
 800424e:	494c      	ldr	r1, [pc, #304]	; (8004380 <__ieee754_pow+0x230>)
 8004250:	f7fc fa64 	bl	800071c <__aeabi_ddiv>
 8004254:	e013      	b.n	800427e <__ieee754_pow+0x12e>
 8004256:	2302      	movs	r3, #2
 8004258:	e7c3      	b.n	80041e2 <__ieee754_pow+0x92>
 800425a:	2300      	movs	r3, #0
 800425c:	e7c1      	b.n	80041e2 <__ieee754_pow+0x92>
 800425e:	2e00      	cmp	r6, #0
 8004260:	dad3      	bge.n	800420a <__ieee754_pow+0xba>
 8004262:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 8004266:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 800426a:	e7d2      	b.n	8004212 <__ieee754_pow+0xc2>
 800426c:	f1b6 4f80 	cmp.w	r6, #1073741824	; 0x40000000
 8004270:	d108      	bne.n	8004284 <__ieee754_pow+0x134>
 8004272:	463a      	mov	r2, r7
 8004274:	4643      	mov	r3, r8
 8004276:	4638      	mov	r0, r7
 8004278:	4641      	mov	r1, r8
 800427a:	f7fc f925 	bl	80004c8 <__aeabi_dmul>
 800427e:	4683      	mov	fp, r0
 8004280:	468c      	mov	ip, r1
 8004282:	e7c6      	b.n	8004212 <__ieee754_pow+0xc2>
 8004284:	4b3f      	ldr	r3, [pc, #252]	; (8004384 <__ieee754_pow+0x234>)
 8004286:	429e      	cmp	r6, r3
 8004288:	d10b      	bne.n	80042a2 <__ieee754_pow+0x152>
 800428a:	f1b9 0f00 	cmp.w	r9, #0
 800428e:	db08      	blt.n	80042a2 <__ieee754_pow+0x152>
 8004290:	4638      	mov	r0, r7
 8004292:	4641      	mov	r1, r8
 8004294:	b011      	add	sp, #68	; 0x44
 8004296:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800429a:	f000 bc63 	b.w	8004b64 <__ieee754_sqrt>
 800429e:	2300      	movs	r3, #0
 80042a0:	9300      	str	r3, [sp, #0]
 80042a2:	4638      	mov	r0, r7
 80042a4:	4641      	mov	r1, r8
 80042a6:	f7ff fd9d 	bl	8003de4 <fabs>
 80042aa:	4683      	mov	fp, r0
 80042ac:	468c      	mov	ip, r1
 80042ae:	f1ba 0f00 	cmp.w	sl, #0
 80042b2:	d12b      	bne.n	800430c <__ieee754_pow+0x1bc>
 80042b4:	b124      	cbz	r4, 80042c0 <__ieee754_pow+0x170>
 80042b6:	4b32      	ldr	r3, [pc, #200]	; (8004380 <__ieee754_pow+0x230>)
 80042b8:	f029 4240 	bic.w	r2, r9, #3221225472	; 0xc0000000
 80042bc:	429a      	cmp	r2, r3
 80042be:	d125      	bne.n	800430c <__ieee754_pow+0x1bc>
 80042c0:	2e00      	cmp	r6, #0
 80042c2:	da07      	bge.n	80042d4 <__ieee754_pow+0x184>
 80042c4:	465a      	mov	r2, fp
 80042c6:	4663      	mov	r3, ip
 80042c8:	2000      	movs	r0, #0
 80042ca:	492d      	ldr	r1, [pc, #180]	; (8004380 <__ieee754_pow+0x230>)
 80042cc:	f7fc fa26 	bl	800071c <__aeabi_ddiv>
 80042d0:	4683      	mov	fp, r0
 80042d2:	468c      	mov	ip, r1
 80042d4:	f1b9 0f00 	cmp.w	r9, #0
 80042d8:	da9b      	bge.n	8004212 <__ieee754_pow+0xc2>
 80042da:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80042de:	9b00      	ldr	r3, [sp, #0]
 80042e0:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80042e4:	4323      	orrs	r3, r4
 80042e6:	d108      	bne.n	80042fa <__ieee754_pow+0x1aa>
 80042e8:	465a      	mov	r2, fp
 80042ea:	4663      	mov	r3, ip
 80042ec:	4658      	mov	r0, fp
 80042ee:	4661      	mov	r1, ip
 80042f0:	f7fb ff32 	bl	8000158 <__aeabi_dsub>
 80042f4:	4602      	mov	r2, r0
 80042f6:	460b      	mov	r3, r1
 80042f8:	e7aa      	b.n	8004250 <__ieee754_pow+0x100>
 80042fa:	9b00      	ldr	r3, [sp, #0]
 80042fc:	2b01      	cmp	r3, #1
 80042fe:	d188      	bne.n	8004212 <__ieee754_pow+0xc2>
 8004300:	4658      	mov	r0, fp
 8004302:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 8004306:	4683      	mov	fp, r0
 8004308:	469c      	mov	ip, r3
 800430a:	e782      	b.n	8004212 <__ieee754_pow+0xc2>
 800430c:	ea4f 79d9 	mov.w	r9, r9, lsr #31
 8004310:	f109 33ff 	add.w	r3, r9, #4294967295
 8004314:	930d      	str	r3, [sp, #52]	; 0x34
 8004316:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004318:	9b00      	ldr	r3, [sp, #0]
 800431a:	4313      	orrs	r3, r2
 800431c:	d104      	bne.n	8004328 <__ieee754_pow+0x1d8>
 800431e:	463a      	mov	r2, r7
 8004320:	4643      	mov	r3, r8
 8004322:	4638      	mov	r0, r7
 8004324:	4641      	mov	r1, r8
 8004326:	e7e3      	b.n	80042f0 <__ieee754_pow+0x1a0>
 8004328:	4b17      	ldr	r3, [pc, #92]	; (8004388 <__ieee754_pow+0x238>)
 800432a:	429d      	cmp	r5, r3
 800432c:	f340 80fe 	ble.w	800452c <__ieee754_pow+0x3dc>
 8004330:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8004334:	429d      	cmp	r5, r3
 8004336:	dd0b      	ble.n	8004350 <__ieee754_pow+0x200>
 8004338:	4b10      	ldr	r3, [pc, #64]	; (800437c <__ieee754_pow+0x22c>)
 800433a:	429c      	cmp	r4, r3
 800433c:	dc0e      	bgt.n	800435c <__ieee754_pow+0x20c>
 800433e:	2e00      	cmp	r6, #0
 8004340:	f6bf af63 	bge.w	800420a <__ieee754_pow+0xba>
 8004344:	a308      	add	r3, pc, #32	; (adr r3, 8004368 <__ieee754_pow+0x218>)
 8004346:	e9d3 2300 	ldrd	r2, r3, [r3]
 800434a:	4610      	mov	r0, r2
 800434c:	4619      	mov	r1, r3
 800434e:	e794      	b.n	800427a <__ieee754_pow+0x12a>
 8004350:	4b0e      	ldr	r3, [pc, #56]	; (800438c <__ieee754_pow+0x23c>)
 8004352:	429c      	cmp	r4, r3
 8004354:	ddf3      	ble.n	800433e <__ieee754_pow+0x1ee>
 8004356:	4b0a      	ldr	r3, [pc, #40]	; (8004380 <__ieee754_pow+0x230>)
 8004358:	429c      	cmp	r4, r3
 800435a:	dd19      	ble.n	8004390 <__ieee754_pow+0x240>
 800435c:	2e00      	cmp	r6, #0
 800435e:	dcf1      	bgt.n	8004344 <__ieee754_pow+0x1f4>
 8004360:	e753      	b.n	800420a <__ieee754_pow+0xba>
 8004362:	bf00      	nop
 8004364:	f3af 8000 	nop.w
 8004368:	8800759c 	.word	0x8800759c
 800436c:	7e37e43c 	.word	0x7e37e43c
 8004370:	7ff00000 	.word	0x7ff00000
 8004374:	08004f70 	.word	0x08004f70
 8004378:	433fffff 	.word	0x433fffff
 800437c:	3fefffff 	.word	0x3fefffff
 8004380:	3ff00000 	.word	0x3ff00000
 8004384:	3fe00000 	.word	0x3fe00000
 8004388:	41e00000 	.word	0x41e00000
 800438c:	3feffffe 	.word	0x3feffffe
 8004390:	4661      	mov	r1, ip
 8004392:	2200      	movs	r2, #0
 8004394:	4b60      	ldr	r3, [pc, #384]	; (8004518 <__ieee754_pow+0x3c8>)
 8004396:	4658      	mov	r0, fp
 8004398:	f7fb fede 	bl	8000158 <__aeabi_dsub>
 800439c:	a354      	add	r3, pc, #336	; (adr r3, 80044f0 <__ieee754_pow+0x3a0>)
 800439e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043a2:	4604      	mov	r4, r0
 80043a4:	460d      	mov	r5, r1
 80043a6:	f7fc f88f 	bl	80004c8 <__aeabi_dmul>
 80043aa:	a353      	add	r3, pc, #332	; (adr r3, 80044f8 <__ieee754_pow+0x3a8>)
 80043ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043b0:	4606      	mov	r6, r0
 80043b2:	460f      	mov	r7, r1
 80043b4:	4620      	mov	r0, r4
 80043b6:	4629      	mov	r1, r5
 80043b8:	f7fc f886 	bl	80004c8 <__aeabi_dmul>
 80043bc:	2200      	movs	r2, #0
 80043be:	4682      	mov	sl, r0
 80043c0:	468b      	mov	fp, r1
 80043c2:	4b56      	ldr	r3, [pc, #344]	; (800451c <__ieee754_pow+0x3cc>)
 80043c4:	4620      	mov	r0, r4
 80043c6:	4629      	mov	r1, r5
 80043c8:	f7fc f87e 	bl	80004c8 <__aeabi_dmul>
 80043cc:	4602      	mov	r2, r0
 80043ce:	460b      	mov	r3, r1
 80043d0:	a14b      	add	r1, pc, #300	; (adr r1, 8004500 <__ieee754_pow+0x3b0>)
 80043d2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80043d6:	f7fb febf 	bl	8000158 <__aeabi_dsub>
 80043da:	4622      	mov	r2, r4
 80043dc:	462b      	mov	r3, r5
 80043de:	f7fc f873 	bl	80004c8 <__aeabi_dmul>
 80043e2:	4602      	mov	r2, r0
 80043e4:	460b      	mov	r3, r1
 80043e6:	2000      	movs	r0, #0
 80043e8:	494d      	ldr	r1, [pc, #308]	; (8004520 <__ieee754_pow+0x3d0>)
 80043ea:	f7fb feb5 	bl	8000158 <__aeabi_dsub>
 80043ee:	4622      	mov	r2, r4
 80043f0:	462b      	mov	r3, r5
 80043f2:	4680      	mov	r8, r0
 80043f4:	4689      	mov	r9, r1
 80043f6:	4620      	mov	r0, r4
 80043f8:	4629      	mov	r1, r5
 80043fa:	f7fc f865 	bl	80004c8 <__aeabi_dmul>
 80043fe:	4602      	mov	r2, r0
 8004400:	460b      	mov	r3, r1
 8004402:	4640      	mov	r0, r8
 8004404:	4649      	mov	r1, r9
 8004406:	f7fc f85f 	bl	80004c8 <__aeabi_dmul>
 800440a:	a33f      	add	r3, pc, #252	; (adr r3, 8004508 <__ieee754_pow+0x3b8>)
 800440c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004410:	f7fc f85a 	bl	80004c8 <__aeabi_dmul>
 8004414:	4602      	mov	r2, r0
 8004416:	460b      	mov	r3, r1
 8004418:	4650      	mov	r0, sl
 800441a:	4659      	mov	r1, fp
 800441c:	f7fb fe9c 	bl	8000158 <__aeabi_dsub>
 8004420:	4602      	mov	r2, r0
 8004422:	460b      	mov	r3, r1
 8004424:	4604      	mov	r4, r0
 8004426:	460d      	mov	r5, r1
 8004428:	4630      	mov	r0, r6
 800442a:	4639      	mov	r1, r7
 800442c:	f7fb fe96 	bl	800015c <__adddf3>
 8004430:	2000      	movs	r0, #0
 8004432:	468b      	mov	fp, r1
 8004434:	4682      	mov	sl, r0
 8004436:	4632      	mov	r2, r6
 8004438:	463b      	mov	r3, r7
 800443a:	f7fb fe8d 	bl	8000158 <__aeabi_dsub>
 800443e:	4602      	mov	r2, r0
 8004440:	460b      	mov	r3, r1
 8004442:	4620      	mov	r0, r4
 8004444:	4629      	mov	r1, r5
 8004446:	f7fb fe87 	bl	8000158 <__aeabi_dsub>
 800444a:	9b00      	ldr	r3, [sp, #0]
 800444c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800444e:	3b01      	subs	r3, #1
 8004450:	4313      	orrs	r3, r2
 8004452:	f04f 0300 	mov.w	r3, #0
 8004456:	bf0c      	ite	eq
 8004458:	4c32      	ldreq	r4, [pc, #200]	; (8004524 <__ieee754_pow+0x3d4>)
 800445a:	4c2f      	ldrne	r4, [pc, #188]	; (8004518 <__ieee754_pow+0x3c8>)
 800445c:	4606      	mov	r6, r0
 800445e:	e9cd 3400 	strd	r3, r4, [sp]
 8004462:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8004466:	2400      	movs	r4, #0
 8004468:	460f      	mov	r7, r1
 800446a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800446e:	4622      	mov	r2, r4
 8004470:	462b      	mov	r3, r5
 8004472:	f7fb fe71 	bl	8000158 <__aeabi_dsub>
 8004476:	4652      	mov	r2, sl
 8004478:	465b      	mov	r3, fp
 800447a:	f7fc f825 	bl	80004c8 <__aeabi_dmul>
 800447e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004482:	4680      	mov	r8, r0
 8004484:	4689      	mov	r9, r1
 8004486:	4630      	mov	r0, r6
 8004488:	4639      	mov	r1, r7
 800448a:	f7fc f81d 	bl	80004c8 <__aeabi_dmul>
 800448e:	4602      	mov	r2, r0
 8004490:	460b      	mov	r3, r1
 8004492:	4640      	mov	r0, r8
 8004494:	4649      	mov	r1, r9
 8004496:	f7fb fe61 	bl	800015c <__adddf3>
 800449a:	4622      	mov	r2, r4
 800449c:	462b      	mov	r3, r5
 800449e:	4680      	mov	r8, r0
 80044a0:	4689      	mov	r9, r1
 80044a2:	4650      	mov	r0, sl
 80044a4:	4659      	mov	r1, fp
 80044a6:	f7fc f80f 	bl	80004c8 <__aeabi_dmul>
 80044aa:	4604      	mov	r4, r0
 80044ac:	460d      	mov	r5, r1
 80044ae:	460b      	mov	r3, r1
 80044b0:	4602      	mov	r2, r0
 80044b2:	4649      	mov	r1, r9
 80044b4:	4640      	mov	r0, r8
 80044b6:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80044ba:	f7fb fe4f 	bl	800015c <__adddf3>
 80044be:	4b1a      	ldr	r3, [pc, #104]	; (8004528 <__ieee754_pow+0x3d8>)
 80044c0:	4682      	mov	sl, r0
 80044c2:	4299      	cmp	r1, r3
 80044c4:	460f      	mov	r7, r1
 80044c6:	460e      	mov	r6, r1
 80044c8:	f340 82e1 	ble.w	8004a8e <__ieee754_pow+0x93e>
 80044cc:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 80044d0:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 80044d4:	4303      	orrs	r3, r0
 80044d6:	f000 81db 	beq.w	8004890 <__ieee754_pow+0x740>
 80044da:	a30d      	add	r3, pc, #52	; (adr r3, 8004510 <__ieee754_pow+0x3c0>)
 80044dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044e0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80044e4:	f7fb fff0 	bl	80004c8 <__aeabi_dmul>
 80044e8:	a309      	add	r3, pc, #36	; (adr r3, 8004510 <__ieee754_pow+0x3c0>)
 80044ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044ee:	e6c4      	b.n	800427a <__ieee754_pow+0x12a>
 80044f0:	60000000 	.word	0x60000000
 80044f4:	3ff71547 	.word	0x3ff71547
 80044f8:	f85ddf44 	.word	0xf85ddf44
 80044fc:	3e54ae0b 	.word	0x3e54ae0b
 8004500:	55555555 	.word	0x55555555
 8004504:	3fd55555 	.word	0x3fd55555
 8004508:	652b82fe 	.word	0x652b82fe
 800450c:	3ff71547 	.word	0x3ff71547
 8004510:	8800759c 	.word	0x8800759c
 8004514:	7e37e43c 	.word	0x7e37e43c
 8004518:	3ff00000 	.word	0x3ff00000
 800451c:	3fd00000 	.word	0x3fd00000
 8004520:	3fe00000 	.word	0x3fe00000
 8004524:	bff00000 	.word	0xbff00000
 8004528:	408fffff 	.word	0x408fffff
 800452c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8004530:	f04f 0200 	mov.w	r2, #0
 8004534:	da08      	bge.n	8004548 <__ieee754_pow+0x3f8>
 8004536:	4658      	mov	r0, fp
 8004538:	4bcd      	ldr	r3, [pc, #820]	; (8004870 <__ieee754_pow+0x720>)
 800453a:	4661      	mov	r1, ip
 800453c:	f7fb ffc4 	bl	80004c8 <__aeabi_dmul>
 8004540:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8004544:	4683      	mov	fp, r0
 8004546:	460c      	mov	r4, r1
 8004548:	1523      	asrs	r3, r4, #20
 800454a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800454e:	4413      	add	r3, r2
 8004550:	930c      	str	r3, [sp, #48]	; 0x30
 8004552:	4bc8      	ldr	r3, [pc, #800]	; (8004874 <__ieee754_pow+0x724>)
 8004554:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8004558:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800455c:	429c      	cmp	r4, r3
 800455e:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8004562:	dd08      	ble.n	8004576 <__ieee754_pow+0x426>
 8004564:	4bc4      	ldr	r3, [pc, #784]	; (8004878 <__ieee754_pow+0x728>)
 8004566:	429c      	cmp	r4, r3
 8004568:	f340 815b 	ble.w	8004822 <__ieee754_pow+0x6d2>
 800456c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800456e:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8004572:	3301      	adds	r3, #1
 8004574:	930c      	str	r3, [sp, #48]	; 0x30
 8004576:	f04f 0800 	mov.w	r8, #0
 800457a:	4658      	mov	r0, fp
 800457c:	4629      	mov	r1, r5
 800457e:	4bbf      	ldr	r3, [pc, #764]	; (800487c <__ieee754_pow+0x72c>)
 8004580:	ea4f 09c8 	mov.w	r9, r8, lsl #3
 8004584:	444b      	add	r3, r9
 8004586:	e9d3 3400 	ldrd	r3, r4, [r3]
 800458a:	e9cd 3408 	strd	r3, r4, [sp, #32]
 800458e:	461a      	mov	r2, r3
 8004590:	4623      	mov	r3, r4
 8004592:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004596:	f7fb fddf 	bl	8000158 <__aeabi_dsub>
 800459a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800459e:	4606      	mov	r6, r0
 80045a0:	460f      	mov	r7, r1
 80045a2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80045a6:	f7fb fdd9 	bl	800015c <__adddf3>
 80045aa:	4602      	mov	r2, r0
 80045ac:	460b      	mov	r3, r1
 80045ae:	2000      	movs	r0, #0
 80045b0:	49b3      	ldr	r1, [pc, #716]	; (8004880 <__ieee754_pow+0x730>)
 80045b2:	f7fc f8b3 	bl	800071c <__aeabi_ddiv>
 80045b6:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 80045ba:	4602      	mov	r2, r0
 80045bc:	460b      	mov	r3, r1
 80045be:	4630      	mov	r0, r6
 80045c0:	4639      	mov	r1, r7
 80045c2:	f7fb ff81 	bl	80004c8 <__aeabi_dmul>
 80045c6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80045ca:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 80045ce:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80045d2:	2300      	movs	r3, #0
 80045d4:	2200      	movs	r2, #0
 80045d6:	106d      	asrs	r5, r5, #1
 80045d8:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80045dc:	9304      	str	r3, [sp, #16]
 80045de:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 80045e2:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 80045e6:	eb05 4388 	add.w	r3, r5, r8, lsl #18
 80045ea:	4650      	mov	r0, sl
 80045ec:	4659      	mov	r1, fp
 80045ee:	4614      	mov	r4, r2
 80045f0:	461d      	mov	r5, r3
 80045f2:	f7fb ff69 	bl	80004c8 <__aeabi_dmul>
 80045f6:	4602      	mov	r2, r0
 80045f8:	460b      	mov	r3, r1
 80045fa:	4630      	mov	r0, r6
 80045fc:	4639      	mov	r1, r7
 80045fe:	f7fb fdab 	bl	8000158 <__aeabi_dsub>
 8004602:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004606:	4606      	mov	r6, r0
 8004608:	460f      	mov	r7, r1
 800460a:	4620      	mov	r0, r4
 800460c:	4629      	mov	r1, r5
 800460e:	f7fb fda3 	bl	8000158 <__aeabi_dsub>
 8004612:	4602      	mov	r2, r0
 8004614:	460b      	mov	r3, r1
 8004616:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800461a:	f7fb fd9d 	bl	8000158 <__aeabi_dsub>
 800461e:	4652      	mov	r2, sl
 8004620:	465b      	mov	r3, fp
 8004622:	f7fb ff51 	bl	80004c8 <__aeabi_dmul>
 8004626:	4602      	mov	r2, r0
 8004628:	460b      	mov	r3, r1
 800462a:	4630      	mov	r0, r6
 800462c:	4639      	mov	r1, r7
 800462e:	f7fb fd93 	bl	8000158 <__aeabi_dsub>
 8004632:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8004636:	f7fb ff47 	bl	80004c8 <__aeabi_dmul>
 800463a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800463e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8004642:	4610      	mov	r0, r2
 8004644:	4619      	mov	r1, r3
 8004646:	f7fb ff3f 	bl	80004c8 <__aeabi_dmul>
 800464a:	a377      	add	r3, pc, #476	; (adr r3, 8004828 <__ieee754_pow+0x6d8>)
 800464c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004650:	4604      	mov	r4, r0
 8004652:	460d      	mov	r5, r1
 8004654:	f7fb ff38 	bl	80004c8 <__aeabi_dmul>
 8004658:	a375      	add	r3, pc, #468	; (adr r3, 8004830 <__ieee754_pow+0x6e0>)
 800465a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800465e:	f7fb fd7d 	bl	800015c <__adddf3>
 8004662:	4622      	mov	r2, r4
 8004664:	462b      	mov	r3, r5
 8004666:	f7fb ff2f 	bl	80004c8 <__aeabi_dmul>
 800466a:	a373      	add	r3, pc, #460	; (adr r3, 8004838 <__ieee754_pow+0x6e8>)
 800466c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004670:	f7fb fd74 	bl	800015c <__adddf3>
 8004674:	4622      	mov	r2, r4
 8004676:	462b      	mov	r3, r5
 8004678:	f7fb ff26 	bl	80004c8 <__aeabi_dmul>
 800467c:	a370      	add	r3, pc, #448	; (adr r3, 8004840 <__ieee754_pow+0x6f0>)
 800467e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004682:	f7fb fd6b 	bl	800015c <__adddf3>
 8004686:	4622      	mov	r2, r4
 8004688:	462b      	mov	r3, r5
 800468a:	f7fb ff1d 	bl	80004c8 <__aeabi_dmul>
 800468e:	a36e      	add	r3, pc, #440	; (adr r3, 8004848 <__ieee754_pow+0x6f8>)
 8004690:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004694:	f7fb fd62 	bl	800015c <__adddf3>
 8004698:	4622      	mov	r2, r4
 800469a:	462b      	mov	r3, r5
 800469c:	f7fb ff14 	bl	80004c8 <__aeabi_dmul>
 80046a0:	a36b      	add	r3, pc, #428	; (adr r3, 8004850 <__ieee754_pow+0x700>)
 80046a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046a6:	f7fb fd59 	bl	800015c <__adddf3>
 80046aa:	4622      	mov	r2, r4
 80046ac:	4606      	mov	r6, r0
 80046ae:	460f      	mov	r7, r1
 80046b0:	462b      	mov	r3, r5
 80046b2:	4620      	mov	r0, r4
 80046b4:	4629      	mov	r1, r5
 80046b6:	f7fb ff07 	bl	80004c8 <__aeabi_dmul>
 80046ba:	4602      	mov	r2, r0
 80046bc:	460b      	mov	r3, r1
 80046be:	4630      	mov	r0, r6
 80046c0:	4639      	mov	r1, r7
 80046c2:	f7fb ff01 	bl	80004c8 <__aeabi_dmul>
 80046c6:	4604      	mov	r4, r0
 80046c8:	460d      	mov	r5, r1
 80046ca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80046ce:	4652      	mov	r2, sl
 80046d0:	465b      	mov	r3, fp
 80046d2:	f7fb fd43 	bl	800015c <__adddf3>
 80046d6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80046da:	f7fb fef5 	bl	80004c8 <__aeabi_dmul>
 80046de:	4622      	mov	r2, r4
 80046e0:	462b      	mov	r3, r5
 80046e2:	f7fb fd3b 	bl	800015c <__adddf3>
 80046e6:	4652      	mov	r2, sl
 80046e8:	4606      	mov	r6, r0
 80046ea:	460f      	mov	r7, r1
 80046ec:	465b      	mov	r3, fp
 80046ee:	4650      	mov	r0, sl
 80046f0:	4659      	mov	r1, fp
 80046f2:	f7fb fee9 	bl	80004c8 <__aeabi_dmul>
 80046f6:	2200      	movs	r2, #0
 80046f8:	4b62      	ldr	r3, [pc, #392]	; (8004884 <__ieee754_pow+0x734>)
 80046fa:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80046fe:	f7fb fd2d 	bl	800015c <__adddf3>
 8004702:	4632      	mov	r2, r6
 8004704:	463b      	mov	r3, r7
 8004706:	f7fb fd29 	bl	800015c <__adddf3>
 800470a:	9804      	ldr	r0, [sp, #16]
 800470c:	460d      	mov	r5, r1
 800470e:	4604      	mov	r4, r0
 8004710:	4602      	mov	r2, r0
 8004712:	460b      	mov	r3, r1
 8004714:	4650      	mov	r0, sl
 8004716:	4659      	mov	r1, fp
 8004718:	f7fb fed6 	bl	80004c8 <__aeabi_dmul>
 800471c:	2200      	movs	r2, #0
 800471e:	4682      	mov	sl, r0
 8004720:	468b      	mov	fp, r1
 8004722:	4b58      	ldr	r3, [pc, #352]	; (8004884 <__ieee754_pow+0x734>)
 8004724:	4620      	mov	r0, r4
 8004726:	4629      	mov	r1, r5
 8004728:	f7fb fd16 	bl	8000158 <__aeabi_dsub>
 800472c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004730:	f7fb fd12 	bl	8000158 <__aeabi_dsub>
 8004734:	4602      	mov	r2, r0
 8004736:	460b      	mov	r3, r1
 8004738:	4630      	mov	r0, r6
 800473a:	4639      	mov	r1, r7
 800473c:	f7fb fd0c 	bl	8000158 <__aeabi_dsub>
 8004740:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004744:	f7fb fec0 	bl	80004c8 <__aeabi_dmul>
 8004748:	4622      	mov	r2, r4
 800474a:	4606      	mov	r6, r0
 800474c:	460f      	mov	r7, r1
 800474e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8004752:	462b      	mov	r3, r5
 8004754:	f7fb feb8 	bl	80004c8 <__aeabi_dmul>
 8004758:	4602      	mov	r2, r0
 800475a:	460b      	mov	r3, r1
 800475c:	4630      	mov	r0, r6
 800475e:	4639      	mov	r1, r7
 8004760:	f7fb fcfc 	bl	800015c <__adddf3>
 8004764:	4606      	mov	r6, r0
 8004766:	460f      	mov	r7, r1
 8004768:	4602      	mov	r2, r0
 800476a:	460b      	mov	r3, r1
 800476c:	4650      	mov	r0, sl
 800476e:	4659      	mov	r1, fp
 8004770:	f7fb fcf4 	bl	800015c <__adddf3>
 8004774:	a338      	add	r3, pc, #224	; (adr r3, 8004858 <__ieee754_pow+0x708>)
 8004776:	e9d3 2300 	ldrd	r2, r3, [r3]
 800477a:	9804      	ldr	r0, [sp, #16]
 800477c:	460d      	mov	r5, r1
 800477e:	4604      	mov	r4, r0
 8004780:	f7fb fea2 	bl	80004c8 <__aeabi_dmul>
 8004784:	4652      	mov	r2, sl
 8004786:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800478a:	465b      	mov	r3, fp
 800478c:	4620      	mov	r0, r4
 800478e:	4629      	mov	r1, r5
 8004790:	f7fb fce2 	bl	8000158 <__aeabi_dsub>
 8004794:	4602      	mov	r2, r0
 8004796:	460b      	mov	r3, r1
 8004798:	4630      	mov	r0, r6
 800479a:	4639      	mov	r1, r7
 800479c:	f7fb fcdc 	bl	8000158 <__aeabi_dsub>
 80047a0:	a32f      	add	r3, pc, #188	; (adr r3, 8004860 <__ieee754_pow+0x710>)
 80047a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047a6:	f7fb fe8f 	bl	80004c8 <__aeabi_dmul>
 80047aa:	a32f      	add	r3, pc, #188	; (adr r3, 8004868 <__ieee754_pow+0x718>)
 80047ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047b0:	4606      	mov	r6, r0
 80047b2:	460f      	mov	r7, r1
 80047b4:	4620      	mov	r0, r4
 80047b6:	4629      	mov	r1, r5
 80047b8:	f7fb fe86 	bl	80004c8 <__aeabi_dmul>
 80047bc:	4602      	mov	r2, r0
 80047be:	460b      	mov	r3, r1
 80047c0:	4630      	mov	r0, r6
 80047c2:	4639      	mov	r1, r7
 80047c4:	f7fb fcca 	bl	800015c <__adddf3>
 80047c8:	4b2f      	ldr	r3, [pc, #188]	; (8004888 <__ieee754_pow+0x738>)
 80047ca:	444b      	add	r3, r9
 80047cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047d0:	f7fb fcc4 	bl	800015c <__adddf3>
 80047d4:	4604      	mov	r4, r0
 80047d6:	980c      	ldr	r0, [sp, #48]	; 0x30
 80047d8:	460d      	mov	r5, r1
 80047da:	f7fb fe0b 	bl	80003f4 <__aeabi_i2d>
 80047de:	4606      	mov	r6, r0
 80047e0:	460f      	mov	r7, r1
 80047e2:	4b2a      	ldr	r3, [pc, #168]	; (800488c <__ieee754_pow+0x73c>)
 80047e4:	4622      	mov	r2, r4
 80047e6:	444b      	add	r3, r9
 80047e8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80047ec:	462b      	mov	r3, r5
 80047ee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80047f2:	f7fb fcb3 	bl	800015c <__adddf3>
 80047f6:	4642      	mov	r2, r8
 80047f8:	464b      	mov	r3, r9
 80047fa:	f7fb fcaf 	bl	800015c <__adddf3>
 80047fe:	4632      	mov	r2, r6
 8004800:	463b      	mov	r3, r7
 8004802:	f7fb fcab 	bl	800015c <__adddf3>
 8004806:	9804      	ldr	r0, [sp, #16]
 8004808:	4632      	mov	r2, r6
 800480a:	463b      	mov	r3, r7
 800480c:	4682      	mov	sl, r0
 800480e:	468b      	mov	fp, r1
 8004810:	f7fb fca2 	bl	8000158 <__aeabi_dsub>
 8004814:	4642      	mov	r2, r8
 8004816:	464b      	mov	r3, r9
 8004818:	f7fb fc9e 	bl	8000158 <__aeabi_dsub>
 800481c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004820:	e60b      	b.n	800443a <__ieee754_pow+0x2ea>
 8004822:	f04f 0801 	mov.w	r8, #1
 8004826:	e6a8      	b.n	800457a <__ieee754_pow+0x42a>
 8004828:	4a454eef 	.word	0x4a454eef
 800482c:	3fca7e28 	.word	0x3fca7e28
 8004830:	93c9db65 	.word	0x93c9db65
 8004834:	3fcd864a 	.word	0x3fcd864a
 8004838:	a91d4101 	.word	0xa91d4101
 800483c:	3fd17460 	.word	0x3fd17460
 8004840:	518f264d 	.word	0x518f264d
 8004844:	3fd55555 	.word	0x3fd55555
 8004848:	db6fabff 	.word	0xdb6fabff
 800484c:	3fdb6db6 	.word	0x3fdb6db6
 8004850:	33333303 	.word	0x33333303
 8004854:	3fe33333 	.word	0x3fe33333
 8004858:	e0000000 	.word	0xe0000000
 800485c:	3feec709 	.word	0x3feec709
 8004860:	dc3a03fd 	.word	0xdc3a03fd
 8004864:	3feec709 	.word	0x3feec709
 8004868:	145b01f5 	.word	0x145b01f5
 800486c:	be3e2fe0 	.word	0xbe3e2fe0
 8004870:	43400000 	.word	0x43400000
 8004874:	0003988e 	.word	0x0003988e
 8004878:	000bb679 	.word	0x000bb679
 800487c:	08004f78 	.word	0x08004f78
 8004880:	3ff00000 	.word	0x3ff00000
 8004884:	40080000 	.word	0x40080000
 8004888:	08004f98 	.word	0x08004f98
 800488c:	08004f88 	.word	0x08004f88
 8004890:	a39b      	add	r3, pc, #620	; (adr r3, 8004b00 <__ieee754_pow+0x9b0>)
 8004892:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004896:	4640      	mov	r0, r8
 8004898:	4649      	mov	r1, r9
 800489a:	f7fb fc5f 	bl	800015c <__adddf3>
 800489e:	4622      	mov	r2, r4
 80048a0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80048a4:	462b      	mov	r3, r5
 80048a6:	4650      	mov	r0, sl
 80048a8:	4639      	mov	r1, r7
 80048aa:	f7fb fc55 	bl	8000158 <__aeabi_dsub>
 80048ae:	4602      	mov	r2, r0
 80048b0:	460b      	mov	r3, r1
 80048b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80048b6:	f7fc f897 	bl	80009e8 <__aeabi_dcmpgt>
 80048ba:	2800      	cmp	r0, #0
 80048bc:	f47f ae0d 	bne.w	80044da <__ieee754_pow+0x38a>
 80048c0:	4aa3      	ldr	r2, [pc, #652]	; (8004b50 <__ieee754_pow+0xa00>)
 80048c2:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 80048c6:	4293      	cmp	r3, r2
 80048c8:	f340 8103 	ble.w	8004ad2 <__ieee754_pow+0x982>
 80048cc:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 80048d0:	2000      	movs	r0, #0
 80048d2:	151b      	asrs	r3, r3, #20
 80048d4:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 80048d8:	fa4a f303 	asr.w	r3, sl, r3
 80048dc:	4433      	add	r3, r6
 80048de:	f3c3 520a 	ubfx	r2, r3, #20, #11
 80048e2:	4f9c      	ldr	r7, [pc, #624]	; (8004b54 <__ieee754_pow+0xa04>)
 80048e4:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 80048e8:	4117      	asrs	r7, r2
 80048ea:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 80048ee:	ea23 0107 	bic.w	r1, r3, r7
 80048f2:	f1c2 0214 	rsb	r2, r2, #20
 80048f6:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 80048fa:	fa4a fa02 	asr.w	sl, sl, r2
 80048fe:	2e00      	cmp	r6, #0
 8004900:	4602      	mov	r2, r0
 8004902:	460b      	mov	r3, r1
 8004904:	4620      	mov	r0, r4
 8004906:	4629      	mov	r1, r5
 8004908:	bfb8      	it	lt
 800490a:	f1ca 0a00 	rsblt	sl, sl, #0
 800490e:	f7fb fc23 	bl	8000158 <__aeabi_dsub>
 8004912:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004916:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800491a:	4642      	mov	r2, r8
 800491c:	464b      	mov	r3, r9
 800491e:	f7fb fc1d 	bl	800015c <__adddf3>
 8004922:	a379      	add	r3, pc, #484	; (adr r3, 8004b08 <__ieee754_pow+0x9b8>)
 8004924:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004928:	2000      	movs	r0, #0
 800492a:	460d      	mov	r5, r1
 800492c:	4604      	mov	r4, r0
 800492e:	f7fb fdcb 	bl	80004c8 <__aeabi_dmul>
 8004932:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004936:	4606      	mov	r6, r0
 8004938:	460f      	mov	r7, r1
 800493a:	4620      	mov	r0, r4
 800493c:	4629      	mov	r1, r5
 800493e:	f7fb fc0b 	bl	8000158 <__aeabi_dsub>
 8004942:	4602      	mov	r2, r0
 8004944:	460b      	mov	r3, r1
 8004946:	4640      	mov	r0, r8
 8004948:	4649      	mov	r1, r9
 800494a:	f7fb fc05 	bl	8000158 <__aeabi_dsub>
 800494e:	a370      	add	r3, pc, #448	; (adr r3, 8004b10 <__ieee754_pow+0x9c0>)
 8004950:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004954:	f7fb fdb8 	bl	80004c8 <__aeabi_dmul>
 8004958:	a36f      	add	r3, pc, #444	; (adr r3, 8004b18 <__ieee754_pow+0x9c8>)
 800495a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800495e:	4680      	mov	r8, r0
 8004960:	4689      	mov	r9, r1
 8004962:	4620      	mov	r0, r4
 8004964:	4629      	mov	r1, r5
 8004966:	f7fb fdaf 	bl	80004c8 <__aeabi_dmul>
 800496a:	4602      	mov	r2, r0
 800496c:	460b      	mov	r3, r1
 800496e:	4640      	mov	r0, r8
 8004970:	4649      	mov	r1, r9
 8004972:	f7fb fbf3 	bl	800015c <__adddf3>
 8004976:	4604      	mov	r4, r0
 8004978:	460d      	mov	r5, r1
 800497a:	4602      	mov	r2, r0
 800497c:	460b      	mov	r3, r1
 800497e:	4630      	mov	r0, r6
 8004980:	4639      	mov	r1, r7
 8004982:	f7fb fbeb 	bl	800015c <__adddf3>
 8004986:	4632      	mov	r2, r6
 8004988:	463b      	mov	r3, r7
 800498a:	4680      	mov	r8, r0
 800498c:	4689      	mov	r9, r1
 800498e:	f7fb fbe3 	bl	8000158 <__aeabi_dsub>
 8004992:	4602      	mov	r2, r0
 8004994:	460b      	mov	r3, r1
 8004996:	4620      	mov	r0, r4
 8004998:	4629      	mov	r1, r5
 800499a:	f7fb fbdd 	bl	8000158 <__aeabi_dsub>
 800499e:	4642      	mov	r2, r8
 80049a0:	4606      	mov	r6, r0
 80049a2:	460f      	mov	r7, r1
 80049a4:	464b      	mov	r3, r9
 80049a6:	4640      	mov	r0, r8
 80049a8:	4649      	mov	r1, r9
 80049aa:	f7fb fd8d 	bl	80004c8 <__aeabi_dmul>
 80049ae:	a35c      	add	r3, pc, #368	; (adr r3, 8004b20 <__ieee754_pow+0x9d0>)
 80049b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049b4:	4604      	mov	r4, r0
 80049b6:	460d      	mov	r5, r1
 80049b8:	f7fb fd86 	bl	80004c8 <__aeabi_dmul>
 80049bc:	a35a      	add	r3, pc, #360	; (adr r3, 8004b28 <__ieee754_pow+0x9d8>)
 80049be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049c2:	f7fb fbc9 	bl	8000158 <__aeabi_dsub>
 80049c6:	4622      	mov	r2, r4
 80049c8:	462b      	mov	r3, r5
 80049ca:	f7fb fd7d 	bl	80004c8 <__aeabi_dmul>
 80049ce:	a358      	add	r3, pc, #352	; (adr r3, 8004b30 <__ieee754_pow+0x9e0>)
 80049d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049d4:	f7fb fbc2 	bl	800015c <__adddf3>
 80049d8:	4622      	mov	r2, r4
 80049da:	462b      	mov	r3, r5
 80049dc:	f7fb fd74 	bl	80004c8 <__aeabi_dmul>
 80049e0:	a355      	add	r3, pc, #340	; (adr r3, 8004b38 <__ieee754_pow+0x9e8>)
 80049e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049e6:	f7fb fbb7 	bl	8000158 <__aeabi_dsub>
 80049ea:	4622      	mov	r2, r4
 80049ec:	462b      	mov	r3, r5
 80049ee:	f7fb fd6b 	bl	80004c8 <__aeabi_dmul>
 80049f2:	a353      	add	r3, pc, #332	; (adr r3, 8004b40 <__ieee754_pow+0x9f0>)
 80049f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049f8:	f7fb fbb0 	bl	800015c <__adddf3>
 80049fc:	4622      	mov	r2, r4
 80049fe:	462b      	mov	r3, r5
 8004a00:	f7fb fd62 	bl	80004c8 <__aeabi_dmul>
 8004a04:	4602      	mov	r2, r0
 8004a06:	460b      	mov	r3, r1
 8004a08:	4640      	mov	r0, r8
 8004a0a:	4649      	mov	r1, r9
 8004a0c:	f7fb fba4 	bl	8000158 <__aeabi_dsub>
 8004a10:	4604      	mov	r4, r0
 8004a12:	460d      	mov	r5, r1
 8004a14:	4602      	mov	r2, r0
 8004a16:	460b      	mov	r3, r1
 8004a18:	4640      	mov	r0, r8
 8004a1a:	4649      	mov	r1, r9
 8004a1c:	f7fb fd54 	bl	80004c8 <__aeabi_dmul>
 8004a20:	2200      	movs	r2, #0
 8004a22:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004a26:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004a2a:	4620      	mov	r0, r4
 8004a2c:	4629      	mov	r1, r5
 8004a2e:	f7fb fb93 	bl	8000158 <__aeabi_dsub>
 8004a32:	4602      	mov	r2, r0
 8004a34:	460b      	mov	r3, r1
 8004a36:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004a3a:	f7fb fe6f 	bl	800071c <__aeabi_ddiv>
 8004a3e:	4632      	mov	r2, r6
 8004a40:	4604      	mov	r4, r0
 8004a42:	460d      	mov	r5, r1
 8004a44:	463b      	mov	r3, r7
 8004a46:	4640      	mov	r0, r8
 8004a48:	4649      	mov	r1, r9
 8004a4a:	f7fb fd3d 	bl	80004c8 <__aeabi_dmul>
 8004a4e:	4632      	mov	r2, r6
 8004a50:	463b      	mov	r3, r7
 8004a52:	f7fb fb83 	bl	800015c <__adddf3>
 8004a56:	4602      	mov	r2, r0
 8004a58:	460b      	mov	r3, r1
 8004a5a:	4620      	mov	r0, r4
 8004a5c:	4629      	mov	r1, r5
 8004a5e:	f7fb fb7b 	bl	8000158 <__aeabi_dsub>
 8004a62:	4642      	mov	r2, r8
 8004a64:	464b      	mov	r3, r9
 8004a66:	f7fb fb77 	bl	8000158 <__aeabi_dsub>
 8004a6a:	4602      	mov	r2, r0
 8004a6c:	460b      	mov	r3, r1
 8004a6e:	2000      	movs	r0, #0
 8004a70:	4939      	ldr	r1, [pc, #228]	; (8004b58 <__ieee754_pow+0xa08>)
 8004a72:	f7fb fb71 	bl	8000158 <__aeabi_dsub>
 8004a76:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8004a7a:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8004a7e:	da2b      	bge.n	8004ad8 <__ieee754_pow+0x988>
 8004a80:	4652      	mov	r2, sl
 8004a82:	f000 f9b5 	bl	8004df0 <scalbn>
 8004a86:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004a8a:	f7ff bbf6 	b.w	800427a <__ieee754_pow+0x12a>
 8004a8e:	4b33      	ldr	r3, [pc, #204]	; (8004b5c <__ieee754_pow+0xa0c>)
 8004a90:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 8004a94:	429f      	cmp	r7, r3
 8004a96:	f77f af13 	ble.w	80048c0 <__ieee754_pow+0x770>
 8004a9a:	4b31      	ldr	r3, [pc, #196]	; (8004b60 <__ieee754_pow+0xa10>)
 8004a9c:	440b      	add	r3, r1
 8004a9e:	4303      	orrs	r3, r0
 8004aa0:	d00b      	beq.n	8004aba <__ieee754_pow+0x96a>
 8004aa2:	a329      	add	r3, pc, #164	; (adr r3, 8004b48 <__ieee754_pow+0x9f8>)
 8004aa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004aa8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004aac:	f7fb fd0c 	bl	80004c8 <__aeabi_dmul>
 8004ab0:	a325      	add	r3, pc, #148	; (adr r3, 8004b48 <__ieee754_pow+0x9f8>)
 8004ab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ab6:	f7ff bbe0 	b.w	800427a <__ieee754_pow+0x12a>
 8004aba:	4622      	mov	r2, r4
 8004abc:	462b      	mov	r3, r5
 8004abe:	f7fb fb4b 	bl	8000158 <__aeabi_dsub>
 8004ac2:	4642      	mov	r2, r8
 8004ac4:	464b      	mov	r3, r9
 8004ac6:	f7fb ff85 	bl	80009d4 <__aeabi_dcmpge>
 8004aca:	2800      	cmp	r0, #0
 8004acc:	f43f aef8 	beq.w	80048c0 <__ieee754_pow+0x770>
 8004ad0:	e7e7      	b.n	8004aa2 <__ieee754_pow+0x952>
 8004ad2:	f04f 0a00 	mov.w	sl, #0
 8004ad6:	e71e      	b.n	8004916 <__ieee754_pow+0x7c6>
 8004ad8:	4621      	mov	r1, r4
 8004ada:	e7d4      	b.n	8004a86 <__ieee754_pow+0x936>
 8004adc:	f04f 0b00 	mov.w	fp, #0
 8004ae0:	f8df c074 	ldr.w	ip, [pc, #116]	; 8004b58 <__ieee754_pow+0xa08>
 8004ae4:	f7ff bb95 	b.w	8004212 <__ieee754_pow+0xc2>
 8004ae8:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 8004aec:	f7ff bb91 	b.w	8004212 <__ieee754_pow+0xc2>
 8004af0:	4638      	mov	r0, r7
 8004af2:	4641      	mov	r1, r8
 8004af4:	f7ff bbc3 	b.w	800427e <__ieee754_pow+0x12e>
 8004af8:	9200      	str	r2, [sp, #0]
 8004afa:	f7ff bb9f 	b.w	800423c <__ieee754_pow+0xec>
 8004afe:	bf00      	nop
 8004b00:	652b82fe 	.word	0x652b82fe
 8004b04:	3c971547 	.word	0x3c971547
 8004b08:	00000000 	.word	0x00000000
 8004b0c:	3fe62e43 	.word	0x3fe62e43
 8004b10:	fefa39ef 	.word	0xfefa39ef
 8004b14:	3fe62e42 	.word	0x3fe62e42
 8004b18:	0ca86c39 	.word	0x0ca86c39
 8004b1c:	be205c61 	.word	0xbe205c61
 8004b20:	72bea4d0 	.word	0x72bea4d0
 8004b24:	3e663769 	.word	0x3e663769
 8004b28:	c5d26bf1 	.word	0xc5d26bf1
 8004b2c:	3ebbbd41 	.word	0x3ebbbd41
 8004b30:	af25de2c 	.word	0xaf25de2c
 8004b34:	3f11566a 	.word	0x3f11566a
 8004b38:	16bebd93 	.word	0x16bebd93
 8004b3c:	3f66c16c 	.word	0x3f66c16c
 8004b40:	5555553e 	.word	0x5555553e
 8004b44:	3fc55555 	.word	0x3fc55555
 8004b48:	c2f8f359 	.word	0xc2f8f359
 8004b4c:	01a56e1f 	.word	0x01a56e1f
 8004b50:	3fe00000 	.word	0x3fe00000
 8004b54:	000fffff 	.word	0x000fffff
 8004b58:	3ff00000 	.word	0x3ff00000
 8004b5c:	4090cbff 	.word	0x4090cbff
 8004b60:	3f6f3400 	.word	0x3f6f3400

08004b64 <__ieee754_sqrt>:
 8004b64:	4b54      	ldr	r3, [pc, #336]	; (8004cb8 <__ieee754_sqrt+0x154>)
 8004b66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b6a:	438b      	bics	r3, r1
 8004b6c:	4606      	mov	r6, r0
 8004b6e:	460d      	mov	r5, r1
 8004b70:	460a      	mov	r2, r1
 8004b72:	460c      	mov	r4, r1
 8004b74:	d10f      	bne.n	8004b96 <__ieee754_sqrt+0x32>
 8004b76:	4602      	mov	r2, r0
 8004b78:	460b      	mov	r3, r1
 8004b7a:	f7fb fca5 	bl	80004c8 <__aeabi_dmul>
 8004b7e:	4602      	mov	r2, r0
 8004b80:	460b      	mov	r3, r1
 8004b82:	4630      	mov	r0, r6
 8004b84:	4629      	mov	r1, r5
 8004b86:	f7fb fae9 	bl	800015c <__adddf3>
 8004b8a:	4606      	mov	r6, r0
 8004b8c:	460d      	mov	r5, r1
 8004b8e:	4630      	mov	r0, r6
 8004b90:	4629      	mov	r1, r5
 8004b92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004b96:	2900      	cmp	r1, #0
 8004b98:	4607      	mov	r7, r0
 8004b9a:	4603      	mov	r3, r0
 8004b9c:	dc0e      	bgt.n	8004bbc <__ieee754_sqrt+0x58>
 8004b9e:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 8004ba2:	ea5c 0707 	orrs.w	r7, ip, r7
 8004ba6:	d0f2      	beq.n	8004b8e <__ieee754_sqrt+0x2a>
 8004ba8:	b141      	cbz	r1, 8004bbc <__ieee754_sqrt+0x58>
 8004baa:	4602      	mov	r2, r0
 8004bac:	460b      	mov	r3, r1
 8004bae:	f7fb fad3 	bl	8000158 <__aeabi_dsub>
 8004bb2:	4602      	mov	r2, r0
 8004bb4:	460b      	mov	r3, r1
 8004bb6:	f7fb fdb1 	bl	800071c <__aeabi_ddiv>
 8004bba:	e7e6      	b.n	8004b8a <__ieee754_sqrt+0x26>
 8004bbc:	1512      	asrs	r2, r2, #20
 8004bbe:	d074      	beq.n	8004caa <__ieee754_sqrt+0x146>
 8004bc0:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8004bc4:	07d5      	lsls	r5, r2, #31
 8004bc6:	f04f 0500 	mov.w	r5, #0
 8004bca:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8004bce:	bf48      	it	mi
 8004bd0:	0fd9      	lsrmi	r1, r3, #31
 8004bd2:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
 8004bd6:	bf44      	itt	mi
 8004bd8:	005b      	lslmi	r3, r3, #1
 8004bda:	eb01 0444 	addmi.w	r4, r1, r4, lsl #1
 8004bde:	1051      	asrs	r1, r2, #1
 8004be0:	0fda      	lsrs	r2, r3, #31
 8004be2:	eb02 0444 	add.w	r4, r2, r4, lsl #1
 8004be6:	4628      	mov	r0, r5
 8004be8:	2216      	movs	r2, #22
 8004bea:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8004bee:	005b      	lsls	r3, r3, #1
 8004bf0:	1987      	adds	r7, r0, r6
 8004bf2:	42a7      	cmp	r7, r4
 8004bf4:	bfde      	ittt	le
 8004bf6:	19b8      	addle	r0, r7, r6
 8004bf8:	1be4      	suble	r4, r4, r7
 8004bfa:	19ad      	addle	r5, r5, r6
 8004bfc:	0fdf      	lsrs	r7, r3, #31
 8004bfe:	3a01      	subs	r2, #1
 8004c00:	eb07 0444 	add.w	r4, r7, r4, lsl #1
 8004c04:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8004c08:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8004c0c:	d1f0      	bne.n	8004bf0 <__ieee754_sqrt+0x8c>
 8004c0e:	f04f 0c20 	mov.w	ip, #32
 8004c12:	4696      	mov	lr, r2
 8004c14:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8004c18:	4284      	cmp	r4, r0
 8004c1a:	eb06 070e 	add.w	r7, r6, lr
 8004c1e:	dc02      	bgt.n	8004c26 <__ieee754_sqrt+0xc2>
 8004c20:	d112      	bne.n	8004c48 <__ieee754_sqrt+0xe4>
 8004c22:	429f      	cmp	r7, r3
 8004c24:	d810      	bhi.n	8004c48 <__ieee754_sqrt+0xe4>
 8004c26:	2f00      	cmp	r7, #0
 8004c28:	eb07 0e06 	add.w	lr, r7, r6
 8004c2c:	da42      	bge.n	8004cb4 <__ieee754_sqrt+0x150>
 8004c2e:	f1be 0f00 	cmp.w	lr, #0
 8004c32:	db3f      	blt.n	8004cb4 <__ieee754_sqrt+0x150>
 8004c34:	f100 0801 	add.w	r8, r0, #1
 8004c38:	1a24      	subs	r4, r4, r0
 8004c3a:	4640      	mov	r0, r8
 8004c3c:	429f      	cmp	r7, r3
 8004c3e:	bf88      	it	hi
 8004c40:	f104 34ff 	addhi.w	r4, r4, #4294967295
 8004c44:	1bdb      	subs	r3, r3, r7
 8004c46:	4432      	add	r2, r6
 8004c48:	0064      	lsls	r4, r4, #1
 8004c4a:	f1bc 0c01 	subs.w	ip, ip, #1
 8004c4e:	eb04 74d3 	add.w	r4, r4, r3, lsr #31
 8004c52:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8004c56:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8004c5a:	d1dd      	bne.n	8004c18 <__ieee754_sqrt+0xb4>
 8004c5c:	4323      	orrs	r3, r4
 8004c5e:	d006      	beq.n	8004c6e <__ieee754_sqrt+0x10a>
 8004c60:	1c54      	adds	r4, r2, #1
 8004c62:	bf0b      	itete	eq
 8004c64:	4662      	moveq	r2, ip
 8004c66:	3201      	addne	r2, #1
 8004c68:	3501      	addeq	r5, #1
 8004c6a:	f022 0201 	bicne.w	r2, r2, #1
 8004c6e:	106b      	asrs	r3, r5, #1
 8004c70:	0852      	lsrs	r2, r2, #1
 8004c72:	07e8      	lsls	r0, r5, #31
 8004c74:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8004c78:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8004c7c:	bf48      	it	mi
 8004c7e:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8004c82:	eb03 5501 	add.w	r5, r3, r1, lsl #20
 8004c86:	4616      	mov	r6, r2
 8004c88:	e781      	b.n	8004b8e <__ieee754_sqrt+0x2a>
 8004c8a:	0adc      	lsrs	r4, r3, #11
 8004c8c:	3915      	subs	r1, #21
 8004c8e:	055b      	lsls	r3, r3, #21
 8004c90:	2c00      	cmp	r4, #0
 8004c92:	d0fa      	beq.n	8004c8a <__ieee754_sqrt+0x126>
 8004c94:	02e6      	lsls	r6, r4, #11
 8004c96:	d50a      	bpl.n	8004cae <__ieee754_sqrt+0x14a>
 8004c98:	f1c2 0020 	rsb	r0, r2, #32
 8004c9c:	fa23 f000 	lsr.w	r0, r3, r0
 8004ca0:	1e55      	subs	r5, r2, #1
 8004ca2:	4093      	lsls	r3, r2
 8004ca4:	4304      	orrs	r4, r0
 8004ca6:	1b4a      	subs	r2, r1, r5
 8004ca8:	e78a      	b.n	8004bc0 <__ieee754_sqrt+0x5c>
 8004caa:	4611      	mov	r1, r2
 8004cac:	e7f0      	b.n	8004c90 <__ieee754_sqrt+0x12c>
 8004cae:	0064      	lsls	r4, r4, #1
 8004cb0:	3201      	adds	r2, #1
 8004cb2:	e7ef      	b.n	8004c94 <__ieee754_sqrt+0x130>
 8004cb4:	4680      	mov	r8, r0
 8004cb6:	e7bf      	b.n	8004c38 <__ieee754_sqrt+0xd4>
 8004cb8:	7ff00000 	.word	0x7ff00000

08004cbc <finite>:
 8004cbc:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 8004cc0:	f501 1080 	add.w	r0, r1, #1048576	; 0x100000
 8004cc4:	0fc0      	lsrs	r0, r0, #31
 8004cc6:	4770      	bx	lr

08004cc8 <matherr>:
 8004cc8:	2000      	movs	r0, #0
 8004cca:	4770      	bx	lr

08004ccc <nan>:
 8004ccc:	2000      	movs	r0, #0
 8004cce:	4901      	ldr	r1, [pc, #4]	; (8004cd4 <nan+0x8>)
 8004cd0:	4770      	bx	lr
 8004cd2:	bf00      	nop
 8004cd4:	7ff80000 	.word	0x7ff80000

08004cd8 <rint>:
 8004cd8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004cda:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8004cde:	f2a2 3cff 	subw	ip, r2, #1023	; 0x3ff
 8004ce2:	f1bc 0f13 	cmp.w	ip, #19
 8004ce6:	4604      	mov	r4, r0
 8004ce8:	460d      	mov	r5, r1
 8004cea:	460b      	mov	r3, r1
 8004cec:	4606      	mov	r6, r0
 8004cee:	ea4f 77d1 	mov.w	r7, r1, lsr #31
 8004cf2:	dc5a      	bgt.n	8004daa <rint+0xd2>
 8004cf4:	f1bc 0f00 	cmp.w	ip, #0
 8004cf8:	da2b      	bge.n	8004d52 <rint+0x7a>
 8004cfa:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8004cfe:	4302      	orrs	r2, r0
 8004d00:	d023      	beq.n	8004d4a <rint+0x72>
 8004d02:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8004d06:	4302      	orrs	r2, r0
 8004d08:	4256      	negs	r6, r2
 8004d0a:	4316      	orrs	r6, r2
 8004d0c:	0c4b      	lsrs	r3, r1, #17
 8004d0e:	0b36      	lsrs	r6, r6, #12
 8004d10:	4934      	ldr	r1, [pc, #208]	; (8004de4 <rint+0x10c>)
 8004d12:	045b      	lsls	r3, r3, #17
 8004d14:	f406 2600 	and.w	r6, r6, #524288	; 0x80000
 8004d18:	ea46 0503 	orr.w	r5, r6, r3
 8004d1c:	eb01 01c7 	add.w	r1, r1, r7, lsl #3
 8004d20:	4602      	mov	r2, r0
 8004d22:	462b      	mov	r3, r5
 8004d24:	e9d1 4500 	ldrd	r4, r5, [r1]
 8004d28:	4620      	mov	r0, r4
 8004d2a:	4629      	mov	r1, r5
 8004d2c:	f7fb fa16 	bl	800015c <__adddf3>
 8004d30:	e9cd 0100 	strd	r0, r1, [sp]
 8004d34:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004d38:	462b      	mov	r3, r5
 8004d3a:	4622      	mov	r2, r4
 8004d3c:	f7fb fa0c 	bl	8000158 <__aeabi_dsub>
 8004d40:	4604      	mov	r4, r0
 8004d42:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8004d46:	ea43 75c7 	orr.w	r5, r3, r7, lsl #31
 8004d4a:	4620      	mov	r0, r4
 8004d4c:	4629      	mov	r1, r5
 8004d4e:	b003      	add	sp, #12
 8004d50:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d52:	4a25      	ldr	r2, [pc, #148]	; (8004de8 <rint+0x110>)
 8004d54:	fa42 f20c 	asr.w	r2, r2, ip
 8004d58:	4011      	ands	r1, r2
 8004d5a:	4301      	orrs	r1, r0
 8004d5c:	d0f5      	beq.n	8004d4a <rint+0x72>
 8004d5e:	0852      	lsrs	r2, r2, #1
 8004d60:	ea05 0102 	and.w	r1, r5, r2
 8004d64:	ea50 0601 	orrs.w	r6, r0, r1
 8004d68:	d00c      	beq.n	8004d84 <rint+0xac>
 8004d6a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004d6e:	f1bc 0f13 	cmp.w	ip, #19
 8004d72:	bf0c      	ite	eq
 8004d74:	f04f 4600 	moveq.w	r6, #2147483648	; 0x80000000
 8004d78:	2600      	movne	r6, #0
 8004d7a:	ea25 0202 	bic.w	r2, r5, r2
 8004d7e:	fa43 f30c 	asr.w	r3, r3, ip
 8004d82:	4313      	orrs	r3, r2
 8004d84:	4917      	ldr	r1, [pc, #92]	; (8004de4 <rint+0x10c>)
 8004d86:	4632      	mov	r2, r6
 8004d88:	eb01 07c7 	add.w	r7, r1, r7, lsl #3
 8004d8c:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004d90:	4620      	mov	r0, r4
 8004d92:	4629      	mov	r1, r5
 8004d94:	f7fb f9e2 	bl	800015c <__adddf3>
 8004d98:	e9cd 0100 	strd	r0, r1, [sp]
 8004d9c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004da0:	4622      	mov	r2, r4
 8004da2:	462b      	mov	r3, r5
 8004da4:	f7fb f9d8 	bl	8000158 <__aeabi_dsub>
 8004da8:	e008      	b.n	8004dbc <rint+0xe4>
 8004daa:	f1bc 0f33 	cmp.w	ip, #51	; 0x33
 8004dae:	dd08      	ble.n	8004dc2 <rint+0xea>
 8004db0:	f5bc 6f80 	cmp.w	ip, #1024	; 0x400
 8004db4:	d1c9      	bne.n	8004d4a <rint+0x72>
 8004db6:	4602      	mov	r2, r0
 8004db8:	f7fb f9d0 	bl	800015c <__adddf3>
 8004dbc:	4604      	mov	r4, r0
 8004dbe:	460d      	mov	r5, r1
 8004dc0:	e7c3      	b.n	8004d4a <rint+0x72>
 8004dc2:	f2a2 4113 	subw	r1, r2, #1043	; 0x413
 8004dc6:	f04f 32ff 	mov.w	r2, #4294967295
 8004dca:	40ca      	lsrs	r2, r1
 8004dcc:	4210      	tst	r0, r2
 8004dce:	d0bc      	beq.n	8004d4a <rint+0x72>
 8004dd0:	0852      	lsrs	r2, r2, #1
 8004dd2:	4210      	tst	r0, r2
 8004dd4:	bf1f      	itttt	ne
 8004dd6:	f04f 4680 	movne.w	r6, #1073741824	; 0x40000000
 8004dda:	ea20 0202 	bicne.w	r2, r0, r2
 8004dde:	410e      	asrne	r6, r1
 8004de0:	4316      	orrne	r6, r2
 8004de2:	e7cf      	b.n	8004d84 <rint+0xac>
 8004de4:	08004fa8 	.word	0x08004fa8
 8004de8:	000fffff 	.word	0x000fffff
 8004dec:	00000000 	.word	0x00000000

08004df0 <scalbn>:
 8004df0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004df2:	4616      	mov	r6, r2
 8004df4:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8004df8:	4604      	mov	r4, r0
 8004dfa:	460d      	mov	r5, r1
 8004dfc:	460b      	mov	r3, r1
 8004dfe:	b982      	cbnz	r2, 8004e22 <scalbn+0x32>
 8004e00:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8004e04:	4303      	orrs	r3, r0
 8004e06:	d034      	beq.n	8004e72 <scalbn+0x82>
 8004e08:	4b2d      	ldr	r3, [pc, #180]	; (8004ec0 <scalbn+0xd0>)
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	f7fb fb5c 	bl	80004c8 <__aeabi_dmul>
 8004e10:	4b2c      	ldr	r3, [pc, #176]	; (8004ec4 <scalbn+0xd4>)
 8004e12:	4604      	mov	r4, r0
 8004e14:	429e      	cmp	r6, r3
 8004e16:	460d      	mov	r5, r1
 8004e18:	da0d      	bge.n	8004e36 <scalbn+0x46>
 8004e1a:	a325      	add	r3, pc, #148	; (adr r3, 8004eb0 <scalbn+0xc0>)
 8004e1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e20:	e01c      	b.n	8004e5c <scalbn+0x6c>
 8004e22:	f240 77ff 	movw	r7, #2047	; 0x7ff
 8004e26:	42ba      	cmp	r2, r7
 8004e28:	d109      	bne.n	8004e3e <scalbn+0x4e>
 8004e2a:	4602      	mov	r2, r0
 8004e2c:	f7fb f996 	bl	800015c <__adddf3>
 8004e30:	4604      	mov	r4, r0
 8004e32:	460d      	mov	r5, r1
 8004e34:	e01d      	b.n	8004e72 <scalbn+0x82>
 8004e36:	460b      	mov	r3, r1
 8004e38:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8004e3c:	3a36      	subs	r2, #54	; 0x36
 8004e3e:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8004e42:	4432      	add	r2, r6
 8004e44:	428a      	cmp	r2, r1
 8004e46:	dd0c      	ble.n	8004e62 <scalbn+0x72>
 8004e48:	4622      	mov	r2, r4
 8004e4a:	462b      	mov	r3, r5
 8004e4c:	a11a      	add	r1, pc, #104	; (adr r1, 8004eb8 <scalbn+0xc8>)
 8004e4e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004e52:	f000 f83b 	bl	8004ecc <copysign>
 8004e56:	a318      	add	r3, pc, #96	; (adr r3, 8004eb8 <scalbn+0xc8>)
 8004e58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e5c:	f7fb fb34 	bl	80004c8 <__aeabi_dmul>
 8004e60:	e7e6      	b.n	8004e30 <scalbn+0x40>
 8004e62:	2a00      	cmp	r2, #0
 8004e64:	dd08      	ble.n	8004e78 <scalbn+0x88>
 8004e66:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8004e6a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004e6e:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8004e72:	4620      	mov	r0, r4
 8004e74:	4629      	mov	r1, r5
 8004e76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004e78:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8004e7c:	da0b      	bge.n	8004e96 <scalbn+0xa6>
 8004e7e:	f24c 3350 	movw	r3, #50000	; 0xc350
 8004e82:	429e      	cmp	r6, r3
 8004e84:	4622      	mov	r2, r4
 8004e86:	462b      	mov	r3, r5
 8004e88:	dce0      	bgt.n	8004e4c <scalbn+0x5c>
 8004e8a:	a109      	add	r1, pc, #36	; (adr r1, 8004eb0 <scalbn+0xc0>)
 8004e8c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004e90:	f000 f81c 	bl	8004ecc <copysign>
 8004e94:	e7c1      	b.n	8004e1a <scalbn+0x2a>
 8004e96:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8004e9a:	3236      	adds	r2, #54	; 0x36
 8004e9c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004ea0:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8004ea4:	4620      	mov	r0, r4
 8004ea6:	4629      	mov	r1, r5
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	4b07      	ldr	r3, [pc, #28]	; (8004ec8 <scalbn+0xd8>)
 8004eac:	e7d6      	b.n	8004e5c <scalbn+0x6c>
 8004eae:	bf00      	nop
 8004eb0:	c2f8f359 	.word	0xc2f8f359
 8004eb4:	01a56e1f 	.word	0x01a56e1f
 8004eb8:	8800759c 	.word	0x8800759c
 8004ebc:	7e37e43c 	.word	0x7e37e43c
 8004ec0:	43500000 	.word	0x43500000
 8004ec4:	ffff3cb0 	.word	0xffff3cb0
 8004ec8:	3c900000 	.word	0x3c900000

08004ecc <copysign>:
 8004ecc:	b530      	push	{r4, r5, lr}
 8004ece:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8004ed2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004ed6:	ea42 0503 	orr.w	r5, r2, r3
 8004eda:	4629      	mov	r1, r5
 8004edc:	bd30      	pop	{r4, r5, pc}
	...

08004ee0 <_init>:
 8004ee0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ee2:	bf00      	nop
 8004ee4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ee6:	bc08      	pop	{r3}
 8004ee8:	469e      	mov	lr, r3
 8004eea:	4770      	bx	lr

08004eec <_fini>:
 8004eec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004eee:	bf00      	nop
 8004ef0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ef2:	bc08      	pop	{r3}
 8004ef4:	469e      	mov	lr, r3
 8004ef6:	4770      	bx	lr
