-- generated by newgenasym Fri Jan 13 15:05:05 2012

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity ad6641bcpzrl7_500 is
    port (    
	AVDD:      INOUT  STD_LOGIC_VECTOR (11 DOWNTO 1);    
	\clk+\:    INOUT  STD_LOGIC;    
	\clk-\:    INOUT  STD_LOGIC;    
	CML:       INOUT  STD_LOGIC;    
	CSB:       INOUT  STD_LOGIC;    
	DNC:       INOUT  STD_LOGIC_VECTOR (5 DOWNTO 1);    
	DRGND:     INOUT  STD_LOGIC_VECTOR (3 DOWNTO 1);    
	DRVDD:     INOUT  STD_LOGIC_VECTOR (3 DOWNTO 1);    
	DUMP:      INOUT  STD_LOGIC;    
	EMPTY:     INOUT  STD_LOGIC;    
	\fill+\:   INOUT  STD_LOGIC;    
	\fill-\:   INOUT  STD_LOGIC;    
	FULL:      INOUT  STD_LOGIC;    
	PAD:       INOUT  STD_LOGIC;    
	\pclk+\:   INOUT  STD_LOGIC;    
	\pclk-\:   INOUT  STD_LOGIC;    
	\pd0+\:    INOUT  STD_LOGIC;    
	\pd0-\:    INOUT  STD_LOGIC;    
	\pd1+\:    INOUT  STD_LOGIC;    
	\pd1-\:    INOUT  STD_LOGIC;    
	\pd2+\:    INOUT  STD_LOGIC;    
	\pd2-\:    INOUT  STD_LOGIC;    
	\pd3+\:    INOUT  STD_LOGIC;    
	\pd3-\:    INOUT  STD_LOGIC;    
	\pd4+\:    INOUT  STD_LOGIC;    
	\pd4-\:    INOUT  STD_LOGIC;    
	\pd5+\:    INOUT  STD_LOGIC;    
	\pd5-\:    INOUT  STD_LOGIC;    
	\pdor+\:   INOUT  STD_LOGIC;    
	\pdor-\:   INOUT  STD_LOGIC;    
	SCLK:      INOUT  STD_LOGIC;    
	SDIO:      INOUT  STD_LOGIC;    
	SP_SCLK:   INOUT  STD_LOGIC;    
	SP_SDFS:   INOUT  STD_LOGIC;    
	SP_SDO:    INOUT  STD_LOGIC;    
	SPI_VDDIO: INOUT  STD_LOGIC;    
	\vin+\:    INOUT  STD_LOGIC;    
	\vin-\:    INOUT  STD_LOGIC;    
	VREF:      INOUT  STD_LOGIC);
end ad6641bcpzrl7_500;
