_add:
  DAC1:
    name: DAC1
    description: Digital-to-analog converter
    groupName: DAC
    baseAddress: 1342179328
    addressBlock:
      offset: 0
      size: 1024
      usage: registers
    registers:
      DAC_CR:
        name: DAC_CR
        displayName: DAC_CR
        description: DAC control register
        addressOffset: 0
        size: 32
        access: read-write
        resetValue: 0
        fields:
          EN1:
            name: EN1
            description: DAC channel1 enable This bit is set and cleared by software to enable/disable DAC channel1.
            bitOffset: 0
            bitWidth: 1
          TEN1:
            name: TEN1
            description: DAC channel1 trigger enable
            bitOffset: 1
            bitWidth: 1
          TSEL1:
            name: TSEL1
            description: 'DAC channel1 trigger selection These bits select the external event used to trigger DAC channel1. Note: Only used if bit TEN1 = 1 (DAC channel1 trigger enabled).'
            bitOffset: 2
            bitWidth: 4
          WAVE1:
            name: WAVE1
            description: 'DAC channel1 noise/triangle wave generation enable These bits are set and cleared by software. Note: Only used if bit TEN1 = 1 (DAC channel1 trigger enabled).'
            bitOffset: 6
            bitWidth: 2
          MAMP1:
            name: MAMP1
            description: 'DAC channel1 mask/amplitude selector These bits are written by software to select mask in wave generation mode or amplitude in triangle generation mode. = 1011: Unmask bits[11:0] of LFSR/ triangle amplitude equal to 4095'
            bitOffset: 8
            bitWidth: 4
          DMAEN1:
            name: DMAEN1
            description: DAC channel1 DMA enable This bit is set and cleared by software.
            bitOffset: 12
            bitWidth: 1
          DMAUDRIE1:
            name: DMAUDRIE1
            description: DAC channel1 DMA Underrun Interrupt enable This bit is set and cleared by software.
            bitOffset: 13
            bitWidth: 1
          CEN1:
            name: CEN1
            description: DAC Channel 1 calibration enable This bit is set and cleared by software to enable/disable DAC channel 1 calibration, it can be written only if bit EN1=0 into DAC_CR (the calibration mode can be entered/exit only when the DAC channel is disabled) Otherwise, the write operation is ignored.
            bitOffset: 14
            bitWidth: 1
          EN2:
            name: EN2
            description: DAC channel2 enable This bit is set and cleared by software to enable/disable DAC channel2.
            bitOffset: 16
            bitWidth: 1
          TEN2:
            name: TEN2
            description: DAC channel2 trigger enable
            bitOffset: 17
            bitWidth: 1
          TSEL2:
            name: TSEL2
            description: 'DAC channel2 trigger selection These bits select the external event used to trigger DAC channel2 Note: Only used if bit TEN2 = 1 (DAC channel2 trigger enabled).'
            bitOffset: 18
            bitWidth: 4
          WAVE2:
            name: WAVE2
            description: 'DAC channel2 noise/triangle wave generation enable These bits are set/reset by software. 1x: Triangle wave generation enabled Note: Only used if bit TEN2 = 1 (DAC channel2 trigger enabled)'
            bitOffset: 22
            bitWidth: 2
          MAMP2:
            name: MAMP2
            description: 'DAC channel2 mask/amplitude selector These bits are written by software to select mask in wave generation mode or amplitude in triangle generation mode. = 1011: Unmask bits[11:0] of LFSR/ triangle amplitude equal to 4095'
            bitOffset: 24
            bitWidth: 4
          DMAEN2:
            name: DMAEN2
            description: DAC channel2 DMA enable This bit is set and cleared by software.
            bitOffset: 28
            bitWidth: 1
          DMAUDRIE2:
            name: DMAUDRIE2
            description: DAC channel2 DMA underrun interrupt enable This bit is set and cleared by software.
            bitOffset: 29
            bitWidth: 1
          CEN2:
            name: CEN2
            description: DAC Channel 2 calibration enable This bit is set and cleared by software to enable/disable DAC channel 2 calibration, it can be written only if bit EN2=0 into DAC_CR (the calibration mode can be entered/exit only when the DAC channel is disabled) Otherwise, the write operation is ignored.
            bitOffset: 30
            bitWidth: 1
      DAC_SWTRGR:
        name: DAC_SWTRGR
        displayName: DAC_SWTRGR
        description: DAC software trigger register
        addressOffset: 4
        size: 32
        access: write-only
        resetValue: 0
        fields:
          SWTRIG1:
            name: SWTRIG1
            description: 'DAC channel1 software trigger This bit is set by software to trigger the DAC in software trigger mode. Note: This bit is cleared by hardware (one APB1 clock cycle later) once the DAC_DHR1 register value has been loaded into the DAC_DOR1 register.'
            bitOffset: 0
            bitWidth: 1
          SWTRIG2:
            name: SWTRIG2
            description: 'DAC channel2 software trigger This bit is set by software to trigger the DAC in software trigger mode. Note: This bit is cleared by hardware (one APB1 clock cycle later) once the DAC_DHR2 register value has been loaded into the DAC_DOR2 register.'
            bitOffset: 1
            bitWidth: 1
          SWTRIGB1:
            name: SWTRIGB1
            description: DAC channel1 software trigger B
            bitOffset: 16
            bitWidth: 1
          SWTRIGB2:
            name: SWTRIGB2
            description: DAC channel2 software trigger B
            bitOffset: 17
            bitWidth: 1
      DAC_DHR12R1:
        name: DAC_DHR12R1
        displayName: DAC_DHR12R1
        description: DAC channel1 12-bit right-aligned data holding register
        addressOffset: 8
        size: 32
        access: read-write
        resetValue: 0
        fields:
          DACC1DHR:
            name: DACC1DHR
            description: DAC channel1 12-bit right-aligned data These bits are written by software which specifies 12-bit data for DAC channel1.
            bitOffset: 0
            bitWidth: 12
          DACC1DHRB:
            name: DACC1DHRB
            description: DAC channel1 12-bit right-aligned data B
            bitOffset: 16
            bitWidth: 12
      DAC_DHR12L1:
        name: DAC_DHR12L1
        displayName: DAC_DHR12L1
        description: DAC channel1 12-bit left aligned data holding register
        addressOffset: 12
        size: 32
        access: read-write
        resetValue: 0
        fields:
          DACC1DHR:
            name: DACC1DHR
            description: DAC channel1 12-bit left-aligned data These bits are written by software which specifies 12-bit data for DAC channel1.
            bitOffset: 4
            bitWidth: 12
          DACC1DHRB:
            name: DACC1DHRB
            description: DAC channel1 12-bit left-aligned data B
            bitOffset: 20
            bitWidth: 12
      DAC_DHR8R1:
        name: DAC_DHR8R1
        displayName: DAC_DHR8R1
        description: DAC channel1 8-bit right aligned data holding register
        addressOffset: 16
        size: 32
        access: read-write
        resetValue: 0
        fields:
          DACC1DHR:
            name: DACC1DHR
            description: DAC channel1 8-bit right-aligned data These bits are written by software which specifies 8-bit data for DAC channel1.
            bitOffset: 0
            bitWidth: 8
          DACC1DHRB:
            name: DACC1DHRB
            description: DAC channel1 8-bit right-aligned data
            bitOffset: 8
            bitWidth: 8
      DAC_DHR12R2:
        name: DAC_DHR12R2
        displayName: DAC_DHR12R2
        description: DAC channel2 12-bit right aligned data holding register
        addressOffset: 20
        size: 32
        access: read-write
        resetValue: 0
        fields:
          DACC2DHR:
            name: DACC2DHR
            description: DAC channel2 12-bit right-aligned data These bits are written by software which specifies 12-bit data for DAC channel2.
            bitOffset: 0
            bitWidth: 12
          DACC2DHRB:
            name: DACC2DHRB
            description: DAC channel2 12-bit right-aligned data
            bitOffset: 16
            bitWidth: 12
      DAC_DHR12L2:
        name: DAC_DHR12L2
        displayName: DAC_DHR12L2
        description: DAC channel2 12-bit left aligned data holding register
        addressOffset: 24
        size: 32
        access: read-write
        resetValue: 0
        fields:
          DACC2DHR:
            name: DACC2DHR
            description: DAC channel2 12-bit left-aligned data These bits are written by software which specify 12-bit data for DAC channel2.
            bitOffset: 4
            bitWidth: 12
          DACC2DHRB:
            name: DACC2DHRB
            description: DAC channel2 12-bit left-aligned data B
            bitOffset: 20
            bitWidth: 12
      DAC_DHR8R2:
        name: DAC_DHR8R2
        displayName: DAC_DHR8R2
        description: DAC channel2 8-bit right-aligned data holding register
        addressOffset: 28
        size: 32
        access: read-write
        resetValue: 0
        fields:
          DACC2DHR:
            name: DACC2DHR
            description: DAC channel2 8-bit right-aligned data These bits are written by software which specifies 8-bit data for DAC channel2.
            bitOffset: 0
            bitWidth: 8
          DACC2DHRB:
            name: DACC2DHRB
            description: DAC channel2 8-bit right-aligned data
            bitOffset: 8
            bitWidth: 8
      DAC_DHR12RD:
        name: DAC_DHR12RD
        displayName: DAC_DHR12RD
        description: Dual DAC 12-bit right-aligned data holding register
        addressOffset: 32
        size: 32
        access: read-write
        resetValue: 0
        fields:
          DACC1DHR:
            name: DACC1DHR
            description: DAC channel1 12-bit right-aligned data These bits are written by software which specifies 12-bit data for DAC channel1.
            bitOffset: 0
            bitWidth: 12
          DACC2DHR:
            name: DACC2DHR
            description: DAC channel2 12-bit right-aligned data These bits are written by software which specifies 12-bit data for DAC channel2.
            bitOffset: 16
            bitWidth: 12
      DAC_DHR12LD:
        name: DAC_DHR12LD
        displayName: DAC_DHR12LD
        description: DUAL DAC 12-bit left aligned data holding register
        addressOffset: 36
        size: 32
        access: read-write
        resetValue: 0
        fields:
          DACC1DHR:
            name: DACC1DHR
            description: DAC channel1 12-bit left-aligned data These bits are written by software which specifies 12-bit data for DAC channel1.
            bitOffset: 4
            bitWidth: 12
          DACC2DHR:
            name: DACC2DHR
            description: DAC channel2 12-bit left-aligned data These bits are written by software which specifies 12-bit data for DAC channel2.
            bitOffset: 20
            bitWidth: 12
      DAC_DHR8RD:
        name: DAC_DHR8RD
        displayName: DAC_DHR8RD
        description: DUAL DAC 8-bit right aligned data holding register
        addressOffset: 40
        size: 32
        access: read-write
        resetValue: 0
        fields:
          DACC1DHR:
            name: DACC1DHR
            description: DAC channel1 8-bit right-aligned data These bits are written by software which specifies 8-bit data for DAC channel1.
            bitOffset: 0
            bitWidth: 8
          DACC2DHR:
            name: DACC2DHR
            description: DAC channel2 8-bit right-aligned data These bits are written by software which specifies 8-bit data for DAC channel2.
            bitOffset: 8
            bitWidth: 8
      DAC_DOR1:
        name: DAC_DOR1
        displayName: DAC_DOR1
        description: DAC channel1 data output register
        addressOffset: 44
        size: 32
        access: read-only
        resetValue: 0
        fields:
          DACC1DOR:
            name: DACC1DOR
            description: DAC channel1 data output These bits are read-only, they contain data output for DAC channel1.
            bitOffset: 0
            bitWidth: 12
          DACC1DORB:
            name: DACC1DORB
            description: DAC channel1 data output
            bitOffset: 16
            bitWidth: 12
      DAC_DOR2:
        name: DAC_DOR2
        displayName: DAC_DOR2
        description: DAC channel2 data output register
        addressOffset: 48
        size: 32
        access: read-only
        resetValue: 0
        fields:
          DACC2DOR:
            name: DACC2DOR
            description: DAC channel2 data output These bits are read-only, they contain data output for DAC channel2.
            bitOffset: 0
            bitWidth: 12
          DACC2DORB:
            name: DACC2DORB
            description: DAC channel2 data output
            bitOffset: 16
            bitWidth: 12
      DAC_SR:
        name: DAC_SR
        displayName: DAC_SR
        description: DAC status register
        addressOffset: 52
        size: 32
        resetValue: 0
        fields:
          DAC1RDY:
            name: DAC1RDY
            description: DAC channel1 ready status bit
            bitOffset: 11
            bitWidth: 1
            access: read-write
          DORSTAT1:
            name: DORSTAT1
            description: DAC channel1 output register status bit
            bitOffset: 12
            bitWidth: 1
            access: read-write
          DMAUDR1:
            name: DMAUDR1
            description: DAC channel1 DMA underrun flag This bit is set by hardware and cleared by software (by writing it to 1).
            bitOffset: 13
            bitWidth: 1
            access: read-write
          CAL_FLAG1:
            name: CAL_FLAG1
            description: DAC Channel 1 calibration offset status This bit is set and cleared by hardware
            bitOffset: 14
            bitWidth: 1
            access: read-only
          BWST1:
            name: BWST1
            description: DAC Channel 1 busy writing sample time flag This bit is systematically set just after Sample & Hold mode enable and is set each time the software writes the register DAC_SHSR1, It is cleared by hardware when the write operation of DAC_SHSR1 is complete. (It takes about 3LSI periods of synchronization).
            bitOffset: 15
            bitWidth: 1
            access: read-only
          DAC2RDY:
            name: DAC2RDY
            description: DAC channel 2 ready status bit
            bitOffset: 27
            bitWidth: 1
            access: read-write
          DORSTAT2:
            name: DORSTAT2
            description: DAC channel 2 output register status bit
            bitOffset: 28
            bitWidth: 1
            access: read-write
          DMAUDR2:
            name: DMAUDR2
            description: DAC channel2 DMA underrun flag This bit is set by hardware and cleared by software (by writing it to 1).
            bitOffset: 29
            bitWidth: 1
            access: read-write
          CAL_FLAG2:
            name: CAL_FLAG2
            description: DAC Channel 2 calibration offset status This bit is set and cleared by hardware
            bitOffset: 30
            bitWidth: 1
            access: read-only
          BWST2:
            name: BWST2
            description: DAC Channel 2 busy writing sample time flag This bit is systematically set just after Sample & Hold mode enable and is set each time the software writes the register DAC_SHSR2, It is cleared by hardware when the write operation of DAC_SHSR2 is complete. (It takes about 3 LSI periods of synchronization).
            bitOffset: 31
            bitWidth: 1
            access: read-only
      DAC_CCR:
        name: DAC_CCR
        displayName: DAC_CCR
        description: DAC calibration control register
        addressOffset: 56
        size: 32
        access: read-write
        resetValue: 0
        fields:
          OTRIM1:
            name: OTRIM1
            description: DAC Channel 1 offset trimming value
            bitOffset: 0
            bitWidth: 5
          OTRIM2:
            name: OTRIM2
            description: DAC Channel 2 offset trimming value
            bitOffset: 16
            bitWidth: 5
      DAC_MCR:
        name: DAC_MCR
        displayName: DAC_MCR
        description: DAC mode control register
        addressOffset: 60
        size: 32
        access: read-write
        resetValue: 0
        fields:
          MODE1:
            name: MODE1
            description: 'DAC Channel 1 mode These bits can be written only when the DAC is disabled and not in the calibration mode (when bit EN1=0 and bit CEN1 =0 in the DAC_CR register). If EN1=1 or CEN1 =1 the write operation is ignored. They can be set and cleared by software to select the DAC Channel 1 mode: DAC Channel 1 in normal Mode DAC Channel 1 in sample &amp; hold mode'
            bitOffset: 0
            bitWidth: 3
          DMADOUBLE1:
            name: DMADOUBLE1
            description: DAC Channel1 DMA double data mode
            bitOffset: 8
            bitWidth: 1
          SINFORMAT1:
            name: SINFORMAT1
            description: Enable signed format for DAC channel1
            bitOffset: 9
            bitWidth: 1
          HFSEL:
            name: HFSEL
            description: High frequency interface mode selection
            bitOffset: 14
            bitWidth: 2
          MODE2:
            name: MODE2
            description: 'DAC Channel 2 mode These bits can be written only when the DAC is disabled and not in the calibration mode (when bit EN2=0 and bit CEN2 =0 in the DAC_CR register). If EN2=1 or CEN2 =1 the write operation is ignored. They can be set and cleared by software to select the DAC Channel 2 mode: DAC Channel 2 in normal Mode DAC Channel 2 in sample &amp; hold mode'
            bitOffset: 16
            bitWidth: 3
          DMADOUBLE2:
            name: DMADOUBLE2
            description: DAC Channel2 DMA double data mode
            bitOffset: 24
            bitWidth: 1
          SINFORMAT2:
            name: SINFORMAT2
            description: Enable signed format for DAC channel2
            bitOffset: 25
            bitWidth: 1
      DAC_SHSR1:
        name: DAC_SHSR1
        displayName: DAC_SHSR1
        description: DAC Sample and Hold sample time register 1
        addressOffset: 64
        size: 32
        access: read-write
        resetValue: 0
        fields:
          TSAMPLE1:
            name: TSAMPLE1
            description: DAC Channel 1 sample Time (only valid in sample &amp; hold mode) These bits can be written when the DAC channel1 is disabled or also during normal operation. in the latter case, the write can be done only when BWSTx of DAC_SR register is low, If BWSTx=1, the write operation is ignored.
            bitOffset: 0
            bitWidth: 10
      DAC_SHSR2:
        name: DAC_SHSR2
        displayName: DAC_SHSR2
        description: DAC Sample and Hold sample time register 2
        addressOffset: 68
        size: 32
        access: read-write
        resetValue: 0
        fields:
          TSAMPLE2:
            name: TSAMPLE2
            description: DAC Channel 2 sample Time (only valid in sample &amp; hold mode) These bits can be written when the DAC channel2 is disabled or also during normal operation. in the latter case, the write can be done only when BWSTx of DAC_SR register is low, if BWSTx=1, the write operation is ignored.
            bitOffset: 0
            bitWidth: 10
      DAC_SHHR:
        name: DAC_SHHR
        displayName: DAC_SHHR
        description: DAC Sample and Hold hold time register
        addressOffset: 72
        size: 32
        access: read-write
        resetValue: 65537
        fields:
          THOLD1:
            name: THOLD1
            description: DAC Channel 1 hold Time (only valid in sample &amp; hold mode) Hold time= (THOLD[9:0]) x T LSI
            bitOffset: 0
            bitWidth: 10
          THOLD2:
            name: THOLD2
            description: DAC Channel 2 hold time (only valid in sample &amp; hold mode). Hold time= (THOLD[9:0]) x T LSI
            bitOffset: 16
            bitWidth: 10
      DAC_SHRR:
        name: DAC_SHRR
        displayName: DAC_SHRR
        description: DAC Sample and Hold refresh time register
        addressOffset: 76
        size: 32
        access: read-write
        resetValue: 65537
        fields:
          TREFRESH1:
            name: TREFRESH1
            description: DAC Channel 1 refresh Time (only valid in sample &amp; hold mode) Refresh time= (TREFRESH[7:0]) x T LSI
            bitOffset: 0
            bitWidth: 8
          TREFRESH2:
            name: TREFRESH2
            description: DAC Channel 2 refresh Time (only valid in sample &amp; hold mode) Refresh time= (TREFRESH[7:0]) x T LSI
            bitOffset: 16
            bitWidth: 8
      DAC_STR1:
        name: DAC_STR1
        displayName: DAC_STR1
        description: Sawtooth register
        addressOffset: 88
        size: 32
        access: read-write
        resetValue: 0
        fields:
          STRSTDATA1:
            name: STRSTDATA1
            description: DAC Channel 1 Sawtooth reset value
            bitOffset: 0
            bitWidth: 12
          STDIR1:
            name: STDIR1
            description: DAC Channel1 Sawtooth direction setting
            bitOffset: 12
            bitWidth: 1
          STINCDATA1:
            name: STINCDATA1
            description: DAC CH1 Sawtooth increment value (12.4 bit format)
            bitOffset: 16
            bitWidth: 16
      DAC_STR2:
        name: DAC_STR2
        displayName: DAC_STR2
        description: Sawtooth register
        addressOffset: 92
        size: 32
        access: read-write
        resetValue: 0
        fields:
          STRSTDATA2:
            name: STRSTDATA2
            description: DAC Channel 2 Sawtooth reset value
            bitOffset: 0
            bitWidth: 12
          STDIR2:
            name: STDIR2
            description: DAC Channel2 Sawtooth direction setting
            bitOffset: 12
            bitWidth: 1
          STINCDATA2:
            name: STINCDATA2
            description: DAC CH2 Sawtooth increment value (12.4 bit format)
            bitOffset: 16
            bitWidth: 16
      DAC_STMODR:
        name: DAC_STMODR
        displayName: DAC_STMODR
        description: Sawtooth Mode register
        addressOffset: 96
        size: 32
        access: read-write
        resetValue: 0
        fields:
          STRSTTRIGSEL1:
            name: STRSTTRIGSEL1
            description: DAC Channel 1 Sawtooth Reset trigger selection
            bitOffset: 0
            bitWidth: 4
          STINCTRIGSEL1:
            name: STINCTRIGSEL1
            description: DAC Channel 1 Sawtooth Increment trigger selection
            bitOffset: 8
            bitWidth: 4
          STRSTTRIGSEL2:
            name: STRSTTRIGSEL2
            description: DAC Channel 1 Sawtooth Reset trigger selection
            bitOffset: 16
            bitWidth: 4
          STINCTRIGSEL2:
            name: STINCTRIGSEL2
            description: DAC Channel 2 Sawtooth Increment trigger selection
            bitOffset: 24
            bitWidth: 4
