// Seed: 2448479298
module module_0 ();
  wire id_1;
  initial assume (id_1);
  wire id_2;
  wire id_3;
endmodule
module module_1;
  logic id_1;
  ;
  module_0 modCall_1 ();
  assign id_1 = id_1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  nand primCall (id_2, id_5, id_8);
  output wire id_3;
  module_0 modCall_1 ();
  inout wire id_2;
  input wire id_1;
  assign id_4 = id_2;
endmodule
