{
  "module_name": "mt8195-memory-port.h",
  "hash_id": "899ef82b2f5a5b9711338264268c0f4e1c713f0cd0f38b8c01ca1ae5fa595275",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/memory/mt8195-memory-port.h",
  "human_readable_source": " \n \n#ifndef _DT_BINDINGS_MEMORY_MT8195_LARB_PORT_H_\n#define _DT_BINDINGS_MEMORY_MT8195_LARB_PORT_H_\n\n#include <dt-bindings/memory/mtk-memory-port.h>\n\n \n\n \n \n#define M4U_PORT_L0_DISP_RDMA0\t\t\tMTK_M4U_ID(0, 0)\n#define M4U_PORT_L0_DISP_WDMA0\t\t\tMTK_M4U_ID(0, 1)\n#define M4U_PORT_L0_DISP_OVL0_RDMA0\t\tMTK_M4U_ID(0, 2)\n#define M4U_PORT_L0_DISP_OVL0_RDMA1\t\tMTK_M4U_ID(0, 3)\n#define M4U_PORT_L0_DISP_OVL0_HDR\t\tMTK_M4U_ID(0, 4)\n#define M4U_PORT_L0_DISP_FAKE0\t\t\tMTK_M4U_ID(0, 5)\n\n \n#define M4U_PORT_L1_DISP_RDMA0\t\t\tMTK_M4U_ID(1, 0)\n#define M4U_PORT_L1_DISP_WDMA0\t\t\tMTK_M4U_ID(1, 1)\n#define M4U_PORT_L1_DISP_OVL0_RDMA0\t\tMTK_M4U_ID(1, 2)\n#define M4U_PORT_L1_DISP_OVL0_RDMA1\t\tMTK_M4U_ID(1, 3)\n#define M4U_PORT_L1_DISP_OVL0_HDR\t\tMTK_M4U_ID(1, 4)\n#define M4U_PORT_L1_DISP_FAKE0\t\t\tMTK_M4U_ID(1, 5)\n\n \n#define M4U_PORT_L2_MDP_RDMA0\t\t\tMTK_M4U_ID(2, 0)\n#define M4U_PORT_L2_MDP_RDMA2\t\t\tMTK_M4U_ID(2, 1)\n#define M4U_PORT_L2_MDP_RDMA4\t\t\tMTK_M4U_ID(2, 2)\n#define M4U_PORT_L2_MDP_RDMA6\t\t\tMTK_M4U_ID(2, 3)\n#define M4U_PORT_L2_DISP_FAKE1\t\t\tMTK_M4U_ID(2, 4)\n\n \n#define M4U_PORT_L3_MDP_RDMA1\t\t\tMTK_M4U_ID(3, 0)\n#define M4U_PORT_L3_MDP_RDMA3\t\t\tMTK_M4U_ID(3, 1)\n#define M4U_PORT_L3_MDP_RDMA5\t\t\tMTK_M4U_ID(3, 2)\n#define M4U_PORT_L3_MDP_RDMA7\t\t\tMTK_M4U_ID(3, 3)\n#define M4U_PORT_L3_HDR_DS\t\t\tMTK_M4U_ID(3, 4)\n#define M4U_PORT_L3_HDR_ADL\t\t\tMTK_M4U_ID(3, 5)\n#define M4U_PORT_L3_DISP_FAKE1\t\t\tMTK_M4U_ID(3, 6)\n\n \n#define M4U_PORT_L4_MDP_RDMA\t\t\tMTK_M4U_ID(4, 0)\n#define M4U_PORT_L4_MDP_FG\t\t\tMTK_M4U_ID(4, 1)\n#define M4U_PORT_L4_MDP_OVL\t\t\tMTK_M4U_ID(4, 2)\n#define M4U_PORT_L4_MDP_WROT\t\t\tMTK_M4U_ID(4, 3)\n#define M4U_PORT_L4_FAKE\t\t\tMTK_M4U_ID(4, 4)\n\n \n#define M4U_PORT_L5_SVPP1_MDP_RDMA\t\tMTK_M4U_ID(5, 0)\n#define M4U_PORT_L5_SVPP1_MDP_FG\t\tMTK_M4U_ID(5, 1)\n#define M4U_PORT_L5_SVPP1_MDP_OVL\t\tMTK_M4U_ID(5, 2)\n#define M4U_PORT_L5_SVPP1_MDP_WROT\t\tMTK_M4U_ID(5, 3)\n#define M4U_PORT_L5_SVPP2_MDP_RDMA\t\tMTK_M4U_ID(5, 4)\n#define M4U_PORT_L5_SVPP2_MDP_FG\t\tMTK_M4U_ID(5, 5)\n#define M4U_PORT_L5_SVPP2_MDP_WROT\t\tMTK_M4U_ID(5, 6)\n#define M4U_PORT_L5_FAKE\t\t\tMTK_M4U_ID(5, 7)\n\n \n#define M4U_PORT_L6_SVPP3_MDP_RDMA\t\tMTK_M4U_ID(6, 0)\n#define M4U_PORT_L6_SVPP3_MDP_FG\t\tMTK_M4U_ID(6, 1)\n#define M4U_PORT_L6_SVPP3_MDP_WROT\t\tMTK_M4U_ID(6, 2)\n#define M4U_PORT_L6_FAKE\t\t\tMTK_M4U_ID(6, 3)\n\n \n#define M4U_PORT_L7_IMG_WPE_RDMA0\t\tMTK_M4U_ID(7, 0)\n#define M4U_PORT_L7_IMG_WPE_RDMA1\t\tMTK_M4U_ID(7, 1)\n#define M4U_PORT_L7_IMG_WPE_WDMA0\t\tMTK_M4U_ID(7, 2)\n\n \n#define M4U_PORT_L8_IMG_WPE_RDMA0\t\tMTK_M4U_ID(8, 0)\n#define M4U_PORT_L8_IMG_WPE_RDMA1\t\tMTK_M4U_ID(8, 1)\n#define M4U_PORT_L8_IMG_WPE_WDMA0\t\tMTK_M4U_ID(8, 2)\n\n \n#define M4U_PORT_L9_IMG_IMGI_T1_A\t\tMTK_M4U_ID(9, 0)\n#define M4U_PORT_L9_IMG_IMGBI_T1_A\t\tMTK_M4U_ID(9, 1)\n#define M4U_PORT_L9_IMG_IMGCI_T1_A\t\tMTK_M4U_ID(9, 2)\n#define M4U_PORT_L9_IMG_SMTI_T1_A\t\tMTK_M4U_ID(9, 3)\n#define M4U_PORT_L9_IMG_TNCSTI_T1_A\t\tMTK_M4U_ID(9, 4)\n#define M4U_PORT_L9_IMG_TNCSTI_T4_A\t\tMTK_M4U_ID(9, 5)\n#define M4U_PORT_L9_IMG_YUVO_T1_A\t\tMTK_M4U_ID(9, 6)\n#define M4U_PORT_L9_IMG_TIMGO_T1_A\t\tMTK_M4U_ID(9, 7)\n#define M4U_PORT_L9_IMG_YUVO_T2_A\t\tMTK_M4U_ID(9, 8)\n#define M4U_PORT_L9_IMG_IMGI_T1_B\t\tMTK_M4U_ID(9, 9)\n#define M4U_PORT_L9_IMG_IMGBI_T1_B\t\tMTK_M4U_ID(9, 10)\n#define M4U_PORT_L9_IMG_IMGCI_T1_B\t\tMTK_M4U_ID(9, 11)\n#define M4U_PORT_L9_IMG_YUVO_T5_A\t\tMTK_M4U_ID(9, 12)\n#define M4U_PORT_L9_IMG_SMTI_T1_B\t\tMTK_M4U_ID(9, 13)\n#define M4U_PORT_L9_IMG_TNCSO_T1_A\t\tMTK_M4U_ID(9, 14)\n#define M4U_PORT_L9_IMG_SMTO_T1_A\t\tMTK_M4U_ID(9, 15)\n#define M4U_PORT_L9_IMG_TNCSTO_T1_A\t\tMTK_M4U_ID(9, 16)\n#define M4U_PORT_L9_IMG_YUVO_T2_B\t\tMTK_M4U_ID(9, 17)\n#define M4U_PORT_L9_IMG_YUVO_T5_B\t\tMTK_M4U_ID(9, 18)\n#define M4U_PORT_L9_IMG_SMTO_T1_B\t\tMTK_M4U_ID(9, 19)\n\n \n#define M4U_PORT_L10_IMG_IMGI_D1_A\t\tMTK_M4U_ID(10, 0)\n#define M4U_PORT_L10_IMG_IMGCI_D1_A\t\tMTK_M4U_ID(10, 1)\n#define M4U_PORT_L10_IMG_DEPI_D1_A\t\tMTK_M4U_ID(10, 2)\n#define M4U_PORT_L10_IMG_DMGI_D1_A\t\tMTK_M4U_ID(10, 3)\n#define M4U_PORT_L10_IMG_VIPI_D1_A\t\tMTK_M4U_ID(10, 4)\n#define M4U_PORT_L10_IMG_TNRWI_D1_A\t\tMTK_M4U_ID(10, 5)\n#define M4U_PORT_L10_IMG_RECI_D1_A\t\tMTK_M4U_ID(10, 6)\n#define M4U_PORT_L10_IMG_SMTI_D1_A\t\tMTK_M4U_ID(10, 7)\n#define M4U_PORT_L10_IMG_SMTI_D6_A\t\tMTK_M4U_ID(10, 8)\n#define M4U_PORT_L10_IMG_PIMGI_P1_A\t\tMTK_M4U_ID(10, 9)\n#define M4U_PORT_L10_IMG_PIMGBI_P1_A\t\tMTK_M4U_ID(10, 10)\n#define M4U_PORT_L10_IMG_PIMGCI_P1_A\t\tMTK_M4U_ID(10, 11)\n#define M4U_PORT_L10_IMG_PIMGI_P1_B\t\tMTK_M4U_ID(10, 12)\n#define M4U_PORT_L10_IMG_PIMGBI_P1_B\t\tMTK_M4U_ID(10, 13)\n#define M4U_PORT_L10_IMG_PIMGCI_P1_B\t\tMTK_M4U_ID(10, 14)\n#define M4U_PORT_L10_IMG_IMG3O_D1_A\t\tMTK_M4U_ID(10, 15)\n#define M4U_PORT_L10_IMG_IMG4O_D1_A\t\tMTK_M4U_ID(10, 16)\n#define M4U_PORT_L10_IMG_IMG3CO_D1_A\t\tMTK_M4U_ID(10, 17)\n#define M4U_PORT_L10_IMG_FEO_D1_A\t\tMTK_M4U_ID(10, 18)\n#define M4U_PORT_L10_IMG_IMG2O_D1_A\t\tMTK_M4U_ID(10, 19)\n#define M4U_PORT_L10_IMG_TNRWO_D1_A\t\tMTK_M4U_ID(10, 20)\n#define M4U_PORT_L10_IMG_SMTO_D1_A\t\tMTK_M4U_ID(10, 21)\n#define M4U_PORT_L10_IMG_WROT_P1_A\t\tMTK_M4U_ID(10, 22)\n#define M4U_PORT_L10_IMG_WROT_P1_B\t\tMTK_M4U_ID(10, 23)\n\n \n#define M4U_PORT_L11_IMG_WPE_EIS_RDMA0_A\tMTK_M4U_ID(11, 0)\n#define M4U_PORT_L11_IMG_WPE_EIS_RDMA1_A\tMTK_M4U_ID(11, 1)\n#define M4U_PORT_L11_IMG_WPE_EIS_WDMA0_A\tMTK_M4U_ID(11, 2)\n#define M4U_PORT_L11_IMG_WPE_TNR_RDMA0_A\tMTK_M4U_ID(11, 3)\n#define M4U_PORT_L11_IMG_WPE_TNR_RDMA1_A\tMTK_M4U_ID(11, 4)\n#define M4U_PORT_L11_IMG_WPE_TNR_WDMA0_A\tMTK_M4U_ID(11, 5)\n#define M4U_PORT_L11_IMG_WPE_EIS_CQ0_A\t\tMTK_M4U_ID(11, 6)\n#define M4U_PORT_L11_IMG_WPE_EIS_CQ1_A\t\tMTK_M4U_ID(11, 7)\n#define M4U_PORT_L11_IMG_WPE_TNR_CQ0_A\t\tMTK_M4U_ID(11, 8)\n#define M4U_PORT_L11_IMG_WPE_TNR_CQ1_A\t\tMTK_M4U_ID(11, 9)\n\n \n#define M4U_PORT_L12_IMG_FDVT_RDA\t\tMTK_M4U_ID(12, 0)\n#define M4U_PORT_L12_IMG_FDVT_RDB\t\tMTK_M4U_ID(12, 1)\n#define M4U_PORT_L12_IMG_FDVT_WRA\t\tMTK_M4U_ID(12, 2)\n#define M4U_PORT_L12_IMG_FDVT_WRB\t\tMTK_M4U_ID(12, 3)\n#define M4U_PORT_L12_IMG_ME_RDMA\t\tMTK_M4U_ID(12, 4)\n#define M4U_PORT_L12_IMG_ME_WDMA\t\tMTK_M4U_ID(12, 5)\n#define M4U_PORT_L12_IMG_DVS_RDMA\t\tMTK_M4U_ID(12, 6)\n#define M4U_PORT_L12_IMG_DVS_WDMA\t\tMTK_M4U_ID(12, 7)\n#define M4U_PORT_L12_IMG_DVP_RDMA\t\tMTK_M4U_ID(12, 8)\n#define M4U_PORT_L12_IMG_DVP_WDMA\t\tMTK_M4U_ID(12, 9)\n\n \n#define M4U_PORT_L13_CAM_CAMSV_CQI_E1\t\tMTK_M4U_ID(13, 0)\n#define M4U_PORT_L13_CAM_CAMSV_CQI_E2\t\tMTK_M4U_ID(13, 1)\n#define M4U_PORT_L13_CAM_GCAMSV_A_IMGO_0\tMTK_M4U_ID(13, 2)\n#define M4U_PORT_L13_CAM_SCAMSV_A_IMGO_0\tMTK_M4U_ID(13, 3)\n#define M4U_PORT_L13_CAM_GCAMSV_B_IMGO_0\tMTK_M4U_ID(13, 4)\n#define M4U_PORT_L13_CAM_GCAMSV_B_IMGO_1\tMTK_M4U_ID(13, 5)\n#define M4U_PORT_L13_CAM_GCAMSV_A_UFEO_0\tMTK_M4U_ID(13, 6)\n#define M4U_PORT_L13_CAM_GCAMSV_B_UFEO_0\tMTK_M4U_ID(13, 7)\n#define M4U_PORT_L13_CAM_PDAI_0\t\t\tMTK_M4U_ID(13, 8)\n#define M4U_PORT_L13_CAM_FAKE\t\t\tMTK_M4U_ID(13, 9)\n\n \n#define M4U_PORT_L14_CAM_GCAMSV_A_IMGO_1\tMTK_M4U_ID(14, 0)\n#define M4U_PORT_L14_CAM_SCAMSV_A_IMGO_1\tMTK_M4U_ID(14, 1)\n#define M4U_PORT_L14_CAM_GCAMSV_B_IMGO_0\tMTK_M4U_ID(14, 2)\n#define M4U_PORT_L14_CAM_GCAMSV_B_IMGO_1\tMTK_M4U_ID(14, 3)\n#define M4U_PORT_L14_CAM_SCAMSV_B_IMGO_0\tMTK_M4U_ID(14, 4)\n#define M4U_PORT_L14_CAM_SCAMSV_B_IMGO_1\tMTK_M4U_ID(14, 5)\n#define M4U_PORT_L14_CAM_IPUI\t\t\tMTK_M4U_ID(14, 6)\n#define M4U_PORT_L14_CAM_IPU2I\t\t\tMTK_M4U_ID(14, 7)\n#define M4U_PORT_L14_CAM_IPUO\t\t\tMTK_M4U_ID(14, 8)\n#define M4U_PORT_L14_CAM_IPU2O\t\t\tMTK_M4U_ID(14, 9)\n#define M4U_PORT_L14_CAM_IPU3O\t\t\tMTK_M4U_ID(14, 10)\n#define M4U_PORT_L14_CAM_GCAMSV_A_UFEO_1\tMTK_M4U_ID(14, 11)\n#define M4U_PORT_L14_CAM_GCAMSV_B_UFEO_1\tMTK_M4U_ID(14, 12)\n#define M4U_PORT_L14_CAM_PDAI_1\t\t\tMTK_M4U_ID(14, 13)\n#define M4U_PORT_L14_CAM_PDAO\t\t\tMTK_M4U_ID(14, 14)\n\n \n\n \n#define M4U_PORT_L16_CAM_IMGO_R1\t\tMTK_M4U_ID(16, 0)\n#define M4U_PORT_L16_CAM_CQI_R1\t\t\tMTK_M4U_ID(16, 1)\n#define M4U_PORT_L16_CAM_CQI_R2\t\t\tMTK_M4U_ID(16, 2)\n#define M4U_PORT_L16_CAM_BPCI_R1\t\tMTK_M4U_ID(16, 3)\n#define M4U_PORT_L16_CAM_LSCI_R1\t\tMTK_M4U_ID(16, 4)\n#define M4U_PORT_L16_CAM_RAWI_R2\t\tMTK_M4U_ID(16, 5)\n#define M4U_PORT_L16_CAM_RAWI_R3\t\tMTK_M4U_ID(16, 6)\n#define M4U_PORT_L16_CAM_UFDI_R2\t\tMTK_M4U_ID(16, 7)\n#define M4U_PORT_L16_CAM_UFDI_R3\t\tMTK_M4U_ID(16, 8)\n#define M4U_PORT_L16_CAM_RAWI_R4\t\tMTK_M4U_ID(16, 9)\n#define M4U_PORT_L16_CAM_RAWI_R5\t\tMTK_M4U_ID(16, 10)\n#define M4U_PORT_L16_CAM_AAI_R1\t\t\tMTK_M4U_ID(16, 11)\n#define M4U_PORT_L16_CAM_FHO_R1\t\t\tMTK_M4U_ID(16, 12)\n#define M4U_PORT_L16_CAM_AAO_R1\t\t\tMTK_M4U_ID(16, 13)\n#define M4U_PORT_L16_CAM_TSFSO_R1\t\tMTK_M4U_ID(16, 14)\n#define M4U_PORT_L16_CAM_FLKO_R1\t\tMTK_M4U_ID(16, 15)\n\n \n#define M4U_PORT_L17_CAM_YUVO_R1\t\tMTK_M4U_ID(17, 0)\n#define M4U_PORT_L17_CAM_YUVO_R3\t\tMTK_M4U_ID(17, 1)\n#define M4U_PORT_L17_CAM_YUVCO_R1\t\tMTK_M4U_ID(17, 2)\n#define M4U_PORT_L17_CAM_YUVO_R2\t\tMTK_M4U_ID(17, 3)\n#define M4U_PORT_L17_CAM_RZH1N2TO_R1\t\tMTK_M4U_ID(17, 4)\n#define M4U_PORT_L17_CAM_DRZS4NO_R1\t\tMTK_M4U_ID(17, 5)\n#define M4U_PORT_L17_CAM_TNCSO_R1\t\tMTK_M4U_ID(17, 6)\n\n \n#define M4U_PORT_L18_CAM_CCUI\t\t\tMTK_M4U_ID(18, 0)\n#define M4U_PORT_L18_CAM_CCUO\t\t\tMTK_M4U_ID(18, 1)\n#define M4U_PORT_L18_CAM_CCUI2\t\t\tMTK_M4U_ID(18, 2)\n#define M4U_PORT_L18_CAM_CCUO2\t\t\tMTK_M4U_ID(18, 3)\n\n \n#define M4U_PORT_L19_VENC_RCPU\t\t\tMTK_M4U_ID(19, 0)\n#define M4U_PORT_L19_VENC_REC\t\t\tMTK_M4U_ID(19, 1)\n#define M4U_PORT_L19_VENC_BSDMA\t\t\tMTK_M4U_ID(19, 2)\n#define M4U_PORT_L19_VENC_SV_COMV\t\tMTK_M4U_ID(19, 3)\n#define M4U_PORT_L19_VENC_RD_COMV\t\tMTK_M4U_ID(19, 4)\n#define M4U_PORT_L19_VENC_NBM_RDMA\t\tMTK_M4U_ID(19, 5)\n#define M4U_PORT_L19_VENC_NBM_RDMA_LITE\t\tMTK_M4U_ID(19, 6)\n#define M4U_PORT_L19_JPGENC_Y_RDMA\t\tMTK_M4U_ID(19, 7)\n#define M4U_PORT_L19_JPGENC_C_RDMA\t\tMTK_M4U_ID(19, 8)\n#define M4U_PORT_L19_JPGENC_Q_TABLE\t\tMTK_M4U_ID(19, 9)\n#define M4U_PORT_L19_VENC_SUB_W_LUMA\t\tMTK_M4U_ID(19, 10)\n#define M4U_PORT_L19_VENC_FCS_NBM_RDMA\t\tMTK_M4U_ID(19, 11)\n#define M4U_PORT_L19_JPGENC_BSDMA\t\tMTK_M4U_ID(19, 12)\n#define M4U_PORT_L19_JPGDEC_WDMA0\t\tMTK_M4U_ID(19, 13)\n#define M4U_PORT_L19_JPGDEC_BSDMA0\t\tMTK_M4U_ID(19, 14)\n#define M4U_PORT_L19_VENC_NBM_WDMA\t\tMTK_M4U_ID(19, 15)\n#define M4U_PORT_L19_VENC_NBM_WDMA_LITE\t\tMTK_M4U_ID(19, 16)\n#define M4U_PORT_L19_VENC_FCS_NBM_WDMA\t\tMTK_M4U_ID(19, 17)\n#define M4U_PORT_L19_JPGDEC_WDMA1\t\tMTK_M4U_ID(19, 18)\n#define M4U_PORT_L19_JPGDEC_BSDMA1\t\tMTK_M4U_ID(19, 19)\n#define M4U_PORT_L19_JPGDEC_BUFF_OFFSET1\tMTK_M4U_ID(19, 20)\n#define M4U_PORT_L19_JPGDEC_BUFF_OFFSET0\tMTK_M4U_ID(19, 21)\n#define M4U_PORT_L19_VENC_CUR_LUMA\t\tMTK_M4U_ID(19, 22)\n#define M4U_PORT_L19_VENC_CUR_CHROMA\t\tMTK_M4U_ID(19, 23)\n#define M4U_PORT_L19_VENC_REF_LUMA\t\tMTK_M4U_ID(19, 24)\n#define M4U_PORT_L19_VENC_REF_CHROMA\t\tMTK_M4U_ID(19, 25)\n#define M4U_PORT_L19_VENC_SUB_R_CHROMA\t\tMTK_M4U_ID(19, 26)\n\n \n#define M4U_PORT_L20_VENC_RCPU\t\t\tMTK_M4U_ID(20, 0)\n#define M4U_PORT_L20_VENC_REC\t\t\tMTK_M4U_ID(20, 1)\n#define M4U_PORT_L20_VENC_BSDMA\t\t\tMTK_M4U_ID(20, 2)\n#define M4U_PORT_L20_VENC_SV_COMV\t\tMTK_M4U_ID(20, 3)\n#define M4U_PORT_L20_VENC_RD_COMV\t\tMTK_M4U_ID(20, 4)\n#define M4U_PORT_L20_VENC_NBM_RDMA\t\tMTK_M4U_ID(20, 5)\n#define M4U_PORT_L20_VENC_NBM_RDMA_LITE\t\tMTK_M4U_ID(20, 6)\n#define M4U_PORT_L20_JPGENC_Y_RDMA\t\tMTK_M4U_ID(20, 7)\n#define M4U_PORT_L20_JPGENC_C_RDMA\t\tMTK_M4U_ID(20, 8)\n#define M4U_PORT_L20_JPGENC_Q_TABLE\t\tMTK_M4U_ID(20, 9)\n#define M4U_PORT_L20_VENC_SUB_W_LUMA\t\tMTK_M4U_ID(20, 10)\n#define M4U_PORT_L20_VENC_FCS_NBM_RDMA\t\tMTK_M4U_ID(20, 11)\n#define M4U_PORT_L20_JPGENC_BSDMA\t\tMTK_M4U_ID(20, 12)\n#define M4U_PORT_L20_JPGDEC_WDMA0\t\tMTK_M4U_ID(20, 13)\n#define M4U_PORT_L20_JPGDEC_BSDMA0\t\tMTK_M4U_ID(20, 14)\n#define M4U_PORT_L20_VENC_NBM_WDMA\t\tMTK_M4U_ID(20, 15)\n#define M4U_PORT_L20_VENC_NBM_WDMA_LITE\t\tMTK_M4U_ID(20, 16)\n#define M4U_PORT_L20_VENC_FCS_NBM_WDMA\t\tMTK_M4U_ID(20, 17)\n#define M4U_PORT_L20_JPGDEC_WDMA1\t\tMTK_M4U_ID(20, 18)\n#define M4U_PORT_L20_JPGDEC_BSDMA1\t\tMTK_M4U_ID(20, 19)\n#define M4U_PORT_L20_JPGDEC_BUFF_OFFSET1\tMTK_M4U_ID(20, 20)\n#define M4U_PORT_L20_JPGDEC_BUFF_OFFSET0\tMTK_M4U_ID(20, 21)\n#define M4U_PORT_L20_VENC_CUR_LUMA\t\tMTK_M4U_ID(20, 22)\n#define M4U_PORT_L20_VENC_CUR_CHROMA\t\tMTK_M4U_ID(20, 23)\n#define M4U_PORT_L20_VENC_REF_LUMA\t\tMTK_M4U_ID(20, 24)\n#define M4U_PORT_L20_VENC_REF_CHROMA\t\tMTK_M4U_ID(20, 25)\n#define M4U_PORT_L20_VENC_SUB_R_CHROMA\t\tMTK_M4U_ID(20, 26)\n\n \n#define M4U_PORT_L21_VDEC_MC_EXT\t\tMTK_M4U_ID(21, 0)\n#define M4U_PORT_L21_VDEC_UFO_EXT\t\tMTK_M4U_ID(21, 1)\n#define M4U_PORT_L21_VDEC_PP_EXT\t\tMTK_M4U_ID(21, 2)\n#define M4U_PORT_L21_VDEC_PRED_RD_EXT\t\tMTK_M4U_ID(21, 3)\n#define M4U_PORT_L21_VDEC_PRED_WR_EXT\t\tMTK_M4U_ID(21, 4)\n#define M4U_PORT_L21_VDEC_PPWRAP_EXT\t\tMTK_M4U_ID(21, 5)\n#define M4U_PORT_L21_VDEC_TILE_EXT\t\tMTK_M4U_ID(21, 6)\n#define M4U_PORT_L21_VDEC_VLD_EXT\t\tMTK_M4U_ID(21, 7)\n#define M4U_PORT_L21_VDEC_VLD2_EXT\t\tMTK_M4U_ID(21, 8)\n#define M4U_PORT_L21_VDEC_AVC_MV_EXT\t\tMTK_M4U_ID(21, 9)\n\n \n#define M4U_PORT_L22_VDEC_MC_EXT\t\tMTK_M4U_ID(22, 0)\n#define M4U_PORT_L22_VDEC_UFO_EXT\t\tMTK_M4U_ID(22, 1)\n#define M4U_PORT_L22_VDEC_PP_EXT\t\tMTK_M4U_ID(22, 2)\n#define M4U_PORT_L22_VDEC_PRED_RD_EXT\t\tMTK_M4U_ID(22, 3)\n#define M4U_PORT_L22_VDEC_PRED_WR_EXT\t\tMTK_M4U_ID(22, 4)\n#define M4U_PORT_L22_VDEC_PPWRAP_EXT\t\tMTK_M4U_ID(22, 5)\n#define M4U_PORT_L22_VDEC_TILE_EXT\t\tMTK_M4U_ID(22, 6)\n#define M4U_PORT_L22_VDEC_VLD_EXT\t\tMTK_M4U_ID(22, 7)\n#define M4U_PORT_L22_VDEC_VLD2_EXT\t\tMTK_M4U_ID(22, 8)\n#define M4U_PORT_L22_VDEC_AVC_MV_EXT\t\tMTK_M4U_ID(22, 9)\n\n \n#define M4U_PORT_L23_VDEC_UFO_ENC_EXT\t\tMTK_M4U_ID(23, 0)\n#define M4U_PORT_L23_VDEC_RDMA_EXT\t\tMTK_M4U_ID(23, 1)\n\n \n#define M4U_PORT_L24_VDEC_LAT0_VLD_EXT\t\tMTK_M4U_ID(24, 0)\n#define M4U_PORT_L24_VDEC_LAT0_VLD2_EXT\t\tMTK_M4U_ID(24, 1)\n#define M4U_PORT_L24_VDEC_LAT0_AVC_MC_EXT\tMTK_M4U_ID(24, 2)\n#define M4U_PORT_L24_VDEC_LAT0_PRED_RD_EXT\tMTK_M4U_ID(24, 3)\n#define M4U_PORT_L24_VDEC_LAT0_TILE_EXT\t\tMTK_M4U_ID(24, 4)\n#define M4U_PORT_L24_VDEC_LAT0_WDMA_EXT\t\tMTK_M4U_ID(24, 5)\n#define M4U_PORT_L24_VDEC_LAT1_VLD_EXT\t\tMTK_M4U_ID(24, 6)\n#define M4U_PORT_L24_VDEC_LAT1_VLD2_EXT\t\tMTK_M4U_ID(24, 7)\n#define M4U_PORT_L24_VDEC_LAT1_AVC_MC_EXT\tMTK_M4U_ID(24, 8)\n#define M4U_PORT_L24_VDEC_LAT1_PRED_RD_EXT\tMTK_M4U_ID(24, 9)\n#define M4U_PORT_L24_VDEC_LAT1_TILE_EXT\t\tMTK_M4U_ID(24, 10)\n#define M4U_PORT_L24_VDEC_LAT1_WDMA_EXT\t\tMTK_M4U_ID(24, 11)\n\n \n#define M4U_PORT_L25_CAM_MRAW0_LSCI_M1\t\tMTK_M4U_ID(25, 0)\n#define M4U_PORT_L25_CAM_MRAW0_CQI_M1\t\tMTK_M4U_ID(25, 1)\n#define M4U_PORT_L25_CAM_MRAW0_CQI_M2\t\tMTK_M4U_ID(25, 2)\n#define M4U_PORT_L25_CAM_MRAW0_IMGO_M1\t\tMTK_M4U_ID(25, 3)\n#define M4U_PORT_L25_CAM_MRAW0_IMGBO_M1\t\tMTK_M4U_ID(25, 4)\n#define M4U_PORT_L25_CAM_MRAW2_LSCI_M1\t\tMTK_M4U_ID(25, 5)\n#define M4U_PORT_L25_CAM_MRAW2_CQI_M1\t\tMTK_M4U_ID(25, 6)\n#define M4U_PORT_L25_CAM_MRAW2_CQI_M2\t\tMTK_M4U_ID(25, 7)\n#define M4U_PORT_L25_CAM_MRAW2_IMGO_M1\t\tMTK_M4U_ID(25, 8)\n#define M4U_PORT_L25_CAM_MRAW2_IMGBO_M1\t\tMTK_M4U_ID(25, 9)\n#define M4U_PORT_L25_CAM_MRAW0_AFO_M1\t\tMTK_M4U_ID(25, 10)\n#define M4U_PORT_L25_CAM_MRAW2_AFO_M1\t\tMTK_M4U_ID(25, 11)\n\n \n#define M4U_PORT_L26_CAM_MRAW1_LSCI_M1\t\tMTK_M4U_ID(26, 0)\n#define M4U_PORT_L26_CAM_MRAW1_CQI_M1\t\tMTK_M4U_ID(26, 1)\n#define M4U_PORT_L26_CAM_MRAW1_CQI_M2\t\tMTK_M4U_ID(26, 2)\n#define M4U_PORT_L26_CAM_MRAW1_IMGO_M1\t\tMTK_M4U_ID(26, 3)\n#define M4U_PORT_L26_CAM_MRAW1_IMGBO_M1\t\tMTK_M4U_ID(26, 4)\n#define M4U_PORT_L26_CAM_MRAW3_LSCI_M1\t\tMTK_M4U_ID(26, 5)\n#define M4U_PORT_L26_CAM_MRAW3_CQI_M1\t\tMTK_M4U_ID(26, 6)\n#define M4U_PORT_L26_CAM_MRAW3_CQI_M2\t\tMTK_M4U_ID(26, 7)\n#define M4U_PORT_L26_CAM_MRAW3_IMGO_M1\t\tMTK_M4U_ID(26, 8)\n#define M4U_PORT_L26_CAM_MRAW3_IMGBO_M1\t\tMTK_M4U_ID(26, 9)\n#define M4U_PORT_L26_CAM_MRAW1_AFO_M1\t\tMTK_M4U_ID(26, 10)\n#define M4U_PORT_L26_CAM_MRAW3_AFO_M1\t\tMTK_M4U_ID(26, 11)\n\n \n#define M4U_PORT_L27_CAM_IMGO_R1\t\tMTK_M4U_ID(27, 0)\n#define M4U_PORT_L27_CAM_CQI_R1\t\t\tMTK_M4U_ID(27, 1)\n#define M4U_PORT_L27_CAM_CQI_R2\t\t\tMTK_M4U_ID(27, 2)\n#define M4U_PORT_L27_CAM_BPCI_R1\t\tMTK_M4U_ID(27, 3)\n#define M4U_PORT_L27_CAM_LSCI_R1\t\tMTK_M4U_ID(27, 4)\n#define M4U_PORT_L27_CAM_RAWI_R2\t\tMTK_M4U_ID(27, 5)\n#define M4U_PORT_L27_CAM_RAWI_R3\t\tMTK_M4U_ID(27, 6)\n#define M4U_PORT_L27_CAM_UFDI_R2\t\tMTK_M4U_ID(27, 7)\n#define M4U_PORT_L27_CAM_UFDI_R3\t\tMTK_M4U_ID(27, 8)\n#define M4U_PORT_L27_CAM_RAWI_R4\t\tMTK_M4U_ID(27, 9)\n#define M4U_PORT_L27_CAM_RAWI_R5\t\tMTK_M4U_ID(27, 10)\n#define M4U_PORT_L27_CAM_AAI_R1\t\t\tMTK_M4U_ID(27, 11)\n#define M4U_PORT_L27_CAM_FHO_R1\t\t\tMTK_M4U_ID(27, 12)\n#define M4U_PORT_L27_CAM_AAO_R1\t\t\tMTK_M4U_ID(27, 13)\n#define M4U_PORT_L27_CAM_TSFSO_R1\t\tMTK_M4U_ID(27, 14)\n#define M4U_PORT_L27_CAM_FLKO_R1\t\tMTK_M4U_ID(27, 15)\n\n \n#define M4U_PORT_L28_CAM_YUVO_R1\t\tMTK_M4U_ID(28, 0)\n#define M4U_PORT_L28_CAM_YUVO_R3\t\tMTK_M4U_ID(28, 1)\n#define M4U_PORT_L28_CAM_YUVCO_R1\t\tMTK_M4U_ID(28, 2)\n#define M4U_PORT_L28_CAM_YUVO_R2\t\tMTK_M4U_ID(28, 3)\n#define M4U_PORT_L28_CAM_RZH1N2TO_R1\t\tMTK_M4U_ID(28, 4)\n#define M4U_PORT_L28_CAM_DRZS4NO_R1\t\tMTK_M4U_ID(28, 5)\n#define M4U_PORT_L28_CAM_TNCSO_R1\t\tMTK_M4U_ID(28, 6)\n\n \n \n#define IOMMU_PORT_INFRA_PCIE1\t\t\tMTK_IFAIOMMU_PERI_ID(16)\n \n#define IOMMU_PORT_INFRA_PCIE0\t\t\tMTK_IFAIOMMU_PERI_ID(18)\n#define IOMMU_PORT_INFRA_SSUSB_P3_R\t\tMTK_IFAIOMMU_PERI_ID(20)\n#define IOMMU_PORT_INFRA_SSUSB_P3_W\t\tMTK_IFAIOMMU_PERI_ID(21)\n#define IOMMU_PORT_INFRA_SSUSB_P2_R\t\tMTK_IFAIOMMU_PERI_ID(22)\n#define IOMMU_PORT_INFRA_SSUSB_P2_W\t\tMTK_IFAIOMMU_PERI_ID(23)\n#define IOMMU_PORT_INFRA_SSUSB_P1_1_R\t\tMTK_IFAIOMMU_PERI_ID(24)\n#define IOMMU_PORT_INFRA_SSUSB_P1_1_W\t\tMTK_IFAIOMMU_PERI_ID(25)\n#define IOMMU_PORT_INFRA_SSUSB_P1_0_R\t\tMTK_IFAIOMMU_PERI_ID(26)\n#define IOMMU_PORT_INFRA_SSUSB_P1_0_W\t\tMTK_IFAIOMMU_PERI_ID(27)\n#define IOMMU_PORT_INFRA_SSUSB2_R\t\tMTK_IFAIOMMU_PERI_ID(28)\n#define IOMMU_PORT_INFRA_SSUSB2_W\t\tMTK_IFAIOMMU_PERI_ID(29)\n#define IOMMU_PORT_INFRA_SSUSB_R\t\tMTK_IFAIOMMU_PERI_ID(30)\n#define IOMMU_PORT_INFRA_SSUSB_W\t\tMTK_IFAIOMMU_PERI_ID(31)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}