#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Nov 16 09:57:44 2022
# Process ID: 21944
# Current directory: C:/Users/husain/Documents/GitHub/CIFAR10_CNN/het
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent31152 C:\Users\husain\Documents\GitHub\CIFAR10_CNN\het\het.xpr
# Log file: C:/Users/husain/Documents/GitHub/CIFAR10_CNN/het/vivado.log
# Journal file: C:/Users/husain/Documents/GitHub/CIFAR10_CNN/het\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/husain/Documents/GitHub/CIFAR10_CNN/het/het.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:58 ; elapsed = 00:00:44 . Memory (MB): peak = 1157.223 ; gain = 496.359
file mkdir C:/Users/husain/Documents/GitHub/CIFAR10_CNN/het/het.srcs/sources_1/new
close [ open C:/Users/husain/Documents/GitHub/CIFAR10_CNN/het/het.srcs/sources_1/new/confor.v w ]
add_files C:/Users/husain/Documents/GitHub/CIFAR10_CNN/het/het.srcs/sources_1/new/confor.v
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/husain/Documents/GitHub/CIFAR10_CNN/het/het.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'confor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husain/Documents/GitHub/CIFAR10_CNN/het/het.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj confor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husain/Documents/GitHub/CIFAR10_CNN/het/het.srcs/sources_1/new/confor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husain/Documents/GitHub/CIFAR10_CNN/het/het.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1195.648 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '14' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husain/Documents/GitHub/CIFAR10_CNN/het/het.sim/sim_1/behav/xsim'
"xelab -wto 6d6bce0972e0432795217fd89db859a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot confor_behav xil_defaultlib.confor xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6d6bce0972e0432795217fd89db859a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot confor_behav xil_defaultlib.confor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.confor
Compiling module xil_defaultlib.glbl
Built simulation snapshot confor_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/husain/Documents/GitHub/CIFAR10_CNN/het/het.sim/sim_1/behav/xsim/xsim.dir/confor_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-186] 'C:/Users/husain/Documents/GitHub/CIFAR10_CNN/het/het.sim/sim_1/behav/xsim/xsim.dir/confor_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 16 10:02:07 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 92.289 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 16 10:02:07 2022...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 1195.648 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:41 . Memory (MB): peak = 1195.648 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_project
open_project C:/Users/husain/Documents/GitHub/CIFAR10_CNN/week_03/week_03.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1245.820 ; gain = 49.457
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 17 14:33:05 2022...
