--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml embedded_kcpsm3.twx embedded_kcpsm3.ncd -o
embedded_kcpsm3.twr embedded_kcpsm3.pcf -ucf Basys2_100_250General.ucf

Design file:              embedded_kcpsm3.ncd
Physical constraint file: embedded_kcpsm3.pcf
Device,package,speed:     xc3s250e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   18.325|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sw1            |leds_result<0> |    7.141|
sw1            |leds_result<1> |    8.313|
sw1            |leds_result<2> |    7.218|
sw1            |leds_result<3> |    6.897|
sw1            |leds_result<4> |    6.847|
sw1            |leds_result<5> |    6.964|
sw1            |leds_result<6> |    7.007|
sw1            |leds_result<7> |    8.061|
sw2            |leds_result<0> |    6.755|
sw2            |leds_result<1> |    7.906|
sw2            |leds_result<2> |    7.785|
sw2            |leds_result<3> |    7.426|
sw2            |leds_result<4> |    7.403|
sw2            |leds_result<5> |    7.560|
sw2            |leds_result<6> |    6.443|
sw2            |leds_result<7> |    7.725|
---------------+---------------+---------+


Analysis completed Thu Sep 28 17:27:50 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 200 MB



