Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Oct  8 02:44:07 2024
| Host         : gskang running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: claire/ddd/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: claire/ddd/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: claire/ddd/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: claire/fiftyHzclk/clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: claire/oneHzclk/clk_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: claire/thirtyHzclk/clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk1000hz/reg_clock_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: clk6p25m/reg_clock_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kashfy/nolabel_line62/get_fps_clock/reg_clock_reg/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: sk/clk1000hz/reg_clock_reg/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: tim/b/clk1k/reg_clock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 492 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.080        0.000                      0                  878        0.101        0.000                      0                  878        4.500        0.000                       0                   475  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.080        0.000                      0                  878        0.101        0.000                      0                  878        4.500        0.000                       0                   475  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.080ns  (required time - arrival time)
  Source:                 claire/ddd/x_green_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            claire/ddd/oled_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 1.350ns (27.424%)  route 3.573ns (72.576%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=474, routed)         1.563     5.084    claire/ddd/CLOCK_IBUF_BUFG
    SLICE_X45Y37         FDRE                                         r  claire/ddd/x_green_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  claire/ddd/x_green_reg[4]/Q
                         net (fo=8, routed)           1.298     6.838    claire/ddd/x_green_reg_n_0_[4]
    SLICE_X45Y34         LUT6 (Prop_lut6_I4_O)        0.124     6.962 r  claire/ddd/green_L0_carry_i_2/O
                         net (fo=1, routed)           0.471     7.433    claire/ddd/green_L0_carry_i_2_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.831 r  claire/ddd/green_L0_carry/CO[3]
                         net (fo=1, routed)           1.190     9.021    claire/ddd/green_L015_in
    SLICE_X42Y38         LUT4 (Prop_lut4_I0_O)        0.124     9.145 r  claire/ddd/oled_data[15]_i_10__0/O
                         net (fo=1, routed)           0.162     9.307    claire/ddd/oled_data[15]_i_10__0_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I0_O)        0.124     9.431 r  claire/ddd/oled_data[15]_i_5__0/O
                         net (fo=2, routed)           0.452     9.883    claire/ddd/oled_data[15]_i_5__0_n_0
    SLICE_X42Y38         LUT4 (Prop_lut4_I3_O)        0.124    10.007 r  claire/ddd/oled_data[10]_i_1__2/O
                         net (fo=1, routed)           0.000    10.007    claire/ddd/p_0_in_0[10]
    SLICE_X42Y38         FDRE                                         r  claire/ddd/oled_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=474, routed)         1.444    14.785    claire/ddd/CLOCK_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  claire/ddd/oled_data_reg[10]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X42Y38         FDRE (Setup_fdre_C_D)        0.077    15.087    claire/ddd/oled_data_reg[10]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                         -10.007    
  -------------------------------------------------------------------
                         slack                                  5.080    

Slack (MET) :             5.095ns  (required time - arrival time)
  Source:                 claire/ddd/x_green_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            claire/ddd/oled_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.949ns  (logic 1.376ns (27.806%)  route 3.573ns (72.194%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=474, routed)         1.563     5.084    claire/ddd/CLOCK_IBUF_BUFG
    SLICE_X45Y37         FDRE                                         r  claire/ddd/x_green_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  claire/ddd/x_green_reg[4]/Q
                         net (fo=8, routed)           1.298     6.838    claire/ddd/x_green_reg_n_0_[4]
    SLICE_X45Y34         LUT6 (Prop_lut6_I4_O)        0.124     6.962 r  claire/ddd/green_L0_carry_i_2/O
                         net (fo=1, routed)           0.471     7.433    claire/ddd/green_L0_carry_i_2_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.831 f  claire/ddd/green_L0_carry/CO[3]
                         net (fo=1, routed)           1.190     9.021    claire/ddd/green_L015_in
    SLICE_X42Y38         LUT4 (Prop_lut4_I0_O)        0.124     9.145 f  claire/ddd/oled_data[15]_i_10__0/O
                         net (fo=1, routed)           0.162     9.307    claire/ddd/oled_data[15]_i_10__0_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I0_O)        0.124     9.431 f  claire/ddd/oled_data[15]_i_5__0/O
                         net (fo=2, routed)           0.452     9.883    claire/ddd/oled_data[15]_i_5__0_n_0
    SLICE_X42Y38         LUT5 (Prop_lut5_I4_O)        0.150    10.033 r  claire/ddd/oled_data[15]_i_1__1/O
                         net (fo=1, routed)           0.000    10.033    claire/ddd/p_0_in_0[15]
    SLICE_X42Y38         FDRE                                         r  claire/ddd/oled_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=474, routed)         1.444    14.785    claire/ddd/CLOCK_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  claire/ddd/oled_data_reg[15]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X42Y38         FDRE (Setup_fdre_C_D)        0.118    15.128    claire/ddd/oled_data_reg[15]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -10.033    
  -------------------------------------------------------------------
                         slack                                  5.095    

Slack (MET) :             5.098ns  (required time - arrival time)
  Source:                 clk10hz/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk10hz/reg_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.828ns  (logic 1.785ns (36.971%)  route 3.043ns (63.029%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=474, routed)         1.551     5.072    clk10hz/CLOCK_IBUF_BUFG
    SLICE_X32Y21         FDRE                                         r  clk10hz/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  clk10hz/count_reg[3]/Q
                         net (fo=2, routed)           1.260     6.789    clk10hz/count_reg[3]
    SLICE_X33Y24         LUT3 (Prop_lut3_I0_O)        0.124     6.913 r  clk10hz/count[0]_i_15__1/O
                         net (fo=1, routed)           0.000     6.913    clk10hz/count[0]_i_15__1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.463 r  clk10hz/count_reg[0]_i_8__1/CO[3]
                         net (fo=1, routed)           0.009     7.472    clk10hz/count_reg[0]_i_8__1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.586 r  clk10hz/count_reg[0]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     7.586    clk10hz/count_reg[0]_i_3__1_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.814 r  clk10hz/count_reg[0]_i_1__1/CO[2]
                         net (fo=33, routed)          1.395     9.208    clk10hz/clear
    SLICE_X30Y21         LUT2 (Prop_lut2_I0_O)        0.313     9.521 r  clk10hz/reg_clock_i_1__1/O
                         net (fo=1, routed)           0.379     9.900    clk10hz/reg_clock_i_1__1_n_0
    SLICE_X30Y21         FDRE                                         r  clk10hz/reg_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=474, routed)         1.433    14.774    clk10hz/CLOCK_IBUF_BUFG
    SLICE_X30Y21         FDRE                                         r  clk10hz/reg_clock_reg/C
                         clock pessimism              0.275    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X30Y21         FDRE (Setup_fdre_C_D)       -0.016    14.998    clk10hz/reg_clock_reg
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                          -9.900    
  -------------------------------------------------------------------
                         slack                                  5.098    

Slack (MET) :             5.202ns  (required time - arrival time)
  Source:                 claire/oneHzclk/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            claire/oneHzclk/COUNT_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.310ns  (logic 0.828ns (19.212%)  route 3.482ns (80.788%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=474, routed)         1.566     5.087    claire/oneHzclk/CLOCK_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  claire/oneHzclk/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  claire/oneHzclk/COUNT_reg[8]/Q
                         net (fo=2, routed)           0.819     6.362    claire/oneHzclk/COUNT_reg[8]
    SLICE_X41Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.486 r  claire/oneHzclk/COUNT[0]_i_7/O
                         net (fo=2, routed)           1.021     7.507    claire/oneHzclk/COUNT[0]_i_7_n_0
    SLICE_X41Y46         LUT5 (Prop_lut5_I0_O)        0.124     7.631 r  claire/oneHzclk/COUNT[0]_i_4/O
                         net (fo=1, routed)           0.553     8.185    claire/oneHzclk/COUNT[0]_i_4_n_0
    SLICE_X41Y43         LUT5 (Prop_lut5_I3_O)        0.124     8.309 r  claire/oneHzclk/COUNT[0]_i_1/O
                         net (fo=32, routed)          1.089     9.397    claire/oneHzclk/clear
    SLICE_X40Y49         FDRE                                         r  claire/oneHzclk/COUNT_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=474, routed)         1.448    14.789    claire/oneHzclk/CLOCK_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  claire/oneHzclk/COUNT_reg[28]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X40Y49         FDRE (Setup_fdre_C_R)       -0.429    14.599    claire/oneHzclk/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -9.397    
  -------------------------------------------------------------------
                         slack                                  5.202    

Slack (MET) :             5.202ns  (required time - arrival time)
  Source:                 claire/oneHzclk/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            claire/oneHzclk/COUNT_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.310ns  (logic 0.828ns (19.212%)  route 3.482ns (80.788%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=474, routed)         1.566     5.087    claire/oneHzclk/CLOCK_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  claire/oneHzclk/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  claire/oneHzclk/COUNT_reg[8]/Q
                         net (fo=2, routed)           0.819     6.362    claire/oneHzclk/COUNT_reg[8]
    SLICE_X41Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.486 r  claire/oneHzclk/COUNT[0]_i_7/O
                         net (fo=2, routed)           1.021     7.507    claire/oneHzclk/COUNT[0]_i_7_n_0
    SLICE_X41Y46         LUT5 (Prop_lut5_I0_O)        0.124     7.631 r  claire/oneHzclk/COUNT[0]_i_4/O
                         net (fo=1, routed)           0.553     8.185    claire/oneHzclk/COUNT[0]_i_4_n_0
    SLICE_X41Y43         LUT5 (Prop_lut5_I3_O)        0.124     8.309 r  claire/oneHzclk/COUNT[0]_i_1/O
                         net (fo=32, routed)          1.089     9.397    claire/oneHzclk/clear
    SLICE_X40Y49         FDRE                                         r  claire/oneHzclk/COUNT_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=474, routed)         1.448    14.789    claire/oneHzclk/CLOCK_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  claire/oneHzclk/COUNT_reg[29]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X40Y49         FDRE (Setup_fdre_C_R)       -0.429    14.599    claire/oneHzclk/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -9.397    
  -------------------------------------------------------------------
                         slack                                  5.202    

Slack (MET) :             5.202ns  (required time - arrival time)
  Source:                 claire/oneHzclk/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            claire/oneHzclk/COUNT_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.310ns  (logic 0.828ns (19.212%)  route 3.482ns (80.788%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=474, routed)         1.566     5.087    claire/oneHzclk/CLOCK_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  claire/oneHzclk/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  claire/oneHzclk/COUNT_reg[8]/Q
                         net (fo=2, routed)           0.819     6.362    claire/oneHzclk/COUNT_reg[8]
    SLICE_X41Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.486 r  claire/oneHzclk/COUNT[0]_i_7/O
                         net (fo=2, routed)           1.021     7.507    claire/oneHzclk/COUNT[0]_i_7_n_0
    SLICE_X41Y46         LUT5 (Prop_lut5_I0_O)        0.124     7.631 r  claire/oneHzclk/COUNT[0]_i_4/O
                         net (fo=1, routed)           0.553     8.185    claire/oneHzclk/COUNT[0]_i_4_n_0
    SLICE_X41Y43         LUT5 (Prop_lut5_I3_O)        0.124     8.309 r  claire/oneHzclk/COUNT[0]_i_1/O
                         net (fo=32, routed)          1.089     9.397    claire/oneHzclk/clear
    SLICE_X40Y49         FDRE                                         r  claire/oneHzclk/COUNT_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=474, routed)         1.448    14.789    claire/oneHzclk/CLOCK_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  claire/oneHzclk/COUNT_reg[30]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X40Y49         FDRE (Setup_fdre_C_R)       -0.429    14.599    claire/oneHzclk/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -9.397    
  -------------------------------------------------------------------
                         slack                                  5.202    

Slack (MET) :             5.202ns  (required time - arrival time)
  Source:                 claire/oneHzclk/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            claire/oneHzclk/COUNT_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.310ns  (logic 0.828ns (19.212%)  route 3.482ns (80.788%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=474, routed)         1.566     5.087    claire/oneHzclk/CLOCK_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  claire/oneHzclk/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  claire/oneHzclk/COUNT_reg[8]/Q
                         net (fo=2, routed)           0.819     6.362    claire/oneHzclk/COUNT_reg[8]
    SLICE_X41Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.486 r  claire/oneHzclk/COUNT[0]_i_7/O
                         net (fo=2, routed)           1.021     7.507    claire/oneHzclk/COUNT[0]_i_7_n_0
    SLICE_X41Y46         LUT5 (Prop_lut5_I0_O)        0.124     7.631 r  claire/oneHzclk/COUNT[0]_i_4/O
                         net (fo=1, routed)           0.553     8.185    claire/oneHzclk/COUNT[0]_i_4_n_0
    SLICE_X41Y43         LUT5 (Prop_lut5_I3_O)        0.124     8.309 r  claire/oneHzclk/COUNT[0]_i_1/O
                         net (fo=32, routed)          1.089     9.397    claire/oneHzclk/clear
    SLICE_X40Y49         FDRE                                         r  claire/oneHzclk/COUNT_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=474, routed)         1.448    14.789    claire/oneHzclk/CLOCK_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  claire/oneHzclk/COUNT_reg[31]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X40Y49         FDRE (Setup_fdre_C_R)       -0.429    14.599    claire/oneHzclk/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -9.397    
  -------------------------------------------------------------------
                         slack                                  5.202    

Slack (MET) :             5.290ns  (required time - arrival time)
  Source:                 clk6hz/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6hz/reg_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.402ns  (logic 1.814ns (41.205%)  route 2.588ns (58.795%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=474, routed)         1.557     5.078    clk6hz/CLOCK_IBUF_BUFG
    SLICE_X28Y17         FDRE                                         r  clk6hz/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  clk6hz/count_reg[3]/Q
                         net (fo=2, routed)           0.824     6.358    clk6hz/count_reg[3]
    SLICE_X29Y19         LUT3 (Prop_lut3_I2_O)        0.124     6.482 r  clk6hz/count[0]_i_15__3/O
                         net (fo=1, routed)           0.000     6.482    clk6hz/count[0]_i_15__3_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.032 r  clk6hz/count_reg[0]_i_8__3/CO[3]
                         net (fo=1, routed)           0.000     7.032    clk6hz/count_reg[0]_i_8__3_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.146 r  clk6hz/count_reg[0]_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     7.146    clk6hz/count_reg[0]_i_3__3_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.374 r  clk6hz/count_reg[0]_i_1__3/CO[2]
                         net (fo=33, routed)          1.143     8.517    clk6hz/clear
    SLICE_X29Y17         LUT2 (Prop_lut2_I0_O)        0.342     8.859 r  clk6hz/reg_clock_i_1__3/O
                         net (fo=1, routed)           0.621     9.481    clk6hz/reg_clock_i_1__3_n_0
    SLICE_X29Y17         FDRE                                         r  clk6hz/reg_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=474, routed)         1.439    14.780    clk6hz/CLOCK_IBUF_BUFG
    SLICE_X29Y17         FDRE                                         r  clk6hz/reg_clock_reg/C
                         clock pessimism              0.276    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X29Y17         FDRE (Setup_fdre_C_D)       -0.250    14.771    clk6hz/reg_clock_reg
  -------------------------------------------------------------------
                         required time                         14.771    
                         arrival time                          -9.481    
  -------------------------------------------------------------------
                         slack                                  5.290    

Slack (MET) :             5.340ns  (required time - arrival time)
  Source:                 claire/oneHzclk/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            claire/oneHzclk/COUNT_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 0.828ns (19.849%)  route 3.343ns (80.151%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=474, routed)         1.566     5.087    claire/oneHzclk/CLOCK_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  claire/oneHzclk/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  claire/oneHzclk/COUNT_reg[8]/Q
                         net (fo=2, routed)           0.819     6.362    claire/oneHzclk/COUNT_reg[8]
    SLICE_X41Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.486 r  claire/oneHzclk/COUNT[0]_i_7/O
                         net (fo=2, routed)           1.021     7.507    claire/oneHzclk/COUNT[0]_i_7_n_0
    SLICE_X41Y46         LUT5 (Prop_lut5_I0_O)        0.124     7.631 r  claire/oneHzclk/COUNT[0]_i_4/O
                         net (fo=1, routed)           0.553     8.185    claire/oneHzclk/COUNT[0]_i_4_n_0
    SLICE_X41Y43         LUT5 (Prop_lut5_I3_O)        0.124     8.309 r  claire/oneHzclk/COUNT[0]_i_1/O
                         net (fo=32, routed)          0.950     9.259    claire/oneHzclk/clear
    SLICE_X40Y48         FDRE                                         r  claire/oneHzclk/COUNT_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=474, routed)         1.448    14.789    claire/oneHzclk/CLOCK_IBUF_BUFG
    SLICE_X40Y48         FDRE                                         r  claire/oneHzclk/COUNT_reg[24]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X40Y48         FDRE (Setup_fdre_C_R)       -0.429    14.599    claire/oneHzclk/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                  5.340    

Slack (MET) :             5.340ns  (required time - arrival time)
  Source:                 claire/oneHzclk/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            claire/oneHzclk/COUNT_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 0.828ns (19.849%)  route 3.343ns (80.151%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=474, routed)         1.566     5.087    claire/oneHzclk/CLOCK_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  claire/oneHzclk/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  claire/oneHzclk/COUNT_reg[8]/Q
                         net (fo=2, routed)           0.819     6.362    claire/oneHzclk/COUNT_reg[8]
    SLICE_X41Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.486 r  claire/oneHzclk/COUNT[0]_i_7/O
                         net (fo=2, routed)           1.021     7.507    claire/oneHzclk/COUNT[0]_i_7_n_0
    SLICE_X41Y46         LUT5 (Prop_lut5_I0_O)        0.124     7.631 r  claire/oneHzclk/COUNT[0]_i_4/O
                         net (fo=1, routed)           0.553     8.185    claire/oneHzclk/COUNT[0]_i_4_n_0
    SLICE_X41Y43         LUT5 (Prop_lut5_I3_O)        0.124     8.309 r  claire/oneHzclk/COUNT[0]_i_1/O
                         net (fo=32, routed)          0.950     9.259    claire/oneHzclk/clear
    SLICE_X40Y48         FDRE                                         r  claire/oneHzclk/COUNT_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=474, routed)         1.448    14.789    claire/oneHzclk/CLOCK_IBUF_BUFG
    SLICE_X40Y48         FDRE                                         r  claire/oneHzclk/COUNT_reg[25]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X40Y48         FDRE (Setup_fdre_C_R)       -0.429    14.599    claire/oneHzclk/COUNT_reg[25]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                  5.340    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 tim/b/clk1k/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tim/b/clk1k/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=474, routed)         0.564     1.447    tim/b/clk1k/CLOCK_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  tim/b/clk1k/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  tim/b/clk1k/count_reg[23]/Q
                         net (fo=2, routed)           0.117     1.705    tim/b/clk1k/count_reg[23]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  tim/b/clk1k/count_reg[20]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.866    tim/b/clk1k/count_reg[20]_i_1__6_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.920 r  tim/b/clk1k/count_reg[24]_i_1__6/O[0]
                         net (fo=1, routed)           0.000     1.920    tim/b/clk1k/count_reg[24]_i_1__6_n_7
    SLICE_X37Y50         FDRE                                         r  tim/b/clk1k/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=474, routed)         0.830     1.958    tim/b/clk1k/CLOCK_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  tim/b/clk1k/count_reg[24]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    tim/b/clk1k/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 tim/b/clk1k/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tim/b/clk1k/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=474, routed)         0.564     1.447    tim/b/clk1k/CLOCK_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  tim/b/clk1k/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  tim/b/clk1k/count_reg[23]/Q
                         net (fo=2, routed)           0.117     1.705    tim/b/clk1k/count_reg[23]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  tim/b/clk1k/count_reg[20]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.866    tim/b/clk1k/count_reg[20]_i_1__6_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.931 r  tim/b/clk1k/count_reg[24]_i_1__6/O[2]
                         net (fo=1, routed)           0.000     1.931    tim/b/clk1k/count_reg[24]_i_1__6_n_5
    SLICE_X37Y50         FDRE                                         r  tim/b/clk1k/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=474, routed)         0.830     1.958    tim/b/clk1k/CLOCK_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  tim/b/clk1k/count_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    tim/b/clk1k/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 sk/clk1000hz/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sk/clk1000hz/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=474, routed)         0.564     1.447    sk/clk1000hz/CLOCK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  sk/clk1000hz/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  sk/clk1000hz/count_reg[22]/Q
                         net (fo=2, routed)           0.133     1.721    sk/clk1000hz/count_reg[22]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  sk/clk1000hz/count_reg[20]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.881    sk/clk1000hz/count_reg[20]_i_1__4_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.935 r  sk/clk1000hz/count_reg[24]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     1.935    sk/clk1000hz/count_reg[24]_i_1__4_n_7
    SLICE_X32Y50         FDRE                                         r  sk/clk1000hz/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=474, routed)         0.830     1.958    sk/clk1000hz/CLOCK_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  sk/clk1000hz/count_reg[24]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    sk/clk1000hz/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 claire/ddd/oled_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.209ns (43.404%)  route 0.273ns (56.596%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=474, routed)         0.561     1.444    claire/ddd/CLOCK_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  claire/ddd/oled_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  claire/ddd/oled_data_reg[10]/Q
                         net (fo=3, routed)           0.273     1.881    claire/ddd/Q[0]
    SLICE_X33Y38         LUT6 (Prop_lut6_I0_O)        0.045     1.926 r  claire/ddd/oled_data[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.926    claire_n_13
    SLICE_X33Y38         FDRE                                         r  oled_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=474, routed)         0.830     1.957    CLOCK_IBUF_BUFG
    SLICE_X33Y38         FDRE                                         r  oled_data_reg[9]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X33Y38         FDRE (Hold_fdre_C_D)         0.091     1.799    oled_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 sk/clk1000hz/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sk/clk1000hz/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=474, routed)         0.564     1.447    sk/clk1000hz/CLOCK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  sk/clk1000hz/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  sk/clk1000hz/count_reg[22]/Q
                         net (fo=2, routed)           0.133     1.721    sk/clk1000hz/count_reg[22]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  sk/clk1000hz/count_reg[20]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.881    sk/clk1000hz/count_reg[20]_i_1__4_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.946 r  sk/clk1000hz/count_reg[24]_i_1__4/O[2]
                         net (fo=1, routed)           0.000     1.946    sk/clk1000hz/count_reg[24]_i_1__4_n_5
    SLICE_X32Y50         FDRE                                         r  sk/clk1000hz/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=474, routed)         0.830     1.958    sk/clk1000hz/CLOCK_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  sk/clk1000hz/count_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    sk/clk1000hz/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 tim/b/clk1k/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tim/b/clk1k/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=474, routed)         0.564     1.447    tim/b/clk1k/CLOCK_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  tim/b/clk1k/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  tim/b/clk1k/count_reg[23]/Q
                         net (fo=2, routed)           0.117     1.705    tim/b/clk1k/count_reg[23]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  tim/b/clk1k/count_reg[20]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.866    tim/b/clk1k/count_reg[20]_i_1__6_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.956 r  tim/b/clk1k/count_reg[24]_i_1__6/O[1]
                         net (fo=1, routed)           0.000     1.956    tim/b/clk1k/count_reg[24]_i_1__6_n_6
    SLICE_X37Y50         FDRE                                         r  tim/b/clk1k/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=474, routed)         0.830     1.958    tim/b/clk1k/CLOCK_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  tim/b/clk1k/count_reg[25]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    tim/b/clk1k/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 tim/b/clk1k/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tim/b/clk1k/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=474, routed)         0.564     1.447    tim/b/clk1k/CLOCK_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  tim/b/clk1k/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  tim/b/clk1k/count_reg[23]/Q
                         net (fo=2, routed)           0.117     1.705    tim/b/clk1k/count_reg[23]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  tim/b/clk1k/count_reg[20]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.866    tim/b/clk1k/count_reg[20]_i_1__6_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.956 r  tim/b/clk1k/count_reg[24]_i_1__6/O[3]
                         net (fo=1, routed)           0.000     1.956    tim/b/clk1k/count_reg[24]_i_1__6_n_4
    SLICE_X37Y50         FDRE                                         r  tim/b/clk1k/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=474, routed)         0.830     1.958    tim/b/clk1k/CLOCK_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  tim/b/clk1k/count_reg[27]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    tim/b/clk1k/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 tim/b/clk1k/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tim/b/clk1k/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.394ns (76.968%)  route 0.118ns (23.032%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=474, routed)         0.564     1.447    tim/b/clk1k/CLOCK_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  tim/b/clk1k/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  tim/b/clk1k/count_reg[23]/Q
                         net (fo=2, routed)           0.117     1.705    tim/b/clk1k/count_reg[23]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  tim/b/clk1k/count_reg[20]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.866    tim/b/clk1k/count_reg[20]_i_1__6_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.905 r  tim/b/clk1k/count_reg[24]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     1.905    tim/b/clk1k/count_reg[24]_i_1__6_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.959 r  tim/b/clk1k/count_reg[28]_i_1__6/O[0]
                         net (fo=1, routed)           0.000     1.959    tim/b/clk1k/count_reg[28]_i_1__6_n_7
    SLICE_X37Y51         FDRE                                         r  tim/b/clk1k/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=474, routed)         0.830     1.958    tim/b/clk1k/CLOCK_IBUF_BUFG
    SLICE_X37Y51         FDRE                                         r  tim/b/clk1k/count_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    tim/b/clk1k/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 tim/b/clk1k/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tim/b/clk1k/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.405ns (77.452%)  route 0.118ns (22.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=474, routed)         0.564     1.447    tim/b/clk1k/CLOCK_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  tim/b/clk1k/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  tim/b/clk1k/count_reg[23]/Q
                         net (fo=2, routed)           0.117     1.705    tim/b/clk1k/count_reg[23]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  tim/b/clk1k/count_reg[20]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.866    tim/b/clk1k/count_reg[20]_i_1__6_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.905 r  tim/b/clk1k/count_reg[24]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     1.905    tim/b/clk1k/count_reg[24]_i_1__6_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.970 r  tim/b/clk1k/count_reg[28]_i_1__6/O[2]
                         net (fo=1, routed)           0.000     1.970    tim/b/clk1k/count_reg[28]_i_1__6_n_5
    SLICE_X37Y51         FDRE                                         r  tim/b/clk1k/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=474, routed)         0.830     1.958    tim/b/clk1k/CLOCK_IBUF_BUFG
    SLICE_X37Y51         FDRE                                         r  tim/b/clk1k/count_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    tim/b/clk1k/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 sk/clk1000hz/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sk/clk1000hz/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=474, routed)         0.564     1.447    sk/clk1000hz/CLOCK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  sk/clk1000hz/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  sk/clk1000hz/count_reg[22]/Q
                         net (fo=2, routed)           0.133     1.721    sk/clk1000hz/count_reg[22]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  sk/clk1000hz/count_reg[20]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.881    sk/clk1000hz/count_reg[20]_i_1__4_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.971 r  sk/clk1000hz/count_reg[24]_i_1__4/O[1]
                         net (fo=1, routed)           0.000     1.971    sk/clk1000hz/count_reg[24]_i_1__4_n_6
    SLICE_X32Y50         FDRE                                         r  sk/clk1000hz/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=474, routed)         0.830     1.958    sk/clk1000hz/CLOCK_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  sk/clk1000hz/count_reg[25]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    sk/clk1000hz/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y22   activity_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y39   claire/ddd/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y39   claire/ddd/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y39   claire/ddd/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y36   sk/oled_data_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y38   claire/ddd/increment_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y38   claire/ddd/oled_data_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y38   claire/ddd/oled_data_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y36   sk/oled_data_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y39   claire/ddd/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y39   claire/ddd/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y39   claire/ddd/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y36   sk/oled_data_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y36   sk/oled_data_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y36   sk/oled_data_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y36   sk/oled_data_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   tim/b/clk1k/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   tim/b/clk1k/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   tim/b/clk1k/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y22   activity_state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y50   tim/b/clk1k/count_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y50   tim/b/clk1k/count_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y50   tim/b/clk1k/count_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y50   tim/b/clk1k/count_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y51   tim/b/clk1k/count_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y51   tim/b/clk1k/count_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y51   tim/b/clk1k/count_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y51   tim/b/clk1k/count_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y37   claire/ddd/x_green_reg[5]/C



