EDA Netlist Writer report for lab3
Thu Jun 30 03:02:13 2022
Quartus Prime Version 18.1.1 Build 263 12/14/2018 SJ Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. EDA Netlist Writer Messages
  4. Simulation Settings
  5. Simulation Generated Files



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------+
; EDA Netlist Writer Summary                                        ;
+---------------------------+---------------------------------------+
; EDA Netlist Writer Status ; Successful - Thu Jun 30 03:02:13 2022 ;
; Revision Name             ; lab3                                  ;
; Top-level Entity Name     ; lab3                                  ;
; Family                    ; Cyclone 10 GX                         ;
; Simulation Files Creation ; Successful                            ;
+---------------------------+---------------------------------------+


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.1.1 Build 263 12/14/2018 SJ Pro Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Thu Jun 30 03:02:10 2022
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=/home/pganot2/ece120/lab3/simulation/qsim/ lab3 -c lab3
Info (16677): Loading final database
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16678): Successfully loaded final database: elapsed time is 00:00:02
Info (204019): Generated file lab3.vo in folder "/home/pganot2/ece120/lab3/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 1499 megabytes
    Info: Processing ended: Thu Jun 30 03:02:13 2022
    Info: Elapsed time: 00:00:03


+------------------------------------------------------------------------------+
; Simulation Settings                                                          ;
+--------------------------------------------------+---------------------------+
; Option                                           ; Setting                   ;
+--------------------------------------------------+---------------------------+
; Tool Name                                        ; ModelSim-Altera (Verilog) ;
; Truncate long hierarchy paths                    ; Off                       ;
; Map illegal HDL characters                       ; Off                       ;
; Flatten buses into individual nodes              ; Off                       ;
; Bring out device-wide set/reset signals as ports ; Off                       ;
; Do not write top level VHDL entity               ; Off                       ;
; Architecture name in VHDL output netlist         ; structure                 ;
+--------------------------------------------------+---------------------------+


+--------------------------------------------------------------+
; Simulation Generated Files                                   ;
+--------------------------------------------------------------+
; Generated Files                                              ;
+--------------------------------------------------------------+
; /home/pganot2/ece120/lab3/simulation/qsim//lab3_modelsim.xrf ;
; /home/pganot2/ece120/lab3/simulation/qsim//lab3.vo           ;
+--------------------------------------------------------------+


