library IEEE;
use IEEE.std_logic_1164.all;

type bus_array is array(natural range <>) of std_logic_vector;

entity MUXNto1_Kbits is
	generic( N,K : integer )		-- N 은 2의 지수승 max : 16
	port( sel : in std_logic_vector ( 3 downto 0 );
			Data_in : in array(K-1 downto 0) of std_logic_vector(N-1 downto 0);
			Data_out : out std_logic_vector (K-1 downto 0));
end MUXNto1_Kbits;

architecture sel of MUXNto1_Kbits is
begin
	Data_out <= Data_in(1);
end sel;
	