{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 08 01:39:00 2016 " "Info: Processing started: Tue Nov 08 01:39:00 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ram -c ram " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ram -c ram" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Info: Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/LouiseLOXOXLOLXO/School/FYP2/Practical/Projects/ram/ram.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ram " "Info: Elaborating entity \"ram\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 ram.v(40) " "Warning (10230): Verilog HDL assignment warning at ram.v(40): truncated value with size 32 to match size of target (13)" {  } { { "ram.v" "" { Text "C:/LouiseLOXOXLOLXO/School/FYP2/Practical/Projects/ram/ram.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ram.v(49) " "Warning (10230): Verilog HDL assignment warning at ram.v(49): truncated value with size 32 to match size of target (5)" {  } { { "ram.v" "" { Text "C:/LouiseLOXOXLOLXO/School/FYP2/Practical/Projects/ram/ram.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ram.v(53) " "Warning (10230): Verilog HDL assignment warning at ram.v(53): truncated value with size 32 to match size of target (8)" {  } { { "ram.v" "" { Text "C:/LouiseLOXOXLOLXO/School/FYP2/Practical/Projects/ram/ram.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bit_counter ram.v(28) " "Warning (10240): Verilog HDL Always Construct warning at ram.v(28): inferring latch(es) for variable \"bit_counter\", which holds its previous value in one or more paths through the always construct" {  } { { "ram.v" "" { Text "C:/LouiseLOXOXLOLXO/School/FYP2/Practical/Projects/ram/ram.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4096 16 ram.v(67) " "Warning (10230): Verilog HDL assignment warning at ram.v(67): truncated value with size 4096 to match size of target (16)" {  } { { "ram.v" "" { Text "C:/LouiseLOXOXLOLXO/School/FYP2/Practical/Projects/ram/ram.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_counter\[0\] ram.v(28) " "Info (10041): Inferred latch for \"bit_counter\[0\]\" at ram.v(28)" {  } { { "ram.v" "" { Text "C:/LouiseLOXOXLOLXO/School/FYP2/Practical/Projects/ram/ram.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_counter\[1\] ram.v(28) " "Info (10041): Inferred latch for \"bit_counter\[1\]\" at ram.v(28)" {  } { { "ram.v" "" { Text "C:/LouiseLOXOXLOLXO/School/FYP2/Practical/Projects/ram/ram.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_counter\[2\] ram.v(28) " "Info (10041): Inferred latch for \"bit_counter\[2\]\" at ram.v(28)" {  } { { "ram.v" "" { Text "C:/LouiseLOXOXLOLXO/School/FYP2/Practical/Projects/ram/ram.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_counter\[3\] ram.v(28) " "Info (10041): Inferred latch for \"bit_counter\[3\]\" at ram.v(28)" {  } { { "ram.v" "" { Text "C:/LouiseLOXOXLOLXO/School/FYP2/Practical/Projects/ram/ram.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_counter\[4\] ram.v(28) " "Info (10041): Inferred latch for \"bit_counter\[4\]\" at ram.v(28)" {  } { { "ram.v" "" { Text "C:/LouiseLOXOXLOLXO/School/FYP2/Practical/Projects/ram/ram.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_counter\[5\] ram.v(28) " "Info (10041): Inferred latch for \"bit_counter\[5\]\" at ram.v(28)" {  } { { "ram.v" "" { Text "C:/LouiseLOXOXLOLXO/School/FYP2/Practical/Projects/ram/ram.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_counter\[6\] ram.v(28) " "Info (10041): Inferred latch for \"bit_counter\[6\]\" at ram.v(28)" {  } { { "ram.v" "" { Text "C:/LouiseLOXOXLOLXO/School/FYP2/Practical/Projects/ram/ram.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_counter\[7\] ram.v(28) " "Info (10041): Inferred latch for \"bit_counter\[7\]\" at ram.v(28)" {  } { { "ram.v" "" { Text "C:/LouiseLOXOXLOLXO/School/FYP2/Practical/Projects/ram/ram.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_counter\[8\] ram.v(28) " "Info (10041): Inferred latch for \"bit_counter\[8\]\" at ram.v(28)" {  } { { "ram.v" "" { Text "C:/LouiseLOXOXLOLXO/School/FYP2/Practical/Projects/ram/ram.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_counter\[9\] ram.v(28) " "Info (10041): Inferred latch for \"bit_counter\[9\]\" at ram.v(28)" {  } { { "ram.v" "" { Text "C:/LouiseLOXOXLOLXO/School/FYP2/Practical/Projects/ram/ram.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_counter\[10\] ram.v(28) " "Info (10041): Inferred latch for \"bit_counter\[10\]\" at ram.v(28)" {  } { { "ram.v" "" { Text "C:/LouiseLOXOXLOLXO/School/FYP2/Practical/Projects/ram/ram.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_counter\[11\] ram.v(28) " "Info (10041): Inferred latch for \"bit_counter\[11\]\" at ram.v(28)" {  } { { "ram.v" "" { Text "C:/LouiseLOXOXLOLXO/School/FYP2/Practical/Projects/ram/ram.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_counter\[12\] ram.v(28) " "Info (10041): Inferred latch for \"bit_counter\[12\]\" at ram.v(28)" {  } { { "ram.v" "" { Text "C:/LouiseLOXOXLOLXO/School/FYP2/Practical/Projects/ram/ram.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IOPT_READ_LOGIC_IS_ASYNCHRONOUS" "register " "Info: RAM logic \"register\" is uninferred due to asynchronous read logic" {  } { { "ram.v" "register" { Text "C:/LouiseLOXOXLOLXO/School/FYP2/Practical/Projects/ram/ram.v" 