
state-driven-irrigation-controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000214c  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000178  08002258  08002258  00003258  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080023d0  080023d0  00004060  2**0
                  CONTENTS
  4 .ARM          00000008  080023d0  080023d0  000033d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080023d8  080023d8  00004060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080023d8  080023d8  000033d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080023dc  080023dc  000033dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  080023e0  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001c0  20000060  08002440  00004060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000220  08002440  00004220  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00004060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006762  00000000  00000000  00004089  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001463  00000000  00000000  0000a7eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000660  00000000  00000000  0000bc50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000004cd  00000000  00000000  0000c2b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016c28  00000000  00000000  0000c77d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007f79  00000000  00000000  000233a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008212a  00000000  00000000  0002b31e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ad448  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001d18  00000000  00000000  000ad48c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007e  00000000  00000000  000af1a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000060 	.word	0x20000060
 8000128:	00000000 	.word	0x00000000
 800012c:	08002240 	.word	0x08002240

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000064 	.word	0x20000064
 8000148:	08002240 	.word	0x08002240

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <uart_log>:



/* USER CODE BEGIN PV */
void uart_log(const char *msg)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	b082      	sub	sp, #8
 8000160:	af00      	add	r7, sp, #0
 8000162:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(
			&huart1,
			(uint8_t *)msg,
			strlen(msg),
 8000164:	6878      	ldr	r0, [r7, #4]
 8000166:	f7ff fff1 	bl	800014c <strlen>
 800016a:	4603      	mov	r3, r0
	HAL_UART_Transmit(
 800016c:	b29a      	uxth	r2, r3
 800016e:	f04f 33ff 	mov.w	r3, #4294967295
 8000172:	6879      	ldr	r1, [r7, #4]
 8000174:	4803      	ldr	r0, [pc, #12]	@ (8000184 <uart_log+0x28>)
 8000176:	f001 f9df 	bl	8001538 <HAL_UART_Transmit>
			HAL_MAX_DELAY

		);

}
 800017a:	bf00      	nop
 800017c:	3708      	adds	r7, #8
 800017e:	46bd      	mov	sp, r7
 8000180:	bd80      	pop	{r7, pc}
 8000182:	bf00      	nop
 8000184:	2000007c 	.word	0x2000007c

08000188 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000188:	b580      	push	{r7, lr}
 800018a:	b090      	sub	sp, #64	@ 0x40
 800018c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800018e:	f000 fa91 	bl	80006b4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000192:	f000 f8b3 	bl	80002fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000196:	f000 f917 	bl	80003c8 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800019a:	f000 f8eb 	bl	8000374 <MX_USART1_UART_Init>
  uart_log("[BOOT] State_Driven Irrigation Controller started\r\n");
 800019e:	4849      	ldr	r0, [pc, #292]	@ (80002c4 <main+0x13c>)
 80001a0:	f7ff ffdc 	bl	800015c <uart_log>
  system_state_set(STATE_INIT);
 80001a4:	2000      	movs	r0, #0
 80001a6:	f000 fa3f 	bl	8000628 <system_state_set>
  uart_log("[STATE] INIT\n");
 80001aa:	4847      	ldr	r0, [pc, #284]	@ (80002c8 <main+0x140>)
 80001ac:	f7ff ffd6 	bl	800015c <uart_log>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  uint32_t current_time = HAL_GetTick();
 80001b0:	f000 fad8 	bl	8000764 <HAL_GetTick>
 80001b4:	63f8      	str	r0, [r7, #60]	@ 0x3c
	  if ((current_time - last_measure_time) >= MEASURE_INTERVAL_MS)
 80001b6:	4b45      	ldr	r3, [pc, #276]	@ (80002cc <main+0x144>)
 80001b8:	681b      	ldr	r3, [r3, #0]
 80001ba:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80001bc:	1ad3      	subs	r3, r2, r3
 80001be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80001c2:	4293      	cmp	r3, r2
 80001c4:	d3f4      	bcc.n	80001b0 <main+0x28>
	  {
		  last_measure_time = current_time;
 80001c6:	4a41      	ldr	r2, [pc, #260]	@ (80002cc <main+0x144>)
 80001c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80001ca:	6013      	str	r3, [r2, #0]
		  system_state_t state = system_state_get();
 80001cc:	f000 fa3c 	bl	8000648 <system_state_get>
 80001d0:	4603      	mov	r3, r0
 80001d2:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
		  switch (state)
 80001d6:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80001da:	2b05      	cmp	r3, #5
 80001dc:	d86d      	bhi.n	80002ba <main+0x132>
 80001de:	a201      	add	r2, pc, #4	@ (adr r2, 80001e4 <main+0x5c>)
 80001e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80001e4:	080001fd 	.word	0x080001fd
 80001e8:	0800020b 	.word	0x0800020b
 80001ec:	08000219 	.word	0x08000219
 80001f0:	0800025b 	.word	0x0800025b
 80001f4:	0800027f 	.word	0x0800027f
 80001f8:	080002b3 	.word	0x080002b3
		  {
		  case STATE_INIT:
			  uart_log("[STATE] INIT -> IDLE \n " );
 80001fc:	4834      	ldr	r0, [pc, #208]	@ (80002d0 <main+0x148>)
 80001fe:	f7ff ffad 	bl	800015c <uart_log>
			  system_state_set(STATE_IDLE);
 8000202:	2001      	movs	r0, #1
 8000204:	f000 fa10 	bl	8000628 <system_state_set>
			  break;
 8000208:	e05a      	b.n	80002c0 <main+0x138>

		  case STATE_IDLE:
			  uart_log("[STATE] IDLE -> MEASURING\n");
 800020a:	4832      	ldr	r0, [pc, #200]	@ (80002d4 <main+0x14c>)
 800020c:	f7ff ffa6 	bl	800015c <uart_log>
			  system_state_set(STATE_MEASURING);
 8000210:	2002      	movs	r0, #2
 8000212:	f000 fa09 	bl	8000628 <system_state_set>
			  break;
 8000216:	e053      	b.n	80002c0 <main+0x138>

		  case STATE_MEASURING:
		  {
			  uint16_t moisture = soil_sensor_read();
 8000218:	f000 f91c 	bl	8000454 <soil_sensor_read>
 800021c:	4603      	mov	r3, r0
 800021e:	873b      	strh	r3, [r7, #56]	@ 0x38
			  char buf[50];
			  sprintf(buf, "[MEASURE] Moisture = %u \n", moisture);
 8000220:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8000222:	1d3b      	adds	r3, r7, #4
 8000224:	492c      	ldr	r1, [pc, #176]	@ (80002d8 <main+0x150>)
 8000226:	4618      	mov	r0, r3
 8000228:	f001 fb5a 	bl	80018e0 <siprintf>
			  uart_log(buf);
 800022c:	1d3b      	adds	r3, r7, #4
 800022e:	4618      	mov	r0, r3
 8000230:	f7ff ff94 	bl	800015c <uart_log>

			  if (moisture < MOISTURE_DRY_THRESHOLD)
 8000234:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8000238:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800023a:	4293      	cmp	r3, r2
 800023c:	d206      	bcs.n	800024c <main+0xc4>
			  {
				  uart_log("[DECISION] Soil dry -> WATERING \n");
 800023e:	4827      	ldr	r0, [pc, #156]	@ (80002dc <main+0x154>)
 8000240:	f7ff ff8c 	bl	800015c <uart_log>
				  system_state_set(STATE_WATERING);
 8000244:	2003      	movs	r0, #3
 8000246:	f000 f9ef 	bl	8000628 <system_state_set>
			  {
				  uart_log("[DECISION] Soil OK -> IDLE\n");
				  system_state_set(STATE_IDLE);

			  }
			  break;
 800024a:	e039      	b.n	80002c0 <main+0x138>
				  uart_log("[DECISION] Soil OK -> IDLE\n");
 800024c:	4824      	ldr	r0, [pc, #144]	@ (80002e0 <main+0x158>)
 800024e:	f7ff ff85 	bl	800015c <uart_log>
				  system_state_set(STATE_IDLE);
 8000252:	2001      	movs	r0, #1
 8000254:	f000 f9e8 	bl	8000628 <system_state_set>
			  break;
 8000258:	e032      	b.n	80002c0 <main+0x138>


		  }
		  case STATE_WATERING:
		  {
			  uart_log("[PUMP] ON\n");
 800025a:	4822      	ldr	r0, [pc, #136]	@ (80002e4 <main+0x15c>)
 800025c:	f7ff ff7e 	bl	800015c <uart_log>
			  PUMP_ON();
 8000260:	2201      	movs	r2, #1
 8000262:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000266:	4820      	ldr	r0, [pc, #128]	@ (80002e8 <main+0x160>)
 8000268:	f000 fcee 	bl	8000c48 <HAL_GPIO_WritePin>

			  watering_start_time = HAL_GetTick();
 800026c:	f000 fa7a 	bl	8000764 <HAL_GetTick>
 8000270:	4603      	mov	r3, r0
 8000272:	4a1e      	ldr	r2, [pc, #120]	@ (80002ec <main+0x164>)
 8000274:	6013      	str	r3, [r2, #0]
			  system_state_set(STATE_COOLDOWN);
 8000276:	2004      	movs	r0, #4
 8000278:	f000 f9d6 	bl	8000628 <system_state_set>
			  break;
 800027c:	e020      	b.n	80002c0 <main+0x138>

		  }
		  case STATE_COOLDOWN:
		  {
			  if((HAL_GetTick() - watering_start_time) >= WATERING_DURATION_MS)
 800027e:	f000 fa71 	bl	8000764 <HAL_GetTick>
 8000282:	4602      	mov	r2, r0
 8000284:	4b19      	ldr	r3, [pc, #100]	@ (80002ec <main+0x164>)
 8000286:	681b      	ldr	r3, [r3, #0]
 8000288:	1ad3      	subs	r3, r2, r3
 800028a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800028e:	4293      	cmp	r3, r2
 8000290:	d315      	bcc.n	80002be <main+0x136>

			  {
				  PUMP_OFF();
 8000292:	2200      	movs	r2, #0
 8000294:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000298:	4813      	ldr	r0, [pc, #76]	@ (80002e8 <main+0x160>)
 800029a:	f000 fcd5 	bl	8000c48 <HAL_GPIO_WritePin>
				  uart_log("[PUMP] OFF\n");
 800029e:	4814      	ldr	r0, [pc, #80]	@ (80002f0 <main+0x168>)
 80002a0:	f7ff ff5c 	bl	800015c <uart_log>
				  uart_log("[STATE] COOLDOWN -> IDLE\n");
 80002a4:	4813      	ldr	r0, [pc, #76]	@ (80002f4 <main+0x16c>)
 80002a6:	f7ff ff59 	bl	800015c <uart_log>
				  system_state_set(STATE_IDLE);
 80002aa:	2001      	movs	r0, #1
 80002ac:	f000 f9bc 	bl	8000628 <system_state_set>

			  }
			  break;
 80002b0:	e005      	b.n	80002be <main+0x136>


		  }

		  case STATE_ERROR:
		  uart_log("[STATE] ERROR\n");
 80002b2:	4811      	ldr	r0, [pc, #68]	@ (80002f8 <main+0x170>)
 80002b4:	f7ff ff52 	bl	800015c <uart_log>
		  break;
 80002b8:	e002      	b.n	80002c0 <main+0x138>

		  default:
			  break;
 80002ba:	bf00      	nop
 80002bc:	e778      	b.n	80001b0 <main+0x28>
			  break;
 80002be:	bf00      	nop
  {
 80002c0:	e776      	b.n	80001b0 <main+0x28>
 80002c2:	bf00      	nop
 80002c4:	08002258 	.word	0x08002258
 80002c8:	0800228c 	.word	0x0800228c
 80002cc:	200000c4 	.word	0x200000c4
 80002d0:	0800229c 	.word	0x0800229c
 80002d4:	080022b4 	.word	0x080022b4
 80002d8:	080022d0 	.word	0x080022d0
 80002dc:	080022ec 	.word	0x080022ec
 80002e0:	08002310 	.word	0x08002310
 80002e4:	0800232c 	.word	0x0800232c
 80002e8:	40011000 	.word	0x40011000
 80002ec:	200000c8 	.word	0x200000c8
 80002f0:	08002338 	.word	0x08002338
 80002f4:	08002344 	.word	0x08002344
 80002f8:	08002360 	.word	0x08002360

080002fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002fc:	b580      	push	{r7, lr}
 80002fe:	b090      	sub	sp, #64	@ 0x40
 8000300:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000302:	f107 0318 	add.w	r3, r7, #24
 8000306:	2228      	movs	r2, #40	@ 0x28
 8000308:	2100      	movs	r1, #0
 800030a:	4618      	mov	r0, r3
 800030c:	f001 fb08 	bl	8001920 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000310:	1d3b      	adds	r3, r7, #4
 8000312:	2200      	movs	r2, #0
 8000314:	601a      	str	r2, [r3, #0]
 8000316:	605a      	str	r2, [r3, #4]
 8000318:	609a      	str	r2, [r3, #8]
 800031a:	60da      	str	r2, [r3, #12]
 800031c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800031e:	2302      	movs	r3, #2
 8000320:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000322:	2301      	movs	r3, #1
 8000324:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000326:	2310      	movs	r3, #16
 8000328:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800032a:	2300      	movs	r3, #0
 800032c:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800032e:	f107 0318 	add.w	r3, r7, #24
 8000332:	4618      	mov	r0, r3
 8000334:	f000 fca0 	bl	8000c78 <HAL_RCC_OscConfig>
 8000338:	4603      	mov	r3, r0
 800033a:	2b00      	cmp	r3, #0
 800033c:	d001      	beq.n	8000342 <SystemClock_Config+0x46>
  {
    Error_Handler();
 800033e:	f000 f883 	bl	8000448 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000342:	230f      	movs	r3, #15
 8000344:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000346:	2300      	movs	r3, #0
 8000348:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800034a:	2300      	movs	r3, #0
 800034c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800034e:	2300      	movs	r3, #0
 8000350:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000352:	2300      	movs	r3, #0
 8000354:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000356:	1d3b      	adds	r3, r7, #4
 8000358:	2100      	movs	r1, #0
 800035a:	4618      	mov	r0, r3
 800035c:	f000 ff0e 	bl	800117c <HAL_RCC_ClockConfig>
 8000360:	4603      	mov	r3, r0
 8000362:	2b00      	cmp	r3, #0
 8000364:	d001      	beq.n	800036a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000366:	f000 f86f 	bl	8000448 <Error_Handler>
  }
}
 800036a:	bf00      	nop
 800036c:	3740      	adds	r7, #64	@ 0x40
 800036e:	46bd      	mov	sp, r7
 8000370:	bd80      	pop	{r7, pc}
	...

08000374 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000374:	b580      	push	{r7, lr}
 8000376:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000378:	4b11      	ldr	r3, [pc, #68]	@ (80003c0 <MX_USART1_UART_Init+0x4c>)
 800037a:	4a12      	ldr	r2, [pc, #72]	@ (80003c4 <MX_USART1_UART_Init+0x50>)
 800037c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800037e:	4b10      	ldr	r3, [pc, #64]	@ (80003c0 <MX_USART1_UART_Init+0x4c>)
 8000380:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000384:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000386:	4b0e      	ldr	r3, [pc, #56]	@ (80003c0 <MX_USART1_UART_Init+0x4c>)
 8000388:	2200      	movs	r2, #0
 800038a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800038c:	4b0c      	ldr	r3, [pc, #48]	@ (80003c0 <MX_USART1_UART_Init+0x4c>)
 800038e:	2200      	movs	r2, #0
 8000390:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000392:	4b0b      	ldr	r3, [pc, #44]	@ (80003c0 <MX_USART1_UART_Init+0x4c>)
 8000394:	2200      	movs	r2, #0
 8000396:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000398:	4b09      	ldr	r3, [pc, #36]	@ (80003c0 <MX_USART1_UART_Init+0x4c>)
 800039a:	220c      	movs	r2, #12
 800039c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800039e:	4b08      	ldr	r3, [pc, #32]	@ (80003c0 <MX_USART1_UART_Init+0x4c>)
 80003a0:	2200      	movs	r2, #0
 80003a2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80003a4:	4b06      	ldr	r3, [pc, #24]	@ (80003c0 <MX_USART1_UART_Init+0x4c>)
 80003a6:	2200      	movs	r2, #0
 80003a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80003aa:	4805      	ldr	r0, [pc, #20]	@ (80003c0 <MX_USART1_UART_Init+0x4c>)
 80003ac:	f001 f874 	bl	8001498 <HAL_UART_Init>
 80003b0:	4603      	mov	r3, r0
 80003b2:	2b00      	cmp	r3, #0
 80003b4:	d001      	beq.n	80003ba <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80003b6:	f000 f847 	bl	8000448 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80003ba:	bf00      	nop
 80003bc:	bd80      	pop	{r7, pc}
 80003be:	bf00      	nop
 80003c0:	2000007c 	.word	0x2000007c
 80003c4:	40013800 	.word	0x40013800

080003c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003c8:	b580      	push	{r7, lr}
 80003ca:	b086      	sub	sp, #24
 80003cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003ce:	f107 0308 	add.w	r3, r7, #8
 80003d2:	2200      	movs	r2, #0
 80003d4:	601a      	str	r2, [r3, #0]
 80003d6:	605a      	str	r2, [r3, #4]
 80003d8:	609a      	str	r2, [r3, #8]
 80003da:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003dc:	4b18      	ldr	r3, [pc, #96]	@ (8000440 <MX_GPIO_Init+0x78>)
 80003de:	699b      	ldr	r3, [r3, #24]
 80003e0:	4a17      	ldr	r2, [pc, #92]	@ (8000440 <MX_GPIO_Init+0x78>)
 80003e2:	f043 0310 	orr.w	r3, r3, #16
 80003e6:	6193      	str	r3, [r2, #24]
 80003e8:	4b15      	ldr	r3, [pc, #84]	@ (8000440 <MX_GPIO_Init+0x78>)
 80003ea:	699b      	ldr	r3, [r3, #24]
 80003ec:	f003 0310 	and.w	r3, r3, #16
 80003f0:	607b      	str	r3, [r7, #4]
 80003f2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003f4:	4b12      	ldr	r3, [pc, #72]	@ (8000440 <MX_GPIO_Init+0x78>)
 80003f6:	699b      	ldr	r3, [r3, #24]
 80003f8:	4a11      	ldr	r2, [pc, #68]	@ (8000440 <MX_GPIO_Init+0x78>)
 80003fa:	f043 0304 	orr.w	r3, r3, #4
 80003fe:	6193      	str	r3, [r2, #24]
 8000400:	4b0f      	ldr	r3, [pc, #60]	@ (8000440 <MX_GPIO_Init+0x78>)
 8000402:	699b      	ldr	r3, [r3, #24]
 8000404:	f003 0304 	and.w	r3, r3, #4
 8000408:	603b      	str	r3, [r7, #0]
 800040a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PUMP_CTRL_GPIO_Port, PUMP_CTRL_Pin, GPIO_PIN_RESET);
 800040c:	2200      	movs	r2, #0
 800040e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000412:	480c      	ldr	r0, [pc, #48]	@ (8000444 <MX_GPIO_Init+0x7c>)
 8000414:	f000 fc18 	bl	8000c48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PUMP_CTRL_Pin */
  GPIO_InitStruct.Pin = PUMP_CTRL_Pin;
 8000418:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800041c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800041e:	2301      	movs	r3, #1
 8000420:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000422:	2300      	movs	r3, #0
 8000424:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000426:	2302      	movs	r3, #2
 8000428:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(PUMP_CTRL_GPIO_Port, &GPIO_InitStruct);
 800042a:	f107 0308 	add.w	r3, r7, #8
 800042e:	4619      	mov	r1, r3
 8000430:	4804      	ldr	r0, [pc, #16]	@ (8000444 <MX_GPIO_Init+0x7c>)
 8000432:	f000 fa85 	bl	8000940 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000436:	bf00      	nop
 8000438:	3718      	adds	r7, #24
 800043a:	46bd      	mov	sp, r7
 800043c:	bd80      	pop	{r7, pc}
 800043e:	bf00      	nop
 8000440:	40021000 	.word	0x40021000
 8000444:	40011000 	.word	0x40011000

08000448 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000448:	b480      	push	{r7}
 800044a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800044c:	b672      	cpsid	i
}
 800044e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000450:	bf00      	nop
 8000452:	e7fd      	b.n	8000450 <Error_Handler+0x8>

08000454 <soil_sensor_read>:

/* fake soil moisture value */
static uint16_t fake_moisture = 300;

uint16_t soil_sensor_read(void)
{
 8000454:	b480      	push	{r7}
 8000456:	af00      	add	r7, sp, #0
	return fake_moisture;
 8000458:	4b02      	ldr	r3, [pc, #8]	@ (8000464 <soil_sensor_read+0x10>)
 800045a:	881b      	ldrh	r3, [r3, #0]
}
 800045c:	4618      	mov	r0, r3
 800045e:	46bd      	mov	sp, r7
 8000460:	bc80      	pop	{r7}
 8000462:	4770      	bx	lr
 8000464:	20000000 	.word	0x20000000

08000468 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000468:	b480      	push	{r7}
 800046a:	b085      	sub	sp, #20
 800046c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800046e:	4b15      	ldr	r3, [pc, #84]	@ (80004c4 <HAL_MspInit+0x5c>)
 8000470:	699b      	ldr	r3, [r3, #24]
 8000472:	4a14      	ldr	r2, [pc, #80]	@ (80004c4 <HAL_MspInit+0x5c>)
 8000474:	f043 0301 	orr.w	r3, r3, #1
 8000478:	6193      	str	r3, [r2, #24]
 800047a:	4b12      	ldr	r3, [pc, #72]	@ (80004c4 <HAL_MspInit+0x5c>)
 800047c:	699b      	ldr	r3, [r3, #24]
 800047e:	f003 0301 	and.w	r3, r3, #1
 8000482:	60bb      	str	r3, [r7, #8]
 8000484:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000486:	4b0f      	ldr	r3, [pc, #60]	@ (80004c4 <HAL_MspInit+0x5c>)
 8000488:	69db      	ldr	r3, [r3, #28]
 800048a:	4a0e      	ldr	r2, [pc, #56]	@ (80004c4 <HAL_MspInit+0x5c>)
 800048c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000490:	61d3      	str	r3, [r2, #28]
 8000492:	4b0c      	ldr	r3, [pc, #48]	@ (80004c4 <HAL_MspInit+0x5c>)
 8000494:	69db      	ldr	r3, [r3, #28]
 8000496:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800049a:	607b      	str	r3, [r7, #4]
 800049c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800049e:	4b0a      	ldr	r3, [pc, #40]	@ (80004c8 <HAL_MspInit+0x60>)
 80004a0:	685b      	ldr	r3, [r3, #4]
 80004a2:	60fb      	str	r3, [r7, #12]
 80004a4:	68fb      	ldr	r3, [r7, #12]
 80004a6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80004aa:	60fb      	str	r3, [r7, #12]
 80004ac:	68fb      	ldr	r3, [r7, #12]
 80004ae:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80004b2:	60fb      	str	r3, [r7, #12]
 80004b4:	4a04      	ldr	r2, [pc, #16]	@ (80004c8 <HAL_MspInit+0x60>)
 80004b6:	68fb      	ldr	r3, [r7, #12]
 80004b8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004ba:	bf00      	nop
 80004bc:	3714      	adds	r7, #20
 80004be:	46bd      	mov	sp, r7
 80004c0:	bc80      	pop	{r7}
 80004c2:	4770      	bx	lr
 80004c4:	40021000 	.word	0x40021000
 80004c8:	40010000 	.word	0x40010000

080004cc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b088      	sub	sp, #32
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004d4:	f107 0310 	add.w	r3, r7, #16
 80004d8:	2200      	movs	r2, #0
 80004da:	601a      	str	r2, [r3, #0]
 80004dc:	605a      	str	r2, [r3, #4]
 80004de:	609a      	str	r2, [r3, #8]
 80004e0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80004e2:	687b      	ldr	r3, [r7, #4]
 80004e4:	681b      	ldr	r3, [r3, #0]
 80004e6:	4a1c      	ldr	r2, [pc, #112]	@ (8000558 <HAL_UART_MspInit+0x8c>)
 80004e8:	4293      	cmp	r3, r2
 80004ea:	d131      	bne.n	8000550 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80004ec:	4b1b      	ldr	r3, [pc, #108]	@ (800055c <HAL_UART_MspInit+0x90>)
 80004ee:	699b      	ldr	r3, [r3, #24]
 80004f0:	4a1a      	ldr	r2, [pc, #104]	@ (800055c <HAL_UART_MspInit+0x90>)
 80004f2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80004f6:	6193      	str	r3, [r2, #24]
 80004f8:	4b18      	ldr	r3, [pc, #96]	@ (800055c <HAL_UART_MspInit+0x90>)
 80004fa:	699b      	ldr	r3, [r3, #24]
 80004fc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000500:	60fb      	str	r3, [r7, #12]
 8000502:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000504:	4b15      	ldr	r3, [pc, #84]	@ (800055c <HAL_UART_MspInit+0x90>)
 8000506:	699b      	ldr	r3, [r3, #24]
 8000508:	4a14      	ldr	r2, [pc, #80]	@ (800055c <HAL_UART_MspInit+0x90>)
 800050a:	f043 0304 	orr.w	r3, r3, #4
 800050e:	6193      	str	r3, [r2, #24]
 8000510:	4b12      	ldr	r3, [pc, #72]	@ (800055c <HAL_UART_MspInit+0x90>)
 8000512:	699b      	ldr	r3, [r3, #24]
 8000514:	f003 0304 	and.w	r3, r3, #4
 8000518:	60bb      	str	r3, [r7, #8]
 800051a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800051c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000520:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000522:	2302      	movs	r3, #2
 8000524:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000526:	2303      	movs	r3, #3
 8000528:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800052a:	f107 0310 	add.w	r3, r7, #16
 800052e:	4619      	mov	r1, r3
 8000530:	480b      	ldr	r0, [pc, #44]	@ (8000560 <HAL_UART_MspInit+0x94>)
 8000532:	f000 fa05 	bl	8000940 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000536:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800053a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800053c:	2300      	movs	r3, #0
 800053e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000540:	2300      	movs	r3, #0
 8000542:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000544:	f107 0310 	add.w	r3, r7, #16
 8000548:	4619      	mov	r1, r3
 800054a:	4805      	ldr	r0, [pc, #20]	@ (8000560 <HAL_UART_MspInit+0x94>)
 800054c:	f000 f9f8 	bl	8000940 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000550:	bf00      	nop
 8000552:	3720      	adds	r7, #32
 8000554:	46bd      	mov	sp, r7
 8000556:	bd80      	pop	{r7, pc}
 8000558:	40013800 	.word	0x40013800
 800055c:	40021000 	.word	0x40021000
 8000560:	40010800 	.word	0x40010800

08000564 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000564:	b480      	push	{r7}
 8000566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000568:	bf00      	nop
 800056a:	e7fd      	b.n	8000568 <NMI_Handler+0x4>

0800056c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800056c:	b480      	push	{r7}
 800056e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000570:	bf00      	nop
 8000572:	e7fd      	b.n	8000570 <HardFault_Handler+0x4>

08000574 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000574:	b480      	push	{r7}
 8000576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000578:	bf00      	nop
 800057a:	e7fd      	b.n	8000578 <MemManage_Handler+0x4>

0800057c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800057c:	b480      	push	{r7}
 800057e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000580:	bf00      	nop
 8000582:	e7fd      	b.n	8000580 <BusFault_Handler+0x4>

08000584 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000584:	b480      	push	{r7}
 8000586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000588:	bf00      	nop
 800058a:	e7fd      	b.n	8000588 <UsageFault_Handler+0x4>

0800058c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800058c:	b480      	push	{r7}
 800058e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000590:	bf00      	nop
 8000592:	46bd      	mov	sp, r7
 8000594:	bc80      	pop	{r7}
 8000596:	4770      	bx	lr

08000598 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000598:	b480      	push	{r7}
 800059a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800059c:	bf00      	nop
 800059e:	46bd      	mov	sp, r7
 80005a0:	bc80      	pop	{r7}
 80005a2:	4770      	bx	lr

080005a4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80005a4:	b480      	push	{r7}
 80005a6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005a8:	bf00      	nop
 80005aa:	46bd      	mov	sp, r7
 80005ac:	bc80      	pop	{r7}
 80005ae:	4770      	bx	lr

080005b0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005b4:	f000 f8c4 	bl	8000740 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005b8:	bf00      	nop
 80005ba:	bd80      	pop	{r7, pc}

080005bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b086      	sub	sp, #24
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80005c4:	4a14      	ldr	r2, [pc, #80]	@ (8000618 <_sbrk+0x5c>)
 80005c6:	4b15      	ldr	r3, [pc, #84]	@ (800061c <_sbrk+0x60>)
 80005c8:	1ad3      	subs	r3, r2, r3
 80005ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80005cc:	697b      	ldr	r3, [r7, #20]
 80005ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80005d0:	4b13      	ldr	r3, [pc, #76]	@ (8000620 <_sbrk+0x64>)
 80005d2:	681b      	ldr	r3, [r3, #0]
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d102      	bne.n	80005de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80005d8:	4b11      	ldr	r3, [pc, #68]	@ (8000620 <_sbrk+0x64>)
 80005da:	4a12      	ldr	r2, [pc, #72]	@ (8000624 <_sbrk+0x68>)
 80005dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80005de:	4b10      	ldr	r3, [pc, #64]	@ (8000620 <_sbrk+0x64>)
 80005e0:	681a      	ldr	r2, [r3, #0]
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	4413      	add	r3, r2
 80005e6:	693a      	ldr	r2, [r7, #16]
 80005e8:	429a      	cmp	r2, r3
 80005ea:	d207      	bcs.n	80005fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80005ec:	f001 f9a0 	bl	8001930 <__errno>
 80005f0:	4603      	mov	r3, r0
 80005f2:	220c      	movs	r2, #12
 80005f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80005f6:	f04f 33ff 	mov.w	r3, #4294967295
 80005fa:	e009      	b.n	8000610 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80005fc:	4b08      	ldr	r3, [pc, #32]	@ (8000620 <_sbrk+0x64>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000602:	4b07      	ldr	r3, [pc, #28]	@ (8000620 <_sbrk+0x64>)
 8000604:	681a      	ldr	r2, [r3, #0]
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	4413      	add	r3, r2
 800060a:	4a05      	ldr	r2, [pc, #20]	@ (8000620 <_sbrk+0x64>)
 800060c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800060e:	68fb      	ldr	r3, [r7, #12]
}
 8000610:	4618      	mov	r0, r3
 8000612:	3718      	adds	r7, #24
 8000614:	46bd      	mov	sp, r7
 8000616:	bd80      	pop	{r7, pc}
 8000618:	20005000 	.word	0x20005000
 800061c:	00000400 	.word	0x00000400
 8000620:	200000cc 	.word	0x200000cc
 8000624:	20000220 	.word	0x20000220

08000628 <system_state_set>:
#include "system_state.h"
/* current system state */
static system_state_t current_state=STATE_INIT;
/* Set system state*/
void system_state_set(system_state_t new_state)
{
 8000628:	b480      	push	{r7}
 800062a:	b083      	sub	sp, #12
 800062c:	af00      	add	r7, sp, #0
 800062e:	4603      	mov	r3, r0
 8000630:	71fb      	strb	r3, [r7, #7]
	current_state = new_state;
 8000632:	4a04      	ldr	r2, [pc, #16]	@ (8000644 <system_state_set+0x1c>)
 8000634:	79fb      	ldrb	r3, [r7, #7]
 8000636:	7013      	strb	r3, [r2, #0]

}
 8000638:	bf00      	nop
 800063a:	370c      	adds	r7, #12
 800063c:	46bd      	mov	sp, r7
 800063e:	bc80      	pop	{r7}
 8000640:	4770      	bx	lr
 8000642:	bf00      	nop
 8000644:	200000d0 	.word	0x200000d0

08000648 <system_state_get>:
/* get current system state */
system_state_t system_state_get(void)
{
 8000648:	b480      	push	{r7}
 800064a:	af00      	add	r7, sp, #0
	return current_state;
 800064c:	4b02      	ldr	r3, [pc, #8]	@ (8000658 <system_state_get+0x10>)
 800064e:	781b      	ldrb	r3, [r3, #0]
}
 8000650:	4618      	mov	r0, r3
 8000652:	46bd      	mov	sp, r7
 8000654:	bc80      	pop	{r7}
 8000656:	4770      	bx	lr
 8000658:	200000d0 	.word	0x200000d0

0800065c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800065c:	b480      	push	{r7}
 800065e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000660:	bf00      	nop
 8000662:	46bd      	mov	sp, r7
 8000664:	bc80      	pop	{r7}
 8000666:	4770      	bx	lr

08000668 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000668:	f7ff fff8 	bl	800065c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800066c:	480b      	ldr	r0, [pc, #44]	@ (800069c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800066e:	490c      	ldr	r1, [pc, #48]	@ (80006a0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000670:	4a0c      	ldr	r2, [pc, #48]	@ (80006a4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000672:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000674:	e002      	b.n	800067c <LoopCopyDataInit>

08000676 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000676:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000678:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800067a:	3304      	adds	r3, #4

0800067c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800067c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800067e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000680:	d3f9      	bcc.n	8000676 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000682:	4a09      	ldr	r2, [pc, #36]	@ (80006a8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000684:	4c09      	ldr	r4, [pc, #36]	@ (80006ac <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000686:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000688:	e001      	b.n	800068e <LoopFillZerobss>

0800068a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800068a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800068c:	3204      	adds	r2, #4

0800068e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800068e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000690:	d3fb      	bcc.n	800068a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000692:	f001 f953 	bl	800193c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000696:	f7ff fd77 	bl	8000188 <main>
  bx lr
 800069a:	4770      	bx	lr
  ldr r0, =_sdata
 800069c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80006a0:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 80006a4:	080023e0 	.word	0x080023e0
  ldr r2, =_sbss
 80006a8:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 80006ac:	20000220 	.word	0x20000220

080006b0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80006b0:	e7fe      	b.n	80006b0 <ADC1_2_IRQHandler>
	...

080006b4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80006b8:	4b08      	ldr	r3, [pc, #32]	@ (80006dc <HAL_Init+0x28>)
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	4a07      	ldr	r2, [pc, #28]	@ (80006dc <HAL_Init+0x28>)
 80006be:	f043 0310 	orr.w	r3, r3, #16
 80006c2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006c4:	2003      	movs	r0, #3
 80006c6:	f000 f907 	bl	80008d8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80006ca:	200f      	movs	r0, #15
 80006cc:	f000 f808 	bl	80006e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80006d0:	f7ff feca 	bl	8000468 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80006d4:	2300      	movs	r3, #0
}
 80006d6:	4618      	mov	r0, r3
 80006d8:	bd80      	pop	{r7, pc}
 80006da:	bf00      	nop
 80006dc:	40022000 	.word	0x40022000

080006e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b082      	sub	sp, #8
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80006e8:	4b12      	ldr	r3, [pc, #72]	@ (8000734 <HAL_InitTick+0x54>)
 80006ea:	681a      	ldr	r2, [r3, #0]
 80006ec:	4b12      	ldr	r3, [pc, #72]	@ (8000738 <HAL_InitTick+0x58>)
 80006ee:	781b      	ldrb	r3, [r3, #0]
 80006f0:	4619      	mov	r1, r3
 80006f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80006f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80006fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80006fe:	4618      	mov	r0, r3
 8000700:	f000 f911 	bl	8000926 <HAL_SYSTICK_Config>
 8000704:	4603      	mov	r3, r0
 8000706:	2b00      	cmp	r3, #0
 8000708:	d001      	beq.n	800070e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800070a:	2301      	movs	r3, #1
 800070c:	e00e      	b.n	800072c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	2b0f      	cmp	r3, #15
 8000712:	d80a      	bhi.n	800072a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000714:	2200      	movs	r2, #0
 8000716:	6879      	ldr	r1, [r7, #4]
 8000718:	f04f 30ff 	mov.w	r0, #4294967295
 800071c:	f000 f8e7 	bl	80008ee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000720:	4a06      	ldr	r2, [pc, #24]	@ (800073c <HAL_InitTick+0x5c>)
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000726:	2300      	movs	r3, #0
 8000728:	e000      	b.n	800072c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800072a:	2301      	movs	r3, #1
}
 800072c:	4618      	mov	r0, r3
 800072e:	3708      	adds	r7, #8
 8000730:	46bd      	mov	sp, r7
 8000732:	bd80      	pop	{r7, pc}
 8000734:	20000004 	.word	0x20000004
 8000738:	2000000c 	.word	0x2000000c
 800073c:	20000008 	.word	0x20000008

08000740 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000740:	b480      	push	{r7}
 8000742:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000744:	4b05      	ldr	r3, [pc, #20]	@ (800075c <HAL_IncTick+0x1c>)
 8000746:	781b      	ldrb	r3, [r3, #0]
 8000748:	461a      	mov	r2, r3
 800074a:	4b05      	ldr	r3, [pc, #20]	@ (8000760 <HAL_IncTick+0x20>)
 800074c:	681b      	ldr	r3, [r3, #0]
 800074e:	4413      	add	r3, r2
 8000750:	4a03      	ldr	r2, [pc, #12]	@ (8000760 <HAL_IncTick+0x20>)
 8000752:	6013      	str	r3, [r2, #0]
}
 8000754:	bf00      	nop
 8000756:	46bd      	mov	sp, r7
 8000758:	bc80      	pop	{r7}
 800075a:	4770      	bx	lr
 800075c:	2000000c 	.word	0x2000000c
 8000760:	200000d4 	.word	0x200000d4

08000764 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000764:	b480      	push	{r7}
 8000766:	af00      	add	r7, sp, #0
  return uwTick;
 8000768:	4b02      	ldr	r3, [pc, #8]	@ (8000774 <HAL_GetTick+0x10>)
 800076a:	681b      	ldr	r3, [r3, #0]
}
 800076c:	4618      	mov	r0, r3
 800076e:	46bd      	mov	sp, r7
 8000770:	bc80      	pop	{r7}
 8000772:	4770      	bx	lr
 8000774:	200000d4 	.word	0x200000d4

08000778 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000778:	b480      	push	{r7}
 800077a:	b085      	sub	sp, #20
 800077c:	af00      	add	r7, sp, #0
 800077e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	f003 0307 	and.w	r3, r3, #7
 8000786:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000788:	4b0c      	ldr	r3, [pc, #48]	@ (80007bc <__NVIC_SetPriorityGrouping+0x44>)
 800078a:	68db      	ldr	r3, [r3, #12]
 800078c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800078e:	68ba      	ldr	r2, [r7, #8]
 8000790:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000794:	4013      	ands	r3, r2
 8000796:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000798:	68fb      	ldr	r3, [r7, #12]
 800079a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800079c:	68bb      	ldr	r3, [r7, #8]
 800079e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80007a0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80007a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80007a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80007aa:	4a04      	ldr	r2, [pc, #16]	@ (80007bc <__NVIC_SetPriorityGrouping+0x44>)
 80007ac:	68bb      	ldr	r3, [r7, #8]
 80007ae:	60d3      	str	r3, [r2, #12]
}
 80007b0:	bf00      	nop
 80007b2:	3714      	adds	r7, #20
 80007b4:	46bd      	mov	sp, r7
 80007b6:	bc80      	pop	{r7}
 80007b8:	4770      	bx	lr
 80007ba:	bf00      	nop
 80007bc:	e000ed00 	.word	0xe000ed00

080007c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80007c0:	b480      	push	{r7}
 80007c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007c4:	4b04      	ldr	r3, [pc, #16]	@ (80007d8 <__NVIC_GetPriorityGrouping+0x18>)
 80007c6:	68db      	ldr	r3, [r3, #12]
 80007c8:	0a1b      	lsrs	r3, r3, #8
 80007ca:	f003 0307 	and.w	r3, r3, #7
}
 80007ce:	4618      	mov	r0, r3
 80007d0:	46bd      	mov	sp, r7
 80007d2:	bc80      	pop	{r7}
 80007d4:	4770      	bx	lr
 80007d6:	bf00      	nop
 80007d8:	e000ed00 	.word	0xe000ed00

080007dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007dc:	b480      	push	{r7}
 80007de:	b083      	sub	sp, #12
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	4603      	mov	r3, r0
 80007e4:	6039      	str	r1, [r7, #0]
 80007e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	db0a      	blt.n	8000806 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007f0:	683b      	ldr	r3, [r7, #0]
 80007f2:	b2da      	uxtb	r2, r3
 80007f4:	490c      	ldr	r1, [pc, #48]	@ (8000828 <__NVIC_SetPriority+0x4c>)
 80007f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007fa:	0112      	lsls	r2, r2, #4
 80007fc:	b2d2      	uxtb	r2, r2
 80007fe:	440b      	add	r3, r1
 8000800:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000804:	e00a      	b.n	800081c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000806:	683b      	ldr	r3, [r7, #0]
 8000808:	b2da      	uxtb	r2, r3
 800080a:	4908      	ldr	r1, [pc, #32]	@ (800082c <__NVIC_SetPriority+0x50>)
 800080c:	79fb      	ldrb	r3, [r7, #7]
 800080e:	f003 030f 	and.w	r3, r3, #15
 8000812:	3b04      	subs	r3, #4
 8000814:	0112      	lsls	r2, r2, #4
 8000816:	b2d2      	uxtb	r2, r2
 8000818:	440b      	add	r3, r1
 800081a:	761a      	strb	r2, [r3, #24]
}
 800081c:	bf00      	nop
 800081e:	370c      	adds	r7, #12
 8000820:	46bd      	mov	sp, r7
 8000822:	bc80      	pop	{r7}
 8000824:	4770      	bx	lr
 8000826:	bf00      	nop
 8000828:	e000e100 	.word	0xe000e100
 800082c:	e000ed00 	.word	0xe000ed00

08000830 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000830:	b480      	push	{r7}
 8000832:	b089      	sub	sp, #36	@ 0x24
 8000834:	af00      	add	r7, sp, #0
 8000836:	60f8      	str	r0, [r7, #12]
 8000838:	60b9      	str	r1, [r7, #8]
 800083a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800083c:	68fb      	ldr	r3, [r7, #12]
 800083e:	f003 0307 	and.w	r3, r3, #7
 8000842:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000844:	69fb      	ldr	r3, [r7, #28]
 8000846:	f1c3 0307 	rsb	r3, r3, #7
 800084a:	2b04      	cmp	r3, #4
 800084c:	bf28      	it	cs
 800084e:	2304      	movcs	r3, #4
 8000850:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000852:	69fb      	ldr	r3, [r7, #28]
 8000854:	3304      	adds	r3, #4
 8000856:	2b06      	cmp	r3, #6
 8000858:	d902      	bls.n	8000860 <NVIC_EncodePriority+0x30>
 800085a:	69fb      	ldr	r3, [r7, #28]
 800085c:	3b03      	subs	r3, #3
 800085e:	e000      	b.n	8000862 <NVIC_EncodePriority+0x32>
 8000860:	2300      	movs	r3, #0
 8000862:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000864:	f04f 32ff 	mov.w	r2, #4294967295
 8000868:	69bb      	ldr	r3, [r7, #24]
 800086a:	fa02 f303 	lsl.w	r3, r2, r3
 800086e:	43da      	mvns	r2, r3
 8000870:	68bb      	ldr	r3, [r7, #8]
 8000872:	401a      	ands	r2, r3
 8000874:	697b      	ldr	r3, [r7, #20]
 8000876:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000878:	f04f 31ff 	mov.w	r1, #4294967295
 800087c:	697b      	ldr	r3, [r7, #20]
 800087e:	fa01 f303 	lsl.w	r3, r1, r3
 8000882:	43d9      	mvns	r1, r3
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000888:	4313      	orrs	r3, r2
         );
}
 800088a:	4618      	mov	r0, r3
 800088c:	3724      	adds	r7, #36	@ 0x24
 800088e:	46bd      	mov	sp, r7
 8000890:	bc80      	pop	{r7}
 8000892:	4770      	bx	lr

08000894 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b082      	sub	sp, #8
 8000898:	af00      	add	r7, sp, #0
 800089a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	3b01      	subs	r3, #1
 80008a0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80008a4:	d301      	bcc.n	80008aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80008a6:	2301      	movs	r3, #1
 80008a8:	e00f      	b.n	80008ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008aa:	4a0a      	ldr	r2, [pc, #40]	@ (80008d4 <SysTick_Config+0x40>)
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	3b01      	subs	r3, #1
 80008b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80008b2:	210f      	movs	r1, #15
 80008b4:	f04f 30ff 	mov.w	r0, #4294967295
 80008b8:	f7ff ff90 	bl	80007dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008bc:	4b05      	ldr	r3, [pc, #20]	@ (80008d4 <SysTick_Config+0x40>)
 80008be:	2200      	movs	r2, #0
 80008c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008c2:	4b04      	ldr	r3, [pc, #16]	@ (80008d4 <SysTick_Config+0x40>)
 80008c4:	2207      	movs	r2, #7
 80008c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80008c8:	2300      	movs	r3, #0
}
 80008ca:	4618      	mov	r0, r3
 80008cc:	3708      	adds	r7, #8
 80008ce:	46bd      	mov	sp, r7
 80008d0:	bd80      	pop	{r7, pc}
 80008d2:	bf00      	nop
 80008d4:	e000e010 	.word	0xe000e010

080008d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	b082      	sub	sp, #8
 80008dc:	af00      	add	r7, sp, #0
 80008de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80008e0:	6878      	ldr	r0, [r7, #4]
 80008e2:	f7ff ff49 	bl	8000778 <__NVIC_SetPriorityGrouping>
}
 80008e6:	bf00      	nop
 80008e8:	3708      	adds	r7, #8
 80008ea:	46bd      	mov	sp, r7
 80008ec:	bd80      	pop	{r7, pc}

080008ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80008ee:	b580      	push	{r7, lr}
 80008f0:	b086      	sub	sp, #24
 80008f2:	af00      	add	r7, sp, #0
 80008f4:	4603      	mov	r3, r0
 80008f6:	60b9      	str	r1, [r7, #8]
 80008f8:	607a      	str	r2, [r7, #4]
 80008fa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80008fc:	2300      	movs	r3, #0
 80008fe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000900:	f7ff ff5e 	bl	80007c0 <__NVIC_GetPriorityGrouping>
 8000904:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000906:	687a      	ldr	r2, [r7, #4]
 8000908:	68b9      	ldr	r1, [r7, #8]
 800090a:	6978      	ldr	r0, [r7, #20]
 800090c:	f7ff ff90 	bl	8000830 <NVIC_EncodePriority>
 8000910:	4602      	mov	r2, r0
 8000912:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000916:	4611      	mov	r1, r2
 8000918:	4618      	mov	r0, r3
 800091a:	f7ff ff5f 	bl	80007dc <__NVIC_SetPriority>
}
 800091e:	bf00      	nop
 8000920:	3718      	adds	r7, #24
 8000922:	46bd      	mov	sp, r7
 8000924:	bd80      	pop	{r7, pc}

08000926 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000926:	b580      	push	{r7, lr}
 8000928:	b082      	sub	sp, #8
 800092a:	af00      	add	r7, sp, #0
 800092c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800092e:	6878      	ldr	r0, [r7, #4]
 8000930:	f7ff ffb0 	bl	8000894 <SysTick_Config>
 8000934:	4603      	mov	r3, r0
}
 8000936:	4618      	mov	r0, r3
 8000938:	3708      	adds	r7, #8
 800093a:	46bd      	mov	sp, r7
 800093c:	bd80      	pop	{r7, pc}
	...

08000940 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000940:	b480      	push	{r7}
 8000942:	b08b      	sub	sp, #44	@ 0x2c
 8000944:	af00      	add	r7, sp, #0
 8000946:	6078      	str	r0, [r7, #4]
 8000948:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800094a:	2300      	movs	r3, #0
 800094c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800094e:	2300      	movs	r3, #0
 8000950:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000952:	e169      	b.n	8000c28 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000954:	2201      	movs	r2, #1
 8000956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000958:	fa02 f303 	lsl.w	r3, r2, r3
 800095c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800095e:	683b      	ldr	r3, [r7, #0]
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	69fa      	ldr	r2, [r7, #28]
 8000964:	4013      	ands	r3, r2
 8000966:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000968:	69ba      	ldr	r2, [r7, #24]
 800096a:	69fb      	ldr	r3, [r7, #28]
 800096c:	429a      	cmp	r2, r3
 800096e:	f040 8158 	bne.w	8000c22 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000972:	683b      	ldr	r3, [r7, #0]
 8000974:	685b      	ldr	r3, [r3, #4]
 8000976:	4a9a      	ldr	r2, [pc, #616]	@ (8000be0 <HAL_GPIO_Init+0x2a0>)
 8000978:	4293      	cmp	r3, r2
 800097a:	d05e      	beq.n	8000a3a <HAL_GPIO_Init+0xfa>
 800097c:	4a98      	ldr	r2, [pc, #608]	@ (8000be0 <HAL_GPIO_Init+0x2a0>)
 800097e:	4293      	cmp	r3, r2
 8000980:	d875      	bhi.n	8000a6e <HAL_GPIO_Init+0x12e>
 8000982:	4a98      	ldr	r2, [pc, #608]	@ (8000be4 <HAL_GPIO_Init+0x2a4>)
 8000984:	4293      	cmp	r3, r2
 8000986:	d058      	beq.n	8000a3a <HAL_GPIO_Init+0xfa>
 8000988:	4a96      	ldr	r2, [pc, #600]	@ (8000be4 <HAL_GPIO_Init+0x2a4>)
 800098a:	4293      	cmp	r3, r2
 800098c:	d86f      	bhi.n	8000a6e <HAL_GPIO_Init+0x12e>
 800098e:	4a96      	ldr	r2, [pc, #600]	@ (8000be8 <HAL_GPIO_Init+0x2a8>)
 8000990:	4293      	cmp	r3, r2
 8000992:	d052      	beq.n	8000a3a <HAL_GPIO_Init+0xfa>
 8000994:	4a94      	ldr	r2, [pc, #592]	@ (8000be8 <HAL_GPIO_Init+0x2a8>)
 8000996:	4293      	cmp	r3, r2
 8000998:	d869      	bhi.n	8000a6e <HAL_GPIO_Init+0x12e>
 800099a:	4a94      	ldr	r2, [pc, #592]	@ (8000bec <HAL_GPIO_Init+0x2ac>)
 800099c:	4293      	cmp	r3, r2
 800099e:	d04c      	beq.n	8000a3a <HAL_GPIO_Init+0xfa>
 80009a0:	4a92      	ldr	r2, [pc, #584]	@ (8000bec <HAL_GPIO_Init+0x2ac>)
 80009a2:	4293      	cmp	r3, r2
 80009a4:	d863      	bhi.n	8000a6e <HAL_GPIO_Init+0x12e>
 80009a6:	4a92      	ldr	r2, [pc, #584]	@ (8000bf0 <HAL_GPIO_Init+0x2b0>)
 80009a8:	4293      	cmp	r3, r2
 80009aa:	d046      	beq.n	8000a3a <HAL_GPIO_Init+0xfa>
 80009ac:	4a90      	ldr	r2, [pc, #576]	@ (8000bf0 <HAL_GPIO_Init+0x2b0>)
 80009ae:	4293      	cmp	r3, r2
 80009b0:	d85d      	bhi.n	8000a6e <HAL_GPIO_Init+0x12e>
 80009b2:	2b12      	cmp	r3, #18
 80009b4:	d82a      	bhi.n	8000a0c <HAL_GPIO_Init+0xcc>
 80009b6:	2b12      	cmp	r3, #18
 80009b8:	d859      	bhi.n	8000a6e <HAL_GPIO_Init+0x12e>
 80009ba:	a201      	add	r2, pc, #4	@ (adr r2, 80009c0 <HAL_GPIO_Init+0x80>)
 80009bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009c0:	08000a3b 	.word	0x08000a3b
 80009c4:	08000a15 	.word	0x08000a15
 80009c8:	08000a27 	.word	0x08000a27
 80009cc:	08000a69 	.word	0x08000a69
 80009d0:	08000a6f 	.word	0x08000a6f
 80009d4:	08000a6f 	.word	0x08000a6f
 80009d8:	08000a6f 	.word	0x08000a6f
 80009dc:	08000a6f 	.word	0x08000a6f
 80009e0:	08000a6f 	.word	0x08000a6f
 80009e4:	08000a6f 	.word	0x08000a6f
 80009e8:	08000a6f 	.word	0x08000a6f
 80009ec:	08000a6f 	.word	0x08000a6f
 80009f0:	08000a6f 	.word	0x08000a6f
 80009f4:	08000a6f 	.word	0x08000a6f
 80009f8:	08000a6f 	.word	0x08000a6f
 80009fc:	08000a6f 	.word	0x08000a6f
 8000a00:	08000a6f 	.word	0x08000a6f
 8000a04:	08000a1d 	.word	0x08000a1d
 8000a08:	08000a31 	.word	0x08000a31
 8000a0c:	4a79      	ldr	r2, [pc, #484]	@ (8000bf4 <HAL_GPIO_Init+0x2b4>)
 8000a0e:	4293      	cmp	r3, r2
 8000a10:	d013      	beq.n	8000a3a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000a12:	e02c      	b.n	8000a6e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000a14:	683b      	ldr	r3, [r7, #0]
 8000a16:	68db      	ldr	r3, [r3, #12]
 8000a18:	623b      	str	r3, [r7, #32]
          break;
 8000a1a:	e029      	b.n	8000a70 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000a1c:	683b      	ldr	r3, [r7, #0]
 8000a1e:	68db      	ldr	r3, [r3, #12]
 8000a20:	3304      	adds	r3, #4
 8000a22:	623b      	str	r3, [r7, #32]
          break;
 8000a24:	e024      	b.n	8000a70 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000a26:	683b      	ldr	r3, [r7, #0]
 8000a28:	68db      	ldr	r3, [r3, #12]
 8000a2a:	3308      	adds	r3, #8
 8000a2c:	623b      	str	r3, [r7, #32]
          break;
 8000a2e:	e01f      	b.n	8000a70 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000a30:	683b      	ldr	r3, [r7, #0]
 8000a32:	68db      	ldr	r3, [r3, #12]
 8000a34:	330c      	adds	r3, #12
 8000a36:	623b      	str	r3, [r7, #32]
          break;
 8000a38:	e01a      	b.n	8000a70 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000a3a:	683b      	ldr	r3, [r7, #0]
 8000a3c:	689b      	ldr	r3, [r3, #8]
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d102      	bne.n	8000a48 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000a42:	2304      	movs	r3, #4
 8000a44:	623b      	str	r3, [r7, #32]
          break;
 8000a46:	e013      	b.n	8000a70 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000a48:	683b      	ldr	r3, [r7, #0]
 8000a4a:	689b      	ldr	r3, [r3, #8]
 8000a4c:	2b01      	cmp	r3, #1
 8000a4e:	d105      	bne.n	8000a5c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000a50:	2308      	movs	r3, #8
 8000a52:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	69fa      	ldr	r2, [r7, #28]
 8000a58:	611a      	str	r2, [r3, #16]
          break;
 8000a5a:	e009      	b.n	8000a70 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000a5c:	2308      	movs	r3, #8
 8000a5e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	69fa      	ldr	r2, [r7, #28]
 8000a64:	615a      	str	r2, [r3, #20]
          break;
 8000a66:	e003      	b.n	8000a70 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000a68:	2300      	movs	r3, #0
 8000a6a:	623b      	str	r3, [r7, #32]
          break;
 8000a6c:	e000      	b.n	8000a70 <HAL_GPIO_Init+0x130>
          break;
 8000a6e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000a70:	69bb      	ldr	r3, [r7, #24]
 8000a72:	2bff      	cmp	r3, #255	@ 0xff
 8000a74:	d801      	bhi.n	8000a7a <HAL_GPIO_Init+0x13a>
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	e001      	b.n	8000a7e <HAL_GPIO_Init+0x13e>
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	3304      	adds	r3, #4
 8000a7e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000a80:	69bb      	ldr	r3, [r7, #24]
 8000a82:	2bff      	cmp	r3, #255	@ 0xff
 8000a84:	d802      	bhi.n	8000a8c <HAL_GPIO_Init+0x14c>
 8000a86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a88:	009b      	lsls	r3, r3, #2
 8000a8a:	e002      	b.n	8000a92 <HAL_GPIO_Init+0x152>
 8000a8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a8e:	3b08      	subs	r3, #8
 8000a90:	009b      	lsls	r3, r3, #2
 8000a92:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000a94:	697b      	ldr	r3, [r7, #20]
 8000a96:	681a      	ldr	r2, [r3, #0]
 8000a98:	210f      	movs	r1, #15
 8000a9a:	693b      	ldr	r3, [r7, #16]
 8000a9c:	fa01 f303 	lsl.w	r3, r1, r3
 8000aa0:	43db      	mvns	r3, r3
 8000aa2:	401a      	ands	r2, r3
 8000aa4:	6a39      	ldr	r1, [r7, #32]
 8000aa6:	693b      	ldr	r3, [r7, #16]
 8000aa8:	fa01 f303 	lsl.w	r3, r1, r3
 8000aac:	431a      	orrs	r2, r3
 8000aae:	697b      	ldr	r3, [r7, #20]
 8000ab0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000ab2:	683b      	ldr	r3, [r7, #0]
 8000ab4:	685b      	ldr	r3, [r3, #4]
 8000ab6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	f000 80b1 	beq.w	8000c22 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000ac0:	4b4d      	ldr	r3, [pc, #308]	@ (8000bf8 <HAL_GPIO_Init+0x2b8>)
 8000ac2:	699b      	ldr	r3, [r3, #24]
 8000ac4:	4a4c      	ldr	r2, [pc, #304]	@ (8000bf8 <HAL_GPIO_Init+0x2b8>)
 8000ac6:	f043 0301 	orr.w	r3, r3, #1
 8000aca:	6193      	str	r3, [r2, #24]
 8000acc:	4b4a      	ldr	r3, [pc, #296]	@ (8000bf8 <HAL_GPIO_Init+0x2b8>)
 8000ace:	699b      	ldr	r3, [r3, #24]
 8000ad0:	f003 0301 	and.w	r3, r3, #1
 8000ad4:	60bb      	str	r3, [r7, #8]
 8000ad6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000ad8:	4a48      	ldr	r2, [pc, #288]	@ (8000bfc <HAL_GPIO_Init+0x2bc>)
 8000ada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000adc:	089b      	lsrs	r3, r3, #2
 8000ade:	3302      	adds	r3, #2
 8000ae0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ae4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000ae6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ae8:	f003 0303 	and.w	r3, r3, #3
 8000aec:	009b      	lsls	r3, r3, #2
 8000aee:	220f      	movs	r2, #15
 8000af0:	fa02 f303 	lsl.w	r3, r2, r3
 8000af4:	43db      	mvns	r3, r3
 8000af6:	68fa      	ldr	r2, [r7, #12]
 8000af8:	4013      	ands	r3, r2
 8000afa:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	4a40      	ldr	r2, [pc, #256]	@ (8000c00 <HAL_GPIO_Init+0x2c0>)
 8000b00:	4293      	cmp	r3, r2
 8000b02:	d013      	beq.n	8000b2c <HAL_GPIO_Init+0x1ec>
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	4a3f      	ldr	r2, [pc, #252]	@ (8000c04 <HAL_GPIO_Init+0x2c4>)
 8000b08:	4293      	cmp	r3, r2
 8000b0a:	d00d      	beq.n	8000b28 <HAL_GPIO_Init+0x1e8>
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	4a3e      	ldr	r2, [pc, #248]	@ (8000c08 <HAL_GPIO_Init+0x2c8>)
 8000b10:	4293      	cmp	r3, r2
 8000b12:	d007      	beq.n	8000b24 <HAL_GPIO_Init+0x1e4>
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	4a3d      	ldr	r2, [pc, #244]	@ (8000c0c <HAL_GPIO_Init+0x2cc>)
 8000b18:	4293      	cmp	r3, r2
 8000b1a:	d101      	bne.n	8000b20 <HAL_GPIO_Init+0x1e0>
 8000b1c:	2303      	movs	r3, #3
 8000b1e:	e006      	b.n	8000b2e <HAL_GPIO_Init+0x1ee>
 8000b20:	2304      	movs	r3, #4
 8000b22:	e004      	b.n	8000b2e <HAL_GPIO_Init+0x1ee>
 8000b24:	2302      	movs	r3, #2
 8000b26:	e002      	b.n	8000b2e <HAL_GPIO_Init+0x1ee>
 8000b28:	2301      	movs	r3, #1
 8000b2a:	e000      	b.n	8000b2e <HAL_GPIO_Init+0x1ee>
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000b30:	f002 0203 	and.w	r2, r2, #3
 8000b34:	0092      	lsls	r2, r2, #2
 8000b36:	4093      	lsls	r3, r2
 8000b38:	68fa      	ldr	r2, [r7, #12]
 8000b3a:	4313      	orrs	r3, r2
 8000b3c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000b3e:	492f      	ldr	r1, [pc, #188]	@ (8000bfc <HAL_GPIO_Init+0x2bc>)
 8000b40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b42:	089b      	lsrs	r3, r3, #2
 8000b44:	3302      	adds	r3, #2
 8000b46:	68fa      	ldr	r2, [r7, #12]
 8000b48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000b4c:	683b      	ldr	r3, [r7, #0]
 8000b4e:	685b      	ldr	r3, [r3, #4]
 8000b50:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d006      	beq.n	8000b66 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000b58:	4b2d      	ldr	r3, [pc, #180]	@ (8000c10 <HAL_GPIO_Init+0x2d0>)
 8000b5a:	689a      	ldr	r2, [r3, #8]
 8000b5c:	492c      	ldr	r1, [pc, #176]	@ (8000c10 <HAL_GPIO_Init+0x2d0>)
 8000b5e:	69bb      	ldr	r3, [r7, #24]
 8000b60:	4313      	orrs	r3, r2
 8000b62:	608b      	str	r3, [r1, #8]
 8000b64:	e006      	b.n	8000b74 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000b66:	4b2a      	ldr	r3, [pc, #168]	@ (8000c10 <HAL_GPIO_Init+0x2d0>)
 8000b68:	689a      	ldr	r2, [r3, #8]
 8000b6a:	69bb      	ldr	r3, [r7, #24]
 8000b6c:	43db      	mvns	r3, r3
 8000b6e:	4928      	ldr	r1, [pc, #160]	@ (8000c10 <HAL_GPIO_Init+0x2d0>)
 8000b70:	4013      	ands	r3, r2
 8000b72:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000b74:	683b      	ldr	r3, [r7, #0]
 8000b76:	685b      	ldr	r3, [r3, #4]
 8000b78:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d006      	beq.n	8000b8e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000b80:	4b23      	ldr	r3, [pc, #140]	@ (8000c10 <HAL_GPIO_Init+0x2d0>)
 8000b82:	68da      	ldr	r2, [r3, #12]
 8000b84:	4922      	ldr	r1, [pc, #136]	@ (8000c10 <HAL_GPIO_Init+0x2d0>)
 8000b86:	69bb      	ldr	r3, [r7, #24]
 8000b88:	4313      	orrs	r3, r2
 8000b8a:	60cb      	str	r3, [r1, #12]
 8000b8c:	e006      	b.n	8000b9c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000b8e:	4b20      	ldr	r3, [pc, #128]	@ (8000c10 <HAL_GPIO_Init+0x2d0>)
 8000b90:	68da      	ldr	r2, [r3, #12]
 8000b92:	69bb      	ldr	r3, [r7, #24]
 8000b94:	43db      	mvns	r3, r3
 8000b96:	491e      	ldr	r1, [pc, #120]	@ (8000c10 <HAL_GPIO_Init+0x2d0>)
 8000b98:	4013      	ands	r3, r2
 8000b9a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000b9c:	683b      	ldr	r3, [r7, #0]
 8000b9e:	685b      	ldr	r3, [r3, #4]
 8000ba0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d006      	beq.n	8000bb6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000ba8:	4b19      	ldr	r3, [pc, #100]	@ (8000c10 <HAL_GPIO_Init+0x2d0>)
 8000baa:	685a      	ldr	r2, [r3, #4]
 8000bac:	4918      	ldr	r1, [pc, #96]	@ (8000c10 <HAL_GPIO_Init+0x2d0>)
 8000bae:	69bb      	ldr	r3, [r7, #24]
 8000bb0:	4313      	orrs	r3, r2
 8000bb2:	604b      	str	r3, [r1, #4]
 8000bb4:	e006      	b.n	8000bc4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000bb6:	4b16      	ldr	r3, [pc, #88]	@ (8000c10 <HAL_GPIO_Init+0x2d0>)
 8000bb8:	685a      	ldr	r2, [r3, #4]
 8000bba:	69bb      	ldr	r3, [r7, #24]
 8000bbc:	43db      	mvns	r3, r3
 8000bbe:	4914      	ldr	r1, [pc, #80]	@ (8000c10 <HAL_GPIO_Init+0x2d0>)
 8000bc0:	4013      	ands	r3, r2
 8000bc2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000bc4:	683b      	ldr	r3, [r7, #0]
 8000bc6:	685b      	ldr	r3, [r3, #4]
 8000bc8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d021      	beq.n	8000c14 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000bd0:	4b0f      	ldr	r3, [pc, #60]	@ (8000c10 <HAL_GPIO_Init+0x2d0>)
 8000bd2:	681a      	ldr	r2, [r3, #0]
 8000bd4:	490e      	ldr	r1, [pc, #56]	@ (8000c10 <HAL_GPIO_Init+0x2d0>)
 8000bd6:	69bb      	ldr	r3, [r7, #24]
 8000bd8:	4313      	orrs	r3, r2
 8000bda:	600b      	str	r3, [r1, #0]
 8000bdc:	e021      	b.n	8000c22 <HAL_GPIO_Init+0x2e2>
 8000bde:	bf00      	nop
 8000be0:	10320000 	.word	0x10320000
 8000be4:	10310000 	.word	0x10310000
 8000be8:	10220000 	.word	0x10220000
 8000bec:	10210000 	.word	0x10210000
 8000bf0:	10120000 	.word	0x10120000
 8000bf4:	10110000 	.word	0x10110000
 8000bf8:	40021000 	.word	0x40021000
 8000bfc:	40010000 	.word	0x40010000
 8000c00:	40010800 	.word	0x40010800
 8000c04:	40010c00 	.word	0x40010c00
 8000c08:	40011000 	.word	0x40011000
 8000c0c:	40011400 	.word	0x40011400
 8000c10:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000c14:	4b0b      	ldr	r3, [pc, #44]	@ (8000c44 <HAL_GPIO_Init+0x304>)
 8000c16:	681a      	ldr	r2, [r3, #0]
 8000c18:	69bb      	ldr	r3, [r7, #24]
 8000c1a:	43db      	mvns	r3, r3
 8000c1c:	4909      	ldr	r1, [pc, #36]	@ (8000c44 <HAL_GPIO_Init+0x304>)
 8000c1e:	4013      	ands	r3, r2
 8000c20:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000c22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c24:	3301      	adds	r3, #1
 8000c26:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c28:	683b      	ldr	r3, [r7, #0]
 8000c2a:	681a      	ldr	r2, [r3, #0]
 8000c2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c2e:	fa22 f303 	lsr.w	r3, r2, r3
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	f47f ae8e 	bne.w	8000954 <HAL_GPIO_Init+0x14>
  }
}
 8000c38:	bf00      	nop
 8000c3a:	bf00      	nop
 8000c3c:	372c      	adds	r7, #44	@ 0x2c
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	bc80      	pop	{r7}
 8000c42:	4770      	bx	lr
 8000c44:	40010400 	.word	0x40010400

08000c48 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	b083      	sub	sp, #12
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
 8000c50:	460b      	mov	r3, r1
 8000c52:	807b      	strh	r3, [r7, #2]
 8000c54:	4613      	mov	r3, r2
 8000c56:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000c58:	787b      	ldrb	r3, [r7, #1]
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d003      	beq.n	8000c66 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000c5e:	887a      	ldrh	r2, [r7, #2]
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000c64:	e003      	b.n	8000c6e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000c66:	887b      	ldrh	r3, [r7, #2]
 8000c68:	041a      	lsls	r2, r3, #16
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	611a      	str	r2, [r3, #16]
}
 8000c6e:	bf00      	nop
 8000c70:	370c      	adds	r7, #12
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bc80      	pop	{r7}
 8000c76:	4770      	bx	lr

08000c78 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b086      	sub	sp, #24
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d101      	bne.n	8000c8a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000c86:	2301      	movs	r3, #1
 8000c88:	e272      	b.n	8001170 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	f003 0301 	and.w	r3, r3, #1
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	f000 8087 	beq.w	8000da6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000c98:	4b92      	ldr	r3, [pc, #584]	@ (8000ee4 <HAL_RCC_OscConfig+0x26c>)
 8000c9a:	685b      	ldr	r3, [r3, #4]
 8000c9c:	f003 030c 	and.w	r3, r3, #12
 8000ca0:	2b04      	cmp	r3, #4
 8000ca2:	d00c      	beq.n	8000cbe <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000ca4:	4b8f      	ldr	r3, [pc, #572]	@ (8000ee4 <HAL_RCC_OscConfig+0x26c>)
 8000ca6:	685b      	ldr	r3, [r3, #4]
 8000ca8:	f003 030c 	and.w	r3, r3, #12
 8000cac:	2b08      	cmp	r3, #8
 8000cae:	d112      	bne.n	8000cd6 <HAL_RCC_OscConfig+0x5e>
 8000cb0:	4b8c      	ldr	r3, [pc, #560]	@ (8000ee4 <HAL_RCC_OscConfig+0x26c>)
 8000cb2:	685b      	ldr	r3, [r3, #4]
 8000cb4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000cb8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000cbc:	d10b      	bne.n	8000cd6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000cbe:	4b89      	ldr	r3, [pc, #548]	@ (8000ee4 <HAL_RCC_OscConfig+0x26c>)
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d06c      	beq.n	8000da4 <HAL_RCC_OscConfig+0x12c>
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	685b      	ldr	r3, [r3, #4]
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d168      	bne.n	8000da4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000cd2:	2301      	movs	r3, #1
 8000cd4:	e24c      	b.n	8001170 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	685b      	ldr	r3, [r3, #4]
 8000cda:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000cde:	d106      	bne.n	8000cee <HAL_RCC_OscConfig+0x76>
 8000ce0:	4b80      	ldr	r3, [pc, #512]	@ (8000ee4 <HAL_RCC_OscConfig+0x26c>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	4a7f      	ldr	r2, [pc, #508]	@ (8000ee4 <HAL_RCC_OscConfig+0x26c>)
 8000ce6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000cea:	6013      	str	r3, [r2, #0]
 8000cec:	e02e      	b.n	8000d4c <HAL_RCC_OscConfig+0xd4>
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	685b      	ldr	r3, [r3, #4]
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d10c      	bne.n	8000d10 <HAL_RCC_OscConfig+0x98>
 8000cf6:	4b7b      	ldr	r3, [pc, #492]	@ (8000ee4 <HAL_RCC_OscConfig+0x26c>)
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	4a7a      	ldr	r2, [pc, #488]	@ (8000ee4 <HAL_RCC_OscConfig+0x26c>)
 8000cfc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000d00:	6013      	str	r3, [r2, #0]
 8000d02:	4b78      	ldr	r3, [pc, #480]	@ (8000ee4 <HAL_RCC_OscConfig+0x26c>)
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	4a77      	ldr	r2, [pc, #476]	@ (8000ee4 <HAL_RCC_OscConfig+0x26c>)
 8000d08:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000d0c:	6013      	str	r3, [r2, #0]
 8000d0e:	e01d      	b.n	8000d4c <HAL_RCC_OscConfig+0xd4>
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	685b      	ldr	r3, [r3, #4]
 8000d14:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000d18:	d10c      	bne.n	8000d34 <HAL_RCC_OscConfig+0xbc>
 8000d1a:	4b72      	ldr	r3, [pc, #456]	@ (8000ee4 <HAL_RCC_OscConfig+0x26c>)
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	4a71      	ldr	r2, [pc, #452]	@ (8000ee4 <HAL_RCC_OscConfig+0x26c>)
 8000d20:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000d24:	6013      	str	r3, [r2, #0]
 8000d26:	4b6f      	ldr	r3, [pc, #444]	@ (8000ee4 <HAL_RCC_OscConfig+0x26c>)
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	4a6e      	ldr	r2, [pc, #440]	@ (8000ee4 <HAL_RCC_OscConfig+0x26c>)
 8000d2c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000d30:	6013      	str	r3, [r2, #0]
 8000d32:	e00b      	b.n	8000d4c <HAL_RCC_OscConfig+0xd4>
 8000d34:	4b6b      	ldr	r3, [pc, #428]	@ (8000ee4 <HAL_RCC_OscConfig+0x26c>)
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	4a6a      	ldr	r2, [pc, #424]	@ (8000ee4 <HAL_RCC_OscConfig+0x26c>)
 8000d3a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000d3e:	6013      	str	r3, [r2, #0]
 8000d40:	4b68      	ldr	r3, [pc, #416]	@ (8000ee4 <HAL_RCC_OscConfig+0x26c>)
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	4a67      	ldr	r2, [pc, #412]	@ (8000ee4 <HAL_RCC_OscConfig+0x26c>)
 8000d46:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000d4a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	685b      	ldr	r3, [r3, #4]
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d013      	beq.n	8000d7c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d54:	f7ff fd06 	bl	8000764 <HAL_GetTick>
 8000d58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d5a:	e008      	b.n	8000d6e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000d5c:	f7ff fd02 	bl	8000764 <HAL_GetTick>
 8000d60:	4602      	mov	r2, r0
 8000d62:	693b      	ldr	r3, [r7, #16]
 8000d64:	1ad3      	subs	r3, r2, r3
 8000d66:	2b64      	cmp	r3, #100	@ 0x64
 8000d68:	d901      	bls.n	8000d6e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000d6a:	2303      	movs	r3, #3
 8000d6c:	e200      	b.n	8001170 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d6e:	4b5d      	ldr	r3, [pc, #372]	@ (8000ee4 <HAL_RCC_OscConfig+0x26c>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d0f0      	beq.n	8000d5c <HAL_RCC_OscConfig+0xe4>
 8000d7a:	e014      	b.n	8000da6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d7c:	f7ff fcf2 	bl	8000764 <HAL_GetTick>
 8000d80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d82:	e008      	b.n	8000d96 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000d84:	f7ff fcee 	bl	8000764 <HAL_GetTick>
 8000d88:	4602      	mov	r2, r0
 8000d8a:	693b      	ldr	r3, [r7, #16]
 8000d8c:	1ad3      	subs	r3, r2, r3
 8000d8e:	2b64      	cmp	r3, #100	@ 0x64
 8000d90:	d901      	bls.n	8000d96 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000d92:	2303      	movs	r3, #3
 8000d94:	e1ec      	b.n	8001170 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d96:	4b53      	ldr	r3, [pc, #332]	@ (8000ee4 <HAL_RCC_OscConfig+0x26c>)
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d1f0      	bne.n	8000d84 <HAL_RCC_OscConfig+0x10c>
 8000da2:	e000      	b.n	8000da6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000da4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	f003 0302 	and.w	r3, r3, #2
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d063      	beq.n	8000e7a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000db2:	4b4c      	ldr	r3, [pc, #304]	@ (8000ee4 <HAL_RCC_OscConfig+0x26c>)
 8000db4:	685b      	ldr	r3, [r3, #4]
 8000db6:	f003 030c 	and.w	r3, r3, #12
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d00b      	beq.n	8000dd6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000dbe:	4b49      	ldr	r3, [pc, #292]	@ (8000ee4 <HAL_RCC_OscConfig+0x26c>)
 8000dc0:	685b      	ldr	r3, [r3, #4]
 8000dc2:	f003 030c 	and.w	r3, r3, #12
 8000dc6:	2b08      	cmp	r3, #8
 8000dc8:	d11c      	bne.n	8000e04 <HAL_RCC_OscConfig+0x18c>
 8000dca:	4b46      	ldr	r3, [pc, #280]	@ (8000ee4 <HAL_RCC_OscConfig+0x26c>)
 8000dcc:	685b      	ldr	r3, [r3, #4]
 8000dce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d116      	bne.n	8000e04 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000dd6:	4b43      	ldr	r3, [pc, #268]	@ (8000ee4 <HAL_RCC_OscConfig+0x26c>)
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	f003 0302 	and.w	r3, r3, #2
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d005      	beq.n	8000dee <HAL_RCC_OscConfig+0x176>
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	691b      	ldr	r3, [r3, #16]
 8000de6:	2b01      	cmp	r3, #1
 8000de8:	d001      	beq.n	8000dee <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000dea:	2301      	movs	r3, #1
 8000dec:	e1c0      	b.n	8001170 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000dee:	4b3d      	ldr	r3, [pc, #244]	@ (8000ee4 <HAL_RCC_OscConfig+0x26c>)
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	695b      	ldr	r3, [r3, #20]
 8000dfa:	00db      	lsls	r3, r3, #3
 8000dfc:	4939      	ldr	r1, [pc, #228]	@ (8000ee4 <HAL_RCC_OscConfig+0x26c>)
 8000dfe:	4313      	orrs	r3, r2
 8000e00:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e02:	e03a      	b.n	8000e7a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	691b      	ldr	r3, [r3, #16]
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d020      	beq.n	8000e4e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000e0c:	4b36      	ldr	r3, [pc, #216]	@ (8000ee8 <HAL_RCC_OscConfig+0x270>)
 8000e0e:	2201      	movs	r2, #1
 8000e10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e12:	f7ff fca7 	bl	8000764 <HAL_GetTick>
 8000e16:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e18:	e008      	b.n	8000e2c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000e1a:	f7ff fca3 	bl	8000764 <HAL_GetTick>
 8000e1e:	4602      	mov	r2, r0
 8000e20:	693b      	ldr	r3, [r7, #16]
 8000e22:	1ad3      	subs	r3, r2, r3
 8000e24:	2b02      	cmp	r3, #2
 8000e26:	d901      	bls.n	8000e2c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000e28:	2303      	movs	r3, #3
 8000e2a:	e1a1      	b.n	8001170 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e2c:	4b2d      	ldr	r3, [pc, #180]	@ (8000ee4 <HAL_RCC_OscConfig+0x26c>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	f003 0302 	and.w	r3, r3, #2
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d0f0      	beq.n	8000e1a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e38:	4b2a      	ldr	r3, [pc, #168]	@ (8000ee4 <HAL_RCC_OscConfig+0x26c>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	695b      	ldr	r3, [r3, #20]
 8000e44:	00db      	lsls	r3, r3, #3
 8000e46:	4927      	ldr	r1, [pc, #156]	@ (8000ee4 <HAL_RCC_OscConfig+0x26c>)
 8000e48:	4313      	orrs	r3, r2
 8000e4a:	600b      	str	r3, [r1, #0]
 8000e4c:	e015      	b.n	8000e7a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000e4e:	4b26      	ldr	r3, [pc, #152]	@ (8000ee8 <HAL_RCC_OscConfig+0x270>)
 8000e50:	2200      	movs	r2, #0
 8000e52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e54:	f7ff fc86 	bl	8000764 <HAL_GetTick>
 8000e58:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e5a:	e008      	b.n	8000e6e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000e5c:	f7ff fc82 	bl	8000764 <HAL_GetTick>
 8000e60:	4602      	mov	r2, r0
 8000e62:	693b      	ldr	r3, [r7, #16]
 8000e64:	1ad3      	subs	r3, r2, r3
 8000e66:	2b02      	cmp	r3, #2
 8000e68:	d901      	bls.n	8000e6e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000e6a:	2303      	movs	r3, #3
 8000e6c:	e180      	b.n	8001170 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e6e:	4b1d      	ldr	r3, [pc, #116]	@ (8000ee4 <HAL_RCC_OscConfig+0x26c>)
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	f003 0302 	and.w	r3, r3, #2
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d1f0      	bne.n	8000e5c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	f003 0308 	and.w	r3, r3, #8
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d03a      	beq.n	8000efc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	699b      	ldr	r3, [r3, #24]
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d019      	beq.n	8000ec2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000e8e:	4b17      	ldr	r3, [pc, #92]	@ (8000eec <HAL_RCC_OscConfig+0x274>)
 8000e90:	2201      	movs	r2, #1
 8000e92:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e94:	f7ff fc66 	bl	8000764 <HAL_GetTick>
 8000e98:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e9a:	e008      	b.n	8000eae <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e9c:	f7ff fc62 	bl	8000764 <HAL_GetTick>
 8000ea0:	4602      	mov	r2, r0
 8000ea2:	693b      	ldr	r3, [r7, #16]
 8000ea4:	1ad3      	subs	r3, r2, r3
 8000ea6:	2b02      	cmp	r3, #2
 8000ea8:	d901      	bls.n	8000eae <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000eaa:	2303      	movs	r3, #3
 8000eac:	e160      	b.n	8001170 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000eae:	4b0d      	ldr	r3, [pc, #52]	@ (8000ee4 <HAL_RCC_OscConfig+0x26c>)
 8000eb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000eb2:	f003 0302 	and.w	r3, r3, #2
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d0f0      	beq.n	8000e9c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000eba:	2001      	movs	r0, #1
 8000ebc:	f000 face 	bl	800145c <RCC_Delay>
 8000ec0:	e01c      	b.n	8000efc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000ec2:	4b0a      	ldr	r3, [pc, #40]	@ (8000eec <HAL_RCC_OscConfig+0x274>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ec8:	f7ff fc4c 	bl	8000764 <HAL_GetTick>
 8000ecc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ece:	e00f      	b.n	8000ef0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000ed0:	f7ff fc48 	bl	8000764 <HAL_GetTick>
 8000ed4:	4602      	mov	r2, r0
 8000ed6:	693b      	ldr	r3, [r7, #16]
 8000ed8:	1ad3      	subs	r3, r2, r3
 8000eda:	2b02      	cmp	r3, #2
 8000edc:	d908      	bls.n	8000ef0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000ede:	2303      	movs	r3, #3
 8000ee0:	e146      	b.n	8001170 <HAL_RCC_OscConfig+0x4f8>
 8000ee2:	bf00      	nop
 8000ee4:	40021000 	.word	0x40021000
 8000ee8:	42420000 	.word	0x42420000
 8000eec:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ef0:	4b92      	ldr	r3, [pc, #584]	@ (800113c <HAL_RCC_OscConfig+0x4c4>)
 8000ef2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ef4:	f003 0302 	and.w	r3, r3, #2
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d1e9      	bne.n	8000ed0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	f003 0304 	and.w	r3, r3, #4
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	f000 80a6 	beq.w	8001056 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000f0e:	4b8b      	ldr	r3, [pc, #556]	@ (800113c <HAL_RCC_OscConfig+0x4c4>)
 8000f10:	69db      	ldr	r3, [r3, #28]
 8000f12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d10d      	bne.n	8000f36 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000f1a:	4b88      	ldr	r3, [pc, #544]	@ (800113c <HAL_RCC_OscConfig+0x4c4>)
 8000f1c:	69db      	ldr	r3, [r3, #28]
 8000f1e:	4a87      	ldr	r2, [pc, #540]	@ (800113c <HAL_RCC_OscConfig+0x4c4>)
 8000f20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f24:	61d3      	str	r3, [r2, #28]
 8000f26:	4b85      	ldr	r3, [pc, #532]	@ (800113c <HAL_RCC_OscConfig+0x4c4>)
 8000f28:	69db      	ldr	r3, [r3, #28]
 8000f2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f2e:	60bb      	str	r3, [r7, #8]
 8000f30:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000f32:	2301      	movs	r3, #1
 8000f34:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f36:	4b82      	ldr	r3, [pc, #520]	@ (8001140 <HAL_RCC_OscConfig+0x4c8>)
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d118      	bne.n	8000f74 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000f42:	4b7f      	ldr	r3, [pc, #508]	@ (8001140 <HAL_RCC_OscConfig+0x4c8>)
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	4a7e      	ldr	r2, [pc, #504]	@ (8001140 <HAL_RCC_OscConfig+0x4c8>)
 8000f48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f4c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000f4e:	f7ff fc09 	bl	8000764 <HAL_GetTick>
 8000f52:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f54:	e008      	b.n	8000f68 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000f56:	f7ff fc05 	bl	8000764 <HAL_GetTick>
 8000f5a:	4602      	mov	r2, r0
 8000f5c:	693b      	ldr	r3, [r7, #16]
 8000f5e:	1ad3      	subs	r3, r2, r3
 8000f60:	2b64      	cmp	r3, #100	@ 0x64
 8000f62:	d901      	bls.n	8000f68 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000f64:	2303      	movs	r3, #3
 8000f66:	e103      	b.n	8001170 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f68:	4b75      	ldr	r3, [pc, #468]	@ (8001140 <HAL_RCC_OscConfig+0x4c8>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d0f0      	beq.n	8000f56 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	68db      	ldr	r3, [r3, #12]
 8000f78:	2b01      	cmp	r3, #1
 8000f7a:	d106      	bne.n	8000f8a <HAL_RCC_OscConfig+0x312>
 8000f7c:	4b6f      	ldr	r3, [pc, #444]	@ (800113c <HAL_RCC_OscConfig+0x4c4>)
 8000f7e:	6a1b      	ldr	r3, [r3, #32]
 8000f80:	4a6e      	ldr	r2, [pc, #440]	@ (800113c <HAL_RCC_OscConfig+0x4c4>)
 8000f82:	f043 0301 	orr.w	r3, r3, #1
 8000f86:	6213      	str	r3, [r2, #32]
 8000f88:	e02d      	b.n	8000fe6 <HAL_RCC_OscConfig+0x36e>
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	68db      	ldr	r3, [r3, #12]
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d10c      	bne.n	8000fac <HAL_RCC_OscConfig+0x334>
 8000f92:	4b6a      	ldr	r3, [pc, #424]	@ (800113c <HAL_RCC_OscConfig+0x4c4>)
 8000f94:	6a1b      	ldr	r3, [r3, #32]
 8000f96:	4a69      	ldr	r2, [pc, #420]	@ (800113c <HAL_RCC_OscConfig+0x4c4>)
 8000f98:	f023 0301 	bic.w	r3, r3, #1
 8000f9c:	6213      	str	r3, [r2, #32]
 8000f9e:	4b67      	ldr	r3, [pc, #412]	@ (800113c <HAL_RCC_OscConfig+0x4c4>)
 8000fa0:	6a1b      	ldr	r3, [r3, #32]
 8000fa2:	4a66      	ldr	r2, [pc, #408]	@ (800113c <HAL_RCC_OscConfig+0x4c4>)
 8000fa4:	f023 0304 	bic.w	r3, r3, #4
 8000fa8:	6213      	str	r3, [r2, #32]
 8000faa:	e01c      	b.n	8000fe6 <HAL_RCC_OscConfig+0x36e>
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	68db      	ldr	r3, [r3, #12]
 8000fb0:	2b05      	cmp	r3, #5
 8000fb2:	d10c      	bne.n	8000fce <HAL_RCC_OscConfig+0x356>
 8000fb4:	4b61      	ldr	r3, [pc, #388]	@ (800113c <HAL_RCC_OscConfig+0x4c4>)
 8000fb6:	6a1b      	ldr	r3, [r3, #32]
 8000fb8:	4a60      	ldr	r2, [pc, #384]	@ (800113c <HAL_RCC_OscConfig+0x4c4>)
 8000fba:	f043 0304 	orr.w	r3, r3, #4
 8000fbe:	6213      	str	r3, [r2, #32]
 8000fc0:	4b5e      	ldr	r3, [pc, #376]	@ (800113c <HAL_RCC_OscConfig+0x4c4>)
 8000fc2:	6a1b      	ldr	r3, [r3, #32]
 8000fc4:	4a5d      	ldr	r2, [pc, #372]	@ (800113c <HAL_RCC_OscConfig+0x4c4>)
 8000fc6:	f043 0301 	orr.w	r3, r3, #1
 8000fca:	6213      	str	r3, [r2, #32]
 8000fcc:	e00b      	b.n	8000fe6 <HAL_RCC_OscConfig+0x36e>
 8000fce:	4b5b      	ldr	r3, [pc, #364]	@ (800113c <HAL_RCC_OscConfig+0x4c4>)
 8000fd0:	6a1b      	ldr	r3, [r3, #32]
 8000fd2:	4a5a      	ldr	r2, [pc, #360]	@ (800113c <HAL_RCC_OscConfig+0x4c4>)
 8000fd4:	f023 0301 	bic.w	r3, r3, #1
 8000fd8:	6213      	str	r3, [r2, #32]
 8000fda:	4b58      	ldr	r3, [pc, #352]	@ (800113c <HAL_RCC_OscConfig+0x4c4>)
 8000fdc:	6a1b      	ldr	r3, [r3, #32]
 8000fde:	4a57      	ldr	r2, [pc, #348]	@ (800113c <HAL_RCC_OscConfig+0x4c4>)
 8000fe0:	f023 0304 	bic.w	r3, r3, #4
 8000fe4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	68db      	ldr	r3, [r3, #12]
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d015      	beq.n	800101a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fee:	f7ff fbb9 	bl	8000764 <HAL_GetTick>
 8000ff2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ff4:	e00a      	b.n	800100c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000ff6:	f7ff fbb5 	bl	8000764 <HAL_GetTick>
 8000ffa:	4602      	mov	r2, r0
 8000ffc:	693b      	ldr	r3, [r7, #16]
 8000ffe:	1ad3      	subs	r3, r2, r3
 8001000:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001004:	4293      	cmp	r3, r2
 8001006:	d901      	bls.n	800100c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001008:	2303      	movs	r3, #3
 800100a:	e0b1      	b.n	8001170 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800100c:	4b4b      	ldr	r3, [pc, #300]	@ (800113c <HAL_RCC_OscConfig+0x4c4>)
 800100e:	6a1b      	ldr	r3, [r3, #32]
 8001010:	f003 0302 	and.w	r3, r3, #2
 8001014:	2b00      	cmp	r3, #0
 8001016:	d0ee      	beq.n	8000ff6 <HAL_RCC_OscConfig+0x37e>
 8001018:	e014      	b.n	8001044 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800101a:	f7ff fba3 	bl	8000764 <HAL_GetTick>
 800101e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001020:	e00a      	b.n	8001038 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001022:	f7ff fb9f 	bl	8000764 <HAL_GetTick>
 8001026:	4602      	mov	r2, r0
 8001028:	693b      	ldr	r3, [r7, #16]
 800102a:	1ad3      	subs	r3, r2, r3
 800102c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001030:	4293      	cmp	r3, r2
 8001032:	d901      	bls.n	8001038 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001034:	2303      	movs	r3, #3
 8001036:	e09b      	b.n	8001170 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001038:	4b40      	ldr	r3, [pc, #256]	@ (800113c <HAL_RCC_OscConfig+0x4c4>)
 800103a:	6a1b      	ldr	r3, [r3, #32]
 800103c:	f003 0302 	and.w	r3, r3, #2
 8001040:	2b00      	cmp	r3, #0
 8001042:	d1ee      	bne.n	8001022 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001044:	7dfb      	ldrb	r3, [r7, #23]
 8001046:	2b01      	cmp	r3, #1
 8001048:	d105      	bne.n	8001056 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800104a:	4b3c      	ldr	r3, [pc, #240]	@ (800113c <HAL_RCC_OscConfig+0x4c4>)
 800104c:	69db      	ldr	r3, [r3, #28]
 800104e:	4a3b      	ldr	r2, [pc, #236]	@ (800113c <HAL_RCC_OscConfig+0x4c4>)
 8001050:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001054:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	69db      	ldr	r3, [r3, #28]
 800105a:	2b00      	cmp	r3, #0
 800105c:	f000 8087 	beq.w	800116e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001060:	4b36      	ldr	r3, [pc, #216]	@ (800113c <HAL_RCC_OscConfig+0x4c4>)
 8001062:	685b      	ldr	r3, [r3, #4]
 8001064:	f003 030c 	and.w	r3, r3, #12
 8001068:	2b08      	cmp	r3, #8
 800106a:	d061      	beq.n	8001130 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	69db      	ldr	r3, [r3, #28]
 8001070:	2b02      	cmp	r3, #2
 8001072:	d146      	bne.n	8001102 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001074:	4b33      	ldr	r3, [pc, #204]	@ (8001144 <HAL_RCC_OscConfig+0x4cc>)
 8001076:	2200      	movs	r2, #0
 8001078:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800107a:	f7ff fb73 	bl	8000764 <HAL_GetTick>
 800107e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001080:	e008      	b.n	8001094 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001082:	f7ff fb6f 	bl	8000764 <HAL_GetTick>
 8001086:	4602      	mov	r2, r0
 8001088:	693b      	ldr	r3, [r7, #16]
 800108a:	1ad3      	subs	r3, r2, r3
 800108c:	2b02      	cmp	r3, #2
 800108e:	d901      	bls.n	8001094 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001090:	2303      	movs	r3, #3
 8001092:	e06d      	b.n	8001170 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001094:	4b29      	ldr	r3, [pc, #164]	@ (800113c <HAL_RCC_OscConfig+0x4c4>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800109c:	2b00      	cmp	r3, #0
 800109e:	d1f0      	bne.n	8001082 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	6a1b      	ldr	r3, [r3, #32]
 80010a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80010a8:	d108      	bne.n	80010bc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80010aa:	4b24      	ldr	r3, [pc, #144]	@ (800113c <HAL_RCC_OscConfig+0x4c4>)
 80010ac:	685b      	ldr	r3, [r3, #4]
 80010ae:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	689b      	ldr	r3, [r3, #8]
 80010b6:	4921      	ldr	r1, [pc, #132]	@ (800113c <HAL_RCC_OscConfig+0x4c4>)
 80010b8:	4313      	orrs	r3, r2
 80010ba:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80010bc:	4b1f      	ldr	r3, [pc, #124]	@ (800113c <HAL_RCC_OscConfig+0x4c4>)
 80010be:	685b      	ldr	r3, [r3, #4]
 80010c0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	6a19      	ldr	r1, [r3, #32]
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010cc:	430b      	orrs	r3, r1
 80010ce:	491b      	ldr	r1, [pc, #108]	@ (800113c <HAL_RCC_OscConfig+0x4c4>)
 80010d0:	4313      	orrs	r3, r2
 80010d2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80010d4:	4b1b      	ldr	r3, [pc, #108]	@ (8001144 <HAL_RCC_OscConfig+0x4cc>)
 80010d6:	2201      	movs	r2, #1
 80010d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010da:	f7ff fb43 	bl	8000764 <HAL_GetTick>
 80010de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80010e0:	e008      	b.n	80010f4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80010e2:	f7ff fb3f 	bl	8000764 <HAL_GetTick>
 80010e6:	4602      	mov	r2, r0
 80010e8:	693b      	ldr	r3, [r7, #16]
 80010ea:	1ad3      	subs	r3, r2, r3
 80010ec:	2b02      	cmp	r3, #2
 80010ee:	d901      	bls.n	80010f4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80010f0:	2303      	movs	r3, #3
 80010f2:	e03d      	b.n	8001170 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80010f4:	4b11      	ldr	r3, [pc, #68]	@ (800113c <HAL_RCC_OscConfig+0x4c4>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d0f0      	beq.n	80010e2 <HAL_RCC_OscConfig+0x46a>
 8001100:	e035      	b.n	800116e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001102:	4b10      	ldr	r3, [pc, #64]	@ (8001144 <HAL_RCC_OscConfig+0x4cc>)
 8001104:	2200      	movs	r2, #0
 8001106:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001108:	f7ff fb2c 	bl	8000764 <HAL_GetTick>
 800110c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800110e:	e008      	b.n	8001122 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001110:	f7ff fb28 	bl	8000764 <HAL_GetTick>
 8001114:	4602      	mov	r2, r0
 8001116:	693b      	ldr	r3, [r7, #16]
 8001118:	1ad3      	subs	r3, r2, r3
 800111a:	2b02      	cmp	r3, #2
 800111c:	d901      	bls.n	8001122 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800111e:	2303      	movs	r3, #3
 8001120:	e026      	b.n	8001170 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001122:	4b06      	ldr	r3, [pc, #24]	@ (800113c <HAL_RCC_OscConfig+0x4c4>)
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800112a:	2b00      	cmp	r3, #0
 800112c:	d1f0      	bne.n	8001110 <HAL_RCC_OscConfig+0x498>
 800112e:	e01e      	b.n	800116e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	69db      	ldr	r3, [r3, #28]
 8001134:	2b01      	cmp	r3, #1
 8001136:	d107      	bne.n	8001148 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001138:	2301      	movs	r3, #1
 800113a:	e019      	b.n	8001170 <HAL_RCC_OscConfig+0x4f8>
 800113c:	40021000 	.word	0x40021000
 8001140:	40007000 	.word	0x40007000
 8001144:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001148:	4b0b      	ldr	r3, [pc, #44]	@ (8001178 <HAL_RCC_OscConfig+0x500>)
 800114a:	685b      	ldr	r3, [r3, #4]
 800114c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800114e:	68fb      	ldr	r3, [r7, #12]
 8001150:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	6a1b      	ldr	r3, [r3, #32]
 8001158:	429a      	cmp	r2, r3
 800115a:	d106      	bne.n	800116a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001166:	429a      	cmp	r2, r3
 8001168:	d001      	beq.n	800116e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800116a:	2301      	movs	r3, #1
 800116c:	e000      	b.n	8001170 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800116e:	2300      	movs	r3, #0
}
 8001170:	4618      	mov	r0, r3
 8001172:	3718      	adds	r7, #24
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}
 8001178:	40021000 	.word	0x40021000

0800117c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b084      	sub	sp, #16
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
 8001184:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	2b00      	cmp	r3, #0
 800118a:	d101      	bne.n	8001190 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800118c:	2301      	movs	r3, #1
 800118e:	e0d0      	b.n	8001332 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001190:	4b6a      	ldr	r3, [pc, #424]	@ (800133c <HAL_RCC_ClockConfig+0x1c0>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	f003 0307 	and.w	r3, r3, #7
 8001198:	683a      	ldr	r2, [r7, #0]
 800119a:	429a      	cmp	r2, r3
 800119c:	d910      	bls.n	80011c0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800119e:	4b67      	ldr	r3, [pc, #412]	@ (800133c <HAL_RCC_ClockConfig+0x1c0>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	f023 0207 	bic.w	r2, r3, #7
 80011a6:	4965      	ldr	r1, [pc, #404]	@ (800133c <HAL_RCC_ClockConfig+0x1c0>)
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	4313      	orrs	r3, r2
 80011ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80011ae:	4b63      	ldr	r3, [pc, #396]	@ (800133c <HAL_RCC_ClockConfig+0x1c0>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	f003 0307 	and.w	r3, r3, #7
 80011b6:	683a      	ldr	r2, [r7, #0]
 80011b8:	429a      	cmp	r2, r3
 80011ba:	d001      	beq.n	80011c0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80011bc:	2301      	movs	r3, #1
 80011be:	e0b8      	b.n	8001332 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	f003 0302 	and.w	r3, r3, #2
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d020      	beq.n	800120e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	f003 0304 	and.w	r3, r3, #4
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d005      	beq.n	80011e4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80011d8:	4b59      	ldr	r3, [pc, #356]	@ (8001340 <HAL_RCC_ClockConfig+0x1c4>)
 80011da:	685b      	ldr	r3, [r3, #4]
 80011dc:	4a58      	ldr	r2, [pc, #352]	@ (8001340 <HAL_RCC_ClockConfig+0x1c4>)
 80011de:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80011e2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	f003 0308 	and.w	r3, r3, #8
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d005      	beq.n	80011fc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80011f0:	4b53      	ldr	r3, [pc, #332]	@ (8001340 <HAL_RCC_ClockConfig+0x1c4>)
 80011f2:	685b      	ldr	r3, [r3, #4]
 80011f4:	4a52      	ldr	r2, [pc, #328]	@ (8001340 <HAL_RCC_ClockConfig+0x1c4>)
 80011f6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80011fa:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80011fc:	4b50      	ldr	r3, [pc, #320]	@ (8001340 <HAL_RCC_ClockConfig+0x1c4>)
 80011fe:	685b      	ldr	r3, [r3, #4]
 8001200:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	689b      	ldr	r3, [r3, #8]
 8001208:	494d      	ldr	r1, [pc, #308]	@ (8001340 <HAL_RCC_ClockConfig+0x1c4>)
 800120a:	4313      	orrs	r3, r2
 800120c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	f003 0301 	and.w	r3, r3, #1
 8001216:	2b00      	cmp	r3, #0
 8001218:	d040      	beq.n	800129c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	685b      	ldr	r3, [r3, #4]
 800121e:	2b01      	cmp	r3, #1
 8001220:	d107      	bne.n	8001232 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001222:	4b47      	ldr	r3, [pc, #284]	@ (8001340 <HAL_RCC_ClockConfig+0x1c4>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800122a:	2b00      	cmp	r3, #0
 800122c:	d115      	bne.n	800125a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800122e:	2301      	movs	r3, #1
 8001230:	e07f      	b.n	8001332 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	685b      	ldr	r3, [r3, #4]
 8001236:	2b02      	cmp	r3, #2
 8001238:	d107      	bne.n	800124a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800123a:	4b41      	ldr	r3, [pc, #260]	@ (8001340 <HAL_RCC_ClockConfig+0x1c4>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001242:	2b00      	cmp	r3, #0
 8001244:	d109      	bne.n	800125a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001246:	2301      	movs	r3, #1
 8001248:	e073      	b.n	8001332 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800124a:	4b3d      	ldr	r3, [pc, #244]	@ (8001340 <HAL_RCC_ClockConfig+0x1c4>)
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	f003 0302 	and.w	r3, r3, #2
 8001252:	2b00      	cmp	r3, #0
 8001254:	d101      	bne.n	800125a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001256:	2301      	movs	r3, #1
 8001258:	e06b      	b.n	8001332 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800125a:	4b39      	ldr	r3, [pc, #228]	@ (8001340 <HAL_RCC_ClockConfig+0x1c4>)
 800125c:	685b      	ldr	r3, [r3, #4]
 800125e:	f023 0203 	bic.w	r2, r3, #3
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	685b      	ldr	r3, [r3, #4]
 8001266:	4936      	ldr	r1, [pc, #216]	@ (8001340 <HAL_RCC_ClockConfig+0x1c4>)
 8001268:	4313      	orrs	r3, r2
 800126a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800126c:	f7ff fa7a 	bl	8000764 <HAL_GetTick>
 8001270:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001272:	e00a      	b.n	800128a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001274:	f7ff fa76 	bl	8000764 <HAL_GetTick>
 8001278:	4602      	mov	r2, r0
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	1ad3      	subs	r3, r2, r3
 800127e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001282:	4293      	cmp	r3, r2
 8001284:	d901      	bls.n	800128a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001286:	2303      	movs	r3, #3
 8001288:	e053      	b.n	8001332 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800128a:	4b2d      	ldr	r3, [pc, #180]	@ (8001340 <HAL_RCC_ClockConfig+0x1c4>)
 800128c:	685b      	ldr	r3, [r3, #4]
 800128e:	f003 020c 	and.w	r2, r3, #12
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	685b      	ldr	r3, [r3, #4]
 8001296:	009b      	lsls	r3, r3, #2
 8001298:	429a      	cmp	r2, r3
 800129a:	d1eb      	bne.n	8001274 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800129c:	4b27      	ldr	r3, [pc, #156]	@ (800133c <HAL_RCC_ClockConfig+0x1c0>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	f003 0307 	and.w	r3, r3, #7
 80012a4:	683a      	ldr	r2, [r7, #0]
 80012a6:	429a      	cmp	r2, r3
 80012a8:	d210      	bcs.n	80012cc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012aa:	4b24      	ldr	r3, [pc, #144]	@ (800133c <HAL_RCC_ClockConfig+0x1c0>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	f023 0207 	bic.w	r2, r3, #7
 80012b2:	4922      	ldr	r1, [pc, #136]	@ (800133c <HAL_RCC_ClockConfig+0x1c0>)
 80012b4:	683b      	ldr	r3, [r7, #0]
 80012b6:	4313      	orrs	r3, r2
 80012b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80012ba:	4b20      	ldr	r3, [pc, #128]	@ (800133c <HAL_RCC_ClockConfig+0x1c0>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	f003 0307 	and.w	r3, r3, #7
 80012c2:	683a      	ldr	r2, [r7, #0]
 80012c4:	429a      	cmp	r2, r3
 80012c6:	d001      	beq.n	80012cc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80012c8:	2301      	movs	r3, #1
 80012ca:	e032      	b.n	8001332 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	f003 0304 	and.w	r3, r3, #4
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d008      	beq.n	80012ea <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80012d8:	4b19      	ldr	r3, [pc, #100]	@ (8001340 <HAL_RCC_ClockConfig+0x1c4>)
 80012da:	685b      	ldr	r3, [r3, #4]
 80012dc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	68db      	ldr	r3, [r3, #12]
 80012e4:	4916      	ldr	r1, [pc, #88]	@ (8001340 <HAL_RCC_ClockConfig+0x1c4>)
 80012e6:	4313      	orrs	r3, r2
 80012e8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	f003 0308 	and.w	r3, r3, #8
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d009      	beq.n	800130a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80012f6:	4b12      	ldr	r3, [pc, #72]	@ (8001340 <HAL_RCC_ClockConfig+0x1c4>)
 80012f8:	685b      	ldr	r3, [r3, #4]
 80012fa:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	691b      	ldr	r3, [r3, #16]
 8001302:	00db      	lsls	r3, r3, #3
 8001304:	490e      	ldr	r1, [pc, #56]	@ (8001340 <HAL_RCC_ClockConfig+0x1c4>)
 8001306:	4313      	orrs	r3, r2
 8001308:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800130a:	f000 f821 	bl	8001350 <HAL_RCC_GetSysClockFreq>
 800130e:	4602      	mov	r2, r0
 8001310:	4b0b      	ldr	r3, [pc, #44]	@ (8001340 <HAL_RCC_ClockConfig+0x1c4>)
 8001312:	685b      	ldr	r3, [r3, #4]
 8001314:	091b      	lsrs	r3, r3, #4
 8001316:	f003 030f 	and.w	r3, r3, #15
 800131a:	490a      	ldr	r1, [pc, #40]	@ (8001344 <HAL_RCC_ClockConfig+0x1c8>)
 800131c:	5ccb      	ldrb	r3, [r1, r3]
 800131e:	fa22 f303 	lsr.w	r3, r2, r3
 8001322:	4a09      	ldr	r2, [pc, #36]	@ (8001348 <HAL_RCC_ClockConfig+0x1cc>)
 8001324:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001326:	4b09      	ldr	r3, [pc, #36]	@ (800134c <HAL_RCC_ClockConfig+0x1d0>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	4618      	mov	r0, r3
 800132c:	f7ff f9d8 	bl	80006e0 <HAL_InitTick>

  return HAL_OK;
 8001330:	2300      	movs	r3, #0
}
 8001332:	4618      	mov	r0, r3
 8001334:	3710      	adds	r7, #16
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	40022000 	.word	0x40022000
 8001340:	40021000 	.word	0x40021000
 8001344:	08002370 	.word	0x08002370
 8001348:	20000004 	.word	0x20000004
 800134c:	20000008 	.word	0x20000008

08001350 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001350:	b480      	push	{r7}
 8001352:	b087      	sub	sp, #28
 8001354:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001356:	2300      	movs	r3, #0
 8001358:	60fb      	str	r3, [r7, #12]
 800135a:	2300      	movs	r3, #0
 800135c:	60bb      	str	r3, [r7, #8]
 800135e:	2300      	movs	r3, #0
 8001360:	617b      	str	r3, [r7, #20]
 8001362:	2300      	movs	r3, #0
 8001364:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001366:	2300      	movs	r3, #0
 8001368:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800136a:	4b1e      	ldr	r3, [pc, #120]	@ (80013e4 <HAL_RCC_GetSysClockFreq+0x94>)
 800136c:	685b      	ldr	r3, [r3, #4]
 800136e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	f003 030c 	and.w	r3, r3, #12
 8001376:	2b04      	cmp	r3, #4
 8001378:	d002      	beq.n	8001380 <HAL_RCC_GetSysClockFreq+0x30>
 800137a:	2b08      	cmp	r3, #8
 800137c:	d003      	beq.n	8001386 <HAL_RCC_GetSysClockFreq+0x36>
 800137e:	e027      	b.n	80013d0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001380:	4b19      	ldr	r3, [pc, #100]	@ (80013e8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001382:	613b      	str	r3, [r7, #16]
      break;
 8001384:	e027      	b.n	80013d6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	0c9b      	lsrs	r3, r3, #18
 800138a:	f003 030f 	and.w	r3, r3, #15
 800138e:	4a17      	ldr	r2, [pc, #92]	@ (80013ec <HAL_RCC_GetSysClockFreq+0x9c>)
 8001390:	5cd3      	ldrb	r3, [r2, r3]
 8001392:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800139a:	2b00      	cmp	r3, #0
 800139c:	d010      	beq.n	80013c0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800139e:	4b11      	ldr	r3, [pc, #68]	@ (80013e4 <HAL_RCC_GetSysClockFreq+0x94>)
 80013a0:	685b      	ldr	r3, [r3, #4]
 80013a2:	0c5b      	lsrs	r3, r3, #17
 80013a4:	f003 0301 	and.w	r3, r3, #1
 80013a8:	4a11      	ldr	r2, [pc, #68]	@ (80013f0 <HAL_RCC_GetSysClockFreq+0xa0>)
 80013aa:	5cd3      	ldrb	r3, [r2, r3]
 80013ac:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	4a0d      	ldr	r2, [pc, #52]	@ (80013e8 <HAL_RCC_GetSysClockFreq+0x98>)
 80013b2:	fb03 f202 	mul.w	r2, r3, r2
 80013b6:	68bb      	ldr	r3, [r7, #8]
 80013b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80013bc:	617b      	str	r3, [r7, #20]
 80013be:	e004      	b.n	80013ca <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	4a0c      	ldr	r2, [pc, #48]	@ (80013f4 <HAL_RCC_GetSysClockFreq+0xa4>)
 80013c4:	fb02 f303 	mul.w	r3, r2, r3
 80013c8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80013ca:	697b      	ldr	r3, [r7, #20]
 80013cc:	613b      	str	r3, [r7, #16]
      break;
 80013ce:	e002      	b.n	80013d6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80013d0:	4b05      	ldr	r3, [pc, #20]	@ (80013e8 <HAL_RCC_GetSysClockFreq+0x98>)
 80013d2:	613b      	str	r3, [r7, #16]
      break;
 80013d4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80013d6:	693b      	ldr	r3, [r7, #16]
}
 80013d8:	4618      	mov	r0, r3
 80013da:	371c      	adds	r7, #28
 80013dc:	46bd      	mov	sp, r7
 80013de:	bc80      	pop	{r7}
 80013e0:	4770      	bx	lr
 80013e2:	bf00      	nop
 80013e4:	40021000 	.word	0x40021000
 80013e8:	007a1200 	.word	0x007a1200
 80013ec:	08002388 	.word	0x08002388
 80013f0:	08002398 	.word	0x08002398
 80013f4:	003d0900 	.word	0x003d0900

080013f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80013f8:	b480      	push	{r7}
 80013fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80013fc:	4b02      	ldr	r3, [pc, #8]	@ (8001408 <HAL_RCC_GetHCLKFreq+0x10>)
 80013fe:	681b      	ldr	r3, [r3, #0]
}
 8001400:	4618      	mov	r0, r3
 8001402:	46bd      	mov	sp, r7
 8001404:	bc80      	pop	{r7}
 8001406:	4770      	bx	lr
 8001408:	20000004 	.word	0x20000004

0800140c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001410:	f7ff fff2 	bl	80013f8 <HAL_RCC_GetHCLKFreq>
 8001414:	4602      	mov	r2, r0
 8001416:	4b05      	ldr	r3, [pc, #20]	@ (800142c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001418:	685b      	ldr	r3, [r3, #4]
 800141a:	0a1b      	lsrs	r3, r3, #8
 800141c:	f003 0307 	and.w	r3, r3, #7
 8001420:	4903      	ldr	r1, [pc, #12]	@ (8001430 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001422:	5ccb      	ldrb	r3, [r1, r3]
 8001424:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001428:	4618      	mov	r0, r3
 800142a:	bd80      	pop	{r7, pc}
 800142c:	40021000 	.word	0x40021000
 8001430:	08002380 	.word	0x08002380

08001434 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001438:	f7ff ffde 	bl	80013f8 <HAL_RCC_GetHCLKFreq>
 800143c:	4602      	mov	r2, r0
 800143e:	4b05      	ldr	r3, [pc, #20]	@ (8001454 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001440:	685b      	ldr	r3, [r3, #4]
 8001442:	0adb      	lsrs	r3, r3, #11
 8001444:	f003 0307 	and.w	r3, r3, #7
 8001448:	4903      	ldr	r1, [pc, #12]	@ (8001458 <HAL_RCC_GetPCLK2Freq+0x24>)
 800144a:	5ccb      	ldrb	r3, [r1, r3]
 800144c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001450:	4618      	mov	r0, r3
 8001452:	bd80      	pop	{r7, pc}
 8001454:	40021000 	.word	0x40021000
 8001458:	08002380 	.word	0x08002380

0800145c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800145c:	b480      	push	{r7}
 800145e:	b085      	sub	sp, #20
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001464:	4b0a      	ldr	r3, [pc, #40]	@ (8001490 <RCC_Delay+0x34>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	4a0a      	ldr	r2, [pc, #40]	@ (8001494 <RCC_Delay+0x38>)
 800146a:	fba2 2303 	umull	r2, r3, r2, r3
 800146e:	0a5b      	lsrs	r3, r3, #9
 8001470:	687a      	ldr	r2, [r7, #4]
 8001472:	fb02 f303 	mul.w	r3, r2, r3
 8001476:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001478:	bf00      	nop
  }
  while (Delay --);
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	1e5a      	subs	r2, r3, #1
 800147e:	60fa      	str	r2, [r7, #12]
 8001480:	2b00      	cmp	r3, #0
 8001482:	d1f9      	bne.n	8001478 <RCC_Delay+0x1c>
}
 8001484:	bf00      	nop
 8001486:	bf00      	nop
 8001488:	3714      	adds	r7, #20
 800148a:	46bd      	mov	sp, r7
 800148c:	bc80      	pop	{r7}
 800148e:	4770      	bx	lr
 8001490:	20000004 	.word	0x20000004
 8001494:	10624dd3 	.word	0x10624dd3

08001498 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b082      	sub	sp, #8
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d101      	bne.n	80014aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80014a6:	2301      	movs	r3, #1
 80014a8:	e042      	b.n	8001530 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80014b0:	b2db      	uxtb	r3, r3
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d106      	bne.n	80014c4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	2200      	movs	r2, #0
 80014ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80014be:	6878      	ldr	r0, [r7, #4]
 80014c0:	f7ff f804 	bl	80004cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	2224      	movs	r2, #36	@ 0x24
 80014c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	68da      	ldr	r2, [r3, #12]
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80014da:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80014dc:	6878      	ldr	r0, [r7, #4]
 80014de:	f000 f971 	bl	80017c4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	691a      	ldr	r2, [r3, #16]
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80014f0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	695a      	ldr	r2, [r3, #20]
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001500:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	68da      	ldr	r2, [r3, #12]
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001510:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	2200      	movs	r2, #0
 8001516:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	2220      	movs	r2, #32
 800151c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	2220      	movs	r2, #32
 8001524:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	2200      	movs	r2, #0
 800152c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800152e:	2300      	movs	r3, #0
}
 8001530:	4618      	mov	r0, r3
 8001532:	3708      	adds	r7, #8
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}

08001538 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b08a      	sub	sp, #40	@ 0x28
 800153c:	af02      	add	r7, sp, #8
 800153e:	60f8      	str	r0, [r7, #12]
 8001540:	60b9      	str	r1, [r7, #8]
 8001542:	603b      	str	r3, [r7, #0]
 8001544:	4613      	mov	r3, r2
 8001546:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001548:	2300      	movs	r3, #0
 800154a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001552:	b2db      	uxtb	r3, r3
 8001554:	2b20      	cmp	r3, #32
 8001556:	d175      	bne.n	8001644 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001558:	68bb      	ldr	r3, [r7, #8]
 800155a:	2b00      	cmp	r3, #0
 800155c:	d002      	beq.n	8001564 <HAL_UART_Transmit+0x2c>
 800155e:	88fb      	ldrh	r3, [r7, #6]
 8001560:	2b00      	cmp	r3, #0
 8001562:	d101      	bne.n	8001568 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001564:	2301      	movs	r3, #1
 8001566:	e06e      	b.n	8001646 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	2200      	movs	r2, #0
 800156c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	2221      	movs	r2, #33	@ 0x21
 8001572:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001576:	f7ff f8f5 	bl	8000764 <HAL_GetTick>
 800157a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	88fa      	ldrh	r2, [r7, #6]
 8001580:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	88fa      	ldrh	r2, [r7, #6]
 8001586:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	689b      	ldr	r3, [r3, #8]
 800158c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001590:	d108      	bne.n	80015a4 <HAL_UART_Transmit+0x6c>
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	691b      	ldr	r3, [r3, #16]
 8001596:	2b00      	cmp	r3, #0
 8001598:	d104      	bne.n	80015a4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800159a:	2300      	movs	r3, #0
 800159c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800159e:	68bb      	ldr	r3, [r7, #8]
 80015a0:	61bb      	str	r3, [r7, #24]
 80015a2:	e003      	b.n	80015ac <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80015a4:	68bb      	ldr	r3, [r7, #8]
 80015a6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80015a8:	2300      	movs	r3, #0
 80015aa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80015ac:	e02e      	b.n	800160c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80015ae:	683b      	ldr	r3, [r7, #0]
 80015b0:	9300      	str	r3, [sp, #0]
 80015b2:	697b      	ldr	r3, [r7, #20]
 80015b4:	2200      	movs	r2, #0
 80015b6:	2180      	movs	r1, #128	@ 0x80
 80015b8:	68f8      	ldr	r0, [r7, #12]
 80015ba:	f000 f848 	bl	800164e <UART_WaitOnFlagUntilTimeout>
 80015be:	4603      	mov	r3, r0
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d005      	beq.n	80015d0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	2220      	movs	r2, #32
 80015c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80015cc:	2303      	movs	r3, #3
 80015ce:	e03a      	b.n	8001646 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80015d0:	69fb      	ldr	r3, [r7, #28]
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d10b      	bne.n	80015ee <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80015d6:	69bb      	ldr	r3, [r7, #24]
 80015d8:	881b      	ldrh	r3, [r3, #0]
 80015da:	461a      	mov	r2, r3
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80015e4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80015e6:	69bb      	ldr	r3, [r7, #24]
 80015e8:	3302      	adds	r3, #2
 80015ea:	61bb      	str	r3, [r7, #24]
 80015ec:	e007      	b.n	80015fe <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80015ee:	69fb      	ldr	r3, [r7, #28]
 80015f0:	781a      	ldrb	r2, [r3, #0]
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80015f8:	69fb      	ldr	r3, [r7, #28]
 80015fa:	3301      	adds	r3, #1
 80015fc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001602:	b29b      	uxth	r3, r3
 8001604:	3b01      	subs	r3, #1
 8001606:	b29a      	uxth	r2, r3
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001610:	b29b      	uxth	r3, r3
 8001612:	2b00      	cmp	r3, #0
 8001614:	d1cb      	bne.n	80015ae <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	9300      	str	r3, [sp, #0]
 800161a:	697b      	ldr	r3, [r7, #20]
 800161c:	2200      	movs	r2, #0
 800161e:	2140      	movs	r1, #64	@ 0x40
 8001620:	68f8      	ldr	r0, [r7, #12]
 8001622:	f000 f814 	bl	800164e <UART_WaitOnFlagUntilTimeout>
 8001626:	4603      	mov	r3, r0
 8001628:	2b00      	cmp	r3, #0
 800162a:	d005      	beq.n	8001638 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	2220      	movs	r2, #32
 8001630:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8001634:	2303      	movs	r3, #3
 8001636:	e006      	b.n	8001646 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	2220      	movs	r2, #32
 800163c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8001640:	2300      	movs	r3, #0
 8001642:	e000      	b.n	8001646 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8001644:	2302      	movs	r3, #2
  }
}
 8001646:	4618      	mov	r0, r3
 8001648:	3720      	adds	r7, #32
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}

0800164e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800164e:	b580      	push	{r7, lr}
 8001650:	b086      	sub	sp, #24
 8001652:	af00      	add	r7, sp, #0
 8001654:	60f8      	str	r0, [r7, #12]
 8001656:	60b9      	str	r1, [r7, #8]
 8001658:	603b      	str	r3, [r7, #0]
 800165a:	4613      	mov	r3, r2
 800165c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800165e:	e03b      	b.n	80016d8 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001660:	6a3b      	ldr	r3, [r7, #32]
 8001662:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001666:	d037      	beq.n	80016d8 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001668:	f7ff f87c 	bl	8000764 <HAL_GetTick>
 800166c:	4602      	mov	r2, r0
 800166e:	683b      	ldr	r3, [r7, #0]
 8001670:	1ad3      	subs	r3, r2, r3
 8001672:	6a3a      	ldr	r2, [r7, #32]
 8001674:	429a      	cmp	r2, r3
 8001676:	d302      	bcc.n	800167e <UART_WaitOnFlagUntilTimeout+0x30>
 8001678:	6a3b      	ldr	r3, [r7, #32]
 800167a:	2b00      	cmp	r3, #0
 800167c:	d101      	bne.n	8001682 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800167e:	2303      	movs	r3, #3
 8001680:	e03a      	b.n	80016f8 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	68db      	ldr	r3, [r3, #12]
 8001688:	f003 0304 	and.w	r3, r3, #4
 800168c:	2b00      	cmp	r3, #0
 800168e:	d023      	beq.n	80016d8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8001690:	68bb      	ldr	r3, [r7, #8]
 8001692:	2b80      	cmp	r3, #128	@ 0x80
 8001694:	d020      	beq.n	80016d8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8001696:	68bb      	ldr	r3, [r7, #8]
 8001698:	2b40      	cmp	r3, #64	@ 0x40
 800169a:	d01d      	beq.n	80016d8 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	f003 0308 	and.w	r3, r3, #8
 80016a6:	2b08      	cmp	r3, #8
 80016a8:	d116      	bne.n	80016d8 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80016aa:	2300      	movs	r3, #0
 80016ac:	617b      	str	r3, [r7, #20]
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	617b      	str	r3, [r7, #20]
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	685b      	ldr	r3, [r3, #4]
 80016bc:	617b      	str	r3, [r7, #20]
 80016be:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80016c0:	68f8      	ldr	r0, [r7, #12]
 80016c2:	f000 f81d 	bl	8001700 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	2208      	movs	r2, #8
 80016ca:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	2200      	movs	r2, #0
 80016d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80016d4:	2301      	movs	r3, #1
 80016d6:	e00f      	b.n	80016f8 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	681a      	ldr	r2, [r3, #0]
 80016de:	68bb      	ldr	r3, [r7, #8]
 80016e0:	4013      	ands	r3, r2
 80016e2:	68ba      	ldr	r2, [r7, #8]
 80016e4:	429a      	cmp	r2, r3
 80016e6:	bf0c      	ite	eq
 80016e8:	2301      	moveq	r3, #1
 80016ea:	2300      	movne	r3, #0
 80016ec:	b2db      	uxtb	r3, r3
 80016ee:	461a      	mov	r2, r3
 80016f0:	79fb      	ldrb	r3, [r7, #7]
 80016f2:	429a      	cmp	r2, r3
 80016f4:	d0b4      	beq.n	8001660 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80016f6:	2300      	movs	r3, #0
}
 80016f8:	4618      	mov	r0, r3
 80016fa:	3718      	adds	r7, #24
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bd80      	pop	{r7, pc}

08001700 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001700:	b480      	push	{r7}
 8001702:	b095      	sub	sp, #84	@ 0x54
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	330c      	adds	r3, #12
 800170e:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001710:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001712:	e853 3f00 	ldrex	r3, [r3]
 8001716:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8001718:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800171a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800171e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	330c      	adds	r3, #12
 8001726:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001728:	643a      	str	r2, [r7, #64]	@ 0x40
 800172a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800172c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800172e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001730:	e841 2300 	strex	r3, r2, [r1]
 8001734:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8001736:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001738:	2b00      	cmp	r3, #0
 800173a:	d1e5      	bne.n	8001708 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	3314      	adds	r3, #20
 8001742:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001744:	6a3b      	ldr	r3, [r7, #32]
 8001746:	e853 3f00 	ldrex	r3, [r3]
 800174a:	61fb      	str	r3, [r7, #28]
   return(result);
 800174c:	69fb      	ldr	r3, [r7, #28]
 800174e:	f023 0301 	bic.w	r3, r3, #1
 8001752:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	3314      	adds	r3, #20
 800175a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800175c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800175e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001760:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001762:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001764:	e841 2300 	strex	r3, r2, [r1]
 8001768:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800176a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800176c:	2b00      	cmp	r3, #0
 800176e:	d1e5      	bne.n	800173c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001774:	2b01      	cmp	r3, #1
 8001776:	d119      	bne.n	80017ac <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	330c      	adds	r3, #12
 800177e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	e853 3f00 	ldrex	r3, [r3]
 8001786:	60bb      	str	r3, [r7, #8]
   return(result);
 8001788:	68bb      	ldr	r3, [r7, #8]
 800178a:	f023 0310 	bic.w	r3, r3, #16
 800178e:	647b      	str	r3, [r7, #68]	@ 0x44
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	330c      	adds	r3, #12
 8001796:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001798:	61ba      	str	r2, [r7, #24]
 800179a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800179c:	6979      	ldr	r1, [r7, #20]
 800179e:	69ba      	ldr	r2, [r7, #24]
 80017a0:	e841 2300 	strex	r3, r2, [r1]
 80017a4:	613b      	str	r3, [r7, #16]
   return(result);
 80017a6:	693b      	ldr	r3, [r7, #16]
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d1e5      	bne.n	8001778 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	2220      	movs	r2, #32
 80017b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	2200      	movs	r2, #0
 80017b8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80017ba:	bf00      	nop
 80017bc:	3754      	adds	r7, #84	@ 0x54
 80017be:	46bd      	mov	sp, r7
 80017c0:	bc80      	pop	{r7}
 80017c2:	4770      	bx	lr

080017c4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b084      	sub	sp, #16
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	691b      	ldr	r3, [r3, #16]
 80017d2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	68da      	ldr	r2, [r3, #12]
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	430a      	orrs	r2, r1
 80017e0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	689a      	ldr	r2, [r3, #8]
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	691b      	ldr	r3, [r3, #16]
 80017ea:	431a      	orrs	r2, r3
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	695b      	ldr	r3, [r3, #20]
 80017f0:	4313      	orrs	r3, r2
 80017f2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	68db      	ldr	r3, [r3, #12]
 80017fa:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80017fe:	f023 030c 	bic.w	r3, r3, #12
 8001802:	687a      	ldr	r2, [r7, #4]
 8001804:	6812      	ldr	r2, [r2, #0]
 8001806:	68b9      	ldr	r1, [r7, #8]
 8001808:	430b      	orrs	r3, r1
 800180a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	695b      	ldr	r3, [r3, #20]
 8001812:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	699a      	ldr	r2, [r3, #24]
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	430a      	orrs	r2, r1
 8001820:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	4a2c      	ldr	r2, [pc, #176]	@ (80018d8 <UART_SetConfig+0x114>)
 8001828:	4293      	cmp	r3, r2
 800182a:	d103      	bne.n	8001834 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800182c:	f7ff fe02 	bl	8001434 <HAL_RCC_GetPCLK2Freq>
 8001830:	60f8      	str	r0, [r7, #12]
 8001832:	e002      	b.n	800183a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8001834:	f7ff fdea 	bl	800140c <HAL_RCC_GetPCLK1Freq>
 8001838:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800183a:	68fa      	ldr	r2, [r7, #12]
 800183c:	4613      	mov	r3, r2
 800183e:	009b      	lsls	r3, r3, #2
 8001840:	4413      	add	r3, r2
 8001842:	009a      	lsls	r2, r3, #2
 8001844:	441a      	add	r2, r3
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	685b      	ldr	r3, [r3, #4]
 800184a:	009b      	lsls	r3, r3, #2
 800184c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001850:	4a22      	ldr	r2, [pc, #136]	@ (80018dc <UART_SetConfig+0x118>)
 8001852:	fba2 2303 	umull	r2, r3, r2, r3
 8001856:	095b      	lsrs	r3, r3, #5
 8001858:	0119      	lsls	r1, r3, #4
 800185a:	68fa      	ldr	r2, [r7, #12]
 800185c:	4613      	mov	r3, r2
 800185e:	009b      	lsls	r3, r3, #2
 8001860:	4413      	add	r3, r2
 8001862:	009a      	lsls	r2, r3, #2
 8001864:	441a      	add	r2, r3
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	685b      	ldr	r3, [r3, #4]
 800186a:	009b      	lsls	r3, r3, #2
 800186c:	fbb2 f2f3 	udiv	r2, r2, r3
 8001870:	4b1a      	ldr	r3, [pc, #104]	@ (80018dc <UART_SetConfig+0x118>)
 8001872:	fba3 0302 	umull	r0, r3, r3, r2
 8001876:	095b      	lsrs	r3, r3, #5
 8001878:	2064      	movs	r0, #100	@ 0x64
 800187a:	fb00 f303 	mul.w	r3, r0, r3
 800187e:	1ad3      	subs	r3, r2, r3
 8001880:	011b      	lsls	r3, r3, #4
 8001882:	3332      	adds	r3, #50	@ 0x32
 8001884:	4a15      	ldr	r2, [pc, #84]	@ (80018dc <UART_SetConfig+0x118>)
 8001886:	fba2 2303 	umull	r2, r3, r2, r3
 800188a:	095b      	lsrs	r3, r3, #5
 800188c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001890:	4419      	add	r1, r3
 8001892:	68fa      	ldr	r2, [r7, #12]
 8001894:	4613      	mov	r3, r2
 8001896:	009b      	lsls	r3, r3, #2
 8001898:	4413      	add	r3, r2
 800189a:	009a      	lsls	r2, r3, #2
 800189c:	441a      	add	r2, r3
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	685b      	ldr	r3, [r3, #4]
 80018a2:	009b      	lsls	r3, r3, #2
 80018a4:	fbb2 f2f3 	udiv	r2, r2, r3
 80018a8:	4b0c      	ldr	r3, [pc, #48]	@ (80018dc <UART_SetConfig+0x118>)
 80018aa:	fba3 0302 	umull	r0, r3, r3, r2
 80018ae:	095b      	lsrs	r3, r3, #5
 80018b0:	2064      	movs	r0, #100	@ 0x64
 80018b2:	fb00 f303 	mul.w	r3, r0, r3
 80018b6:	1ad3      	subs	r3, r2, r3
 80018b8:	011b      	lsls	r3, r3, #4
 80018ba:	3332      	adds	r3, #50	@ 0x32
 80018bc:	4a07      	ldr	r2, [pc, #28]	@ (80018dc <UART_SetConfig+0x118>)
 80018be:	fba2 2303 	umull	r2, r3, r2, r3
 80018c2:	095b      	lsrs	r3, r3, #5
 80018c4:	f003 020f 	and.w	r2, r3, #15
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	440a      	add	r2, r1
 80018ce:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80018d0:	bf00      	nop
 80018d2:	3710      	adds	r7, #16
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}
 80018d8:	40013800 	.word	0x40013800
 80018dc:	51eb851f 	.word	0x51eb851f

080018e0 <siprintf>:
 80018e0:	b40e      	push	{r1, r2, r3}
 80018e2:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80018e6:	b500      	push	{lr}
 80018e8:	b09c      	sub	sp, #112	@ 0x70
 80018ea:	ab1d      	add	r3, sp, #116	@ 0x74
 80018ec:	9002      	str	r0, [sp, #8]
 80018ee:	9006      	str	r0, [sp, #24]
 80018f0:	9107      	str	r1, [sp, #28]
 80018f2:	9104      	str	r1, [sp, #16]
 80018f4:	4808      	ldr	r0, [pc, #32]	@ (8001918 <siprintf+0x38>)
 80018f6:	4909      	ldr	r1, [pc, #36]	@ (800191c <siprintf+0x3c>)
 80018f8:	f853 2b04 	ldr.w	r2, [r3], #4
 80018fc:	9105      	str	r1, [sp, #20]
 80018fe:	6800      	ldr	r0, [r0, #0]
 8001900:	a902      	add	r1, sp, #8
 8001902:	9301      	str	r3, [sp, #4]
 8001904:	f000 f992 	bl	8001c2c <_svfiprintf_r>
 8001908:	2200      	movs	r2, #0
 800190a:	9b02      	ldr	r3, [sp, #8]
 800190c:	701a      	strb	r2, [r3, #0]
 800190e:	b01c      	add	sp, #112	@ 0x70
 8001910:	f85d eb04 	ldr.w	lr, [sp], #4
 8001914:	b003      	add	sp, #12
 8001916:	4770      	bx	lr
 8001918:	20000010 	.word	0x20000010
 800191c:	ffff0208 	.word	0xffff0208

08001920 <memset>:
 8001920:	4603      	mov	r3, r0
 8001922:	4402      	add	r2, r0
 8001924:	4293      	cmp	r3, r2
 8001926:	d100      	bne.n	800192a <memset+0xa>
 8001928:	4770      	bx	lr
 800192a:	f803 1b01 	strb.w	r1, [r3], #1
 800192e:	e7f9      	b.n	8001924 <memset+0x4>

08001930 <__errno>:
 8001930:	4b01      	ldr	r3, [pc, #4]	@ (8001938 <__errno+0x8>)
 8001932:	6818      	ldr	r0, [r3, #0]
 8001934:	4770      	bx	lr
 8001936:	bf00      	nop
 8001938:	20000010 	.word	0x20000010

0800193c <__libc_init_array>:
 800193c:	b570      	push	{r4, r5, r6, lr}
 800193e:	2600      	movs	r6, #0
 8001940:	4d0c      	ldr	r5, [pc, #48]	@ (8001974 <__libc_init_array+0x38>)
 8001942:	4c0d      	ldr	r4, [pc, #52]	@ (8001978 <__libc_init_array+0x3c>)
 8001944:	1b64      	subs	r4, r4, r5
 8001946:	10a4      	asrs	r4, r4, #2
 8001948:	42a6      	cmp	r6, r4
 800194a:	d109      	bne.n	8001960 <__libc_init_array+0x24>
 800194c:	f000 fc78 	bl	8002240 <_init>
 8001950:	2600      	movs	r6, #0
 8001952:	4d0a      	ldr	r5, [pc, #40]	@ (800197c <__libc_init_array+0x40>)
 8001954:	4c0a      	ldr	r4, [pc, #40]	@ (8001980 <__libc_init_array+0x44>)
 8001956:	1b64      	subs	r4, r4, r5
 8001958:	10a4      	asrs	r4, r4, #2
 800195a:	42a6      	cmp	r6, r4
 800195c:	d105      	bne.n	800196a <__libc_init_array+0x2e>
 800195e:	bd70      	pop	{r4, r5, r6, pc}
 8001960:	f855 3b04 	ldr.w	r3, [r5], #4
 8001964:	4798      	blx	r3
 8001966:	3601      	adds	r6, #1
 8001968:	e7ee      	b.n	8001948 <__libc_init_array+0xc>
 800196a:	f855 3b04 	ldr.w	r3, [r5], #4
 800196e:	4798      	blx	r3
 8001970:	3601      	adds	r6, #1
 8001972:	e7f2      	b.n	800195a <__libc_init_array+0x1e>
 8001974:	080023d8 	.word	0x080023d8
 8001978:	080023d8 	.word	0x080023d8
 800197c:	080023d8 	.word	0x080023d8
 8001980:	080023dc 	.word	0x080023dc

08001984 <__retarget_lock_acquire_recursive>:
 8001984:	4770      	bx	lr

08001986 <__retarget_lock_release_recursive>:
 8001986:	4770      	bx	lr

08001988 <_free_r>:
 8001988:	b538      	push	{r3, r4, r5, lr}
 800198a:	4605      	mov	r5, r0
 800198c:	2900      	cmp	r1, #0
 800198e:	d040      	beq.n	8001a12 <_free_r+0x8a>
 8001990:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001994:	1f0c      	subs	r4, r1, #4
 8001996:	2b00      	cmp	r3, #0
 8001998:	bfb8      	it	lt
 800199a:	18e4      	addlt	r4, r4, r3
 800199c:	f000 f8de 	bl	8001b5c <__malloc_lock>
 80019a0:	4a1c      	ldr	r2, [pc, #112]	@ (8001a14 <_free_r+0x8c>)
 80019a2:	6813      	ldr	r3, [r2, #0]
 80019a4:	b933      	cbnz	r3, 80019b4 <_free_r+0x2c>
 80019a6:	6063      	str	r3, [r4, #4]
 80019a8:	6014      	str	r4, [r2, #0]
 80019aa:	4628      	mov	r0, r5
 80019ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80019b0:	f000 b8da 	b.w	8001b68 <__malloc_unlock>
 80019b4:	42a3      	cmp	r3, r4
 80019b6:	d908      	bls.n	80019ca <_free_r+0x42>
 80019b8:	6820      	ldr	r0, [r4, #0]
 80019ba:	1821      	adds	r1, r4, r0
 80019bc:	428b      	cmp	r3, r1
 80019be:	bf01      	itttt	eq
 80019c0:	6819      	ldreq	r1, [r3, #0]
 80019c2:	685b      	ldreq	r3, [r3, #4]
 80019c4:	1809      	addeq	r1, r1, r0
 80019c6:	6021      	streq	r1, [r4, #0]
 80019c8:	e7ed      	b.n	80019a6 <_free_r+0x1e>
 80019ca:	461a      	mov	r2, r3
 80019cc:	685b      	ldr	r3, [r3, #4]
 80019ce:	b10b      	cbz	r3, 80019d4 <_free_r+0x4c>
 80019d0:	42a3      	cmp	r3, r4
 80019d2:	d9fa      	bls.n	80019ca <_free_r+0x42>
 80019d4:	6811      	ldr	r1, [r2, #0]
 80019d6:	1850      	adds	r0, r2, r1
 80019d8:	42a0      	cmp	r0, r4
 80019da:	d10b      	bne.n	80019f4 <_free_r+0x6c>
 80019dc:	6820      	ldr	r0, [r4, #0]
 80019de:	4401      	add	r1, r0
 80019e0:	1850      	adds	r0, r2, r1
 80019e2:	4283      	cmp	r3, r0
 80019e4:	6011      	str	r1, [r2, #0]
 80019e6:	d1e0      	bne.n	80019aa <_free_r+0x22>
 80019e8:	6818      	ldr	r0, [r3, #0]
 80019ea:	685b      	ldr	r3, [r3, #4]
 80019ec:	4408      	add	r0, r1
 80019ee:	6010      	str	r0, [r2, #0]
 80019f0:	6053      	str	r3, [r2, #4]
 80019f2:	e7da      	b.n	80019aa <_free_r+0x22>
 80019f4:	d902      	bls.n	80019fc <_free_r+0x74>
 80019f6:	230c      	movs	r3, #12
 80019f8:	602b      	str	r3, [r5, #0]
 80019fa:	e7d6      	b.n	80019aa <_free_r+0x22>
 80019fc:	6820      	ldr	r0, [r4, #0]
 80019fe:	1821      	adds	r1, r4, r0
 8001a00:	428b      	cmp	r3, r1
 8001a02:	bf01      	itttt	eq
 8001a04:	6819      	ldreq	r1, [r3, #0]
 8001a06:	685b      	ldreq	r3, [r3, #4]
 8001a08:	1809      	addeq	r1, r1, r0
 8001a0a:	6021      	streq	r1, [r4, #0]
 8001a0c:	6063      	str	r3, [r4, #4]
 8001a0e:	6054      	str	r4, [r2, #4]
 8001a10:	e7cb      	b.n	80019aa <_free_r+0x22>
 8001a12:	bd38      	pop	{r3, r4, r5, pc}
 8001a14:	2000021c 	.word	0x2000021c

08001a18 <sbrk_aligned>:
 8001a18:	b570      	push	{r4, r5, r6, lr}
 8001a1a:	4e0f      	ldr	r6, [pc, #60]	@ (8001a58 <sbrk_aligned+0x40>)
 8001a1c:	460c      	mov	r4, r1
 8001a1e:	6831      	ldr	r1, [r6, #0]
 8001a20:	4605      	mov	r5, r0
 8001a22:	b911      	cbnz	r1, 8001a2a <sbrk_aligned+0x12>
 8001a24:	f000 fbaa 	bl	800217c <_sbrk_r>
 8001a28:	6030      	str	r0, [r6, #0]
 8001a2a:	4621      	mov	r1, r4
 8001a2c:	4628      	mov	r0, r5
 8001a2e:	f000 fba5 	bl	800217c <_sbrk_r>
 8001a32:	1c43      	adds	r3, r0, #1
 8001a34:	d103      	bne.n	8001a3e <sbrk_aligned+0x26>
 8001a36:	f04f 34ff 	mov.w	r4, #4294967295
 8001a3a:	4620      	mov	r0, r4
 8001a3c:	bd70      	pop	{r4, r5, r6, pc}
 8001a3e:	1cc4      	adds	r4, r0, #3
 8001a40:	f024 0403 	bic.w	r4, r4, #3
 8001a44:	42a0      	cmp	r0, r4
 8001a46:	d0f8      	beq.n	8001a3a <sbrk_aligned+0x22>
 8001a48:	1a21      	subs	r1, r4, r0
 8001a4a:	4628      	mov	r0, r5
 8001a4c:	f000 fb96 	bl	800217c <_sbrk_r>
 8001a50:	3001      	adds	r0, #1
 8001a52:	d1f2      	bne.n	8001a3a <sbrk_aligned+0x22>
 8001a54:	e7ef      	b.n	8001a36 <sbrk_aligned+0x1e>
 8001a56:	bf00      	nop
 8001a58:	20000218 	.word	0x20000218

08001a5c <_malloc_r>:
 8001a5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001a60:	1ccd      	adds	r5, r1, #3
 8001a62:	f025 0503 	bic.w	r5, r5, #3
 8001a66:	3508      	adds	r5, #8
 8001a68:	2d0c      	cmp	r5, #12
 8001a6a:	bf38      	it	cc
 8001a6c:	250c      	movcc	r5, #12
 8001a6e:	2d00      	cmp	r5, #0
 8001a70:	4606      	mov	r6, r0
 8001a72:	db01      	blt.n	8001a78 <_malloc_r+0x1c>
 8001a74:	42a9      	cmp	r1, r5
 8001a76:	d904      	bls.n	8001a82 <_malloc_r+0x26>
 8001a78:	230c      	movs	r3, #12
 8001a7a:	6033      	str	r3, [r6, #0]
 8001a7c:	2000      	movs	r0, #0
 8001a7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001a82:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8001b58 <_malloc_r+0xfc>
 8001a86:	f000 f869 	bl	8001b5c <__malloc_lock>
 8001a8a:	f8d8 3000 	ldr.w	r3, [r8]
 8001a8e:	461c      	mov	r4, r3
 8001a90:	bb44      	cbnz	r4, 8001ae4 <_malloc_r+0x88>
 8001a92:	4629      	mov	r1, r5
 8001a94:	4630      	mov	r0, r6
 8001a96:	f7ff ffbf 	bl	8001a18 <sbrk_aligned>
 8001a9a:	1c43      	adds	r3, r0, #1
 8001a9c:	4604      	mov	r4, r0
 8001a9e:	d158      	bne.n	8001b52 <_malloc_r+0xf6>
 8001aa0:	f8d8 4000 	ldr.w	r4, [r8]
 8001aa4:	4627      	mov	r7, r4
 8001aa6:	2f00      	cmp	r7, #0
 8001aa8:	d143      	bne.n	8001b32 <_malloc_r+0xd6>
 8001aaa:	2c00      	cmp	r4, #0
 8001aac:	d04b      	beq.n	8001b46 <_malloc_r+0xea>
 8001aae:	6823      	ldr	r3, [r4, #0]
 8001ab0:	4639      	mov	r1, r7
 8001ab2:	4630      	mov	r0, r6
 8001ab4:	eb04 0903 	add.w	r9, r4, r3
 8001ab8:	f000 fb60 	bl	800217c <_sbrk_r>
 8001abc:	4581      	cmp	r9, r0
 8001abe:	d142      	bne.n	8001b46 <_malloc_r+0xea>
 8001ac0:	6821      	ldr	r1, [r4, #0]
 8001ac2:	4630      	mov	r0, r6
 8001ac4:	1a6d      	subs	r5, r5, r1
 8001ac6:	4629      	mov	r1, r5
 8001ac8:	f7ff ffa6 	bl	8001a18 <sbrk_aligned>
 8001acc:	3001      	adds	r0, #1
 8001ace:	d03a      	beq.n	8001b46 <_malloc_r+0xea>
 8001ad0:	6823      	ldr	r3, [r4, #0]
 8001ad2:	442b      	add	r3, r5
 8001ad4:	6023      	str	r3, [r4, #0]
 8001ad6:	f8d8 3000 	ldr.w	r3, [r8]
 8001ada:	685a      	ldr	r2, [r3, #4]
 8001adc:	bb62      	cbnz	r2, 8001b38 <_malloc_r+0xdc>
 8001ade:	f8c8 7000 	str.w	r7, [r8]
 8001ae2:	e00f      	b.n	8001b04 <_malloc_r+0xa8>
 8001ae4:	6822      	ldr	r2, [r4, #0]
 8001ae6:	1b52      	subs	r2, r2, r5
 8001ae8:	d420      	bmi.n	8001b2c <_malloc_r+0xd0>
 8001aea:	2a0b      	cmp	r2, #11
 8001aec:	d917      	bls.n	8001b1e <_malloc_r+0xc2>
 8001aee:	1961      	adds	r1, r4, r5
 8001af0:	42a3      	cmp	r3, r4
 8001af2:	6025      	str	r5, [r4, #0]
 8001af4:	bf18      	it	ne
 8001af6:	6059      	strne	r1, [r3, #4]
 8001af8:	6863      	ldr	r3, [r4, #4]
 8001afa:	bf08      	it	eq
 8001afc:	f8c8 1000 	streq.w	r1, [r8]
 8001b00:	5162      	str	r2, [r4, r5]
 8001b02:	604b      	str	r3, [r1, #4]
 8001b04:	4630      	mov	r0, r6
 8001b06:	f000 f82f 	bl	8001b68 <__malloc_unlock>
 8001b0a:	f104 000b 	add.w	r0, r4, #11
 8001b0e:	1d23      	adds	r3, r4, #4
 8001b10:	f020 0007 	bic.w	r0, r0, #7
 8001b14:	1ac2      	subs	r2, r0, r3
 8001b16:	bf1c      	itt	ne
 8001b18:	1a1b      	subne	r3, r3, r0
 8001b1a:	50a3      	strne	r3, [r4, r2]
 8001b1c:	e7af      	b.n	8001a7e <_malloc_r+0x22>
 8001b1e:	6862      	ldr	r2, [r4, #4]
 8001b20:	42a3      	cmp	r3, r4
 8001b22:	bf0c      	ite	eq
 8001b24:	f8c8 2000 	streq.w	r2, [r8]
 8001b28:	605a      	strne	r2, [r3, #4]
 8001b2a:	e7eb      	b.n	8001b04 <_malloc_r+0xa8>
 8001b2c:	4623      	mov	r3, r4
 8001b2e:	6864      	ldr	r4, [r4, #4]
 8001b30:	e7ae      	b.n	8001a90 <_malloc_r+0x34>
 8001b32:	463c      	mov	r4, r7
 8001b34:	687f      	ldr	r7, [r7, #4]
 8001b36:	e7b6      	b.n	8001aa6 <_malloc_r+0x4a>
 8001b38:	461a      	mov	r2, r3
 8001b3a:	685b      	ldr	r3, [r3, #4]
 8001b3c:	42a3      	cmp	r3, r4
 8001b3e:	d1fb      	bne.n	8001b38 <_malloc_r+0xdc>
 8001b40:	2300      	movs	r3, #0
 8001b42:	6053      	str	r3, [r2, #4]
 8001b44:	e7de      	b.n	8001b04 <_malloc_r+0xa8>
 8001b46:	230c      	movs	r3, #12
 8001b48:	4630      	mov	r0, r6
 8001b4a:	6033      	str	r3, [r6, #0]
 8001b4c:	f000 f80c 	bl	8001b68 <__malloc_unlock>
 8001b50:	e794      	b.n	8001a7c <_malloc_r+0x20>
 8001b52:	6005      	str	r5, [r0, #0]
 8001b54:	e7d6      	b.n	8001b04 <_malloc_r+0xa8>
 8001b56:	bf00      	nop
 8001b58:	2000021c 	.word	0x2000021c

08001b5c <__malloc_lock>:
 8001b5c:	4801      	ldr	r0, [pc, #4]	@ (8001b64 <__malloc_lock+0x8>)
 8001b5e:	f7ff bf11 	b.w	8001984 <__retarget_lock_acquire_recursive>
 8001b62:	bf00      	nop
 8001b64:	20000214 	.word	0x20000214

08001b68 <__malloc_unlock>:
 8001b68:	4801      	ldr	r0, [pc, #4]	@ (8001b70 <__malloc_unlock+0x8>)
 8001b6a:	f7ff bf0c 	b.w	8001986 <__retarget_lock_release_recursive>
 8001b6e:	bf00      	nop
 8001b70:	20000214 	.word	0x20000214

08001b74 <__ssputs_r>:
 8001b74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001b78:	461f      	mov	r7, r3
 8001b7a:	688e      	ldr	r6, [r1, #8]
 8001b7c:	4682      	mov	sl, r0
 8001b7e:	42be      	cmp	r6, r7
 8001b80:	460c      	mov	r4, r1
 8001b82:	4690      	mov	r8, r2
 8001b84:	680b      	ldr	r3, [r1, #0]
 8001b86:	d82d      	bhi.n	8001be4 <__ssputs_r+0x70>
 8001b88:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8001b8c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8001b90:	d026      	beq.n	8001be0 <__ssputs_r+0x6c>
 8001b92:	6965      	ldr	r5, [r4, #20]
 8001b94:	6909      	ldr	r1, [r1, #16]
 8001b96:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001b9a:	eba3 0901 	sub.w	r9, r3, r1
 8001b9e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8001ba2:	1c7b      	adds	r3, r7, #1
 8001ba4:	444b      	add	r3, r9
 8001ba6:	106d      	asrs	r5, r5, #1
 8001ba8:	429d      	cmp	r5, r3
 8001baa:	bf38      	it	cc
 8001bac:	461d      	movcc	r5, r3
 8001bae:	0553      	lsls	r3, r2, #21
 8001bb0:	d527      	bpl.n	8001c02 <__ssputs_r+0x8e>
 8001bb2:	4629      	mov	r1, r5
 8001bb4:	f7ff ff52 	bl	8001a5c <_malloc_r>
 8001bb8:	4606      	mov	r6, r0
 8001bba:	b360      	cbz	r0, 8001c16 <__ssputs_r+0xa2>
 8001bbc:	464a      	mov	r2, r9
 8001bbe:	6921      	ldr	r1, [r4, #16]
 8001bc0:	f000 fafa 	bl	80021b8 <memcpy>
 8001bc4:	89a3      	ldrh	r3, [r4, #12]
 8001bc6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8001bca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001bce:	81a3      	strh	r3, [r4, #12]
 8001bd0:	6126      	str	r6, [r4, #16]
 8001bd2:	444e      	add	r6, r9
 8001bd4:	6026      	str	r6, [r4, #0]
 8001bd6:	463e      	mov	r6, r7
 8001bd8:	6165      	str	r5, [r4, #20]
 8001bda:	eba5 0509 	sub.w	r5, r5, r9
 8001bde:	60a5      	str	r5, [r4, #8]
 8001be0:	42be      	cmp	r6, r7
 8001be2:	d900      	bls.n	8001be6 <__ssputs_r+0x72>
 8001be4:	463e      	mov	r6, r7
 8001be6:	4632      	mov	r2, r6
 8001be8:	4641      	mov	r1, r8
 8001bea:	6820      	ldr	r0, [r4, #0]
 8001bec:	f000 faac 	bl	8002148 <memmove>
 8001bf0:	2000      	movs	r0, #0
 8001bf2:	68a3      	ldr	r3, [r4, #8]
 8001bf4:	1b9b      	subs	r3, r3, r6
 8001bf6:	60a3      	str	r3, [r4, #8]
 8001bf8:	6823      	ldr	r3, [r4, #0]
 8001bfa:	4433      	add	r3, r6
 8001bfc:	6023      	str	r3, [r4, #0]
 8001bfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001c02:	462a      	mov	r2, r5
 8001c04:	f000 fae6 	bl	80021d4 <_realloc_r>
 8001c08:	4606      	mov	r6, r0
 8001c0a:	2800      	cmp	r0, #0
 8001c0c:	d1e0      	bne.n	8001bd0 <__ssputs_r+0x5c>
 8001c0e:	4650      	mov	r0, sl
 8001c10:	6921      	ldr	r1, [r4, #16]
 8001c12:	f7ff feb9 	bl	8001988 <_free_r>
 8001c16:	230c      	movs	r3, #12
 8001c18:	f8ca 3000 	str.w	r3, [sl]
 8001c1c:	89a3      	ldrh	r3, [r4, #12]
 8001c1e:	f04f 30ff 	mov.w	r0, #4294967295
 8001c22:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001c26:	81a3      	strh	r3, [r4, #12]
 8001c28:	e7e9      	b.n	8001bfe <__ssputs_r+0x8a>
	...

08001c2c <_svfiprintf_r>:
 8001c2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001c30:	4698      	mov	r8, r3
 8001c32:	898b      	ldrh	r3, [r1, #12]
 8001c34:	4607      	mov	r7, r0
 8001c36:	061b      	lsls	r3, r3, #24
 8001c38:	460d      	mov	r5, r1
 8001c3a:	4614      	mov	r4, r2
 8001c3c:	b09d      	sub	sp, #116	@ 0x74
 8001c3e:	d510      	bpl.n	8001c62 <_svfiprintf_r+0x36>
 8001c40:	690b      	ldr	r3, [r1, #16]
 8001c42:	b973      	cbnz	r3, 8001c62 <_svfiprintf_r+0x36>
 8001c44:	2140      	movs	r1, #64	@ 0x40
 8001c46:	f7ff ff09 	bl	8001a5c <_malloc_r>
 8001c4a:	6028      	str	r0, [r5, #0]
 8001c4c:	6128      	str	r0, [r5, #16]
 8001c4e:	b930      	cbnz	r0, 8001c5e <_svfiprintf_r+0x32>
 8001c50:	230c      	movs	r3, #12
 8001c52:	603b      	str	r3, [r7, #0]
 8001c54:	f04f 30ff 	mov.w	r0, #4294967295
 8001c58:	b01d      	add	sp, #116	@ 0x74
 8001c5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001c5e:	2340      	movs	r3, #64	@ 0x40
 8001c60:	616b      	str	r3, [r5, #20]
 8001c62:	2300      	movs	r3, #0
 8001c64:	9309      	str	r3, [sp, #36]	@ 0x24
 8001c66:	2320      	movs	r3, #32
 8001c68:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8001c6c:	2330      	movs	r3, #48	@ 0x30
 8001c6e:	f04f 0901 	mov.w	r9, #1
 8001c72:	f8cd 800c 	str.w	r8, [sp, #12]
 8001c76:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8001e10 <_svfiprintf_r+0x1e4>
 8001c7a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8001c7e:	4623      	mov	r3, r4
 8001c80:	469a      	mov	sl, r3
 8001c82:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001c86:	b10a      	cbz	r2, 8001c8c <_svfiprintf_r+0x60>
 8001c88:	2a25      	cmp	r2, #37	@ 0x25
 8001c8a:	d1f9      	bne.n	8001c80 <_svfiprintf_r+0x54>
 8001c8c:	ebba 0b04 	subs.w	fp, sl, r4
 8001c90:	d00b      	beq.n	8001caa <_svfiprintf_r+0x7e>
 8001c92:	465b      	mov	r3, fp
 8001c94:	4622      	mov	r2, r4
 8001c96:	4629      	mov	r1, r5
 8001c98:	4638      	mov	r0, r7
 8001c9a:	f7ff ff6b 	bl	8001b74 <__ssputs_r>
 8001c9e:	3001      	adds	r0, #1
 8001ca0:	f000 80a7 	beq.w	8001df2 <_svfiprintf_r+0x1c6>
 8001ca4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8001ca6:	445a      	add	r2, fp
 8001ca8:	9209      	str	r2, [sp, #36]	@ 0x24
 8001caa:	f89a 3000 	ldrb.w	r3, [sl]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	f000 809f 	beq.w	8001df2 <_svfiprintf_r+0x1c6>
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	f04f 32ff 	mov.w	r2, #4294967295
 8001cba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001cbe:	f10a 0a01 	add.w	sl, sl, #1
 8001cc2:	9304      	str	r3, [sp, #16]
 8001cc4:	9307      	str	r3, [sp, #28]
 8001cc6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8001cca:	931a      	str	r3, [sp, #104]	@ 0x68
 8001ccc:	4654      	mov	r4, sl
 8001cce:	2205      	movs	r2, #5
 8001cd0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001cd4:	484e      	ldr	r0, [pc, #312]	@ (8001e10 <_svfiprintf_r+0x1e4>)
 8001cd6:	f000 fa61 	bl	800219c <memchr>
 8001cda:	9a04      	ldr	r2, [sp, #16]
 8001cdc:	b9d8      	cbnz	r0, 8001d16 <_svfiprintf_r+0xea>
 8001cde:	06d0      	lsls	r0, r2, #27
 8001ce0:	bf44      	itt	mi
 8001ce2:	2320      	movmi	r3, #32
 8001ce4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001ce8:	0711      	lsls	r1, r2, #28
 8001cea:	bf44      	itt	mi
 8001cec:	232b      	movmi	r3, #43	@ 0x2b
 8001cee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001cf2:	f89a 3000 	ldrb.w	r3, [sl]
 8001cf6:	2b2a      	cmp	r3, #42	@ 0x2a
 8001cf8:	d015      	beq.n	8001d26 <_svfiprintf_r+0xfa>
 8001cfa:	4654      	mov	r4, sl
 8001cfc:	2000      	movs	r0, #0
 8001cfe:	f04f 0c0a 	mov.w	ip, #10
 8001d02:	9a07      	ldr	r2, [sp, #28]
 8001d04:	4621      	mov	r1, r4
 8001d06:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001d0a:	3b30      	subs	r3, #48	@ 0x30
 8001d0c:	2b09      	cmp	r3, #9
 8001d0e:	d94b      	bls.n	8001da8 <_svfiprintf_r+0x17c>
 8001d10:	b1b0      	cbz	r0, 8001d40 <_svfiprintf_r+0x114>
 8001d12:	9207      	str	r2, [sp, #28]
 8001d14:	e014      	b.n	8001d40 <_svfiprintf_r+0x114>
 8001d16:	eba0 0308 	sub.w	r3, r0, r8
 8001d1a:	fa09 f303 	lsl.w	r3, r9, r3
 8001d1e:	4313      	orrs	r3, r2
 8001d20:	46a2      	mov	sl, r4
 8001d22:	9304      	str	r3, [sp, #16]
 8001d24:	e7d2      	b.n	8001ccc <_svfiprintf_r+0xa0>
 8001d26:	9b03      	ldr	r3, [sp, #12]
 8001d28:	1d19      	adds	r1, r3, #4
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	9103      	str	r1, [sp, #12]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	bfbb      	ittet	lt
 8001d32:	425b      	neglt	r3, r3
 8001d34:	f042 0202 	orrlt.w	r2, r2, #2
 8001d38:	9307      	strge	r3, [sp, #28]
 8001d3a:	9307      	strlt	r3, [sp, #28]
 8001d3c:	bfb8      	it	lt
 8001d3e:	9204      	strlt	r2, [sp, #16]
 8001d40:	7823      	ldrb	r3, [r4, #0]
 8001d42:	2b2e      	cmp	r3, #46	@ 0x2e
 8001d44:	d10a      	bne.n	8001d5c <_svfiprintf_r+0x130>
 8001d46:	7863      	ldrb	r3, [r4, #1]
 8001d48:	2b2a      	cmp	r3, #42	@ 0x2a
 8001d4a:	d132      	bne.n	8001db2 <_svfiprintf_r+0x186>
 8001d4c:	9b03      	ldr	r3, [sp, #12]
 8001d4e:	3402      	adds	r4, #2
 8001d50:	1d1a      	adds	r2, r3, #4
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	9203      	str	r2, [sp, #12]
 8001d56:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8001d5a:	9305      	str	r3, [sp, #20]
 8001d5c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8001e14 <_svfiprintf_r+0x1e8>
 8001d60:	2203      	movs	r2, #3
 8001d62:	4650      	mov	r0, sl
 8001d64:	7821      	ldrb	r1, [r4, #0]
 8001d66:	f000 fa19 	bl	800219c <memchr>
 8001d6a:	b138      	cbz	r0, 8001d7c <_svfiprintf_r+0x150>
 8001d6c:	2240      	movs	r2, #64	@ 0x40
 8001d6e:	9b04      	ldr	r3, [sp, #16]
 8001d70:	eba0 000a 	sub.w	r0, r0, sl
 8001d74:	4082      	lsls	r2, r0
 8001d76:	4313      	orrs	r3, r2
 8001d78:	3401      	adds	r4, #1
 8001d7a:	9304      	str	r3, [sp, #16]
 8001d7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001d80:	2206      	movs	r2, #6
 8001d82:	4825      	ldr	r0, [pc, #148]	@ (8001e18 <_svfiprintf_r+0x1ec>)
 8001d84:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8001d88:	f000 fa08 	bl	800219c <memchr>
 8001d8c:	2800      	cmp	r0, #0
 8001d8e:	d036      	beq.n	8001dfe <_svfiprintf_r+0x1d2>
 8001d90:	4b22      	ldr	r3, [pc, #136]	@ (8001e1c <_svfiprintf_r+0x1f0>)
 8001d92:	bb1b      	cbnz	r3, 8001ddc <_svfiprintf_r+0x1b0>
 8001d94:	9b03      	ldr	r3, [sp, #12]
 8001d96:	3307      	adds	r3, #7
 8001d98:	f023 0307 	bic.w	r3, r3, #7
 8001d9c:	3308      	adds	r3, #8
 8001d9e:	9303      	str	r3, [sp, #12]
 8001da0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8001da2:	4433      	add	r3, r6
 8001da4:	9309      	str	r3, [sp, #36]	@ 0x24
 8001da6:	e76a      	b.n	8001c7e <_svfiprintf_r+0x52>
 8001da8:	460c      	mov	r4, r1
 8001daa:	2001      	movs	r0, #1
 8001dac:	fb0c 3202 	mla	r2, ip, r2, r3
 8001db0:	e7a8      	b.n	8001d04 <_svfiprintf_r+0xd8>
 8001db2:	2300      	movs	r3, #0
 8001db4:	f04f 0c0a 	mov.w	ip, #10
 8001db8:	4619      	mov	r1, r3
 8001dba:	3401      	adds	r4, #1
 8001dbc:	9305      	str	r3, [sp, #20]
 8001dbe:	4620      	mov	r0, r4
 8001dc0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001dc4:	3a30      	subs	r2, #48	@ 0x30
 8001dc6:	2a09      	cmp	r2, #9
 8001dc8:	d903      	bls.n	8001dd2 <_svfiprintf_r+0x1a6>
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d0c6      	beq.n	8001d5c <_svfiprintf_r+0x130>
 8001dce:	9105      	str	r1, [sp, #20]
 8001dd0:	e7c4      	b.n	8001d5c <_svfiprintf_r+0x130>
 8001dd2:	4604      	mov	r4, r0
 8001dd4:	2301      	movs	r3, #1
 8001dd6:	fb0c 2101 	mla	r1, ip, r1, r2
 8001dda:	e7f0      	b.n	8001dbe <_svfiprintf_r+0x192>
 8001ddc:	ab03      	add	r3, sp, #12
 8001dde:	9300      	str	r3, [sp, #0]
 8001de0:	462a      	mov	r2, r5
 8001de2:	4638      	mov	r0, r7
 8001de4:	4b0e      	ldr	r3, [pc, #56]	@ (8001e20 <_svfiprintf_r+0x1f4>)
 8001de6:	a904      	add	r1, sp, #16
 8001de8:	f3af 8000 	nop.w
 8001dec:	1c42      	adds	r2, r0, #1
 8001dee:	4606      	mov	r6, r0
 8001df0:	d1d6      	bne.n	8001da0 <_svfiprintf_r+0x174>
 8001df2:	89ab      	ldrh	r3, [r5, #12]
 8001df4:	065b      	lsls	r3, r3, #25
 8001df6:	f53f af2d 	bmi.w	8001c54 <_svfiprintf_r+0x28>
 8001dfa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8001dfc:	e72c      	b.n	8001c58 <_svfiprintf_r+0x2c>
 8001dfe:	ab03      	add	r3, sp, #12
 8001e00:	9300      	str	r3, [sp, #0]
 8001e02:	462a      	mov	r2, r5
 8001e04:	4638      	mov	r0, r7
 8001e06:	4b06      	ldr	r3, [pc, #24]	@ (8001e20 <_svfiprintf_r+0x1f4>)
 8001e08:	a904      	add	r1, sp, #16
 8001e0a:	f000 f87d 	bl	8001f08 <_printf_i>
 8001e0e:	e7ed      	b.n	8001dec <_svfiprintf_r+0x1c0>
 8001e10:	0800239a 	.word	0x0800239a
 8001e14:	080023a0 	.word	0x080023a0
 8001e18:	080023a4 	.word	0x080023a4
 8001e1c:	00000000 	.word	0x00000000
 8001e20:	08001b75 	.word	0x08001b75

08001e24 <_printf_common>:
 8001e24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001e28:	4616      	mov	r6, r2
 8001e2a:	4698      	mov	r8, r3
 8001e2c:	688a      	ldr	r2, [r1, #8]
 8001e2e:	690b      	ldr	r3, [r1, #16]
 8001e30:	4607      	mov	r7, r0
 8001e32:	4293      	cmp	r3, r2
 8001e34:	bfb8      	it	lt
 8001e36:	4613      	movlt	r3, r2
 8001e38:	6033      	str	r3, [r6, #0]
 8001e3a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8001e3e:	460c      	mov	r4, r1
 8001e40:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8001e44:	b10a      	cbz	r2, 8001e4a <_printf_common+0x26>
 8001e46:	3301      	adds	r3, #1
 8001e48:	6033      	str	r3, [r6, #0]
 8001e4a:	6823      	ldr	r3, [r4, #0]
 8001e4c:	0699      	lsls	r1, r3, #26
 8001e4e:	bf42      	ittt	mi
 8001e50:	6833      	ldrmi	r3, [r6, #0]
 8001e52:	3302      	addmi	r3, #2
 8001e54:	6033      	strmi	r3, [r6, #0]
 8001e56:	6825      	ldr	r5, [r4, #0]
 8001e58:	f015 0506 	ands.w	r5, r5, #6
 8001e5c:	d106      	bne.n	8001e6c <_printf_common+0x48>
 8001e5e:	f104 0a19 	add.w	sl, r4, #25
 8001e62:	68e3      	ldr	r3, [r4, #12]
 8001e64:	6832      	ldr	r2, [r6, #0]
 8001e66:	1a9b      	subs	r3, r3, r2
 8001e68:	42ab      	cmp	r3, r5
 8001e6a:	dc2b      	bgt.n	8001ec4 <_printf_common+0xa0>
 8001e6c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8001e70:	6822      	ldr	r2, [r4, #0]
 8001e72:	3b00      	subs	r3, #0
 8001e74:	bf18      	it	ne
 8001e76:	2301      	movne	r3, #1
 8001e78:	0692      	lsls	r2, r2, #26
 8001e7a:	d430      	bmi.n	8001ede <_printf_common+0xba>
 8001e7c:	4641      	mov	r1, r8
 8001e7e:	4638      	mov	r0, r7
 8001e80:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8001e84:	47c8      	blx	r9
 8001e86:	3001      	adds	r0, #1
 8001e88:	d023      	beq.n	8001ed2 <_printf_common+0xae>
 8001e8a:	6823      	ldr	r3, [r4, #0]
 8001e8c:	6922      	ldr	r2, [r4, #16]
 8001e8e:	f003 0306 	and.w	r3, r3, #6
 8001e92:	2b04      	cmp	r3, #4
 8001e94:	bf14      	ite	ne
 8001e96:	2500      	movne	r5, #0
 8001e98:	6833      	ldreq	r3, [r6, #0]
 8001e9a:	f04f 0600 	mov.w	r6, #0
 8001e9e:	bf08      	it	eq
 8001ea0:	68e5      	ldreq	r5, [r4, #12]
 8001ea2:	f104 041a 	add.w	r4, r4, #26
 8001ea6:	bf08      	it	eq
 8001ea8:	1aed      	subeq	r5, r5, r3
 8001eaa:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8001eae:	bf08      	it	eq
 8001eb0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001eb4:	4293      	cmp	r3, r2
 8001eb6:	bfc4      	itt	gt
 8001eb8:	1a9b      	subgt	r3, r3, r2
 8001eba:	18ed      	addgt	r5, r5, r3
 8001ebc:	42b5      	cmp	r5, r6
 8001ebe:	d11a      	bne.n	8001ef6 <_printf_common+0xd2>
 8001ec0:	2000      	movs	r0, #0
 8001ec2:	e008      	b.n	8001ed6 <_printf_common+0xb2>
 8001ec4:	2301      	movs	r3, #1
 8001ec6:	4652      	mov	r2, sl
 8001ec8:	4641      	mov	r1, r8
 8001eca:	4638      	mov	r0, r7
 8001ecc:	47c8      	blx	r9
 8001ece:	3001      	adds	r0, #1
 8001ed0:	d103      	bne.n	8001eda <_printf_common+0xb6>
 8001ed2:	f04f 30ff 	mov.w	r0, #4294967295
 8001ed6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001eda:	3501      	adds	r5, #1
 8001edc:	e7c1      	b.n	8001e62 <_printf_common+0x3e>
 8001ede:	2030      	movs	r0, #48	@ 0x30
 8001ee0:	18e1      	adds	r1, r4, r3
 8001ee2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8001ee6:	1c5a      	adds	r2, r3, #1
 8001ee8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8001eec:	4422      	add	r2, r4
 8001eee:	3302      	adds	r3, #2
 8001ef0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8001ef4:	e7c2      	b.n	8001e7c <_printf_common+0x58>
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	4622      	mov	r2, r4
 8001efa:	4641      	mov	r1, r8
 8001efc:	4638      	mov	r0, r7
 8001efe:	47c8      	blx	r9
 8001f00:	3001      	adds	r0, #1
 8001f02:	d0e6      	beq.n	8001ed2 <_printf_common+0xae>
 8001f04:	3601      	adds	r6, #1
 8001f06:	e7d9      	b.n	8001ebc <_printf_common+0x98>

08001f08 <_printf_i>:
 8001f08:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001f0c:	7e0f      	ldrb	r7, [r1, #24]
 8001f0e:	4691      	mov	r9, r2
 8001f10:	2f78      	cmp	r7, #120	@ 0x78
 8001f12:	4680      	mov	r8, r0
 8001f14:	460c      	mov	r4, r1
 8001f16:	469a      	mov	sl, r3
 8001f18:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8001f1a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8001f1e:	d807      	bhi.n	8001f30 <_printf_i+0x28>
 8001f20:	2f62      	cmp	r7, #98	@ 0x62
 8001f22:	d80a      	bhi.n	8001f3a <_printf_i+0x32>
 8001f24:	2f00      	cmp	r7, #0
 8001f26:	f000 80d3 	beq.w	80020d0 <_printf_i+0x1c8>
 8001f2a:	2f58      	cmp	r7, #88	@ 0x58
 8001f2c:	f000 80ba 	beq.w	80020a4 <_printf_i+0x19c>
 8001f30:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001f34:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8001f38:	e03a      	b.n	8001fb0 <_printf_i+0xa8>
 8001f3a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8001f3e:	2b15      	cmp	r3, #21
 8001f40:	d8f6      	bhi.n	8001f30 <_printf_i+0x28>
 8001f42:	a101      	add	r1, pc, #4	@ (adr r1, 8001f48 <_printf_i+0x40>)
 8001f44:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8001f48:	08001fa1 	.word	0x08001fa1
 8001f4c:	08001fb5 	.word	0x08001fb5
 8001f50:	08001f31 	.word	0x08001f31
 8001f54:	08001f31 	.word	0x08001f31
 8001f58:	08001f31 	.word	0x08001f31
 8001f5c:	08001f31 	.word	0x08001f31
 8001f60:	08001fb5 	.word	0x08001fb5
 8001f64:	08001f31 	.word	0x08001f31
 8001f68:	08001f31 	.word	0x08001f31
 8001f6c:	08001f31 	.word	0x08001f31
 8001f70:	08001f31 	.word	0x08001f31
 8001f74:	080020b7 	.word	0x080020b7
 8001f78:	08001fdf 	.word	0x08001fdf
 8001f7c:	08002071 	.word	0x08002071
 8001f80:	08001f31 	.word	0x08001f31
 8001f84:	08001f31 	.word	0x08001f31
 8001f88:	080020d9 	.word	0x080020d9
 8001f8c:	08001f31 	.word	0x08001f31
 8001f90:	08001fdf 	.word	0x08001fdf
 8001f94:	08001f31 	.word	0x08001f31
 8001f98:	08001f31 	.word	0x08001f31
 8001f9c:	08002079 	.word	0x08002079
 8001fa0:	6833      	ldr	r3, [r6, #0]
 8001fa2:	1d1a      	adds	r2, r3, #4
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	6032      	str	r2, [r6, #0]
 8001fa8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001fac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	e09e      	b.n	80020f2 <_printf_i+0x1ea>
 8001fb4:	6833      	ldr	r3, [r6, #0]
 8001fb6:	6820      	ldr	r0, [r4, #0]
 8001fb8:	1d19      	adds	r1, r3, #4
 8001fba:	6031      	str	r1, [r6, #0]
 8001fbc:	0606      	lsls	r6, r0, #24
 8001fbe:	d501      	bpl.n	8001fc4 <_printf_i+0xbc>
 8001fc0:	681d      	ldr	r5, [r3, #0]
 8001fc2:	e003      	b.n	8001fcc <_printf_i+0xc4>
 8001fc4:	0645      	lsls	r5, r0, #25
 8001fc6:	d5fb      	bpl.n	8001fc0 <_printf_i+0xb8>
 8001fc8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8001fcc:	2d00      	cmp	r5, #0
 8001fce:	da03      	bge.n	8001fd8 <_printf_i+0xd0>
 8001fd0:	232d      	movs	r3, #45	@ 0x2d
 8001fd2:	426d      	negs	r5, r5
 8001fd4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001fd8:	230a      	movs	r3, #10
 8001fda:	4859      	ldr	r0, [pc, #356]	@ (8002140 <_printf_i+0x238>)
 8001fdc:	e011      	b.n	8002002 <_printf_i+0xfa>
 8001fde:	6821      	ldr	r1, [r4, #0]
 8001fe0:	6833      	ldr	r3, [r6, #0]
 8001fe2:	0608      	lsls	r0, r1, #24
 8001fe4:	f853 5b04 	ldr.w	r5, [r3], #4
 8001fe8:	d402      	bmi.n	8001ff0 <_printf_i+0xe8>
 8001fea:	0649      	lsls	r1, r1, #25
 8001fec:	bf48      	it	mi
 8001fee:	b2ad      	uxthmi	r5, r5
 8001ff0:	2f6f      	cmp	r7, #111	@ 0x6f
 8001ff2:	6033      	str	r3, [r6, #0]
 8001ff4:	bf14      	ite	ne
 8001ff6:	230a      	movne	r3, #10
 8001ff8:	2308      	moveq	r3, #8
 8001ffa:	4851      	ldr	r0, [pc, #324]	@ (8002140 <_printf_i+0x238>)
 8001ffc:	2100      	movs	r1, #0
 8001ffe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002002:	6866      	ldr	r6, [r4, #4]
 8002004:	2e00      	cmp	r6, #0
 8002006:	bfa8      	it	ge
 8002008:	6821      	ldrge	r1, [r4, #0]
 800200a:	60a6      	str	r6, [r4, #8]
 800200c:	bfa4      	itt	ge
 800200e:	f021 0104 	bicge.w	r1, r1, #4
 8002012:	6021      	strge	r1, [r4, #0]
 8002014:	b90d      	cbnz	r5, 800201a <_printf_i+0x112>
 8002016:	2e00      	cmp	r6, #0
 8002018:	d04b      	beq.n	80020b2 <_printf_i+0x1aa>
 800201a:	4616      	mov	r6, r2
 800201c:	fbb5 f1f3 	udiv	r1, r5, r3
 8002020:	fb03 5711 	mls	r7, r3, r1, r5
 8002024:	5dc7      	ldrb	r7, [r0, r7]
 8002026:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800202a:	462f      	mov	r7, r5
 800202c:	42bb      	cmp	r3, r7
 800202e:	460d      	mov	r5, r1
 8002030:	d9f4      	bls.n	800201c <_printf_i+0x114>
 8002032:	2b08      	cmp	r3, #8
 8002034:	d10b      	bne.n	800204e <_printf_i+0x146>
 8002036:	6823      	ldr	r3, [r4, #0]
 8002038:	07df      	lsls	r7, r3, #31
 800203a:	d508      	bpl.n	800204e <_printf_i+0x146>
 800203c:	6923      	ldr	r3, [r4, #16]
 800203e:	6861      	ldr	r1, [r4, #4]
 8002040:	4299      	cmp	r1, r3
 8002042:	bfde      	ittt	le
 8002044:	2330      	movle	r3, #48	@ 0x30
 8002046:	f806 3c01 	strble.w	r3, [r6, #-1]
 800204a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800204e:	1b92      	subs	r2, r2, r6
 8002050:	6122      	str	r2, [r4, #16]
 8002052:	464b      	mov	r3, r9
 8002054:	4621      	mov	r1, r4
 8002056:	4640      	mov	r0, r8
 8002058:	f8cd a000 	str.w	sl, [sp]
 800205c:	aa03      	add	r2, sp, #12
 800205e:	f7ff fee1 	bl	8001e24 <_printf_common>
 8002062:	3001      	adds	r0, #1
 8002064:	d14a      	bne.n	80020fc <_printf_i+0x1f4>
 8002066:	f04f 30ff 	mov.w	r0, #4294967295
 800206a:	b004      	add	sp, #16
 800206c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002070:	6823      	ldr	r3, [r4, #0]
 8002072:	f043 0320 	orr.w	r3, r3, #32
 8002076:	6023      	str	r3, [r4, #0]
 8002078:	2778      	movs	r7, #120	@ 0x78
 800207a:	4832      	ldr	r0, [pc, #200]	@ (8002144 <_printf_i+0x23c>)
 800207c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002080:	6823      	ldr	r3, [r4, #0]
 8002082:	6831      	ldr	r1, [r6, #0]
 8002084:	061f      	lsls	r7, r3, #24
 8002086:	f851 5b04 	ldr.w	r5, [r1], #4
 800208a:	d402      	bmi.n	8002092 <_printf_i+0x18a>
 800208c:	065f      	lsls	r7, r3, #25
 800208e:	bf48      	it	mi
 8002090:	b2ad      	uxthmi	r5, r5
 8002092:	6031      	str	r1, [r6, #0]
 8002094:	07d9      	lsls	r1, r3, #31
 8002096:	bf44      	itt	mi
 8002098:	f043 0320 	orrmi.w	r3, r3, #32
 800209c:	6023      	strmi	r3, [r4, #0]
 800209e:	b11d      	cbz	r5, 80020a8 <_printf_i+0x1a0>
 80020a0:	2310      	movs	r3, #16
 80020a2:	e7ab      	b.n	8001ffc <_printf_i+0xf4>
 80020a4:	4826      	ldr	r0, [pc, #152]	@ (8002140 <_printf_i+0x238>)
 80020a6:	e7e9      	b.n	800207c <_printf_i+0x174>
 80020a8:	6823      	ldr	r3, [r4, #0]
 80020aa:	f023 0320 	bic.w	r3, r3, #32
 80020ae:	6023      	str	r3, [r4, #0]
 80020b0:	e7f6      	b.n	80020a0 <_printf_i+0x198>
 80020b2:	4616      	mov	r6, r2
 80020b4:	e7bd      	b.n	8002032 <_printf_i+0x12a>
 80020b6:	6833      	ldr	r3, [r6, #0]
 80020b8:	6825      	ldr	r5, [r4, #0]
 80020ba:	1d18      	adds	r0, r3, #4
 80020bc:	6961      	ldr	r1, [r4, #20]
 80020be:	6030      	str	r0, [r6, #0]
 80020c0:	062e      	lsls	r6, r5, #24
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	d501      	bpl.n	80020ca <_printf_i+0x1c2>
 80020c6:	6019      	str	r1, [r3, #0]
 80020c8:	e002      	b.n	80020d0 <_printf_i+0x1c8>
 80020ca:	0668      	lsls	r0, r5, #25
 80020cc:	d5fb      	bpl.n	80020c6 <_printf_i+0x1be>
 80020ce:	8019      	strh	r1, [r3, #0]
 80020d0:	2300      	movs	r3, #0
 80020d2:	4616      	mov	r6, r2
 80020d4:	6123      	str	r3, [r4, #16]
 80020d6:	e7bc      	b.n	8002052 <_printf_i+0x14a>
 80020d8:	6833      	ldr	r3, [r6, #0]
 80020da:	2100      	movs	r1, #0
 80020dc:	1d1a      	adds	r2, r3, #4
 80020de:	6032      	str	r2, [r6, #0]
 80020e0:	681e      	ldr	r6, [r3, #0]
 80020e2:	6862      	ldr	r2, [r4, #4]
 80020e4:	4630      	mov	r0, r6
 80020e6:	f000 f859 	bl	800219c <memchr>
 80020ea:	b108      	cbz	r0, 80020f0 <_printf_i+0x1e8>
 80020ec:	1b80      	subs	r0, r0, r6
 80020ee:	6060      	str	r0, [r4, #4]
 80020f0:	6863      	ldr	r3, [r4, #4]
 80020f2:	6123      	str	r3, [r4, #16]
 80020f4:	2300      	movs	r3, #0
 80020f6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80020fa:	e7aa      	b.n	8002052 <_printf_i+0x14a>
 80020fc:	4632      	mov	r2, r6
 80020fe:	4649      	mov	r1, r9
 8002100:	4640      	mov	r0, r8
 8002102:	6923      	ldr	r3, [r4, #16]
 8002104:	47d0      	blx	sl
 8002106:	3001      	adds	r0, #1
 8002108:	d0ad      	beq.n	8002066 <_printf_i+0x15e>
 800210a:	6823      	ldr	r3, [r4, #0]
 800210c:	079b      	lsls	r3, r3, #30
 800210e:	d413      	bmi.n	8002138 <_printf_i+0x230>
 8002110:	68e0      	ldr	r0, [r4, #12]
 8002112:	9b03      	ldr	r3, [sp, #12]
 8002114:	4298      	cmp	r0, r3
 8002116:	bfb8      	it	lt
 8002118:	4618      	movlt	r0, r3
 800211a:	e7a6      	b.n	800206a <_printf_i+0x162>
 800211c:	2301      	movs	r3, #1
 800211e:	4632      	mov	r2, r6
 8002120:	4649      	mov	r1, r9
 8002122:	4640      	mov	r0, r8
 8002124:	47d0      	blx	sl
 8002126:	3001      	adds	r0, #1
 8002128:	d09d      	beq.n	8002066 <_printf_i+0x15e>
 800212a:	3501      	adds	r5, #1
 800212c:	68e3      	ldr	r3, [r4, #12]
 800212e:	9903      	ldr	r1, [sp, #12]
 8002130:	1a5b      	subs	r3, r3, r1
 8002132:	42ab      	cmp	r3, r5
 8002134:	dcf2      	bgt.n	800211c <_printf_i+0x214>
 8002136:	e7eb      	b.n	8002110 <_printf_i+0x208>
 8002138:	2500      	movs	r5, #0
 800213a:	f104 0619 	add.w	r6, r4, #25
 800213e:	e7f5      	b.n	800212c <_printf_i+0x224>
 8002140:	080023ab 	.word	0x080023ab
 8002144:	080023bc 	.word	0x080023bc

08002148 <memmove>:
 8002148:	4288      	cmp	r0, r1
 800214a:	b510      	push	{r4, lr}
 800214c:	eb01 0402 	add.w	r4, r1, r2
 8002150:	d902      	bls.n	8002158 <memmove+0x10>
 8002152:	4284      	cmp	r4, r0
 8002154:	4623      	mov	r3, r4
 8002156:	d807      	bhi.n	8002168 <memmove+0x20>
 8002158:	1e43      	subs	r3, r0, #1
 800215a:	42a1      	cmp	r1, r4
 800215c:	d008      	beq.n	8002170 <memmove+0x28>
 800215e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002162:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002166:	e7f8      	b.n	800215a <memmove+0x12>
 8002168:	4601      	mov	r1, r0
 800216a:	4402      	add	r2, r0
 800216c:	428a      	cmp	r2, r1
 800216e:	d100      	bne.n	8002172 <memmove+0x2a>
 8002170:	bd10      	pop	{r4, pc}
 8002172:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002176:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800217a:	e7f7      	b.n	800216c <memmove+0x24>

0800217c <_sbrk_r>:
 800217c:	b538      	push	{r3, r4, r5, lr}
 800217e:	2300      	movs	r3, #0
 8002180:	4d05      	ldr	r5, [pc, #20]	@ (8002198 <_sbrk_r+0x1c>)
 8002182:	4604      	mov	r4, r0
 8002184:	4608      	mov	r0, r1
 8002186:	602b      	str	r3, [r5, #0]
 8002188:	f7fe fa18 	bl	80005bc <_sbrk>
 800218c:	1c43      	adds	r3, r0, #1
 800218e:	d102      	bne.n	8002196 <_sbrk_r+0x1a>
 8002190:	682b      	ldr	r3, [r5, #0]
 8002192:	b103      	cbz	r3, 8002196 <_sbrk_r+0x1a>
 8002194:	6023      	str	r3, [r4, #0]
 8002196:	bd38      	pop	{r3, r4, r5, pc}
 8002198:	20000210 	.word	0x20000210

0800219c <memchr>:
 800219c:	4603      	mov	r3, r0
 800219e:	b510      	push	{r4, lr}
 80021a0:	b2c9      	uxtb	r1, r1
 80021a2:	4402      	add	r2, r0
 80021a4:	4293      	cmp	r3, r2
 80021a6:	4618      	mov	r0, r3
 80021a8:	d101      	bne.n	80021ae <memchr+0x12>
 80021aa:	2000      	movs	r0, #0
 80021ac:	e003      	b.n	80021b6 <memchr+0x1a>
 80021ae:	7804      	ldrb	r4, [r0, #0]
 80021b0:	3301      	adds	r3, #1
 80021b2:	428c      	cmp	r4, r1
 80021b4:	d1f6      	bne.n	80021a4 <memchr+0x8>
 80021b6:	bd10      	pop	{r4, pc}

080021b8 <memcpy>:
 80021b8:	440a      	add	r2, r1
 80021ba:	4291      	cmp	r1, r2
 80021bc:	f100 33ff 	add.w	r3, r0, #4294967295
 80021c0:	d100      	bne.n	80021c4 <memcpy+0xc>
 80021c2:	4770      	bx	lr
 80021c4:	b510      	push	{r4, lr}
 80021c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80021ca:	4291      	cmp	r1, r2
 80021cc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80021d0:	d1f9      	bne.n	80021c6 <memcpy+0xe>
 80021d2:	bd10      	pop	{r4, pc}

080021d4 <_realloc_r>:
 80021d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80021d8:	4680      	mov	r8, r0
 80021da:	4615      	mov	r5, r2
 80021dc:	460c      	mov	r4, r1
 80021de:	b921      	cbnz	r1, 80021ea <_realloc_r+0x16>
 80021e0:	4611      	mov	r1, r2
 80021e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80021e6:	f7ff bc39 	b.w	8001a5c <_malloc_r>
 80021ea:	b92a      	cbnz	r2, 80021f8 <_realloc_r+0x24>
 80021ec:	f7ff fbcc 	bl	8001988 <_free_r>
 80021f0:	2400      	movs	r4, #0
 80021f2:	4620      	mov	r0, r4
 80021f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80021f8:	f000 f81a 	bl	8002230 <_malloc_usable_size_r>
 80021fc:	4285      	cmp	r5, r0
 80021fe:	4606      	mov	r6, r0
 8002200:	d802      	bhi.n	8002208 <_realloc_r+0x34>
 8002202:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8002206:	d8f4      	bhi.n	80021f2 <_realloc_r+0x1e>
 8002208:	4629      	mov	r1, r5
 800220a:	4640      	mov	r0, r8
 800220c:	f7ff fc26 	bl	8001a5c <_malloc_r>
 8002210:	4607      	mov	r7, r0
 8002212:	2800      	cmp	r0, #0
 8002214:	d0ec      	beq.n	80021f0 <_realloc_r+0x1c>
 8002216:	42b5      	cmp	r5, r6
 8002218:	462a      	mov	r2, r5
 800221a:	4621      	mov	r1, r4
 800221c:	bf28      	it	cs
 800221e:	4632      	movcs	r2, r6
 8002220:	f7ff ffca 	bl	80021b8 <memcpy>
 8002224:	4621      	mov	r1, r4
 8002226:	4640      	mov	r0, r8
 8002228:	f7ff fbae 	bl	8001988 <_free_r>
 800222c:	463c      	mov	r4, r7
 800222e:	e7e0      	b.n	80021f2 <_realloc_r+0x1e>

08002230 <_malloc_usable_size_r>:
 8002230:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002234:	1f18      	subs	r0, r3, #4
 8002236:	2b00      	cmp	r3, #0
 8002238:	bfbc      	itt	lt
 800223a:	580b      	ldrlt	r3, [r1, r0]
 800223c:	18c0      	addlt	r0, r0, r3
 800223e:	4770      	bx	lr

08002240 <_init>:
 8002240:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002242:	bf00      	nop
 8002244:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002246:	bc08      	pop	{r3}
 8002248:	469e      	mov	lr, r3
 800224a:	4770      	bx	lr

0800224c <_fini>:
 800224c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800224e:	bf00      	nop
 8002250:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002252:	bc08      	pop	{r3}
 8002254:	469e      	mov	lr, r3
 8002256:	4770      	bx	lr
