// Seed: 2619787614
module module_0 (
    output id_1,
    input id_2,
    input id_3,
    input logic id_4,
    input id_5,
    input id_6,
    output logic id_7
);
  rpmos (.id_0(id_3), .id_1(id_3));
  assign id_2 = 1;
  logic id_8;
  logic id_9;
  logic id_10, id_11, id_12;
  logic id_13;
  assign id_10 = 1;
  logic id_14;
  assign id_9 = 1'h0;
  logic id_15;
  type_23 id_16 (
      .id_0 (),
      .id_1 (id_12),
      .id_2 (id_12),
      .id_3 (id_15 + id_2),
      .id_4 (id_7),
      .id_5 (1),
      .id_6 (id_4),
      .id_7 (""),
      .id_8 (1),
      .id_9 (),
      .id_10(id_6)
  );
  always @(1) id_12 = (1'd0);
  assign id_4 = id_14;
endmodule
`timescale 1ps / 1ps
