
Command.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002004  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         00002d7c  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  80004e00  80004e00  00005200  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       000001b0  80005000  80005000  00005400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         0000021c  00000004  800051b0  00005804  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00001610  00000220  800053cc  00005a20  2**2
                  ALLOC
  7 .comment      00000030  00000000  00000000  00005a20  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 00000cd8  00000000  00000000  00005a50  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_pubnames 000021f1  00000000  00000000  00006728  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   000167df  00000000  00000000  00008919  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002ff0  00000000  00000000  0001f0f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000c7e4  00000000  00000000  000220e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  000022fc  00000000  00000000  0002e8cc  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00004106  00000000  00000000  00030bc8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    000058f1  00000000  00000000  00034cce  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macinfo 0129afe2  00000000  00000000  0003a5bf  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .stack        00001000  0000f000  0000f000  00000400  2**0
                  ALLOC
 18 .debug_ranges 00000d50  00000000  00000000  012d55a8  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_trampoline>:

  .global _trampoline
  .type _trampoline, @function
_trampoline:
  // Jump to program start.
  rjmp    program_start
80000000:	e0 8f 10 00 	bral	80002000 <program_start>
	...

80002000 <program_start>:

  .org  PROGRAM_START_OFFSET
program_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80002000:	fe cf ea 98 	sub	pc,pc,-5480

Disassembly of section .text:

80002004 <sd_mmc_spi_get_capacity>:
80002004:	d4 01       	pushm	lr
80002006:	4c 18       	lddpc	r8,80002108 <sd_mmc_spi_get_capacity+0x104>
  uint8_t  read_bl_len;
  uint8_t  erase_grp_size;
  uint8_t  erase_grp_mult;

  // extract variables from CSD array
  read_bl_len = csd[5] & 0x0F;
80002008:	11 db       	ld.ub	r11,r8[0x5]
  if (card_type == SD_CARD_2_SDHC) {
8000200a:	4c 18       	lddpc	r8,8000210c <sd_mmc_spi_get_capacity+0x108>
8000200c:	11 8a       	ld.ub	r10,r8[0x0]
8000200e:	30 38       	mov	r8,3
80002010:	f0 0a 18 00 	cp.b	r10,r8
80002014:	c2 71       	brne	80002062 <sd_mmc_spi_get_capacity+0x5e>
    c_size = ((csd[7] & 0x3F) << 16) | (csd[8] << 8) | csd[9];
80002016:	4b d8       	lddpc	r8,80002108 <sd_mmc_spi_get_capacity+0x104>
80002018:	f1 3a 00 08 	ld.ub	r10,r8[8]
8000201c:	f1 39 00 09 	ld.ub	r9,r8[9]
80002020:	f3 ea 10 89 	or	r9,r9,r10<<0x8
80002024:	11 fa       	ld.ub	r10,r8[0x7]
80002026:	f5 da c0 06 	bfextu	r10,r10,0x0,0x6
8000202a:	f3 ea 11 0a 	or	r10,r9,r10<<0x10
    ++c_size;
8000202e:	2f fa       	sub	r10,-1
    capacity = (uint64_t)c_size << 19;
80002030:	f4 0b 16 0d 	lsr	r11,r10,0xd
80002034:	16 99       	mov	r9,r11
80002036:	f4 08 15 13 	lsl	r8,r10,0x13
8000203a:	4b 6a       	lddpc	r10,80002110 <sd_mmc_spi_get_capacity+0x10c>
8000203c:	f4 e9 00 00 	st.d	r10[0],r8
    capacity_mult = (c_size >> 13) & 0x01FF;
80002040:	f7 db c0 09 	bfextu	r11,r11,0x0,0x9
80002044:	4b 48       	lddpc	r8,80002114 <sd_mmc_spi_get_capacity+0x110>
80002046:	b0 0b       	st.h	r8[0x0],r11
    sd_mmc_spi_last_block_address = (capacity >> 9) + (capacity_mult << 23) - 1;
80002048:	f4 ea 00 00 	ld.d	r10,r10[0]
8000204c:	90 09       	ld.sh	r9,r8[0x0]
8000204e:	f4 08 16 09 	lsr	r8,r10,0x9
80002052:	f1 eb 11 78 	or	r8,r8,r11<<0x17
80002056:	20 18       	sub	r8,1
80002058:	b7 79       	lsl	r9,0x17
8000205a:	12 08       	add	r8,r9
8000205c:	4a f9       	lddpc	r9,80002118 <sd_mmc_spi_get_capacity+0x114>
8000205e:	93 08       	st.w	r9[0x0],r8
80002060:	c4 28       	rjmp	800020e4 <sd_mmc_spi_get_capacity+0xe0>
  } else {
    c_size      = ((csd[6] & 0x03) << 10) + (csd[7] << 2) + ((csd[8] & 0xC0) >> 6);
    c_size_mult = ((csd[9] & 0x03) << 1) + ((csd[10] & 0x80) >> 7);
80002062:	4a a8       	lddpc	r8,80002108 <sd_mmc_spi_get_capacity+0x104>
80002064:	f1 3c 00 0a 	ld.ub	r12,r8[10]
    sd_mmc_spi_last_block_address = ((uint32_t)(c_size + 1) * (uint32_t)((1 << (c_size_mult + 2)))) - 1;
80002068:	f1 39 00 08 	ld.ub	r9,r8[8]
8000206c:	a7 89       	lsr	r9,0x6
8000206e:	11 fe       	ld.ub	lr,r8[0x7]
80002070:	f2 0e 00 29 	add	r9,r9,lr<<0x2
80002074:	11 ee       	ld.ub	lr,r8[0x6]
80002076:	fd de c0 02 	bfextu	lr,lr,0x0,0x2
8000207a:	ab 6e       	lsl	lr,0xa
8000207c:	1c 09       	add	r9,lr
8000207e:	2f f9       	sub	r9,-1
80002080:	f1 38 00 09 	ld.ub	r8,r8[9]
80002084:	f1 d8 c0 02 	bfextu	r8,r8,0x0,0x2
80002088:	f8 0e 16 07 	lsr	lr,r12,0x7
8000208c:	fc 08 00 18 	add	r8,lr,r8<<0x1
80002090:	2f e8       	sub	r8,-2
80002092:	f2 08 09 49 	lsl	r9,r9,r8
80002096:	20 19       	sub	r9,1
80002098:	4a 08       	lddpc	r8,80002118 <sd_mmc_spi_get_capacity+0x114>
8000209a:	91 09       	st.w	r8[0x0],r9
    capacity = (1 << read_bl_len) * (sd_mmc_spi_last_block_address + 1);
8000209c:	70 0e       	ld.w	lr,r8[0x0]
8000209e:	f7 db c0 04 	bfextu	r11,r11,0x0,0x4
800020a2:	2f fe       	sub	lr,-1
800020a4:	fc 0b 09 48 	lsl	r8,lr,r11
800020a8:	30 09       	mov	r9,0
800020aa:	49 ae       	lddpc	lr,80002110 <sd_mmc_spi_get_capacity+0x10c>
800020ac:	fc e9 00 00 	st.d	lr[0],r8
    capacity_mult = 0;
800020b0:	49 98       	lddpc	r8,80002114 <sd_mmc_spi_get_capacity+0x110>
800020b2:	b0 09       	st.h	r8[0x0],r9
    if (read_bl_len > 9) {  // 9 means 2^9 = 512b
800020b4:	30 98       	mov	r8,9
800020b6:	f0 0b 18 00 	cp.b	r11,r8
800020ba:	e0 88 00 08 	brls	800020ca <sd_mmc_spi_get_capacity+0xc6>
      sd_mmc_spi_last_block_address <<= (read_bl_len - 9);
800020be:	49 78       	lddpc	r8,80002118 <sd_mmc_spi_get_capacity+0x114>
800020c0:	70 09       	ld.w	r9,r8[0x0]
800020c2:	20 9b       	sub	r11,9
800020c4:	f2 0b 09 4b 	lsl	r11,r9,r11
800020c8:	91 0b       	st.w	r8[0x0],r11
    }
  }
  if (card_type == MMC_CARD)
800020ca:	58 0a       	cp.w	r10,0
800020cc:	c0 c1       	brne	800020e4 <sd_mmc_spi_get_capacity+0xe0>
  {
    erase_grp_size = ((csd[10] & 0x7C) >> 2);
800020ce:	f1 dc c0 45 	bfextu	r8,r12,0x2,0x5
    erase_grp_mult = ((csd[10] & 0x03) << 3) | ((csd[11] & 0xE0) >> 5);
800020d2:	f9 dc c0 02 	bfextu	r12,r12,0x0,0x2
800020d6:	48 d9       	lddpc	r9,80002108 <sd_mmc_spi_get_capacity+0x104>
800020d8:	f3 39 00 0b 	ld.ub	r9,r9[11]
800020dc:	a3 7c       	lsl	r12,0x3
800020de:	f9 e9 12 59 	or	r9,r12,r9>>0x5
800020e2:	c0 c8       	rjmp	800020fa <sd_mmc_spi_get_capacity+0xf6>
  }
  else
  {
    erase_grp_size = ((csd[10] & 0x3F) << 1) + ((csd[11] & 0x80) >> 7);
800020e4:	48 9a       	lddpc	r10,80002108 <sd_mmc_spi_get_capacity+0x104>
800020e6:	f5 39 00 0a 	ld.ub	r9,r10[10]
800020ea:	f3 d9 c0 06 	bfextu	r9,r9,0x0,0x6
800020ee:	f5 38 00 0b 	ld.ub	r8,r10[11]
800020f2:	a7 98       	lsr	r8,0x7
800020f4:	f0 09 00 18 	add	r8,r8,r9<<0x1
800020f8:	30 09       	mov	r9,0
    erase_grp_mult = 0;
  }
  erase_group_size = (erase_grp_size + 1) * (erase_grp_mult + 1);
800020fa:	2f f9       	sub	r9,-1
800020fc:	2f f8       	sub	r8,-1
800020fe:	b1 39       	mul	r9,r8
80002100:	48 78       	lddpc	r8,8000211c <sd_mmc_spi_get_capacity+0x118>
80002102:	b0 09       	st.h	r8[0x0],r9
}
80002104:	d8 02       	popm	pc
80002106:	00 00       	add	r0,r0
80002108:	00 00       	add	r0,r0
8000210a:	09 5c       	ld.sh	r12,--r4
8000210c:	00 00       	add	r0,r0
8000210e:	09 5a       	ld.sh	r10,--r4
80002110:	00 00       	add	r0,r0
80002112:	09 48       	ld.w	r8,--r4
80002114:	00 00       	add	r0,r0
80002116:	09 50       	ld.sh	r0,--r4
80002118:	00 00       	add	r0,r0
8000211a:	09 54       	ld.sh	r4,--r4
8000211c:	00 00       	add	r0,r0
8000211e:	09 52       	ld.sh	r2,--r4

80002120 <sd_mmc_spi_read_close_PDCA>:
//! Stop PDCA transfer
//! @brief This function closes a PDCA read transfer
//! page programming.
//!
void sd_mmc_spi_read_close_PDCA (void)
{
80002120:	d4 01       	pushm	lr

  // load 16-bit CRC (ignored)
  spi_write(SD_MMC_SPI,0xFF);
80002122:	e0 6b 00 ff 	mov	r11,255
80002126:	fe 7c 28 00 	mov	r12,-55296
8000212a:	f0 1f 00 0e 	mcall	80002160 <sd_mmc_spi_read_close_PDCA+0x40>
  spi_write(SD_MMC_SPI,0xFF);
8000212e:	e0 6b 00 ff 	mov	r11,255
80002132:	fe 7c 28 00 	mov	r12,-55296
80002136:	f0 1f 00 0b 	mcall	80002160 <sd_mmc_spi_read_close_PDCA+0x40>

  // continue delivering some clock cycles
  spi_write(SD_MMC_SPI,0xFF);
8000213a:	e0 6b 00 ff 	mov	r11,255
8000213e:	fe 7c 28 00 	mov	r12,-55296
80002142:	f0 1f 00 08 	mcall	80002160 <sd_mmc_spi_read_close_PDCA+0x40>
  spi_write(SD_MMC_SPI,0xFF);
80002146:	e0 6b 00 ff 	mov	r11,255
8000214a:	fe 7c 28 00 	mov	r12,-55296
8000214e:	f0 1f 00 05 	mcall	80002160 <sd_mmc_spi_read_close_PDCA+0x40>

  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002152:	30 1b       	mov	r11,1
80002154:	fe 7c 28 00 	mov	r12,-55296
80002158:	f0 1f 00 03 	mcall	80002164 <sd_mmc_spi_read_close_PDCA+0x44>

}
8000215c:	d8 02       	popm	pc
8000215e:	00 00       	add	r0,r0
80002160:	80 00       	ld.sh	r0,r0[0x0]
80002162:	30 82       	mov	r2,8
80002164:	80 00       	ld.sh	r0,r0[0x0]
80002166:	2f 9e       	sub	lr,-7

80002168 <sd_mmc_spi_send_and_read>:
//! @param  data_to_send   byte to send over SPI
//!
//! @return uint8_t
//!   Byte read from the slave
uint8_t sd_mmc_spi_send_and_read(uint8_t data_to_send)
{
80002168:	d4 01       	pushm	lr
8000216a:	20 1d       	sub	sp,4
   unsigned short data_read;
   spi_write(SD_MMC_SPI, data_to_send);
8000216c:	18 9b       	mov	r11,r12
8000216e:	fe 7c 28 00 	mov	r12,-55296
80002172:	f0 1f 00 09 	mcall	80002194 <sd_mmc_spi_send_and_read+0x2c>
   if( SPI_ERROR_TIMEOUT == spi_read(SD_MMC_SPI, &data_read) )
80002176:	fa cb ff fe 	sub	r11,sp,-2
8000217a:	fe 7c 28 00 	mov	r12,-55296
8000217e:	f0 1f 00 07 	mcall	80002198 <sd_mmc_spi_send_and_read+0x30>
80002182:	58 1c       	cp.w	r12,1
80002184:	c0 41       	brne	8000218c <sd_mmc_spi_send_and_read+0x24>
80002186:	e0 6c 00 ff 	mov	r12,255
8000218a:	c0 28       	rjmp	8000218e <sd_mmc_spi_send_and_read+0x26>
     return 0xFF;
   return data_read;
8000218c:	1b bc       	ld.ub	r12,sp[0x3]
}
8000218e:	2f fd       	sub	sp,-4
80002190:	d8 02       	popm	pc
80002192:	00 00       	add	r0,r0
80002194:	80 00       	ld.sh	r0,r0[0x0]
80002196:	30 82       	mov	r2,8
80002198:	80 00       	ld.sh	r0,r0[0x0]
8000219a:	30 9e       	mov	lr,9

8000219c <sd_mmc_spi_wait_not_busy>:
//! @brief This function waits until the SD/MMC is not busy.
//!
//! @return bit
//!          true when card is not busy
bool sd_mmc_spi_wait_not_busy(void)
{
8000219c:	d4 21       	pushm	r4-r7,lr
  uint32_t retry;

  // Select the SD_MMC memory gl_ptr_mem points to
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
8000219e:	30 1b       	mov	r11,1
800021a0:	fe 7c 28 00 	mov	r12,-55296
800021a4:	f0 1f 00 10 	mcall	800021e4 <sd_mmc_spi_wait_not_busy+0x48>
800021a8:	30 07       	mov	r7,0
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != 0xFF)
800021aa:	e0 65 00 ff 	mov	r5,255
800021ae:	48 f4       	lddpc	r4,800021e8 <sd_mmc_spi_wait_not_busy+0x4c>
800021b0:	3f f6       	mov	r6,-1
800021b2:	c0 b8       	rjmp	800021c8 <sd_mmc_spi_wait_not_busy+0x2c>
  {
    retry++;
800021b4:	2f f7       	sub	r7,-1
    if (retry == 200000)
800021b6:	e2 57 0d 40 	cp.w	r7,200000
800021ba:	c0 71       	brne	800021c8 <sd_mmc_spi_wait_not_busy+0x2c>
    {
      spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
800021bc:	30 1b       	mov	r11,1
800021be:	fe 7c 28 00 	mov	r12,-55296
800021c2:	f0 1f 00 0b 	mcall	800021ec <sd_mmc_spi_wait_not_busy+0x50>
800021c6:	d8 2a       	popm	r4-r7,pc,r12=0
  uint32_t retry;

  // Select the SD_MMC memory gl_ptr_mem points to
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != 0xFF)
800021c8:	0a 9c       	mov	r12,r5
800021ca:	f0 1f 00 0a 	mcall	800021f0 <sd_mmc_spi_wait_not_busy+0x54>
800021ce:	a8 8c       	st.b	r4[0x0],r12
800021d0:	ec 0c 18 00 	cp.b	r12,r6
800021d4:	cf 01       	brne	800021b4 <sd_mmc_spi_wait_not_busy+0x18>
    {
      spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
      return false;
    }
  }
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
800021d6:	30 1b       	mov	r11,1
800021d8:	fe 7c 28 00 	mov	r12,-55296
800021dc:	f0 1f 00 04 	mcall	800021ec <sd_mmc_spi_wait_not_busy+0x50>
800021e0:	da 2a       	popm	r4-r7,pc,r12=1
800021e2:	00 00       	add	r0,r0
800021e4:	80 00       	ld.sh	r0,r0[0x0]
800021e6:	2f 52       	sub	r2,-11
800021e8:	00 00       	add	r0,r0
800021ea:	09 6c       	ld.uh	r12,--r4
800021ec:	80 00       	ld.sh	r0,r0[0x0]
800021ee:	2f 9e       	sub	lr,-7
800021f0:	80 00       	ld.sh	r0,r0[0x0]
800021f2:	21 68       	sub	r8,22

800021f4 <sd_mmc_spi_command>:
//! @param  arg       argument of the command
//!
//! @return uint8_t
//!         R1 response (R1 == 0xFF time out error)
uint8_t sd_mmc_spi_command(uint8_t command, uint32_t arg)
{
800021f4:	eb cd 40 f8 	pushm	r3-r7,lr
800021f8:	18 96       	mov	r6,r12
800021fa:	16 97       	mov	r7,r11
  uint8_t retry;

  spi_write(SD_MMC_SPI, 0xFF);            // write dummy byte
800021fc:	e0 6b 00 ff 	mov	r11,255
80002200:	fe 7c 28 00 	mov	r12,-55296
80002204:	f0 1f 00 2b 	mcall	800022b0 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, command | 0x40);  // send command
80002208:	0c 9b       	mov	r11,r6
8000220a:	a7 ab       	sbr	r11,0x6
8000220c:	5c 5b       	castu.b	r11
8000220e:	fe 7c 28 00 	mov	r12,-55296
80002212:	f0 1f 00 28 	mcall	800022b0 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg>>24);         // send parameter
80002216:	ee 0b 16 18 	lsr	r11,r7,0x18
8000221a:	fe 7c 28 00 	mov	r12,-55296
8000221e:	f0 1f 00 25 	mcall	800022b0 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg>>16);
80002222:	ee 0b 16 10 	lsr	r11,r7,0x10
80002226:	fe 7c 28 00 	mov	r12,-55296
8000222a:	f0 1f 00 22 	mcall	800022b0 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg>>8 );
8000222e:	f7 d7 c1 10 	bfextu	r11,r7,0x8,0x10
80002232:	fe 7c 28 00 	mov	r12,-55296
80002236:	f0 1f 00 1f 	mcall	800022b0 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg    );
8000223a:	0e 9b       	mov	r11,r7
8000223c:	5c 7b       	castu.h	r11
8000223e:	fe 7c 28 00 	mov	r12,-55296
80002242:	f0 1f 00 1c 	mcall	800022b0 <sd_mmc_spi_command+0xbc>
  switch(command)
80002246:	30 08       	mov	r8,0
80002248:	f0 06 18 00 	cp.b	r6,r8
8000224c:	c0 60       	breq	80002258 <sd_mmc_spi_command+0x64>
8000224e:	30 88       	mov	r8,8
80002250:	f0 06 18 00 	cp.b	r6,r8
80002254:	c1 01       	brne	80002274 <sd_mmc_spi_command+0x80>
80002256:	c0 88       	rjmp	80002266 <sd_mmc_spi_command+0x72>
  {
      case MMC_GO_IDLE_STATE:
         spi_write(SD_MMC_SPI, 0x95);
80002258:	e0 6b 00 95 	mov	r11,149
8000225c:	fe 7c 28 00 	mov	r12,-55296
80002260:	f0 1f 00 14 	mcall	800022b0 <sd_mmc_spi_command+0xbc>
         break;
80002264:	c0 e8       	rjmp	80002280 <sd_mmc_spi_command+0x8c>
      case MMC_SEND_IF_COND:
         spi_write(SD_MMC_SPI, 0x87);
80002266:	e0 6b 00 87 	mov	r11,135
8000226a:	fe 7c 28 00 	mov	r12,-55296
8000226e:	f0 1f 00 11 	mcall	800022b0 <sd_mmc_spi_command+0xbc>
         break;
80002272:	c0 78       	rjmp	80002280 <sd_mmc_spi_command+0x8c>
      default:
         spi_write(SD_MMC_SPI, 0xff);
80002274:	e0 6b 00 ff 	mov	r11,255
80002278:	fe 7c 28 00 	mov	r12,-55296
8000227c:	f0 1f 00 0d 	mcall	800022b0 <sd_mmc_spi_command+0xbc>

  // end command
  // wait for response
  // if more than 8 retries, card has timed-out and return the received 0xFF
  retry = 0;
  r1    = 0xFF;
80002280:	3f f9       	mov	r9,-1
80002282:	48 d8       	lddpc	r8,800022b4 <sd_mmc_spi_command+0xc0>
80002284:	b0 89       	st.b	r8[0x0],r9
80002286:	30 07       	mov	r7,0
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
80002288:	e0 64 00 ff 	mov	r4,255
8000228c:	10 93       	mov	r3,r8
8000228e:	12 96       	mov	r6,r9
  {
    retry++;
    if(retry > 10) break;
80002290:	30 b5       	mov	r5,11
  // end command
  // wait for response
  // if more than 8 retries, card has timed-out and return the received 0xFF
  retry = 0;
  r1    = 0xFF;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
80002292:	c0 68       	rjmp	8000229e <sd_mmc_spi_command+0xaa>
  {
    retry++;
80002294:	2f f7       	sub	r7,-1
80002296:	5c 57       	castu.b	r7
    if(retry > 10) break;
80002298:	ea 07 18 00 	cp.b	r7,r5
8000229c:	c0 80       	breq	800022ac <sd_mmc_spi_command+0xb8>
  // end command
  // wait for response
  // if more than 8 retries, card has timed-out and return the received 0xFF
  retry = 0;
  r1    = 0xFF;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
8000229e:	08 9c       	mov	r12,r4
800022a0:	f0 1f 00 06 	mcall	800022b8 <sd_mmc_spi_command+0xc4>
800022a4:	a6 8c       	st.b	r3[0x0],r12
800022a6:	ec 0c 18 00 	cp.b	r12,r6
800022aa:	cf 50       	breq	80002294 <sd_mmc_spi_command+0xa0>
  {
    retry++;
    if(retry > 10) break;
  }
  return r1;
}
800022ac:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
800022b0:	80 00       	ld.sh	r0,r0[0x0]
800022b2:	30 82       	mov	r2,8
800022b4:	00 00       	add	r0,r0
800022b6:	09 6c       	ld.uh	r12,--r4
800022b8:	80 00       	ld.sh	r0,r0[0x0]
800022ba:	21 68       	sub	r8,22

800022bc <sd_mmc_spi_send_command>:
//! @param  arg       argument of the command
//!
//! @return uint8_t
//!         R1 response (R1 == 0xFF if time out error)
uint8_t sd_mmc_spi_send_command(uint8_t command, uint32_t arg)
{
800022bc:	eb cd 40 c0 	pushm	r6-r7,lr
800022c0:	18 97       	mov	r7,r12
800022c2:	16 96       	mov	r6,r11
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
800022c4:	30 1b       	mov	r11,1
800022c6:	fe 7c 28 00 	mov	r12,-55296
800022ca:	f0 1f 00 09 	mcall	800022ec <sd_mmc_spi_send_command+0x30>
  r1 = sd_mmc_spi_command(command, arg);
800022ce:	0c 9b       	mov	r11,r6
800022d0:	0e 9c       	mov	r12,r7
800022d2:	f0 1f 00 08 	mcall	800022f0 <sd_mmc_spi_send_command+0x34>
800022d6:	48 87       	lddpc	r7,800022f4 <sd_mmc_spi_send_command+0x38>
800022d8:	ae 8c       	st.b	r7[0x0],r12
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800022da:	30 1b       	mov	r11,1
800022dc:	fe 7c 28 00 	mov	r12,-55296
800022e0:	f0 1f 00 06 	mcall	800022f8 <sd_mmc_spi_send_command+0x3c>
  return r1;
}
800022e4:	0f 8c       	ld.ub	r12,r7[0x0]
800022e6:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800022ea:	00 00       	add	r0,r0
800022ec:	80 00       	ld.sh	r0,r0[0x0]
800022ee:	2f 52       	sub	r2,-11
800022f0:	80 00       	ld.sh	r0,r0[0x0]
800022f2:	21 f4       	sub	r4,31
800022f4:	00 00       	add	r0,r0
800022f6:	09 6c       	ld.uh	r12,--r4
800022f8:	80 00       	ld.sh	r0,r0[0x0]
800022fa:	2f 9e       	sub	lr,-7

800022fc <sd_mmc_spi_check_presence>:
//!
//! @return bit
//!   The memory is present (true)
//!   The memory does not respond (disconnected) (false)
bool sd_mmc_spi_check_presence(void)
{
800022fc:	eb cd 40 fe 	pushm	r1-r7,lr
  uint16_t retry;

  retry = 0;
  if (sd_mmc_spi_init_done == false)
80002300:	49 a8       	lddpc	r8,80002368 <sd_mmc_spi_check_presence+0x6c>
80002302:	11 89       	ld.ub	r9,r8[0x0]
80002304:	30 08       	mov	r8,0
80002306:	f0 09 18 00 	cp.b	r9,r8
8000230a:	c1 f1       	brne	80002348 <sd_mmc_spi_check_presence+0x4c>
8000230c:	30 07       	mov	r7,0
  {
    // If memory is not initialized, try to initialize it (CMD0)
    // If no valid response, there is no card
    while ((r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0)) != 0x01)
8000230e:	0e 94       	mov	r4,r7
80002310:	49 73       	lddpc	r3,8000236c <sd_mmc_spi_check_presence+0x70>
80002312:	30 16       	mov	r6,1
    {
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002314:	e0 62 00 ff 	mov	r2,255
80002318:	fe 71 28 00 	mov	r1,-55296
      retry++;
      if (retry > 10)
8000231c:	30 b5       	mov	r5,11
8000231e:	c0 c8       	rjmp	80002336 <sd_mmc_spi_check_presence+0x3a>
  {
    // If memory is not initialized, try to initialize it (CMD0)
    // If no valid response, there is no card
    while ((r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0)) != 0x01)
    {
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002320:	04 9b       	mov	r11,r2
80002322:	02 9c       	mov	r12,r1
80002324:	f0 1f 00 13 	mcall	80002370 <sd_mmc_spi_check_presence+0x74>
      retry++;
80002328:	2f f7       	sub	r7,-1
8000232a:	5c 87       	casts.h	r7
      if (retry > 10)
8000232c:	ea 07 19 00 	cp.h	r7,r5
80002330:	c0 31       	brne	80002336 <sd_mmc_spi_check_presence+0x3a>
80002332:	e3 cf 80 fe 	ldm	sp++,r1-r7,pc,r12=0
  retry = 0;
  if (sd_mmc_spi_init_done == false)
  {
    // If memory is not initialized, try to initialize it (CMD0)
    // If no valid response, there is no card
    while ((r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0)) != 0x01)
80002336:	08 9b       	mov	r11,r4
80002338:	08 9c       	mov	r12,r4
8000233a:	f0 1f 00 0f 	mcall	80002374 <sd_mmc_spi_check_presence+0x78>
8000233e:	a6 8c       	st.b	r3[0x0],r12
80002340:	ec 0c 18 00 	cp.b	r12,r6
80002344:	ce e1       	brne	80002320 <sd_mmc_spi_check_presence+0x24>
80002346:	c0 e8       	rjmp	80002362 <sd_mmc_spi_check_presence+0x66>
    return true;
  }
  else
  {
    // If memory already initialized, send a CRC command (CMD59) (supported only if card is initialized)
    if ((r1 = sd_mmc_spi_send_command(MMC_CRC_ON_OFF, 0)) == 0x00)
80002348:	30 0b       	mov	r11,0
8000234a:	33 bc       	mov	r12,59
8000234c:	f0 1f 00 0a 	mcall	80002374 <sd_mmc_spi_check_presence+0x78>
80002350:	48 78       	lddpc	r8,8000236c <sd_mmc_spi_check_presence+0x70>
80002352:	b0 8c       	st.b	r8[0x0],r12
80002354:	58 0c       	cp.w	r12,0
80002356:	c0 60       	breq	80002362 <sd_mmc_spi_check_presence+0x66>
      return true;
    sd_mmc_spi_init_done = false;
80002358:	30 09       	mov	r9,0
8000235a:	48 48       	lddpc	r8,80002368 <sd_mmc_spi_check_presence+0x6c>
8000235c:	b0 89       	st.b	r8[0x0],r9
8000235e:	e3 cf 80 fe 	ldm	sp++,r1-r7,pc,r12=0
    return false;
80002362:	e3 cf 90 fe 	ldm	sp++,r1-r7,pc,r12=1
80002366:	00 00       	add	r0,r0
80002368:	00 00       	add	r0,r0
8000236a:	02 3c       	cp.w	r12,r1
8000236c:	00 00       	add	r0,r0
8000236e:	09 6c       	ld.uh	r12,--r4
80002370:	80 00       	ld.sh	r0,r0[0x0]
80002372:	30 82       	mov	r2,8
80002374:	80 00       	ld.sh	r0,r0[0x0]
80002376:	22 bc       	sub	r12,43

80002378 <sd_mmc_spi_read_open_PDCA>:
//!
//! @return bit
//!   The open succeeded      -> true
//!/
bool sd_mmc_spi_read_open_PDCA (uint32_t pos)
{
80002378:	d4 21       	pushm	r4-r7,lr
  uint16_t read_time_out;

  // Set the global memory ptr at a Byte address.
  gl_ptr_mem = (uint64_t)pos << 9;                    // gl_ptr_mem = pos * 512
8000237a:	4a e8       	lddpc	r8,80002430 <sd_mmc_spi_read_open_PDCA+0xb8>
8000237c:	f8 09 16 17 	lsr	r9,r12,0x17
80002380:	91 09       	st.w	r8[0x0],r9
80002382:	a9 7c       	lsl	r12,0x9
80002384:	91 1c       	st.w	r8[0x4],r12

  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
80002386:	f0 1f 00 2c 	mcall	80002434 <sd_mmc_spi_read_open_PDCA+0xbc>
8000238a:	c5 20       	breq	8000242e <sd_mmc_spi_read_open_PDCA+0xb6>
    return false;


  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);          // select SD_MMC_SPI
8000238c:	30 1b       	mov	r11,1
8000238e:	fe 7c 28 00 	mov	r12,-55296
80002392:	f0 1f 00 2a 	mcall	80002438 <sd_mmc_spi_read_open_PDCA+0xc0>

  // issue command
  if(card_type == SD_CARD_2_SDHC) {
80002396:	4a a8       	lddpc	r8,8000243c <sd_mmc_spi_read_open_PDCA+0xc4>
80002398:	11 89       	ld.ub	r9,r8[0x0]
8000239a:	30 38       	mov	r8,3
8000239c:	f0 09 18 00 	cp.b	r9,r8
800023a0:	c0 d1       	brne	800023ba <sd_mmc_spi_read_open_PDCA+0x42>
    r1 = sd_mmc_spi_command(MMC_READ_SINGLE_BLOCK, gl_ptr_mem>>9);
800023a2:	4a 48       	lddpc	r8,80002430 <sd_mmc_spi_read_open_PDCA+0xb8>
800023a4:	70 0b       	ld.w	r11,r8[0x0]
800023a6:	70 18       	ld.w	r8,r8[0x4]
800023a8:	a9 98       	lsr	r8,0x9
800023aa:	f1 eb 11 7b 	or	r11,r8,r11<<0x17
800023ae:	31 1c       	mov	r12,17
800023b0:	f0 1f 00 24 	mcall	80002440 <sd_mmc_spi_read_open_PDCA+0xc8>
800023b4:	4a 48       	lddpc	r8,80002444 <sd_mmc_spi_read_open_PDCA+0xcc>
800023b6:	b0 8c       	st.b	r8[0x0],r12
800023b8:	c0 88       	rjmp	800023c8 <sd_mmc_spi_read_open_PDCA+0x50>
  } else {
    r1 = sd_mmc_spi_command(MMC_READ_SINGLE_BLOCK, gl_ptr_mem);
800023ba:	49 e8       	lddpc	r8,80002430 <sd_mmc_spi_read_open_PDCA+0xb8>
800023bc:	70 1b       	ld.w	r11,r8[0x4]
800023be:	31 1c       	mov	r12,17
800023c0:	f0 1f 00 20 	mcall	80002440 <sd_mmc_spi_read_open_PDCA+0xc8>
800023c4:	4a 08       	lddpc	r8,80002444 <sd_mmc_spi_read_open_PDCA+0xcc>
800023c6:	b0 8c       	st.b	r8[0x0],r12
  }

  // check for valid response
  if (r1 != 0x00)
800023c8:	49 f8       	lddpc	r8,80002444 <sd_mmc_spi_read_open_PDCA+0xcc>
800023ca:	11 89       	ld.ub	r9,r8[0x0]
800023cc:	30 08       	mov	r8,0
800023ce:	f0 09 18 00 	cp.b	r9,r8
800023d2:	c1 00       	breq	800023f2 <sd_mmc_spi_read_open_PDCA+0x7a>
  {
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800023d4:	30 1b       	mov	r11,1
800023d6:	fe 7c 28 00 	mov	r12,-55296
800023da:	f0 1f 00 1c 	mcall	80002448 <sd_mmc_spi_read_open_PDCA+0xd0>
800023de:	d8 2a       	popm	r4-r7,pc,r12=0

  // wait for token (may be a datablock start token OR a data error token !)
  read_time_out = 30000;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
  {
     read_time_out--;
800023e0:	20 17       	sub	r7,1
800023e2:	5c 87       	casts.h	r7
     if (read_time_out == 0)   // TIME-OUT
800023e4:	c0 d1       	brne	800023fe <sd_mmc_spi_read_open_PDCA+0x86>
     {
       spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS); // unselect SD_MMC_SPI
800023e6:	30 1b       	mov	r11,1
800023e8:	fe 7c 28 00 	mov	r12,-55296
800023ec:	f0 1f 00 17 	mcall	80002448 <sd_mmc_spi_read_open_PDCA+0xd0>
800023f0:	d8 2a       	popm	r4-r7,pc,r12=0
       return false;
800023f2:	e0 67 75 30 	mov	r7,30000
    return false;
  }

  // wait for token (may be a datablock start token OR a data error token !)
  read_time_out = 30000;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
800023f6:	e0 65 00 ff 	mov	r5,255
800023fa:	49 34       	lddpc	r4,80002444 <sd_mmc_spi_read_open_PDCA+0xcc>
800023fc:	3f f6       	mov	r6,-1
800023fe:	0a 9c       	mov	r12,r5
80002400:	f0 1f 00 13 	mcall	8000244c <sd_mmc_spi_read_open_PDCA+0xd4>
80002404:	a8 8c       	st.b	r4[0x0],r12
80002406:	ec 0c 18 00 	cp.b	r12,r6
8000240a:	ce b0       	breq	800023e0 <sd_mmc_spi_read_open_PDCA+0x68>
       return false;
     }
  }

  // check token
  if (r1 != MMC_STARTBLOCK_READ)
8000240c:	3f e8       	mov	r8,-2
8000240e:	f0 0c 18 00 	cp.b	r12,r8
80002412:	c0 21       	brne	80002416 <sd_mmc_spi_read_open_PDCA+0x9e>
80002414:	da 2a       	popm	r4-r7,pc,r12=1
  {
    spi_write(SD_MMC_SPI,0xFF);
80002416:	e0 6b 00 ff 	mov	r11,255
8000241a:	fe 7c 28 00 	mov	r12,-55296
8000241e:	f0 1f 00 0d 	mcall	80002450 <sd_mmc_spi_read_open_PDCA+0xd8>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002422:	30 1b       	mov	r11,1
80002424:	fe 7c 28 00 	mov	r12,-55296
80002428:	f0 1f 00 08 	mcall	80002448 <sd_mmc_spi_read_open_PDCA+0xd0>
8000242c:	30 0c       	mov	r12,0
    return false;
  }
  return true;   // Read done.
}
8000242e:	d8 22       	popm	r4-r7,pc
80002430:	00 00       	add	r0,r0
80002432:	02 20       	rsub	r0,r1
80002434:	80 00       	ld.sh	r0,r0[0x0]
80002436:	21 9c       	sub	r12,25
80002438:	80 00       	ld.sh	r0,r0[0x0]
8000243a:	2f 52       	sub	r2,-11
8000243c:	00 00       	add	r0,r0
8000243e:	09 5a       	ld.sh	r10,--r4
80002440:	80 00       	ld.sh	r0,r0[0x0]
80002442:	21 f4       	sub	r4,31
80002444:	00 00       	add	r0,r0
80002446:	09 6c       	ld.uh	r12,--r4
80002448:	80 00       	ld.sh	r0,r0[0x0]
8000244a:	2f 9e       	sub	lr,-7
8000244c:	80 00       	ld.sh	r0,r0[0x0]
8000244e:	21 68       	sub	r8,22
80002450:	80 00       	ld.sh	r0,r0[0x0]
80002452:	30 82       	mov	r2,8

80002454 <sd_mmc_spi_check_hc>:
//!           SD_CARD      Detected card is SD
//!           ERROR


int sd_mmc_spi_check_hc(void)
{
80002454:	eb cd 40 c0 	pushm	r6-r7,lr
  unsigned char hc_bit;
  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
80002458:	f0 1f 00 1c 	mcall	800024c8 <sd_mmc_spi_check_hc+0x74>
8000245c:	c0 31       	brne	80002462 <sd_mmc_spi_check_hc+0xe>
8000245e:	e3 cf c0 c0 	ldm	sp++,r6-r7,pc,r12=-1
    return SD_FAILURE;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
80002462:	30 1b       	mov	r11,1
80002464:	fe 7c 28 00 	mov	r12,-55296
80002468:	f0 1f 00 19 	mcall	800024cc <sd_mmc_spi_check_hc+0x78>
  r1 = sd_mmc_spi_command(SD_READ_OCR, 0);
8000246c:	30 0b       	mov	r11,0
8000246e:	33 ac       	mov	r12,58
80002470:	f0 1f 00 18 	mcall	800024d0 <sd_mmc_spi_check_hc+0x7c>
80002474:	49 88       	lddpc	r8,800024d4 <sd_mmc_spi_check_hc+0x80>
80002476:	b0 8c       	st.b	r8[0x0],r12
  // check for valid response
  if(r1 != 0) {
80002478:	58 0c       	cp.w	r12,0
8000247a:	c0 80       	breq	8000248a <sd_mmc_spi_check_hc+0x36>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
8000247c:	30 1b       	mov	r11,1
8000247e:	fe 7c 28 00 	mov	r12,-55296
80002482:	f0 1f 00 16 	mcall	800024d8 <sd_mmc_spi_check_hc+0x84>
80002486:	e3 cf c0 c0 	ldm	sp++,r6-r7,pc,r12=-1
    return SD_FAILURE;
  }
  hc_bit = sd_mmc_spi_send_and_read(0xFF);
8000248a:	e0 6c 00 ff 	mov	r12,255
8000248e:	f0 1f 00 14 	mcall	800024dc <sd_mmc_spi_check_hc+0x88>
80002492:	18 96       	mov	r6,r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002494:	e0 6c 00 ff 	mov	r12,255
80002498:	f0 1f 00 11 	mcall	800024dc <sd_mmc_spi_check_hc+0x88>
8000249c:	48 e7       	lddpc	r7,800024d4 <sd_mmc_spi_check_hc+0x80>
8000249e:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
800024a0:	e0 6c 00 ff 	mov	r12,255
800024a4:	f0 1f 00 0e 	mcall	800024dc <sd_mmc_spi_check_hc+0x88>
800024a8:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
800024aa:	e0 6c 00 ff 	mov	r12,255
800024ae:	f0 1f 00 0c 	mcall	800024dc <sd_mmc_spi_check_hc+0x88>
800024b2:	ae 8c       	st.b	r7[0x0],r12
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800024b4:	30 1b       	mov	r11,1
800024b6:	fe 7c 28 00 	mov	r12,-55296
800024ba:	f0 1f 00 08 	mcall	800024d8 <sd_mmc_spi_check_hc+0x84>
800024be:	f9 d6 c0 c1 	bfextu	r12,r6,0x6,0x1
  if(hc_bit & 0x40) {
      return SDHC_CARD;
  }
  return 0;
}
800024c2:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800024c6:	00 00       	add	r0,r0
800024c8:	80 00       	ld.sh	r0,r0[0x0]
800024ca:	21 9c       	sub	r12,25
800024cc:	80 00       	ld.sh	r0,r0[0x0]
800024ce:	2f 52       	sub	r2,-11
800024d0:	80 00       	ld.sh	r0,r0[0x0]
800024d2:	21 f4       	sub	r4,31
800024d4:	00 00       	add	r0,r0
800024d6:	09 6c       	ld.uh	r12,--r4
800024d8:	80 00       	ld.sh	r0,r0[0x0]
800024da:	2f 9e       	sub	lr,-7
800024dc:	80 00       	ld.sh	r0,r0[0x0]
800024de:	21 68       	sub	r8,22

800024e0 <sd_mmc_spi_get_if>:
//!                true
//!                SD_MMC


int sd_mmc_spi_get_if(void)
{
800024e0:	eb cd 40 80 	pushm	r7,lr
  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
800024e4:	f0 1f 00 27 	mcall	80002580 <sd_mmc_spi_get_if+0xa0>
800024e8:	c0 31       	brne	800024ee <sd_mmc_spi_get_if+0xe>
800024ea:	e3 cf c0 80 	ldm	sp++,r7,pc,r12=-1
    return SD_FAILURE;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
800024ee:	30 1b       	mov	r11,1
800024f0:	fe 7c 28 00 	mov	r12,-55296
800024f4:	f0 1f 00 24 	mcall	80002584 <sd_mmc_spi_get_if+0xa4>
  r1 = sd_mmc_spi_command(MMC_SEND_IF_COND, 0x000001AA);
800024f8:	e0 6b 01 aa 	mov	r11,426
800024fc:	30 8c       	mov	r12,8
800024fe:	f0 1f 00 23 	mcall	80002588 <sd_mmc_spi_get_if+0xa8>
80002502:	4a 38       	lddpc	r8,8000258c <sd_mmc_spi_get_if+0xac>
80002504:	b0 8c       	st.b	r8[0x0],r12
  // check for valid response
  if((r1 & MMC_R1_ILLEGAL_COM) != 0) {
80002506:	e2 1c 00 04 	andl	r12,0x4,COH
8000250a:	c0 80       	breq	8000251a <sd_mmc_spi_get_if+0x3a>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
8000250c:	30 1b       	mov	r11,1
8000250e:	fe 7c 28 00 	mov	r12,-55296
80002512:	f0 1f 00 20 	mcall	80002590 <sd_mmc_spi_get_if+0xb0>
80002516:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
    return SD_MMC;
  }
  r1 = sd_mmc_spi_send_and_read(0xFF);
8000251a:	e0 6c 00 ff 	mov	r12,255
8000251e:	f0 1f 00 1e 	mcall	80002594 <sd_mmc_spi_get_if+0xb4>
80002522:	49 b7       	lddpc	r7,8000258c <sd_mmc_spi_get_if+0xac>
80002524:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002526:	e0 6c 00 ff 	mov	r12,255
8000252a:	f0 1f 00 1b 	mcall	80002594 <sd_mmc_spi_get_if+0xb4>
8000252e:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002530:	e0 6c 00 ff 	mov	r12,255
80002534:	f0 1f 00 18 	mcall	80002594 <sd_mmc_spi_get_if+0xb4>
80002538:	ae 8c       	st.b	r7[0x0],r12
  if((r1 & 0x01) == 0) {
8000253a:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
8000253e:	c0 81       	brne	8000254e <sd_mmc_spi_get_if+0x6e>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002540:	30 1b       	mov	r11,1
80002542:	fe 7c 28 00 	mov	r12,-55296
80002546:	f0 1f 00 13 	mcall	80002590 <sd_mmc_spi_get_if+0xb0>
8000254a:	e3 cf c0 80 	ldm	sp++,r7,pc,r12=-1
    return SD_FAILURE;
  }
  r1 = sd_mmc_spi_send_and_read(0xFF);
8000254e:	e0 6c 00 ff 	mov	r12,255
80002552:	f0 1f 00 11 	mcall	80002594 <sd_mmc_spi_get_if+0xb4>
80002556:	48 e8       	lddpc	r8,8000258c <sd_mmc_spi_get_if+0xac>
80002558:	b0 8c       	st.b	r8[0x0],r12
  if(r1 != 0xaa) {
8000255a:	3a a8       	mov	r8,-86
8000255c:	f0 0c 18 00 	cp.b	r12,r8
80002560:	c0 80       	breq	80002570 <sd_mmc_spi_get_if+0x90>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002562:	30 1b       	mov	r11,1
80002564:	fe 7c 28 00 	mov	r12,-55296
80002568:	f0 1f 00 0a 	mcall	80002590 <sd_mmc_spi_get_if+0xb0>
8000256c:	e3 cf c0 80 	ldm	sp++,r7,pc,r12=-1
    return SD_FAILURE; /* wrong test pattern */
  }
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002570:	30 1b       	mov	r11,1
80002572:	fe 7c 28 00 	mov	r12,-55296
80002576:	f0 1f 00 07 	mcall	80002590 <sd_mmc_spi_get_if+0xb0>
8000257a:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
8000257e:	00 00       	add	r0,r0
80002580:	80 00       	ld.sh	r0,r0[0x0]
80002582:	21 9c       	sub	r12,25
80002584:	80 00       	ld.sh	r0,r0[0x0]
80002586:	2f 52       	sub	r2,-11
80002588:	80 00       	ld.sh	r0,r0[0x0]
8000258a:	21 f4       	sub	r4,31
8000258c:	00 00       	add	r0,r0
8000258e:	09 6c       	ld.uh	r12,--r4
80002590:	80 00       	ld.sh	r0,r0[0x0]
80002592:	2f 9e       	sub	lr,-7
80002594:	80 00       	ld.sh	r0,r0[0x0]
80002596:	21 68       	sub	r8,22

80002598 <sd_mmc_spi_get_csd>:
//! @param  buffer to fill
//!
//! @return bit
//!         true / false
bool sd_mmc_spi_get_csd(uint8_t *buffer)
{
80002598:	eb cd 40 fc 	pushm	r2-r7,lr
8000259c:	20 1d       	sub	sp,4
8000259e:	18 92       	mov	r2,r12
uint8_t retry;
unsigned short data_read;
  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
800025a0:	f0 1f 00 32 	mcall	80002668 <sd_mmc_spi_get_csd+0xd0>
800025a4:	c5 f0       	breq	80002662 <sd_mmc_spi_get_csd+0xca>
    return false;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
800025a6:	30 1b       	mov	r11,1
800025a8:	fe 7c 28 00 	mov	r12,-55296
800025ac:	f0 1f 00 30 	mcall	8000266c <sd_mmc_spi_get_csd+0xd4>
  // issue command
  r1 = sd_mmc_spi_command(MMC_SEND_CSD, 0);
800025b0:	30 0b       	mov	r11,0
800025b2:	30 9c       	mov	r12,9
800025b4:	f0 1f 00 2f 	mcall	80002670 <sd_mmc_spi_get_csd+0xd8>
800025b8:	4a f8       	lddpc	r8,80002674 <sd_mmc_spi_get_csd+0xdc>
800025ba:	b0 8c       	st.b	r8[0x0],r12
  // check for valid response
  if(r1 != 0x00)
800025bc:	58 0c       	cp.w	r12,0
800025be:	c0 81       	brne	800025ce <sd_mmc_spi_get_csd+0x36>
800025c0:	30 07       	mov	r7,0
    sd_mmc_spi_init_done = false;
    return false;
  }
  // wait for block start
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != MMC_STARTBLOCK_READ)
800025c2:	e0 64 00 ff 	mov	r4,255
800025c6:	10 93       	mov	r3,r8
800025c8:	3f e6       	mov	r6,-2
  {
    if (retry > 8)
800025ca:	30 95       	mov	r5,9
800025cc:	c1 78       	rjmp	800025fa <sd_mmc_spi_get_csd+0x62>
  // issue command
  r1 = sd_mmc_spi_command(MMC_SEND_CSD, 0);
  // check for valid response
  if(r1 != 0x00)
  {
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800025ce:	30 1b       	mov	r11,1
800025d0:	fe 7c 28 00 	mov	r12,-55296
800025d4:	f0 1f 00 29 	mcall	80002678 <sd_mmc_spi_get_csd+0xe0>
    sd_mmc_spi_init_done = false;
800025d8:	30 09       	mov	r9,0
800025da:	4a 98       	lddpc	r8,8000267c <sd_mmc_spi_get_csd+0xe4>
800025dc:	b0 89       	st.b	r8[0x0],r9
800025de:	30 0c       	mov	r12,0
    return false;
800025e0:	c4 18       	rjmp	80002662 <sd_mmc_spi_get_csd+0xca>
  }
  // wait for block start
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != MMC_STARTBLOCK_READ)
  {
    if (retry > 8)
800025e2:	ea 07 18 00 	cp.b	r7,r5
800025e6:	c0 81       	brne	800025f6 <sd_mmc_spi_get_csd+0x5e>
    {
      spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800025e8:	30 1b       	mov	r11,1
800025ea:	fe 7c 28 00 	mov	r12,-55296
800025ee:	f0 1f 00 23 	mcall	80002678 <sd_mmc_spi_get_csd+0xe0>
800025f2:	30 0c       	mov	r12,0
      return false;
800025f4:	c3 78       	rjmp	80002662 <sd_mmc_spi_get_csd+0xca>
    }
    retry++;
800025f6:	2f f7       	sub	r7,-1
800025f8:	5c 57       	castu.b	r7
    sd_mmc_spi_init_done = false;
    return false;
  }
  // wait for block start
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != MMC_STARTBLOCK_READ)
800025fa:	08 9c       	mov	r12,r4
800025fc:	f0 1f 00 21 	mcall	80002680 <sd_mmc_spi_get_csd+0xe8>
80002600:	a6 8c       	st.b	r3[0x0],r12
80002602:	ec 0c 18 00 	cp.b	r12,r6
80002606:	ce e1       	brne	800025e2 <sd_mmc_spi_get_csd+0x4a>
80002608:	30 07       	mov	r7,0
    retry++;
  }
  // store valid data block
  for (retry = 0; retry <16; retry++)
  {
   spi_write(SD_MMC_SPI,0xFF);
8000260a:	e0 65 00 ff 	mov	r5,255
8000260e:	fe 76 28 00 	mov	r6,-55296
   spi_read(SD_MMC_SPI,&data_read);
80002612:	fa c4 ff fe 	sub	r4,sp,-2
    retry++;
  }
  // store valid data block
  for (retry = 0; retry <16; retry++)
  {
   spi_write(SD_MMC_SPI,0xFF);
80002616:	0a 9b       	mov	r11,r5
80002618:	0c 9c       	mov	r12,r6
8000261a:	f0 1f 00 1b 	mcall	80002684 <sd_mmc_spi_get_csd+0xec>
   spi_read(SD_MMC_SPI,&data_read);
8000261e:	08 9b       	mov	r11,r4
80002620:	0c 9c       	mov	r12,r6
80002622:	f0 1f 00 1a 	mcall	80002688 <sd_mmc_spi_get_csd+0xf0>
    buffer[retry] = data_read;
80002626:	9a 18       	ld.sh	r8,sp[0x2]
80002628:	e4 07 0b 08 	st.b	r2[r7],r8
8000262c:	2f f7       	sub	r7,-1
      return false;
    }
    retry++;
  }
  // store valid data block
  for (retry = 0; retry <16; retry++)
8000262e:	59 07       	cp.w	r7,16
80002630:	cf 31       	brne	80002616 <sd_mmc_spi_get_csd+0x7e>
  {
   spi_write(SD_MMC_SPI,0xFF);
   spi_read(SD_MMC_SPI,&data_read);
    buffer[retry] = data_read;
  }
   spi_write(SD_MMC_SPI,0xFF);   // load CRC (not used)
80002632:	e0 6b 00 ff 	mov	r11,255
80002636:	fe 7c 28 00 	mov	r12,-55296
8000263a:	f0 1f 00 13 	mcall	80002684 <sd_mmc_spi_get_csd+0xec>
   spi_write(SD_MMC_SPI,0xFF);
8000263e:	e0 6b 00 ff 	mov	r11,255
80002642:	fe 7c 28 00 	mov	r12,-55296
80002646:	f0 1f 00 10 	mcall	80002684 <sd_mmc_spi_get_csd+0xec>
   spi_write(SD_MMC_SPI,0xFF);   // give clock again to end transaction
8000264a:	e0 6b 00 ff 	mov	r11,255
8000264e:	fe 7c 28 00 	mov	r12,-55296
80002652:	f0 1f 00 0d 	mcall	80002684 <sd_mmc_spi_get_csd+0xec>
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002656:	30 1b       	mov	r11,1
80002658:	fe 7c 28 00 	mov	r12,-55296
8000265c:	f0 1f 00 07 	mcall	80002678 <sd_mmc_spi_get_csd+0xe0>
80002660:	30 1c       	mov	r12,1
  return true;
}
80002662:	2f fd       	sub	sp,-4
80002664:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
80002668:	80 00       	ld.sh	r0,r0[0x0]
8000266a:	21 9c       	sub	r12,25
8000266c:	80 00       	ld.sh	r0,r0[0x0]
8000266e:	2f 52       	sub	r2,-11
80002670:	80 00       	ld.sh	r0,r0[0x0]
80002672:	21 f4       	sub	r4,31
80002674:	00 00       	add	r0,r0
80002676:	09 6c       	ld.uh	r12,--r4
80002678:	80 00       	ld.sh	r0,r0[0x0]
8000267a:	2f 9e       	sub	lr,-7
8000267c:	00 00       	add	r0,r0
8000267e:	02 3c       	cp.w	r12,r1
80002680:	80 00       	ld.sh	r0,r0[0x0]
80002682:	21 68       	sub	r8,22
80002684:	80 00       	ld.sh	r0,r0[0x0]
80002686:	30 82       	mov	r2,8
80002688:	80 00       	ld.sh	r0,r0[0x0]
8000268a:	30 9e       	mov	lr,9

8000268c <sd_mmc_spi_internal_init>:
//!
//!
//! @return bit
//!   The memory is ready     -> true (always)
bool sd_mmc_spi_internal_init(void)
{
8000268c:	d4 31       	pushm	r0-r7,lr
  uint16_t retry;
  int i;
  int if_cond;

  // Start at low frequency
  sd_mmc_opt.baudrate = 400000;
8000268e:	fe fb 02 66 	ld.w	r11,pc[614]
80002692:	e6 68 1a 80 	mov	r8,400000
80002696:	97 18       	st.w	r11[0x4],r8
  spi_setupChipReg(SD_MMC_SPI, &sd_mmc_opt, sd_mmc_pba_hz);
80002698:	fe f8 02 60 	ld.w	r8,pc[608]
8000269c:	70 0a       	ld.w	r10,r8[0x0]
8000269e:	fe 7c 28 00 	mov	r12,-55296
800026a2:	f0 1f 00 97 	mcall	800028fc <sd_mmc_spi_internal_init+0x270>

  /* card needs 74 cycles minimum to start up */
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
800026a6:	30 1b       	mov	r11,1
800026a8:	fe 7c 28 00 	mov	r12,-55296
800026ac:	f0 1f 00 95 	mcall	80002900 <sd_mmc_spi_internal_init+0x274>
800026b0:	30 07       	mov	r7,0
  for(i = 0; i < 10; ++i) {
    spi_write(SD_MMC_SPI,0xFF);
800026b2:	e0 66 00 ff 	mov	r6,255
800026b6:	fe 75 28 00 	mov	r5,-55296
800026ba:	0c 9b       	mov	r11,r6
800026bc:	0a 9c       	mov	r12,r5
800026be:	f0 1f 00 92 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>
  sd_mmc_opt.baudrate = 400000;
  spi_setupChipReg(SD_MMC_SPI, &sd_mmc_opt, sd_mmc_pba_hz);

  /* card needs 74 cycles minimum to start up */
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
  for(i = 0; i < 10; ++i) {
800026c2:	2f f7       	sub	r7,-1
800026c4:	58 a7       	cp.w	r7,10
800026c6:	cf a1       	brne	800026ba <sd_mmc_spi_internal_init+0x2e>
    spi_write(SD_MMC_SPI,0xFF);
  }
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800026c8:	30 1b       	mov	r11,1
800026ca:	fe 7c 28 00 	mov	r12,-55296
800026ce:	f0 1f 00 8f 	mcall	80002908 <sd_mmc_spi_internal_init+0x27c>

  // RESET THE MEMORY CARD
  sd_mmc_spi_init_done = false;
800026d2:	30 08       	mov	r8,0
800026d4:	fe f9 02 38 	ld.w	r9,pc[568]
800026d8:	b2 88       	st.b	r9[0x0],r8
  card_type = MMC_CARD;
800026da:	fe f9 02 36 	ld.w	r9,pc[566]
800026de:	b2 88       	st.b	r9[0x0],r8
  retry = 0;
  do
  {
    // reset card and go to SPI mode
    r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
800026e0:	30 0b       	mov	r11,0
800026e2:	16 9c       	mov	r12,r11
800026e4:	f0 1f 00 8c 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
800026e8:	fe f8 02 30 	ld.w	r8,pc[560]
800026ec:	b0 8c       	st.b	r8[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800026ee:	e0 6b 00 ff 	mov	r11,255
800026f2:	fe 7c 28 00 	mov	r12,-55296
800026f6:	f0 1f 00 84 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>
800026fa:	30 17       	mov	r7,1
    // do retry counter
    retry++;
    if(retry > 100)
      return false;
  }
  while(r1 != 0x01);   // check memory enters idle_state
800026fc:	fe f6 02 1c 	ld.w	r6,pc[540]
80002700:	30 15       	mov	r5,1
  card_type = MMC_CARD;
  retry = 0;
  do
  {
    // reset card and go to SPI mode
    r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80002702:	30 03       	mov	r3,0
    spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002704:	e0 62 00 ff 	mov	r2,255
80002708:	fe 71 28 00 	mov	r1,-55296
    // do retry counter
    retry++;
    if(retry > 100)
8000270c:	36 54       	mov	r4,101
8000270e:	c1 08       	rjmp	8000272e <sd_mmc_spi_internal_init+0xa2>
  card_type = MMC_CARD;
  retry = 0;
  do
  {
    // reset card and go to SPI mode
    r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80002710:	06 9b       	mov	r11,r3
80002712:	06 9c       	mov	r12,r3
80002714:	f0 1f 00 80 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
80002718:	ac 8c       	st.b	r6[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
8000271a:	04 9b       	mov	r11,r2
8000271c:	02 9c       	mov	r12,r1
8000271e:	f0 1f 00 7a 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>
    // do retry counter
    retry++;
80002722:	2f f7       	sub	r7,-1
80002724:	5c 87       	casts.h	r7
    if(retry > 100)
80002726:	e8 07 19 00 	cp.h	r7,r4
8000272a:	e0 80 00 e4 	breq	800028f2 <sd_mmc_spi_internal_init+0x266>
      return false;
  }
  while(r1 != 0x01);   // check memory enters idle_state
8000272e:	0d 88       	ld.ub	r8,r6[0x0]
80002730:	ea 08 18 00 	cp.b	r8,r5
80002734:	ce e1       	brne	80002710 <sd_mmc_spi_internal_init+0x84>

  if_cond = sd_mmc_spi_get_if();
80002736:	f0 1f 00 7a 	mcall	8000291c <sd_mmc_spi_internal_init+0x290>
  if(if_cond == -1) {
8000273a:	5b fc       	cp.w	r12,-1
8000273c:	e0 80 00 db 	breq	800028f2 <sd_mmc_spi_internal_init+0x266>
      return false; // card is bad
  } else if (if_cond == 1) {
80002740:	58 1c       	cp.w	r12,1
80002742:	c0 51       	brne	8000274c <sd_mmc_spi_internal_init+0xc0>
      card_type = SD_CARD_2;
80002744:	30 29       	mov	r9,2
80002746:	4f 38       	lddpc	r8,80002910 <sd_mmc_spi_internal_init+0x284>
80002748:	b0 89       	st.b	r8[0x0],r9
8000274a:	c4 c8       	rjmp	800027e2 <sd_mmc_spi_internal_init+0x156>
  } else {
    // IDENTIFICATION OF THE CARD TYPE (SD or MMC)
    // Both cards will accept CMD55 command but only the SD card will respond to ACMD41
    r1 = sd_mmc_spi_send_command(SD_APP_CMD55,0);
8000274c:	30 0b       	mov	r11,0
8000274e:	33 7c       	mov	r12,55
80002750:	f0 1f 00 71 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
80002754:	4f 17       	lddpc	r7,80002918 <sd_mmc_spi_internal_init+0x28c>
80002756:	ae 8c       	st.b	r7[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);  // write dummy byte
80002758:	e0 6b 00 ff 	mov	r11,255
8000275c:	fe 7c 28 00 	mov	r12,-55296
80002760:	f0 1f 00 69 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>

    r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0);
80002764:	30 0b       	mov	r11,0
80002766:	32 9c       	mov	r12,41
80002768:	f0 1f 00 6b 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
8000276c:	ae 8c       	st.b	r7[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);  // write dummy byte
8000276e:	e0 6b 00 ff 	mov	r11,255
80002772:	fe 7c 28 00 	mov	r12,-55296
80002776:	f0 1f 00 64 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>

    if ((r1&0xFE) == 0) {   // ignore "in_idle_state" flag bit
8000277a:	0f 88       	ld.ub	r8,r7[0x0]
8000277c:	e2 18 00 fe 	andl	r8,0xfe,COH
80002780:	c0 51       	brne	8000278a <sd_mmc_spi_internal_init+0xfe>
      card_type = SD_CARD;    // card has accepted the command, this is a SD card
80002782:	30 19       	mov	r9,1
80002784:	4e 38       	lddpc	r8,80002910 <sd_mmc_spi_internal_init+0x284>
80002786:	b0 89       	st.b	r8[0x0],r9
80002788:	c2 d8       	rjmp	800027e2 <sd_mmc_spi_internal_init+0x156>
    } else {
      card_type = MMC_CARD;   // card has not responded, this is a MMC card
8000278a:	30 09       	mov	r9,0
8000278c:	4e 18       	lddpc	r8,80002910 <sd_mmc_spi_internal_init+0x284>
8000278e:	b0 89       	st.b	r8[0x0],r9
      // reset card again
      retry = 0;
      do {
        // reset card again
        r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80002790:	30 0b       	mov	r11,0
80002792:	16 9c       	mov	r12,r11
80002794:	f0 1f 00 60 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
80002798:	4e 08       	lddpc	r8,80002918 <sd_mmc_spi_internal_init+0x28c>
8000279a:	b0 8c       	st.b	r8[0x0],r12
        spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
8000279c:	e0 6b 00 ff 	mov	r11,255
800027a0:	fe 7c 28 00 	mov	r12,-55296
800027a4:	f0 1f 00 58 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>
800027a8:	30 17       	mov	r7,1
        // do retry counter
        retry++;
        if(retry > 100)
          return false;
      }
      while(r1 != 0x01);   // check memory enters idle_state
800027aa:	4d c6       	lddpc	r6,80002918 <sd_mmc_spi_internal_init+0x28c>
800027ac:	30 15       	mov	r5,1
      card_type = MMC_CARD;   // card has not responded, this is a MMC card
      // reset card again
      retry = 0;
      do {
        // reset card again
        r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
800027ae:	30 03       	mov	r3,0
        spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800027b0:	e0 62 00 ff 	mov	r2,255
800027b4:	fe 71 28 00 	mov	r1,-55296
        // do retry counter
        retry++;
        if(retry > 100)
800027b8:	36 54       	mov	r4,101
800027ba:	c1 08       	rjmp	800027da <sd_mmc_spi_internal_init+0x14e>
      card_type = MMC_CARD;   // card has not responded, this is a MMC card
      // reset card again
      retry = 0;
      do {
        // reset card again
        r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
800027bc:	06 9b       	mov	r11,r3
800027be:	06 9c       	mov	r12,r3
800027c0:	f0 1f 00 55 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
800027c4:	ac 8c       	st.b	r6[0x0],r12
        spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800027c6:	04 9b       	mov	r11,r2
800027c8:	02 9c       	mov	r12,r1
800027ca:	f0 1f 00 4f 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>
        // do retry counter
        retry++;
800027ce:	2f f7       	sub	r7,-1
800027d0:	5c 87       	casts.h	r7
        if(retry > 100)
800027d2:	e8 07 19 00 	cp.h	r7,r4
800027d6:	e0 80 00 8e 	breq	800028f2 <sd_mmc_spi_internal_init+0x266>
          return false;
      }
      while(r1 != 0x01);   // check memory enters idle_state
800027da:	0d 88       	ld.ub	r8,r6[0x0]
800027dc:	ea 08 18 00 	cp.b	r8,r5
800027e0:	ce e1       	brne	800027bc <sd_mmc_spi_internal_init+0x130>
800027e2:	30 07       	mov	r7,0

  // CONTINUE INTERNAL INITIALIZATION OF THE CARD
  // Continue sending CMD1 while memory card is in idle state
  retry = 0;
  do {
    switch(card_type) {
800027e4:	4c b4       	lddpc	r4,80002910 <sd_mmc_spi_internal_init+0x284>
800027e6:	30 15       	mov	r5,1
    case MMC_CARD:
      r1 = sd_mmc_spi_send_command(MMC_SEND_OP_COND, 0);
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
      break;
    case SD_CARD:
      sd_mmc_spi_send_command(SD_APP_CMD55,0);
800027e8:	0e 93       	mov	r3,r7
800027ea:	33 70       	mov	r0,55
      r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0);
800027ec:	4c b6       	lddpc	r6,80002918 <sd_mmc_spi_internal_init+0x28c>
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800027ee:	e0 62 00 ff 	mov	r2,255
800027f2:	fe 71 28 00 	mov	r1,-55296

  // CONTINUE INTERNAL INITIALIZATION OF THE CARD
  // Continue sending CMD1 while memory card is in idle state
  retry = 0;
  do {
    switch(card_type) {
800027f6:	09 88       	ld.ub	r8,r4[0x0]
800027f8:	ea 08 18 00 	cp.b	r8,r5
800027fc:	c1 10       	breq	8000281e <sd_mmc_spi_internal_init+0x192>
800027fe:	c0 63       	brcs	8000280a <sd_mmc_spi_internal_init+0x17e>
80002800:	30 29       	mov	r9,2
80002802:	f2 08 18 00 	cp.b	r8,r9
80002806:	c2 81       	brne	80002856 <sd_mmc_spi_internal_init+0x1ca>
80002808:	c1 98       	rjmp	8000283a <sd_mmc_spi_internal_init+0x1ae>
    case MMC_CARD:
      r1 = sd_mmc_spi_send_command(MMC_SEND_OP_COND, 0);
8000280a:	06 9b       	mov	r11,r3
8000280c:	30 1c       	mov	r12,1
8000280e:	f0 1f 00 42 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
80002812:	ac 8c       	st.b	r6[0x0],r12
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002814:	04 9b       	mov	r11,r2
80002816:	02 9c       	mov	r12,r1
80002818:	f0 1f 00 3b 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>
      break;
8000281c:	c1 d8       	rjmp	80002856 <sd_mmc_spi_internal_init+0x1ca>
    case SD_CARD:
      sd_mmc_spi_send_command(SD_APP_CMD55,0);
8000281e:	06 9b       	mov	r11,r3
80002820:	00 9c       	mov	r12,r0
80002822:	f0 1f 00 3d 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
      r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0);
80002826:	06 9b       	mov	r11,r3
80002828:	32 9c       	mov	r12,41
8000282a:	f0 1f 00 3b 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
8000282e:	ac 8c       	st.b	r6[0x0],r12
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002830:	04 9b       	mov	r11,r2
80002832:	02 9c       	mov	r12,r1
80002834:	f0 1f 00 34 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>
      break;
80002838:	c0 f8       	rjmp	80002856 <sd_mmc_spi_internal_init+0x1ca>
    case SD_CARD_2:
      // set high capacity bit mask
      sd_mmc_spi_send_command(SD_APP_CMD55,0);
8000283a:	06 9b       	mov	r11,r3
8000283c:	00 9c       	mov	r12,r0
8000283e:	f0 1f 00 36 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
      r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0x40000000);
80002842:	fc 1b 40 00 	movh	r11,0x4000
80002846:	32 9c       	mov	r12,41
80002848:	f0 1f 00 33 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
8000284c:	ac 8c       	st.b	r6[0x0],r12
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
8000284e:	04 9b       	mov	r11,r2
80002850:	02 9c       	mov	r12,r1
80002852:	f0 1f 00 2d 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>
      break;
    }
     // do retry counter
     retry++;
80002856:	2f f7       	sub	r7,-1
80002858:	5c 87       	casts.h	r7
     if(retry == 50000)    // measured approx. 500 on several cards
8000285a:	fe 78 c3 50 	mov	r8,-15536
8000285e:	f0 07 19 00 	cp.h	r7,r8
80002862:	c4 80       	breq	800028f2 <sd_mmc_spi_internal_init+0x266>
        return false;
  } while (r1);
80002864:	0d 89       	ld.ub	r9,r6[0x0]
80002866:	30 08       	mov	r8,0
80002868:	f0 09 18 00 	cp.b	r9,r8
8000286c:	cc 51       	brne	800027f6 <sd_mmc_spi_internal_init+0x16a>

  // CHECK FOR SDHC
  if(card_type == SD_CARD_2) {
8000286e:	4a 98       	lddpc	r8,80002910 <sd_mmc_spi_internal_init+0x284>
80002870:	11 89       	ld.ub	r9,r8[0x0]
80002872:	30 28       	mov	r8,2
80002874:	f0 09 18 00 	cp.b	r9,r8
80002878:	c0 a1       	brne	8000288c <sd_mmc_spi_internal_init+0x200>
    if_cond = sd_mmc_spi_check_hc();
8000287a:	f0 1f 00 2a 	mcall	80002920 <sd_mmc_spi_internal_init+0x294>
    if (if_cond == -1) {
8000287e:	5b fc       	cp.w	r12,-1
80002880:	c3 90       	breq	800028f2 <sd_mmc_spi_internal_init+0x266>
      return false;
    } else if (if_cond == 1){
80002882:	58 1c       	cp.w	r12,1
80002884:	c0 41       	brne	8000288c <sd_mmc_spi_internal_init+0x200>
          card_type = SD_CARD_2_SDHC;
80002886:	30 39       	mov	r9,3
80002888:	4a 28       	lddpc	r8,80002910 <sd_mmc_spi_internal_init+0x284>
8000288a:	b0 89       	st.b	r8[0x0],r9
      }
  }

  // DISABLE CRC TO SIMPLIFY AND SPEED UP COMMUNICATIONS
  r1 = sd_mmc_spi_send_command(MMC_CRC_ON_OFF, 0);  // disable CRC (should be already initialized on SPI init)
8000288c:	30 0b       	mov	r11,0
8000288e:	33 bc       	mov	r12,59
80002890:	f0 1f 00 21 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
80002894:	4a 17       	lddpc	r7,80002918 <sd_mmc_spi_internal_init+0x28c>
80002896:	ae 8c       	st.b	r7[0x0],r12
  spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002898:	e0 6b 00 ff 	mov	r11,255
8000289c:	fe 7c 28 00 	mov	r12,-55296
800028a0:	f0 1f 00 19 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>

  // SET BLOCK LENGTH TO 512 BYTES
  r1 = sd_mmc_spi_send_command(MMC_SET_BLOCKLEN, 512);
800028a4:	e0 6b 02 00 	mov	r11,512
800028a8:	31 0c       	mov	r12,16
800028aa:	f0 1f 00 1b 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
800028ae:	ae 8c       	st.b	r7[0x0],r12
  spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800028b0:	e0 6b 00 ff 	mov	r11,255
800028b4:	fe 7c 28 00 	mov	r12,-55296
800028b8:	f0 1f 00 13 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>
  if (r1 != 0x00)
800028bc:	0f 89       	ld.ub	r9,r7[0x0]
800028be:	30 08       	mov	r8,0
800028c0:	f0 09 18 00 	cp.b	r9,r8
800028c4:	c1 71       	brne	800028f2 <sd_mmc_spi_internal_init+0x266>
    return false;    // card unsupported if block length of 512b is not accepted

  // GET CARD SPECIFIC DATA
  if (false ==  sd_mmc_spi_get_csd(csd))
800028c6:	49 8c       	lddpc	r12,80002924 <sd_mmc_spi_internal_init+0x298>
800028c8:	f0 1f 00 18 	mcall	80002928 <sd_mmc_spi_internal_init+0x29c>
800028cc:	c1 30       	breq	800028f2 <sd_mmc_spi_internal_init+0x266>
    return false;

  // GET CARD CAPACITY and NUMBER OF SECTORS
  sd_mmc_spi_get_capacity();
800028ce:	f0 1f 00 18 	mcall	8000292c <sd_mmc_spi_internal_init+0x2a0>
#if (defined SD_MMC_READ_CID) && (SD_MMC_READ_CID == true)
  if (false ==  sd_mmc_spi_get_cid(cid))
    return false;
#endif

  sd_mmc_spi_init_done = true;
800028d2:	30 19       	mov	r9,1
800028d4:	48 e8       	lddpc	r8,8000290c <sd_mmc_spi_internal_init+0x280>
800028d6:	b0 89       	st.b	r8[0x0],r9

  // Set SPI Speed to MAX
  sd_mmc_opt.baudrate = SD_MMC_SPI_MASTER_SPEED;
800028d8:	48 7b       	lddpc	r11,800028f4 <sd_mmc_spi_internal_init+0x268>
800028da:	e0 68 1b 00 	mov	r8,6912
800028de:	ea 18 00 b7 	orh	r8,0xb7
800028e2:	97 18       	st.w	r11[0x4],r8
  spi_setupChipReg(SD_MMC_SPI, &sd_mmc_opt, sd_mmc_pba_hz);
800028e4:	48 58       	lddpc	r8,800028f8 <sd_mmc_spi_internal_init+0x26c>
800028e6:	70 0a       	ld.w	r10,r8[0x0]
800028e8:	fe 7c 28 00 	mov	r12,-55296
800028ec:	f0 1f 00 04 	mcall	800028fc <sd_mmc_spi_internal_init+0x270>
800028f0:	da 3a       	popm	r0-r7,pc,r12=1
  return true;
800028f2:	d8 3a       	popm	r0-r7,pc,r12=0
800028f4:	00 00       	add	r0,r0
800028f6:	02 28       	rsub	r8,r1
800028f8:	00 00       	add	r0,r0
800028fa:	02 38       	cp.w	r8,r1
800028fc:	80 00       	ld.sh	r0,r0[0x0]
800028fe:	2f c4       	sub	r4,-4
80002900:	80 00       	ld.sh	r0,r0[0x0]
80002902:	2f 52       	sub	r2,-11
80002904:	80 00       	ld.sh	r0,r0[0x0]
80002906:	30 82       	mov	r2,8
80002908:	80 00       	ld.sh	r0,r0[0x0]
8000290a:	2f 9e       	sub	lr,-7
8000290c:	00 00       	add	r0,r0
8000290e:	02 3c       	cp.w	r12,r1
80002910:	00 00       	add	r0,r0
80002912:	09 5a       	ld.sh	r10,--r4
80002914:	80 00       	ld.sh	r0,r0[0x0]
80002916:	22 bc       	sub	r12,43
80002918:	00 00       	add	r0,r0
8000291a:	09 6c       	ld.uh	r12,--r4
8000291c:	80 00       	ld.sh	r0,r0[0x0]
8000291e:	24 e0       	sub	r0,78
80002920:	80 00       	ld.sh	r0,r0[0x0]
80002922:	24 54       	sub	r4,69
80002924:	00 00       	add	r0,r0
80002926:	09 5c       	ld.sh	r12,--r4
80002928:	80 00       	ld.sh	r0,r0[0x0]
8000292a:	25 98       	sub	r8,89
8000292c:	80 00       	ld.sh	r0,r0[0x0]
8000292e:	20 04       	sub	r4,0

80002930 <sd_mmc_spi_init>:
//!
//!
//! @return bit
//!   The memory is ready     -> true (always)
bool sd_mmc_spi_init(spi_options_t spiOptions, unsigned int pba_hz)
{
80002930:	eb cd 40 10 	pushm	r4,lr
80002934:	fa c4 ff f8 	sub	r4,sp,-8
  // Keep SPI options internally
  sd_mmc_pba_hz = pba_hz;
80002938:	48 88       	lddpc	r8,80002958 <sd_mmc_spi_init+0x28>
8000293a:	91 0c       	st.w	r8[0x0],r12
  memcpy( &sd_mmc_opt, &spiOptions, sizeof(spi_options_t) );
8000293c:	48 88       	lddpc	r8,8000295c <sd_mmc_spi_init+0x2c>
8000293e:	e8 ea 00 00 	ld.d	r10,r4[0]
80002942:	f0 eb 00 00 	st.d	r8[0],r10
80002946:	e8 ea 00 08 	ld.d	r10,r4[8]
8000294a:	f0 eb 00 08 	st.d	r8[8],r10

  // Initialize the SD/MMC controller.
  return sd_mmc_spi_internal_init();
8000294e:	f0 1f 00 05 	mcall	80002960 <sd_mmc_spi_init+0x30>
}
80002952:	e3 cd 80 10 	ldm	sp++,r4,pc
80002956:	00 00       	add	r0,r0
80002958:	00 00       	add	r0,r0
8000295a:	02 38       	cp.w	r8,r1
8000295c:	00 00       	add	r0,r0
8000295e:	02 28       	rsub	r8,r1
80002960:	80 00       	ld.sh	r0,r0[0x0]
80002962:	26 8c       	sub	r12,104

80002964 <flashc_set_wait_state>:
}


void flashc_set_wait_state(unsigned int wait_state)
{
	u_avr32_flashc_fcr_t u_avr32_flashc_fcr = {AVR32_FLASHC.fcr};
80002964:	fe 68 14 00 	mov	r8,-125952
80002968:	70 09       	ld.w	r9,r8[0x0]
	u_avr32_flashc_fcr.FCR.fws = wait_state;
8000296a:	f3 dc d0 c1 	bfins	r9,r12,0x6,0x1
	AVR32_FLASHC.fcr = u_avr32_flashc_fcr.fcr;
8000296e:	91 09       	st.w	r8[0x0],r9
}
80002970:	5e fc       	retal	r12

80002972 <gpio_enable_module_pin>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002972:	f8 08 16 05 	lsr	r8,r12,0x5
80002976:	a9 68       	lsl	r8,0x8
80002978:	e0 28 f0 00 	sub	r8,61440

	/* Enable the correct function. */
	switch (function) {
8000297c:	58 1b       	cp.w	r11,1
8000297e:	c0 d0       	breq	80002998 <gpio_enable_module_pin+0x26>
80002980:	c0 63       	brcs	8000298c <gpio_enable_module_pin+0x1a>
80002982:	58 2b       	cp.w	r11,2
80002984:	c1 00       	breq	800029a4 <gpio_enable_module_pin+0x32>
80002986:	58 3b       	cp.w	r11,3
80002988:	c1 40       	breq	800029b0 <gpio_enable_module_pin+0x3e>
8000298a:	5e ff       	retal	1
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
8000298c:	30 19       	mov	r9,1
8000298e:	f2 0c 09 49 	lsl	r9,r9,r12
80002992:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002994:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
80002996:	c1 28       	rjmp	800029ba <gpio_enable_module_pin+0x48>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002998:	30 19       	mov	r9,1
8000299a:	f2 0c 09 49 	lsl	r9,r9,r12
8000299e:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
800029a0:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
800029a2:	c0 c8       	rjmp	800029ba <gpio_enable_module_pin+0x48>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
800029a4:	30 19       	mov	r9,1
800029a6:	f2 0c 09 49 	lsl	r9,r9,r12
800029aa:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
800029ac:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
800029ae:	c0 68       	rjmp	800029ba <gpio_enable_module_pin+0x48>

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
800029b0:	30 19       	mov	r9,1
800029b2:	f2 0c 09 49 	lsl	r9,r9,r12
800029b6:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
800029b8:	91 99       	st.w	r8[0x24],r9
	default:
		return GPIO_INVALID_ARGUMENT;
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
800029ba:	30 19       	mov	r9,1
800029bc:	f2 0c 09 4c 	lsl	r12,r9,r12
800029c0:	91 2c       	st.w	r8[0x8],r12
800029c2:	5e fd       	retal	0

800029c4 <gpio_enable_module>:
 * \param size The number of pins in \a gpiomap.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
800029c4:	d4 21       	pushm	r4-r7,lr
800029c6:	18 97       	mov	r7,r12
800029c8:	16 94       	mov	r4,r11
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
800029ca:	58 0b       	cp.w	r11,0
800029cc:	c0 31       	brne	800029d2 <gpio_enable_module+0xe>
800029ce:	30 05       	mov	r5,0
800029d0:	c0 d8       	rjmp	800029ea <gpio_enable_module+0x26>
800029d2:	30 06       	mov	r6,0
800029d4:	0c 95       	mov	r5,r6
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
800029d6:	6e 1b       	ld.w	r11,r7[0x4]
800029d8:	6e 0c       	ld.w	r12,r7[0x0]
800029da:	f0 1f 00 06 	mcall	800029f0 <gpio_enable_module+0x2c>
800029de:	18 45       	or	r5,r12
		gpiomap++;
800029e0:	2f 87       	sub	r7,-8
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
800029e2:	2f f6       	sub	r6,-1
800029e4:	0c 34       	cp.w	r4,r6
800029e6:	fe 9b ff f8 	brhi	800029d6 <gpio_enable_module+0x12>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
	}

	return status;
}
800029ea:	0a 9c       	mov	r12,r5
800029ec:	d8 22       	popm	r4-r7,pc
800029ee:	00 00       	add	r0,r0
800029f0:	80 00       	ld.sh	r0,r0[0x0]
800029f2:	29 72       	sub	r2,-105

800029f4 <gpio_enable_pin_pull_up>:
 *
 * \param pin The pin number.
 */
void gpio_enable_pin_pull_up(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800029f4:	f8 08 16 05 	lsr	r8,r12,0x5
800029f8:	a9 68       	lsl	r8,0x8
800029fa:	e0 28 f0 00 	sub	r8,61440
	
	gpio_port->puers = 1 << (pin & 0x1F);
800029fe:	30 19       	mov	r9,1
80002a00:	f2 0c 09 4c 	lsl	r12,r9,r12
80002a04:	f1 4c 00 74 	st.w	r8[116],r12
#if defined(AVR32_GPIO_200_H_INCLUDED) || defined(AVR32_GPIO_210_H_INCLUDED) ||	\
	defined(AVR32_GPIO_212_H_INCLUDED)
	gpio_port->pderc = 1 << (pin & 0x1F);
#endif
}
80002a08:	5e fc       	retal	r12

80002a0a <gpio_set_gpio_pin>:
 *
 * \param pin The pin number.
 */
void gpio_set_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002a0a:	f8 08 16 05 	lsr	r8,r12,0x5
80002a0e:	a9 68       	lsl	r8,0x8
80002a10:	e0 28 f0 00 	sub	r8,61440
	
	/* Value to be driven on the I/O line: 1. */
	gpio_port->ovrs  = 1 << (pin & 0x1F);
80002a14:	30 19       	mov	r9,1
80002a16:	f2 0c 09 4c 	lsl	r12,r9,r12
80002a1a:	f1 4c 00 54 	st.w	r8[84],r12
	/* The GPIO output driver is enabled for that pin. */ 
	gpio_port->oders = 1 << (pin & 0x1F);
80002a1e:	f1 4c 00 44 	st.w	r8[68],r12
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
80002a22:	91 1c       	st.w	r8[0x4],r12
}
80002a24:	5e fc       	retal	r12

80002a26 <gpio_clr_gpio_pin>:
 *
 * \param pin The pin number.
 */
void gpio_clr_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002a26:	f8 08 16 05 	lsr	r8,r12,0x5
80002a2a:	a9 68       	lsl	r8,0x8
80002a2c:	e0 28 f0 00 	sub	r8,61440
	
	/* Value to be driven on the I/O line: 0. */
	gpio_port->ovrc  = 1 << (pin & 0x1F);
80002a30:	30 19       	mov	r9,1
80002a32:	f2 0c 09 4c 	lsl	r12,r9,r12
80002a36:	f1 4c 00 58 	st.w	r8[88],r12
	/* The GPIO output driver is enabled for that pin. */
	gpio_port->oders = 1 << (pin & 0x1F);
80002a3a:	f1 4c 00 44 	st.w	r8[68],r12
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
80002a3e:	91 1c       	st.w	r8[0x4],r12
}
80002a40:	5e fc       	retal	r12

80002a42 <gpio_enable_pin_glitch_filter>:
 *
 * \param pin The pin number.
 */
void gpio_enable_pin_glitch_filter(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002a42:	f8 08 16 05 	lsr	r8,r12,0x5
80002a46:	a9 68       	lsl	r8,0x8
80002a48:	e0 28 f0 00 	sub	r8,61440
	
	gpio_port->gfers = 1 << (pin & 0x1F);
80002a4c:	30 19       	mov	r9,1
80002a4e:	f2 0c 09 4c 	lsl	r12,r9,r12
80002a52:	f1 4c 00 c4 	st.w	r8[196],r12
}
80002a56:	5e fc       	retal	r12

80002a58 <gpio_enable_pin_interrupt>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_pin_interrupt(uint32_t pin, uint32_t mode)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002a58:	f8 08 16 05 	lsr	r8,r12,0x5
80002a5c:	a9 68       	lsl	r8,0x8
80002a5e:	e0 28 f0 00 	sub	r8,61440

	/* Enable the glitch filter. */
	gpio_port->gfers = 1 << (pin & 0x1F);
80002a62:	30 19       	mov	r9,1
80002a64:	f2 0c 09 4c 	lsl	r12,r9,r12
80002a68:	f1 4c 00 c4 	st.w	r8[196],r12
static uint32_t gpio_configure_edge_detector(uint32_t pin, uint32_t mode)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];

	/* Configure the edge detector. */
	switch (mode) {
80002a6c:	12 3b       	cp.w	r11,r9
80002a6e:	c0 a0       	breq	80002a82 <gpio_enable_pin_interrupt+0x2a>
80002a70:	c0 43       	brcs	80002a78 <gpio_enable_pin_interrupt+0x20>
80002a72:	58 2b       	cp.w	r11,2
80002a74:	c1 11       	brne	80002a96 <gpio_enable_pin_interrupt+0x3e>
80002a76:	c0 b8       	rjmp	80002a8c <gpio_enable_pin_interrupt+0x34>
	case GPIO_PIN_CHANGE:
		gpio_port->imr0c = 1 << (pin & 0x1F);
80002a78:	f1 4c 00 a8 	st.w	r8[168],r12
		gpio_port->imr1c = 1 << (pin & 0x1F);
80002a7c:	f1 4c 00 b8 	st.w	r8[184],r12
80002a80:	c0 c8       	rjmp	80002a98 <gpio_enable_pin_interrupt+0x40>
		break;

	case GPIO_RISING_EDGE:
		gpio_port->imr0s = 1 << (pin & 0x1F);
80002a82:	f1 4c 00 a4 	st.w	r8[164],r12
		gpio_port->imr1c = 1 << (pin & 0x1F);
80002a86:	f1 4c 00 b8 	st.w	r8[184],r12
80002a8a:	c0 78       	rjmp	80002a98 <gpio_enable_pin_interrupt+0x40>
		break;

	case GPIO_FALLING_EDGE:
		gpio_port->imr0c = 1 << (pin & 0x1F);
80002a8c:	f1 4c 00 a8 	st.w	r8[168],r12
		gpio_port->imr1s = 1 << (pin & 0x1F);
80002a90:	f1 4c 00 b4 	st.w	r8[180],r12
80002a94:	c0 28       	rjmp	80002a98 <gpio_enable_pin_interrupt+0x40>
80002a96:	5e ff       	retal	1
	if (GPIO_INVALID_ARGUMENT == gpio_configure_edge_detector(pin, mode)) {
		return(GPIO_INVALID_ARGUMENT);
	}

	/* Enable interrupt. */
	gpio_port->iers = 1 << (pin & 0x1F);
80002a98:	f1 4c 00 94 	st.w	r8[148],r12
80002a9c:	5e fd       	retal	0

80002a9e <gpio_clear_pin_interrupt_flag>:
 *
 * \param pin The pin number.
 */
void gpio_clear_pin_interrupt_flag(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002a9e:	f8 08 16 05 	lsr	r8,r12,0x5
80002aa2:	a9 68       	lsl	r8,0x8
80002aa4:	e0 28 f0 00 	sub	r8,61440
	gpio_port->ifrc = 1 << (pin & 0x1F);

	/* Restore interrupt enable register. */
	gpio_port->ier = gpio_ier;
#else
	gpio_port->ifrc = 1 << (pin & 0x1F);
80002aa8:	30 19       	mov	r9,1
80002aaa:	f2 0c 09 4c 	lsl	r12,r9,r12
80002aae:	f1 4c 00 d8 	st.w	r8[216],r12
#endif
}
80002ab2:	5e fc       	retal	r12

80002ab4 <_unhandled_interrupt>:
__attribute__((__interrupt__))
#elif (defined __ICCAVR32__)
__interrupt
#endif
static void _unhandled_interrupt(void)
{
80002ab4:	c0 08       	rjmp	80002ab4 <_unhandled_interrupt>
80002ab6:	d7 03       	nop

80002ab8 <INTC_register_interrupt>:
 */
void INTC_register_interrupt(__int_handler handler, uint32_t irq,
	uint32_t int_level)
{
	// Determine the group of the IRQ.
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;
80002ab8:	f6 08 16 05 	lsr	r8,r11,0x5

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
		._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP]
80002abc:	49 99       	lddpc	r9,80002b20 <INTC_register_interrupt+0x68>
80002abe:	f2 08 00 39 	add	r9,r9,r8<<0x3
80002ac2:	f7 db c0 05 	bfextu	r11,r11,0x0,0x5
80002ac6:	72 19       	ld.w	r9,r9[0x4]
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
80002ac8:	f2 0b 09 2c 	st.w	r9[r11<<0x2],r12
	/* Program the corresponding IPRX register to set the interrupt priority
	level and the interrupt vector offset that will be fetched by the core
	interrupt system.
	NOTE: The _intx functions are intermediate assembly functions between
	the core interrupt system and the user interrupt handler. */
	if (int_level == AVR32_INTC_INT0) {
80002acc:	58 0a       	cp.w	r10,0
80002ace:	c0 91       	brne	80002ae0 <INTC_register_interrupt+0x28>
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80002ad0:	49 59       	lddpc	r9,80002b24 <INTC_register_interrupt+0x6c>
80002ad2:	49 6a       	lddpc	r10,80002b28 <INTC_register_interrupt+0x70>
80002ad4:	12 1a       	sub	r10,r9
80002ad6:	fe 79 08 00 	mov	r9,-63488
80002ada:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80002ade:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT1) {
80002ae0:	58 1a       	cp.w	r10,1
80002ae2:	c0 a1       	brne	80002af6 <INTC_register_interrupt+0x3e>
		AVR32_INTC.ipr[int_grp] = IPR_INT1;
80002ae4:	49 09       	lddpc	r9,80002b24 <INTC_register_interrupt+0x6c>
80002ae6:	49 2a       	lddpc	r10,80002b2c <INTC_register_interrupt+0x74>
80002ae8:	12 1a       	sub	r10,r9
80002aea:	bf aa       	sbr	r10,0x1e
80002aec:	fe 79 08 00 	mov	r9,-63488
80002af0:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80002af4:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT2) {
80002af6:	58 2a       	cp.w	r10,2
80002af8:	c0 a1       	brne	80002b0c <INTC_register_interrupt+0x54>
		AVR32_INTC.ipr[int_grp] = IPR_INT2;
80002afa:	48 b9       	lddpc	r9,80002b24 <INTC_register_interrupt+0x6c>
80002afc:	48 da       	lddpc	r10,80002b30 <INTC_register_interrupt+0x78>
80002afe:	12 1a       	sub	r10,r9
80002b00:	bf ba       	sbr	r10,0x1f
80002b02:	fe 79 08 00 	mov	r9,-63488
80002b06:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80002b0a:	5e fc       	retal	r12
	} else {
		AVR32_INTC.ipr[int_grp] = IPR_INT3;
80002b0c:	48 69       	lddpc	r9,80002b24 <INTC_register_interrupt+0x6c>
80002b0e:	48 aa       	lddpc	r10,80002b34 <INTC_register_interrupt+0x7c>
80002b10:	12 1a       	sub	r10,r9
80002b12:	ea 1a c0 00 	orh	r10,0xc000
80002b16:	fe 79 08 00 	mov	r9,-63488
80002b1a:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80002b1e:	5e fc       	retal	r12
80002b20:	80 00       	ld.sh	r0,r0[0x0]
80002b22:	50 00       	stdsp	sp[0x0],r0
80002b24:	80 00       	ld.sh	r0,r0[0x0]
80002b26:	4e 00       	lddpc	r0,80002ca4 <pdca_init_channel+0x14>
80002b28:	80 00       	ld.sh	r0,r0[0x0]
80002b2a:	4f 04       	lddpc	r4,80002ce8 <pdca_init_channel+0x58>
80002b2c:	80 00       	ld.sh	r0,r0[0x0]
80002b2e:	4f 12       	lddpc	r2,80002cf0 <pm_set_osc0_mode>
80002b30:	80 00       	ld.sh	r0,r0[0x0]
80002b32:	4f 20       	lddpc	r0,80002cf8 <pm_set_osc0_mode+0x8>
80002b34:	80 00       	ld.sh	r0,r0[0x0]
80002b36:	4f 2e       	lddpc	lr,80002cfc <pm_enable_osc0_crystal>

80002b38 <INTC_init_interrupts>:
/**
 * \brief Initializes the hardware interrupt controller driver.
 *
 */
void INTC_init_interrupts(void)
{
80002b38:	d4 21       	pushm	r4-r7,lr
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
80002b3a:	49 18       	lddpc	r8,80002b7c <INTC_init_interrupts+0x44>
80002b3c:	e3 b8 00 01 	mtsr	0x4,r8
80002b40:	49 0e       	lddpc	lr,80002b80 <INTC_init_interrupts+0x48>
80002b42:	30 07       	mov	r7,0
80002b44:	0e 94       	mov	r4,r7
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
80002b46:	49 0c       	lddpc	r12,80002b84 <INTC_init_interrupts+0x4c>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80002b48:	49 05       	lddpc	r5,80002b88 <INTC_init_interrupts+0x50>
80002b4a:	10 15       	sub	r5,r8
80002b4c:	fe 76 08 00 	mov	r6,-63488
80002b50:	c1 08       	rjmp	80002b70 <INTC_init_interrupts+0x38>
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
80002b52:	08 98       	mov	r8,r4
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
				._int_line_handler_table[int_req]
80002b54:	7c 1b       	ld.w	r11,lr[0x4]

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80002b56:	7c 0a       	ld.w	r10,lr[0x0]
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
80002b58:	f6 08 09 2c 	st.w	r11[r8<<0x2],r12
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
80002b5c:	2f f8       	sub	r8,-1

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80002b5e:	10 3a       	cp.w	r10,r8
80002b60:	fe 9b ff fc 	brhi	80002b58 <INTC_init_interrupts+0x20>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80002b64:	ec 07 09 25 	st.w	r6[r7<<0x2],r5
	uint32_t int_grp, int_req;

	INTC_init_evba();

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
80002b68:	2f f7       	sub	r7,-1
80002b6a:	2f 8e       	sub	lr,-8
80002b6c:	59 47       	cp.w	r7,20
80002b6e:	c0 50       	breq	80002b78 <INTC_init_interrupts+0x40>
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80002b70:	7c 08       	ld.w	r8,lr[0x0]
80002b72:	58 08       	cp.w	r8,0
80002b74:	ce f1       	brne	80002b52 <INTC_init_interrupts+0x1a>
80002b76:	cf 7b       	rjmp	80002b64 <INTC_init_interrupts+0x2c>
80002b78:	d8 22       	popm	r4-r7,pc
80002b7a:	00 00       	add	r0,r0
80002b7c:	80 00       	ld.sh	r0,r0[0x0]
80002b7e:	4e 00       	lddpc	r0,80002cfc <pm_enable_osc0_crystal>
80002b80:	80 00       	ld.sh	r0,r0[0x0]
80002b82:	50 00       	stdsp	sp[0x0],r0
80002b84:	80 00       	ld.sh	r0,r0[0x0]
80002b86:	2a b4       	sub	r4,-85
80002b88:	80 00       	ld.sh	r0,r0[0x0]
80002b8a:	4f 04       	lddpc	r4,80002d48 <pm_wait_for_clk0_ready>

80002b8c <_get_interrupt_handler>:
__int_handler _get_interrupt_handler(uint32_t int_level)
{
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
80002b8c:	fe 78 08 00 	mov	r8,-63488
80002b90:	e0 69 00 83 	mov	r9,131
80002b94:	f2 0c 01 0c 	sub	r12,r9,r12
80002b98:	f0 0c 03 29 	ld.w	r9,r8[r12<<0x2]
	uint32_t int_req = AVR32_INTC.irr[int_grp];
80002b9c:	f2 ca ff c0 	sub	r10,r9,-64
80002ba0:	f0 0a 03 28 	ld.w	r8,r8[r10<<0x2]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80002ba4:	58 08       	cp.w	r8,0
80002ba6:	c0 21       	brne	80002baa <_get_interrupt_handler+0x1e>
80002ba8:	5e fd       	retal	0
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
80002baa:	f0 08 12 00 	clz	r8,r8
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
		? _int_handler_table[int_grp]._int_line_handler_table[32
80002bae:	48 5a       	lddpc	r10,80002bc0 <_get_interrupt_handler+0x34>
80002bb0:	f4 09 00 39 	add	r9,r10,r9<<0x3
80002bb4:	f0 08 11 1f 	rsub	r8,r8,31
80002bb8:	72 19       	ld.w	r9,r9[0x4]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80002bba:	f2 08 03 2c 	ld.w	r12,r9[r8<<0x2]
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
80002bbe:	5e fc       	retal	r12
80002bc0:	80 00       	ld.sh	r0,r0[0x0]
80002bc2:	50 00       	stdsp	sp[0x0],r0

80002bc4 <pdca_get_handler>:
{
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel
		= &AVR32_PDCA.channel[pdca_ch_number];

	if (pdca_ch_number >= AVR32_PDCA_CHANNEL_LENGTH) {
80002bc4:	30 e8       	mov	r8,14
80002bc6:	f0 0c 18 00 	cp.b	r12,r8
80002bca:	e0 88 00 03 	brls	80002bd0 <pdca_get_handler+0xc>
80002bce:	5e fe       	retal	-1

volatile avr32_pdca_channel_t *pdca_get_handler(uint8_t pdca_ch_number)
{
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel
		= &AVR32_PDCA.channel[pdca_ch_number];
80002bd0:	a7 6c       	lsl	r12,0x6
80002bd2:	e0 3c 00 00 	sub	r12,65536
	if (pdca_ch_number >= AVR32_PDCA_CHANNEL_LENGTH) {
		return (volatile avr32_pdca_channel_t *)PDCA_INVALID_ARGUMENT;
	}

	return pdca_channel;
}
80002bd6:	5e fc       	retal	r12

80002bd8 <pdca_disable>:

	return (pdca_channel->sr & AVR32_PDCA_TEN_MASK) != 0;
}

void pdca_disable(uint8_t pdca_ch_number)
{
80002bd8:	d4 01       	pushm	lr
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80002bda:	f0 1f 00 03 	mcall	80002be4 <pdca_disable+0xc>
			pdca_ch_number);

	/* Disable transfer */
	pdca_channel->cr = AVR32_PDCA_TDIS_MASK;
80002bde:	30 28       	mov	r8,2
80002be0:	99 58       	st.w	r12[0x14],r8
}
80002be2:	d8 02       	popm	pc
80002be4:	80 00       	ld.sh	r0,r0[0x0]
80002be6:	2b c4       	sub	r4,-68

80002be8 <pdca_enable>:

void pdca_enable(uint8_t pdca_ch_number)
{
80002be8:	d4 01       	pushm	lr
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80002bea:	f0 1f 00 03 	mcall	80002bf4 <pdca_enable+0xc>
			pdca_ch_number);

	/* Enable transfer */
	pdca_channel->cr = AVR32_PDCA_TEN_MASK;
80002bee:	30 18       	mov	r8,1
80002bf0:	99 58       	st.w	r12[0x14],r8
}
80002bf2:	d8 02       	popm	pc
80002bf4:	80 00       	ld.sh	r0,r0[0x0]
80002bf6:	2b c4       	sub	r4,-68

80002bf8 <pdca_enable_interrupt_transfer_complete>:

	cpu_irq_restore(flags);
}

void pdca_enable_interrupt_transfer_complete(uint8_t pdca_ch_number)
{
80002bf8:	d4 01       	pushm	lr
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80002bfa:	f0 1f 00 03 	mcall	80002c04 <pdca_enable_interrupt_transfer_complete+0xc>
			pdca_ch_number);

	pdca_channel->ier = AVR32_PDCA_TRC_MASK;
80002bfe:	30 28       	mov	r8,2
80002c00:	99 88       	st.w	r12[0x20],r8
}
80002c02:	d8 02       	popm	pc
80002c04:	80 00       	ld.sh	r0,r0[0x0]
80002c06:	2b c4       	sub	r4,-68

80002c08 <pdca_disable_interrupt_reload_counter_zero>:

void pdca_disable_interrupt_reload_counter_zero(uint8_t pdca_ch_number)
{
80002c08:	d4 01       	pushm	lr
80002c0a:	20 1d       	sub	sp,4
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80002c0c:	f0 1f 00 08 	mcall	80002c2c <pdca_disable_interrupt_reload_counter_zero+0x24>

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002c10:	e1 b8 00 00 	mfsr	r8,0x0
80002c14:	50 08       	stdsp	sp[0x0],r8
	cpu_irq_disable();
80002c16:	d3 03       	ssrf	0x10

	return flags;
80002c18:	40 08       	lddsp	r8,sp[0x0]
			pdca_ch_number);

	irqflags_t flags = cpu_irq_save();

	pdca_channel->idr = AVR32_PDCA_RCZ_MASK;
80002c1a:	30 19       	mov	r9,1
80002c1c:	99 99       	st.w	r12[0x24],r9
	pdca_channel->isr;
80002c1e:	78 b9       	ld.w	r9,r12[0x2c]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002c20:	e6 18 00 01 	andh	r8,0x1,COH
80002c24:	c0 21       	brne	80002c28 <pdca_disable_interrupt_reload_counter_zero+0x20>
      cpu_irq_enable();
80002c26:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
80002c28:	2f fd       	sub	sp,-4
80002c2a:	d8 02       	popm	pc
80002c2c:	80 00       	ld.sh	r0,r0[0x0]
80002c2e:	2b c4       	sub	r4,-68

80002c30 <pdca_disable_interrupt_transfer_complete>:

	pdca_channel->ier = AVR32_PDCA_TERR_MASK;
}

void pdca_disable_interrupt_transfer_complete(uint8_t pdca_ch_number)
{
80002c30:	d4 01       	pushm	lr
80002c32:	20 1d       	sub	sp,4
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80002c34:	f0 1f 00 08 	mcall	80002c54 <pdca_disable_interrupt_transfer_complete+0x24>

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002c38:	e1 b8 00 00 	mfsr	r8,0x0
80002c3c:	50 08       	stdsp	sp[0x0],r8
	cpu_irq_disable();
80002c3e:	d3 03       	ssrf	0x10

	return flags;
80002c40:	40 08       	lddsp	r8,sp[0x0]
			pdca_ch_number);

	irqflags_t flags = cpu_irq_save();

	pdca_channel->idr = AVR32_PDCA_TRC_MASK;
80002c42:	30 29       	mov	r9,2
80002c44:	99 99       	st.w	r12[0x24],r9
	pdca_channel->isr;
80002c46:	78 b9       	ld.w	r9,r12[0x2c]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002c48:	e6 18 00 01 	andh	r8,0x1,COH
80002c4c:	c0 21       	brne	80002c50 <pdca_disable_interrupt_transfer_complete+0x20>
      cpu_irq_enable();
80002c4e:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
80002c50:	2f fd       	sub	sp,-4
80002c52:	d8 02       	popm	pc
80002c54:	80 00       	ld.sh	r0,r0[0x0]
80002c56:	2b c4       	sub	r4,-68

80002c58 <pdca_load_channel>:
	return pdca_channel->tcr;
}

void pdca_load_channel(uint8_t pdca_ch_number, volatile void *addr,
		uint32_t size)
{
80002c58:	eb cd 40 c0 	pushm	r6-r7,lr
80002c5c:	20 1d       	sub	sp,4
80002c5e:	16 96       	mov	r6,r11
80002c60:	14 97       	mov	r7,r10
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80002c62:	f0 1f 00 0b 	mcall	80002c8c <pdca_load_channel+0x34>

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002c66:	e1 b8 00 00 	mfsr	r8,0x0
80002c6a:	50 08       	stdsp	sp[0x0],r8
	cpu_irq_disable();
80002c6c:	d3 03       	ssrf	0x10

	return flags;
80002c6e:	40 08       	lddsp	r8,sp[0x0]
			pdca_ch_number);

	irqflags_t flags = cpu_irq_save();

	pdca_channel->mar = (uint32_t)addr;
80002c70:	99 06       	st.w	r12[0x0],r6
	pdca_channel->tcr = size;
80002c72:	99 27       	st.w	r12[0x8],r7
	pdca_channel->cr = AVR32_PDCA_ECLR_MASK;
80002c74:	e0 69 01 00 	mov	r9,256
80002c78:	99 59       	st.w	r12[0x14],r9
	pdca_channel->isr;
80002c7a:	78 b9       	ld.w	r9,r12[0x2c]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002c7c:	e6 18 00 01 	andh	r8,0x1,COH
80002c80:	c0 21       	brne	80002c84 <pdca_load_channel+0x2c>
      cpu_irq_enable();
80002c82:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
80002c84:	2f fd       	sub	sp,-4
80002c86:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002c8a:	00 00       	add	r0,r0
80002c8c:	80 00       	ld.sh	r0,r0[0x0]
80002c8e:	2b c4       	sub	r4,-68

80002c90 <pdca_init_channel>:
	return pdca_channel;
}

uint32_t pdca_init_channel(uint8_t pdca_ch_number,
		const pdca_channel_options_t *opt)
{
80002c90:	eb cd 40 e0 	pushm	r5-r7,lr
80002c94:	20 1d       	sub	sp,4
80002c96:	18 95       	mov	r5,r12
80002c98:	16 96       	mov	r6,r11
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80002c9a:	f0 1f 00 13 	mcall	80002ce4 <pdca_init_channel+0x54>
80002c9e:	18 97       	mov	r7,r12
			pdca_ch_number);

	pdca_disable_interrupt_transfer_complete(pdca_ch_number); 
80002ca0:	0a 9c       	mov	r12,r5
80002ca2:	f0 1f 00 12 	mcall	80002ce8 <pdca_init_channel+0x58>
	pdca_disable_interrupt_reload_counter_zero(pdca_ch_number);
80002ca6:	0a 9c       	mov	r12,r5
80002ca8:	f0 1f 00 11 	mcall	80002cec <pdca_init_channel+0x5c>

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002cac:	e1 b8 00 00 	mfsr	r8,0x0
80002cb0:	50 08       	stdsp	sp[0x0],r8
	cpu_irq_disable();
80002cb2:	d3 03       	ssrf	0x10

	return flags;
80002cb4:	40 08       	lddsp	r8,sp[0x0]
	
	irqflags_t flags = cpu_irq_save();

	pdca_channel->mar = (uint32_t)opt->addr;
80002cb6:	6c 09       	ld.w	r9,r6[0x0]
80002cb8:	8f 09       	st.w	r7[0x0],r9
	pdca_channel->tcr = opt->size;
80002cba:	6c 19       	ld.w	r9,r6[0x4]
80002cbc:	8f 29       	st.w	r7[0x8],r9
	pdca_channel->psr = opt->pid;
80002cbe:	6c 49       	ld.w	r9,r6[0x10]
80002cc0:	8f 19       	st.w	r7[0x4],r9
	pdca_channel->marr = (uint32_t)opt->r_addr;
80002cc2:	6c 29       	ld.w	r9,r6[0x8]
80002cc4:	8f 39       	st.w	r7[0xc],r9
	pdca_channel->tcrr = opt->r_size;
80002cc6:	6c 39       	ld.w	r9,r6[0xc]
80002cc8:	8f 49       	st.w	r7[0x10],r9
	pdca_channel->mr =
80002cca:	6c 59       	ld.w	r9,r6[0x14]
80002ccc:	8f 69       	st.w	r7[0x18],r9
#if (AVR32_PDCA_H_VERSION >= 120)
			opt->etrig << AVR32_PDCA_ETRIG_OFFSET |
#endif
			opt->transfer_size << AVR32_PDCA_SIZE_OFFSET;
	pdca_channel->cr = AVR32_PDCA_ECLR_MASK;
80002cce:	e0 69 01 00 	mov	r9,256
80002cd2:	8f 59       	st.w	r7[0x14],r9
	pdca_channel->isr;
80002cd4:	6e b9       	ld.w	r9,r7[0x2c]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002cd6:	e6 18 00 01 	andh	r8,0x1,COH
80002cda:	c0 21       	brne	80002cde <pdca_init_channel+0x4e>
      cpu_irq_enable();
80002cdc:	d5 03       	csrf	0x10
	
	cpu_irq_restore(flags);

	return PDCA_SUCCESS;
}
80002cde:	2f fd       	sub	sp,-4
80002ce0:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
80002ce4:	80 00       	ld.sh	r0,r0[0x0]
80002ce6:	2b c4       	sub	r4,-68
80002ce8:	80 00       	ld.sh	r0,r0[0x0]
80002cea:	2c 30       	sub	r0,-61
80002cec:	80 00       	ld.sh	r0,r0[0x0]
80002cee:	2c 08       	sub	r8,-64

80002cf0 <pm_set_osc0_mode>:
 * \param mode Oscillator 0 mode (i.e. AVR32_PM_OSCCTRL0_MODE_x).
 */
static void pm_set_osc0_mode(volatile avr32_pm_t *pm, unsigned int mode)
{
  // Read
  u_avr32_pm_oscctrl0_t u_avr32_pm_oscctrl0 = {pm->oscctrl0};
80002cf0:	78 a8       	ld.w	r8,r12[0x28]
  // Modify
  u_avr32_pm_oscctrl0.OSCCTRL0.mode = mode;
80002cf2:	f1 db d0 03 	bfins	r8,r11,0x0,0x3
  // Write
  pm->oscctrl0 = u_avr32_pm_oscctrl0.oscctrl0;
80002cf6:	99 a8       	st.w	r12[0x28],r8
}
80002cf8:	5e fc       	retal	r12
80002cfa:	d7 03       	nop

80002cfc <pm_enable_osc0_crystal>:
  pm_set_osc0_mode(pm, AVR32_PM_OSCCTRL0_MODE_EXT_CLOCK);
}


void pm_enable_osc0_crystal(volatile avr32_pm_t *pm, unsigned int fosc0)
{
80002cfc:	d4 01       	pushm	lr
  pm_set_osc0_mode(pm, (fosc0 <  900000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G0 :
80002cfe:	ec 5b bb 9f 	cp.w	r11,899999
80002d02:	e0 8b 00 04 	brhi	80002d0a <pm_enable_osc0_crystal+0xe>
80002d06:	30 4b       	mov	r11,4
80002d08:	c1 38       	rjmp	80002d2e <pm_enable_osc0_crystal+0x32>
80002d0a:	e0 68 c6 bf 	mov	r8,50879
80002d0e:	ea 18 00 2d 	orh	r8,0x2d
80002d12:	10 3b       	cp.w	r11,r8
80002d14:	e0 8b 00 04 	brhi	80002d1c <pm_enable_osc0_crystal+0x20>
80002d18:	30 5b       	mov	r11,5
80002d1a:	c0 a8       	rjmp	80002d2e <pm_enable_osc0_crystal+0x32>
80002d1c:	e0 68 12 00 	mov	r8,4608
80002d20:	ea 18 00 7a 	orh	r8,0x7a
80002d24:	10 3b       	cp.w	r11,r8
80002d26:	f9 bb 03 06 	movlo	r11,6
80002d2a:	f9 bb 02 07 	movhs	r11,7
80002d2e:	f0 1f 00 02 	mcall	80002d34 <pm_enable_osc0_crystal+0x38>
                       (fosc0 < 3000000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G1 :
                       (fosc0 < 8000000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G2 :
                                           AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G3);
}
80002d32:	d8 02       	popm	pc
80002d34:	80 00       	ld.sh	r0,r0[0x0]
80002d36:	2c f0       	sub	r0,-49

80002d38 <pm_enable_clk0_no_wait>:


void pm_enable_clk0_no_wait(volatile avr32_pm_t *pm, unsigned int startup)
{
  // Read register
  u_avr32_pm_oscctrl0_t u_avr32_pm_oscctrl0 = {pm->oscctrl0};
80002d38:	78 a8       	ld.w	r8,r12[0x28]
  // Modify
  u_avr32_pm_oscctrl0.OSCCTRL0.startup = startup;
80002d3a:	f1 db d1 03 	bfins	r8,r11,0x8,0x3
  // Write back
  pm->oscctrl0 = u_avr32_pm_oscctrl0.oscctrl0;
80002d3e:	99 a8       	st.w	r12[0x28],r8

  pm->mcctrl |= AVR32_PM_MCCTRL_OSC0EN_MASK;
80002d40:	78 08       	ld.w	r8,r12[0x0]
80002d42:	a3 a8       	sbr	r8,0x2
80002d44:	99 08       	st.w	r12[0x0],r8
}
80002d46:	5e fc       	retal	r12

80002d48 <pm_wait_for_clk0_ready>:


void pm_wait_for_clk0_ready(volatile avr32_pm_t *pm)
{
  while (!(pm->poscsr & AVR32_PM_POSCSR_OSC0RDY_MASK));
80002d48:	79 58       	ld.w	r8,r12[0x54]
80002d4a:	e2 18 00 80 	andl	r8,0x80,COH
80002d4e:	cf d0       	breq	80002d48 <pm_wait_for_clk0_ready>
}
80002d50:	5e fc       	retal	r12
80002d52:	d7 03       	nop

80002d54 <pm_enable_clk0>:
                                           AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G3);
}


void pm_enable_clk0(volatile avr32_pm_t *pm, unsigned int startup)
{
80002d54:	eb cd 40 80 	pushm	r7,lr
80002d58:	18 97       	mov	r7,r12
  pm_enable_clk0_no_wait(pm, startup);
80002d5a:	f0 1f 00 04 	mcall	80002d68 <pm_enable_clk0+0x14>
  pm_wait_for_clk0_ready(pm);
80002d5e:	0e 9c       	mov	r12,r7
80002d60:	f0 1f 00 03 	mcall	80002d6c <pm_enable_clk0+0x18>
}
80002d64:	e3 cd 80 80 	ldm	sp++,r7,pc
80002d68:	80 00       	ld.sh	r0,r0[0x0]
80002d6a:	2d 38       	sub	r8,-45
80002d6c:	80 00       	ld.sh	r0,r0[0x0]
80002d6e:	2d 48       	sub	r8,-44

80002d70 <pm_cksel>:
              unsigned int pbasel,
              unsigned int pbbdiv,
              unsigned int pbbsel,
              unsigned int hsbdiv,
              unsigned int hsbsel)
{
80002d70:	eb cd 40 d0 	pushm	r4,r6-r7,lr
80002d74:	fa c4 ff f0 	sub	r4,sp,-16
  u_avr32_pm_cksel_t u_avr32_pm_cksel = {0};
80002d78:	30 0e       	mov	lr,0

  u_avr32_pm_cksel.CKSEL.cpusel = hsbsel;
80002d7a:	09 f7       	ld.ub	r7,r4[0x7]
80002d7c:	ef d7 c0 03 	bfextu	r7,r7,0x0,0x3
80002d80:	fd d7 d0 03 	bfins	lr,r7,0x0,0x3
  u_avr32_pm_cksel.CKSEL.cpudiv = hsbdiv;
80002d84:	09 b4       	ld.ub	r4,r4[0x3]
80002d86:	08 96       	mov	r6,r4
80002d88:	e9 d4 c0 01 	bfextu	r4,r4,0x0,0x1
80002d8c:	fd d4 d0 e1 	bfins	lr,r4,0x7,0x1
  u_avr32_pm_cksel.CKSEL.hsbsel = hsbsel;
80002d90:	fd d7 d1 03 	bfins	lr,r7,0x8,0x3
  u_avr32_pm_cksel.CKSEL.hsbdiv = hsbdiv;
80002d94:	fd d4 d1 e1 	bfins	lr,r4,0xf,0x1
  u_avr32_pm_cksel.CKSEL.pbasel = pbasel;
80002d98:	fd da d2 03 	bfins	lr,r10,0x10,0x3
  u_avr32_pm_cksel.CKSEL.pbadiv = pbadiv;
80002d9c:	fd db d2 e1 	bfins	lr,r11,0x17,0x1
  u_avr32_pm_cksel.CKSEL.pbbsel = pbbsel;
80002da0:	fd d8 d3 03 	bfins	lr,r8,0x18,0x3
  u_avr32_pm_cksel.CKSEL.pbbdiv = pbbdiv;
80002da4:	fd d9 d3 e1 	bfins	lr,r9,0x1f,0x1

  pm->cksel = u_avr32_pm_cksel.cksel;
80002da8:	99 1e       	st.w	r12[0x4],lr

  // Wait for ckrdy bit and then clear it
  while (!(pm->poscsr & AVR32_PM_POSCSR_CKRDY_MASK));
80002daa:	79 58       	ld.w	r8,r12[0x54]
80002dac:	e2 18 00 20 	andl	r8,0x20,COH
80002db0:	cf d0       	breq	80002daa <pm_cksel+0x3a>
}
80002db2:	e3 cd 80 d0 	ldm	sp++,r4,r6-r7,pc

80002db6 <pm_pll_setup>:
                  unsigned int pll,
                  unsigned int mul,
                  unsigned int div,
                  unsigned int osc,
                  unsigned int lockcount)
{
80002db6:	eb cd 40 80 	pushm	r7,lr
80002dba:	40 27       	lddsp	r7,sp[0x8]
  u_avr32_pm_pll_t u_avr32_pm_pll = {0};
80002dbc:	30 0e       	mov	lr,0

  u_avr32_pm_pll.PLL.pllosc   = osc;
80002dbe:	fd d8 d0 21 	bfins	lr,r8,0x1,0x1
  u_avr32_pm_pll.PLL.plldiv   = div;
80002dc2:	fd d9 d1 04 	bfins	lr,r9,0x8,0x4
  u_avr32_pm_pll.PLL.pllmul   = mul;
80002dc6:	fd da d2 04 	bfins	lr,r10,0x10,0x4
  u_avr32_pm_pll.PLL.pllcount = lockcount;
80002dca:	fd d7 d3 06 	bfins	lr,r7,0x18,0x6

  pm->pll[pll] = u_avr32_pm_pll.pll;
80002dce:	2f 8b       	sub	r11,-8
80002dd0:	f8 0b 09 2e 	st.w	r12[r11<<0x2],lr
}
80002dd4:	e3 cd 80 80 	ldm	sp++,r7,pc

80002dd8 <pm_pll_set_option>:
void pm_pll_set_option(volatile avr32_pm_t *pm,
                       unsigned int pll,
                       unsigned int pll_freq,
                       unsigned int pll_div2,
                       unsigned int pll_wbwdisable)
{
80002dd8:	d4 01       	pushm	lr
  u_avr32_pm_pll_t u_avr32_pm_pll = {pm->pll[pll]};
80002dda:	2f 8b       	sub	r11,-8
80002ddc:	f8 0b 03 2e 	ld.w	lr,r12[r11<<0x2]
  u_avr32_pm_pll.PLL.pllopt = pll_freq | (pll_div2 << 1) | (pll_wbwdisable << 2);
80002de0:	f5 e9 10 19 	or	r9,r10,r9<<0x1
80002de4:	f3 e8 10 28 	or	r8,r9,r8<<0x2
80002de8:	fd d8 d0 43 	bfins	lr,r8,0x2,0x3
  pm->pll[pll] = u_avr32_pm_pll.pll;
80002dec:	f8 0b 09 2e 	st.w	r12[r11<<0x2],lr
}
80002df0:	d8 02       	popm	pc

80002df2 <pm_pll_enable>:


void pm_pll_enable(volatile avr32_pm_t *pm,
                  unsigned int pll)
{
  pm->pll[pll] |= AVR32_PM_PLLEN_MASK;
80002df2:	2f 8b       	sub	r11,-8
80002df4:	f8 0b 03 28 	ld.w	r8,r12[r11<<0x2]
80002df8:	a1 a8       	sbr	r8,0x0
80002dfa:	f8 0b 09 28 	st.w	r12[r11<<0x2],r8
}
80002dfe:	5e fc       	retal	r12

80002e00 <pm_wait_for_pll0_locked>:
}


void pm_wait_for_pll0_locked(volatile avr32_pm_t *pm)
{
  while (!(pm->poscsr & AVR32_PM_POSCSR_LOCK0_MASK));
80002e00:	79 58       	ld.w	r8,r12[0x54]
80002e02:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002e06:	cf d0       	breq	80002e00 <pm_wait_for_pll0_locked>
}
80002e08:	5e fc       	retal	r12

80002e0a <pm_switch_to_clock>:


void pm_switch_to_clock(volatile avr32_pm_t *pm, unsigned long clock)
{
  // Read
  u_avr32_pm_mcctrl_t u_avr32_pm_mcctrl = {pm->mcctrl};
80002e0a:	78 08       	ld.w	r8,r12[0x0]
  // Modify
  u_avr32_pm_mcctrl.MCCTRL.mcsel = clock;
80002e0c:	f1 db d0 02 	bfins	r8,r11,0x0,0x2
  // Write back
  pm->mcctrl = u_avr32_pm_mcctrl.mcctrl;
80002e10:	99 08       	st.w	r12[0x0],r8
}
80002e12:	5e fc       	retal	r12

80002e14 <pm_switch_to_osc0>:


void pm_switch_to_osc0(volatile avr32_pm_t *pm, unsigned int fosc0, unsigned int startup)
{
80002e14:	eb cd 40 c0 	pushm	r6-r7,lr
80002e18:	18 97       	mov	r7,r12
80002e1a:	14 96       	mov	r6,r10
  pm_enable_osc0_crystal(pm, fosc0);            // Enable the Osc0 in crystal mode
80002e1c:	f0 1f 00 06 	mcall	80002e34 <pm_switch_to_osc0+0x20>
  pm_enable_clk0(pm, startup);                  // Crystal startup time - This parameter is critical and depends on the characteristics of the crystal
80002e20:	0c 9b       	mov	r11,r6
80002e22:	0e 9c       	mov	r12,r7
80002e24:	f0 1f 00 05 	mcall	80002e38 <pm_switch_to_osc0+0x24>
  pm_switch_to_clock(pm, AVR32_PM_MCSEL_OSC0);  // Then switch main clock to Osc0
80002e28:	30 1b       	mov	r11,1
80002e2a:	0e 9c       	mov	r12,r7
80002e2c:	f0 1f 00 04 	mcall	80002e3c <pm_switch_to_osc0+0x28>
}
80002e30:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002e34:	80 00       	ld.sh	r0,r0[0x0]
80002e36:	2c fc       	sub	r12,-49
80002e38:	80 00       	ld.sh	r0,r0[0x0]
80002e3a:	2d 54       	sub	r4,-43
80002e3c:	80 00       	ld.sh	r0,r0[0x0]
80002e3e:	2e 0a       	sub	r10,-32

80002e40 <pwm_channel_init>:

int pwm_channel_init( unsigned int channel_id, const avr32_pwm_channel_t *pwm_channel)
{
  volatile avr32_pwm_t *pwm = &AVR32_PWM;

  if (pwm_channel == 0) // Null pointer.
80002e40:	58 0b       	cp.w	r11,0
80002e42:	c1 90       	breq	80002e74 <pwm_channel_init+0x34>
    return PWM_INVALID_ARGUMENT;
  if (channel_id > AVR32_PWM_LINES_MSB) // Control input values.
80002e44:	58 6c       	cp.w	r12,6
80002e46:	e0 8b 00 17 	brhi	80002e74 <pwm_channel_init+0x34>
    return PWM_INVALID_INPUT;

  pwm->channel[channel_id].cmr= pwm_channel->cmr;   // Channel mode.
80002e4a:	76 0a       	ld.w	r10,r11[0x0]
80002e4c:	fe 78 30 00 	mov	r8,-53248
80002e50:	f8 c9 ff f0 	sub	r9,r12,-16
80002e54:	a5 79       	lsl	r9,0x5
80002e56:	f0 09 00 09 	add	r9,r8,r9
80002e5a:	93 0a       	st.w	r9[0x0],r10
  pwm->channel[channel_id].cdty= pwm_channel->cdty; // Duty cycle, should be < CPRD.
80002e5c:	76 19       	ld.w	r9,r11[0x4]
80002e5e:	a5 7c       	lsl	r12,0x5
80002e60:	f0 0c 00 0c 	add	r12,r8,r12
80002e64:	f8 c8 fd fc 	sub	r8,r12,-516
80002e68:	91 09       	st.w	r8[0x0],r9
  pwm->channel[channel_id].cprd= pwm_channel->cprd; // Channel period.
80002e6a:	76 28       	ld.w	r8,r11[0x8]
80002e6c:	f8 cc fd f8 	sub	r12,r12,-520
80002e70:	99 08       	st.w	r12[0x0],r8
80002e72:	5e fd       	retal	0

  return PWM_SUCCESS;
80002e74:	5e ff       	retal	1

80002e76 <pwm_start_channels>:
}


int pwm_start_channels(unsigned long channels_bitmask)
{
  if (channels_bitmask & ~((1 << (AVR32_PWM_LINES_MSB + 1)) - 1))
80002e76:	18 98       	mov	r8,r12
80002e78:	e0 18 ff 80 	andl	r8,0xff80
80002e7c:	c0 20       	breq	80002e80 <pwm_start_channels+0xa>
80002e7e:	5e ff       	retal	1
    return PWM_INVALID_INPUT;

  AVR32_PWM.ena = channels_bitmask; // Enable channels.
80002e80:	fe 78 30 00 	mov	r8,-53248
80002e84:	91 1c       	st.w	r8[0x4],r12
80002e86:	5e fd       	retal	0

80002e88 <pwm_init>:


int pwm_init(const pwm_opt_t *opt)
{
  volatile avr32_pwm_t *pwm = &AVR32_PWM;
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
80002e88:	e1 b8 00 00 	mfsr	r8,0x0

  if (opt == 0 ) // Null pointer.
80002e8c:	58 0c       	cp.w	r12,0
80002e8e:	c0 21       	brne	80002e92 <pwm_init+0xa>
80002e90:	5e ff       	retal	1
    return PWM_INVALID_INPUT;

  // Disable interrupt.
  if (global_interrupt_enabled) Disable_global_interrupt();
80002e92:	e6 18 00 01 	andh	r8,0x1,COH
80002e96:	c0 91       	brne	80002ea8 <pwm_init+0x20>
80002e98:	d3 03       	ssrf	0x10
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
80002e9a:	fe 78 30 00 	mov	r8,-53248
80002e9e:	37 f9       	mov	r9,127
80002ea0:	91 59       	st.w	r8[0x14],r9
  pwm->isr;
80002ea2:	70 78       	ld.w	r8,r8[0x1c]
  if (global_interrupt_enabled) Enable_global_interrupt();
80002ea4:	d5 03       	csrf	0x10
80002ea6:	c0 68       	rjmp	80002eb2 <pwm_init+0x2a>
  if (opt == 0 ) // Null pointer.
    return PWM_INVALID_INPUT;

  // Disable interrupt.
  if (global_interrupt_enabled) Disable_global_interrupt();
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
80002ea8:	fe 78 30 00 	mov	r8,-53248
80002eac:	37 f9       	mov	r9,127
80002eae:	91 59       	st.w	r8[0x14],r9
  pwm->isr;
80002eb0:	70 78       	ld.w	r8,r8[0x1c]
  if (global_interrupt_enabled) Enable_global_interrupt();

  // Set PWM mode register.
  pwm->mr =
    ((opt->diva)<<AVR32_PWM_DIVA_OFFSET) |
80002eb2:	78 08       	ld.w	r8,r12[0x0]
80002eb4:	78 39       	ld.w	r9,r12[0xc]
80002eb6:	a9 69       	lsl	r9,0x8
80002eb8:	f3 e8 11 09 	or	r9,r9,r8<<0x10
80002ebc:	78 18       	ld.w	r8,r12[0x4]
80002ebe:	10 49       	or	r9,r8
80002ec0:	78 28       	ld.w	r8,r12[0x8]
80002ec2:	f3 e8 11 89 	or	r9,r9,r8<<0x18
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
  pwm->isr;
  if (global_interrupt_enabled) Enable_global_interrupt();

  // Set PWM mode register.
  pwm->mr =
80002ec6:	fe 78 30 00 	mov	r8,-53248
80002eca:	91 09       	st.w	r8[0x0],r9
80002ecc:	5e fd       	retal	0

80002ece <getBaudDiv>:
xSemaphoreHandle xSPIMutex;
#endif

int16_t getBaudDiv(const uint32_t baudrate, uint32_t pb_hz)
{
	uint32_t baudDiv = div_ceil(pb_hz, baudrate);
80002ece:	f8 c8 00 01 	sub	r8,r12,1
80002ed2:	f0 0b 00 0b 	add	r11,r8,r11
80002ed6:	f6 0c 0d 0a 	divu	r10,r11,r12
80002eda:	14 9c       	mov	r12,r10

	if (baudDiv <= 0 || baudDiv > 255) {
80002edc:	f4 c8 00 01 	sub	r8,r10,1
80002ee0:	e0 48 00 fe 	cp.w	r8,254
80002ee4:	e0 88 00 03 	brls	80002eea <getBaudDiv+0x1c>
80002ee8:	5e fe       	retal	-1
		return -1;
	}

	return baudDiv;
80002eea:	5c 8c       	casts.h	r12
}
80002eec:	5e fc       	retal	r12

80002eee <spi_initMaster>:
spi_status_t spi_initMaster(volatile avr32_spi_t *spi,
		const spi_options_t *options)
{
	u_avr32_spi_mr_t u_avr32_spi_mr;

	if (options->modfdis > 1) {
80002eee:	f7 39 00 0d 	ld.ub	r9,r11[13]
80002ef2:	30 18       	mov	r8,1
80002ef4:	f0 09 18 00 	cp.b	r9,r8
80002ef8:	e0 88 00 04 	brls	80002f00 <spi_initMaster+0x12>
80002efc:	30 2c       	mov	r12,2
80002efe:	5e fc       	retal	r12
		return SPI_ERROR_ARGUMENT;
	}

	/* Reset. */
	spi->cr = AVR32_SPI_CR_SWRST_MASK;
80002f00:	e0 68 00 80 	mov	r8,128
80002f04:	99 08       	st.w	r12[0x0],r8

	/* Master Mode. */
	u_avr32_spi_mr.mr = spi->mr;
80002f06:	78 18       	ld.w	r8,r12[0x4]
	u_avr32_spi_mr.MR.mstr = 1;
80002f08:	30 19       	mov	r9,1
80002f0a:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
	u_avr32_spi_mr.MR.modfdis = options->modfdis;
80002f0e:	f7 39 00 0d 	ld.ub	r9,r11[13]
80002f12:	f1 d9 d0 81 	bfins	r8,r9,0x4,0x1
	u_avr32_spi_mr.MR.llb = 0;
80002f16:	30 09       	mov	r9,0
80002f18:	f1 d9 d0 e1 	bfins	r8,r9,0x7,0x1
	u_avr32_spi_mr.MR.pcs = (1 << AVR32_SPI_MR_PCS_SIZE) - 1;
80002f1c:	30 fa       	mov	r10,15
80002f1e:	f1 da d2 04 	bfins	r8,r10,0x10,0x4
	spi->mr = u_avr32_spi_mr.mr;
80002f22:	99 18       	st.w	r12[0x4],r8
80002f24:	5e f9       	retal	r9

80002f26 <spi_selectionMode>:

spi_status_t spi_selectionMode(volatile avr32_spi_t *spi,
		uint8_t variable_ps,
		uint8_t pcs_decode,
		uint8_t delay)
{
80002f26:	d4 01       	pushm	lr
	u_avr32_spi_mr_t u_avr32_spi_mr;

	if (variable_ps > 1 ||
80002f28:	30 18       	mov	r8,1
80002f2a:	f0 0b 18 00 	cp.b	r11,r8
80002f2e:	5f be       	srhi	lr
80002f30:	f0 0a 18 00 	cp.b	r10,r8
80002f34:	5f b8       	srhi	r8
80002f36:	fd e8 10 08 	or	r8,lr,r8
80002f3a:	c0 30       	breq	80002f40 <spi_selectionMode+0x1a>
80002f3c:	30 2c       	mov	r12,2
80002f3e:	d8 02       	popm	pc
			pcs_decode > 1) {
		return SPI_ERROR_ARGUMENT;
	}

	u_avr32_spi_mr.mr = spi->mr;
80002f40:	78 18       	ld.w	r8,r12[0x4]
	u_avr32_spi_mr.MR.ps = variable_ps;
80002f42:	f1 db d0 21 	bfins	r8,r11,0x1,0x1
	u_avr32_spi_mr.MR.pcsdec = pcs_decode;
80002f46:	f1 da d0 41 	bfins	r8,r10,0x2,0x1
	u_avr32_spi_mr.MR.dlybcs = delay;
80002f4a:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8
	spi->mr = u_avr32_spi_mr.mr;
80002f4e:	99 18       	st.w	r12[0x4],r8
80002f50:	d8 0a       	popm	pc,r12=0

80002f52 <spi_selectChip>:
	while (pdFALSE == xSemaphoreTake(xSPIMutex, 20)) {
	}
#endif

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
80002f52:	78 18       	ld.w	r8,r12[0x4]
80002f54:	ea 18 00 0f 	orh	r8,0xf
80002f58:	99 18       	st.w	r12[0x4],r8

	if (spi->mr & AVR32_SPI_MR_PCSDEC_MASK) {
80002f5a:	78 18       	ld.w	r8,r12[0x4]
80002f5c:	e2 18 00 04 	andl	r8,0x4,COH
80002f60:	c0 f0       	breq	80002f7e <spi_selectChip+0x2c>
		/* The signal is decoded; allow up to 15 chips. */
		if (chip > 14) {
80002f62:	30 e8       	mov	r8,14
80002f64:	f0 0b 18 00 	cp.b	r11,r8
80002f68:	e0 8b 00 19 	brhi	80002f9a <spi_selectChip+0x48>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~AVR32_SPI_MR_PCS_MASK |
80002f6c:	78 18       	ld.w	r8,r12[0x4]
80002f6e:	b1 6b       	lsl	r11,0x10
80002f70:	ea 1b ff f0 	orh	r11,0xfff0
80002f74:	e8 1b ff ff 	orl	r11,0xffff
80002f78:	10 6b       	and	r11,r8
80002f7a:	99 1b       	st.w	r12[0x4],r11
80002f7c:	5e fd       	retal	0
				(chip << AVR32_SPI_MR_PCS_OFFSET);
	} else {
		if (chip > 3) {
80002f7e:	30 38       	mov	r8,3
80002f80:	f0 0b 18 00 	cp.b	r11,r8
80002f84:	e0 8b 00 0b 	brhi	80002f9a <spi_selectChip+0x48>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~(1 << (AVR32_SPI_MR_PCS_OFFSET + chip));
80002f88:	78 18       	ld.w	r8,r12[0x4]
80002f8a:	2f 0b       	sub	r11,-16
80002f8c:	30 19       	mov	r9,1
80002f8e:	f2 0b 09 4b 	lsl	r11,r9,r11
80002f92:	5c db       	com	r11
80002f94:	10 6b       	and	r11,r8
80002f96:	99 1b       	st.w	r12[0x4],r11
80002f98:	5e fd       	retal	0
80002f9a:	30 2c       	mov	r12,2
	}

	return SPI_OK;
}
80002f9c:	5e fc       	retal	r12

80002f9e <spi_unselectChip>:

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
80002f9e:	e0 68 3a 98 	mov	r8,15000
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
80002fa2:	c0 58       	rjmp	80002fac <spi_unselectChip+0xe>
		if (!timeout--) {
80002fa4:	58 08       	cp.w	r8,0
80002fa6:	c0 21       	brne	80002faa <spi_unselectChip+0xc>
80002fa8:	5e ff       	retal	1
80002faa:	20 18       	sub	r8,1

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
80002fac:	78 49       	ld.w	r9,r12[0x10]
80002fae:	e2 19 02 00 	andl	r9,0x200,COH
80002fb2:	cf 90       	breq	80002fa4 <spi_unselectChip+0x6>
			return SPI_ERROR_TIMEOUT;
		}
	}

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
80002fb4:	78 18       	ld.w	r8,r12[0x4]
80002fb6:	ea 18 00 0f 	orh	r8,0xf
80002fba:	99 18       	st.w	r12[0x4],r8

	/* Last transfer, so de-assert the current NPCS if CSAAT is set. */
	spi->cr = AVR32_SPI_CR_LASTXFER_MASK;
80002fbc:	fc 18 01 00 	movh	r8,0x100
80002fc0:	99 08       	st.w	r12[0x0],r8
80002fc2:	5e fd       	retal	0

80002fc4 <spi_setupChipReg>:
}

spi_status_t spi_setupChipReg(volatile avr32_spi_t *spi,
		const spi_options_t *options,
		uint32_t pb_hz)
{
80002fc4:	eb cd 40 f8 	pushm	r3-r7,lr
80002fc8:	18 95       	mov	r5,r12
80002fca:	16 97       	mov	r7,r11
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
80002fcc:	f7 36 00 0c 	ld.ub	r6,r11[12]
80002fd0:	30 38       	mov	r8,3
80002fd2:	f0 06 18 00 	cp.b	r6,r8
80002fd6:	e0 8b 00 4d 	brhi	80003070 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
80002fda:	f7 34 00 0b 	ld.ub	r4,r11[11]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
80002fde:	30 18       	mov	r8,1
80002fe0:	f0 04 18 00 	cp.b	r4,r8
80002fe4:	e0 8b 00 46 	brhi	80003070 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
80002fe8:	f7 33 00 08 	ld.ub	r3,r11[8]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
80002fec:	30 78       	mov	r8,7
80002fee:	f0 03 18 00 	cp.b	r3,r8
80002ff2:	e0 88 00 3f 	brls	80003070 <spi_setupChipReg+0xac>
80002ff6:	31 08       	mov	r8,16
80002ff8:	f0 03 18 00 	cp.b	r3,r8
80002ffc:	e0 8b 00 3a 	brhi	80003070 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
		return SPI_ERROR_ARGUMENT;
	}

	int baudDiv = getBaudDiv(options->baudrate, pb_hz);
80003000:	14 9b       	mov	r11,r10
80003002:	6e 1c       	ld.w	r12,r7[0x4]
80003004:	f0 1f 00 1d 	mcall	80003078 <spi_setupChipReg+0xb4>

	if (baudDiv < 0) {
80003008:	c3 45       	brlt	80003070 <spi_setupChipReg+0xac>
		return SPI_ERROR_ARGUMENT;
	}

	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	u_avr32_spi_csr.csr = 0;
8000300a:	30 08       	mov	r8,0
	u_avr32_spi_csr.CSR.cpol   = options->spi_mode >> 1;
8000300c:	ec 09 16 01 	lsr	r9,r6,0x1
80003010:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
	u_avr32_spi_csr.CSR.ncpha  = (options->spi_mode & 0x1) ^ 0x1;
80003014:	ec 16 00 01 	eorl	r6,0x1
80003018:	f1 d6 d0 21 	bfins	r8,r6,0x1,0x1
	u_avr32_spi_csr.CSR.csaat  = options->stay_act;
8000301c:	f1 d4 d0 61 	bfins	r8,r4,0x3,0x1
	u_avr32_spi_csr.CSR.bits   = options->bits - 8;
80003020:	20 83       	sub	r3,8
80003022:	f1 d3 d0 84 	bfins	r8,r3,0x4,0x4
	u_avr32_spi_csr.CSR.scbr   = baudDiv;
80003026:	f1 dc d1 08 	bfins	r8,r12,0x8,0x8
	u_avr32_spi_csr.CSR.dlybs  = options->spck_delay;
8000302a:	ef 39 00 09 	ld.ub	r9,r7[9]
8000302e:	f1 d9 d2 08 	bfins	r8,r9,0x10,0x8
	u_avr32_spi_csr.CSR.dlybct = options->trans_delay;
80003032:	ef 39 00 0a 	ld.ub	r9,r7[10]
80003036:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8

	switch (options->reg) {
8000303a:	0f 89       	ld.ub	r9,r7[0x0]
8000303c:	30 1a       	mov	r10,1
8000303e:	f4 09 18 00 	cp.b	r9,r10
80003042:	c0 e0       	breq	8000305e <spi_setupChipReg+0x9a>
80003044:	c0 a3       	brcs	80003058 <spi_setupChipReg+0x94>
80003046:	30 2a       	mov	r10,2
80003048:	f4 09 18 00 	cp.b	r9,r10
8000304c:	c0 c0       	breq	80003064 <spi_setupChipReg+0xa0>
8000304e:	30 3a       	mov	r10,3
80003050:	f4 09 18 00 	cp.b	r9,r10
80003054:	c0 e1       	brne	80003070 <spi_setupChipReg+0xac>
80003056:	c0 a8       	rjmp	8000306a <spi_setupChipReg+0xa6>
	case 0:
		spi->csr0 = u_avr32_spi_csr.csr;
80003058:	8b c8       	st.w	r5[0x30],r8
8000305a:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 1:
		spi->csr1 = u_avr32_spi_csr.csr;
8000305e:	8b d8       	st.w	r5[0x34],r8
80003060:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 2:
		spi->csr2 = u_avr32_spi_csr.csr;
80003064:	8b e8       	st.w	r5[0x38],r8
80003066:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 3:
		spi->csr3 = u_avr32_spi_csr.csr;
8000306a:	8b f8       	st.w	r5[0x3c],r8
8000306c:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;
80003070:	30 2c       	mov	r12,2
		}
	}
#endif

	return SPI_OK;
}
80003072:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
80003076:	00 00       	add	r0,r0
80003078:	80 00       	ld.sh	r0,r0[0x0]
8000307a:	2e ce       	sub	lr,-20

8000307c <spi_enable>:

void spi_enable(volatile avr32_spi_t *spi)
{
	spi->cr = AVR32_SPI_CR_SPIEN_MASK;
8000307c:	30 18       	mov	r8,1
8000307e:	99 08       	st.w	r12[0x0],r8
}
80003080:	5e fc       	retal	r12

80003082 <spi_write>:
{
	return ((spi->sr & AVR32_SPI_SR_TDRE_MASK) != 0);
}

spi_status_t spi_write(volatile avr32_spi_t *spi, uint16_t data)
{
80003082:	e0 68 3a 98 	mov	r8,15000
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TDRE_MASK)) {
80003086:	c0 58       	rjmp	80003090 <spi_write+0xe>
		if (!timeout--) {
80003088:	58 08       	cp.w	r8,0
8000308a:	c0 21       	brne	8000308e <spi_write+0xc>
8000308c:	5e ff       	retal	1
8000308e:	20 18       	sub	r8,1

spi_status_t spi_write(volatile avr32_spi_t *spi, uint16_t data)
{
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TDRE_MASK)) {
80003090:	78 49       	ld.w	r9,r12[0x10]
80003092:	e2 19 00 02 	andl	r9,0x2,COH
80003096:	cf 90       	breq	80003088 <spi_write+0x6>
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
80003098:	5c 7b       	castu.h	r11
8000309a:	99 3b       	st.w	r12[0xc],r11
8000309c:	5e fd       	retal	0

8000309e <spi_read>:
{
	return ((spi->sr & AVR32_SPI_SR_RDRF_MASK) != 0);
}

spi_status_t spi_read(volatile avr32_spi_t *spi, uint16_t *data)
{
8000309e:	e0 68 3a 98 	mov	r8,15000
	unsigned int timeout = SPI_TIMEOUT;

	while ((spi->sr &
800030a2:	c0 58       	rjmp	800030ac <spi_read+0xe>
			(AVR32_SPI_SR_RDRF_MASK | AVR32_SPI_SR_TXEMPTY_MASK)) !=
			(AVR32_SPI_SR_RDRF_MASK | AVR32_SPI_SR_TXEMPTY_MASK)) {
		if (!timeout--) {
800030a4:	58 08       	cp.w	r8,0
800030a6:	c0 21       	brne	800030aa <spi_read+0xc>
800030a8:	5e ff       	retal	1
800030aa:	20 18       	sub	r8,1

spi_status_t spi_read(volatile avr32_spi_t *spi, uint16_t *data)
{
	unsigned int timeout = SPI_TIMEOUT;

	while ((spi->sr &
800030ac:	78 49       	ld.w	r9,r12[0x10]
800030ae:	e2 19 02 01 	andl	r9,0x201,COH
800030b2:	e0 49 02 01 	cp.w	r9,513
800030b6:	cf 71       	brne	800030a4 <spi_read+0x6>
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	*data = spi->rdr >> AVR32_SPI_RDR_RD_OFFSET;
800030b8:	78 28       	ld.w	r8,r12[0x8]
800030ba:	b6 08       	st.h	r11[0x0],r8
800030bc:	5e fd       	retal	0

800030be <tc_init_waveform>:


int tc_init_waveform(volatile avr32_tc_t *tc, const tc_waveform_opt_t *opt)
{
  // Check for valid input.
  if (opt->channel >= TC_NUMBER_OF_CHANNELS)
800030be:	76 09       	ld.w	r9,r11[0x0]
800030c0:	58 29       	cp.w	r9,2
800030c2:	e0 88 00 03 	brls	800030c8 <tc_init_waveform+0xa>
800030c6:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // GENERATE SIGNALS: Waveform operating mode.
  tc->channel[opt->channel].cmr = opt->bswtrg << AVR32_TC_BSWTRG_OFFSET |
800030c8:	76 18       	ld.w	r8,r11[0x4]
800030ca:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
800030ce:	af ba       	sbr	r10,0xf
800030d0:	10 9b       	mov	r11,r8
800030d2:	e6 1b c0 00 	andh	r11,0xc000,COH
800030d6:	16 4a       	or	r10,r11
800030d8:	10 9b       	mov	r11,r8
800030da:	e6 1b 30 00 	andh	r11,0x3000,COH
800030de:	16 4a       	or	r10,r11
800030e0:	10 9b       	mov	r11,r8
800030e2:	e6 1b 0c 00 	andh	r11,0xc00,COH
800030e6:	16 4a       	or	r10,r11
800030e8:	10 9b       	mov	r11,r8
800030ea:	e6 1b 03 00 	andh	r11,0x300,COH
800030ee:	16 4a       	or	r10,r11
800030f0:	10 9b       	mov	r11,r8
800030f2:	e6 1b 00 c0 	andh	r11,0xc0,COH
800030f6:	16 4a       	or	r10,r11
800030f8:	10 9b       	mov	r11,r8
800030fa:	e6 1b 00 30 	andh	r11,0x30,COH
800030fe:	16 4a       	or	r10,r11
80003100:	10 9b       	mov	r11,r8
80003102:	e6 1b 00 0c 	andh	r11,0xc,COH
80003106:	16 4a       	or	r10,r11
80003108:	10 9b       	mov	r11,r8
8000310a:	e6 1b 00 03 	andh	r11,0x3,COH
8000310e:	16 4a       	or	r10,r11
80003110:	10 9b       	mov	r11,r8
80003112:	e2 1b 60 00 	andl	r11,0x6000,COH
80003116:	16 4a       	or	r10,r11
80003118:	f7 d8 c1 81 	bfextu	r11,r8,0xc,0x1
8000311c:	f5 eb 10 ca 	or	r10,r10,r11<<0xc
80003120:	10 9b       	mov	r11,r8
80003122:	e2 1b 0c 00 	andl	r11,0xc00,COH
80003126:	16 4a       	or	r10,r11
80003128:	10 9b       	mov	r11,r8
8000312a:	e2 1b 03 00 	andl	r11,0x300,COH
8000312e:	16 4a       	or	r10,r11
80003130:	f7 d8 c0 e1 	bfextu	r11,r8,0x7,0x1
80003134:	f5 eb 10 7a 	or	r10,r10,r11<<0x7
80003138:	f7 d8 c0 c1 	bfextu	r11,r8,0x6,0x1
8000313c:	f5 eb 10 6a 	or	r10,r10,r11<<0x6
80003140:	10 9b       	mov	r11,r8
80003142:	e2 1b 00 30 	andl	r11,0x30,COH
80003146:	16 4a       	or	r10,r11
80003148:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
8000314c:	f5 e8 10 38 	or	r8,r10,r8<<0x3
80003150:	a5 69       	lsl	r9,0x4
80003152:	2f f9       	sub	r9,-1
80003154:	f8 09 09 28 	st.w	r12[r9<<0x2],r8
80003158:	5e fd       	retal	0

8000315a <tc_start>:


int tc_start(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
8000315a:	58 2b       	cp.w	r11,2
8000315c:	e0 88 00 03 	brls	80003162 <tc_start+0x8>
80003160:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // Enable, reset and start the selected timer/counter channel.
  tc->channel[channel].ccr = AVR32_TC_SWTRG_MASK | AVR32_TC_CLKEN_MASK;
80003162:	a7 6b       	lsl	r11,0x6
80003164:	16 0c       	add	r12,r11
80003166:	30 58       	mov	r8,5
80003168:	99 08       	st.w	r12[0x0],r8
8000316a:	5e fd       	retal	0

8000316c <tc_stop>:


int tc_stop(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
8000316c:	58 2b       	cp.w	r11,2
8000316e:	e0 88 00 03 	brls	80003174 <tc_stop+0x8>
80003172:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // Disable the selected timer/counter channel.
  tc->channel[channel].ccr = AVR32_TC_CLKDIS_MASK;
80003174:	a7 6b       	lsl	r11,0x6
80003176:	16 0c       	add	r12,r11
80003178:	30 28       	mov	r8,2
8000317a:	99 08       	st.w	r12[0x0],r8
8000317c:	5e fd       	retal	0

8000317e <tc_write_rc>:


int tc_write_rc(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
8000317e:	58 2b       	cp.w	r11,2
80003180:	e0 88 00 03 	brls	80003186 <tc_write_rc+0x8>
80003184:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
80003186:	f6 08 15 04 	lsl	r8,r11,0x4
8000318a:	2f f8       	sub	r8,-1
8000318c:	f8 08 03 28 	ld.w	r8,r12[r8<<0x2]
80003190:	e2 18 80 00 	andl	r8,0x8000,COH
80003194:	c0 c0       	breq	800031ac <tc_write_rc+0x2e>
    Wr_bitfield(tc->channel[channel].rc, AVR32_TC_RC_MASK, value);
80003196:	a7 6b       	lsl	r11,0x6
80003198:	16 0c       	add	r12,r11
8000319a:	2e 4c       	sub	r12,-28
8000319c:	78 08       	ld.w	r8,r12[0x0]
8000319e:	f3 da c0 10 	bfextu	r9,r10,0x0,0x10
800031a2:	e0 18 00 00 	andl	r8,0x0
800031a6:	f3 e8 10 08 	or	r8,r9,r8
800031aa:	99 08       	st.w	r12[0x0],r8

  return value;
800031ac:	f9 da c0 10 	bfextu	r12,r10,0x0,0x10
}
800031b0:	5e fc       	retal	r12

800031b2 <tc_configure_interrupts>:
  return tc->channel[channel].imr;
}


int tc_configure_interrupts(volatile avr32_tc_t *tc, unsigned int channel, const tc_interrupt_t *bitfield)
{
800031b2:	eb cd 40 fc 	pushm	r2-r7,lr
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
800031b6:	e1 b9 00 00 	mfsr	r9,0x0

  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
800031ba:	58 2b       	cp.w	r11,2
800031bc:	e0 88 00 04 	brls	800031c4 <tc_configure_interrupts+0x12>
800031c0:	e3 cf c0 fc 	ldm	sp++,r2-r7,pc,r12=-1
	return flags;
}

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
	return !(flags & AVR32_SR_GM_MASK);
800031c4:	ee 19 00 01 	eorh	r9,0x1
800031c8:	f3 d9 c2 01 	bfextu	r9,r9,0x10,0x1
    return TC_INVALID_ARGUMENT;

  // Enable the appropriate interrupts.
  tc->channel[channel].ier = bitfield->etrgs << AVR32_TC_ETRGS_OFFSET |
800031cc:	74 08       	ld.w	r8,r10[0x0]
800031ce:	ef d8 c0 e1 	bfextu	r7,r8,0x7,0x1
800031d2:	fd d8 c0 c1 	bfextu	lr,r8,0x6,0x1
800031d6:	a7 6e       	lsl	lr,0x6
800031d8:	fd e7 10 7e 	or	lr,lr,r7<<0x7
800031dc:	ef d8 c0 01 	bfextu	r7,r8,0x0,0x1
800031e0:	0e 4e       	or	lr,r7
800031e2:	ef d8 c0 a1 	bfextu	r7,r8,0x5,0x1
800031e6:	fd e7 10 5e 	or	lr,lr,r7<<0x5
800031ea:	ef d8 c0 81 	bfextu	r7,r8,0x4,0x1
800031ee:	fd e7 10 4e 	or	lr,lr,r7<<0x4
800031f2:	ef d8 c0 61 	bfextu	r7,r8,0x3,0x1
800031f6:	fd e7 10 3e 	or	lr,lr,r7<<0x3
800031fa:	ef d8 c0 41 	bfextu	r7,r8,0x2,0x1
800031fe:	fd e7 10 2e 	or	lr,lr,r7<<0x2
80003202:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
80003206:	fd e8 10 18 	or	r8,lr,r8<<0x1
8000320a:	f6 0e 15 06 	lsl	lr,r11,0x6
8000320e:	f8 0e 00 0e 	add	lr,r12,lr
80003212:	2d ce       	sub	lr,-36
80003214:	9d 08       	st.w	lr[0x0],r8
                             bitfield->cpas << AVR32_TC_CPAS_OFFSET |
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
80003216:	58 09       	cp.w	r9,0
80003218:	c0 20       	breq	8000321c <tc_configure_interrupts+0x6a>
8000321a:	d3 03       	ssrf	0x10
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
8000321c:	74 08       	ld.w	r8,r10[0x0]
8000321e:	f1 d8 c0 e1 	bfextu	r8,r8,0x7,0x1
80003222:	e0 65 00 80 	mov	r5,128
80003226:	f9 b5 01 00 	movne	r5,0
                             (~bitfield->ldrbs & 1) << AVR32_TC_LDRBS_OFFSET |
8000322a:	74 08       	ld.w	r8,r10[0x0]
8000322c:	f1 d8 c0 c1 	bfextu	r8,r8,0x6,0x1
80003230:	f9 b4 00 40 	moveq	r4,64
80003234:	f9 b4 01 00 	movne	r4,0
                             (~bitfield->ldras & 1) << AVR32_TC_LDRAS_OFFSET |
80003238:	74 08       	ld.w	r8,r10[0x0]
8000323a:	f1 d8 c0 a1 	bfextu	r8,r8,0x5,0x1
8000323e:	f9 b3 00 20 	moveq	r3,32
80003242:	f9 b3 01 00 	movne	r3,0
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
80003246:	74 08       	ld.w	r8,r10[0x0]
80003248:	f1 d8 c0 81 	bfextu	r8,r8,0x4,0x1
8000324c:	f9 b2 00 10 	moveq	r2,16
80003250:	f9 b2 01 00 	movne	r2,0
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
80003254:	74 08       	ld.w	r8,r10[0x0]
80003256:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
8000325a:	f9 b6 00 08 	moveq	r6,8
8000325e:	f9 b6 01 00 	movne	r6,0
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
80003262:	74 08       	ld.w	r8,r10[0x0]
80003264:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
80003268:	f9 b7 00 04 	moveq	r7,4
8000326c:	f9 b7 01 00 	movne	r7,0
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
80003270:	74 08       	ld.w	r8,r10[0x0]
80003272:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
80003276:	f9 be 00 02 	moveq	lr,2
8000327a:	f9 be 01 00 	movne	lr,0
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
8000327e:	74 08       	ld.w	r8,r10[0x0]
80003280:	ec 18 00 01 	eorl	r8,0x1
80003284:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80003288:	eb e8 10 08 	or	r8,r5,r8
8000328c:	08 48       	or	r8,r4
8000328e:	06 48       	or	r8,r3
80003290:	04 48       	or	r8,r2
80003292:	0c 48       	or	r8,r6
80003294:	0e 48       	or	r8,r7
80003296:	1c 48       	or	r8,lr
80003298:	f6 0a 15 06 	lsl	r10,r11,0x6
8000329c:	f8 0a 00 0a 	add	r10,r12,r10
800032a0:	2d 8a       	sub	r10,-40
800032a2:	95 08       	st.w	r10[0x0],r8
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
                             (~bitfield->covfs & 1) << AVR32_TC_COVFS_OFFSET;
  tc->channel[channel].sr;
800032a4:	a7 6b       	lsl	r11,0x6
800032a6:	2e 0b       	sub	r11,-32
800032a8:	16 0c       	add	r12,r11
800032aa:	78 08       	ld.w	r8,r12[0x0]
  if (global_interrupt_enabled) Enable_global_interrupt();
800032ac:	58 09       	cp.w	r9,0
800032ae:	c0 31       	brne	800032b4 <tc_configure_interrupts+0x102>
800032b0:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0
800032b4:	d5 03       	csrf	0x10
800032b6:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0
800032ba:	d7 03       	nop

800032bc <twi_master_interrupt_handler>:
/*! \brief TWI interrupt handler.
 */
ISR(twi_master_interrupt_handler, CONF_TWI_IRQ_GROUP, CONF_TWI_IRQ_LEVEL)
{
	// get masked status register value
	int status = twi_inst->sr & twi_it_mask;
800032bc:	4a 78       	lddpc	r8,80003358 <twi_master_interrupt_handler+0x9c>
800032be:	70 08       	ld.w	r8,r8[0x0]
800032c0:	70 89       	ld.w	r9,r8[0x20]
800032c2:	4a 7a       	lddpc	r10,8000335c <twi_master_interrupt_handler+0xa0>
800032c4:	74 0a       	ld.w	r10,r10[0x0]
800032c6:	f5 e9 00 09 	and	r9,r10,r9

	// this is a NACK
	if (status & AVR32_TWI_SR_NACK_MASK) {
800032ca:	12 9a       	mov	r10,r9
800032cc:	e2 1a 01 00 	andl	r10,0x100,COH
800032d0:	c3 91       	brne	80003342 <twi_master_interrupt_handler+0x86>
		goto nack;
	}
	// this is a RXRDY
	else if (status & AVR32_TWI_SR_RXRDY_MASK) {
800032d2:	12 9a       	mov	r10,r9
800032d4:	e2 1a 00 02 	andl	r10,0x2,COH
800032d8:	c1 70       	breq	80003306 <twi_master_interrupt_handler+0x4a>
		// get data from Receive Holding Register
		*twi_rx_data = twi_inst->rhr;
800032da:	4a 29       	lddpc	r9,80003360 <twi_master_interrupt_handler+0xa4>
800032dc:	72 0a       	ld.w	r10,r9[0x0]
800032de:	70 cb       	ld.w	r11,r8[0x30]
800032e0:	b4 8b       	st.b	r10[0x0],r11
		twi_rx_data++;
800032e2:	72 0a       	ld.w	r10,r9[0x0]
800032e4:	2f fa       	sub	r10,-1
800032e6:	93 0a       	st.w	r9[0x0],r10
		// last byte to receive
		if (--twi_rx_nb_bytes == 1) {
800032e8:	49 f9       	lddpc	r9,80003364 <twi_master_interrupt_handler+0xa8>
800032ea:	72 0a       	ld.w	r10,r9[0x0]
800032ec:	20 1a       	sub	r10,1
800032ee:	93 0a       	st.w	r9[0x0],r10
800032f0:	72 09       	ld.w	r9,r9[0x0]
			// set stop bit
			twi_inst->cr = AVR32_TWI_STOP_MASK;
800032f2:	58 19       	cp.w	r9,1
800032f4:	f9 b9 00 02 	moveq	r9,2
800032f8:	f1 f9 0a 00 	st.weq	r8[0x0],r9
		}
		// receive complete
		if (twi_rx_nb_bytes == 0) {
800032fc:	49 a9       	lddpc	r9,80003364 <twi_master_interrupt_handler+0xa8>
800032fe:	72 09       	ld.w	r9,r9[0x0]
80003300:	58 09       	cp.w	r9,0
80003302:	c2 30       	breq	80003348 <twi_master_interrupt_handler+0x8c>
80003304:	d6 03       	rete
			// finish the receive operation
			goto complete;
		}
	}
	// this is a TXRDY
	else if (status & AVR32_TWI_SR_TXRDY_MASK) {
80003306:	12 9a       	mov	r10,r9
80003308:	e2 1a 00 04 	andl	r10,0x4,COH
8000330c:	c1 70       	breq	8000333a <twi_master_interrupt_handler+0x7e>
		// decrease transmitted bytes number
		twi_tx_nb_bytes--;
8000330e:	49 79       	lddpc	r9,80003368 <twi_master_interrupt_handler+0xac>
80003310:	72 0a       	ld.w	r10,r9[0x0]
80003312:	20 1a       	sub	r10,1
80003314:	93 0a       	st.w	r9[0x0],r10
		// no more bytes to transmit
		if (twi_tx_nb_bytes <= 0) {
80003316:	72 09       	ld.w	r9,r9[0x0]
80003318:	58 09       	cp.w	r9,0
8000331a:	e0 89 00 0a 	brgt	8000332e <twi_master_interrupt_handler+0x72>
			// enable TXCOMP IT and unmask all others IT
			twi_it_mask = AVR32_TWI_IER_TXCOMP_MASK;
8000331e:	49 09       	lddpc	r9,8000335c <twi_master_interrupt_handler+0xa0>
80003320:	30 1a       	mov	r10,1
80003322:	93 0a       	st.w	r9[0x0],r10
			twi_inst->idr = ~0UL;
80003324:	3f fa       	mov	r10,-1
80003326:	91 aa       	st.w	r8[0x28],r10
			twi_inst->ier = twi_it_mask;
80003328:	72 09       	ld.w	r9,r9[0x0]
8000332a:	91 99       	st.w	r8[0x24],r9
8000332c:	d6 03       	rete
		} else {
			// put the byte in the Transmit Holding Register
			twi_inst->thr = *twi_tx_data++;
8000332e:	49 0a       	lddpc	r10,8000336c <twi_master_interrupt_handler+0xb0>
80003330:	74 09       	ld.w	r9,r10[0x0]
80003332:	13 3b       	ld.ub	r11,r9++
80003334:	91 db       	st.w	r8[0x34],r11
80003336:	95 09       	st.w	r10[0x0],r9
80003338:	d6 03       	rete
		}
	}
	// this is a TXCOMP
	else if (status & AVR32_TWI_SR_TXCOMP_MASK) {
8000333a:	f3 d9 c0 01 	bfextu	r9,r9,0x0,0x1
8000333e:	c0 51       	brne	80003348 <twi_master_interrupt_handler+0x8c>
80003340:	d6 03       	rete
	}

	return;

nack:
	twi_nack = true;
80003342:	30 1a       	mov	r10,1
80003344:	48 b9       	lddpc	r9,80003370 <twi_master_interrupt_handler+0xb4>
80003346:	b2 8a       	st.b	r9[0x0],r10

complete:
	// disable all interrupts
	twi_inst->idr = ~0UL;
80003348:	3f f9       	mov	r9,-1
8000334a:	91 a9       	st.w	r8[0x28],r9
	twi_inst->sr;
8000334c:	70 88       	ld.w	r8,r8[0x20]
	twi_busy = false;
8000334e:	30 09       	mov	r9,0
80003350:	48 98       	lddpc	r8,80003374 <twi_master_interrupt_handler+0xb8>
80003352:	b0 89       	st.b	r8[0x0],r9
80003354:	d6 03       	rete
80003356:	00 00       	add	r0,r0
80003358:	00 00       	add	r0,r0
8000335a:	03 24       	ld.uh	r4,r1++
8000335c:	00 00       	add	r0,r0
8000335e:	03 20       	ld.uh	r0,r1++
80003360:	00 00       	add	r0,r0
80003362:	03 30       	ld.ub	r0,r1++
80003364:	00 00       	add	r0,r0
80003366:	03 2c       	ld.uh	r12,r1++
80003368:	00 00       	add	r0,r0
8000336a:	03 1c       	ld.sh	r12,r1++
8000336c:	00 00       	add	r0,r0
8000336e:	03 28       	ld.uh	r8,r1++
80003370:	00 00       	add	r0,r0
80003372:	03 19       	ld.sh	r9,r1++
80003374:	00 00       	add	r0,r0
80003376:	03 18       	ld.sh	r8,r1++

80003378 <twi_master_init>:
	return TWI_SUCCESS;
}


int twi_master_init(volatile avr32_twi_t *twi, const twi_options_t *opt)
{
80003378:	eb cd 40 e0 	pushm	r5-r7,lr
8000337c:	20 1d       	sub	sp,4
8000337e:	18 97       	mov	r7,r12
80003380:	16 95       	mov	r5,r11
	irqflags_t flags = sysreg_read(AVR32_SR);
80003382:	e1 b8 00 00 	mfsr	r8,0x0
	int status = TWI_SUCCESS;

	// Set pointer to TWIM instance for IT
	twi_inst = twi;
80003386:	4a 19       	lddpc	r9,80003408 <twi_master_init+0x90>
80003388:	93 0c       	st.w	r9[0x0],r12

	// Disable TWI interrupts
	cpu_irq_disable();
8000338a:	d3 03       	ssrf	0x10
	twi->idr = ~0UL;
8000338c:	3f f9       	mov	r9,-1
8000338e:	99 a9       	st.w	r12[0x28],r9
	twi->sr;
80003390:	78 89       	ld.w	r9,r12[0x20]

	// Reset TWI
	twi->cr = AVR32_TWI_CR_SWRST_MASK;
80003392:	e0 69 00 80 	mov	r9,128
80003396:	99 09       	st.w	r12[0x0],r9
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003398:	e6 18 00 01 	andh	r8,0x1,COH
8000339c:	c0 21       	brne	800033a0 <twi_master_init+0x28>
      cpu_irq_enable();
8000339e:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);

	// Dummy read in SR
	twi->sr;
800033a0:	6e 88       	ld.w	r8,r7[0x20]

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800033a2:	e1 b8 00 00 	mfsr	r8,0x0
800033a6:	50 08       	stdsp	sp[0x0],r8
	cpu_irq_disable();
800033a8:	d3 03       	ssrf	0x10

	return flags;
800033aa:	40 06       	lddsp	r6,sp[0x0]

	// register Register twim_master_interrupt_handler interrupt
	// on level CONF_TWI_IRQ_LEVEL
	flags = cpu_irq_save();
	irq_register_handler(&twi_master_interrupt_handler, CONF_TWI_IRQ_LINE,
800033ac:	30 3a       	mov	r10,3
800033ae:	e0 6b 01 60 	mov	r11,352
800033b2:	49 7c       	lddpc	r12,8000340c <twi_master_init+0x94>
800033b4:	f0 1f 00 17 	mcall	80003410 <twi_master_init+0x98>
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
800033b8:	e6 16 00 01 	andh	r6,0x1,COH
800033bc:	c0 21       	brne	800033c0 <twi_master_init+0x48>
      cpu_irq_enable();
800033be:	d5 03       	csrf	0x10
		unsigned long pba_hz)
{
	unsigned int ckdiv = 0;
	unsigned int c_lh_div;

	c_lh_div = pba_hz / (speed * 2) - 4;
800033c0:	6a 19       	ld.w	r9,r5[0x4]
800033c2:	a1 79       	lsl	r9,0x1
800033c4:	6a 08       	ld.w	r8,r5[0x0]
800033c6:	f0 09 0d 08 	divu	r8,r8,r9
800033ca:	20 48       	sub	r8,4

	// cldiv must fit in 8 bits, ckdiv must fit in 3 bits
	while ((c_lh_div > 0xFF) && (ckdiv < 0x7)) {
800033cc:	e0 48 00 ff 	cp.w	r8,255
800033d0:	e0 8b 00 04 	brhi	800033d8 <twi_master_init+0x60>
800033d4:	30 09       	mov	r9,0
800033d6:	c0 f8       	rjmp	800033f4 <twi_master_init+0x7c>
800033d8:	30 09       	mov	r9,0
800033da:	30 0c       	mov	r12,0
		// increase clock divider
		ckdiv++;
800033dc:	2f f9       	sub	r9,-1

		// divide cldiv value
		c_lh_div /= 2;
800033de:	a1 98       	lsr	r8,0x1
	unsigned int c_lh_div;

	c_lh_div = pba_hz / (speed * 2) - 4;

	// cldiv must fit in 8 bits, ckdiv must fit in 3 bits
	while ((c_lh_div > 0xFF) && (ckdiv < 0x7)) {
800033e0:	e0 48 00 ff 	cp.w	r8,255
800033e4:	5f bb       	srhi	r11
800033e6:	58 69       	cp.w	r9,6
800033e8:	5f 8a       	srls	r10
800033ea:	f7 ea 00 0a 	and	r10,r11,r10
800033ee:	f8 0a 18 00 	cp.b	r10,r12
800033f2:	cf 51       	brne	800033dc <twi_master_init+0x64>
		// divide cldiv value
		c_lh_div /= 2;
	}

	// set clock waveform generator register
	twi->cwgr = ((c_lh_div << AVR32_TWI_CWGR_CLDIV_OFFSET) |
800033f4:	b1 69       	lsl	r9,0x10
800033f6:	f3 e8 10 89 	or	r9,r9,r8<<0x8
800033fa:	f3 e8 10 08 	or	r8,r9,r8
800033fe:	8f 48       	st.w	r7[0x10],r8

	// Probe the component
	//status = twi_probe(twi, opt->chip);

	return status;
}
80003400:	2f fd       	sub	sp,-4
80003402:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
80003406:	00 00       	add	r0,r0
80003408:	00 00       	add	r0,r0
8000340a:	03 24       	ld.uh	r4,r1++
8000340c:	80 00       	ld.sh	r0,r0[0x0]
8000340e:	32 bc       	mov	r12,43
80003410:	80 00       	ld.sh	r0,r0[0x0]
80003412:	2a b8       	sub	r8,-85

80003414 <usart_set_async_baudrate>:
 *
 * \retval USART_SUCCESS        Baud rate successfully initialized.
 * \retval USART_INVALID_INPUT  Baud rate set point is out of range for the given input clock frequency.
 */
static int usart_set_async_baudrate(volatile avr32_usart_t *usart, unsigned int baudrate, unsigned long pba_hz)
{
80003414:	d4 01       	pushm	lr
  unsigned int over = (pba_hz >= 16 * baudrate) ? 16 : 8;
80003416:	f6 08 15 04 	lsl	r8,r11,0x4
8000341a:	14 38       	cp.w	r8,r10
8000341c:	f9 b8 08 10 	movls	r8,16
80003420:	f9 b8 0b 08 	movhi	r8,8
  unsigned int cd_fp = ((1 << AVR32_USART_BRGR_FP_SIZE) * pba_hz + (over * baudrate) / 2) / (over * baudrate);
80003424:	f0 0b 02 4b 	mul	r11,r8,r11
80003428:	f6 09 16 01 	lsr	r9,r11,0x1
8000342c:	f2 0a 00 3a 	add	r10,r9,r10<<0x3
80003430:	f4 0b 0d 0a 	divu	r10,r10,r11
  unsigned int cd = cd_fp >> AVR32_USART_BRGR_FP_SIZE;
80003434:	f4 09 16 03 	lsr	r9,r10,0x3
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
80003438:	f2 cb 00 01 	sub	r11,r9,1
8000343c:	e0 4b ff fe 	cp.w	r11,65534
80003440:	e0 88 00 03 	brls	80003446 <usart_set_async_baudrate+0x32>
80003444:	da 0a       	popm	pc,r12=1
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
80003446:	78 1b       	ld.w	r11,r12[0x4]
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
80003448:	e8 6e 00 00 	mov	lr,524288
8000344c:	59 08       	cp.w	r8,16
8000344e:	fc 08 17 10 	movne	r8,lr
80003452:	f9 b8 00 00 	moveq	r8,0
80003456:	e4 1b ff f7 	andh	r11,0xfff7
8000345a:	e0 1b fe cf 	andl	r11,0xfecf
8000345e:	16 48       	or	r8,r11
80003460:	99 18       	st.w	r12[0x4],r8
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
              ((over == 16) ? AVR32_USART_MR_OVER_X16 : AVR32_USART_MR_OVER_X8) << AVR32_USART_MR_OVER_OFFSET;

  usart->brgr = cd << AVR32_USART_BRGR_CD_OFFSET |
80003462:	f5 da c0 03 	bfextu	r10,r10,0x0,0x3
80003466:	f3 ea 11 09 	or	r9,r9,r10<<0x10
8000346a:	99 89       	st.w	r12[0x20],r9
8000346c:	d8 0a       	popm	pc,r12=0

8000346e <usart_reset>:
//! @{


void usart_reset(volatile avr32_usart_t *usart)
{
  bool global_interrupt_enabled = cpu_irq_is_enabled();
8000346e:	e1 b8 00 00 	mfsr	r8,0x0

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
80003472:	e6 18 00 01 	andh	r8,0x1,COH
80003476:	c0 71       	brne	80003484 <usart_reset+0x16>
80003478:	d3 03       	ssrf	0x10
  usart->idr = 0xFFFFFFFF;
8000347a:	3f f8       	mov	r8,-1
8000347c:	99 38       	st.w	r12[0xc],r8
  usart->csr;
8000347e:	78 58       	ld.w	r8,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();
80003480:	d5 03       	csrf	0x10
80003482:	c0 48       	rjmp	8000348a <usart_reset+0x1c>
  bool global_interrupt_enabled = cpu_irq_is_enabled();

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
  usart->idr = 0xFFFFFFFF;
80003484:	3f f8       	mov	r8,-1
80003486:	99 38       	st.w	r12[0xc],r8
  usart->csr;
80003488:	78 58       	ld.w	r8,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();

  // Reset mode and other registers that could cause unpredictable behavior after reset.
  usart->mr = 0;
8000348a:	30 08       	mov	r8,0
8000348c:	99 18       	st.w	r12[0x4],r8
  usart->rtor = 0;
8000348e:	99 98       	st.w	r12[0x24],r8
  usart->ttgr = 0;
80003490:	99 a8       	st.w	r12[0x28],r8

  // Shutdown TX and RX (will be re-enabled when setup has successfully completed),
  // reset status bits and turn off DTR and RTS.
  usart->cr = AVR32_USART_CR_RSTRX_MASK   |
80003492:	ea 68 61 0c 	mov	r8,680204
80003496:	99 08       	st.w	r12[0x0],r8
#ifndef AVR32_USART_440_H_INCLUDED
// Note: Modem Signal Management DTR-DSR-DCD-RI are not included in USART rev.440.
              AVR32_USART_CR_DTRDIS_MASK  |
#endif
              AVR32_USART_CR_RTSDIS_MASK;
}
80003498:	5e fc       	retal	r12
8000349a:	d7 03       	nop

8000349c <usart_init_rs232>:


int usart_init_rs232(volatile avr32_usart_t *usart, const usart_options_t *opt, long pba_hz)
{
8000349c:	eb cd 40 e0 	pushm	r5-r7,lr
800034a0:	18 96       	mov	r6,r12
800034a2:	16 97       	mov	r7,r11
800034a4:	14 95       	mov	r5,r10
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);
800034a6:	f0 1f 00 2f 	mcall	80003560 <usart_init_rs232+0xc4>

  // Check input values.
  if (!opt || // Null pointer.
800034aa:	58 07       	cp.w	r7,0
800034ac:	c5 80       	breq	8000355c <usart_init_rs232+0xc0>
      opt->charlength < 5 || opt->charlength > 9 ||
800034ae:	0f c8       	ld.ub	r8,r7[0x4]
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
800034b0:	30 49       	mov	r9,4
800034b2:	f2 08 18 00 	cp.b	r8,r9
800034b6:	e0 88 00 53 	brls	8000355c <usart_init_rs232+0xc0>
800034ba:	30 99       	mov	r9,9
800034bc:	f2 08 18 00 	cp.b	r8,r9
800034c0:	e0 8b 00 4e 	brhi	8000355c <usart_init_rs232+0xc0>
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
800034c4:	0f d9       	ld.ub	r9,r7[0x5]
800034c6:	30 78       	mov	r8,7
800034c8:	f0 09 18 00 	cp.b	r9,r8
800034cc:	e0 8b 00 48 	brhi	8000355c <usart_init_rs232+0xc0>
      opt->stopbits > 2 + 255 ||
800034d0:	8e 39       	ld.sh	r9,r7[0x6]
800034d2:	e0 68 01 01 	mov	r8,257
800034d6:	f0 09 19 00 	cp.h	r9,r8
800034da:	e0 8b 00 41 	brhi	8000355c <usart_init_rs232+0xc0>
      opt->channelmode > 3 ||
800034de:	ef 39 00 08 	ld.ub	r9,r7[8]
800034e2:	30 38       	mov	r8,3
800034e4:	f0 09 18 00 	cp.b	r9,r8
800034e8:	e0 8b 00 3a 	brhi	8000355c <usart_init_rs232+0xc0>
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
800034ec:	0a 9a       	mov	r10,r5
800034ee:	6e 0b       	ld.w	r11,r7[0x0]
800034f0:	0c 9c       	mov	r12,r6
800034f2:	f0 1f 00 1d 	mcall	80003564 <usart_init_rs232+0xc8>
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
800034f6:	58 1c       	cp.w	r12,1
800034f8:	c3 20       	breq	8000355c <usart_init_rs232+0xc0>
      opt->stopbits > 2 + 255 ||
      opt->channelmode > 3 ||
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
    return USART_INVALID_INPUT;

  if (opt->charlength == 9)
800034fa:	0f c8       	ld.ub	r8,r7[0x4]
800034fc:	30 99       	mov	r9,9
800034fe:	f2 08 18 00 	cp.b	r8,r9
80003502:	c0 51       	brne	8000350c <usart_init_rs232+0x70>
  {
    // Character length set to 9 bits. MODE9 dominates CHRL.
    usart->mr |= AVR32_USART_MR_MODE9_MASK;
80003504:	6c 18       	ld.w	r8,r6[0x4]
80003506:	b1 b8       	sbr	r8,0x11
80003508:	8d 18       	st.w	r6[0x4],r8
8000350a:	c0 68       	rjmp	80003516 <usart_init_rs232+0x7a>
  }
  else
  {
    // CHRL gives the character length (- 5) when MODE9 = 0.
    usart->mr |= (opt->charlength - 5) << AVR32_USART_MR_CHRL_OFFSET;
8000350c:	6c 19       	ld.w	r9,r6[0x4]
8000350e:	20 58       	sub	r8,5
80003510:	f3 e8 10 68 	or	r8,r9,r8<<0x6
80003514:	8d 18       	st.w	r6[0x4],r8
  }

  usart->mr |= opt->paritytype << AVR32_USART_MR_PAR_OFFSET |
80003516:	6c 19       	ld.w	r9,r6[0x4]
80003518:	ef 3a 00 08 	ld.ub	r10,r7[8]
8000351c:	0f d8       	ld.ub	r8,r7[0x5]
8000351e:	a9 78       	lsl	r8,0x9
80003520:	f1 ea 10 e8 	or	r8,r8,r10<<0xe
80003524:	12 48       	or	r8,r9
80003526:	8d 18       	st.w	r6[0x4],r8
               opt->channelmode << AVR32_USART_MR_CHMODE_OFFSET;

  if (opt->stopbits > USART_2_STOPBITS)
80003528:	8e 38       	ld.sh	r8,r7[0x6]
8000352a:	30 29       	mov	r9,2
8000352c:	f2 08 19 00 	cp.h	r8,r9
80003530:	e0 88 00 09 	brls	80003542 <usart_init_rs232+0xa6>
  {
    // Set two stop bits
    usart->mr |= AVR32_USART_MR_NBSTOP_2 << AVR32_USART_MR_NBSTOP_OFFSET;
80003534:	6c 18       	ld.w	r8,r6[0x4]
80003536:	ad b8       	sbr	r8,0xd
80003538:	8d 18       	st.w	r6[0x4],r8
    // and a timeguard period gives the rest.
    usart->ttgr = opt->stopbits - USART_2_STOPBITS;
8000353a:	8e b8       	ld.uh	r8,r7[0x6]
8000353c:	20 28       	sub	r8,2
8000353e:	8d a8       	st.w	r6[0x28],r8
80003540:	c0 68       	rjmp	8000354c <usart_init_rs232+0xb0>
  }
  else
    // Insert 1, 1.5 or 2 stop bits.
    usart->mr |= opt->stopbits << AVR32_USART_MR_NBSTOP_OFFSET;
80003542:	6c 19       	ld.w	r9,r6[0x4]
80003544:	5c 78       	castu.h	r8
80003546:	f3 e8 10 c8 	or	r8,r9,r8<<0xc
8000354a:	8d 18       	st.w	r6[0x4],r8

  // Set normal mode.
  usart->mr = (usart->mr & ~AVR32_USART_MR_MODE_MASK) |
8000354c:	6c 18       	ld.w	r8,r6[0x4]
8000354e:	e0 18 ff f0 	andl	r8,0xfff0
80003552:	8d 18       	st.w	r6[0x4],r8
              AVR32_USART_MR_MODE_NORMAL << AVR32_USART_MR_MODE_OFFSET;

  // Setup complete; enable communication.
  // Enable input and output.
  usart->cr = AVR32_USART_CR_RXEN_MASK |
80003554:	35 08       	mov	r8,80
80003556:	8d 08       	st.w	r6[0x0],r8
80003558:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
              AVR32_USART_CR_TXEN_MASK;

  return USART_SUCCESS;
8000355c:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
80003560:	80 00       	ld.sh	r0,r0[0x0]
80003562:	34 6e       	mov	lr,70
80003564:	80 00       	ld.sh	r0,r0[0x0]
80003566:	34 14       	mov	r4,65

80003568 <_stext>:

  .global _stext
  .type _stext, @function
_stext:
  // Set initial stack pointer.
  lda.w   sp, _estack
80003568:	e0 7d 00 00 	mov	sp,65536

  // Set up EVBA so interrupts can be enabled.
  lda.w   r0, _evba
  mtsr    AVR32_EVBA, r0
8000356c:	fe c0 e7 6c 	sub	r0,pc,-6292

  // Enable the exception processing.
  csrf    AVR32_SR_EM_OFFSET
80003570:	e3 b0 00 01 	mtsr	0x4,r0

  // Load initialized data having a global lifetime from the data LMA.
  lda.w   r0, _data
  lda.w   r1, _edata
80003574:	d5 53       	csrf	0x15
  cp      r0, r1
80003576:	30 40       	mov	r0,4
  brhs    idata_load_loop_end
80003578:	e0 61 02 20 	mov	r1,544
  lda.w   r2, _data_lma
idata_load_loop:
  ld.d    r4, r2++
8000357c:	02 30       	cp.w	r0,r1
  st.d    r0++, r4
8000357e:	c0 72       	brcc	8000358c <idata_load_loop_end>
  cp      r0, r1
80003580:	fe c2 e3 d0 	sub	r2,pc,-7216

80003584 <idata_load_loop>:
  brlo    idata_load_loop
idata_load_loop_end:

  // Clear uninitialized data having a global lifetime in the blank static storage section.
  lda.w   r0, __bss_start
80003584:	a5 05       	ld.d	r4,r2++
  lda.w   r1, _end
80003586:	a1 24       	st.d	r0++,r4
  cp      r0, r1
80003588:	02 30       	cp.w	r0,r1
  brhs    udata_clear_loop_end
8000358a:	cf d3       	brcs	80003584 <idata_load_loop>

8000358c <idata_load_loop_end>:
  mov     r2, 0
8000358c:	e0 60 02 20 	mov	r0,544
  mov     r3, 0
udata_clear_loop:
  st.d    r0++, r2
80003590:	e0 61 18 30 	mov	r1,6192
  cp      r0, r1
  brlo    udata_clear_loop
80003594:	02 30       	cp.w	r0,r1
  // Safety: Set the default "return" @ to the exit routine address.
  lda.w   lr, exit
#endif

  // Start the show.
  lda.w   pc, main
80003596:	c0 62       	brcc	800035a2 <udata_clear_loop_end>
80003598:	30 02       	mov	r2,0
8000359a:	30 03       	mov	r3,0

8000359c <udata_clear_loop>:
8000359c:	a1 22       	st.d	r0++,r2
8000359e:	02 30       	cp.w	r0,r1
800035a0:	cf e3       	brcs	8000359c <udata_clear_loop>

800035a2 <udata_clear_loop_end>:
800035a2:	fe cf e9 76 	sub	pc,pc,-5770
800035a6:	d7 03       	nop

800035a8 <_fileVerification>:
 * Returns program-wide error codes as defined in audio.h
 *
 * Created 17.11.17 MLN
 * Last modified 20.11.17 MLN
 */
uint8_t _fileVerification(){
800035a8:	d4 21       	pushm	r4-r7,lr
	uint16_t headerIndex = 8;
	// Verifying file format ID in RIFF header
	if (wavData1[headerIndex] != 'W' || wavData1[headerIndex + 1] != 'A' || wavData1[headerIndex + 2] != 'V' || wavData1[headerIndex + 3] != 'E'){
800035aa:	4f 08       	lddpc	r8,80003768 <_fileVerification+0x1c0>
800035ac:	f1 39 00 08 	ld.ub	r9,r8[8]
800035b0:	35 78       	mov	r8,87
800035b2:	f0 09 18 00 	cp.b	r9,r8
800035b6:	e0 81 00 d4 	brne	8000375e <_fileVerification+0x1b6>
800035ba:	4e c8       	lddpc	r8,80003768 <_fileVerification+0x1c0>
800035bc:	f1 39 00 09 	ld.ub	r9,r8[9]
800035c0:	34 18       	mov	r8,65
800035c2:	f0 09 18 00 	cp.b	r9,r8
800035c6:	e0 81 00 cc 	brne	8000375e <_fileVerification+0x1b6>
800035ca:	4e 88       	lddpc	r8,80003768 <_fileVerification+0x1c0>
800035cc:	f1 39 00 0a 	ld.ub	r9,r8[10]
800035d0:	35 68       	mov	r8,86
800035d2:	f0 09 18 00 	cp.b	r9,r8
800035d6:	e0 81 00 c4 	brne	8000375e <_fileVerification+0x1b6>
800035da:	4e 48       	lddpc	r8,80003768 <_fileVerification+0x1c0>
800035dc:	f1 39 00 0b 	ld.ub	r9,r8[11]
800035e0:	34 58       	mov	r8,69
800035e2:	f0 09 18 00 	cp.b	r9,r8
800035e6:	e0 81 00 bc 	brne	8000375e <_fileVerification+0x1b6>
800035ea:	4e 0b       	lddpc	r11,80003768 <_fileVerification+0x1c0>
800035ec:	2f 7b       	sub	r11,-9
800035ee:	30 88       	mov	r8,8
800035f0:	10 9a       	mov	r10,r8
	
	
	// Beginning fetch AudioInfo routine
	
	// Finding "fmt " subchunk in header, then jumping to next relevant block
	while (wavData1[headerIndex] != 'f' && wavData1[headerIndex + 1] != 'm' && wavData1[headerIndex + 2] != 't' && wavData1[headerIndex + 3] != ' ') {
800035f2:	4d e9       	lddpc	r9,80003768 <_fileVerification+0x1c0>
800035f4:	36 de       	mov	lr,109
800035f6:	37 47       	mov	r7,116
800035f8:	32 06       	mov	r6,32
		headerIndex++;
		if (headerIndex > SECTOR_SIZE){
800035fa:	e0 65 02 01 	mov	r5,513
	
	
	// Beginning fetch AudioInfo routine
	
	// Finding "fmt " subchunk in header, then jumping to next relevant block
	while (wavData1[headerIndex] != 'f' && wavData1[headerIndex + 1] != 'm' && wavData1[headerIndex + 2] != 't' && wavData1[headerIndex + 3] != ' ') {
800035fe:	36 64       	mov	r4,102
80003600:	c0 e8       	rjmp	8000361c <_fileVerification+0x74>
		headerIndex++;
80003602:	2f fa       	sub	r10,-1
80003604:	5c 8a       	casts.h	r10
		if (headerIndex > SECTOR_SIZE){
80003606:	ea 0a 19 00 	cp.h	r10,r5
8000360a:	c0 31       	brne	80003610 <_fileVerification+0x68>
8000360c:	30 6c       	mov	r12,6
8000360e:	d8 22       	popm	r4-r7,pc
80003610:	f6 09 01 08 	sub	r8,r11,r9
	
	
	// Beginning fetch AudioInfo routine
	
	// Finding "fmt " subchunk in header, then jumping to next relevant block
	while (wavData1[headerIndex] != 'f' && wavData1[headerIndex + 1] != 'm' && wavData1[headerIndex + 2] != 't' && wavData1[headerIndex + 3] != ' ') {
80003614:	17 3c       	ld.ub	r12,r11++
80003616:	e8 0c 18 00 	cp.b	r12,r4
8000361a:	c1 30       	breq	80003640 <_fileVerification+0x98>
8000361c:	f2 08 00 0c 	add	r12,r9,r8
80003620:	19 9c       	ld.ub	r12,r12[0x1]
80003622:	fc 0c 18 00 	cp.b	r12,lr
80003626:	c0 d0       	breq	80003640 <_fileVerification+0x98>
80003628:	f2 08 00 0c 	add	r12,r9,r8
8000362c:	19 ac       	ld.ub	r12,r12[0x2]
8000362e:	ee 0c 18 00 	cp.b	r12,r7
80003632:	c0 70       	breq	80003640 <_fileVerification+0x98>
80003634:	f2 08 00 08 	add	r8,r9,r8
80003638:	11 b8       	ld.ub	r8,r8[0x3]
8000363a:	ec 08 18 00 	cp.b	r8,r6
8000363e:	ce 21       	brne	80003602 <_fileVerification+0x5a>
		}
	}
	// Jumps to Subchunk1Size block
	headerIndex += 4;
	// Jumps to AudioFormat block
	headerIndex += 4;
80003640:	2f 8a       	sub	r10,-8
80003642:	5c 8a       	casts.h	r10
	
	if (wavData1[headerIndex + 0] != 1) {
80003644:	f1 da c0 10 	bfextu	r8,r10,0x0,0x10
80003648:	4c 89       	lddpc	r9,80003768 <_fileVerification+0x1c0>
8000364a:	f2 08 07 09 	ld.ub	r9,r9[r8]
8000364e:	30 18       	mov	r8,1
80003650:	f0 09 18 00 	cp.b	r9,r8
80003654:	c0 30       	breq	8000365a <_fileVerification+0xb2>
80003656:	30 5c       	mov	r12,5
80003658:	d8 22       	popm	r4-r7,pc
		return ERROR_FILE_COMPRESSED;
	}
	
	// Jumps to NumChannels block
	headerIndex += 2;
8000365a:	f4 c9 ff fe 	sub	r9,r10,-2
	fileData.channelNumber = wavData1[headerIndex + 0];
8000365e:	4c 38       	lddpc	r8,80003768 <_fileVerification+0x1c0>
80003660:	f5 d9 c0 10 	bfextu	r10,r9,0x0,0x10
80003664:	f0 0a 07 05 	ld.ub	r5,r8[r10]
80003668:	4c 1a       	lddpc	r10,8000376c <_fileVerification+0x1c4>
8000366a:	b4 85       	st.b	r10[0x0],r5
	
	// Jumps to SampleRate block
	headerIndex += 2;
8000366c:	f2 cb ff fe 	sub	r11,r9,-2
	// Puts 4 SampleRate bytes on a single 32-bit integer before assigning it to fileData.sampleRate
	fileData.sampleRate = 
		(wavData1[headerIndex + 3] << 24) |
80003670:	f9 db c0 10 	bfextu	r12,r11,0x0,0x10
	fileData.channelNumber = wavData1[headerIndex + 0];
	
	// Jumps to SampleRate block
	headerIndex += 2;
	// Puts 4 SampleRate bytes on a single 32-bit integer before assigning it to fileData.sampleRate
	fileData.sampleRate = 
80003674:	f0 0c 00 09 	add	r9,r8,r12
80003678:	13 b7       	ld.ub	r7,r9[0x3]
8000367a:	13 ae       	ld.ub	lr,r9[0x2]
8000367c:	b1 6e       	lsl	lr,0x10
8000367e:	fd e7 11 8e 	or	lr,lr,r7<<0x18
80003682:	f0 0c 07 0c 	ld.ub	r12,r8[r12]
80003686:	fd ec 10 0c 	or	r12,lr,r12
8000368a:	13 94       	ld.ub	r4,r9[0x1]
8000368c:	f9 e4 10 84 	or	r4,r12,r4<<0x8
80003690:	95 14       	st.w	r10[0x4],r4
	
	// Jumps to ByteRate block
	headerIndex += 4;
	
	// Jumps to BlockAlign block
	headerIndex += 4;
80003692:	f6 c9 ff f8 	sub	r9,r11,-8
	// Assigns fileData.blockAlign value
	fileData.blockAlign = 
		(wavData1[headerIndex + 1] << 8) |
80003696:	f7 d9 c0 10 	bfextu	r11,r9,0x0,0x10
	headerIndex += 4;
	
	// Jumps to BlockAlign block
	headerIndex += 4;
	// Assigns fileData.blockAlign value
	fileData.blockAlign = 
8000369a:	f0 0b 00 0c 	add	r12,r8,r11
8000369e:	19 9c       	ld.ub	r12,r12[0x1]
800036a0:	f0 0b 07 0b 	ld.ub	r11,r8[r11]
800036a4:	f7 ec 10 8b 	or	r11,r11,r12<<0x8
800036a8:	b4 4b       	st.h	r10[0x8],r11
		(wavData1[headerIndex + 1] << 8) |
		(wavData1[headerIndex + 0])
	;
	
	// Jumps to BitsPerSample block
	headerIndex += 2;
800036aa:	2f e9       	sub	r9,-2
800036ac:	5c 89       	casts.h	r9
	fileData.bitsPerSample =
		(wavData1[headerIndex + 1] << 8) |
800036ae:	f7 d9 c0 10 	bfextu	r11,r9,0x0,0x10
		(wavData1[headerIndex + 0])
	;
	
	// Jumps to BitsPerSample block
	headerIndex += 2;
	fileData.bitsPerSample =
800036b2:	f0 0b 00 0c 	add	r12,r8,r11
800036b6:	19 9c       	ld.ub	r12,r12[0x1]
800036b8:	f0 0b 07 08 	ld.ub	r8,r8[r11]
800036bc:	f1 ec 10 88 	or	r8,r8,r12<<0x8
800036c0:	b4 58       	st.h	r10[0xa],r8
		(wavData1[headerIndex + 1] << 8) |
		(wavData1[headerIndex + 0])
	;
	
	// Finding "data" chunk
	while (wavData1[headerIndex] != 'd' && wavData1[headerIndex + 1] != 'a' && wavData1[headerIndex + 2] != 't' && wavData1[headerIndex + 3] != 'a') {
800036c2:	4a aa       	lddpc	r10,80003768 <_fileVerification+0x1c0>
800036c4:	36 4e       	mov	lr,100
800036c6:	36 1b       	mov	r11,97
800036c8:	37 47       	mov	r7,116
		headerIndex++;
		if (headerIndex > SECTOR_SIZE){
800036ca:	e0 66 02 00 	mov	r6,512
		(wavData1[headerIndex + 1] << 8) |
		(wavData1[headerIndex + 0])
	;
	
	// Finding "data" chunk
	while (wavData1[headerIndex] != 'd' && wavData1[headerIndex + 1] != 'a' && wavData1[headerIndex + 2] != 't' && wavData1[headerIndex + 3] != 'a') {
800036ce:	c0 98       	rjmp	800036e0 <_fileVerification+0x138>
		headerIndex++;
800036d0:	2f f9       	sub	r9,-1
800036d2:	5c 89       	casts.h	r9
		if (headerIndex > SECTOR_SIZE){
800036d4:	ec 09 19 00 	cp.h	r9,r6
800036d8:	e0 88 00 04 	brls	800036e0 <_fileVerification+0x138>
800036dc:	30 7c       	mov	r12,7
800036de:	d8 22       	popm	r4-r7,pc
		(wavData1[headerIndex + 1] << 8) |
		(wavData1[headerIndex + 0])
	;
	
	// Finding "data" chunk
	while (wavData1[headerIndex] != 'd' && wavData1[headerIndex + 1] != 'a' && wavData1[headerIndex + 2] != 't' && wavData1[headerIndex + 3] != 'a') {
800036e0:	f1 d9 c0 10 	bfextu	r8,r9,0x0,0x10
800036e4:	f4 08 07 0c 	ld.ub	r12,r10[r8]
800036e8:	fc 0c 18 00 	cp.b	r12,lr
800036ec:	c1 30       	breq	80003712 <_fileVerification+0x16a>
800036ee:	f4 08 00 0c 	add	r12,r10,r8
800036f2:	19 9c       	ld.ub	r12,r12[0x1]
800036f4:	f6 0c 18 00 	cp.b	r12,r11
800036f8:	c0 d0       	breq	80003712 <_fileVerification+0x16a>
800036fa:	f4 08 00 0c 	add	r12,r10,r8
800036fe:	19 ac       	ld.ub	r12,r12[0x2]
80003700:	ee 0c 18 00 	cp.b	r12,r7
80003704:	c0 70       	breq	80003712 <_fileVerification+0x16a>
80003706:	f4 08 00 08 	add	r8,r10,r8
8000370a:	11 b8       	ld.ub	r8,r8[0x3]
8000370c:	f6 08 18 00 	cp.b	r8,r11
80003710:	ce 01       	brne	800036d0 <_fileVerification+0x128>
			return ERROR_NO_DATA_SUBCHUNK;
		}
	}
	
	// Jumps to Subchunk2Size
	headerIndex += 4;
80003712:	2f c9       	sub	r9,-4
	fileData.audioSampleBytes =
		(wavData1[headerIndex + 3] << 24) |
80003714:	f5 d9 c0 10 	bfextu	r10,r9,0x0,0x10
		}
	}
	
	// Jumps to Subchunk2Size
	headerIndex += 4;
	fileData.audioSampleBytes =
80003718:	49 4b       	lddpc	r11,80003768 <_fileVerification+0x1c0>
8000371a:	f6 0a 00 08 	add	r8,r11,r10
8000371e:	11 be       	ld.ub	lr,r8[0x3]
80003720:	11 ac       	ld.ub	r12,r8[0x2]
80003722:	b1 6c       	lsl	r12,0x10
80003724:	f9 ee 11 8c 	or	r12,r12,lr<<0x18
80003728:	f6 0a 07 0a 	ld.ub	r10,r11[r10]
8000372c:	f9 ea 10 0a 	or	r10,r12,r10
80003730:	11 98       	ld.ub	r8,r8[0x1]
80003732:	f5 e8 10 8a 	or	r10,r10,r8<<0x8
80003736:	48 e8       	lddpc	r8,8000376c <_fileVerification+0x1c4>
80003738:	91 3a       	st.w	r8[0xc],r10
		(wavData1[headerIndex + 2] << 16) |
		(wavData1[headerIndex + 1] << 8) |
		(wavData1[headerIndex + 0])
	;
	
	fileData.audioSampleTables = fileData.audioSampleBytes / WAVDATA_SIZE;
8000373a:	a9 9a       	lsr	r10,0x9
8000373c:	91 4a       	st.w	r8[0x10],r10
	
	// Jumps to Data
	headerIndex += 4;
	fileData.firstDataByteIndex = headerIndex;
8000373e:	2f c9       	sub	r9,-4
80003740:	f1 69 00 14 	st.b	r8[20],r9
	
	// Ending fetch AudioInfo routine
	
	
	// Verifying fileData parameters
	if (
80003744:	30 28       	mov	r8,2
80003746:	f0 05 18 00 	cp.b	r5,r8
8000374a:	c0 c1       	brne	80003762 <_fileVerification+0x1ba>
8000374c:	e0 44 ac 44 	cp.w	r4,44100
80003750:	c0 91       	brne	80003762 <_fileVerification+0x1ba>
80003752:	48 78       	lddpc	r8,8000376c <_fileVerification+0x1c4>
80003754:	70 28       	ld.w	r8,r8[0x8]
80003756:	e4 48 00 10 	cp.w	r8,262160
8000375a:	c0 41       	brne	80003762 <_fileVerification+0x1ba>
8000375c:	da 2a       	popm	r4-r7,pc,r12=1
8000375e:	30 4c       	mov	r12,4
80003760:	d8 22       	popm	r4-r7,pc
80003762:	30 8c       	mov	r12,8
		(fileData.bitsPerSample != AUDIO_BPS)
	) {
		return ERROR_INCOMPATIBLE_FILE;
	}
	return true;
}
80003764:	d8 22       	popm	r4-r7,pc
80003766:	00 00       	add	r0,r0
80003768:	00 00       	add	r0,r0
8000376a:	03 3c       	ld.ub	r12,r1++
8000376c:	00 00       	add	r0,r0
8000376e:	09 70       	ld.ub	r0,--r4

80003770 <audio_setVolume>:
 * amplifier.
 * 
 * Created 06.11.17 MLN
 * Last modified 13.11.17 MLN
 */
void audio_setVolume (uint8_t volume){
80003770:	eb cd 40 80 	pushm	r7,lr
	
	if (volume != currentVolume){
80003774:	49 38       	lddpc	r8,800037c0 <audio_setVolume+0x50>
80003776:	11 88       	ld.ub	r8,r8[0x0]
80003778:	f8 08 18 00 	cp.b	r8,r12
8000377c:	c2 00       	breq	800037bc <audio_setVolume+0x4c>
		currentVolume = volume;
8000377e:	49 17       	lddpc	r7,800037c0 <audio_setVolume+0x50>
80003780:	ae 8c       	st.b	r7[0x0],r12
		// Selecting DAC1
		spi_selectChip((volatile struct avr32_spi_t*)DAC1_SPI, DAC1_SPI_NPCS);
80003782:	30 2b       	mov	r11,2
80003784:	fe 7c 28 00 	mov	r12,-55296
80003788:	f0 1f 00 0f 	mcall	800037c4 <audio_setVolume+0x54>
	
		/* Sending volume level to DAC1
		 * Volume has to be in the middle nibbles of a 2-byte integer
		 * as per AD5300BRMZ datasheet
		 */
		spi_write((volatile struct avr32_spi_t*)DAC1_SPI, currentVolume<<4);
8000378c:	0f 8b       	ld.ub	r11,r7[0x0]
8000378e:	a5 6b       	lsl	r11,0x4
80003790:	fe 7c 28 00 	mov	r12,-55296
80003794:	f0 1f 00 0d 	mcall	800037c8 <audio_setVolume+0x58>
	
		// Deselecting DAC1
		spi_unselectChip((volatile struct avr32_spi_t*)DAC1_SPI, DAC1_SPI_NPCS);
80003798:	30 2b       	mov	r11,2
8000379a:	fe 7c 28 00 	mov	r12,-55296
8000379e:	f0 1f 00 0c 	mcall	800037cc <audio_setVolume+0x5c>
	
		if (currentVolume == 0) {
800037a2:	0f 89       	ld.ub	r9,r7[0x0]
800037a4:	30 08       	mov	r8,0
800037a6:	f0 09 18 00 	cp.b	r9,r8
800037aa:	c0 61       	brne	800037b6 <audio_setVolume+0x46>
			// If volume superior to 0, do not shutdown amplifier
			gpio_clr_gpio_pin(PIN_SHUTDOWN);
800037ac:	31 9c       	mov	r12,25
800037ae:	f0 1f 00 09 	mcall	800037d0 <audio_setVolume+0x60>
800037b2:	e3 cd 80 80 	ldm	sp++,r7,pc
		} else {
			gpio_set_gpio_pin(PIN_SHUTDOWN);
800037b6:	31 9c       	mov	r12,25
800037b8:	f0 1f 00 07 	mcall	800037d4 <audio_setVolume+0x64>
800037bc:	e3 cd 80 80 	ldm	sp++,r7,pc
800037c0:	00 00       	add	r0,r0
800037c2:	03 3a       	ld.ub	r10,r1++
800037c4:	80 00       	ld.sh	r0,r0[0x0]
800037c6:	2f 52       	sub	r2,-11
800037c8:	80 00       	ld.sh	r0,r0[0x0]
800037ca:	30 82       	mov	r2,8
800037cc:	80 00       	ld.sh	r0,r0[0x0]
800037ce:	2f 9e       	sub	lr,-7
800037d0:	80 00       	ld.sh	r0,r0[0x0]
800037d2:	2a 26       	sub	r6,-94
800037d4:	80 00       	ld.sh	r0,r0[0x0]
800037d6:	2a 0a       	sub	r10,-96

800037d8 <audio_playFile>:
 * timer 1 interruption.
 *
 * Created 17.11.17 MLN
 * Last modified 20.11.17 MLN
 */
uint8_t audio_playFile(uint8_t fileNumber){
800037d8:	eb cd 40 80 	pushm	r7,lr
800037dc:	20 1d       	sub	sp,4
800037de:	18 97       	mov	r7,r12
	static bool audio_firstCall = true;
// 	static uint8_t *wavDataPointer = wavData1;
// 	static uint32_t wavDataIndex = 0;
	volatile uint8_t fileVerif = 0x00;
800037e0:	30 08       	mov	r8,0
800037e2:	ba b8       	st.b	sp[0x3],r8
	/* Mounts the sdcard, sets it to read the selected file from its index, */
	/* loads the first two sectors in the wavData arrays, checks its format */
	/* and completes its infos and starts the 44.1 kHz timer used for audio */
	/* output timing.														*/
	/************************************************************************/
	if (audio_firstCall == true){
800037e4:	4b 29       	lddpc	r9,800038ac <audio_playFile+0xd4>
800037e6:	13 89       	ld.ub	r9,r9[0x0]
800037e8:	f0 09 18 00 	cp.b	r9,r8
800037ec:	c2 f0       	breq	8000384a <audio_playFile+0x72>
		// If no SD card, return specific error code
		if (sdcard_mount() == false){
800037ee:	f0 1f 00 31 	mcall	800038b0 <audio_playFile+0xd8>
800037f2:	c0 31       	brne	800037f8 <audio_playFile+0x20>
800037f4:	30 2c       	mov	r12,2
800037f6:	c5 88       	rjmp	800038a6 <audio_playFile+0xce>
			return ERROR_NO_SD;
		}
		// If no file, return specific error code
		if (sdcard_setFileToRead(fileNumber) == false){
800037f8:	0e 9c       	mov	r12,r7
800037fa:	f0 1f 00 2f 	mcall	800038b4 <audio_playFile+0xdc>
800037fe:	c0 31       	brne	80003804 <audio_playFile+0x2c>
80003800:	30 3c       	mov	r12,3
80003802:	c5 28       	rjmp	800038a6 <audio_playFile+0xce>
			return ERROR_NO_FILE;
		}
		
		sdcard_getNextSectorFast(wavData1);
80003804:	4a d7       	lddpc	r7,800038b8 <audio_playFile+0xe0>
80003806:	0e 9c       	mov	r12,r7
80003808:	f0 1f 00 2d 	mcall	800038bc <audio_playFile+0xe4>
		sdcard_getNextSectorFast(wavData2);
8000380c:	4a dc       	lddpc	r12,800038c0 <audio_playFile+0xe8>
8000380e:	f0 1f 00 2c 	mcall	800038bc <audio_playFile+0xe4>
		
		fileVerif = _fileVerification(wavData1);
80003812:	0e 9c       	mov	r12,r7
80003814:	f0 1f 00 2c 	mcall	800038c4 <audio_playFile+0xec>
80003818:	ba bc       	st.b	sp[0x3],r12
		if (fileVerif == true){
8000381a:	1b b9       	ld.ub	r9,sp[0x3]
8000381c:	30 18       	mov	r8,1
8000381e:	f0 09 18 00 	cp.b	r9,r8
80003822:	c1 21       	brne	80003846 <audio_playFile+0x6e>
			audio_firstCall = false;
80003824:	30 09       	mov	r9,0
80003826:	4a 28       	lddpc	r8,800038ac <audio_playFile+0xd4>
80003828:	b0 89       	st.b	r8[0x0],r9
		}
		else
			return fileVerif;
		
		wavDataIndex = fileData.firstDataByteIndex;
8000382a:	4a 88       	lddpc	r8,800038c8 <audio_playFile+0xf0>
8000382c:	f1 39 00 14 	ld.ub	r9,r8[20]
80003830:	4a 78       	lddpc	r8,800038cc <audio_playFile+0xf4>
80003832:	91 09       	st.w	r8[0x0],r9
		// Volume setting, optimized to be as light as possible
		audio_setVolume(DEFAULTVOLUME);
80003834:	36 0c       	mov	r12,96
80003836:	f0 1f 00 27 	mcall	800038d0 <audio_playFile+0xf8>
		tc_start(&AVR32_TC, TC1_CHANNEL);
8000383a:	30 1b       	mov	r11,1
8000383c:	fe 7c 38 00 	mov	r12,-51200
80003840:	f0 1f 00 25 	mcall	800038d4 <audio_playFile+0xfc>
80003844:	c0 38       	rjmp	8000384a <audio_playFile+0x72>
		fileVerif = _fileVerification(wavData1);
		if (fileVerif == true){
			audio_firstCall = false;
		}
		else
			return fileVerif;
80003846:	1b bc       	ld.ub	r12,sp[0x3]
80003848:	c2 f8       	rjmp	800038a6 <audio_playFile+0xce>
// 		loadNextSample = false;
// 	}
	
	
	// Audio loading version 2
	switch(loadNextSector){
8000384a:	4a 48       	lddpc	r8,800038d8 <audio_playFile+0x100>
8000384c:	11 88       	ld.ub	r8,r8[0x0]
8000384e:	30 19       	mov	r9,1
80003850:	f2 08 18 00 	cp.b	r8,r9
80003854:	c0 60       	breq	80003860 <audio_playFile+0x88>
80003856:	30 29       	mov	r9,2
80003858:	f2 08 18 00 	cp.b	r8,r9
8000385c:	c1 31       	brne	80003882 <audio_playFile+0xaa>
8000385e:	c0 a8       	rjmp	80003872 <audio_playFile+0x9a>
			
		case LOAD_WAVDATA1:
			//wavDataPointer = wavData2;
			while(!sdcard_getNextSectorFast(wavData1));
80003860:	49 67       	lddpc	r7,800038b8 <audio_playFile+0xe0>
80003862:	0e 9c       	mov	r12,r7
80003864:	f0 1f 00 16 	mcall	800038bc <audio_playFile+0xe4>
80003868:	cf d0       	breq	80003862 <audio_playFile+0x8a>
			loadNextSector = NO_LOAD;
8000386a:	30 09       	mov	r9,0
8000386c:	49 b8       	lddpc	r8,800038d8 <audio_playFile+0x100>
8000386e:	b0 89       	st.b	r8[0x0],r9
			break;
80003870:	c0 98       	rjmp	80003882 <audio_playFile+0xaa>
			
		case LOAD_WAVDATA2:
			//wavDataPointer = wavData1;
			while(!sdcard_getNextSectorFast(wavData2));
80003872:	49 47       	lddpc	r7,800038c0 <audio_playFile+0xe8>
80003874:	0e 9c       	mov	r12,r7
80003876:	f0 1f 00 12 	mcall	800038bc <audio_playFile+0xe4>
8000387a:	cf d0       	breq	80003874 <audio_playFile+0x9c>
			loadNextSector = NO_LOAD;
8000387c:	30 09       	mov	r9,0
8000387e:	49 78       	lddpc	r8,800038d8 <audio_playFile+0x100>
80003880:	b0 89       	st.b	r8[0x0],r9
	/************************************************************************/
	/* END OF FILE ROUTINE													*/
	/* Stops audio playback by stopping the timer and returns a finish code	*/
	/************************************************************************/
	
	if (fileData.audioSampleTables <= 0){
80003882:	49 28       	lddpc	r8,800038c8 <audio_playFile+0xf0>
80003884:	70 48       	ld.w	r8,r8[0x10]
80003886:	58 08       	cp.w	r8,0
80003888:	c0 30       	breq	8000388e <audio_playFile+0xb6>
8000388a:	30 9c       	mov	r12,9
8000388c:	c0 d8       	rjmp	800038a6 <audio_playFile+0xce>
		tc_stop(&AVR32_TC, TC1_CHANNEL);
8000388e:	30 1b       	mov	r11,1
80003890:	fe 7c 38 00 	mov	r12,-51200
80003894:	f0 1f 00 12 	mcall	800038dc <audio_playFile+0x104>
		
		audio_firstCall = true;
80003898:	30 19       	mov	r9,1
8000389a:	48 58       	lddpc	r8,800038ac <audio_playFile+0xd4>
8000389c:	b0 89       	st.b	r8[0x0],r9
		wavDataIndex = 0;
8000389e:	30 09       	mov	r9,0
800038a0:	48 b8       	lddpc	r8,800038cc <audio_playFile+0xf4>
800038a2:	91 09       	st.w	r8[0x0],r9
800038a4:	30 1c       	mov	r12,1
		return AUDIO_PLAY_FINISHED;
	}
	else {
		return AUDIO_PLAYING;
	}
}
800038a6:	2f fd       	sub	sp,-4
800038a8:	e3 cd 80 80 	ldm	sp++,r7,pc
800038ac:	00 00       	add	r0,r0
800038ae:	00 04       	add	r4,r0
800038b0:	80 00       	ld.sh	r0,r0[0x0]
800038b2:	47 f0       	lddsp	r0,sp[0x1fc]
800038b4:	80 00       	ld.sh	r0,r0[0x0]
800038b6:	43 f4       	lddsp	r4,sp[0xfc]
800038b8:	00 00       	add	r0,r0
800038ba:	03 3c       	ld.ub	r12,r1++
800038bc:	80 00       	ld.sh	r0,r0[0x0]
800038be:	46 cc       	lddsp	r12,sp[0x1b0]
800038c0:	00 00       	add	r0,r0
800038c2:	05 3c       	ld.ub	r12,r2++
800038c4:	80 00       	ld.sh	r0,r0[0x0]
800038c6:	35 a8       	mov	r8,90
800038c8:	00 00       	add	r0,r0
800038ca:	09 70       	ld.ub	r0,--r4
800038cc:	00 00       	add	r0,r0
800038ce:	03 34       	ld.ub	r4,r1++
800038d0:	80 00       	ld.sh	r0,r0[0x0]
800038d2:	37 70       	mov	r0,119
800038d4:	80 00       	ld.sh	r0,r0[0x0]
800038d6:	31 5a       	mov	r10,21
800038d8:	00 00       	add	r0,r0
800038da:	00 0c       	add	r12,r0
800038dc:	80 00       	ld.sh	r0,r0[0x0]
800038de:	31 6c       	mov	r12,22

800038e0 <tc1_irq>:
 * audio output if it has not changed since last interruption
 *
 * Created 09.11.17 MLN
 * Last modified 22.11.17 MLN
 */
__attribute__((__interrupt__)) void tc1_irq( void ){
800038e0:	eb cd 40 80 	pushm	r7,lr
	// from the data fetching time
	static uint16_t audioR;
	static uint16_t audioL;
	
	
	_setOutput(audioR, audioL);
800038e4:	4c f8       	lddpc	r8,80003a20 <tc1_irq+0x140>
800038e6:	90 0c       	ld.sh	r12,r8[0x0]
	
	// First we update DA0-9 parallel inputs
	
	
	// Writing value to input
	AVR32_GPIO.port[1].ovrs = (AUDIOOUTPUTMASK & inputA);
800038e8:	4c f8       	lddpc	r8,80003a24 <tc1_irq+0x144>
800038ea:	90 89       	ld.uh	r9,r8[0x0]
800038ec:	f5 d9 c0 0a 	bfextu	r10,r9,0x0,0xa
800038f0:	fe 78 10 00 	mov	r8,-61440
800038f4:	f1 4a 01 54 	st.w	r8[340],r10
	AVR32_GPIO.port[1].ovrc = (AUDIOOUTPUTMASK & ~(inputA));
800038f8:	5c d9       	com	r9
800038fa:	f3 d9 c0 0a 	bfextu	r9,r9,0x0,0xa
800038fe:	f1 49 01 58 	st.w	r8[344],r9
	
	
	
	// Selecting chip and channel A
	AVR32_GPIO.port[1].ovrc = 1 << (DAC_CS_PIN & 0x1F);
80003902:	e0 6a 10 00 	mov	r10,4096
80003906:	f1 4a 01 58 	st.w	r8[344],r10
	AVR32_GPIO.port[1].ovrs = 1 << (DAC_A0_PIN & 0x1F);
8000390a:	e0 6b 08 00 	mov	r11,2048
8000390e:	f1 4b 01 54 	st.w	r8[340],r11
	AVR32_GPIO.port[1].ovrc = 1 << (DAC_WR_PIN & 0x1F);
80003912:	e0 69 20 00 	mov	r9,8192
80003916:	f1 49 01 58 	st.w	r8[344],r9
	
	// Writing data
	
	AVR32_GPIO.port[1].ovrs = 1 << (DAC_WR_PIN & 0x1F);
8000391a:	f1 49 01 54 	st.w	r8[340],r9
	
	
	// Writing B value to input
	AVR32_GPIO.port[1].ovrs = (AUDIOOUTPUTMASK & inputB);
8000391e:	5c 7c       	castu.h	r12
80003920:	fd dc c0 0a 	bfextu	lr,r12,0x0,0xa
80003924:	f1 4e 01 54 	st.w	r8[340],lr
	AVR32_GPIO.port[1].ovrc = (AUDIOOUTPUTMASK & ~(inputB));
80003928:	5c dc       	com	r12
8000392a:	f9 dc c0 0a 	bfextu	r12,r12,0x0,0xa
8000392e:	f1 4c 01 58 	st.w	r8[344],r12
	
	// Selecting channel B
	AVR32_GPIO.port[1].ovrc = 1 << (DAC_A0_PIN & 0x1F);
80003932:	f1 4b 01 58 	st.w	r8[344],r11
	
	// Writing data
	AVR32_GPIO.port[1].ovrc = 1 << (DAC_WR_PIN & 0x1F);
80003936:	f1 49 01 58 	st.w	r8[344],r9
	AVR32_GPIO.port[1].ovrs = 1 << (DAC_WR_PIN & 0x1F);
8000393a:	f1 49 01 54 	st.w	r8[340],r9
	
	
	// Transferring input from buffer to output
	AVR32_GPIO.port[1].ovrc = 1 << (DAC_LDAC_PIN & 0x1F);
8000393e:	e0 69 40 00 	mov	r9,16384
80003942:	f1 49 01 58 	st.w	r8[344],r9
	AVR32_GPIO.port[1].ovrs = 1 << (DAC_LDAC_PIN & 0x1F);
80003946:	f1 49 01 54 	st.w	r8[340],r9
	
	// De-selecting chip
	AVR32_GPIO.port[1].ovrs = 1 << (DAC_CS_PIN & 0x1F);
8000394a:	f1 4a 01 54 	st.w	r8[340],r10
		//loadNextSector = NO_LOAD;
	//}
	
	
	// Audio loading version 3
	audioL = *(wavDataPointer + wavDataIndex);
8000394e:	4b 78       	lddpc	r8,80003a28 <tc1_irq+0x148>
80003950:	70 09       	ld.w	r9,r8[0x0]
80003952:	4b 7a       	lddpc	r10,80003a2c <tc1_irq+0x14c>
80003954:	74 08       	ld.w	r8,r10[0x0]
80003956:	f2 08 07 0c 	ld.ub	r12,r9[r8]
	audioL += *(wavDataPointer + wavDataIndex + 1) << 8;
8000395a:	f2 08 00 0b 	add	r11,r9,r8
8000395e:	17 9b       	ld.ub	r11,r11[0x1]
	
	wavDataIndex += 2;
80003960:	2f e8       	sub	r8,-2
80003962:	95 08       	st.w	r10[0x0],r8
	if (wavDataIndex >= WAVDATA_SIZE){
80003964:	e0 48 01 ff 	cp.w	r8,511
80003968:	e0 88 00 16 	brls	80003994 <tc1_irq+0xb4>
		wavDataIndex = 0;
8000396c:	30 0a       	mov	r10,0
8000396e:	4b 08       	lddpc	r8,80003a2c <tc1_irq+0x14c>
80003970:	91 0a       	st.w	r8[0x0],r10
		if (wavDataPointer == wavData1) {
80003972:	4b 08       	lddpc	r8,80003a30 <tc1_irq+0x150>
80003974:	10 39       	cp.w	r9,r8
80003976:	c0 81       	brne	80003986 <tc1_irq+0xa6>
			wavDataPointer = wavData2;
80003978:	4a f9       	lddpc	r9,80003a34 <tc1_irq+0x154>
8000397a:	4a c8       	lddpc	r8,80003a28 <tc1_irq+0x148>
8000397c:	91 09       	st.w	r8[0x0],r9
			loadNextSector = LOAD_WAVDATA1;
8000397e:	30 19       	mov	r9,1
80003980:	4a e8       	lddpc	r8,80003a38 <tc1_irq+0x158>
80003982:	b0 89       	st.b	r8[0x0],r9
80003984:	c4 28       	rjmp	80003a08 <tc1_irq+0x128>
		}
		else {
			wavDataPointer = wavData1;
80003986:	4a b9       	lddpc	r9,80003a30 <tc1_irq+0x150>
80003988:	4a 88       	lddpc	r8,80003a28 <tc1_irq+0x148>
8000398a:	91 09       	st.w	r8[0x0],r9
			loadNextSector = LOAD_WAVDATA2;
8000398c:	30 29       	mov	r9,2
8000398e:	4a b8       	lddpc	r8,80003a38 <tc1_irq+0x158>
80003990:	b0 89       	st.b	r8[0x0],r9
80003992:	c3 b8       	rjmp	80003a08 <tc1_irq+0x128>
		}
	}
	
	audioR = *(wavDataPointer + wavDataIndex);
80003994:	4a 58       	lddpc	r8,80003a28 <tc1_irq+0x148>
80003996:	70 08       	ld.w	r8,r8[0x0]
80003998:	4a 57       	lddpc	r7,80003a2c <tc1_irq+0x14c>
8000399a:	6e 0e       	ld.w	lr,r7[0x0]
8000399c:	f0 0e 07 0a 	ld.ub	r10,r8[lr]
	audioR += *(wavDataPointer + wavDataIndex + 1) << 8;
800039a0:	f0 0e 00 09 	add	r9,r8,lr
800039a4:	13 99       	ld.ub	r9,r9[0x1]
	
	wavDataIndex += 2;
800039a6:	2f ee       	sub	lr,-2
800039a8:	8f 0e       	st.w	r7[0x0],lr
	if (wavDataIndex >= WAVDATA_SIZE){
800039aa:	e0 4e 01 ff 	cp.w	lr,511
800039ae:	e0 88 00 15 	brls	800039d8 <tc1_irq+0xf8>
		wavDataIndex = 0;
800039b2:	30 07       	mov	r7,0
800039b4:	49 ee       	lddpc	lr,80003a2c <tc1_irq+0x14c>
800039b6:	9d 07       	st.w	lr[0x0],r7
		if (wavDataPointer == wavData1) {
800039b8:	49 ee       	lddpc	lr,80003a30 <tc1_irq+0x150>
800039ba:	1c 38       	cp.w	r8,lr
800039bc:	c0 81       	brne	800039cc <tc1_irq+0xec>
			wavDataPointer = wavData2;
800039be:	49 ee       	lddpc	lr,80003a34 <tc1_irq+0x154>
800039c0:	49 a8       	lddpc	r8,80003a28 <tc1_irq+0x148>
800039c2:	91 0e       	st.w	r8[0x0],lr
			loadNextSector = LOAD_WAVDATA1;
800039c4:	30 1e       	mov	lr,1
800039c6:	49 d8       	lddpc	r8,80003a38 <tc1_irq+0x158>
800039c8:	b0 8e       	st.b	r8[0x0],lr
800039ca:	c0 78       	rjmp	800039d8 <tc1_irq+0xf8>
		}
		else {
			wavDataPointer = wavData1;
800039cc:	49 9e       	lddpc	lr,80003a30 <tc1_irq+0x150>
800039ce:	49 78       	lddpc	r8,80003a28 <tc1_irq+0x148>
800039d0:	91 0e       	st.w	r8[0x0],lr
			loadNextSector = LOAD_WAVDATA2;
800039d2:	30 2e       	mov	lr,2
800039d4:	49 98       	lddpc	r8,80003a38 <tc1_irq+0x158>
800039d6:	b0 8e       	st.b	r8[0x0],lr
		}
	}
	
	// Converting signed audio samples into unsigned ones with a DC component of 0x7FFF
	audioL += 0x7FFF;
	audioL >>= 8;
800039d8:	f8 cc 80 01 	sub	r12,r12,-32767
800039dc:	a9 6b       	lsl	r11,0x8
800039de:	f8 0b 00 0b 	add	r11,r12,r11
800039e2:	f7 db c1 08 	bfextu	r11,r11,0x8,0x8
800039e6:	48 f8       	lddpc	r8,80003a20 <tc1_irq+0x140>
800039e8:	b0 0b       	st.h	r8[0x0],r11
	audioR += 0x7FFF;
	audioR >>= 8;
800039ea:	f4 ca 80 01 	sub	r10,r10,-32767
800039ee:	a9 69       	lsl	r9,0x8
800039f0:	f4 09 00 09 	add	r9,r10,r9
800039f4:	f3 d9 c1 08 	bfextu	r9,r9,0x8,0x8
800039f8:	48 b8       	lddpc	r8,80003a24 <tc1_irq+0x144>
800039fa:	b0 09       	st.h	r8[0x0],r9
	
	// Clearing interrupt flag
	AVR32_TC.channel[TC1_CHANNEL].SR;
800039fc:	fe 78 38 00 	mov	r8,-51200
80003a00:	71 88       	ld.w	r8,r8[0x60]
}
80003a02:	e3 cd 40 80 	ldm	sp++,r7,lr
80003a06:	d6 03       	rete
			wavDataPointer = wavData1;
			loadNextSector = LOAD_WAVDATA2;
		}
	}
	
	audioR = *(wavDataPointer + wavDataIndex);
80003a08:	48 88       	lddpc	r8,80003a28 <tc1_irq+0x148>
80003a0a:	70 09       	ld.w	r9,r8[0x0]
80003a0c:	48 8e       	lddpc	lr,80003a2c <tc1_irq+0x14c>
80003a0e:	7c 08       	ld.w	r8,lr[0x0]
80003a10:	f2 08 07 0a 	ld.ub	r10,r9[r8]
	audioR += *(wavDataPointer + wavDataIndex + 1) << 8;
80003a14:	10 09       	add	r9,r8
80003a16:	13 99       	ld.ub	r9,r9[0x1]
	
	wavDataIndex += 2;
80003a18:	2f e8       	sub	r8,-2
80003a1a:	9d 08       	st.w	lr[0x0],r8
80003a1c:	cd eb       	rjmp	800039d8 <tc1_irq+0xf8>
80003a1e:	00 00       	add	r0,r0
80003a20:	00 00       	add	r0,r0
80003a22:	03 38       	ld.ub	r8,r1++
80003a24:	00 00       	add	r0,r0
80003a26:	07 3c       	ld.ub	r12,r3++
80003a28:	00 00       	add	r0,r0
80003a2a:	00 08       	add	r8,r0
80003a2c:	00 00       	add	r0,r0
80003a2e:	03 34       	ld.ub	r4,r1++
80003a30:	00 00       	add	r0,r0
80003a32:	03 3c       	ld.ub	r12,r1++
80003a34:	00 00       	add	r0,r0
80003a36:	05 3c       	ld.ub	r12,r2++
80003a38:	00 00       	add	r0,r0
80003a3a:	00 0c       	add	r12,r0

80003a3c <gfx_BeginNewTerminal>:
			}
		}
	}
}

void gfx_BeginNewTerminal(Vector2 topLeft){
80003a3c:	eb cd 00 10 	pushm	r4
80003a40:	fa c4 ff fc 	sub	r4,sp,-4
80003a44:	88 09       	ld.sh	r9,r4[0x0]
	newLinePosition = topLeft;
80003a46:	48 48       	lddpc	r8,80003a54 <gfx_BeginNewTerminal+0x18>
80003a48:	09 aa       	ld.ub	r10,r4[0x2]
80003a4a:	b0 aa       	st.b	r8[0x2],r10
80003a4c:	b0 09       	st.h	r8[0x0],r9
}
80003a4e:	e3 cd 00 10 	ldm	sp++,r4
80003a52:	5e fc       	retal	r12
80003a54:	00 00       	add	r0,r0
80003a56:	07 3e       	ld.ub	lr,r3++

80003a58 <rectangle_GetArea>:

uint8_t  rectangle_GetHeight(Rectangle rect){
	return rect.topRight.y - rect.bottomLeft.y;
}

uint32_t rectangle_GetArea(Rectangle rect){
80003a58:	eb cd 00 10 	pushm	r4
80003a5c:	20 1d       	sub	sp,4
80003a5e:	fa c4 ff f8 	sub	r4,sp,-8
	volatile uint32_t value = (uint32_t)(rect.topRight.x - rect.bottomLeft.x +1)*(uint32_t)(rect.topRight.y - rect.bottomLeft.y +1);
80003a62:	09 e9       	ld.ub	r9,r4[0x6]
80003a64:	2f f9       	sub	r9,-1
80003a66:	09 aa       	ld.ub	r10,r4[0x2]
80003a68:	14 19       	sub	r9,r10
80003a6a:	88 a8       	ld.uh	r8,r4[0x4]
80003a6c:	2f f8       	sub	r8,-1
80003a6e:	88 8a       	ld.uh	r10,r4[0x0]
80003a70:	14 18       	sub	r8,r10
80003a72:	f2 08 02 48 	mul	r8,r9,r8
80003a76:	50 08       	stdsp	sp[0x0],r8
	return value;
80003a78:	40 0c       	lddsp	r12,sp[0x0]
}
80003a7a:	2f fd       	sub	sp,-4
80003a7c:	e3 cd 00 10 	ldm	sp++,r4
80003a80:	5e fc       	retal	r12

80003a82 <rectangle_VerifySize>:

void rectangle_VerifySize(Rectangle *rect, uint16_t maxWidth, uint8_t maxHeight){
	if(rect->bottomLeft.x > maxWidth)
80003a82:	98 08       	ld.sh	r8,r12[0x0]
		rect->bottomLeft.x = maxWidth;
80003a84:	f6 08 19 00 	cp.h	r8,r11
80003a88:	f9 fb bc 00 	st.hhi	r12[0x0],r11

	if(rect->topRight.x > maxWidth)
80003a8c:	98 28       	ld.sh	r8,r12[0x4]
		rect->topRight.x = maxWidth;
80003a8e:	f6 08 19 00 	cp.h	r8,r11
80003a92:	f9 fb bc 02 	st.hhi	r12[0x4],r11

	if(rect->bottomLeft.y > maxHeight)
80003a96:	19 a8       	ld.ub	r8,r12[0x2]
		rect->bottomLeft.y = maxHeight;
80003a98:	f4 08 18 00 	cp.b	r8,r10
80003a9c:	f9 fa be 02 	st.bhi	r12[0x2],r10

	if(rect->topRight.y > maxHeight)
80003aa0:	19 e8       	ld.ub	r8,r12[0x6]
		rect->topRight.y = maxHeight;
80003aa2:	f4 08 18 00 	cp.b	r8,r10
80003aa6:	f9 fa be 06 	st.bhi	r12[0x6],r10
80003aaa:	5e fc       	retal	r12

80003aac <Rect>:
	//if(rect->topRight.y == rect->bottomLeft.y)
		//rect->topRight.y++;
}


Rectangle Rect(uint16_t x1, uint8_t y1, uint16_t x2, uint8_t y2){
80003aac:	d4 01       	pushm	lr
80003aae:	18 9e       	mov	lr,r12
	//Vector2 tl = {x1,y1};
	//Vector2 br = {x2, y2};
	//Rectangle r = {tl, br};
	return (Rectangle){{x1,y1},{x2,y2}};
80003ab0:	b8 0b       	st.h	r12[0x0],r11
80003ab2:	b8 aa       	st.b	r12[0x2],r10
80003ab4:	b8 29       	st.h	r12[0x4],r9
80003ab6:	b8 e8       	st.b	r12[0x6],r8
80003ab8:	d8 02       	popm	pc
80003aba:	d7 03       	nop

80003abc <_writeRegister>:
	spi_unselectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
	
	_setLimits(Rect(0,0,SCREEN_WIDTH,SCREEN_HEIGHT));
}

static void _writeRegister(uint8_t reg, uint16_t data){
80003abc:	eb cd 40 c0 	pushm	r6-r7,lr
80003ac0:	18 96       	mov	r6,r12
80003ac2:	16 97       	mov	r7,r11
	spi_selectChip(SCREEN_SPI, SCREEN_SPI_NPCS);		//Chip Select adresse du TFT.
80003ac4:	30 0b       	mov	r11,0
80003ac6:	fe 7c 24 00 	mov	r12,-56320
80003aca:	f0 1f 00 1a 	mcall	80003b30 <_writeRegister+0x74>
	spi_write(SCREEN_SPI, LCD_ID_WRITE_INDEX);
80003ace:	37 0b       	mov	r11,112
80003ad0:	fe 7c 24 00 	mov	r12,-56320
80003ad4:	f0 1f 00 18 	mcall	80003b34 <_writeRegister+0x78>
	spi_write(SCREEN_SPI, 0x00);					// Adresse LSB
80003ad8:	30 0b       	mov	r11,0
80003ada:	fe 7c 24 00 	mov	r12,-56320
80003ade:	f0 1f 00 16 	mcall	80003b34 <_writeRegister+0x78>
	spi_write(SCREEN_SPI, reg);					// Adresse MSB
80003ae2:	0c 9b       	mov	r11,r6
80003ae4:	fe 7c 24 00 	mov	r12,-56320
80003ae8:	f0 1f 00 13 	mcall	80003b34 <_writeRegister+0x78>
	spi_unselectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
80003aec:	30 0b       	mov	r11,0
80003aee:	fe 7c 24 00 	mov	r12,-56320
80003af2:	f0 1f 00 12 	mcall	80003b38 <_writeRegister+0x7c>

	spi_selectChip(SCREEN_SPI, SCREEN_SPI_NPCS);		//Chip Select adresse du TFT.
80003af6:	30 0b       	mov	r11,0
80003af8:	fe 7c 24 00 	mov	r12,-56320
80003afc:	f0 1f 00 0d 	mcall	80003b30 <_writeRegister+0x74>
	spi_write(SCREEN_SPI, LCD_ID_WRITE_GRAM);
80003b00:	37 2b       	mov	r11,114
80003b02:	fe 7c 24 00 	mov	r12,-56320
80003b06:	f0 1f 00 0c 	mcall	80003b34 <_writeRegister+0x78>
	spi_write(SCREEN_SPI, (uint8_t) (data >> 8));
80003b0a:	f7 d7 c1 08 	bfextu	r11,r7,0x8,0x8
80003b0e:	fe 7c 24 00 	mov	r12,-56320
80003b12:	f0 1f 00 09 	mcall	80003b34 <_writeRegister+0x78>
	spi_write(SCREEN_SPI, (uint8_t) (data & 0x00ff));
80003b16:	0e 9b       	mov	r11,r7
80003b18:	5c 5b       	castu.b	r11
80003b1a:	fe 7c 24 00 	mov	r12,-56320
80003b1e:	f0 1f 00 06 	mcall	80003b34 <_writeRegister+0x78>
	spi_unselectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
80003b22:	30 0b       	mov	r11,0
80003b24:	fe 7c 24 00 	mov	r12,-56320
80003b28:	f0 1f 00 04 	mcall	80003b38 <_writeRegister+0x7c>
}
80003b2c:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003b30:	80 00       	ld.sh	r0,r0[0x0]
80003b32:	2f 52       	sub	r2,-11
80003b34:	80 00       	ld.sh	r0,r0[0x0]
80003b36:	30 82       	mov	r2,8
80003b38:	80 00       	ld.sh	r0,r0[0x0]
80003b3a:	2f 9e       	sub	lr,-7

80003b3c <_setStart>:
	spi_write( SCREEN_SPI, (uint8_t)(data >> 8));
	spi_write( SCREEN_SPI, (uint8_t)(data & 0x00ff));
	spi_unselectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
}

static void _setStart(Vector2 position){
80003b3c:	eb cd 40 10 	pushm	r4,lr
80003b40:	fa c4 ff f8 	sub	r4,sp,-8
	_writeRegister(R61580_ADDRESS_HORIZONTAL, position.y);
80003b44:	09 ab       	ld.ub	r11,r4[0x2]
80003b46:	32 0c       	mov	r12,32
80003b48:	f0 1f 00 04 	mcall	80003b58 <_setStart+0x1c>
	_writeRegister(R61580_ADDRESS_VERTICAL	, position.x);
80003b4c:	88 8b       	ld.uh	r11,r4[0x0]
80003b4e:	32 1c       	mov	r12,33
80003b50:	f0 1f 00 02 	mcall	80003b58 <_setStart+0x1c>
}
80003b54:	e3 cd 80 10 	ldm	sp++,r4,pc
80003b58:	80 00       	ld.sh	r0,r0[0x0]
80003b5a:	3a bc       	mov	r12,-85

80003b5c <_setLimits>:

static void _setLimits(Rectangle rect){
80003b5c:	eb cd 40 10 	pushm	r4,lr
80003b60:	fa c4 ff f8 	sub	r4,sp,-8
	_writeRegister(R61580_ADD_HSA, rect.bottomLeft.y);
80003b64:	09 ab       	ld.ub	r11,r4[0x2]
80003b66:	35 0c       	mov	r12,80
80003b68:	f0 1f 00 08 	mcall	80003b88 <_setLimits+0x2c>
	_writeRegister(R61580_ADD_HEA, rect.topRight.y);
80003b6c:	09 eb       	ld.ub	r11,r4[0x6]
80003b6e:	35 1c       	mov	r12,81
80003b70:	f0 1f 00 06 	mcall	80003b88 <_setLimits+0x2c>
	_writeRegister(R61580_ADD_VSA, rect.bottomLeft.x);
80003b74:	88 8b       	ld.uh	r11,r4[0x0]
80003b76:	35 2c       	mov	r12,82
80003b78:	f0 1f 00 04 	mcall	80003b88 <_setLimits+0x2c>
	_writeRegister(R61580_ADD_VEA, rect.topRight.x);
80003b7c:	88 ab       	ld.uh	r11,r4[0x4]
80003b7e:	35 2c       	mov	r12,82
80003b80:	f0 1f 00 02 	mcall	80003b88 <_setLimits+0x2c>
}
80003b84:	e3 cd 80 10 	ldm	sp++,r4,pc
80003b88:	80 00       	ld.sh	r0,r0[0x0]
80003b8a:	3a bc       	mov	r12,-85

80003b8c <_selectRegister>:

	data = data_low + (data_high << 8);
	return data;
}

static void _selectRegister(uint8_t address){
80003b8c:	eb cd 40 80 	pushm	r7,lr
80003b90:	18 97       	mov	r7,r12
	spi_selectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
80003b92:	30 0b       	mov	r11,0
80003b94:	fe 7c 24 00 	mov	r12,-56320
80003b98:	f0 1f 00 0c 	mcall	80003bc8 <_selectRegister+0x3c>
	spi_write(SCREEN_SPI, LCD_ID_WRITE_INDEX);
80003b9c:	37 0b       	mov	r11,112
80003b9e:	fe 7c 24 00 	mov	r12,-56320
80003ba2:	f0 1f 00 0b 	mcall	80003bcc <_selectRegister+0x40>
	spi_write(SCREEN_SPI, 0x00);
80003ba6:	30 0b       	mov	r11,0
80003ba8:	fe 7c 24 00 	mov	r12,-56320
80003bac:	f0 1f 00 08 	mcall	80003bcc <_selectRegister+0x40>
	spi_write(SCREEN_SPI, address);
80003bb0:	0e 9b       	mov	r11,r7
80003bb2:	fe 7c 24 00 	mov	r12,-56320
80003bb6:	f0 1f 00 06 	mcall	80003bcc <_selectRegister+0x40>
	spi_unselectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
80003bba:	30 0b       	mov	r11,0
80003bbc:	fe 7c 24 00 	mov	r12,-56320
80003bc0:	f0 1f 00 04 	mcall	80003bd0 <_selectRegister+0x44>
}
80003bc4:	e3 cd 80 80 	ldm	sp++,r7,pc
80003bc8:	80 00       	ld.sh	r0,r0[0x0]
80003bca:	2f 52       	sub	r2,-11
80003bcc:	80 00       	ld.sh	r0,r0[0x0]
80003bce:	30 82       	mov	r2,8
80003bd0:	80 00       	ld.sh	r0,r0[0x0]
80003bd2:	2f 9e       	sub	lr,-7

80003bd4 <_writeRAM>:
	_writeRegister(R61580_PANEL_CONTROL3, 0x0701);		// Sets VCOM equalize period
	
	_writeRegister(R61580_DISPLAY_CONTROL1, 0x0100);		//Display Control 1
}

static void _writeRAM(uint16_t data){
80003bd4:	eb cd 40 80 	pushm	r7,lr
80003bd8:	18 97       	mov	r7,r12
	spi_selectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
80003bda:	30 0b       	mov	r11,0
80003bdc:	fe 7c 24 00 	mov	r12,-56320
80003be0:	f0 1f 00 0d 	mcall	80003c14 <_writeRAM+0x40>
	spi_write( SCREEN_SPI, LCD_ID_WRITE_GRAM);
80003be4:	37 2b       	mov	r11,114
80003be6:	fe 7c 24 00 	mov	r12,-56320
80003bea:	f0 1f 00 0c 	mcall	80003c18 <_writeRAM+0x44>

	spi_write( SCREEN_SPI, (uint8_t)(data >> 8));
80003bee:	f7 d7 c1 08 	bfextu	r11,r7,0x8,0x8
80003bf2:	fe 7c 24 00 	mov	r12,-56320
80003bf6:	f0 1f 00 09 	mcall	80003c18 <_writeRAM+0x44>
	spi_write( SCREEN_SPI, (uint8_t)(data & 0x00ff));
80003bfa:	0e 9b       	mov	r11,r7
80003bfc:	5c 5b       	castu.b	r11
80003bfe:	fe 7c 24 00 	mov	r12,-56320
80003c02:	f0 1f 00 06 	mcall	80003c18 <_writeRAM+0x44>
	spi_unselectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
80003c06:	30 0b       	mov	r11,0
80003c08:	fe 7c 24 00 	mov	r12,-56320
80003c0c:	f0 1f 00 04 	mcall	80003c1c <_writeRAM+0x48>
}
80003c10:	e3 cd 80 80 	ldm	sp++,r7,pc
80003c14:	80 00       	ld.sh	r0,r0[0x0]
80003c16:	2f 52       	sub	r2,-11
80003c18:	80 00       	ld.sh	r0,r0[0x0]
80003c1a:	30 82       	mov	r2,8
80003c1c:	80 00       	ld.sh	r0,r0[0x0]
80003c1e:	2f 9e       	sub	lr,-7

80003c20 <screen_SetPixels>:
	_selectRegister(R61580_DATA_WRITE);
	_writeRAM(color.value);
	spi_unselectChip(SCREEN_SPI,SCREEN_SPI_NPCS);
}

void screen_SetPixels(Rectangle rect, Color color){
80003c20:	eb cd 40 d0 	pushm	r4,r6-r7,lr
80003c24:	20 3d       	sub	sp,12
80003c26:	fa c4 ff e4 	sub	r4,sp,-28
	rectangle_VerifySize(&rect, SCREEN_WIDTH, SCREEN_HEIGHT);
80003c2a:	e0 6a 00 f0 	mov	r10,240
80003c2e:	e0 6b 01 40 	mov	r11,320
80003c32:	08 9c       	mov	r12,r4
80003c34:	f0 1f 00 1b 	mcall	80003ca0 <screen_SetPixels+0x80>

	_setLimits(rect);
80003c38:	e8 e8 00 00 	ld.d	r8,r4[0]
80003c3c:	bb 29       	st.d	--sp,r8
80003c3e:	f0 1f 00 1a 	mcall	80003ca4 <screen_SetPixels+0x84>
	_setStart(rect.bottomLeft);
80003c42:	68 08       	ld.w	r8,r4[0x0]
80003c44:	1a d8       	st.w	--sp,r8
80003c46:	f0 1f 00 19 	mcall	80003ca8 <screen_SetPixels+0x88>

	_selectRegister(R61580_DATA_WRITE);
80003c4a:	32 2c       	mov	r12,34
80003c4c:	f0 1f 00 18 	mcall	80003cac <screen_SetPixels+0x8c>
	volatile c = rectangle_GetArea(rect);
80003c50:	e8 e8 00 00 	ld.d	r8,r4[0]
80003c54:	bb 29       	st.d	--sp,r8
80003c56:	f0 1f 00 17 	mcall	80003cb0 <screen_SetPixels+0x90>
80003c5a:	50 5c       	stdsp	sp[0x14],r12
	for(uint32_t count = c; count > 0; count--){
80003c5c:	40 57       	lddsp	r7,sp[0x14]
80003c5e:	2f bd       	sub	sp,-20
80003c60:	58 07       	cp.w	r7,0
80003c62:	c0 70       	breq	80003c70 <screen_SetPixels+0x50>
		_writeRAM(color.value);
80003c64:	88 c6       	ld.uh	r6,r4[0x8]
80003c66:	0c 9c       	mov	r12,r6
80003c68:	f0 1f 00 13 	mcall	80003cb4 <screen_SetPixels+0x94>
	_setLimits(rect);
	_setStart(rect.bottomLeft);

	_selectRegister(R61580_DATA_WRITE);
	volatile c = rectangle_GetArea(rect);
	for(uint32_t count = c; count > 0; count--){
80003c6c:	20 17       	sub	r7,1
80003c6e:	cf c1       	brne	80003c66 <screen_SetPixels+0x46>
		_writeRAM(color.value);
	}

	spi_unselectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
80003c70:	30 0b       	mov	r11,0
80003c72:	fe 7c 24 00 	mov	r12,-56320
80003c76:	f0 1f 00 11 	mcall	80003cb8 <screen_SetPixels+0x98>
	
	_setLimits(Rect(0,0,SCREEN_WIDTH,SCREEN_HEIGHT));
80003c7a:	e0 68 00 f0 	mov	r8,240
80003c7e:	e0 69 01 40 	mov	r9,320
80003c82:	30 0a       	mov	r10,0
80003c84:	14 9b       	mov	r11,r10
80003c86:	fa cc ff fc 	sub	r12,sp,-4
80003c8a:	f0 1f 00 0d 	mcall	80003cbc <screen_SetPixels+0x9c>
80003c8e:	fa e8 00 04 	ld.d	r8,sp[4]
80003c92:	bb 29       	st.d	--sp,r8
80003c94:	f0 1f 00 04 	mcall	80003ca4 <screen_SetPixels+0x84>
80003c98:	2f ed       	sub	sp,-8
}
80003c9a:	2f dd       	sub	sp,-12
80003c9c:	e3 cd 80 d0 	ldm	sp++,r4,r6-r7,pc
80003ca0:	80 00       	ld.sh	r0,r0[0x0]
80003ca2:	3a 82       	mov	r2,-88
80003ca4:	80 00       	ld.sh	r0,r0[0x0]
80003ca6:	3b 5c       	mov	r12,-75
80003ca8:	80 00       	ld.sh	r0,r0[0x0]
80003caa:	3b 3c       	mov	r12,-77
80003cac:	80 00       	ld.sh	r0,r0[0x0]
80003cae:	3b 8c       	mov	r12,-72
80003cb0:	80 00       	ld.sh	r0,r0[0x0]
80003cb2:	3a 58       	mov	r8,-91
80003cb4:	80 00       	ld.sh	r0,r0[0x0]
80003cb6:	3b d4       	mov	r4,-67
80003cb8:	80 00       	ld.sh	r0,r0[0x0]
80003cba:	2f 9e       	sub	lr,-7
80003cbc:	80 00       	ld.sh	r0,r0[0x0]
80003cbe:	3a ac       	mov	r12,-86

80003cc0 <screen_Init>:

static void _powerUp();
static void _reset();
static void _setPWM();

void screen_Init(){
80003cc0:	eb cd 40 80 	pushm	r7,lr
80003cc4:	21 8d       	sub	sp,96
	{
		{PIN_SCK_SPI0,  FCT_SCK_SPI0 },			// SPI Clock.
		{PIN_MISO_SPI0, FCT_MISO_SPI0},			// MISO.
		{PIN_MOSI_SPI0, FCT_MOSI_SPI0},			// MOSI.
		{PIN_NPCS_TFT,  FCT_NPCS_TFT}			// Chip Select NPCS0 pour l'cran TFT.
	};
80003cc6:	fe f8 03 a2 	ld.w	r8,pc[930]
80003cca:	fa cc ff c0 	sub	r12,sp,-64
80003cce:	f0 ea 00 00 	ld.d	r10,r8[0]
80003cd2:	f8 eb 00 00 	st.d	r12[0],r10
80003cd6:	f0 ea 00 08 	ld.d	r10,r8[8]
80003cda:	f8 eb 00 08 	st.d	r12[8],r10
80003cde:	f0 ea 00 10 	ld.d	r10,r8[16]
80003ce2:	f8 eb 00 10 	st.d	r12[16],r10
80003ce6:	f0 e8 00 18 	ld.d	r8,r8[24]
80003cea:	f8 e9 00 18 	st.d	r12[24],r8
		.spck_delay		= 	1,					// Delay entre CS et SPCK.
		.trans_delay	= 	0,					// Delay entre deux transfert.
		.stay_act		=	1,					// ?
		.spi_mode		= 	3,					// ?
		.modfdis		=	1					// ?
	};
80003cee:	fe f8 03 7e 	ld.w	r8,pc[894]
80003cf2:	fa c7 ff d0 	sub	r7,sp,-48
80003cf6:	f0 ea 00 00 	ld.d	r10,r8[0]
80003cfa:	ee eb 00 00 	st.d	r7[0],r10
80003cfe:	f0 e8 00 08 	ld.d	r8,r8[8]
80003d02:	ee e9 00 08 	st.d	r7[8],r8

	// Assign I/Os to SPI.
	gpio_enable_module(screenGPIO, sizeof(screenGPIO) / sizeof(screenGPIO[0]));
80003d06:	30 4b       	mov	r11,4
80003d08:	f0 1f 00 da 	mcall	80004070 <screen_Init+0x3b0>
	// Initialize as master.
	spi_initMaster(AVR32_SPI0_ADDRESS, &screenOptions);
80003d0c:	0e 9b       	mov	r11,r7
80003d0e:	fe 7c 24 00 	mov	r12,-56320
80003d12:	f0 1f 00 d9 	mcall	80004074 <screen_Init+0x3b4>
	// Enable SPI module.
	spi_enable(AVR32_SPI0_ADDRESS);
80003d16:	fe 7c 24 00 	mov	r12,-56320
80003d1a:	f0 1f 00 d8 	mcall	80004078 <screen_Init+0x3b8>
	// Initialize SD/MMC driver with SPI clock (PBA).
	spi_setupChipReg(AVR32_SPI0_ADDRESS, &screenOptions, BOARD_OSC0_HZ);
80003d1e:	e0 6a 90 00 	mov	r10,36864
80003d22:	ea 1a 03 d0 	orh	r10,0x3d0
80003d26:	0e 9b       	mov	r11,r7
80003d28:	fe 7c 24 00 	mov	r12,-56320
80003d2c:	f0 1f 00 d4 	mcall	8000407c <screen_Init+0x3bc>
	_writeRegister(R61580_ADD_VSA, rect.bottomLeft.x);
	_writeRegister(R61580_ADD_VEA, rect.topRight.x);
}

static void _reset(){
	gpio_clr_gpio_pin(PIN_RESET_TFT);
80003d30:	30 ec       	mov	r12,14
80003d32:	f0 1f 00 d4 	mcall	80004080 <screen_Init+0x3c0>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003d36:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003d3a:	e0 6a a8 00 	mov	r10,43008
80003d3e:	ea 1a 00 61 	orh	r10,0x61
80003d42:	f0 0a 00 0a 	add	r10,r8,r10
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003d46:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80003d4a:	14 38       	cp.w	r8,r10
80003d4c:	e0 88 00 08 	brls	80003d5c <screen_Init+0x9c>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003d50:	12 38       	cp.w	r8,r9
80003d52:	fe 98 ff fa 	brls	80003d46 <screen_Init+0x86>
80003d56:	12 3a       	cp.w	r10,r9
80003d58:	c4 e3       	brcs	80003df4 <screen_Init+0x134>
80003d5a:	cf 6b       	rjmp	80003d46 <screen_Init+0x86>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003d5c:	12 38       	cp.w	r8,r9
80003d5e:	e0 8b 00 4b 	brhi	80003df4 <screen_Init+0x134>
80003d62:	12 3a       	cp.w	r10,r9
80003d64:	c4 83       	brcs	80003df4 <screen_Init+0x134>
80003d66:	cf 0b       	rjmp	80003d46 <screen_Init+0x86>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003d68:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80003d6c:	14 38       	cp.w	r8,r10
80003d6e:	e0 88 00 08 	brls	80003d7e <screen_Init+0xbe>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003d72:	12 38       	cp.w	r8,r9
80003d74:	fe 98 ff fa 	brls	80003d68 <screen_Init+0xa8>
80003d78:	12 3a       	cp.w	r10,r9
80003d7a:	c4 73       	brcs	80003e08 <screen_Init+0x148>
80003d7c:	cf 6b       	rjmp	80003d68 <screen_Init+0xa8>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003d7e:	12 38       	cp.w	r8,r9
80003d80:	e0 8b 00 44 	brhi	80003e08 <screen_Init+0x148>
80003d84:	12 3a       	cp.w	r10,r9
80003d86:	c4 13       	brcs	80003e08 <screen_Init+0x148>
80003d88:	cf 0b       	rjmp	80003d68 <screen_Init+0xa8>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003d8a:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80003d8e:	14 38       	cp.w	r8,r10
80003d90:	e0 88 00 08 	brls	80003da0 <screen_Init+0xe0>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003d94:	12 38       	cp.w	r8,r9
80003d96:	fe 98 ff fa 	brls	80003d8a <screen_Init+0xca>
80003d9a:	12 3a       	cp.w	r10,r9
80003d9c:	c4 73       	brcs	80003e2a <screen_Init+0x16a>
80003d9e:	cf 6b       	rjmp	80003d8a <screen_Init+0xca>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003da0:	12 38       	cp.w	r8,r9
80003da2:	e0 8b 00 44 	brhi	80003e2a <screen_Init+0x16a>
80003da6:	12 3a       	cp.w	r10,r9
80003da8:	c4 13       	brcs	80003e2a <screen_Init+0x16a>
80003daa:	cf 0b       	rjmp	80003d8a <screen_Init+0xca>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003dac:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80003db0:	14 38       	cp.w	r8,r10
80003db2:	e0 88 00 08 	brls	80003dc2 <screen_Init+0x102>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003db6:	12 38       	cp.w	r8,r9
80003db8:	fe 98 ff fa 	brls	80003dac <screen_Init+0xec>
80003dbc:	12 3a       	cp.w	r10,r9
80003dbe:	c5 43       	brcs	80003e66 <screen_Init+0x1a6>
80003dc0:	cf 6b       	rjmp	80003dac <screen_Init+0xec>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003dc2:	12 38       	cp.w	r8,r9
80003dc4:	e0 8b 00 51 	brhi	80003e66 <screen_Init+0x1a6>
80003dc8:	12 3a       	cp.w	r10,r9
80003dca:	c4 e3       	brcs	80003e66 <screen_Init+0x1a6>
80003dcc:	cf 0b       	rjmp	80003dac <screen_Init+0xec>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003dce:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80003dd2:	14 38       	cp.w	r8,r10
80003dd4:	e0 88 00 09 	brls	80003de6 <screen_Init+0x126>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003dd8:	12 38       	cp.w	r8,r9
80003dda:	fe 98 ff fa 	brls	80003dce <screen_Init+0x10e>
80003dde:	12 3a       	cp.w	r10,r9
80003de0:	e0 83 00 a0 	brlo	80003f20 <screen_Init+0x260>
80003de4:	cf 5b       	rjmp	80003dce <screen_Init+0x10e>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003de6:	12 38       	cp.w	r8,r9
80003de8:	e0 8b 00 9c 	brhi	80003f20 <screen_Init+0x260>
80003dec:	12 3a       	cp.w	r10,r9
80003dee:	e0 83 00 99 	brlo	80003f20 <screen_Init+0x260>
80003df2:	ce eb       	rjmp	80003dce <screen_Init+0x10e>
	// 50us delay
	cpu_delay_ms( 100, BOARD_OSC0_HZ);

	gpio_set_gpio_pin(PIN_RESET_TFT);
80003df4:	30 ec       	mov	r12,14
80003df6:	f0 1f 00 a4 	mcall	80004084 <screen_Init+0x3c4>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003dfa:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003dfe:	e4 69 e2 00 	mov	r9,320000
80003e02:	f0 09 00 0a 	add	r10,r8,r9
80003e06:	cb 1b       	rjmp	80003d68 <screen_Init+0xa8>
	{
		ID = _readRegister(0x00);
	}
	
	// Synchronization after reset
	_writeRegister(R61580_DEVICE_CODE, 0x0000);
80003e08:	30 0b       	mov	r11,0
80003e0a:	16 9c       	mov	r12,r11
80003e0c:	f0 1f 00 9f 	mcall	80004088 <screen_Init+0x3c8>
	_writeRegister(R61580_DEVICE_CODE, 0x0000);
80003e10:	30 0b       	mov	r11,0
80003e12:	16 9c       	mov	r12,r11
80003e14:	f0 1f 00 9d 	mcall	80004088 <screen_Init+0x3c8>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003e18:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003e1c:	e0 6a a8 00 	mov	r10,43008
80003e20:	ea 1a 00 61 	orh	r10,0x61
80003e24:	f0 0a 00 0a 	add	r10,r8,r10
80003e28:	cb 1b       	rjmp	80003d8a <screen_Init+0xca>
	cpu_delay_ms(100, BOARD_OSC0_HZ);
	
	_writeRegister(R61580_DEVICE_CODE, 0x0000);
80003e2a:	30 0b       	mov	r11,0
80003e2c:	16 9c       	mov	r12,r11
80003e2e:	f0 1f 00 97 	mcall	80004088 <screen_Init+0x3c8>
	_writeRegister(R61580_DEVICE_CODE, 0x0000);
80003e32:	30 0b       	mov	r11,0
80003e34:	16 9c       	mov	r12,r11
80003e36:	f0 1f 00 95 	mcall	80004088 <screen_Init+0x3c8>
	_writeRegister(R61580_DEVICE_CODE, 0x0000);
80003e3a:	30 0b       	mov	r11,0
80003e3c:	16 9c       	mov	r12,r11
80003e3e:	f0 1f 00 93 	mcall	80004088 <screen_Init+0x3c8>
	_writeRegister(R61580_DEVICE_CODE, 0x0000);
80003e42:	30 0b       	mov	r11,0
80003e44:	16 9c       	mov	r12,r11
80003e46:	f0 1f 00 91 	mcall	80004088 <screen_Init+0x3c8>
	// Setup display
	_writeRegister(R61580_NVM_CONTROL, (uint16_t) (1 << CALB));	// CALB=1
80003e4a:	30 1b       	mov	r11,1
80003e4c:	e0 6c 00 a4 	mov	r12,164
80003e50:	f0 1f 00 8e 	mcall	80004088 <screen_Init+0x3c8>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003e54:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003e58:	e0 6a a8 00 	mov	r10,43008
80003e5c:	ea 1a 00 61 	orh	r10,0x61
80003e60:	f0 0a 00 0a 	add	r10,r8,r10
80003e64:	ca 4b       	rjmp	80003dac <screen_Init+0xec>
	
	cpu_delay_ms(100, BOARD_OSC0_HZ);
	_writeRegister(R61580_DRIVER_OUTPUT, 0xA700);		// Driver Output Control
80003e66:	e0 6b a7 00 	mov	r11,42752
80003e6a:	36 0c       	mov	r12,96
80003e6c:	f0 1f 00 87 	mcall	80004088 <screen_Init+0x3c8>
	_writeRegister(R61580_DISPLAY_CONTROL2, 0x0808);		// Display Control BP=8, FP=8
80003e70:	e0 6b 08 08 	mov	r11,2056
80003e74:	30 8c       	mov	r12,8
80003e76:	f0 1f 00 85 	mcall	80004088 <screen_Init+0x3c8>
	
	//Gamma Setting:
	_writeRegister(R61580_Y_CONTROL0, 0x0203);		// y control
80003e7a:	e0 6b 02 03 	mov	r11,515
80003e7e:	33 0c       	mov	r12,48
80003e80:	f0 1f 00 82 	mcall	80004088 <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL1, 0x080F);		// y control
80003e84:	e0 6b 08 0f 	mov	r11,2063
80003e88:	33 1c       	mov	r12,49
80003e8a:	f0 1f 00 80 	mcall	80004088 <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL2, 0x0401);		// y control
80003e8e:	e0 6b 04 01 	mov	r11,1025
80003e92:	33 2c       	mov	r12,50
80003e94:	f0 1f 00 7d 	mcall	80004088 <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL3, 0x050B);		// y control
80003e98:	e0 6b 05 0b 	mov	r11,1291
80003e9c:	33 3c       	mov	r12,51
80003e9e:	f0 1f 00 7b 	mcall	80004088 <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL4, 0x3330);		// y control
80003ea2:	e0 6b 33 30 	mov	r11,13104
80003ea6:	33 4c       	mov	r12,52
80003ea8:	f0 1f 00 78 	mcall	80004088 <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL5, 0x0B05);		// y control
80003eac:	e0 6b 0b 05 	mov	r11,2821
80003eb0:	33 5c       	mov	r12,53
80003eb2:	f0 1f 00 76 	mcall	80004088 <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL6, 0x0005);		// y control
80003eb6:	30 5b       	mov	r11,5
80003eb8:	33 6c       	mov	r12,54
80003eba:	f0 1f 00 74 	mcall	80004088 <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL7, 0x0F08);		// y control
80003ebe:	e0 6b 0f 08 	mov	r11,3848
80003ec2:	33 7c       	mov	r12,55
80003ec4:	f0 1f 00 71 	mcall	80004088 <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL8, 0x0302);		// y control
80003ec8:	e0 6b 03 02 	mov	r11,770
80003ecc:	33 8c       	mov	r12,56
80003ece:	f0 1f 00 6f 	mcall	80004088 <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL9, 0x3033);		// y control
80003ed2:	e0 6b 30 33 	mov	r11,12339
80003ed6:	33 9c       	mov	r12,57
80003ed8:	f0 1f 00 6c 	mcall	80004088 <screen_Init+0x3c8>
	
	//Power Setting:
	
	_writeRegister(R61580_PANEL_CONTROL1, 0x0018);	// 80Hz
80003edc:	31 8b       	mov	r11,24
80003ede:	e0 6c 00 90 	mov	r12,144
80003ee2:	f0 1f 00 6a 	mcall	80004088 <screen_Init+0x3c8>
	_writeRegister(R61580_POWER_CONTROL1, 0x0530);	// Power Control
80003ee6:	e0 6b 05 30 	mov	r11,1328
80003eea:	31 0c       	mov	r12,16
80003eec:	f0 1f 00 67 	mcall	80004088 <screen_Init+0x3c8>
	_writeRegister(R61580_POWER_CONTROL2, 0x0237);
80003ef0:	e0 6b 02 37 	mov	r11,567
80003ef4:	31 1c       	mov	r12,17
80003ef6:	f0 1f 00 65 	mcall	80004088 <screen_Init+0x3c8>
	_writeRegister(R61580_POWER_CONTROL3, 0x01BF);
80003efa:	e0 6b 01 bf 	mov	r11,447
80003efe:	31 2c       	mov	r12,18
80003f00:	f0 1f 00 62 	mcall	80004088 <screen_Init+0x3c8>
	_writeRegister(R61580_POWER_CONTROL4, 0x1000);
80003f04:	e0 6b 10 00 	mov	r11,4096
80003f08:	31 3c       	mov	r12,19
80003f0a:	f0 1f 00 60 	mcall	80004088 <screen_Init+0x3c8>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003f0e:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003f12:	e0 6a 50 00 	mov	r10,20480
80003f16:	ea 1a 00 c3 	orh	r10,0xc3
80003f1a:	f0 0a 00 0a 	add	r10,r8,r10
80003f1e:	c5 8b       	rjmp	80003dce <screen_Init+0x10e>
	
	cpu_delay_ms(200, BOARD_OSC0_HZ);

	_writeRegister(R61580_DRIVER_CONTROL, 0x0000  | (1 << SS));
80003f20:	e0 6b 01 00 	mov	r11,256
80003f24:	30 1c       	mov	r12,1
80003f26:	f0 1f 00 59 	mcall	80004088 <screen_Init+0x3c8>
	_writeRegister(R61580_WAVE_CONTROL, 0x0200);
80003f2a:	e0 6b 02 00 	mov	r11,512
80003f2e:	30 2c       	mov	r12,2
80003f30:	f0 1f 00 56 	mcall	80004088 <screen_Init+0x3c8>
	//_write(R61580_ENTRY_MODE, 0x0000 | (1 << ORG) | (1 << ID0) | (1 << AM));
	_writeRegister(R61580_ENTRY_MODE, 0x0000 | (1 << ID1) | (1 << ID0));
80003f34:	33 0b       	mov	r11,48
80003f36:	30 3c       	mov	r12,3
80003f38:	f0 1f 00 54 	mcall	80004088 <screen_Init+0x3c8>
	_write(R61580_ENTRY_MODE, 0x0000 | (1 << ID0) | (1 << AM));
	#else
	_write(R61580_ENTRY_MODE, 0x0000 | (1 << ID1) | (1 << ID0));
	#endif*/
	
	_writeRegister(R61580_DISPLAY_CONTROL3, 0x0001);		//Scan Cycle
80003f3c:	30 1b       	mov	r11,1
80003f3e:	30 9c       	mov	r12,9
80003f40:	f0 1f 00 52 	mcall	80004088 <screen_Init+0x3c8>
	_writeRegister(R61580_DISPLAY_CONTROL4, 0x0008);		//Sets output interval FMARK
80003f44:	30 8b       	mov	r11,8
80003f46:	30 ac       	mov	r12,10
80003f48:	f0 1f 00 50 	mcall	80004088 <screen_Init+0x3c8>
	_writeRegister(R61580_INTERFACE_CONTROL1, 0x0000);	//Sets the interface format
80003f4c:	30 0b       	mov	r11,0
80003f4e:	30 cc       	mov	r12,12
80003f50:	f0 1f 00 4e 	mcall	80004088 <screen_Init+0x3c8>
	_writeRegister(R61580_MARKER_POSITION, 0xD000);		//Sets the output position
80003f54:	e0 6b d0 00 	mov	r11,53248
80003f58:	30 dc       	mov	r12,13
80003f5a:	f0 1f 00 4c 	mcall	80004088 <screen_Init+0x3c8>
	
	_writeRegister(R61580_VCOM, 0x0030);					//Sets equalize function control bit
80003f5e:	33 0b       	mov	r11,48
80003f60:	30 ec       	mov	r12,14
80003f62:	f0 1f 00 4a 	mcall	80004088 <screen_Init+0x3c8>
	_writeRegister(R61580_INTEFACE_CONTROL2, 0x0000);	//Sets the signal polarity
80003f66:	30 0b       	mov	r11,0
80003f68:	30 fc       	mov	r12,15
80003f6a:	f0 1f 00 48 	mcall	80004088 <screen_Init+0x3c8>
	_writeRegister(R61580_ADDRESS_HORIZONTAL, 0);
80003f6e:	30 0b       	mov	r11,0
80003f70:	32 0c       	mov	r12,32
80003f72:	f0 1f 00 46 	mcall	80004088 <screen_Init+0x3c8>
	_writeRegister(R61580_ADDRESS_VERTICAL, 0);			//A frame memory address Set
80003f76:	30 0b       	mov	r11,0
80003f78:	32 1c       	mov	r12,33
80003f7a:	f0 1f 00 44 	mcall	80004088 <screen_Init+0x3c8>
	
	_writeRegister(R61580_NVM_READ2, 0x002E);			// Selects the factor of VREG1OUT 0x77
80003f7e:	32 eb       	mov	r11,46
80003f80:	32 9c       	mov	r12,41
80003f82:	f0 1f 00 42 	mcall	80004088 <screen_Init+0x3c8>
	
	_writeRegister(R61580_ADD_HSA, 0);				// Adresse window Horizontal frame Address (Start Address)
80003f86:	30 0b       	mov	r11,0
80003f88:	35 0c       	mov	r12,80
80003f8a:	f0 1f 00 40 	mcall	80004088 <screen_Init+0x3c8>
	_writeRegister(R61580_ADD_HEA, SCREEN_HEIGHT);		// Adresse window Horizontal frame Address (End Address)
80003f8e:	e0 6b 00 f0 	mov	r11,240
80003f92:	35 1c       	mov	r12,81
80003f94:	f0 1f 00 3d 	mcall	80004088 <screen_Init+0x3c8>
	_writeRegister(R61580_ADD_VEA, 0);				// Adresse window Vertical frame Address (Start Address)
80003f98:	30 0b       	mov	r11,0
80003f9a:	35 2c       	mov	r12,82
80003f9c:	f0 1f 00 3b 	mcall	80004088 <screen_Init+0x3c8>
	_writeRegister(R61580_ADD_VSA, SCREEN_WIDTH);		// Adresse window Vertical frame Address (End Address)
80003fa0:	e0 6b 01 40 	mov	r11,320
80003fa4:	35 2c       	mov	r12,82
80003fa6:	f0 1f 00 39 	mcall	80004088 <screen_Init+0x3c8>
	
	
	_writeRegister(R61580_BASE_IMAGE, (uint16_t) (1 << REV));	// Base image Display Control
80003faa:	30 1b       	mov	r11,1
80003fac:	36 1c       	mov	r12,97
80003fae:	f0 1f 00 37 	mcall	80004088 <screen_Init+0x3c8>
	_writeRegister(R61580_SCROLL_VERTICAL, 0x0000);
80003fb2:	30 0b       	mov	r11,0
80003fb4:	36 ac       	mov	r12,106
80003fb6:	f0 1f 00 35 	mcall	80004088 <screen_Init+0x3c8>
	
	_writeRegister(R61580_PARTIAL_DISPLAY, 0x0000);		// Sets the display position of partial image
80003fba:	30 0b       	mov	r11,0
80003fbc:	e0 6c 00 80 	mov	r12,128
80003fc0:	f0 1f 00 32 	mcall	80004088 <screen_Init+0x3c8>
	_writeRegister(R61580_PARTIAL_FRAME1, 0x0000);		// Sets the start Line Address
80003fc4:	30 0b       	mov	r11,0
80003fc6:	e0 6c 00 81 	mov	r12,129
80003fca:	f0 1f 00 30 	mcall	80004088 <screen_Init+0x3c8>
	_writeRegister(R61580_PARTIAL_FRAME2, 0x005F);		// Sets the end Line Address
80003fce:	35 fb       	mov	r11,95
80003fd0:	e0 6c 00 82 	mov	r12,130
80003fd4:	f0 1f 00 2d 	mcall	80004088 <screen_Init+0x3c8>
	_writeRegister(R61580_PANEL_CONTROL3, 0x0701);		// Sets VCOM equalize period
80003fd8:	e0 6b 07 01 	mov	r11,1793
80003fdc:	e0 6c 00 93 	mov	r12,147
80003fe0:	f0 1f 00 2a 	mcall	80004088 <screen_Init+0x3c8>
	
	_writeRegister(R61580_DISPLAY_CONTROL1, 0x0100);		//Display Control 1
80003fe4:	e0 6b 01 00 	mov	r11,256
80003fe8:	30 7c       	mov	r12,7
80003fea:	f0 1f 00 28 	mcall	80004088 <screen_Init+0x3c8>
	{
		.diva = AVR32_PWM_DIVA_CLK_OFF,
		.divb = AVR32_PWM_DIVB_CLK_OFF,
		.prea = AVR32_PWM_PREA_MCK,
		.preb = AVR32_PWM_PREB_MCK
	};
80003fee:	30 08       	mov	r8,0
80003ff0:	50 88       	stdsp	sp[0x20],r8
80003ff2:	50 98       	stdsp	sp[0x24],r8
80003ff4:	50 a8       	stdsp	sp[0x28],r8
80003ff6:	50 b8       	stdsp	sp[0x2c],r8
		
	volatile avr32_pwm_channel_t pwm_channel = { .ccnt = 0 };
80003ff8:	30 0a       	mov	r10,0
80003ffa:	30 0b       	mov	r11,0
80003ffc:	fa eb 00 00 	st.d	sp[0],r10
80004000:	fa c9 ff f8 	sub	r9,sp,-8
80004004:	f2 eb 00 00 	st.d	r9[0],r10
80004008:	fa c9 ff f0 	sub	r9,sp,-16
8000400c:	f2 eb 00 00 	st.d	r9[0],r10
80004010:	fa c9 ff e8 	sub	r9,sp,-24
80004014:	f2 eb 00 00 	st.d	r9[0],r10

	// With these settings, the output waveform period will be:
	// (115200/256)/20 == 22.5Hz == (MCK/prescaler)/period, with
	// MCK == 115200Hz, prescaler == 256, period == 20. 

	pwm_channel.cdty = 1; // Channel duty cycle, should be < CPRD. 
80004018:	30 1b       	mov	r11,1
8000401a:	50 1b       	stdsp	sp[0x4],r11
	pwm_channel.cprd = 20; // Channel period. 
8000401c:	31 49       	mov	r9,20
8000401e:	50 29       	stdsp	sp[0x8],r9
	pwm_channel.cupd = 0; // Channel update is not used here. 
80004020:	50 48       	stdsp	sp[0x10],r8
	pwm_channel.CMR.calg = PWM_MODE_LEFT_ALIGNED; // Channel mode. 
80004022:	40 09       	lddsp	r9,sp[0x0]
80004024:	f3 d8 d1 01 	bfins	r9,r8,0x8,0x1
80004028:	50 09       	stdsp	sp[0x0],r9
	pwm_channel.CMR.cpol = PWM_POLARITY_LOW;      // Channel polarity. 
8000402a:	40 09       	lddsp	r9,sp[0x0]
8000402c:	f3 d8 d1 21 	bfins	r9,r8,0x9,0x1
80004030:	50 09       	stdsp	sp[0x0],r9
	pwm_channel.CMR.cpd = PWM_UPDATE_DUTY;        // Not used the first time. 
80004032:	40 09       	lddsp	r9,sp[0x0]
80004034:	f3 d8 d1 41 	bfins	r9,r8,0xa,0x1
80004038:	50 09       	stdsp	sp[0x0],r9
	pwm_channel.CMR.cpre = AVR32_PWM_CPRE_MCK_DIV_32; // Channel prescaler. 
8000403a:	40 08       	lddsp	r8,sp[0x0]
8000403c:	30 57       	mov	r7,5
8000403e:	f1 d7 d0 04 	bfins	r8,r7,0x0,0x4
80004042:	50 08       	stdsp	sp[0x0],r8
	
	// Enable the alternative mode of the output pin to connect it to the PWM
	// module within the device. 
	gpio_enable_module_pin(PIN_PWM_TFT, FCT_PWM_TFT);
80004044:	33 cc       	mov	r12,60
80004046:	f0 1f 00 12 	mcall	8000408c <screen_Init+0x3cc>

	// Initialize the PWM module. 
	pwm_init(&pwm_opt);
8000404a:	fa cc ff e0 	sub	r12,sp,-32
8000404e:	f0 1f 00 11 	mcall	80004090 <screen_Init+0x3d0>

	// Set channel configuration to channel 0. 
	pwm_channel_init(5, &pwm_channel);
80004052:	1a 9b       	mov	r11,sp
80004054:	0e 9c       	mov	r12,r7
80004056:	f0 1f 00 10 	mcall	80004094 <screen_Init+0x3d4>

	// Start channel 0. 
	pwm_start_channels(1 << 5);
8000405a:	32 0c       	mov	r12,32
8000405c:	f0 1f 00 0f 	mcall	80004098 <screen_Init+0x3d8>
	spi_setupChipReg(AVR32_SPI0_ADDRESS, &screenOptions, BOARD_OSC0_HZ);

	_reset();
	_powerUp();
	_setPWM();
}
80004060:	2e 8d       	sub	sp,-96
80004062:	e3 cd 80 80 	ldm	sp++,r7,pc
80004066:	00 00       	add	r0,r0
80004068:	80 00       	ld.sh	r0,r0[0x0]
8000406a:	50 a0       	stdsp	sp[0x28],r0
8000406c:	80 00       	ld.sh	r0,r0[0x0]
8000406e:	50 c0       	stdsp	sp[0x30],r0
80004070:	80 00       	ld.sh	r0,r0[0x0]
80004072:	29 c4       	sub	r4,-100
80004074:	80 00       	ld.sh	r0,r0[0x0]
80004076:	2e ee       	sub	lr,-18
80004078:	80 00       	ld.sh	r0,r0[0x0]
8000407a:	30 7c       	mov	r12,7
8000407c:	80 00       	ld.sh	r0,r0[0x0]
8000407e:	2f c4       	sub	r4,-4
80004080:	80 00       	ld.sh	r0,r0[0x0]
80004082:	2a 26       	sub	r6,-94
80004084:	80 00       	ld.sh	r0,r0[0x0]
80004086:	2a 0a       	sub	r10,-96
80004088:	80 00       	ld.sh	r0,r0[0x0]
8000408a:	3a bc       	mov	r12,-85
8000408c:	80 00       	ld.sh	r0,r0[0x0]
8000408e:	29 72       	sub	r2,-105
80004090:	80 00       	ld.sh	r0,r0[0x0]
80004092:	2e 88       	sub	r8,-24
80004094:	80 00       	ld.sh	r0,r0[0x0]
80004096:	2e 40       	sub	r0,-28
80004098:	80 00       	ld.sh	r0,r0[0x0]
8000409a:	2e 76       	sub	r6,-25

8000409c <dac_Init>:
}


// Created 22.11.17 MLN
void dac_Init(void)
{
8000409c:	d4 01       	pushm	lr
	// Configuring PB0-15 for audio output
	AVR32_GPIO.port[1].oders = 0x0000FFFF;
8000409e:	e0 69 ff ff 	mov	r9,65535
800040a2:	fe 78 10 00 	mov	r8,-61440
800040a6:	f1 49 01 44 	st.w	r8[324],r9
	
	gpio_set_gpio_pin(DAC_CS_PIN);			// Chip select inactive = 1
800040aa:	32 cc       	mov	r12,44
800040ac:	f0 1f 00 0b 	mcall	800040d8 <dac_Init+0x3c>
	gpio_set_gpio_pin(DAC_WR_PIN);			// Write active low
800040b0:	32 dc       	mov	r12,45
800040b2:	f0 1f 00 0a 	mcall	800040d8 <dac_Init+0x3c>
	gpio_set_gpio_pin(DAC_LDAC_PIN);		// Transfer active low
800040b6:	32 ec       	mov	r12,46
800040b8:	f0 1f 00 08 	mcall	800040d8 <dac_Init+0x3c>
	gpio_set_gpio_pin(DAC_PD_PIN);
800040bc:	32 ac       	mov	r12,42
800040be:	f0 1f 00 07 	mcall	800040d8 <dac_Init+0x3c>
	
	// Deleting DAC contents
	gpio_set_gpio_pin(DAC_CLR_PIN);
800040c2:	32 fc       	mov	r12,47
800040c4:	f0 1f 00 05 	mcall	800040d8 <dac_Init+0x3c>
	gpio_clr_gpio_pin(DAC_CLR_PIN);
800040c8:	32 fc       	mov	r12,47
800040ca:	f0 1f 00 05 	mcall	800040dc <dac_Init+0x40>
	gpio_set_gpio_pin(DAC_CLR_PIN);
800040ce:	32 fc       	mov	r12,47
800040d0:	f0 1f 00 02 	mcall	800040d8 <dac_Init+0x3c>
800040d4:	d8 02       	popm	pc
800040d6:	00 00       	add	r0,r0
800040d8:	80 00       	ld.sh	r0,r0[0x0]
800040da:	2a 0a       	sub	r10,-96
800040dc:	80 00       	ld.sh	r0,r0[0x0]
800040de:	2a 26       	sub	r6,-94

800040e0 <usart_init>:
	gpio_enable_pin_pull_up(PIN_INT1);
	gpio_enable_pin_interrupt(PIN_INT1, GPIO_FALLING_EDGE);
	INTC_register_interrupt(&rtc_rtcISR, AVR32_GPIO_IRQ3, AVR32_INTC_INT0);
}

void usart_init(void){
800040e0:	d4 21       	pushm	r4-r7,lr
800040e2:	20 dd       	sub	sp,52
		.baudrate     = 250000,
		.charlength   = 8,
		.paritytype   = USART_NO_PARITY,
		.stopbits     = USART_1_STOPBIT,
		.channelmode  = USART_NORMAL_CHMODE
	};
800040e4:	49 78       	lddpc	r8,80004140 <usart_init+0x60>
800040e6:	fa cb ff d8 	sub	r11,sp,-40
800040ea:	f0 e6 00 00 	ld.d	r6,r8[0]
800040ee:	f6 e7 00 00 	st.d	r11[0],r6
800040f2:	70 28       	ld.w	r8,r8[0x8]
800040f4:	97 28       	st.w	r11[0x8],r8
		{USART1_TXD_PIN, USART1_TXD_FCT},
		{USART1_RXD_PIN, USART1_RXD_FCT},
		{USART1_CLK_PIN, USART1_CLK_FCT},
		{USART1_RTS_PIN, USART1_RTS_FCT},
		{USART1_CTS_PIN, USART1_CTS_FCT}
	};
800040f6:	49 48       	lddpc	r8,80004144 <usart_init+0x64>
800040f8:	1a 97       	mov	r7,sp
800040fa:	f0 e4 00 00 	ld.d	r4,r8[0]
800040fe:	fa e5 00 00 	st.d	sp[0],r4
80004102:	f0 e4 00 08 	ld.d	r4,r8[8]
80004106:	fa e5 00 08 	st.d	sp[8],r4
8000410a:	f0 e4 00 10 	ld.d	r4,r8[16]
8000410e:	fa e5 00 10 	st.d	sp[16],r4
80004112:	f0 e4 00 18 	ld.d	r4,r8[24]
80004116:	fa e5 00 18 	st.d	sp[24],r4
8000411a:	f0 e8 00 20 	ld.d	r8,r8[32]
8000411e:	fa e9 00 20 	st.d	sp[32],r8
	
	usart_init_rs232(&AVR32_USART1, &USART_OPTIONS, (BOARD_OSC0_HZ / 2));
80004122:	e0 6a 48 00 	mov	r10,18432
80004126:	ea 1a 01 e8 	orh	r10,0x1e8
8000412a:	fe 7c 18 00 	mov	r12,-59392
8000412e:	f0 1f 00 07 	mcall	80004148 <usart_init+0x68>
	gpio_enable_module (USART_GPIO_MAP,sizeof(USART_GPIO_MAP)/sizeof(USART_GPIO_MAP[0]));
80004132:	30 5b       	mov	r11,5
80004134:	1a 9c       	mov	r12,sp
80004136:	f0 1f 00 06 	mcall	8000414c <usart_init+0x6c>
}
8000413a:	2f 3d       	sub	sp,-52
8000413c:	d8 22       	popm	r4-r7,pc
8000413e:	00 00       	add	r0,r0
80004140:	80 00       	ld.sh	r0,r0[0x0]
80004142:	51 48       	stdsp	sp[0x50],r8
80004144:	80 00       	ld.sh	r0,r0[0x0]
80004146:	50 e0       	stdsp	sp[0x38],r0
80004148:	80 00       	ld.sh	r0,r0[0x0]
8000414a:	34 9c       	mov	r12,73
8000414c:	80 00       	ld.sh	r0,r0[0x0]
8000414e:	29 c4       	sub	r4,-100

80004150 <twi_Init>:
 * Initializes Two-Wire Interface for communication with external RTC module
 *
 * Created 15.11.17 MLN
 * Last modified 15.11.17 MLN
 */
void twi_Init(void){
80004150:	eb cd 40 80 	pushm	r7,lr
80004154:	20 7d       	sub	sp,28
	gpio_set_gpio_pin(PIN_RTC_RST);
80004156:	31 fc       	mov	r12,31
80004158:	f0 1f 00 1b 	mcall	800041c4 <twi_Init+0x74>
	gpio_set_gpio_pin(PIN_SDA);
8000415c:	31 dc       	mov	r12,29
8000415e:	f0 1f 00 1a 	mcall	800041c4 <twi_Init+0x74>
	gpio_clr_gpio_pin(PIN_RTC_RST);
80004162:	31 fc       	mov	r12,31
80004164:	f0 1f 00 19 	mcall	800041c8 <twi_Init+0x78>
	twi_options_t i2c_options =
	{
		.pba_hz = BOARD_OSC0_HZ,		// Vitesse du microcontrleur 
		.speed = TWI_MASTER_SPEED,		// Vitesse de transmission 100-400KHz
		.chip = (RTC_ADDRESS_WRITE >> 1)// Adresse du slave
	};
80004168:	49 98       	lddpc	r8,800041cc <twi_Init+0x7c>
8000416a:	fa c7 ff f0 	sub	r7,sp,-16
8000416e:	f0 ea 00 00 	ld.d	r10,r8[0]
80004172:	ee eb 00 00 	st.d	r7[0],r10
80004176:	70 28       	ld.w	r8,r8[0x8]
80004178:	8f 28       	st.w	r7[0x8],r8
	// Assign I/Os to TWI.
	const gpio_map_t TWI_GPIO_MAP =
	{
		{PIN_SCL, FCT_SCL},	// TWI Clock.
		{PIN_SDA, FCT_SDA}	// TWI Data.
	};
8000417a:	49 68       	lddpc	r8,800041d0 <twi_Init+0x80>
8000417c:	1a 9c       	mov	r12,sp
8000417e:	f0 ea 00 00 	ld.d	r10,r8[0]
80004182:	fa eb 00 00 	st.d	sp[0],r10
80004186:	f0 e8 00 08 	ld.d	r8,r8[8]
8000418a:	fa e9 00 08 	st.d	sp[8],r8
	gpio_enable_module(TWI_GPIO_MAP, sizeof(TWI_GPIO_MAP) / sizeof(TWI_GPIO_MAP[0]));
8000418e:	30 2b       	mov	r11,2
80004190:	f0 1f 00 11 	mcall	800041d4 <twi_Init+0x84>
	twi_master_init(&AVR32_TWI, &i2c_options);
80004194:	0e 9b       	mov	r11,r7
80004196:	fe 7c 2c 00 	mov	r12,-54272
8000419a:	f0 1f 00 10 	mcall	800041d8 <twi_Init+0x88>
	
	gpio_enable_pin_glitch_filter(PIN_INT1);
8000419e:	31 cc       	mov	r12,28
800041a0:	f0 1f 00 0f 	mcall	800041dc <twi_Init+0x8c>
	gpio_enable_pin_pull_up(PIN_INT1);
800041a4:	31 cc       	mov	r12,28
800041a6:	f0 1f 00 0f 	mcall	800041e0 <twi_Init+0x90>
	gpio_enable_pin_interrupt(PIN_INT1, GPIO_FALLING_EDGE);
800041aa:	30 2b       	mov	r11,2
800041ac:	31 cc       	mov	r12,28
800041ae:	f0 1f 00 0e 	mcall	800041e4 <twi_Init+0x94>
	INTC_register_interrupt(&rtc_rtcISR, AVR32_GPIO_IRQ3, AVR32_INTC_INT0);
800041b2:	30 0a       	mov	r10,0
800041b4:	34 3b       	mov	r11,67
800041b6:	48 dc       	lddpc	r12,800041e8 <twi_Init+0x98>
800041b8:	f0 1f 00 0d 	mcall	800041ec <twi_Init+0x9c>
}
800041bc:	2f 9d       	sub	sp,-28
800041be:	e3 cd 80 80 	ldm	sp++,r7,pc
800041c2:	00 00       	add	r0,r0
800041c4:	80 00       	ld.sh	r0,r0[0x0]
800041c6:	2a 0a       	sub	r10,-96
800041c8:	80 00       	ld.sh	r0,r0[0x0]
800041ca:	2a 26       	sub	r6,-94
800041cc:	80 00       	ld.sh	r0,r0[0x0]
800041ce:	51 10       	stdsp	sp[0x44],r0
800041d0:	80 00       	ld.sh	r0,r0[0x0]
800041d2:	51 34       	stdsp	sp[0x4c],r4
800041d4:	80 00       	ld.sh	r0,r0[0x0]
800041d6:	29 c4       	sub	r4,-100
800041d8:	80 00       	ld.sh	r0,r0[0x0]
800041da:	33 78       	mov	r8,55
800041dc:	80 00       	ld.sh	r0,r0[0x0]
800041de:	2a 42       	sub	r2,-92
800041e0:	80 00       	ld.sh	r0,r0[0x0]
800041e2:	29 f4       	sub	r4,-97
800041e4:	80 00       	ld.sh	r0,r0[0x0]
800041e6:	2a 58       	sub	r8,-91
800041e8:	80 00       	ld.sh	r0,r0[0x0]
800041ea:	43 d8       	lddsp	r8,sp[0xf4]
800041ec:	80 00       	ld.sh	r0,r0[0x0]
800041ee:	2a b8       	sub	r8,-85

800041f0 <tc1_Init>:
 * Used as audio sample updater.
 *
 * Created 10.11.17 MLN
 * Last modified 11.11.17 MLN
 */
void tc1_Init(void){
800041f0:	d4 01       	pushm	lr
	
	static const gpio_map_t T1_GPIO = {
		{PIN_T1_IOA, FCT_T1_IOA}
	};
	
	gpio_enable_module(T1_GPIO, 1);
800041f2:	30 1b       	mov	r11,1
800041f4:	48 ec       	lddpc	r12,8000422c <tc1_Init+0x3c>
800041f6:	f0 1f 00 0f 	mcall	80004230 <tc1_Init+0x40>
	
	
	// Initialize the timer/counter.
	tc_init_waveform(&AVR32_TC, &WAVEFORM_OPT1);
800041fa:	48 fb       	lddpc	r11,80004234 <tc1_Init+0x44>
800041fc:	fe 7c 38 00 	mov	r12,-51200
80004200:	f0 1f 00 0e 	mcall	80004238 <tc1_Init+0x48>
	tc_write_rc(&AVR32_TC, TC1_CHANNEL, 181);  // Set RC value. 181
80004204:	e0 6a 00 b5 	mov	r10,181
80004208:	30 1b       	mov	r11,1
8000420a:	fe 7c 38 00 	mov	r12,-51200
8000420e:	f0 1f 00 0c 	mcall	8000423c <tc1_Init+0x4c>
	tc_configure_interrupts(&AVR32_TC, TC1_CHANNEL, &TC1_INTERRUPT);
80004212:	48 ca       	lddpc	r10,80004240 <tc1_Init+0x50>
80004214:	30 1b       	mov	r11,1
80004216:	fe 7c 38 00 	mov	r12,-51200
8000421a:	f0 1f 00 0b 	mcall	80004244 <tc1_Init+0x54>
	INTC_register_interrupt (&tc1_irq, AVR32_TC_IRQ1, AVR32_INTC_INT0);
8000421e:	30 0a       	mov	r10,0
80004220:	e0 6b 01 c1 	mov	r11,449
80004224:	48 9c       	lddpc	r12,80004248 <tc1_Init+0x58>
80004226:	f0 1f 00 0a 	mcall	8000424c <tc1_Init+0x5c>
}
8000422a:	d8 02       	popm	pc
8000422c:	80 00       	ld.sh	r0,r0[0x0]
8000422e:	51 2c       	stdsp	sp[0x48],r12
80004230:	80 00       	ld.sh	r0,r0[0x0]
80004232:	29 c4       	sub	r4,-100
80004234:	80 00       	ld.sh	r0,r0[0x0]
80004236:	51 08       	stdsp	sp[0x40],r8
80004238:	80 00       	ld.sh	r0,r0[0x0]
8000423a:	30 be       	mov	lr,11
8000423c:	80 00       	ld.sh	r0,r0[0x0]
8000423e:	31 7e       	mov	lr,23
80004240:	80 00       	ld.sh	r0,r0[0x0]
80004242:	51 44       	stdsp	sp[0x50],r4
80004244:	80 00       	ld.sh	r0,r0[0x0]
80004246:	31 b2       	mov	r2,27
80004248:	80 00       	ld.sh	r0,r0[0x0]
8000424a:	38 e0       	mov	r0,-114
8000424c:	80 00       	ld.sh	r0,r0[0x0]
8000424e:	2a b8       	sub	r8,-85

80004250 <spi1_Init>:
 * Initializes SPI transmission for DAC volume control
 *
 * Created 06.11.17 MLN
 * Last modified 06.11.17 MLN
 */
void spi1_Init(void) {
80004250:	eb cd 40 c0 	pushm	r6-r7,lr
80004254:	21 2d       	sub	sp,72
		{ PIN_NPCS_SD,	FCT_NPCS_SD	  },
		{ PIN_NPCS_DA, FCT_NPCS_DA		},
		{ PIN_SCK_SPI1, FCT_SCK_SPI1   },
		{ PIN_MISO_SPI1, FCT_MISO_SPI1 },
		{ PIN_MOSI_SPI1, FCT_MOSI_SPI1 }
	};
80004256:	4a b8       	lddpc	r8,80004300 <spi1_Init+0xb0>
80004258:	fa cc ff e0 	sub	r12,sp,-32
8000425c:	f0 ea 00 00 	ld.d	r10,r8[0]
80004260:	f8 eb 00 00 	st.d	r12[0],r10
80004264:	f0 ea 00 08 	ld.d	r10,r8[8]
80004268:	f8 eb 00 08 	st.d	r12[8],r10
8000426c:	f0 ea 00 10 	ld.d	r10,r8[16]
80004270:	f8 eb 00 10 	st.d	r12[16],r10
80004274:	f0 ea 00 18 	ld.d	r10,r8[24]
80004278:	f8 eb 00 18 	st.d	r12[24],r10
8000427c:	f0 e8 00 20 	ld.d	r8,r8[32]
80004280:	f8 e9 00 20 	st.d	r12[32],r8
		.spck_delay		= 	0,					// Delay entre CS et SPCK.
		.trans_delay	= 	0,					// Delay entre deux transfert.
		.stay_act		=	1,					// ?
		.spi_mode		= 	1,					// CPOL = 0 / NCPHA = 0 => mode = 1
		.modfdis		=	1					// ?
	};
80004284:	4a 08       	lddpc	r8,80004304 <spi1_Init+0xb4>
80004286:	fa c7 ff f0 	sub	r7,sp,-16
8000428a:	f0 ea 00 00 	ld.d	r10,r8[0]
8000428e:	ee eb 00 00 	st.d	r7[0],r10
80004292:	f0 e8 00 08 	ld.d	r8,r8[8]
80004296:	ee e9 00 08 	st.d	r7[8],r8
		.spck_delay		= 	0,			// Delay entre CS et SPCK.
		.trans_delay	= 	0,			// Delay entre deux transfert.
		.stay_act		=	1,			// ?
		.spi_mode		= 	0,			// ?
		.modfdis		=	1			// ?
	};
8000429a:	49 c8       	lddpc	r8,80004308 <spi1_Init+0xb8>
8000429c:	1a 96       	mov	r6,sp
8000429e:	f0 ea 00 00 	ld.d	r10,r8[0]
800042a2:	fa eb 00 00 	st.d	sp[0],r10
800042a6:	f0 e8 00 08 	ld.d	r8,r8[8]
800042aa:	fa e9 00 08 	st.d	sp[8],r8
	
	// Assigning IOs to SPI
	gpio_enable_module(SPI1_GPIO_MAP, sizeof (SPI1_GPIO_MAP)/ sizeof(SPI1_GPIO_MAP[0]));
800042ae:	30 5b       	mov	r11,5
800042b0:	f0 1f 00 17 	mcall	8000430c <spi1_Init+0xbc>
	
	// Initializing SPI as master
	spi_initMaster(SD_MMC_SPI, &spiOptionsDA2);
800042b4:	0e 9b       	mov	r11,r7
800042b6:	fe 7c 28 00 	mov	r12,-55296
800042ba:	f0 1f 00 16 	mcall	80004310 <spi1_Init+0xc0>
	
	spi_selectionMode(SD_MMC_SPI, 0, 0, 0);
800042be:	30 09       	mov	r9,0
800042c0:	12 9a       	mov	r10,r9
800042c2:	12 9b       	mov	r11,r9
800042c4:	fe 7c 28 00 	mov	r12,-55296
800042c8:	f0 1f 00 13 	mcall	80004314 <spi1_Init+0xc4>
	// Initializes volume control DAC
	spi_setupChipReg(SD_MMC_SPI, &spiOptionsDA2, BOARD_OSC0_HZ);
800042cc:	e0 6a 90 00 	mov	r10,36864
800042d0:	ea 1a 03 d0 	orh	r10,0x3d0
800042d4:	0e 9b       	mov	r11,r7
800042d6:	fe 7c 28 00 	mov	r12,-55296
800042da:	f0 1f 00 10 	mcall	80004318 <spi1_Init+0xc8>
	spi_setupChipReg(SD_MMC_SPI, &spiOptionsSD,  BOARD_OSC0_HZ);
800042de:	e0 6a 90 00 	mov	r10,36864
800042e2:	ea 1a 03 d0 	orh	r10,0x3d0
800042e6:	1a 9b       	mov	r11,sp
800042e8:	fe 7c 28 00 	mov	r12,-55296
800042ec:	f0 1f 00 0b 	mcall	80004318 <spi1_Init+0xc8>
	
	spi_enable(SD_MMC_SPI);
800042f0:	fe 7c 28 00 	mov	r12,-55296
800042f4:	f0 1f 00 0a 	mcall	8000431c <spi1_Init+0xcc>
}
800042f8:	2e ed       	sub	sp,-72
800042fa:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800042fe:	00 00       	add	r0,r0
80004300:	80 00       	ld.sh	r0,r0[0x0]
80004302:	51 54       	stdsp	sp[0x54],r4
80004304:	80 00       	ld.sh	r0,r0[0x0]
80004306:	51 1c       	stdsp	sp[0x44],r12
80004308:	80 00       	ld.sh	r0,r0[0x0]
8000430a:	50 d0       	stdsp	sp[0x34],r0
8000430c:	80 00       	ld.sh	r0,r0[0x0]
8000430e:	29 c4       	sub	r4,-100
80004310:	80 00       	ld.sh	r0,r0[0x0]
80004312:	2e ee       	sub	lr,-18
80004314:	80 00       	ld.sh	r0,r0[0x0]
80004316:	2f 26       	sub	r6,-14
80004318:	80 00       	ld.sh	r0,r0[0x0]
8000431a:	2f c4       	sub	r4,-4
8000431c:	80 00       	ld.sh	r0,r0[0x0]
8000431e:	30 7c       	mov	r12,7

80004320 <board_init>:
#define TWI_MASTER_SPEED 100000
#define RTC_ADDRESS_WRITE 0xD0



void board_init(void) {
80004320:	d4 01       	pushm	lr
	sysclk_init();
80004322:	f0 1f 00 09 	mcall	80004344 <board_init+0x24>
	
	Disable_global_interrupt();
80004326:	d3 03       	ssrf	0x10
	// Configuration des vecteurs d'interruption:
	// Initialize and enable interrupt
	irq_initialize_vectors();
80004328:	f0 1f 00 08 	mcall	80004348 <board_init+0x28>
	cpu_irq_enable();
8000432c:	d5 03       	csrf	0x10
	
	twi_Init();
8000432e:	f0 1f 00 08 	mcall	8000434c <board_init+0x2c>
	usart_init();
80004332:	f0 1f 00 08 	mcall	80004350 <board_init+0x30>
	spi1_Init();
80004336:	f0 1f 00 08 	mcall	80004354 <board_init+0x34>
	//tc0_Init();
	tc1_Init();
8000433a:	f0 1f 00 08 	mcall	80004358 <board_init+0x38>
	dac_Init();
8000433e:	f0 1f 00 08 	mcall	8000435c <board_init+0x3c>
}
80004342:	d8 02       	popm	pc
80004344:	80 00       	ld.sh	r0,r0[0x0]
80004346:	4b 98       	lddpc	r8,80004428 <sdcard_setFileToRead+0x34>
80004348:	80 00       	ld.sh	r0,r0[0x0]
8000434a:	2b 38       	sub	r8,-77
8000434c:	80 00       	ld.sh	r0,r0[0x0]
8000434e:	41 50       	lddsp	r0,sp[0x54]
80004350:	80 00       	ld.sh	r0,r0[0x0]
80004352:	40 e0       	lddsp	r0,sp[0x38]
80004354:	80 00       	ld.sh	r0,r0[0x0]
80004356:	42 50       	lddsp	r0,sp[0x94]
80004358:	80 00       	ld.sh	r0,r0[0x0]
8000435a:	41 f0       	lddsp	r0,sp[0x7c]
8000435c:	80 00       	ld.sh	r0,r0[0x0]
8000435e:	40 9c       	lddsp	r12,sp[0x24]

80004360 <mainGauche>:
#include "RTC/rtc.h"
#include "mainGauche.h"



void mainGauche(void){
80004360:	eb cd 40 80 	pushm	r7,lr
80004364:	20 4d       	sub	sp,16
	
	board_init();
80004366:	f0 1f 00 15 	mcall	800043b8 <mainGauche+0x58>
	screen_Init();
8000436a:	f0 1f 00 15 	mcall	800043bc <mainGauche+0x5c>
	//sdcard_init();
	//gui_loadingScreen();
	screen_SetPixels(Rect(0,0,320,240), (Color){RED});
8000436e:	30 0b       	mov	r11,0
80004370:	50 0b       	stdsp	sp[0x0],r11
80004372:	31 f8       	mov	r8,31
80004374:	ba 08       	st.h	sp[0x0],r8
80004376:	e0 68 00 f0 	mov	r8,240
8000437a:	e0 69 01 40 	mov	r9,320
8000437e:	16 9a       	mov	r10,r11
80004380:	fa cc ff fc 	sub	r12,sp,-4
80004384:	f0 1f 00 0f 	mcall	800043c0 <mainGauche+0x60>
80004388:	40 08       	lddsp	r8,sp[0x0]
8000438a:	1a d8       	st.w	--sp,r8
8000438c:	fa e8 00 08 	ld.d	r8,sp[8]
80004390:	bb 29       	st.d	--sp,r8
80004392:	f0 1f 00 0d 	mcall	800043c4 <mainGauche+0x64>
	
	
	gfx_BeginNewTerminal((Vector2){20,220});
80004396:	30 4a       	mov	r10,4
80004398:	48 cb       	lddpc	r11,800043c8 <mainGauche+0x68>
8000439a:	fa cc ff e8 	sub	r12,sp,-24
8000439e:	f0 1f 00 0c 	mcall	800043cc <mainGauche+0x6c>
800043a2:	40 68       	lddsp	r8,sp[0x18]
800043a4:	1a d8       	st.w	--sp,r8
800043a6:	f0 1f 00 0b 	mcall	800043d0 <mainGauche+0x70>
800043aa:	2f cd       	sub	sp,-16
	//gfx_AddLineToTerminal("Heure : ", 8, (Color){WHITE}, 0);
	while(1){
		audio_playFile(0);
800043ac:	30 07       	mov	r7,0
800043ae:	0e 9c       	mov	r12,r7
800043b0:	f0 1f 00 09 	mcall	800043d4 <mainGauche+0x74>
800043b4:	cf db       	rjmp	800043ae <mainGauche+0x4e>
800043b6:	00 00       	add	r0,r0
800043b8:	80 00       	ld.sh	r0,r0[0x0]
800043ba:	43 20       	lddsp	r0,sp[0xc8]
800043bc:	80 00       	ld.sh	r0,r0[0x0]
800043be:	3c c0       	mov	r0,-52
800043c0:	80 00       	ld.sh	r0,r0[0x0]
800043c2:	3a ac       	mov	r12,-86
800043c4:	80 00       	ld.sh	r0,r0[0x0]
800043c6:	3c 20       	mov	r0,-62
800043c8:	80 00       	ld.sh	r0,r0[0x0]
800043ca:	51 7c       	stdsp	sp[0x5c],r12
800043cc:	80 00       	ld.sh	r0,r0[0x0]
800043ce:	4c 38       	lddpc	r8,800044d8 <_pdcaInit+0x30>
800043d0:	80 00       	ld.sh	r0,r0[0x0]
800043d2:	3a 3c       	mov	r12,-93
800043d4:	80 00       	ld.sh	r0,r0[0x0]
800043d6:	37 d8       	mov	r8,125

800043d8 <rtc_rtcISR>:
	#else
	
	#endif
}

__attribute__((__interrupt__)) void rtc_rtcISR(void){
800043d8:	d4 01       	pushm	lr
	timeChanged  = true;
800043da:	30 19       	mov	r9,1
800043dc:	48 48       	lddpc	r8,800043ec <rtc_rtcISR+0x14>
800043de:	b0 89       	st.b	r8[0x0],r9
	
	//FUNKY FANKY DEFINE
	gpio_clear_pin_interrupt_flag(PIN_INT1);
800043e0:	31 cc       	mov	r12,28
800043e2:	f0 1f 00 04 	mcall	800043f0 <rtc_rtcISR+0x18>
}
800043e6:	d4 02       	popm	lr
800043e8:	d6 03       	rete
800043ea:	00 00       	add	r0,r0
800043ec:	00 00       	add	r0,r0
800043ee:	00 0d       	add	sp,r0
800043f0:	80 00       	ld.sh	r0,r0[0x0]
800043f2:	2a 9e       	sub	lr,-87

800043f4 <sdcard_setFileToRead>:
bool sdcard_checkPresence(void){
	return sd_mmc_spi_check_presence(); 
}

bool sdcard_setFileToRead(uint8_t fileId){
	cluster = files[fileId].firstCluster;
800043f4:	a5 7c       	lsl	r12,0x5
800043f6:	49 78       	lddpc	r8,80004450 <sdcard_setFileToRead+0x5c>
800043f8:	f0 0c 00 0c 	add	r12,r8,r12
800043fc:	78 78       	ld.w	r8,r12[0x1c]
800043fe:	49 69       	lddpc	r9,80004454 <sdcard_setFileToRead+0x60>
80004400:	93 08       	st.w	r9[0x0],r8
	if(cluster == 0)
80004402:	58 08       	cp.w	r8,0
80004404:	c0 21       	brne	80004408 <sdcard_setFileToRead+0x14>
80004406:	5e fd       	retal	0
		return false;
	sector = (cluster - 2) * sectorPerCluster + dataSector;
80004408:	49 49       	lddpc	r9,80004458 <sdcard_setFileToRead+0x64>
8000440a:	13 89       	ld.ub	r9,r9[0x0]
8000440c:	20 28       	sub	r8,2
8000440e:	f2 08 02 48 	mul	r8,r9,r8
80004412:	49 39       	lddpc	r9,8000445c <sdcard_setFileToRead+0x68>
80004414:	72 09       	ld.w	r9,r9[0x0]
80004416:	12 08       	add	r8,r9
80004418:	49 29       	lddpc	r9,80004460 <sdcard_setFileToRead+0x6c>
8000441a:	93 08       	st.w	r9[0x0],r8
	clustersFirstSector = sector;
8000441c:	49 29       	lddpc	r9,80004464 <sdcard_setFileToRead+0x70>
8000441e:	93 08       	st.w	r9[0x0],r8
	
	if(isFAT32){
80004420:	49 28       	lddpc	r8,80004468 <sdcard_setFileToRead+0x74>
80004422:	11 89       	ld.ub	r9,r8[0x0]
80004424:	30 08       	mov	r8,0
80004426:	f0 09 18 00 	cp.b	r9,r8
8000442a:	c0 b0       	breq	80004440 <sdcard_setFileToRead+0x4c>
		division = 7;
8000442c:	30 79       	mov	r9,7
8000442e:	49 08       	lddpc	r8,8000446c <sdcard_setFileToRead+0x78>
80004430:	b0 89       	st.b	r8[0x0],r9
		sectorsEnd = FILE_END_32;
80004432:	e0 69 ff f8 	mov	r9,65528
80004436:	ea 19 0f ff 	orh	r9,0xfff
8000443a:	48 e8       	lddpc	r8,80004470 <sdcard_setFileToRead+0x7c>
8000443c:	91 09       	st.w	r8[0x0],r9
8000443e:	5e ff       	retal	1
	}
	else{
		division = 8;
80004440:	30 89       	mov	r9,8
80004442:	48 b8       	lddpc	r8,8000446c <sdcard_setFileToRead+0x78>
80004444:	b0 89       	st.b	r8[0x0],r9
		sectorsEnd = FILE_END_16;
80004446:	e0 69 ff ef 	mov	r9,65519
8000444a:	48 a8       	lddpc	r8,80004470 <sdcard_setFileToRead+0x7c>
8000444c:	91 09       	st.w	r8[0x0],r9
8000444e:	5e ff       	retal	1
80004450:	00 00       	add	r0,r0
80004452:	09 98       	ld.ub	r8,r4[0x1]
80004454:	00 00       	add	r0,r0
80004456:	09 8c       	ld.ub	r12,r4[0x0]
80004458:	00 00       	add	r0,r0
8000445a:	09 94       	ld.ub	r4,r4[0x1]
8000445c:	00 00       	add	r0,r0
8000445e:	18 18       	sub	r8,r12
80004460:	00 00       	add	r0,r0
80004462:	09 90       	ld.ub	r0,r4[0x1]
80004464:	00 00       	add	r0,r0
80004466:	18 24       	rsub	r4,r12
80004468:	00 00       	add	r0,r0
8000446a:	07 42       	ld.w	r2,--r3
8000446c:	00 00       	add	r0,r0
8000446e:	18 28       	rsub	r8,r12
80004470:	00 00       	add	r0,r0
80004472:	09 88       	ld.ub	r8,r4[0x0]

80004474 <pdcaISR>:
	//! \brief Enable pdca transfer interrupt when completed
	INTC_register_interrupt(&pdcaISR, AVR32_PDCA_IRQ_0, AVR32_INTC_INT1);  // pdca_channel_spi0_RX = 0
}

__attribute__((__interrupt__)) void pdcaISR(void)
{
80004474:	d4 01       	pushm	lr
	// Disable all interrupts.
	//Disable_global_interrupt();
	// Disable interrupt channel.
	pdca_disable_interrupt_transfer_complete(0);
80004476:	30 0c       	mov	r12,0
80004478:	f0 1f 00 08 	mcall	80004498 <pdcaISR+0x24>
	sd_mmc_spi_read_close_PDCA();//unselects the SD/MMC memory.
8000447c:	f0 1f 00 08 	mcall	8000449c <pdcaISR+0x28>
	// Disable unnecessary channel
	pdca_disable(1);
80004480:	30 1c       	mov	r12,1
80004482:	f0 1f 00 08 	mcall	800044a0 <pdcaISR+0x2c>
	pdca_disable(0);
80004486:	30 0c       	mov	r12,0
80004488:	f0 1f 00 06 	mcall	800044a0 <pdcaISR+0x2c>
	// Enable all interrupts.
	//Enable_global_interrupt();
	endOfTransfer = true;
8000448c:	30 19       	mov	r9,1
8000448e:	48 68       	lddpc	r8,800044a4 <pdcaISR+0x30>
80004490:	b0 89       	st.b	r8[0x0],r9
80004492:	d4 02       	popm	lr
80004494:	d6 03       	rete
80004496:	00 00       	add	r0,r0
80004498:	80 00       	ld.sh	r0,r0[0x0]
8000449a:	2c 30       	sub	r0,-61
8000449c:	80 00       	ld.sh	r0,r0[0x0]
8000449e:	21 20       	sub	r0,18
800044a0:	80 00       	ld.sh	r0,r0[0x0]
800044a2:	2b d8       	sub	r8,-67
800044a4:	00 00       	add	r0,r0
800044a6:	07 43       	ld.w	r3,--r3

800044a8 <_pdcaInit>:
		entry++;
	}
}

void _pdcaInit(void)
{
800044a8:	eb cd 40 b0 	pushm	r4-r5,r7,lr
800044ac:	20 cd       	sub	sp,48
		.size = 512,                                // transfer counter: here the size of the string
		.r_addr = NULL,                             // next memory address after 1st transfer complete
		.r_size = 0,                                // next transfer counter not used here
		.pid = 8,          // select peripheral ID - data are on reception from SPI1 RX line
		.transfer_size = PDCA_TRANSFER_SIZE_BYTE    // select size of the transfer: 8,16,32 bits
	};
800044ae:	49 78       	lddpc	r8,80004508 <_pdcaInit+0x60>
800044b0:	fa c7 ff e8 	sub	r7,sp,-24
800044b4:	f0 ea 00 00 	ld.d	r10,r8[0]
800044b8:	ee eb 00 00 	st.d	r7[0],r10
800044bc:	f0 ea 00 08 	ld.d	r10,r8[8]
800044c0:	ee eb 00 08 	st.d	r7[8],r10
800044c4:	f0 e8 00 10 	ld.d	r8,r8[16]
800044c8:	ee e9 00 10 	st.d	r7[16],r8
		.size = 512,                                // transfer counter: here the size of the string
		.r_addr = NULL,                             // next memory address after 1st transfer complete
		.r_size = 0,                                // next transfer counter not used here
		.pid = 16,          // select peripheral ID - data are on emission from SPI1 TX line
		.transfer_size = PDCA_TRANSFER_SIZE_BYTE    // select size of the transfer: 8,16,32 bits
	};
800044cc:	49 08       	lddpc	r8,8000450c <_pdcaInit+0x64>
800044ce:	1a 9b       	mov	r11,sp
800044d0:	f0 e4 00 00 	ld.d	r4,r8[0]
800044d4:	fa e5 00 00 	st.d	sp[0],r4
800044d8:	f0 e4 00 08 	ld.d	r4,r8[8]
800044dc:	fa e5 00 08 	st.d	sp[8],r4
800044e0:	f0 e8 00 10 	ld.d	r8,r8[16]
800044e4:	fa e9 00 10 	st.d	sp[16],r8

	// Init PDCA transmission channel
	pdca_init_channel(1, &pdca_options_SPI_TX);
800044e8:	30 1c       	mov	r12,1
800044ea:	f0 1f 00 0a 	mcall	80004510 <_pdcaInit+0x68>
	// Init PDCA Reception channel
	pdca_init_channel(0, &pdca_options_SPI_RX);
800044ee:	0e 9b       	mov	r11,r7
800044f0:	30 0c       	mov	r12,0
800044f2:	f0 1f 00 08 	mcall	80004510 <_pdcaInit+0x68>
	//! \brief Enable pdca transfer interrupt when completed
	INTC_register_interrupt(&pdcaISR, AVR32_PDCA_IRQ_0, AVR32_INTC_INT1);  // pdca_channel_spi0_RX = 0
800044f6:	30 1a       	mov	r10,1
800044f8:	36 0b       	mov	r11,96
800044fa:	48 7c       	lddpc	r12,80004514 <_pdcaInit+0x6c>
800044fc:	f0 1f 00 07 	mcall	80004518 <_pdcaInit+0x70>
}
80004500:	2f 4d       	sub	sp,-48
80004502:	e3 cd 80 b0 	ldm	sp++,r4-r5,r7,pc
80004506:	00 00       	add	r0,r0
80004508:	80 00       	ld.sh	r0,r0[0x0]
8000450a:	51 80       	stdsp	sp[0x60],r0
8000450c:	80 00       	ld.sh	r0,r0[0x0]
8000450e:	51 98       	stdsp	sp[0x64],r8
80004510:	80 00       	ld.sh	r0,r0[0x0]
80004512:	2c 90       	sub	r0,-55
80004514:	80 00       	ld.sh	r0,r0[0x0]
80004516:	44 74       	lddsp	r4,sp[0x11c]
80004518:	80 00       	ld.sh	r0,r0[0x0]
8000451a:	2a b8       	sub	r8,-85

8000451c <_readSectorFast>:
	spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI

	return true;   // Read done.
}

bool _readSectorFast(void *ram, uint32_t sector){
8000451c:	eb cd 40 80 	pushm	r7,lr
80004520:	16 97       	mov	r7,r11
	pdca_load_channel( 0, ram, 512);
80004522:	e0 6a 02 00 	mov	r10,512
80004526:	18 9b       	mov	r11,r12
80004528:	30 0c       	mov	r12,0
8000452a:	f0 1f 00 17 	mcall	80004584 <_readSectorFast+0x68>
	pdca_load_channel( 1, dummyData, 512);
8000452e:	e0 6a 02 00 	mov	r10,512
80004532:	49 6b       	lddpc	r11,80004588 <_readSectorFast+0x6c>
80004534:	30 1c       	mov	r12,1
80004536:	f0 1f 00 14 	mcall	80004584 <_readSectorFast+0x68>
	endOfTransfer = false;
8000453a:	30 09       	mov	r9,0
8000453c:	49 48       	lddpc	r8,8000458c <_readSectorFast+0x70>
8000453e:	b0 89       	st.b	r8[0x0],r9
	
	if(sd_mmc_spi_read_open_PDCA(sector)){
80004540:	0e 9c       	mov	r12,r7
80004542:	f0 1f 00 14 	mcall	80004590 <_readSectorFast+0x74>
80004546:	c1 b0       	breq	8000457c <_readSectorFast+0x60>
		pdca_enable_interrupt_transfer_complete(0);
80004548:	30 0c       	mov	r12,0
8000454a:	f0 1f 00 13 	mcall	80004594 <_readSectorFast+0x78>
		
		spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
8000454e:	30 1b       	mov	r11,1
80004550:	fe 7c 28 00 	mov	r12,-55296
80004554:	f0 1f 00 11 	mcall	80004598 <_readSectorFast+0x7c>
		spi_write(SD_MMC_SPI, 0xFF);
80004558:	e0 6b 00 ff 	mov	r11,255
8000455c:	fe 7c 28 00 	mov	r12,-55296
80004560:	f0 1f 00 0f 	mcall	8000459c <_readSectorFast+0x80>
		
		pdca_enable(0);
80004564:	30 0c       	mov	r12,0
80004566:	f0 1f 00 0f 	mcall	800045a0 <_readSectorFast+0x84>
		pdca_enable(1);
8000456a:	30 1c       	mov	r12,1
8000456c:	f0 1f 00 0d 	mcall	800045a0 <_readSectorFast+0x84>
		while(!endOfTransfer);
80004570:	48 79       	lddpc	r9,8000458c <_readSectorFast+0x70>
80004572:	13 88       	ld.ub	r8,r9[0x0]
80004574:	58 08       	cp.w	r8,0
80004576:	cf e0       	breq	80004572 <_readSectorFast+0x56>
80004578:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
		return true;
	}else{
		sd_mmc_spi_read_close_PDCA();
8000457c:	f0 1f 00 0a 	mcall	800045a4 <_readSectorFast+0x88>
80004580:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
80004584:	80 00       	ld.sh	r0,r0[0x0]
80004586:	2c 58       	sub	r8,-59
80004588:	00 00       	add	r0,r0
8000458a:	00 20       	rsub	r0,r0
8000458c:	00 00       	add	r0,r0
8000458e:	07 43       	ld.w	r3,--r3
80004590:	80 00       	ld.sh	r0,r0[0x0]
80004592:	23 78       	sub	r8,55
80004594:	80 00       	ld.sh	r0,r0[0x0]
80004596:	2b f8       	sub	r8,-65
80004598:	80 00       	ld.sh	r0,r0[0x0]
8000459a:	2f 52       	sub	r2,-11
8000459c:	80 00       	ld.sh	r0,r0[0x0]
8000459e:	30 82       	mov	r2,8
800045a0:	80 00       	ld.sh	r0,r0[0x0]
800045a2:	2b e8       	sub	r8,-66
800045a4:	80 00       	ld.sh	r0,r0[0x0]
800045a6:	21 20       	sub	r0,18

800045a8 <_readSector>:
 * function from sd_mmc adapted to our needs
 *
 * Created 16.11.17 QVT
 * Last modified 16.11.17 QVT
 */
static bool _readSector(void *ram, uint32_t sector){
800045a8:	eb cd 40 f8 	pushm	r3-r7,lr
800045ac:	20 1d       	sub	sp,4
800045ae:	18 94       	mov	r4,r12
800045b0:	16 97       	mov	r7,r11
	uint16_t  read_time_out;
	unsigned short data_read;
	uint8_t   r1;

	// wait for MMC not busy
	if (false == sd_mmc_spi_wait_not_busy())
800045b2:	f0 1f 00 3f 	mcall	800046ac <_readSector+0x104>
800045b6:	c7 80       	breq	800046a6 <_readSector+0xfe>
	return false;

	spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
800045b8:	30 1b       	mov	r11,1
800045ba:	fe 7c 28 00 	mov	r12,-55296
800045be:	f0 1f 00 3d 	mcall	800046b0 <_readSector+0x108>

	// issue command
	if(card_type == SD_CARD_2_SDHC) {
800045c2:	4b d8       	lddpc	r8,800046b4 <_readSector+0x10c>
800045c4:	11 89       	ld.ub	r9,r8[0x0]
800045c6:	30 38       	mov	r8,3
800045c8:	f0 09 18 00 	cp.b	r9,r8
800045cc:	c0 61       	brne	800045d8 <_readSector+0x30>
		r1 = sd_mmc_spi_command(MMC_READ_SINGLE_BLOCK, sector);
800045ce:	0e 9b       	mov	r11,r7
800045d0:	31 1c       	mov	r12,17
800045d2:	f0 1f 00 3a 	mcall	800046b8 <_readSector+0x110>
800045d6:	c0 68       	rjmp	800045e2 <_readSector+0x3a>
		} else {
		r1 = sd_mmc_spi_command(MMC_READ_SINGLE_BLOCK, sector<<9);
800045d8:	ee 0b 15 09 	lsl	r11,r7,0x9
800045dc:	31 1c       	mov	r12,17
800045de:	f0 1f 00 37 	mcall	800046b8 <_readSector+0x110>
	}

	// check for valid response
	if (r1 != 0x00)
800045e2:	58 0c       	cp.w	r12,0
800045e4:	c1 20       	breq	80004608 <_readSector+0x60>
	{
		spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800045e6:	30 1b       	mov	r11,1
800045e8:	fe 7c 28 00 	mov	r12,-55296
800045ec:	f0 1f 00 34 	mcall	800046bc <_readSector+0x114>
800045f0:	30 0c       	mov	r12,0
		return false;
800045f2:	c5 a8       	rjmp	800046a6 <_readSector+0xfe>

	// wait for token (may be a datablock start token OR a data error token !)
	read_time_out = 30000;
	while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
	{
		read_time_out--;
800045f4:	20 17       	sub	r7,1
800045f6:	5c 87       	casts.h	r7
		if (read_time_out == 0)   // TIME-OUT
800045f8:	c0 d1       	brne	80004612 <_readSector+0x6a>
		{
			spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS); // unselect SD_MMC_SPI
800045fa:	30 1b       	mov	r11,1
800045fc:	fe 7c 28 00 	mov	r12,-55296
80004600:	f0 1f 00 2f 	mcall	800046bc <_readSector+0x114>
80004604:	30 0c       	mov	r12,0
			return false;
80004606:	c5 08       	rjmp	800046a6 <_readSector+0xfe>
80004608:	e0 67 75 30 	mov	r7,30000
		return false;
	}

	// wait for token (may be a datablock start token OR a data error token !)
	read_time_out = 30000;
	while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
8000460c:	e0 65 00 ff 	mov	r5,255
80004610:	3f f6       	mov	r6,-1
80004612:	0a 9c       	mov	r12,r5
80004614:	f0 1f 00 2b 	mcall	800046c0 <_readSector+0x118>
80004618:	ec 0c 18 00 	cp.b	r12,r6
8000461c:	ce c0       	breq	800045f4 <_readSector+0x4c>
			return false;
		}
	}

	// check token
	if (r1 != MMC_STARTBLOCK_READ)
8000461e:	3f e8       	mov	r8,-2
80004620:	f0 0c 18 00 	cp.b	r12,r8
80004624:	c0 e0       	breq	80004640 <_readSector+0x98>
	{
		spi_write(SD_MMC_SPI,0xFF);
80004626:	e0 6b 00 ff 	mov	r11,255
8000462a:	fe 7c 28 00 	mov	r12,-55296
8000462e:	f0 1f 00 26 	mcall	800046c4 <_readSector+0x11c>
		spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80004632:	30 1b       	mov	r11,1
80004634:	fe 7c 28 00 	mov	r12,-55296
80004638:	f0 1f 00 21 	mcall	800046bc <_readSector+0x114>
8000463c:	30 0c       	mov	r12,0
		return false;
8000463e:	c3 48       	rjmp	800046a6 <_readSector+0xfe>
 *
 * Created 16.11.17 QVT
 * Last modified 16.11.17 QVT
 */
static bool _readSector(void *ram, uint32_t sector){
	uint8_t *_ram = ram;
80004640:	08 97       	mov	r7,r4
 * function from sd_mmc adapted to our needs
 *
 * Created 16.11.17 QVT
 * Last modified 16.11.17 QVT
 */
static bool _readSector(void *ram, uint32_t sector){
80004642:	e8 c5 fe 00 	sub	r5,r4,-512
	}

	// store datablock
	for(i=0;i<MMC_SECTOR_SIZE;i++)
	{
		spi_write(SD_MMC_SPI,0xFF);
80004646:	e0 64 00 ff 	mov	r4,255
8000464a:	fe 76 28 00 	mov	r6,-55296
		spi_read(SD_MMC_SPI,&data_read);
8000464e:	fa c3 ff fe 	sub	r3,sp,-2
	}

	// store datablock
	for(i=0;i<MMC_SECTOR_SIZE;i++)
	{
		spi_write(SD_MMC_SPI,0xFF);
80004652:	08 9b       	mov	r11,r4
80004654:	0c 9c       	mov	r12,r6
80004656:	f0 1f 00 1c 	mcall	800046c4 <_readSector+0x11c>
		spi_read(SD_MMC_SPI,&data_read);
8000465a:	06 9b       	mov	r11,r3
8000465c:	0c 9c       	mov	r12,r6
8000465e:	f0 1f 00 1b 	mcall	800046c8 <_readSector+0x120>
		*_ram++=data_read;
80004662:	9a 18       	ld.sh	r8,sp[0x2]
80004664:	0e c8       	st.b	r7++,r8
		spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
		return false;
	}

	// store datablock
	for(i=0;i<MMC_SECTOR_SIZE;i++)
80004666:	0a 37       	cp.w	r7,r5
80004668:	cf 51       	brne	80004652 <_readSector+0xaa>
		spi_read(SD_MMC_SPI,&data_read);
		*_ram++=data_read;
	}

	// load 16-bit CRC (ignored)
	spi_write(SD_MMC_SPI,0xFF);
8000466a:	e0 6b 00 ff 	mov	r11,255
8000466e:	fe 7c 28 00 	mov	r12,-55296
80004672:	f0 1f 00 15 	mcall	800046c4 <_readSector+0x11c>
	spi_write(SD_MMC_SPI,0xFF);
80004676:	e0 6b 00 ff 	mov	r11,255
8000467a:	fe 7c 28 00 	mov	r12,-55296
8000467e:	f0 1f 00 12 	mcall	800046c4 <_readSector+0x11c>

	// continue delivering some clock cycles
	spi_write(SD_MMC_SPI,0xFF);
80004682:	e0 6b 00 ff 	mov	r11,255
80004686:	fe 7c 28 00 	mov	r12,-55296
8000468a:	f0 1f 00 0f 	mcall	800046c4 <_readSector+0x11c>
	spi_write(SD_MMC_SPI,0xFF);
8000468e:	e0 6b 00 ff 	mov	r11,255
80004692:	fe 7c 28 00 	mov	r12,-55296
80004696:	f0 1f 00 0c 	mcall	800046c4 <_readSector+0x11c>

	// release chip select
	spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
8000469a:	30 1b       	mov	r11,1
8000469c:	fe 7c 28 00 	mov	r12,-55296
800046a0:	f0 1f 00 07 	mcall	800046bc <_readSector+0x114>
800046a4:	30 1c       	mov	r12,1

	return true;   // Read done.
}
800046a6:	2f fd       	sub	sp,-4
800046a8:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
800046ac:	80 00       	ld.sh	r0,r0[0x0]
800046ae:	21 9c       	sub	r12,25
800046b0:	80 00       	ld.sh	r0,r0[0x0]
800046b2:	2f 52       	sub	r2,-11
800046b4:	00 00       	add	r0,r0
800046b6:	09 5a       	ld.sh	r10,--r4
800046b8:	80 00       	ld.sh	r0,r0[0x0]
800046ba:	21 f4       	sub	r4,31
800046bc:	80 00       	ld.sh	r0,r0[0x0]
800046be:	2f 9e       	sub	lr,-7
800046c0:	80 00       	ld.sh	r0,r0[0x0]
800046c2:	21 68       	sub	r8,22
800046c4:	80 00       	ld.sh	r0,r0[0x0]
800046c6:	30 82       	mov	r2,8
800046c8:	80 00       	ld.sh	r0,r0[0x0]
800046ca:	30 9e       	mov	lr,9

800046cc <sdcard_getNextSectorFast>:
		clustersFirstSector = sector;
	}
	return true;
}

bool sdcard_getNextSectorFast(uint8_t *d){
800046cc:	eb cd 40 80 	pushm	r7,lr
	if (sector == sectorsEnd)
800046d0:	4b 98       	lddpc	r8,800047b4 <sdcard_getNextSectorFast+0xe8>
800046d2:	70 0b       	ld.w	r11,r8[0x0]
800046d4:	4b 98       	lddpc	r8,800047b8 <sdcard_getNextSectorFast+0xec>
800046d6:	70 08       	ld.w	r8,r8[0x0]
800046d8:	10 3b       	cp.w	r11,r8
800046da:	c0 31       	brne	800046e0 <sdcard_getNextSectorFast+0x14>
800046dc:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
	return false;
	
	_readSectorFast(d,sector++);
800046e0:	4b 57       	lddpc	r7,800047b4 <sdcard_getNextSectorFast+0xe8>
800046e2:	f6 c8 ff ff 	sub	r8,r11,-1
800046e6:	8f 08       	st.w	r7[0x0],r8
800046e8:	f0 1f 00 35 	mcall	800047bc <sdcard_getNextSectorFast+0xf0>
	
	if(sector >= clustersFirstSector + sectorPerCluster){
800046ec:	4b 58       	lddpc	r8,800047c0 <sdcard_getNextSectorFast+0xf4>
800046ee:	11 89       	ld.ub	r9,r8[0x0]
800046f0:	4b 58       	lddpc	r8,800047c4 <sdcard_getNextSectorFast+0xf8>
800046f2:	70 08       	ld.w	r8,r8[0x0]
800046f4:	10 09       	add	r9,r8
800046f6:	6e 08       	ld.w	r8,r7[0x0]
800046f8:	10 39       	cp.w	r9,r8
800046fa:	e0 88 00 04 	brls	80004702 <sdcard_getNextSectorFast+0x36>
800046fe:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
		//FUNKY FANKY'S CODE
		_readSector(&data, (cluster >> division) + FATSector);
80004702:	4b 28       	lddpc	r8,800047c8 <sdcard_getNextSectorFast+0xfc>
80004704:	11 88       	ld.ub	r8,r8[0x0]
80004706:	4b 29       	lddpc	r9,800047cc <sdcard_getNextSectorFast+0x100>
80004708:	72 0b       	ld.w	r11,r9[0x0]
8000470a:	f6 08 0a 4b 	lsr	r11,r11,r8
8000470e:	4b 18       	lddpc	r8,800047d0 <sdcard_getNextSectorFast+0x104>
80004710:	70 08       	ld.w	r8,r8[0x0]
80004712:	10 0b       	add	r11,r8
80004714:	4b 0c       	lddpc	r12,800047d4 <sdcard_getNextSectorFast+0x108>
80004716:	f0 1f 00 31 	mcall	800047d8 <sdcard_getNextSectorFast+0x10c>
		if(isFAT32){
8000471a:	4b 18       	lddpc	r8,800047dc <sdcard_getNextSectorFast+0x110>
8000471c:	11 89       	ld.ub	r9,r8[0x0]
8000471e:	30 08       	mov	r8,0
80004720:	f0 09 18 00 	cp.b	r9,r8
80004724:	c2 60       	breq	80004770 <sdcard_getNextSectorFast+0xa4>
			cluster = data[0x01FF & (cluster * 4)]
80004726:	4a aa       	lddpc	r10,800047cc <sdcard_getNextSectorFast+0x100>
80004728:	74 0b       	ld.w	r11,r10[0x0]
8000472a:	f6 09 15 02 	lsl	r9,r11,0x2
8000472e:	4a a8       	lddpc	r8,800047d4 <sdcard_getNextSectorFast+0x108>
80004730:	f2 cc ff ff 	sub	r12,r9,-1
80004734:	f9 dc c0 09 	bfextu	r12,r12,0x0,0x9
80004738:	f0 0c 07 07 	ld.ub	r7,r8[r12]
8000473c:	a9 67       	lsl	r7,0x8
8000473e:	f2 cc ff fd 	sub	r12,r9,-3
80004742:	f9 dc c0 09 	bfextu	r12,r12,0x0,0x9
80004746:	f0 0c 07 0c 	ld.ub	r12,r8[r12]
8000474a:	b9 6c       	lsl	r12,0x18
8000474c:	ee 0c 00 0c 	add	r12,r7,r12
80004750:	f3 d9 c0 09 	bfextu	r9,r9,0x0,0x9
80004754:	f0 09 07 09 	ld.ub	r9,r8[r9]
80004758:	12 0c       	add	r12,r9
8000475a:	a3 6b       	lsl	r11,0x2
8000475c:	2f eb       	sub	r11,-2
8000475e:	f7 db c0 09 	bfextu	r11,r11,0x0,0x9
80004762:	f0 0b 07 09 	ld.ub	r9,r8[r11]
80004766:	b1 69       	lsl	r9,0x10
80004768:	f8 09 00 08 	add	r8,r12,r9
8000476c:	95 08       	st.w	r10[0x0],r8
8000476e:	c1 38       	rjmp	80004794 <sdcard_getNextSectorFast+0xc8>
			+(data[0x01FF & (cluster * 4 + 1)] << 8)
			+(data[0x01FF & (cluster * 4 + 2)] << 16)
			+(data[0x01FF & (cluster * 4 + 3)] << 24);
		}
		else{
			cluster = data[0x01FF & (cluster * 2)]
80004770:	49 78       	lddpc	r8,800047cc <sdcard_getNextSectorFast+0x100>
80004772:	70 0a       	ld.w	r10,r8[0x0]
80004774:	a1 7a       	lsl	r10,0x1
80004776:	49 89       	lddpc	r9,800047d4 <sdcard_getNextSectorFast+0x108>
80004778:	f4 cb ff ff 	sub	r11,r10,-1
8000477c:	f7 db c0 09 	bfextu	r11,r11,0x0,0x9
80004780:	f2 0b 07 0b 	ld.ub	r11,r9[r11]
80004784:	a9 6b       	lsl	r11,0x8
80004786:	f5 da c0 09 	bfextu	r10,r10,0x0,0x9
8000478a:	f2 0a 07 0a 	ld.ub	r10,r9[r10]
8000478e:	f6 0a 00 09 	add	r9,r11,r10
80004792:	91 09       	st.w	r8[0x0],r9
			+(data[0x01FF & (cluster * 2 + 1)] << 8);
		}
		//NORMAL
		sector = (cluster - 2) * sectorPerCluster + dataSector;
80004794:	48 b8       	lddpc	r8,800047c0 <sdcard_getNextSectorFast+0xf4>
80004796:	11 89       	ld.ub	r9,r8[0x0]
80004798:	48 d8       	lddpc	r8,800047cc <sdcard_getNextSectorFast+0x100>
8000479a:	70 08       	ld.w	r8,r8[0x0]
8000479c:	20 28       	sub	r8,2
8000479e:	f2 08 02 48 	mul	r8,r9,r8
800047a2:	49 09       	lddpc	r9,800047e0 <sdcard_getNextSectorFast+0x114>
800047a4:	72 09       	ld.w	r9,r9[0x0]
800047a6:	12 08       	add	r8,r9
800047a8:	48 39       	lddpc	r9,800047b4 <sdcard_getNextSectorFast+0xe8>
800047aa:	93 08       	st.w	r9[0x0],r8
		clustersFirstSector = sector;
800047ac:	48 69       	lddpc	r9,800047c4 <sdcard_getNextSectorFast+0xf8>
800047ae:	93 08       	st.w	r9[0x0],r8
800047b0:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
800047b4:	00 00       	add	r0,r0
800047b6:	09 90       	ld.ub	r0,r4[0x1]
800047b8:	00 00       	add	r0,r0
800047ba:	09 88       	ld.ub	r8,r4[0x0]
800047bc:	80 00       	ld.sh	r0,r0[0x0]
800047be:	45 1c       	lddsp	r12,sp[0x144]
800047c0:	00 00       	add	r0,r0
800047c2:	09 94       	ld.ub	r4,r4[0x1]
800047c4:	00 00       	add	r0,r0
800047c6:	18 24       	rsub	r4,r12
800047c8:	00 00       	add	r0,r0
800047ca:	18 28       	rsub	r8,r12
800047cc:	00 00       	add	r0,r0
800047ce:	09 8c       	ld.ub	r12,r4[0x0]
800047d0:	00 00       	add	r0,r0
800047d2:	18 1c       	sub	r12,r12
800047d4:	00 00       	add	r0,r0
800047d6:	16 18       	sub	r8,r11
800047d8:	80 00       	ld.sh	r0,r0[0x0]
800047da:	45 a8       	lddsp	r8,sp[0x168]
800047dc:	00 00       	add	r0,r0
800047de:	07 42       	ld.w	r2,--r3
800047e0:	00 00       	add	r0,r0
800047e2:	18 18       	sub	r8,r12

800047e4 <sdcard_checkPresence>:
	//gfx_AddLineToTerminal(files[2].name, 25, (Color){WHITE},false);

	return true;
}

bool sdcard_checkPresence(void){
800047e4:	d4 01       	pushm	lr
	return sd_mmc_spi_check_presence(); 
800047e6:	f0 1f 00 02 	mcall	800047ec <sdcard_checkPresence+0x8>
}
800047ea:	d8 02       	popm	pc
800047ec:	80 00       	ld.sh	r0,r0[0x0]
800047ee:	22 fc       	sub	r12,47

800047f0 <sdcard_mount>:
	spi_setupChipReg((volatile struct avr32_spi_t*) SD_MMC_SPI, &sdOptions, BOARD_OSC0_HZ);

	spi_enable((volatile struct avr32_spi_t*) SD_MMC_SPI);
}

bool sdcard_mount(void){
800047f0:	d4 31       	pushm	r0-r7,lr
800047f2:	21 0d       	sub	sp,64
	if(!sdcard_checkPresence())
800047f4:	f0 1f 00 dd 	mcall	80004b68 <sdcard_mount+0x378>
800047f8:	e0 80 01 b4 	breq	80004b60 <sdcard_mount+0x370>
		return false;
	if(!sd_mmc_spi_init(sdOptions, BOARD_OSC0_HZ))
800047fc:	fe f8 03 70 	ld.w	r8,pc[880]
80004800:	20 4d       	sub	sp,16
80004802:	f0 ea 00 00 	ld.d	r10,r8[0]
80004806:	fa eb 00 00 	st.d	sp[0],r10
8000480a:	f0 e8 00 08 	ld.d	r8,r8[8]
8000480e:	fa e9 00 08 	st.d	sp[8],r8
80004812:	e0 6c 90 00 	mov	r12,36864
80004816:	ea 1c 03 d0 	orh	r12,0x3d0
8000481a:	f0 1f 00 d6 	mcall	80004b70 <sdcard_mount+0x380>
8000481e:	2f cd       	sub	sp,-16
80004820:	58 0c       	cp.w	r12,0
80004822:	e0 80 01 9f 	breq	80004b60 <sdcard_mount+0x370>
	uint16_t bytesPerSector;
	uint16_t nbrOfReservedSectors;
	uint16_t rootSize;
	uint32_t FATSize;
	
	if(_readSector(&data, 0)){
80004826:	30 0b       	mov	r11,0
80004828:	fe fc 03 4c 	ld.w	r12,pc[844]
8000482c:	f0 1f 00 d3 	mcall	80004b78 <sdcard_mount+0x388>
80004830:	e0 80 01 98 	breq	80004b60 <sdcard_mount+0x370>
		
		sector  = data[FIRST_PARTITION_OFFSET + SECTOR_OFFSET + 0];
80004834:	fe f8 03 40 	ld.w	r8,pc[832]
80004838:	f1 39 01 c6 	ld.ub	r9,r8[454]
		sector += data[FIRST_PARTITION_OFFSET + SECTOR_OFFSET + 1] << 8;
8000483c:	f1 37 01 c7 	ld.ub	r7,r8[455]
80004840:	a9 67       	lsl	r7,0x8
80004842:	f1 3a 01 c8 	ld.ub	r10,r8[456]
80004846:	b1 6a       	lsl	r10,0x10
80004848:	14 07       	add	r7,r10
		sector += data[FIRST_PARTITION_OFFSET + SECTOR_OFFSET + 2] << 16;
8000484a:	12 07       	add	r7,r9
		sector += data[FIRST_PARTITION_OFFSET + SECTOR_OFFSET + 3] << 24;
8000484c:	f1 39 01 c9 	ld.ub	r9,r8[457]
80004850:	b9 69       	lsl	r9,0x18
80004852:	12 07       	add	r7,r9
		
		if(data[FIRST_PARTITION_OFFSET + TYPE_OFFSET] == 0x0B)
80004854:	f1 39 01 c2 	ld.ub	r9,r8[450]
80004858:	30 b8       	mov	r8,11
8000485a:	f0 09 18 00 	cp.b	r9,r8
8000485e:	c0 61       	brne	8000486a <sdcard_mount+0x7a>
			isFAT32 = true;
80004860:	30 19       	mov	r9,1
80004862:	fe f8 03 1a 	ld.w	r8,pc[794]
80004866:	b0 89       	st.b	r8[0x0],r9
80004868:	c0 58       	rjmp	80004872 <sdcard_mount+0x82>
		else 
			isFAT32 = false;
8000486a:	30 09       	mov	r9,0
8000486c:	fe f8 03 10 	ld.w	r8,pc[784]
80004870:	b0 89       	st.b	r8[0x0],r9
			
		if(!_readSector(&data, sector))
80004872:	0e 9b       	mov	r11,r7
80004874:	fe fc 03 00 	ld.w	r12,pc[768]
80004878:	f0 1f 00 c0 	mcall	80004b78 <sdcard_mount+0x388>
8000487c:	e0 80 01 72 	breq	80004b60 <sdcard_mount+0x370>
80004880:	30 08       	mov	r8,0
			return false;
		
		for(int i = 0; i < 48; i++){ //48 = BPB length
			bpb.bpb[i] = data[i];
80004882:	fa cb ff f4 	sub	r11,sp,-12
80004886:	fe fa 02 ee 	ld.w	r10,pc[750]
8000488a:	f4 08 07 09 	ld.ub	r9,r10[r8]
8000488e:	f6 08 0b 09 	st.b	r11[r8],r9
			isFAT32 = false;
			
		if(!_readSector(&data, sector))
			return false;
		
		for(int i = 0; i < 48; i++){ //48 = BPB length
80004892:	2f f8       	sub	r8,-1
80004894:	e0 48 00 30 	cp.w	r8,48
80004898:	cf 91       	brne	8000488a <sdcard_mount+0x9a>
			bpb.bpb[i] = data[i];
		}
		
		nbrOfFAT = bpb.components.nbrOfFAT[0];
8000489a:	fb 38 00 1c 	ld.ub	r8,sp[28]
		bytesPerSector = bpb.components.bytePerSector[0] + (bpb.components.bytePerSector[1] << 8);
8000489e:	fb 36 00 17 	ld.ub	r6,sp[23]
800048a2:	fb 35 00 18 	ld.ub	r5,sp[24]
		nbrOfReservedSectors = bpb.components.reservedSector[0] + (bpb.components.reservedSector[1] << 8);
800048a6:	fb 39 00 1b 	ld.ub	r9,sp[27]
800048aa:	a9 69       	lsl	r9,0x8
800048ac:	fb 3a 00 1a 	ld.ub	r10,sp[26]
800048b0:	f4 09 00 09 	add	r9,r10,r9
800048b4:	5c 89       	casts.h	r9
		rootSize = bpb.components.rootSize[0] + (bpb.components.rootSize[1] << 8);
800048b6:	fb 3c 00 1d 	ld.ub	r12,sp[29]
800048ba:	fb 34 00 1e 	ld.ub	r4,sp[30]
		
		if(isFAT32){
800048be:	fe fa 02 be 	ld.w	r10,pc[702]
800048c2:	15 8b       	ld.ub	r11,r10[0x0]
800048c4:	30 0a       	mov	r10,0
800048c6:	f4 0b 18 00 	cp.b	r11,r10
800048ca:	c2 20       	breq	8000490e <sdcard_mount+0x11e>
			FATSize = bpb.components.FAT32SizeInSectors[0] +
800048cc:	fb 3b 00 31 	ld.ub	r11,sp[49]
800048d0:	a9 6b       	lsl	r11,0x8
800048d2:	fb 3a 00 32 	ld.ub	r10,sp[50]
800048d6:	b1 6a       	lsl	r10,0x10
800048d8:	14 0b       	add	r11,r10
800048da:	fb 3a 00 30 	ld.ub	r10,sp[48]
800048de:	14 0b       	add	r11,r10
800048e0:	fb 3a 00 33 	ld.ub	r10,sp[51]
800048e4:	b9 6a       	lsl	r10,0x18
800048e6:	f6 0a 00 0a 	add	r10,r11,r10
		else{
			FATSize = bpb.components.FATSizeInSectors[0] +
					 (bpb.components.FATSizeInSectors[1] << 8);
		}
		
		sectorPerCluster = bpb.components.sectorPerCluster[0];
800048ea:	fb 3c 00 19 	ld.ub	r12,sp[25]
800048ee:	fe fb 02 92 	ld.w	r11,pc[658]
800048f2:	b6 8c       	st.b	r11[0x0],r12
		rootSector = sector + nbrOfReservedSectors + (FATSize * nbrOfFAT);
800048f4:	5c 79       	castu.h	r9
800048f6:	12 07       	add	r7,r9
800048f8:	f4 08 02 48 	mul	r8,r10,r8
800048fc:	0e 08       	add	r8,r7
800048fe:	fe f9 02 86 	ld.w	r9,pc[646]
80004902:	93 08       	st.w	r9[0x0],r8
		FATSector = sector + nbrOfReservedSectors;
80004904:	fe f9 02 84 	ld.w	r9,pc[644]
80004908:	93 07       	st.w	r9[0x0],r7
8000490a:	30 09       	mov	r9,0
8000490c:	c2 88       	rjmp	8000495c <sdcard_mount+0x16c>
					 (bpb.components.FAT32SizeInSectors[1] << 8) +
					 (bpb.components.FAT32SizeInSectors[2] << 16) +
					 (bpb.components.FAT32SizeInSectors[3] << 24);
		}
		else{
			FATSize = bpb.components.FATSizeInSectors[0] +
8000490e:	fb 3b 00 23 	ld.ub	r11,sp[35]
80004912:	a9 6b       	lsl	r11,0x8
80004914:	fb 3a 00 22 	ld.ub	r10,sp[34]
80004918:	f6 0a 00 0a 	add	r10,r11,r10
					 (bpb.components.FATSizeInSectors[1] << 8);
		}
		
		sectorPerCluster = bpb.components.sectorPerCluster[0];
8000491c:	fb 33 00 19 	ld.ub	r3,sp[25]
80004920:	fe fb 02 60 	ld.w	r11,pc[608]
80004924:	b6 83       	st.b	r11[0x0],r3
		rootSector = sector + nbrOfReservedSectors + (FATSize * nbrOfFAT);
80004926:	5c 79       	castu.h	r9
80004928:	12 07       	add	r7,r9
8000492a:	f4 08 02 48 	mul	r8,r10,r8
8000492e:	ee 08 00 08 	add	r8,r7,r8
80004932:	fe f9 02 52 	ld.w	r9,pc[594]
80004936:	93 08       	st.w	r9[0x0],r8
		FATSector = sector + nbrOfReservedSectors;
80004938:	fe f9 02 50 	ld.w	r9,pc[592]
8000493c:	93 07       	st.w	r9[0x0],r7
		//directory entrees store on 32 bytes
		dataSector = rootSector + ((isFAT32)?(0):(((rootSize * 32) + bytesPerSector - 1) / bytesPerSector));	
8000493e:	ea 09 15 08 	lsl	r9,r5,0x8
80004942:	0c 09       	add	r9,r6
80004944:	5c 79       	castu.h	r9
80004946:	f2 cb 00 01 	sub	r11,r9,1
8000494a:	e8 0a 15 08 	lsl	r10,r4,0x8
8000494e:	18 0a       	add	r10,r12
80004950:	5c 7a       	castu.h	r10
80004952:	a5 7a       	lsl	r10,0x5
80004954:	14 0b       	add	r11,r10
80004956:	f6 09 0c 0a 	divs	r10,r11,r9
8000495a:	14 99       	mov	r9,r10
8000495c:	12 08       	add	r8,r9
8000495e:	fe f9 02 2e 	ld.w	r9,pc[558]
80004962:	93 08       	st.w	r9[0x0],r8
 * Last modified 16.11.17 QVT
 */
static void _getFilesInfos(){
	uint8_t id = 0;
	uint16_t entry = 0;
	volatile uint32_t sector = rootSector;
80004964:	fe f8 02 20 	ld.w	r8,pc[544]
80004968:	70 08       	ld.w	r8,r8[0x0]
8000496a:	50 f8       	stdsp	sp[0x3c],r8
8000496c:	30 03       	mov	r3,0
8000496e:	06 97       	mov	r7,r3
	uint32_t relativeEntry = 0;
	
	while(entry < 512 && id < 100){
		relativeEntry = (entry % 16) * 32;
		if(entry % 16 == 0){
			if(_readSector(&data, sector))
80004970:	fe f6 02 04 	ld.w	r6,pc[516]
80004974:	50 06       	stdsp	sp[0x0],r6
				sector++;
			else 
				return;
		}
		if((data[relativeEntry + 11] == 0x00 || data[relativeEntry + 11] == 0x01 || data[relativeEntry + 11] == 0x20) && data[relativeEntry] != 0xE5){
80004976:	30 12       	mov	r2,1
80004978:	32 01       	mov	r1,32
8000497a:	30 04       	mov	r4,0
								+(data[relativeEntry + 20] << 16)
								+(data[relativeEntry + 21] << 24);
				id++;
			}
		}
		else if(data[relativeEntry + 11] == 0x0F){
8000497c:	30 f0       	mov	r0,15
	spi_setupChipReg((volatile struct avr32_spi_t*) SD_MMC_SPI, &sdOptions, BOARD_OSC0_HZ);

	spi_enable((volatile struct avr32_spi_t*) SD_MMC_SPI);
}

bool sdcard_mount(void){
8000497e:	0c 9a       	mov	r10,r6
80004980:	2f 5a       	sub	r10,-11
80004982:	50 1a       	stdsp	sp[0x4],r10
80004984:	0c 99       	mov	r9,r6
80004986:	2e 49       	sub	r9,-28
80004988:	50 29       	stdsp	sp[0x8],r9
	uint16_t entry = 0;
	volatile uint32_t sector = rootSector;
	uint32_t relativeEntry = 0;
	
	while(entry < 512 && id < 100){
		relativeEntry = (entry % 16) * 32;
8000498a:	eb d7 c0 04 	bfextu	r5,r7,0x0,0x4
		if(entry % 16 == 0){
8000498e:	c0 a1       	brne	800049a2 <sdcard_mount+0x1b2>
			if(_readSector(&data, sector))
80004990:	40 fb       	lddsp	r11,sp[0x3c]
80004992:	40 0c       	lddsp	r12,sp[0x0]
80004994:	f0 1f 00 79 	mcall	80004b78 <sdcard_mount+0x388>
80004998:	e0 80 00 e0 	breq	80004b58 <sdcard_mount+0x368>
				sector++;
8000499c:	40 f8       	lddsp	r8,sp[0x3c]
8000499e:	2f f8       	sub	r8,-1
800049a0:	50 f8       	stdsp	sp[0x3c],r8
	uint16_t entry = 0;
	volatile uint32_t sector = rootSector;
	uint32_t relativeEntry = 0;
	
	while(entry < 512 && id < 100){
		relativeEntry = (entry % 16) * 32;
800049a2:	a5 75       	lsl	r5,0x5
			if(_readSector(&data, sector))
				sector++;
			else 
				return;
		}
		if((data[relativeEntry + 11] == 0x00 || data[relativeEntry + 11] == 0x01 || data[relativeEntry + 11] == 0x20) && data[relativeEntry] != 0xE5){
800049a4:	ec 05 00 08 	add	r8,r6,r5
800049a8:	f1 38 00 0b 	ld.ub	r8,r8[11]
800049ac:	e4 08 18 00 	cp.b	r8,r2
800049b0:	5f 8a       	srls	r10
800049b2:	e2 08 18 00 	cp.b	r8,r1
800049b6:	5f 09       	sreq	r9
800049b8:	f5 e9 10 09 	or	r9,r10,r9
800049bc:	e8 09 18 00 	cp.b	r9,r4
800049c0:	c5 20       	breq	80004a64 <sdcard_mount+0x274>
800049c2:	ec 05 07 0a 	ld.ub	r10,r6[r5]
800049c6:	3e 59       	mov	r9,-27
800049c8:	f2 0a 18 00 	cp.b	r10,r9
800049cc:	c4 c0       	breq	80004a64 <sdcard_mount+0x274>
			if(data[relativeEntry + 8] == 'W' && data[relativeEntry + 9] == 'A' && data[relativeEntry + 10] == 'V'){
800049ce:	ec 05 00 08 	add	r8,r6,r5
800049d2:	f1 39 00 08 	ld.ub	r9,r8[8]
800049d6:	35 78       	mov	r8,87
800049d8:	f0 09 18 00 	cp.b	r9,r8
800049dc:	e0 81 00 ad 	brne	80004b36 <sdcard_mount+0x346>
800049e0:	ec 05 00 08 	add	r8,r6,r5
800049e4:	f1 39 00 09 	ld.ub	r9,r8[9]
800049e8:	34 18       	mov	r8,65
800049ea:	f0 09 18 00 	cp.b	r9,r8
800049ee:	e0 81 00 a4 	brne	80004b36 <sdcard_mount+0x346>
800049f2:	ec 05 00 08 	add	r8,r6,r5
800049f6:	f1 39 00 0a 	ld.ub	r9,r8[10]
800049fa:	35 68       	mov	r8,86
800049fc:	f0 09 18 00 	cp.b	r9,r8
80004a00:	e0 81 00 9b 	brne	80004b36 <sdcard_mount+0x346>
				//files[id].id = id;
				if(files[id].name[0] == 0){
80004a04:	06 9c       	mov	r12,r3
80004a06:	e6 08 15 05 	lsl	r8,r3,0x5
80004a0a:	4e 2a       	lddpc	r10,80004b90 <sdcard_mount+0x3a0>
80004a0c:	f4 08 07 08 	ld.ub	r8,r10[r8]
80004a10:	e8 08 18 00 	cp.b	r8,r4
80004a14:	c0 e1       	brne	80004a30 <sdcard_mount+0x240>
80004a16:	ea 06 00 08 	add	r8,r5,r6
80004a1a:	e6 09 15 05 	lsl	r9,r3,0x5
80004a1e:	14 09       	add	r9,r10
	spi_setupChipReg((volatile struct avr32_spi_t*) SD_MMC_SPI, &sdOptions, BOARD_OSC0_HZ);

	spi_enable((volatile struct avr32_spi_t*) SD_MMC_SPI);
}

bool sdcard_mount(void){
80004a20:	ec cb ff f5 	sub	r11,r6,-11
80004a24:	ea 0b 00 0b 	add	r11,r5,r11
		if((data[relativeEntry + 11] == 0x00 || data[relativeEntry + 11] == 0x01 || data[relativeEntry + 11] == 0x20) && data[relativeEntry] != 0xE5){
			if(data[relativeEntry + 8] == 'W' && data[relativeEntry + 9] == 'A' && data[relativeEntry + 10] == 'V'){
				//files[id].id = id;
				if(files[id].name[0] == 0){
					for(uint8_t  i = 0; i < 11; i++){
						files[id].name[i] = data[relativeEntry + i];
80004a28:	11 3a       	ld.ub	r10,r8++
80004a2a:	12 ca       	st.b	r9++,r10
		}
		if((data[relativeEntry + 11] == 0x00 || data[relativeEntry + 11] == 0x01 || data[relativeEntry + 11] == 0x20) && data[relativeEntry] != 0xE5){
			if(data[relativeEntry + 8] == 'W' && data[relativeEntry + 9] == 'A' && data[relativeEntry + 10] == 'V'){
				//files[id].id = id;
				if(files[id].name[0] == 0){
					for(uint8_t  i = 0; i < 11; i++){
80004a2c:	16 38       	cp.w	r8,r11
80004a2e:	cf d1       	brne	80004a28 <sdcard_mount+0x238>
						files[id].name[i] = data[relativeEntry + i];
					}
				}
				//files[id].sector = sector;
				files[id].firstCluster = data[relativeEntry + 26]
80004a30:	f8 08 15 05 	lsl	r8,r12,0x5
80004a34:	4d 79       	lddpc	r9,80004b90 <sdcard_mount+0x3a0>
80004a36:	f2 08 00 08 	add	r8,r9,r8
80004a3a:	ec 05 00 05 	add	r5,r6,r5
80004a3e:	eb 3a 00 1b 	ld.ub	r10,r5[27]
80004a42:	a9 6a       	lsl	r10,0x8
80004a44:	eb 39 00 14 	ld.ub	r9,r5[20]
80004a48:	b1 69       	lsl	r9,0x10
80004a4a:	12 0a       	add	r10,r9
80004a4c:	eb 39 00 1a 	ld.ub	r9,r5[26]
80004a50:	12 0a       	add	r10,r9
80004a52:	eb 39 00 15 	ld.ub	r9,r5[21]
80004a56:	b9 69       	lsl	r9,0x18
80004a58:	f4 09 00 09 	add	r9,r10,r9
80004a5c:	91 79       	st.w	r8[0x1c],r9
								+(data[relativeEntry + 27] << 8)
								+(data[relativeEntry + 20] << 16)
								+(data[relativeEntry + 21] << 24);
				id++;
80004a5e:	2f f3       	sub	r3,-1
80004a60:	5c 53       	castu.b	r3
80004a62:	c6 a8       	rjmp	80004b36 <sdcard_mount+0x346>
			}
		}
		else if(data[relativeEntry + 11] == 0x0F){
80004a64:	e0 08 18 00 	cp.b	r8,r0
80004a68:	c6 71       	brne	80004b36 <sdcard_mount+0x346>
			if(data[relativeEntry] & 0x01 || data[relativeEntry] == 0x41){
80004a6a:	ec 05 07 08 	ld.ub	r8,r6[r5]
80004a6e:	f3 d8 c0 01 	bfextu	r9,r8,0x0,0x1
80004a72:	c0 51       	brne	80004a7c <sdcard_mount+0x28c>
80004a74:	34 19       	mov	r9,65
80004a76:	f2 08 18 00 	cp.b	r8,r9
80004a7a:	c3 01       	brne	80004ada <sdcard_mount+0x2ea>
80004a7c:	ea c8 ff ff 	sub	r8,r5,-1
80004a80:	0c 08       	add	r8,r6
				for(uint8_t i = 0; i < 5; i++){
					files[id].name[i] = data[i*2 + relativeEntry + 1];
80004a82:	06 9b       	mov	r11,r3
80004a84:	e6 09 15 05 	lsl	r9,r3,0x5
80004a88:	4c 2a       	lddpc	r10,80004b90 <sdcard_mount+0x3a0>
80004a8a:	14 09       	add	r9,r10
	spi_setupChipReg((volatile struct avr32_spi_t*) SD_MMC_SPI, &sdOptions, BOARD_OSC0_HZ);

	spi_enable((volatile struct avr32_spi_t*) SD_MMC_SPI);
}

bool sdcard_mount(void){
80004a8c:	40 1a       	lddsp	r10,sp[0x4]
80004a8e:	ea 0a 00 0c 	add	r12,r5,r10
			}
		}
		else if(data[relativeEntry + 11] == 0x0F){
			if(data[relativeEntry] & 0x01 || data[relativeEntry] == 0x41){
				for(uint8_t i = 0; i < 5; i++){
					files[id].name[i] = data[i*2 + relativeEntry + 1];
80004a92:	11 8a       	ld.ub	r10,r8[0x0]
80004a94:	12 ca       	st.b	r9++,r10
80004a96:	2f e8       	sub	r8,-2
				id++;
			}
		}
		else if(data[relativeEntry + 11] == 0x0F){
			if(data[relativeEntry] & 0x01 || data[relativeEntry] == 0x41){
				for(uint8_t i = 0; i < 5; i++){
80004a98:	18 38       	cp.w	r8,r12
80004a9a:	cf c1       	brne	80004a92 <sdcard_mount+0x2a2>
80004a9c:	ea c8 ff f2 	sub	r8,r5,-14
80004aa0:	0c 08       	add	r8,r6
80004aa2:	f6 09 15 05 	lsl	r9,r11,0x5
80004aa6:	2f b9       	sub	r9,-5
80004aa8:	4b aa       	lddpc	r10,80004b90 <sdcard_mount+0x3a0>
80004aaa:	14 09       	add	r9,r10
	spi_setupChipReg((volatile struct avr32_spi_t*) SD_MMC_SPI, &sdOptions, BOARD_OSC0_HZ);

	spi_enable((volatile struct avr32_spi_t*) SD_MMC_SPI);
}

bool sdcard_mount(void){
80004aac:	40 2a       	lddsp	r10,sp[0x8]
80004aae:	ea 0a 00 0c 	add	r12,r5,r10
			if(data[relativeEntry] & 0x01 || data[relativeEntry] == 0x41){
				for(uint8_t i = 0; i < 5; i++){
					files[id].name[i] = data[i*2 + relativeEntry + 1];
				}
				for(uint8_t i = 0; i < 7; i++){
					files[id].name[i+5] = data[i*2 + relativeEntry + 14];
80004ab2:	11 8a       	ld.ub	r10,r8[0x0]
80004ab4:	12 ca       	st.b	r9++,r10
80004ab6:	2f e8       	sub	r8,-2
		else if(data[relativeEntry + 11] == 0x0F){
			if(data[relativeEntry] & 0x01 || data[relativeEntry] == 0x41){
				for(uint8_t i = 0; i < 5; i++){
					files[id].name[i] = data[i*2 + relativeEntry + 1];
				}
				for(uint8_t i = 0; i < 7; i++){
80004ab8:	18 38       	cp.w	r8,r12
80004aba:	cf c1       	brne	80004ab2 <sdcard_mount+0x2c2>
					files[id].name[i+5] = data[i*2 + relativeEntry + 14];
				}
				for(uint8_t i = 0; i < 2; i++){
					files[id].name[i+11] = data[i*2 + relativeEntry + 28];
80004abc:	a5 7b       	lsl	r11,0x5
80004abe:	4b 59       	lddpc	r9,80004b90 <sdcard_mount+0x3a0>
80004ac0:	f2 0b 00 0b 	add	r11,r9,r11
80004ac4:	ec 05 00 05 	add	r5,r6,r5
80004ac8:	eb 38 00 1c 	ld.ub	r8,r5[28]
80004acc:	f7 68 00 0b 	st.b	r11[11],r8
80004ad0:	eb 38 00 1e 	ld.ub	r8,r5[30]
80004ad4:	f7 68 00 0c 	st.b	r11[12],r8
80004ad8:	c2 f8       	rjmp	80004b36 <sdcard_mount+0x346>
				}
			}
			else if(data[relativeEntry] == 0x02 || data[relativeEntry] == 0x42){
80004ada:	30 29       	mov	r9,2
80004adc:	f2 08 18 00 	cp.b	r8,r9
80004ae0:	5f 09       	sreq	r9
80004ae2:	34 2a       	mov	r10,66
80004ae4:	f4 08 18 00 	cp.b	r8,r10
80004ae8:	5f 08       	sreq	r8
80004aea:	f3 e8 10 08 	or	r8,r9,r8
80004aee:	e8 08 18 00 	cp.b	r8,r4
80004af2:	c2 20       	breq	80004b36 <sdcard_mount+0x346>
80004af4:	ea c8 ff ff 	sub	r8,r5,-1
80004af8:	0c 08       	add	r8,r6
				for(uint8_t i = 0; i < 5; i++){
					files[id].name[i+13] = data[i*2 + relativeEntry + 1];
80004afa:	06 9c       	mov	r12,r3
80004afc:	e6 09 15 05 	lsl	r9,r3,0x5
80004b00:	2f 39       	sub	r9,-13
80004b02:	4a 4a       	lddpc	r10,80004b90 <sdcard_mount+0x3a0>
80004b04:	14 09       	add	r9,r10
	spi_setupChipReg((volatile struct avr32_spi_t*) SD_MMC_SPI, &sdOptions, BOARD_OSC0_HZ);

	spi_enable((volatile struct avr32_spi_t*) SD_MMC_SPI);
}

bool sdcard_mount(void){
80004b06:	40 1a       	lddsp	r10,sp[0x4]
80004b08:	ea 0a 00 0b 	add	r11,r5,r10
					files[id].name[i+11] = data[i*2 + relativeEntry + 28];
				}
			}
			else if(data[relativeEntry] == 0x02 || data[relativeEntry] == 0x42){
				for(uint8_t i = 0; i < 5; i++){
					files[id].name[i+13] = data[i*2 + relativeEntry + 1];
80004b0c:	11 8a       	ld.ub	r10,r8[0x0]
80004b0e:	12 ca       	st.b	r9++,r10
80004b10:	2f e8       	sub	r8,-2
				for(uint8_t i = 0; i < 2; i++){
					files[id].name[i+11] = data[i*2 + relativeEntry + 28];
				}
			}
			else if(data[relativeEntry] == 0x02 || data[relativeEntry] == 0x42){
				for(uint8_t i = 0; i < 5; i++){
80004b12:	16 38       	cp.w	r8,r11
80004b14:	cf c1       	brne	80004b0c <sdcard_mount+0x31c>
80004b16:	ea c8 ff f2 	sub	r8,r5,-14
80004b1a:	0c 08       	add	r8,r6
80004b1c:	f8 09 15 05 	lsl	r9,r12,0x5
80004b20:	2e e9       	sub	r9,-18
80004b22:	49 ca       	lddpc	r10,80004b90 <sdcard_mount+0x3a0>
80004b24:	14 09       	add	r9,r10
	spi_setupChipReg((volatile struct avr32_spi_t*) SD_MMC_SPI, &sdOptions, BOARD_OSC0_HZ);

	spi_enable((volatile struct avr32_spi_t*) SD_MMC_SPI);
}

bool sdcard_mount(void){
80004b26:	40 0a       	lddsp	r10,sp[0x0]
80004b28:	2e 8a       	sub	r10,-24
80004b2a:	14 05       	add	r5,r10
			else if(data[relativeEntry] == 0x02 || data[relativeEntry] == 0x42){
				for(uint8_t i = 0; i < 5; i++){
					files[id].name[i+13] = data[i*2 + relativeEntry + 1];
				}
				for(uint8_t i = 0; i < 5; i++){ // 5 instead of 7 as we only store the first 25 characters
					files[id].name[i+18] = data[i*2 + relativeEntry + 14];
80004b2c:	11 8a       	ld.ub	r10,r8[0x0]
80004b2e:	12 ca       	st.b	r9++,r10
80004b30:	2f e8       	sub	r8,-2
			}
			else if(data[relativeEntry] == 0x02 || data[relativeEntry] == 0x42){
				for(uint8_t i = 0; i < 5; i++){
					files[id].name[i+13] = data[i*2 + relativeEntry + 1];
				}
				for(uint8_t i = 0; i < 5; i++){ // 5 instead of 7 as we only store the first 25 characters
80004b32:	0a 38       	cp.w	r8,r5
80004b34:	cf c1       	brne	80004b2c <sdcard_mount+0x33c>
					files[id].name[i+18] = data[i*2 + relativeEntry + 14];
				}
			}
		}
		entry++;
80004b36:	2f f7       	sub	r7,-1
80004b38:	5c 87       	casts.h	r7
	uint8_t id = 0;
	uint16_t entry = 0;
	volatile uint32_t sector = rootSector;
	uint32_t relativeEntry = 0;
	
	while(entry < 512 && id < 100){
80004b3a:	e0 68 01 ff 	mov	r8,511
80004b3e:	f0 07 19 00 	cp.h	r7,r8
80004b42:	5f 89       	srls	r9
80004b44:	36 38       	mov	r8,99
80004b46:	f0 03 18 00 	cp.b	r3,r8
80004b4a:	5f 88       	srls	r8
80004b4c:	f3 e8 00 08 	and	r8,r9,r8
80004b50:	e8 08 18 00 	cp.b	r8,r4
80004b54:	fe 91 ff 1b 	brne	8000498a <sdcard_mount+0x19a>
	if(!sd_mmc_spi_init(sdOptions, BOARD_OSC0_HZ))
		return false;
	if(!_initFat())
		return false;
	_getFilesInfos();
	_pdcaInit();
80004b58:	f0 1f 00 0f 	mcall	80004b94 <sdcard_mount+0x3a4>
80004b5c:	30 1c       	mov	r12,1
	//gfx_BeginNewTerminal((Vector2){20,200});
	//gfx_AddLineToTerminal(files[0].name, 25, (Color){WHITE},false);
	//gfx_AddLineToTerminal(files[1].name, 25, (Color){WHITE},false);
	//gfx_AddLineToTerminal(files[2].name, 25, (Color){WHITE},false);

	return true;
80004b5e:	c0 28       	rjmp	80004b62 <sdcard_mount+0x372>
80004b60:	30 0c       	mov	r12,0
}
80004b62:	2f 0d       	sub	sp,-64
80004b64:	d8 32       	popm	r0-r7,pc
80004b66:	00 00       	add	r0,r0
80004b68:	80 00       	ld.sh	r0,r0[0x0]
80004b6a:	47 e4       	lddsp	r4,sp[0x1f8]
80004b6c:	00 00       	add	r0,r0
80004b6e:	00 10       	sub	r0,r0
80004b70:	80 00       	ld.sh	r0,r0[0x0]
80004b72:	29 30       	sub	r0,-109
80004b74:	00 00       	add	r0,r0
80004b76:	16 18       	sub	r8,r11
80004b78:	80 00       	ld.sh	r0,r0[0x0]
80004b7a:	45 a8       	lddsp	r8,sp[0x168]
80004b7c:	00 00       	add	r0,r0
80004b7e:	07 42       	ld.w	r2,--r3
80004b80:	00 00       	add	r0,r0
80004b82:	09 94       	ld.ub	r4,r4[0x1]
80004b84:	00 00       	add	r0,r0
80004b86:	18 20       	rsub	r0,r12
80004b88:	00 00       	add	r0,r0
80004b8a:	18 1c       	sub	r12,r12
80004b8c:	00 00       	add	r0,r0
80004b8e:	18 18       	sub	r8,r12
80004b90:	00 00       	add	r0,r0
80004b92:	09 98       	ld.ub	r8,r4[0x1]
80004b94:	80 00       	ld.sh	r0,r0[0x0]
80004b96:	44 a8       	lddsp	r8,sp[0x128]

80004b98 <sysclk_init>:
/* sysclk_init (void)
*
* Initializes SYSCLK for a 64 MHz clock.
*
*/
void sysclk_init (void) {
80004b98:	d4 01       	pushm	lr
  // PLL formula = PLL_OUT (OSC0 / DIV) * (MUL+1) => (16MHz / 1) * (7+1) = 128MHz
  pm_switch_to_osc0(&AVR32_PM, XTAL_OSC0, OSC0_STARTUP_US);  // Switch main clock to Osc0.
80004b9a:	30 3a       	mov	r10,3
80004b9c:	e0 6b 24 00 	mov	r11,9216
80004ba0:	ea 1b 00 f4 	orh	r11,0xf4
80004ba4:	fe 7c 0c 00 	mov	r12,-62464
80004ba8:	f0 1f 00 19 	mcall	80004c0c <sysclk_init+0x74>
  pm_pll_setup(&AVR32_PM, PLL, MUL, DIV, OSC, LOCK_COUNT);
80004bac:	31 08       	mov	r8,16
80004bae:	1a d8       	st.w	--sp,r8
80004bb0:	30 08       	mov	r8,0
80004bb2:	30 19       	mov	r9,1
80004bb4:	30 7a       	mov	r10,7
80004bb6:	10 9b       	mov	r11,r8
80004bb8:	fe 7c 0c 00 	mov	r12,-62464
80004bbc:	f0 1f 00 15 	mcall	80004c10 <sysclk_init+0x78>
   pll_freq Set to 1 for VCO frequency range 80-180MHz, set to 0 for VCO frequency range 160-240Mhz.
   pll_div2 Divide the PLL output frequency by 2 (this settings does not change the FVCO value)
   pll_wbwdisable 1 Disable the Wide-Bandith Mode (Wide-Bandwith mode allow a faster startup time and out-of-lock time). 0 to enable the Wide-Bandith Mode.
  */
  /* PLL output VCO frequency is 128MHz. We divide it by 2 with the pll_div2=1. This enable to get later main clock to 64MHz */
  pm_pll_set_option(&AVR32_PM, PLL, PLL_F, PLL_DIV2, PLL_WBW_DIS);
80004bc0:	30 08       	mov	r8,0
80004bc2:	30 19       	mov	r9,1
80004bc4:	12 9a       	mov	r10,r9
80004bc6:	10 9b       	mov	r11,r8
80004bc8:	fe 7c 0c 00 	mov	r12,-62464
80004bcc:	f0 1f 00 12 	mcall	80004c14 <sysclk_init+0x7c>
  pm_pll_enable(&AVR32_PM, PLL);
80004bd0:	30 0b       	mov	r11,0
80004bd2:	fe 7c 0c 00 	mov	r12,-62464
80004bd6:	f0 1f 00 11 	mcall	80004c18 <sysclk_init+0x80>

  /* Wait for PLL0 locked */
  pm_wait_for_pll0_locked(&AVR32_PM) ;
80004bda:	fe 7c 0c 00 	mov	r12,-62464
80004bde:	f0 1f 00 10 	mcall	80004c1c <sysclk_init+0x84>
  pm_cksel(&AVR32_PM, 1, 0, 0, 0, 0, 0);		// 1 divides PBA clock by two
80004be2:	30 0a       	mov	r10,0
80004be4:	1a da       	st.w	--sp,r10
80004be6:	1a da       	st.w	--sp,r10
80004be8:	14 98       	mov	r8,r10
80004bea:	14 99       	mov	r9,r10
80004bec:	30 1b       	mov	r11,1
80004bee:	fe 7c 0c 00 	mov	r12,-62464
80004bf2:	f0 1f 00 0c 	mcall	80004c20 <sysclk_init+0x88>

  // Set one wait-state (WS) for flash controller. 0 WS access is up to 30MHz for HSB/CPU clock.
  // As we want to have 64MHz on HSB/CPU clock, we need to set 1 WS on flash controller.
  flashc_set_wait_state(1);
80004bf6:	30 1c       	mov	r12,1
80004bf8:	f0 1f 00 0b 	mcall	80004c24 <sysclk_init+0x8c>
  pm_switch_to_clock(&AVR32_PM, AVR32_PM_MCSEL_PLL0); /* Switch main clock to 64MHz */	
80004bfc:	30 2b       	mov	r11,2
80004bfe:	fe 7c 0c 00 	mov	r12,-62464
80004c02:	f0 1f 00 0a 	mcall	80004c28 <sysclk_init+0x90>
80004c06:	2f dd       	sub	sp,-12
}
80004c08:	d8 02       	popm	pc
80004c0a:	00 00       	add	r0,r0
80004c0c:	80 00       	ld.sh	r0,r0[0x0]
80004c0e:	2e 14       	sub	r4,-31
80004c10:	80 00       	ld.sh	r0,r0[0x0]
80004c12:	2d b6       	sub	r6,-37
80004c14:	80 00       	ld.sh	r0,r0[0x0]
80004c16:	2d d8       	sub	r8,-35
80004c18:	80 00       	ld.sh	r0,r0[0x0]
80004c1a:	2d f2       	sub	r2,-33
80004c1c:	80 00       	ld.sh	r0,r0[0x0]
80004c1e:	2e 00       	sub	r0,-32
80004c20:	80 00       	ld.sh	r0,r0[0x0]
80004c22:	2d 70       	sub	r0,-41
80004c24:	80 00       	ld.sh	r0,r0[0x0]
80004c26:	29 64       	sub	r4,-106
80004c28:	80 00       	ld.sh	r0,r0[0x0]
80004c2a:	2e 0a       	sub	r10,-32

80004c2c <main>:
#else
	#include "mainCentre.h"
#endif


int main (void) {
80004c2c:	d4 01       	pushm	lr
	
	#ifdef AVIS_POLITIQUE
		mainGauche();
80004c2e:	f0 1f 00 02 	mcall	80004c34 <main+0x8>
	#else
		mainCentre();
	#endif
	
}
80004c32:	d8 0a       	popm	pc,r12=0
80004c34:	80 00       	ld.sh	r0,r0[0x0]
80004c36:	43 60       	lddsp	r0,sp[0xd8]

80004c38 <memcpy>:
80004c38:	58 8a       	cp.w	r10,8
80004c3a:	c2 f5       	brlt	80004c98 <memcpy+0x60>
80004c3c:	f9 eb 10 09 	or	r9,r12,r11
80004c40:	e2 19 00 03 	andl	r9,0x3,COH
80004c44:	e0 81 00 97 	brne	80004d72 <memcpy+0x13a>
80004c48:	e0 4a 00 20 	cp.w	r10,32
80004c4c:	c3 b4       	brge	80004cc2 <memcpy+0x8a>
80004c4e:	f4 08 14 02 	asr	r8,r10,0x2
80004c52:	f0 09 11 08 	rsub	r9,r8,8
80004c56:	fe 09 00 2f 	add	pc,pc,r9<<0x2
80004c5a:	76 69       	ld.w	r9,r11[0x18]
80004c5c:	99 69       	st.w	r12[0x18],r9
80004c5e:	76 59       	ld.w	r9,r11[0x14]
80004c60:	99 59       	st.w	r12[0x14],r9
80004c62:	76 49       	ld.w	r9,r11[0x10]
80004c64:	99 49       	st.w	r12[0x10],r9
80004c66:	76 39       	ld.w	r9,r11[0xc]
80004c68:	99 39       	st.w	r12[0xc],r9
80004c6a:	76 29       	ld.w	r9,r11[0x8]
80004c6c:	99 29       	st.w	r12[0x8],r9
80004c6e:	76 19       	ld.w	r9,r11[0x4]
80004c70:	99 19       	st.w	r12[0x4],r9
80004c72:	76 09       	ld.w	r9,r11[0x0]
80004c74:	99 09       	st.w	r12[0x0],r9
80004c76:	f6 08 00 2b 	add	r11,r11,r8<<0x2
80004c7a:	f8 08 00 28 	add	r8,r12,r8<<0x2
80004c7e:	e0 1a 00 03 	andl	r10,0x3
80004c82:	f4 0a 11 04 	rsub	r10,r10,4
80004c86:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80004c8a:	17 a9       	ld.ub	r9,r11[0x2]
80004c8c:	b0 a9       	st.b	r8[0x2],r9
80004c8e:	17 99       	ld.ub	r9,r11[0x1]
80004c90:	b0 99       	st.b	r8[0x1],r9
80004c92:	17 89       	ld.ub	r9,r11[0x0]
80004c94:	b0 89       	st.b	r8[0x0],r9
80004c96:	5e fc       	retal	r12
80004c98:	f4 0a 11 09 	rsub	r10,r10,9
80004c9c:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80004ca0:	17 f9       	ld.ub	r9,r11[0x7]
80004ca2:	b8 f9       	st.b	r12[0x7],r9
80004ca4:	17 e9       	ld.ub	r9,r11[0x6]
80004ca6:	b8 e9       	st.b	r12[0x6],r9
80004ca8:	17 d9       	ld.ub	r9,r11[0x5]
80004caa:	b8 d9       	st.b	r12[0x5],r9
80004cac:	17 c9       	ld.ub	r9,r11[0x4]
80004cae:	b8 c9       	st.b	r12[0x4],r9
80004cb0:	17 b9       	ld.ub	r9,r11[0x3]
80004cb2:	b8 b9       	st.b	r12[0x3],r9
80004cb4:	17 a9       	ld.ub	r9,r11[0x2]
80004cb6:	b8 a9       	st.b	r12[0x2],r9
80004cb8:	17 99       	ld.ub	r9,r11[0x1]
80004cba:	b8 99       	st.b	r12[0x1],r9
80004cbc:	17 89       	ld.ub	r9,r11[0x0]
80004cbe:	b8 89       	st.b	r12[0x0],r9
80004cc0:	5e fc       	retal	r12
80004cc2:	eb cd 40 c0 	pushm	r6-r7,lr
80004cc6:	18 99       	mov	r9,r12
80004cc8:	22 0a       	sub	r10,32
80004cca:	b7 07       	ld.d	r6,r11++
80004ccc:	b3 26       	st.d	r9++,r6
80004cce:	b7 07       	ld.d	r6,r11++
80004cd0:	b3 26       	st.d	r9++,r6
80004cd2:	b7 07       	ld.d	r6,r11++
80004cd4:	b3 26       	st.d	r9++,r6
80004cd6:	b7 07       	ld.d	r6,r11++
80004cd8:	b3 26       	st.d	r9++,r6
80004cda:	22 0a       	sub	r10,32
80004cdc:	cf 74       	brge	80004cca <memcpy+0x92>
80004cde:	2f 0a       	sub	r10,-16
80004ce0:	c0 65       	brlt	80004cec <memcpy+0xb4>
80004ce2:	b7 07       	ld.d	r6,r11++
80004ce4:	b3 26       	st.d	r9++,r6
80004ce6:	b7 07       	ld.d	r6,r11++
80004ce8:	b3 26       	st.d	r9++,r6
80004cea:	21 0a       	sub	r10,16
80004cec:	5c 3a       	neg	r10
80004cee:	fe 0a 00 3f 	add	pc,pc,r10<<0x3
80004cf2:	d7 03       	nop
80004cf4:	d7 03       	nop
80004cf6:	f7 36 00 0e 	ld.ub	r6,r11[14]
80004cfa:	f3 66 00 0e 	st.b	r9[14],r6
80004cfe:	f7 36 00 0d 	ld.ub	r6,r11[13]
80004d02:	f3 66 00 0d 	st.b	r9[13],r6
80004d06:	f7 36 00 0c 	ld.ub	r6,r11[12]
80004d0a:	f3 66 00 0c 	st.b	r9[12],r6
80004d0e:	f7 36 00 0b 	ld.ub	r6,r11[11]
80004d12:	f3 66 00 0b 	st.b	r9[11],r6
80004d16:	f7 36 00 0a 	ld.ub	r6,r11[10]
80004d1a:	f3 66 00 0a 	st.b	r9[10],r6
80004d1e:	f7 36 00 09 	ld.ub	r6,r11[9]
80004d22:	f3 66 00 09 	st.b	r9[9],r6
80004d26:	f7 36 00 08 	ld.ub	r6,r11[8]
80004d2a:	f3 66 00 08 	st.b	r9[8],r6
80004d2e:	f7 36 00 07 	ld.ub	r6,r11[7]
80004d32:	f3 66 00 07 	st.b	r9[7],r6
80004d36:	f7 36 00 06 	ld.ub	r6,r11[6]
80004d3a:	f3 66 00 06 	st.b	r9[6],r6
80004d3e:	f7 36 00 05 	ld.ub	r6,r11[5]
80004d42:	f3 66 00 05 	st.b	r9[5],r6
80004d46:	f7 36 00 04 	ld.ub	r6,r11[4]
80004d4a:	f3 66 00 04 	st.b	r9[4],r6
80004d4e:	f7 36 00 03 	ld.ub	r6,r11[3]
80004d52:	f3 66 00 03 	st.b	r9[3],r6
80004d56:	f7 36 00 02 	ld.ub	r6,r11[2]
80004d5a:	f3 66 00 02 	st.b	r9[2],r6
80004d5e:	f7 36 00 01 	ld.ub	r6,r11[1]
80004d62:	f3 66 00 01 	st.b	r9[1],r6
80004d66:	f7 36 00 00 	ld.ub	r6,r11[0]
80004d6a:	f3 66 00 00 	st.b	r9[0],r6
80004d6e:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80004d72:	20 1a       	sub	r10,1
80004d74:	f6 0a 07 09 	ld.ub	r9,r11[r10]
80004d78:	f8 0a 0b 09 	st.b	r12[r10],r9
80004d7c:	cf b1       	brne	80004d72 <memcpy+0x13a>
80004d7e:	5e fc       	retal	r12

Disassembly of section .exception:

80004e00 <_evba>:
_evba:

	.org  0x000
	// Unrecoverable Exception.
_handle_Unrecoverable_Exception:
	rjmp $
80004e00:	c0 08       	rjmp	80004e00 <_evba>
	...

80004e04 <_handle_TLB_Multiple_Hit>:

	.org  0x004
	// TLB Multiple Hit.
_handle_TLB_Multiple_Hit:
	rjmp $
80004e04:	c0 08       	rjmp	80004e04 <_handle_TLB_Multiple_Hit>
	...

80004e08 <_handle_Bus_Error_Data_Fetch>:

	.org  0x008
	// Bus Error Data Fetch.
_handle_Bus_Error_Data_Fetch:
	rjmp $
80004e08:	c0 08       	rjmp	80004e08 <_handle_Bus_Error_Data_Fetch>
	...

80004e0c <_handle_Bus_Error_Instruction_Fetch>:

	.org  0x00C
	// Bus Error Instruction Fetch.
_handle_Bus_Error_Instruction_Fetch:
	rjmp $
80004e0c:	c0 08       	rjmp	80004e0c <_handle_Bus_Error_Instruction_Fetch>
	...

80004e10 <_handle_NMI>:

	.org  0x010
	// NMI.
_handle_NMI:
	rjmp $
80004e10:	c0 08       	rjmp	80004e10 <_handle_NMI>
	...

80004e14 <_handle_Instruction_Address>:

	.org  0x014
	// Instruction Address.
_handle_Instruction_Address:
	rjmp $
80004e14:	c0 08       	rjmp	80004e14 <_handle_Instruction_Address>
	...

80004e18 <_handle_ITLB_Protection>:

	.org  0x018
	// ITLB Protection.
_handle_ITLB_Protection:
	rjmp $
80004e18:	c0 08       	rjmp	80004e18 <_handle_ITLB_Protection>
	...

80004e1c <_handle_Breakpoint>:

	.org  0x01C
	// Breakpoint.
_handle_Breakpoint:
	rjmp $
80004e1c:	c0 08       	rjmp	80004e1c <_handle_Breakpoint>
	...

80004e20 <_handle_Illegal_Opcode>:

	.org  0x020
	// Illegal Opcode.
_handle_Illegal_Opcode:
	rjmp $
80004e20:	c0 08       	rjmp	80004e20 <_handle_Illegal_Opcode>
	...

80004e24 <_handle_Unimplemented_Instruction>:

	.org  0x024
	// Unimplemented Instruction.
_handle_Unimplemented_Instruction:
	rjmp $
80004e24:	c0 08       	rjmp	80004e24 <_handle_Unimplemented_Instruction>
	...

80004e28 <_handle_Privilege_Violation>:

	.org  0x028
	// Privilege Violation.
_handle_Privilege_Violation:
	rjmp $
80004e28:	c0 08       	rjmp	80004e28 <_handle_Privilege_Violation>
	...

80004e2c <_handle_Floating_Point>:

	.org  0x02C
	// Floating-Point: UNUSED IN AVR32UC and AVR32AP.
_handle_Floating_Point:
	rjmp $
80004e2c:	c0 08       	rjmp	80004e2c <_handle_Floating_Point>
	...

80004e30 <_handle_Coprocessor_Absent>:

	.org  0x030
	// Coprocessor Absent: UNUSED IN AVR32UC.
_handle_Coprocessor_Absent:
	rjmp $
80004e30:	c0 08       	rjmp	80004e30 <_handle_Coprocessor_Absent>
	...

80004e34 <_handle_Data_Address_Read>:

	.org  0x034
	// Data Address (Read).
_handle_Data_Address_Read:
	rjmp $
80004e34:	c0 08       	rjmp	80004e34 <_handle_Data_Address_Read>
	...

80004e38 <_handle_Data_Address_Write>:

	.org  0x038
	// Data Address (Write).
_handle_Data_Address_Write:
	rjmp $
80004e38:	c0 08       	rjmp	80004e38 <_handle_Data_Address_Write>
	...

80004e3c <_handle_DTLB_Protection_Read>:

	.org  0x03C
	// DTLB Protection (Read).
_handle_DTLB_Protection_Read:
	rjmp $
80004e3c:	c0 08       	rjmp	80004e3c <_handle_DTLB_Protection_Read>
	...

80004e40 <_handle_DTLB_Protection_Write>:

	.org  0x040
	// DTLB Protection (Write).
_handle_DTLB_Protection_Write:
	rjmp $
80004e40:	c0 08       	rjmp	80004e40 <_handle_DTLB_Protection_Write>
	...

80004e44 <_handle_DTLB_Modified>:

	.org  0x044
	// DTLB Modified: UNUSED IN AVR32UC.
_handle_DTLB_Modified:
	rjmp $
80004e44:	c0 08       	rjmp	80004e44 <_handle_DTLB_Modified>
	...

80004e50 <_handle_ITLB_Miss>:

	.org  0x050
	// ITLB Miss.
_handle_ITLB_Miss:
	rjmp $
80004e50:	c0 08       	rjmp	80004e50 <_handle_ITLB_Miss>
	...

80004e60 <_handle_DTLB_Miss_Read>:

	.org  0x060
	// DTLB Miss (Read).
_handle_DTLB_Miss_Read:
	rjmp $
80004e60:	c0 08       	rjmp	80004e60 <_handle_DTLB_Miss_Read>
	...

80004e70 <_handle_DTLB_Miss_Write>:

	.org  0x070
	// DTLB Miss (Write).
_handle_DTLB_Miss_Write:
	rjmp $
80004e70:	c0 08       	rjmp	80004e70 <_handle_DTLB_Miss_Write>
	...

80004f00 <_handle_Supervisor_Call>:

	.org  0x100
	// Supervisor Call.
_handle_Supervisor_Call:
	rjmp $
80004f00:	c0 08       	rjmp	80004f00 <_handle_Supervisor_Call>
80004f02:	d7 03       	nop

80004f04 <_int0>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80004f04:	30 0c       	mov	r12,0
80004f06:	fe b0 ee 43 	rcall	80002b8c <_get_interrupt_handler>
80004f0a:	58 0c       	cp.w	r12,0
80004f0c:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80004f10:	d6 03       	rete

80004f12 <_int1>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80004f12:	30 1c       	mov	r12,1
80004f14:	fe b0 ee 3c 	rcall	80002b8c <_get_interrupt_handler>
80004f18:	58 0c       	cp.w	r12,0
80004f1a:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80004f1e:	d6 03       	rete

80004f20 <_int2>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80004f20:	30 2c       	mov	r12,2
80004f22:	fe b0 ee 35 	rcall	80002b8c <_get_interrupt_handler>
80004f26:	58 0c       	cp.w	r12,0
80004f28:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80004f2c:	d6 03       	rete

80004f2e <_int3>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80004f2e:	30 3c       	mov	r12,3
80004f30:	fe b0 ee 2e 	rcall	80002b8c <_get_interrupt_handler>
80004f34:	58 0c       	cp.w	r12,0
80004f36:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80004f3a:	d6 03       	rete
80004f3c:	d7 03       	nop
80004f3e:	d7 03       	nop
80004f40:	d7 03       	nop
80004f42:	d7 03       	nop
80004f44:	d7 03       	nop
80004f46:	d7 03       	nop
80004f48:	d7 03       	nop
80004f4a:	d7 03       	nop
80004f4c:	d7 03       	nop
80004f4e:	d7 03       	nop
80004f50:	d7 03       	nop
80004f52:	d7 03       	nop
80004f54:	d7 03       	nop
80004f56:	d7 03       	nop
80004f58:	d7 03       	nop
80004f5a:	d7 03       	nop
80004f5c:	d7 03       	nop
80004f5e:	d7 03       	nop
80004f60:	d7 03       	nop
80004f62:	d7 03       	nop
80004f64:	d7 03       	nop
80004f66:	d7 03       	nop
80004f68:	d7 03       	nop
80004f6a:	d7 03       	nop
80004f6c:	d7 03       	nop
80004f6e:	d7 03       	nop
80004f70:	d7 03       	nop
80004f72:	d7 03       	nop
80004f74:	d7 03       	nop
80004f76:	d7 03       	nop
80004f78:	d7 03       	nop
80004f7a:	d7 03       	nop
80004f7c:	d7 03       	nop
80004f7e:	d7 03       	nop
80004f80:	d7 03       	nop
80004f82:	d7 03       	nop
80004f84:	d7 03       	nop
80004f86:	d7 03       	nop
80004f88:	d7 03       	nop
80004f8a:	d7 03       	nop
80004f8c:	d7 03       	nop
80004f8e:	d7 03       	nop
80004f90:	d7 03       	nop
80004f92:	d7 03       	nop
80004f94:	d7 03       	nop
80004f96:	d7 03       	nop
80004f98:	d7 03       	nop
80004f9a:	d7 03       	nop
80004f9c:	d7 03       	nop
80004f9e:	d7 03       	nop
80004fa0:	d7 03       	nop
80004fa2:	d7 03       	nop
80004fa4:	d7 03       	nop
80004fa6:	d7 03       	nop
80004fa8:	d7 03       	nop
80004faa:	d7 03       	nop
80004fac:	d7 03       	nop
80004fae:	d7 03       	nop
80004fb0:	d7 03       	nop
80004fb2:	d7 03       	nop
80004fb4:	d7 03       	nop
80004fb6:	d7 03       	nop
80004fb8:	d7 03       	nop
80004fba:	d7 03       	nop
80004fbc:	d7 03       	nop
80004fbe:	d7 03       	nop
80004fc0:	d7 03       	nop
80004fc2:	d7 03       	nop
80004fc4:	d7 03       	nop
80004fc6:	d7 03       	nop
80004fc8:	d7 03       	nop
80004fca:	d7 03       	nop
80004fcc:	d7 03       	nop
80004fce:	d7 03       	nop
80004fd0:	d7 03       	nop
80004fd2:	d7 03       	nop
80004fd4:	d7 03       	nop
80004fd6:	d7 03       	nop
80004fd8:	d7 03       	nop
80004fda:	d7 03       	nop
80004fdc:	d7 03       	nop
80004fde:	d7 03       	nop
80004fe0:	d7 03       	nop
80004fe2:	d7 03       	nop
80004fe4:	d7 03       	nop
80004fe6:	d7 03       	nop
80004fe8:	d7 03       	nop
80004fea:	d7 03       	nop
80004fec:	d7 03       	nop
80004fee:	d7 03       	nop
80004ff0:	d7 03       	nop
80004ff2:	d7 03       	nop
80004ff4:	d7 03       	nop
80004ff6:	d7 03       	nop
80004ff8:	d7 03       	nop
80004ffa:	d7 03       	nop
80004ffc:	d7 03       	nop
80004ffe:	d7 03       	nop
