// Seed: 1297310113
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_7 = id_1;
  wire id_8;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    input supply0 id_2,
    input tri0 id_3,
    output supply1 id_4,
    output logic id_5,
    input wor id_6,
    output tri id_7,
    input uwire id_8,
    input tri id_9,
    output tri1 id_10,
    input uwire id_11,
    input tri1 id_12,
    input tri1 id_13,
    input wor id_14,
    output wire id_15,
    output supply1 id_16,
    output supply1 id_17,
    input supply1 id_18,
    output uwire id_19,
    output tri0 id_20,
    input wand id_21,
    input tri0 id_22,
    output wire id_23,
    input uwire id_24,
    output tri0 id_25
);
  wire id_27, id_28;
  always id_5 <= 1;
  module_0 modCall_1 (
      id_28,
      id_28,
      id_27,
      id_27,
      id_27,
      id_28,
      id_28
  );
endmodule
