============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Feb 22 2023  02:37:03 am
  Module:                 pp_tree16x64
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (173 ps) Late External Delay Assertion at pin SUM[63]
          Group: I2O
     Startpoint: (R) P0[62]
          Clock: (R) VCLK
       Endpoint: (F) SUM[63]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     461                  
             Slack:=     173                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_1_1 
  output_delay             133             counter.sdc_line_14     

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  P0[62]          -       -      R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59794__2900/S  -       A->S   F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59483__1857/S  -       CI->S  R     ADDFX1         1  1.1    13    64     661    (-,-) 
  g59330__4296/S  -       B->S   F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59263__2703/CO -       CI->CO F     ADDFX1         1  0.5    10    43     768    (-,-) 
  g59182__2703/Y  -       B->Y   R     XNOR2X1        1  0.6     8    35     804    (-,-) 
  g59175__7114/Y  -       B->Y   F     XNOR2X1        1  0.5     8    31     834    (-,-) 
  g59150__6877/Y  -       B->Y   R     XNOR2X1        1  0.6     8    35     870    (-,-) 
  g59110__1309/Y  -       B->Y   F     XNOR2X1        1  0.5     8    31     900    (-,-) 
  g59105__4296/Y  -       B->Y   R     XNOR2X1        1  0.7     9    36     936    (-,-) 
  g59045__8780/S  -       CI->S  F     ADDFX1         1  0.0     7    58     994    (-,-) 
  SUM[63]         -       -      F     (port)         -    -     -     0     994    (-,-) 
#-----------------------------------------------------------------------------------------



Path 2: MET (196 ps) Late External Delay Assertion at pin CARRY[63]
          Group: I2O
     Startpoint: (R) P0[62]
          Clock: (R) VCLK
       Endpoint: (F) CARRY[63]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     438                  
             Slack:=     196                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_1_1    
  output_delay             133             counter.sdc_line_14_2237_1 

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  P0[62]          -       -      R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59794__2900/S  -       A->S   F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59483__1857/S  -       CI->S  R     ADDFX1         1  1.1    13    64     661    (-,-) 
  g59330__4296/S  -       B->S   F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59263__2703/CO -       CI->CO F     ADDFX1         1  0.5    10    43     768    (-,-) 
  g59182__2703/Y  -       B->Y   F     XNOR2X1        1  0.5     8    30     799    (-,-) 
  g59175__7114/Y  -       B->Y   R     XNOR2X1        1  0.6     8    35     834    (-,-) 
  g59150__6877/Y  -       B->Y   F     XNOR2X1        1  0.5     8    31     865    (-,-) 
  g59110__1309/Y  -       B->Y   R     XNOR2X1        1  0.6     8    35     900    (-,-) 
  g59105__4296/Y  -       B->Y   F     XNOR2X1        1  0.7     9    31     931    (-,-) 
  g59045__8780/CO -       CI->CO F     ADDFX1         1  0.0     7    40     971    (-,-) 
  CARRY[63]       -       -      F     (port)         -    -     -     0     971    (-,-) 
#-----------------------------------------------------------------------------------------



Path 3: MET (246 ps) Late External Delay Assertion at pin SUM[60]
          Group: I2O
     Startpoint: (R) P4[60]
          Clock: (R) VCLK
       Endpoint: (R) SUM[60]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     388                  
             Slack:=     246                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_259_1  
  output_delay             133             counter.sdc_line_14_2176_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P4[60]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59932__5019/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59596__7114/S -       CI->S R     ADDFX1         1  1.1    13    64     661    (-,-) 
  g59419__2703/S -       B->S  F     ADDFX1         1  1.0    14    66     727    (-,-) 
  g59277__1786/S -       B->S  R     ADDFX1         1  1.1    13    68     795    (-,-) 
  g59145__5266/S -       A->S  F     ADDFX1         1  0.7    12    66     861    (-,-) 
  g59068__9682/S -       CI->S R     ADDFX1         1  0.0     6    60     921    (-,-) 
  SUM[60]        -       -     R     (port)         -    -     -     0     921    (-,-) 
#---------------------------------------------------------------------------------------



Path 4: MET (246 ps) Late External Delay Assertion at pin SUM[2]
          Group: I2O
     Startpoint: (F) P9[2]
          Clock: (R) VCLK
       Endpoint: (R) SUM[2]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     387                  
             Slack:=     246                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_637_1  
  output_delay             133             counter.sdc_line_14_2234_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P9[2]          -       -     F     (arrival)      1  1.0     0     0     533    (-,-) 
  g59944__5795/S -       B->S  R     ADDFX1         1  0.7    10    64     597    (-,-) 
  g59564__9682/S -       CI->S F     ADDFX1         1  1.0    14    62     660    (-,-) 
  g59389__2250/S -       B->S  R     ADDFX1         1  0.7    10    67     727    (-,-) 
  g59231__7114/S -       CI->S F     ADDFX1         1  1.0    14    62     789    (-,-) 
  g59142__5953/S -       B->S  R     ADDFX1         2  0.9    12    68     856    (-,-) 
  g59109__2900/Y -       B->Y  F     XNOR2X1        1  0.5     8    31     888    (-,-) 
  g59106__2683/Y -       B->Y  R     XNOR2X1        1  0.0     4    33     920    (-,-) 
  SUM[2]         -       -     R     (port)         -    -     -     0     920    (-,-) 
#---------------------------------------------------------------------------------------



Path 5: MET (251 ps) Late External Delay Assertion at pin SUM[3]
          Group: I2O
     Startpoint: (R) P4[3]
          Clock: (R) VCLK
       Endpoint: (R) SUM[3]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_316_1  
  output_delay             133             counter.sdc_line_14_2233_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P4[3]          -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59835__1840/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59556__7675/S -       CI->S R     ADDFX1         1  1.1    13    64     661    (-,-) 
  g59384__1857/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59279__7114/S -       CI->S R     ADDFX1         1  1.1    13    64     790    (-,-) 
  g59121__5795/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59062__3772/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[3]         -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 6: MET (251 ps) Late External Delay Assertion at pin SUM[4]
          Group: I2O
     Startpoint: (R) P4[4]
          Clock: (R) VCLK
       Endpoint: (R) SUM[4]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_315_1  
  output_delay             133             counter.sdc_line_14_2232_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P4[4]          -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59844__7344/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59551__9906/S -       CI->S R     ADDFX1         1  1.1    13    64     661    (-,-) 
  g59381__7344/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59225__7675/S -       CI->S R     ADDFX1         1  1.1    13    64     790    (-,-) 
  g59120__1309/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59061__9682/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[4]         -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 7: MET (251 ps) Late External Delay Assertion at pin SUM[5]
          Group: I2O
     Startpoint: (R) P4[5]
          Clock: (R) VCLK
       Endpoint: (R) SUM[5]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_314_1  
  output_delay             133             counter.sdc_line_14_2231_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P4[5]          -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59859__2703/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59546__5795/S -       CI->S R     ADDFX1         1  1.1    13    64     661    (-,-) 
  g59376__5266/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59276__8757/S -       CI->S R     ADDFX1         1  1.1    13    64     790    (-,-) 
  g59122__5019/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59060__4547/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[5]         -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 8: MET (251 ps) Late External Delay Assertion at pin SUM[6]
          Group: I2O
     Startpoint: (R) P8[6]
          Clock: (R) VCLK
       Endpoint: (R) SUM[6]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_569_1  
  output_delay             133             counter.sdc_line_14_2230_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P8[6]          -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59958__1786/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59537__1474/S -       CI->S R     ADDFX1         1  1.1    13    64     661    (-,-) 
  g59378__6083/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59223__2900/S -       CI->S R     ADDFX1         1  1.1    13    64     790    (-,-) 
  g59164__9906/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59085__1474/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[6]         -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 9: MET (251 ps) Late External Delay Assertion at pin SUM[7]
          Group: I2O
     Startpoint: (R) P8[7]
          Clock: (R) VCLK
       Endpoint: (R) SUM[7]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_568_1  
  output_delay             133             counter.sdc_line_14_2229_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P8[7]          -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59840__6877/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59673__6083/S -       CI->S R     ADDFX1         1  1.1    13    64     661    (-,-) 
  g59373__5953/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59222__6877/S -       CI->S R     ADDFX1         1  1.1    13    64     790    (-,-) 
  g59163__7344/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59104__3772/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[7]         -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 10: MET (251 ps) Late External Delay Assertion at pin SUM[8]
          Group: I2O
     Startpoint: (R) P4[8]
          Clock: (R) VCLK
       Endpoint: (R) SUM[8]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_311_1  
  output_delay             133             counter.sdc_line_14_2228_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P4[8]          -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59895__8780/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59579__3772/S -       CI->S R     ADDFX1         1  1.1    13    64     661    (-,-) 
  g59425__9906/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59270__4547/S -       CI->S R     ADDFX1         1  1.1    13    64     790    (-,-) 
  g59162__2703/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59103__4296/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[8]         -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 11: MET (251 ps) Late External Delay Assertion at pin SUM[9]
          Group: I2O
     Startpoint: (R) P0[9]
          Clock: (R) VCLK
       Endpoint: (R) SUM[9]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_54_1   
  output_delay             133             counter.sdc_line_14_2227_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P0[9]          -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59730__5266/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59517__7344/S -       CI->S R     ADDFX1         1  1.1    13    64     661    (-,-) 
  g59317__5266/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59178__3772/S -       CI->S R     ADDFX1         1  1.1    13    64     790    (-,-) 
  g59119__8780/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59059__8780/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[9]         -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 12: MET (251 ps) Late External Delay Assertion at pin SUM[10]
          Group: I2O
     Startpoint: (R) P0[10]
          Clock: (R) VCLK
       Endpoint: (R) SUM[10]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_53_1   
  output_delay             133             counter.sdc_line_14_2226_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P0[10]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59955__7118/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59653__5953/S -       CI->S R     ADDFX1         1  1.1    13    64     661    (-,-) 
  g59360__3772/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59212__1857/S -       CI->S R     ADDFX1         1  1.1    13    64     790    (-,-) 
  g59118__6083/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59058__9906/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[10]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 13: MET (251 ps) Late External Delay Assertion at pin SUM[11]
          Group: I2O
     Startpoint: (R) P8[11]
          Clock: (R) VCLK
       Endpoint: (R) SUM[11]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_564_1  
  output_delay             133             counter.sdc_line_14_2225_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P8[11]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59762__7675/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59654__5703/S -       CI->S R     ADDFX1         1  1.1    13    64     661    (-,-) 
  g59362__4547/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59215__4296/S -       CI->S R     ADDFX1         1  1.1    13    64     790    (-,-) 
  g59138__4296/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59083__2391/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[11]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 14: MET (251 ps) Late External Delay Assertion at pin SUM[12]
          Group: I2O
     Startpoint: (R) P4[12]
          Clock: (R) VCLK
       Endpoint: (R) SUM[12]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_307_1  
  output_delay             133             counter.sdc_line_14_2224_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P4[12]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59828__8780/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59508__1474/S -       CI->S R     ADDFX1         1  1.1    13    64     661    (-,-) 
  g59421__7344/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59296__7118/S -       CI->S R     ADDFX1         1  1.1    13    64     790    (-,-) 
  g59160__5953/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59102__1857/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[12]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 15: MET (251 ps) Late External Delay Assertion at pin SUM[13]
          Group: I2O
     Startpoint: (R) P8[13]
          Clock: (R) VCLK
       Endpoint: (R) SUM[13]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_562_1  
  output_delay             133             counter.sdc_line_14_2223_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P8[13]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59802__4296/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59671__2683/S -       CI->S R     ADDFX1         1  1.1    13    64     661    (-,-) 
  g59422__1840/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59265__1840/S -       CI->S R     ADDFX1         1  1.1    13    64     790    (-,-) 
  g59173__1786/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59107__5019/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[13]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 16: MET (251 ps) Late External Delay Assertion at pin SUM[14]
          Group: I2O
     Startpoint: (R) P8[14]
          Clock: (R) VCLK
       Endpoint: (R) SUM[14]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_561_1  
  output_delay             133             counter.sdc_line_14_2222_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P8[14]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59761__5019/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59501__5795/S -       CI->S R     ADDFX1         1  1.1    13    64     661    (-,-) 
  g59351__2703/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59209__7344/S -       CI->S R     ADDFX1         1  1.1    13    64     790    (-,-) 
  g59136__8780/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59082__1840/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[14]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 17: MET (251 ps) Late External Delay Assertion at pin SUM[15]
          Group: I2O
     Startpoint: (R) P8[15]
          Clock: (R) VCLK
       Endpoint: (R) SUM[15]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_560_1  
  output_delay             133             counter.sdc_line_14_2221_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P8[15]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59768__1786/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59495__5953/S -       CI->S R     ADDFX1         1  1.1    13    64     661    (-,-) 
  g59350__6083/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59208__6083/S -       CI->S R     ADDFX1         1  1.1    13    64     790    (-,-) 
  g59134__7675/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59084__1786/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[15]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 18: MET (251 ps) Late External Delay Assertion at pin SUM[16]
          Group: I2O
     Startpoint: (R) P8[16]
          Clock: (R) VCLK
       Endpoint: (R) SUM[16]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_559_1  
  output_delay             133             counter.sdc_line_14_2220_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P8[16]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59760__2900/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59487__4547/S -       CI->S R     ADDFX1         1  1.1    13    64     661    (-,-) 
  g59347__6877/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59204__6877/S -       CI->S R     ADDFX1         1  1.1    13    64     790    (-,-) 
  g59133__6877/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59081__7344/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[16]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 19: MET (251 ps) Late External Delay Assertion at pin SUM[17]
          Group: I2O
     Startpoint: (R) P0[17]
          Clock: (R) VCLK
       Endpoint: (R) SUM[17]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_46_1   
  output_delay             133             counter.sdc_line_14_2219_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P0[17]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59827__7118/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59642__8780/S -       CI->S R     ADDFX1         1  1.1    13    64     661    (-,-) 
  g59339__5266/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59196__7118/S -       CI->S R     ADDFX1         1  1.1    13    64     790    (-,-) 
  g59113__7118/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59057__5795/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[17]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 20: MET (251 ps) Late External Delay Assertion at pin SUM[18]
          Group: I2O
     Startpoint: (R) P0[18]
          Clock: (R) VCLK
       Endpoint: (R) SUM[18]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_45_1   
  output_delay             133             counter.sdc_line_14_2218_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P0[18]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59736__4296/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59641__7675/S -       CI->S R     ADDFX1         1  1.1    13    64     661    (-,-) 
  g59337__2391/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59262__6083/S -       CI->S R     ADDFX1         1  1.1    13    64     790    (-,-) 
  g59132__4547/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59080__2703/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[18]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 21: MET (251 ps) Late External Delay Assertion at pin SUM[19]
          Group: I2O
     Startpoint: (R) P4[19]
          Clock: (R) VCLK
       Endpoint: (R) SUM[19]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_300_1  
  output_delay             133             counter.sdc_line_14_2217_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P4[19]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59773__5703/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59470__8757/S -       CI->S R     ADDFX1         1  1.1    13    64     661    (-,-) 
  g59335__9682/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59260__7114/S -       CI->S R     ADDFX1         1  1.1    13    64     790    (-,-) 
  g59129__2703/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59079__5266/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[19]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 22: MET (251 ps) Late External Delay Assertion at pin SUM[20]
          Group: I2O
     Startpoint: (R) P8[20]
          Clock: (R) VCLK
       Endpoint: (R) SUM[20]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_555_1  
  output_delay             133             counter.sdc_line_14_2216_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P8[20]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59769__1840/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59638__1840/S -       CI->S R     ADDFX1         1  1.1    13    64     661    (-,-) 
  g59417__2250/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59261__5266/S -       CI->S R     ADDFX1         1  1.1    13    64     790    (-,-) 
  g59158__7118/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59099__6083/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[20]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 23: MET (251 ps) Late External Delay Assertion at pin SUM[21]
          Group: I2O
     Startpoint: (R) P8[21]
          Clock: (R) VCLK
       Endpoint: (R) SUM[21]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_554_1  
  output_delay             133             counter.sdc_line_14_2215_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P8[21]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59804__2250/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59636__5795/S -       CI->S R     ADDFX1         1  1.1    13    64     661    (-,-) 
  g59415__7114/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59258__1786/S -       CI->S R     ADDFX1         1  1.1    13    64     790    (-,-) 
  g59157__2391/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59098__2250/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[21]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 24: MET (251 ps) Late External Delay Assertion at pin SUM[22]
          Group: I2O
     Startpoint: (R) P8[22]
          Clock: (R) VCLK
       Endpoint: (R) SUM[22]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_553_1  
  output_delay             133             counter.sdc_line_14_2214_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P8[22]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59924__1474/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59452__2391/S -       CI->S R     ADDFX1         1  1.1    13    64     661    (-,-) 
  g59327__1857/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59187__8757/S -       CI->S R     ADDFX1         1  1.1    13    64     790    (-,-) 
  g59156__2900/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59100__5266/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[22]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 25: MET (251 ps) Late External Delay Assertion at pin SUM[23]
          Group: I2O
     Startpoint: (R) P4[23]
          Clock: (R) VCLK
       Endpoint: (R) SUM[23]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_296_1  
  output_delay             133             counter.sdc_line_14_2213_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P4[23]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59814__4296/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59446__4547/S -       CI->S R     ADDFX1         1  1.1    13    64     661    (-,-) 
  g59412__1786/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59292__2683/S -       CI->S R     ADDFX1         1  1.1    13    64     790    (-,-) 
  g59154__9682/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59101__7114/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[23]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 26: MET (251 ps) Late External Delay Assertion at pin SUM[24]
          Group: I2O
     Startpoint: (R) P4[24]
          Clock: (R) VCLK
       Endpoint: (R) SUM[24]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_295_1  
  output_delay             133             counter.sdc_line_14_2212_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P4[24]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59948__7114/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59628__5703/S -       CI->S R     ADDFX1         1  1.1    13    64     661    (-,-) 
  g59435__2900/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59291__4547/S -       CI->S R     ADDFX1         1  1.1    13    64     790    (-,-) 
  g59153__1474/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59097__5703/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[24]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 27: MET (251 ps) Late External Delay Assertion at pin SUM[25]
          Group: I2O
     Startpoint: (R) P0[25]
          Clock: (R) VCLK
       Endpoint: (R) SUM[25]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_38_1   
  output_delay             133             counter.sdc_line_14_2211_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P0[25]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59750__7344/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59683__2250/S -       CI->S R     ADDFX1         1  1.1    13    64     661    (-,-) 
  g59408__2391/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59287__4296/S -       CI->S R     ADDFX1         1  1.1    13    64     790    (-,-) 
  g59152__3772/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59096__5953/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[25]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 28: MET (251 ps) Late External Delay Assertion at pin SUM[26]
          Group: I2O
     Startpoint: (R) P8[26]
          Clock: (R) VCLK
       Endpoint: (R) SUM[26]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_549_1  
  output_delay             133             counter.sdc_line_14_2210_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P8[26]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59767__5266/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59618__1309/S -       CI->S R     ADDFX1         1  1.1    13    64     661    (-,-) 
  g59407__2900/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59250__1474/S -       CI->S R     ADDFX1         1  1.1    13    64     790    (-,-) 
  g59149__5019/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59078__1786/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[26]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 29: MET (251 ps) Late External Delay Assertion at pin SUM[27]
          Group: I2O
     Startpoint: (R) P0[27]
          Clock: (R) VCLK
       Endpoint: (R) SUM[27]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_36_1   
  output_delay             133             counter.sdc_line_14_2209_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P0[27]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59917__7344/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59606__5019/S -       CI->S R     ADDFX1         1  1.1    13    64     661    (-,-) 
  g59321__5795/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59245__1840/S -       CI->S R     ADDFX1         1  1.1    13    64     790    (-,-) 
  g59148__7344/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59077__1857/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[27]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 30: MET (251 ps) Late External Delay Assertion at pin SUM[28]
          Group: I2O
     Startpoint: (R) P0[28]
          Clock: (R) VCLK
       Endpoint: (R) SUM[28]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_35_1   
  output_delay             133             counter.sdc_line_14_2208_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P0[28]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59867__1786/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59678__1786/S -       CI->S R     ADDFX1         1  1.1    13    64     661    (-,-) 
  g59320__2703/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59243__1474/S -       CI->S R     ADDFX1         1  1.1    13    64     790    (-,-) 
  g59125__1786/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59056__8757/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[28]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 31: MET (251 ps) Late External Delay Assertion at pin SUM[29]
          Group: I2O
     Startpoint: (R) P0[29]
          Clock: (R) VCLK
       Endpoint: (R) SUM[29]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_34_1   
  output_delay             133             counter.sdc_line_14_2207_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P0[29]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59898__3772/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59590__7118/S -       CI->S R     ADDFX1         1  1.1    13    64     661    (-,-) 
  g59319__6083/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59180__1857/S -       CI->S R     ADDFX1         1  1.1    13    64     790    (-,-) 
  g59124__7675/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59055__7118/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[29]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 32: MET (251 ps) Late External Delay Assertion at pin SUM[30]
          Group: I2O
     Startpoint: (R) P0[30]
          Clock: (R) VCLK
       Endpoint: (R) SUM[30]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_33_1   
  output_delay             133             counter.sdc_line_14_2206_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P0[30]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59823__2900/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59674__2391/S -       CI->S R     ADDFX1         1  1.1    13    64     661    (-,-) 
  g59396__1857/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59283__7344/S -       CI->S R     ADDFX1         1  1.1    13    64     790    (-,-) 
  g59123__4547/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59054__7675/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[30]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 33: MET (251 ps) Late External Delay Assertion at pin SUM[31]
          Group: I2O
     Startpoint: (R) P4[31]
          Clock: (R) VCLK
       Endpoint: (R) SUM[31]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_288_1  
  output_delay             133             counter.sdc_line_14_2205_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P4[31]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59825__1474/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59578__4296/S -       CI->S R     ADDFX1         1  1.1    13    64     661    (-,-) 
  g59431__9682/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59301__2250/S -       CI->S R     ADDFX1         1  1.1    13    64     790    (-,-) 
  g59169__1309/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59076__3772/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[31]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 34: MET (251 ps) Late External Delay Assertion at pin SUM[32]
          Group: I2O
     Startpoint: (R) P4[32]
          Clock: (R) VCLK
       Endpoint: (R) SUM[32]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_287_1  
  output_delay             133             counter.sdc_line_14_2204_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P4[32]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59868__9682/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59562__1309/S -       CI->S R     ADDFX1         1  1.1    13    64     661    (-,-) 
  g59429__1474/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59300__5266/S -       CI->S R     ADDFX1         1  1.1    13    64     790    (-,-) 
  g59168__2683/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59095__2391/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[32]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 35: MET (251 ps) Late External Delay Assertion at pin SUM[33]
          Group: I2O
     Startpoint: (R) P0[33]
          Clock: (R) VCLK
       Endpoint: (R) SUM[33]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_30_1   
  output_delay             133             counter.sdc_line_14_2203_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P0[33]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59923__8757/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59659__5795/S -       CI->S R     ADDFX1         1  1.1    13    64     661    (-,-) 
  g59382__1840/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59227__8757/S -       CI->S R     ADDFX1         1  1.1    13    64     790    (-,-) 
  g59144__5703/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59073__2900/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[33]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 36: MET (251 ps) Late External Delay Assertion at pin SUM[34]
          Group: I2O
     Startpoint: (R) P8[34]
          Clock: (R) VCLK
       Endpoint: (R) SUM[34]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_541_1  
  output_delay             133             counter.sdc_line_14_2202_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P8[34]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59830__2250/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59538__4296/S -       CI->S R     ADDFX1         1  1.1    13    64     661    (-,-) 
  g59383__5019/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59229__5953/S -       CI->S R     ADDFX1         1  1.1    13    64     790    (-,-) 
  g59143__5953/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59072__6877/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[34]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 37: MET (251 ps) Late External Delay Assertion at pin SUM[35]
          Group: I2O
     Startpoint: (R) P8[35]
          Clock: (R) VCLK
       Endpoint: (R) SUM[35]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_540_1  
  output_delay             133             counter.sdc_line_14_2201_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P8[35]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59813__4547/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59529__7675/S -       CI->S R     ADDFX1         1  1.1    13    64     661    (-,-) 
  g59372__1786/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59226__7118/S -       CI->S R     ADDFX1         1  1.1    13    64     790    (-,-) 
  g59165__7114/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59093__1309/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[35]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 38: MET (251 ps) Late External Delay Assertion at pin SUM[36]
          Group: I2O
     Startpoint: (R) P0[36]
          Clock: (R) VCLK
       Endpoint: (R) SUM[36]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_27_1   
  output_delay             133             counter.sdc_line_14_2200_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P0[36]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59856__5953/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59509__4547/S -       CI->S R     ADDFX1         1  1.1    13    64     661    (-,-) 
  g59363__9682/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59268__4296/S -       CI->S R     ADDFX1         1  1.1    13    64     790    (-,-) 
  g59161__5703/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59094__2683/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[36]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 39: MET (251 ps) Late External Delay Assertion at pin SUM[37]
          Group: I2O
     Startpoint: (R) P0[37]
          Clock: (R) VCLK
       Endpoint: (R) SUM[37]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_26_1   
  output_delay             133             counter.sdc_line_14_2199_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P0[37]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59770__2900/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59647__9906/S -       CI->S R     ADDFX1         1  1.1    13    64     661    (-,-) 
  g59355__5019/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59211__5019/S -       CI->S R     ADDFX1         1  1.1    13    64     790    (-,-) 
  g59139__9682/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59075__9682/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[37]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 40: MET (251 ps) Late External Delay Assertion at pin SUM[38]
          Group: I2O
     Startpoint: (R) P8[38]
          Clock: (R) VCLK
       Endpoint: (R) SUM[38]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_537_1  
  output_delay             133             counter.sdc_line_14_2198_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P8[38]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59941__9682/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59649__9682/S -       CI->S R     ADDFX1         1  1.1    13    64     661    (-,-) 
  g59356__1857/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59213__9906/S -       CI->S R     ADDFX1         1  1.1    13    64     790    (-,-) 
  g59137__1857/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59074__4547/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[38]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 41: MET (251 ps) Late External Delay Assertion at pin SUM[39]
          Group: I2O
     Startpoint: (R) P4[39]
          Clock: (R) VCLK
       Endpoint: (R) SUM[39]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_280_1  
  output_delay             133             counter.sdc_line_14_2197_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P4[39]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59758__4296/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59486__3772/S -       CI->S R     ADDFX1         1  1.1    13    64     661    (-,-) 
  g59344__2900/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59205__7675/S -       CI->S R     ADDFX1         1  1.1    13    64     790    (-,-) 
  g59116__1474/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59053__1474/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[39]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 42: MET (251 ps) Late External Delay Assertion at pin SUM[40]
          Group: I2O
     Startpoint: (R) P0[40]
          Clock: (R) VCLK
       Endpoint: (R) SUM[40]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_23_1   
  output_delay             133             counter.sdc_line_14_2196_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P0[40]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59818__1474/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59639__5019/S -       CI->S R     ADDFX1         1  1.1    13    64     661    (-,-) 
  g59313__1786/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59195__2900/S -       CI->S R     ADDFX1         1  1.1    13    64     790    (-,-) 
  g59115__6083/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59052__4296/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[40]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 43: MET (251 ps) Late External Delay Assertion at pin SUM[41]
          Group: I2O
     Startpoint: (R) P0[41]
          Clock: (R) VCLK
       Endpoint: (R) SUM[41]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_22_1   
  output_delay             133             counter.sdc_line_14_2195_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P0[41]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59952__8757/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59635__2703/S -       CI->S R     ADDFX1         1  1.1    13    64     661    (-,-) 
  g59333__4547/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59259__5953/S -       CI->S R     ADDFX1         1  1.1    13    64     790    (-,-) 
  g59112__2250/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59051__8780/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[41]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 44: MET (251 ps) Late External Delay Assertion at pin SUM[42]
          Group: I2O
     Startpoint: (R) P4[42]
          Clock: (R) VCLK
       Endpoint: (R) SUM[42]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_277_1  
  output_delay             133             counter.sdc_line_14_2194_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P4[42]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59950__6083/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59450__6877/S -       CI->S R     ADDFX1         1  1.1    13    64     661    (-,-) 
  g59414__5703/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59255__2900/S -       CI->S R     ADDFX1         1  1.1    13    64     790    (-,-) 
  g59159__8757/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59071__9906/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[42]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 45: MET (251 ps) Late External Delay Assertion at pin SUM[43]
          Group: I2O
     Startpoint: (R) P0[43]
          Clock: (R) VCLK
       Endpoint: (R) SUM[43]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_20_1   
  output_delay             133             counter.sdc_line_14_2193_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P0[43]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59756__2683/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59685__2703/S -       CI->S R     ADDFX1         1  1.1    13    64     661    (-,-) 
  g59436__2391/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59293__1309/S -       CI->S R     ADDFX1         1  1.1    13    64     790    (-,-) 
  g59128__7114/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59070__5019/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[43]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 46: MET (251 ps) Late External Delay Assertion at pin SUM[44]
          Group: I2O
     Startpoint: (R) P8[44]
          Clock: (R) VCLK
       Endpoint: (R) SUM[44]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_531_1  
  output_delay             133             counter.sdc_line_14_2192_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P8[44]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59931__6877/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59615__4547/S -       CI->S R     ADDFX1         1  1.1    13    64     661    (-,-) 
  g59411__8757/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59185__1309/S -       CI->S R     ADDFX1         1  1.1    13    64     790    (-,-) 
  g59151__1857/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59091__1840/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[44]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 47: MET (251 ps) Late External Delay Assertion at pin SUM[45]
          Group: I2O
     Startpoint: (R) P8[45]
          Clock: (R) VCLK
       Endpoint: (R) SUM[45]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_530_1  
  output_delay             133             counter.sdc_line_14_2191_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P8[45]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59904__4296/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59611__4296/S -       CI->S R     ADDFX1         1  1.1    13    64     661    (-,-) 
  g59405__1309/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59183__4296/S -       CI->S R     ADDFX1         1  1.1    13    64     790    (-,-) 
  g59155__2683/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59090__7344/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[45]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 48: MET (251 ps) Late External Delay Assertion at pin SUM[46]
          Group: I2O
     Startpoint: (R) P4[46]
          Clock: (R) VCLK
       Endpoint: (R) SUM[46]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_273_1  
  output_delay             133             counter.sdc_line_14_2190_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P4[46]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59879__8780/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59592__1786/S -       CI->S R     ADDFX1         1  1.1    13    64     661    (-,-) 
  g59432__2683/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59284__5019/S -       CI->S R     ADDFX1         1  1.1    13    64     790    (-,-) 
  g59172__8757/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59089__5795/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[46]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 49: MET (251 ps) Late External Delay Assertion at pin SUM[47]
          Group: I2O
     Startpoint: (R) P8[47]
          Clock: (R) VCLK
       Endpoint: (R) SUM[47]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_528_1  
  output_delay             133             counter.sdc_line_14_2189_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P8[47]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59713__1840/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59575__9906/S -       CI->S R     ADDFX1         1  1.1    13    64     661    (-,-) 
  g59394__1840/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59242__4296/S -       CI->S R     ADDFX1         1  1.1    13    64     790    (-,-) 
  g59171__2391/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59092__2703/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[47]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------



Path 50: MET (251 ps) Late External Delay Assertion at pin SUM[48]
          Group: I2O
     Startpoint: (R) P4[48]
          Clock: (R) VCLK
       Endpoint: (R) SUM[48]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     382                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_271_1  
  output_delay             133             counter.sdc_line_14_2188_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P4[48]         -       -     R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59789__2683/S -       A->S  F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59540__1474/S -       CI->S R     ADDFX1         1  1.1    13    64     661    (-,-) 
  g59375__7114/S -       B->S  F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59280__2250/S -       CI->S R     ADDFX1         1  1.1    13    64     790    (-,-) 
  g59167__3772/S -       B->S  F     ADDFX1         1  0.7    12    65     855    (-,-) 
  g59088__6083/S -       CI->S R     ADDFX1         1  0.0     6    60     916    (-,-) 
  SUM[48]        -       -     R     (port)         -    -     -     0     916    (-,-) 
#---------------------------------------------------------------------------------------

