<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 279</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:16px;font-family:Times;color:#0860a8;}
	.ft04{font-size:18px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft010{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft011{font-size:11px;line-height:22px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page279-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce279.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:767px;white-space:nowrap" class="ft00">Vol. 3A&#160;8-23</p>
<p style="position:absolute;top:47px;left:619px;white-space:nowrap" class="ft01">MULTIPLE-PROCESSOR&#160;MANAGEMENT</p>
<p style="position:absolute;top:100px;left:95px;white-space:nowrap" class="ft07">‚Äî&#160;the&#160;CLI&#160;and HLT instructions&#160;(if&#160;MONITOR/MWAIT&#160;is not&#160;supported),&#160;or<br/>‚Äî&#160;the&#160;CLI,&#160;MONITOR&#160;and&#160;MWAIT&#160;sequence&#160;to enter&#160;a deep&#160;C-state.</p>
<p style="position:absolute;top:148px;left:69px;white-space:nowrap" class="ft02">14.&#160;Waits for an&#160;INIT IPI.</p>
<p style="position:absolute;top:199px;left:69px;white-space:nowrap" class="ft03">8.4.5&#160;</p>
<p style="position:absolute;top:199px;left:149px;white-space:nowrap" class="ft03">Identifying Logical Processors in an MP System</p>
<p style="position:absolute;top:229px;left:69px;white-space:nowrap" class="ft08">After the BIOS has&#160;completed the&#160;MP initialization protocol,&#160;each logical processor can be&#160;uniquely identified by its&#160;<br/>local APIC ID. Software&#160;can access these&#160;APIC IDs in either of the&#160;following&#160;ways:</p>
<p style="position:absolute;top:268px;left:69px;white-space:nowrap" class="ft04">‚Ä¢</p>
<p style="position:absolute;top:268px;left:95px;white-space:nowrap" class="ft010"><b>Read APIC ID for a local&#160;APIC</b>&#160;‚Äî&#160;Code running on&#160;a logical&#160;processor&#160;can read APIC ID in one&#160;of two ways&#160;<br/>depending on the&#160;local APIC unit&#160;is&#160;operating in&#160;x2APIC mode (see<a href="˛ˇ">&#160;<i>Intel¬Æ&#160;64 Architecture&#160;x2APIC Specifi-<br/>cation</i></a>)or in&#160;xAPIC mode:<br/>‚Äî&#160;If the&#160;local APIC unit supports x2APIC&#160;and&#160;is operating in&#160;x2APIC mode,&#160;32-bit APIC&#160;ID&#160;can be read by&#160;</p>
<p style="position:absolute;top:342px;left:120px;white-space:nowrap" class="ft08">executing&#160;a RDMSR instruction&#160;to&#160;read&#160;the processor‚Äôs&#160;x2APIC ID register.&#160;This method is&#160;equivalent to&#160;<br/>executing&#160;CPUID&#160;leaf 0BH described below.</p>
<p style="position:absolute;top:382px;left:95px;white-space:nowrap" class="ft02">‚Äî&#160;If the&#160;local APIC&#160;unit is&#160;operating in xAPIC mode, 8-bit APIC&#160;ID can be read by executing a&#160;MOV instruction&#160;</p>
<p style="position:absolute;top:399px;left:120px;white-space:nowrap" class="ft08">to read the processor‚Äôs local APIC ID&#160;register&#160;<a href="o_fe12b1e2a880e0ce-371.html">(see&#160;Section 10.4.6,&#160;‚ÄúLocal APIC ID‚Äù). This is</a>&#160;the&#160;ID to use&#160;for&#160;<br/>directing&#160;physical&#160;destination&#160;mode interrupts to the&#160;processor.</p>
<p style="position:absolute;top:437px;left:69px;white-space:nowrap" class="ft04">‚Ä¢</p>
<p style="position:absolute;top:438px;left:95px;white-space:nowrap" class="ft08"><b>Read ACPI&#160;or MP&#160;table</b>&#160;‚Äî&#160;As part of the MP initialization&#160;protocol, the&#160;BIOS&#160;creates an&#160;ACPI&#160;table and&#160;an MP&#160;<br/>table. These tables are&#160;defined&#160;in&#160;the Multiprocessor Specification&#160;Version 1.4 and provide&#160;software&#160;with&#160;a list&#160;<br/>of the processors&#160;in&#160;the&#160;system&#160;and their local APIC IDs.&#160;The format of the ACPI&#160;table&#160;is derived from the&#160;ACPI&#160;<br/>specification, which&#160;is&#160;an industry standard power management and platform configuration&#160;specification&#160;for&#160;MP&#160;<br/>systems.</p>
<p style="position:absolute;top:526px;left:69px;white-space:nowrap" class="ft04">‚Ä¢</p>
<p style="position:absolute;top:526px;left:95px;white-space:nowrap" class="ft08"><b>Read&#160;Initial APIC ID</b>&#160;(If the&#160;process&#160;does&#160;not&#160;support CPUID&#160;leaf 0BH)&#160;‚Äî&#160;An APIC ID&#160;is assigned&#160;to a&#160;logical&#160;<br/>processor during&#160;power up. This&#160;is the&#160;initial APIC ID&#160;reported&#160;by&#160;CPUID.1:EBX[31:24]&#160;and may be&#160;different&#160;<br/>from the current value&#160;read&#160;from&#160;the local&#160;APIC. The&#160;initial APIC ID can&#160;be&#160;used&#160;to determine the&#160;topological&#160;<br/>relationship between logical processors for&#160;multi-processor systems that&#160;do&#160;not&#160;support&#160;CPUID leaf&#160;0BH.<br/>Bits in the&#160;8-bit&#160;initial APIC&#160;ID can be interpreted using&#160;several&#160;bit masks.&#160;Each bit mask can be&#160;used to&#160;extract&#160;<br/>an identifier to&#160;represent a&#160;hierarchical&#160;level of the&#160;multi-threading resource&#160;topology in&#160;an MP system&#160;(See&#160;<br/><a href="o_fe12b1e2a880e0ce-289.html">Section 8.9.1, ‚ÄúHierarchical Mapping&#160;of Shared&#160;Resources‚Äù). The&#160;</a>initial APIC ID may consist of up to four bit-<br/>fields.&#160;In&#160;a non-clustered MP system, the&#160;field&#160;consists&#160;of up&#160;to three&#160;bit&#160;fields.&#160;</p>
<p style="position:absolute;top:670px;left:69px;white-space:nowrap" class="ft04">‚Ä¢</p>
<p style="position:absolute;top:670px;left:95px;white-space:nowrap" class="ft08"><b>Read 32-bit&#160;APIC&#160;ID&#160;from CPUID leaf&#160;0BH&#160;</b>(If the processor supports CPUID leaf 0BH) ‚Äî A unique APIC&#160;ID&#160;<br/>is&#160;assigned&#160;to&#160;a&#160;logical&#160;processor&#160;during&#160;power&#160;up.&#160;This&#160;APIC&#160;ID&#160;is&#160;reported&#160;by&#160;CPUID.0BH:EDX[31:0]&#160;as&#160;a&#160;32-<br/>bit&#160;value.&#160;Use&#160;the&#160;32-bit&#160;APIC ID&#160;and&#160;CPUID&#160;leaf&#160;0BH&#160;to&#160;determine the topological relationship between logical&#160;<br/>processors&#160;if&#160;the processor supports CPUID&#160;leaf 0BH.<br/>Bits&#160;in the&#160;32-bit x2APIC&#160;ID can&#160;be&#160;extracted into&#160;sub-fields&#160;using CPUID&#160;leaf 0BH para<a href="o_fe12b1e2a880e0ce-289.html">meters. (See&#160;Section&#160;<br/>8.9.1, ‚ÄúHierarchical Mapping&#160;of Shared&#160;Resources‚Äù).&#160;</a></p>
<p style="position:absolute;top:783px;left:69px;white-space:nowrap" class="ft08"><a href="o_fe12b1e2a880e0ce-280.html">Figure&#160;8-2</a>&#160;shows two examples of APIC ID bit fields&#160;in&#160;earlier&#160;single-core&#160;processors.&#160;In single-core&#160;Intel&#160;Xeon&#160;<br/>processors,&#160;the&#160;APIC ID&#160;assigned&#160;to&#160;a logical processor during&#160;power-up and&#160;initialization&#160;is 8 bits.&#160;Bits 2:1 form a&#160;<br/>2-bit physical package&#160;identifier&#160;(which&#160;can&#160;also be thought&#160;of as&#160;a socket&#160;identifier). In&#160;systems that configure&#160;<br/>physical processors in&#160;clusters, bits 4:3 form a&#160;2-bit cluster ID.&#160;Bit&#160;0&#160;is used&#160;in&#160;the Intel Xeon&#160;processor MP to&#160;iden-<br/>tify the&#160;two logical processors within the&#160;package&#160;(see&#160;<a href="o_fe12b1e2a880e0ce-291.html">Section 8.9.3,&#160;‚ÄúHierarchical ID of Logical&#160;Processors&#160;in&#160;an&#160;<br/>MP System‚Äù). F</a>or&#160;Intel&#160;Xeon&#160;processors that&#160;do&#160;not&#160;support Intel&#160;Hyper-Threading Technology,&#160;bit 0&#160;is&#160;always&#160;set&#160;<br/>to 0;&#160;for Intel&#160;Xeon processors supporting&#160;Intel Hyper-Threading Technology,&#160;bit 0 performs&#160;the same&#160;function as&#160;<br/>it does for Intel Xeon&#160;processor&#160;MP.&#160;<br/>For more&#160;recent&#160;multi-core&#160;proc<a href="o_fe12b1e2a880e0ce-289.html">essors, see Section&#160;8.9.1,&#160;‚ÄúHierarchical Mapping&#160;of&#160;Shared Resources‚Äù for a&#160;<br/></a>complete&#160;description of the&#160;topological&#160;relationships&#160;between&#160;logical&#160;processors&#160;and bit field locations within an&#160;<br/>initial APIC ID across&#160;Intel 64&#160;and IA-32&#160;processor&#160;families.<br/>Note the&#160;number of&#160;bit&#160;fields&#160;and&#160;the width of bit-fields&#160;are dependent on&#160;processor&#160;and platform hardware capa-<br/>bilities. Software&#160;should determine these at runtime.&#160;When&#160;initial APIC IDs are&#160;assigned to logical processors, the&#160;<br/>value&#160;of APIC ID assigned&#160;to&#160;a logical processor will respect the&#160;bit-field boundaries corresponding core,&#160;physical&#160;<br/>package,&#160;etc.&#160;Additional examples&#160;of the&#160;bit&#160;fields&#160;in&#160;the initial&#160;APIC ID of&#160;multi-threading capable&#160;systems are&#160;<br/>shown&#160;<a href="o_fe12b1e2a880e0ce-289.html">in Section 8.9.</a></p>
</div>
</body>
</html>
