Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : register_dsr
Version: T-2022.03-SP2
Date   : Thu May 15 22:35:46 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          0.29
  Critical Path Slack:          -0.23
  Critical Path Clk Period:      0.10
  Total Negative Slack:       -221.18
  No. of Violating Paths:      992.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'default'
  -----------------------------------
  Levels of Logic:              11.00
  Critical Path Length:          0.50
  Critical Path Slack:          -0.40
  Critical Path Clk Period:       n/a
  Total Negative Slack:        -24.67
  No. of Violating Paths:       64.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               5003
  Buf/Inv Cell Count:            1151
  Buf Cell Count:                 461
  Inv Cell Count:                 690
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      4011
  Sequential Cell Count:          992
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     4502.582093
  Noncombinational Area:  5277.440170
  Buf/Inv Area:            784.167997
  Total Buffer Area:           405.12
  Total Inverter Area:         379.05
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              9780.022263
  Design Area:            9780.022263


  Design Rules
  -----------------------------------
  Total Number of Nets:          6045
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: acf3030

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.74
  Logic Optimization:                 22.11
  Mapping Optimization:               31.54
  -----------------------------------------
  Overall Compile Time:               55.80
  Overall Compile Wall Clock Time:    56.14

  --------------------------------------------------------------------

  Design  WNS: 0.40  TNS: 245.84  Number of Violating Paths: 1056


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
