INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/param.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/ip/dram_1/sim/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/ip/prgrom_1/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/IMM_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMM_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/Jalr_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Jalr_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_m
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_m
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/SEXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEXT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/Wd_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wd_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alltop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alltop
INFO: [VRFC 10-2458] undeclared symbol clk_display, assumed default net type wire [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alltop.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alub_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alub_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/compile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/miniRV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miniRV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
