Power Analyzer report for ece385_finalprj
Sun Nov 24 16:59:21 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Parallel Compilation
  3. Power Analyzer Summary
  4. Power Analyzer Settings
  5. Indeterminate Toggle Rates
  6. Operating Conditions Used
  7. Thermal Power Dissipation by Block
  8. Thermal Power Dissipation by Block Type
  9. Thermal Power Dissipation by Hierarchy
 10. Core Dynamic Thermal Power Dissipation by Clock Domain
 11. Current Drawn from Voltage Supplies Summary
 12. VCCIO Supply Current Drawn by I/O Bank
 13. VCCIO Supply Current Drawn by Voltage
 14. Confidence Metric Details
 15. Signal Activities
 16. Power Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.11        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   2.2%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------+
; Power Analyzer Summary                                                                    ;
+----------------------------------------+--------------------------------------------------+
; Power Analyzer Status                  ; Successful - Sun Nov 24 16:59:21 2019            ;
; Quartus Prime Version                  ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition      ;
; Revision Name                          ; ece385_finalprj                                  ;
; Top-level Entity Name                  ; final_top                                        ;
; Family                                 ; Cyclone IV E                                     ;
; Device                                 ; EP4CE115F29C7                                    ;
; Power Models                           ; Final                                            ;
; Total Thermal Power Dissipation        ; 181.09 mW                                        ;
; Core Dynamic Thermal Power Dissipation ; 0.83 mW                                          ;
; Core Static Thermal Power Dissipation  ; 103.21 mW                                        ;
; I/O Thermal Power Dissipation          ; 77.05 mW                                         ;
; Power Estimation Confidence            ; Low: user provided insufficient toggle rate data ;
+----------------------------------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Power Analyzer Settings                                                                                                  ;
+------------------------------------------------------------------+---------------------------------------+---------------+
; Option                                                           ; Setting                               ; Default Value ;
+------------------------------------------------------------------+---------------------------------------+---------------+
; Use smart compilation                                            ; Off                                   ; Off           ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                                    ; On            ;
; Enable compact report table                                      ; Off                                   ; Off           ;
; Default Power Input I/O Toggle Rate                              ; 12.5%                                 ; 12.5%         ;
; Preset Cooling Solution                                          ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW ;               ;
; Board thermal model                                              ; None (CONSERVATIVE)                   ;               ;
; Default Power Toggle Rate                                        ; 12.5%                                 ; 12.5%         ;
; Use vectorless estimation                                        ; On                                    ; On            ;
; Use Input Files                                                  ; Off                                   ; Off           ;
; Filter Glitches in VCD File Reader                               ; On                                    ; On            ;
; Power Analyzer Report Signal Activity                            ; Off                                   ; Off           ;
; Power Analyzer Report Power Dissipation                          ; Off                                   ; Off           ;
; Device Power Characteristics                                     ; TYPICAL                               ; TYPICAL       ;
; Automatically Compute Junction Temperature                       ; On                                    ; On            ;
; Specified Junction Temperature                                   ; 25                                    ; 25            ;
; Ambient Temperature                                              ; 25                                    ; 25            ;
; Use Custom Cooling Solution                                      ; Off                                   ; Off           ;
; Board Temperature                                                ; 25                                    ; 25            ;
+------------------------------------------------------------------+---------------------------------------+---------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Indeterminate Toggle Rates                                                                                               ;
+--------------------------------------------------------------------------------------------+-----------------------------+
; Node                                                                                       ; Reason                      ;
+--------------------------------------------------------------------------------------------+-----------------------------+
; final_soc:final_subsystem|final_soc_PLL:pll|final_soc_PLL_altpll_ieu2:sd1|wire_pll7_clk[0] ; No valid clock domain found ;
; final_soc:final_subsystem|final_soc_PLL:pll|final_soc_PLL_altpll_ieu2:sd1|wire_pll7_clk[1] ; No valid clock domain found ;
; final_soc:final_subsystem|final_soc_PLL:pll|final_soc_PLL_altpll_ieu2:sd1|wire_pll7_clk[2] ; No valid clock domain found ;
; final_soc:final_subsystem|final_soc_PLL:pll|final_soc_PLL_altpll_ieu2:sd1|wire_pll7_clk[3] ; No valid clock domain found ;
; KEY[1]                                                                                     ; No valid clock domain found ;
; OTG_INT                                                                                    ; No valid clock domain found ;
; DRAM_DQ[0]                                                                                 ; No valid clock domain found ;
; DRAM_DQ[1]                                                                                 ; No valid clock domain found ;
; DRAM_DQ[2]                                                                                 ; No valid clock domain found ;
; DRAM_DQ[3]                                                                                 ; No valid clock domain found ;
; DRAM_DQ[4]                                                                                 ; No valid clock domain found ;
; DRAM_DQ[5]                                                                                 ; No valid clock domain found ;
; DRAM_DQ[6]                                                                                 ; No valid clock domain found ;
; DRAM_DQ[7]                                                                                 ; No valid clock domain found ;
; DRAM_DQ[8]                                                                                 ; No valid clock domain found ;
; DRAM_DQ[9]                                                                                 ; No valid clock domain found ;
; DRAM_DQ[10]                                                                                ; No valid clock domain found ;
; DRAM_DQ[11]                                                                                ; No valid clock domain found ;
; DRAM_DQ[12]                                                                                ; No valid clock domain found ;
; DRAM_DQ[13]                                                                                ; No valid clock domain found ;
; DRAM_DQ[14]                                                                                ; No valid clock domain found ;
; DRAM_DQ[15]                                                                                ; No valid clock domain found ;
; DRAM_DQ[16]                                                                                ; No valid clock domain found ;
; DRAM_DQ[17]                                                                                ; No valid clock domain found ;
; DRAM_DQ[18]                                                                                ; No valid clock domain found ;
; DRAM_DQ[19]                                                                                ; No valid clock domain found ;
; DRAM_DQ[20]                                                                                ; No valid clock domain found ;
; DRAM_DQ[21]                                                                                ; No valid clock domain found ;
; DRAM_DQ[22]                                                                                ; No valid clock domain found ;
; DRAM_DQ[23]                                                                                ; No valid clock domain found ;
; DRAM_DQ[24]                                                                                ; No valid clock domain found ;
; DRAM_DQ[25]                                                                                ; No valid clock domain found ;
; DRAM_DQ[26]                                                                                ; No valid clock domain found ;
; DRAM_DQ[27]                                                                                ; No valid clock domain found ;
; DRAM_DQ[28]                                                                                ; No valid clock domain found ;
; DRAM_DQ[29]                                                                                ; No valid clock domain found ;
; DRAM_DQ[30]                                                                                ; No valid clock domain found ;
; DRAM_DQ[31]                                                                                ; No valid clock domain found ;
; OTG_DATA[0]                                                                                ; No valid clock domain found ;
; OTG_DATA[1]                                                                                ; No valid clock domain found ;
; OTG_DATA[2]                                                                                ; No valid clock domain found ;
; OTG_DATA[3]                                                                                ; No valid clock domain found ;
; OTG_DATA[4]                                                                                ; No valid clock domain found ;
; OTG_DATA[5]                                                                                ; No valid clock domain found ;
; OTG_DATA[6]                                                                                ; No valid clock domain found ;
; OTG_DATA[7]                                                                                ; No valid clock domain found ;
; OTG_DATA[8]                                                                                ; No valid clock domain found ;
; OTG_DATA[9]                                                                                ; No valid clock domain found ;
; OTG_DATA[10]                                                                               ; No valid clock domain found ;
; OTG_DATA[11]                                                                               ; No valid clock domain found ;
; OTG_DATA[12]                                                                               ; No valid clock domain found ;
; OTG_DATA[13]                                                                               ; No valid clock domain found ;
; OTG_DATA[14]                                                                               ; No valid clock domain found ;
; OTG_DATA[15]                                                                               ; No valid clock domain found ;
; CLOCK_50                                                                                   ; No valid clock domain found ;
; KEY[0]                                                                                     ; No valid clock domain found ;
+--------------------------------------------------------------------------------------------+-----------------------------+


+-------------------------------------------------------------------------+
; Operating Conditions Used                                               ;
+---------------------------------------------+---------------------------+
; Setting                                     ; Value                     ;
+---------------------------------------------+---------------------------+
; Device power characteristics                ; Typical                   ;
;                                             ;                           ;
; Voltages                                    ;                           ;
;     VCCINT                                  ; 1.20 V                    ;
;     VCCA                                    ; 2.50 V                    ;
;     VCCD                                    ; 1.20 V                    ;
;     2.5 V I/O Standard                      ; 2.5 V                     ;
;                                             ;                           ;
; Auto computed junction temperature          ; 26.2 degrees Celsius      ;
;     Ambient temperature                     ; 25.0 degrees Celsius      ;
;     Junction-to-Case thermal resistance     ; 3.90 degrees Celsius/Watt ;
;     Case-to-Heat Sink thermal resistance    ; 0.10 degrees Celsius/Watt ;
;     Heat Sink-to-Ambient thermal resistance ; 2.50 degrees Celsius/Watt ;
;                                             ;                           ;
; Board model used                            ; None                      ;
+---------------------------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Thermal Power Dissipation by Block                                                                                                           ;
+------------+------------+---------------------+-----------------------------+--------------------------------+-------------------------------+
; Block Name ; Block Type ; Total Thermal Power ; Block Thermal Dynamic Power ; Block Thermal Static Power (1) ; Routing Thermal Dynamic Power ;
+------------+------------+---------------------+-----------------------------+--------------------------------+-------------------------------+
(1) The "Thermal Power Dissipation by Block" Table has been hidden. To show this table, please select the "Write power dissipation by block to report file" option under "PowerPlay Power Analyzer Settings".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Thermal Power Dissipation by Block Type                                                                                                                                                                                   ;
+----------------------------+-----------------------------------+-----------------------------+--------------------------------+-------------------------------+-----------------------------------------------------------+
; Block Type                 ; Total Thermal Power by Block Type ; Block Thermal Dynamic Power ; Block Thermal Static Power (1) ; Routing Thermal Dynamic Power ; Block Average Toggle Rate (millions of transitions / sec) ;
+----------------------------+-----------------------------------+-----------------------------+--------------------------------+-------------------------------+-----------------------------------------------------------+
; JTAG                       ; 0.02 mW                           ; 0.00 mW                     ; --                             ; 0.02 mW                       ;    6.875                                                  ;
; M9K                        ; 0.00 mW                           ; 0.00 mW                     ; --                             ; 0.00 mW                       ;    0.074                                                  ;
; Embedded multiplier block  ; 0.00 mW                           ; 0.00 mW                     ; --                             ; 0.00 mW                       ;    0.000                                                  ;
; Embedded multiplier output ; 0.00 mW                           ; 0.00 mW                     ; --                             ; 0.00 mW                       ;    0.000                                                  ;
; Combinational cell         ; 0.07 mW                           ; 0.06 mW                     ; --                             ; 0.02 mW                       ;    0.011                                                  ;
; Clock control block        ; 0.51 mW                           ; 0.00 mW                     ; --                             ; 0.51 mW                       ;    1.818                                                  ;
; Register cell              ; 0.23 mW                           ; 0.14 mW                     ; --                             ; 0.09 mW                       ;    0.094                                                  ;
; I/O register               ; 0.00 mW                           ; 0.00 mW                     ; --                             ; 0.00 mW                       ;    0.000                                                  ;
; I/O                        ; 47.05 mW                          ; 0.08 mW                     ; 46.97 mW                       ; 0.00 mW                       ;    0.135                                                  ;
+----------------------------+-----------------------------------+-----------------------------+--------------------------------+-------------------------------+-----------------------------------------------------------+
(1) The "Block Thermal Static Power" for all block types except Pins and the Voltage Regulator, if one exists, is part of the "Core Static Thermal Power Dissipation" value found on the PowerPlay Power Analyzer-->Summary report panel. The "Core Static Thermal Power Dissipation" also contains the thermal static power dissipated by the routing.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Thermal Power Dissipation by Hierarchy                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Compilation Hierarchy Node                                                                                                               ; Total Thermal Power by Hierarchy (1) ; Block Thermal Dynamic Power (1) ; Block Thermal Static Power (1)(2) ; Routing Thermal Dynamic Power (1) ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |final_top                                                                                                                               ; 47.88 mW (47.58 mW)                  ; 0.27 mW (0.08 mW)               ; 46.97 mW (46.97 mW)               ; 0.63 mW (0.53 mW)                 ; |final_top                                                                                                                                                                                                                                                                                                                                                                                       ;
;     |hard_block:auto_generated_inst                                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|hard_block:auto_generated_inst                                                                                                                                                                                                                                                                                                                                                        ;
;     |sld_hub:auto_hub                                                                                                                    ; 0.14 mW (0.00 mW)                    ; 0.10 mW (0.00 mW)               ; --                                ; 0.05 mW (0.00 mW)                 ; |final_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                      ;
;         |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric ; 0.14 mW (0.00 mW)                    ; 0.10 mW (0.00 mW)               ; --                                ; 0.05 mW (0.00 mW)                 ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                      ;
;             |alt_sld_fab:instrumentation_fabric                                                                                          ; 0.14 mW (0.00 mW)                    ; 0.10 mW (0.00 mW)               ; --                                ; 0.05 mW (0.00 mW)                 ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                   ;
;                 |alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                     ; 0.14 mW (0.01 mW)                    ; 0.10 mW (0.00 mW)               ; --                                ; 0.05 mW (0.00 mW)                 ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                               ;
;                     |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                         ; 0.14 mW (0.00 mW)                    ; 0.09 mW (0.00 mW)               ; --                                ; 0.04 mW (0.00 mW)                 ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                   ;
;                         |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                    ; 0.14 mW (0.09 mW)                    ; 0.09 mW (0.06 mW)               ; --                                ; 0.04 mW (0.03 mW)                 ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                      ;
;                             |sld_rom_sr:hub_info_reg                                                                                     ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                              ;
;                             |sld_shadow_jsm:shadow_jsm                                                                                   ; 0.03 mW (0.03 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                            ;
;         |sld_jtag_interface_mod:\jtag_interface_mod_gen:device_family_mod_inst                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|sld_hub:auto_hub|sld_jtag_interface_mod:\jtag_interface_mod_gen:device_family_mod_inst                                                                                                                                                                                                                                                                                                ;
;     |final_soc:final_subsystem                                                                                                           ; 0.16 mW (0.00 mW)                    ; 0.10 mW (0.00 mW)               ; --                                ; 0.06 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem                                                                                                                                                                                                                                                                                                                                                             ;
;         |avalon_gpu_interface:gpu_core_0                                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0                                                                                                                                                                                                                                                                                                                             ;
;             |gpu_core:gpu                                                                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu                                                                                                                                                                                                                                                                                                                ;
;                 |rast_cube:cube_renderer                                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer                                                                                                                                                                                                                                                                                        ;
;                     |project_cube:projector                                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector                                                                                                                                                                                                                                                                 ;
;                         |mat_vec_mul:projectors[0]                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[0]                                                                                                                                                                                                                                       ;
;                             |lpm_mult:Mult5                                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[0]|lpm_mult:Mult5                                                                                                                                                                                                                        ;
;                                 |mult_68t:auto_generated                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[0]|lpm_mult:Mult5|mult_68t:auto_generated                                                                                                                                                                                                ;
;                             |lpm_mult:Mult14                                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[0]|lpm_mult:Mult14                                                                                                                                                                                                                       ;
;                                 |mult_68t:auto_generated                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[0]|lpm_mult:Mult14|mult_68t:auto_generated                                                                                                                                                                                               ;
;                         |mat_vec_mul:projectors[1]                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[1]                                                                                                                                                                                                                                       ;
;                             |lpm_mult:Mult0                                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[1]|lpm_mult:Mult0                                                                                                                                                                                                                        ;
;                                 |mult_68t:auto_generated                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[1]|lpm_mult:Mult0|mult_68t:auto_generated                                                                                                                                                                                                ;
;                         |mat_vec_mul:projectors[2]                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[2]                                                                                                                                                                                                                                       ;
;                             |lpm_mult:Mult0                                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[2]|lpm_mult:Mult0                                                                                                                                                                                                                        ;
;                                 |mult_68t:auto_generated                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[2]|lpm_mult:Mult0|mult_68t:auto_generated                                                                                                                                                                                                ;
;                             |lpm_mult:Mult5                                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[2]|lpm_mult:Mult5                                                                                                                                                                                                                        ;
;                                 |mult_68t:auto_generated                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[2]|lpm_mult:Mult5|mult_68t:auto_generated                                                                                                                                                                                                ;
;                         |mat_vec_mul:projectors[4]                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[4]                                                                                                                                                                                                                                       ;
;                             |lpm_mult:Mult14                                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[4]|lpm_mult:Mult14                                                                                                                                                                                                                       ;
;                                 |mult_68t:auto_generated                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[4]|lpm_mult:Mult14|mult_68t:auto_generated                                                                                                                                                                                               ;
;                         |viewport_trans:view_transformers[0]                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[0]                                                                                                                                                                                                                             ;
;                             |lpm_divide:Div1                                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[0]|lpm_divide:Div1                                                                                                                                                                                                             ;
;                                 |lpm_divide_92p:auto_generated                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[0]|lpm_divide:Div1|lpm_divide_92p:auto_generated                                                                                                                                                                               ;
;                                     |abs_divider_4dg:divider                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[0]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider                                                                                                                                                       ;
;                                         |alt_u_div_6af:divider                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[0]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider                                                                                                                                 ;
;                                             |add_sub_7pc:add_sub_0                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[0]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_7pc:add_sub_0                                                                                                           ;
;                                             |add_sub_8pc:add_sub_1                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[0]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_8pc:add_sub_1                                                                                                           ;
;                                         |lpm_abs_i0a:my_abs_den                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[0]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den                                                                                                                                ;
;                                         |lpm_abs_i0a:my_abs_num                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[0]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num                                                                                                                                ;
;                         |viewport_trans:view_transformers[1]                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]                                                                                                                                                                                                                             ;
;                             |lpm_divide:Div0                                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|lpm_divide:Div0                                                                                                                                                                                                             ;
;                                 |lpm_divide_92p:auto_generated                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|lpm_divide:Div0|lpm_divide_92p:auto_generated                                                                                                                                                                               ;
;                                     |abs_divider_4dg:divider                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider                                                                                                                                                       ;
;                                         |alt_u_div_6af:divider                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider                                                                                                                                 ;
;                                             |add_sub_7pc:add_sub_0                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_7pc:add_sub_0                                                                                                           ;
;                                             |add_sub_8pc:add_sub_1                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_8pc:add_sub_1                                                                                                           ;
;                                         |lpm_abs_i0a:my_abs_num                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num                                                                                                                                ;
;                         |viewport_trans:view_transformers[2]                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]                                                                                                                                                                                                                             ;
;                             |lpm_divide:Div0                                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div0                                                                                                                                                                                                             ;
;                                 |lpm_divide_92p:auto_generated                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div0|lpm_divide_92p:auto_generated                                                                                                                                                                               ;
;                                     |abs_divider_4dg:divider                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider                                                                                                                                                       ;
;                                         |alt_u_div_6af:divider                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider                                                                                                                                 ;
;                                             |add_sub_7pc:add_sub_0                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_7pc:add_sub_0                                                                                                           ;
;                                             |add_sub_8pc:add_sub_1                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_8pc:add_sub_1                                                                                                           ;
;                                         |lpm_abs_i0a:my_abs_num                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num                                                                                                                                ;
;                             |lpm_divide:Div1                                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div1                                                                                                                                                                                                             ;
;                                 |lpm_divide_92p:auto_generated                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div1|lpm_divide_92p:auto_generated                                                                                                                                                                               ;
;                                     |abs_divider_4dg:divider                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider                                                                                                                                                       ;
;                                         |alt_u_div_6af:divider                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider                                                                                                                                 ;
;                                             |add_sub_7pc:add_sub_0                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_7pc:add_sub_0                                                                                                           ;
;                                             |add_sub_8pc:add_sub_1                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_8pc:add_sub_1                                                                                                           ;
;                                         |lpm_abs_i0a:my_abs_den                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den                                                                                                                                ;
;                                         |lpm_abs_i0a:my_abs_num                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num                                                                                                                                ;
;                         |viewport_trans:view_transformers[4]                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[4]                                                                                                                                                                                                                             ;
;                             |lpm_divide:Div1                                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[4]|lpm_divide:Div1                                                                                                                                                                                                             ;
;                                 |lpm_divide_92p:auto_generated                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[4]|lpm_divide:Div1|lpm_divide_92p:auto_generated                                                                                                                                                                               ;
;                                     |abs_divider_4dg:divider                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[4]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider                                                                                                                                                       ;
;                                         |alt_u_div_6af:divider                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[4]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider                                                                                                                                 ;
;                                             |add_sub_7pc:add_sub_0                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[4]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_7pc:add_sub_0                                                                                                           ;
;                                             |add_sub_8pc:add_sub_1                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[4]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_8pc:add_sub_1                                                                                                           ;
;                                         |lpm_abs_i0a:my_abs_den                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[4]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den                                                                                                                                ;
;                         |viewport_trans:view_transformers[5]                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[5]                                                                                                                                                                                                                             ;
;                             |lpm_divide:Div0                                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[5]|lpm_divide:Div0                                                                                                                                                                                                             ;
;                                 |lpm_divide_92p:auto_generated                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[5]|lpm_divide:Div0|lpm_divide_92p:auto_generated                                                                                                                                                                               ;
;                                     |abs_divider_4dg:divider                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[5]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider                                                                                                                                                       ;
;                                         |alt_u_div_6af:divider                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[5]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider                                                                                                                                 ;
;                                             |add_sub_7pc:add_sub_0                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[5]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_7pc:add_sub_0                                                                                                           ;
;                                             |add_sub_8pc:add_sub_1                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[5]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_8pc:add_sub_1                                                                                                           ;
;                                         |lpm_abs_i0a:my_abs_den                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[5]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den                                                                                                                                ;
;                         |viewport_trans:view_transformers[6]                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[6]                                                                                                                                                                                                                             ;
;                             |lpm_divide:Div0                                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[6]|lpm_divide:Div0                                                                                                                                                                                                             ;
;                                 |lpm_divide_92p:auto_generated                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[6]|lpm_divide:Div0|lpm_divide_92p:auto_generated                                                                                                                                                                               ;
;                                     |abs_divider_4dg:divider                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[6]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider                                                                                                                                                       ;
;                                         |alt_u_div_6af:divider                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[6]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider                                                                                                                                 ;
;                                             |add_sub_7pc:add_sub_0                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[6]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_7pc:add_sub_0                                                                                                           ;
;                                             |add_sub_8pc:add_sub_1                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[6]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_8pc:add_sub_1                                                                                                           ;
;                                         |lpm_abs_i0a:my_abs_den                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[6]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den                                                                                                                                ;
;                             |lpm_divide:Div1                                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[6]|lpm_divide:Div1                                                                                                                                                                                                             ;
;                                 |lpm_divide_92p:auto_generated                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[6]|lpm_divide:Div1|lpm_divide_92p:auto_generated                                                                                                                                                                               ;
;                                     |abs_divider_4dg:divider                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[6]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider                                                                                                                                                       ;
;                                         |alt_u_div_6af:divider                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[6]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider                                                                                                                                 ;
;                                             |add_sub_7pc:add_sub_0                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[6]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_7pc:add_sub_0                                                                                                           ;
;                                             |add_sub_8pc:add_sub_1                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[6]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_8pc:add_sub_1                                                                                                           ;
;                                         |lpm_abs_i0a:my_abs_den                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[6]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den                                                                                                                                ;
;                     |rast_triangle:triangle_renderer                                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer                                                                                                                                                                                                                                                        ;
;                         |vert_edge:E1                                                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1                                                                                                                                                                                                                                           ;
;                             |lpm_divide:Div0                                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0                                                                                                                                                                                                                           ;
;                                 |lpm_divide_92p:auto_generated                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated                                                                                                                                                                                             ;
;                                     |abs_divider_4dg:divider                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider                                                                                                                                                                     ;
;                                         |alt_u_div_6af:divider                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider                                                                                                                                               ;
;                                             |add_sub_7pc:add_sub_0                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_7pc:add_sub_0                                                                                                                         ;
;                                             |add_sub_8pc:add_sub_1                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_8pc:add_sub_1                                                                                                                         ;
;                                         |lpm_abs_i0a:my_abs_den                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den                                                                                                                                              ;
;                                         |lpm_abs_i0a:my_abs_num                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num                                                                                                                                              ;
;                             |lpm_mult:Mult0                                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_mult:Mult0                                                                                                                                                                                                                            ;
;                                 |mult_46t:auto_generated                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_mult:Mult0|mult_46t:auto_generated                                                                                                                                                                                                    ;
;                             |ceil_min_max:minmaxers[1]                                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|ceil_min_max:minmaxers[1]                                                                                                                                                                                                                 ;
;                         |vert_edge:E2                                                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2                                                                                                                                                                                                                                           ;
;                             |lpm_divide:Div0                                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2|lpm_divide:Div0                                                                                                                                                                                                                           ;
;                                 |lpm_divide_92p:auto_generated                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2|lpm_divide:Div0|lpm_divide_92p:auto_generated                                                                                                                                                                                             ;
;                                     |abs_divider_4dg:divider                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider                                                                                                                                                                     ;
;                                         |alt_u_div_6af:divider                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider                                                                                                                                               ;
;                                             |add_sub_7pc:add_sub_0                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_7pc:add_sub_0                                                                                                                         ;
;                                             |add_sub_8pc:add_sub_1                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_8pc:add_sub_1                                                                                                                         ;
;                                         |lpm_abs_i0a:my_abs_den                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den                                                                                                                                              ;
;                                         |lpm_abs_i0a:my_abs_num                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num                                                                                                                                              ;
;                             |lpm_mult:Mult0                                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2|lpm_mult:Mult0                                                                                                                                                                                                                            ;
;                                 |mult_46t:auto_generated                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2|lpm_mult:Mult0|mult_46t:auto_generated                                                                                                                                                                                                    ;
;                             |ceil_min_max:minmaxers[1]                                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2|ceil_min_max:minmaxers[1]                                                                                                                                                                                                                 ;
;                         |vert_edge:E3                                                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3                                                                                                                                                                                                                                           ;
;                             |lpm_divide:Div0                                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0                                                                                                                                                                                                                           ;
;                                 |lpm_divide_92p:auto_generated                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated                                                                                                                                                                                             ;
;                                     |abs_divider_4dg:divider                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider                                                                                                                                                                     ;
;                                         |alt_u_div_6af:divider                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider                                                                                                                                               ;
;                                             |add_sub_7pc:add_sub_0                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_7pc:add_sub_0                                                                                                                         ;
;                                             |add_sub_8pc:add_sub_1                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_8pc:add_sub_1                                                                                                                         ;
;                                         |lpm_abs_i0a:my_abs_den                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den                                                                                                                                              ;
;                                         |lpm_abs_i0a:my_abs_num                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num                                                                                                                                              ;
;                             |lpm_mult:Mult0                                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_mult:Mult0                                                                                                                                                                                                                            ;
;                                 |mult_46t:auto_generated                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_mult:Mult0|mult_46t:auto_generated                                                                                                                                                                                                    ;
;                             |ceil_min_max:minmaxers[1]                                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|ceil_min_max:minmaxers[1]                                                                                                                                                                                                                 ;
;                         |ceil:c5                                                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|ceil:c5                                                                                                                                                                                                                                                ;
;                         |ceil:c6                                                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|ceil:c6                                                                                                                                                                                                                                                ;
;                         |ceil:c7                                                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|ceil:c7                                                                                                                                                                                                                                                ;
;                         |rast_line:h_rast                                                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast                                                                                                                                                                                                                                       ;
;                             |pos_edge_detect:pos_detect                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|pos_edge_detect:pos_detect                                                                                                                                                                                                            ;
;         |final_soc_jtag_uart_0:jtag_uart_0                                                                                               ; 0.05 mW (0.00 mW)                    ; 0.04 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                           ;
;             |alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic                                                                   ; 0.05 mW (0.05 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                 ;
;                 |sld_jtag_endpoint_adapter:inst                                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst                                                                                                                                                                                                                                  ;
;             |final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                         ;
;                 |scfifo:rfifo                                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                            ;
;                     |scfifo_jr21:auto_generated                                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                 ;
;                         |a_dpfifo_l011:dpfifo                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                            ;
;                             |a_fefifo_7cf:fifo_state                                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                    ;
;                                 |cntr_do7:count_usedw                                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                               ;
;                             |altsyncram_nio1:FIFOram                                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                    ;
;                             |cntr_1ob:rd_ptr_count                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                      ;
;                             |cntr_1ob:wr_ptr                                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                            ;
;             |final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                         ;
;                 |scfifo:wfifo                                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                            ;
;                     |scfifo_jr21:auto_generated                                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                 ;
;                         |a_dpfifo_l011:dpfifo                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                            ;
;                             |a_fefifo_7cf:fifo_state                                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                    ;
;                                 |cntr_do7:count_usedw                                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                               ;
;                             |altsyncram_nio1:FIFOram                                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                    ;
;                             |cntr_1ob:rd_ptr_count                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                      ;
;                             |cntr_1ob:wr_ptr                                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                            ;
;         |final_soc_keycode:keycode                                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_keycode:keycode                                                                                                                                                                                                                                                                                                                                   ;
;         |final_soc_mm_interconnect_0:mm_interconnect_0                                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                               ;
;             |final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                                               ;
;             |final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                                                                           ;
;             |final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                                                                                           ;
;             |final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                                                                                                           ;
;             |final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                                                                                                           ;
;             |final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                                                                                                           ;
;             |final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                                                                                                           ;
;             |final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                                                                                                                           ;
;             |final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                                                                                                                           ;
;             |final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                                                                                                                                           ;
;             |final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                                                                                                                                                           ;
;             |final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                                                                                                                                                                                           ;
;             |final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012                                                                                                                                                                                                                                           ;
;             |final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013                                                                                                                                                                                                                                           ;
;             |final_soc_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                                                                       ;
;             |final_soc_mm_interconnect_0_cmd_demux_003:cmd_demux_003                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux_003:cmd_demux_003                                                                                                                                                                                                                                                       ;
;             |final_soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                   ;
;                 |altera_merlin_arbitrator:arb                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                      ;
;                     |altera_merlin_arb_adder:adder                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                        ;
;             |final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                           ;
;                 |altera_merlin_arbitrator:arb                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                              ;
;             |altera_avalon_st_handshake_clock_crosser:crosser                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                              ;
;                 |altera_avalon_st_clock_crosser:clock_xer                                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                     ;
;                     |altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                ;
;                     |altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_001                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                          ;
;                 |altera_avalon_st_clock_crosser:clock_xer                                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                 ;
;                     |altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                            ;
;                     |altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                            ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_002                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                          ;
;                 |altera_avalon_st_clock_crosser:clock_xer                                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                 ;
;                     |altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                            ;
;                     |altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                            ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_003                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                          ;
;                 |altera_avalon_st_clock_crosser:clock_xer                                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                 ;
;                     |altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                            ;
;                     |altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                            ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_004                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                                                                                          ;
;                 |altera_avalon_st_clock_crosser:clock_xer                                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                 ;
;                     |altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                            ;
;                     |altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                            ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_005                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                                                                                          ;
;                 |altera_avalon_st_clock_crosser:clock_xer                                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                 ;
;                     |altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                            ;
;                     |altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                            ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_006                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006                                                                                                                                                                                                                                                          ;
;                 |altera_avalon_st_clock_crosser:clock_xer                                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                 ;
;                     |altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                            ;
;                     |altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                            ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_007                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007                                                                                                                                                                                                                                                          ;
;                 |altera_avalon_st_clock_crosser:clock_xer                                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                 ;
;                     |altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                            ;
;                     |altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                            ;
;             |altera_merlin_slave_agent:gpu_core_0_gpu_slave_agent                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpu_core_0_gpu_slave_agent                                                                                                                                                                                                                                                          ;
;             |altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo                                                                                                                                                                                                                                                     ;
;             |altera_merlin_slave_translator:gpu_core_0_gpu_slave_translator                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpu_core_0_gpu_slave_translator                                                                                                                                                                                                                                                ;
;             |altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                                                                                                                 ;
;             |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                            ;
;             |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                       ;
;             |altera_merlin_slave_agent:keycode_s1_agent                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent                                                                                                                                                                                                                                                                    ;
;             |altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                                                                                                                                                                                                               ;
;             |altera_merlin_slave_translator:keycode_s1_translator                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator                                                                                                                                                                                                                                                          ;
;             |altera_merlin_master_agent:nios2_data_master_agent                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent                                                                                                                                                                                                                                                            ;
;             |altera_merlin_master_translator:nios2_data_master_translator                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator                                                                                                                                                                                                                                                  ;
;             |altera_merlin_slave_agent:nios2_debug_mem_slave_agent                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent                                                                                                                                                                                                                                                         ;
;             |altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                    ;
;             |altera_merlin_slave_translator:nios2_debug_mem_slave_translator                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator                                                                                                                                                                                                                                               ;
;             |altera_merlin_master_agent:nios2_instruction_master_agent                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent                                                                                                                                                                                                                                                     ;
;             |altera_merlin_master_translator:nios2_instruction_master_translator                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator                                                                                                                                                                                                                                           ;
;             |altera_merlin_slave_agent:otg_hpi_address_s1_agent                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent                                                                                                                                                                                                                                                            ;
;             |altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo                                                                                                                                                                                                                                                       ;
;             |altera_merlin_slave_translator:otg_hpi_address_s1_translator                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator                                                                                                                                                                                                                                                  ;
;             |altera_merlin_slave_agent:otg_hpi_cs_s1_agent                                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent                                                                                                                                                                                                                                                                 ;
;             |altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo                                                                                                                                                                                                                                                            ;
;             |altera_merlin_slave_translator:otg_hpi_cs_s1_translator                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator                                                                                                                                                                                                                                                       ;
;             |altera_merlin_slave_agent:otg_hpi_data_s1_agent                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent                                                                                                                                                                                                                                                               ;
;             |altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo                                                                                                                                                                                                                                                          ;
;             |altera_merlin_slave_translator:otg_hpi_data_s1_translator                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator                                                                                                                                                                                                                                                     ;
;             |altera_merlin_slave_agent:otg_hpi_r_s1_agent                                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent                                                                                                                                                                                                                                                                  ;
;             |altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo                                                                                                                                                                                                                                                             ;
;             |altera_merlin_slave_translator:otg_hpi_r_s1_translator                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator                                                                                                                                                                                                                                                        ;
;             |altera_merlin_slave_agent:otg_hpi_reset_s1_agent                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent                                                                                                                                                                                                                                                              ;
;             |altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo                                                                                                                                                                                                                                                         ;
;             |altera_merlin_slave_translator:otg_hpi_reset_s1_translator                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator                                                                                                                                                                                                                                                    ;
;             |altera_merlin_slave_agent:otg_hpi_w_s1_agent                                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent                                                                                                                                                                                                                                                                  ;
;             |altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo                                                                                                                                                                                                                                                             ;
;             |altera_merlin_slave_translator:otg_hpi_w_s1_translator                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator                                                                                                                                                                                                                                                        ;
;             |altera_merlin_slave_agent:pll_pll_slave_agent                                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent                                                                                                                                                                                                                                                                 ;
;             |altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                            ;
;             |altera_merlin_slave_translator:pll_pll_slave_translator                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator                                                                                                                                                                                                                                                       ;
;             |final_soc_mm_interconnect_0_router:router                                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                     ;
;             |final_soc_mm_interconnect_0_router:router_001                                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                                                 ;
;             |final_soc_mm_interconnect_0_router_002:router_002                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                             ;
;             |final_soc_mm_interconnect_0_router_003:router_003                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                                                                             ;
;             |final_soc_mm_interconnect_0_router_004:router_004                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_004:router_004                                                                                                                                                                                                                                                             ;
;             |final_soc_mm_interconnect_0_router_005:router_005                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_005:router_005                                                                                                                                                                                                                                                             ;
;             |final_soc_mm_interconnect_0_router_006:router_006                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_006:router_006                                                                                                                                                                                                                                                             ;
;             |final_soc_mm_interconnect_0_router_006:router_007                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_006:router_007                                                                                                                                                                                                                                                             ;
;             |final_soc_mm_interconnect_0_router_006:router_008                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_006:router_008                                                                                                                                                                                                                                                             ;
;             |final_soc_mm_interconnect_0_router_006:router_009                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_006:router_009                                                                                                                                                                                                                                                             ;
;             |final_soc_mm_interconnect_0_router_006:router_010                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_006:router_010                                                                                                                                                                                                                                                             ;
;             |final_soc_mm_interconnect_0_router_006:router_011                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_006:router_011                                                                                                                                                                                                                                                             ;
;             |final_soc_mm_interconnect_0_router_006:router_012                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_006:router_012                                                                                                                                                                                                                                                             ;
;             |final_soc_mm_interconnect_0_router_006:router_013                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_006:router_013                                                                                                                                                                                                                                                             ;
;             |final_soc_mm_interconnect_0_router_006:router_014                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_006:router_014                                                                                                                                                                                                                                                             ;
;             |final_soc_mm_interconnect_0_router_006:router_015                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_006:router_015                                                                                                                                                                                                                                                             ;
;             |final_soc_mm_interconnect_0_router_006:router_016                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_006:router_016                                                                                                                                                                                                                                                             ;
;             |final_soc_mm_interconnect_0_router_006:router_017                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_006:router_017                                                                                                                                                                                                                                                             ;
;             |final_soc_mm_interconnect_0_rsp_demux:rsp_demux                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                               ;
;             |final_soc_mm_interconnect_0_cmd_demux_003:rsp_demux_001                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux_003:rsp_demux_001                                                                                                                                                                                                                                                       ;
;             |final_soc_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                                                                                                           ;
;                 |altera_merlin_arbitrator:arb                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                              ;
;             |final_soc_mm_interconnect_0_rsp_mux_003:rsp_mux_003                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux_003:rsp_mux_003                                                                                                                                                                                                                                                           ;
;                 |altera_merlin_arbitrator:arb                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux_003:rsp_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                              ;
;             |altera_merlin_slave_agent:sdram_s1_agent                                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                      ;
;             |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                               ;
;             |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                 ;
;             |altera_merlin_slave_agent:timer_0_s1_agent                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                                                                    ;
;             |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                               ;
;             |altera_merlin_slave_translator:timer_0_s1_translator                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                                          ;
;             |altera_merlin_slave_agent:vga_controller_0_vga_slave_1_agent                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_1_agent                                                                                                                                                                                                                                                  ;
;             |altera_avalon_sc_fifo:vga_controller_0_vga_slave_1_agent_rsp_fifo                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_1_agent_rsp_fifo                                                                                                                                                                                                                                             ;
;             |altera_merlin_slave_translator:vga_controller_0_vga_slave_1_translator                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_controller_0_vga_slave_1_translator                                                                                                                                                                                                                                        ;
;         |final_soc_NIOS2:nios2                                                                                                           ; 0.11 mW (0.00 mW)                    ; 0.06 mW (0.00 mW)               ; --                                ; 0.05 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2                                                                                                                                                                                                                                                                                                                                       ;
;             |final_soc_NIOS2_cpu:cpu                                                                                                     ; 0.11 mW (0.00 mW)                    ; 0.06 mW (0.00 mW)               ; --                                ; 0.05 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu                                                                                                                                                                                                                                                                                                               ;
;                 |final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a                                                                                                                                                                                                                                ;
;                     |altsyncram:the_altsyncram                                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                      ;
;                         |altsyncram_6mc1:auto_generated                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                       ;
;                 |final_soc_NIOS2_cpu_register_bank_b_module:final_soc_NIOS2_cpu_register_bank_b                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_b_module:final_soc_NIOS2_cpu_register_bank_b                                                                                                                                                                                                                                ;
;                     |altsyncram:the_altsyncram                                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_b_module:final_soc_NIOS2_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                      ;
;                         |altsyncram_6mc1:auto_generated                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_b_module:final_soc_NIOS2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                       ;
;                 |final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci                                                         ; 0.11 mW (0.00 mW)                    ; 0.06 mW (0.00 mW)               ; --                                ; 0.04 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci                                                                                                                                                                                                                                               ;
;                     |final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper                                 ; 0.07 mW (0.00 mW)                    ; 0.05 mW (0.00 mW)               ; --                                ; 0.02 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper                                                                                                                                                           ;
;                         |sld_virtual_jtag_basic:final_soc_NIOS2_cpu_debug_slave_phy                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_NIOS2_cpu_debug_slave_phy                                                                                                ;
;                             |sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_NIOS2_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst                                               ;
;                                 |sld_jtag_endpoint_adapter:jtag_signal_adapter                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_NIOS2_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter ;
;                         |final_soc_NIOS2_cpu_debug_slave_sysclk:the_final_soc_NIOS2_cpu_debug_slave_sysclk                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_sysclk:the_final_soc_NIOS2_cpu_debug_slave_sysclk                                                                         ;
;                             |altera_std_synchronizer:the_altera_std_synchronizer3                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_sysclk:the_final_soc_NIOS2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                    ;
;                             |altera_std_synchronizer:the_altera_std_synchronizer4                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_sysclk:the_final_soc_NIOS2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                    ;
;                         |final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck                                     ; 0.07 mW (0.06 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck                                                                               ;
;                             |altera_std_synchronizer:the_altera_std_synchronizer1                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                          ;
;                             |altera_std_synchronizer:the_altera_std_synchronizer2                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                          ;
;                     |final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg                                                                                                                                                                 ;
;                     |final_soc_NIOS2_cpu_nios2_oci_break:the_final_soc_NIOS2_cpu_nios2_oci_break                                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_break:the_final_soc_NIOS2_cpu_nios2_oci_break                                                                                                                                                                   ;
;                     |final_soc_NIOS2_cpu_nios2_oci_debug:the_final_soc_NIOS2_cpu_nios2_oci_debug                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_debug:the_final_soc_NIOS2_cpu_nios2_oci_debug                                                                                                                                                                   ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_debug:the_final_soc_NIOS2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                               ;
;                     |final_soc_NIOS2_cpu_nios2_oci_dtrace:the_final_soc_NIOS2_cpu_nios2_oci_dtrace                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_dtrace:the_final_soc_NIOS2_cpu_nios2_oci_dtrace                                                                                                                                                                 ;
;                     |final_soc_NIOS2_cpu_nios2_oci_fifo:the_final_soc_NIOS2_cpu_nios2_oci_fifo                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_fifo:the_final_soc_NIOS2_cpu_nios2_oci_fifo                                                                                                                                                                     ;
;                     |final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem                                               ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem                                                                                                                                                                         ;
;                         |final_soc_NIOS2_cpu_ociram_sp_ram_module:final_soc_NIOS2_cpu_ociram_sp_ram                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|final_soc_NIOS2_cpu_ociram_sp_ram_module:final_soc_NIOS2_cpu_ociram_sp_ram                                                                                              ;
;                             |altsyncram:the_altsyncram                                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|final_soc_NIOS2_cpu_ociram_sp_ram_module:final_soc_NIOS2_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                    ;
;                                 |altsyncram_ac71:auto_generated                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|final_soc_NIOS2_cpu_ociram_sp_ram_module:final_soc_NIOS2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                                     ;
;         |final_soc_otg_hpi_address:otg_hpi_address                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_otg_hpi_address:otg_hpi_address                                                                                                                                                                                                                                                                                                                   ;
;         |final_soc_otg_hpi_cs:otg_hpi_cs                                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_otg_hpi_cs:otg_hpi_cs                                                                                                                                                                                                                                                                                                                             ;
;         |final_soc_otg_hpi_data:otg_hpi_data                                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data                                                                                                                                                                                                                                                                                                                         ;
;         |final_soc_otg_hpi_cs:otg_hpi_r                                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_otg_hpi_cs:otg_hpi_r                                                                                                                                                                                                                                                                                                                              ;
;         |final_soc_otg_hpi_cs:otg_hpi_reset                                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_otg_hpi_cs:otg_hpi_reset                                                                                                                                                                                                                                                                                                                          ;
;         |final_soc_otg_hpi_cs:otg_hpi_w                                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_otg_hpi_cs:otg_hpi_w                                                                                                                                                                                                                                                                                                                              ;
;         |final_soc_PLL:pll                                                                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_PLL:pll                                                                                                                                                                                                                                                                                                                                           ;
;             |final_soc_PLL_altpll_ieu2:sd1                                                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_PLL:pll|final_soc_PLL_altpll_ieu2:sd1                                                                                                                                                                                                                                                                                                             ;
;             |final_soc_PLL_stdsync_sv6:stdsync2                                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_PLL:pll|final_soc_PLL_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                        ;
;                 |final_soc_PLL_dffpipe_l2c:dffpipe3                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_PLL:pll|final_soc_PLL_stdsync_sv6:stdsync2|final_soc_PLL_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                     ;
;         |altera_reset_controller:rst_controller                                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                      ;
;             |altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                       ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                           ;
;         |altera_reset_controller:rst_controller_001                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                  ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                       ;
;         |altera_reset_controller:rst_controller_002                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                  ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                       ;
;         |final_soc_SDRAM:sdram                                                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_SDRAM:sdram                                                                                                                                                                                                                                                                                                                                       ;
;             |final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module                                                                                                                                                                                                                                                             ;
;         |final_soc_timer_0:timer_0                                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|final_soc_timer_0:timer_0                                                                                                                                                                                                                                                                                                                                   ;
;         |avalon_vga_interface:vga_controller_0                                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_vga_interface:vga_controller_0                                                                                                                                                                                                                                                                                                                       ;
;             |VGA_mapper:map                                                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map                                                                                                                                                                                                                                                                                                        ;
;                 |vga_ram:ram1                                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1                                                                                                                                                                                                                                                                                           ;
;                     |altsyncram:mem_rtl_0                                                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                      ;
;                         |altsyncram_ugi1:auto_generated                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|altsyncram:mem_rtl_0|altsyncram_ugi1:auto_generated                                                                                                                                                                                                                                       ;
;             |VGA_controller:vga_cont                                                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_controller:vga_cont                                                                                                                                                                                                                                                                                               ;
;     |hpi_io_intf:hpi_io_inst                                                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |final_top|hpi_io_intf:hpi_io_inst                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
(1) Value in parentheses is the power consumed at that level of hierarchy. Value not in parentheses is the power consumed at that level of hierarchy plus the power consumed by all levels of hierarchy below it.

(2) The "Block Thermal Static Power" for all levels of hierarchy except the top-level hierarchy is part of the "Core Static Thermal Power Dissipation" value found on the PowerPlay Power Analyzer-->Summary report panel. The "Core Static Thermal Power Dissipation" also contains the thermal static power dissipated by the routing.


+------------------------------------------------------------------------+
; Core Dynamic Thermal Power Dissipation by Clock Domain                 ;
+---------------------+-----------------------+--------------------------+
; Clock Domain        ; Clock Frequency (MHz) ; Total Core Dynamic Power ;
+---------------------+-----------------------+--------------------------+
; altera_reserved_tck ; 10.00                 ; 0.82                     ;
; No clock domain     ; 0.00                  ; 0.00                     ;
+---------------------+-----------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Current Drawn from Voltage Supplies Summary                                                                                        ;
+----------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; Voltage Supply ; Total Current Drawn (1) ; Dynamic Current Drawn (1) ; Static Current Drawn (1) ; Minimum Power Supply Current (2) ;
+----------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; VCCINT         ; 46.11 mA                ; 0.70 mA                   ; 45.42 mA                 ; 46.11 mA                         ;
; VCCIO          ; 12.72 mA                ; 0.02 mA                   ; 12.70 mA                 ; 12.72 mA                         ;
; VCCA           ; 35.56 mA                ; 0.00 mA                   ; 35.56 mA                 ; 35.56 mA                         ;
; VCCD           ; 4.25 mA                 ; 0.00 mA                   ; 4.25 mA                  ; 4.25 mA                          ;
+----------------+-------------------------+---------------------------+--------------------------+----------------------------------+
(1) Currents reported in columns "Total Current Drawn", "Dynamic Current Drawn", and "Static Current Drawn" are sufficient for user operation of the device.  
(2) Currents reported in column "Minimum Power Supply Current" are sufficient for power-up, configuration, and user operation of the device.


+-----------------------------------------------------------------------------------------------+
; VCCIO Supply Current Drawn by I/O Bank                                                        ;
+----------+---------------+---------------------+-----------------------+----------------------+
; I/O Bank ; VCCIO Voltage ; Total Current Drawn ; Dynamic Current Drawn ; Static Current Drawn ;
+----------+---------------+---------------------+-----------------------+----------------------+
; 1        ; 2.5V          ; 1.62 mA             ; 0.02 mA               ; 1.59 mA              ;
; 2        ; 2.5V          ; 1.63 mA             ; 0.00 mA               ; 1.63 mA              ;
; 3        ; 2.5V          ; 1.51 mA             ; 0.00 mA               ; 1.51 mA              ;
; 4        ; 2.5V          ; 1.63 mA             ; 0.00 mA               ; 1.63 mA              ;
; 5        ; 2.5V          ; 1.56 mA             ; 0.00 mA               ; 1.56 mA              ;
; 6        ; 2.5V          ; 1.53 mA             ; 0.00 mA               ; 1.53 mA              ;
; 7        ; 2.5V          ; 1.61 mA             ; 0.00 mA               ; 1.61 mA              ;
; 8        ; 2.5V          ; 1.64 mA             ; 0.00 mA               ; 1.64 mA              ;
+----------+---------------+---------------------+-----------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; VCCIO Supply Current Drawn by Voltage                                                                                             ;
+---------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; VCCIO Voltage ; Total Current Drawn (1) ; Dynamic Current Drawn (1) ; Static Current Drawn (1) ; Minimum Power Supply Current (2) ;
+---------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; 2.5V          ; 12.72 mA                ; 0.02 mA                   ; 12.70 mA                 ; 12.72 mA                         ;
+---------------+-------------------------+---------------------------+--------------------------+----------------------------------+
(1) Currents reported in columns "Total Current Drawn", "Dynamic Current Drawn", and "Static Current Drawn" are sufficient for user operation of the device.  
(2) Currents reported in column "Minimum Power Supply Current" are sufficient for power-up, configuration, and user operation of the device.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Confidence Metric Details                                                                                                                             ;
+----------------------------------------------------------------------------------------+---------------+-------------+---------------+----------------+
; Data Source                                                                            ; Total         ; Pin         ; Registered    ; Combinational  ;
+----------------------------------------------------------------------------------------+---------------+-------------+---------------+----------------+
; Simulation (from file)                                                                 ;               ;             ;               ;                ;
;     -- Number of signals with Toggle Rate from Simulation                              ; 0 (0.0%)      ; 0 (0.0%)    ; 0 (0.0%)      ; 0 (0.0%)       ;
;     -- Number of signals with Static Probability from Simulation                       ; 0 (0.0%)      ; 0 (0.0%)    ; 0 (0.0%)      ; 0 (0.0%)       ;
;                                                                                        ;               ;             ;               ;                ;
; Node, entity or clock assignment                                                       ;               ;             ;               ;                ;
;     -- Number of signals with Toggle Rate from Node, entity or clock assignment        ; 1 (0.0%)      ; 1 (0.4%)    ; 0 (0.0%)      ; 0 (0.0%)       ;
;     -- Number of signals with Static Probability from Node, entity or clock assignment ; 1 (0.0%)      ; 1 (0.4%)    ; 0 (0.0%)      ; 0 (0.0%)       ;
;                                                                                        ;               ;             ;               ;                ;
; Vectorless estimation                                                                  ;               ;             ;               ;                ;
;     -- Number of signals with Toggle Rate from Vectorless estimation                   ; 33758 (99.8%) ; 193 (76.9%) ; 3344 (100.0%) ; 30221 (100.0%) ;
;     -- Number of signals with Zero toggle rate, from Vectorless estimation             ; 730 (2.2%)    ; 88 (35.1%)  ; 121 (3.6%)    ; 521 (1.7%)     ;
;     -- Number of signals with Static Probability from Vectorless estimation            ; 33758 (99.8%) ; 193 (76.9%) ; 3344 (100.0%) ; 30221 (100.0%) ;
;                                                                                        ;               ;             ;               ;                ;
; Default assignment                                                                     ;               ;             ;               ;                ;
;     -- Number of signals with Toggle Rate from Default assignment                      ; 2 (0.0%)      ; 2 (0.8%)    ; 0 (0.0%)      ; 0 (0.0%)       ;
;     -- Number of signals with Static Probability from Default assignment               ; 61 (0.2%)     ; 57 (22.7%)  ; 0 (0.0%)      ; 4 (0.0%)       ;
;                                                                                        ;               ;             ;               ;                ;
; Assumed 0                                                                              ;               ;             ;               ;                ;
;     -- Number of signals with Toggle Rate assumed 0                                    ; 59 (0.2%)     ; 55 (21.9%)  ; 0 (0.0%)      ; 4 (0.0%)       ;
+----------------------------------------------------------------------------------------+---------------+-------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Activities                                                                                                                           ;
+--------+------+---------------------------------------------+-------------------------+--------------------+--------------------------------+
; Signal ; Type ; Toggle Rate (millions of transitions / sec) ; Toggle Rate Data Source ; Static Probability ; Static Probability Data Source ;
+--------+------+---------------------------------------------+-------------------------+--------------------+--------------------------------+
(1) The "Signal Activity" Table has been hidden. To show this table, please select the "Write signal activities to report file" option under "PowerPlay Power Analyzer Settings".


+-------------------------+
; Power Analyzer Messages ;
+-------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Power Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Nov 24 16:59:01 2019
Info: Command: quartus_pow --read_settings_files=off --write_settings_files=off ece385_finalprj -c ece385_finalprj
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'ece385_finalprj.sdc'
Warning (332174): Ignored filter at ece385_finalprj.sdc(1): clk could not be matched with a port File: C:/Users/kpalani/Desktop/ece385_finalprj/ece385_finalprj.sdc Line: 1
Warning (332049): Ignored create_clock at ece385_finalprj.sdc(1): Argument <targets> is an empty collection File: C:/Users/kpalani/Desktop/ece385_finalprj/ece385_finalprj.sdc Line: 1
    Info (332050): create_clock -period 10 [get_ports clk] File: C:/Users/kpalani/Desktop/ece385_finalprj/ece385_finalprj.sdc Line: 1
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {final_subsystem|pll|sd1|pll7|inclk[0]} -duty_cycle 50.00 -name {final_subsystem|pll|sd1|pll7|clk[0]} {final_subsystem|pll|sd1|pll7|clk[0]}
    Info (332110): create_generated_clock -source {final_subsystem|pll|sd1|pll7|inclk[0]} -phase -54.00 -duty_cycle 50.00 -name {final_subsystem|pll|sd1|pll7|clk[1]} {final_subsystem|pll|sd1|pll7|clk[1]}
    Info (332110): create_generated_clock -source {final_subsystem|pll|sd1|pll7|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {final_subsystem|pll|sd1|pll7|clk[2]} {final_subsystem|pll|sd1|pll7|clk[2]}
    Info (332110): create_generated_clock -source {final_subsystem|pll|sd1|pll7|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {final_subsystem|pll|sd1|pll7|clk[3]} {final_subsystem|pll|sd1|pll7|clk[3]}
Warning (332174): Ignored filter at ece385_finalprj.sdc(10): clk could not be matched with a clock File: C:/Users/kpalani/Desktop/ece385_finalprj/ece385_finalprj.sdc Line: 10
Warning (332049): Ignored set_input_delay at ece385_finalprj.sdc(10): Argument -clock is not an object ID File: C:/Users/kpalani/Desktop/ece385_finalprj/ece385_finalprj.sdc Line: 10
    Info (332050): set_input_delay -clock clk -max 3 [all_inputs] File: C:/Users/kpalani/Desktop/ece385_finalprj/ece385_finalprj.sdc Line: 10
Warning (332049): Ignored set_input_delay at ece385_finalprj.sdc(11): Argument -clock is not an object ID File: C:/Users/kpalani/Desktop/ece385_finalprj/ece385_finalprj.sdc Line: 11
    Info (332050): set_input_delay -clock clk -min 2 [all_inputs] File: C:/Users/kpalani/Desktop/ece385_finalprj/ece385_finalprj.sdc Line: 11
Warning (332049): Ignored set_output_delay at ece385_finalprj.sdc(15): Argument -clock is not an object ID File: C:/Users/kpalani/Desktop/ece385_finalprj/ece385_finalprj.sdc Line: 15
    Info (332050): set_output_delay -clock clk -max 3 [all_inputs] File: C:/Users/kpalani/Desktop/ece385_finalprj/ece385_finalprj.sdc Line: 15
Warning (332049): Ignored set_output_delay at ece385_finalprj.sdc(16): Argument -clock is not an object ID File: C:/Users/kpalani/Desktop/ece385_finalprj/ece385_finalprj.sdc Line: 16
    Info (332050): set_output_delay -clock clk -min 2 [all_inputs] File: C:/Users/kpalani/Desktop/ece385_finalprj/ece385_finalprj.sdc Line: 16
Info (332104): Reading SDC File: 'final_soc/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'final_soc/synthesis/submodules/final_soc_NIOS2_cpu.sdc'
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: final_subsystem|pll|sd1|pll7|clk[0] was not created.
    Warning (332035): No clocks found on or feeding the specified source node: final_subsystem|pll|sd1|pll7|inclk[0]
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: final_subsystem|pll|sd1|pll7|clk[1] was not created.
    Warning (332035): No clocks found on or feeding the specified source node: final_subsystem|pll|sd1|pll7|inclk[0]
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: final_subsystem|pll|sd1|pll7|clk[2] was not created.
    Warning (332035): No clocks found on or feeding the specified source node: final_subsystem|pll|sd1|pll7|inclk[0]
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: final_subsystem|pll|sd1|pll7|clk[3] was not created.
    Warning (332035): No clocks found on or feeding the specified source node: final_subsystem|pll|sd1|pll7|inclk[0]
Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[0] is being clocked by CLOCK_50
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: final_subsystem|pll|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: final_subsystem|pll|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: final_subsystem|pll|sd1|pll7|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: final_subsystem|pll|sd1|pll7|clk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info (223000): Starting Vectorless Power Activity Estimation
Warning (222013): Relative toggle rates could not be calculated because no clock domain could be identified for some nodes
Info (223001): Completed Vectorless Power Activity Estimation
Info (218000): Using Advanced I/O Power to simulate I/O buffers with the specified board trace model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (215049): Average toggle rate for this design is 0.021 millions of transitions / sec
Info (215031): Total thermal power estimate for the design is 181.09 mW
Info: Quartus Prime Power Analyzer was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 5059 megabytes
    Info: Processing ended: Sun Nov 24 16:59:21 2019
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:22


