Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8fca5e1cb5f344ea8d214805308b6fa6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <carry> not found while processing module instance <uut> [C:/Users/Ankit Karan/Desktop/lab1/carry adder/carry adder.srcs/sim_1/new/carry_test.v:39]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
