#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun May 13 17:41:35 2018
# Process ID: 7984
# Current directory: C:/Users/Lemps/L_CPU_project/L-CPU-final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12064 C:\Users\Lemps\L_CPU_project\L-CPU-final\L-CPU.xpr
# Log file: C:/Users/Lemps/L_CPU_project/L-CPU-final/vivado.log
# Journal file: C:/Users/Lemps/L_CPU_project/L-CPU-final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/LempsPC/L_CPU_project/L-CPU-final' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj L_CPU_tester2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L_CPU_tester2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj L_CPU_tester2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L_CPU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sources_1/new/Mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mem
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot L_CPU_tester2_behav xil_defaultlib.L_CPU_tester2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-91] dataToInsert is not declared [C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv:34]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj L_CPU_tester2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L_CPU_tester2
"xvhdl --incr --relax -prj L_CPU_tester2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot L_CPU_tester2_behav xil_defaultlib.L_CPU_tester2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-91] dataToInsert is not declared [C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv:34]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj L_CPU_tester2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L_CPU_tester2
"xvhdl --incr --relax -prj L_CPU_tester2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot L_CPU_tester2_behav xil_defaultlib.L_CPU_tester2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling module xil_defaultlib.L_CPU_tester2
Compiling module xil_defaultlib.glbl
Built simulation snapshot L_CPU_tester2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "L_CPU_tester2_behav -key {Behavioral:sim_1:Functional:L_CPU_tester2} -tclbatch {L_CPU_tester2.tcl} -view {C:/Users/Lemps/L_CPU_project/L-CPU-final/L_CPU_tester1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/Lemps/L_CPU_project/L-CPU-final/L_CPU_tester1_behav.wcfg
source L_CPU_tester2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
@30 Inserted data  58 into register          1
cpu flags value is  0
$finish called at time : 180 ns : File "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" Line 56
INFO: [USF-XSim-96] XSim completed. Design snapshot 'L_CPU_tester2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 817.805 ; gain = 11.645
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj L_CPU_tester2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L_CPU_tester2
"xvhdl --incr --relax -prj L_CPU_tester2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot L_CPU_tester2_behav xil_defaultlib.L_CPU_tester2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling module xil_defaultlib.L_CPU_tester2
Compiling module xil_defaultlib.glbl
Built simulation snapshot L_CPU_tester2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
@30 Inserted data  58 into register           1
cpu flags value is  0
$finish called at time : 180 ns : File "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" Line 56
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj L_CPU_tester2_vlog.prj"
"xvhdl --incr --relax -prj L_CPU_tester2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot L_CPU_tester2_behav xil_defaultlib.L_CPU_tester2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "L_CPU_tester2_behav -key {Behavioral:sim_1:Functional:L_CPU_tester2} -tclbatch {L_CPU_tester2.tcl} -view {C:/Users/Lemps/L_CPU_project/L-CPU-final/L_CPU_tester1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/Lemps/L_CPU_project/L-CPU-final/L_CPU_tester1_behav.wcfg
source L_CPU_tester2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
@30 Inserted data  58 into register           1
cpu flags value is  0
$finish called at time : 180 ns : File "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" Line 56
INFO: [USF-XSim-96] XSim completed. Design snapshot 'L_CPU_tester2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj L_CPU_tester2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L_CPU_tester2
"xvhdl --incr --relax -prj L_CPU_tester2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot L_CPU_tester2_behav xil_defaultlib.L_CPU_tester2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling module xil_defaultlib.L_CPU_tester2
Compiling module xil_defaultlib.glbl
Built simulation snapshot L_CPU_tester2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
@30 Inserted data  58 into register           1
@50 Inserted data  12 into register           3
cpu flags value is  0
$finish called at time : 200 ns : File "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" Line 56
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 836.391 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj L_CPU_tester2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L_CPU_tester2
"xvhdl --incr --relax -prj L_CPU_tester2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot L_CPU_tester2_behav xil_defaultlib.L_CPU_tester2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling module xil_defaultlib.L_CPU_tester2
Compiling module xil_defaultlib.glbl
Built simulation snapshot L_CPU_tester2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
@30 Inserted data  58 into register           1
cpu flags value is  0
$finish called at time : 180 ns : File "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" Line 56
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj L_CPU_tester2_vlog.prj"
"xvhdl --incr --relax -prj L_CPU_tester2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot L_CPU_tester2_behav xil_defaultlib.L_CPU_tester2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
@30 Inserted data  58 into register           1
cpu flags value is  0
$finish called at time : 180 ns : File "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" Line 56
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj L_CPU_tester2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L_CPU_tester2
"xvhdl --incr --relax -prj L_CPU_tester2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot L_CPU_tester2_behav xil_defaultlib.L_CPU_tester2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling module xil_defaultlib.L_CPU_tester2
Compiling module xil_defaultlib.glbl
Built simulation snapshot L_CPU_tester2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
@30 Inserted data  58 into register           1
@50 Inserted data  34 into register           3
cpu flags value is  0
$finish called at time : 200 ns : File "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" Line 56
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj L_CPU_tester2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L_CPU_tester2
"xvhdl --incr --relax -prj L_CPU_tester2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot L_CPU_tester2_behav xil_defaultlib.L_CPU_tester2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling module xil_defaultlib.L_CPU_tester2
Compiling module xil_defaultlib.glbl
Built simulation snapshot L_CPU_tester2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
@30 Inserted data  58 into register           1
@50 Inserted data  34 into register           3
cpu flags value is  0
$finish called at time : 200 ns : File "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" Line 56
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj L_CPU_tester2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L_CPU_tester2
"xvhdl --incr --relax -prj L_CPU_tester2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot L_CPU_tester2_behav xil_defaultlib.L_CPU_tester2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling module xil_defaultlib.L_CPU_tester2
Compiling module xil_defaultlib.glbl
Built simulation snapshot L_CPU_tester2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
@30 Inserted data  58 into register           1
@50 Inserted data  34 into register           3
cpu flags value is  0
$finish called at time : 200 ns : File "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" Line 56
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 840.004 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj L_CPU_tester2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L_CPU_tester2
"xvhdl --incr --relax -prj L_CPU_tester2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot L_CPU_tester2_behav xil_defaultlib.L_CPU_tester2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling module xil_defaultlib.L_CPU_tester2
Compiling module xil_defaultlib.glbl
Built simulation snapshot L_CPU_tester2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
@30 Inserted data  58 into register           1
@50 Inserted data  34 into register           3
cpu flags value is  0
$finish called at time : 200 ns : File "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" Line 56
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj L_CPU_tester2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L_CPU_tester2
"xvhdl --incr --relax -prj L_CPU_tester2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot L_CPU_tester2_behav xil_defaultlib.L_CPU_tester2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling module xil_defaultlib.L_CPU_tester2
Compiling module xil_defaultlib.glbl
Built simulation snapshot L_CPU_tester2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
@15 Inserted data          19 into register           0
@30 Inserted data  58 into register           1
@35 Inserted data          17 into register           2
@50 Inserted data  34 into register           3
cpu flags value is  0
$finish called at time : 200 ns : File "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" Line 57
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 840.004 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj L_CPU_tester2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L_CPU_tester2
"xvhdl --incr --relax -prj L_CPU_tester2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot L_CPU_tester2_behav xil_defaultlib.L_CPU_tester2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-91] insertIntoCell is not declared [C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv:64]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj L_CPU_tester2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L_CPU_tester2
"xvhdl --incr --relax -prj L_CPU_tester2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot L_CPU_tester2_behav xil_defaultlib.L_CPU_tester2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling module xil_defaultlib.L_CPU_tester2
Compiling module xil_defaultlib.glbl
Built simulation snapshot L_CPU_tester2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
@15 Inserted data          17 into register           0
@30 Inserted data  58 into register           1
@35 Inserted data          18 into register           2
@50 Inserted data  34 into register           3
@60 Inserted data  66 into register   5
cpu flags value is  0
$finish called at time : 210 ns : File "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" Line 69
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj L_CPU_tester2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L_CPU_tester2
"xvhdl --incr --relax -prj L_CPU_tester2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot L_CPU_tester2_behav xil_defaultlib.L_CPU_tester2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling module xil_defaultlib.L_CPU_tester2
Compiling module xil_defaultlib.glbl
Built simulation snapshot L_CPU_tester2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
@15 Inserted data          17 into register           0
@30 Inserted data  58 into register           1
@35 Inserted data          18 into register           2
@50 Inserted data  34 into register           3
@60 Inserted data  66 into register   5
cpu flags value is  0
$finish called at time : 210 ns : File "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" Line 70
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj L_CPU_tester2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L_CPU_tester2
"xvhdl --incr --relax -prj L_CPU_tester2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot L_CPU_tester2_behav xil_defaultlib.L_CPU_tester2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling module xil_defaultlib.L_CPU_tester2
Compiling module xil_defaultlib.glbl
Built simulation snapshot L_CPU_tester2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
@20 Inserted data  66 into register   5
cpu flags value is  0
$finish called at time : 170 ns : File "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" Line 70
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj L_CPU_tester2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L_CPU_tester2
"xvhdl --incr --relax -prj L_CPU_tester2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot L_CPU_tester2_behav xil_defaultlib.L_CPU_tester2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling module xil_defaultlib.L_CPU_tester2
Compiling module xil_defaultlib.glbl
Built simulation snapshot L_CPU_tester2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
@15 Inserted data          17 into register           0
@30 Inserted data  58 into register           1
cpu flags value is  0
$finish called at time : 180 ns : File "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" Line 71
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj L_CPU_tester2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L_CPU_tester2
"xvhdl --incr --relax -prj L_CPU_tester2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot L_CPU_tester2_behav xil_defaultlib.L_CPU_tester2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling module xil_defaultlib.L_CPU_tester2
Compiling module xil_defaultlib.glbl
Built simulation snapshot L_CPU_tester2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
@15 Inserted data          17 into register           0
@30 Inserted data  58 into register           1
cpu flags value is  0
$finish called at time : 180 ns : File "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" Line 72
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj L_CPU_tester2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L_CPU_tester2
"xvhdl --incr --relax -prj L_CPU_tester2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot L_CPU_tester2_behav xil_defaultlib.L_CPU_tester2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-51] testprogram is an unknown type [C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv:68]
ERROR: [VRFC 10-2063] Module <L_CPU> not found while processing module instance <my_cpu> [C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv:69]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj L_CPU_tester2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L_CPU_tester2
"xvhdl --incr --relax -prj L_CPU_tester2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot L_CPU_tester2_behav xil_defaultlib.L_CPU_tester2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling module xil_defaultlib.L_CPU_tester2
Compiling module xil_defaultlib.glbl
Built simulation snapshot L_CPU_tester2_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim/xsim.dir/L_CPU_tester2_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim/xsim.dir/L_CPU_tester2_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun May 13 18:41:19 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun May 13 18:41:19 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
@20 Inserted data  17 into register   0
@30 Inserted data  25 into register   1
cpu flags value is  0
$finish called at time : 180 ns : File "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" Line 86
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 849.949 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj L_CPU_tester2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L_CPU_tester2
"xvhdl --incr --relax -prj L_CPU_tester2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot L_CPU_tester2_behav xil_defaultlib.L_CPU_tester2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling module xil_defaultlib.L_CPU_tester2
Compiling module xil_defaultlib.glbl
Built simulation snapshot L_CPU_tester2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
@20 Inserted data  17 into register   0
@30 Inserted data   3 into register   1
@40 Inserted data  18 into register   2
@50 Inserted data   5 into register   3
@60 Inserted data 163 into register   4
cpu flags value is  0
$finish called at time : 210 ns : File "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" Line 100
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 852.375 ; gain = 0.000
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj L_CPU_tester2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L_CPU_tester2
"xvhdl --incr --relax -prj L_CPU_tester2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot L_CPU_tester2_behav xil_defaultlib.L_CPU_tester2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-51] Instruction is an unknown type [C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv:94]
ERROR: [VRFC 10-2063] Module <L_CPU> not found while processing module instance <my_cpu> [C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv:96]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj L_CPU_tester2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L_CPU_tester2
"xvhdl --incr --relax -prj L_CPU_tester2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot L_CPU_tester2_behav xil_defaultlib.L_CPU_tester2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-367] automatic variable readFromCell cannot be written in this context [C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv:57]
ERROR: [VRFC 10-367] automatic variable result cannot be written in this context [C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv:87]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj L_CPU_tester2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L_CPU_tester2
"xvhdl --incr --relax -prj L_CPU_tester2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot L_CPU_tester2_behav xil_defaultlib.L_CPU_tester2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-367] automatic variable result cannot be written in this context [C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv:82]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj L_CPU_tester2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L_CPU_tester2
"xvhdl --incr --relax -prj L_CPU_tester2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot L_CPU_tester2_behav xil_defaultlib.L_CPU_tester2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling module xil_defaultlib.L_CPU_tester2
Compiling module xil_defaultlib.glbl
Built simulation snapshot L_CPU_tester2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "L_CPU_tester2_behav -key {Behavioral:sim_1:Functional:L_CPU_tester2} -tclbatch {L_CPU_tester2.tcl} -view {C:/Users/Lemps/L_CPU_project/L-CPU-final/L_CPU_tester1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/Lemps/L_CPU_project/L-CPU-final/L_CPU_tester1_behav.wcfg
source L_CPU_tester2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
@20 Inserted data  17 into register   0
@30 Inserted data   3 into register   1
@40 Inserted data  18 into register   2
@50 Inserted data   5 into register   3
@60 Inserted data 163 into register   4
Cell value is          17
cpu flags value is  0
$finish called at time : 210 ns : File "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" Line 107
INFO: [USF-XSim-96] XSim completed. Design snapshot 'L_CPU_tester2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj L_CPU_tester2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L_CPU_tester2
"xvhdl --incr --relax -prj L_CPU_tester2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot L_CPU_tester2_behav xil_defaultlib.L_CPU_tester2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling module xil_defaultlib.L_CPU_tester2
Compiling module xil_defaultlib.glbl
Built simulation snapshot L_CPU_tester2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
@20 Inserted data  17 into register   0
@30 Inserted data   3 into register   1
@40 Inserted data  18 into register   2
@50 Inserted data   5 into register   3
@60 Inserted data 163 into register   4
@70 Inserted data  40 into register   5
Cell value is         163
cpu flags value is  0
$finish called at time : 395 ns : File "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" Line 117
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj L_CPU_tester2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L_CPU_tester2
"xvhdl --incr --relax -prj L_CPU_tester2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot L_CPU_tester2_behav xil_defaultlib.L_CPU_tester2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling module xil_defaultlib.L_CPU_tester2
Compiling module xil_defaultlib.glbl
Built simulation snapshot L_CPU_tester2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
@20 Inserted data  17 into register   0
@30 Inserted data   3 into register   1
@40 Inserted data  18 into register   2
@50 Inserted data   5 into register   3
@60 Inserted data 163 into register   4
@70 Inserted data  40 into register   5
Cell value is           0
cpu flags value is  5
$finish called at time : 495 ns : File "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" Line 117
run 1 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj L_CPU_tester2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L_CPU_tester2
"xvhdl --incr --relax -prj L_CPU_tester2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot L_CPU_tester2_behav xil_defaultlib.L_CPU_tester2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling module xil_defaultlib.L_CPU_tester2
Compiling module xil_defaultlib.glbl
Built simulation snapshot L_CPU_tester2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
@20 Inserted data  17 into register   0
@30 Inserted data   3 into register   1
@40 Inserted data  18 into register   2
@50 Inserted data   5 into register   3
@60 Inserted data 163 into register   4
@70 Inserted data  40 into register   5
Cell value is           0
cpu flags value is  0
$finish called at time : 595 ns : File "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" Line 117
run 1 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj L_CPU_tester2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L_CPU_tester2
"xvhdl --incr --relax -prj L_CPU_tester2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot L_CPU_tester2_behav xil_defaultlib.L_CPU_tester2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling module xil_defaultlib.L_CPU_tester2
Compiling module xil_defaultlib.glbl
Built simulation snapshot L_CPU_tester2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
@20 Inserted data  17 into register   0
@30 Inserted data   3 into register   1
@40 Inserted data  18 into register   2
@50 Inserted data   5 into register   3
@60 Inserted data 163 into register   4
@70 Inserted data  40 into register   5
Result value is           0
cpu flags value is  0
$finish called at time : 595 ns : File "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" Line 117
run 1 us
add_bp {C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv} 71
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj L_CPU_tester2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L_CPU_tester2
"xvhdl --incr --relax -prj L_CPU_tester2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot L_CPU_tester2_behav xil_defaultlib.L_CPU_tester2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling module xil_defaultlib.L_CPU_tester2
Compiling module xil_defaultlib.glbl
Built simulation snapshot L_CPU_tester2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Stopped at time : 10 ns : File "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" Line 71
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 864.676 ; gain = 0.000
add_bp {C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv} 82
run all
@20 Inserted data  17 into register   0
@30 Inserted data   3 into register   1
@40 Inserted data  18 into register   2
@50 Inserted data   5 into register   3
@60 Inserted data 163 into register   4
@70 Inserted data  40 into register   5
Stopped at time : 70 ns : File "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" Line 82
remove_bps -file {C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv} -line 82
remove_bps -file {C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv} -line 71
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj L_CPU_tester2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L_CPU_tester2
"xvhdl --incr --relax -prj L_CPU_tester2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot L_CPU_tester2_behav xil_defaultlib.L_CPU_tester2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling module xil_defaultlib.L_CPU_tester2
Compiling module xil_defaultlib.glbl
Built simulation snapshot L_CPU_tester2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
@20 Inserted data  17 into register   0
@30 Inserted data   3 into register   1
@40 Inserted data  18 into register   2
@50 Inserted data   5 into register   3
@60 Inserted data 163 into register   4
@70 Inserted data  40 into register   5
Result value is           0
cpu flags value is  0
$finish called at time : 595 ns : File "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" Line 117
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj L_CPU_tester2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L_CPU_tester2
"xvhdl --incr --relax -prj L_CPU_tester2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot L_CPU_tester2_behav xil_defaultlib.L_CPU_tester2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling module xil_defaultlib.L_CPU_tester2
Compiling module xil_defaultlib.glbl
Built simulation snapshot L_CPU_tester2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
@20 Inserted data  17 into register   0
@30 Inserted data   3 into register   1
@40 Inserted data  18 into register   2
@50 Inserted data   5 into register   3
@60 Inserted data 163 into register   4
@70 Inserted data  40 into register   5
Result value is           0
cpu flags value is  0
$finish called at time : 595 ns : File "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" Line 117
add_bp {C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv} 88
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj L_CPU_tester2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L_CPU_tester2
"xvhdl --incr --relax -prj L_CPU_tester2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot L_CPU_tester2_behav xil_defaultlib.L_CPU_tester2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling module xil_defaultlib.L_CPU_tester2
Compiling module xil_defaultlib.glbl
Built simulation snapshot L_CPU_tester2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
@20 Inserted data  17 into register   0
@30 Inserted data   3 into register   1
@40 Inserted data  18 into register   2
@50 Inserted data   5 into register   3
@60 Inserted data 163 into register   4
@70 Inserted data  40 into register   5
Stopped at time : 430 ns : File "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" Line 88
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 864.676 ; gain = 0.000
run all
Result value is           0
cpu flags value is  0
$finish called at time : 595 ns : File "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" Line 117
remove_bps -file {C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv} -line 88
close_sim
INFO: [Simtcl 6-16] Simulation closed
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100ticsg324-1L
Top: L_CPU
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 940.430 ; gain = 75.754
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'L_CPU' [C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd:22]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd:67]
	Parameter BitWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Mem' declared at 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sources_1/new/Mem.vhd:5' bound to instance 'Memory' of component 'Mem' [C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd:76]
INFO: [Synth 8-638] synthesizing module 'Mem' [C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sources_1/new/Mem.vhd:21]
	Parameter BitWidth bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Mem' (1#1) [C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sources_1/new/Mem.vhd:21]
WARNING: [Synth 8-614] signal 'inputs' is read in the process but is not in the sensitivity list [C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd:92]
WARNING: [Synth 8-614] signal 'PC' is read in the process but is not in the sensitivity list [C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd:92]
WARNING: [Synth 8-614] signal 'data_from_ram' is read in the process but is not in the sensitivity list [C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd:92]
WARNING: [Synth 8-614] signal 'MDR' is read in the process but is not in the sensitivity list [C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd:92]
WARNING: [Synth 8-614] signal 'operators' is read in the process but is not in the sensitivity list [C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd:92]
WARNING: [Synth 8-614] signal 'RegA' is read in the process but is not in the sensitivity list [C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd:92]
WARNING: [Synth 8-614] signal 'RegB' is read in the process but is not in the sensitivity list [C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd:92]
WARNING: [Synth 8-614] signal 'inner_flags' is read in the process but is not in the sensitivity list [C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd:92]
WARNING: [Synth 8-614] signal 'RegM' is read in the process but is not in the sensitivity list [C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd:92]
WARNING: [Synth 8-614] signal 'RegC' is read in the process but is not in the sensitivity list [C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'L_CPU' (2#1) [C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1021.742 ; gain = 157.066
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1021.742 ; gain = 157.066
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1389.957 ; gain = 525.281
9 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1389.957 ; gain = 525.281
close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj L_CPU_tester2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L_CPU_tester2
"xvhdl --incr --relax -prj L_CPU_tester2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L_CPU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sources_1/new/Mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mem
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot L_CPU_tester2_behav xil_defaultlib.L_CPU_tester2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling module xil_defaultlib.L_CPU_tester2
Compiling module xil_defaultlib.glbl
Built simulation snapshot L_CPU_tester2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "L_CPU_tester2_behav -key {Behavioral:sim_1:Functional:L_CPU_tester2} -tclbatch {L_CPU_tester2.tcl} -view {C:/Users/Lemps/L_CPU_project/L-CPU-final/L_CPU_tester1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/Lemps/L_CPU_project/L-CPU-final/L_CPU_tester1_behav.wcfg
source L_CPU_tester2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
@20 Inserted data  17 into register   0
@30 Inserted data   3 into register   1
@40 Inserted data  18 into register   2
@50 Inserted data   5 into register   3
@60 Inserted data 163 into register   4
@70 Inserted data  40 into register   5
Result value is           0
cpu flags value is  0
$finish called at time : 595 ns : File "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" Line 122
INFO: [USF-XSim-96] XSim completed. Design snapshot 'L_CPU_tester2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj L_CPU_tester2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L_CPU_tester2
"xvhdl --incr --relax -prj L_CPU_tester2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot L_CPU_tester2_behav xil_defaultlib.L_CPU_tester2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling module xil_defaultlib.L_CPU_tester2
Compiling module xil_defaultlib.glbl
Built simulation snapshot L_CPU_tester2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
@20 Inserted data  17 into register   0
@30 Inserted data   3 into register   1
@40 Inserted data  18 into register   2
@50 Inserted data   5 into register   3
@60 Inserted data 163 into register   4
@70 Inserted data  40 into register   5
Reading result from cell           6
Result value is           0
cpu flags value is  0
$finish called at time : 595 ns : File "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" Line 123
add_wave {{/L_CPU_tester2/my_cpu}} 
WARNING: Simulation object /L_CPU_tester2/my_cpu/data_debug_out was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
add_wave {{/L_CPU_tester2/my_cpu/Memory}} 
save_wave_config {C:/Users/Lemps/L_CPU_project/L-CPU-final/L_CPU_tester1_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100ticsg324-1L
Top: L_CPU
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1389.957 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'L_CPU' [C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd:22]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd:67]
	Parameter BitWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Mem' declared at 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sources_1/new/Mem.vhd:5' bound to instance 'Memory' of component 'Mem' [C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd:76]
INFO: [Synth 8-638] synthesizing module 'Mem' [C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sources_1/new/Mem.vhd:21]
	Parameter BitWidth bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Mem' (1#1) [C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sources_1/new/Mem.vhd:21]
WARNING: [Synth 8-614] signal 'inputs' is read in the process but is not in the sensitivity list [C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd:92]
WARNING: [Synth 8-614] signal 'PC' is read in the process but is not in the sensitivity list [C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd:92]
WARNING: [Synth 8-614] signal 'data_from_ram' is read in the process but is not in the sensitivity list [C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd:92]
WARNING: [Synth 8-614] signal 'MDR' is read in the process but is not in the sensitivity list [C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd:92]
WARNING: [Synth 8-614] signal 'operators' is read in the process but is not in the sensitivity list [C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd:92]
WARNING: [Synth 8-614] signal 'RegA' is read in the process but is not in the sensitivity list [C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd:92]
WARNING: [Synth 8-614] signal 'RegB' is read in the process but is not in the sensitivity list [C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd:92]
WARNING: [Synth 8-614] signal 'inner_flags' is read in the process but is not in the sensitivity list [C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd:92]
WARNING: [Synth 8-614] signal 'RegM' is read in the process but is not in the sensitivity list [C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd:92]
WARNING: [Synth 8-614] signal 'RegC' is read in the process but is not in the sensitivity list [C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'L_CPU' (2#1) [C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1389.957 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1389.957 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1429.441 ; gain = 39.484
8 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1429.441 ; gain = 39.484
close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj L_CPU_tester2_vlog.prj"
"xvhdl --incr --relax -prj L_CPU_tester2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot L_CPU_tester2_behav xil_defaultlib.L_CPU_tester2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "L_CPU_tester2_behav -key {Behavioral:sim_1:Functional:L_CPU_tester2} -tclbatch {L_CPU_tester2.tcl} -view {C:/Users/Lemps/L_CPU_project/L-CPU-final/L_CPU_tester1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/Lemps/L_CPU_project/L-CPU-final/L_CPU_tester1_behav.wcfg
source L_CPU_tester2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
@20 Inserted data  17 into register   0
@30 Inserted data   3 into register   1
@40 Inserted data  18 into register   2
@50 Inserted data   5 into register   3
@60 Inserted data 163 into register   4
@70 Inserted data  40 into register   5
Reading result from cell           6
Result value is           0
cpu flags value is  0
$finish called at time : 595 ns : File "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" Line 123
INFO: [USF-XSim-96] XSim completed. Design snapshot 'L_CPU_tester2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj L_CPU_tester2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L_CPU_tester2
"xvhdl --incr --relax -prj L_CPU_tester2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot L_CPU_tester2_behav xil_defaultlib.L_CPU_tester2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling module xil_defaultlib.L_CPU_tester2
Compiling module xil_defaultlib.glbl
Built simulation snapshot L_CPU_tester2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
@20 Inserted data  17 into register   0
@30 Inserted data   3 into register   1
@40 Inserted data  18 into register   2
@50 Inserted data   5 into register   3
@60 Inserted data 163 into register   4
@70 Inserted data  40 into register   5
Reading result from cell           6
Result value is           8
cpu flags value is  0
$finish called at time : 515 ns : File "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" Line 123
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj L_CPU_tester2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L_CPU_tester2
"xvhdl --incr --relax -prj L_CPU_tester2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot L_CPU_tester2_behav xil_defaultlib.L_CPU_tester2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling module xil_defaultlib.L_CPU_tester2
Compiling module xil_defaultlib.glbl
Built simulation snapshot L_CPU_tester2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
@20 Inserted data  17 into register   0
@30 Inserted data   3 into register   1
@40 Inserted data  18 into register   2
@50 Inserted data   5 into register   3
@60 Inserted data 163 into register   4
@70 Inserted data  40 into register   5
Reading result from cell           6
Result value is           8
Addition testing completed successfully
cpu flags value is  0
$finish called at time : 515 ns : File "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" Line 127
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj L_CPU_tester2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L_CPU_tester2
"xvhdl --incr --relax -prj L_CPU_tester2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot L_CPU_tester2_behav xil_defaultlib.L_CPU_tester2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling module xil_defaultlib.L_CPU_tester2
Compiling module xil_defaultlib.glbl
Built simulation snapshot L_CPU_tester2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
@20 Inserted data  17 into register   0
@30 Inserted data   3 into register   1
@40 Inserted data  18 into register   2
@50 Inserted data   5 into register   3
@60 Inserted data 163 into register   4
@70 Inserted data  40 into register   5
Reading result from cell           6
Result value is           8
Addition testing completed successfully
$finish called at time : 365 ns : File "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" Line 126
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 13 20:57:19 2018...
