
*** Running vivado
    with args -log lab6_me_match_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab6_me_match_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source lab6_me_match_0_0.tcl -notrace
Command: synth_design -top lab6_me_match_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3428 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 283.047 ; gain = 73.402
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab6_me_match_0_0' [c:/Users/Berlin/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ip/lab6_me_match_0_0/synth/lab6_me_match_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'me_match_v1_0' [c:/Users/Berlin/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/dcc3/hdl/me_match_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'me_match_v1_0_S00_AXI' [c:/Users/Berlin/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/dcc3/hdl/me_match_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 4 - type: integer 
	Parameter S_IDLE bound to: 3'b000 
	Parameter S_SHIFT_ABS bound to: 3'b001 
	Parameter S_LOAD bound to: 3'b010 
	Parameter S_SAD bound to: 3'b011 
	Parameter S_MIN_SAD bound to: 3'b100 
	Parameter S_CHECK_END bound to: 3'b101 
INFO: [Synth 8-256] done synthesizing module 'me_match_v1_0_S00_AXI' (1#1) [c:/Users/Berlin/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/dcc3/hdl/me_match_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'me_match_v1_0' (2#1) [c:/Users/Berlin/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/dcc3/hdl/me_match_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'lab6_me_match_0_0' (3#1) [c:/Users/Berlin/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ip/lab6_me_match_0_0/synth/lab6_me_match_0_0.v:57]
WARNING: [Synth 8-3331] design me_match_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design me_match_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design me_match_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design me_match_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design me_match_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design me_match_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 663.637 ; gain = 453.992
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 663.637 ; gain = 453.992
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1095.625 ; gain = 47.082
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 1095.625 ; gain = 885.980
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:23 ; elapsed = 00:01:28 . Memory (MB): peak = 1096.285 ; gain = 886.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------+------------+----------+
|      |RTL Partition               |Replication |Instances |
+------+----------------------------+------------+----------+
|1     |me_match_v1_0_S00_AXI__GB0  |           1|     37470|
|2     |me_match_v1_0_S00_AXI__GB1  |           1|     12948|
|3     |me_match_v1_0_S00_AXI__GB2  |           1|     19422|
|4     |me_match_v1_0_S00_AXI__GB3  |           1|     23363|
|5     |me_match_v1_0_S00_AXI__GB4  |           1|     29421|
|6     |me_match_v1_0_S00_AXI__GB5  |           1|     35703|
|7     |case__612__GD               |           1|     32640|
|8     |case__694__GD               |           1|     32640|
|9     |case__366__GD               |           1|     32640|
|10    |me_match_v1_0_S00_AXI__GB9  |           1|     35909|
|11    |case__747__GD               |           1|     32640|
|12    |me_match_v1_0_S00_AXI__GB11 |           1|     33536|
|13    |me_match_v1_0_S00_AXI__GB12 |           1|     32896|
|14    |me_match_v1_0_S00_AXI__GB13 |           1|      1579|
|15    |me_match_v1_0_S00_AXI__GB14 |           1|      2038|
|16    |me_match_v1_0_S00_AXI__GB15 |           1|      2644|
|17    |me_match_v1_0_S00_AXI__GB16 |           1|      3049|
|18    |case__744__GD               |           1|     32640|
|19    |me_match_v1_0_S00_AXI__GB18 |           1|      2476|
|20    |case__745__GD               |           1|     32640|
|21    |me_match_v1_0_S00_AXI__GB20 |           1|      7476|
|22    |me_match_v1_0_S00_AXI__GB21 |           1|     36133|
|23    |case__742__GD               |           1|     32640|
|24    |case__416__GD               |           1|     32640|
|25    |me_match_v1_0_S00_AXI__GB24 |           1|      4592|
|26    |me_match_v1_0_S00_AXI__GB25 |           1|     33024|
|27    |case__332__GD               |           1|     32640|
|28    |case__333__GD               |           1|     32640|
|29    |case__330__GD               |           1|     32640|
|30    |me_match_v1_0_S00_AXI__GB29 |           1|       559|
|31    |me_match_v1_0_S00_AXI__GB30 |           1|     32896|
|32    |case__418__GD               |           1|     32640|
|33    |case__578__GD               |           1|     32640|
|34    |case__453__GD               |           1|     32640|
|35    |me_match_v1_0_S00_AXI__GB34 |           1|      2500|
|36    |case__454__GD               |           1|     32640|
|37    |me_match_v1_0_S00_AXI__GB36 |           1|       942|
|38    |case__611__GD               |           1|     32640|
|39    |case__693__GD               |           1|     32640|
|40    |me_match_v1_0_S00_AXI__GB39 |           1|     32896|
|41    |me_match_v1_0_S00_AXI__GB40 |           1|     19464|
|42    |me_match_v1_0_S00_AXI__GB41 |           1|       384|
|43    |me_match_v1_0_S00_AXI__GB42 |           1|       384|
|44    |me_match_v1_0_S00_AXI__GB43 |           1|        68|
|45    |me_match_v1_0_S00_AXI__GB44 |           1|        51|
|46    |me_match_v1_0_S00_AXI__GB45 |           1|        26|
|47    |case__661__GD               |           1|     32640|
|48    |case__660__GD               |           1|     32640|
|49    |case__365__GD               |           1|     32640|
|50    |case__415__GD               |           1|     32640|
|51    |me_match_v1_0_S00_AXI__GB50 |           1|      6538|
|52    |case__782__GD               |           1|     32640|
|53    |case__414__GD               |           1|     32640|
|54    |case__781__GD               |           1|     32640|
|55    |case__939__GD               |           1|     32640|
|56    |me_match_v1_0_S00_AXI__GB55 |           1|     27237|
|57    |case__906__GD               |           1|     32640|
|58    |me_match_v1_0_S00_AXI__GB57 |           1|      6750|
|59    |me_match_v1_0_S00_AXI__GB58 |           1|     35909|
+------+----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 1     
	   4 Input     15 Bit       Adders := 2     
	   8 Input     13 Bit       Adders := 8     
	   4 Input     10 Bit       Adders := 64    
	   3 Input      8 Bit       Adders := 256   
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              384 Bit    Registers := 48    
	              128 Bit    Registers := 32    
	               32 Bit    Registers := 25    
	               15 Bit    Registers := 2     
	               13 Bit    Registers := 8     
	               10 Bit    Registers := 64    
	                8 Bit    Registers := 256   
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    384 Bit        Muxes := 96    
	  18 Input    384 Bit        Muxes := 48    
	   7 Input    128 Bit        Muxes := 16    
	   2 Input    128 Bit        Muxes := 49    
	   5 Input    128 Bit        Muxes := 16    
	   7 Input     32 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 20    
	  18 Input     32 Bit        Muxes := 17    
	   2 Input      8 Bit        Muxes := 774   
	   3 Input      8 Bit        Muxes := 16    
	  18 Input      3 Bit        Muxes := 16    
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   7 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module me_match_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 1     
	   4 Input     15 Bit       Adders := 2     
	   8 Input     13 Bit       Adders := 8     
	   4 Input     10 Bit       Adders := 64    
	   3 Input      8 Bit       Adders := 256   
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              384 Bit    Registers := 48    
	              128 Bit    Registers := 32    
	               32 Bit    Registers := 25    
	               15 Bit    Registers := 2     
	               13 Bit    Registers := 8     
	               10 Bit    Registers := 64    
	                8 Bit    Registers := 256   
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    384 Bit        Muxes := 96    
	  18 Input    384 Bit        Muxes := 48    
	   7 Input    128 Bit        Muxes := 16    
	   2 Input    128 Bit        Muxes := 49    
	   5 Input    128 Bit        Muxes := 16    
	   7 Input     32 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 20    
	  18 Input     32 Bit        Muxes := 17    
	   2 Input      8 Bit        Muxes := 774   
	   3 Input      8 Bit        Muxes := 16    
	  18 Input      3 Bit        Muxes := 16    
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   7 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "sa_bank_reg[37]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[43]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[44]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[45]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[35]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[36]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[31]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[32]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[33]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[34]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[38]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[42]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[26]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[24]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[23]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[22]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[21]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[30]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[28]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[39]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'mvx_reg[31:0]' into 'mvx_reg[31:0]' [c:/Users/Berlin/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/dcc3/hdl/me_match_v1_0_S00_AXI.v:687]
WARNING: [Synth 8-3331] design lab6_me_match_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design lab6_me_match_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design lab6_me_match_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design lab6_me_match_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design lab6_me_match_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design lab6_me_match_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'me_match_v1_0_S00_AXI_insti_44/axi_rresp_reg[0]' (FDRE) to 'me_match_v1_0_S00_AXI_insti_44/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (me_match_v1_0_S00_AXI_insti_44/\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'me_match_v1_0_S00_AXI_insti_45/axi_bresp_reg[0]' (FDRE) to 'me_match_v1_0_S00_AXI_insti_45/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (me_match_v1_0_S00_AXI_insti_45/\axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'me_match_v1_0_S00_AXI_insti_57/min_sad_reg[16]' (FDE) to 'me_match_v1_0_S00_AXI_insti_57/min_sad_reg[31]'
INFO: [Synth 8-3886] merging instance 'me_match_v1_0_S00_AXI_insti_57/min_sad_reg[17]' (FDE) to 'me_match_v1_0_S00_AXI_insti_57/min_sad_reg[31]'
INFO: [Synth 8-3886] merging instance 'me_match_v1_0_S00_AXI_insti_57/min_sad_reg[18]' (FDE) to 'me_match_v1_0_S00_AXI_insti_57/min_sad_reg[31]'
INFO: [Synth 8-3886] merging instance 'me_match_v1_0_S00_AXI_insti_57/min_sad_reg[19]' (FDE) to 'me_match_v1_0_S00_AXI_insti_57/min_sad_reg[31]'
INFO: [Synth 8-3886] merging instance 'me_match_v1_0_S00_AXI_insti_57/min_sad_reg[20]' (FDE) to 'me_match_v1_0_S00_AXI_insti_57/min_sad_reg[31]'
INFO: [Synth 8-3886] merging instance 'me_match_v1_0_S00_AXI_insti_57/min_sad_reg[21]' (FDE) to 'me_match_v1_0_S00_AXI_insti_57/min_sad_reg[31]'
INFO: [Synth 8-3886] merging instance 'me_match_v1_0_S00_AXI_insti_57/min_sad_reg[22]' (FDE) to 'me_match_v1_0_S00_AXI_insti_57/min_sad_reg[31]'
INFO: [Synth 8-3886] merging instance 'me_match_v1_0_S00_AXI_insti_57/min_sad_reg[23]' (FDE) to 'me_match_v1_0_S00_AXI_insti_57/min_sad_reg[31]'
INFO: [Synth 8-3886] merging instance 'me_match_v1_0_S00_AXI_insti_57/min_sad_reg[24]' (FDE) to 'me_match_v1_0_S00_AXI_insti_57/min_sad_reg[31]'
INFO: [Synth 8-3886] merging instance 'me_match_v1_0_S00_AXI_insti_57/min_sad_reg[25]' (FDE) to 'me_match_v1_0_S00_AXI_insti_57/min_sad_reg[31]'
INFO: [Synth 8-3886] merging instance 'me_match_v1_0_S00_AXI_insti_57/min_sad_reg[26]' (FDE) to 'me_match_v1_0_S00_AXI_insti_57/min_sad_reg[31]'
INFO: [Synth 8-3886] merging instance 'me_match_v1_0_S00_AXI_insti_57/min_sad_reg[27]' (FDE) to 'me_match_v1_0_S00_AXI_insti_57/min_sad_reg[31]'
INFO: [Synth 8-3886] merging instance 'me_match_v1_0_S00_AXI_insti_57/min_sad_reg[28]' (FDE) to 'me_match_v1_0_S00_AXI_insti_57/min_sad_reg[31]'
INFO: [Synth 8-3886] merging instance 'me_match_v1_0_S00_AXI_insti_57/min_sad_reg[29]' (FDE) to 'me_match_v1_0_S00_AXI_insti_57/min_sad_reg[31]'
INFO: [Synth 8-3886] merging instance 'me_match_v1_0_S00_AXI_insti_57/min_sad_reg[30]' (FDE) to 'me_match_v1_0_S00_AXI_insti_57/min_sad_reg[31]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:31 ; elapsed = 00:02:41 . Memory (MB): peak = 1100.535 ; gain = 890.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------+------------+----------+
|      |RTL Partition               |Replication |Instances |
+------+----------------------------+------------+----------+
|1     |me_match_v1_0_S00_AXI__GB0  |           1|     34003|
|2     |me_match_v1_0_S00_AXI__GB1  |           1|     10643|
|3     |me_match_v1_0_S00_AXI__GB2  |           1|     15955|
|4     |me_match_v1_0_S00_AXI__GB3  |           1|     10183|
|5     |me_match_v1_0_S00_AXI__GB4  |           1|     12455|
|6     |me_match_v1_0_S00_AXI__GB5  |           1|     14773|
|7     |case__612__GD               |           1|      1271|
|8     |case__694__GD               |           1|      1271|
|9     |case__366__GD               |           1|      1271|
|10    |me_match_v1_0_S00_AXI__GB9  |           1|      2479|
|11    |case__747__GD               |           1|      1271|
|12    |me_match_v1_0_S00_AXI__GB11 |           1|      2679|
|13    |me_match_v1_0_S00_AXI__GB12 |           1|      1783|
|14    |me_match_v1_0_S00_AXI__GB13 |           1|       148|
|15    |me_match_v1_0_S00_AXI__GB14 |           1|        50|
|16    |me_match_v1_0_S00_AXI__GB15 |           1|        55|
|17    |me_match_v1_0_S00_AXI__GB16 |           1|        70|
|18    |case__744__GD               |           1|      1271|
|19    |me_match_v1_0_S00_AXI__GB18 |           1|      2860|
|20    |case__745__GD               |           1|      1271|
|21    |me_match_v1_0_S00_AXI__GB20 |           1|      6090|
|22    |me_match_v1_0_S00_AXI__GB21 |           1|      2959|
|23    |case__742__GD               |           1|      1271|
|24    |case__416__GD               |           1|      1271|
|25    |me_match_v1_0_S00_AXI__GB24 |           1|       185|
|26    |me_match_v1_0_S00_AXI__GB25 |           1|      1911|
|27    |case__332__GD               |           1|      1271|
|28    |case__333__GD               |           1|      1271|
|29    |case__330__GD               |           1|      1271|
|30    |me_match_v1_0_S00_AXI__GB29 |           1|       620|
|31    |me_match_v1_0_S00_AXI__GB30 |           1|      1783|
|32    |case__418__GD               |           1|      1271|
|33    |case__578__GD               |           1|      1271|
|34    |case__453__GD               |           1|      1271|
|35    |me_match_v1_0_S00_AXI__GB34 |           1|      2884|
|36    |case__454__GD               |           1|      1271|
|37    |me_match_v1_0_S00_AXI__GB36 |           1|       413|
|38    |case__611__GD               |           1|      1271|
|39    |case__693__GD               |           1|      1271|
|40    |me_match_v1_0_S00_AXI__GB39 |           1|      1783|
|41    |me_match_v1_0_S00_AXI__GB40 |           1|     14456|
|42    |me_match_v1_0_S00_AXI__GB41 |           1|       640|
|43    |me_match_v1_0_S00_AXI__GB42 |           1|       640|
|44    |me_match_v1_0_S00_AXI__GB43 |           1|        68|
|45    |me_match_v1_0_S00_AXI__GB44 |           1|        43|
|46    |me_match_v1_0_S00_AXI__GB45 |           1|        24|
|47    |case__661__GD               |           1|      1271|
|48    |case__660__GD               |           1|      1271|
|49    |case__365__GD               |           1|      1271|
|50    |case__415__GD               |           1|      1271|
|51    |me_match_v1_0_S00_AXI__GB50 |           1|      2408|
|52    |case__782__GD               |           1|      1271|
|53    |case__414__GD               |           1|      1271|
|54    |case__781__GD               |           1|      1271|
|55    |case__939__GD               |           1|      1271|
|56    |me_match_v1_0_S00_AXI__GB55 |           1|     20527|
|57    |case__906__GD               |           1|      1271|
|58    |me_match_v1_0_S00_AXI__GB57 |           1|      3250|
|59    |me_match_v1_0_S00_AXI__GB58 |           1|      2479|
+------+----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:43 ; elapsed = 00:02:53 . Memory (MB): peak = 1109.883 ; gain = 900.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:47 ; elapsed = 00:02:57 . Memory (MB): peak = 1110.336 ; gain = 900.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------+------------+----------+
|      |RTL Partition               |Replication |Instances |
+------+----------------------------+------------+----------+
|1     |me_match_v1_0_S00_AXI__GB0  |           1|     24091|
|2     |me_match_v1_0_S00_AXI__GB1  |           1|      4035|
|3     |me_match_v1_0_S00_AXI__GB2  |           1|      6102|
|4     |me_match_v1_0_S00_AXI__GB3  |           1|      6021|
|5     |me_match_v1_0_S00_AXI__GB4  |           1|      7648|
|6     |me_match_v1_0_S00_AXI__GB5  |           1|      9298|
|7     |case__612__GD               |           1|       848|
|8     |case__694__GD               |           1|       848|
|9     |case__366__GD               |           1|       848|
|10    |me_match_v1_0_S00_AXI__GB9  |           1|      1692|
|11    |case__747__GD               |           1|       848|
|12    |me_match_v1_0_S00_AXI__GB11 |           1|      2256|
|13    |me_match_v1_0_S00_AXI__GB12 |           1|      1360|
|14    |me_match_v1_0_S00_AXI__GB13 |           1|       148|
|15    |me_match_v1_0_S00_AXI__GB14 |           1|        50|
|16    |me_match_v1_0_S00_AXI__GB15 |           1|        55|
|17    |me_match_v1_0_S00_AXI__GB16 |           1|        70|
|18    |case__744__GD               |           1|       848|
|19    |me_match_v1_0_S00_AXI__GB18 |           1|      2860|
|20    |case__745__GD               |           1|       848|
|21    |me_match_v1_0_S00_AXI__GB20 |           1|      5754|
|22    |me_match_v1_0_S00_AXI__GB21 |           1|      2200|
|23    |case__742__GD               |           1|       848|
|24    |case__416__GD               |           1|       848|
|25    |me_match_v1_0_S00_AXI__GB24 |           1|       185|
|26    |me_match_v1_0_S00_AXI__GB25 |           1|      1488|
|27    |case__332__GD               |           1|       848|
|28    |case__333__GD               |           1|       848|
|29    |case__330__GD               |           1|       848|
|30    |me_match_v1_0_S00_AXI__GB29 |           1|       620|
|31    |me_match_v1_0_S00_AXI__GB30 |           1|      1360|
|32    |case__418__GD               |           1|       848|
|33    |case__578__GD               |           1|       848|
|34    |case__453__GD               |           1|       848|
|35    |me_match_v1_0_S00_AXI__GB34 |           1|      2884|
|36    |case__454__GD               |           1|       848|
|37    |me_match_v1_0_S00_AXI__GB36 |           1|       301|
|38    |case__611__GD               |           1|       848|
|39    |case__693__GD               |           1|       848|
|40    |me_match_v1_0_S00_AXI__GB39 |           1|      1360|
|41    |me_match_v1_0_S00_AXI__GB40 |           1|     14456|
|42    |me_match_v1_0_S00_AXI__GB41 |           1|       640|
|43    |me_match_v1_0_S00_AXI__GB42 |           1|       640|
|44    |me_match_v1_0_S00_AXI__GB43 |           1|        68|
|45    |me_match_v1_0_S00_AXI__GB44 |           1|        43|
|46    |me_match_v1_0_S00_AXI__GB45 |           1|        24|
|47    |case__661__GD               |           1|       848|
|48    |case__660__GD               |           1|       848|
|49    |case__365__GD               |           1|       848|
|50    |case__415__GD               |           1|       848|
|51    |me_match_v1_0_S00_AXI__GB50 |           1|      1680|
|52    |case__782__GD               |           1|       848|
|53    |case__414__GD               |           1|       848|
|54    |case__781__GD               |           1|       848|
|55    |case__939__GD               |           1|       848|
|56    |me_match_v1_0_S00_AXI__GB55 |           1|     20527|
|57    |case__906__GD               |           1|       848|
|58    |me_match_v1_0_S00_AXI__GB57 |           1|      3250|
|59    |me_match_v1_0_S00_AXI__GB58 |           1|      1692|
+------+----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:59 ; elapsed = 00:03:13 . Memory (MB): peak = 1126.539 ; gain = 916.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------+------------+----------+
|      |RTL Partition               |Replication |Instances |
+------+----------------------------+------------+----------+
|1     |me_match_v1_0_S00_AXI__GB0  |           1|     11052|
|2     |me_match_v1_0_S00_AXI__GB40 |           1|      5031|
|3     |me_match_v1_0_S00_AXI__GB55 |           1|      7298|
+------+----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:11 ; elapsed = 00:03:24 . Memory (MB): peak = 1126.539 ; gain = 916.895
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:11 ; elapsed = 00:03:25 . Memory (MB): peak = 1126.539 ; gain = 916.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:14 ; elapsed = 00:03:28 . Memory (MB): peak = 1126.539 ; gain = 916.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:14 ; elapsed = 00:03:28 . Memory (MB): peak = 1126.539 ; gain = 916.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:21 ; elapsed = 00:03:35 . Memory (MB): peak = 1126.539 ; gain = 916.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:21 ; elapsed = 00:03:35 . Memory (MB): peak = 1126.539 ; gain = 916.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |  1110|
|2     |LUT1   |   166|
|3     |LUT2   |  2954|
|4     |LUT3   |  7013|
|5     |LUT4   |  4445|
|6     |LUT5   |  4471|
|7     |LUT6   | 14364|
|8     |MUXF7  |  2368|
|9     |MUXF8  |  1184|
|10    |FDRE   | 26423|
|11    |FDSE   |    16|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------+----------------------+------+
|      |Instance                       |Module                |Cells |
+------+-------------------------------+----------------------+------+
|1     |top                            |                      | 64514|
|2     |  inst                         |me_match_v1_0         | 64514|
|3     |    me_match_v1_0_S00_AXI_inst |me_match_v1_0_S00_AXI | 64514|
+------+-------------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:21 ; elapsed = 00:03:35 . Memory (MB): peak = 1126.539 ; gain = 916.895
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:38 ; elapsed = 00:03:11 . Memory (MB): peak = 1126.539 ; gain = 484.906
Synthesis Optimization Complete : Time (s): cpu = 00:03:22 ; elapsed = 00:03:36 . Memory (MB): peak = 1126.539 ; gain = 916.895
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1110 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'lab6_me_match_0_0' is not ideal for floorplanning, since the cellview 'me_match_v1_0_S00_AXI' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
251 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:30 ; elapsed = 00:03:43 . Memory (MB): peak = 1126.539 ; gain = 916.895
INFO: [Common 17-1381] The checkpoint 'C:/Users/Berlin/0316303_0619/0316303_0619.runs/lab6_me_match_0_0_synth_1/lab6_me_match_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1126.539 ; gain = 0.000
