library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity Demo_Final is
		
		port(	CLOCK_50	: in  std_logic;	
				SW			: in  std_logic_vector(17 downto 0);
				KEY		: in  std_logic_vector(3 downto 0); 
				HEX1		: out std_logic_vector(6 downto 0);
				HEX2		: out std_logic_vector(6 downto 0);
				HEX3		: out std_logic_vector(6 downto 0);
				HEX4		: out std_logic_vector(6 downto 0);
				HEX5		: out std_logic_vector(6 downto 0);
				LEDG     : out std_logic_vector(8 downto 0);
				LEDR		: out std_logic_vector(17 downto 0)
			  );

end Demo_Final;

architecture shell of Demo_Final is




begin
	
		clk : entity work.en_gen(beh)
					--generic map(k => 5E6)
					port map(clkIn	=> CLOCK_50,
								en		=> en_clk
								);
		cont: entoty work.Demo()

end shell;