Reading OpenROAD database at '/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_14-16-00/36-openroad-resizertimingpostcts/spi_adc.odb'…
Reading library file at '/home/kyouma-hououin/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/j0zxygszwgin6pwkx80mnja2sn8pcc6d-python3-3.11.9-env/lib/python3.11/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock sys_clk…
[INFO] Setting output delay to: 20.0
[INFO] Setting input delay to: 20.0
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] Setting signal min routing layer to: met1 and clock min routing layer to met1. 
[INFO] Setting signal max routing layer to: met5 and clock max routing layer to met5. 
-congestion_iterations 50 -verbose
[INFO GRT-0020] Min routing layer: met1
[INFO GRT-0021] Max routing layer: met5
[INFO GRT-0022] Global adjustment: 30%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 1.0400
[INFO GRT-0088] Layer met5    Track-Pitch = 3.4000  line-2-Via Pitch: 3.1100
[INFO GRT-0019] Found 10 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 17
[INFO GRT-0003] Macros: 0
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0004] Blockages: 1939

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
li1        Vertical            0             0          0.00%
met1       Horizontal       7214          3376          53.20%
met2       Vertical         5610          3528          37.11%
met3       Horizontal       3598          2380          33.85%
met4       Vertical         2292          1393          39.22%
met5       Horizontal        716           340          52.51%
---------------------------------------------------------------

[INFO GRT-0197] Via related to pin nodes: 2882
[INFO GRT-0198] Via related Steiner nodes: 57
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 3527
[INFO GRT-0112] Final usage 3D: 12345

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
li1                  0             0            0.00%             0 /  0 /  0
met1              3376           896           26.54%             0 /  0 /  0
met2              3528           836           23.70%             0 /  0 /  0
met3              2380            27            1.13%             0 /  0 /  0
met4              1393             5            0.36%             0 /  0 /  0
met5               340             0            0.00%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total            11017          1764           16.01%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 21079 um
[INFO GRT-0014] Routed nets: 567
%OL_CREATE_REPORT antenna.rpt
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
%OL_END_REPORT
[INFO] Setting RC values…
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                86     322.81
  Tap cell                                180     225.22
  Buffer                                    2       7.51
  Clock buffer                              9     225.22
  Timing Repair Buffer                    113     863.33
  Inverter                                 18      67.56
  Clock inverter                            6      66.31
  Sequential cell                         138    3467.08
  Multi-Input combinational cell          281    2202.11
  Total                                   833    7447.14
Writing OpenROAD database to '/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_14-16-00/38-openroad-globalrouting/spi_adc.odb'…
Writing layout to '/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_14-16-00/38-openroad-globalrouting/spi_adc.def'…
