INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/ec2-user/aws-fpga-app-notes/reInvent18_Developer_Workshop/filter2D/builddir.3k.hw_emu/reports/Filter2DKernel.hw_emu
	Log files: /home/ec2-user/aws-fpga-app-notes/reInvent18_Developer_Workshop/filter2D/builddir.3k.hw_emu/logs/Filter2DKernel.hw_emu
INFO: [v++ 60-1548] Creating build summary session with primary output /home/ec2-user/aws-fpga-app-notes/reInvent18_Developer_Workshop/filter2D/xclbin/Filter2DKernel.hw_emu.xo.compile_summary, at Thu Dec  9 16:58:44 2021
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Thu Dec  9 16:58:44 2021
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/ec2-user/aws-fpga-app-notes/reInvent18_Developer_Workshop/filter2D/builddir.3k.hw_emu/reports/Filter2DKernel.hw_emu/v++_compile_Filter2DKernel.hw_emu_guidance.html', at Thu Dec  9 16:58:45 2021
INFO: [v++ 60-895]   Target platform: /home/ec2-user/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/ec2-user/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/hw/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xsa'
INFO: [v++ 74-78] Compiler Version string: 2021.1
INFO: [v++ 60-1302] Platform 'xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm' has been explicitly enabled for this release.
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_aws-vu9p-f1_shell-v04261818_201920_2
INFO: [v++ 60-242] Creating kernel: 'Filter2DKernel'

===>The following messages were generated while  performing high-level synthesis for kernel: Filter2DKernel Log file: /home/ec2-user/aws-fpga-app-notes/reInvent18_Developer_Workshop/filter2D/builddir.3k.hw_emu/Filter2DKernel.hw_emu/Filter2DKernel/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'aximm2bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'aximm2bytes'
INFO: [v++ 204-61] Pipelining loop 'bytes2pixels'.
INFO: [v++ 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 65, loop 'bytes2pixels'
INFO: [v++ 204-61] Pipelining loop 'rd_coeffs'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'rd_coeffs'
INFO: [v++ 204-61] Pipelining loop 'filter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'filter'
INFO: [v++ 204-61] Pipelining loop 'pixels2bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 65, loop 'pixels2bytes'
INFO: [v++ 204-61] Pipelining loop 'bytes2aximm'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'bytes2aximm'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 342.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/ec2-user/aws-fpga-app-notes/reInvent18_Developer_Workshop/filter2D/builddir.3k.hw_emu/reports/Filter2DKernel.hw_emu/system_estimate_Filter2DKernel.hw_emu.xtxt
INFO: [v++ 60-586] Created xclbin/Filter2DKernel.hw_emu.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/ec2-user/aws-fpga-app-notes/reInvent18_Developer_Workshop/filter2D/xclbin/Filter2DKernel.hw_emu.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 2m 22s
INFO: [v++ 60-1653] Closing dispatch client.
