<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx_cfg_port_param Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>cvmx_cfg_port_param Struct Reference</h1><!-- doxytag: class="cvmx_cfg_port_param" -->
<p><code>#include &lt;<a class="el" href="cvmx-helper-cfg_8h_source.html">cvmx-helper-cfg.h</a>&gt;</code></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__cfg__port__param.html#a2ad9156d53e45df192c29c2f342d2645">port_fdt_node</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__cfg__port__param.html#a452d8695ae68ca6ff3f06de343089f5b">phy_fdt_node</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Node offset in FDT of node.  <a href="#a452d8695ae68ca6ff3f06de343089f5b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structcvmx__phy__info.html">cvmx_phy_info</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__cfg__port__param.html#a0d59659c78fce5f08f1904ecdf267fe0">phy_info</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Node offset in FDT of PHY.  <a href="#a0d59659c78fce5f08f1904ecdf267fe0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__cfg__port__param.html#a5b0582fc9cfc9cab0c7e7a2427cc165e">ccpp_pknd</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data structure with PHY information.  <a href="#a5b0582fc9cfc9cab0c7e7a2427cc165e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__cfg__port__param.html#ab661820cbcb0a532015bb42edf06c5b8">ccpp_bpid</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__cfg__port__param.html#a900e5f38f5a2ced7ff3fcb98aecba86f">ccpp_pko_port_base</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__cfg__port__param.html#aab504788d4748c3ae8cbaee2f352e0ea">ccpp_pko_num_ports</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__cfg__port__param.html#a2d31140cc68174be3fcea77256f16d65">agl_rx_clk_skew</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__cfg__port__param.html#a038fbbdfda0edbe55165628dc29fe778">rgmii_tx_clk_delay</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">AGL rx clock skew setting (default 0).  <a href="#a038fbbdfda0edbe55165628dc29fe778"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__cfg__port__param.html#a5c468cf18011f583c58d4e8742d503f6">valid</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RGMII TX clock delay value if not bypassed.  <a href="#a5c468cf18011f583c58d4e8742d503f6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__cfg__port__param.html#a63e73443524c65a13da83c6cb318cd77">sgmii_phy_mode</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">1 = port valid, 0 = invalid  <a href="#a63e73443524c65a13da83c6cb318cd77"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__cfg__port__param.html#a3e9f3d0b1758442ce68f2b38abe2cdcb">sgmii_1000x_mode</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">1 = port in PHY mode, 0 = MAC mode  <a href="#a3e9f3d0b1758442ce68f2b38abe2cdcb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__cfg__port__param.html#a55649d686b43c9065528ea49e196df52">agl_rx_clk_delay_bypass</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">1 = 1000Base-X mode, 0 = SGMII mode  <a href="#a55649d686b43c9065528ea49e196df52"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__cfg__port__param.html#af6450b7840e693bc0791674000f406c3">force_link_up</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">1 = use rx clock delay bypass for AGL mode  <a href="#af6450b7840e693bc0791674000f406c3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__cfg__port__param.html#a2db5db539b20dc9bafe9d460512f23e1">disable_an</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Ignore PHY and always report link up.  <a href="#a2db5db539b20dc9bafe9d460512f23e1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__cfg__port__param.html#a322cd09444974b31be344eed46aa1a57">link_down_pwr_dn</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">true to disable autonegotiation  <a href="#a322cd09444974b31be344eed46aa1a57"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__cfg__port__param.html#a86a4c282b12274fec50e804816cfe4e8">phy_present</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Power PCS off when link is down.  <a href="#a86a4c282b12274fec50e804816cfe4e8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__cfg__port__param.html#a8070d4b61cabaee0cdd688c8b9b16e6a">tx_clk_delay_bypass</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">true if PHY is present  <a href="#a8070d4b61cabaee0cdd688c8b9b16e6a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__cfg__port__param.html#a1097192f13bc904845d474dcfde35456">enable_fec</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">True to bypass the TX clock delay.  <a href="#a1097192f13bc904845d474dcfde35456"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__cfg__port__param.html#a378fd1512a0c500f62b3f61239c0a337">agl_refclk_sel</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">True to enable FEC for 10/40G links.  <a href="#a378fd1512a0c500f62b3f61239c0a337"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structcvmx__phy__gpio__leds.html">cvmx_phy_gpio_leds</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__cfg__port__param.html#aaccfa6515cde49942956b7e72efcb181">gpio_leds</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RGMII refclk select to use.  <a href="#aaccfa6515cde49942956b7e72efcb181"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct cvmx_fdt_sfp_info *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__cfg__port__param.html#a5931f19fed34111ae6342d8cc4438f98">sfp_info</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__cfg__port__param.html#a8ed221021388a4394f2ae66f0e188428">sfp_of_offset</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SFP+/QSFP info for port.  <a href="#a8ed221021388a4394f2ae66f0e188428"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structcvmx__vsc7224__chan.html">cvmx_vsc7224_chan</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__cfg__port__param.html#addb552fe2ffe4b85b873e4b136956ade">vsc7224_chan</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Microsemi VSC7224 channel info data structure.  <a href="#addb552fe2ffe4b85b873e4b136956ade"></a><br/></td></tr>
</table>
<hr/><h2>Field Documentation</h2>
<a class="anchor" id="a378fd1512a0c500f62b3f61239c0a337"></a><!-- doxytag: member="cvmx_cfg_port_param::agl_refclk_sel" ref="a378fd1512a0c500f62b3f61239c0a337" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t <a class="el" href="structcvmx__cfg__port__param.html#a378fd1512a0c500f62b3f61239c0a337">cvmx_cfg_port_param::agl_refclk_sel</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>True to enable FEC for 10/40G links. </p>

</div>
</div>
<a class="anchor" id="a55649d686b43c9065528ea49e196df52"></a><!-- doxytag: member="cvmx_cfg_port_param::agl_rx_clk_delay_bypass" ref="a55649d686b43c9065528ea49e196df52" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="structcvmx__cfg__port__param.html#a55649d686b43c9065528ea49e196df52">cvmx_cfg_port_param::agl_rx_clk_delay_bypass</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>1 = 1000Base-X mode, 0 = SGMII mode </p>

</div>
</div>
<a class="anchor" id="a2d31140cc68174be3fcea77256f16d65"></a><!-- doxytag: member="cvmx_cfg_port_param::agl_rx_clk_skew" ref="a2d31140cc68174be3fcea77256f16d65" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t <a class="el" href="structcvmx__cfg__port__param.html#a2d31140cc68174be3fcea77256f16d65">cvmx_cfg_port_param::agl_rx_clk_skew</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ab661820cbcb0a532015bb42edf06c5b8"></a><!-- doxytag: member="cvmx_cfg_port_param::ccpp_bpid" ref="ab661820cbcb0a532015bb42edf06c5b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int8_t <a class="el" href="structcvmx__cfg__port__param.html#ab661820cbcb0a532015bb42edf06c5b8">cvmx_cfg_port_param::ccpp_bpid</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5b0582fc9cfc9cab0c7e7a2427cc165e"></a><!-- doxytag: member="cvmx_cfg_port_param::ccpp_pknd" ref="a5b0582fc9cfc9cab0c7e7a2427cc165e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int8_t <a class="el" href="structcvmx__cfg__port__param.html#a5b0582fc9cfc9cab0c7e7a2427cc165e">cvmx_cfg_port_param::ccpp_pknd</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Data structure with PHY information. </p>

</div>
</div>
<a class="anchor" id="aab504788d4748c3ae8cbaee2f352e0ea"></a><!-- doxytag: member="cvmx_cfg_port_param::ccpp_pko_num_ports" ref="aab504788d4748c3ae8cbaee2f352e0ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int8_t <a class="el" href="structcvmx__cfg__port__param.html#aab504788d4748c3ae8cbaee2f352e0ea">cvmx_cfg_port_param::ccpp_pko_num_ports</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a900e5f38f5a2ced7ff3fcb98aecba86f"></a><!-- doxytag: member="cvmx_cfg_port_param::ccpp_pko_port_base" ref="a900e5f38f5a2ced7ff3fcb98aecba86f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int8_t <a class="el" href="structcvmx__cfg__port__param.html#a900e5f38f5a2ced7ff3fcb98aecba86f">cvmx_cfg_port_param::ccpp_pko_port_base</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a2db5db539b20dc9bafe9d460512f23e1"></a><!-- doxytag: member="cvmx_cfg_port_param::disable_an" ref="a2db5db539b20dc9bafe9d460512f23e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="structcvmx__cfg__port__param.html#a2db5db539b20dc9bafe9d460512f23e1">cvmx_cfg_port_param::disable_an</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Ignore PHY and always report link up. </p>

</div>
</div>
<a class="anchor" id="a1097192f13bc904845d474dcfde35456"></a><!-- doxytag: member="cvmx_cfg_port_param::enable_fec" ref="a1097192f13bc904845d474dcfde35456" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="structcvmx__cfg__port__param.html#a1097192f13bc904845d474dcfde35456">cvmx_cfg_port_param::enable_fec</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>True to bypass the TX clock delay. </p>

</div>
</div>
<a class="anchor" id="af6450b7840e693bc0791674000f406c3"></a><!-- doxytag: member="cvmx_cfg_port_param::force_link_up" ref="af6450b7840e693bc0791674000f406c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="structcvmx__cfg__port__param.html#af6450b7840e693bc0791674000f406c3">cvmx_cfg_port_param::force_link_up</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>1 = use rx clock delay bypass for AGL mode </p>

</div>
</div>
<a class="anchor" id="aaccfa6515cde49942956b7e72efcb181"></a><!-- doxytag: member="cvmx_cfg_port_param::gpio_leds" ref="aaccfa6515cde49942956b7e72efcb181" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__phy__gpio__leds.html">cvmx_phy_gpio_leds</a>* <a class="el" href="structcvmx__cfg__port__param.html#aaccfa6515cde49942956b7e72efcb181">cvmx_cfg_port_param::gpio_leds</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>RGMII refclk select to use. </p>
<p>Set if local (non-PHY) LEDs are used </p>

</div>
</div>
<a class="anchor" id="a322cd09444974b31be344eed46aa1a57"></a><!-- doxytag: member="cvmx_cfg_port_param::link_down_pwr_dn" ref="a322cd09444974b31be344eed46aa1a57" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="structcvmx__cfg__port__param.html#a322cd09444974b31be344eed46aa1a57">cvmx_cfg_port_param::link_down_pwr_dn</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>true to disable autonegotiation </p>

</div>
</div>
<a class="anchor" id="a452d8695ae68ca6ff3f06de343089f5b"></a><!-- doxytag: member="cvmx_cfg_port_param::phy_fdt_node" ref="a452d8695ae68ca6ff3f06de343089f5b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="structcvmx__cfg__port__param.html#a452d8695ae68ca6ff3f06de343089f5b">cvmx_cfg_port_param::phy_fdt_node</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Node offset in FDT of node. </p>

</div>
</div>
<a class="anchor" id="a0d59659c78fce5f08f1904ecdf267fe0"></a><!-- doxytag: member="cvmx_cfg_port_param::phy_info" ref="a0d59659c78fce5f08f1904ecdf267fe0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__phy__info.html">cvmx_phy_info</a>* <a class="el" href="structcvmx__cfg__port__param.html#a0d59659c78fce5f08f1904ecdf267fe0">cvmx_cfg_port_param::phy_info</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Node offset in FDT of PHY. </p>

</div>
</div>
<a class="anchor" id="a86a4c282b12274fec50e804816cfe4e8"></a><!-- doxytag: member="cvmx_cfg_port_param::phy_present" ref="a86a4c282b12274fec50e804816cfe4e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="structcvmx__cfg__port__param.html#a86a4c282b12274fec50e804816cfe4e8">cvmx_cfg_port_param::phy_present</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Power PCS off when link is down. </p>

</div>
</div>
<a class="anchor" id="a2ad9156d53e45df192c29c2f342d2645"></a><!-- doxytag: member="cvmx_cfg_port_param::port_fdt_node" ref="a2ad9156d53e45df192c29c2f342d2645" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="structcvmx__cfg__port__param.html#a2ad9156d53e45df192c29c2f342d2645">cvmx_cfg_port_param::port_fdt_node</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a038fbbdfda0edbe55165628dc29fe778"></a><!-- doxytag: member="cvmx_cfg_port_param::rgmii_tx_clk_delay" ref="a038fbbdfda0edbe55165628dc29fe778" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t <a class="el" href="structcvmx__cfg__port__param.html#a038fbbdfda0edbe55165628dc29fe778">cvmx_cfg_port_param::rgmii_tx_clk_delay</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>AGL rx clock skew setting (default 0). </p>

</div>
</div>
<a class="anchor" id="a5931f19fed34111ae6342d8cc4438f98"></a><!-- doxytag: member="cvmx_cfg_port_param::sfp_info" ref="a5931f19fed34111ae6342d8cc4438f98" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct cvmx_fdt_sfp_info* <a class="el" href="structcvmx__cfg__port__param.html#a5931f19fed34111ae6342d8cc4438f98">cvmx_cfg_port_param::sfp_info</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8ed221021388a4394f2ae66f0e188428"></a><!-- doxytag: member="cvmx_cfg_port_param::sfp_of_offset" ref="a8ed221021388a4394f2ae66f0e188428" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="structcvmx__cfg__port__param.html#a8ed221021388a4394f2ae66f0e188428">cvmx_cfg_port_param::sfp_of_offset</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SFP+/QSFP info for port. </p>
<p>Offset of SFP/SFP+/QSFP slot in device tree </p>

</div>
</div>
<a class="anchor" id="a3e9f3d0b1758442ce68f2b38abe2cdcb"></a><!-- doxytag: member="cvmx_cfg_port_param::sgmii_1000x_mode" ref="a3e9f3d0b1758442ce68f2b38abe2cdcb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="structcvmx__cfg__port__param.html#a3e9f3d0b1758442ce68f2b38abe2cdcb">cvmx_cfg_port_param::sgmii_1000x_mode</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>1 = port in PHY mode, 0 = MAC mode </p>

</div>
</div>
<a class="anchor" id="a63e73443524c65a13da83c6cb318cd77"></a><!-- doxytag: member="cvmx_cfg_port_param::sgmii_phy_mode" ref="a63e73443524c65a13da83c6cb318cd77" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="structcvmx__cfg__port__param.html#a63e73443524c65a13da83c6cb318cd77">cvmx_cfg_port_param::sgmii_phy_mode</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>1 = port valid, 0 = invalid </p>

</div>
</div>
<a class="anchor" id="a8070d4b61cabaee0cdd688c8b9b16e6a"></a><!-- doxytag: member="cvmx_cfg_port_param::tx_clk_delay_bypass" ref="a8070d4b61cabaee0cdd688c8b9b16e6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="structcvmx__cfg__port__param.html#a8070d4b61cabaee0cdd688c8b9b16e6a">cvmx_cfg_port_param::tx_clk_delay_bypass</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>true if PHY is present </p>

</div>
</div>
<a class="anchor" id="a5c468cf18011f583c58d4e8742d503f6"></a><!-- doxytag: member="cvmx_cfg_port_param::valid" ref="a5c468cf18011f583c58d4e8742d503f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="structcvmx__cfg__port__param.html#a5c468cf18011f583c58d4e8742d503f6">cvmx_cfg_port_param::valid</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>RGMII TX clock delay value if not bypassed. </p>

</div>
</div>
<a class="anchor" id="addb552fe2ffe4b85b873e4b136956ade"></a><!-- doxytag: member="cvmx_cfg_port_param::vsc7224_chan" ref="addb552fe2ffe4b85b873e4b136956ade" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__vsc7224__chan.html">cvmx_vsc7224_chan</a>* <a class="el" href="structcvmx__cfg__port__param.html#addb552fe2ffe4b85b873e4b136956ade">cvmx_cfg_port_param::vsc7224_chan</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Microsemi VSC7224 channel info data structure. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="cvmx-helper-cfg_8h_source.html">cvmx-helper-cfg.h</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
