INFO-FLOW: Workspace D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1 opened at Fri Apr 12 14:33:24 +0800 2024
Execute     config_clock -quiet -name default -period 20 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg400-2 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.148 sec.
Execute   set_part xc7z020clg400-2 -tool vivado 
Execute     add_library xilinx/zynq/zynq:xc7z020:clg400:-2 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     get_default_platform 
Execute   create_clock -period 20 -name default 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     config_compile -blackbox  
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
WARNING: [HLS 200-40] Skipped source file 'lena.jpg'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'ov5640_sobel_hls/src/ov5640_sobel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ov5640_sobel_hls/src/ov5640_sobel.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted ov5640_sobel_hls/src/ov5640_sobel.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/APP/VIVADO/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "ov5640_sobel_hls/src/ov5640_sobel.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot" -I "D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.pp.0.cpp" 
INFO-FLOW: exec D:/APP/VIVADO/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/APP/VIVADO/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E ov5640_sobel_hls/src/ov5640_sobel.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot -I D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.pp.0.cpp
Command       clang done; 0.894 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/APP/VIVADO/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.653 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/APP/VIVADO/Vivado/2018.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot" -I "D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.pp.0.cpp"  -o "D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/APP/VIVADO/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/APP/VIVADO/Vivado/2018.3/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot -I D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.pp.0.cpp -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/useless.bc
Command       clang done; 2.089 sec.
INFO-FLOW: Done: GCC PP time: 3.6 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.pp.0.cpp std=gnu++98 -directive=D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/APP/VIVADO/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.586 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.pp.0.cpp std=gnu++98 -directive=D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/APP/VIVADO/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/all.directive.json -quiet -fix-errors D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.599 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/APP/VIVADO/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.ov5640_sobel.pp.0.cpp.diag.yml D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.ov5640_sobel.pp.0.cpp.out.log 2> D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.ov5640_sobel.pp.0.cpp.err.log 
Command       ap_eval done; 0.551 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/APP/VIVADO/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/tidy-3.1.ov5640_sobel.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/tidy-3.1.ov5640_sobel.pp.0.cpp.out.log 2> D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/tidy-3.1.ov5640_sobel.pp.0.cpp.err.log 
Command         ap_eval done; 0.818 sec.
Execute         ap_eval exec -ignorestderr D:/APP/VIVADO/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/xilinx-legacy-rewriter.ov5640_sobel.pp.0.cpp.out.log 2> D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/xilinx-legacy-rewriter.ov5640_sobel.pp.0.cpp.err.log 
Command         ap_eval done; 0.566 sec.
Command       tidy_31 done; 1.392 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/APP/VIVADO/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.311 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/APP/VIVADO/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot" -I "D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.bc" 
INFO-FLOW: exec D:/APP/VIVADO/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/APP/VIVADO/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot -I D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.bc
Command       clang done; 2.331 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.g.bc -hls-opt -except-internalize ov5640_sobel -LD:/APP/VIVADO/Vivado/2018.3/win64/lib -lhlsm -lhlsmc++ -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 0.845 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.262 ; gain = 20.441
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.262 ; gain = 20.441
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/a.pp.bc -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.161 sec.
Execute         llvm-ld D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LD:/APP/VIVADO/Vivado/2018.3/win64/lib -lfloatconversion -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.584 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -lower-blackbox -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top ov5640_sobel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/a.g.0.bc -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<800, 1280, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<800, 1280, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1280, 4096>::init' into 'hls::Mat<800, 1280, 4096>::Mat.1' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1280, 0>::init' into 'hls::Mat<800, 1280, 0>::Mat.1' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 800, 1280, 4096>' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1280, 4096>::write' into 'hls::Mat<800, 1280, 4096>::operator<<' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1280, 4096>::operator<<' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1280>' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1280, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 800, 1280, 4096>' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1280, 4096>::read' into 'hls::Mat<800, 1280, 4096>::operator>>' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1280, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 800, 1280, 4096>' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1280, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1280>' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1280, 0>::write' into 'hls::Mat<800, 1280, 0>::operator<<' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1280, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1280>' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 3, ap_int<8> >::getval' into 'hls::Window<1, 3, ap_int<8> >::operator()' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 3, ap_int<8> >::operator()' into 'hls::Sobel_kernel<1, 0, 3, ap_int<8> >' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:2591).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 3, ap_int<8> >::operator()' into 'hls::Sobel_kernel<1, 0, 3, ap_int<8> >' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:2599).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, ap_int<8> >::getval' into 'hls::Window<3, 1, ap_int<8> >::operator()' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, ap_int<8> >::operator()' into 'hls::Sobel_kernel<1, 0, 3, ap_int<8> >' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:2593).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, ap_int<8> >::operator()' into 'hls::Sobel_kernel<1, 0, 3, ap_int<8> >' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:2599).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, ap_int<8> >::getval' into 'hls::Window<3, 3, ap_int<8> >::operator()' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, ap_int<8> >::operator()' into 'hls::Sobel_kernel<1, 0, 3, ap_int<8> >' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:2599).
INFO: [XFORM 203-603] Inlining function 'hls::normalizeAnchor<int, int>' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 800, 1280, 3, 3>' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:424).
INFO: [XFORM 203-603] Inlining function 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::get_parameters<3, 3, int>' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 800, 1280, 3, 3>' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:434).
INFO: [XFORM 203-603] Inlining function 'hls::borderInterpolate' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 800, 1280, 3, 3>' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452).
INFO: [XFORM 203-603] Inlining function 'hls::borderInterpolate' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 800, 1280, 3, 3>' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:470).
INFO: [XFORM 203-603] Inlining function 'hls::borderInterpolate' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 800, 1280, 3, 3>' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::getval' into 'hls::Window<3, 3, unsigned char>::operator()' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 800, 1280, 3, 3>' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 800, 1280, 3, 3>' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:503).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 800, 1280, 3, 3>' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 800, 1280, 3, 3>' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 800, 1280, 3, 3>' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 800, 1280, 3, 3>' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::getval' into 'hls::Window<3, 1, unsigned char>::operator()' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 800, 1280, 3, 3>' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 800, 1280, 3, 3>' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 800, 1280, 3, 3>' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 800, 1280, 3, 3>' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:503).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 800, 1280, 3, 3>' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 1280, unsigned char, 0>::getval' into 'hls::LineBuffer<6, 1280, unsigned char, 0>::operator()' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 1280, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 800, 1280, 3, 3>' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:493).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 1280, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 800, 1280, 3, 3>' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:489).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 1280, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 800, 1280, 3, 3>' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:489).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 1280, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 800, 1280, 3, 3>' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:472).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 1280, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 800, 1280, 3, 3>' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::shift_pixels_right' into 'hls::Window<3, 3, unsigned char>::shift_right' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::shift_right' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 800, 1280, 3, 3>' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499).
INFO: [XFORM 203-603] Inlining function 'hls::filter2d_kernel::apply<unsigned char, ap_fixed<20, 20, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_int<8>, 3, 3>' into 'hls::filter2d_kernel::apply<unsigned char, unsigned char, ap_int<8>, 3, 3>' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303).
INFO: [XFORM 203-603] Inlining function 'hls::filter2d_kernel::apply<unsigned char, unsigned char, ap_int<8>, 3, 3>' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 800, 1280, 3, 3>' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514).
INFO: [XFORM 203-603] Inlining function 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 800, 1280, 3, 3>' into 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_int<8>, int, 800, 1280, 3, 3>' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1280, 0>::read' into 'hls::Mat<800, 1280, 0>::operator>>' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1280, 0>::operator>>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1280>' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::kernel_CvtColor<HLS_GRAY2RGB, unsigned char, unsigned char>::apply<1, 3>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1280>' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 800, 1280, 4096>' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143).
Command         transform done; 0.521 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 170.824 ; gain = 88.004
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/a.g.1.bc -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<20, 20, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<20, 20, (ap_q_mode)5, (ap_o_mode)3, 0> >' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<20, 20, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_int<8>, int, 800, 1280, 3, 3>' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Sobel<1, 0, 3, hls::BORDER_DEFAULT, 0, 0, 800, 1280, 800, 1280>' into 'hls::Sobel<1, 0, 3, 0, 0, 800, 1280, 800, 1280>' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:2627) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1280>' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1554->D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
Command         transform done; 0.369 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/a.g.2.prechk.bc -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.134 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 211.348 ; gain = 128.527
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/a.g.1.bc to D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/a.o.1.bc -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_1.data_stream.V' (ov5640_sobel_hls/src/ov5640_sobel.cpp:16).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_3.data_stream.V' (ov5640_sobel_hls/src/ov5640_sobel.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_0.data_stream.V' (ov5640_sobel_hls/src/ov5640_sobel.cpp:15).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 800, 1280, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:398) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_int<8>, int, 800, 1280, 3, 3>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_int<8>, int, 800, 1280, 3, 3>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:403) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_int<8>, int, 800, 1280, 3, 3>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:405) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_int<8>, int, 800, 1280, 3, 3>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_int<8>, int, 800, 1280, 3, 3>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1280>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1280>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 800, 1280, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 800, 1280, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 800, 1280, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:398) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_int<8>, int, 800, 1280, 3, 3>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_int<8>, int, 800, 1280, 3, 3>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:403) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_int<8>, int, 800, 1280, 3, 3>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:405) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_int<8>, int, 800, 1280, 3, 3>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.1' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:456) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_int<8>, int, 800, 1280, 3, 3>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.2' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:469) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_int<8>, int, 800, 1280, 3, 3>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.3' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:478) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_int<8>, int, 800, 1280, 3, 3>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.3.1' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:479) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_int<8>, int, 800, 1280, 3, 3>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.4' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:487) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_int<8>, int, 800, 1280, 3, 3>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.5' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:161) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_int<8>, int, 800, 1280, 3, 3>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.5.1' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:163) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_int<8>, int, 800, 1280, 3, 3>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.6' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:501) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_int<8>, int, 800, 1280, 3, 3>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_height' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:285) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_int<8>, int, 800, 1280, 3, 3>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_width' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:286) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_int<8>, int, 800, 1280, 3, 3>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1280>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1280>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 800, 1280, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 800, 1280, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_0.data_stream.V' (ov5640_sobel_hls/src/ov5640_sobel.cpp:15) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_1.data_stream.V' (ov5640_sobel_hls/src/ov5640_sobel.cpp:16) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_2.data_stream.V' (ov5640_sobel_hls/src/ov5640_sobel.cpp:17) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_3.data_stream.V' (ov5640_sobel_hls/src/ov5640_sobel.cpp:18) .
INFO: [XFORM 203-101] Partitioning array 'kernel.val.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_win.val' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:398) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_border_buf.val' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:403) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:405) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_0.data_stream.V' (ov5640_sobel_hls/src/ov5640_sobel.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_1.data_stream.V' (ov5640_sobel_hls/src/ov5640_sobel.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_2.data_stream.V' (ov5640_sobel_hls/src/ov5640_sobel.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_3.data_stream.V' (ov5640_sobel_hls/src/ov5640_sobel.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel.val.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_win.val' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:398) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'right_border_buf.val' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:403) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:405) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_win.val' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:398) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'right_border_buf.val' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:403) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:405) in dimension 3 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1280>' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<20, 20, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<20, 20, (ap_q_mode)5, (ap_o_mode)3, 0> >' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<20, 20, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_int<8>, int, 800, 1280, 3, 3>' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Sobel<1, 0, 3, hls::BORDER_DEFAULT, 0, 0, 800, 1280, 800, 1280>' into 'hls::Sobel<1, 0, 3, 0, 0, 800, 1280, 800, 1280>' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:2627) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1280>' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1554->D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'ov5640_sobel', detected/extracted 6 process function(s): 
	 'Block_Mat.exit49_proc'
	 'hls::AXIvideo2Mat<24, 800, 1280, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1280>'
	 'hls::Sobel<1, 0, 3, 0, 0, 800, 1280, 800, 1280>'
	 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1280>'
	 'hls::Mat2AXIvideo<24, 800, 1280, 4096>'.
Command         transform done; 1.105 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/a.o.1.tmp.bc -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444:57) to (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:465:21) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_int<8>, int, 800, 1280, 3, 3>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165:17) to (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512:24) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_int<8>, int, 800, 1280, 3, 3>'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_int<8>, int, 800, 1280, 3, 3>' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1279)...11 expression(s) balanced.
Command         transform done; 0.596 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 278.441 ; gain = 195.621
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -cdfg-build D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/a.o.2.bc -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'hls::Sobel<1, 0, 3, 0, 0, 800, 1280, 800, 1280>' to 'Sobel' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:2619:5)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<24, 800, 1280, 4096>' to 'Mat2AXIvideo' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_int<8>, int, 800, 1280, 3, 3>' to 'Filter2D' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:118:33)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1280>' to 'CvtColor' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1280>' to 'CvtColor.1' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:672:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 800, 1280, 4096>' to 'AXIvideo2Mat' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit49_proc' to 'Block_Mat.exit49_pro' (ov5640_sobel_hls/src/ov5640_sobel.cpp:15)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[3]' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[4]' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[5]' (D:/APP/VIVADO/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400).
Command         transform done; 1.011 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 357.094 ; gain = 274.273
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 4.499 sec.
Command     elaborate done; 16.038 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'ov5640_sobel' ...
Execute       ap_set_top_model ov5640_sobel 
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit49_pro' to 'Block_Mat_exit49_pro'.
WARNING: [SYN 201-103] Legalizing function name 'CvtColor.1' to 'CvtColor_1'.
Execute       get_model_list ov5640_sobel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model ov5640_sobel 
Execute       preproc_iomode -model Mat2AXIvideo 
Execute       preproc_iomode -model CvtColor.1 
Execute       preproc_iomode -model Sobel 
Execute       preproc_iomode -model Filter2D 
Execute       preproc_iomode -model CvtColor 
Execute       preproc_iomode -model AXIvideo2Mat 
Execute       preproc_iomode -model Block_Mat.exit49_pro 
Execute       get_model_list ov5640_sobel -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block_Mat.exit49_pro AXIvideo2Mat CvtColor Filter2D Sobel CvtColor.1 Mat2AXIvideo ov5640_sobel
INFO-FLOW: Configuring Module : Block_Mat.exit49_pro ...
Execute       set_default_model Block_Mat.exit49_pro 
Execute       apply_spec_resource_limit Block_Mat.exit49_pro 
INFO-FLOW: Configuring Module : AXIvideo2Mat ...
Execute       set_default_model AXIvideo2Mat 
Execute       apply_spec_resource_limit AXIvideo2Mat 
INFO-FLOW: Configuring Module : CvtColor ...
Execute       set_default_model CvtColor 
Execute       apply_spec_resource_limit CvtColor 
INFO-FLOW: Configuring Module : Filter2D ...
Execute       set_default_model Filter2D 
Execute       apply_spec_resource_limit Filter2D 
INFO-FLOW: Configuring Module : Sobel ...
Execute       set_default_model Sobel 
Execute       apply_spec_resource_limit Sobel 
INFO-FLOW: Configuring Module : CvtColor.1 ...
Execute       set_default_model CvtColor.1 
Execute       apply_spec_resource_limit CvtColor.1 
INFO-FLOW: Configuring Module : Mat2AXIvideo ...
Execute       set_default_model Mat2AXIvideo 
Execute       apply_spec_resource_limit Mat2AXIvideo 
INFO-FLOW: Configuring Module : ov5640_sobel ...
Execute       set_default_model ov5640_sobel 
Execute       apply_spec_resource_limit ov5640_sobel 
INFO-FLOW: Model list for preprocess: Block_Mat.exit49_pro AXIvideo2Mat CvtColor Filter2D Sobel CvtColor.1 Mat2AXIvideo ov5640_sobel
INFO-FLOW: Preprocessing Module: Block_Mat.exit49_pro ...
Execute       set_default_model Block_Mat.exit49_pro 
Execute       cdfg_preprocess -model Block_Mat.exit49_pro 
Execute       rtl_gen_preprocess Block_Mat.exit49_pro 
INFO-FLOW: Preprocessing Module: AXIvideo2Mat ...
Execute       set_default_model AXIvideo2Mat 
Execute       cdfg_preprocess -model AXIvideo2Mat 
Execute       rtl_gen_preprocess AXIvideo2Mat 
INFO-FLOW: Preprocessing Module: CvtColor ...
Execute       set_default_model CvtColor 
Execute       cdfg_preprocess -model CvtColor 
Execute       rtl_gen_preprocess CvtColor 
INFO-FLOW: Preprocessing Module: Filter2D ...
Execute       set_default_model Filter2D 
Execute       cdfg_preprocess -model Filter2D 
Execute       rtl_gen_preprocess Filter2D 
INFO-FLOW: Preprocessing Module: Sobel ...
Execute       set_default_model Sobel 
Execute       cdfg_preprocess -model Sobel 
Execute       rtl_gen_preprocess Sobel 
INFO-FLOW: Preprocessing Module: CvtColor.1 ...
Execute       set_default_model CvtColor.1 
Execute       cdfg_preprocess -model CvtColor.1 
Execute       rtl_gen_preprocess CvtColor.1 
INFO-FLOW: Preprocessing Module: Mat2AXIvideo ...
Execute       set_default_model Mat2AXIvideo 
Execute       cdfg_preprocess -model Mat2AXIvideo 
Execute       rtl_gen_preprocess Mat2AXIvideo 
INFO-FLOW: Preprocessing Module: ov5640_sobel ...
Execute       set_default_model ov5640_sobel 
Execute       cdfg_preprocess -model ov5640_sobel 
Execute       rtl_gen_preprocess ov5640_sobel 
INFO-FLOW: Model list for synthesis: Block_Mat.exit49_pro AXIvideo2Mat CvtColor Filter2D Sobel CvtColor.1 Mat2AXIvideo ov5640_sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit49_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block_Mat.exit49_pro 
Execute       schedule -model Block_Mat.exit49_pro 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.162 sec.
INFO: [HLS 200-111]  Elapsed time: 16.717 seconds; current allocated memory: 297.875 MB.
Execute       report -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Block_Mat_exit49_pro.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Block_Mat_exit49_pro.sched.adb -f 
INFO-FLOW: Finish scheduling Block_Mat.exit49_pro.
Execute       set_default_model Block_Mat.exit49_pro 
Execute       bind -model Block_Mat.exit49_pro 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Block_Mat.exit49_pro
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.034 seconds; current allocated memory: 298.019 MB.
Execute       report -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Block_Mat_exit49_pro.verbose.bind.rpt -verbose -f 
Execute       db_write -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Block_Mat_exit49_pro.bind.adb -f 
INFO-FLOW: Finish binding Block_Mat.exit49_pro.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AXIvideo2Mat 
Execute       schedule -model AXIvideo2Mat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 298.236 MB.
Execute       report -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/AXIvideo2Mat.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
Execute       db_write -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/AXIvideo2Mat.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2Mat.
Execute       set_default_model AXIvideo2Mat 
Execute       bind -model AXIvideo2Mat 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=AXIvideo2Mat
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 298.605 MB.
Execute       report -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/AXIvideo2Mat.verbose.bind.rpt -verbose -f 
Execute       db_write -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/AXIvideo2Mat.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2Mat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CvtColor 
Execute       schedule -model CvtColor 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.141 sec.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 298.830 MB.
Execute       report -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/CvtColor.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/CvtColor.sched.adb -f 
INFO-FLOW: Finish scheduling CvtColor.
Execute       set_default_model CvtColor 
Execute       bind -model CvtColor 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=CvtColor
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 299.094 MB.
Execute       report -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/CvtColor.verbose.bind.rpt -verbose -f 
Execute       db_write -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/CvtColor.bind.adb -f 
INFO-FLOW: Finish binding CvtColor.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Filter2D 
Execute       schedule -model Filter2D 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.142 sec.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 299.805 MB.
Execute       report -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Filter2D.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Filter2D.sched.adb -f 
INFO-FLOW: Finish scheduling Filter2D.
Execute       set_default_model Filter2D 
Execute       bind -model Filter2D 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Filter2D
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 300.507 MB.
Execute       report -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Filter2D.verbose.bind.rpt -verbose -f 
Command       report done; 0.138 sec.
Execute       db_write -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Filter2D.bind.adb -f 
INFO-FLOW: Finish binding Filter2D.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Sobel 
Execute       schedule -model Sobel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 300.663 MB.
Execute       report -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Sobel.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Sobel.sched.adb -f 
INFO-FLOW: Finish scheduling Sobel.
Execute       set_default_model Sobel 
Execute       bind -model Sobel 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Sobel
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 300.745 MB.
Execute       report -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Sobel.verbose.bind.rpt -verbose -f 
Execute       db_write -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Sobel.bind.adb -f 
INFO-FLOW: Finish binding Sobel.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CvtColor.1 
Execute       schedule -model CvtColor.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.138 sec.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 300.949 MB.
Execute       report -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/CvtColor_1.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/CvtColor_1.sched.adb -f 
INFO-FLOW: Finish scheduling CvtColor.1.
Execute       set_default_model CvtColor.1 
Execute       bind -model CvtColor.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=CvtColor.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 301.120 MB.
Execute       report -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/CvtColor_1.verbose.bind.rpt -verbose -f 
Execute       db_write -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/CvtColor_1.bind.adb -f 
INFO-FLOW: Finish binding CvtColor.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mat2AXIvideo 
Execute       schedule -model Mat2AXIvideo 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.123 sec.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 301.244 MB.
Execute       report -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Mat2AXIvideo.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Mat2AXIvideo.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2AXIvideo.
Execute       set_default_model Mat2AXIvideo 
Execute       bind -model Mat2AXIvideo 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Mat2AXIvideo
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 301.506 MB.
Execute       report -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Mat2AXIvideo.verbose.bind.rpt -verbose -f 
Execute       db_write -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Mat2AXIvideo.bind.adb -f 
INFO-FLOW: Finish binding Mat2AXIvideo.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ov5640_sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ov5640_sobel 
Execute       schedule -model ov5640_sobel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 301.659 MB.
Execute       report -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.sched.adb -f 
INFO-FLOW: Finish scheduling ov5640_sobel.
Execute       set_default_model ov5640_sobel 
Execute       bind -model ov5640_sobel 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=ov5640_sobel
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.144 sec.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 302.295 MB.
Execute       report -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.verbose.bind.rpt -verbose -f 
Execute       db_write -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.bind.adb -f 
INFO-FLOW: Finish binding ov5640_sobel.
Execute       get_model_list ov5640_sobel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Block_Mat.exit49_pro 
Execute       rtl_gen_preprocess AXIvideo2Mat 
Execute       rtl_gen_preprocess CvtColor 
Execute       rtl_gen_preprocess Filter2D 
Execute       rtl_gen_preprocess Sobel 
Execute       rtl_gen_preprocess CvtColor.1 
Execute       rtl_gen_preprocess Mat2AXIvideo 
Execute       rtl_gen_preprocess ov5640_sobel 
INFO-FLOW: Model list for RTL generation: Block_Mat.exit49_pro AXIvideo2Mat CvtColor Filter2D Sobel CvtColor.1 Mat2AXIvideo ov5640_sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit49_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Block_Mat.exit49_pro -vendor xilinx -mg_file D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Block_Mat_exit49_pro.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit49_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 302.604 MB.
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block_Mat.exit49_pro -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/syn/systemc/Block_Mat_exit49_pro -synmodules Block_Mat.exit49_pro AXIvideo2Mat CvtColor Filter2D Sobel CvtColor.1 Mat2AXIvideo ov5640_sobel 
Execute       gen_rtl Block_Mat.exit49_pro -style xilinx -f -lang vhdl -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/syn/vhdl/Block_Mat_exit49_pro 
Execute       gen_rtl Block_Mat.exit49_pro -style xilinx -f -lang vlog -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/syn/verilog/Block_Mat_exit49_pro 
Execute       gen_tb_info Block_Mat.exit49_pro -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Block_Mat_exit49_pro -p D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db 
Execute       report -model Block_Mat.exit49_pro -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/syn/report/Block_Mat_exit49_pro_csynth.rpt -f 
Execute       report -model Block_Mat.exit49_pro -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/syn/report/Block_Mat_exit49_pro_csynth.xml -f -x 
Execute       report -model Block_Mat.exit49_pro -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Block_Mat_exit49_pro.verbose.rpt -verbose -f 
Execute       db_write -model Block_Mat.exit49_pro -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Block_Mat_exit49_pro.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model AXIvideo2Mat -vendor xilinx -mg_file D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 303.635 MB.
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl AXIvideo2Mat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/syn/systemc/AXIvideo2Mat -synmodules Block_Mat.exit49_pro AXIvideo2Mat CvtColor Filter2D Sobel CvtColor.1 Mat2AXIvideo ov5640_sobel 
Execute       gen_rtl AXIvideo2Mat -style xilinx -f -lang vhdl -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/syn/vhdl/AXIvideo2Mat 
Execute       gen_rtl AXIvideo2Mat -style xilinx -f -lang vlog -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/syn/verilog/AXIvideo2Mat 
Execute       gen_tb_info AXIvideo2Mat -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/AXIvideo2Mat -p D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db 
Execute       report -model AXIvideo2Mat -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/syn/report/AXIvideo2Mat_csynth.rpt -f 
Execute       report -model AXIvideo2Mat -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/syn/report/AXIvideo2Mat_csynth.xml -f -x 
Execute       report -model AXIvideo2Mat -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/AXIvideo2Mat.verbose.rpt -verbose -f 
Execute       db_write -model AXIvideo2Mat -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/AXIvideo2Mat.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model CvtColor -vendor xilinx -mg_file D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/CvtColor.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'ov5640_sobel_mul_mul_22ns_8ns_29_1_1' to 'ov5640_sobel_mul_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_sobel_mac_muladd_23ns_8ns_29ns_30_1_1' to 'ov5640_sobel_mac_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_sobel_mac_muladd_20ns_8ns_29ns_29_1_1' to 'ov5640_sobel_mac_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_sobel_mac_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_sobel_mac_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_sobel_mul_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 304.083 MB.
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl CvtColor -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/syn/systemc/CvtColor -synmodules Block_Mat.exit49_pro AXIvideo2Mat CvtColor Filter2D Sobel CvtColor.1 Mat2AXIvideo ov5640_sobel 
Execute       gen_rtl CvtColor -style xilinx -f -lang vhdl -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/syn/vhdl/CvtColor 
Execute       gen_rtl CvtColor -style xilinx -f -lang vlog -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/syn/verilog/CvtColor 
Execute       gen_tb_info CvtColor -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/CvtColor -p D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db 
Execute       report -model CvtColor -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/syn/report/CvtColor_csynth.rpt -f 
Execute       report -model CvtColor -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/syn/report/CvtColor_csynth.xml -f -x 
Execute       report -model CvtColor -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/CvtColor.verbose.rpt -verbose -f 
Execute       db_write -model CvtColor -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/CvtColor.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Filter2D -vendor xilinx -mg_file D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Filter2D.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Filter2D_k_buf_0_val_3' to 'Filter2D_k_buf_0_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_k_buf_0_val_4' to 'Filter2D_k_buf_0_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_k_buf_0_val_5' to 'Filter2D_k_buf_0_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_sobel_mux_32_8_1_1' to 'ov5640_sobel_mux_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_sobel_mux_hbi': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter2D'.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 305.388 MB.
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl Filter2D -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/syn/systemc/Filter2D -synmodules Block_Mat.exit49_pro AXIvideo2Mat CvtColor Filter2D Sobel CvtColor.1 Mat2AXIvideo ov5640_sobel 
Execute       gen_rtl Filter2D -style xilinx -f -lang vhdl -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/syn/vhdl/Filter2D 
Execute       gen_rtl Filter2D -style xilinx -f -lang vlog -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/syn/verilog/Filter2D 
Execute       gen_tb_info Filter2D -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Filter2D -p D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db 
Execute       report -model Filter2D -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/syn/report/Filter2D_csynth.rpt -f 
Execute       report -model Filter2D -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/syn/report/Filter2D_csynth.xml -f -x 
Execute       report -model Filter2D -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Filter2D.verbose.rpt -verbose -f 
Command       report done; 0.129 sec.
Execute       db_write -model Filter2D -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Filter2D.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Sobel -vendor xilinx -mg_file D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Sobel.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Sobel'.
INFO: [HLS 200-111]  Elapsed time: 0.431 seconds; current allocated memory: 306.021 MB.
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl Sobel -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/syn/systemc/Sobel -synmodules Block_Mat.exit49_pro AXIvideo2Mat CvtColor Filter2D Sobel CvtColor.1 Mat2AXIvideo ov5640_sobel 
Execute       gen_rtl Sobel -style xilinx -f -lang vhdl -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/syn/vhdl/Sobel 
Execute       gen_rtl Sobel -style xilinx -f -lang vlog -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/syn/verilog/Sobel 
Execute       gen_tb_info Sobel -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Sobel -p D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db 
Execute       report -model Sobel -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/syn/report/Sobel_csynth.rpt -f 
Execute       report -model Sobel -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/syn/report/Sobel_csynth.xml -f -x 
Execute       report -model Sobel -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Sobel.verbose.rpt -verbose -f 
Execute       db_write -model Sobel -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Sobel.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model CvtColor.1 -vendor xilinx -mg_file D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/CvtColor_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor_1'.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 306.382 MB.
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl CvtColor.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/syn/systemc/CvtColor_1 -synmodules Block_Mat.exit49_pro AXIvideo2Mat CvtColor Filter2D Sobel CvtColor.1 Mat2AXIvideo ov5640_sobel 
Execute       gen_rtl CvtColor.1 -style xilinx -f -lang vhdl -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/syn/vhdl/CvtColor_1 
Execute       gen_rtl CvtColor.1 -style xilinx -f -lang vlog -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/syn/verilog/CvtColor_1 
Execute       gen_tb_info CvtColor.1 -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/CvtColor_1 -p D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db 
Execute       report -model CvtColor.1 -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/syn/report/CvtColor_1_csynth.rpt -f 
Execute       report -model CvtColor.1 -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/syn/report/CvtColor_1_csynth.xml -f -x 
Execute       report -model CvtColor.1 -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/CvtColor_1.verbose.rpt -verbose -f 
Execute       db_write -model CvtColor.1 -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/CvtColor_1.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Mat2AXIvideo -vendor xilinx -mg_file D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 307.220 MB.
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mat2AXIvideo -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/syn/systemc/Mat2AXIvideo -synmodules Block_Mat.exit49_pro AXIvideo2Mat CvtColor Filter2D Sobel CvtColor.1 Mat2AXIvideo ov5640_sobel 
Execute       gen_rtl Mat2AXIvideo -style xilinx -f -lang vhdl -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/syn/vhdl/Mat2AXIvideo 
Execute       gen_rtl Mat2AXIvideo -style xilinx -f -lang vlog -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/syn/verilog/Mat2AXIvideo 
Execute       gen_tb_info Mat2AXIvideo -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Mat2AXIvideo -p D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db 
Execute       report -model Mat2AXIvideo -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/syn/report/Mat2AXIvideo_csynth.rpt -f 
Execute       report -model Mat2AXIvideo -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/syn/report/Mat2AXIvideo_csynth.xml -f -x 
Execute       report -model Mat2AXIvideo -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Mat2AXIvideo.verbose.rpt -verbose -f 
Execute       db_write -model Mat2AXIvideo -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Mat2AXIvideo.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ov5640_sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model ov5640_sobel -vendor xilinx -mg_file D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_sobel/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_sobel/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_sobel/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_sobel/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_sobel/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_sobel/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_sobel/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_sobel/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_sobel/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_sobel/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_sobel/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_sobel/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_sobel/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_sobel/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_sobel/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_sobel/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ov5640_sobel' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rows' and 'cols' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_1_U0' to 'start_for_CvtColoibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColokbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'ov5640_sobel'.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 308.309 MB.
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl ov5640_sobel -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/syn/systemc/ov5640_sobel -synmodules Block_Mat.exit49_pro AXIvideo2Mat CvtColor Filter2D Sobel CvtColor.1 Mat2AXIvideo ov5640_sobel 
Execute       gen_rtl ov5640_sobel -istop -style xilinx -f -lang vhdl -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/syn/vhdl/ov5640_sobel 
Execute       gen_rtl ov5640_sobel -istop -style xilinx -f -lang vlog -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/syn/verilog/ov5640_sobel 
Command       gen_rtl done; 0.107 sec.
Execute       export_constraint_db -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.constraint.tcl -f -tool general 
Execute       report -model ov5640_sobel -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.design.xml -verbose -f -dv 
Command       report done; 0.146 sec.
Execute       report -model ov5640_sobel -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.sdaccel.xml -verbose -f -sdaccel 
Execute       gen_tb_info ov5640_sobel -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel -p D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db 
Execute       report -model ov5640_sobel -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/syn/report/ov5640_sobel_csynth.rpt -f 
Execute       report -model ov5640_sobel -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/syn/report/ov5640_sobel_csynth.xml -f -x 
Execute       report -model ov5640_sobel -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.verbose.rpt -verbose -f 
Command       report done; 0.118 sec.
Execute       db_write -model ov5640_sobel -o D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.adb -f 
Execute       sc_get_clocks ov5640_sobel 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain ov5640_sobel 
INFO-FLOW: Model list for RTL component generation: Block_Mat.exit49_pro AXIvideo2Mat CvtColor Filter2D Sobel CvtColor.1 Mat2AXIvideo ov5640_sobel
INFO-FLOW: Handling components in module [Block_Mat_exit49_pro] ... 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Block_Mat_exit49_pro.compgen.tcl 
INFO-FLOW: Handling components in module [AXIvideo2Mat] ... 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
INFO-FLOW: Handling components in module [CvtColor] ... 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/CvtColor.compgen.tcl 
INFO-FLOW: Found component ov5640_sobel_mul_bkb.
INFO-FLOW: Append model ov5640_sobel_mul_bkb
INFO-FLOW: Found component ov5640_sobel_mac_cud.
INFO-FLOW: Append model ov5640_sobel_mac_cud
INFO-FLOW: Found component ov5640_sobel_mac_dEe.
INFO-FLOW: Append model ov5640_sobel_mac_dEe
INFO-FLOW: Handling components in module [Filter2D] ... 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Filter2D.compgen.tcl 
INFO-FLOW: Found component ov5640_sobel_mux_hbi.
INFO-FLOW: Append model ov5640_sobel_mux_hbi
INFO-FLOW: Found component Filter2D_k_buf_0_eOg.
INFO-FLOW: Append model Filter2D_k_buf_0_eOg
INFO-FLOW: Handling components in module [Sobel] ... 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Sobel.compgen.tcl 
INFO-FLOW: Handling components in module [CvtColor_1] ... 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/CvtColor_1.compgen.tcl 
INFO-FLOW: Handling components in module [Mat2AXIvideo] ... 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
INFO-FLOW: Handling components in module [ov5640_sobel] ... 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component fifo_w32_d5_A.
INFO-FLOW: Append model fifo_w32_d5_A
INFO-FLOW: Found component fifo_w32_d5_A.
INFO-FLOW: Append model fifo_w32_d5_A
INFO-FLOW: Found component fifo_w32_d6_A.
INFO-FLOW: Append model fifo_w32_d6_A
INFO-FLOW: Found component fifo_w32_d6_A.
INFO-FLOW: Append model fifo_w32_d6_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component start_for_Sobel_U0.
INFO-FLOW: Append model start_for_Sobel_U0
INFO-FLOW: Found component start_for_CvtColoibs.
INFO-FLOW: Append model start_for_CvtColoibs
INFO-FLOW: Found component start_for_Mat2AXIjbC.
INFO-FLOW: Append model start_for_Mat2AXIjbC
INFO-FLOW: Found component start_for_CvtColokbM.
INFO-FLOW: Append model start_for_CvtColokbM
INFO-FLOW: Found component ov5640_sobel_AXILiteS_s_axi.
INFO-FLOW: Append model ov5640_sobel_AXILiteS_s_axi
INFO-FLOW: Append model Block_Mat_exit49_pro
INFO-FLOW: Append model AXIvideo2Mat
INFO-FLOW: Append model CvtColor
INFO-FLOW: Append model Filter2D
INFO-FLOW: Append model Sobel
INFO-FLOW: Append model CvtColor_1
INFO-FLOW: Append model Mat2AXIvideo
INFO-FLOW: Append model ov5640_sobel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: ov5640_sobel_mul_bkb ov5640_sobel_mac_cud ov5640_sobel_mac_dEe ov5640_sobel_mux_hbi Filter2D_k_buf_0_eOg fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d4_A fifo_w32_d4_A fifo_w32_d5_A fifo_w32_d5_A fifo_w32_d6_A fifo_w32_d6_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A start_for_Sobel_U0 start_for_CvtColoibs start_for_Mat2AXIjbC start_for_CvtColokbM ov5640_sobel_AXILiteS_s_axi Block_Mat_exit49_pro AXIvideo2Mat CvtColor Filter2D Sobel CvtColor_1 Mat2AXIvideo ov5640_sobel
INFO-FLOW: To file: write model ov5640_sobel_mul_bkb
INFO-FLOW: To file: write model ov5640_sobel_mac_cud
INFO-FLOW: To file: write model ov5640_sobel_mac_dEe
INFO-FLOW: To file: write model ov5640_sobel_mux_hbi
INFO-FLOW: To file: write model Filter2D_k_buf_0_eOg
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model fifo_w32_d5_A
INFO-FLOW: To file: write model fifo_w32_d5_A
INFO-FLOW: To file: write model fifo_w32_d6_A
INFO-FLOW: To file: write model fifo_w32_d6_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model start_for_Sobel_U0
INFO-FLOW: To file: write model start_for_CvtColoibs
INFO-FLOW: To file: write model start_for_Mat2AXIjbC
INFO-FLOW: To file: write model start_for_CvtColokbM
INFO-FLOW: To file: write model ov5640_sobel_AXILiteS_s_axi
INFO-FLOW: To file: write model Block_Mat_exit49_pro
INFO-FLOW: To file: write model AXIvideo2Mat
INFO-FLOW: To file: write model CvtColor
INFO-FLOW: To file: write model Filter2D
INFO-FLOW: To file: write model Sobel
INFO-FLOW: To file: write model CvtColor_1
INFO-FLOW: To file: write model Mat2AXIvideo
INFO-FLOW: To file: write model ov5640_sobel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/APP/VIVADO/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source D:/APP/VIVADO/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/APP/VIVADO/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source D:/APP/VIVADO/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/APP/VIVADO/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=20.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Block_Mat_exit49_pro.compgen.tcl 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Filter2D.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Filter2D_k_buf_0_eOg_ram (RAM)' using block RAMs.
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Sobel.compgen.tcl 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/CvtColor_1.compgen.tcl 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_rows_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_cols_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_rows_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_cols_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_rows_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_cols_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c21_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c22_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Sobel_U0_U(start_for_Sobel_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoibs_U(start_for_CvtColoibs)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIjbC_U(start_for_Mat2AXIjbC)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColokbM_U(start_for_CvtColokbM)' using Shift Registers.
Execute         source ./AXILiteS.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 0.211 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/APP/VIVADO/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source D:/APP/VIVADO/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/APP/VIVADO/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source D:/APP/VIVADO/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/APP/VIVADO/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=ov5640_sobel xml_exists=0
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.rtl_wrap.cfg.tcl 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.rtl_wrap.cfg.tcl 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.rtl_wrap.cfg.tcl 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.tbgen.tcl 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Block_Mat_exit49_pro.compgen.tcl 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Sobel.compgen.tcl 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/CvtColor_1.compgen.tcl 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Block_Mat_exit49_pro.compgen.tcl 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Sobel.compgen.tcl 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/CvtColor_1.compgen.tcl 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Block_Mat_exit49_pro.compgen.tcl 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Sobel.compgen.tcl 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/CvtColor_1.compgen.tcl 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.compgen.tcl 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.constraint.tcl 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=28
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=16
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=36 #gSsdmPorts=28
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.tbgen.tcl 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.tbgen.tcl 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.tbgen.tcl 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.tbgen.tcl 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.tbgen.tcl 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.tbgen.tcl 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.tbgen.tcl 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_export -xo 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.constraint.tcl 
Execute       sc_get_clocks ov5640_sobel 
Execute       source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist: D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 375.699 ; gain = 292.879
INFO: [SYSC 207-301] Generating SystemC RTL for ov5640_sobel.
INFO: [VHDL 208-304] Generating VHDL RTL for ov5640_sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for ov5640_sobel.
Command     autosyn done; 5.312 sec.
Execute     get_part 
Execute     get_config_export -sdx_tcl 
Command   csynth_design done; 21.358 sec.
Command ap_source done; 21.545 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1 opened at Fri Apr 12 14:38:16 +0800 2024
Execute     config_clock -quiet -name default -period 20 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg400-2 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.151 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -auto_prefix 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/APP/VIVADO/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source D:/APP/VIVADO/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/APP/VIVADO/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source D:/APP/VIVADO/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/APP/VIVADO/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=20.000 (was NA)
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/APP/VIVADO/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source D:/APP/VIVADO/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/APP/VIVADO/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source D:/APP/VIVADO/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/APP/VIVADO/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=ov5640_sobel xml_exists=1
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.rtl_wrap.cfg.tcl 
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.rtl_wrap.cfg.tcl 
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.rtl_wrap.cfg.tcl 
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.tbgen.tcl 
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Block_Mat_exit49_pro.compgen.tcl 
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Sobel.compgen.tcl 
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/CvtColor_1.compgen.tcl 
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Block_Mat_exit49_pro.compgen.tcl 
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Sobel.compgen.tcl 
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/CvtColor_1.compgen.tcl 
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Block_Mat_exit49_pro.compgen.tcl 
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Sobel.compgen.tcl 
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/CvtColor_1.compgen.tcl 
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.compgen.tcl 
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.constraint.tcl 
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=28
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=28
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.tbgen.tcl 
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.tbgen.tcl 
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.tbgen.tcl 
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.tbgen.tcl 
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.tbgen.tcl 
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.tbgen.tcl 
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.tbgen.tcl 
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=ov5640_sobel
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.rtl_wrap.cfg.tcl 
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.rtl_wrap.cfg.tcl 
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.rtl_wrap.cfg.tcl 
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.tbgen.tcl 
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.tbgen.tcl 
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=ov5640_sobel
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.rtl_wrap.cfg.tcl 
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.rtl_wrap.cfg.tcl 
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.rtl_wrap.cfg.tcl 
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.tbgen.tcl 
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.tbgen.tcl 
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.tbgen.tcl 
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.constraint.tcl 
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.tbgen.tcl 
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.constraint.tcl 
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/ov5640_sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-rtl-files
INFO-FLOW: DBG:CMD:       copy-tb-data-files
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO-FLOW: DBG:CMD: read_platform_lib D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/APP/VIVADO/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source D:/APP/VIVADO/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/APP/VIVADO/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source D:/APP/VIVADO/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/APP/VIVADO/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/APP/VIVADO/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:     exec D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_hls/solution1/impl/ip/pack.bat
Command   export_design done; 5.195 sec.
Command ap_source done; 5.348 sec.
Execute cleanup_all 
