# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../sources/PIPELINE_Test/PIPELINE/src/Mod_IF/instruction_mem.v" \
"../../../../../sources/PIPELINE_Test/PIPELINE/sims/Mod_IF/instruction_mem_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
