\doxysection{tlm\+::tlm\+\_\+fw\+\_\+transport\+\_\+if\texorpdfstring{$<$}{<} TYPES \texorpdfstring{$>$}{>} Class Template Reference}
\hypertarget{classtlm_1_1tlm__fw__transport__if}{}\label{classtlm_1_1tlm__fw__transport__if}\index{tlm::tlm\_fw\_transport\_if$<$ TYPES $>$@{tlm::tlm\_fw\_transport\_if$<$ TYPES $>$}}


{\ttfamily \#include $<$tlm\+\_\+fw\+\_\+bw\+\_\+ifs.\+h$>$}



Inheritance diagram for tlm\+::tlm\+\_\+fw\+\_\+transport\+\_\+if\texorpdfstring{$<$}{<} TYPES \texorpdfstring{$>$}{>}\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classtlm_1_1tlm__fw__transport__if__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for tlm\+::tlm\+\_\+fw\+\_\+transport\+\_\+if\texorpdfstring{$<$}{<} TYPES \texorpdfstring{$>$}{>}\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classtlm_1_1tlm__fw__transport__if__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Additional Inherited Members}
\doxysubsection*{Public Member Functions inherited from \mbox{\hyperlink{classtlm_1_1tlm__fw__nonblocking__transport__if}{tlm\+::tlm\+\_\+fw\+\_\+nonblocking\+\_\+transport\+\_\+if$<$ TYPES\+::tlm\+\_\+payload\+\_\+type, TYPES\+::tlm\+\_\+phase\+\_\+type $>$}}}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{namespacetlm_adac10369502c45362dded44267fea971}{tlm\+\_\+sync\+\_\+enum}} \mbox{\hyperlink{classtlm_1_1tlm__fw__nonblocking__transport__if_a542b68459126ea6c9431174df4f97d14}{nb\+\_\+transport\+\_\+fw}} (TYPES\+::tlm\+\_\+payload\+\_\+type \&\mbox{\hyperlink{class_sysc_add__pv}{trans}}, TYPES\+::tlm\+\_\+phase\+\_\+type \&\mbox{\hyperlink{class_sysc_add__pv}{phase}}, \mbox{\hyperlink{classsc__core_1_1sc__time}{sc\+\_\+core\+::sc\+\_\+time}} \&t)=0
\end{DoxyCompactItemize}
\doxysubsection*{Public Member Functions inherited from \mbox{\hyperlink{classsc__core_1_1sc__interface}{sc\+\_\+core\+::sc\+\_\+interface}}}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classsc__core_1_1sc__interface_a7c93074c41900149ab2ac84bd6787ae6}{register\+\_\+port}} (\mbox{\hyperlink{classsc__core_1_1sc__port__base}{sc\+\_\+port\+\_\+base}} \&\mbox{\hyperlink{class_sysc_add__pv}{port\+\_\+}}, \mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{class_sysc_add__pv}{char}} \texorpdfstring{$\ast$}{*}\mbox{\hyperlink{class_sysc_add__pv}{if\+\_\+typename\+\_\+}})
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__core_1_1sc__event}{sc\+\_\+event}} \& \mbox{\hyperlink{classsc__core_1_1sc__interface_a831ba56976468161cc7967baaead1045}{default\+\_\+event}} () \mbox{\hyperlink{class_sysc_add__pv}{const}}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__interface_adbe820669c3473b5f6605a842b0b0835}{\texorpdfstring{$\sim$}{\string~}sc\+\_\+interface}} ()
\end{DoxyCompactItemize}
\doxysubsection*{Public Member Functions inherited from \mbox{\hyperlink{classtlm_1_1tlm__blocking__transport__if}{tlm\+::tlm\+\_\+blocking\+\_\+transport\+\_\+if$<$ TYPES\+::tlm\+\_\+payload\+\_\+type $>$}}}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classtlm_1_1tlm__blocking__transport__if_a0d86fcef8ec8629e8325af784e34702f}{b\+\_\+transport}} (TYPES\+::tlm\+\_\+payload\+\_\+type \&\mbox{\hyperlink{class_sysc_add__pv}{trans}}, \mbox{\hyperlink{classsc__core_1_1sc__time}{sc\+\_\+core\+::sc\+\_\+time}} \&t)=0
\end{DoxyCompactItemize}
\doxysubsection*{Public Member Functions inherited from \mbox{\hyperlink{classtlm_1_1tlm__fw__direct__mem__if}{tlm\+::tlm\+\_\+fw\+\_\+direct\+\_\+mem\+\_\+if$<$ TYPES\+::tlm\+\_\+payload\+\_\+type $>$}}}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{bool}} \mbox{\hyperlink{classtlm_1_1tlm__fw__direct__mem__if_ad6a97ca72a1d8a5c7306f56fb3272812}{get\+\_\+direct\+\_\+mem\+\_\+ptr}} (TYPES\+::tlm\+\_\+payload\+\_\+type \&\mbox{\hyperlink{class_sysc_add__pv}{trans}}, \mbox{\hyperlink{classtlm_1_1tlm__dmi}{tlm\+\_\+dmi}} \&\mbox{\hyperlink{class_sysc_add__pv}{dmi\+\_\+data}})=0
\end{DoxyCompactItemize}
\doxysubsection*{Public Member Functions inherited from \mbox{\hyperlink{classtlm_1_1tlm__transport__dbg__if}{tlm\+::tlm\+\_\+transport\+\_\+dbg\+\_\+if$<$ TYPES\+::tlm\+\_\+payload\+\_\+type $>$}}}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{unsigned}} int \mbox{\hyperlink{classtlm_1_1tlm__transport__dbg__if_a52237c74db249fb83ebe6d34c0edb768}{transport\+\_\+dbg}} (TYPES\+::tlm\+\_\+payload\+\_\+type \&\mbox{\hyperlink{class_sysc_add__pv}{trans}})=0
\end{DoxyCompactItemize}
\doxysubsection*{Protected Member Functions inherited from \mbox{\hyperlink{classsc__core_1_1sc__interface}{sc\+\_\+core\+::sc\+\_\+interface}}}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classsc__core_1_1sc__interface_a683561f63d51dc7665a0d205ecbbdf43}{sc\+\_\+interface}} ()
\end{DoxyCompactItemize}


The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+BJRODIER/\+Documents/\+QT\+\_\+\+REPO/\+QT\+\_\+\+VHDL\+\_\+simulator/code/\+Ressources/\+System\+C/include/tlm\+\_\+core/tlm\+\_\+2/tlm\+\_\+2\+\_\+interfaces/\mbox{\hyperlink{tlm__fw__bw__ifs_8h}{tlm\+\_\+fw\+\_\+bw\+\_\+ifs.\+h}}\end{DoxyCompactItemize}
