###############################################################
#  Generated by:      Cadence Encounter 10.13-s089_1
#  OS:                Linux x86_64(Host ID elab2.109)
#  Generated on:      Fri Jan 22 14:14:38 2016
#  Design:            top
#  Command:           defOut -floorplan ../../../2_DESIGN/0118/netlist/TestC...
###############################################################
VERSION 5.7 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN top ;
UNITS DISTANCE MICRONS 1000 ;

PROPERTYDEFINITIONS
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 0.000 ;
    DESIGN FE_CORE_BOX_UR_X REAL 3500.000 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 0.000 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 2000.000 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 3500000 2000000 ) ;


TRACKS Y 1000 DO 1999 STEP 1000 LAYER METAL6 ;
TRACKS X 1000 DO 3499 STEP 1000 LAYER METAL6 ;
TRACKS X 1000 DO 3499 STEP 1000 LAYER METAL5 ;
TRACKS Y 1000 DO 1999 STEP 1000 LAYER METAL5 ;
TRACKS Y 1000 DO 1999 STEP 1000 LAYER METAL4 ;
TRACKS X 1000 DO 3499 STEP 1000 LAYER METAL4 ;
TRACKS X 1000 DO 3499 STEP 1000 LAYER METAL3 ;
TRACKS Y 1000 DO 1999 STEP 1000 LAYER METAL3 ;
TRACKS Y 1000 DO 1999 STEP 1000 LAYER METAL2 ;
TRACKS X 1000 DO 3499 STEP 1000 LAYER METAL2 ;
TRACKS X 1000 DO 3499 STEP 1000 LAYER METAL1 ;
TRACKS Y 1000 DO 1999 STEP 1000 LAYER METAL1 ;

GCELLGRID X 3491000 DO 2 STEP 9000 ;
GCELLGRID X 1000 DO 350 STEP 10000 ;
GCELLGRID X 0 DO 2 STEP 1000 ;
GCELLGRID Y 1991000 DO 2 STEP 9000 ;
GCELLGRID Y 1000 DO 200 STEP 10000 ;
GCELLGRID Y 0 DO 2 STEP 1000 ;

COMPONENTS 15 ;
- B1_01 block1 + FIXED ( 2290000 1313300 ) N
 ;
- B2_01 block2 + FIXED ( 0 665600 ) S
 ;
- B2_02 block2 + PLACED ( 67300 1325000 ) FN
 ;
- B3_01 block3 + PLACED ( 136200 76500 ) S
 ;
- B4_01 block4 + PLACED ( 3051300 529000 ) FW
 ;
- B4_02 block4 + PLACED ( 2906800 230300 ) FW
 ;
- B4_03 block4 + PLACED ( 2357500 860700 ) E
 ;
- B4_04 block4 + PLACED ( 2320700 454200 ) E
 ;
- B4_05 block4 + FIXED ( 2736800 848300 ) E
 ;
- B4_06 block4 + PLACED ( 2584300 181800 ) FW
 ;
- B5_01 block5 + PLACED ( 1012900 1378100 ) W
 ;
- B5_02 block5 + FIXED ( 1086000 442700 ) FW
 ;
- B5_03 block5 + FIXED ( 987500 1578100 ) FE
 ;
- B5_04 block5 + FIXED ( 1056600 1048400 ) FE
 ;
- B5_05 block5 + FIXED ( 1039900 848400 ) W
 ;
END COMPONENTS

PINS 6 ;
- VDD1 + NET VDD1 + DIRECTION INPUT + USE POWER
 + PORT
  + LAYER METAL6 ( -5000 0 ) ( 5000 1000 )
  + FIXED ( 200000 0 ) N ;
- VDD2 + NET VDD2 + DIRECTION INPUT + USE POWER
  + LAYER METAL6 ( -5000 0 ) ( 5000 1000 )
  + FIXED ( 500000 0 ) N ;
- VDD3 + NET VDD3 + DIRECTION INPUT + USE POWER
  + LAYER METAL6 ( -5000 0 ) ( 5000 1000 )
  + FIXED ( 1000000 0 ) N ;
- VDD4 + NET VDD4 + DIRECTION INPUT + USE POWER
  + LAYER METAL6 ( -5000 0 ) ( 5000 1000 )
  + FIXED ( 1200000 0 ) N ;
- VDD5 + NET VDD5 + DIRECTION INPUT + USE POWER
  + LAYER METAL6 ( -5000 0 ) ( 5000 1000 )
  + FIXED ( 1500000 0 ) N ;
- VDD6 + NET VDD6 + DIRECTION INPUT + USE POWER
  + LAYER METAL6 ( -5000 0 ) ( 5000 1000 )
  + FIXED ( 2000000 0 ) N ;
END PINS


END DESIGN
