
---------------------------------- Formula Set ----------------------------------

PRE	F0= CP0[ASID]=pid
	F1= PC[Out]=addr
	F2= IMem[{pid,addr}]={0,rS,rT,rD,0,11}
	F3= GPR[rS]=a
	F4= GPR[rT]=b

IF	F5= CP0.ASID=>IMMU.PID
	F6= PC.Out=>IMMU.IEA
	F7= IMMU.Addr=>IAddrReg.In
	F8= IMMU.Hit=>CU_IF.IMMUHit
	F9= PC.Out=>ICache.IEA
	F10= ICache.Out=>IR_IMMU.In
	F11= ICache.Out=>ICacheReg.In
	F12= ICache.Hit=>CU_IF.ICacheHit
	F13= ICache.Out=>IR_ID.In
	F14= CU_IF.IMMUHitOut=>CU_ID.IMMUHit
	F15= CU_IF.ICacheHitOut=>CU_ID.ICacheHit
	F16= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit
	F17= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit
	F18= ICache.Hit=>FU.ICacheHit
	F19= FU.Halt_IF=>CU_IF.Halt
	F20= FU.Bub_IF=>CU_IF.Bub
	F21= CtrlASIDIn=0
	F22= CtrlCP0=0
	F23= CtrlEPCIn=0
	F24= CtrlExCodeIn=0
	F25= CtrlIMMU=0
	F26= CtrlPC=0
	F27= CtrlPCInc=0
	F28= CtrlIAddrReg=1
	F29= CtrlICache=0
	F30= CtrlIR_IMMU=1
	F31= CtrlICacheReg=1
	F32= CtrlIR_ID=0
	F33= CtrlIMem=0
	F34= CtrlIRMux=0
	F35= CtrlGPR=0
	F36= CtrlA_EX=0
	F37= CtrlB_EX=0
	F38= CtrlIR_EX=0
	F39= CtrlConditionReg_MEM=0
	F40= CtrlIR_MEM=0
	F41= CtrlA_MEM=0
	F42= CtrlIR_DMMU1=0
	F43= CtrlIR_WB=0
	F44= CtrlA_DMMU1=0
	F45= CtrlA_WB=0
	F46= CtrlB_MEM=0
	F47= CtrlB_WB=0
	F48= CtrlConditionReg_DMMU1=0
	F49= CtrlConditionReg_WB=0
	F50= CtrlIR_DMMU2=0
	F51= CtrlA_DMMU2=0
	F52= CtrlConditionReg_DMMU2=0

IF(IMMU)	F53= IR_IMMU.Out=>FU.IR_IMMU
	F54= CU_ID.IMMUHitOut=>CU_ID.IMMUHit
	F55= CU_ID.ICacheHitOut=>CU_ID.ICacheHit
	F56= IAddrReg.Out=>IMem.RAddr
	F57= IMem.Out=>IRMux.MemData
	F58= ICacheReg.Out=>IRMux.CacheData
	F59= CU_IMMU.IMMUHit=>IRMux.MemSel
	F60= CU_IMMU.ICacheHit=>IRMux.CacheSel
	F61= IRMux.Out=>IR_ID.In
	F62= IMem.MEM8WordOut=>ICache.WData
	F63= PC.Out=>ICache.IEA
	F64= FU.Halt_IMMU=>CU_IMMU.Halt
	F65= FU.Bub_IMMU=>CU_IMMU.Bub
	F66= CtrlASIDIn=0
	F67= CtrlCP0=0
	F68= CtrlEPCIn=0
	F69= CtrlExCodeIn=0
	F70= CtrlIMMU=0
	F71= CtrlPC=0
	F72= CtrlPCInc=1
	F73= CtrlIAddrReg=0
	F74= CtrlICache=1
	F75= CtrlIR_IMMU=0
	F76= CtrlICacheReg=0
	F77= CtrlIR_ID=1
	F78= CtrlIMem=0
	F79= CtrlIRMux=0
	F80= CtrlGPR=0
	F81= CtrlA_EX=0
	F82= CtrlB_EX=0
	F83= CtrlIR_EX=0
	F84= CtrlConditionReg_MEM=0
	F85= CtrlIR_MEM=0
	F86= CtrlA_MEM=0
	F87= CtrlIR_DMMU1=0
	F88= CtrlIR_WB=0
	F89= CtrlA_DMMU1=0
	F90= CtrlA_WB=0
	F91= CtrlB_MEM=0
	F92= CtrlB_WB=0
	F93= CtrlConditionReg_DMMU1=0
	F94= CtrlConditionReg_WB=0
	F95= CtrlIR_DMMU2=0
	F96= CtrlA_DMMU2=0
	F97= CtrlConditionReg_DMMU2=0

ID	F98= IR_ID.Out=>FU.IR_ID
	F99= CU_ID.IMMUHitOut=>CU_EX.IMMUHit
	F100= CU_ID.ICacheHitOut=>CU_EX.ICacheHit
	F101= IR_ID.Out31_26=>CU_ID.Op
	F102= IR_ID.Out25_21=>GPR.RReg1
	F103= IR_ID.Out20_16=>GPR.RReg2
	F104= IR_ID.Out5_0=>CU_ID.IRFunc
	F105= GPR.Rdata1=>FU.InID1
	F106= IR_ID.Out25_21=>FU.InID1_RReg
	F107= FU.OutID1=>A_EX.In
	F108= GPR.Rdata2=>FU.InID2
	F109= IR_ID.Out20_16=>FU.InID2_RReg
	F110= FU.OutID2=>B_EX.In
	F111= IR_ID.Out=>IR_EX.In
	F112= FU.Halt_ID=>CU_ID.Halt
	F113= FU.Bub_ID=>CU_ID.Bub
	F114= CtrlASIDIn=0
	F115= CtrlCP0=0
	F116= CtrlEPCIn=0
	F117= CtrlExCodeIn=0
	F118= CtrlIMMU=0
	F119= CtrlPC=0
	F120= CtrlPCInc=0
	F121= CtrlIAddrReg=0
	F122= CtrlICache=0
	F123= CtrlIR_IMMU=0
	F124= CtrlICacheReg=0
	F125= CtrlIR_ID=0
	F126= CtrlIMem=0
	F127= CtrlIRMux=0
	F128= CtrlGPR=0
	F129= CtrlA_EX=1
	F130= CtrlB_EX=1
	F131= CtrlIR_EX=1
	F132= CtrlConditionReg_MEM=0
	F133= CtrlIR_MEM=0
	F134= CtrlA_MEM=0
	F135= CtrlIR_DMMU1=0
	F136= CtrlIR_WB=0
	F137= CtrlA_DMMU1=0
	F138= CtrlA_WB=0
	F139= CtrlB_MEM=0
	F140= CtrlB_WB=0
	F141= CtrlConditionReg_DMMU1=0
	F142= CtrlConditionReg_WB=0
	F143= CtrlIR_DMMU2=0
	F144= CtrlA_DMMU2=0
	F145= CtrlConditionReg_DMMU2=0

EX	F146= IR_EX.Out=>FU.IR_EX
	F147= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit
	F148= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit
	F149= IR_EX.Out31_26=>CU_EX.Op
	F150= IR_EX.Out5_0=>CU_EX.IRFunc
	F151= CMPU.A=32'b0
	F152= B_EX.Out=>CMPU.B
	F153= CMPU.Func=6'b000011
	F154= CMPU.zero=>ConditionReg_MEM.In
	F155= IR_EX.Out=>IR_MEM.In
	F156= A_EX.Out=>A_MEM.In
	F157= IR_EX.Out15_11=>FU.InEX_WReg
	F158= CtrlASIDIn=0
	F159= CtrlCP0=0
	F160= CtrlEPCIn=0
	F161= CtrlExCodeIn=0
	F162= CtrlIMMU=0
	F163= CtrlPC=0
	F164= CtrlPCInc=0
	F165= CtrlIAddrReg=0
	F166= CtrlICache=0
	F167= CtrlIR_IMMU=0
	F168= CtrlICacheReg=0
	F169= CtrlIR_ID=0
	F170= CtrlIMem=0
	F171= CtrlIRMux=0
	F172= CtrlGPR=0
	F173= CtrlA_EX=0
	F174= CtrlB_EX=0
	F175= CtrlIR_EX=0
	F176= CtrlConditionReg_MEM=1
	F177= CtrlIR_MEM=1
	F178= CtrlA_MEM=1
	F179= CtrlIR_DMMU1=0
	F180= CtrlIR_WB=0
	F181= CtrlA_DMMU1=0
	F182= CtrlA_WB=0
	F183= CtrlB_MEM=0
	F184= CtrlB_WB=0
	F185= CtrlConditionReg_DMMU1=0
	F186= CtrlConditionReg_WB=0
	F187= CtrlIR_DMMU2=0
	F188= CtrlA_DMMU2=0
	F189= CtrlConditionReg_DMMU2=0

MEM	F190= IR_MEM.Out=>FU.IR_MEM
	F191= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit
	F192= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit
	F193= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit
	F194= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit
	F195= IR_MEM.Out31_26=>CU_MEM.Op
	F196= IR_MEM.Out5_0=>CU_MEM.IRFunc
	F197= IR_MEM.Out=>IR_DMMU1.In
	F198= IR_MEM.Out=>IR_WB.In
	F199= A_MEM.Out=>A_DMMU1.In
	F200= A_MEM.Out=>A_WB.In
	F201= B_MEM.Out=>B_WB.In
	F202= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In
	F203= ConditionReg_MEM.Out=>ConditionReg_WB.In
	F204= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit
	F205= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit
	F206= IR_MEM.Out15_11=>FU.InMEM_WReg
	F207= CtrlASIDIn=0
	F208= CtrlCP0=0
	F209= CtrlEPCIn=0
	F210= CtrlExCodeIn=0
	F211= CtrlIMMU=0
	F212= CtrlPC=0
	F213= CtrlPCInc=0
	F214= CtrlIAddrReg=0
	F215= CtrlICache=0
	F216= CtrlIR_IMMU=0
	F217= CtrlICacheReg=0
	F218= CtrlIR_ID=0
	F219= CtrlIMem=0
	F220= CtrlIRMux=0
	F221= CtrlGPR=0
	F222= CtrlA_EX=0
	F223= CtrlB_EX=0
	F224= CtrlIR_EX=0
	F225= CtrlConditionReg_MEM=0
	F226= CtrlIR_MEM=0
	F227= CtrlA_MEM=0
	F228= CtrlIR_DMMU1=1
	F229= CtrlIR_WB=1
	F230= CtrlA_DMMU1=1
	F231= CtrlA_WB=1
	F232= CtrlB_MEM=0
	F233= CtrlB_WB=1
	F234= CtrlConditionReg_DMMU1=1
	F235= CtrlConditionReg_WB=1
	F236= CtrlIR_DMMU2=0
	F237= CtrlA_DMMU2=0
	F238= CtrlConditionReg_DMMU2=0

MEM(DMMU1)	F239= IR_DMMU1.Out=>FU.IR_DMMU1
	F240= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit
	F241= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit
	F242= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit
	F243= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit
	F244= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2
	F245= IR_DMMU1.Out31_26=>CU_DMMU1.Op
	F246= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc
	F247= IR_DMMU1.Out=>IR_DMMU2.In
	F248= A_DMMU1.Out=>A_DMMU2.In
	F249= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In
	F250= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg
	F251= CtrlASIDIn=0
	F252= CtrlCP0=0
	F253= CtrlEPCIn=0
	F254= CtrlExCodeIn=0
	F255= CtrlIMMU=0
	F256= CtrlPC=0
	F257= CtrlPCInc=0
	F258= CtrlIAddrReg=0
	F259= CtrlICache=0
	F260= CtrlIR_IMMU=0
	F261= CtrlICacheReg=0
	F262= CtrlIR_ID=0
	F263= CtrlIMem=0
	F264= CtrlIRMux=0
	F265= CtrlGPR=0
	F266= CtrlA_EX=0
	F267= CtrlB_EX=0
	F268= CtrlIR_EX=0
	F269= CtrlConditionReg_MEM=0
	F270= CtrlIR_MEM=0
	F271= CtrlA_MEM=0
	F272= CtrlIR_DMMU1=0
	F273= CtrlIR_WB=0
	F274= CtrlA_DMMU1=0
	F275= CtrlA_WB=0
	F276= CtrlB_MEM=0
	F277= CtrlB_WB=0
	F278= CtrlConditionReg_DMMU1=0
	F279= CtrlConditionReg_WB=0
	F280= CtrlIR_DMMU2=1
	F281= CtrlA_DMMU2=1
	F282= CtrlConditionReg_DMMU2=1

MEM(DMMU2)	F283= IR_DMMU2.Out=>FU.IR_DMMU2
	F284= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit
	F285= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit
	F286= IR_DMMU2.Out31_26=>CU_DMMU2.Op
	F287= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc
	F288= IR_DMMU2.Out=>IR_WB.In
	F289= A_DMMU2.Out=>A_WB.In
	F290= ConditionReg_DMMU2.Out=>ConditionReg_WB.In
	F291= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg
	F292= CtrlASIDIn=0
	F293= CtrlCP0=0
	F294= CtrlEPCIn=0
	F295= CtrlExCodeIn=0
	F296= CtrlIMMU=0
	F297= CtrlPC=0
	F298= CtrlPCInc=0
	F299= CtrlIAddrReg=0
	F300= CtrlICache=0
	F301= CtrlIR_IMMU=0
	F302= CtrlICacheReg=0
	F303= CtrlIR_ID=0
	F304= CtrlIMem=0
	F305= CtrlIRMux=0
	F306= CtrlGPR=0
	F307= CtrlA_EX=0
	F308= CtrlB_EX=0
	F309= CtrlIR_EX=0
	F310= CtrlConditionReg_MEM=0
	F311= CtrlIR_MEM=0
	F312= CtrlA_MEM=0
	F313= CtrlIR_DMMU1=0
	F314= CtrlIR_WB=1
	F315= CtrlA_DMMU1=0
	F316= CtrlA_WB=1
	F317= CtrlB_MEM=0
	F318= CtrlB_WB=0
	F319= CtrlConditionReg_DMMU1=0
	F320= CtrlConditionReg_WB=1
	F321= CtrlIR_DMMU2=0
	F322= CtrlA_DMMU2=0
	F323= CtrlConditionReg_DMMU2=0

WB	F324= IR_WB.Out=>FU.IR_WB
	F325= IR_WB.Out31_26=>CU_WB.Op
	F326= IR_WB.Out5_0=>CU_WB.IRFunc
	F327= IR_WB.Out15_11=>GPR.WReg
	F328= A_WB.Out=>GPR.WData
	F329= A_WB.Out=>FU.InWB
	F330= IR_WB.Out15_11=>FU.InWB_WReg
	F331= ConditionReg_WB.Out=>CU_WB.zero
	F332= CtrlASIDIn=0
	F333= CtrlCP0=0
	F334= CtrlEPCIn=0
	F335= CtrlExCodeIn=0
	F336= CtrlIMMU=0
	F337= CtrlPC=0
	F338= CtrlPCInc=0
	F339= CtrlIAddrReg=0
	F340= CtrlICache=0
	F341= CtrlIR_IMMU=0
	F342= CtrlICacheReg=0
	F343= CtrlIR_ID=0
	F344= CtrlIMem=0
	F345= CtrlIRMux=0
	F346= CtrlGPR=0
	F347= CtrlA_EX=0
	F348= CtrlB_EX=0
	F349= CtrlIR_EX=0
	F350= CtrlConditionReg_MEM=0
	F351= CtrlIR_MEM=0
	F352= CtrlA_MEM=0
	F353= CtrlIR_DMMU1=0
	F354= CtrlIR_WB=0
	F355= CtrlA_DMMU1=0
	F356= CtrlA_WB=0
	F357= CtrlB_MEM=0
	F358= CtrlB_WB=0
	F359= CtrlConditionReg_DMMU1=0
	F360= CtrlConditionReg_WB=0
	F361= CtrlIR_DMMU2=0
	F362= CtrlA_DMMU2=0
	F363= CtrlConditionReg_DMMU2=0

POST	F364= PC[Out]=addr+4
	F365= [ConditionReg_WB]=CompareS(32'b0,FU(b))
	F366= ICache[line_addr]=IMemGet8Word({pid,addr})

