$comment
	File created using the following command:
		vcd file I2C.msim.vcd -direction
$end
$date
	Mon Nov 03 18:52:00 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Inter_Integrated_Circuit_vlg_vec_tst $end
$var reg 1 ! scl $end
$var reg 1 " sda $end
$var wire 1 # ack $end
$var wire 1 $ hab_dat $end
$var wire 1 % hab_dir $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - inst3|SYNTHESIZED_WIRE_3~combout $end
$var wire 1 . inst2|SYNTHESIZED_WIRE_2~combout $end
$var wire 1 / inst3|SYNTHESIZED_WIRE_3~clkctrl_outclk $end
$var wire 1 0 inst2|SYNTHESIZED_WIRE_2~clkctrl_outclk $end
$var wire 1 1 ack~output_o $end
$var wire 1 2 hab_dir~output_o $end
$var wire 1 3 hab_dat~output_o $end
$var wire 1 4 scl~input_o $end
$var wire 1 5 scl~inputclkctrl_outclk $end
$var wire 1 6 inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout $end
$var wire 1 7 ~GND~combout $end
$var wire 1 8 inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0_combout $end
$var wire 1 9 inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|cout_actual~combout $end
$var wire 1 : inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT $end
$var wire 1 ; inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout $end
$var wire 1 < inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT $end
$var wire 1 = inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout $end
$var wire 1 > inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT $end
$var wire 1 ? inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout $end
$var wire 1 @ inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT $end
$var wire 1 A inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_comb_bita3~0_combout $end
$var wire 1 B sda~input_o $end
$var wire 1 C inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[0]~feeder_combout $end
$var wire 1 D inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[1]~feeder_combout $end
$var wire 1 E inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[3]~feeder_combout $end
$var wire 1 F inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[4]~feeder_combout $end
$var wire 1 G inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[5]~feeder_combout $end
$var wire 1 H inst3|b2v_Comparador|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~0_combout $end
$var wire 1 I inst|reg_fstate~2_combout $end
$var wire 1 J inst|fstate.R_W~q $end
$var wire 1 K inst|fstate.A_C_K~feeder_combout $end
$var wire 1 L inst|fstate.A_C_K~q $end
$var wire 1 M inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout $end
$var wire 1 N inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT $end
$var wire 1 O inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout $end
$var wire 1 P inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT $end
$var wire 1 Q inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT $end
$var wire 1 R inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout $end
$var wire 1 S inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT $end
$var wire 1 T inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_comb_bita3~0_combout $end
$var wire 1 U inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|cout_actual~combout $end
$var wire 1 V inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout $end
$var wire 1 W inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0_combout $end
$var wire 1 X inst|Selector0~0_combout $end
$var wire 1 Y inst|Selector0~1_combout $end
$var wire 1 Z inst|Selector0~2_combout $end
$var wire 1 [ inst|fstate.Oscioso~q $end
$var wire 1 \ inst|Selector1~0_combout $end
$var wire 1 ] inst|fstate.Guarda_dir~q $end
$var wire 1 ^ inst|Selector2~0_combout $end
$var wire 1 _ inst|fstate.Guarda_dato~q $end
$var wire 1 ` inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] $end
$var wire 1 a inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] $end
$var wire 1 b inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] $end
$var wire 1 c inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $end
$var wire 1 d inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs [6] $end
$var wire 1 e inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs [5] $end
$var wire 1 f inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs [4] $end
$var wire 1 g inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs [3] $end
$var wire 1 h inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs [2] $end
$var wire 1 i inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs [1] $end
$var wire 1 j inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs [0] $end
$var wire 1 k inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] $end
$var wire 1 l inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] $end
$var wire 1 m inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] $end
$var wire 1 n inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $end
$var wire 1 o inst3|b2v_Comparador|LPM_COMPARE_component|auto_generated|aneb_result_wire [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0#
0$
0%
x&
0'
1(
x)
1*
1+
1,
0-
0.
0/
00
01
02
03
04
05
16
07
08
09
0:
0;
1<
0=
0>
0?
1@
0A
1B
1C
0D
0E
0F
0G
1H
0I
0J
0K
0L
1M
0N
0O
1P
0Q
0R
1S
0T
0U
0V
0W
1X
1Y
0Z
0[
0\
0]
0^
0_
0c
0b
0a
0`
0j
0i
0h
0g
0f
0e
0d
0n
0m
0l
0k
1o
$end
#16500
1!
14
15
0&
#33000
0!
04
05
1&
#49500
1!
14
15
0&
#66000
0!
04
05
1&
#80000
0"
0B
0&
1\
0X
0C
0Y
1Z
#82500
1!
14
15
1&
1[
1]
1-
12
1/
1%
1n
1:
06
1;
#99000
0!
04
05
0&
0-
0/
#115500
1!
14
15
1&
1-
1/
1m
0n
0<
0;
0:
16
1=
1<
1;
0=
#120000
1"
1B
0&
1C
#132000
0!
04
05
1&
0-
0/
#148500
1!
14
15
0&
1-
1/
1j
1n
1D
1:
06
0<
0;
1=
#160000
0"
0B
1&
0C
#165000
0!
04
05
0&
0-
0/
#181500
1!
14
15
1&
1-
1/
1i
0j
1l
0m
0n
0D
1>
0=
1<
1;
0:
16
1?
0>
1=
0;
0?
#198000
0!
04
05
0&
0-
0/
#214500
1!
14
15
1&
1-
1/
1h
0i
1n
1E
1:
06
1;
#231000
0!
04
05
0&
0-
0/
#247500
1!
14
15
1&
1-
1/
1g
0h
1m
0n
1F
0E
0<
0;
0:
16
1>
0=
1<
1;
1?
0>
1=
0?
#264000
0!
04
05
0&
0-
0/
#270000
1"
1B
1&
1C
#280500
1!
14
15
0&
1-
1/
1f
0g
1j
1n
1G
0F
1D
1:
06
0<
0;
1>
0=
1?
#297000
0!
04
05
1&
0-
0/
#313500
1!
14
15
0&
1-
1/
1e
0f
1i
1k
0l
0m
0n
0H
0G
0@
0?
18
0>
1=
1<
1;
0:
16
0o
1A
19
1@
1?
0=
0;
1I
0\
0A
#330000
0"
0!
0B
04
05
1&
0C
0-
0/
#346500
1!
14
15
0&
1-
1/
1d
0e
1h
0j
0k
1J
0]
1H
1o
1E
0D
0?
08
1K
0I
0-
02
0/
0%
09
#363000
0!
04
05
1&
#379500
1!
14
15
0&
0J
1L
0K
1^
11
1#
#390000
1"
1B
1&
1C
#396000
0!
04
05
0&
#520000
1!
14
15
1&
1_
0L
1.
13
01
10
1$
0#
1c
1N
0M
1O
#528000
0!
04
05
0&
0.
00
#544500
1!
14
15
1&
1.
10
0c
1b
0N
1M
0P
0O
1P
1O
1V
0V
#561000
0!
04
05
0&
0.
00
#577500
1!
14
15
1&
1.
10
1c
1N
0M
0P
0O
1V
#594000
0!
04
05
0&
0.
00
#610500
1!
14
15
1&
1.
10
1a
0c
0b
1Q
0V
0N
1M
1P
1O
1R
0O
0Q
1V
0R
#620000
0"
0B
0&
0C
#627000
0!
04
05
1&
0.
00
#643500
1!
14
15
0&
1.
10
1c
1N
0M
1O
#660000
0!
04
05
1&
0.
00
#676500
1!
14
15
0&
1.
10
0c
1b
0N
1M
0P
0O
1P
1O
1Q
0V
0Q
1V
1R
0R
#680000
1"
1B
1&
1C
#693000
0!
04
05
0&
0.
00
#709500
1!
14
15
1&
1.
10
1c
1N
0M
0P
0O
1Q
0V
1R
#720000
0"
0B
0&
0C
#726000
0!
04
05
1&
0.
00
#742500
1!
14
15
0&
1.
10
0a
0c
1`
0b
1W
0Q
1V
0N
1M
0S
0R
1P
1O
0^
1Y
1U
1S
1R
0O
1T
0V
0Z
0T
#759000
0!
04
05
1&
0.
00
#760000
1"
1B
0&
1C
#775500
1!
14
15
1&
1.
10
0`
0[
0_
0W
0R
1X
0Y
0.
03
00
0$
1Y
0U
1Z
0Z
#792000
0!
04
05
0&
#800000
0"
0B
1&
1\
0X
0C
0Y
1Z
#808500
1!
14
15
0&
1[
1]
1-
12
1/
1%
0d
1g
0i
1n
1F
1:
06
1;
#825000
0!
04
05
1&
0-
0/
#840000
1"
1B
0&
1C
#841500
1!
14
15
1&
1-
1/
1f
0h
1j
1m
0n
1G
0E
1D
0<
0;
0:
16
1=
1<
1;
0=
#858000
0!
04
05
0&
0-
0/
#874500
1!
14
15
1&
1-
1/
1e
0g
1i
1n
0F
1:
06
0<
0;
1=
#880000
0"
0B
0&
0C
#891000
0!
04
05
1&
0-
0/
#907500
1!
14
15
0&
1-
1/
1d
0f
1h
0j
1l
0m
0n
0G
1E
0D
1>
0=
1<
1;
0:
16
1?
0>
1=
0;
0?
#920000
1"
1B
1&
1C
#924000
0!
04
05
0&
0-
0/
#940500
1!
14
15
1&
1-
1/
0e
1g
0i
1j
1n
1F
1D
1:
06
1;
#957000
0!
04
05
0&
0-
0/
#960000
0"
0B
1&
0C
#973500
1!
14
15
0&
1-
1/
0d
1f
0h
1i
0j
1m
0n
1G
0E
0D
0<
0;
0:
16
1>
0=
1<
1;
1?
0>
1=
0?
#990000
0!
04
05
1&
0-
0/
#1000000
