

================================================================
== Vitis HLS Report for 'Autocorrelation_Pipeline_VITIS_LOOP_64_1'
================================================================
* Date:           Fri Feb 28 00:23:42 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        GSM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  2.173 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      165|      165|  1.320 us|  1.320 us|  165|  165|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_64_1  |      163|      163|         5|          1|          1|   160|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.56>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%k_2 = alloca i32 1" [data/benchmarks/gsm/gsm_lpc.c:39]   --->   Operation 8 'alloca' 'k_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln64_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln64"   --->   Operation 9 'read' 'zext_ln64_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln64_cast = zext i15 %zext_ln64_read"   --->   Operation 10 'zext' 'zext_ln64_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %indata, void @empty_9, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln39 = store i8 0, i8 %k_2" [data/benchmarks/gsm/gsm_lpc.c:39]   --->   Operation 12 'store' 'store_ln39' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc29"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%k = load i8 %k_2" [data/benchmarks/gsm/gsm_lpc.c:64]   --->   Operation 14 'load' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.70ns)   --->   "%icmp_ln64 = icmp_eq  i8 %k, i8 160" [data/benchmarks/gsm/gsm_lpc.c:64]   --->   Operation 15 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.70ns)   --->   "%add_ln64 = add i8 %k, i8 1" [data/benchmarks/gsm/gsm_lpc.c:64]   --->   Operation 16 'add' 'add_ln64' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %for.inc29.split_ifconv, void %if.end32.loopexit.exitStub" [data/benchmarks/gsm/gsm_lpc.c:64]   --->   Operation 17 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln64_1 = zext i8 %k" [data/benchmarks/gsm/gsm_lpc.c:64]   --->   Operation 18 'zext' 'zext_ln64_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indata_addr = getelementptr i16 %indata, i64 0, i64 %zext_ln64_1" [data/benchmarks/gsm/gsm_lpc.c:65]   --->   Operation 19 'getelementptr' 'indata_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (1.17ns)   --->   "%indata_load = load i8 %indata_addr" [data/benchmarks/gsm/gsm_lpc.c:65]   --->   Operation 20 'load' 'indata_load' <Predicate = (!icmp_ln64)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln39 = store i8 %add_ln64, i8 %k_2" [data/benchmarks/gsm/gsm_lpc.c:39]   --->   Operation 21 'store' 'store_ln39' <Predicate = (!icmp_ln64)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.17>
ST_2 : Operation 22 [1/2] (1.17ns)   --->   "%indata_load = load i8 %indata_addr" [data/benchmarks/gsm/gsm_lpc.c:65]   --->   Operation 22 'load' 'indata_load' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln59 = sext i16 %indata_load" [data/benchmarks/gsm/gsm_add.c:59->data/benchmarks/gsm/gsm_lpc.c:65]   --->   Operation 23 'sext' 'sext_ln59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [3/3] (0.99ns) (grouped into DSP with root node prod)   --->   "%mul_ln59 = mul i31 %sext_ln59, i31 %zext_ln64_cast" [data/benchmarks/gsm/gsm_add.c:59->data/benchmarks/gsm/gsm_lpc.c:65]   --->   Operation 24 'mul' 'mul_ln59' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 25 [2/3] (0.99ns) (grouped into DSP with root node prod)   --->   "%mul_ln59 = mul i31 %sext_ln59, i31 %zext_ln64_cast" [data/benchmarks/gsm/gsm_add.c:59->data/benchmarks/gsm/gsm_lpc.c:65]   --->   Operation 25 'mul' 'mul_ln59' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.64>
ST_4 : Operation 26 [1/3] (0.00ns) (grouped into DSP with root node prod)   --->   "%mul_ln59 = mul i31 %sext_ln59, i31 %zext_ln64_cast" [data/benchmarks/gsm/gsm_add.c:59->data/benchmarks/gsm/gsm_lpc.c:65]   --->   Operation 26 'mul' 'mul_ln59' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 27 [2/2] (0.64ns) (root node of the DSP)   --->   "%prod = add i31 %mul_ln59, i31 16384" [data/benchmarks/gsm/gsm_add.c:59->data/benchmarks/gsm/gsm_lpc.c:65]   --->   Operation 27 'add' 'prod' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 35 'ret' 'ret_ln0' <Predicate = (icmp_ln64)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.82>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln39 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [data/benchmarks/gsm/gsm_lpc.c:39]   --->   Operation 28 'specpipeline' 'specpipeline_ln39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%speclooptripcount_ln39 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 160, i64 160, i64 160" [data/benchmarks/gsm/gsm_lpc.c:39]   --->   Operation 29 'speclooptripcount' 'speclooptripcount_ln39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [data/benchmarks/gsm/gsm_lpc.c:64]   --->   Operation 30 'specloopname' 'specloopname_ln64' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/2] (0.64ns) (root node of the DSP)   --->   "%prod = add i31 %mul_ln59, i31 16384" [data/benchmarks/gsm/gsm_add.c:59->data/benchmarks/gsm/gsm_lpc.c:65]   --->   Operation 31 'add' 'prod' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %prod, i32 15, i32 30" [data/benchmarks/gsm/gsm_add.c:61->data/benchmarks/gsm/gsm_lpc.c:65]   --->   Operation 32 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (1.17ns)   --->   "%store_ln65 = store i16 %trunc_ln, i8 %indata_addr" [data/benchmarks/gsm/gsm_lpc.c:65]   --->   Operation 33 'store' 'store_ln65' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln64 = br void %for.inc29" [data/benchmarks/gsm/gsm_lpc.c:64]   --->   Operation 34 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 1.564ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln39', data/benchmarks/gsm/gsm_lpc.c:39) of constant 0 on local variable 'k', data/benchmarks/gsm/gsm_lpc.c:39 [7]  (0.387 ns)
	'load' operation 8 bit ('k', data/benchmarks/gsm/gsm_lpc.c:64) on local variable 'k', data/benchmarks/gsm/gsm_lpc.c:39 [10]  (0.000 ns)
	'getelementptr' operation 8 bit ('indata_addr', data/benchmarks/gsm/gsm_lpc.c:65) [19]  (0.000 ns)
	'load' operation 16 bit ('a', data/benchmarks/gsm/gsm_lpc.c:65) on array 'indata' [20]  (1.177 ns)

 <State 2>: 2.173ns
The critical path consists of the following:
	'load' operation 16 bit ('a', data/benchmarks/gsm/gsm_lpc.c:65) on array 'indata' [20]  (1.177 ns)
	'mul' operation 31 bit of DSP[23] ('mul_ln59', data/benchmarks/gsm/gsm_add.c:59->data/benchmarks/gsm/gsm_lpc.c:65) [22]  (0.996 ns)

 <State 3>: 0.996ns
The critical path consists of the following:
	'mul' operation 31 bit of DSP[23] ('mul_ln59', data/benchmarks/gsm/gsm_add.c:59->data/benchmarks/gsm/gsm_lpc.c:65) [22]  (0.996 ns)

 <State 4>: 0.645ns
The critical path consists of the following:
	'mul' operation 31 bit of DSP[23] ('mul_ln59', data/benchmarks/gsm/gsm_add.c:59->data/benchmarks/gsm/gsm_lpc.c:65) [22]  (0.000 ns)
	'add' operation 31 bit of DSP[23] ('prod', data/benchmarks/gsm/gsm_add.c:59->data/benchmarks/gsm/gsm_lpc.c:65) [23]  (0.645 ns)

 <State 5>: 1.822ns
The critical path consists of the following:
	'add' operation 31 bit of DSP[23] ('prod', data/benchmarks/gsm/gsm_add.c:59->data/benchmarks/gsm/gsm_lpc.c:65) [23]  (0.645 ns)
	'store' operation 0 bit ('store_ln65', data/benchmarks/gsm/gsm_lpc.c:65) of variable 'trunc_ln', data/benchmarks/gsm/gsm_add.c:61->data/benchmarks/gsm/gsm_lpc.c:65 on array 'indata' [25]  (1.177 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
