Classic Timing Analyzer report for CCD_Simulator
Sun Jul 12 15:49:15 2009
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clk_100'
  7. tsu
  8. tco
  9. th
 10. Board Trace Model Assignments
 11. Input Transition Times
 12. Slow Corner Signal Integrity Metrics
 13. Fast Corner Signal Integrity Metrics
 14. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                              ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                              ; To                                                                                                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.355 ns                                       ; Zero_Cycle_Count[2]                                                                               ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]   ; --         ; Clk_100  ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.648 ns                                       ; lpm_mux6:inst33|lpm_mux:lpm_mux_component|mux_a9f:auto_generated|external_latency_ffsa[6]         ; Data[6]                                                                                           ; Clk_100    ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.366 ns                                       ; DDat[2]                                                                                           ; lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[2]                                                  ; --         ; Clk_100  ; 0            ;
; Clock Setup: 'Clk_100'       ; N/A   ; None          ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] ; lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[0] ; Clk_100    ; Clk_100  ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                   ;                                                                                                   ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP3C16F256C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Nominal Core Supply Voltage                                         ; 1.2V               ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; On                 ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clk_100         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clk_100'                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                              ; To                                                                                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] ; lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[1] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.962 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] ; lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[2] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.962 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] ; lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[0] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.962 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[1] ; lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[1] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.924 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[1] ; lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[2] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.924 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[1] ; lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[0] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.924 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] ; lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[1] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.819 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] ; lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.819 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[1] ; lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[1] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.781 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[1] ; lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.781 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst10                                                                                            ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7]   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.641 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst10                                                                                            ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.641 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst10                                                                                            ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.641 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst10                                                                                            ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.641 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst10                                                                                            ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.641 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst10                                                                                            ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.641 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst10                                                                                            ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.641 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst10                                                                                            ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.641 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst42                                                                                            ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[10]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.567 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst42                                                                                            ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[10]                                                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.558 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[1] ; lpm_mux6:inst33|lpm_mux:lpm_mux_component|mux_a9f:auto_generated|external_latency_ffsa[7]         ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.559 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[1] ; lpm_mux6:inst33|lpm_mux:lpm_mux_component|mux_a9f:auto_generated|external_latency_ffsa[5]         ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.559 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst42                                                                                            ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[3]                                                   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.554 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst42                                                                                            ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[10]                                                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.534 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst42                                                                                            ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.511 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_shiftreg10:inst29|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                 ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7]   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.494 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_shiftreg10:inst29|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                 ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.494 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_shiftreg10:inst29|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                 ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.494 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_shiftreg10:inst29|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                 ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.494 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_shiftreg10:inst29|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                 ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.494 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_shiftreg10:inst29|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                 ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.494 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_shiftreg10:inst29|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                 ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.494 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_shiftreg10:inst29|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                 ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.494 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[1] ; lpm_mux6:inst33|lpm_mux:lpm_mux_component|mux_a9f:auto_generated|external_latency_ffsa[6]         ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.464 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[1] ; lpm_mux6:inst33|lpm_mux:lpm_mux_component|mux_a9f:auto_generated|external_latency_ffsa[4]         ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.464 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst42                                                                                            ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[11]                                                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.390 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst42                                                                                            ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[11]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.388 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst42                                                                                            ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[11]                                                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.381 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst42                                                                                            ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.381 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst42                                                                                            ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[2]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.381 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst42                                                                                            ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.372 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst42                                                                                            ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[4]                                                   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.371 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst42                                                                                            ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[12]                                                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.365 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[0] ; lpm_mux6:inst33|lpm_mux:lpm_mux_component|mux_a9f:auto_generated|external_latency_ffsa[2]         ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.355 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst42                                                                                            ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[15]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.345 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst42                                                                                            ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[13]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.344 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst42                                                                                            ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.343 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst42                                                                                            ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[15]                                                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.341 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst42                                                                                            ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[5]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.341 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[0] ; lpm_mux6:inst33|lpm_mux:lpm_mux_component|mux_a9f:auto_generated|external_latency_ffsa[3]         ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.334 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst42                                                                                            ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[13]                                                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.337 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst42                                                                                            ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[15]                                                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.335 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst42                                                                                            ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[7]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.334 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst42                                                                                            ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[13]                                                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.328 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst42                                                                                            ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[5]                                                   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.327 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.322 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[14]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.322 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[6]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.322 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[14]                                                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.322 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[14]                                                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.322 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[14]                                                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.322 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[4]                                                   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.322 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[12]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.322 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[4]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.322 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[12]                                                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.322 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.322 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[12]                                                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.322 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[4]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.322 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[12]                                                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.322 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst42                                                                                            ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[0]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.334 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[1] ; lpm_mux6:inst33|lpm_mux:lpm_mux_component|mux_a9f:auto_generated|external_latency_ffsa[3]         ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.268 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[1] ; lpm_mux6:inst33|lpm_mux:lpm_mux_component|mux_a9f:auto_generated|external_latency_ffsa[2]         ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.268 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.276 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[2]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.276 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[1]                                                   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.276 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[9]                                                   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.276 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[1]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.276 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[9]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.276 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.276 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[9]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.276 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[1]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.276 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[9]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.276 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.276 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[8]                                                   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.276 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[8]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.276 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[8]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.276 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[8]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.276 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[15]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.255 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.255 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[15]                                                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.255 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[7]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.255 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[15]                                                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.255 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[15]                                                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.255 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[5]                                                   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.255 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[13]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.255 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[5]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.255 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[13]                                                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.255 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.255 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[13]                                                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.255 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[5]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.255 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[13]                                                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.255 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[11]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.220 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[3]                                                   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.220 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[11]                                                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.220 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[3]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.220 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[11]                                                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.220 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.220 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[11]                                                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.220 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[3]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.220 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[10]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.220 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[2]                                                   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.220 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[10]                                                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.220 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[2]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.220 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[10]                                                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.220 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[10]                                                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.220 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst42                                                                                            ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.201 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst42                                                                                            ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[14]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.200 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[0] ; lpm_mux6:inst33|lpm_mux:lpm_mux_component|mux_a9f:auto_generated|external_latency_ffsa[5]         ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.202 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[0] ; lpm_mux6:inst33|lpm_mux:lpm_mux_component|mux_a9f:auto_generated|external_latency_ffsa[7]         ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.200 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst42                                                                                            ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[12]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.198 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst42                                                                                            ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[6]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.195 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst42                                                                                            ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[12]                                                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.194 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst42                                                                                            ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[14]                                                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.193 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst42                                                                                            ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[6]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.208 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst42                                                                                            ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[7]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.206 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst42                                                                                            ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[0]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.206 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst42                                                                                            ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[14]                                                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.190 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst42                                                                                            ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[4]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.189 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst42                                                                                            ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[2]                                                   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.167 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst42                                                                                            ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[3]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.164 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[0] ; lpm_mux6:inst33|lpm_mux:lpm_mux_component|mux_a9f:auto_generated|external_latency_ffsa[4]         ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.165 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[0] ; lpm_mux6:inst33|lpm_mux:lpm_mux_component|mux_a9f:auto_generated|external_latency_ffsa[6]         ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.163 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[7]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.127 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[7]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.127 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[6]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.127 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[6]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.127 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[0]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.127 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[0]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.127 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst43                                                                                            ; lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[0]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.127 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst8                                                                                             ; lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[1] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.078 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst8                                                                                             ; lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[2] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.078 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst8                                                                                             ; lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[0] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.078 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                  ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[2]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.044 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]   ; inst10                                                                                            ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.053 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_shiftreg10:inst29|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                 ; lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[1] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_shiftreg10:inst29|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                 ; lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]   ; inst10                                                                                            ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.998 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[1] ; lpm_mux6:inst33|lpm_mux:lpm_mux_component|mux_a9f:auto_generated|external_latency_ffsa[1]         ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.985 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[1] ; lpm_mux6:inst33|lpm_mux:lpm_mux_component|mux_a9f:auto_generated|external_latency_ffsa[0]         ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.962 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]   ; inst10                                                                                            ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.941 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_shiftreg10:inst29|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                 ; lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[1] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.916 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_shiftreg10:inst29|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                 ; lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[2] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.916 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_shiftreg10:inst29|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                 ; lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[0] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.916 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst42                                                                                            ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[9]                                                   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.895 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]   ; inst10                                                                                            ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.883 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst42                                                                                            ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[9]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.878 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]   ; inst10                                                                                            ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.825 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]   ; inst10                                                                                            ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.762 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[6]                                                  ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[6]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.741 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst42                                                                                            ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[8]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.739 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst42                                                                                            ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.738 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst42                                                                                            ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[8]                                                   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.737 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst42                                                                                            ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.736 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst42                                                                                            ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[9]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.735 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst42                                                                                            ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[1]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.732 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst42                                                                                            ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[8]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.732 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst42                                                                                            ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.729 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[0] ; lpm_mux6:inst33|lpm_mux:lpm_mux_component|mux_a9f:auto_generated|external_latency_ffsa[0]         ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.725 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst42                                                                                            ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[1]                                                   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.724 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]   ; inst10                                                                                            ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.707 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]   ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7]   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.662 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7]   ; inst10                                                                                            ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.645 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]   ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7]   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.607 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]   ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.604 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[7]                                                  ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[7]                                                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.580 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[0] ; lpm_mux6:inst33|lpm_mux:lpm_mux_component|mux_a9f:auto_generated|external_latency_ffsa[1]         ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.577 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]   ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7]   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.550 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]   ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.549 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]   ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.546 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]   ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7]   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.492 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]   ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.492 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]   ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.491 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]   ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.488 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]   ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7]   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.434 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]   ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.434 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]   ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.434 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]   ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.433 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]   ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.430 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[0] ; lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[2] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.419 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]   ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.376 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]   ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.376 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]   ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.376 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]   ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.375 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]   ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.372 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]   ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7]   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.371 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[0] ; lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[1] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.361 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[1] ; lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[2] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.351 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]   ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.318 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]   ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.318 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]   ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]   ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.318 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                   ;                                                                                                   ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                  ;
+-------+--------------+------------+---------------------+-------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From                ; To                                                                                              ; To Clock ;
+-------+--------------+------------+---------------------+-------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 4.355 ns   ; Zero_Cycle_Count[2] ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2] ; Clk_100  ;
; N/A   ; None         ; 3.913 ns   ; Zero_Cycle_Count[0] ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0] ; Clk_100  ;
; N/A   ; None         ; 3.136 ns   ; Zero_Cycle_Count[7] ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7] ; Clk_100  ;
; N/A   ; None         ; 3.005 ns   ; Zero_Cycle_Count[6] ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6] ; Clk_100  ;
; N/A   ; None         ; 2.790 ns   ; Zero_Cycle_Count[1] ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1] ; Clk_100  ;
; N/A   ; None         ; 2.729 ns   ; Zero_Cycle_Count[4] ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4] ; Clk_100  ;
; N/A   ; None         ; 2.576 ns   ; Pixel_Started       ; inst10                                                                                          ; Clk_100  ;
; N/A   ; None         ; 2.573 ns   ; ADat[12]            ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[12]                                                ; Clk_100  ;
; N/A   ; None         ; 2.481 ns   ; ADat[4]             ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[4]                                                 ; Clk_100  ;
; N/A   ; None         ; 2.476 ns   ; Zero_Cycle_Count[5] ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5] ; Clk_100  ;
; N/A   ; None         ; 2.473 ns   ; BDat[10]            ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[10]                                               ; Clk_100  ;
; N/A   ; None         ; 2.394 ns   ; ADat[3]             ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[3]                                                 ; Clk_100  ;
; N/A   ; None         ; 2.392 ns   ; ADat[14]            ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[14]                                                ; Clk_100  ;
; N/A   ; None         ; 2.362 ns   ; CDat[11]            ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[11]                                               ; Clk_100  ;
; N/A   ; None         ; 2.360 ns   ; BDat[2]             ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[2]                                                ; Clk_100  ;
; N/A   ; None         ; 2.357 ns   ; CDat[12]            ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[12]                                               ; Clk_100  ;
; N/A   ; None         ; 2.339 ns   ; DDat[3]             ; lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[3]                                                ; Clk_100  ;
; N/A   ; None         ; 2.321 ns   ; BDat[14]            ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[14]                                               ; Clk_100  ;
; N/A   ; None         ; 2.313 ns   ; BDat[8]             ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[8]                                                ; Clk_100  ;
; N/A   ; None         ; 2.309 ns   ; Zero_Cycle_Count[3] ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3] ; Clk_100  ;
; N/A   ; None         ; 2.211 ns   ; DDat[8]             ; lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[8]                                                ; Clk_100  ;
; N/A   ; None         ; 2.198 ns   ; CDat[5]             ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                ; Clk_100  ;
; N/A   ; None         ; 2.160 ns   ; DDat[15]            ; lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[15]                                               ; Clk_100  ;
; N/A   ; None         ; 2.156 ns   ; BDat[3]             ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[3]                                                ; Clk_100  ;
; N/A   ; None         ; 2.134 ns   ; DDat[13]            ; lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[13]                                               ; Clk_100  ;
; N/A   ; None         ; 2.133 ns   ; BDat[1]             ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[1]                                                ; Clk_100  ;
; N/A   ; None         ; 2.128 ns   ; BDat[4]             ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[4]                                                ; Clk_100  ;
; N/A   ; None         ; 2.104 ns   ; CDat[14]            ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[14]                                               ; Clk_100  ;
; N/A   ; None         ; 2.102 ns   ; ADat[5]             ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[5]                                                 ; Clk_100  ;
; N/A   ; None         ; 2.091 ns   ; ADat[10]            ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[10]                                                ; Clk_100  ;
; N/A   ; None         ; 2.091 ns   ; CDat[6]             ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[6]                                                ; Clk_100  ;
; N/A   ; None         ; 2.038 ns   ; DDat[5]             ; lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[5]                                                ; Clk_100  ;
; N/A   ; None         ; 2.023 ns   ; BDat[9]             ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[9]                                                ; Clk_100  ;
; N/A   ; None         ; 2.001 ns   ; ADat[1]             ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[1]                                                 ; Clk_100  ;
; N/A   ; None         ; 1.996 ns   ; DDat[1]             ; lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[1]                                                ; Clk_100  ;
; N/A   ; None         ; 1.987 ns   ; CDat[2]             ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                ; Clk_100  ;
; N/A   ; None         ; 1.984 ns   ; ADat[15]            ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[15]                                                ; Clk_100  ;
; N/A   ; None         ; 1.952 ns   ; BDat[13]            ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[13]                                               ; Clk_100  ;
; N/A   ; None         ; 1.950 ns   ; BDat[11]            ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[11]                                               ; Clk_100  ;
; N/A   ; None         ; 1.898 ns   ; DDat[11]            ; lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[11]                                               ; Clk_100  ;
; N/A   ; None         ; 1.895 ns   ; CDat[13]            ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[13]                                               ; Clk_100  ;
; N/A   ; None         ; 1.888 ns   ; CDat[10]            ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[10]                                               ; Clk_100  ;
; N/A   ; None         ; 1.874 ns   ; ADat[13]            ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[13]                                                ; Clk_100  ;
; N/A   ; None         ; 1.854 ns   ; DDat[14]            ; lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[14]                                               ; Clk_100  ;
; N/A   ; None         ; 1.801 ns   ; CDat[3]             ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                ; Clk_100  ;
; N/A   ; None         ; 1.778 ns   ; CDat[4]             ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                ; Clk_100  ;
; N/A   ; None         ; 1.759 ns   ; CDat[9]             ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[9]                                                ; Clk_100  ;
; N/A   ; None         ; 1.744 ns   ; CDat[15]            ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[15]                                               ; Clk_100  ;
; N/A   ; None         ; 1.742 ns   ; BDat[12]            ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[12]                                               ; Clk_100  ;
; N/A   ; None         ; 1.701 ns   ; BDat[6]             ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[6]                                                ; Clk_100  ;
; N/A   ; None         ; 1.699 ns   ; CDat[1]             ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                ; Clk_100  ;
; N/A   ; None         ; 1.696 ns   ; BDat[15]            ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[15]                                               ; Clk_100  ;
; N/A   ; None         ; 1.692 ns   ; BDat[7]             ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[7]                                                ; Clk_100  ;
; N/A   ; None         ; 1.672 ns   ; CDat[8]             ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[8]                                                ; Clk_100  ;
; N/A   ; None         ; 1.609 ns   ; CDat[0]             ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[0]                                                ; Clk_100  ;
; N/A   ; None         ; 1.599 ns   ; ADat[11]            ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[11]                                                ; Clk_100  ;
; N/A   ; None         ; 1.500 ns   ; CDat[7]             ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[7]                                                ; Clk_100  ;
; N/A   ; None         ; 1.496 ns   ; DDat[6]             ; lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[6]                                                ; Clk_100  ;
; N/A   ; None         ; 1.494 ns   ; BDat[5]             ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[5]                                                ; Clk_100  ;
; N/A   ; None         ; 1.449 ns   ; DDat[9]             ; lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[9]                                                ; Clk_100  ;
; N/A   ; None         ; 1.444 ns   ; ADat[6]             ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                 ; Clk_100  ;
; N/A   ; None         ; 1.433 ns   ; ADat[8]             ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[8]                                                 ; Clk_100  ;
; N/A   ; None         ; 1.432 ns   ; ADat[7]             ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                 ; Clk_100  ;
; N/A   ; None         ; 1.245 ns   ; DDat[0]             ; lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[0]                                                ; Clk_100  ;
; N/A   ; None         ; 1.244 ns   ; BDat[0]             ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[0]                                                ; Clk_100  ;
; N/A   ; None         ; 1.230 ns   ; DDat[7]             ; lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[7]                                                ; Clk_100  ;
; N/A   ; None         ; 0.426 ns   ; ADat[0]             ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                 ; Clk_100  ;
; N/A   ; None         ; 0.402 ns   ; DDat[10]            ; lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[10]                                               ; Clk_100  ;
; N/A   ; None         ; 0.284 ns   ; ADat[9]             ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[9]                                                 ; Clk_100  ;
; N/A   ; None         ; 0.018 ns   ; DDat[12]            ; lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[12]                                               ; Clk_100  ;
; N/A   ; None         ; -0.017 ns  ; ADat[2]             ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[2]                                                 ; Clk_100  ;
; N/A   ; None         ; -0.117 ns  ; DDat[4]             ; lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[4]                                                ; Clk_100  ;
; N/A   ; None         ; -0.150 ns  ; CONVST_n            ; lpm_shiftreg11:inst31|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                               ; Clk_100  ;
; N/A   ; None         ; -0.224 ns  ; DDat[2]             ; lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[2]                                                ; Clk_100  ;
+-------+--------------+------------+---------------------+-------------------------------------------------------------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                    ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------+-------------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                              ; To                ; From Clock ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------+-------------------+------------+
; N/A   ; None         ; 8.648 ns   ; lpm_mux6:inst33|lpm_mux:lpm_mux_component|mux_a9f:auto_generated|external_latency_ffsa[6]         ; Data[6]           ; Clk_100    ;
; N/A   ; None         ; 7.396 ns   ; lpm_mux6:inst33|lpm_mux:lpm_mux_component|mux_a9f:auto_generated|external_latency_ffsa[7]         ; Data[7]           ; Clk_100    ;
; N/A   ; None         ; 6.991 ns   ; lpm_mux6:inst33|lpm_mux:lpm_mux_component|mux_a9f:auto_generated|external_latency_ffsa[3]         ; Data[3]           ; Clk_100    ;
; N/A   ; None         ; 6.879 ns   ; lpm_mux6:inst33|lpm_mux:lpm_mux_component|mux_a9f:auto_generated|external_latency_ffsa[5]         ; Data[5]           ; Clk_100    ;
; N/A   ; None         ; 6.538 ns   ; lpm_mux6:inst33|lpm_mux:lpm_mux_component|mux_a9f:auto_generated|external_latency_ffsa[4]         ; Data[4]           ; Clk_100    ;
; N/A   ; None         ; 6.494 ns   ; lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[1] ; Sel[1]            ; Clk_100    ;
; N/A   ; None         ; 6.377 ns   ; lpm_mux6:inst33|lpm_mux:lpm_mux_component|mux_a9f:auto_generated|external_latency_ffsa[2]         ; Data[2]           ; Clk_100    ;
; N/A   ; None         ; 6.366 ns   ; inst42                                                                                            ; Mux               ; Clk_100    ;
; N/A   ; None         ; 6.273 ns   ; inst10                                                                                            ; Data_Sel_Control  ; Clk_100    ;
; N/A   ; None         ; 6.265 ns   ; inst24                                                                                            ; ADC_CS_n          ; Clk_100    ;
; N/A   ; None         ; 6.222 ns   ; inst24                                                                                            ; ADC_Read_n        ; Clk_100    ;
; N/A   ; None         ; 6.052 ns   ; inst43                                                                                            ; DFF_Enbl          ; Clk_100    ;
; N/A   ; None         ; 6.036 ns   ; lpm_shiftreg10:inst29|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                 ; Start_Acquisition ; Clk_100    ;
; N/A   ; None         ; 6.008 ns   ; inst25                                                                                            ; End               ; Clk_100    ;
; N/A   ; None         ; 5.963 ns   ; inst8                                                                                             ; Clk_Enbl          ; Clk_100    ;
; N/A   ; None         ; 5.953 ns   ; lpm_mux6:inst33|lpm_mux:lpm_mux_component|mux_a9f:auto_generated|external_latency_ffsa[0]         ; Data[0]           ; Clk_100    ;
; N/A   ; None         ; 5.934 ns   ; lpm_mux6:inst33|lpm_mux:lpm_mux_component|mux_a9f:auto_generated|external_latency_ffsa[1]         ; Data[1]           ; Clk_100    ;
; N/A   ; None         ; 5.777 ns   ; lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] ; Q[0]              ; Clk_100    ;
; N/A   ; None         ; 5.777 ns   ; lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[1] ; Q[1]              ; Clk_100    ;
; N/A   ; None         ; 5.742 ns   ; inst30                                                                                            ; Dat_Stb           ; Clk_100    ;
; N/A   ; None         ; 5.742 ns   ; lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[0] ; Sel[0]            ; Clk_100    ;
; N/A   ; None         ; 5.740 ns   ; lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[2] ; Sel[2]            ; Clk_100    ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------+-------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                         ;
+---------------+-------------+-----------+---------------------+-------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From                ; To                                                                                              ; To Clock ;
+---------------+-------------+-----------+---------------------+-------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; 0.366 ns  ; DDat[2]             ; lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[2]                                                ; Clk_100  ;
; N/A           ; None        ; 0.292 ns  ; CONVST_n            ; lpm_shiftreg11:inst31|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                               ; Clk_100  ;
; N/A           ; None        ; 0.259 ns  ; DDat[4]             ; lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[4]                                                ; Clk_100  ;
; N/A           ; None        ; 0.159 ns  ; ADat[2]             ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[2]                                                 ; Clk_100  ;
; N/A           ; None        ; 0.124 ns  ; DDat[12]            ; lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[12]                                               ; Clk_100  ;
; N/A           ; None        ; -0.142 ns ; ADat[9]             ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[9]                                                 ; Clk_100  ;
; N/A           ; None        ; -0.260 ns ; DDat[10]            ; lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[10]                                               ; Clk_100  ;
; N/A           ; None        ; -0.284 ns ; ADat[0]             ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                 ; Clk_100  ;
; N/A           ; None        ; -1.088 ns ; DDat[7]             ; lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[7]                                                ; Clk_100  ;
; N/A           ; None        ; -1.102 ns ; BDat[0]             ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[0]                                                ; Clk_100  ;
; N/A           ; None        ; -1.103 ns ; DDat[0]             ; lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[0]                                                ; Clk_100  ;
; N/A           ; None        ; -1.290 ns ; ADat[7]             ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                 ; Clk_100  ;
; N/A           ; None        ; -1.291 ns ; ADat[8]             ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[8]                                                 ; Clk_100  ;
; N/A           ; None        ; -1.302 ns ; ADat[6]             ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                 ; Clk_100  ;
; N/A           ; None        ; -1.307 ns ; DDat[9]             ; lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[9]                                                ; Clk_100  ;
; N/A           ; None        ; -1.352 ns ; BDat[5]             ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[5]                                                ; Clk_100  ;
; N/A           ; None        ; -1.354 ns ; DDat[6]             ; lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[6]                                                ; Clk_100  ;
; N/A           ; None        ; -1.358 ns ; CDat[7]             ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[7]                                                ; Clk_100  ;
; N/A           ; None        ; -1.457 ns ; ADat[11]            ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[11]                                                ; Clk_100  ;
; N/A           ; None        ; -1.467 ns ; CDat[0]             ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[0]                                                ; Clk_100  ;
; N/A           ; None        ; -1.530 ns ; CDat[8]             ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[8]                                                ; Clk_100  ;
; N/A           ; None        ; -1.550 ns ; BDat[7]             ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[7]                                                ; Clk_100  ;
; N/A           ; None        ; -1.554 ns ; BDat[15]            ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[15]                                               ; Clk_100  ;
; N/A           ; None        ; -1.557 ns ; CDat[1]             ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                ; Clk_100  ;
; N/A           ; None        ; -1.559 ns ; BDat[6]             ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[6]                                                ; Clk_100  ;
; N/A           ; None        ; -1.600 ns ; BDat[12]            ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[12]                                               ; Clk_100  ;
; N/A           ; None        ; -1.602 ns ; CDat[15]            ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[15]                                               ; Clk_100  ;
; N/A           ; None        ; -1.617 ns ; CDat[9]             ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[9]                                                ; Clk_100  ;
; N/A           ; None        ; -1.636 ns ; CDat[4]             ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                ; Clk_100  ;
; N/A           ; None        ; -1.659 ns ; CDat[3]             ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                ; Clk_100  ;
; N/A           ; None        ; -1.712 ns ; DDat[14]            ; lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[14]                                               ; Clk_100  ;
; N/A           ; None        ; -1.732 ns ; ADat[13]            ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[13]                                                ; Clk_100  ;
; N/A           ; None        ; -1.746 ns ; CDat[10]            ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[10]                                               ; Clk_100  ;
; N/A           ; None        ; -1.753 ns ; CDat[13]            ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[13]                                               ; Clk_100  ;
; N/A           ; None        ; -1.756 ns ; DDat[11]            ; lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[11]                                               ; Clk_100  ;
; N/A           ; None        ; -1.808 ns ; BDat[11]            ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[11]                                               ; Clk_100  ;
; N/A           ; None        ; -1.810 ns ; BDat[13]            ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[13]                                               ; Clk_100  ;
; N/A           ; None        ; -1.842 ns ; ADat[15]            ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[15]                                                ; Clk_100  ;
; N/A           ; None        ; -1.845 ns ; CDat[2]             ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                ; Clk_100  ;
; N/A           ; None        ; -1.854 ns ; DDat[1]             ; lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[1]                                                ; Clk_100  ;
; N/A           ; None        ; -1.859 ns ; ADat[1]             ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[1]                                                 ; Clk_100  ;
; N/A           ; None        ; -1.881 ns ; BDat[9]             ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[9]                                                ; Clk_100  ;
; N/A           ; None        ; -1.896 ns ; DDat[5]             ; lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[5]                                                ; Clk_100  ;
; N/A           ; None        ; -1.949 ns ; ADat[10]            ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[10]                                                ; Clk_100  ;
; N/A           ; None        ; -1.949 ns ; CDat[6]             ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[6]                                                ; Clk_100  ;
; N/A           ; None        ; -1.960 ns ; ADat[5]             ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[5]                                                 ; Clk_100  ;
; N/A           ; None        ; -1.962 ns ; CDat[14]            ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[14]                                               ; Clk_100  ;
; N/A           ; None        ; -1.986 ns ; BDat[4]             ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[4]                                                ; Clk_100  ;
; N/A           ; None        ; -1.991 ns ; BDat[1]             ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[1]                                                ; Clk_100  ;
; N/A           ; None        ; -1.992 ns ; DDat[13]            ; lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[13]                                               ; Clk_100  ;
; N/A           ; None        ; -2.014 ns ; BDat[3]             ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[3]                                                ; Clk_100  ;
; N/A           ; None        ; -2.018 ns ; DDat[15]            ; lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[15]                                               ; Clk_100  ;
; N/A           ; None        ; -2.056 ns ; CDat[5]             ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                ; Clk_100  ;
; N/A           ; None        ; -2.069 ns ; DDat[8]             ; lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[8]                                                ; Clk_100  ;
; N/A           ; None        ; -2.167 ns ; Zero_Cycle_Count[3] ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3] ; Clk_100  ;
; N/A           ; None        ; -2.171 ns ; BDat[8]             ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[8]                                                ; Clk_100  ;
; N/A           ; None        ; -2.179 ns ; BDat[14]            ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[14]                                               ; Clk_100  ;
; N/A           ; None        ; -2.197 ns ; DDat[3]             ; lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[3]                                                ; Clk_100  ;
; N/A           ; None        ; -2.215 ns ; CDat[12]            ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[12]                                               ; Clk_100  ;
; N/A           ; None        ; -2.218 ns ; BDat[2]             ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[2]                                                ; Clk_100  ;
; N/A           ; None        ; -2.220 ns ; CDat[11]            ; lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[11]                                               ; Clk_100  ;
; N/A           ; None        ; -2.250 ns ; ADat[14]            ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[14]                                                ; Clk_100  ;
; N/A           ; None        ; -2.252 ns ; ADat[3]             ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[3]                                                 ; Clk_100  ;
; N/A           ; None        ; -2.331 ns ; BDat[10]            ; lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[10]                                               ; Clk_100  ;
; N/A           ; None        ; -2.334 ns ; Zero_Cycle_Count[5] ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5] ; Clk_100  ;
; N/A           ; None        ; -2.339 ns ; ADat[4]             ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[4]                                                 ; Clk_100  ;
; N/A           ; None        ; -2.431 ns ; ADat[12]            ; lpm_dff22:inst9|lpm_ff:lpm_ff_component|dffs[12]                                                ; Clk_100  ;
; N/A           ; None        ; -2.434 ns ; Pixel_Started       ; inst10                                                                                          ; Clk_100  ;
; N/A           ; None        ; -2.587 ns ; Zero_Cycle_Count[4] ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4] ; Clk_100  ;
; N/A           ; None        ; -2.648 ns ; Zero_Cycle_Count[1] ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1] ; Clk_100  ;
; N/A           ; None        ; -2.863 ns ; Zero_Cycle_Count[6] ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6] ; Clk_100  ;
; N/A           ; None        ; -2.994 ns ; Zero_Cycle_Count[7] ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7] ; Clk_100  ;
; N/A           ; None        ; -3.771 ns ; Zero_Cycle_Count[0] ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0] ; Clk_100  ;
; N/A           ; None        ; -4.213 ns ; Zero_Cycle_Count[2] ; lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2] ; Clk_100  ;
+---------------+-------------+-----------+---------------------+-------------------------------------------------------------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin               ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Clk_Enbl          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; End               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Q[1]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Q[0]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Start_Acquisition ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Sel[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Sel[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Sel[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DFF_Enbl          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Dat_Stb           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ADC_Read_n        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ADC_CS_n          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Mux               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Data_Sel_Control  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Data[7]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Data[6]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Data[5]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Data[4]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Data[3]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Data[2]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Data[1]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Data[0]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Clk_100                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Reset_n                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pixel_Started           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Zero_Cycle_Count[7]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Zero_Cycle_Count[6]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Zero_Cycle_Count[5]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Zero_Cycle_Count[4]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Zero_Cycle_Count[3]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Zero_Cycle_Count[2]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Zero_Cycle_Count[1]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Zero_Cycle_Count[0]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADat[15]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADat[7]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADat[14]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADat[6]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADat[13]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADat[5]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADat[12]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADat[4]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADat[11]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADat[3]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADat[10]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADat[2]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADat[9]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADat[1]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADat[8]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADat[0]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CONVST_n                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BDat[15]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BDat[7]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BDat[14]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BDat[6]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BDat[13]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BDat[5]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BDat[12]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BDat[4]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BDat[11]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BDat[3]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BDat[10]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BDat[2]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BDat[9]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BDat[1]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BDat[8]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BDat[0]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CDat[15]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CDat[7]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CDat[14]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CDat[6]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CDat[13]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CDat[5]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CDat[12]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CDat[4]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CDat[11]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CDat[3]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CDat[10]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CDat[2]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CDat[9]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CDat[1]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CDat[8]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CDat[0]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DDat[15]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DDat[7]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DDat[14]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DDat[6]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DDat[13]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DDat[5]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DDat[12]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DDat[4]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DDat[11]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DDat[3]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DDat[10]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DDat[2]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DDat[9]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DDat[1]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DDat[8]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DDat[0]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Clk_Enbl          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; End               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; Q[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; Q[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; Start_Acquisition ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; Sel[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; Sel[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.011 V            ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.011 V           ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; Sel[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; DFF_Enbl          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; Dat_Stb           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; ADC_Read_n        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; ADC_CS_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; Mux               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; Data_Sel_Control  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; Data[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.33 V              ; -0.00317 V          ; 0.162 V                              ; 0.063 V                              ; 3.54e-009 s                 ; 3.41e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.33 V             ; -0.00317 V         ; 0.162 V                             ; 0.063 V                             ; 3.54e-009 s                ; 3.41e-009 s                ; Yes                       ; Yes                       ;
; Data[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.33 V              ; -0.00342 V          ; 0.17 V                               ; 0.084 V                              ; 3.33e-009 s                 ; 3.24e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.33 V             ; -0.00342 V         ; 0.17 V                              ; 0.084 V                             ; 3.33e-009 s                ; 3.24e-009 s                ; Yes                       ; Yes                       ;
; Data[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; Data[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; Data[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; Data[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; Data[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; Data[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-007 V                  ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-007 V                 ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-007 V                  ; 2.35 V              ; -0.00483 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-010 s                 ; 9.82e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-007 V                 ; 2.35 V             ; -0.00483 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-010 s                ; 9.82e-010 s                ; Yes                       ; Yes                       ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Clk_Enbl          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; End               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; Q[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; Q[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; Start_Acquisition ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; Sel[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; Sel[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.068 V                              ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.068 V                             ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; Sel[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; DFF_Enbl          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; Dat_Stb           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; ADC_Read_n        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; ADC_CS_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; Mux               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; Data_Sel_Control  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; Data[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-009 s                 ; 2.37e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-009 s                ; 2.37e-009 s                ; No                        ; Yes                       ;
; Data[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-009 s                 ; 2.29e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-009 s                ; 2.29e-009 s                ; No                        ; Yes                       ;
; Data[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; Data[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; Data[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; Data[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; Data[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; Data[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.19e-008 V                  ; 2.72 V              ; -0.0746 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-010 s                  ; 3.01e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.19e-008 V                 ; 2.72 V             ; -0.0746 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-010 s                 ; 3.01e-010 s                ; No                        ; Yes                       ;
; ~ALTERA_nCEO~     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-008 V                  ; 2.7 V               ; -0.021 V            ; 0.204 V                              ; 0.048 V                              ; 4.85e-010 s                 ; 6.74e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-008 V                 ; 2.7 V              ; -0.021 V           ; 0.204 V                             ; 0.048 V                             ; 4.85e-010 s                ; 6.74e-010 s                ; No                        ; Yes                       ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Sun Jul 12 15:49:14 2009
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CCD_Simulator -c CCD_Simulator --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clk_100" is an undefined clock
Info: Clock "Clk_100" Internal fmax is restricted to 250.0 MHz between source register "lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0]" and destination register "lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[1]"
    Info: fmax restricted to clock pin edge rate 4.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.962 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X27_Y7_N19; Fanout = 5; REG Node = 'lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0]'
            Info: 2: + IC(0.346 ns) + CELL(0.446 ns) = 0.792 ns; Loc. = LCCOMB_X27_Y7_N18; Fanout = 2; COMB Node = 'lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita0~COUT'
            Info: 3: + IC(0.000 ns) + CELL(0.058 ns) = 0.850 ns; Loc. = LCCOMB_X27_Y7_N20; Fanout = 1; COMB Node = 'lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~COUT'
            Info: 4: + IC(0.000 ns) + CELL(0.455 ns) = 1.305 ns; Loc. = LCCOMB_X27_Y7_N22; Fanout = 2; COMB Node = 'lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~0'
            Info: 5: + IC(0.349 ns) + CELL(0.130 ns) = 1.784 ns; Loc. = LCCOMB_X28_Y7_N10; Fanout = 3; COMB Node = 'lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|_~13'
            Info: 6: + IC(0.568 ns) + CELL(0.610 ns) = 2.962 ns; Loc. = FF_X26_Y7_N21; Fanout = 4; REG Node = 'lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[1]'
            Info: Total cell delay = 1.699 ns ( 57.36 % )
            Info: Total interconnect delay = 1.263 ns ( 42.64 % )
        Info: - Smallest clock skew is 0.001 ns
            Info: + Shortest clock path from clock "Clk_100" to destination register is 2.577 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'
                Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 1; COMB Node = 'Clk_100~input'
                Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 98; COMB Node = 'Clk_100~inputclkctrl'
                Info: 4: + IC(0.974 ns) + CELL(0.534 ns) = 2.577 ns; Loc. = FF_X26_Y7_N21; Fanout = 4; REG Node = 'lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[1]'
                Info: Total cell delay = 1.440 ns ( 55.88 % )
                Info: Total interconnect delay = 1.137 ns ( 44.12 % )
            Info: - Longest clock path from clock "Clk_100" to source register is 2.576 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'
                Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 1; COMB Node = 'Clk_100~input'
                Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 98; COMB Node = 'Clk_100~inputclkctrl'
                Info: 4: + IC(0.973 ns) + CELL(0.534 ns) = 2.576 ns; Loc. = FF_X27_Y7_N19; Fanout = 5; REG Node = 'lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0]'
                Info: Total cell delay = 1.440 ns ( 55.90 % )
                Info: Total interconnect delay = 1.136 ns ( 44.10 % )
        Info: + Micro clock to output delay of source is 0.199 ns
        Info: + Micro setup delay of destination is -0.015 ns
Info: tsu for register "lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]" (data pin = "Zero_Cycle_Count[2]", clock pin = "Clk_100") is 4.355 ns
    Info: + Longest pin to register delay is 6.957 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_A6; Fanout = 1; PIN Node = 'Zero_Cycle_Count[2]'
        Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOIBUF_X9_Y29_N1; Fanout = 1; COMB Node = 'Zero_Cycle_Count[2]~input'
        Info: 3: + IC(2.949 ns) + CELL(0.241 ns) = 4.042 ns; Loc. = LCCOMB_X10_Y28_N24; Fanout = 1; COMB Node = 'Zero_Cycle_Count[2]~_wirecell'
        Info: 4: + IC(2.573 ns) + CELL(0.342 ns) = 6.957 ns; Loc. = FF_X22_Y10_N17; Fanout = 2; REG Node = 'lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]'
        Info: Total cell delay = 1.435 ns ( 20.63 % )
        Info: Total interconnect delay = 5.522 ns ( 79.37 % )
    Info: + Micro setup delay of destination is -0.015 ns
    Info: - Shortest clock path from clock "Clk_100" to destination register is 2.587 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'
        Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 1; COMB Node = 'Clk_100~input'
        Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 98; COMB Node = 'Clk_100~inputclkctrl'
        Info: 4: + IC(0.984 ns) + CELL(0.534 ns) = 2.587 ns; Loc. = FF_X22_Y10_N17; Fanout = 2; REG Node = 'lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]'
        Info: Total cell delay = 1.440 ns ( 55.66 % )
        Info: Total interconnect delay = 1.147 ns ( 44.34 % )
Info: tco from clock "Clk_100" to destination pin "Data[6]" through register "lpm_mux6:inst33|lpm_mux:lpm_mux_component|mux_a9f:auto_generated|external_latency_ffsa[6]" is 8.648 ns
    Info: + Longest clock path from clock "Clk_100" to source register is 2.563 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'
        Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 1; COMB Node = 'Clk_100~input'
        Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 98; COMB Node = 'Clk_100~inputclkctrl'
        Info: 4: + IC(0.960 ns) + CELL(0.534 ns) = 2.563 ns; Loc. = FF_X33_Y25_N9; Fanout = 1; REG Node = 'lpm_mux6:inst33|lpm_mux:lpm_mux_component|mux_a9f:auto_generated|external_latency_ffsa[6]'
        Info: Total cell delay = 1.440 ns ( 56.18 % )
        Info: Total interconnect delay = 1.123 ns ( 43.82 % )
    Info: + Micro clock to output delay of source is 0.199 ns
    Info: + Longest register to pin delay is 5.886 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X33_Y25_N9; Fanout = 1; REG Node = 'lpm_mux6:inst33|lpm_mux:lpm_mux_component|mux_a9f:auto_generated|external_latency_ffsa[6]'
        Info: 2: + IC(2.470 ns) + CELL(3.416 ns) = 5.886 ns; Loc. = IOOBUF_X30_Y0_N16; Fanout = 1; COMB Node = 'Data[6]~output'
        Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 5.886 ns; Loc. = PIN_N12; Fanout = 0; PIN Node = 'Data[6]'
        Info: Total cell delay = 3.416 ns ( 58.04 % )
        Info: Total interconnect delay = 2.470 ns ( 41.96 % )
Info: th for register "lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[2]" (data pin = "DDat[2]", clock pin = "Clk_100") is 0.366 ns
    Info: + Longest clock path from clock "Clk_100" to destination register is 2.574 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'
        Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 1; COMB Node = 'Clk_100~input'
        Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 98; COMB Node = 'Clk_100~inputclkctrl'
        Info: 4: + IC(0.971 ns) + CELL(0.534 ns) = 2.574 ns; Loc. = FF_X37_Y9_N1; Fanout = 1; REG Node = 'lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[2]'
        Info: Total cell delay = 1.440 ns ( 55.94 % )
        Info: Total interconnect delay = 1.134 ns ( 44.06 % )
    Info: + Micro hold delay of destination is 0.157 ns
    Info: - Shortest pin to register delay is 2.365 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E15; Fanout = 1; PIN Node = 'DDat[2]'
        Info: 2: + IC(0.000 ns) + CELL(0.896 ns) = 0.896 ns; Loc. = IOIBUF_X41_Y15_N1; Fanout = 1; COMB Node = 'DDat[2]~input'
        Info: 3: + IC(1.127 ns) + CELL(0.342 ns) = 2.365 ns; Loc. = FF_X37_Y9_N1; Fanout = 1; REG Node = 'lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[2]'
        Info: Total cell delay = 1.238 ns ( 52.35 % )
        Info: Total interconnect delay = 1.127 ns ( 47.65 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 178 megabytes
    Info: Processing ended: Sun Jul 12 15:49:15 2009
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


