---
layout: default
title: zenn-articles
---

# ã€Semiconductorã€‘ğŸ—ï¸ 24. OpenLane Automation Is Not Magic  
## The Reality of Placement, Routing, and Clocks

topics: ["OpenLane", "ASIC", "PhysicalDesign", "OpenROAD", "EDA"]

---

## ğŸ§­ Introduction: â€œOne Command to GDSâ€ Is an Illusion

Anyone who starts using OpenLane  
eventually thinks this at least once:

> â–¶ï¸ â€œIf I run `make run`, GDS will just come out automatically, right?â€

This is **half trueâ€”and half completely wrong**.

OpenLane *can* automatically run  
**RTL â†’ GDSII**.

However, this is only possible for  
**designs that are physically feasible**.

This article is based on  
OpenLane Guide **Phase 2: Physical Design Reality**, and explains:

- Why automated flows fail  
- Why timing suddenly collapses  
- What you must inspect in the GUI  

â€”all from the perspective of **physical design reality**.

ğŸ”— OpenLane official repository  
[https://github.com/The-OpenROAD-Project/OpenLane](https://github.com/The-OpenROAD-Project/OpenLane)

ğŸ”— Structured guide (source material)  
[https://samizo-aitl.github.io/openlane-guide/](https://samizo-aitl.github.io/openlane-guide/)

---

## ğŸ§© What OpenLane Really Is: OpenROAD-Based Physical Design

The physical design part of OpenLane  
is built around **OpenROAD**.

- ğŸ§± Placement  
- ğŸŒ³ CTS (Clock Tree Synthesis)  
- ğŸ§µ Routing  
- â± STA (Static Timing Analysis)  

These are **not independent stages**.

> ğŸ”— **They form a single, tightly coupled physical problem.**

---

## ğŸ§± Placement: Where Almost Everything Is Decided

Placement determines  
**nearly 90% of what happens later**.

- Standard cell density  
- White space around macros  
- Routing congestion  

If you push too hard here:

- Routing fails  
- CTS cannot build a clock tree  
- STA suddenly loses all slack  

This leads to **cascading failures**.

> âš ï¸ A design broken at placement  
> is almost never recoverable later.

---

## ğŸŒ³ CTS: A Clock Is Not Just a Signal

Many beginners misunderstand CTS.

> â± â€œA clock is just another signal, right?â€

**Absolutely not.**

A clock is a **privileged net**:

- It must reach every sequential element  
- Skew control is critical  
- Its delay *defines* design constraints  

When CTS breaks:

- Setup and Hold collapse simultaneously  
- Buffer counts explode  
- Power consumption skyrockets  

---

## ğŸ§µ Routing: Not the â€œFinal Stepâ€

Many people think routing is simply  
the final step after placement and CTS.

> ğŸ§µ â€œRouting comes last, right?â€

This is another misconception.

In reality:

- Routing congestion is mostly decided during placement  
- Clock routing directions are fixed during CTS  

Routing merely **makes the consequences visible**.

> â— If massive DRC errors appear during routing,  
> the real problem occurred much earlier.

---

## âš–ï¸ The Three-Way Tradeoff: Area, Routing, and Clock

Most failed OpenLane designs fall into this trap:

- ğŸ“ Minimize area  
- ğŸ§µ Avoid routing congestion  
- â± Increase clock frequency  

These **cannot all be satisfied at once**.

Improving one inevitably sacrifices another.

OpenLane is **not a magical tool**  
that resolves this contradiction automatically.

---

## ğŸ‘€ Inspect Failure in the GUI

If you use OpenLane,  
**you must inspect the GUI (OpenROAD / Magic)**.

Key things to check:

- âŒ Abnormally dense standard cell regions  
- âŒ Excessive clock buffers  
- âŒ Localized routing congestion (red-hot regions)  

> ğŸ‘ **If it looks wrong, it will not work.**

In many cases,  
the layout view is more honest than STA logs.

---

## ğŸ§  The Philosophy and Limits of OpenROAD

OpenROAD is powerfulâ€”but not omnipotent.

- It cannot fully understand human intent  
- Unrealistic constraints fail as-is  
- It does not make design decisions for you  

OpenLane is:

> ğŸ¤– **Not a tool that thinks instead of the designer**

This must be clearly understood.

---

## ğŸ§± Why Automated Flows Suddenly Break

The reason is simple:

> âš ï¸ **A physically impossible design  
> cannot be made possible by automation**

If the environment (Phase 1) is correct  
and the flow still fails,

**the cause is almost always physical design.**

---

## ğŸ“ Summary

- ğŸ— Placement is the starting point of everything  
- ğŸŒ³ Clocks are privileged nets  
- ğŸ§µ Routing visualizes earlier decisions  
- âš–ï¸ Tradeoffs are unavoidable  
- ğŸ‘€ Designs not checked in the GUI are dangerous  

This is the conclusion of  
**Phase 2: Physical Design Reality**.

---

## â–¶ï¸ Next Article

Next is **Phase 3: Integration & Timing Truth**.

- â± Can STA really be trusted?  
- ğŸ”— What do SDF and GLS actually guarantee?  
- â“ Why does â€œSTA pass but silicon failâ€?  

**Does timing lie?**  
We will answer this question directly.
