# RISC-V 64-bit Assembler  
*A two-pass assembler for the RV64I base instruction set, built in modern C++.*

<p align="center">
  <img src="https://img.shields.io/badge/Language-C%2B%2B20-blue?style=flat-square"/>
  <img src="https://img.shields.io/badge/License-MIT-green?style=flat-square"/>
  <img src="https://img.shields.io/badge/Platform-Cross--Platform-orange?style=flat-square"/>
  <img src="https://img.shields.io/badge/Architecture-RISC--V-9cf?style=flat-square"/>
</p>

---

## ğŸš€ Overview
This project implements a **two-pass assembler** for the **RISC-V 64-bit Instruction Set Architecture (RV64I)**.  
It translates assembly source code (`.asm`) into machine-code output (`.mc`), handling labels, directives, and instruction encoding with high accuracy.

## ğŸ‘¨â€ğŸ’» Authors

- Rishav Kumar â€” 2024AIB1014  
- Parth â€” 2024AIB1012
### âœ¨ Features
- âœ… Full support for **R, I, S, SB, U, and UJ formats**  
- âœ… Handles directives: `.text`, `.data`, `.byte`, `.half`, `.word`, `.dword`, `.asciz`  
- âœ… Builds and uses a **symbol table** for label resolution  
- âœ… Clear **error diagnostics** with color-coded messages  
- âœ… Produces a neatly formatted `.mc` output file  
- âœ… Modular structure: `Lexer â†’ Parser â†’ Assembler`  

---



---

## ğŸ§© Instruction Coverage

| Format | Instructions Supported |
|:--------|:-----------------------|
| **R-Type** | `add`, `sub`, `mul`, `div`, `rem`, `and`, `or`, `xor`, `sll`, `slt`, `sra`, `srl` |
| **I-Type** | `addi`, `andi`, `ori`, `lb`, `lh`, `lw`, `jalr` |
| **S-Type** | `sb`, `sh`, `sw` |
| **SB-Type** | `beq`, `bne`, `bge`, `blt` |
| **U-Type** | `lui`, `auipc` |
| **UJ-Type** | `jal` |

> âš™ï¸ *Pseudo-instructions and floating-point operations are intentionally excluded per project requirements.*

---

## ğŸ§± Supported Directives

| Directive | Description |
|------------|-------------|
| `.text` | Start of code section |
| `.data` | Start of data section |
| `.byte`, `.half`, `.word`, `.dword` | Define integer data |
| `.asciz`, `.ascii`, `.asciiz` | Define string data (null-terminated if asciz/asciiz) |

---

## âš™ï¸ Build and Run

### ğŸ§° Prerequisites
- **C++17/20 compiler** (`g++ 10+`, `MinGW-w64`, or `clang++`)
- Command line terminal / PowerShell

# ğŸ§  Internal Flow Diagram
          â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
          â”‚     assembler.cpp    â”‚
          â”‚ (Driver + I/O layer) â”‚
          â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                     â”‚
           â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
           â”‚      Lexer         â”‚
           â”‚  (Token Generator) â”‚
           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                     â”‚
           â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
           â”‚      Parser        â”‚
           â”‚ (Label + Symbol    â”‚
           â”‚   Table Builder)   â”‚
           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                     â”‚
           â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
           â”‚     Assembler      â”‚
           â”‚ (Binary Encoder +  â”‚
           â”‚   File Writer)     â”‚
           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
### ğŸ’» Commands

```bash
# ============================
# ğŸ”§ Build and Run Instructions
# ============================

# Step 1: Compile
g++ assembler.cpp -o assembler -std=c++20

# Step 2: Run with input file
# Syntax:
#   ./assembler <input.asm> [output.mc]

# Example:
./assembler examples/sample.asm

# Default output: examples/sample.mc
# Or specify:
./assembler examples/sample.asm output/my_output.mc
```


# âš ï¸ Known Limitations

Does not implement pseudo-instructions (mv, nop, etc.)

RV64 â€œWâ€ variants (addw, mulw, divw, etc.) can be added easily

No floating-point instruction support (as specified)

Input assumes valid RISC-V syntax

# ğŸ“š References

RISC-V ISA Manual (Volume I: User-Level ISA)

RISC-V Assembly Programmerâ€™s Manual

IIT Ropar FCS Mini Project Specification (2025)

ğŸ§¾ License

Distributed under the MIT License
.




```
