#! /usr/local/Cellar/icarus-verilog/10.2/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fc01dd03200 .scope module, "test" "test" 2 4;
 .timescale -9 -12;
v0x7fc01dd1ea00_0 .var "a", 31 0;
v0x7fc01dd1eab0_0 .var "b", 31 0;
v0x7fc01dd1eb60_0 .var "op", 4 0;
v0x7fc01dd1ec30_0 .net "out", 31 0, v0x7fc01dd1e8f0_0;  1 drivers
S_0x7fc01dd0e7e0 .scope module, "uut" "alu" 2 9, 3 3 0, S_0x7fc01dd03200;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "alu_a"
    .port_info 1 /INPUT 32 "alu_b"
    .port_info 2 /INPUT 5 "alu_op"
    .port_info 3 /OUTPUT 32 "alu_out"
P_0x7fc01dd0e940 .param/l "A_ADD" 0 3 11, C4<00001>;
P_0x7fc01dd0e980 .param/l "A_AND" 0 3 13, C4<00011>;
P_0x7fc01dd0e9c0 .param/l "A_NOP" 0 3 10, C4<00000>;
P_0x7fc01dd0ea00 .param/l "A_NOR" 0 3 16, C4<00110>;
P_0x7fc01dd0ea40 .param/l "A_OR" 0 3 14, C4<00100>;
P_0x7fc01dd0ea80 .param/l "A_SUB" 0 3 12, C4<00010>;
P_0x7fc01dd0eac0 .param/l "A_XOR" 0 3 15, C4<00101>;
v0x7fc01dd03400_0 .net/s "alu_a", 31 0, v0x7fc01dd1ea00_0;  1 drivers
v0x7fc01dd1e780_0 .net/s "alu_b", 31 0, v0x7fc01dd1eab0_0;  1 drivers
v0x7fc01dd1e830_0 .net "alu_op", 4 0, v0x7fc01dd1eb60_0;  1 drivers
v0x7fc01dd1e8f0_0 .var/s "alu_out", 31 0;
E_0x7fc01dd04660 .event edge, v0x7fc01dd1e830_0, v0x7fc01dd03400_0, v0x7fc01dd1e780_0;
    .scope S_0x7fc01dd0e7e0;
T_0 ;
    %wait E_0x7fc01dd04660;
    %load/vec4 v0x7fc01dd1e830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %load/vec4 v0x7fc01dd03400_0;
    %store/vec4 v0x7fc01dd1e8f0_0, 0, 32;
    %jmp T_0.8;
T_0.0 ;
    %load/vec4 v0x7fc01dd03400_0;
    %store/vec4 v0x7fc01dd1e8f0_0, 0, 32;
    %jmp T_0.8;
T_0.1 ;
    %load/vec4 v0x7fc01dd03400_0;
    %load/vec4 v0x7fc01dd1e780_0;
    %add;
    %store/vec4 v0x7fc01dd1e8f0_0, 0, 32;
    %jmp T_0.8;
T_0.2 ;
    %load/vec4 v0x7fc01dd03400_0;
    %load/vec4 v0x7fc01dd1e780_0;
    %sub;
    %store/vec4 v0x7fc01dd1e8f0_0, 0, 32;
    %jmp T_0.8;
T_0.3 ;
    %load/vec4 v0x7fc01dd03400_0;
    %load/vec4 v0x7fc01dd1e780_0;
    %and;
    %store/vec4 v0x7fc01dd1e8f0_0, 0, 32;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v0x7fc01dd03400_0;
    %load/vec4 v0x7fc01dd1e780_0;
    %or;
    %store/vec4 v0x7fc01dd1e8f0_0, 0, 32;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v0x7fc01dd03400_0;
    %load/vec4 v0x7fc01dd1e780_0;
    %xor;
    %store/vec4 v0x7fc01dd1e8f0_0, 0, 32;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v0x7fc01dd03400_0;
    %load/vec4 v0x7fc01dd1e780_0;
    %or;
    %inv;
    %store/vec4 v0x7fc01dd1e8f0_0, 0, 32;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fc01dd03200;
T_1 ;
    %vpi_call 2 17 "$dumpfile", "test_alu.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc01dd1eb60_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc01dd1ea00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc01dd1eab0_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc01dd1eb60_0, 0, 5;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x7fc01dd1ea00_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7fc01dd1eab0_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fc01dd1eb60_0, 0, 5;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x7fc01dd1ea00_0, 0, 32;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x7fc01dd1eab0_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7fc01dd1eb60_0, 0, 5;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x7fc01dd1ea00_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x7fc01dd1eab0_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x7fc01dd1eb60_0, 0, 5;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v0x7fc01dd1ea00_0, 0, 32;
    %pushi/vec4 19, 0, 32;
    %store/vec4 v0x7fc01dd1eab0_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7fc01dd1eb60_0, 0, 5;
    %pushi/vec4 18, 0, 32;
    %store/vec4 v0x7fc01dd1ea00_0, 0, 32;
    %pushi/vec4 23, 0, 32;
    %store/vec4 v0x7fc01dd1eab0_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x7fc01dd1eb60_0, 0, 5;
    %pushi/vec4 24, 0, 32;
    %store/vec4 v0x7fc01dd1ea00_0, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x7fc01dd1eab0_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x7fc01dd1eb60_0, 0, 5;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v0x7fc01dd1ea00_0, 0, 32;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0x7fc01dd1eab0_0, 0, 32;
    %delay 100000, 0;
    %vpi_call 2 51 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test_alu.v";
    "./alu.v";
