{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 22:41:40 2015 " "Info: Processing started: Fri Dec 04 22:41:40 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file reg_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_16-SYN " "Info (12022): Found design unit 1: reg_16-SYN" {  } { { "Reg_16.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/Reg_16.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Reg_16 " "Info (12023): Found entity 1: Reg_16" {  } { { "Reg_16.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/Reg_16.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1-SYN " "Info (12022): Found design unit 1: mux2_1-SYN" {  } { { "MUX2_1.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/MUX2_1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1 " "Info (12023): Found entity 1: MUX2_1" {  } { { "MUX2_1.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/MUX2_1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_memoryinterface.bdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file io_memoryinterface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IO_MemoryInterface " "Info (12023): Found entity 1: IO_MemoryInterface" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/IO_MemoryInterface.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/IO_MemoryInterface.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "variouslogic.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file variouslogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 variousLogic-Behavioral " "Info (12022): Found design unit 1: variousLogic-Behavioral" {  } { { "variousLogic.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/variousLogic.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 variousLogic " "Info (12023): Found entity 1: variousLogic" {  } { { "variousLogic.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/variousLogic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi4to1.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file multi4to1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi4to1-behavior " "Info (12022): Found design unit 1: multi4to1-behavior" {  } { { "multi4to1.vhdl" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/multi4to1.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 multi4to1 " "Info (12023): Found entity 1: multi4to1" {  } { { "multi4to1.vhdl" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/multi4to1.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi2to1.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file multi2to1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi2to1-behavior " "Info (12022): Found design unit 1: multi2to1-behavior" {  } { { "multi2to1.vhdl" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/multi2to1.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 multi2to1 " "Info (12023): Found entity 1: multi2to1" {  } { { "multi2to1.vhdl" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/multi2to1.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitadder.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file bitadder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitAdder-behavior " "Info (12022): Found design unit 1: bitAdder-behavior" {  } { { "bitAdder.vhdl" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/bitAdder.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bitAdder " "Info (12023): Found entity 1: bitAdder" {  } { { "bitAdder.vhdl" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/bitAdder.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit16xor.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file bit16xor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit16xor-Behavioral " "Info (12022): Found design unit 1: bit16xor-Behavioral" {  } { { "bit16xor.vhdl" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/bit16xor.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bit16xor " "Info (12023): Found entity 1: bit16xor" {  } { { "bit16xor.vhdl" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/bit16xor.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit16or.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file bit16or.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit16or-Behavioral " "Info (12022): Found design unit 1: bit16or-Behavioral" {  } { { "bit16or.vhdl" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/bit16or.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bit16or " "Info (12023): Found entity 1: bit16or" {  } { { "bit16or.vhdl" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/bit16or.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit16and.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file bit16and.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit16and-Behavioral " "Info (12022): Found design unit 1: bit16and-Behavioral" {  } { { "bit16and.vhdl" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/bit16and.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bit16and " "Info (12023): Found entity 1: bit16and" {  } { { "bit16and.vhdl" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/bit16and.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit16add.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file bit16add.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit16add-behavior " "Info (12022): Found design unit 1: bit16add-behavior" {  } { { "bit16add.vhdl" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/bit16add.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bit16add " "Info (12023): Found entity 1: bit16add" {  } { { "bit16add.vhdl" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/bit16add.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memfilesprocessor/memoryinterface.bdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file memfilesprocessor/memoryinterface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryInterface " "Info (12023): Found entity 1: MemoryInterface" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/MemoryInterface.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/MemoryInterface.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memfilesprocessor/mainmemory.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file memfilesprocessor/mainmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mainmemory-SYN " "Info (12022): Found design unit 1: mainmemory-SYN" {  } { { "memFilesProcessor/MainMemory.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/MainMemory.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MainMemory " "Info (12023): Found entity 1: MainMemory" {  } { { "memFilesProcessor/MainMemory.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/MainMemory.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memfilesprocessor/pc_temp.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file memfilesprocessor/pc_temp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_temp-SYN " "Info (12022): Found design unit 1: pc_temp-SYN" {  } { { "memFilesProcessor/PC_Temp.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/PC_Temp.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PC_Temp " "Info (12023): Found entity 1: PC_Temp" {  } { { "memFilesProcessor/PC_Temp.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/PC_Temp.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memfilesprocessor/pc.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file memfilesprocessor/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-SYN " "Info (12022): Found design unit 1: pc-SYN" {  } { { "memFilesProcessor/PC.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/PC.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info (12023): Found entity 1: PC" {  } { { "memFilesProcessor/PC.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/PC.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memfilesprocessor/muxpc.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file memfilesprocessor/muxpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxpc-SYN " "Info (12022): Found design unit 1: muxpc-SYN" {  } { { "memFilesProcessor/MuxPC.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/MuxPC.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MuxPC " "Info (12023): Found entity 1: MuxPC" {  } { { "memFilesProcessor/MuxPC.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/MuxPC.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memfilesprocessor/muxinc.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file memfilesprocessor/muxinc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxinc-SYN " "Info (12022): Found design unit 1: muxinc-SYN" {  } { { "memFilesProcessor/MuxINC.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/MuxINC.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MuxINC " "Info (12023): Found entity 1: MuxINC" {  } { { "memFilesProcessor/MuxINC.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/MuxINC.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memfilesprocessor/instructionaddressgenerator.bdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file memfilesprocessor/instructionaddressgenerator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionAddressGenerator " "Info (12023): Found entity 1: InstructionAddressGenerator" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/InstructionAddressGenerator.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/InstructionAddressGenerator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memfilesprocessor/const.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file memfilesprocessor/const.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 const-SYN " "Info (12022): Found design unit 1: const-SYN" {  } { { "memFilesProcessor/Const.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/Const.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Const " "Info (12023): Found entity 1: Const" {  } { { "memFilesProcessor/Const.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/Const.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memfilesprocessor/adder.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file memfilesprocessor/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-SYN " "Info (12022): Found design unit 1: adder-SYN" {  } { { "memFilesProcessor/Adder.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/Adder.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Info (12023): Found entity 1: Adder" {  } { { "memFilesProcessor/Adder.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/Adder.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behavior " "Info (12022): Found design unit 1: alu-behavior" {  } { { "alu.vhdl" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/alu.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info (12023): Found entity 1: alu" {  } { { "alu.vhdl" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/alu.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir24.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file ir24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR24-behavior " "Info (12022): Found design unit 1: IR24-behavior" {  } { { "IR24.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/IR24.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IR24 " "Info (12023): Found entity 1: IR24" {  } { { "IR24.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/IR24.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediate.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file immediate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 immediate-arch " "Info (12022): Found design unit 1: immediate-arch" {  } { { "immediate.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/immediate.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 immediate " "Info (12023): Found entity 1: immediate" {  } { { "immediate.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/immediate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffreg16.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file buffreg16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BuffReg16-behavior " "Info (12022): Found design unit 1: BuffReg16-behavior" {  } { { "BuffReg16.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/BuffReg16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BuffReg16 " "Info (12023): Found entity 1: BuffReg16" {  } { { "BuffReg16.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/BuffReg16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFile-behavior " "Info (12022): Found design unit 1: registerFile-behavior" {  } { { "registerFile.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/registerFile.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Info (12023): Found entity 1: registerFile" {  } { { "registerFile.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/registerFile.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file reg16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg16-behavior " "Info (12022): Found design unit 1: Reg16-behavior" {  } { { "reg16.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/reg16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Reg16 " "Info (12023): Found entity 1: Reg16" {  } { { "reg16.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/reg16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file controlunit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-behavior " "Info (12022): Found design unit 1: ControlUnit-behavior" {  } { { "controlUnit.vhdl" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/controlUnit.vhdl" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Info (12023): Found entity 1: ControlUnit" {  } { { "controlUnit.vhdl" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/controlUnit.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit16multi4to1.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file bit16multi4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit16multi4to1-behavior " "Info (12022): Found design unit 1: bit16multi4to1-behavior" {  } { { "bit16multi4to1.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/bit16multi4to1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bit16multi4to1 " "Info (12023): Found entity 1: bit16multi4to1" {  } { { "bit16multi4to1.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/bit16multi4to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit16multi2to1.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file bit16multi2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit16multi2to1-behavior " "Info (12022): Found design unit 1: bit16multi2to1-behavior" {  } { { "bit16multi2to1.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/bit16multi2to1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bit16multi2to1 " "Info (12023): Found entity 1: bit16multi2to1" {  } { { "bit16multi2to1.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/bit16multi2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.bdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file project.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 project " "Info (12023): Found entity 1: project" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxy.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file muxy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxy-SYN " "Info (12022): Found design unit 1: muxy-SYN" {  } { { "muxy.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/muxy.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 muxy " "Info (12023): Found entity 1: muxy" {  } { { "muxy.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/muxy.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant0.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0-SYN " "Info (12022): Found design unit 1: lpm_constant0-SYN" {  } { { "lpm_constant0.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Info (12023): Found entity 1: lpm_constant0" {  } { { "lpm_constant0.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/lpm_constant0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_ma.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file mux_ma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_ma-SYN " "Info (12022): Found design unit 1: mux_ma-SYN" {  } { { "mux_ma.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/mux_ma.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux_ma " "Info (12023): Found entity 1: mux_ma" {  } { { "mux_ma.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/mux_ma.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant1.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_constant1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant1-SYN " "Info (12022): Found design unit 1: lpm_constant1-SYN" {  } { { "lpm_constant1.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/lpm_constant1.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant1 " "Info (12023): Found entity 1: lpm_constant1" {  } { { "lpm_constant1.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/lpm_constant1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxc.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file muxc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxc-SYN " "Info (12022): Found design unit 1: muxc-SYN" {  } { { "muxc.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/muxc.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 muxc " "Info (12023): Found entity 1: muxc" {  } { { "muxc.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/muxc.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "const15.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file const15.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 const15-SYN " "Info (12022): Found design unit 1: const15-SYN" {  } { { "const15.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/const15.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 const15 " "Info (12023): Found entity 1: const15" {  } { { "const15.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/const15.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "project " "Info (12127): Elaborating entity \"project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "InstructionAddressGenerator inst1 " "Warning (275011): Block or symbol \"InstructionAddressGenerator\" of instance \"inst1\" overlaps another block or symbol" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -1000 232 464 -840 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "BuffReg16 RY " "Warning (275011): Block or symbol \"BuffReg16\" of instance \"RY\" overlaps another block or symbol" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -728 288 512 -632 "RY" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:inst2 " "Info (12128): Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:inst2\"" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "inst2" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 256 264 504 576 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR24 IR24:inst3 " "Info (12128): Elaborating entity \"IR24\" for hierarchy \"IR24:inst3\"" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "inst3" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 704 280 504 832 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryInterface MemoryInterface:no " "Info (12128): Elaborating entity \"MemoryInterface\" for hierarchy \"MemoryInterface:no\"" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "no" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -1024 1024 1240 -896 "no" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "MEM_read " "Warning (275009): Pin \"MEM_read\" not connected" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/MemoryInterface.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/MemoryInterface.bdf" { { 136 192 360 152 "MEM_read" "" } { 128 360 418 144 "MEM_read" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Const MemoryInterface:no\|Const:inst3 " "Info (12128): Elaborating entity \"Const\" for hierarchy \"MemoryInterface:no\|Const:inst3\"" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/MemoryInterface.bdf" "inst3" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/MemoryInterface.bdf" { { 120 592 656 168 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant MemoryInterface:no\|Const:inst3\|lpm_constant:lpm_constant_component " "Info (12128): Elaborating entity \"lpm_constant\" for hierarchy \"MemoryInterface:no\|Const:inst3\|lpm_constant:lpm_constant_component\"" {  } { { "memFilesProcessor/Const.vhd" "lpm_constant_component" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/Const.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoryInterface:no\|Const:inst3\|lpm_constant:lpm_constant_component " "Info (12130): Elaborated megafunction instantiation \"MemoryInterface:no\|Const:inst3\|lpm_constant:lpm_constant_component\"" {  } { { "memFilesProcessor/Const.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/Const.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoryInterface:no\|Const:inst3\|lpm_constant:lpm_constant_component " "Info (12133): Instantiated megafunction \"MemoryInterface:no\|Const:inst3\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1 " "Info (12134): Parameter \"lpm_cvalue\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info (12134): Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info (12134): Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "memFilesProcessor/Const.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/Const.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainMemory MemoryInterface:no\|MainMemory:inst " "Info (12128): Elaborating entity \"MainMemory\" for hierarchy \"MemoryInterface:no\|MainMemory:inst\"" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/MemoryInterface.bdf" "inst" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/MemoryInterface.bdf" { { 264 416 632 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MemoryInterface:no\|MainMemory:inst\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"MemoryInterface:no\|MainMemory:inst\|altsyncram:altsyncram_component\"" {  } { { "memFilesProcessor/MainMemory.vhd" "altsyncram_component" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/MainMemory.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoryInterface:no\|MainMemory:inst\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"MemoryInterface:no\|MainMemory:inst\|altsyncram:altsyncram_component\"" {  } { { "memFilesProcessor/MainMemory.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/MainMemory.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoryInterface:no\|MainMemory:inst\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"MemoryInterface:no\|MainMemory:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info (12134): Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./memFilesProcessor/MemoryInitialization.mif " "Info (12134): Parameter \"init_file\" = \"./memFilesProcessor/MemoryInitialization.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info (12134): Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info (12134): Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info (12134): Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info (12134): Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info (12134): Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Info (12134): Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "memFilesProcessor/MainMemory.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/MainMemory.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "db/altsyncram_efg1.tdf 1 1 " "Warning (12125): Using design file db/altsyncram_efg1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_efg1 " "Info (12023): Found entity 1: altsyncram_efg1" {  } { { "altsyncram_efg1.tdf" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/db/altsyncram_efg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_efg1 MemoryInterface:no\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_efg1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_efg1\" for hierarchy \"MemoryInterface:no\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_efg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ma mux_ma:inst6 " "Info (12128): Elaborating entity \"mux_ma\" for hierarchy \"mux_ma:inst6\"" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "inst6" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -976 728 872 -896 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX mux_ma:inst6\|LPM_MUX:LPM_MUX_component " "Info (12128): Elaborating entity \"LPM_MUX\" for hierarchy \"mux_ma:inst6\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux_ma.vhd" "LPM_MUX_component" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/mux_ma.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mux_ma:inst6\|LPM_MUX:LPM_MUX_component " "Info (12130): Elaborated megafunction instantiation \"mux_ma:inst6\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux_ma.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/mux_ma.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux_ma:inst6\|LPM_MUX:LPM_MUX_component " "Info (12133): Instantiated megafunction \"mux_ma:inst6\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info (12134): Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info (12134): Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info (12134): Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info (12134): Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info (12134): Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info (12134): Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mux_ma.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/mux_ma.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "db/mux_m4e.tdf 1 1 " "Warning (12125): Using design file db/mux_m4e.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux_m4e " "Info (12023): Found entity 1: mux_m4e" {  } { { "mux_m4e.tdf" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/db/mux_m4e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_m4e mux_ma:inst6\|LPM_MUX:LPM_MUX_component\|mux_m4e:auto_generated " "Info (12128): Elaborating entity \"mux_m4e\" for hierarchy \"mux_ma:inst6\|LPM_MUX:LPM_MUX_component\|mux_m4e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/11.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BuffReg16 BuffReg16:RZ " "Info (12128): Elaborating entity \"BuffReg16\" for hierarchy \"BuffReg16:RZ\"" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "RZ" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -480 272 496 -384 "RZ" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst9 " "Info (12128): Elaborating entity \"alu\" for hierarchy \"alu:inst9\"" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "inst9" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -248 336 576 -120 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit16multi2to1 alu:inst9\|bit16multi2to1:multa " "Info (12128): Elaborating entity \"bit16multi2to1\" for hierarchy \"alu:inst9\|bit16multi2to1:multa\"" {  } { { "alu.vhdl" "multa" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/alu.vhdl" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi2to1 alu:inst9\|bit16multi2to1:multa\|multi2to1:mult0 " "Info (12128): Elaborating entity \"multi2to1\" for hierarchy \"alu:inst9\|bit16multi2to1:multa\|multi2to1:mult0\"" {  } { { "bit16multi2to1.vhd" "mult0" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/bit16multi2to1.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit16add alu:inst9\|bit16add:FA " "Info (12128): Elaborating entity \"bit16add\" for hierarchy \"alu:inst9\|bit16add:FA\"" {  } { { "alu.vhdl" "FA" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/alu.vhdl" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitAdder alu:inst9\|bit16add:FA\|bitAdder:add0 " "Info (12128): Elaborating entity \"bitAdder\" for hierarchy \"alu:inst9\|bit16add:FA\|bitAdder:add0\"" {  } { { "bit16add.vhdl" "add0" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/bit16add.vhdl" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "variousLogic alu:inst9\|variousLogic:flags " "Info (12128): Elaborating entity \"variousLogic\" for hierarchy \"alu:inst9\|variousLogic:flags\"" {  } { { "alu.vhdl" "flags" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/alu.vhdl" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit16and alu:inst9\|bit16and:and1 " "Info (12128): Elaborating entity \"bit16and\" for hierarchy \"alu:inst9\|bit16and:and1\"" {  } { { "alu.vhdl" "and1" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/alu.vhdl" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit16or alu:inst9\|bit16or:or1 " "Info (12128): Elaborating entity \"bit16or\" for hierarchy \"alu:inst9\|bit16or:or1\"" {  } { { "alu.vhdl" "or1" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/alu.vhdl" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit16xor alu:inst9\|bit16xor:xor1 " "Info (12128): Elaborating entity \"bit16xor\" for hierarchy \"alu:inst9\|bit16xor:xor1\"" {  } { { "alu.vhdl" "xor1" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/alu.vhdl" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit16multi4to1 alu:inst9\|bit16multi4to1:multfin " "Info (12128): Elaborating entity \"bit16multi4to1\" for hierarchy \"alu:inst9\|bit16multi4to1:multfin\"" {  } { { "alu.vhdl" "multfin" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/alu.vhdl" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi4to1 alu:inst9\|bit16multi4to1:multfin\|multi4to1:mult0 " "Info (12128): Elaborating entity \"multi4to1\" for hierarchy \"alu:inst9\|bit16multi4to1:multfin\|multi4to1:mult0\"" {  } { { "bit16multi4to1.vhd" "mult0" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/bit16multi4to1.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:inst8 " "Info (12128): Elaborating entity \"registerFile\" for hierarchy \"registerFile:inst8\"" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "inst8" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -88 288 512 72 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "decoder16.vhd 2 1 " "Warning (12125): Using design file decoder16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder16-behavior " "Info (12022): Found design unit 1: decoder16-behavior" {  } { { "decoder16.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/decoder16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder16 " "Info (12023): Found entity 1: decoder16" {  } { { "decoder16.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/decoder16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder16 registerFile:inst8\|decoder16:decode " "Info (12128): Elaborating entity \"decoder16\" for hierarchy \"registerFile:inst8\|decoder16:decode\"" {  } { { "registerFile.vhd" "decode" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/registerFile.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg16 registerFile:inst8\|Reg16:reg1 " "Info (12128): Elaborating entity \"Reg16\" for hierarchy \"registerFile:inst8\|Reg16:reg1\"" {  } { { "registerFile.vhd" "reg1" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/registerFile.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mux16.vhd 2 1 " "Warning (12125): Using design file mux16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16-behavior " "Info (12022): Found design unit 1: mux16-behavior" {  } { { "mux16.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/mux16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux16 " "Info (12023): Found entity 1: mux16" {  } { { "mux16.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/mux16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16 registerFile:inst8\|mux16:mux1 " "Info (12128): Elaborating entity \"mux16\" for hierarchy \"registerFile:inst8\|mux16:mux1\"" {  } { { "registerFile.vhd" "mux1" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/registerFile.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxy muxy:inst " "Info (12128): Elaborating entity \"muxy\" for hierarchy \"muxy:inst\"" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "inst" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 1288 280 424 1384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX muxy:inst\|LPM_MUX:LPM_MUX_component " "Info (12128): Elaborating entity \"LPM_MUX\" for hierarchy \"muxy:inst\|LPM_MUX:LPM_MUX_component\"" {  } { { "muxy.vhd" "LPM_MUX_component" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/muxy.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "muxy:inst\|LPM_MUX:LPM_MUX_component " "Info (12130): Elaborated megafunction instantiation \"muxy:inst\|LPM_MUX:LPM_MUX_component\"" {  } { { "muxy.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/muxy.vhd" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "muxy:inst\|LPM_MUX:LPM_MUX_component " "Info (12133): Instantiated megafunction \"muxy:inst\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info (12134): Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 3 " "Info (12134): Parameter \"LPM_SIZE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info (12134): Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info (12134): Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info (12134): Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info (12134): Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "muxy.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/muxy.vhd" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "db/mux_o4e.tdf 1 1 " "Warning (12125): Using design file db/mux_o4e.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux_o4e " "Info (12023): Found entity 1: mux_o4e" {  } { { "mux_o4e.tdf" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/db/mux_o4e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_o4e muxy:inst\|LPM_MUX:LPM_MUX_component\|mux_o4e:auto_generated " "Info (12128): Elaborating entity \"mux_o4e\" for hierarchy \"muxy:inst\|LPM_MUX:LPM_MUX_component\|mux_o4e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/11.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_1 MUX2_1:inst15 " "Info (12128): Elaborating entity \"MUX2_1\" for hierarchy \"MUX2_1:inst15\"" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "inst15" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -568 1296 1448 -488 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_MemoryInterface IO_MemoryInterface:inst12 " "Info (12128): Elaborating entity \"IO_MemoryInterface\" for hierarchy \"IO_MemoryInterface:inst12\"" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "inst12" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -824 1024 1256 -664 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_16 IO_MemoryInterface:inst12\|Reg_16:PUSH_BUTTON " "Info (12128): Elaborating entity \"Reg_16\" for hierarchy \"IO_MemoryInterface:inst12\|Reg_16:PUSH_BUTTON\"" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/IO_MemoryInterface.bdf" "PUSH_BUTTON" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/IO_MemoryInterface.bdf" { { 328 568 712 408 "PUSH_BUTTON" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff IO_MemoryInterface:inst12\|Reg_16:PUSH_BUTTON\|lpm_ff:lpm_ff_component " "Info (12128): Elaborating entity \"lpm_ff\" for hierarchy \"IO_MemoryInterface:inst12\|Reg_16:PUSH_BUTTON\|lpm_ff:lpm_ff_component\"" {  } { { "Reg_16.vhd" "lpm_ff_component" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/Reg_16.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "IO_MemoryInterface:inst12\|Reg_16:PUSH_BUTTON\|lpm_ff:lpm_ff_component " "Info (12130): Elaborated megafunction instantiation \"IO_MemoryInterface:inst12\|Reg_16:PUSH_BUTTON\|lpm_ff:lpm_ff_component\"" {  } { { "Reg_16.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/Reg_16.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IO_MemoryInterface:inst12\|Reg_16:PUSH_BUTTON\|lpm_ff:lpm_ff_component " "Info (12133): Instantiated megafunction \"IO_MemoryInterface:inst12\|Reg_16:PUSH_BUTTON\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info (12134): Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info (12134): Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info (12134): Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Reg_16.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/Reg_16.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionAddressGenerator InstructionAddressGenerator:inst1 " "Info (12128): Elaborating entity \"InstructionAddressGenerator\" for hierarchy \"InstructionAddressGenerator:inst1\"" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "inst1" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -1000 232 464 -840 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC InstructionAddressGenerator:inst1\|PC:inst2 " "Info (12128): Elaborating entity \"PC\" for hierarchy \"InstructionAddressGenerator:inst1\|PC:inst2\"" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/InstructionAddressGenerator.bdf" "inst2" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/InstructionAddressGenerator.bdf" { { 184 232 376 280 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff InstructionAddressGenerator:inst1\|PC:inst2\|lpm_ff:lpm_ff_component " "Info (12128): Elaborating entity \"lpm_ff\" for hierarchy \"InstructionAddressGenerator:inst1\|PC:inst2\|lpm_ff:lpm_ff_component\"" {  } { { "memFilesProcessor/PC.vhd" "lpm_ff_component" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/PC.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionAddressGenerator:inst1\|PC:inst2\|lpm_ff:lpm_ff_component " "Info (12130): Elaborated megafunction instantiation \"InstructionAddressGenerator:inst1\|PC:inst2\|lpm_ff:lpm_ff_component\"" {  } { { "memFilesProcessor/PC.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/PC.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionAddressGenerator:inst1\|PC:inst2\|lpm_ff:lpm_ff_component " "Info (12133): Instantiated megafunction \"InstructionAddressGenerator:inst1\|PC:inst2\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info (12134): Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info (12134): Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info (12134): Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "memFilesProcessor/PC.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/PC.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxPC InstructionAddressGenerator:inst1\|MuxPC:inst3 " "Info (12128): Elaborating entity \"MuxPC\" for hierarchy \"InstructionAddressGenerator:inst1\|MuxPC:inst3\"" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/InstructionAddressGenerator.bdf" "inst3" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/InstructionAddressGenerator.bdf" { { 168 -16 136 248 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder InstructionAddressGenerator:inst1\|Adder:inst1 " "Info (12128): Elaborating entity \"Adder\" for hierarchy \"InstructionAddressGenerator:inst1\|Adder:inst1\"" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/InstructionAddressGenerator.bdf" "inst1" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/InstructionAddressGenerator.bdf" { { 240 552 712 336 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub InstructionAddressGenerator:inst1\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component " "Info (12128): Elaborating entity \"lpm_add_sub\" for hierarchy \"InstructionAddressGenerator:inst1\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "memFilesProcessor/Adder.vhd" "lpm_add_sub_component" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/Adder.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionAddressGenerator:inst1\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component " "Info (12130): Elaborated megafunction instantiation \"InstructionAddressGenerator:inst1\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "memFilesProcessor/Adder.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/Adder.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionAddressGenerator:inst1\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component " "Info (12133): Instantiated megafunction \"InstructionAddressGenerator:inst1\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Info (12134): Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Info (12134): Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info (12134): Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Info (12134): Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info (12134): Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "memFilesProcessor/Adder.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/Adder.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "db/add_sub_rlh.tdf 1 1 " "Warning (12125): Using design file db/add_sub_rlh.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rlh " "Info (12023): Found entity 1: add_sub_rlh" {  } { { "add_sub_rlh.tdf" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/db/add_sub_rlh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_rlh InstructionAddressGenerator:inst1\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_rlh:auto_generated " "Info (12128): Elaborating entity \"add_sub_rlh\" for hierarchy \"InstructionAddressGenerator:inst1\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_rlh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/11.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxINC InstructionAddressGenerator:inst1\|MuxINC:inst " "Info (12128): Elaborating entity \"MuxINC\" for hierarchy \"InstructionAddressGenerator:inst1\|MuxINC:inst\"" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/InstructionAddressGenerator.bdf" "inst" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/InstructionAddressGenerator.bdf" { { 352 232 384 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Temp InstructionAddressGenerator:inst1\|PC_Temp:inst4 " "Info (12128): Elaborating entity \"PC_Temp\" for hierarchy \"InstructionAddressGenerator:inst1\|PC_Temp:inst4\"" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/InstructionAddressGenerator.bdf" "inst4" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/InstructionAddressGenerator.bdf" { { -24 448 592 72 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff InstructionAddressGenerator:inst1\|PC_Temp:inst4\|lpm_ff:lpm_ff_component " "Info (12128): Elaborating entity \"lpm_ff\" for hierarchy \"InstructionAddressGenerator:inst1\|PC_Temp:inst4\|lpm_ff:lpm_ff_component\"" {  } { { "memFilesProcessor/PC_Temp.vhd" "lpm_ff_component" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/PC_Temp.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionAddressGenerator:inst1\|PC_Temp:inst4\|lpm_ff:lpm_ff_component " "Info (12130): Elaborated megafunction instantiation \"InstructionAddressGenerator:inst1\|PC_Temp:inst4\|lpm_ff:lpm_ff_component\"" {  } { { "memFilesProcessor/PC_Temp.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/PC_Temp.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionAddressGenerator:inst1\|PC_Temp:inst4\|lpm_ff:lpm_ff_component " "Info (12133): Instantiated megafunction \"InstructionAddressGenerator:inst1\|PC_Temp:inst4\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info (12134): Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info (12134): Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info (12134): Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "memFilesProcessor/PC_Temp.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/memFilesProcessor/PC_Temp.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxc muxc:inst10 " "Info (12128): Elaborating entity \"muxc\" for hierarchy \"muxc:inst10\"" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "inst10" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -48 -112 32 48 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX muxc:inst10\|LPM_MUX:LPM_MUX_component " "Info (12128): Elaborating entity \"LPM_MUX\" for hierarchy \"muxc:inst10\|LPM_MUX:LPM_MUX_component\"" {  } { { "muxc.vhd" "LPM_MUX_component" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/muxc.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "muxc:inst10\|LPM_MUX:LPM_MUX_component " "Info (12130): Elaborated megafunction instantiation \"muxc:inst10\|LPM_MUX:LPM_MUX_component\"" {  } { { "muxc.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/muxc.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "muxc:inst10\|LPM_MUX:LPM_MUX_component " "Info (12133): Instantiated megafunction \"muxc:inst10\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info (12134): Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 3 " "Info (12134): Parameter \"LPM_SIZE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info (12134): Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info (12134): Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info (12134): Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info (12134): Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "muxc.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/muxc.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "db/mux_53e.tdf 1 1 " "Warning (12125): Using design file db/mux_53e.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux_53e " "Info (12023): Found entity 1: mux_53e" {  } { { "mux_53e.tdf" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/db/mux_53e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_53e muxc:inst10\|LPM_MUX:LPM_MUX_component\|mux_53e:auto_generated " "Info (12128): Elaborating entity \"mux_53e\" for hierarchy \"muxc:inst10\|LPM_MUX:LPM_MUX_component\|mux_53e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/11.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const15 const15:inst11 " "Info (12128): Elaborating entity \"const15\" for hierarchy \"const15:inst11\"" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "inst11" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 104 -216 -104 152 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant const15:inst11\|lpm_constant:LPM_CONSTANT_component " "Info (12128): Elaborating entity \"lpm_constant\" for hierarchy \"const15:inst11\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "const15.vhd" "LPM_CONSTANT_component" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/const15.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "const15:inst11\|lpm_constant:LPM_CONSTANT_component " "Info (12130): Elaborated megafunction instantiation \"const15:inst11\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "const15.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/const15.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "const15:inst11\|lpm_constant:LPM_CONSTANT_component " "Info (12133): Instantiated megafunction \"const15:inst11\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 15 " "Info (12134): Parameter \"lpm_cvalue\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info (12134): Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Info (12134): Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "const15.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/const15.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit16multi2to1 bit16multi2to1:MuxB " "Info (12128): Elaborating entity \"bit16multi2to1\" for hierarchy \"bit16multi2to1:MuxB\"" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "MuxB" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 1016 256 424 1112 "MuxB" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediate immediate:inst7 " "Info (12128): Elaborating entity \"immediate\" for hierarchy \"immediate:inst7\"" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "inst7" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 584 272 512 680 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg16 Reg16:PS " "Info (12128): Elaborating entity \"Reg16\" for hierarchy \"Reg16:PS\"" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "PS" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -848 272 496 -720 "PS" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {  } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning (19016): Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux_ma:inst6\|lpm_mux:LPM_MUX_component\|mux_m4e:auto_generated\|result_node\[13\]~synth " "Warning (19017): Found clock multiplexer mux_ma:inst6\|lpm_mux:LPM_MUX_component\|mux_m4e:auto_generated\|result_node\[13\]~synth" {  } { { "mux_m4e.tdf" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/db/mux_m4e.tdf" 29 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux_ma:inst6\|lpm_mux:LPM_MUX_component\|mux_m4e:auto_generated\|result_node\[12\]~synth " "Warning (19017): Found clock multiplexer mux_ma:inst6\|lpm_mux:LPM_MUX_component\|mux_m4e:auto_generated\|result_node\[12\]~synth" {  } { { "mux_m4e.tdf" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/db/mux_m4e.tdf" 29 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux_ma:inst6\|lpm_mux:LPM_MUX_component\|mux_m4e:auto_generated\|result_node\[14\]~synth " "Warning (19017): Found clock multiplexer mux_ma:inst6\|lpm_mux:LPM_MUX_component\|mux_m4e:auto_generated\|result_node\[14\]~synth" {  } { { "mux_m4e.tdf" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/db/mux_m4e.tdf" 29 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux_ma:inst6\|lpm_mux:LPM_MUX_component\|mux_m4e:auto_generated\|result_node\[15\]~synth " "Warning (19017): Found clock multiplexer mux_ma:inst6\|lpm_mux:LPM_MUX_component\|mux_m4e:auto_generated\|result_node\[15\]~synth" {  } { { "mux_m4e.tdf" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/db/mux_m4e.tdf" 29 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {  } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info (278001): Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ControlUnit:inst2\|Mod0 lpm_divide " "Info (278004): Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ControlUnit:inst2\|Mod0\"" {  } { { "controlUnit.vhdl" "Mod0" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/controlUnit.vhdl" 110 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:inst2\|lpm_divide:Mod0 " "Info (12130): Elaborated megafunction instantiation \"ControlUnit:inst2\|lpm_divide:Mod0\"" {  } { { "controlUnit.vhdl" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/controlUnit.vhdl" 110 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:inst2\|lpm_divide:Mod0 " "Info (12133): Instantiated megafunction \"ControlUnit:inst2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Info (12134): Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Info (12134): Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Info (12134): Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Info (12134): Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Info (12134): Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "controlUnit.vhdl" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/controlUnit.vhdl" 110 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qlo.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_qlo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qlo " "Info (12023): Found entity 1: lpm_divide_qlo" {  } { { "lpm_divide_qlo.tdf" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/db/lpm_divide_qlo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Info (12023): Found entity 1: abs_divider_4dg" {  } { { "abs_divider_4dg.tdf" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k5f.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k5f " "Info (12023): Found entity 1: alt_u_div_k5f" {  } { { "alt_u_div_k5f.tdf" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/db/alt_u_div_k5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info (12023): Found entity 1: add_sub_lkc" {  } { { "add_sub_lkc.tdf" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info (12023): Found entity 1: add_sub_mkc" {  } { { "add_sub_mkc.tdf" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_0s9.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_0s9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_0s9 " "Info (12023): Found entity 1: lpm_abs_0s9" {  } { { "lpm_abs_0s9.tdf" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/db/lpm_abs_0s9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dat_out\[15\] GND " "Warning (13410): Pin \"dat_out\[15\]\" is stuck at GND" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 232 912 1088 248 "dat_out\[15..0\]" "" } { -808 1256 1332 -792 "dat_out\[15..0\]" "" } { -544 1264 1352 -528 "dat_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "dat_out\[14\] GND " "Warning (13410): Pin \"dat_out\[14\]\" is stuck at GND" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 232 912 1088 248 "dat_out\[15..0\]" "" } { -808 1256 1332 -792 "dat_out\[15..0\]" "" } { -544 1264 1352 -528 "dat_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "dat_out\[13\] GND " "Warning (13410): Pin \"dat_out\[13\]\" is stuck at GND" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 232 912 1088 248 "dat_out\[15..0\]" "" } { -808 1256 1332 -792 "dat_out\[15..0\]" "" } { -544 1264 1352 -528 "dat_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "dat_out\[12\] GND " "Warning (13410): Pin \"dat_out\[12\]\" is stuck at GND" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 232 912 1088 248 "dat_out\[15..0\]" "" } { -808 1256 1332 -792 "dat_out\[15..0\]" "" } { -544 1264 1352 -528 "dat_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "dat_out\[11\] GND " "Warning (13410): Pin \"dat_out\[11\]\" is stuck at GND" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 232 912 1088 248 "dat_out\[15..0\]" "" } { -808 1256 1332 -792 "dat_out\[15..0\]" "" } { -544 1264 1352 -528 "dat_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "dat_out\[10\] GND " "Warning (13410): Pin \"dat_out\[10\]\" is stuck at GND" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 232 912 1088 248 "dat_out\[15..0\]" "" } { -808 1256 1332 -792 "dat_out\[15..0\]" "" } { -544 1264 1352 -528 "dat_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "RM_out\[23\] GND " "Warning (13410): Pin \"RM_out\[23\]\" is stuck at GND" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -360 1144 1320 -344 "RM_out\[23..0\]" "" } { -592 496 575 -576 "RM_out\[15..0\]" "" } { -944 936 1024 -928 "RM_out\[23..0\]" "" } { -760 968 1037 -744 "RM_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "RM_out\[22\] GND " "Warning (13410): Pin \"RM_out\[22\]\" is stuck at GND" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -360 1144 1320 -344 "RM_out\[23..0\]" "" } { -592 496 575 -576 "RM_out\[15..0\]" "" } { -944 936 1024 -928 "RM_out\[23..0\]" "" } { -760 968 1037 -744 "RM_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "RM_out\[21\] GND " "Warning (13410): Pin \"RM_out\[21\]\" is stuck at GND" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -360 1144 1320 -344 "RM_out\[23..0\]" "" } { -592 496 575 -576 "RM_out\[15..0\]" "" } { -944 936 1024 -928 "RM_out\[23..0\]" "" } { -760 968 1037 -744 "RM_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "RM_out\[20\] GND " "Warning (13410): Pin \"RM_out\[20\]\" is stuck at GND" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -360 1144 1320 -344 "RM_out\[23..0\]" "" } { -592 496 575 -576 "RM_out\[15..0\]" "" } { -944 936 1024 -928 "RM_out\[23..0\]" "" } { -760 968 1037 -744 "RM_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "RM_out\[19\] GND " "Warning (13410): Pin \"RM_out\[19\]\" is stuck at GND" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -360 1144 1320 -344 "RM_out\[23..0\]" "" } { -592 496 575 -576 "RM_out\[15..0\]" "" } { -944 936 1024 -928 "RM_out\[23..0\]" "" } { -760 968 1037 -744 "RM_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "RM_out\[18\] GND " "Warning (13410): Pin \"RM_out\[18\]\" is stuck at GND" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -360 1144 1320 -344 "RM_out\[23..0\]" "" } { -592 496 575 -576 "RM_out\[15..0\]" "" } { -944 936 1024 -928 "RM_out\[23..0\]" "" } { -760 968 1037 -744 "RM_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "RM_out\[17\] GND " "Warning (13410): Pin \"RM_out\[17\]\" is stuck at GND" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -360 1144 1320 -344 "RM_out\[23..0\]" "" } { -592 496 575 -576 "RM_out\[15..0\]" "" } { -944 936 1024 -928 "RM_out\[23..0\]" "" } { -760 968 1037 -744 "RM_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "RM_out\[16\] GND " "Warning (13410): Pin \"RM_out\[16\]\" is stuck at GND" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -360 1144 1320 -344 "RM_out\[23..0\]" "" } { -592 496 575 -576 "RM_out\[15..0\]" "" } { -944 936 1024 -928 "RM_out\[23..0\]" "" } { -760 968 1037 -744 "RM_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info (17049): 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ControlUnit:inst2\|wmfc " "Info (17050): Register \"ControlUnit:inst2\|wmfc\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3229 " "Info (21057): Implemented 3229 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Info (21058): Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "273 " "Info (21059): Implemented 273 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2916 " "Info (21061): Implemented 2916 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Info (21064): Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "360 " "Info: Peak virtual memory: 360 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 04 22:43:23 2015 " "Info: Processing ended: Fri Dec 04 22:43:23 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:43 " "Info: Elapsed time: 00:01:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Info: Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Info: Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 22:43:25 2015 " "Info: Processing started: Fri Dec 04 22:43:25 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off project -c project " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "project EP2C20F484C7 " "Info (119006): Selected device EP2C20F484C7 for design \"project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info (176445): Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info (176445): Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info (176445): Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info (169124): Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info (169125): Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 5354 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info (169125): Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 5355 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info (169125): Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 5356 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "259 289 " "Critical Warning (169085): No exact pin location assignment(s) for 259 pins of 289 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rfwrite " "Info (169086): Pin rfwrite not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { rfwrite } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -96 856 1032 -80 "rfwrite" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rfwrite } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 474 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[23\] " "Info (169086): Pin ir\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { ir[23] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 760 880 1056 776 "ir" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 191 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[22\] " "Info (169086): Pin ir\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { ir[22] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 760 880 1056 776 "ir" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 192 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[21\] " "Info (169086): Pin ir\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { ir[21] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 760 880 1056 776 "ir" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 193 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[20\] " "Info (169086): Pin ir\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { ir[20] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 760 880 1056 776 "ir" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 194 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[19\] " "Info (169086): Pin ir\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { ir[19] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 760 880 1056 776 "ir" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 195 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[18\] " "Info (169086): Pin ir\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { ir[18] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 760 880 1056 776 "ir" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 196 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[17\] " "Info (169086): Pin ir\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { ir[17] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 760 880 1056 776 "ir" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 197 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[16\] " "Info (169086): Pin ir\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { ir[16] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 760 880 1056 776 "ir" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 198 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[15\] " "Info (169086): Pin ir\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { ir[15] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 760 880 1056 776 "ir" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 199 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[14\] " "Info (169086): Pin ir\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { ir[14] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 760 880 1056 776 "ir" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 200 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[13\] " "Info (169086): Pin ir\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { ir[13] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 760 880 1056 776 "ir" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 201 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[12\] " "Info (169086): Pin ir\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { ir[12] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 760 880 1056 776 "ir" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 202 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[11\] " "Info (169086): Pin ir\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { ir[11] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 760 880 1056 776 "ir" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 203 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[10\] " "Info (169086): Pin ir\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { ir[10] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 760 880 1056 776 "ir" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 204 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[9\] " "Info (169086): Pin ir\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { ir[9] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 760 880 1056 776 "ir" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 205 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[8\] " "Info (169086): Pin ir\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { ir[8] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 760 880 1056 776 "ir" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 206 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[7\] " "Info (169086): Pin ir\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { ir[7] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 760 880 1056 776 "ir" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 207 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[6\] " "Info (169086): Pin ir\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { ir[6] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 760 880 1056 776 "ir" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 208 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[5\] " "Info (169086): Pin ir\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { ir[5] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 760 880 1056 776 "ir" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 209 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[4\] " "Info (169086): Pin ir\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { ir[4] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 760 880 1056 776 "ir" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 210 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[3\] " "Info (169086): Pin ir\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { ir[3] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 760 880 1056 776 "ir" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 211 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[2\] " "Info (169086): Pin ir\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { ir[2] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 760 880 1056 776 "ir" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 212 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[1\] " "Info (169086): Pin ir\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { ir[1] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 760 880 1056 776 "ir" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 213 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[0\] " "Info (169086): Pin ir\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { ir[0] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 760 880 1056 776 "ir" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 214 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MI_out\[23\] " "Info (169086): Pin MI_out\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { MI_out[23] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -392 1032 1208 -376 "MI_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MI_out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 215 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MI_out\[22\] " "Info (169086): Pin MI_out\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { MI_out[22] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -392 1032 1208 -376 "MI_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MI_out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 216 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MI_out\[21\] " "Info (169086): Pin MI_out\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { MI_out[21] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -392 1032 1208 -376 "MI_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MI_out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 217 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MI_out\[20\] " "Info (169086): Pin MI_out\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { MI_out[20] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -392 1032 1208 -376 "MI_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MI_out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 218 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MI_out\[19\] " "Info (169086): Pin MI_out\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { MI_out[19] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -392 1032 1208 -376 "MI_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MI_out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 219 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MI_out\[18\] " "Info (169086): Pin MI_out\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { MI_out[18] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -392 1032 1208 -376 "MI_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MI_out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 220 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MI_out\[17\] " "Info (169086): Pin MI_out\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { MI_out[17] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -392 1032 1208 -376 "MI_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MI_out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 221 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MI_out\[16\] " "Info (169086): Pin MI_out\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { MI_out[16] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -392 1032 1208 -376 "MI_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MI_out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 222 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MI_out\[15\] " "Info (169086): Pin MI_out\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { MI_out[15] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -392 1032 1208 -376 "MI_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MI_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 223 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MI_out\[14\] " "Info (169086): Pin MI_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { MI_out[14] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -392 1032 1208 -376 "MI_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MI_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 224 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MI_out\[13\] " "Info (169086): Pin MI_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { MI_out[13] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -392 1032 1208 -376 "MI_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MI_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 225 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MI_out\[12\] " "Info (169086): Pin MI_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { MI_out[12] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -392 1032 1208 -376 "MI_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MI_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 226 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MI_out\[11\] " "Info (169086): Pin MI_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { MI_out[11] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -392 1032 1208 -376 "MI_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MI_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 227 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MI_out\[10\] " "Info (169086): Pin MI_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { MI_out[10] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -392 1032 1208 -376 "MI_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MI_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 228 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MI_out\[9\] " "Info (169086): Pin MI_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { MI_out[9] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -392 1032 1208 -376 "MI_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MI_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 229 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MI_out\[8\] " "Info (169086): Pin MI_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { MI_out[8] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -392 1032 1208 -376 "MI_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MI_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 230 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MI_out\[7\] " "Info (169086): Pin MI_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { MI_out[7] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -392 1032 1208 -376 "MI_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MI_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 231 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MI_out\[6\] " "Info (169086): Pin MI_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { MI_out[6] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -392 1032 1208 -376 "MI_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MI_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 232 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MI_out\[5\] " "Info (169086): Pin MI_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { MI_out[5] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -392 1032 1208 -376 "MI_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MI_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 233 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MI_out\[4\] " "Info (169086): Pin MI_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { MI_out[4] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -392 1032 1208 -376 "MI_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MI_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 234 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MI_out\[3\] " "Info (169086): Pin MI_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { MI_out[3] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -392 1032 1208 -376 "MI_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MI_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 235 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MI_out\[2\] " "Info (169086): Pin MI_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { MI_out[2] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -392 1032 1208 -376 "MI_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MI_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 236 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MI_out\[1\] " "Info (169086): Pin MI_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { MI_out[1] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -392 1032 1208 -376 "MI_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MI_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 237 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MI_out\[0\] " "Info (169086): Pin MI_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { MI_out[0] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -392 1032 1208 -376 "MI_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MI_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 238 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memRead " "Info (169086): Pin memRead not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { memRead } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -464 1008 1184 -448 "memRead" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { memRead } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 477 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memWrite " "Info (169086): Pin memWrite not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { memWrite } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -304 1024 1200 -288 "memWrite" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { memWrite } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 478 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "maRS\[15\] " "Info (169086): Pin maRS\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { maRS[15] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -424 1016 1192 -408 "maRS" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { maRS[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 239 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "maRS\[14\] " "Info (169086): Pin maRS\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { maRS[14] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -424 1016 1192 -408 "maRS" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { maRS[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 240 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "maRS\[13\] " "Info (169086): Pin maRS\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { maRS[13] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -424 1016 1192 -408 "maRS" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { maRS[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 241 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "maRS\[12\] " "Info (169086): Pin maRS\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { maRS[12] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -424 1016 1192 -408 "maRS" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { maRS[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 242 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "maRS\[11\] " "Info (169086): Pin maRS\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { maRS[11] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -424 1016 1192 -408 "maRS" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { maRS[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 243 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "maRS\[10\] " "Info (169086): Pin maRS\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { maRS[10] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -424 1016 1192 -408 "maRS" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { maRS[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 244 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "maRS\[9\] " "Info (169086): Pin maRS\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { maRS[9] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -424 1016 1192 -408 "maRS" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { maRS[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 245 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "maRS\[8\] " "Info (169086): Pin maRS\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { maRS[8] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -424 1016 1192 -408 "maRS" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { maRS[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 246 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "maRS\[7\] " "Info (169086): Pin maRS\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { maRS[7] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -424 1016 1192 -408 "maRS" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { maRS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 247 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "maRS\[6\] " "Info (169086): Pin maRS\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { maRS[6] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -424 1016 1192 -408 "maRS" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { maRS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 248 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "maRS\[5\] " "Info (169086): Pin maRS\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { maRS[5] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -424 1016 1192 -408 "maRS" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { maRS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 249 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "maRS\[4\] " "Info (169086): Pin maRS\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { maRS[4] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -424 1016 1192 -408 "maRS" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { maRS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 250 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "maRS\[3\] " "Info (169086): Pin maRS\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { maRS[3] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -424 1016 1192 -408 "maRS" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { maRS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 251 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "maRS\[2\] " "Info (169086): Pin maRS\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { maRS[2] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -424 1016 1192 -408 "maRS" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { maRS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 252 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "maRS\[1\] " "Info (169086): Pin maRS\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { maRS[1] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -424 1016 1192 -408 "maRS" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { maRS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 253 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "maRS\[0\] " "Info (169086): Pin maRS\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { maRS[0] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -424 1016 1192 -408 "maRS" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { maRS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 254 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluout\[15\] " "Info (169086): Pin aluout\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { aluout[15] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 408 864 1040 424 "aluout" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluout[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 255 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluout\[14\] " "Info (169086): Pin aluout\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { aluout[14] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 408 864 1040 424 "aluout" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluout[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 256 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluout\[13\] " "Info (169086): Pin aluout\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { aluout[13] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 408 864 1040 424 "aluout" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluout[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 257 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluout\[12\] " "Info (169086): Pin aluout\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { aluout[12] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 408 864 1040 424 "aluout" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluout[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 258 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluout\[11\] " "Info (169086): Pin aluout\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { aluout[11] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 408 864 1040 424 "aluout" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluout[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 259 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluout\[10\] " "Info (169086): Pin aluout\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { aluout[10] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 408 864 1040 424 "aluout" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluout[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 260 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluout\[9\] " "Info (169086): Pin aluout\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { aluout[9] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 408 864 1040 424 "aluout" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluout[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 261 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluout\[8\] " "Info (169086): Pin aluout\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { aluout[8] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 408 864 1040 424 "aluout" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluout[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 262 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluout\[7\] " "Info (169086): Pin aluout\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { aluout[7] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 408 864 1040 424 "aluout" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluout[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 263 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluout\[6\] " "Info (169086): Pin aluout\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { aluout[6] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 408 864 1040 424 "aluout" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 264 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluout\[5\] " "Info (169086): Pin aluout\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { aluout[5] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 408 864 1040 424 "aluout" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 265 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluout\[4\] " "Info (169086): Pin aluout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { aluout[4] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 408 864 1040 424 "aluout" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 266 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluout\[3\] " "Info (169086): Pin aluout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { aluout[3] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 408 864 1040 424 "aluout" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 267 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluout\[2\] " "Info (169086): Pin aluout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { aluout[2] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 408 864 1040 424 "aluout" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 268 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluout\[1\] " "Info (169086): Pin aluout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { aluout[1] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 408 864 1040 424 "aluout" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 269 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluout\[0\] " "Info (169086): Pin aluout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { aluout[0] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 408 864 1040 424 "aluout" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 270 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inA\[15\] " "Info (169086): Pin inA\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { inA[15] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -984 -64 112 -968 "inA" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 271 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inA\[14\] " "Info (169086): Pin inA\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { inA[14] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -984 -64 112 -968 "inA" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 272 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inA\[13\] " "Info (169086): Pin inA\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { inA[13] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -984 -64 112 -968 "inA" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 273 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inA\[12\] " "Info (169086): Pin inA\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { inA[12] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -984 -64 112 -968 "inA" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 274 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inA\[11\] " "Info (169086): Pin inA\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { inA[11] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -984 -64 112 -968 "inA" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 275 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inA\[10\] " "Info (169086): Pin inA\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { inA[10] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -984 -64 112 -968 "inA" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 276 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inA\[9\] " "Info (169086): Pin inA\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { inA[9] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -984 -64 112 -968 "inA" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 277 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inA\[8\] " "Info (169086): Pin inA\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { inA[8] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -984 -64 112 -968 "inA" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 278 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inA\[7\] " "Info (169086): Pin inA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { inA[7] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -984 -64 112 -968 "inA" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 279 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inA\[6\] " "Info (169086): Pin inA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { inA[6] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -984 -64 112 -968 "inA" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 280 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inA\[5\] " "Info (169086): Pin inA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { inA[5] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -984 -64 112 -968 "inA" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 281 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inA\[4\] " "Info (169086): Pin inA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { inA[4] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -984 -64 112 -968 "inA" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 282 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inA\[3\] " "Info (169086): Pin inA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { inA[3] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -984 -64 112 -968 "inA" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 283 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inA\[2\] " "Info (169086): Pin inA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { inA[2] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -984 -64 112 -968 "inA" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 284 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inA\[1\] " "Info (169086): Pin inA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { inA[1] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -984 -64 112 -968 "inA" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 285 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inA\[0\] " "Info (169086): Pin inA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { inA[0] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -984 -64 112 -968 "inA" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 286 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataS\[15\] " "Info (169086): Pin dataS\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dataS[15] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 304 904 1080 320 "dataS" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataS[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 287 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataS\[14\] " "Info (169086): Pin dataS\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dataS[14] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 304 904 1080 320 "dataS" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataS[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 288 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataS\[13\] " "Info (169086): Pin dataS\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dataS[13] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 304 904 1080 320 "dataS" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataS[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 289 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataS\[12\] " "Info (169086): Pin dataS\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dataS[12] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 304 904 1080 320 "dataS" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataS[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 290 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataS\[11\] " "Info (169086): Pin dataS\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dataS[11] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 304 904 1080 320 "dataS" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataS[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 291 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataS\[10\] " "Info (169086): Pin dataS\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dataS[10] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 304 904 1080 320 "dataS" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataS[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 292 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataS\[9\] " "Info (169086): Pin dataS\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dataS[9] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 304 904 1080 320 "dataS" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataS[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 293 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataS\[8\] " "Info (169086): Pin dataS\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dataS[8] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 304 904 1080 320 "dataS" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataS[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 294 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataS\[7\] " "Info (169086): Pin dataS\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dataS[7] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 304 904 1080 320 "dataS" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 295 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataS\[6\] " "Info (169086): Pin dataS\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dataS[6] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 304 904 1080 320 "dataS" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 296 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataS\[5\] " "Info (169086): Pin dataS\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dataS[5] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 304 904 1080 320 "dataS" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 297 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataS\[4\] " "Info (169086): Pin dataS\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dataS[4] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 304 904 1080 320 "dataS" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 298 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataS\[3\] " "Info (169086): Pin dataS\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dataS[3] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 304 904 1080 320 "dataS" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 299 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataS\[2\] " "Info (169086): Pin dataS\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dataS[2] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 304 904 1080 320 "dataS" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 300 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataS\[1\] " "Info (169086): Pin dataS\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dataS[1] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 304 904 1080 320 "dataS" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 301 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataS\[0\] " "Info (169086): Pin dataS\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dataS[0] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 304 904 1080 320 "dataS" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 302 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataD\[15\] " "Info (169086): Pin dataD\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dataD[15] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -704 704 880 -688 "dataD" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataD[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 303 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataD\[14\] " "Info (169086): Pin dataD\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dataD[14] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -704 704 880 -688 "dataD" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataD[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 304 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataD\[13\] " "Info (169086): Pin dataD\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dataD[13] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -704 704 880 -688 "dataD" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataD[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 305 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataD\[12\] " "Info (169086): Pin dataD\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dataD[12] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -704 704 880 -688 "dataD" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataD[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 306 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataD\[11\] " "Info (169086): Pin dataD\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dataD[11] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -704 704 880 -688 "dataD" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataD[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 307 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataD\[10\] " "Info (169086): Pin dataD\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dataD[10] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -704 704 880 -688 "dataD" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataD[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 308 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataD\[9\] " "Info (169086): Pin dataD\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dataD[9] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -704 704 880 -688 "dataD" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataD[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 309 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataD\[8\] " "Info (169086): Pin dataD\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dataD[8] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -704 704 880 -688 "dataD" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataD[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 310 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataD\[7\] " "Info (169086): Pin dataD\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dataD[7] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -704 704 880 -688 "dataD" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataD[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 311 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataD\[6\] " "Info (169086): Pin dataD\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dataD[6] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -704 704 880 -688 "dataD" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataD[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 312 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataD\[5\] " "Info (169086): Pin dataD\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dataD[5] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -704 704 880 -688 "dataD" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataD[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 313 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataD\[4\] " "Info (169086): Pin dataD\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dataD[4] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -704 704 880 -688 "dataD" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataD[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 314 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataD\[3\] " "Info (169086): Pin dataD\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dataD[3] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -704 704 880 -688 "dataD" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataD[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 315 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataD\[2\] " "Info (169086): Pin dataD\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dataD[2] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -704 704 880 -688 "dataD" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 316 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataD\[1\] " "Info (169086): Pin dataD\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dataD[1] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -704 704 880 -688 "dataD" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 317 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataD\[0\] " "Info (169086): Pin dataD\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dataD[0] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -704 704 880 -688 "dataD" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataD[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 318 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxyout\[15\] " "Info (169086): Pin muxyout\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { muxyout[15] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -576 696 872 -560 "muxyout" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { muxyout[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 319 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxyout\[14\] " "Info (169086): Pin muxyout\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { muxyout[14] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -576 696 872 -560 "muxyout" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { muxyout[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 320 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxyout\[13\] " "Info (169086): Pin muxyout\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { muxyout[13] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -576 696 872 -560 "muxyout" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { muxyout[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 321 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxyout\[12\] " "Info (169086): Pin muxyout\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { muxyout[12] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -576 696 872 -560 "muxyout" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { muxyout[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 322 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxyout\[11\] " "Info (169086): Pin muxyout\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { muxyout[11] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -576 696 872 -560 "muxyout" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { muxyout[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 323 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxyout\[10\] " "Info (169086): Pin muxyout\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { muxyout[10] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -576 696 872 -560 "muxyout" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { muxyout[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 324 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxyout\[9\] " "Info (169086): Pin muxyout\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { muxyout[9] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -576 696 872 -560 "muxyout" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { muxyout[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 325 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxyout\[8\] " "Info (169086): Pin muxyout\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { muxyout[8] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -576 696 872 -560 "muxyout" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { muxyout[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 326 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxyout\[7\] " "Info (169086): Pin muxyout\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { muxyout[7] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -576 696 872 -560 "muxyout" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { muxyout[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 327 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxyout\[6\] " "Info (169086): Pin muxyout\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { muxyout[6] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -576 696 872 -560 "muxyout" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { muxyout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 328 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxyout\[5\] " "Info (169086): Pin muxyout\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { muxyout[5] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -576 696 872 -560 "muxyout" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { muxyout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 329 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxyout\[4\] " "Info (169086): Pin muxyout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { muxyout[4] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -576 696 872 -560 "muxyout" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { muxyout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 330 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxyout\[3\] " "Info (169086): Pin muxyout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { muxyout[3] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -576 696 872 -560 "muxyout" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { muxyout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 331 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxyout\[2\] " "Info (169086): Pin muxyout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { muxyout[2] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -576 696 872 -560 "muxyout" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { muxyout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 332 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxyout\[1\] " "Info (169086): Pin muxyout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { muxyout[1] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -576 696 872 -560 "muxyout" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { muxyout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 333 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxyout\[0\] " "Info (169086): Pin muxyout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { muxyout[0] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -576 696 872 -560 "muxyout" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { muxyout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 334 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux2_out\[15\] " "Info (169086): Pin mux2_out\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { mux2_out[15] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 272 912 1088 288 "mux2_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux2_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 335 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux2_out\[14\] " "Info (169086): Pin mux2_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { mux2_out[14] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 272 912 1088 288 "mux2_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux2_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 336 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux2_out\[13\] " "Info (169086): Pin mux2_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { mux2_out[13] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 272 912 1088 288 "mux2_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux2_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 337 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux2_out\[12\] " "Info (169086): Pin mux2_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { mux2_out[12] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 272 912 1088 288 "mux2_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux2_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 338 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux2_out\[11\] " "Info (169086): Pin mux2_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { mux2_out[11] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 272 912 1088 288 "mux2_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux2_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 339 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux2_out\[10\] " "Info (169086): Pin mux2_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { mux2_out[10] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 272 912 1088 288 "mux2_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux2_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 340 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux2_out\[9\] " "Info (169086): Pin mux2_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { mux2_out[9] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 272 912 1088 288 "mux2_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux2_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 341 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux2_out\[8\] " "Info (169086): Pin mux2_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { mux2_out[8] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 272 912 1088 288 "mux2_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux2_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 342 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux2_out\[7\] " "Info (169086): Pin mux2_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { mux2_out[7] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 272 912 1088 288 "mux2_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux2_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 343 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux2_out\[6\] " "Info (169086): Pin mux2_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { mux2_out[6] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 272 912 1088 288 "mux2_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux2_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 344 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux2_out\[5\] " "Info (169086): Pin mux2_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { mux2_out[5] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 272 912 1088 288 "mux2_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux2_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 345 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux2_out\[4\] " "Info (169086): Pin mux2_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { mux2_out[4] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 272 912 1088 288 "mux2_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux2_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 346 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux2_out\[3\] " "Info (169086): Pin mux2_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { mux2_out[3] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 272 912 1088 288 "mux2_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux2_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 347 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux2_out\[2\] " "Info (169086): Pin mux2_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { mux2_out[2] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 272 912 1088 288 "mux2_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux2_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 348 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux2_out\[1\] " "Info (169086): Pin mux2_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { mux2_out[1] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 272 912 1088 288 "mux2_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux2_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 349 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux2_out\[0\] " "Info (169086): Pin mux2_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { mux2_out[0] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 272 912 1088 288 "mux2_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux2_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 350 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out\[15\] " "Info (169086): Pin dat_out\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dat_out[15] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 232 912 1088 248 "dat_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 351 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out\[14\] " "Info (169086): Pin dat_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dat_out[14] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 232 912 1088 248 "dat_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 352 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out\[13\] " "Info (169086): Pin dat_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dat_out[13] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 232 912 1088 248 "dat_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 353 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out\[12\] " "Info (169086): Pin dat_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dat_out[12] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 232 912 1088 248 "dat_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 354 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out\[11\] " "Info (169086): Pin dat_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dat_out[11] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 232 912 1088 248 "dat_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 355 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out\[10\] " "Info (169086): Pin dat_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dat_out[10] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 232 912 1088 248 "dat_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 356 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out\[9\] " "Info (169086): Pin dat_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dat_out[9] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 232 912 1088 248 "dat_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 357 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out\[8\] " "Info (169086): Pin dat_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dat_out[8] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 232 912 1088 248 "dat_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 358 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out\[7\] " "Info (169086): Pin dat_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dat_out[7] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 232 912 1088 248 "dat_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 359 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out\[6\] " "Info (169086): Pin dat_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dat_out[6] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 232 912 1088 248 "dat_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 360 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out\[5\] " "Info (169086): Pin dat_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dat_out[5] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 232 912 1088 248 "dat_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 361 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out\[4\] " "Info (169086): Pin dat_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dat_out[4] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 232 912 1088 248 "dat_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 362 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out\[3\] " "Info (169086): Pin dat_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dat_out[3] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 232 912 1088 248 "dat_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 363 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out\[2\] " "Info (169086): Pin dat_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dat_out[2] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 232 912 1088 248 "dat_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 364 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out\[1\] " "Info (169086): Pin dat_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dat_out[1] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 232 912 1088 248 "dat_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 365 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out\[0\] " "Info (169086): Pin dat_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dat_out[0] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 232 912 1088 248 "dat_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 366 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RM_out\[23\] " "Info (169086): Pin RM_out\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { RM_out[23] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -360 1144 1320 -344 "RM_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RM_out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 371 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RM_out\[22\] " "Info (169086): Pin RM_out\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { RM_out[22] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -360 1144 1320 -344 "RM_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RM_out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 372 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RM_out\[21\] " "Info (169086): Pin RM_out\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { RM_out[21] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -360 1144 1320 -344 "RM_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RM_out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 373 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RM_out\[20\] " "Info (169086): Pin RM_out\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { RM_out[20] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -360 1144 1320 -344 "RM_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RM_out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 374 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RM_out\[19\] " "Info (169086): Pin RM_out\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { RM_out[19] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -360 1144 1320 -344 "RM_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RM_out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 375 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RM_out\[18\] " "Info (169086): Pin RM_out\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { RM_out[18] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -360 1144 1320 -344 "RM_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RM_out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 376 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RM_out\[17\] " "Info (169086): Pin RM_out\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { RM_out[17] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -360 1144 1320 -344 "RM_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RM_out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 377 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RM_out\[16\] " "Info (169086): Pin RM_out\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { RM_out[16] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -360 1144 1320 -344 "RM_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RM_out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 378 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RM_out\[15\] " "Info (169086): Pin RM_out\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { RM_out[15] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -360 1144 1320 -344 "RM_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RM_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 379 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RM_out\[14\] " "Info (169086): Pin RM_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { RM_out[14] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -360 1144 1320 -344 "RM_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RM_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 380 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RM_out\[13\] " "Info (169086): Pin RM_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { RM_out[13] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -360 1144 1320 -344 "RM_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RM_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 381 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RM_out\[12\] " "Info (169086): Pin RM_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { RM_out[12] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -360 1144 1320 -344 "RM_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RM_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 382 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RM_out\[11\] " "Info (169086): Pin RM_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { RM_out[11] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -360 1144 1320 -344 "RM_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RM_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 383 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RM_out\[10\] " "Info (169086): Pin RM_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { RM_out[10] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -360 1144 1320 -344 "RM_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RM_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 384 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RM_out\[9\] " "Info (169086): Pin RM_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { RM_out[9] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -360 1144 1320 -344 "RM_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RM_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 385 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RM_out\[8\] " "Info (169086): Pin RM_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { RM_out[8] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -360 1144 1320 -344 "RM_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RM_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 386 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RM_out\[7\] " "Info (169086): Pin RM_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { RM_out[7] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -360 1144 1320 -344 "RM_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RM_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 387 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RM_out\[6\] " "Info (169086): Pin RM_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { RM_out[6] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -360 1144 1320 -344 "RM_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RM_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 388 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RM_out\[5\] " "Info (169086): Pin RM_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { RM_out[5] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -360 1144 1320 -344 "RM_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RM_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 389 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RM_out\[4\] " "Info (169086): Pin RM_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { RM_out[4] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -360 1144 1320 -344 "RM_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RM_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 390 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RM_out\[3\] " "Info (169086): Pin RM_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { RM_out[3] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -360 1144 1320 -344 "RM_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RM_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 391 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RM_out\[2\] " "Info (169086): Pin RM_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { RM_out[2] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -360 1144 1320 -344 "RM_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RM_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 392 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RM_out\[1\] " "Info (169086): Pin RM_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { RM_out[1] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -360 1144 1320 -344 "RM_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RM_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 393 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RM_out\[0\] " "Info (169086): Pin RM_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { RM_out[0] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -360 1144 1320 -344 "RM_out" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RM_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 394 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rbout\[15\] " "Info (169086): Pin rbout\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { rbout[15] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -352 672 848 -336 "rbout" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rbout[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 395 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rbout\[14\] " "Info (169086): Pin rbout\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { rbout[14] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -352 672 848 -336 "rbout" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rbout[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 396 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rbout\[13\] " "Info (169086): Pin rbout\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { rbout[13] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -352 672 848 -336 "rbout" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rbout[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 397 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rbout\[12\] " "Info (169086): Pin rbout\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { rbout[12] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -352 672 848 -336 "rbout" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rbout[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 398 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rbout\[11\] " "Info (169086): Pin rbout\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { rbout[11] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -352 672 848 -336 "rbout" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rbout[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 399 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rbout\[10\] " "Info (169086): Pin rbout\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { rbout[10] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -352 672 848 -336 "rbout" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rbout[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 400 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rbout\[9\] " "Info (169086): Pin rbout\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { rbout[9] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -352 672 848 -336 "rbout" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rbout[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 401 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rbout\[8\] " "Info (169086): Pin rbout\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { rbout[8] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -352 672 848 -336 "rbout" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rbout[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 402 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rbout\[7\] " "Info (169086): Pin rbout\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { rbout[7] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -352 672 848 -336 "rbout" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rbout[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 403 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rbout\[6\] " "Info (169086): Pin rbout\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { rbout[6] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -352 672 848 -336 "rbout" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rbout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 404 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rbout\[5\] " "Info (169086): Pin rbout\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { rbout[5] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -352 672 848 -336 "rbout" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rbout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 405 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rbout\[4\] " "Info (169086): Pin rbout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { rbout[4] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -352 672 848 -336 "rbout" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rbout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 406 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rbout\[3\] " "Info (169086): Pin rbout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { rbout[3] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -352 672 848 -336 "rbout" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rbout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 407 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rbout\[2\] " "Info (169086): Pin rbout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { rbout[2] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -352 672 848 -336 "rbout" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rbout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 408 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rbout\[1\] " "Info (169086): Pin rbout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { rbout[1] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -352 672 848 -336 "rbout" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rbout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 409 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rbout\[0\] " "Info (169086): Pin rbout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { rbout[0] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -352 672 848 -336 "rbout" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rbout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 410 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataT\[15\] " "Info (169086): Pin dataT\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dataT[15] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 344 912 1088 360 "dataT" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataT[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 411 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataT\[14\] " "Info (169086): Pin dataT\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dataT[14] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 344 912 1088 360 "dataT" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataT[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 412 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataT\[13\] " "Info (169086): Pin dataT\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dataT[13] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 344 912 1088 360 "dataT" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataT[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 413 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataT\[12\] " "Info (169086): Pin dataT\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dataT[12] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 344 912 1088 360 "dataT" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataT[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 414 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataT\[11\] " "Info (169086): Pin dataT\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dataT[11] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 344 912 1088 360 "dataT" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 415 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataT\[10\] " "Info (169086): Pin dataT\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dataT[10] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 344 912 1088 360 "dataT" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 416 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataT\[9\] " "Info (169086): Pin dataT\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dataT[9] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 344 912 1088 360 "dataT" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 417 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataT\[8\] " "Info (169086): Pin dataT\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dataT[8] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 344 912 1088 360 "dataT" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 418 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataT\[7\] " "Info (169086): Pin dataT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dataT[7] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 344 912 1088 360 "dataT" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 419 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataT\[6\] " "Info (169086): Pin dataT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dataT[6] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 344 912 1088 360 "dataT" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 420 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataT\[5\] " "Info (169086): Pin dataT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dataT[5] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 344 912 1088 360 "dataT" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 421 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataT\[4\] " "Info (169086): Pin dataT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dataT[4] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 344 912 1088 360 "dataT" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 422 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataT\[3\] " "Info (169086): Pin dataT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dataT[3] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 344 912 1088 360 "dataT" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 423 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataT\[2\] " "Info (169086): Pin dataT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dataT[2] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 344 912 1088 360 "dataT" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 424 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataT\[1\] " "Info (169086): Pin dataT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dataT[1] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 344 912 1088 360 "dataT" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 425 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataT\[0\] " "Info (169086): Pin dataT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { dataT[0] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 344 912 1088 360 "dataT" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 426 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcEnable " "Info (169086): Pin pcEnable not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { pcEnable } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -920 -72 104 -904 "pcEnable" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcEnable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 479 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluop\[1\] " "Info (169086): Pin aluop\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { aluop[1] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -240 840 1016 -224 "aluop" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluop[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 437 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluop\[0\] " "Info (169086): Pin aluop\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { aluop[0] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -240 840 1016 -224 "aluop" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluop[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 438 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMA\[15\] " "Info (169086): Pin muxMA\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { muxMA[15] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -752 680 856 -736 "muxMA" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { muxMA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 439 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMA\[14\] " "Info (169086): Pin muxMA\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { muxMA[14] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -752 680 856 -736 "muxMA" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { muxMA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 440 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMA\[13\] " "Info (169086): Pin muxMA\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { muxMA[13] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -752 680 856 -736 "muxMA" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { muxMA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 441 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMA\[12\] " "Info (169086): Pin muxMA\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { muxMA[12] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -752 680 856 -736 "muxMA" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { muxMA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 442 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMA\[11\] " "Info (169086): Pin muxMA\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { muxMA[11] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -752 680 856 -736 "muxMA" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { muxMA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 443 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMA\[10\] " "Info (169086): Pin muxMA\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { muxMA[10] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -752 680 856 -736 "muxMA" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { muxMA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 444 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMA\[9\] " "Info (169086): Pin muxMA\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { muxMA[9] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -752 680 856 -736 "muxMA" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { muxMA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 445 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMA\[8\] " "Info (169086): Pin muxMA\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { muxMA[8] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -752 680 856 -736 "muxMA" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { muxMA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 446 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMA\[7\] " "Info (169086): Pin muxMA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { muxMA[7] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -752 680 856 -736 "muxMA" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { muxMA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 447 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMA\[6\] " "Info (169086): Pin muxMA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { muxMA[6] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -752 680 856 -736 "muxMA" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { muxMA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 448 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMA\[5\] " "Info (169086): Pin muxMA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { muxMA[5] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -752 680 856 -736 "muxMA" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { muxMA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 449 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMA\[4\] " "Info (169086): Pin muxMA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { muxMA[4] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -752 680 856 -736 "muxMA" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { muxMA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 450 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMA\[3\] " "Info (169086): Pin muxMA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { muxMA[3] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -752 680 856 -736 "muxMA" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { muxMA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 451 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMA\[2\] " "Info (169086): Pin muxMA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { muxMA[2] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -752 680 856 -736 "muxMA" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { muxMA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 452 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMA\[1\] " "Info (169086): Pin muxMA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { muxMA[1] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -752 680 856 -736 "muxMA" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { muxMA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 453 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMA\[0\] " "Info (169086): Pin muxMA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { muxMA[0] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -752 680 856 -736 "muxMA" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { muxMA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 454 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ncvz\[3\] " "Info (169086): Pin ncvz\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { ncvz[3] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -192 848 1024 -176 "ncvz" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ncvz[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 455 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ncvz\[2\] " "Info (169086): Pin ncvz\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { ncvz[2] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -192 848 1024 -176 "ncvz" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ncvz[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 456 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ncvz\[1\] " "Info (169086): Pin ncvz\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { ncvz[1] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -192 848 1024 -176 "ncvz" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ncvz[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 457 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ncvz\[0\] " "Info (169086): Pin ncvz\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { ncvz[0] } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { -192 848 1024 -176 "ncvz" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ncvz[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 458 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res " "Info (169086): Pin res not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { res } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 688 -144 32 704 "res" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { res } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 475 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "project.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info (332144): No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Info (176353): Automatically promoted node clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:inst2\|mem_write " "Info (176357): Destination node ControlUnit:inst2\|mem_write" {  } { { "controlUnit.vhdl" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/controlUnit.vhdl" 28 -1 0 } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit:inst2|mem_write } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 764 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:inst2\|ma_select " "Info (176357): Destination node ControlUnit:inst2\|ma_select" {  } { { "controlUnit.vhdl" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/controlUnit.vhdl" 26 -1 0 } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit:inst2|ma_select } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 763 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BuffReg16:RZ\|output\[12\] " "Info (176357): Destination node BuffReg16:RZ\|output\[12\]" {  } { { "BuffReg16.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/BuffReg16.vhd" 16 -1 0 } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { BuffReg16:RZ|output[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 600 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BuffReg16:RZ\|output\[13\] " "Info (176357): Destination node BuffReg16:RZ\|output\[13\]" {  } { { "BuffReg16.vhd" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/BuffReg16.vhd" 16 -1 0 } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { BuffReg16:RZ|output[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 599 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "InstructionAddressGenerator:inst1\|PC:inst2\|lpm_ff:lpm_ff_component\|dffs\[13\] " "Info (176357): Destination node InstructionAddressGenerator:inst1\|PC:inst2\|lpm_ff:lpm_ff_component\|dffs\[13\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { InstructionAddressGenerator:inst1|PC:inst2|lpm_ff:lpm_ff_component|dffs[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 512 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "InstructionAddressGenerator:inst1\|PC:inst2\|lpm_ff:lpm_ff_component\|dffs\[12\] " "Info (176357): Destination node InstructionAddressGenerator:inst1\|PC:inst2\|lpm_ff:lpm_ff_component\|dffs\[12\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { InstructionAddressGenerator:inst1|PC:inst2|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 513 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IO_MemoryInterface:inst12\|inst7 " "Info (176357): Destination node IO_MemoryInterface:inst12\|inst7" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/IO_MemoryInterface.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/IO_MemoryInterface.bdf" { { 272 448 512 320 "inst7" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_MemoryInterface:inst12|inst7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 531 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IO_MemoryInterface:inst12\|inst6 " "Info (176357): Destination node IO_MemoryInterface:inst12\|inst6" {  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/IO_MemoryInterface.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/IO_MemoryInterface.bdf" { { 160 448 512 208 "inst6" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_MemoryInterface:inst12|inst6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 532 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 624 -144 32 640 "clk" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 476 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_MemoryInterface:inst12\|inst6  " "Info (176353): Automatically promoted node IO_MemoryInterface:inst12\|inst6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/IO_MemoryInterface.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/IO_MemoryInterface.bdf" { { 160 448 512 208 "inst6" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_MemoryInterface:inst12|inst6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 532 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_MemoryInterface:inst12\|inst7  " "Info (176353): Automatically promoted node IO_MemoryInterface:inst12\|inst7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/IO_MemoryInterface.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/IO_MemoryInterface.bdf" { { 272 448 512 320 "inst7" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_MemoryInterface:inst12|inst7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 531 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "res (placed in PIN M21 (CLK7, LVDSCLK3n, Input)) " "Info (176353): Automatically promoted node res (placed in PIN M21 (CLK7, LVDSCLK3n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:inst2\|lpm_divide:Mod0\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~0 " "Info (176357): Destination node ControlUnit:inst2\|lpm_divide:Mod0\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~0" {  } { { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 4006 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:inst2\|stage~2 " "Info (176357): Destination node ControlUnit:inst2\|stage~2" {  } { { "controlUnit.vhdl" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/controlUnit.vhdl" 40 -1 0 } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit:inst2|stage~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 2316 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:inst2\|stage~3 " "Info (176357): Destination node ControlUnit:inst2\|stage~3" {  } { { "controlUnit.vhdl" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/controlUnit.vhdl" 40 -1 0 } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit:inst2|stage~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 2317 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:inst2\|stage~4 " "Info (176357): Destination node ControlUnit:inst2\|stage~4" {  } { { "controlUnit.vhdl" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/controlUnit.vhdl" 40 -1 0 } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit:inst2|stage~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 2318 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:inst2\|stage~5 " "Info (176357): Destination node ControlUnit:inst2\|stage~5" {  } { { "controlUnit.vhdl" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/controlUnit.vhdl" 40 -1 0 } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit:inst2|stage~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 2319 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:inst2\|stage~6 " "Info (176357): Destination node ControlUnit:inst2\|stage~6" {  } { { "controlUnit.vhdl" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/controlUnit.vhdl" 40 -1 0 } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit:inst2|stage~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 2320 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:inst2\|stage~7 " "Info (176357): Destination node ControlUnit:inst2\|stage~7" {  } { { "controlUnit.vhdl" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/controlUnit.vhdl" 40 -1 0 } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit:inst2|stage~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 2321 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:inst2\|stage~8 " "Info (176357): Destination node ControlUnit:inst2\|stage~8" {  } { { "controlUnit.vhdl" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/controlUnit.vhdl" 40 -1 0 } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit:inst2|stage~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 2322 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:inst2\|stage~9 " "Info (176357): Destination node ControlUnit:inst2\|stage~9" {  } { { "controlUnit.vhdl" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/controlUnit.vhdl" 40 -1 0 } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit:inst2|stage~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 2323 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:inst2\|stage~10 " "Info (176357): Destination node ControlUnit:inst2\|stage~10" {  } { { "controlUnit.vhdl" "" { Text "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/controlUnit.vhdl" 40 -1 0 } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit:inst2|stage~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 2324 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info (176358): Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { res } } } { "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" "" { Schematic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/project.bdf" { { 688 -144 32 704 "res" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { res } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/" { { 0 { 0 ""} 0 475 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info (176233): Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info (176273): Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info (176274): Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info (176236): Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info (176237): Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info (176235): Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info (176219): No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "258 unused 3.3V 0 258 0 " "Info (176211): Number of I/O pins in group: 258 (unused VREF, 3.3V VCCIO, 0 input, 258 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info (176212): I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info (176215): I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info (176214): Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 11 22 " "Info (176213): I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 37 " "Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 15 21 " "Info (176213): I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 2 38 " "Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 2 41 " "Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info (170189): Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info (170191): Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info (170137): Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info (170192): Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info (170193): Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Info (170195): Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X25_Y14 X37_Y27 " "Info (170196): Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } {  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Info (170194): Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info (170201): Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info (170200): Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info (306004): Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "273 " "Warning (306006): Found 273 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rfwrite 0 " "Info (306007): Pin \"rfwrite\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir\[23\] 0 " "Info (306007): Pin \"ir\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir\[22\] 0 " "Info (306007): Pin \"ir\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir\[21\] 0 " "Info (306007): Pin \"ir\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir\[20\] 0 " "Info (306007): Pin \"ir\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir\[19\] 0 " "Info (306007): Pin \"ir\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir\[18\] 0 " "Info (306007): Pin \"ir\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir\[17\] 0 " "Info (306007): Pin \"ir\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir\[16\] 0 " "Info (306007): Pin \"ir\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir\[15\] 0 " "Info (306007): Pin \"ir\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir\[14\] 0 " "Info (306007): Pin \"ir\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir\[13\] 0 " "Info (306007): Pin \"ir\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir\[12\] 0 " "Info (306007): Pin \"ir\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir\[11\] 0 " "Info (306007): Pin \"ir\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir\[10\] 0 " "Info (306007): Pin \"ir\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir\[9\] 0 " "Info (306007): Pin \"ir\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir\[8\] 0 " "Info (306007): Pin \"ir\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir\[7\] 0 " "Info (306007): Pin \"ir\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir\[6\] 0 " "Info (306007): Pin \"ir\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir\[5\] 0 " "Info (306007): Pin \"ir\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir\[4\] 0 " "Info (306007): Pin \"ir\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir\[3\] 0 " "Info (306007): Pin \"ir\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir\[2\] 0 " "Info (306007): Pin \"ir\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir\[1\] 0 " "Info (306007): Pin \"ir\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir\[0\] 0 " "Info (306007): Pin \"ir\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MI_out\[23\] 0 " "Info (306007): Pin \"MI_out\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MI_out\[22\] 0 " "Info (306007): Pin \"MI_out\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MI_out\[21\] 0 " "Info (306007): Pin \"MI_out\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MI_out\[20\] 0 " "Info (306007): Pin \"MI_out\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MI_out\[19\] 0 " "Info (306007): Pin \"MI_out\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MI_out\[18\] 0 " "Info (306007): Pin \"MI_out\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MI_out\[17\] 0 " "Info (306007): Pin \"MI_out\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MI_out\[16\] 0 " "Info (306007): Pin \"MI_out\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MI_out\[15\] 0 " "Info (306007): Pin \"MI_out\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MI_out\[14\] 0 " "Info (306007): Pin \"MI_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MI_out\[13\] 0 " "Info (306007): Pin \"MI_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MI_out\[12\] 0 " "Info (306007): Pin \"MI_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MI_out\[11\] 0 " "Info (306007): Pin \"MI_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MI_out\[10\] 0 " "Info (306007): Pin \"MI_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MI_out\[9\] 0 " "Info (306007): Pin \"MI_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MI_out\[8\] 0 " "Info (306007): Pin \"MI_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MI_out\[7\] 0 " "Info (306007): Pin \"MI_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MI_out\[6\] 0 " "Info (306007): Pin \"MI_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MI_out\[5\] 0 " "Info (306007): Pin \"MI_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MI_out\[4\] 0 " "Info (306007): Pin \"MI_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MI_out\[3\] 0 " "Info (306007): Pin \"MI_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MI_out\[2\] 0 " "Info (306007): Pin \"MI_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MI_out\[1\] 0 " "Info (306007): Pin \"MI_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MI_out\[0\] 0 " "Info (306007): Pin \"MI_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memRead 0 " "Info (306007): Pin \"memRead\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memWrite 0 " "Info (306007): Pin \"memWrite\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "maRS\[15\] 0 " "Info (306007): Pin \"maRS\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "maRS\[14\] 0 " "Info (306007): Pin \"maRS\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "maRS\[13\] 0 " "Info (306007): Pin \"maRS\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "maRS\[12\] 0 " "Info (306007): Pin \"maRS\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "maRS\[11\] 0 " "Info (306007): Pin \"maRS\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "maRS\[10\] 0 " "Info (306007): Pin \"maRS\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "maRS\[9\] 0 " "Info (306007): Pin \"maRS\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "maRS\[8\] 0 " "Info (306007): Pin \"maRS\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "maRS\[7\] 0 " "Info (306007): Pin \"maRS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "maRS\[6\] 0 " "Info (306007): Pin \"maRS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "maRS\[5\] 0 " "Info (306007): Pin \"maRS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "maRS\[4\] 0 " "Info (306007): Pin \"maRS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "maRS\[3\] 0 " "Info (306007): Pin \"maRS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "maRS\[2\] 0 " "Info (306007): Pin \"maRS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "maRS\[1\] 0 " "Info (306007): Pin \"maRS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "maRS\[0\] 0 " "Info (306007): Pin \"maRS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluout\[15\] 0 " "Info (306007): Pin \"aluout\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluout\[14\] 0 " "Info (306007): Pin \"aluout\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluout\[13\] 0 " "Info (306007): Pin \"aluout\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluout\[12\] 0 " "Info (306007): Pin \"aluout\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluout\[11\] 0 " "Info (306007): Pin \"aluout\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluout\[10\] 0 " "Info (306007): Pin \"aluout\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluout\[9\] 0 " "Info (306007): Pin \"aluout\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluout\[8\] 0 " "Info (306007): Pin \"aluout\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluout\[7\] 0 " "Info (306007): Pin \"aluout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluout\[6\] 0 " "Info (306007): Pin \"aluout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluout\[5\] 0 " "Info (306007): Pin \"aluout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluout\[4\] 0 " "Info (306007): Pin \"aluout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluout\[3\] 0 " "Info (306007): Pin \"aluout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluout\[2\] 0 " "Info (306007): Pin \"aluout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluout\[1\] 0 " "Info (306007): Pin \"aluout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluout\[0\] 0 " "Info (306007): Pin \"aluout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inA\[15\] 0 " "Info (306007): Pin \"inA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inA\[14\] 0 " "Info (306007): Pin \"inA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inA\[13\] 0 " "Info (306007): Pin \"inA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inA\[12\] 0 " "Info (306007): Pin \"inA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inA\[11\] 0 " "Info (306007): Pin \"inA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inA\[10\] 0 " "Info (306007): Pin \"inA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inA\[9\] 0 " "Info (306007): Pin \"inA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inA\[8\] 0 " "Info (306007): Pin \"inA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inA\[7\] 0 " "Info (306007): Pin \"inA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inA\[6\] 0 " "Info (306007): Pin \"inA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inA\[5\] 0 " "Info (306007): Pin \"inA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inA\[4\] 0 " "Info (306007): Pin \"inA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inA\[3\] 0 " "Info (306007): Pin \"inA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inA\[2\] 0 " "Info (306007): Pin \"inA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inA\[1\] 0 " "Info (306007): Pin \"inA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inA\[0\] 0 " "Info (306007): Pin \"inA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataS\[15\] 0 " "Info (306007): Pin \"dataS\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataS\[14\] 0 " "Info (306007): Pin \"dataS\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataS\[13\] 0 " "Info (306007): Pin \"dataS\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataS\[12\] 0 " "Info (306007): Pin \"dataS\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataS\[11\] 0 " "Info (306007): Pin \"dataS\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataS\[10\] 0 " "Info (306007): Pin \"dataS\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataS\[9\] 0 " "Info (306007): Pin \"dataS\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataS\[8\] 0 " "Info (306007): Pin \"dataS\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataS\[7\] 0 " "Info (306007): Pin \"dataS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataS\[6\] 0 " "Info (306007): Pin \"dataS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataS\[5\] 0 " "Info (306007): Pin \"dataS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataS\[4\] 0 " "Info (306007): Pin \"dataS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataS\[3\] 0 " "Info (306007): Pin \"dataS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataS\[2\] 0 " "Info (306007): Pin \"dataS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataS\[1\] 0 " "Info (306007): Pin \"dataS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataS\[0\] 0 " "Info (306007): Pin \"dataS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataD\[15\] 0 " "Info (306007): Pin \"dataD\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataD\[14\] 0 " "Info (306007): Pin \"dataD\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataD\[13\] 0 " "Info (306007): Pin \"dataD\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataD\[12\] 0 " "Info (306007): Pin \"dataD\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataD\[11\] 0 " "Info (306007): Pin \"dataD\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataD\[10\] 0 " "Info (306007): Pin \"dataD\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataD\[9\] 0 " "Info (306007): Pin \"dataD\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataD\[8\] 0 " "Info (306007): Pin \"dataD\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataD\[7\] 0 " "Info (306007): Pin \"dataD\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataD\[6\] 0 " "Info (306007): Pin \"dataD\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataD\[5\] 0 " "Info (306007): Pin \"dataD\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataD\[4\] 0 " "Info (306007): Pin \"dataD\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataD\[3\] 0 " "Info (306007): Pin \"dataD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataD\[2\] 0 " "Info (306007): Pin \"dataD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataD\[1\] 0 " "Info (306007): Pin \"dataD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataD\[0\] 0 " "Info (306007): Pin \"dataD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxyout\[15\] 0 " "Info (306007): Pin \"muxyout\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxyout\[14\] 0 " "Info (306007): Pin \"muxyout\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxyout\[13\] 0 " "Info (306007): Pin \"muxyout\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxyout\[12\] 0 " "Info (306007): Pin \"muxyout\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxyout\[11\] 0 " "Info (306007): Pin \"muxyout\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxyout\[10\] 0 " "Info (306007): Pin \"muxyout\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxyout\[9\] 0 " "Info (306007): Pin \"muxyout\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxyout\[8\] 0 " "Info (306007): Pin \"muxyout\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxyout\[7\] 0 " "Info (306007): Pin \"muxyout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxyout\[6\] 0 " "Info (306007): Pin \"muxyout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxyout\[5\] 0 " "Info (306007): Pin \"muxyout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxyout\[4\] 0 " "Info (306007): Pin \"muxyout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxyout\[3\] 0 " "Info (306007): Pin \"muxyout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxyout\[2\] 0 " "Info (306007): Pin \"muxyout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxyout\[1\] 0 " "Info (306007): Pin \"muxyout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxyout\[0\] 0 " "Info (306007): Pin \"muxyout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux2_out\[15\] 0 " "Info (306007): Pin \"mux2_out\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux2_out\[14\] 0 " "Info (306007): Pin \"mux2_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux2_out\[13\] 0 " "Info (306007): Pin \"mux2_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux2_out\[12\] 0 " "Info (306007): Pin \"mux2_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux2_out\[11\] 0 " "Info (306007): Pin \"mux2_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux2_out\[10\] 0 " "Info (306007): Pin \"mux2_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux2_out\[9\] 0 " "Info (306007): Pin \"mux2_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux2_out\[8\] 0 " "Info (306007): Pin \"mux2_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux2_out\[7\] 0 " "Info (306007): Pin \"mux2_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux2_out\[6\] 0 " "Info (306007): Pin \"mux2_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux2_out\[5\] 0 " "Info (306007): Pin \"mux2_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux2_out\[4\] 0 " "Info (306007): Pin \"mux2_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux2_out\[3\] 0 " "Info (306007): Pin \"mux2_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux2_out\[2\] 0 " "Info (306007): Pin \"mux2_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux2_out\[1\] 0 " "Info (306007): Pin \"mux2_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux2_out\[0\] 0 " "Info (306007): Pin \"mux2_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dat_out\[15\] 0 " "Info (306007): Pin \"dat_out\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dat_out\[14\] 0 " "Info (306007): Pin \"dat_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dat_out\[13\] 0 " "Info (306007): Pin \"dat_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dat_out\[12\] 0 " "Info (306007): Pin \"dat_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dat_out\[11\] 0 " "Info (306007): Pin \"dat_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dat_out\[10\] 0 " "Info (306007): Pin \"dat_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dat_out\[9\] 0 " "Info (306007): Pin \"dat_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dat_out\[8\] 0 " "Info (306007): Pin \"dat_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dat_out\[7\] 0 " "Info (306007): Pin \"dat_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dat_out\[6\] 0 " "Info (306007): Pin \"dat_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dat_out\[5\] 0 " "Info (306007): Pin \"dat_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dat_out\[4\] 0 " "Info (306007): Pin \"dat_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dat_out\[3\] 0 " "Info (306007): Pin \"dat_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dat_out\[2\] 0 " "Info (306007): Pin \"dat_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dat_out\[1\] 0 " "Info (306007): Pin \"dat_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dat_out\[0\] 0 " "Info (306007): Pin \"dat_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RM_out\[23\] 0 " "Info (306007): Pin \"RM_out\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RM_out\[22\] 0 " "Info (306007): Pin \"RM_out\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RM_out\[21\] 0 " "Info (306007): Pin \"RM_out\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RM_out\[20\] 0 " "Info (306007): Pin \"RM_out\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RM_out\[19\] 0 " "Info (306007): Pin \"RM_out\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RM_out\[18\] 0 " "Info (306007): Pin \"RM_out\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RM_out\[17\] 0 " "Info (306007): Pin \"RM_out\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RM_out\[16\] 0 " "Info (306007): Pin \"RM_out\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RM_out\[15\] 0 " "Info (306007): Pin \"RM_out\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RM_out\[14\] 0 " "Info (306007): Pin \"RM_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RM_out\[13\] 0 " "Info (306007): Pin \"RM_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RM_out\[12\] 0 " "Info (306007): Pin \"RM_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RM_out\[11\] 0 " "Info (306007): Pin \"RM_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RM_out\[10\] 0 " "Info (306007): Pin \"RM_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RM_out\[9\] 0 " "Info (306007): Pin \"RM_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RM_out\[8\] 0 " "Info (306007): Pin \"RM_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RM_out\[7\] 0 " "Info (306007): Pin \"RM_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RM_out\[6\] 0 " "Info (306007): Pin \"RM_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RM_out\[5\] 0 " "Info (306007): Pin \"RM_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RM_out\[4\] 0 " "Info (306007): Pin \"RM_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RM_out\[3\] 0 " "Info (306007): Pin \"RM_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RM_out\[2\] 0 " "Info (306007): Pin \"RM_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RM_out\[1\] 0 " "Info (306007): Pin \"RM_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RM_out\[0\] 0 " "Info (306007): Pin \"RM_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rbout\[15\] 0 " "Info (306007): Pin \"rbout\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rbout\[14\] 0 " "Info (306007): Pin \"rbout\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rbout\[13\] 0 " "Info (306007): Pin \"rbout\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rbout\[12\] 0 " "Info (306007): Pin \"rbout\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rbout\[11\] 0 " "Info (306007): Pin \"rbout\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rbout\[10\] 0 " "Info (306007): Pin \"rbout\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rbout\[9\] 0 " "Info (306007): Pin \"rbout\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rbout\[8\] 0 " "Info (306007): Pin \"rbout\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rbout\[7\] 0 " "Info (306007): Pin \"rbout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rbout\[6\] 0 " "Info (306007): Pin \"rbout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rbout\[5\] 0 " "Info (306007): Pin \"rbout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rbout\[4\] 0 " "Info (306007): Pin \"rbout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rbout\[3\] 0 " "Info (306007): Pin \"rbout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rbout\[2\] 0 " "Info (306007): Pin \"rbout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rbout\[1\] 0 " "Info (306007): Pin \"rbout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rbout\[0\] 0 " "Info (306007): Pin \"rbout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataT\[15\] 0 " "Info (306007): Pin \"dataT\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataT\[14\] 0 " "Info (306007): Pin \"dataT\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataT\[13\] 0 " "Info (306007): Pin \"dataT\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataT\[12\] 0 " "Info (306007): Pin \"dataT\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataT\[11\] 0 " "Info (306007): Pin \"dataT\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataT\[10\] 0 " "Info (306007): Pin \"dataT\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataT\[9\] 0 " "Info (306007): Pin \"dataT\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataT\[8\] 0 " "Info (306007): Pin \"dataT\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataT\[7\] 0 " "Info (306007): Pin \"dataT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataT\[6\] 0 " "Info (306007): Pin \"dataT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataT\[5\] 0 " "Info (306007): Pin \"dataT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataT\[4\] 0 " "Info (306007): Pin \"dataT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataT\[3\] 0 " "Info (306007): Pin \"dataT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataT\[2\] 0 " "Info (306007): Pin \"dataT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataT\[1\] 0 " "Info (306007): Pin \"dataT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataT\[0\] 0 " "Info (306007): Pin \"dataT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcEnable 0 " "Info (306007): Pin \"pcEnable\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluop\[1\] 0 " "Info (306007): Pin \"aluop\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluop\[0\] 0 " "Info (306007): Pin \"aluop\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMA\[15\] 0 " "Info (306007): Pin \"muxMA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMA\[14\] 0 " "Info (306007): Pin \"muxMA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMA\[13\] 0 " "Info (306007): Pin \"muxMA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMA\[12\] 0 " "Info (306007): Pin \"muxMA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMA\[11\] 0 " "Info (306007): Pin \"muxMA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMA\[10\] 0 " "Info (306007): Pin \"muxMA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMA\[9\] 0 " "Info (306007): Pin \"muxMA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMA\[8\] 0 " "Info (306007): Pin \"muxMA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMA\[7\] 0 " "Info (306007): Pin \"muxMA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMA\[6\] 0 " "Info (306007): Pin \"muxMA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMA\[5\] 0 " "Info (306007): Pin \"muxMA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMA\[4\] 0 " "Info (306007): Pin \"muxMA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMA\[3\] 0 " "Info (306007): Pin \"muxMA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMA\[2\] 0 " "Info (306007): Pin \"muxMA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMA\[1\] 0 " "Info (306007): Pin \"muxMA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMA\[0\] 0 " "Info (306007): Pin \"muxMA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ncvz\[3\] 0 " "Info (306007): Pin \"ncvz\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ncvz\[2\] 0 " "Info (306007): Pin \"ncvz\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ncvz\[1\] 0 " "Info (306007): Pin \"ncvz\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ncvz\[0\] 0 " "Info (306007): Pin \"ncvz\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[6\] 0 " "Info (306007): Pin \"hex0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[5\] 0 " "Info (306007): Pin \"hex0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[4\] 0 " "Info (306007): Pin \"hex0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[3\] 0 " "Info (306007): Pin \"hex0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[2\] 0 " "Info (306007): Pin \"hex0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[1\] 0 " "Info (306007): Pin \"hex0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[0\] 0 " "Info (306007): Pin \"hex0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledG\[7\] 0 " "Info (306007): Pin \"ledG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledG\[6\] 0 " "Info (306007): Pin \"ledG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledG\[5\] 0 " "Info (306007): Pin \"ledG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledG\[4\] 0 " "Info (306007): Pin \"ledG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledG\[3\] 0 " "Info (306007): Pin \"ledG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledG\[2\] 0 " "Info (306007): Pin \"ledG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledG\[1\] 0 " "Info (306007): Pin \"ledG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledG\[0\] 0 " "Info (306007): Pin \"ledG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info (306005): Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info (306004): Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info (306005): Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 32-bit " "Info: Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "370 " "Info: Peak virtual memory: 370 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 04 22:43:40 2015 " "Info: Processing ended: Fri Dec 04 22:43:40 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Info: Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Info: Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Info: Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 22:43:43 2015 " "Info: Processing started: Fri Dec 04 22:43:43 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off project -c project " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Info: Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 22:43:43 2015 " "Info: Processing started: Fri Dec 04 22:43:43 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta project -c project " "Info: Command: quartus_sta project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info (115031): Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info (115030): Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "project.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info (332142): No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info (332105): Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "Info (332105): create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Info: Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "299 " "Info: Peak virtual memory: 299 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 04 22:43:47 2015 " "Info: Processing ended: Fri Dec 04 22:43:47 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -162.427 " "Info (332146): Worst-case setup slack is -162.427" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -162.427    -10243.246 clk  " "Info (332119):  -162.427    -10243.246 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.876 " "Info (332146): Worst-case hold slack is -3.876" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.876       -46.156 clk  " "Info (332119):    -3.876       -46.156 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info (332140): No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info (332140): No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.064 " "Info (332146): Worst-case minimum pulse width slack is -2.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.064     -1031.899 clk  " "Info (332119):    -2.064     -1031.899 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info (332001): The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -63.124 " "Info (332146): Worst-case setup slack is -63.124" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -63.124     -3784.512 clk  " "Info (332119):   -63.124     -3784.512 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.371 " "Info (332146): Worst-case hold slack is -1.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.371       -16.070 clk  " "Info (332119):    -1.371       -16.070 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info (332140): No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info (332140): No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Info (332146): Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000      -915.380 clk  " "Info (332119):    -2.000      -915.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info (332001): The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info (332102): Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info (332102): Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 32-bit " "Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "533 " "Info: Peak virtual memory: 533 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 04 22:44:06 2015 " "Info: Processing ended: Fri Dec 04 22:44:06 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Info: Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Info: Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Info: Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 22:44:09 2015 " "Info: Processing started: Fri Dec 04 22:44:09 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off project -c project " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "project.vho\", \"project_fast.vho project_vhd.sdo project_vhd_fast.sdo //cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/simulation/modelsim/ simulation " "Info (204026): Generated files \"project.vho\", \"project_fast.vho\", \"project_vhd.sdo\" and \"project_vhd_fast.sdo\" in directory \"//cse-redirect/Redirect/mbennett/My Documents/GitHub/csce230/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "289 " "Info: Peak virtual memory: 289 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 04 22:44:16 2015 " "Info: Processing ended: Fri Dec 04 22:44:16 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Info (293026): Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 41 s " "Info (293000): Quartus II Full Compilation was successful. 0 errors, 41 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
