// Seed: 2060138841
module module_0 (
    output tri id_0,
    output supply1 id_1
);
  assign id_1 = 1;
  module_2 modCall_1 ();
endmodule
module module_1 #(
    parameter id_7 = 32'd24
) (
    input  uwire id_0,
    output tri0  id_1,
    input  tri   id_2
    , _id_7,
    input  tri1  id_3,
    input  wire  id_4,
    input  tri1  id_5
);
  wire id_8, id_9[1 : id_7];
  logic id_10;
  ;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  wire id_11;
  wire id_12;
  assign id_10 = -1;
endmodule
module module_2 ();
  wire id_1;
  ;
  assign module_0.id_0 = 0;
endmodule
