<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a100tfgg484-1" LaunchTime="1576931823">
  <File Type="ROUTE-PWR" Name="UART_SDRAM_power_routed.rpt"/>
  <File Type="PA-TCL" Name="UART_SDRAM.tcl"/>
  <File Type="PWROPT-DCP" Name="UART_SDRAM_pwropt.dcp"/>
  <File Type="ROUTE-PWR-SUM" Name="UART_SDRAM_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="UART_SDRAM_reports.tcl"/>
  <File Type="BG-DRC" Name="UART_SDRAM.drc"/>
  <File Type="OPT-HWDEF" Name="UART_SDRAM.hwdef"/>
  <File Type="OPT-DCP" Name="UART_SDRAM_opt.dcp"/>
  <File Type="OPT-DRC" Name="UART_SDRAM_drc_opted.rpt"/>
  <File Type="PLACE-DCP" Name="UART_SDRAM_placed.dcp"/>
  <File Type="PLACE-IO" Name="UART_SDRAM_io_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="UART_SDRAM_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="UART_SDRAM_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="UART_SDRAM_control_sets_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="UART_SDRAM_incremental_reuse_pre_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="UART_SDRAM_postplace_pwropt.dcp"/>
  <File Type="PHYSOPT-DCP" Name="UART_SDRAM_physopt.dcp"/>
  <File Type="BG-BIT" Name="UART_SDRAM.bit"/>
  <File Type="ROUTE-ERROR-DCP" Name="UART_SDRAM_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="UART_SDRAM_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="UART_SDRAM_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="UART_SDRAM_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="UART_SDRAM_drc_routed.pb"/>
  <File Type="ROUTE-DRC-RPX" Name="UART_SDRAM_drc_routed.rpx"/>
  <File Type="BITSTR-MSK" Name="UART_SDRAM.msk"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="UART_SDRAM_methodology_drc_routed.rpt"/>
  <File Type="BG-BGN" Name="UART_SDRAM.bgn"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="UART_SDRAM_methodology_drc_routed.rpx"/>
  <File Type="BITSTR-RBT" Name="UART_SDRAM.rbt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="UART_SDRAM_methodology_drc_routed.pb"/>
  <File Type="BG-BIN" Name="UART_SDRAM.bin"/>
  <File Type="ROUTE-PWR-RPX" Name="UART_SDRAM_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="UART_SDRAM_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="UART_SDRAM_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="UART_SDRAM_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="UART_SDRAM_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="UART_SDRAM_timing_summary_routed.rpx"/>
  <File Type="ROUTE-CLK" Name="UART_SDRAM_clock_utilization_routed.rpt"/>
  <File Type="RDI-RDI" Name="UART_SDRAM.vdi"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="UART_SDRAM_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="UART_SDRAM_postroute_physopt_bb.dcp"/>
  <File Type="BITSTR-NKY" Name="UART_SDRAM.nky"/>
  <File Type="BITSTR-BMM" Name="UART_SDRAM_bd.bmm"/>
  <File Type="BITSTR-MMI" Name="UART_SDRAM.mmi"/>
  <File Type="BITSTR-LTX" Name="UART_SDRAM.ltx"/>
  <File Type="BITSTR-SYSDEF" Name="UART_SDRAM.sysdef"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/ip/block_ram_add/block_ram_add.xci">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../../../../../../../../../../../../../Desktop/bram_uart/bram_uart.srcs/sources_1/ip/block_ram_add/block_ram_add.xci"/>
        <Attr Name="ImportTime" Val="1576755376"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/clk_uart/clk_uart.xci">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Desktop/bram_uart_2234.xpr/bram_uart/bram_uart.srcs/sources_1/ip/clk_uart/clk_uart.xci"/>
        <Attr Name="ImportTime" Val="1576899116"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/sync.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../../../../../../../../../../../../../Documents/Tencent Files/1033690636/FileRecv/UARTblr.xpr/UARTblr/UARTblr.srcs/sources_1/imports/new/sync.v"/>
        <Attr Name="ImportTime" Val="1576756018"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/uart_txd_16.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Desktop/bram_uart_2234.xpr/bram_uart/bram_uart.srcs/sources_1/imports/new/uart_txd_16.v"/>
        <Attr Name="ImportTime" Val="1576931464"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/uart_vga_out.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../../../../../../../../../../../../../Documents/Tencent Files/1033690636/FileRecv/UARTblr.xpr/UARTblr/UARTblr.srcs/sources_1/imports/new/uart_vga_out.v"/>
        <Attr Name="ImportTime" Val="1576759830"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/UART_SDRAM.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../../../../../../../../../../../../../Documents/Tencent Files/1033690636/FileRecv/UARTblr.xpr/UARTblr/UARTblr.srcs/sources_1/imports/new/UART_SDRAM.v"/>
        <Attr Name="ImportTime" Val="1576763643"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/uart_txd.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../../../../../../../../../../../../../Documents/Tencent Files/1033690636/FileRecv/UARTblr.xpr/UARTblr/UARTblr.srcs/sources_1/imports/new/uart_txd.v"/>
        <Attr Name="ImportTime" Val="1576764573"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/clock_div.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../../../../../../../../../../../../../Documents/Tencent Files/1033690636/FileRecv/UARTblr.xpr/UARTblr/UARTblr.srcs/sources_1/imports/new/clock_div.v"/>
        <Attr Name="ImportTime" Val="1576743912"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="UART_SDRAM"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/uart_bram.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../../../../../../../../../../../../../Desktop/bram_uart/bram_uart.srcs/constrs_1/new/uart_bram.xdc"/>
        <Attr Name="ImportTime" Val="1576763124"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/uart_bram.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
</GenRun>
