# Verilog
## verilog abstraction levels
## verilog basic
- testbench
- module
- integer, parameter, reg, wire, reg & mem
- operation
