<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="axi_clock_converter_0_synth_1" LaunchDir="C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.runs/axi_clock_converter_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="axilite_clock_converter_0_synth_1" LaunchDir="C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.runs/axilite_clock_converter_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bias_blk_mem_synth_1" LaunchDir="C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.runs/bias_blk_mem_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="scale_blk_mem_synth_1" LaunchDir="C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.runs/scale_blk_mem_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="weight_0_blk_mem_synth_1" LaunchDir="C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.runs/weight_0_blk_mem_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="weight_1_blk_mem_synth_1" LaunchDir="C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.runs/weight_1_blk_mem_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="weight_2_blk_mem_synth_1" LaunchDir="C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.runs/weight_2_blk_mem_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ifm_data_128x32768_synth_1" LaunchDir="C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.runs/ifm_data_128x32768_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="layer1_line_buffer_128x256_synth_1" LaunchDir="C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.runs/layer1_line_buffer_128x256_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="l1_o_data_128x4096_synth_1" LaunchDir="C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.runs/l1_o_data_128x4096_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="layer2_line_buffer_192x32_synth_1" LaunchDir="C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.runs/layer2_line_buffer_192x32_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="axi_clock_converter_0_synth_1"/>
		<Parent Id="axilite_clock_converter_0_synth_1"/>
		<Parent Id="bias_blk_mem_synth_1"/>
		<Parent Id="scale_blk_mem_synth_1"/>
		<Parent Id="weight_0_blk_mem_synth_1"/>
		<Parent Id="weight_1_blk_mem_synth_1"/>
		<Parent Id="weight_2_blk_mem_synth_1"/>
		<Parent Id="ifm_data_128x32768_synth_1"/>
		<Parent Id="layer1_line_buffer_128x256_synth_1"/>
		<Parent Id="l1_o_data_128x4096_synth_1"/>
		<Parent Id="layer2_line_buffer_192x32_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

