Coverage Report Summary Data by instance

=================================================================================
=== Instance: /tb_top/top_reset_if
=== Design Unit: work.reset_agent_if
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         0         4     0.00%

=================================================================================
=== Instance: /tb_top/top_oled_spi_if
=== Design Unit: work.oled_spi_agent_if
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         14         0        14     0.00%

=================================================================================
=== Instance: /tb_top/psif_axi4lite_master_if
=== Design Unit: work.kb_axi4lite_agent_if
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        312         0       312     0.00%

=================================================================================
=== Instance: /tb_top/mla_top/cru_0
=== Design Unit: mla_lib.cru(rtl)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         0         3     0.00%
    Conditions                       2         0         2     0.00%
    Statements                      11         2         9    18.18%
    Toggles                         28         0        28     0.00%

=================================================================================
=== Instance: /tb_top/mla_top/G_PS/mla_ps
=== Design Unit: mla_lib.processor_system(dmy)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%
    Toggles                        576         0       576     0.00%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/psif_axi4pifb_0
=== Design Unit: mla_lib.psif_axi4pifb(rtl)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        76         0        76     0.00%
    Conditions                      10         0        10     0.00%
    Expressions                     14         0        14     0.00%
    FSM States                       9         0         9     0.00%
    FSM Transitions                 18         0        18     0.00%
    Statements                     183        13       170     7.10%
    Toggles                       1813         0      1813     0.00%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/odi_0/odi_reg_0
=== Design Unit: mla_lib.odi_reg(rtl)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        74         1        73     1.35%
    Conditions                       6         0         6     0.00%
    Expressions                      2         0         2     0.00%
    Statements                      71         7        64     9.85%
    Toggles                        944         0       944     0.00%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/odi_0/oled_ctrl_0/Initialize/spi_comp/initilize_spi_comp_probe_en
=== Design Unit: work.probe_itf
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         0         5     0.00%
    Toggles                          4         0         4     0.00%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/odi_0/oled_ctrl_0/Initialize/spi_comp/initilize_spi_comp_probe_sdata
=== Design Unit: work.probe_itf
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         0         5     0.00%
    Toggles                         32         0        32     0.00%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/odi_0/oled_ctrl_0/Initialize/spi_comp
=== Design Unit: mla_lib.spi_ctrl(behavioral)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        25         1        24     4.00%
    Conditions                       4         0         4     0.00%
    FSM States                       3         0         3     0.00%
    FSM Transitions                  4         0         4     0.00%
    Statements                      19         4        15    21.05%
    Toggles                         71         0        71     0.00%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/odi_0/oled_ctrl_0/Initialize/delay_comp
=== Design Unit: mla_lib.delay(behavioral)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        20         1        19     5.00%
    Conditions                       2         0         2     0.00%
    FSM States                       3         0         3     0.00%
    FSM Transitions                  4         0         4     0.00%
    Statements                      11         1        10     9.09%
    Toggles                         93         0        93     0.00%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/odi_0/oled_ctrl_0/Initialize/initialize_probe_init_done
=== Design Unit: work.probe_itf
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         0         5     0.00%
    Toggles                          4         0         4     0.00%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/odi_0/oled_ctrl_0/Initialize
=== Design Unit: mla_lib.oled_init(behavioral)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        41         1        40     2.43%
    FSM States                      27         0        27     0.00%
    FSM Transitions                 67         0        67     0.00%
    Statements                      78         6        72     7.69%
    Toggles                        132         0       132     0.00%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/odi_0/oled_ctrl_0/Example/spi_comp/example_spi_comp_probe_en
=== Design Unit: work.probe_itf
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         0         5     0.00%
    Toggles                          4         0         4     0.00%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/odi_0/oled_ctrl_0/Example/spi_comp/example_spi_comp_probe_sdata
=== Design Unit: work.probe_itf
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         0         5     0.00%
    Toggles                         32         0        32     0.00%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/odi_0/oled_ctrl_0/Example/spi_comp
=== Design Unit: mla_lib.spi_ctrl(behavioral)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        25         1        24     4.00%
    Conditions                       4         0         4     0.00%
    FSM States                       3         0         3     0.00%
    FSM Transitions                  4         0         4     0.00%
    Statements                      19         4        15    21.05%
    Toggles                         71         0        71     0.00%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/odi_0/oled_ctrl_0/Example/delay_comp
=== Design Unit: mla_lib.delay(behavioral)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        20         1        19     5.00%
    Conditions                       2         0         2     0.00%
    FSM States                       3         0         3     0.00%
    FSM Transitions                  4         0         4     0.00%
    Statements                      11         1        10     9.09%
    Toggles                         93         0        93     0.00%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/odi_0/oled_ctrl_0/Example/char_lib_comp
=== Design Unit: mla_lib.ascii_rom(behavioral)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         1         0         1     0.00%
    Statements                       1         0         1     0.00%
    Toggles                         40         0        40     0.00%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/odi_0/oled_ctrl_0/Example/example_probe_alphabet_done_str
=== Design Unit: work.probe_itf
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         0         5     0.00%
    Toggles                          4         0         4     0.00%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/odi_0/oled_ctrl_0/Example
=== Design Unit: mla_lib.oled_ex(behavioral)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        46         1        45     2.17%
    FSM States                      30         0        30     0.00%
    FSM Transitions                 50         0        50     0.00%
    Statements                     125        20       105    16.00%
    Toggles                        594         0       594     0.00%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/odi_0/oled_ctrl_0
=== Design Unit: mla_lib.oled_ctrl(behavioral)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        22         5        17    22.72%
    FSM States                       4         0         4     0.00%
    FSM Transitions                  6         0         6     0.00%
    Statements                      11         5         6    45.45%
    Toggles                        298         0       298     0.00%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/odi_0
=== Design Unit: mla_lib.odi(str)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         4         4    50.00%
    Statements                       4         4         0   100.00%
    Toggles                        994         0       994     0.00%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/dti_0/dti_reg_0
=== Design Unit: mla_lib.dti_reg(rtl)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        44         1        43     2.27%
    Conditions                       6         0         6     0.00%
    Expressions                      2         0         2     0.00%
    Statements                      55         8        47    14.54%
    Toggles                        516         0       516     0.00%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/dti_0/spictrl_dti
=== Design Unit: mla_lib.spictrl(rtl)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        24         0        24     0.00%
    Conditions                       6         0         6     0.00%
    FSM States                       9         0         9     0.00%
    FSM Transitions                 16         0        16     0.00%
    Statements                      40         3        37     7.50%
    Toggles                        195         0       195     0.00%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/dti_0/dti_spi_0
=== Design Unit: mla_lib.dti_spi(rtl)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        32         0        32     0.00%
    Conditions                       4         0         4     0.00%
    FSM States                       8         0         8     0.00%
    FSM Transitions                 17         0        17     0.00%
    Statements                      58         0        58     0.00%
    Toggles                         66         0        66     0.00%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/dti_0
=== Design Unit: mla_lib.dti(str)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         2         2    50.00%
    Expressions                      4         0         4     0.00%
    Statements                       7         7         0   100.00%
    Toggles                        576         0       576     0.00%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/zu_0/zu_reg_0
=== Design Unit: mla_lib.zu_reg(rtl)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        40         1        39     2.50%
    Conditions                       6         0         6     0.00%
    Expressions                      2         0         2     0.00%
    Statements                      57         6        51    10.52%
    Toggles                        448         0       448     0.00%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/zu_0/zu_fsm_0
=== Design Unit: mla_lib.zu_fsm(dmy)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         5         0   100.00%
    Toggles                         40         0        40     0.00%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/zu_0/aes128_inv_cipher_0/aes_inv_cipher_probe_ap_clk
=== Design Unit: work.probe_itf
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         0         5     0.00%
    Toggles                          4         0         4     0.00%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/zu_0/aes128_inv_cipher_0/aes_inv_cipher_probe_bypass
=== Design Unit: work.probe_itf
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         0         5     0.00%
    Toggles                          4         0         4     0.00%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/zu_0/aes128_inv_cipher_0/aes_inv_cipher_probe_ap_start
=== Design Unit: work.probe_itf
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         0         5     0.00%
    Toggles                          4         0         4     0.00%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/zu_0/aes128_inv_cipher_0/aes_inv_cipher_probe_ap_done
=== Design Unit: work.probe_itf
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         0         5     0.00%
    Toggles                          4         0         4     0.00%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/zu_0/aes128_inv_cipher_0/aes_inv_cipher_probe_out_r_tdata
=== Design Unit: work.probe_itf
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         0         5     0.00%
    Toggles                         32         0        32     0.00%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/zu_0/aes128_inv_cipher_0/aes_inv_cipher_probe_out_r_tvalid
=== Design Unit: work.probe_itf
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         0         5     0.00%
    Toggles                          4         0         4     0.00%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/zu_0/aes128_inv_cipher_0/aes_inv_cipher_probe_out_r_tready
=== Design Unit: work.probe_itf
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         0         5     0.00%
    Toggles                          4         0         4     0.00%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/zu_0/aes128_inv_cipher_0
=== Design Unit: mla_lib.aes_inv_cipher(dmy)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       9         9         0   100.00%
    Toggles                         94         0        94     0.00%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/zu_0
=== Design Unit: mla_lib.zu(str)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         4         0   100.00%
    Toggles                        480         0       480     0.00%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/scu_0/scu_reg_0
=== Design Unit: mla_lib.scu_reg(rtl)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                       110         1       109     0.90%
    Conditions                       6         0         6     0.00%
    Expressions                      2         0         2     0.00%
    Statements                     102        15        87    14.70%
    Toggles                       1028         0      1028     0.00%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/scu_0/scu_fsm_0
=== Design Unit: mla_lib.scu_fsm(rtl)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        89         0        89     0.00%
    Conditions                       5         0         5     0.00%
    Expressions                      2         0         2     0.00%
    FSM States                       6         0         6     0.00%
    FSM Transitions                 10         0        10     0.00%
    Statements                     115         0       115     0.00%
    Toggles                        580         0       580     0.00%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl/scu_0
=== Design Unit: mla_lib.scu(str)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         0         2     0.00%
    Statements                       4         0         4     0.00%
    Toggles                        786         0       786     0.00%

=================================================================================
=== Instance: /tb_top/mla_top/mla_pl
=== Design Unit: mla_lib.core(str)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                       1470         0      1470     0.00%

=================================================================================
=== Instance: /tb_top/mla_top
=== Design Unit: mla_lib.top(str)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         0         2     0.00%
    Statements                      19        15         4    78.94%
    Toggles                        766         0       766     0.00%

=================================================================================
=== Instance: /tb_top
=== Design Unit: work.tb_top
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         0         3     0.00%
    Conditions                       3         0         3     0.00%
    Statements                      42        34         8    80.95%
    Toggles                        344         0       344     0.00%

=================================================================================
=== Instance: /top_psif_vreguvm_pkg_uvm_rw
=== Design Unit: work.top_psif_vreguvm_pkg_uvm_rw
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                       414         0       414     0.00%
    Conditions                      66         0        66     0.00%
    Statements                     598         0       598     0.00%

=================================================================================
=== Instance: /top_psif_vreguvm_pkg_uvm
=== Design Unit: work.top_psif_vreguvm_pkg_uvm
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                       546         0       546     0.00%
    Conditions                      86         0        86     0.00%
    Statements                     794         0       794     0.00%

=================================================================================
=== Instance: /kb_axi4lite_agent_pkg
=== Design Unit: work.kb_axi4lite_agent_pkg
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                       269         0       269     0.00%
    Conditions                      48         0        48     0.00%
    Statements                     334         0       334     0.00%

=================================================================================
=== Instance: /reset_agent_pkg
=== Design Unit: work.reset_agent_pkg
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        49         0        49     0.00%
    Conditions                       8         0         8     0.00%
    Statements                      61         0        61     0.00%

=================================================================================
=== Instance: /tb_env_base_pkg
=== Design Unit: work.tb_env_base_pkg
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      25         0        25     0.00%

=================================================================================
=== Instance: /oled_spi_agent_pkg
=== Design Unit: work.oled_spi_agent_pkg
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        53         0        53     0.00%
    Conditions                       8         0         8     0.00%
    Statements                      80         0        80     0.00%

=================================================================================
=== Instance: /probe_pkg
=== Design Unit: work.probe_pkg
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         0         2     0.00%

=================================================================================
=== Instance: /tb_env_pkg
=== Design Unit: work.tb_env_pkg
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        92         0        92     0.00%
    Conditions                      13         0        13     0.00%
    Statements                     196         0       196     0.00%

=================================================================================
=== Instance: /base_seq_pkg
=== Design Unit: work.base_seq_pkg
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                       147         0       147     0.00%
    Conditions                      52         0        52     0.00%
    Statements                     200         0       200     0.00%

=================================================================================
=== Instance: /base_test_pkg
=== Design Unit: work.base_test_pkg
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        24         0        24     0.00%
    Conditions                       2         0         2     0.00%
    Statements                      66         0        66     0.00%

=================================================================================
=== Instance: /psif_zu_csim_pkg
=== Design Unit: work.psif_zu_csim_pkg
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        26         0        26     0.00%
    Conditions                       4         0         4     0.00%
    Statements                     125         0       125     0.00%

=================================================================================
=== Instance: /psif_zu_pkg
=== Design Unit: work.psif_zu_pkg
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        26         0        26     0.00%
    Conditions                       4         0         4     0.00%
    Statements                     116         0       116     0.00%

=================================================================================
=== Instance: /psif_scu_pkg
=== Design Unit: work.psif_scu_pkg
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        26         0        26     0.00%
    Conditions                       4         0         4     0.00%
    Statements                      75         0        75     0.00%

=================================================================================
=== Instance: /psif_odi_spi_pkg
=== Design Unit: work.psif_odi_spi_pkg
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        26         0        26     0.00%
    Conditions                       4         0         4     0.00%
    Statements                      89         0        89     0.00%

=================================================================================
=== Instance: /psif_ram_pkg
=== Design Unit: work.psif_ram_pkg
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15         0        15     0.00%

=================================================================================
=== Instance: /psif_reg_pkg
=== Design Unit: work.psif_reg_pkg
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        14         0        14     0.00%
    Conditions                       2         0         2     0.00%
    Statements                      45         0        45     0.00%


Total Coverage By Instance (filtered view): 0.75%

