<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p100" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_100{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_100{left:100px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t3_100{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_100{left:85px;bottom:998px;letter-spacing:-0.18px;}
#t5_100{left:146px;bottom:998px;letter-spacing:-0.12px;}
#t6_100{left:189px;bottom:998px;letter-spacing:-0.15px;}
#t7_100{left:413px;bottom:998px;letter-spacing:-0.16px;}
#t8_100{left:506px;bottom:998px;letter-spacing:-0.12px;}
#t9_100{left:506px;bottom:976px;letter-spacing:-0.13px;}
#ta_100{left:85px;bottom:952px;letter-spacing:-0.17px;}
#tb_100{left:146px;bottom:952px;letter-spacing:-0.12px;}
#tc_100{left:189px;bottom:952px;letter-spacing:-0.15px;}
#td_100{left:413px;bottom:952px;letter-spacing:-0.15px;}
#te_100{left:506px;bottom:952px;letter-spacing:-0.11px;}
#tf_100{left:506px;bottom:930px;letter-spacing:-0.11px;}
#tg_100{left:506px;bottom:914px;letter-spacing:-0.11px;}
#th_100{left:506px;bottom:897px;letter-spacing:-0.11px;}
#ti_100{left:85px;bottom:872px;letter-spacing:-0.17px;}
#tj_100{left:146px;bottom:872px;letter-spacing:-0.12px;}
#tk_100{left:189px;bottom:872px;letter-spacing:-0.15px;}
#tl_100{left:413px;bottom:872px;letter-spacing:-0.15px;}
#tm_100{left:506px;bottom:872px;letter-spacing:-0.11px;}
#tn_100{left:506px;bottom:851px;letter-spacing:-0.13px;}
#to_100{left:85px;bottom:826px;letter-spacing:-0.17px;}
#tp_100{left:146px;bottom:826px;letter-spacing:-0.12px;}
#tq_100{left:189px;bottom:826px;letter-spacing:-0.15px;}
#tr_100{left:413px;bottom:826px;letter-spacing:-0.15px;}
#ts_100{left:506px;bottom:826px;letter-spacing:-0.11px;}
#tt_100{left:506px;bottom:805px;letter-spacing:-0.13px;}
#tu_100{left:85px;bottom:781px;letter-spacing:-0.17px;}
#tv_100{left:146px;bottom:781px;letter-spacing:-0.12px;}
#tw_100{left:189px;bottom:781px;letter-spacing:-0.15px;}
#tx_100{left:413px;bottom:781px;letter-spacing:-0.15px;}
#ty_100{left:506px;bottom:781px;letter-spacing:-0.11px;}
#tz_100{left:506px;bottom:759px;letter-spacing:-0.13px;}
#t10_100{left:85px;bottom:735px;letter-spacing:-0.19px;}
#t11_100{left:142px;bottom:735px;letter-spacing:-0.17px;}
#t12_100{left:189px;bottom:735px;letter-spacing:-0.15px;}
#t13_100{left:413px;bottom:735px;letter-spacing:-0.13px;}
#t14_100{left:506px;bottom:735px;letter-spacing:-0.12px;}
#t15_100{left:506px;bottom:713px;letter-spacing:-0.13px;}
#t16_100{left:85px;bottom:689px;letter-spacing:-0.19px;}
#t17_100{left:142px;bottom:689px;letter-spacing:-0.17px;}
#t18_100{left:189px;bottom:689px;letter-spacing:-0.15px;}
#t19_100{left:413px;bottom:689px;letter-spacing:-0.13px;}
#t1a_100{left:506px;bottom:689px;letter-spacing:-0.12px;}
#t1b_100{left:506px;bottom:668px;letter-spacing:-0.13px;}
#t1c_100{left:85px;bottom:643px;letter-spacing:-0.19px;}
#t1d_100{left:142px;bottom:643px;letter-spacing:-0.17px;}
#t1e_100{left:189px;bottom:643px;letter-spacing:-0.15px;}
#t1f_100{left:413px;bottom:643px;letter-spacing:-0.13px;}
#t1g_100{left:506px;bottom:643px;letter-spacing:-0.12px;}
#t1h_100{left:506px;bottom:622px;letter-spacing:-0.13px;}
#t1i_100{left:85px;bottom:597px;letter-spacing:-0.19px;}
#t1j_100{left:142px;bottom:597px;letter-spacing:-0.17px;}
#t1k_100{left:189px;bottom:597px;letter-spacing:-0.15px;}
#t1l_100{left:413px;bottom:597px;letter-spacing:-0.13px;}
#t1m_100{left:506px;bottom:597px;letter-spacing:-0.12px;}
#t1n_100{left:506px;bottom:576px;letter-spacing:-0.13px;}
#t1o_100{left:85px;bottom:551px;letter-spacing:-0.18px;}
#t1p_100{left:142px;bottom:551px;letter-spacing:-0.17px;}
#t1q_100{left:189px;bottom:551px;letter-spacing:-0.14px;}
#t1r_100{left:413px;bottom:551px;letter-spacing:-0.13px;}
#t1s_100{left:506px;bottom:551px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1t_100{left:506px;bottom:530px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1u_100{left:85px;bottom:506px;letter-spacing:-0.17px;}
#t1v_100{left:142px;bottom:506px;letter-spacing:-0.17px;}
#t1w_100{left:189px;bottom:506px;letter-spacing:-0.13px;}
#t1x_100{left:413px;bottom:506px;letter-spacing:-0.15px;}
#t1y_100{left:506px;bottom:506px;letter-spacing:-0.12px;}
#t1z_100{left:506px;bottom:484px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t20_100{left:85px;bottom:460px;letter-spacing:-0.17px;}
#t21_100{left:142px;bottom:460px;letter-spacing:-0.17px;}
#t22_100{left:189px;bottom:460px;letter-spacing:-0.14px;}
#t23_100{left:413px;bottom:460px;letter-spacing:-0.15px;}
#t24_100{left:506px;bottom:460px;letter-spacing:-0.12px;}
#t25_100{left:506px;bottom:438px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t26_100{left:85px;bottom:414px;letter-spacing:-0.16px;}
#t27_100{left:142px;bottom:414px;letter-spacing:-0.16px;}
#t28_100{left:189px;bottom:414px;letter-spacing:-0.14px;}
#t29_100{left:413px;bottom:414px;letter-spacing:-0.15px;}
#t2a_100{left:506px;bottom:414px;letter-spacing:-0.12px;}
#t2b_100{left:506px;bottom:393px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2c_100{left:85px;bottom:368px;letter-spacing:-0.13px;}
#t2d_100{left:142px;bottom:368px;letter-spacing:-0.17px;}
#t2e_100{left:189px;bottom:368px;letter-spacing:-0.15px;}
#t2f_100{left:413px;bottom:368px;letter-spacing:-0.14px;}
#t2g_100{left:506px;bottom:368px;letter-spacing:-0.12px;}
#t2h_100{left:506px;bottom:347px;letter-spacing:-0.11px;}
#t2i_100{left:506px;bottom:330px;letter-spacing:-0.11px;}
#t2j_100{left:189px;bottom:305px;letter-spacing:-0.11px;}
#t2k_100{left:506px;bottom:305px;}
#t2l_100{left:522px;bottom:305px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2m_100{left:506px;bottom:290px;}
#t2n_100{left:522px;bottom:290px;letter-spacing:-0.13px;}
#t2o_100{left:506px;bottom:275px;}
#t2p_100{left:522px;bottom:275px;letter-spacing:-0.13px;}
#t2q_100{left:506px;bottom:260px;}
#t2r_100{left:522px;bottom:260px;letter-spacing:-0.13px;}
#t2s_100{left:506px;bottom:235px;letter-spacing:-0.11px;}
#t2t_100{left:506px;bottom:218px;letter-spacing:-0.12px;}
#t2u_100{left:506px;bottom:197px;letter-spacing:-0.11px;}
#t2v_100{left:506px;bottom:180px;letter-spacing:-0.12px;}
#t2w_100{left:189px;bottom:156px;letter-spacing:-0.14px;}
#t2x_100{left:506px;bottom:156px;letter-spacing:-0.14px;}
#t2y_100{left:189px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t2z_100{left:265px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t30_100{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t31_100{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t32_100{left:214px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t33_100{left:429px;bottom:1063px;letter-spacing:-0.15px;}
#t34_100{left:431px;bottom:1046px;letter-spacing:-0.13px;}
#t35_100{left:630px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t36_100{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t37_100{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_100{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_100{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_100{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_100{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_100{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts100" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg100Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg100" style="-webkit-user-select: none;"><object width="935" height="1210" data="100/100.svg" type="image/svg+xml" id="pdf100" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_100" class="t s1_100">2-84 </span><span id="t2_100" class="t s1_100">Vol. 4 </span>
<span id="t3_100" class="t s2_100">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_100" class="t s3_100">47H </span><span id="t5_100" class="t s3_100">71 </span><span id="t6_100" class="t s3_100">MSR_LASTBRANCH_7_FROM_IP </span><span id="t7_100" class="t s3_100">Unique </span><span id="t8_100" class="t s3_100">Last Branch Record 7 From IP (R/W) </span>
<span id="t9_100" class="t s3_100">See description of MSR_LASTBRANCH_0_FROM_IP. </span>
<span id="ta_100" class="t s3_100">60H </span><span id="tb_100" class="t s3_100">96 </span><span id="tc_100" class="t s3_100">MSR_LASTBRANCH_0_TO_IP </span><span id="td_100" class="t s3_100">Unique </span><span id="te_100" class="t s3_100">Last Branch Record 0 To IP (R/W) </span>
<span id="tf_100" class="t s3_100">One of eight pairs of last branch record registers on the </span>
<span id="tg_100" class="t s3_100">last branch record stack. The To_IP part of the stack </span>
<span id="th_100" class="t s3_100">contains pointers to the destination instruction. </span>
<span id="ti_100" class="t s3_100">61H </span><span id="tj_100" class="t s3_100">97 </span><span id="tk_100" class="t s3_100">MSR_LASTBRANCH_1_TO_IP </span><span id="tl_100" class="t s3_100">Unique </span><span id="tm_100" class="t s3_100">Last Branch Record 1 To IP (R/W) </span>
<span id="tn_100" class="t s3_100">See description of MSR_LASTBRANCH_0_TO_IP. </span>
<span id="to_100" class="t s3_100">62H </span><span id="tp_100" class="t s3_100">98 </span><span id="tq_100" class="t s3_100">MSR_LASTBRANCH_2_TO_IP </span><span id="tr_100" class="t s3_100">Unique </span><span id="ts_100" class="t s3_100">Last Branch Record 2 To IP (R/W) </span>
<span id="tt_100" class="t s3_100">See description of MSR_LASTBRANCH_0_TO_IP. </span>
<span id="tu_100" class="t s3_100">63H </span><span id="tv_100" class="t s3_100">99 </span><span id="tw_100" class="t s3_100">MSR_LASTBRANCH_3_TO_IP </span><span id="tx_100" class="t s3_100">Unique </span><span id="ty_100" class="t s3_100">Last Branch Record 3 To IP (R/W) </span>
<span id="tz_100" class="t s3_100">See description of MSR_LASTBRANCH_0_TO_IP. </span>
<span id="t10_100" class="t s3_100">64H </span><span id="t11_100" class="t s3_100">100 </span><span id="t12_100" class="t s3_100">MSR_LASTBRANCH_4_TO_IP </span><span id="t13_100" class="t s3_100">Unique </span><span id="t14_100" class="t s3_100">Last Branch Record 4 To IP (R/W) </span>
<span id="t15_100" class="t s3_100">See description of MSR_LASTBRANCH_0_TO_IP. </span>
<span id="t16_100" class="t s3_100">65H </span><span id="t17_100" class="t s3_100">101 </span><span id="t18_100" class="t s3_100">MSR_LASTBRANCH_5_TO_IP </span><span id="t19_100" class="t s3_100">Unique </span><span id="t1a_100" class="t s3_100">Last Branch Record 5 To IP (R/W) </span>
<span id="t1b_100" class="t s3_100">See description of MSR_LASTBRANCH_0_TO_IP. </span>
<span id="t1c_100" class="t s3_100">66H </span><span id="t1d_100" class="t s3_100">102 </span><span id="t1e_100" class="t s3_100">MSR_LASTBRANCH_6_TO_IP </span><span id="t1f_100" class="t s3_100">Unique </span><span id="t1g_100" class="t s3_100">Last Branch Record 6 To IP (R/W) </span>
<span id="t1h_100" class="t s3_100">See description of MSR_LASTBRANCH_0_TO_IP. </span>
<span id="t1i_100" class="t s3_100">67H </span><span id="t1j_100" class="t s3_100">103 </span><span id="t1k_100" class="t s3_100">MSR_LASTBRANCH_7_TO_IP </span><span id="t1l_100" class="t s3_100">Unique </span><span id="t1m_100" class="t s3_100">Last Branch Record 7 To IP (R/W) </span>
<span id="t1n_100" class="t s3_100">See description of MSR_LASTBRANCH_0_TO_IP. </span>
<span id="t1o_100" class="t s3_100">79H </span><span id="t1p_100" class="t s3_100">121 </span><span id="t1q_100" class="t s3_100">IA32_BIOS_UPDT_TRIG </span><span id="t1r_100" class="t s3_100">Shared </span><span id="t1s_100" class="t s3_100">BIOS Update Trigger Register (W) </span>
<span id="t1t_100" class="t s3_100">See Table 2-2. </span>
<span id="t1u_100" class="t s3_100">8BH </span><span id="t1v_100" class="t s3_100">139 </span><span id="t1w_100" class="t s3_100">IA32_BIOS_SIGN_ID </span><span id="t1x_100" class="t s3_100">Unique </span><span id="t1y_100" class="t s3_100">BIOS Update Signature ID (R/W) </span>
<span id="t1z_100" class="t s3_100">See Table 2-2. </span>
<span id="t20_100" class="t s3_100">C1H </span><span id="t21_100" class="t s3_100">193 </span><span id="t22_100" class="t s3_100">IA32_PMC0 </span><span id="t23_100" class="t s3_100">Unique </span><span id="t24_100" class="t s3_100">Performance counter register </span>
<span id="t25_100" class="t s3_100">See Table 2-2. </span>
<span id="t26_100" class="t s3_100">C2H </span><span id="t27_100" class="t s3_100">194 </span><span id="t28_100" class="t s3_100">IA32_PMC1 </span><span id="t29_100" class="t s3_100">Unique </span><span id="t2a_100" class="t s3_100">Performance Counter Register </span>
<span id="t2b_100" class="t s3_100">See Table 2-2. </span>
<span id="t2c_100" class="t s3_100">CDH </span><span id="t2d_100" class="t s3_100">205 </span><span id="t2e_100" class="t s3_100">MSR_FSB_FREQ </span><span id="t2f_100" class="t s3_100">Shared </span><span id="t2g_100" class="t s3_100">Scaleable Bus Speed (R/O) </span>
<span id="t2h_100" class="t s3_100">This field indicates the intended scalable bus clock speed </span>
<span id="t2i_100" class="t s3_100">for processors based on Intel Atom microarchitecture. </span>
<span id="t2j_100" class="t s3_100">2:0 </span><span id="t2k_100" class="t s3_100">• </span><span id="t2l_100" class="t s3_100">111B: 083 MHz (FSB 333) </span>
<span id="t2m_100" class="t s3_100">• </span><span id="t2n_100" class="t s3_100">101B: 100 MHz (FSB 400) </span>
<span id="t2o_100" class="t s3_100">• </span><span id="t2p_100" class="t s3_100">001B: 133 MHz (FSB 533) </span>
<span id="t2q_100" class="t s3_100">• </span><span id="t2r_100" class="t s3_100">011B: 167 MHz (FSB 667) </span>
<span id="t2s_100" class="t s3_100">133.33 MHz should be utilized if performing calculation </span>
<span id="t2t_100" class="t s3_100">with System Bus Speed when encoding is 001B. </span>
<span id="t2u_100" class="t s3_100">166.67 MHz should be utilized if performing calculation </span>
<span id="t2v_100" class="t s3_100">with System Bus Speed when encoding is 011B. </span>
<span id="t2w_100" class="t s3_100">63:3 </span><span id="t2x_100" class="t s3_100">Reserved </span>
<span id="t2y_100" class="t s4_100">Table 2-4. </span><span id="t2z_100" class="t s4_100">MSRs in the 45 nm and 32 nm Intel Atom® Processor Family (Contd.) </span>
<span id="t30_100" class="t s5_100">Register </span>
<span id="t31_100" class="t s5_100">Address </span><span id="t32_100" class="t s5_100">Register Name / Bit Fields </span>
<span id="t33_100" class="t s5_100">Shared/ </span>
<span id="t34_100" class="t s5_100">Unique </span><span id="t35_100" class="t s5_100">Bit Description </span>
<span id="t36_100" class="t s5_100">Hex </span><span id="t37_100" class="t s5_100">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
