[
  {
    "front": "Why model registers with the UVM RAL instead of direct bus writes?",
    "back": "RAL keeps a mirrored view, abstracts bus protocol differences, and lets sequences choose frontdoor or backdoor access without duplicating address math." 
  },
  {
    "front": "How does a virtual sequence control multiple agents without hard-coding paths?",
    "back": "It runs on a virtual sequencer that stores handles to the real sequencers. Tests populate those handles (often via `uvm_config_db`), keeping the sequence reusable." 
  },
  {
    "front": "When should you introduce a custom phase or callback instead of editing a component?",
    "back": "Use callbacks or custom phases when you need optional behavior that can be enabled per test or project without forking the base component implementation." 
  }
]
