Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Sep  6 15:37:39 2022
| Host         : DESKTOP-07VUEC3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_maquina_estado_calcu_con_teclado_timing_summary_routed.rpt -pb top_maquina_estado_calcu_con_teclado_timing_summary_routed.pb -rpx top_maquina_estado_calcu_con_teclado_timing_summary_routed.rpx -warn_on_violation
| Design       : top_maquina_estado_calcu_con_teclado
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mode_calculadora/module_control/leds_rgb_control/digit_select_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 685 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     88.387        0.000                      0                 1245        0.022        0.000                      0                 1245        2.633        0.000                       0                   691  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
clk_100Mhz_pi       {0.000 5.000}        10.000          100.000         
  CLK_10MHZ_WCLK    {0.000 50.000}       100.000         10.000          
  clkfbout_WCLK     {0.000 25.000}       50.000          20.000          
sys_clk_pin         {0.000 5.000}        10.000          100.000         
  CLK_10MHZ_WCLK_1  {0.000 50.000}       100.000         10.000          
  clkfbout_WCLK_1   {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100Mhz_pi                                                                                                                                                         3.000        0.000                       0                     1  
  CLK_10MHZ_WCLK         88.387        0.000                      0                 1245        0.248        0.000                      0                 1245       49.500        0.000                       0                   687  
  clkfbout_WCLK                                                                                                                                                       2.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                           3.000        0.000                       0                     1  
  CLK_10MHZ_WCLK_1       88.403        0.000                      0                 1245        0.248        0.000                      0                 1245       49.500        0.000                       0                   687  
  clkfbout_WCLK_1                                                                                                                                                     2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_10MHZ_WCLK_1  CLK_10MHZ_WCLK         88.387        0.000                      0                 1245        0.022        0.000                      0                 1245  
CLK_10MHZ_WCLK    CLK_10MHZ_WCLK_1       88.387        0.000                      0                 1245        0.022        0.000                      0                 1245  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz_pi
  To Clock:  clk_100Mhz_pi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100Mhz_pi
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz_pi }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK
  To Clock:  CLK_10MHZ_WCLK

Setup :            0  Failing Endpoints,  Worst Slack       88.387ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             88.387ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[20][3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        11.294ns  (logic 1.403ns (12.423%)  route 9.891ns (87.577%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.782ns = ( 98.218 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.155ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.892    -2.155    module_memoria_calcu/CLK_10MHZ
    SLICE_X5Y156         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y156         FDRE (Prop_fdre_C_Q)         0.456    -1.699 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.382     1.683    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X3Y160         MUXF7 (Prop_muxf7_S_O)       0.276     1.959 f  module_memoria_calcu/state_reg[0]_i_4/O
                         net (fo=1, routed)           1.334     3.293    module_memoria_calcu/state_reg[0]_i_4_n_0
    SLICE_X6Y162         LUT6 (Prop_lut6_I3_O)        0.299     3.592 f  module_memoria_calcu/state[0]_i_1/O
                         net (fo=18, routed)          1.623     5.215    module_memoria_calcu/display_i[0]
    SLICE_X7Y157         LUT6 (Prop_lut6_I0_O)        0.124     5.339 r  module_memoria_calcu/memoria[31][4]_i_3/O
                         net (fo=2, routed)           0.748     6.087    module_memoria_calcu/memoria[31][4]_i_3_n_0
    SLICE_X6Y157         LUT6 (Prop_lut6_I5_O)        0.124     6.211 r  module_memoria_calcu/memoria[31][3]_i_3/O
                         net (fo=1, routed)           0.670     6.882    mode_calculadora/module_control/memoria_reg[31][3]_0
    SLICE_X6Y157         LUT6 (Prop_lut6_I3_O)        0.124     7.006 r  mode_calculadora/module_control/memoria[31][3]_i_1/O
                         net (fo=31, routed)          2.133     9.139    module_memoria_calcu/D[1]
    SLICE_X2Y167         FDRE                                         r  module_memoria_calcu/memoria_reg[20][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.756    98.218    module_memoria_calcu/CLK_10MHZ
    SLICE_X2Y167         FDRE                                         r  module_memoria_calcu/memoria_reg[20][3]/C
                         clock pessimism             -0.420    97.797    
                         clock uncertainty           -0.226    97.571    
    SLICE_X2Y167         FDRE (Setup_fdre_C_D)       -0.045    97.526    module_memoria_calcu/memoria_reg[20][3]
  -------------------------------------------------------------------
                         required time                         97.526    
                         arrival time                          -9.139    
  -------------------------------------------------------------------
                         slack                                 88.387    

Slack (MET) :             88.422ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[19][14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        11.247ns  (logic 1.633ns (14.519%)  route 9.614ns (85.481%))
  Logic Levels:           5  (LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.787ns = ( 98.213 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.155ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.892    -2.155    module_memoria_calcu/CLK_10MHZ
    SLICE_X5Y156         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y156         FDRE (Prop_fdre_C_Q)         0.456    -1.699 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.382     1.683    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X3Y160         MUXF7 (Prop_muxf7_S_O)       0.276     1.959 r  module_memoria_calcu/state_reg[0]_i_4/O
                         net (fo=1, routed)           1.334     3.293    module_memoria_calcu/state_reg[0]_i_4_n_0
    SLICE_X6Y162         LUT6 (Prop_lut6_I3_O)        0.299     3.592 r  module_memoria_calcu/state[0]_i_1/O
                         net (fo=18, routed)          1.345     4.937    module_memoria_calcu/display_i[0]
    SLICE_X7Y159         LUT5 (Prop_lut5_I4_O)        0.152     5.089 r  module_memoria_calcu/memoria[31][14]_i_3/O
                         net (fo=2, routed)           0.312     5.401    module_memoria_calcu/memoria[31][14]_i_3_n_0
    SLICE_X7Y160         LUT5 (Prop_lut5_I4_O)        0.326     5.727 r  module_memoria_calcu/memoria[31][14]_i_2/O
                         net (fo=2, routed)           0.412     6.139    mode_calculadora/module_control/memoria_reg[31][14]_2
    SLICE_X7Y160         LUT6 (Prop_lut6_I4_O)        0.124     6.263 r  mode_calculadora/module_control/memoria[31][14]_i_1/O
                         net (fo=31, routed)          2.830     9.093    module_memoria_calcu/D[10]
    SLICE_X4Y171         FDRE                                         r  module_memoria_calcu/memoria_reg[19][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.751    98.213    module_memoria_calcu/CLK_10MHZ
    SLICE_X4Y171         FDRE                                         r  module_memoria_calcu/memoria_reg[19][14]/C
                         clock pessimism             -0.404    97.808    
                         clock uncertainty           -0.226    97.582    
    SLICE_X4Y171         FDRE (Setup_fdre_C_D)       -0.067    97.515    module_memoria_calcu/memoria_reg[19][14]
  -------------------------------------------------------------------
                         required time                         97.515    
                         arrival time                          -9.093    
  -------------------------------------------------------------------
                         slack                                 88.422    

Slack (MET) :             88.451ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[19][3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        11.249ns  (logic 1.403ns (12.472%)  route 9.846ns (87.528%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.781ns = ( 98.219 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.155ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.892    -2.155    module_memoria_calcu/CLK_10MHZ
    SLICE_X5Y156         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y156         FDRE (Prop_fdre_C_Q)         0.456    -1.699 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.382     1.683    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X3Y160         MUXF7 (Prop_muxf7_S_O)       0.276     1.959 f  module_memoria_calcu/state_reg[0]_i_4/O
                         net (fo=1, routed)           1.334     3.293    module_memoria_calcu/state_reg[0]_i_4_n_0
    SLICE_X6Y162         LUT6 (Prop_lut6_I3_O)        0.299     3.592 f  module_memoria_calcu/state[0]_i_1/O
                         net (fo=18, routed)          1.623     5.215    module_memoria_calcu/display_i[0]
    SLICE_X7Y157         LUT6 (Prop_lut6_I0_O)        0.124     5.339 r  module_memoria_calcu/memoria[31][4]_i_3/O
                         net (fo=2, routed)           0.748     6.087    module_memoria_calcu/memoria[31][4]_i_3_n_0
    SLICE_X6Y157         LUT6 (Prop_lut6_I5_O)        0.124     6.211 r  module_memoria_calcu/memoria[31][3]_i_3/O
                         net (fo=1, routed)           0.670     6.882    mode_calculadora/module_control/memoria_reg[31][3]_0
    SLICE_X6Y157         LUT6 (Prop_lut6_I3_O)        0.124     7.006 r  mode_calculadora/module_control/memoria[31][3]_i_1/O
                         net (fo=31, routed)          2.089     9.094    module_memoria_calcu/D[1]
    SLICE_X4Y165         FDRE                                         r  module_memoria_calcu/memoria_reg[19][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.757    98.219    module_memoria_calcu/CLK_10MHZ
    SLICE_X4Y165         FDRE                                         r  module_memoria_calcu/memoria_reg[19][3]/C
                         clock pessimism             -0.404    97.814    
                         clock uncertainty           -0.226    97.588    
    SLICE_X4Y165         FDRE (Setup_fdre_C_D)       -0.043    97.545    module_memoria_calcu/memoria_reg[19][3]
  -------------------------------------------------------------------
                         required time                         97.545    
                         arrival time                          -9.094    
  -------------------------------------------------------------------
                         slack                                 88.451    

Slack (MET) :             88.512ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[18][3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        11.154ns  (logic 1.403ns (12.579%)  route 9.751ns (87.421%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.781ns = ( 98.219 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.155ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.892    -2.155    module_memoria_calcu/CLK_10MHZ
    SLICE_X5Y156         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y156         FDRE (Prop_fdre_C_Q)         0.456    -1.699 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.382     1.683    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X3Y160         MUXF7 (Prop_muxf7_S_O)       0.276     1.959 f  module_memoria_calcu/state_reg[0]_i_4/O
                         net (fo=1, routed)           1.334     3.293    module_memoria_calcu/state_reg[0]_i_4_n_0
    SLICE_X6Y162         LUT6 (Prop_lut6_I3_O)        0.299     3.592 f  module_memoria_calcu/state[0]_i_1/O
                         net (fo=18, routed)          1.623     5.215    module_memoria_calcu/display_i[0]
    SLICE_X7Y157         LUT6 (Prop_lut6_I0_O)        0.124     5.339 r  module_memoria_calcu/memoria[31][4]_i_3/O
                         net (fo=2, routed)           0.748     6.087    module_memoria_calcu/memoria[31][4]_i_3_n_0
    SLICE_X6Y157         LUT6 (Prop_lut6_I5_O)        0.124     6.211 r  module_memoria_calcu/memoria[31][3]_i_3/O
                         net (fo=1, routed)           0.670     6.882    mode_calculadora/module_control/memoria_reg[31][3]_0
    SLICE_X6Y157         LUT6 (Prop_lut6_I3_O)        0.124     7.006 r  mode_calculadora/module_control/memoria[31][3]_i_1/O
                         net (fo=31, routed)          1.994     8.999    module_memoria_calcu/D[1]
    SLICE_X3Y166         FDRE                                         r  module_memoria_calcu/memoria_reg[18][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.757    98.219    module_memoria_calcu/CLK_10MHZ
    SLICE_X3Y166         FDRE                                         r  module_memoria_calcu/memoria_reg[18][3]/C
                         clock pessimism             -0.420    97.798    
                         clock uncertainty           -0.226    97.572    
    SLICE_X3Y166         FDRE (Setup_fdre_C_D)       -0.061    97.511    module_memoria_calcu/memoria_reg[18][3]
  -------------------------------------------------------------------
                         required time                         97.511    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                 88.512    

Slack (MET) :             88.549ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[28][4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        11.051ns  (logic 1.403ns (12.695%)  route 9.648ns (87.305%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 98.136 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.155ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.892    -2.155    module_memoria_calcu/CLK_10MHZ
    SLICE_X5Y156         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y156         FDRE (Prop_fdre_C_Q)         0.456    -1.699 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.382     1.683    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X3Y160         MUXF7 (Prop_muxf7_S_O)       0.276     1.959 r  module_memoria_calcu/state_reg[0]_i_4/O
                         net (fo=1, routed)           1.334     3.293    module_memoria_calcu/state_reg[0]_i_4_n_0
    SLICE_X6Y162         LUT6 (Prop_lut6_I3_O)        0.299     3.592 r  module_memoria_calcu/state[0]_i_1/O
                         net (fo=18, routed)          1.623     5.215    module_memoria_calcu/display_i[0]
    SLICE_X7Y157         LUT6 (Prop_lut6_I0_O)        0.124     5.339 f  module_memoria_calcu/memoria[31][4]_i_3/O
                         net (fo=2, routed)           0.433     5.772    module_memoria_calcu/memoria[31][4]_i_3_n_0
    SLICE_X7Y157         LUT6 (Prop_lut6_I0_O)        0.124     5.896 r  module_memoria_calcu/memoria[31][4]_i_2/O
                         net (fo=1, routed)           1.014     6.910    module_memoria_calcu/memoria[31][4]_i_2_n_0
    SLICE_X7Y159         LUT5 (Prop_lut5_I1_O)        0.124     7.034 r  module_memoria_calcu/memoria[31][4]_i_1/O
                         net (fo=31, routed)          1.863     8.897    module_memoria_calcu/data_in_i[4]
    SLICE_X9Y169         FDRE                                         r  module_memoria_calcu/memoria_reg[28][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.674    98.136    module_memoria_calcu/CLK_10MHZ
    SLICE_X9Y169         FDRE                                         r  module_memoria_calcu/memoria_reg[28][4]/C
                         clock pessimism             -0.420    97.715    
                         clock uncertainty           -0.226    97.489    
    SLICE_X9Y169         FDRE (Setup_fdre_C_D)       -0.043    97.446    module_memoria_calcu/memoria_reg[28][4]
  -------------------------------------------------------------------
                         required time                         97.446    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                 88.549    

Slack (MET) :             88.575ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[7][4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        10.988ns  (logic 1.403ns (12.768%)  route 9.585ns (87.232%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 98.137 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.155ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.892    -2.155    module_memoria_calcu/CLK_10MHZ
    SLICE_X5Y156         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y156         FDRE (Prop_fdre_C_Q)         0.456    -1.699 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.382     1.683    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X3Y160         MUXF7 (Prop_muxf7_S_O)       0.276     1.959 r  module_memoria_calcu/state_reg[0]_i_4/O
                         net (fo=1, routed)           1.334     3.293    module_memoria_calcu/state_reg[0]_i_4_n_0
    SLICE_X6Y162         LUT6 (Prop_lut6_I3_O)        0.299     3.592 r  module_memoria_calcu/state[0]_i_1/O
                         net (fo=18, routed)          1.623     5.215    module_memoria_calcu/display_i[0]
    SLICE_X7Y157         LUT6 (Prop_lut6_I0_O)        0.124     5.339 f  module_memoria_calcu/memoria[31][4]_i_3/O
                         net (fo=2, routed)           0.433     5.772    module_memoria_calcu/memoria[31][4]_i_3_n_0
    SLICE_X7Y157         LUT6 (Prop_lut6_I0_O)        0.124     5.896 r  module_memoria_calcu/memoria[31][4]_i_2/O
                         net (fo=1, routed)           1.014     6.910    module_memoria_calcu/memoria[31][4]_i_2_n_0
    SLICE_X7Y159         LUT5 (Prop_lut5_I1_O)        0.124     7.034 r  module_memoria_calcu/memoria[31][4]_i_1/O
                         net (fo=31, routed)          1.800     8.834    module_memoria_calcu/data_in_i[4]
    SLICE_X9Y168         FDRE                                         r  module_memoria_calcu/memoria_reg[7][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.675    98.137    module_memoria_calcu/CLK_10MHZ
    SLICE_X9Y168         FDRE                                         r  module_memoria_calcu/memoria_reg[7][4]/C
                         clock pessimism             -0.420    97.716    
                         clock uncertainty           -0.226    97.490    
    SLICE_X9Y168         FDRE (Setup_fdre_C_D)       -0.081    97.409    module_memoria_calcu/memoria_reg[7][4]
  -------------------------------------------------------------------
                         required time                         97.409    
                         arrival time                          -8.834    
  -------------------------------------------------------------------
                         slack                                 88.575    

Slack (MET) :             88.608ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[21][14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        11.085ns  (logic 1.633ns (14.732%)  route 9.452ns (85.268%))
  Logic Levels:           5  (LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.786ns = ( 98.214 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.155ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.892    -2.155    module_memoria_calcu/CLK_10MHZ
    SLICE_X5Y156         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y156         FDRE (Prop_fdre_C_Q)         0.456    -1.699 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.382     1.683    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X3Y160         MUXF7 (Prop_muxf7_S_O)       0.276     1.959 r  module_memoria_calcu/state_reg[0]_i_4/O
                         net (fo=1, routed)           1.334     3.293    module_memoria_calcu/state_reg[0]_i_4_n_0
    SLICE_X6Y162         LUT6 (Prop_lut6_I3_O)        0.299     3.592 r  module_memoria_calcu/state[0]_i_1/O
                         net (fo=18, routed)          1.345     4.937    module_memoria_calcu/display_i[0]
    SLICE_X7Y159         LUT5 (Prop_lut5_I4_O)        0.152     5.089 r  module_memoria_calcu/memoria[31][14]_i_3/O
                         net (fo=2, routed)           0.312     5.401    module_memoria_calcu/memoria[31][14]_i_3_n_0
    SLICE_X7Y160         LUT5 (Prop_lut5_I4_O)        0.326     5.727 r  module_memoria_calcu/memoria[31][14]_i_2/O
                         net (fo=2, routed)           0.412     6.139    mode_calculadora/module_control/memoria_reg[31][14]_2
    SLICE_X7Y160         LUT6 (Prop_lut6_I4_O)        0.124     6.263 r  mode_calculadora/module_control/memoria[31][14]_i_1/O
                         net (fo=31, routed)          2.667     8.930    module_memoria_calcu/D[10]
    SLICE_X6Y170         FDRE                                         r  module_memoria_calcu/memoria_reg[21][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.752    98.214    module_memoria_calcu/CLK_10MHZ
    SLICE_X6Y170         FDRE                                         r  module_memoria_calcu/memoria_reg[21][14]/C
                         clock pessimism             -0.404    97.809    
                         clock uncertainty           -0.226    97.583    
    SLICE_X6Y170         FDRE (Setup_fdre_C_D)       -0.045    97.538    module_memoria_calcu/memoria_reg[21][14]
  -------------------------------------------------------------------
                         required time                         97.538    
                         arrival time                          -8.930    
  -------------------------------------------------------------------
                         slack                                 88.608    

Slack (MET) :             88.613ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[5][4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        10.987ns  (logic 1.403ns (12.770%)  route 9.584ns (87.230%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 98.137 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.155ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.892    -2.155    module_memoria_calcu/CLK_10MHZ
    SLICE_X5Y156         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y156         FDRE (Prop_fdre_C_Q)         0.456    -1.699 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.382     1.683    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X3Y160         MUXF7 (Prop_muxf7_S_O)       0.276     1.959 r  module_memoria_calcu/state_reg[0]_i_4/O
                         net (fo=1, routed)           1.334     3.293    module_memoria_calcu/state_reg[0]_i_4_n_0
    SLICE_X6Y162         LUT6 (Prop_lut6_I3_O)        0.299     3.592 r  module_memoria_calcu/state[0]_i_1/O
                         net (fo=18, routed)          1.623     5.215    module_memoria_calcu/display_i[0]
    SLICE_X7Y157         LUT6 (Prop_lut6_I0_O)        0.124     5.339 f  module_memoria_calcu/memoria[31][4]_i_3/O
                         net (fo=2, routed)           0.433     5.772    module_memoria_calcu/memoria[31][4]_i_3_n_0
    SLICE_X7Y157         LUT6 (Prop_lut6_I0_O)        0.124     5.896 r  module_memoria_calcu/memoria[31][4]_i_2/O
                         net (fo=1, routed)           1.014     6.910    module_memoria_calcu/memoria[31][4]_i_2_n_0
    SLICE_X7Y159         LUT5 (Prop_lut5_I1_O)        0.124     7.034 r  module_memoria_calcu/memoria[31][4]_i_1/O
                         net (fo=31, routed)          1.798     8.832    module_memoria_calcu/data_in_i[4]
    SLICE_X10Y169        FDRE                                         r  module_memoria_calcu/memoria_reg[5][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.675    98.137    module_memoria_calcu/CLK_10MHZ
    SLICE_X10Y169        FDRE                                         r  module_memoria_calcu/memoria_reg[5][4]/C
                         clock pessimism             -0.420    97.716    
                         clock uncertainty           -0.226    97.490    
    SLICE_X10Y169        FDRE (Setup_fdre_C_D)       -0.045    97.445    module_memoria_calcu/memoria_reg[5][4]
  -------------------------------------------------------------------
                         required time                         97.445    
                         arrival time                          -8.832    
  -------------------------------------------------------------------
                         slack                                 88.613    

Slack (MET) :             88.618ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[6][4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        10.982ns  (logic 1.403ns (12.776%)  route 9.579ns (87.224%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 98.139 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.155ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.892    -2.155    module_memoria_calcu/CLK_10MHZ
    SLICE_X5Y156         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y156         FDRE (Prop_fdre_C_Q)         0.456    -1.699 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.382     1.683    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X3Y160         MUXF7 (Prop_muxf7_S_O)       0.276     1.959 r  module_memoria_calcu/state_reg[0]_i_4/O
                         net (fo=1, routed)           1.334     3.293    module_memoria_calcu/state_reg[0]_i_4_n_0
    SLICE_X6Y162         LUT6 (Prop_lut6_I3_O)        0.299     3.592 r  module_memoria_calcu/state[0]_i_1/O
                         net (fo=18, routed)          1.623     5.215    module_memoria_calcu/display_i[0]
    SLICE_X7Y157         LUT6 (Prop_lut6_I0_O)        0.124     5.339 f  module_memoria_calcu/memoria[31][4]_i_3/O
                         net (fo=2, routed)           0.433     5.772    module_memoria_calcu/memoria[31][4]_i_3_n_0
    SLICE_X7Y157         LUT6 (Prop_lut6_I0_O)        0.124     5.896 r  module_memoria_calcu/memoria[31][4]_i_2/O
                         net (fo=1, routed)           1.014     6.910    module_memoria_calcu/memoria[31][4]_i_2_n_0
    SLICE_X7Y159         LUT5 (Prop_lut5_I1_O)        0.124     7.034 r  module_memoria_calcu/memoria[31][4]_i_1/O
                         net (fo=31, routed)          1.793     8.827    module_memoria_calcu/data_in_i[4]
    SLICE_X9Y167         FDRE                                         r  module_memoria_calcu/memoria_reg[6][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.677    98.139    module_memoria_calcu/CLK_10MHZ
    SLICE_X9Y167         FDRE                                         r  module_memoria_calcu/memoria_reg[6][4]/C
                         clock pessimism             -0.420    97.718    
                         clock uncertainty           -0.226    97.492    
    SLICE_X9Y167         FDRE (Setup_fdre_C_D)       -0.047    97.445    module_memoria_calcu/memoria_reg[6][4]
  -------------------------------------------------------------------
                         required time                         97.445    
                         arrival time                          -8.827    
  -------------------------------------------------------------------
                         slack                                 88.618    

Slack (MET) :             88.623ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        11.047ns  (logic 1.403ns (12.701%)  route 9.644ns (87.299%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.780ns = ( 98.220 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.155ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.892    -2.155    module_memoria_calcu/CLK_10MHZ
    SLICE_X5Y156         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y156         FDRE (Prop_fdre_C_Q)         0.456    -1.699 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.382     1.683    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X3Y160         MUXF7 (Prop_muxf7_S_O)       0.276     1.959 f  module_memoria_calcu/state_reg[0]_i_4/O
                         net (fo=1, routed)           1.334     3.293    module_memoria_calcu/state_reg[0]_i_4_n_0
    SLICE_X6Y162         LUT6 (Prop_lut6_I3_O)        0.299     3.592 f  module_memoria_calcu/state[0]_i_1/O
                         net (fo=18, routed)          1.623     5.215    module_memoria_calcu/display_i[0]
    SLICE_X7Y157         LUT6 (Prop_lut6_I0_O)        0.124     5.339 r  module_memoria_calcu/memoria[31][4]_i_3/O
                         net (fo=2, routed)           0.748     6.087    module_memoria_calcu/memoria[31][4]_i_3_n_0
    SLICE_X6Y157         LUT6 (Prop_lut6_I5_O)        0.124     6.211 r  module_memoria_calcu/memoria[31][3]_i_3/O
                         net (fo=1, routed)           0.670     6.882    mode_calculadora/module_control/memoria_reg[31][3]_0
    SLICE_X6Y157         LUT6 (Prop_lut6_I3_O)        0.124     7.006 r  mode_calculadora/module_control/memoria[31][3]_i_1/O
                         net (fo=31, routed)          1.886     8.892    module_memoria_calcu/D[1]
    SLICE_X1Y165         FDRE                                         r  module_memoria_calcu/memoria_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.758    98.220    module_memoria_calcu/CLK_10MHZ
    SLICE_X1Y165         FDRE                                         r  module_memoria_calcu/memoria_reg[1][3]/C
                         clock pessimism             -0.420    97.799    
                         clock uncertainty           -0.226    97.573    
    SLICE_X1Y165         FDRE (Setup_fdre_C_D)       -0.058    97.515    module_memoria_calcu/memoria_reg[1][3]
  -------------------------------------------------------------------
                         required time                         97.515    
                         arrival time                          -8.892    
  -------------------------------------------------------------------
                         slack                                 88.623    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 barrido/barrido/contador_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            barrido/barrido/contador_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.587%)  route 0.160ns (43.413%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.679    -0.433    barrido/barrido/CLK_10MHZ
    SLICE_X6Y156         FDRE                                         r  barrido/barrido/contador_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y156         FDRE (Prop_fdre_C_Q)         0.164    -0.269 r  barrido/barrido/contador_reg[2]/Q
                         net (fo=4, routed)           0.160    -0.108    barrido/barrido/addr_rs2_swep[2]
    SLICE_X6Y156         LUT3 (Prop_lut3_I0_O)        0.045    -0.063 r  barrido/barrido/contador[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.063    barrido/barrido/p_0_in[2]
    SLICE_X6Y156         FDRE                                         r  barrido/barrido/contador_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.956    -0.196    barrido/barrido/CLK_10MHZ
    SLICE_X6Y156         FDRE                                         r  barrido/barrido/contador_reg[2]/C
                         clock pessimism             -0.237    -0.433    
    SLICE_X6Y156         FDRE (Hold_fdre_C_D)         0.121    -0.312    barrido/barrido/contador_reg[2]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/addr_rs1_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/addr_rs1_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.299%)  route 0.176ns (51.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.432ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.680    -0.432    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X2Y156         FDRE                                         r  mode_calculadora/module_control/addr_rs1_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y156         FDRE (Prop_fdre_C_Q)         0.164    -0.268 r  mode_calculadora/module_control/addr_rs1_o_reg[3]/Q
                         net (fo=1, routed)           0.176    -0.092    module_memoria_calcu/addr_rs1_i_reg[4]_7[3]
    SLICE_X3Y158         FDRE                                         r  module_memoria_calcu/addr_rs1_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.956    -0.196    module_memoria_calcu/CLK_10MHZ
    SLICE_X3Y158         FDRE                                         r  module_memoria_calcu/addr_rs1_i_reg[3]/C
                         clock pessimism             -0.221    -0.417    
    SLICE_X3Y158         FDRE (Hold_fdre_C_D)         0.070    -0.347    module_memoria_calcu/addr_rs1_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 seg7_control_calcu/seg7_control/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control_calcu/seg7_control/digit_select_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.650    -0.462    seg7_control_calcu/seg7_control/CLK_10MHZ
    SLICE_X13Y159        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y159        FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  seg7_control_calcu/seg7_control/digit_select_reg[1]/Q
                         net (fo=32, routed)          0.179    -0.141    seg7_control_calcu/seg7_control/digit_select[1]
    SLICE_X13Y159        LUT4 (Prop_lut4_I0_O)        0.042    -0.099 r  seg7_control_calcu/seg7_control/digit_select[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.099    seg7_control_calcu/seg7_control/digit_select[2]_i_1_n_0
    SLICE_X13Y159        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.925    -0.227    seg7_control_calcu/seg7_control/CLK_10MHZ
    SLICE_X13Y159        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[2]/C
                         clock pessimism             -0.235    -0.462    
    SLICE_X13Y159        FDRE (Hold_fdre_C_D)         0.107    -0.355    seg7_control_calcu/seg7_control/digit_select_reg[2]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 barrido/barrido/contador_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            barrido/barrido/contador_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.760%)  route 0.185ns (47.240%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.679    -0.433    barrido/barrido/CLK_10MHZ
    SLICE_X6Y156         FDRE                                         r  barrido/barrido/contador_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y156         FDRE (Prop_fdre_C_Q)         0.164    -0.269 r  barrido/barrido/contador_reg[2]/Q
                         net (fo=4, routed)           0.185    -0.083    barrido/barrido/addr_rs2_swep[2]
    SLICE_X6Y156         LUT5 (Prop_lut5_I1_O)        0.043    -0.040 r  barrido/barrido/contador[4]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.040    barrido/barrido/p_0_in[4]
    SLICE_X6Y156         FDRE                                         r  barrido/barrido/contador_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.956    -0.196    barrido/barrido/CLK_10MHZ
    SLICE_X6Y156         FDRE                                         r  barrido/barrido/contador_reg[4]/C
                         clock pessimism             -0.237    -0.433    
    SLICE_X6Y156         FDRE (Hold_fdre_C_D)         0.131    -0.302    barrido/barrido/contador_reg[4]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 seg7_control_calcu/seg7_control/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control_calcu/seg7_control/digit_select_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.650    -0.462    seg7_control_calcu/seg7_control/CLK_10MHZ
    SLICE_X13Y157        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y157        FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  seg7_control_calcu/seg7_control/digit_select_reg[0]/Q
                         net (fo=39, routed)          0.168    -0.153    seg7_control_calcu/seg7_control/digit_select[0]
    SLICE_X13Y157        LUT2 (Prop_lut2_I1_O)        0.045    -0.108 r  seg7_control_calcu/seg7_control/digit_select[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.108    seg7_control_calcu/seg7_control/digit_select[0]_i_1_n_0
    SLICE_X13Y157        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.925    -0.227    seg7_control_calcu/seg7_control/CLK_10MHZ
    SLICE_X13Y157        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[0]/C
                         clock pessimism             -0.235    -0.462    
    SLICE_X13Y157        FDRE (Hold_fdre_C_D)         0.091    -0.371    seg7_control_calcu/seg7_control/digit_select_reg[0]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 barrido/barrido/contador_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            barrido/barrido/contador_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.000%)  route 0.185ns (47.000%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.679    -0.433    barrido/barrido/CLK_10MHZ
    SLICE_X6Y156         FDRE                                         r  barrido/barrido/contador_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y156         FDRE (Prop_fdre_C_Q)         0.164    -0.269 r  barrido/barrido/contador_reg[2]/Q
                         net (fo=4, routed)           0.185    -0.083    barrido/barrido/addr_rs2_swep[2]
    SLICE_X6Y156         LUT4 (Prop_lut4_I3_O)        0.045    -0.038 r  barrido/barrido/contador[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.038    barrido/barrido/p_0_in[3]
    SLICE_X6Y156         FDRE                                         r  barrido/barrido/contador_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.956    -0.196    barrido/barrido/CLK_10MHZ
    SLICE_X6Y156         FDRE                                         r  barrido/barrido/contador_reg[3]/C
                         clock pessimism             -0.237    -0.433    
    SLICE_X6Y156         FDRE (Hold_fdre_C_D)         0.121    -0.312    barrido/barrido/contador_reg[3]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/contador_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mode_calculadora/module_control/contador_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.679    -0.433    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X2Y158         FDRE                                         r  mode_calculadora/module_control/contador_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y158         FDRE (Prop_fdre_C_Q)         0.164    -0.269 r  mode_calculadora/module_control/contador_reg[2]/Q
                         net (fo=31, routed)          0.197    -0.071    mode_calculadora/module_control/Q[1]
    SLICE_X2Y158         LUT5 (Prop_lut5_I2_O)        0.043    -0.028 r  mode_calculadora/module_control/contador[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.028    mode_calculadora/module_control/contador[3]_i_1_n_0
    SLICE_X2Y158         FDRE                                         r  mode_calculadora/module_control/contador_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.956    -0.196    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X2Y158         FDRE                                         r  mode_calculadora/module_control/contador_reg[3]/C
                         clock pessimism             -0.237    -0.433    
    SLICE_X2Y158         FDRE (Hold_fdre_C_D)         0.131    -0.302    mode_calculadora/module_control/contador_reg[3]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 barrido/barrido/contador_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            barrido/barrido/contador_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.679    -0.433    barrido/barrido/CLK_10MHZ
    SLICE_X6Y156         FDSE                                         r  barrido/barrido/contador_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y156         FDSE (Prop_fdse_C_Q)         0.164    -0.269 r  barrido/barrido/contador_reg[0]/Q
                         net (fo=6, routed)           0.186    -0.082    barrido/barrido/addr_rs2_swep[0]
    SLICE_X6Y156         LUT2 (Prop_lut2_I1_O)        0.045    -0.037 r  barrido/barrido/contador[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.037    barrido/barrido/p_0_in[1]
    SLICE_X6Y156         FDRE                                         r  barrido/barrido/contador_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.956    -0.196    barrido/barrido/CLK_10MHZ
    SLICE_X6Y156         FDRE                                         r  barrido/barrido/contador_reg[1]/C
                         clock pessimism             -0.237    -0.433    
    SLICE_X6Y156         FDRE (Hold_fdre_C_D)         0.121    -0.312    barrido/barrido/contador_reg[1]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.679    -0.433    mode_calculadora/module_control/leds_rgb_control/CLK_10MHZ
    SLICE_X7Y154         FDRE                                         r  mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y154         FDRE (Prop_fdre_C_Q)         0.141    -0.292 r  mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]/Q
                         net (fo=5, routed)           0.179    -0.112    mode_calculadora/module_control/leds_rgb_control/digit_select_reg_n_0_[0]
    SLICE_X7Y154         LUT2 (Prop_lut2_I1_O)        0.045    -0.067 r  mode_calculadora/module_control/leds_rgb_control/digit_select[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.067    mode_calculadora/module_control/leds_rgb_control/digit_select[0]_i_1_n_0
    SLICE_X7Y154         FDRE                                         r  mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.956    -0.196    mode_calculadora/module_control/leds_rgb_control/CLK_10MHZ
    SLICE_X7Y154         FDRE                                         r  mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]/C
                         clock pessimism             -0.237    -0.433    
    SLICE_X7Y154         FDRE (Hold_fdre_C_D)         0.091    -0.342    mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 seg7_control_calcu/seg7_control/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control_calcu/seg7_control/digit_select_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.650    -0.462    seg7_control_calcu/seg7_control/CLK_10MHZ
    SLICE_X13Y159        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y159        FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  seg7_control_calcu/seg7_control/digit_select_reg[1]/Q
                         net (fo=32, routed)          0.179    -0.141    seg7_control_calcu/seg7_control/digit_select[1]
    SLICE_X13Y159        LUT3 (Prop_lut3_I2_O)        0.045    -0.096 r  seg7_control_calcu/seg7_control/digit_select[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.096    seg7_control_calcu/seg7_control/digit_select[1]_i_1_n_0
    SLICE_X13Y159        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.925    -0.227    seg7_control_calcu/seg7_control/CLK_10MHZ
    SLICE_X13Y159        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[1]/C
                         clock pessimism             -0.235    -0.462    
    SLICE_X13Y159        FDRE (Hold_fdre_C_D)         0.091    -0.371    seg7_control_calcu/seg7_control/digit_select_reg[1]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_10MHZ_WCLK
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  generate_clock_10Mhz/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C             n/a            1.000         100.000     99.000     SLICE_X3Y154    FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X5Y154    FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X6Y155    FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X3Y154    FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X6Y155    FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X3Y154    FSM_onehot_state_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X2Y158    mode_calculadora/module_control/contador_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X2Y140    mode_calculadora/module_control/led_error_o_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X3Y154    FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X3Y154    FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X3Y154    FSM_onehot_state_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X6Y169    module_memoria_calcu/memoria_reg[24][10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X6Y169    module_memoria_calcu/memoria_reg[24][11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X2Y153    FSM_onehot_state_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X6Y169    module_memoria_calcu/memoria_reg[24][13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X6Y169    module_memoria_calcu/memoria_reg[24][4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X6Y169    module_memoria_calcu/memoria_reg[24][6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X7Y169    module_memoria_calcu/memoria_reg[30][10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X5Y154    FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X5Y154    FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X6Y155    FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X6Y155    FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X6Y155    FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X6Y155    FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X2Y158    mode_calculadora/module_control/contador_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X2Y158    mode_calculadora/module_control/contador_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X5Y154    mode_calculadora/module_control/led_operacion_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X5Y154    mode_calculadora/module_control/led_operacion_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_WCLK
  To Clock:  clkfbout_WCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_WCLK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  generate_clock_10Mhz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz_pi }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK_1
  To Clock:  CLK_10MHZ_WCLK_1

Setup :            0  Failing Endpoints,  Worst Slack       88.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             88.403ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[20][3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        11.294ns  (logic 1.403ns (12.423%)  route 9.891ns (87.577%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.782ns = ( 98.218 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.155ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.892    -2.155    module_memoria_calcu/CLK_10MHZ
    SLICE_X5Y156         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y156         FDRE (Prop_fdre_C_Q)         0.456    -1.699 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.382     1.683    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X3Y160         MUXF7 (Prop_muxf7_S_O)       0.276     1.959 f  module_memoria_calcu/state_reg[0]_i_4/O
                         net (fo=1, routed)           1.334     3.293    module_memoria_calcu/state_reg[0]_i_4_n_0
    SLICE_X6Y162         LUT6 (Prop_lut6_I3_O)        0.299     3.592 f  module_memoria_calcu/state[0]_i_1/O
                         net (fo=18, routed)          1.623     5.215    module_memoria_calcu/display_i[0]
    SLICE_X7Y157         LUT6 (Prop_lut6_I0_O)        0.124     5.339 r  module_memoria_calcu/memoria[31][4]_i_3/O
                         net (fo=2, routed)           0.748     6.087    module_memoria_calcu/memoria[31][4]_i_3_n_0
    SLICE_X6Y157         LUT6 (Prop_lut6_I5_O)        0.124     6.211 r  module_memoria_calcu/memoria[31][3]_i_3/O
                         net (fo=1, routed)           0.670     6.882    mode_calculadora/module_control/memoria_reg[31][3]_0
    SLICE_X6Y157         LUT6 (Prop_lut6_I3_O)        0.124     7.006 r  mode_calculadora/module_control/memoria[31][3]_i_1/O
                         net (fo=31, routed)          2.133     9.139    module_memoria_calcu/D[1]
    SLICE_X2Y167         FDRE                                         r  module_memoria_calcu/memoria_reg[20][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.756    98.218    module_memoria_calcu/CLK_10MHZ
    SLICE_X2Y167         FDRE                                         r  module_memoria_calcu/memoria_reg[20][3]/C
                         clock pessimism             -0.420    97.797    
                         clock uncertainty           -0.211    97.587    
    SLICE_X2Y167         FDRE (Setup_fdre_C_D)       -0.045    97.542    module_memoria_calcu/memoria_reg[20][3]
  -------------------------------------------------------------------
                         required time                         97.542    
                         arrival time                          -9.139    
  -------------------------------------------------------------------
                         slack                                 88.403    

Slack (MET) :             88.438ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[19][14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        11.247ns  (logic 1.633ns (14.519%)  route 9.614ns (85.481%))
  Logic Levels:           5  (LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.787ns = ( 98.213 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.155ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.892    -2.155    module_memoria_calcu/CLK_10MHZ
    SLICE_X5Y156         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y156         FDRE (Prop_fdre_C_Q)         0.456    -1.699 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.382     1.683    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X3Y160         MUXF7 (Prop_muxf7_S_O)       0.276     1.959 r  module_memoria_calcu/state_reg[0]_i_4/O
                         net (fo=1, routed)           1.334     3.293    module_memoria_calcu/state_reg[0]_i_4_n_0
    SLICE_X6Y162         LUT6 (Prop_lut6_I3_O)        0.299     3.592 r  module_memoria_calcu/state[0]_i_1/O
                         net (fo=18, routed)          1.345     4.937    module_memoria_calcu/display_i[0]
    SLICE_X7Y159         LUT5 (Prop_lut5_I4_O)        0.152     5.089 r  module_memoria_calcu/memoria[31][14]_i_3/O
                         net (fo=2, routed)           0.312     5.401    module_memoria_calcu/memoria[31][14]_i_3_n_0
    SLICE_X7Y160         LUT5 (Prop_lut5_I4_O)        0.326     5.727 r  module_memoria_calcu/memoria[31][14]_i_2/O
                         net (fo=2, routed)           0.412     6.139    mode_calculadora/module_control/memoria_reg[31][14]_2
    SLICE_X7Y160         LUT6 (Prop_lut6_I4_O)        0.124     6.263 r  mode_calculadora/module_control/memoria[31][14]_i_1/O
                         net (fo=31, routed)          2.830     9.093    module_memoria_calcu/D[10]
    SLICE_X4Y171         FDRE                                         r  module_memoria_calcu/memoria_reg[19][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.751    98.213    module_memoria_calcu/CLK_10MHZ
    SLICE_X4Y171         FDRE                                         r  module_memoria_calcu/memoria_reg[19][14]/C
                         clock pessimism             -0.404    97.808    
                         clock uncertainty           -0.211    97.598    
    SLICE_X4Y171         FDRE (Setup_fdre_C_D)       -0.067    97.531    module_memoria_calcu/memoria_reg[19][14]
  -------------------------------------------------------------------
                         required time                         97.531    
                         arrival time                          -9.093    
  -------------------------------------------------------------------
                         slack                                 88.438    

Slack (MET) :             88.466ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[19][3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        11.249ns  (logic 1.403ns (12.472%)  route 9.846ns (87.528%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.781ns = ( 98.219 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.155ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.892    -2.155    module_memoria_calcu/CLK_10MHZ
    SLICE_X5Y156         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y156         FDRE (Prop_fdre_C_Q)         0.456    -1.699 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.382     1.683    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X3Y160         MUXF7 (Prop_muxf7_S_O)       0.276     1.959 f  module_memoria_calcu/state_reg[0]_i_4/O
                         net (fo=1, routed)           1.334     3.293    module_memoria_calcu/state_reg[0]_i_4_n_0
    SLICE_X6Y162         LUT6 (Prop_lut6_I3_O)        0.299     3.592 f  module_memoria_calcu/state[0]_i_1/O
                         net (fo=18, routed)          1.623     5.215    module_memoria_calcu/display_i[0]
    SLICE_X7Y157         LUT6 (Prop_lut6_I0_O)        0.124     5.339 r  module_memoria_calcu/memoria[31][4]_i_3/O
                         net (fo=2, routed)           0.748     6.087    module_memoria_calcu/memoria[31][4]_i_3_n_0
    SLICE_X6Y157         LUT6 (Prop_lut6_I5_O)        0.124     6.211 r  module_memoria_calcu/memoria[31][3]_i_3/O
                         net (fo=1, routed)           0.670     6.882    mode_calculadora/module_control/memoria_reg[31][3]_0
    SLICE_X6Y157         LUT6 (Prop_lut6_I3_O)        0.124     7.006 r  mode_calculadora/module_control/memoria[31][3]_i_1/O
                         net (fo=31, routed)          2.089     9.094    module_memoria_calcu/D[1]
    SLICE_X4Y165         FDRE                                         r  module_memoria_calcu/memoria_reg[19][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.757    98.219    module_memoria_calcu/CLK_10MHZ
    SLICE_X4Y165         FDRE                                         r  module_memoria_calcu/memoria_reg[19][3]/C
                         clock pessimism             -0.404    97.814    
                         clock uncertainty           -0.211    97.604    
    SLICE_X4Y165         FDRE (Setup_fdre_C_D)       -0.043    97.561    module_memoria_calcu/memoria_reg[19][3]
  -------------------------------------------------------------------
                         required time                         97.561    
                         arrival time                          -9.094    
  -------------------------------------------------------------------
                         slack                                 88.466    

Slack (MET) :             88.528ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[18][3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        11.154ns  (logic 1.403ns (12.579%)  route 9.751ns (87.421%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.781ns = ( 98.219 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.155ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.892    -2.155    module_memoria_calcu/CLK_10MHZ
    SLICE_X5Y156         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y156         FDRE (Prop_fdre_C_Q)         0.456    -1.699 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.382     1.683    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X3Y160         MUXF7 (Prop_muxf7_S_O)       0.276     1.959 f  module_memoria_calcu/state_reg[0]_i_4/O
                         net (fo=1, routed)           1.334     3.293    module_memoria_calcu/state_reg[0]_i_4_n_0
    SLICE_X6Y162         LUT6 (Prop_lut6_I3_O)        0.299     3.592 f  module_memoria_calcu/state[0]_i_1/O
                         net (fo=18, routed)          1.623     5.215    module_memoria_calcu/display_i[0]
    SLICE_X7Y157         LUT6 (Prop_lut6_I0_O)        0.124     5.339 r  module_memoria_calcu/memoria[31][4]_i_3/O
                         net (fo=2, routed)           0.748     6.087    module_memoria_calcu/memoria[31][4]_i_3_n_0
    SLICE_X6Y157         LUT6 (Prop_lut6_I5_O)        0.124     6.211 r  module_memoria_calcu/memoria[31][3]_i_3/O
                         net (fo=1, routed)           0.670     6.882    mode_calculadora/module_control/memoria_reg[31][3]_0
    SLICE_X6Y157         LUT6 (Prop_lut6_I3_O)        0.124     7.006 r  mode_calculadora/module_control/memoria[31][3]_i_1/O
                         net (fo=31, routed)          1.994     8.999    module_memoria_calcu/D[1]
    SLICE_X3Y166         FDRE                                         r  module_memoria_calcu/memoria_reg[18][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.757    98.219    module_memoria_calcu/CLK_10MHZ
    SLICE_X3Y166         FDRE                                         r  module_memoria_calcu/memoria_reg[18][3]/C
                         clock pessimism             -0.420    97.798    
                         clock uncertainty           -0.211    97.588    
    SLICE_X3Y166         FDRE (Setup_fdre_C_D)       -0.061    97.527    module_memoria_calcu/memoria_reg[18][3]
  -------------------------------------------------------------------
                         required time                         97.527    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                 88.528    

Slack (MET) :             88.565ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[28][4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        11.051ns  (logic 1.403ns (12.695%)  route 9.648ns (87.305%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 98.136 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.155ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.892    -2.155    module_memoria_calcu/CLK_10MHZ
    SLICE_X5Y156         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y156         FDRE (Prop_fdre_C_Q)         0.456    -1.699 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.382     1.683    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X3Y160         MUXF7 (Prop_muxf7_S_O)       0.276     1.959 r  module_memoria_calcu/state_reg[0]_i_4/O
                         net (fo=1, routed)           1.334     3.293    module_memoria_calcu/state_reg[0]_i_4_n_0
    SLICE_X6Y162         LUT6 (Prop_lut6_I3_O)        0.299     3.592 r  module_memoria_calcu/state[0]_i_1/O
                         net (fo=18, routed)          1.623     5.215    module_memoria_calcu/display_i[0]
    SLICE_X7Y157         LUT6 (Prop_lut6_I0_O)        0.124     5.339 f  module_memoria_calcu/memoria[31][4]_i_3/O
                         net (fo=2, routed)           0.433     5.772    module_memoria_calcu/memoria[31][4]_i_3_n_0
    SLICE_X7Y157         LUT6 (Prop_lut6_I0_O)        0.124     5.896 r  module_memoria_calcu/memoria[31][4]_i_2/O
                         net (fo=1, routed)           1.014     6.910    module_memoria_calcu/memoria[31][4]_i_2_n_0
    SLICE_X7Y159         LUT5 (Prop_lut5_I1_O)        0.124     7.034 r  module_memoria_calcu/memoria[31][4]_i_1/O
                         net (fo=31, routed)          1.863     8.897    module_memoria_calcu/data_in_i[4]
    SLICE_X9Y169         FDRE                                         r  module_memoria_calcu/memoria_reg[28][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.674    98.136    module_memoria_calcu/CLK_10MHZ
    SLICE_X9Y169         FDRE                                         r  module_memoria_calcu/memoria_reg[28][4]/C
                         clock pessimism             -0.420    97.715    
                         clock uncertainty           -0.211    97.505    
    SLICE_X9Y169         FDRE (Setup_fdre_C_D)       -0.043    97.462    module_memoria_calcu/memoria_reg[28][4]
  -------------------------------------------------------------------
                         required time                         97.462    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                 88.565    

Slack (MET) :             88.591ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[7][4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        10.988ns  (logic 1.403ns (12.768%)  route 9.585ns (87.232%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 98.137 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.155ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.892    -2.155    module_memoria_calcu/CLK_10MHZ
    SLICE_X5Y156         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y156         FDRE (Prop_fdre_C_Q)         0.456    -1.699 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.382     1.683    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X3Y160         MUXF7 (Prop_muxf7_S_O)       0.276     1.959 r  module_memoria_calcu/state_reg[0]_i_4/O
                         net (fo=1, routed)           1.334     3.293    module_memoria_calcu/state_reg[0]_i_4_n_0
    SLICE_X6Y162         LUT6 (Prop_lut6_I3_O)        0.299     3.592 r  module_memoria_calcu/state[0]_i_1/O
                         net (fo=18, routed)          1.623     5.215    module_memoria_calcu/display_i[0]
    SLICE_X7Y157         LUT6 (Prop_lut6_I0_O)        0.124     5.339 f  module_memoria_calcu/memoria[31][4]_i_3/O
                         net (fo=2, routed)           0.433     5.772    module_memoria_calcu/memoria[31][4]_i_3_n_0
    SLICE_X7Y157         LUT6 (Prop_lut6_I0_O)        0.124     5.896 r  module_memoria_calcu/memoria[31][4]_i_2/O
                         net (fo=1, routed)           1.014     6.910    module_memoria_calcu/memoria[31][4]_i_2_n_0
    SLICE_X7Y159         LUT5 (Prop_lut5_I1_O)        0.124     7.034 r  module_memoria_calcu/memoria[31][4]_i_1/O
                         net (fo=31, routed)          1.800     8.834    module_memoria_calcu/data_in_i[4]
    SLICE_X9Y168         FDRE                                         r  module_memoria_calcu/memoria_reg[7][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.675    98.137    module_memoria_calcu/CLK_10MHZ
    SLICE_X9Y168         FDRE                                         r  module_memoria_calcu/memoria_reg[7][4]/C
                         clock pessimism             -0.420    97.716    
                         clock uncertainty           -0.211    97.506    
    SLICE_X9Y168         FDRE (Setup_fdre_C_D)       -0.081    97.425    module_memoria_calcu/memoria_reg[7][4]
  -------------------------------------------------------------------
                         required time                         97.425    
                         arrival time                          -8.834    
  -------------------------------------------------------------------
                         slack                                 88.591    

Slack (MET) :             88.624ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[21][14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        11.085ns  (logic 1.633ns (14.732%)  route 9.452ns (85.268%))
  Logic Levels:           5  (LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.786ns = ( 98.214 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.155ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.892    -2.155    module_memoria_calcu/CLK_10MHZ
    SLICE_X5Y156         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y156         FDRE (Prop_fdre_C_Q)         0.456    -1.699 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.382     1.683    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X3Y160         MUXF7 (Prop_muxf7_S_O)       0.276     1.959 r  module_memoria_calcu/state_reg[0]_i_4/O
                         net (fo=1, routed)           1.334     3.293    module_memoria_calcu/state_reg[0]_i_4_n_0
    SLICE_X6Y162         LUT6 (Prop_lut6_I3_O)        0.299     3.592 r  module_memoria_calcu/state[0]_i_1/O
                         net (fo=18, routed)          1.345     4.937    module_memoria_calcu/display_i[0]
    SLICE_X7Y159         LUT5 (Prop_lut5_I4_O)        0.152     5.089 r  module_memoria_calcu/memoria[31][14]_i_3/O
                         net (fo=2, routed)           0.312     5.401    module_memoria_calcu/memoria[31][14]_i_3_n_0
    SLICE_X7Y160         LUT5 (Prop_lut5_I4_O)        0.326     5.727 r  module_memoria_calcu/memoria[31][14]_i_2/O
                         net (fo=2, routed)           0.412     6.139    mode_calculadora/module_control/memoria_reg[31][14]_2
    SLICE_X7Y160         LUT6 (Prop_lut6_I4_O)        0.124     6.263 r  mode_calculadora/module_control/memoria[31][14]_i_1/O
                         net (fo=31, routed)          2.667     8.930    module_memoria_calcu/D[10]
    SLICE_X6Y170         FDRE                                         r  module_memoria_calcu/memoria_reg[21][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.752    98.214    module_memoria_calcu/CLK_10MHZ
    SLICE_X6Y170         FDRE                                         r  module_memoria_calcu/memoria_reg[21][14]/C
                         clock pessimism             -0.404    97.809    
                         clock uncertainty           -0.211    97.599    
    SLICE_X6Y170         FDRE (Setup_fdre_C_D)       -0.045    97.554    module_memoria_calcu/memoria_reg[21][14]
  -------------------------------------------------------------------
                         required time                         97.554    
                         arrival time                          -8.930    
  -------------------------------------------------------------------
                         slack                                 88.624    

Slack (MET) :             88.628ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[5][4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        10.987ns  (logic 1.403ns (12.770%)  route 9.584ns (87.230%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 98.137 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.155ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.892    -2.155    module_memoria_calcu/CLK_10MHZ
    SLICE_X5Y156         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y156         FDRE (Prop_fdre_C_Q)         0.456    -1.699 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.382     1.683    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X3Y160         MUXF7 (Prop_muxf7_S_O)       0.276     1.959 r  module_memoria_calcu/state_reg[0]_i_4/O
                         net (fo=1, routed)           1.334     3.293    module_memoria_calcu/state_reg[0]_i_4_n_0
    SLICE_X6Y162         LUT6 (Prop_lut6_I3_O)        0.299     3.592 r  module_memoria_calcu/state[0]_i_1/O
                         net (fo=18, routed)          1.623     5.215    module_memoria_calcu/display_i[0]
    SLICE_X7Y157         LUT6 (Prop_lut6_I0_O)        0.124     5.339 f  module_memoria_calcu/memoria[31][4]_i_3/O
                         net (fo=2, routed)           0.433     5.772    module_memoria_calcu/memoria[31][4]_i_3_n_0
    SLICE_X7Y157         LUT6 (Prop_lut6_I0_O)        0.124     5.896 r  module_memoria_calcu/memoria[31][4]_i_2/O
                         net (fo=1, routed)           1.014     6.910    module_memoria_calcu/memoria[31][4]_i_2_n_0
    SLICE_X7Y159         LUT5 (Prop_lut5_I1_O)        0.124     7.034 r  module_memoria_calcu/memoria[31][4]_i_1/O
                         net (fo=31, routed)          1.798     8.832    module_memoria_calcu/data_in_i[4]
    SLICE_X10Y169        FDRE                                         r  module_memoria_calcu/memoria_reg[5][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.675    98.137    module_memoria_calcu/CLK_10MHZ
    SLICE_X10Y169        FDRE                                         r  module_memoria_calcu/memoria_reg[5][4]/C
                         clock pessimism             -0.420    97.716    
                         clock uncertainty           -0.211    97.506    
    SLICE_X10Y169        FDRE (Setup_fdre_C_D)       -0.045    97.461    module_memoria_calcu/memoria_reg[5][4]
  -------------------------------------------------------------------
                         required time                         97.461    
                         arrival time                          -8.832    
  -------------------------------------------------------------------
                         slack                                 88.628    

Slack (MET) :             88.634ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[6][4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        10.982ns  (logic 1.403ns (12.776%)  route 9.579ns (87.224%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 98.139 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.155ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.892    -2.155    module_memoria_calcu/CLK_10MHZ
    SLICE_X5Y156         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y156         FDRE (Prop_fdre_C_Q)         0.456    -1.699 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.382     1.683    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X3Y160         MUXF7 (Prop_muxf7_S_O)       0.276     1.959 r  module_memoria_calcu/state_reg[0]_i_4/O
                         net (fo=1, routed)           1.334     3.293    module_memoria_calcu/state_reg[0]_i_4_n_0
    SLICE_X6Y162         LUT6 (Prop_lut6_I3_O)        0.299     3.592 r  module_memoria_calcu/state[0]_i_1/O
                         net (fo=18, routed)          1.623     5.215    module_memoria_calcu/display_i[0]
    SLICE_X7Y157         LUT6 (Prop_lut6_I0_O)        0.124     5.339 f  module_memoria_calcu/memoria[31][4]_i_3/O
                         net (fo=2, routed)           0.433     5.772    module_memoria_calcu/memoria[31][4]_i_3_n_0
    SLICE_X7Y157         LUT6 (Prop_lut6_I0_O)        0.124     5.896 r  module_memoria_calcu/memoria[31][4]_i_2/O
                         net (fo=1, routed)           1.014     6.910    module_memoria_calcu/memoria[31][4]_i_2_n_0
    SLICE_X7Y159         LUT5 (Prop_lut5_I1_O)        0.124     7.034 r  module_memoria_calcu/memoria[31][4]_i_1/O
                         net (fo=31, routed)          1.793     8.827    module_memoria_calcu/data_in_i[4]
    SLICE_X9Y167         FDRE                                         r  module_memoria_calcu/memoria_reg[6][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.677    98.139    module_memoria_calcu/CLK_10MHZ
    SLICE_X9Y167         FDRE                                         r  module_memoria_calcu/memoria_reg[6][4]/C
                         clock pessimism             -0.420    97.718    
                         clock uncertainty           -0.211    97.508    
    SLICE_X9Y167         FDRE (Setup_fdre_C_D)       -0.047    97.461    module_memoria_calcu/memoria_reg[6][4]
  -------------------------------------------------------------------
                         required time                         97.461    
                         arrival time                          -8.827    
  -------------------------------------------------------------------
                         slack                                 88.634    

Slack (MET) :             88.639ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        11.047ns  (logic 1.403ns (12.701%)  route 9.644ns (87.299%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.780ns = ( 98.220 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.155ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.892    -2.155    module_memoria_calcu/CLK_10MHZ
    SLICE_X5Y156         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y156         FDRE (Prop_fdre_C_Q)         0.456    -1.699 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.382     1.683    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X3Y160         MUXF7 (Prop_muxf7_S_O)       0.276     1.959 f  module_memoria_calcu/state_reg[0]_i_4/O
                         net (fo=1, routed)           1.334     3.293    module_memoria_calcu/state_reg[0]_i_4_n_0
    SLICE_X6Y162         LUT6 (Prop_lut6_I3_O)        0.299     3.592 f  module_memoria_calcu/state[0]_i_1/O
                         net (fo=18, routed)          1.623     5.215    module_memoria_calcu/display_i[0]
    SLICE_X7Y157         LUT6 (Prop_lut6_I0_O)        0.124     5.339 r  module_memoria_calcu/memoria[31][4]_i_3/O
                         net (fo=2, routed)           0.748     6.087    module_memoria_calcu/memoria[31][4]_i_3_n_0
    SLICE_X6Y157         LUT6 (Prop_lut6_I5_O)        0.124     6.211 r  module_memoria_calcu/memoria[31][3]_i_3/O
                         net (fo=1, routed)           0.670     6.882    mode_calculadora/module_control/memoria_reg[31][3]_0
    SLICE_X6Y157         LUT6 (Prop_lut6_I3_O)        0.124     7.006 r  mode_calculadora/module_control/memoria[31][3]_i_1/O
                         net (fo=31, routed)          1.886     8.892    module_memoria_calcu/D[1]
    SLICE_X1Y165         FDRE                                         r  module_memoria_calcu/memoria_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.758    98.220    module_memoria_calcu/CLK_10MHZ
    SLICE_X1Y165         FDRE                                         r  module_memoria_calcu/memoria_reg[1][3]/C
                         clock pessimism             -0.420    97.799    
                         clock uncertainty           -0.211    97.589    
    SLICE_X1Y165         FDRE (Setup_fdre_C_D)       -0.058    97.531    module_memoria_calcu/memoria_reg[1][3]
  -------------------------------------------------------------------
                         required time                         97.531    
                         arrival time                          -8.892    
  -------------------------------------------------------------------
                         slack                                 88.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 barrido/barrido/contador_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            barrido/barrido/contador_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.587%)  route 0.160ns (43.413%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.679    -0.433    barrido/barrido/CLK_10MHZ
    SLICE_X6Y156         FDRE                                         r  barrido/barrido/contador_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y156         FDRE (Prop_fdre_C_Q)         0.164    -0.269 r  barrido/barrido/contador_reg[2]/Q
                         net (fo=4, routed)           0.160    -0.108    barrido/barrido/addr_rs2_swep[2]
    SLICE_X6Y156         LUT3 (Prop_lut3_I0_O)        0.045    -0.063 r  barrido/barrido/contador[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.063    barrido/barrido/p_0_in[2]
    SLICE_X6Y156         FDRE                                         r  barrido/barrido/contador_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.956    -0.196    barrido/barrido/CLK_10MHZ
    SLICE_X6Y156         FDRE                                         r  barrido/barrido/contador_reg[2]/C
                         clock pessimism             -0.237    -0.433    
    SLICE_X6Y156         FDRE (Hold_fdre_C_D)         0.121    -0.312    barrido/barrido/contador_reg[2]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/addr_rs1_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/addr_rs1_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.299%)  route 0.176ns (51.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.432ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.680    -0.432    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X2Y156         FDRE                                         r  mode_calculadora/module_control/addr_rs1_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y156         FDRE (Prop_fdre_C_Q)         0.164    -0.268 r  mode_calculadora/module_control/addr_rs1_o_reg[3]/Q
                         net (fo=1, routed)           0.176    -0.092    module_memoria_calcu/addr_rs1_i_reg[4]_7[3]
    SLICE_X3Y158         FDRE                                         r  module_memoria_calcu/addr_rs1_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.956    -0.196    module_memoria_calcu/CLK_10MHZ
    SLICE_X3Y158         FDRE                                         r  module_memoria_calcu/addr_rs1_i_reg[3]/C
                         clock pessimism             -0.221    -0.417    
    SLICE_X3Y158         FDRE (Hold_fdre_C_D)         0.070    -0.347    module_memoria_calcu/addr_rs1_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 seg7_control_calcu/seg7_control/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control_calcu/seg7_control/digit_select_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.650    -0.462    seg7_control_calcu/seg7_control/CLK_10MHZ
    SLICE_X13Y159        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y159        FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  seg7_control_calcu/seg7_control/digit_select_reg[1]/Q
                         net (fo=32, routed)          0.179    -0.141    seg7_control_calcu/seg7_control/digit_select[1]
    SLICE_X13Y159        LUT4 (Prop_lut4_I0_O)        0.042    -0.099 r  seg7_control_calcu/seg7_control/digit_select[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.099    seg7_control_calcu/seg7_control/digit_select[2]_i_1_n_0
    SLICE_X13Y159        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.925    -0.227    seg7_control_calcu/seg7_control/CLK_10MHZ
    SLICE_X13Y159        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[2]/C
                         clock pessimism             -0.235    -0.462    
    SLICE_X13Y159        FDRE (Hold_fdre_C_D)         0.107    -0.355    seg7_control_calcu/seg7_control/digit_select_reg[2]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 barrido/barrido/contador_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            barrido/barrido/contador_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.760%)  route 0.185ns (47.240%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.679    -0.433    barrido/barrido/CLK_10MHZ
    SLICE_X6Y156         FDRE                                         r  barrido/barrido/contador_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y156         FDRE (Prop_fdre_C_Q)         0.164    -0.269 r  barrido/barrido/contador_reg[2]/Q
                         net (fo=4, routed)           0.185    -0.083    barrido/barrido/addr_rs2_swep[2]
    SLICE_X6Y156         LUT5 (Prop_lut5_I1_O)        0.043    -0.040 r  barrido/barrido/contador[4]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.040    barrido/barrido/p_0_in[4]
    SLICE_X6Y156         FDRE                                         r  barrido/barrido/contador_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.956    -0.196    barrido/barrido/CLK_10MHZ
    SLICE_X6Y156         FDRE                                         r  barrido/barrido/contador_reg[4]/C
                         clock pessimism             -0.237    -0.433    
    SLICE_X6Y156         FDRE (Hold_fdre_C_D)         0.131    -0.302    barrido/barrido/contador_reg[4]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 seg7_control_calcu/seg7_control/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control_calcu/seg7_control/digit_select_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.650    -0.462    seg7_control_calcu/seg7_control/CLK_10MHZ
    SLICE_X13Y157        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y157        FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  seg7_control_calcu/seg7_control/digit_select_reg[0]/Q
                         net (fo=39, routed)          0.168    -0.153    seg7_control_calcu/seg7_control/digit_select[0]
    SLICE_X13Y157        LUT2 (Prop_lut2_I1_O)        0.045    -0.108 r  seg7_control_calcu/seg7_control/digit_select[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.108    seg7_control_calcu/seg7_control/digit_select[0]_i_1_n_0
    SLICE_X13Y157        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.925    -0.227    seg7_control_calcu/seg7_control/CLK_10MHZ
    SLICE_X13Y157        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[0]/C
                         clock pessimism             -0.235    -0.462    
    SLICE_X13Y157        FDRE (Hold_fdre_C_D)         0.091    -0.371    seg7_control_calcu/seg7_control/digit_select_reg[0]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 barrido/barrido/contador_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            barrido/barrido/contador_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.000%)  route 0.185ns (47.000%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.679    -0.433    barrido/barrido/CLK_10MHZ
    SLICE_X6Y156         FDRE                                         r  barrido/barrido/contador_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y156         FDRE (Prop_fdre_C_Q)         0.164    -0.269 r  barrido/barrido/contador_reg[2]/Q
                         net (fo=4, routed)           0.185    -0.083    barrido/barrido/addr_rs2_swep[2]
    SLICE_X6Y156         LUT4 (Prop_lut4_I3_O)        0.045    -0.038 r  barrido/barrido/contador[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.038    barrido/barrido/p_0_in[3]
    SLICE_X6Y156         FDRE                                         r  barrido/barrido/contador_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.956    -0.196    barrido/barrido/CLK_10MHZ
    SLICE_X6Y156         FDRE                                         r  barrido/barrido/contador_reg[3]/C
                         clock pessimism             -0.237    -0.433    
    SLICE_X6Y156         FDRE (Hold_fdre_C_D)         0.121    -0.312    barrido/barrido/contador_reg[3]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/contador_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mode_calculadora/module_control/contador_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.679    -0.433    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X2Y158         FDRE                                         r  mode_calculadora/module_control/contador_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y158         FDRE (Prop_fdre_C_Q)         0.164    -0.269 r  mode_calculadora/module_control/contador_reg[2]/Q
                         net (fo=31, routed)          0.197    -0.071    mode_calculadora/module_control/Q[1]
    SLICE_X2Y158         LUT5 (Prop_lut5_I2_O)        0.043    -0.028 r  mode_calculadora/module_control/contador[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.028    mode_calculadora/module_control/contador[3]_i_1_n_0
    SLICE_X2Y158         FDRE                                         r  mode_calculadora/module_control/contador_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.956    -0.196    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X2Y158         FDRE                                         r  mode_calculadora/module_control/contador_reg[3]/C
                         clock pessimism             -0.237    -0.433    
    SLICE_X2Y158         FDRE (Hold_fdre_C_D)         0.131    -0.302    mode_calculadora/module_control/contador_reg[3]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 barrido/barrido/contador_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            barrido/barrido/contador_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.679    -0.433    barrido/barrido/CLK_10MHZ
    SLICE_X6Y156         FDSE                                         r  barrido/barrido/contador_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y156         FDSE (Prop_fdse_C_Q)         0.164    -0.269 r  barrido/barrido/contador_reg[0]/Q
                         net (fo=6, routed)           0.186    -0.082    barrido/barrido/addr_rs2_swep[0]
    SLICE_X6Y156         LUT2 (Prop_lut2_I1_O)        0.045    -0.037 r  barrido/barrido/contador[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.037    barrido/barrido/p_0_in[1]
    SLICE_X6Y156         FDRE                                         r  barrido/barrido/contador_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.956    -0.196    barrido/barrido/CLK_10MHZ
    SLICE_X6Y156         FDRE                                         r  barrido/barrido/contador_reg[1]/C
                         clock pessimism             -0.237    -0.433    
    SLICE_X6Y156         FDRE (Hold_fdre_C_D)         0.121    -0.312    barrido/barrido/contador_reg[1]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.679    -0.433    mode_calculadora/module_control/leds_rgb_control/CLK_10MHZ
    SLICE_X7Y154         FDRE                                         r  mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y154         FDRE (Prop_fdre_C_Q)         0.141    -0.292 r  mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]/Q
                         net (fo=5, routed)           0.179    -0.112    mode_calculadora/module_control/leds_rgb_control/digit_select_reg_n_0_[0]
    SLICE_X7Y154         LUT2 (Prop_lut2_I1_O)        0.045    -0.067 r  mode_calculadora/module_control/leds_rgb_control/digit_select[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.067    mode_calculadora/module_control/leds_rgb_control/digit_select[0]_i_1_n_0
    SLICE_X7Y154         FDRE                                         r  mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.956    -0.196    mode_calculadora/module_control/leds_rgb_control/CLK_10MHZ
    SLICE_X7Y154         FDRE                                         r  mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]/C
                         clock pessimism             -0.237    -0.433    
    SLICE_X7Y154         FDRE (Hold_fdre_C_D)         0.091    -0.342    mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 seg7_control_calcu/seg7_control/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control_calcu/seg7_control/digit_select_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.650    -0.462    seg7_control_calcu/seg7_control/CLK_10MHZ
    SLICE_X13Y159        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y159        FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  seg7_control_calcu/seg7_control/digit_select_reg[1]/Q
                         net (fo=32, routed)          0.179    -0.141    seg7_control_calcu/seg7_control/digit_select[1]
    SLICE_X13Y159        LUT3 (Prop_lut3_I2_O)        0.045    -0.096 r  seg7_control_calcu/seg7_control/digit_select[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.096    seg7_control_calcu/seg7_control/digit_select[1]_i_1_n_0
    SLICE_X13Y159        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.925    -0.227    seg7_control_calcu/seg7_control/CLK_10MHZ
    SLICE_X13Y159        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[1]/C
                         clock pessimism             -0.235    -0.462    
    SLICE_X13Y159        FDRE (Hold_fdre_C_D)         0.091    -0.371    seg7_control_calcu/seg7_control/digit_select_reg[1]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_10MHZ_WCLK_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  generate_clock_10Mhz/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C             n/a            1.000         100.000     99.000     SLICE_X3Y154    FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X5Y154    FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X6Y155    FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X3Y154    FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X6Y155    FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X3Y154    FSM_onehot_state_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X2Y158    mode_calculadora/module_control/contador_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X2Y140    mode_calculadora/module_control/led_error_o_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X3Y154    FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X3Y154    FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X3Y154    FSM_onehot_state_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X6Y169    module_memoria_calcu/memoria_reg[24][10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X6Y169    module_memoria_calcu/memoria_reg[24][11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X2Y153    FSM_onehot_state_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X6Y169    module_memoria_calcu/memoria_reg[24][13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X6Y169    module_memoria_calcu/memoria_reg[24][4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X6Y169    module_memoria_calcu/memoria_reg[24][6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X7Y169    module_memoria_calcu/memoria_reg[30][10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X5Y154    FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X5Y154    FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X6Y155    FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X6Y155    FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X6Y155    FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X6Y155    FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X2Y158    mode_calculadora/module_control/contador_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X2Y158    mode_calculadora/module_control/contador_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X5Y154    mode_calculadora/module_control/led_operacion_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X5Y154    mode_calculadora/module_control/led_operacion_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_WCLK_1
  To Clock:  clkfbout_WCLK_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_WCLK_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  generate_clock_10Mhz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK_1
  To Clock:  CLK_10MHZ_WCLK

Setup :            0  Failing Endpoints,  Worst Slack       88.387ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             88.387ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[20][3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        11.294ns  (logic 1.403ns (12.423%)  route 9.891ns (87.577%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.782ns = ( 98.218 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.155ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.892    -2.155    module_memoria_calcu/CLK_10MHZ
    SLICE_X5Y156         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y156         FDRE (Prop_fdre_C_Q)         0.456    -1.699 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.382     1.683    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X3Y160         MUXF7 (Prop_muxf7_S_O)       0.276     1.959 f  module_memoria_calcu/state_reg[0]_i_4/O
                         net (fo=1, routed)           1.334     3.293    module_memoria_calcu/state_reg[0]_i_4_n_0
    SLICE_X6Y162         LUT6 (Prop_lut6_I3_O)        0.299     3.592 f  module_memoria_calcu/state[0]_i_1/O
                         net (fo=18, routed)          1.623     5.215    module_memoria_calcu/display_i[0]
    SLICE_X7Y157         LUT6 (Prop_lut6_I0_O)        0.124     5.339 r  module_memoria_calcu/memoria[31][4]_i_3/O
                         net (fo=2, routed)           0.748     6.087    module_memoria_calcu/memoria[31][4]_i_3_n_0
    SLICE_X6Y157         LUT6 (Prop_lut6_I5_O)        0.124     6.211 r  module_memoria_calcu/memoria[31][3]_i_3/O
                         net (fo=1, routed)           0.670     6.882    mode_calculadora/module_control/memoria_reg[31][3]_0
    SLICE_X6Y157         LUT6 (Prop_lut6_I3_O)        0.124     7.006 r  mode_calculadora/module_control/memoria[31][3]_i_1/O
                         net (fo=31, routed)          2.133     9.139    module_memoria_calcu/D[1]
    SLICE_X2Y167         FDRE                                         r  module_memoria_calcu/memoria_reg[20][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.756    98.218    module_memoria_calcu/CLK_10MHZ
    SLICE_X2Y167         FDRE                                         r  module_memoria_calcu/memoria_reg[20][3]/C
                         clock pessimism             -0.420    97.797    
                         clock uncertainty           -0.226    97.571    
    SLICE_X2Y167         FDRE (Setup_fdre_C_D)       -0.045    97.526    module_memoria_calcu/memoria_reg[20][3]
  -------------------------------------------------------------------
                         required time                         97.526    
                         arrival time                          -9.139    
  -------------------------------------------------------------------
                         slack                                 88.387    

Slack (MET) :             88.422ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[19][14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        11.247ns  (logic 1.633ns (14.519%)  route 9.614ns (85.481%))
  Logic Levels:           5  (LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.787ns = ( 98.213 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.155ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.892    -2.155    module_memoria_calcu/CLK_10MHZ
    SLICE_X5Y156         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y156         FDRE (Prop_fdre_C_Q)         0.456    -1.699 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.382     1.683    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X3Y160         MUXF7 (Prop_muxf7_S_O)       0.276     1.959 r  module_memoria_calcu/state_reg[0]_i_4/O
                         net (fo=1, routed)           1.334     3.293    module_memoria_calcu/state_reg[0]_i_4_n_0
    SLICE_X6Y162         LUT6 (Prop_lut6_I3_O)        0.299     3.592 r  module_memoria_calcu/state[0]_i_1/O
                         net (fo=18, routed)          1.345     4.937    module_memoria_calcu/display_i[0]
    SLICE_X7Y159         LUT5 (Prop_lut5_I4_O)        0.152     5.089 r  module_memoria_calcu/memoria[31][14]_i_3/O
                         net (fo=2, routed)           0.312     5.401    module_memoria_calcu/memoria[31][14]_i_3_n_0
    SLICE_X7Y160         LUT5 (Prop_lut5_I4_O)        0.326     5.727 r  module_memoria_calcu/memoria[31][14]_i_2/O
                         net (fo=2, routed)           0.412     6.139    mode_calculadora/module_control/memoria_reg[31][14]_2
    SLICE_X7Y160         LUT6 (Prop_lut6_I4_O)        0.124     6.263 r  mode_calculadora/module_control/memoria[31][14]_i_1/O
                         net (fo=31, routed)          2.830     9.093    module_memoria_calcu/D[10]
    SLICE_X4Y171         FDRE                                         r  module_memoria_calcu/memoria_reg[19][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.751    98.213    module_memoria_calcu/CLK_10MHZ
    SLICE_X4Y171         FDRE                                         r  module_memoria_calcu/memoria_reg[19][14]/C
                         clock pessimism             -0.404    97.808    
                         clock uncertainty           -0.226    97.582    
    SLICE_X4Y171         FDRE (Setup_fdre_C_D)       -0.067    97.515    module_memoria_calcu/memoria_reg[19][14]
  -------------------------------------------------------------------
                         required time                         97.515    
                         arrival time                          -9.093    
  -------------------------------------------------------------------
                         slack                                 88.422    

Slack (MET) :             88.451ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[19][3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        11.249ns  (logic 1.403ns (12.472%)  route 9.846ns (87.528%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.781ns = ( 98.219 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.155ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.892    -2.155    module_memoria_calcu/CLK_10MHZ
    SLICE_X5Y156         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y156         FDRE (Prop_fdre_C_Q)         0.456    -1.699 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.382     1.683    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X3Y160         MUXF7 (Prop_muxf7_S_O)       0.276     1.959 f  module_memoria_calcu/state_reg[0]_i_4/O
                         net (fo=1, routed)           1.334     3.293    module_memoria_calcu/state_reg[0]_i_4_n_0
    SLICE_X6Y162         LUT6 (Prop_lut6_I3_O)        0.299     3.592 f  module_memoria_calcu/state[0]_i_1/O
                         net (fo=18, routed)          1.623     5.215    module_memoria_calcu/display_i[0]
    SLICE_X7Y157         LUT6 (Prop_lut6_I0_O)        0.124     5.339 r  module_memoria_calcu/memoria[31][4]_i_3/O
                         net (fo=2, routed)           0.748     6.087    module_memoria_calcu/memoria[31][4]_i_3_n_0
    SLICE_X6Y157         LUT6 (Prop_lut6_I5_O)        0.124     6.211 r  module_memoria_calcu/memoria[31][3]_i_3/O
                         net (fo=1, routed)           0.670     6.882    mode_calculadora/module_control/memoria_reg[31][3]_0
    SLICE_X6Y157         LUT6 (Prop_lut6_I3_O)        0.124     7.006 r  mode_calculadora/module_control/memoria[31][3]_i_1/O
                         net (fo=31, routed)          2.089     9.094    module_memoria_calcu/D[1]
    SLICE_X4Y165         FDRE                                         r  module_memoria_calcu/memoria_reg[19][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.757    98.219    module_memoria_calcu/CLK_10MHZ
    SLICE_X4Y165         FDRE                                         r  module_memoria_calcu/memoria_reg[19][3]/C
                         clock pessimism             -0.404    97.814    
                         clock uncertainty           -0.226    97.588    
    SLICE_X4Y165         FDRE (Setup_fdre_C_D)       -0.043    97.545    module_memoria_calcu/memoria_reg[19][3]
  -------------------------------------------------------------------
                         required time                         97.545    
                         arrival time                          -9.094    
  -------------------------------------------------------------------
                         slack                                 88.451    

Slack (MET) :             88.512ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[18][3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        11.154ns  (logic 1.403ns (12.579%)  route 9.751ns (87.421%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.781ns = ( 98.219 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.155ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.892    -2.155    module_memoria_calcu/CLK_10MHZ
    SLICE_X5Y156         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y156         FDRE (Prop_fdre_C_Q)         0.456    -1.699 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.382     1.683    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X3Y160         MUXF7 (Prop_muxf7_S_O)       0.276     1.959 f  module_memoria_calcu/state_reg[0]_i_4/O
                         net (fo=1, routed)           1.334     3.293    module_memoria_calcu/state_reg[0]_i_4_n_0
    SLICE_X6Y162         LUT6 (Prop_lut6_I3_O)        0.299     3.592 f  module_memoria_calcu/state[0]_i_1/O
                         net (fo=18, routed)          1.623     5.215    module_memoria_calcu/display_i[0]
    SLICE_X7Y157         LUT6 (Prop_lut6_I0_O)        0.124     5.339 r  module_memoria_calcu/memoria[31][4]_i_3/O
                         net (fo=2, routed)           0.748     6.087    module_memoria_calcu/memoria[31][4]_i_3_n_0
    SLICE_X6Y157         LUT6 (Prop_lut6_I5_O)        0.124     6.211 r  module_memoria_calcu/memoria[31][3]_i_3/O
                         net (fo=1, routed)           0.670     6.882    mode_calculadora/module_control/memoria_reg[31][3]_0
    SLICE_X6Y157         LUT6 (Prop_lut6_I3_O)        0.124     7.006 r  mode_calculadora/module_control/memoria[31][3]_i_1/O
                         net (fo=31, routed)          1.994     8.999    module_memoria_calcu/D[1]
    SLICE_X3Y166         FDRE                                         r  module_memoria_calcu/memoria_reg[18][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.757    98.219    module_memoria_calcu/CLK_10MHZ
    SLICE_X3Y166         FDRE                                         r  module_memoria_calcu/memoria_reg[18][3]/C
                         clock pessimism             -0.420    97.798    
                         clock uncertainty           -0.226    97.572    
    SLICE_X3Y166         FDRE (Setup_fdre_C_D)       -0.061    97.511    module_memoria_calcu/memoria_reg[18][3]
  -------------------------------------------------------------------
                         required time                         97.511    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                 88.512    

Slack (MET) :             88.549ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[28][4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        11.051ns  (logic 1.403ns (12.695%)  route 9.648ns (87.305%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 98.136 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.155ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.892    -2.155    module_memoria_calcu/CLK_10MHZ
    SLICE_X5Y156         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y156         FDRE (Prop_fdre_C_Q)         0.456    -1.699 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.382     1.683    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X3Y160         MUXF7 (Prop_muxf7_S_O)       0.276     1.959 r  module_memoria_calcu/state_reg[0]_i_4/O
                         net (fo=1, routed)           1.334     3.293    module_memoria_calcu/state_reg[0]_i_4_n_0
    SLICE_X6Y162         LUT6 (Prop_lut6_I3_O)        0.299     3.592 r  module_memoria_calcu/state[0]_i_1/O
                         net (fo=18, routed)          1.623     5.215    module_memoria_calcu/display_i[0]
    SLICE_X7Y157         LUT6 (Prop_lut6_I0_O)        0.124     5.339 f  module_memoria_calcu/memoria[31][4]_i_3/O
                         net (fo=2, routed)           0.433     5.772    module_memoria_calcu/memoria[31][4]_i_3_n_0
    SLICE_X7Y157         LUT6 (Prop_lut6_I0_O)        0.124     5.896 r  module_memoria_calcu/memoria[31][4]_i_2/O
                         net (fo=1, routed)           1.014     6.910    module_memoria_calcu/memoria[31][4]_i_2_n_0
    SLICE_X7Y159         LUT5 (Prop_lut5_I1_O)        0.124     7.034 r  module_memoria_calcu/memoria[31][4]_i_1/O
                         net (fo=31, routed)          1.863     8.897    module_memoria_calcu/data_in_i[4]
    SLICE_X9Y169         FDRE                                         r  module_memoria_calcu/memoria_reg[28][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.674    98.136    module_memoria_calcu/CLK_10MHZ
    SLICE_X9Y169         FDRE                                         r  module_memoria_calcu/memoria_reg[28][4]/C
                         clock pessimism             -0.420    97.715    
                         clock uncertainty           -0.226    97.489    
    SLICE_X9Y169         FDRE (Setup_fdre_C_D)       -0.043    97.446    module_memoria_calcu/memoria_reg[28][4]
  -------------------------------------------------------------------
                         required time                         97.446    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                 88.549    

Slack (MET) :             88.575ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[7][4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        10.988ns  (logic 1.403ns (12.768%)  route 9.585ns (87.232%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 98.137 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.155ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.892    -2.155    module_memoria_calcu/CLK_10MHZ
    SLICE_X5Y156         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y156         FDRE (Prop_fdre_C_Q)         0.456    -1.699 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.382     1.683    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X3Y160         MUXF7 (Prop_muxf7_S_O)       0.276     1.959 r  module_memoria_calcu/state_reg[0]_i_4/O
                         net (fo=1, routed)           1.334     3.293    module_memoria_calcu/state_reg[0]_i_4_n_0
    SLICE_X6Y162         LUT6 (Prop_lut6_I3_O)        0.299     3.592 r  module_memoria_calcu/state[0]_i_1/O
                         net (fo=18, routed)          1.623     5.215    module_memoria_calcu/display_i[0]
    SLICE_X7Y157         LUT6 (Prop_lut6_I0_O)        0.124     5.339 f  module_memoria_calcu/memoria[31][4]_i_3/O
                         net (fo=2, routed)           0.433     5.772    module_memoria_calcu/memoria[31][4]_i_3_n_0
    SLICE_X7Y157         LUT6 (Prop_lut6_I0_O)        0.124     5.896 r  module_memoria_calcu/memoria[31][4]_i_2/O
                         net (fo=1, routed)           1.014     6.910    module_memoria_calcu/memoria[31][4]_i_2_n_0
    SLICE_X7Y159         LUT5 (Prop_lut5_I1_O)        0.124     7.034 r  module_memoria_calcu/memoria[31][4]_i_1/O
                         net (fo=31, routed)          1.800     8.834    module_memoria_calcu/data_in_i[4]
    SLICE_X9Y168         FDRE                                         r  module_memoria_calcu/memoria_reg[7][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.675    98.137    module_memoria_calcu/CLK_10MHZ
    SLICE_X9Y168         FDRE                                         r  module_memoria_calcu/memoria_reg[7][4]/C
                         clock pessimism             -0.420    97.716    
                         clock uncertainty           -0.226    97.490    
    SLICE_X9Y168         FDRE (Setup_fdre_C_D)       -0.081    97.409    module_memoria_calcu/memoria_reg[7][4]
  -------------------------------------------------------------------
                         required time                         97.409    
                         arrival time                          -8.834    
  -------------------------------------------------------------------
                         slack                                 88.575    

Slack (MET) :             88.608ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[21][14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        11.085ns  (logic 1.633ns (14.732%)  route 9.452ns (85.268%))
  Logic Levels:           5  (LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.786ns = ( 98.214 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.155ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.892    -2.155    module_memoria_calcu/CLK_10MHZ
    SLICE_X5Y156         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y156         FDRE (Prop_fdre_C_Q)         0.456    -1.699 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.382     1.683    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X3Y160         MUXF7 (Prop_muxf7_S_O)       0.276     1.959 r  module_memoria_calcu/state_reg[0]_i_4/O
                         net (fo=1, routed)           1.334     3.293    module_memoria_calcu/state_reg[0]_i_4_n_0
    SLICE_X6Y162         LUT6 (Prop_lut6_I3_O)        0.299     3.592 r  module_memoria_calcu/state[0]_i_1/O
                         net (fo=18, routed)          1.345     4.937    module_memoria_calcu/display_i[0]
    SLICE_X7Y159         LUT5 (Prop_lut5_I4_O)        0.152     5.089 r  module_memoria_calcu/memoria[31][14]_i_3/O
                         net (fo=2, routed)           0.312     5.401    module_memoria_calcu/memoria[31][14]_i_3_n_0
    SLICE_X7Y160         LUT5 (Prop_lut5_I4_O)        0.326     5.727 r  module_memoria_calcu/memoria[31][14]_i_2/O
                         net (fo=2, routed)           0.412     6.139    mode_calculadora/module_control/memoria_reg[31][14]_2
    SLICE_X7Y160         LUT6 (Prop_lut6_I4_O)        0.124     6.263 r  mode_calculadora/module_control/memoria[31][14]_i_1/O
                         net (fo=31, routed)          2.667     8.930    module_memoria_calcu/D[10]
    SLICE_X6Y170         FDRE                                         r  module_memoria_calcu/memoria_reg[21][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.752    98.214    module_memoria_calcu/CLK_10MHZ
    SLICE_X6Y170         FDRE                                         r  module_memoria_calcu/memoria_reg[21][14]/C
                         clock pessimism             -0.404    97.809    
                         clock uncertainty           -0.226    97.583    
    SLICE_X6Y170         FDRE (Setup_fdre_C_D)       -0.045    97.538    module_memoria_calcu/memoria_reg[21][14]
  -------------------------------------------------------------------
                         required time                         97.538    
                         arrival time                          -8.930    
  -------------------------------------------------------------------
                         slack                                 88.608    

Slack (MET) :             88.613ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[5][4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        10.987ns  (logic 1.403ns (12.770%)  route 9.584ns (87.230%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 98.137 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.155ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.892    -2.155    module_memoria_calcu/CLK_10MHZ
    SLICE_X5Y156         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y156         FDRE (Prop_fdre_C_Q)         0.456    -1.699 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.382     1.683    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X3Y160         MUXF7 (Prop_muxf7_S_O)       0.276     1.959 r  module_memoria_calcu/state_reg[0]_i_4/O
                         net (fo=1, routed)           1.334     3.293    module_memoria_calcu/state_reg[0]_i_4_n_0
    SLICE_X6Y162         LUT6 (Prop_lut6_I3_O)        0.299     3.592 r  module_memoria_calcu/state[0]_i_1/O
                         net (fo=18, routed)          1.623     5.215    module_memoria_calcu/display_i[0]
    SLICE_X7Y157         LUT6 (Prop_lut6_I0_O)        0.124     5.339 f  module_memoria_calcu/memoria[31][4]_i_3/O
                         net (fo=2, routed)           0.433     5.772    module_memoria_calcu/memoria[31][4]_i_3_n_0
    SLICE_X7Y157         LUT6 (Prop_lut6_I0_O)        0.124     5.896 r  module_memoria_calcu/memoria[31][4]_i_2/O
                         net (fo=1, routed)           1.014     6.910    module_memoria_calcu/memoria[31][4]_i_2_n_0
    SLICE_X7Y159         LUT5 (Prop_lut5_I1_O)        0.124     7.034 r  module_memoria_calcu/memoria[31][4]_i_1/O
                         net (fo=31, routed)          1.798     8.832    module_memoria_calcu/data_in_i[4]
    SLICE_X10Y169        FDRE                                         r  module_memoria_calcu/memoria_reg[5][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.675    98.137    module_memoria_calcu/CLK_10MHZ
    SLICE_X10Y169        FDRE                                         r  module_memoria_calcu/memoria_reg[5][4]/C
                         clock pessimism             -0.420    97.716    
                         clock uncertainty           -0.226    97.490    
    SLICE_X10Y169        FDRE (Setup_fdre_C_D)       -0.045    97.445    module_memoria_calcu/memoria_reg[5][4]
  -------------------------------------------------------------------
                         required time                         97.445    
                         arrival time                          -8.832    
  -------------------------------------------------------------------
                         slack                                 88.613    

Slack (MET) :             88.618ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[6][4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        10.982ns  (logic 1.403ns (12.776%)  route 9.579ns (87.224%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 98.139 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.155ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.892    -2.155    module_memoria_calcu/CLK_10MHZ
    SLICE_X5Y156         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y156         FDRE (Prop_fdre_C_Q)         0.456    -1.699 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.382     1.683    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X3Y160         MUXF7 (Prop_muxf7_S_O)       0.276     1.959 r  module_memoria_calcu/state_reg[0]_i_4/O
                         net (fo=1, routed)           1.334     3.293    module_memoria_calcu/state_reg[0]_i_4_n_0
    SLICE_X6Y162         LUT6 (Prop_lut6_I3_O)        0.299     3.592 r  module_memoria_calcu/state[0]_i_1/O
                         net (fo=18, routed)          1.623     5.215    module_memoria_calcu/display_i[0]
    SLICE_X7Y157         LUT6 (Prop_lut6_I0_O)        0.124     5.339 f  module_memoria_calcu/memoria[31][4]_i_3/O
                         net (fo=2, routed)           0.433     5.772    module_memoria_calcu/memoria[31][4]_i_3_n_0
    SLICE_X7Y157         LUT6 (Prop_lut6_I0_O)        0.124     5.896 r  module_memoria_calcu/memoria[31][4]_i_2/O
                         net (fo=1, routed)           1.014     6.910    module_memoria_calcu/memoria[31][4]_i_2_n_0
    SLICE_X7Y159         LUT5 (Prop_lut5_I1_O)        0.124     7.034 r  module_memoria_calcu/memoria[31][4]_i_1/O
                         net (fo=31, routed)          1.793     8.827    module_memoria_calcu/data_in_i[4]
    SLICE_X9Y167         FDRE                                         r  module_memoria_calcu/memoria_reg[6][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.677    98.139    module_memoria_calcu/CLK_10MHZ
    SLICE_X9Y167         FDRE                                         r  module_memoria_calcu/memoria_reg[6][4]/C
                         clock pessimism             -0.420    97.718    
                         clock uncertainty           -0.226    97.492    
    SLICE_X9Y167         FDRE (Setup_fdre_C_D)       -0.047    97.445    module_memoria_calcu/memoria_reg[6][4]
  -------------------------------------------------------------------
                         required time                         97.445    
                         arrival time                          -8.827    
  -------------------------------------------------------------------
                         slack                                 88.618    

Slack (MET) :             88.623ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        11.047ns  (logic 1.403ns (12.701%)  route 9.644ns (87.299%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.780ns = ( 98.220 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.155ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.892    -2.155    module_memoria_calcu/CLK_10MHZ
    SLICE_X5Y156         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y156         FDRE (Prop_fdre_C_Q)         0.456    -1.699 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.382     1.683    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X3Y160         MUXF7 (Prop_muxf7_S_O)       0.276     1.959 f  module_memoria_calcu/state_reg[0]_i_4/O
                         net (fo=1, routed)           1.334     3.293    module_memoria_calcu/state_reg[0]_i_4_n_0
    SLICE_X6Y162         LUT6 (Prop_lut6_I3_O)        0.299     3.592 f  module_memoria_calcu/state[0]_i_1/O
                         net (fo=18, routed)          1.623     5.215    module_memoria_calcu/display_i[0]
    SLICE_X7Y157         LUT6 (Prop_lut6_I0_O)        0.124     5.339 r  module_memoria_calcu/memoria[31][4]_i_3/O
                         net (fo=2, routed)           0.748     6.087    module_memoria_calcu/memoria[31][4]_i_3_n_0
    SLICE_X6Y157         LUT6 (Prop_lut6_I5_O)        0.124     6.211 r  module_memoria_calcu/memoria[31][3]_i_3/O
                         net (fo=1, routed)           0.670     6.882    mode_calculadora/module_control/memoria_reg[31][3]_0
    SLICE_X6Y157         LUT6 (Prop_lut6_I3_O)        0.124     7.006 r  mode_calculadora/module_control/memoria[31][3]_i_1/O
                         net (fo=31, routed)          1.886     8.892    module_memoria_calcu/D[1]
    SLICE_X1Y165         FDRE                                         r  module_memoria_calcu/memoria_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.758    98.220    module_memoria_calcu/CLK_10MHZ
    SLICE_X1Y165         FDRE                                         r  module_memoria_calcu/memoria_reg[1][3]/C
                         clock pessimism             -0.420    97.799    
                         clock uncertainty           -0.226    97.573    
    SLICE_X1Y165         FDRE (Setup_fdre_C_D)       -0.058    97.515    module_memoria_calcu/memoria_reg[1][3]
  -------------------------------------------------------------------
                         required time                         97.515    
                         arrival time                          -8.892    
  -------------------------------------------------------------------
                         slack                                 88.623    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 barrido/barrido/contador_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            barrido/barrido/contador_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.587%)  route 0.160ns (43.413%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.679    -0.433    barrido/barrido/CLK_10MHZ
    SLICE_X6Y156         FDRE                                         r  barrido/barrido/contador_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y156         FDRE (Prop_fdre_C_Q)         0.164    -0.269 r  barrido/barrido/contador_reg[2]/Q
                         net (fo=4, routed)           0.160    -0.108    barrido/barrido/addr_rs2_swep[2]
    SLICE_X6Y156         LUT3 (Prop_lut3_I0_O)        0.045    -0.063 r  barrido/barrido/contador[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.063    barrido/barrido/p_0_in[2]
    SLICE_X6Y156         FDRE                                         r  barrido/barrido/contador_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.956    -0.196    barrido/barrido/CLK_10MHZ
    SLICE_X6Y156         FDRE                                         r  barrido/barrido/contador_reg[2]/C
                         clock pessimism             -0.237    -0.433    
                         clock uncertainty            0.226    -0.207    
    SLICE_X6Y156         FDRE (Hold_fdre_C_D)         0.121    -0.086    barrido/barrido/contador_reg[2]
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/addr_rs1_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/addr_rs1_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.299%)  route 0.176ns (51.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.432ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.680    -0.432    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X2Y156         FDRE                                         r  mode_calculadora/module_control/addr_rs1_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y156         FDRE (Prop_fdre_C_Q)         0.164    -0.268 r  mode_calculadora/module_control/addr_rs1_o_reg[3]/Q
                         net (fo=1, routed)           0.176    -0.092    module_memoria_calcu/addr_rs1_i_reg[4]_7[3]
    SLICE_X3Y158         FDRE                                         r  module_memoria_calcu/addr_rs1_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.956    -0.196    module_memoria_calcu/CLK_10MHZ
    SLICE_X3Y158         FDRE                                         r  module_memoria_calcu/addr_rs1_i_reg[3]/C
                         clock pessimism             -0.221    -0.417    
                         clock uncertainty            0.226    -0.191    
    SLICE_X3Y158         FDRE (Hold_fdre_C_D)         0.070    -0.121    module_memoria_calcu/addr_rs1_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 seg7_control_calcu/seg7_control/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control_calcu/seg7_control/digit_select_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.650    -0.462    seg7_control_calcu/seg7_control/CLK_10MHZ
    SLICE_X13Y159        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y159        FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  seg7_control_calcu/seg7_control/digit_select_reg[1]/Q
                         net (fo=32, routed)          0.179    -0.141    seg7_control_calcu/seg7_control/digit_select[1]
    SLICE_X13Y159        LUT4 (Prop_lut4_I0_O)        0.042    -0.099 r  seg7_control_calcu/seg7_control/digit_select[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.099    seg7_control_calcu/seg7_control/digit_select[2]_i_1_n_0
    SLICE_X13Y159        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.925    -0.227    seg7_control_calcu/seg7_control/CLK_10MHZ
    SLICE_X13Y159        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[2]/C
                         clock pessimism             -0.235    -0.462    
                         clock uncertainty            0.226    -0.236    
    SLICE_X13Y159        FDRE (Hold_fdre_C_D)         0.107    -0.129    seg7_control_calcu/seg7_control/digit_select_reg[2]
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 barrido/barrido/contador_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            barrido/barrido/contador_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.760%)  route 0.185ns (47.240%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.679    -0.433    barrido/barrido/CLK_10MHZ
    SLICE_X6Y156         FDRE                                         r  barrido/barrido/contador_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y156         FDRE (Prop_fdre_C_Q)         0.164    -0.269 r  barrido/barrido/contador_reg[2]/Q
                         net (fo=4, routed)           0.185    -0.083    barrido/barrido/addr_rs2_swep[2]
    SLICE_X6Y156         LUT5 (Prop_lut5_I1_O)        0.043    -0.040 r  barrido/barrido/contador[4]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.040    barrido/barrido/p_0_in[4]
    SLICE_X6Y156         FDRE                                         r  barrido/barrido/contador_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.956    -0.196    barrido/barrido/CLK_10MHZ
    SLICE_X6Y156         FDRE                                         r  barrido/barrido/contador_reg[4]/C
                         clock pessimism             -0.237    -0.433    
                         clock uncertainty            0.226    -0.207    
    SLICE_X6Y156         FDRE (Hold_fdre_C_D)         0.131    -0.076    barrido/barrido/contador_reg[4]
  -------------------------------------------------------------------
                         required time                          0.076    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 seg7_control_calcu/seg7_control/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control_calcu/seg7_control/digit_select_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.650    -0.462    seg7_control_calcu/seg7_control/CLK_10MHZ
    SLICE_X13Y157        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y157        FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  seg7_control_calcu/seg7_control/digit_select_reg[0]/Q
                         net (fo=39, routed)          0.168    -0.153    seg7_control_calcu/seg7_control/digit_select[0]
    SLICE_X13Y157        LUT2 (Prop_lut2_I1_O)        0.045    -0.108 r  seg7_control_calcu/seg7_control/digit_select[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.108    seg7_control_calcu/seg7_control/digit_select[0]_i_1_n_0
    SLICE_X13Y157        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.925    -0.227    seg7_control_calcu/seg7_control/CLK_10MHZ
    SLICE_X13Y157        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[0]/C
                         clock pessimism             -0.235    -0.462    
                         clock uncertainty            0.226    -0.236    
    SLICE_X13Y157        FDRE (Hold_fdre_C_D)         0.091    -0.145    seg7_control_calcu/seg7_control/digit_select_reg[0]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 barrido/barrido/contador_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            barrido/barrido/contador_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.000%)  route 0.185ns (47.000%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.679    -0.433    barrido/barrido/CLK_10MHZ
    SLICE_X6Y156         FDRE                                         r  barrido/barrido/contador_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y156         FDRE (Prop_fdre_C_Q)         0.164    -0.269 r  barrido/barrido/contador_reg[2]/Q
                         net (fo=4, routed)           0.185    -0.083    barrido/barrido/addr_rs2_swep[2]
    SLICE_X6Y156         LUT4 (Prop_lut4_I3_O)        0.045    -0.038 r  barrido/barrido/contador[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.038    barrido/barrido/p_0_in[3]
    SLICE_X6Y156         FDRE                                         r  barrido/barrido/contador_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.956    -0.196    barrido/barrido/CLK_10MHZ
    SLICE_X6Y156         FDRE                                         r  barrido/barrido/contador_reg[3]/C
                         clock pessimism             -0.237    -0.433    
                         clock uncertainty            0.226    -0.207    
    SLICE_X6Y156         FDRE (Hold_fdre_C_D)         0.121    -0.086    barrido/barrido/contador_reg[3]
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/contador_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mode_calculadora/module_control/contador_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.679    -0.433    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X2Y158         FDRE                                         r  mode_calculadora/module_control/contador_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y158         FDRE (Prop_fdre_C_Q)         0.164    -0.269 r  mode_calculadora/module_control/contador_reg[2]/Q
                         net (fo=31, routed)          0.197    -0.071    mode_calculadora/module_control/Q[1]
    SLICE_X2Y158         LUT5 (Prop_lut5_I2_O)        0.043    -0.028 r  mode_calculadora/module_control/contador[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.028    mode_calculadora/module_control/contador[3]_i_1_n_0
    SLICE_X2Y158         FDRE                                         r  mode_calculadora/module_control/contador_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.956    -0.196    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X2Y158         FDRE                                         r  mode_calculadora/module_control/contador_reg[3]/C
                         clock pessimism             -0.237    -0.433    
                         clock uncertainty            0.226    -0.207    
    SLICE_X2Y158         FDRE (Hold_fdre_C_D)         0.131    -0.076    mode_calculadora/module_control/contador_reg[3]
  -------------------------------------------------------------------
                         required time                          0.076    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 barrido/barrido/contador_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            barrido/barrido/contador_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.679    -0.433    barrido/barrido/CLK_10MHZ
    SLICE_X6Y156         FDSE                                         r  barrido/barrido/contador_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y156         FDSE (Prop_fdse_C_Q)         0.164    -0.269 r  barrido/barrido/contador_reg[0]/Q
                         net (fo=6, routed)           0.186    -0.082    barrido/barrido/addr_rs2_swep[0]
    SLICE_X6Y156         LUT2 (Prop_lut2_I1_O)        0.045    -0.037 r  barrido/barrido/contador[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.037    barrido/barrido/p_0_in[1]
    SLICE_X6Y156         FDRE                                         r  barrido/barrido/contador_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.956    -0.196    barrido/barrido/CLK_10MHZ
    SLICE_X6Y156         FDRE                                         r  barrido/barrido/contador_reg[1]/C
                         clock pessimism             -0.237    -0.433    
                         clock uncertainty            0.226    -0.207    
    SLICE_X6Y156         FDRE (Hold_fdre_C_D)         0.121    -0.086    barrido/barrido/contador_reg[1]
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.679    -0.433    mode_calculadora/module_control/leds_rgb_control/CLK_10MHZ
    SLICE_X7Y154         FDRE                                         r  mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y154         FDRE (Prop_fdre_C_Q)         0.141    -0.292 r  mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]/Q
                         net (fo=5, routed)           0.179    -0.112    mode_calculadora/module_control/leds_rgb_control/digit_select_reg_n_0_[0]
    SLICE_X7Y154         LUT2 (Prop_lut2_I1_O)        0.045    -0.067 r  mode_calculadora/module_control/leds_rgb_control/digit_select[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.067    mode_calculadora/module_control/leds_rgb_control/digit_select[0]_i_1_n_0
    SLICE_X7Y154         FDRE                                         r  mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.956    -0.196    mode_calculadora/module_control/leds_rgb_control/CLK_10MHZ
    SLICE_X7Y154         FDRE                                         r  mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]/C
                         clock pessimism             -0.237    -0.433    
                         clock uncertainty            0.226    -0.207    
    SLICE_X7Y154         FDRE (Hold_fdre_C_D)         0.091    -0.116    mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 seg7_control_calcu/seg7_control/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control_calcu/seg7_control/digit_select_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.650    -0.462    seg7_control_calcu/seg7_control/CLK_10MHZ
    SLICE_X13Y159        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y159        FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  seg7_control_calcu/seg7_control/digit_select_reg[1]/Q
                         net (fo=32, routed)          0.179    -0.141    seg7_control_calcu/seg7_control/digit_select[1]
    SLICE_X13Y159        LUT3 (Prop_lut3_I2_O)        0.045    -0.096 r  seg7_control_calcu/seg7_control/digit_select[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.096    seg7_control_calcu/seg7_control/digit_select[1]_i_1_n_0
    SLICE_X13Y159        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.925    -0.227    seg7_control_calcu/seg7_control/CLK_10MHZ
    SLICE_X13Y159        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[1]/C
                         clock pessimism             -0.235    -0.462    
                         clock uncertainty            0.226    -0.236    
    SLICE_X13Y159        FDRE (Hold_fdre_C_D)         0.091    -0.145    seg7_control_calcu/seg7_control/digit_select_reg[1]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.048    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK
  To Clock:  CLK_10MHZ_WCLK_1

Setup :            0  Failing Endpoints,  Worst Slack       88.387ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             88.387ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[20][3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        11.294ns  (logic 1.403ns (12.423%)  route 9.891ns (87.577%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.782ns = ( 98.218 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.155ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.892    -2.155    module_memoria_calcu/CLK_10MHZ
    SLICE_X5Y156         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y156         FDRE (Prop_fdre_C_Q)         0.456    -1.699 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.382     1.683    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X3Y160         MUXF7 (Prop_muxf7_S_O)       0.276     1.959 f  module_memoria_calcu/state_reg[0]_i_4/O
                         net (fo=1, routed)           1.334     3.293    module_memoria_calcu/state_reg[0]_i_4_n_0
    SLICE_X6Y162         LUT6 (Prop_lut6_I3_O)        0.299     3.592 f  module_memoria_calcu/state[0]_i_1/O
                         net (fo=18, routed)          1.623     5.215    module_memoria_calcu/display_i[0]
    SLICE_X7Y157         LUT6 (Prop_lut6_I0_O)        0.124     5.339 r  module_memoria_calcu/memoria[31][4]_i_3/O
                         net (fo=2, routed)           0.748     6.087    module_memoria_calcu/memoria[31][4]_i_3_n_0
    SLICE_X6Y157         LUT6 (Prop_lut6_I5_O)        0.124     6.211 r  module_memoria_calcu/memoria[31][3]_i_3/O
                         net (fo=1, routed)           0.670     6.882    mode_calculadora/module_control/memoria_reg[31][3]_0
    SLICE_X6Y157         LUT6 (Prop_lut6_I3_O)        0.124     7.006 r  mode_calculadora/module_control/memoria[31][3]_i_1/O
                         net (fo=31, routed)          2.133     9.139    module_memoria_calcu/D[1]
    SLICE_X2Y167         FDRE                                         r  module_memoria_calcu/memoria_reg[20][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.756    98.218    module_memoria_calcu/CLK_10MHZ
    SLICE_X2Y167         FDRE                                         r  module_memoria_calcu/memoria_reg[20][3]/C
                         clock pessimism             -0.420    97.797    
                         clock uncertainty           -0.226    97.571    
    SLICE_X2Y167         FDRE (Setup_fdre_C_D)       -0.045    97.526    module_memoria_calcu/memoria_reg[20][3]
  -------------------------------------------------------------------
                         required time                         97.526    
                         arrival time                          -9.139    
  -------------------------------------------------------------------
                         slack                                 88.387    

Slack (MET) :             88.422ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[19][14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        11.247ns  (logic 1.633ns (14.519%)  route 9.614ns (85.481%))
  Logic Levels:           5  (LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.787ns = ( 98.213 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.155ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.892    -2.155    module_memoria_calcu/CLK_10MHZ
    SLICE_X5Y156         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y156         FDRE (Prop_fdre_C_Q)         0.456    -1.699 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.382     1.683    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X3Y160         MUXF7 (Prop_muxf7_S_O)       0.276     1.959 r  module_memoria_calcu/state_reg[0]_i_4/O
                         net (fo=1, routed)           1.334     3.293    module_memoria_calcu/state_reg[0]_i_4_n_0
    SLICE_X6Y162         LUT6 (Prop_lut6_I3_O)        0.299     3.592 r  module_memoria_calcu/state[0]_i_1/O
                         net (fo=18, routed)          1.345     4.937    module_memoria_calcu/display_i[0]
    SLICE_X7Y159         LUT5 (Prop_lut5_I4_O)        0.152     5.089 r  module_memoria_calcu/memoria[31][14]_i_3/O
                         net (fo=2, routed)           0.312     5.401    module_memoria_calcu/memoria[31][14]_i_3_n_0
    SLICE_X7Y160         LUT5 (Prop_lut5_I4_O)        0.326     5.727 r  module_memoria_calcu/memoria[31][14]_i_2/O
                         net (fo=2, routed)           0.412     6.139    mode_calculadora/module_control/memoria_reg[31][14]_2
    SLICE_X7Y160         LUT6 (Prop_lut6_I4_O)        0.124     6.263 r  mode_calculadora/module_control/memoria[31][14]_i_1/O
                         net (fo=31, routed)          2.830     9.093    module_memoria_calcu/D[10]
    SLICE_X4Y171         FDRE                                         r  module_memoria_calcu/memoria_reg[19][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.751    98.213    module_memoria_calcu/CLK_10MHZ
    SLICE_X4Y171         FDRE                                         r  module_memoria_calcu/memoria_reg[19][14]/C
                         clock pessimism             -0.404    97.808    
                         clock uncertainty           -0.226    97.582    
    SLICE_X4Y171         FDRE (Setup_fdre_C_D)       -0.067    97.515    module_memoria_calcu/memoria_reg[19][14]
  -------------------------------------------------------------------
                         required time                         97.515    
                         arrival time                          -9.093    
  -------------------------------------------------------------------
                         slack                                 88.422    

Slack (MET) :             88.451ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[19][3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        11.249ns  (logic 1.403ns (12.472%)  route 9.846ns (87.528%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.781ns = ( 98.219 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.155ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.892    -2.155    module_memoria_calcu/CLK_10MHZ
    SLICE_X5Y156         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y156         FDRE (Prop_fdre_C_Q)         0.456    -1.699 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.382     1.683    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X3Y160         MUXF7 (Prop_muxf7_S_O)       0.276     1.959 f  module_memoria_calcu/state_reg[0]_i_4/O
                         net (fo=1, routed)           1.334     3.293    module_memoria_calcu/state_reg[0]_i_4_n_0
    SLICE_X6Y162         LUT6 (Prop_lut6_I3_O)        0.299     3.592 f  module_memoria_calcu/state[0]_i_1/O
                         net (fo=18, routed)          1.623     5.215    module_memoria_calcu/display_i[0]
    SLICE_X7Y157         LUT6 (Prop_lut6_I0_O)        0.124     5.339 r  module_memoria_calcu/memoria[31][4]_i_3/O
                         net (fo=2, routed)           0.748     6.087    module_memoria_calcu/memoria[31][4]_i_3_n_0
    SLICE_X6Y157         LUT6 (Prop_lut6_I5_O)        0.124     6.211 r  module_memoria_calcu/memoria[31][3]_i_3/O
                         net (fo=1, routed)           0.670     6.882    mode_calculadora/module_control/memoria_reg[31][3]_0
    SLICE_X6Y157         LUT6 (Prop_lut6_I3_O)        0.124     7.006 r  mode_calculadora/module_control/memoria[31][3]_i_1/O
                         net (fo=31, routed)          2.089     9.094    module_memoria_calcu/D[1]
    SLICE_X4Y165         FDRE                                         r  module_memoria_calcu/memoria_reg[19][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.757    98.219    module_memoria_calcu/CLK_10MHZ
    SLICE_X4Y165         FDRE                                         r  module_memoria_calcu/memoria_reg[19][3]/C
                         clock pessimism             -0.404    97.814    
                         clock uncertainty           -0.226    97.588    
    SLICE_X4Y165         FDRE (Setup_fdre_C_D)       -0.043    97.545    module_memoria_calcu/memoria_reg[19][3]
  -------------------------------------------------------------------
                         required time                         97.545    
                         arrival time                          -9.094    
  -------------------------------------------------------------------
                         slack                                 88.451    

Slack (MET) :             88.512ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[18][3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        11.154ns  (logic 1.403ns (12.579%)  route 9.751ns (87.421%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.781ns = ( 98.219 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.155ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.892    -2.155    module_memoria_calcu/CLK_10MHZ
    SLICE_X5Y156         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y156         FDRE (Prop_fdre_C_Q)         0.456    -1.699 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.382     1.683    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X3Y160         MUXF7 (Prop_muxf7_S_O)       0.276     1.959 f  module_memoria_calcu/state_reg[0]_i_4/O
                         net (fo=1, routed)           1.334     3.293    module_memoria_calcu/state_reg[0]_i_4_n_0
    SLICE_X6Y162         LUT6 (Prop_lut6_I3_O)        0.299     3.592 f  module_memoria_calcu/state[0]_i_1/O
                         net (fo=18, routed)          1.623     5.215    module_memoria_calcu/display_i[0]
    SLICE_X7Y157         LUT6 (Prop_lut6_I0_O)        0.124     5.339 r  module_memoria_calcu/memoria[31][4]_i_3/O
                         net (fo=2, routed)           0.748     6.087    module_memoria_calcu/memoria[31][4]_i_3_n_0
    SLICE_X6Y157         LUT6 (Prop_lut6_I5_O)        0.124     6.211 r  module_memoria_calcu/memoria[31][3]_i_3/O
                         net (fo=1, routed)           0.670     6.882    mode_calculadora/module_control/memoria_reg[31][3]_0
    SLICE_X6Y157         LUT6 (Prop_lut6_I3_O)        0.124     7.006 r  mode_calculadora/module_control/memoria[31][3]_i_1/O
                         net (fo=31, routed)          1.994     8.999    module_memoria_calcu/D[1]
    SLICE_X3Y166         FDRE                                         r  module_memoria_calcu/memoria_reg[18][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.757    98.219    module_memoria_calcu/CLK_10MHZ
    SLICE_X3Y166         FDRE                                         r  module_memoria_calcu/memoria_reg[18][3]/C
                         clock pessimism             -0.420    97.798    
                         clock uncertainty           -0.226    97.572    
    SLICE_X3Y166         FDRE (Setup_fdre_C_D)       -0.061    97.511    module_memoria_calcu/memoria_reg[18][3]
  -------------------------------------------------------------------
                         required time                         97.511    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                 88.512    

Slack (MET) :             88.549ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[28][4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        11.051ns  (logic 1.403ns (12.695%)  route 9.648ns (87.305%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 98.136 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.155ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.892    -2.155    module_memoria_calcu/CLK_10MHZ
    SLICE_X5Y156         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y156         FDRE (Prop_fdre_C_Q)         0.456    -1.699 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.382     1.683    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X3Y160         MUXF7 (Prop_muxf7_S_O)       0.276     1.959 r  module_memoria_calcu/state_reg[0]_i_4/O
                         net (fo=1, routed)           1.334     3.293    module_memoria_calcu/state_reg[0]_i_4_n_0
    SLICE_X6Y162         LUT6 (Prop_lut6_I3_O)        0.299     3.592 r  module_memoria_calcu/state[0]_i_1/O
                         net (fo=18, routed)          1.623     5.215    module_memoria_calcu/display_i[0]
    SLICE_X7Y157         LUT6 (Prop_lut6_I0_O)        0.124     5.339 f  module_memoria_calcu/memoria[31][4]_i_3/O
                         net (fo=2, routed)           0.433     5.772    module_memoria_calcu/memoria[31][4]_i_3_n_0
    SLICE_X7Y157         LUT6 (Prop_lut6_I0_O)        0.124     5.896 r  module_memoria_calcu/memoria[31][4]_i_2/O
                         net (fo=1, routed)           1.014     6.910    module_memoria_calcu/memoria[31][4]_i_2_n_0
    SLICE_X7Y159         LUT5 (Prop_lut5_I1_O)        0.124     7.034 r  module_memoria_calcu/memoria[31][4]_i_1/O
                         net (fo=31, routed)          1.863     8.897    module_memoria_calcu/data_in_i[4]
    SLICE_X9Y169         FDRE                                         r  module_memoria_calcu/memoria_reg[28][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.674    98.136    module_memoria_calcu/CLK_10MHZ
    SLICE_X9Y169         FDRE                                         r  module_memoria_calcu/memoria_reg[28][4]/C
                         clock pessimism             -0.420    97.715    
                         clock uncertainty           -0.226    97.489    
    SLICE_X9Y169         FDRE (Setup_fdre_C_D)       -0.043    97.446    module_memoria_calcu/memoria_reg[28][4]
  -------------------------------------------------------------------
                         required time                         97.446    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                 88.549    

Slack (MET) :             88.575ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[7][4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        10.988ns  (logic 1.403ns (12.768%)  route 9.585ns (87.232%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 98.137 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.155ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.892    -2.155    module_memoria_calcu/CLK_10MHZ
    SLICE_X5Y156         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y156         FDRE (Prop_fdre_C_Q)         0.456    -1.699 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.382     1.683    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X3Y160         MUXF7 (Prop_muxf7_S_O)       0.276     1.959 r  module_memoria_calcu/state_reg[0]_i_4/O
                         net (fo=1, routed)           1.334     3.293    module_memoria_calcu/state_reg[0]_i_4_n_0
    SLICE_X6Y162         LUT6 (Prop_lut6_I3_O)        0.299     3.592 r  module_memoria_calcu/state[0]_i_1/O
                         net (fo=18, routed)          1.623     5.215    module_memoria_calcu/display_i[0]
    SLICE_X7Y157         LUT6 (Prop_lut6_I0_O)        0.124     5.339 f  module_memoria_calcu/memoria[31][4]_i_3/O
                         net (fo=2, routed)           0.433     5.772    module_memoria_calcu/memoria[31][4]_i_3_n_0
    SLICE_X7Y157         LUT6 (Prop_lut6_I0_O)        0.124     5.896 r  module_memoria_calcu/memoria[31][4]_i_2/O
                         net (fo=1, routed)           1.014     6.910    module_memoria_calcu/memoria[31][4]_i_2_n_0
    SLICE_X7Y159         LUT5 (Prop_lut5_I1_O)        0.124     7.034 r  module_memoria_calcu/memoria[31][4]_i_1/O
                         net (fo=31, routed)          1.800     8.834    module_memoria_calcu/data_in_i[4]
    SLICE_X9Y168         FDRE                                         r  module_memoria_calcu/memoria_reg[7][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.675    98.137    module_memoria_calcu/CLK_10MHZ
    SLICE_X9Y168         FDRE                                         r  module_memoria_calcu/memoria_reg[7][4]/C
                         clock pessimism             -0.420    97.716    
                         clock uncertainty           -0.226    97.490    
    SLICE_X9Y168         FDRE (Setup_fdre_C_D)       -0.081    97.409    module_memoria_calcu/memoria_reg[7][4]
  -------------------------------------------------------------------
                         required time                         97.409    
                         arrival time                          -8.834    
  -------------------------------------------------------------------
                         slack                                 88.575    

Slack (MET) :             88.608ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[21][14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        11.085ns  (logic 1.633ns (14.732%)  route 9.452ns (85.268%))
  Logic Levels:           5  (LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.786ns = ( 98.214 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.155ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.892    -2.155    module_memoria_calcu/CLK_10MHZ
    SLICE_X5Y156         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y156         FDRE (Prop_fdre_C_Q)         0.456    -1.699 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.382     1.683    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X3Y160         MUXF7 (Prop_muxf7_S_O)       0.276     1.959 r  module_memoria_calcu/state_reg[0]_i_4/O
                         net (fo=1, routed)           1.334     3.293    module_memoria_calcu/state_reg[0]_i_4_n_0
    SLICE_X6Y162         LUT6 (Prop_lut6_I3_O)        0.299     3.592 r  module_memoria_calcu/state[0]_i_1/O
                         net (fo=18, routed)          1.345     4.937    module_memoria_calcu/display_i[0]
    SLICE_X7Y159         LUT5 (Prop_lut5_I4_O)        0.152     5.089 r  module_memoria_calcu/memoria[31][14]_i_3/O
                         net (fo=2, routed)           0.312     5.401    module_memoria_calcu/memoria[31][14]_i_3_n_0
    SLICE_X7Y160         LUT5 (Prop_lut5_I4_O)        0.326     5.727 r  module_memoria_calcu/memoria[31][14]_i_2/O
                         net (fo=2, routed)           0.412     6.139    mode_calculadora/module_control/memoria_reg[31][14]_2
    SLICE_X7Y160         LUT6 (Prop_lut6_I4_O)        0.124     6.263 r  mode_calculadora/module_control/memoria[31][14]_i_1/O
                         net (fo=31, routed)          2.667     8.930    module_memoria_calcu/D[10]
    SLICE_X6Y170         FDRE                                         r  module_memoria_calcu/memoria_reg[21][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.752    98.214    module_memoria_calcu/CLK_10MHZ
    SLICE_X6Y170         FDRE                                         r  module_memoria_calcu/memoria_reg[21][14]/C
                         clock pessimism             -0.404    97.809    
                         clock uncertainty           -0.226    97.583    
    SLICE_X6Y170         FDRE (Setup_fdre_C_D)       -0.045    97.538    module_memoria_calcu/memoria_reg[21][14]
  -------------------------------------------------------------------
                         required time                         97.538    
                         arrival time                          -8.930    
  -------------------------------------------------------------------
                         slack                                 88.608    

Slack (MET) :             88.613ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[5][4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        10.987ns  (logic 1.403ns (12.770%)  route 9.584ns (87.230%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 98.137 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.155ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.892    -2.155    module_memoria_calcu/CLK_10MHZ
    SLICE_X5Y156         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y156         FDRE (Prop_fdre_C_Q)         0.456    -1.699 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.382     1.683    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X3Y160         MUXF7 (Prop_muxf7_S_O)       0.276     1.959 r  module_memoria_calcu/state_reg[0]_i_4/O
                         net (fo=1, routed)           1.334     3.293    module_memoria_calcu/state_reg[0]_i_4_n_0
    SLICE_X6Y162         LUT6 (Prop_lut6_I3_O)        0.299     3.592 r  module_memoria_calcu/state[0]_i_1/O
                         net (fo=18, routed)          1.623     5.215    module_memoria_calcu/display_i[0]
    SLICE_X7Y157         LUT6 (Prop_lut6_I0_O)        0.124     5.339 f  module_memoria_calcu/memoria[31][4]_i_3/O
                         net (fo=2, routed)           0.433     5.772    module_memoria_calcu/memoria[31][4]_i_3_n_0
    SLICE_X7Y157         LUT6 (Prop_lut6_I0_O)        0.124     5.896 r  module_memoria_calcu/memoria[31][4]_i_2/O
                         net (fo=1, routed)           1.014     6.910    module_memoria_calcu/memoria[31][4]_i_2_n_0
    SLICE_X7Y159         LUT5 (Prop_lut5_I1_O)        0.124     7.034 r  module_memoria_calcu/memoria[31][4]_i_1/O
                         net (fo=31, routed)          1.798     8.832    module_memoria_calcu/data_in_i[4]
    SLICE_X10Y169        FDRE                                         r  module_memoria_calcu/memoria_reg[5][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.675    98.137    module_memoria_calcu/CLK_10MHZ
    SLICE_X10Y169        FDRE                                         r  module_memoria_calcu/memoria_reg[5][4]/C
                         clock pessimism             -0.420    97.716    
                         clock uncertainty           -0.226    97.490    
    SLICE_X10Y169        FDRE (Setup_fdre_C_D)       -0.045    97.445    module_memoria_calcu/memoria_reg[5][4]
  -------------------------------------------------------------------
                         required time                         97.445    
                         arrival time                          -8.832    
  -------------------------------------------------------------------
                         slack                                 88.613    

Slack (MET) :             88.618ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[6][4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        10.982ns  (logic 1.403ns (12.776%)  route 9.579ns (87.224%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 98.139 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.155ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.892    -2.155    module_memoria_calcu/CLK_10MHZ
    SLICE_X5Y156         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y156         FDRE (Prop_fdre_C_Q)         0.456    -1.699 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.382     1.683    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X3Y160         MUXF7 (Prop_muxf7_S_O)       0.276     1.959 r  module_memoria_calcu/state_reg[0]_i_4/O
                         net (fo=1, routed)           1.334     3.293    module_memoria_calcu/state_reg[0]_i_4_n_0
    SLICE_X6Y162         LUT6 (Prop_lut6_I3_O)        0.299     3.592 r  module_memoria_calcu/state[0]_i_1/O
                         net (fo=18, routed)          1.623     5.215    module_memoria_calcu/display_i[0]
    SLICE_X7Y157         LUT6 (Prop_lut6_I0_O)        0.124     5.339 f  module_memoria_calcu/memoria[31][4]_i_3/O
                         net (fo=2, routed)           0.433     5.772    module_memoria_calcu/memoria[31][4]_i_3_n_0
    SLICE_X7Y157         LUT6 (Prop_lut6_I0_O)        0.124     5.896 r  module_memoria_calcu/memoria[31][4]_i_2/O
                         net (fo=1, routed)           1.014     6.910    module_memoria_calcu/memoria[31][4]_i_2_n_0
    SLICE_X7Y159         LUT5 (Prop_lut5_I1_O)        0.124     7.034 r  module_memoria_calcu/memoria[31][4]_i_1/O
                         net (fo=31, routed)          1.793     8.827    module_memoria_calcu/data_in_i[4]
    SLICE_X9Y167         FDRE                                         r  module_memoria_calcu/memoria_reg[6][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.677    98.139    module_memoria_calcu/CLK_10MHZ
    SLICE_X9Y167         FDRE                                         r  module_memoria_calcu/memoria_reg[6][4]/C
                         clock pessimism             -0.420    97.718    
                         clock uncertainty           -0.226    97.492    
    SLICE_X9Y167         FDRE (Setup_fdre_C_D)       -0.047    97.445    module_memoria_calcu/memoria_reg[6][4]
  -------------------------------------------------------------------
                         required time                         97.445    
                         arrival time                          -8.827    
  -------------------------------------------------------------------
                         slack                                 88.618    

Slack (MET) :             88.623ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        11.047ns  (logic 1.403ns (12.701%)  route 9.644ns (87.299%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.780ns = ( 98.220 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.155ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.892    -2.155    module_memoria_calcu/CLK_10MHZ
    SLICE_X5Y156         FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y156         FDRE (Prop_fdre_C_Q)         0.456    -1.699 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          3.382     1.683    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X3Y160         MUXF7 (Prop_muxf7_S_O)       0.276     1.959 f  module_memoria_calcu/state_reg[0]_i_4/O
                         net (fo=1, routed)           1.334     3.293    module_memoria_calcu/state_reg[0]_i_4_n_0
    SLICE_X6Y162         LUT6 (Prop_lut6_I3_O)        0.299     3.592 f  module_memoria_calcu/state[0]_i_1/O
                         net (fo=18, routed)          1.623     5.215    module_memoria_calcu/display_i[0]
    SLICE_X7Y157         LUT6 (Prop_lut6_I0_O)        0.124     5.339 r  module_memoria_calcu/memoria[31][4]_i_3/O
                         net (fo=2, routed)           0.748     6.087    module_memoria_calcu/memoria[31][4]_i_3_n_0
    SLICE_X6Y157         LUT6 (Prop_lut6_I5_O)        0.124     6.211 r  module_memoria_calcu/memoria[31][3]_i_3/O
                         net (fo=1, routed)           0.670     6.882    mode_calculadora/module_control/memoria_reg[31][3]_0
    SLICE_X6Y157         LUT6 (Prop_lut6_I3_O)        0.124     7.006 r  mode_calculadora/module_control/memoria[31][3]_i_1/O
                         net (fo=31, routed)          1.886     8.892    module_memoria_calcu/D[1]
    SLICE_X1Y165         FDRE                                         r  module_memoria_calcu/memoria_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.758    98.220    module_memoria_calcu/CLK_10MHZ
    SLICE_X1Y165         FDRE                                         r  module_memoria_calcu/memoria_reg[1][3]/C
                         clock pessimism             -0.420    97.799    
                         clock uncertainty           -0.226    97.573    
    SLICE_X1Y165         FDRE (Setup_fdre_C_D)       -0.058    97.515    module_memoria_calcu/memoria_reg[1][3]
  -------------------------------------------------------------------
                         required time                         97.515    
                         arrival time                          -8.892    
  -------------------------------------------------------------------
                         slack                                 88.623    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 barrido/barrido/contador_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            barrido/barrido/contador_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.587%)  route 0.160ns (43.413%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.679    -0.433    barrido/barrido/CLK_10MHZ
    SLICE_X6Y156         FDRE                                         r  barrido/barrido/contador_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y156         FDRE (Prop_fdre_C_Q)         0.164    -0.269 r  barrido/barrido/contador_reg[2]/Q
                         net (fo=4, routed)           0.160    -0.108    barrido/barrido/addr_rs2_swep[2]
    SLICE_X6Y156         LUT3 (Prop_lut3_I0_O)        0.045    -0.063 r  barrido/barrido/contador[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.063    barrido/barrido/p_0_in[2]
    SLICE_X6Y156         FDRE                                         r  barrido/barrido/contador_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.956    -0.196    barrido/barrido/CLK_10MHZ
    SLICE_X6Y156         FDRE                                         r  barrido/barrido/contador_reg[2]/C
                         clock pessimism             -0.237    -0.433    
                         clock uncertainty            0.226    -0.207    
    SLICE_X6Y156         FDRE (Hold_fdre_C_D)         0.121    -0.086    barrido/barrido/contador_reg[2]
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/addr_rs1_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/addr_rs1_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.299%)  route 0.176ns (51.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.432ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.680    -0.432    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X2Y156         FDRE                                         r  mode_calculadora/module_control/addr_rs1_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y156         FDRE (Prop_fdre_C_Q)         0.164    -0.268 r  mode_calculadora/module_control/addr_rs1_o_reg[3]/Q
                         net (fo=1, routed)           0.176    -0.092    module_memoria_calcu/addr_rs1_i_reg[4]_7[3]
    SLICE_X3Y158         FDRE                                         r  module_memoria_calcu/addr_rs1_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.956    -0.196    module_memoria_calcu/CLK_10MHZ
    SLICE_X3Y158         FDRE                                         r  module_memoria_calcu/addr_rs1_i_reg[3]/C
                         clock pessimism             -0.221    -0.417    
                         clock uncertainty            0.226    -0.191    
    SLICE_X3Y158         FDRE (Hold_fdre_C_D)         0.070    -0.121    module_memoria_calcu/addr_rs1_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 seg7_control_calcu/seg7_control/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control_calcu/seg7_control/digit_select_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.650    -0.462    seg7_control_calcu/seg7_control/CLK_10MHZ
    SLICE_X13Y159        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y159        FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  seg7_control_calcu/seg7_control/digit_select_reg[1]/Q
                         net (fo=32, routed)          0.179    -0.141    seg7_control_calcu/seg7_control/digit_select[1]
    SLICE_X13Y159        LUT4 (Prop_lut4_I0_O)        0.042    -0.099 r  seg7_control_calcu/seg7_control/digit_select[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.099    seg7_control_calcu/seg7_control/digit_select[2]_i_1_n_0
    SLICE_X13Y159        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.925    -0.227    seg7_control_calcu/seg7_control/CLK_10MHZ
    SLICE_X13Y159        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[2]/C
                         clock pessimism             -0.235    -0.462    
                         clock uncertainty            0.226    -0.236    
    SLICE_X13Y159        FDRE (Hold_fdre_C_D)         0.107    -0.129    seg7_control_calcu/seg7_control/digit_select_reg[2]
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 barrido/barrido/contador_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            barrido/barrido/contador_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.760%)  route 0.185ns (47.240%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.679    -0.433    barrido/barrido/CLK_10MHZ
    SLICE_X6Y156         FDRE                                         r  barrido/barrido/contador_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y156         FDRE (Prop_fdre_C_Q)         0.164    -0.269 r  barrido/barrido/contador_reg[2]/Q
                         net (fo=4, routed)           0.185    -0.083    barrido/barrido/addr_rs2_swep[2]
    SLICE_X6Y156         LUT5 (Prop_lut5_I1_O)        0.043    -0.040 r  barrido/barrido/contador[4]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.040    barrido/barrido/p_0_in[4]
    SLICE_X6Y156         FDRE                                         r  barrido/barrido/contador_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.956    -0.196    barrido/barrido/CLK_10MHZ
    SLICE_X6Y156         FDRE                                         r  barrido/barrido/contador_reg[4]/C
                         clock pessimism             -0.237    -0.433    
                         clock uncertainty            0.226    -0.207    
    SLICE_X6Y156         FDRE (Hold_fdre_C_D)         0.131    -0.076    barrido/barrido/contador_reg[4]
  -------------------------------------------------------------------
                         required time                          0.076    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 seg7_control_calcu/seg7_control/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control_calcu/seg7_control/digit_select_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.650    -0.462    seg7_control_calcu/seg7_control/CLK_10MHZ
    SLICE_X13Y157        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y157        FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  seg7_control_calcu/seg7_control/digit_select_reg[0]/Q
                         net (fo=39, routed)          0.168    -0.153    seg7_control_calcu/seg7_control/digit_select[0]
    SLICE_X13Y157        LUT2 (Prop_lut2_I1_O)        0.045    -0.108 r  seg7_control_calcu/seg7_control/digit_select[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.108    seg7_control_calcu/seg7_control/digit_select[0]_i_1_n_0
    SLICE_X13Y157        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.925    -0.227    seg7_control_calcu/seg7_control/CLK_10MHZ
    SLICE_X13Y157        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[0]/C
                         clock pessimism             -0.235    -0.462    
                         clock uncertainty            0.226    -0.236    
    SLICE_X13Y157        FDRE (Hold_fdre_C_D)         0.091    -0.145    seg7_control_calcu/seg7_control/digit_select_reg[0]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 barrido/barrido/contador_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            barrido/barrido/contador_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.000%)  route 0.185ns (47.000%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.679    -0.433    barrido/barrido/CLK_10MHZ
    SLICE_X6Y156         FDRE                                         r  barrido/barrido/contador_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y156         FDRE (Prop_fdre_C_Q)         0.164    -0.269 r  barrido/barrido/contador_reg[2]/Q
                         net (fo=4, routed)           0.185    -0.083    barrido/barrido/addr_rs2_swep[2]
    SLICE_X6Y156         LUT4 (Prop_lut4_I3_O)        0.045    -0.038 r  barrido/barrido/contador[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.038    barrido/barrido/p_0_in[3]
    SLICE_X6Y156         FDRE                                         r  barrido/barrido/contador_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.956    -0.196    barrido/barrido/CLK_10MHZ
    SLICE_X6Y156         FDRE                                         r  barrido/barrido/contador_reg[3]/C
                         clock pessimism             -0.237    -0.433    
                         clock uncertainty            0.226    -0.207    
    SLICE_X6Y156         FDRE (Hold_fdre_C_D)         0.121    -0.086    barrido/barrido/contador_reg[3]
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/contador_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mode_calculadora/module_control/contador_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.679    -0.433    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X2Y158         FDRE                                         r  mode_calculadora/module_control/contador_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y158         FDRE (Prop_fdre_C_Q)         0.164    -0.269 r  mode_calculadora/module_control/contador_reg[2]/Q
                         net (fo=31, routed)          0.197    -0.071    mode_calculadora/module_control/Q[1]
    SLICE_X2Y158         LUT5 (Prop_lut5_I2_O)        0.043    -0.028 r  mode_calculadora/module_control/contador[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.028    mode_calculadora/module_control/contador[3]_i_1_n_0
    SLICE_X2Y158         FDRE                                         r  mode_calculadora/module_control/contador_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.956    -0.196    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X2Y158         FDRE                                         r  mode_calculadora/module_control/contador_reg[3]/C
                         clock pessimism             -0.237    -0.433    
                         clock uncertainty            0.226    -0.207    
    SLICE_X2Y158         FDRE (Hold_fdre_C_D)         0.131    -0.076    mode_calculadora/module_control/contador_reg[3]
  -------------------------------------------------------------------
                         required time                          0.076    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 barrido/barrido/contador_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            barrido/barrido/contador_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.679    -0.433    barrido/barrido/CLK_10MHZ
    SLICE_X6Y156         FDSE                                         r  barrido/barrido/contador_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y156         FDSE (Prop_fdse_C_Q)         0.164    -0.269 r  barrido/barrido/contador_reg[0]/Q
                         net (fo=6, routed)           0.186    -0.082    barrido/barrido/addr_rs2_swep[0]
    SLICE_X6Y156         LUT2 (Prop_lut2_I1_O)        0.045    -0.037 r  barrido/barrido/contador[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.037    barrido/barrido/p_0_in[1]
    SLICE_X6Y156         FDRE                                         r  barrido/barrido/contador_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.956    -0.196    barrido/barrido/CLK_10MHZ
    SLICE_X6Y156         FDRE                                         r  barrido/barrido/contador_reg[1]/C
                         clock pessimism             -0.237    -0.433    
                         clock uncertainty            0.226    -0.207    
    SLICE_X6Y156         FDRE (Hold_fdre_C_D)         0.121    -0.086    barrido/barrido/contador_reg[1]
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.679    -0.433    mode_calculadora/module_control/leds_rgb_control/CLK_10MHZ
    SLICE_X7Y154         FDRE                                         r  mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y154         FDRE (Prop_fdre_C_Q)         0.141    -0.292 r  mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]/Q
                         net (fo=5, routed)           0.179    -0.112    mode_calculadora/module_control/leds_rgb_control/digit_select_reg_n_0_[0]
    SLICE_X7Y154         LUT2 (Prop_lut2_I1_O)        0.045    -0.067 r  mode_calculadora/module_control/leds_rgb_control/digit_select[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.067    mode_calculadora/module_control/leds_rgb_control/digit_select[0]_i_1_n_0
    SLICE_X7Y154         FDRE                                         r  mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.956    -0.196    mode_calculadora/module_control/leds_rgb_control/CLK_10MHZ
    SLICE_X7Y154         FDRE                                         r  mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]/C
                         clock pessimism             -0.237    -0.433    
                         clock uncertainty            0.226    -0.207    
    SLICE_X7Y154         FDRE (Hold_fdre_C_D)         0.091    -0.116    mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 seg7_control_calcu/seg7_control/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control_calcu/seg7_control/digit_select_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.650    -0.462    seg7_control_calcu/seg7_control/CLK_10MHZ
    SLICE_X13Y159        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y159        FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  seg7_control_calcu/seg7_control/digit_select_reg[1]/Q
                         net (fo=32, routed)          0.179    -0.141    seg7_control_calcu/seg7_control/digit_select[1]
    SLICE_X13Y159        LUT3 (Prop_lut3_I2_O)        0.045    -0.096 r  seg7_control_calcu/seg7_control/digit_select[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.096    seg7_control_calcu/seg7_control/digit_select[1]_i_1_n_0
    SLICE_X13Y159        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.925    -0.227    seg7_control_calcu/seg7_control/CLK_10MHZ
    SLICE_X13Y159        FDRE                                         r  seg7_control_calcu/seg7_control/digit_select_reg[1]/C
                         clock pessimism             -0.235    -0.462    
                         clock uncertainty            0.226    -0.236    
    SLICE_X13Y159        FDRE (Hold_fdre_C_D)         0.091    -0.145    seg7_control_calcu/seg7_control/digit_select_reg[1]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.048    





