{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682629231040 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682629231041 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 27 15:00:30 2023 " "Processing started: Thu Apr 27 15:00:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682629231041 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682629231041 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_decoding -c vga_decoding " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_decoding -c vga_decoding" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682629231041 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682629232517 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682629232517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wrapper-Behavioral " "Found design unit 1: wrapper-Behavioral" {  } { { "wrapper.vhd" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/wrapper.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682629246577 ""} { "Info" "ISGN_ENTITY_NAME" "1 wrapper " "Found entity 1: wrapper" {  } { { "wrapper.vhd" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/wrapper.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682629246577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682629246577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_on_text2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pixel_on_text2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pixel_On_Text2-Behavioral " "Found design unit 1: Pixel_On_Text2-Behavioral" {  } { { "Pixel_On_Text2.vhd" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/Pixel_On_Text2.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682629246583 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pixel_On_Text2 " "Found entity 1: Pixel_On_Text2" {  } { { "Pixel_On_Text2.vhd" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/Pixel_On_Text2.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682629246583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682629246583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_on_text.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pixel_on_text.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pixel_On_Text-Behavioral " "Found design unit 1: Pixel_On_Text-Behavioral" {  } { { "Pixel_On_Text.vhd" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/Pixel_On_Text.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682629246591 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pixel_On_Text " "Found entity 1: Pixel_On_Text" {  } { { "Pixel_On_Text.vhd" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/Pixel_On_Text.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682629246591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682629246591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file font_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Font_Rom-Behavioral " "Found design unit 1: Font_Rom-Behavioral" {  } { { "Font_Rom.vhd" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/Font_Rom.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682629246599 ""} { "Info" "ISGN_ENTITY_NAME" "1 Font_Rom " "Found entity 1: Font_Rom" {  } { { "Font_Rom.vhd" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/Font_Rom.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682629246599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682629246599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "commonpak.vhd 2 0 " "Found 2 design units, including 0 entities, in source file commonpak.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 commonPak " "Found design unit 1: commonPak" {  } { { "commonPak.vhd" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/commonPak.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682629246606 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 commonPak-body " "Found design unit 2: commonPak-body" {  } { { "commonPak.vhd" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/commonPak.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682629246606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682629246606 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_sync.sv(25) " "Verilog HDL information at vga_sync.sv(25): always construct contains both blocking and non-blocking assignments" {  } { { "vga_sync.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/vga_sync.sv" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1682629246611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_sync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "vga_sync.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/vga_sync.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682629246612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682629246612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_decoder " "Found entity 1: vga_decoder" {  } { { "vga_decoder.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/vga_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682629246617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682629246617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_module " "Found entity 1: color_module" {  } { { "color_module.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/color_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682629246623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682629246623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_decoder_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_decoder_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_decoder_tb " "Found entity 1: vga_decoder_tb" {  } { { "vga_decoder_tb.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/vga_decoder_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682629246630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682629246630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_selector.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_selector " "Found entity 1: color_selector" {  } { { "color_selector.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/color_selector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682629246636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682629246636 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_decoder " "Elaborating entity \"vga_decoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682629246794 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_entrada " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_entrada\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1682629246800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync vga_sync:vga_sync_mod " "Elaborating entity \"vga_sync\" for hierarchy \"vga_sync:vga_sync_mod\"" {  } { { "vga_decoder.sv" "vga_sync_mod" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/vga_decoder.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682629246814 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_sync.sv(67) " "Verilog HDL assignment warning at vga_sync.sv(67): truncated value with size 32 to match size of target (10)" {  } { { "vga_sync.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/vga_sync.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682629246816 "|vga_decoder|vga_sync:vga_sync_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_sync.sv(71) " "Verilog HDL assignment warning at vga_sync.sv(71): truncated value with size 32 to match size of target (10)" {  } { { "vga_sync.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/vga_sync.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682629246816 "|vga_decoder|vga_sync:vga_sync_mod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pixel_On_Text2 Pixel_On_Text2:t1 " "Elaborating entity \"Pixel_On_Text2\" for hierarchy \"Pixel_On_Text2:t1\"" {  } { { "vga_decoder.sv" "t1" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/vga_decoder.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682629246818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Font_Rom Pixel_On_Text2:t1\|Font_Rom:FontRom " "Elaborating entity \"Font_Rom\" for hierarchy \"Pixel_On_Text2:t1\|Font_Rom:FontRom\"" {  } { { "Pixel_On_Text2.vhd" "FontRom" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/Pixel_On_Text2.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682629246821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_module color_module:color " "Elaborating entity \"color_module\" for hierarchy \"color_module:color\"" {  } { { "vga_decoder.sv" "color" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/vga_decoder.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682629246823 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 color_module.sv(25) " "Verilog HDL assignment warning at color_module.sv(25): truncated value with size 32 to match size of target (12)" {  } { { "color_module.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/color_module.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682629246931 "|vga_decoder|color_module:color"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 color_module.sv(29) " "Verilog HDL assignment warning at color_module.sv(29): truncated value with size 32 to match size of target (12)" {  } { { "color_module.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/color_module.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682629246931 "|vga_decoder|color_module:color"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 color_module.sv(33) " "Verilog HDL assignment warning at color_module.sv(33): truncated value with size 32 to match size of target (12)" {  } { { "color_module.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/color_module.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682629246981 "|vga_decoder|color_module:color"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 color_module.sv(37) " "Verilog HDL assignment warning at color_module.sv(37): truncated value with size 32 to match size of target (12)" {  } { { "color_module.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/color_module.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682629246982 "|vga_decoder|color_module:color"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 color_module.sv(44) " "Verilog HDL assignment warning at color_module.sv(44): truncated value with size 32 to match size of target (12)" {  } { { "color_module.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/color_module.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682629246982 "|vga_decoder|color_module:color"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 color_module.sv(48) " "Verilog HDL assignment warning at color_module.sv(48): truncated value with size 32 to match size of target (12)" {  } { { "color_module.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/color_module.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682629246982 "|vga_decoder|color_module:color"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 color_module.sv(52) " "Verilog HDL assignment warning at color_module.sv(52): truncated value with size 32 to match size of target (12)" {  } { { "color_module.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/color_module.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682629246983 "|vga_decoder|color_module:color"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 color_module.sv(56) " "Verilog HDL assignment warning at color_module.sv(56): truncated value with size 32 to match size of target (12)" {  } { { "color_module.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/color_module.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682629246983 "|vga_decoder|color_module:color"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 color_module.sv(63) " "Verilog HDL assignment warning at color_module.sv(63): truncated value with size 32 to match size of target (12)" {  } { { "color_module.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/color_module.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682629246983 "|vga_decoder|color_module:color"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 color_module.sv(67) " "Verilog HDL assignment warning at color_module.sv(67): truncated value with size 32 to match size of target (12)" {  } { { "color_module.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/color_module.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682629246983 "|vga_decoder|color_module:color"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 color_module.sv(71) " "Verilog HDL assignment warning at color_module.sv(71): truncated value with size 32 to match size of target (12)" {  } { { "color_module.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/color_module.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682629246983 "|vga_decoder|color_module:color"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 color_module.sv(75) " "Verilog HDL assignment warning at color_module.sv(75): truncated value with size 32 to match size of target (12)" {  } { { "color_module.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/color_module.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682629246984 "|vga_decoder|color_module:color"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 color_module.sv(82) " "Verilog HDL assignment warning at color_module.sv(82): truncated value with size 32 to match size of target (12)" {  } { { "color_module.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/color_module.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682629246984 "|vga_decoder|color_module:color"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 color_module.sv(86) " "Verilog HDL assignment warning at color_module.sv(86): truncated value with size 32 to match size of target (12)" {  } { { "color_module.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/color_module.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682629246984 "|vga_decoder|color_module:color"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 color_module.sv(90) " "Verilog HDL assignment warning at color_module.sv(90): truncated value with size 32 to match size of target (12)" {  } { { "color_module.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/color_module.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682629246984 "|vga_decoder|color_module:color"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 color_module.sv(94) " "Verilog HDL assignment warning at color_module.sv(94): truncated value with size 32 to match size of target (12)" {  } { { "color_module.sv" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/color_module.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682629246985 "|vga_decoder|color_module:color"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_entrada " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_entrada\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1682629246993 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_entrada " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_entrada\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1682629246994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_selector color_selector:color2 " "Elaborating entity \"color_selector\" for hierarchy \"color_selector:color2\"" {  } { { "vga_decoder.sv" "color2" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/vga_decoder.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682629247010 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Pixel_On_Text2:t1\|Font_Rom:FontRom\|ROM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Pixel_On_Text2:t1\|Font_Rom:FontRom\|ROM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682629247592 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682629247592 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682629247592 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682629247592 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682629247592 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682629247592 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682629247592 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682629247592 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682629247592 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/vga_decoding.ram0_Font_Rom_d6022abf.hdl.mif " "Parameter INIT_FILE set to db/vga_decoding.ram0_Font_Rom_d6022abf.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682629247592 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1682629247592 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1682629247592 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pixel_On_Text2:t1\|Font_Rom:FontRom\|altsyncram:ROM_rtl_0 " "Elaborated megafunction instantiation \"Pixel_On_Text2:t1\|Font_Rom:FontRom\|altsyncram:ROM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682629247796 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pixel_On_Text2:t1\|Font_Rom:FontRom\|altsyncram:ROM_rtl_0 " "Instantiated megafunction \"Pixel_On_Text2:t1\|Font_Rom:FontRom\|altsyncram:ROM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682629247796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682629247796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682629247796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682629247796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682629247796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682629247796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682629247796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682629247796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682629247796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/vga_decoding.ram0_Font_Rom_d6022abf.hdl.mif " "Parameter \"INIT_FILE\" = \"db/vga_decoding.ram0_Font_Rom_d6022abf.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682629247796 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682629247796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6sd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6sd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6sd1 " "Found entity 1: altsyncram_6sd1" {  } { { "db/altsyncram_6sd1.tdf" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/db/altsyncram_6sd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682629247890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682629247890 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1682629248095 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1682629248384 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/output_files/vga_decoding.map.smsg " "Generated suppressed messages file D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/output_files/vga_decoding.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682629248964 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682629249180 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682629249180 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "178 " "Implemented 178 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682629249339 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682629249339 ""} { "Info" "ICUT_CUT_TM_LCELLS" "139 " "Implemented 139 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682629249339 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1682629249339 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682629249339 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4906 " "Peak virtual memory: 4906 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682629249387 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 27 15:00:49 2023 " "Processing ended: Thu Apr 27 15:00:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682629249387 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682629249387 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682629249387 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682629249387 ""}
