<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1107" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1107{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_1107{left:645px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1107{left:777px;bottom:68px;letter-spacing:0.1px;}
#t4_1107{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_1107{left:70px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_1107{left:360px;bottom:445px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t7_1107{left:70px;bottom:308px;letter-spacing:0.13px;}
#t8_1107{left:70px;bottom:283px;letter-spacing:-0.15px;word-spacing:-1.36px;}
#t9_1107{left:70px;bottom:267px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_1107{left:70px;bottom:250px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tb_1107{left:70px;bottom:225px;letter-spacing:-0.14px;word-spacing:-1px;}
#tc_1107{left:70px;bottom:209px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#td_1107{left:70px;bottom:186px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#te_1107{left:70px;bottom:169px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tf_1107{left:70px;bottom:144px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tg_1107{left:70px;bottom:128px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#th_1107{left:70px;bottom:111px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#ti_1107{left:75px;bottom:1065px;letter-spacing:-0.14px;}
#tj_1107{left:75px;bottom:1050px;letter-spacing:-0.12px;}
#tk_1107{left:393px;bottom:1065px;letter-spacing:-0.11px;}
#tl_1107{left:393px;bottom:1050px;letter-spacing:-0.09px;}
#tm_1107{left:431px;bottom:1065px;letter-spacing:-0.1px;word-spacing:-0.05px;}
#tn_1107{left:431px;bottom:1050px;letter-spacing:-0.12px;}
#to_1107{left:431px;bottom:1034px;letter-spacing:-0.15px;}
#tp_1107{left:504px;bottom:1065px;letter-spacing:-0.12px;}
#tq_1107{left:504px;bottom:1050px;letter-spacing:-0.12px;}
#tr_1107{left:504px;bottom:1034px;letter-spacing:-0.17px;}
#ts_1107{left:585px;bottom:1065px;letter-spacing:-0.12px;}
#tt_1107{left:75px;bottom:1011px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tu_1107{left:142px;bottom:1018px;}
#tv_1107{left:75px;bottom:990px;letter-spacing:-0.16px;}
#tw_1107{left:71px;bottom:559px;letter-spacing:-0.14px;}
#tx_1107{left:70px;bottom:540px;letter-spacing:-0.11px;}
#ty_1107{left:652px;bottom:547px;}
#tz_1107{left:666px;bottom:540px;letter-spacing:-0.11px;}
#t10_1107{left:85px;bottom:523px;letter-spacing:-0.12px;word-spacing:-0.22px;}
#t11_1107{left:85px;bottom:507px;letter-spacing:-0.09px;}
#t12_1107{left:191px;bottom:513px;}
#t13_1107{left:205px;bottom:507px;letter-spacing:-0.12px;}
#t14_1107{left:393px;bottom:1011px;}
#t15_1107{left:431px;bottom:1011px;letter-spacing:-0.14px;}
#t16_1107{left:504px;bottom:1011px;letter-spacing:-0.14px;}
#t17_1107{left:585px;bottom:1011px;letter-spacing:-0.12px;word-spacing:-0.3px;}
#t18_1107{left:585px;bottom:995px;letter-spacing:-0.12px;}
#t19_1107{left:585px;bottom:978px;letter-spacing:-0.11px;}
#t1a_1107{left:75px;bottom:955px;letter-spacing:-0.12px;}
#t1b_1107{left:75px;bottom:933px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1c_1107{left:393px;bottom:955px;}
#t1d_1107{left:431px;bottom:955px;letter-spacing:-0.14px;}
#t1e_1107{left:504px;bottom:955px;letter-spacing:-0.15px;}
#t1f_1107{left:585px;bottom:955px;letter-spacing:-0.12px;word-spacing:-0.3px;}
#t1g_1107{left:585px;bottom:938px;letter-spacing:-0.12px;}
#t1h_1107{left:585px;bottom:921px;letter-spacing:-0.11px;}
#t1i_1107{left:75px;bottom:898px;letter-spacing:-0.12px;}
#t1j_1107{left:75px;bottom:877px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1k_1107{left:393px;bottom:898px;}
#t1l_1107{left:431px;bottom:898px;letter-spacing:-0.13px;}
#t1m_1107{left:504px;bottom:898px;letter-spacing:-0.18px;}
#t1n_1107{left:585px;bottom:898px;letter-spacing:-0.12px;word-spacing:-0.3px;}
#t1o_1107{left:585px;bottom:881px;letter-spacing:-0.12px;}
#t1p_1107{left:585px;bottom:865px;letter-spacing:-0.11px;}
#t1q_1107{left:75px;bottom:842px;letter-spacing:-0.12px;}
#t1r_1107{left:75px;bottom:820px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1s_1107{left:393px;bottom:842px;}
#t1t_1107{left:431px;bottom:842px;letter-spacing:-0.11px;}
#t1u_1107{left:504px;bottom:842px;letter-spacing:-0.18px;}
#t1v_1107{left:585px;bottom:842px;letter-spacing:-0.11px;word-spacing:-0.3px;}
#t1w_1107{left:585px;bottom:825px;letter-spacing:-0.12px;}
#t1x_1107{left:585px;bottom:808px;letter-spacing:-0.11px;}
#t1y_1107{left:75px;bottom:785px;letter-spacing:-0.12px;}
#t1z_1107{left:75px;bottom:768px;letter-spacing:-0.14px;}
#t20_1107{left:393px;bottom:785px;}
#t21_1107{left:431px;bottom:785px;letter-spacing:-0.11px;}
#t22_1107{left:504px;bottom:785px;letter-spacing:-0.17px;}
#t23_1107{left:504px;bottom:768px;letter-spacing:-0.17px;}
#t24_1107{left:585px;bottom:785px;letter-spacing:-0.11px;word-spacing:-0.3px;}
#t25_1107{left:585px;bottom:768px;letter-spacing:-0.12px;}
#t26_1107{left:585px;bottom:752px;letter-spacing:-0.11px;}
#t27_1107{left:585px;bottom:735px;letter-spacing:-0.12px;}
#t28_1107{left:75px;bottom:712px;letter-spacing:-0.12px;}
#t29_1107{left:75px;bottom:695px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2a_1107{left:393px;bottom:712px;}
#t2b_1107{left:431px;bottom:712px;letter-spacing:-0.11px;}
#t2c_1107{left:504px;bottom:712px;letter-spacing:-0.17px;}
#t2d_1107{left:504px;bottom:695px;letter-spacing:-0.17px;}
#t2e_1107{left:585px;bottom:712px;letter-spacing:-0.11px;word-spacing:-0.3px;}
#t2f_1107{left:585px;bottom:695px;letter-spacing:-0.12px;}
#t2g_1107{left:585px;bottom:678px;letter-spacing:-0.11px;}
#t2h_1107{left:585px;bottom:661px;letter-spacing:-0.12px;}
#t2i_1107{left:75px;bottom:638px;letter-spacing:-0.12px;}
#t2j_1107{left:75px;bottom:622px;letter-spacing:-0.14px;}
#t2k_1107{left:393px;bottom:638px;}
#t2l_1107{left:431px;bottom:638px;letter-spacing:-0.13px;}
#t2m_1107{left:504px;bottom:638px;letter-spacing:-0.17px;}
#t2n_1107{left:585px;bottom:638px;letter-spacing:-0.12px;word-spacing:-0.29px;}
#t2o_1107{left:585px;bottom:622px;letter-spacing:-0.12px;word-spacing:-0.74px;}
#t2p_1107{left:585px;bottom:605px;letter-spacing:-0.12px;}
#t2q_1107{left:585px;bottom:588px;letter-spacing:-0.11px;}
#t2r_1107{left:84px;bottom:424px;letter-spacing:-0.14px;}
#t2s_1107{left:156px;bottom:424px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t2t_1107{left:283px;bottom:424px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t2u_1107{left:429px;bottom:424px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t2v_1107{left:585px;bottom:424px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t2w_1107{left:740px;bottom:424px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t2x_1107{left:98px;bottom:400px;}
#t2y_1107{left:179px;bottom:400px;letter-spacing:-0.18px;}
#t2z_1107{left:267px;bottom:400px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t30_1107{left:420px;bottom:400px;letter-spacing:-0.12px;}
#t31_1107{left:606px;bottom:400px;letter-spacing:-0.13px;}
#t32_1107{left:761px;bottom:400px;letter-spacing:-0.12px;}
#t33_1107{left:98px;bottom:375px;}
#t34_1107{left:179px;bottom:375px;letter-spacing:-0.17px;}
#t35_1107{left:272px;bottom:375px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t36_1107{left:425px;bottom:375px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t37_1107{left:576px;bottom:375px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t38_1107{left:761px;bottom:375px;letter-spacing:-0.13px;}
#t39_1107{left:99px;bottom:351px;}
#t3a_1107{left:165px;bottom:351px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t3b_1107{left:272px;bottom:351px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3c_1107{left:421px;bottom:351px;letter-spacing:-0.11px;}
#t3d_1107{left:576px;bottom:351px;letter-spacing:-0.12px;}
#t3e_1107{left:761px;bottom:351px;letter-spacing:-0.12px;}

.s1_1107{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_1107{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_1107{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_1107{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_1107{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_1107{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s7_1107{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s8_1107{font-size:11px;font-family:NeoSansIntel_34d0;color:#000;}
.s9_1107{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.sa_1107{font-size:11px;font-family:Verdana_5k9;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1107" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1107Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1107" style="-webkit-user-select: none;"><object width="935" height="1210" data="1107/1107.svg" type="image/svg+xml" id="pdf1107" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1107" class="t s1_1107">PMULHUW—Multiply Packed Unsigned Integers and Store High Result </span>
<span id="t2_1107" class="t s2_1107">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1107" class="t s1_1107">Vol. 2B </span><span id="t4_1107" class="t s1_1107">4-373 </span>
<span id="t5_1107" class="t s3_1107">PMULHUW—Multiply Packed Unsigned Integers and Store High Result </span>
<span id="t6_1107" class="t s4_1107">Instruction Operand Encoding </span>
<span id="t7_1107" class="t s4_1107">Description </span>
<span id="t8_1107" class="t s5_1107">Performs a SIMD unsigned multiply of the packed unsigned word integers in the destination operand (first operand) </span>
<span id="t9_1107" class="t s5_1107">and the source operand (second operand), and stores the high 16 bits of each 32-bit intermediate results in the </span>
<span id="ta_1107" class="t s5_1107">destination operand. (Figure 4-12 shows this operation when using 64-bit operands.) </span>
<span id="tb_1107" class="t s5_1107">In 64-bit mode and not encoded with VEX/EVEX, using a REX prefix in the form of REX.R permits this instruction to </span>
<span id="tc_1107" class="t s5_1107">access additional registers (XMM8-XMM15). </span>
<span id="td_1107" class="t s5_1107">Legacy SSE version 64-bit operand: The source operand can be an MMX technology register or a 64-bit memory </span>
<span id="te_1107" class="t s5_1107">location. The destination operand is an MMX technology register. </span>
<span id="tf_1107" class="t s5_1107">128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source </span>
<span id="tg_1107" class="t s5_1107">operand is an XMM register or a 128-bit memory location. Bits (MAXVL-1:128) of the corresponding YMM destina- </span>
<span id="th_1107" class="t s5_1107">tion register remain unchanged. </span>
<span id="ti_1107" class="t s6_1107">Opcode/ </span>
<span id="tj_1107" class="t s6_1107">Instruction </span>
<span id="tk_1107" class="t s6_1107">Op/ </span>
<span id="tl_1107" class="t s6_1107">En </span>
<span id="tm_1107" class="t s6_1107">64/32 bit </span>
<span id="tn_1107" class="t s6_1107">Mode </span>
<span id="to_1107" class="t s6_1107">Support </span>
<span id="tp_1107" class="t s6_1107">CPUID </span>
<span id="tq_1107" class="t s6_1107">Feature </span>
<span id="tr_1107" class="t s6_1107">Flag </span>
<span id="ts_1107" class="t s6_1107">Description </span>
<span id="tt_1107" class="t s7_1107">NP 0F E4 /r </span>
<span id="tu_1107" class="t s8_1107">1 </span>
<span id="tv_1107" class="t s7_1107">PMULHUW mm1, mm2/m64 </span>
<span id="tw_1107" class="t s9_1107">NOTES: </span>
<span id="tx_1107" class="t s7_1107">1. See note in Section 2.5, “Intel® AVX and Intel® SSE Instruction Exception Classification,” in the Intel </span>
<span id="ty_1107" class="t sa_1107">® </span>
<span id="tz_1107" class="t s7_1107">64 and IA-32 Architectures Soft- </span>
<span id="t10_1107" class="t s7_1107">ware Developer’s Manual, Volume 2A, and Section 23.25.3, “Exception Conditions of Legacy SIMD Instructions Operating on MMX Reg- </span>
<span id="t11_1107" class="t s7_1107">isters,” in the Intel </span>
<span id="t12_1107" class="t sa_1107">® </span>
<span id="t13_1107" class="t s7_1107">64 and IA-32 Architectures Software Developer’s Manual, Volume 3B. </span>
<span id="t14_1107" class="t s7_1107">A </span><span id="t15_1107" class="t s7_1107">V/V </span><span id="t16_1107" class="t s7_1107">SSE </span><span id="t17_1107" class="t s7_1107">Multiply the packed unsigned word integers in </span>
<span id="t18_1107" class="t s7_1107">mm1 register and mm2/m64, and store the </span>
<span id="t19_1107" class="t s7_1107">high 16 bits of the results in mm1. </span>
<span id="t1a_1107" class="t s7_1107">66 0F E4 /r </span>
<span id="t1b_1107" class="t s7_1107">PMULHUW xmm1, xmm2/m128 </span>
<span id="t1c_1107" class="t s7_1107">A </span><span id="t1d_1107" class="t s7_1107">V/V </span><span id="t1e_1107" class="t s7_1107">SSE2 </span><span id="t1f_1107" class="t s7_1107">Multiply the packed unsigned word integers in </span>
<span id="t1g_1107" class="t s7_1107">xmm1 and xmm2/m128, and store the high </span>
<span id="t1h_1107" class="t s7_1107">16 bits of the results in xmm1. </span>
<span id="t1i_1107" class="t s7_1107">VEX.128.66.0F.WIG E4 /r </span>
<span id="t1j_1107" class="t s7_1107">VPMULHUW xmm1, xmm2, xmm3/m128 </span>
<span id="t1k_1107" class="t s7_1107">B </span><span id="t1l_1107" class="t s7_1107">V/V </span><span id="t1m_1107" class="t s7_1107">AVX </span><span id="t1n_1107" class="t s7_1107">Multiply the packed unsigned word integers in </span>
<span id="t1o_1107" class="t s7_1107">xmm2 and xmm3/m128, and store the high </span>
<span id="t1p_1107" class="t s7_1107">16 bits of the results in xmm1. </span>
<span id="t1q_1107" class="t s7_1107">VEX.256.66.0F.WIG E4 /r </span>
<span id="t1r_1107" class="t s7_1107">VPMULHUW ymm1, ymm2, ymm3/m256 </span>
<span id="t1s_1107" class="t s7_1107">B </span><span id="t1t_1107" class="t s7_1107">V/V </span><span id="t1u_1107" class="t s7_1107">AVX2 </span><span id="t1v_1107" class="t s7_1107">Multiply the packed unsigned word integers in </span>
<span id="t1w_1107" class="t s7_1107">ymm2 and ymm3/m256, and store the high </span>
<span id="t1x_1107" class="t s7_1107">16 bits of the results in ymm1. </span>
<span id="t1y_1107" class="t s7_1107">EVEX.128.66.0F.WIG E4 /r </span>
<span id="t1z_1107" class="t s7_1107">VPMULHUW xmm1 {k1}{z}, xmm2, xmm3/m128 </span>
<span id="t20_1107" class="t s7_1107">C </span><span id="t21_1107" class="t s7_1107">V/V </span><span id="t22_1107" class="t s7_1107">AVX512VL </span>
<span id="t23_1107" class="t s7_1107">AVX512BW </span>
<span id="t24_1107" class="t s7_1107">Multiply the packed unsigned word integers in </span>
<span id="t25_1107" class="t s7_1107">xmm2 and xmm3/m128, and store the high </span>
<span id="t26_1107" class="t s7_1107">16 bits of the results in xmm1 under </span>
<span id="t27_1107" class="t s7_1107">writemask k1. </span>
<span id="t28_1107" class="t s7_1107">EVEX.256.66.0F.WIG E4 /r </span>
<span id="t29_1107" class="t s7_1107">VPMULHUW ymm1 {k1}{z}, ymm2, ymm3/m256 </span>
<span id="t2a_1107" class="t s7_1107">C </span><span id="t2b_1107" class="t s7_1107">V/V </span><span id="t2c_1107" class="t s7_1107">AVX512VL </span>
<span id="t2d_1107" class="t s7_1107">AVX512BW </span>
<span id="t2e_1107" class="t s7_1107">Multiply the packed unsigned word integers in </span>
<span id="t2f_1107" class="t s7_1107">ymm2 and ymm3/m256, and store the high </span>
<span id="t2g_1107" class="t s7_1107">16 bits of the results in ymm1 under </span>
<span id="t2h_1107" class="t s7_1107">writemask k1. </span>
<span id="t2i_1107" class="t s7_1107">EVEX.512.66.0F.WIG E4 /r </span>
<span id="t2j_1107" class="t s7_1107">VPMULHUW zmm1 {k1}{z}, zmm2, zmm3/m512 </span>
<span id="t2k_1107" class="t s7_1107">C </span><span id="t2l_1107" class="t s7_1107">V/V </span><span id="t2m_1107" class="t s7_1107">AVX512BW </span><span id="t2n_1107" class="t s7_1107">Multiply the packed unsigned word integers in </span>
<span id="t2o_1107" class="t s7_1107">zmm2 and zmm3/m512, and store the high 16 </span>
<span id="t2p_1107" class="t s7_1107">bits of the results in zmm1 under writemask </span>
<span id="t2q_1107" class="t s7_1107">k1. </span>
<span id="t2r_1107" class="t s6_1107">Op/En </span><span id="t2s_1107" class="t s6_1107">Tuple Type </span><span id="t2t_1107" class="t s6_1107">Operand 1 </span><span id="t2u_1107" class="t s6_1107">Operand 2 </span><span id="t2v_1107" class="t s6_1107">Operand 3 </span><span id="t2w_1107" class="t s6_1107">Operand 4 </span>
<span id="t2x_1107" class="t s7_1107">A </span><span id="t2y_1107" class="t s7_1107">N/A </span><span id="t2z_1107" class="t s7_1107">ModRM:reg (r, w) </span><span id="t30_1107" class="t s7_1107">ModRM:r/m (r) </span><span id="t31_1107" class="t s7_1107">N/A </span><span id="t32_1107" class="t s7_1107">N/A </span>
<span id="t33_1107" class="t s7_1107">B </span><span id="t34_1107" class="t s7_1107">N/A </span><span id="t35_1107" class="t s7_1107">ModRM:reg (w) </span><span id="t36_1107" class="t s7_1107">VEX.vvvv (r) </span><span id="t37_1107" class="t s7_1107">ModRM:r/m (r) </span><span id="t38_1107" class="t s7_1107">N/A </span>
<span id="t39_1107" class="t s7_1107">C </span><span id="t3a_1107" class="t s7_1107">Full Mem </span><span id="t3b_1107" class="t s7_1107">ModRM:reg (w) </span><span id="t3c_1107" class="t s7_1107">EVEX.vvvv (r) </span><span id="t3d_1107" class="t s7_1107">ModRM:r/m (r) </span><span id="t3e_1107" class="t s7_1107">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
