<?xml version="1.0" encoding="utf-8"?>
<html xmlns:MadCap="http://www.madcapsoftware.com/Schemas/MadCap.xsd">
    <head><title>Register Descriptions</title>
        <link rel="home" href="#idp32940792" title="Register Descriptions" />
        <link rel="next" href="#DWC_mipicsi2_device_MemMap_PHY-descriptions" title="" />
    </head>
    <body>
        <div class="article">
            <h1><a name="idp32940792"></a>Register Descriptions</h1>
            <div class="sect1">
                <div class="titlepage">
                    <div>
                        <div>
                            <h2 style="clear: both;"><a name="sectionStart"></a>DWC_mipicsi2_device_MemMap/PHY Registers</h2>
                        </div>
                    </div>
                </div>
                <p>PHY
Follow the link for the register to see a detailed description of the register.</p>
                <div class="table"><a name="regtable"></a>
                    <p class="tableTitle" MadCap:autonum="Table . ">
Registers for Address Block: DWC_mipicsi2_device_MemMap/PHY
                    </p>
                    <div class="table-contents">
                        <table class="TableStyle-table" summary="Registers for Address Block: DWC_mipicsi2_device_MemMap/PHY" width="100%" cellspacing="0" style="mc-table-style: url('../../../../Resources/TableStyles/table.css');">
                            <colgroup>
                                <col class="c1" />
                                <col class="c2" />
                                <col class="c3" />
                            </colgroup>
                            <thead>
                                <tr class="TableStyle-table-Head-Header1">
                                    <th class="TableStyle-table-HeadE-Column1-Header1">Register</th>
                                    <th class="TableStyle-table-HeadE-Column1-Header1">Offset</th>
                                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr class="TableStyle-table-Body-Body1">
                                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DWC_mipicsi2_device_MemMap_PHY_PHY_RSTZ" class="olink">PHY_RSTZ
</a>
                                    </td>
                                    <td class="TableStyle-table-BodyE-Column1-Body1">0x300</td>
                                    <td class="TableStyle-table-BodyD-Column1-Body1">
                                        <p>D-PHY reset and PLL control.</p>
                                    </td>
                                </tr>
                                <tr class="TableStyle-table-Body-Body1">
                                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DWC_mipicsi2_device_MemMap_PHY_PHY_IF_CFG" class="olink">PHY_IF_CFG
</a>
                                    </td>
                                    <td class="TableStyle-table-BodyE-Column1-Body1">0x304</td>
                                    <td class="TableStyle-table-BodyD-Column1-Body1">
                                        <p>PHY active lanes number configuration.</p>
                                    </td>
                                </tr>
                                <tr class="TableStyle-table-Body-Body1">
                                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DWC_mipicsi2_device_MemMap_PHY_LPCLK_CTRL" class="olink">LPCLK_CTRL
</a>
                                    </td>
                                    <td class="TableStyle-table-BodyE-Column1-Body1">0x308</td>
                                    <td class="TableStyle-table-BodyD-Column1-Body1">
                                        <p>Non continuous clock control.</p>
                                    </td>
                                </tr>
                                <tr class="TableStyle-table-Body-Body1">
                                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DWC_mipicsi2_device_MemMap_PHY_PHY_ULPS_CTRL" class="olink">PHY_ULPS_CTRL
</a>
                                    </td>
                                    <td class="TableStyle-table-BodyE-Column1-Body1">0x30c</td>
                                    <td class="TableStyle-table-BodyD-Column1-Body1">
                                        <p>PHY ULPS control.</p>
                                    </td>
                                </tr>
                                <tr class="TableStyle-table-Body-Body1">
                                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DWC_mipicsi2_device_MemMap_PHY_CLKMGR_CFG" class="olink">CLKMGR_CFG
</a>
                                    </td>
                                    <td class="TableStyle-table-BodyE-Column1-Body1">0x310</td>
                                    <td class="TableStyle-table-BodyD-Column1-Body1">
                                        <p>Lanebyteclk divide configuration.</p>
                                    </td>
                                </tr>
                                <tr class="TableStyle-table-Body-Body1">
                                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DWC_mipicsi2_device_MemMap_PHY_PHY_CAL" class="olink">PHY_CAL
</a>
                                    </td>
                                    <td class="TableStyle-table-BodyE-Column1-Body1">0x314</td>
                                    <td class="TableStyle-table-BodyD-Column1-Body1">
                                        <p>D-PHY calibration.</p>
                                    </td>
                                </tr>
                                <tr class="TableStyle-table-Body-Body1">
                                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DWC_mipicsi2_device_MemMap_PHY_PHY_CAL_STATUS" class="olink">PHY_CAL_STATUS
</a>
                                    </td>
                                    <td class="TableStyle-table-BodyE-Column1-Body1">0x318</td>
                                    <td class="TableStyle-table-BodyD-Column1-Body1">
                                        <p>D-PHY calibration status.</p>
                                    </td>
                                </tr>
                                <tr class="TableStyle-table-Body-Body1">
                                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DWC_mipicsi2_device_MemMap_PHY_TO_CNT_CFG" class="olink">TO_CNT_CFG
</a>
                                    </td>
                                    <td class="TableStyle-table-BodyE-Column1-Body1">0x31c</td>
                                    <td class="TableStyle-table-BodyD-Column1-Body1">
                                        <p>Timeout counter configuration.</p>
                                    </td>
                                </tr>
                                <tr class="TableStyle-table-Body-Body1">
                                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DWC_mipicsi2_device_MemMap_PHY_PHY_MODE" class="olink">PHY_MODE
</a>
                                    </td>
                                    <td class="TableStyle-table-BodyE-Column1-Body1">0x320</td>
                                    <td class="TableStyle-table-BodyD-Column1-Body1">
                                        <p>PHY mode.</p>
                                    </td>
                                </tr>
                                <tr class="TableStyle-table-Body-Body1">
                                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DWC_mipicsi2_device_MemMap_PHY_PHY_TIMING_CALC_CTRL" class="olink">PHY_TIMING_CALC_CTRL
</a>
                                    </td>
                                    <td class="TableStyle-table-BodyE-Column1-Body1">0x328</td>
                                    <td class="TableStyle-table-BodyD-Column1-Body1">
                                        <p>PHY timing calculation control.</p>
                                    </td>
                                </tr>
                                <tr class="TableStyle-table-Body-Body1">
                                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DWC_mipicsi2_device_MemMap_PHY_PHY_TIMING_CALC_STATUS" class="olink">PHY_TIMING_CALC_STATUS
</a>
                                    </td>
                                    <td class="TableStyle-table-BodyE-Column1-Body1">0x32c</td>
                                    <td class="TableStyle-table-BodyD-Column1-Body1">
                                        <p>PHY timing calculation status.</p>
                                    </td>
                                </tr>
                                <tr class="TableStyle-table-Body-Body1">
                                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DWC_mipicsi2_device_MemMap_PHY_PHY_SWITCH_TIME_AUTO" class="olink">PHY_SWITCH_TIME_AUTO
</a>
                                    </td>
                                    <td class="TableStyle-table-BodyE-Column1-Body1">0x330</td>
                                    <td class="TableStyle-table-BodyD-Column1-Body1">
                                        <p>Automatically calculated PHY switch time.</p>
                                    </td>
                                </tr>
                                <tr class="TableStyle-table-Body-Body1">
                                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DWC_mipicsi2_device_MemMap_PHY_PHY_STATUS" class="olink">PHY_STATUS
</a>
                                    </td>
                                    <td class="TableStyle-table-BodyE-Column1-Body1">0x334</td>
                                    <td class="TableStyle-table-BodyD-Column1-Body1">
                                        <p>PHY status.</p>
                                    </td>
                                </tr>
                                <tr class="TableStyle-table-Body-Body1">
                                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DWC_mipicsi2_device_MemMap_PHY_PHY0_TST_CTRL0" class="olink">PHY0_TST_CTRL0
</a>
                                    </td>
                                    <td class="TableStyle-table-BodyE-Column1-Body1">0x338</td>
                                    <td class="TableStyle-table-BodyD-Column1-Body1">
                                        <p>D-PHY0 clock and clear pins control.</p>
                                    </td>
                                </tr>
                                <tr class="TableStyle-table-Body-Body1">
                                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DWC_mipicsi2_device_MemMap_PHY_PHY0_TST_CTRL1" class="olink">PHY0_TST_CTRL1
</a>
                                    </td>
                                    <td class="TableStyle-table-BodyE-Column1-Body1">0x33c</td>
                                    <td class="TableStyle-table-BodyD-Column1-Body1">
                                        <p>D-PHY0 data and enable pins control.</p>
                                    </td>
                                </tr>
                                <tr class="TableStyle-table-Body-Body1">
                                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DWC_mipicsi2_device_MemMap_PHY_TX_REG_CSI_EPD_EN_SSP" class="olink">TX_REG_CSI_EPD_EN_SSP
</a>
                                    </td>
                                    <td class="TableStyle-table-BodyE-Column1-Body1">0x348</td>
                                    <td class="TableStyle-table-BodyD-Column1-Body1">
                                        <p>EPD option control for short packet.</p>
                                    </td>
                                </tr>
                                <tr class="TableStyle-table-Body-Body1">
                                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DWC_mipicsi2_device_MemMap_PHY_TX_REG_CSI_EPD_OP_SLP" class="olink">TX_REG_CSI_EPD_OP_SLP
</a>
                                    </td>
                                    <td class="TableStyle-table-BodyE-Column1-Body1">0x34c</td>
                                    <td class="TableStyle-table-BodyD-Column1-Body1">
                                        <p>EPD option control for long packet.</p>
                                    </td>
                                </tr>
                                <tr class="TableStyle-table-Body-Body1">
                                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DWC_mipicsi2_device_MemMap_PHY_TX_REG_CSI_EPD_MISC_OPTIONS" class="olink">TX_REG_CSI_EPD_MISC_OPTIONS
</a>
                                    </td>
                                    <td class="TableStyle-table-BodyE-Column1-Body1">0x350</td>
                                    <td class="TableStyle-table-BodyD-Column1-Body1">
                                        <p>EPD misc options control.</p>
                                    </td>
                                </tr>
                                <tr class="TableStyle-table-Body-Body1">
                                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DWC_mipicsi2_device_MemMap_PHY_TX_REG_CSI_EPD_MAX" class="olink">TX_REG_CSI_EPD_MAX
</a>
                                    </td>
                                    <td class="TableStyle-table-BodyE-Column1-Body1">0x354</td>
                                    <td class="TableStyle-table-BodyD-Column1-Body1">
                                        <p>EPD spacer maximum number configuration.</p>
                                    </td>
                                </tr>
                                <tr class="TableStyle-table-Body-Body1">
                                    <td class="TableStyle-table-BodyB-Column1-Body1"><a href="details.html#H4-reg-DWC_mipicsi2_device_MemMap_PHY_PHY_HS_IDLE_TIME_AUTO" class="olink">PHY_HS_IDLE_TIME_AUTO
</a>
                                    </td>
                                    <td class="TableStyle-table-BodyB-Column1-Body1">0x35c</td>
                                    <td class="TableStyle-table-BodyA-Column1-Body1">
                                        <p>Automatically calculated HS_IDLE time.</p>
                                    </td>
                                </tr>
                            </tbody>
                        </table>
                        <p>&#160;</p>
                    </div>
                </div>
                
            </div>
        </div>
    </body>
</html>