v 20110115 2
C 1400 78500 0 0 0 Noqsi-title-B.sym
{
T 11400 79000 5 10 1 1 0 0 1
date=20130103
T 15300 79000 5 10 1 1 0 0 1
rev=1.0
T 16800 78700 5 10 1 1 0 0 1
auth=jpd
T 14600 79400 5 14 1 1 0 4 1
title=Bias Voltage Generator - 10uA per square
}
C 11000 84500 1 0 1 pch.sym
{
T 10200 85300 5 10 1 1 0 6 1
refdes=M1
T 10200 85100 5 8 1 1 0 6 1
model-name=pch
T 10200 84800 5 8 1 0 0 6 1
w=3u
T 10200 84600 5 8 1 0 0 6 1
l=3u
T 9600 85300 5 8 0 0 0 6 1
device=PMOS_TRANSISTOR
T 10800 85100 5 10 1 0 0 0 1
m=10
}
N 10300 85000 10300 85500 4
C 8800 84400 1 0 0 resistor-1.sym
{
T 9000 84700 5 10 1 1 0 0 1
refdes=R1
T 9100 84800 5 10 0 0 0 0 1
device=RESISTOR
T 9100 84200 5 10 1 1 0 0 1
value=11k
}
N 9700 84500 11000 84500 4
{
T 10600 84300 5 10 1 1 0 0 1
netname=VH
}
N 11000 84500 11000 85000 4
N 10300 85500 10400 85500 4
C 7500 83500 1 0 0 nch.sym
{
T 8300 84300 5 10 1 1 0 0 1
refdes=M2
T 8300 84100 5 8 1 1 0 0 1
model-name=nch
T 8300 83800 5 8 1 0 0 0 1
w=3u
T 8300 83600 5 8 1 0 0 0 1
l=3u
T 8900 84300 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 8300 83400 5 10 1 0 0 0 1
m=10
}
N 8800 84500 7500 84500 4
{
T 7600 84600 5 10 1 1 0 0 1
netname=VL
}
N 7500 85500 7500 84000 4
N 8200 83500 8200 84000 4
N 8200 83500 8100 83500 4
C 7300 85200 1 0 0 io.sym
{
T 8150 85450 5 10 1 1 0 0 1
refdes=P1
}
C 10800 84200 1 0 0 io.sym
{
T 11650 84450 5 10 1 1 0 0 1
refdes=P2
}
C 14200 81700 1 0 0 Bias10uA.sym
{
T 14400 82000 5 8 1 1 90 0 1
model-name=Bias10uA
T 14200 82900 5 10 1 1 0 0 1
refdes=X?
T 14200 81700 5 10 0 0 0 0 1
graphical=1
T 14600 83200 5 10 0 0 0 0 1
device=Bias10uA
}
T 9100 81100 8 10 0 2 0 0 1
graphical=1
T 12000 78700 9 10 1 0 0 0 1
1
T 13400 78700 9 10 1 0 0 0 1
1
C 8000 83200 1 0 0 Vss.sym
C 10200 85500 1 0 0 Vdd.sym
C 10200 80800 1 0 0 subcircuit.sym
{
T 10300 81000 5 10 0 1 0 0 1
device=spice-subcircuit
T 10300 81100 5 10 1 1 0 0 1
refdes=A1
T 10300 80800 5 10 1 1 0 0 1
model-name=Bias10uA
T 10300 80600 5 10 1 0 0 0 1
common=Vdd Vss
}
