<def f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1800' ll='1803' type='std::pair&lt;unsigned int, unsigned int&gt; llvm::TargetInstrInfo::decomposeMachineOperandsTargetFlags(unsigned int ) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1798'>/// Decompose the machine operand&apos;s target flags into two values - the direct
  /// target flag value and any of bit flags that are applied.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineOperand.cpp' l='535' u='c' c='_ZN4llvm14MachineOperand16printTargetFlagsERNS_11raw_ostreamERKS0_'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='5877' c='_ZNK4llvm16AArch64InstrInfo35decomposeMachineOperandsTargetFlagsEj'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='6924' c='_ZNK4llvm11SIInstrInfo35decomposeMachineOperandsTargetFlagsEj'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='5412' c='_ZNK4llvm16ARMBaseInstrInfo35decomposeMachineOperandsTargetFlagsEj'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='1979' c='_ZNK4llvm16HexagonInstrInfo35decomposeMachineOperandsTargetFlagsEj'/>
<ovr f='llvm/llvm/lib/Target/Lanai/LanaiInstrInfo.cpp' l='163' c='_ZNK4llvm14LanaiInstrInfo35decomposeMachineOperandsTargetFlagsEj'/>
<ovr f='llvm/llvm/lib/Target/Mips/MipsInstrInfo.cpp' l='809' c='_ZNK4llvm13MipsInstrInfo35decomposeMachineOperandsTargetFlagsEj'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='2859' c='_ZNK4llvm12PPCInstrInfo35decomposeMachineOperandsTargetFlagsEj'/>
<ovr f='llvm/llvm/lib/Target/RISCV/RISCVInstrInfo.cpp' l='702' c='_ZNK4llvm14RISCVInstrInfo35decomposeMachineOperandsTargetFlagsEj'/>
<ovr f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='8591' c='_ZNK4llvm12X86InstrInfo35decomposeMachineOperandsTargetFlagsEj'/>
