<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="0">
  <probeset name="xc7z020_1" active="false">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="20"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/input_ctrl_0_Vdc[19]"/>
        <net name="design_1_i/input_ctrl_0_Vdc[18]"/>
        <net name="design_1_i/input_ctrl_0_Vdc[17]"/>
        <net name="design_1_i/input_ctrl_0_Vdc[16]"/>
        <net name="design_1_i/input_ctrl_0_Vdc[15]"/>
        <net name="design_1_i/input_ctrl_0_Vdc[14]"/>
        <net name="design_1_i/input_ctrl_0_Vdc[13]"/>
        <net name="design_1_i/input_ctrl_0_Vdc[12]"/>
        <net name="design_1_i/input_ctrl_0_Vdc[11]"/>
        <net name="design_1_i/input_ctrl_0_Vdc[10]"/>
        <net name="design_1_i/input_ctrl_0_Vdc[9]"/>
        <net name="design_1_i/input_ctrl_0_Vdc[8]"/>
        <net name="design_1_i/input_ctrl_0_Vdc[7]"/>
        <net name="design_1_i/input_ctrl_0_Vdc[6]"/>
        <net name="design_1_i/input_ctrl_0_Vdc[5]"/>
        <net name="design_1_i/input_ctrl_0_Vdc[4]"/>
        <net name="design_1_i/input_ctrl_0_Vdc[3]"/>
        <net name="design_1_i/input_ctrl_0_Vdc[2]"/>
        <net name="design_1_i/input_ctrl_0_Vdc[1]"/>
        <net name="design_1_i/input_ctrl_0_Vdc[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="20"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/input_ctrl_0_Wref[19]"/>
        <net name="design_1_i/input_ctrl_0_Wref[18]"/>
        <net name="design_1_i/input_ctrl_0_Wref[17]"/>
        <net name="design_1_i/input_ctrl_0_Wref[16]"/>
        <net name="design_1_i/input_ctrl_0_Wref[15]"/>
        <net name="design_1_i/input_ctrl_0_Wref[14]"/>
        <net name="design_1_i/input_ctrl_0_Wref[13]"/>
        <net name="design_1_i/input_ctrl_0_Wref[12]"/>
        <net name="design_1_i/input_ctrl_0_Wref[11]"/>
        <net name="design_1_i/input_ctrl_0_Wref[10]"/>
        <net name="design_1_i/input_ctrl_0_Wref[9]"/>
        <net name="design_1_i/input_ctrl_0_Wref[8]"/>
        <net name="design_1_i/input_ctrl_0_Wref[7]"/>
        <net name="design_1_i/input_ctrl_0_Wref[6]"/>
        <net name="design_1_i/input_ctrl_0_Wref[5]"/>
        <net name="design_1_i/input_ctrl_0_Wref[4]"/>
        <net name="design_1_i/input_ctrl_0_Wref[3]"/>
        <net name="design_1_i/input_ctrl_0_Wref[2]"/>
        <net name="design_1_i/input_ctrl_0_Wref[1]"/>
        <net name="design_1_i/input_ctrl_0_Wref[0]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
