
RTC_Date_Time.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000632c  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000514  08006500  08006500  00016500  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006a14  08006a14  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08006a14  08006a14  00016a14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006a1c  08006a1c  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006a1c  08006a1c  00016a1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006a20  08006a20  00016a20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08006a24  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000a0  200001dc  08006c00  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000027c  08006c00  0002027c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b5a5  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001897  00000000  00000000  0002b7b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007f8  00000000  00000000  0002d048  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000760  00000000  00000000  0002d840  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000228fe  00000000  00000000  0002dfa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000aa61  00000000  00000000  0005089e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d70fe  00000000  00000000  0005b2ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001323fd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003290  00000000  00000000  00132450  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         000000cc  00000000  00000000  001356e0  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      000001b9  00000000  00000000  001357ac  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001dc 	.word	0x200001dc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080064e4 	.word	0x080064e4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e0 	.word	0x200001e0
 800020c:	080064e4 	.word	0x080064e4

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b96e 	b.w	8000edc <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	4604      	mov	r4, r0
 8000c20:	468c      	mov	ip, r1
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	f040 8083 	bne.w	8000d2e <__udivmoddi4+0x116>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d947      	bls.n	8000cbe <__udivmoddi4+0xa6>
 8000c2e:	fab2 f282 	clz	r2, r2
 8000c32:	b142      	cbz	r2, 8000c46 <__udivmoddi4+0x2e>
 8000c34:	f1c2 0020 	rsb	r0, r2, #32
 8000c38:	fa24 f000 	lsr.w	r0, r4, r0
 8000c3c:	4091      	lsls	r1, r2
 8000c3e:	4097      	lsls	r7, r2
 8000c40:	ea40 0c01 	orr.w	ip, r0, r1
 8000c44:	4094      	lsls	r4, r2
 8000c46:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c4a:	0c23      	lsrs	r3, r4, #16
 8000c4c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c50:	fa1f fe87 	uxth.w	lr, r7
 8000c54:	fb08 c116 	mls	r1, r8, r6, ip
 8000c58:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c60:	4299      	cmp	r1, r3
 8000c62:	d909      	bls.n	8000c78 <__udivmoddi4+0x60>
 8000c64:	18fb      	adds	r3, r7, r3
 8000c66:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c6a:	f080 8119 	bcs.w	8000ea0 <__udivmoddi4+0x288>
 8000c6e:	4299      	cmp	r1, r3
 8000c70:	f240 8116 	bls.w	8000ea0 <__udivmoddi4+0x288>
 8000c74:	3e02      	subs	r6, #2
 8000c76:	443b      	add	r3, r7
 8000c78:	1a5b      	subs	r3, r3, r1
 8000c7a:	b2a4      	uxth	r4, r4
 8000c7c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c80:	fb08 3310 	mls	r3, r8, r0, r3
 8000c84:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c88:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c8c:	45a6      	cmp	lr, r4
 8000c8e:	d909      	bls.n	8000ca4 <__udivmoddi4+0x8c>
 8000c90:	193c      	adds	r4, r7, r4
 8000c92:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c96:	f080 8105 	bcs.w	8000ea4 <__udivmoddi4+0x28c>
 8000c9a:	45a6      	cmp	lr, r4
 8000c9c:	f240 8102 	bls.w	8000ea4 <__udivmoddi4+0x28c>
 8000ca0:	3802      	subs	r0, #2
 8000ca2:	443c      	add	r4, r7
 8000ca4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ca8:	eba4 040e 	sub.w	r4, r4, lr
 8000cac:	2600      	movs	r6, #0
 8000cae:	b11d      	cbz	r5, 8000cb8 <__udivmoddi4+0xa0>
 8000cb0:	40d4      	lsrs	r4, r2
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	e9c5 4300 	strd	r4, r3, [r5]
 8000cb8:	4631      	mov	r1, r6
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	b902      	cbnz	r2, 8000cc2 <__udivmoddi4+0xaa>
 8000cc0:	deff      	udf	#255	; 0xff
 8000cc2:	fab2 f282 	clz	r2, r2
 8000cc6:	2a00      	cmp	r2, #0
 8000cc8:	d150      	bne.n	8000d6c <__udivmoddi4+0x154>
 8000cca:	1bcb      	subs	r3, r1, r7
 8000ccc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cd0:	fa1f f887 	uxth.w	r8, r7
 8000cd4:	2601      	movs	r6, #1
 8000cd6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cda:	0c21      	lsrs	r1, r4, #16
 8000cdc:	fb0e 331c 	mls	r3, lr, ip, r3
 8000ce0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ce4:	fb08 f30c 	mul.w	r3, r8, ip
 8000ce8:	428b      	cmp	r3, r1
 8000cea:	d907      	bls.n	8000cfc <__udivmoddi4+0xe4>
 8000cec:	1879      	adds	r1, r7, r1
 8000cee:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0xe2>
 8000cf4:	428b      	cmp	r3, r1
 8000cf6:	f200 80e9 	bhi.w	8000ecc <__udivmoddi4+0x2b4>
 8000cfa:	4684      	mov	ip, r0
 8000cfc:	1ac9      	subs	r1, r1, r3
 8000cfe:	b2a3      	uxth	r3, r4
 8000d00:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d04:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d08:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d0c:	fb08 f800 	mul.w	r8, r8, r0
 8000d10:	45a0      	cmp	r8, r4
 8000d12:	d907      	bls.n	8000d24 <__udivmoddi4+0x10c>
 8000d14:	193c      	adds	r4, r7, r4
 8000d16:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x10a>
 8000d1c:	45a0      	cmp	r8, r4
 8000d1e:	f200 80d9 	bhi.w	8000ed4 <__udivmoddi4+0x2bc>
 8000d22:	4618      	mov	r0, r3
 8000d24:	eba4 0408 	sub.w	r4, r4, r8
 8000d28:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d2c:	e7bf      	b.n	8000cae <__udivmoddi4+0x96>
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d909      	bls.n	8000d46 <__udivmoddi4+0x12e>
 8000d32:	2d00      	cmp	r5, #0
 8000d34:	f000 80b1 	beq.w	8000e9a <__udivmoddi4+0x282>
 8000d38:	2600      	movs	r6, #0
 8000d3a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d3e:	4630      	mov	r0, r6
 8000d40:	4631      	mov	r1, r6
 8000d42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d46:	fab3 f683 	clz	r6, r3
 8000d4a:	2e00      	cmp	r6, #0
 8000d4c:	d14a      	bne.n	8000de4 <__udivmoddi4+0x1cc>
 8000d4e:	428b      	cmp	r3, r1
 8000d50:	d302      	bcc.n	8000d58 <__udivmoddi4+0x140>
 8000d52:	4282      	cmp	r2, r0
 8000d54:	f200 80b8 	bhi.w	8000ec8 <__udivmoddi4+0x2b0>
 8000d58:	1a84      	subs	r4, r0, r2
 8000d5a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d5e:	2001      	movs	r0, #1
 8000d60:	468c      	mov	ip, r1
 8000d62:	2d00      	cmp	r5, #0
 8000d64:	d0a8      	beq.n	8000cb8 <__udivmoddi4+0xa0>
 8000d66:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d6a:	e7a5      	b.n	8000cb8 <__udivmoddi4+0xa0>
 8000d6c:	f1c2 0320 	rsb	r3, r2, #32
 8000d70:	fa20 f603 	lsr.w	r6, r0, r3
 8000d74:	4097      	lsls	r7, r2
 8000d76:	fa01 f002 	lsl.w	r0, r1, r2
 8000d7a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d7e:	40d9      	lsrs	r1, r3
 8000d80:	4330      	orrs	r0, r6
 8000d82:	0c03      	lsrs	r3, r0, #16
 8000d84:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d88:	fa1f f887 	uxth.w	r8, r7
 8000d8c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d90:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d94:	fb06 f108 	mul.w	r1, r6, r8
 8000d98:	4299      	cmp	r1, r3
 8000d9a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d9e:	d909      	bls.n	8000db4 <__udivmoddi4+0x19c>
 8000da0:	18fb      	adds	r3, r7, r3
 8000da2:	f106 3cff 	add.w	ip, r6, #4294967295
 8000da6:	f080 808d 	bcs.w	8000ec4 <__udivmoddi4+0x2ac>
 8000daa:	4299      	cmp	r1, r3
 8000dac:	f240 808a 	bls.w	8000ec4 <__udivmoddi4+0x2ac>
 8000db0:	3e02      	subs	r6, #2
 8000db2:	443b      	add	r3, r7
 8000db4:	1a5b      	subs	r3, r3, r1
 8000db6:	b281      	uxth	r1, r0
 8000db8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dbc:	fb0e 3310 	mls	r3, lr, r0, r3
 8000dc0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dc4:	fb00 f308 	mul.w	r3, r0, r8
 8000dc8:	428b      	cmp	r3, r1
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x1c4>
 8000dcc:	1879      	adds	r1, r7, r1
 8000dce:	f100 3cff 	add.w	ip, r0, #4294967295
 8000dd2:	d273      	bcs.n	8000ebc <__udivmoddi4+0x2a4>
 8000dd4:	428b      	cmp	r3, r1
 8000dd6:	d971      	bls.n	8000ebc <__udivmoddi4+0x2a4>
 8000dd8:	3802      	subs	r0, #2
 8000dda:	4439      	add	r1, r7
 8000ddc:	1acb      	subs	r3, r1, r3
 8000dde:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000de2:	e778      	b.n	8000cd6 <__udivmoddi4+0xbe>
 8000de4:	f1c6 0c20 	rsb	ip, r6, #32
 8000de8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dec:	fa22 f30c 	lsr.w	r3, r2, ip
 8000df0:	431c      	orrs	r4, r3
 8000df2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000df6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dfa:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dfe:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e02:	431f      	orrs	r7, r3
 8000e04:	0c3b      	lsrs	r3, r7, #16
 8000e06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e0a:	fa1f f884 	uxth.w	r8, r4
 8000e0e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e12:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e16:	fb09 fa08 	mul.w	sl, r9, r8
 8000e1a:	458a      	cmp	sl, r1
 8000e1c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e20:	fa00 f306 	lsl.w	r3, r0, r6
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x220>
 8000e26:	1861      	adds	r1, r4, r1
 8000e28:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e2c:	d248      	bcs.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e2e:	458a      	cmp	sl, r1
 8000e30:	d946      	bls.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e32:	f1a9 0902 	sub.w	r9, r9, #2
 8000e36:	4421      	add	r1, r4
 8000e38:	eba1 010a 	sub.w	r1, r1, sl
 8000e3c:	b2bf      	uxth	r7, r7
 8000e3e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e42:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e46:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e4a:	fb00 f808 	mul.w	r8, r0, r8
 8000e4e:	45b8      	cmp	r8, r7
 8000e50:	d907      	bls.n	8000e62 <__udivmoddi4+0x24a>
 8000e52:	19e7      	adds	r7, r4, r7
 8000e54:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e58:	d22e      	bcs.n	8000eb8 <__udivmoddi4+0x2a0>
 8000e5a:	45b8      	cmp	r8, r7
 8000e5c:	d92c      	bls.n	8000eb8 <__udivmoddi4+0x2a0>
 8000e5e:	3802      	subs	r0, #2
 8000e60:	4427      	add	r7, r4
 8000e62:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e66:	eba7 0708 	sub.w	r7, r7, r8
 8000e6a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e6e:	454f      	cmp	r7, r9
 8000e70:	46c6      	mov	lr, r8
 8000e72:	4649      	mov	r1, r9
 8000e74:	d31a      	bcc.n	8000eac <__udivmoddi4+0x294>
 8000e76:	d017      	beq.n	8000ea8 <__udivmoddi4+0x290>
 8000e78:	b15d      	cbz	r5, 8000e92 <__udivmoddi4+0x27a>
 8000e7a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e7e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e82:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e86:	40f2      	lsrs	r2, r6
 8000e88:	ea4c 0202 	orr.w	r2, ip, r2
 8000e8c:	40f7      	lsrs	r7, r6
 8000e8e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e92:	2600      	movs	r6, #0
 8000e94:	4631      	mov	r1, r6
 8000e96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e9a:	462e      	mov	r6, r5
 8000e9c:	4628      	mov	r0, r5
 8000e9e:	e70b      	b.n	8000cb8 <__udivmoddi4+0xa0>
 8000ea0:	4606      	mov	r6, r0
 8000ea2:	e6e9      	b.n	8000c78 <__udivmoddi4+0x60>
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	e6fd      	b.n	8000ca4 <__udivmoddi4+0x8c>
 8000ea8:	4543      	cmp	r3, r8
 8000eaa:	d2e5      	bcs.n	8000e78 <__udivmoddi4+0x260>
 8000eac:	ebb8 0e02 	subs.w	lr, r8, r2
 8000eb0:	eb69 0104 	sbc.w	r1, r9, r4
 8000eb4:	3801      	subs	r0, #1
 8000eb6:	e7df      	b.n	8000e78 <__udivmoddi4+0x260>
 8000eb8:	4608      	mov	r0, r1
 8000eba:	e7d2      	b.n	8000e62 <__udivmoddi4+0x24a>
 8000ebc:	4660      	mov	r0, ip
 8000ebe:	e78d      	b.n	8000ddc <__udivmoddi4+0x1c4>
 8000ec0:	4681      	mov	r9, r0
 8000ec2:	e7b9      	b.n	8000e38 <__udivmoddi4+0x220>
 8000ec4:	4666      	mov	r6, ip
 8000ec6:	e775      	b.n	8000db4 <__udivmoddi4+0x19c>
 8000ec8:	4630      	mov	r0, r6
 8000eca:	e74a      	b.n	8000d62 <__udivmoddi4+0x14a>
 8000ecc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ed0:	4439      	add	r1, r7
 8000ed2:	e713      	b.n	8000cfc <__udivmoddi4+0xe4>
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	443c      	add	r4, r7
 8000ed8:	e724      	b.n	8000d24 <__udivmoddi4+0x10c>
 8000eda:	bf00      	nop

08000edc <__aeabi_idiv0>:
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop

08000ee0 <SysTick_Handler>:
 *      Author: Oliver
 */

#include "main.h"

void SysTick_Handler(void) {
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	af00      	add	r7, sp, #0

	HAL_IncTick();
 8000ee4:	f000 fb62 	bl	80015ac <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8000ee8:	f000 fcae 	bl	8001848 <HAL_SYSTICK_IRQHandler>
}
 8000eec:	bf00      	nop
 8000eee:	bd80      	pop	{r7, pc}

08000ef0 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void) {
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	af00      	add	r7, sp, #0

	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8000ef4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000ef8:	f000 fe48 	bl	8001b8c <HAL_GPIO_EXTI_IRQHandler>
}
 8000efc:	bf00      	nop
 8000efe:	bd80      	pop	{r7, pc}

08000f00 <printmsg>:
char* getDayOfWeek(uint8_t number);

UART_HandleTypeDef huart2;
RTC_HandleTypeDef hrtc;

void printmsg(char *format, ...) {
 8000f00:	b40f      	push	{r0, r1, r2, r3}
 8000f02:	b580      	push	{r7, lr}
 8000f04:	b096      	sub	sp, #88	; 0x58
 8000f06:	af00      	add	r7, sp, #0

	char str[80];

	/* Extract the argument list using VA apis */
	va_list args;
	va_start(args, format);
 8000f08:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000f0c:	607b      	str	r3, [r7, #4]
	vsprintf(str, format, args);
 8000f0e:	f107 0308 	add.w	r3, r7, #8
 8000f12:	687a      	ldr	r2, [r7, #4]
 8000f14:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8000f16:	4618      	mov	r0, r3
 8000f18:	f003 f880 	bl	800401c <vsiprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)str, strlen(str), HAL_MAX_DELAY);
 8000f1c:	f107 0308 	add.w	r3, r7, #8
 8000f20:	4618      	mov	r0, r3
 8000f22:	f7ff f975 	bl	8000210 <strlen>
 8000f26:	4603      	mov	r3, r0
 8000f28:	b29a      	uxth	r2, r3
 8000f2a:	f107 0108 	add.w	r1, r7, #8
 8000f2e:	f04f 33ff 	mov.w	r3, #4294967295
 8000f32:	4805      	ldr	r0, [pc, #20]	; (8000f48 <printmsg+0x48>)
 8000f34:	f002 f8fd 	bl	8003132 <HAL_UART_Transmit>
	va_end(args);
}
 8000f38:	bf00      	nop
 8000f3a:	3758      	adds	r7, #88	; 0x58
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000f42:	b004      	add	sp, #16
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop
 8000f48:	20000224 	.word	0x20000224

08000f4c <main>:

int main(void) {
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	af00      	add	r7, sp, #0

	HAL_Init(); //Systick interrupt initialized here
 8000f50:	f000 fada 	bl	8001508 <HAL_Init>

	SystemClock_Config_HSE(SYS_CLOCK_FREQ_50MHZ);
 8000f54:	2032      	movs	r0, #50	; 0x32
 8000f56:	f000 f833 	bl	8000fc0 <SystemClock_Config_HSE>

	GPIO_Init();
 8000f5a:	f000 f8cd 	bl	80010f8 <GPIO_Init>
	UART2_Init();
 8000f5e:	f000 f917 	bl	8001190 <UART2_Init>

	printmsg("This is the RTC Calendar Test program\r\n");
 8000f62:	4813      	ldr	r0, [pc, #76]	; (8000fb0 <main+0x64>)
 8000f64:	f7ff ffcc 	bl	8000f00 <printmsg>
	RTC_Init();
 8000f68:	f000 f938 	bl	80011dc <RTC_Init>

	if(__HAL_PWR_GET_FLAG(PWR_FLAG_SB) != RESET)
 8000f6c:	4b11      	ldr	r3, [pc, #68]	; (8000fb4 <main+0x68>)
 8000f6e:	685b      	ldr	r3, [r3, #4]
 8000f70:	f003 0302 	and.w	r3, r3, #2
 8000f74:	2b02      	cmp	r3, #2
 8000f76:	d111      	bne.n	8000f9c <main+0x50>
	{
		__HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);
 8000f78:	4b0e      	ldr	r3, [pc, #56]	; (8000fb4 <main+0x68>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	4a0d      	ldr	r2, [pc, #52]	; (8000fb4 <main+0x68>)
 8000f7e:	f043 0308 	orr.w	r3, r3, #8
 8000f82:	6013      	str	r3, [r2, #0]
		__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 8000f84:	4b0b      	ldr	r3, [pc, #44]	; (8000fb4 <main+0x68>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	4a0a      	ldr	r2, [pc, #40]	; (8000fb4 <main+0x68>)
 8000f8a:	f043 0304 	orr.w	r3, r3, #4
 8000f8e:	6013      	str	r3, [r2, #0]
		printmsg("Woke up from STANDBY\r\n");
 8000f90:	4809      	ldr	r0, [pc, #36]	; (8000fb8 <main+0x6c>)
 8000f92:	f7ff ffb5 	bl	8000f00 <printmsg>
		HAL_GPIO_EXTI_Callback(0);
 8000f96:	2000      	movs	r0, #0
 8000f98:	f000 f982 	bl	80012a0 <HAL_GPIO_EXTI_Callback>
	}

	//RTC_CalendarConfig();

	//Enable the wakeup pin 1 in pwr_csr register (PA0)
	HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1);
 8000f9c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000fa0:	f000 fe0c 	bl	8001bbc <HAL_PWR_EnableWakeUpPin>

	printmsg("Went to STANDBY mode\r\n");
 8000fa4:	4805      	ldr	r0, [pc, #20]	; (8000fbc <main+0x70>)
 8000fa6:	f7ff ffab 	bl	8000f00 <printmsg>
	HAL_PWR_EnterSTANDBYMode();
 8000faa:	f000 fe19 	bl	8001be0 <HAL_PWR_EnterSTANDBYMode>

	while(1)
 8000fae:	e7fe      	b.n	8000fae <main+0x62>
 8000fb0:	08006550 	.word	0x08006550
 8000fb4:	40007000 	.word	0x40007000
 8000fb8:	08006578 	.word	0x08006578
 8000fbc:	08006590 	.word	0x08006590

08000fc0 <SystemClock_Config_HSE>:
	{}

	return 0;
}

void SystemClock_Config_HSE(uint8_t clock_freq) {
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b096      	sub	sp, #88	; 0x58
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	71fb      	strb	r3, [r7, #7]

	RCC_OscInitTypeDef osc_init;
	RCC_ClkInitTypeDef clk_init;
	uint8_t flash_latency = 0;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	//Using HSE to derive PLL
	//Activate LSE Crystal Oscillator on Nucleo Board
	osc_init.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000fd0:	2301      	movs	r3, #1
 8000fd2:	623b      	str	r3, [r7, #32]
	osc_init.HSEState = RCC_HSE_ON;
 8000fd4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000fd8:	627b      	str	r3, [r7, #36]	; 0x24
	osc_init.PLL.PLLState = RCC_PLL_ON;
 8000fda:	2302      	movs	r3, #2
 8000fdc:	63bb      	str	r3, [r7, #56]	; 0x38
	osc_init.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000fde:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000fe2:	63fb      	str	r3, [r7, #60]	; 0x3c

	switch(clock_freq) {
 8000fe4:	79fb      	ldrb	r3, [r7, #7]
 8000fe6:	2b78      	cmp	r3, #120	; 0x78
 8000fe8:	d03a      	beq.n	8001060 <SystemClock_Config_HSE+0xa0>
 8000fea:	2b78      	cmp	r3, #120	; 0x78
 8000fec:	dc7d      	bgt.n	80010ea <SystemClock_Config_HSE+0x12a>
 8000fee:	2b32      	cmp	r3, #50	; 0x32
 8000ff0:	d002      	beq.n	8000ff8 <SystemClock_Config_HSE+0x38>
 8000ff2:	2b54      	cmp	r3, #84	; 0x54
 8000ff4:	d01a      	beq.n	800102c <SystemClock_Config_HSE+0x6c>
			clk_init.APB2CLKDivider = RCC_HCLK_DIV2;
			flash_latency = 3;
			break;
		}
		default:
			return;
 8000ff6:	e078      	b.n	80010ea <SystemClock_Config_HSE+0x12a>
			osc_init.PLL.PLLM = 16;
 8000ff8:	2310      	movs	r3, #16
 8000ffa:	643b      	str	r3, [r7, #64]	; 0x40
			osc_init.PLL.PLLN = 100;
 8000ffc:	2364      	movs	r3, #100	; 0x64
 8000ffe:	647b      	str	r3, [r7, #68]	; 0x44
			osc_init.PLL.PLLP = RCC_PLLP_DIV2;
 8001000:	2302      	movs	r3, #2
 8001002:	64bb      	str	r3, [r7, #72]	; 0x48
			osc_init.PLL.PLLQ = 2;
 8001004:	2302      	movs	r3, #2
 8001006:	64fb      	str	r3, [r7, #76]	; 0x4c
			osc_init.PLL.PLLR = 2;
 8001008:	2302      	movs	r3, #2
 800100a:	653b      	str	r3, [r7, #80]	; 0x50
			clk_init.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | \
 800100c:	230f      	movs	r3, #15
 800100e:	60fb      	str	r3, [r7, #12]
			clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001010:	2302      	movs	r3, #2
 8001012:	613b      	str	r3, [r7, #16]
			clk_init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001014:	2300      	movs	r3, #0
 8001016:	617b      	str	r3, [r7, #20]
			clk_init.APB1CLKDivider = RCC_HCLK_DIV2;
 8001018:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800101c:	61bb      	str	r3, [r7, #24]
			clk_init.APB2CLKDivider = RCC_HCLK_DIV2;
 800101e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001022:	61fb      	str	r3, [r7, #28]
			flash_latency = 1;
 8001024:	2301      	movs	r3, #1
 8001026:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			break;
 800102a:	e033      	b.n	8001094 <SystemClock_Config_HSE+0xd4>
			osc_init.PLL.PLLM = 16;
 800102c:	2310      	movs	r3, #16
 800102e:	643b      	str	r3, [r7, #64]	; 0x40
			osc_init.PLL.PLLN = 168;
 8001030:	23a8      	movs	r3, #168	; 0xa8
 8001032:	647b      	str	r3, [r7, #68]	; 0x44
			osc_init.PLL.PLLP = RCC_PLLP_DIV2;
 8001034:	2302      	movs	r3, #2
 8001036:	64bb      	str	r3, [r7, #72]	; 0x48
			osc_init.PLL.PLLQ = 2;
 8001038:	2302      	movs	r3, #2
 800103a:	64fb      	str	r3, [r7, #76]	; 0x4c
			osc_init.PLL.PLLR = 2;
 800103c:	2302      	movs	r3, #2
 800103e:	653b      	str	r3, [r7, #80]	; 0x50
			clk_init.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | \
 8001040:	230f      	movs	r3, #15
 8001042:	60fb      	str	r3, [r7, #12]
			clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001044:	2302      	movs	r3, #2
 8001046:	613b      	str	r3, [r7, #16]
			clk_init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001048:	2300      	movs	r3, #0
 800104a:	617b      	str	r3, [r7, #20]
			clk_init.APB1CLKDivider = RCC_HCLK_DIV2;
 800104c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001050:	61bb      	str	r3, [r7, #24]
			clk_init.APB2CLKDivider = RCC_HCLK_DIV2;
 8001052:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001056:	61fb      	str	r3, [r7, #28]
			flash_latency = 2;
 8001058:	2302      	movs	r3, #2
 800105a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			break;
 800105e:	e019      	b.n	8001094 <SystemClock_Config_HSE+0xd4>
			osc_init.PLL.PLLM = 16;
 8001060:	2310      	movs	r3, #16
 8001062:	643b      	str	r3, [r7, #64]	; 0x40
			osc_init.PLL.PLLN = 240;
 8001064:	23f0      	movs	r3, #240	; 0xf0
 8001066:	647b      	str	r3, [r7, #68]	; 0x44
			osc_init.PLL.PLLP = RCC_PLLP_DIV2;
 8001068:	2302      	movs	r3, #2
 800106a:	64bb      	str	r3, [r7, #72]	; 0x48
			osc_init.PLL.PLLQ = 2;
 800106c:	2302      	movs	r3, #2
 800106e:	64fb      	str	r3, [r7, #76]	; 0x4c
			osc_init.PLL.PLLR = 2;
 8001070:	2302      	movs	r3, #2
 8001072:	653b      	str	r3, [r7, #80]	; 0x50
			clk_init.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | \
 8001074:	230f      	movs	r3, #15
 8001076:	60fb      	str	r3, [r7, #12]
			clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001078:	2302      	movs	r3, #2
 800107a:	613b      	str	r3, [r7, #16]
			clk_init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800107c:	2300      	movs	r3, #0
 800107e:	617b      	str	r3, [r7, #20]
			clk_init.APB1CLKDivider = RCC_HCLK_DIV4;
 8001080:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001084:	61bb      	str	r3, [r7, #24]
			clk_init.APB2CLKDivider = RCC_HCLK_DIV2;
 8001086:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800108a:	61fb      	str	r3, [r7, #28]
			flash_latency = 3;
 800108c:	2303      	movs	r3, #3
 800108e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			break;
 8001092:	bf00      	nop
	}

	if(HAL_RCC_OscConfig(&osc_init) != HAL_OK) {
 8001094:	f107 0320 	add.w	r3, r7, #32
 8001098:	4618      	mov	r0, r3
 800109a:	f001 fbaf 	bl	80027fc <HAL_RCC_OscConfig>
 800109e:	4603      	mov	r3, r0
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d001      	beq.n	80010a8 <SystemClock_Config_HSE+0xe8>
		Error_handler();
 80010a4:	f000 f93a 	bl	800131c <Error_handler>
	}

	if(HAL_RCC_ClockConfig(&clk_init, flash_latency) != HAL_OK) {
 80010a8:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 80010ac:	f107 030c 	add.w	r3, r7, #12
 80010b0:	4611      	mov	r1, r2
 80010b2:	4618      	mov	r0, r3
 80010b4:	f000 fdac 	bl	8001c10 <HAL_RCC_ClockConfig>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d001      	beq.n	80010c2 <SystemClock_Config_HSE+0x102>
		Error_handler();
 80010be:	f000 f92d 	bl	800131c <Error_handler>
	}

	//Configure the SYSTICK timer interrupt frequency for every 1ms
	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / 1000);
 80010c2:	f000 fe8b 	bl	8001ddc <HAL_RCC_GetHCLKFreq>
 80010c6:	4603      	mov	r3, r0
 80010c8:	4a0a      	ldr	r2, [pc, #40]	; (80010f4 <SystemClock_Config_HSE+0x134>)
 80010ca:	fba2 2303 	umull	r2, r3, r2, r3
 80010ce:	099b      	lsrs	r3, r3, #6
 80010d0:	4618      	mov	r0, r3
 80010d2:	f000 fb90 	bl	80017f6 <HAL_SYSTICK_Config>
	//Configure SYSTICK
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80010d6:	2004      	movs	r0, #4
 80010d8:	f000 fb9a 	bl	8001810 <HAL_SYSTICK_CLKSourceConfig>
	//SYSTICK IRQn interrupt configuration
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80010dc:	2200      	movs	r2, #0
 80010de:	2100      	movs	r1, #0
 80010e0:	f04f 30ff 	mov.w	r0, #4294967295
 80010e4:	f000 fb5d 	bl	80017a2 <HAL_NVIC_SetPriority>
 80010e8:	e000      	b.n	80010ec <SystemClock_Config_HSE+0x12c>
			return;
 80010ea:	bf00      	nop

}
 80010ec:	3758      	adds	r7, #88	; 0x58
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	10624dd3 	.word	0x10624dd3

080010f8 <GPIO_Init>:

void GPIO_Init(void) {
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b08c      	sub	sp, #48	; 0x30
 80010fc:	af00      	add	r7, sp, #0

	__HAL_RCC_GPIOA_CLK_ENABLE();
 80010fe:	2300      	movs	r3, #0
 8001100:	607b      	str	r3, [r7, #4]
 8001102:	4b20      	ldr	r3, [pc, #128]	; (8001184 <GPIO_Init+0x8c>)
 8001104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001106:	4a1f      	ldr	r2, [pc, #124]	; (8001184 <GPIO_Init+0x8c>)
 8001108:	f043 0301 	orr.w	r3, r3, #1
 800110c:	6313      	str	r3, [r2, #48]	; 0x30
 800110e:	4b1d      	ldr	r3, [pc, #116]	; (8001184 <GPIO_Init+0x8c>)
 8001110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001112:	f003 0301 	and.w	r3, r3, #1
 8001116:	607b      	str	r3, [r7, #4]
 8001118:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800111a:	2300      	movs	r3, #0
 800111c:	603b      	str	r3, [r7, #0]
 800111e:	4b19      	ldr	r3, [pc, #100]	; (8001184 <GPIO_Init+0x8c>)
 8001120:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001122:	4a18      	ldr	r2, [pc, #96]	; (8001184 <GPIO_Init+0x8c>)
 8001124:	f043 0304 	orr.w	r3, r3, #4
 8001128:	6313      	str	r3, [r2, #48]	; 0x30
 800112a:	4b16      	ldr	r3, [pc, #88]	; (8001184 <GPIO_Init+0x8c>)
 800112c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800112e:	f003 0304 	and.w	r3, r3, #4
 8001132:	603b      	str	r3, [r7, #0]
 8001134:	683b      	ldr	r3, [r7, #0]

	GPIO_InitTypeDef ledgpio, buttongpio;

	ledgpio.Pin = GPIO_PIN_5;
 8001136:	2320      	movs	r3, #32
 8001138:	61fb      	str	r3, [r7, #28]
	ledgpio.Mode = GPIO_MODE_OUTPUT_PP;
 800113a:	2301      	movs	r3, #1
 800113c:	623b      	str	r3, [r7, #32]
	ledgpio.Pull = GPIO_NOPULL;
 800113e:	2300      	movs	r3, #0
 8001140:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOA, &ledgpio);
 8001142:	f107 031c 	add.w	r3, r7, #28
 8001146:	4619      	mov	r1, r3
 8001148:	480f      	ldr	r0, [pc, #60]	; (8001188 <GPIO_Init+0x90>)
 800114a:	f000 fb8b 	bl	8001864 <HAL_GPIO_Init>

	buttongpio.Pin = GPIO_PIN_13;
 800114e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001152:	60bb      	str	r3, [r7, #8]
	buttongpio.Mode = GPIO_MODE_IT_FALLING;
 8001154:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001158:	60fb      	str	r3, [r7, #12]
	buttongpio.Pull = GPIO_NOPULL;
 800115a:	2300      	movs	r3, #0
 800115c:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOC, &buttongpio);
 800115e:	f107 0308 	add.w	r3, r7, #8
 8001162:	4619      	mov	r1, r3
 8001164:	4809      	ldr	r0, [pc, #36]	; (800118c <GPIO_Init+0x94>)
 8001166:	f000 fb7d 	bl	8001864 <HAL_GPIO_Init>

	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 15, 0);
 800116a:	2200      	movs	r2, #0
 800116c:	210f      	movs	r1, #15
 800116e:	2028      	movs	r0, #40	; 0x28
 8001170:	f000 fb17 	bl	80017a2 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001174:	2028      	movs	r0, #40	; 0x28
 8001176:	f000 fb30 	bl	80017da <HAL_NVIC_EnableIRQ>
}
 800117a:	bf00      	nop
 800117c:	3730      	adds	r7, #48	; 0x30
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}
 8001182:	bf00      	nop
 8001184:	40023800 	.word	0x40023800
 8001188:	40020000 	.word	0x40020000
 800118c:	40020800 	.word	0x40020800

08001190 <UART2_Init>:

void UART2_Init(void) {
 8001190:	b580      	push	{r7, lr}
 8001192:	af00      	add	r7, sp, #0

	huart2.Instance = USART2; //linking
 8001194:	4b0f      	ldr	r3, [pc, #60]	; (80011d4 <UART2_Init+0x44>)
 8001196:	4a10      	ldr	r2, [pc, #64]	; (80011d8 <UART2_Init+0x48>)
 8001198:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 800119a:	4b0e      	ldr	r3, [pc, #56]	; (80011d4 <UART2_Init+0x44>)
 800119c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80011a0:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80011a2:	4b0c      	ldr	r3, [pc, #48]	; (80011d4 <UART2_Init+0x44>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80011a8:	4b0a      	ldr	r3, [pc, #40]	; (80011d4 <UART2_Init+0x44>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80011ae:	4b09      	ldr	r3, [pc, #36]	; (80011d4 <UART2_Init+0x44>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	611a      	str	r2, [r3, #16]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011b4:	4b07      	ldr	r3, [pc, #28]	; (80011d4 <UART2_Init+0x44>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	619a      	str	r2, [r3, #24]
	huart2.Init.Mode = UART_MODE_TX;
 80011ba:	4b06      	ldr	r3, [pc, #24]	; (80011d4 <UART2_Init+0x44>)
 80011bc:	2208      	movs	r2, #8
 80011be:	615a      	str	r2, [r3, #20]

	if(HAL_UART_Init(&huart2) != HAL_OK) {
 80011c0:	4804      	ldr	r0, [pc, #16]	; (80011d4 <UART2_Init+0x44>)
 80011c2:	f001 ff69 	bl	8003098 <HAL_UART_Init>
 80011c6:	4603      	mov	r3, r0
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d001      	beq.n	80011d0 <UART2_Init+0x40>

		//There is a problem
		Error_handler();
 80011cc:	f000 f8a6 	bl	800131c <Error_handler>
	}
}
 80011d0:	bf00      	nop
 80011d2:	bd80      	pop	{r7, pc}
 80011d4:	20000224 	.word	0x20000224
 80011d8:	40004400 	.word	0x40004400

080011dc <RTC_Init>:

void RTC_Init(void) {
 80011dc:	b580      	push	{r7, lr}
 80011de:	af00      	add	r7, sp, #0

	hrtc.Instance = RTC;
 80011e0:	4b0f      	ldr	r3, [pc, #60]	; (8001220 <RTC_Init+0x44>)
 80011e2:	4a10      	ldr	r2, [pc, #64]	; (8001224 <RTC_Init+0x48>)
 80011e4:	601a      	str	r2, [r3, #0]
	hrtc.Init.HourFormat = RTC_HOURFORMAT_12;
 80011e6:	4b0e      	ldr	r3, [pc, #56]	; (8001220 <RTC_Init+0x44>)
 80011e8:	2240      	movs	r2, #64	; 0x40
 80011ea:	605a      	str	r2, [r3, #4]
	hrtc.Init.AsynchPrediv = 0x7F; 	//127   (+1 = 128 because division of 1+prescaler)
 80011ec:	4b0c      	ldr	r3, [pc, #48]	; (8001220 <RTC_Init+0x44>)
 80011ee:	227f      	movs	r2, #127	; 0x7f
 80011f0:	609a      	str	r2, [r3, #8]
	hrtc.Init.SynchPrediv = 0xFF; 	//255   (+1 = 256 because division of 1+prescaler)
 80011f2:	4b0b      	ldr	r3, [pc, #44]	; (8001220 <RTC_Init+0x44>)
 80011f4:	22ff      	movs	r2, #255	; 0xff
 80011f6:	60da      	str	r2, [r3, #12]
	hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80011f8:	4b09      	ldr	r3, [pc, #36]	; (8001220 <RTC_Init+0x44>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	611a      	str	r2, [r3, #16]
	hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_LOW; //doesn't matter if output disabled
 80011fe:	4b08      	ldr	r3, [pc, #32]	; (8001220 <RTC_Init+0x44>)
 8001200:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001204:	615a      	str	r2, [r3, #20]
	hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;   //doesn't matter if output disabled
 8001206:	4b06      	ldr	r3, [pc, #24]	; (8001220 <RTC_Init+0x44>)
 8001208:	2200      	movs	r2, #0
 800120a:	619a      	str	r2, [r3, #24]

	if(HAL_RTC_Init(&hrtc) != HAL_OK) {
 800120c:	4804      	ldr	r0, [pc, #16]	; (8001220 <RTC_Init+0x44>)
 800120e:	f001 fd93 	bl	8002d38 <HAL_RTC_Init>
 8001212:	4603      	mov	r3, r0
 8001214:	2b00      	cmp	r3, #0
 8001216:	d001      	beq.n	800121c <RTC_Init+0x40>
		Error_handler();
 8001218:	f000 f880 	bl	800131c <Error_handler>
	}
}
 800121c:	bf00      	nop
 800121e:	bd80      	pop	{r7, pc}
 8001220:	20000204 	.word	0x20000204
 8001224:	40002800 	.word	0x40002800

08001228 <getAMPM>:
	if(HAL_RTC_SetDate(&hrtc, &RTC_DateInit, RTC_FORMAT_BIN) != HAL_OK) {
		Error_handler();
	}
}

char* getAMPM(uint8_t number) {
 8001228:	b480      	push	{r7}
 800122a:	b087      	sub	sp, #28
 800122c:	af00      	add	r7, sp, #0
 800122e:	4603      	mov	r3, r0
 8001230:	71fb      	strb	r3, [r7, #7]

	char *AMPM[] = { "AM", "PM", "ER"};
 8001232:	4a0b      	ldr	r2, [pc, #44]	; (8001260 <getAMPM+0x38>)
 8001234:	f107 030c 	add.w	r3, r7, #12
 8001238:	ca07      	ldmia	r2, {r0, r1, r2}
 800123a:	e883 0007 	stmia.w	r3, {r0, r1, r2}

	if(number == RTC_HOURFORMAT12_AM)
 800123e:	79fb      	ldrb	r3, [r7, #7]
 8001240:	2b00      	cmp	r3, #0
 8001242:	d101      	bne.n	8001248 <getAMPM+0x20>
		//AM
		return AMPM[0];
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	e005      	b.n	8001254 <getAMPM+0x2c>
	else if(number == RTC_HOURFORMAT12_PM)
 8001248:	79fb      	ldrb	r3, [r7, #7]
 800124a:	2b40      	cmp	r3, #64	; 0x40
 800124c:	d101      	bne.n	8001252 <getAMPM+0x2a>
		//PM
		return AMPM[1];
 800124e:	693b      	ldr	r3, [r7, #16]
 8001250:	e000      	b.n	8001254 <getAMPM+0x2c>
	else
		//Error
		return AMPM[2];
 8001252:	697b      	ldr	r3, [r7, #20]
}
 8001254:	4618      	mov	r0, r3
 8001256:	371c      	adds	r7, #28
 8001258:	46bd      	mov	sp, r7
 800125a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125e:	4770      	bx	lr
 8001260:	080065a8 	.word	0x080065a8

08001264 <getDayOfWeek>:

char* getDayOfWeek(uint8_t number) {
 8001264:	b4b0      	push	{r4, r5, r7}
 8001266:	b08b      	sub	sp, #44	; 0x2c
 8001268:	af00      	add	r7, sp, #0
 800126a:	4603      	mov	r3, r0
 800126c:	71fb      	strb	r3, [r7, #7]

	char *weekday[] = { "Monday", "Tuesday", "Wednesday", "Thursday", "Friday", "Saturday", "Sunday"};
 800126e:	4b0b      	ldr	r3, [pc, #44]	; (800129c <getDayOfWeek+0x38>)
 8001270:	f107 040c 	add.w	r4, r7, #12
 8001274:	461d      	mov	r5, r3
 8001276:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001278:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800127a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800127e:	e884 0007 	stmia.w	r4, {r0, r1, r2}

	return weekday[number-1];
 8001282:	79fb      	ldrb	r3, [r7, #7]
 8001284:	3b01      	subs	r3, #1
 8001286:	009b      	lsls	r3, r3, #2
 8001288:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800128c:	4413      	add	r3, r2
 800128e:	f853 3c1c 	ldr.w	r3, [r3, #-28]
}
 8001292:	4618      	mov	r0, r3
 8001294:	372c      	adds	r7, #44	; 0x2c
 8001296:	46bd      	mov	sp, r7
 8001298:	bcb0      	pop	{r4, r5, r7}
 800129a:	4770      	bx	lr
 800129c:	080065b4 	.word	0x080065b4

080012a0 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80012a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012a2:	b08b      	sub	sp, #44	; 0x2c
 80012a4:	af02      	add	r7, sp, #8
 80012a6:	4603      	mov	r3, r0
 80012a8:	80fb      	strh	r3, [r7, #6]

	//print RTC time and date details
	RTC_TimeTypeDef RTC_TimeRead;
	RTC_DateTypeDef RTC_DateRead;

	HAL_RTC_GetTime(&hrtc, &RTC_TimeRead, RTC_FORMAT_BIN);
 80012aa:	f107 030c 	add.w	r3, r7, #12
 80012ae:	2200      	movs	r2, #0
 80012b0:	4619      	mov	r1, r3
 80012b2:	4817      	ldr	r0, [pc, #92]	; (8001310 <HAL_GPIO_EXTI_Callback+0x70>)
 80012b4:	f001 fdd1 	bl	8002e5a <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &RTC_DateRead, RTC_FORMAT_BIN);
 80012b8:	f107 0308 	add.w	r3, r7, #8
 80012bc:	2200      	movs	r2, #0
 80012be:	4619      	mov	r1, r3
 80012c0:	4813      	ldr	r0, [pc, #76]	; (8001310 <HAL_GPIO_EXTI_Callback+0x70>)
 80012c2:	f001 fe28 	bl	8002f16 <HAL_RTC_GetDate>

	printmsg("Current Time is: %02d:%02d:%02d%s\r\n", RTC_TimeRead.Hours, RTC_TimeRead.Minutes, RTC_TimeRead.Seconds, getAMPM(RTC_TimeRead.TimeFormat));
 80012c6:	7b3b      	ldrb	r3, [r7, #12]
 80012c8:	461c      	mov	r4, r3
 80012ca:	7b7b      	ldrb	r3, [r7, #13]
 80012cc:	461d      	mov	r5, r3
 80012ce:	7bbb      	ldrb	r3, [r7, #14]
 80012d0:	461e      	mov	r6, r3
 80012d2:	7bfb      	ldrb	r3, [r7, #15]
 80012d4:	4618      	mov	r0, r3
 80012d6:	f7ff ffa7 	bl	8001228 <getAMPM>
 80012da:	4603      	mov	r3, r0
 80012dc:	9300      	str	r3, [sp, #0]
 80012de:	4633      	mov	r3, r6
 80012e0:	462a      	mov	r2, r5
 80012e2:	4621      	mov	r1, r4
 80012e4:	480b      	ldr	r0, [pc, #44]	; (8001314 <HAL_GPIO_EXTI_Callback+0x74>)
 80012e6:	f7ff fe0b 	bl	8000f00 <printmsg>
	printmsg("Current Date is: <%s> %02d-%2d-%2d\r\n", getDayOfWeek(RTC_DateRead.WeekDay), RTC_DateRead.Month, RTC_DateRead.Date, RTC_DateRead.Year);
 80012ea:	7a3b      	ldrb	r3, [r7, #8]
 80012ec:	4618      	mov	r0, r3
 80012ee:	f7ff ffb9 	bl	8001264 <getDayOfWeek>
 80012f2:	4601      	mov	r1, r0
 80012f4:	7a7b      	ldrb	r3, [r7, #9]
 80012f6:	461a      	mov	r2, r3
 80012f8:	7abb      	ldrb	r3, [r7, #10]
 80012fa:	4618      	mov	r0, r3
 80012fc:	7afb      	ldrb	r3, [r7, #11]
 80012fe:	9300      	str	r3, [sp, #0]
 8001300:	4603      	mov	r3, r0
 8001302:	4805      	ldr	r0, [pc, #20]	; (8001318 <HAL_GPIO_EXTI_Callback+0x78>)
 8001304:	f7ff fdfc 	bl	8000f00 <printmsg>
}
 8001308:	bf00      	nop
 800130a:	3724      	adds	r7, #36	; 0x24
 800130c:	46bd      	mov	sp, r7
 800130e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001310:	20000204 	.word	0x20000204
 8001314:	080065d0 	.word	0x080065d0
 8001318:	080065f4 	.word	0x080065f4

0800131c <Error_handler>:

void Error_handler(void) {
 800131c:	b480      	push	{r7}
 800131e:	af00      	add	r7, sp, #0

	while(1);
 8001320:	e7fe      	b.n	8001320 <Error_handler+0x4>
	...

08001324 <HAL_MspInit>:
 *      Author: Oliver
 */

#include "main.h"

void HAL_MspInit(void) {
 8001324:	b580      	push	{r7, lr}
 8001326:	af00      	add	r7, sp, #0
	/* Low level processor specific inits */

	//1. Set up the priority grouping of the arm cortex mx processor
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4); //not required, as this will set to default setting
 8001328:	2003      	movs	r0, #3
 800132a:	f000 fa2f 	bl	800178c <HAL_NVIC_SetPriorityGrouping>

	//2. Enable the required system exceptions of the arm cortex mx processor
	//System Control Block (SCB) -> System Handler Control and State Register (SHCSR)
	SCB->SHCSR |= (0x7 << 16);  //Set bits 16,17,18 (MEMFAULTENA, BUSFAULTENA, USGFAULTENA)
 800132e:	4b0d      	ldr	r3, [pc, #52]	; (8001364 <HAL_MspInit+0x40>)
 8001330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001332:	4a0c      	ldr	r2, [pc, #48]	; (8001364 <HAL_MspInit+0x40>)
 8001334:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8001338:	6253      	str	r3, [r2, #36]	; 0x24

	//3. Configure the priority for the system exceptions
	HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 800133a:	2200      	movs	r2, #0
 800133c:	2100      	movs	r1, #0
 800133e:	f06f 000b 	mvn.w	r0, #11
 8001342:	f000 fa2e 	bl	80017a2 <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8001346:	2200      	movs	r2, #0
 8001348:	2100      	movs	r1, #0
 800134a:	f06f 000a 	mvn.w	r0, #10
 800134e:	f000 fa28 	bl	80017a2 <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8001352:	2200      	movs	r2, #0
 8001354:	2100      	movs	r1, #0
 8001356:	f06f 0009 	mvn.w	r0, #9
 800135a:	f000 fa22 	bl	80017a2 <HAL_NVIC_SetPriority>
	//HAL_Init() in main.c already takes care of SysTick_IRQn priority setting
}
 800135e:	bf00      	nop
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	e000ed00 	.word	0xe000ed00

08001368 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef *huart) {
 8001368:	b580      	push	{r7, lr}
 800136a:	b08a      	sub	sp, #40	; 0x28
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef gpio_uart;

	/* Low level inits of the USART2 peripheral */

	//1. Enable the required peripheral clock for the USART2 and GPIOA peripherals
	__HAL_RCC_USART2_CLK_ENABLE();
 8001370:	2300      	movs	r3, #0
 8001372:	613b      	str	r3, [r7, #16]
 8001374:	4b1e      	ldr	r3, [pc, #120]	; (80013f0 <HAL_UART_MspInit+0x88>)
 8001376:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001378:	4a1d      	ldr	r2, [pc, #116]	; (80013f0 <HAL_UART_MspInit+0x88>)
 800137a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800137e:	6413      	str	r3, [r2, #64]	; 0x40
 8001380:	4b1b      	ldr	r3, [pc, #108]	; (80013f0 <HAL_UART_MspInit+0x88>)
 8001382:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001384:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001388:	613b      	str	r3, [r7, #16]
 800138a:	693b      	ldr	r3, [r7, #16]

	__HAL_RCC_GPIOA_CLK_ENABLE();
 800138c:	2300      	movs	r3, #0
 800138e:	60fb      	str	r3, [r7, #12]
 8001390:	4b17      	ldr	r3, [pc, #92]	; (80013f0 <HAL_UART_MspInit+0x88>)
 8001392:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001394:	4a16      	ldr	r2, [pc, #88]	; (80013f0 <HAL_UART_MspInit+0x88>)
 8001396:	f043 0301 	orr.w	r3, r3, #1
 800139a:	6313      	str	r3, [r2, #48]	; 0x30
 800139c:	4b14      	ldr	r3, [pc, #80]	; (80013f0 <HAL_UART_MspInit+0x88>)
 800139e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013a0:	f003 0301 	and.w	r3, r3, #1
 80013a4:	60fb      	str	r3, [r7, #12]
 80013a6:	68fb      	ldr	r3, [r7, #12]

	//2. Pin muxing configurations
	gpio_uart.Pin = GPIO_PIN_2; //USART2_TX
 80013a8:	2304      	movs	r3, #4
 80013aa:	617b      	str	r3, [r7, #20]
	gpio_uart.Mode = GPIO_MODE_AF_PP;
 80013ac:	2302      	movs	r3, #2
 80013ae:	61bb      	str	r3, [r7, #24]
	gpio_uart.Pull = GPIO_PULLUP;
 80013b0:	2301      	movs	r3, #1
 80013b2:	61fb      	str	r3, [r7, #28]
	gpio_uart.Speed = GPIO_SPEED_FREQ_LOW;
 80013b4:	2300      	movs	r3, #0
 80013b6:	623b      	str	r3, [r7, #32]
	gpio_uart.Alternate = GPIO_AF7_USART2;
 80013b8:	2307      	movs	r3, #7
 80013ba:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOA, &gpio_uart);
 80013bc:	f107 0314 	add.w	r3, r7, #20
 80013c0:	4619      	mov	r1, r3
 80013c2:	480c      	ldr	r0, [pc, #48]	; (80013f4 <HAL_UART_MspInit+0x8c>)
 80013c4:	f000 fa4e 	bl	8001864 <HAL_GPIO_Init>

	gpio_uart.Pin = GPIO_PIN_3; //USART2_RX
 80013c8:	2308      	movs	r3, #8
 80013ca:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOA, &gpio_uart);
 80013cc:	f107 0314 	add.w	r3, r7, #20
 80013d0:	4619      	mov	r1, r3
 80013d2:	4808      	ldr	r0, [pc, #32]	; (80013f4 <HAL_UART_MspInit+0x8c>)
 80013d4:	f000 fa46 	bl	8001864 <HAL_GPIO_Init>

	//3. Enable the peripheral IRQ in the NVIC
	HAL_NVIC_EnableIRQ(USART2_IRQn);
 80013d8:	2026      	movs	r0, #38	; 0x26
 80013da:	f000 f9fe 	bl	80017da <HAL_NVIC_EnableIRQ>

	//4. Set the priorities based on application needs
	HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80013de:	2200      	movs	r2, #0
 80013e0:	2100      	movs	r1, #0
 80013e2:	2026      	movs	r0, #38	; 0x26
 80013e4:	f000 f9dd 	bl	80017a2 <HAL_NVIC_SetPriority>
}
 80013e8:	bf00      	nop
 80013ea:	3728      	adds	r7, #40	; 0x28
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bd80      	pop	{r7, pc}
 80013f0:	40023800 	.word	0x40023800
 80013f4:	40020000 	.word	0x40020000

080013f8 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef *hrtc) {
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b0a6      	sub	sp, #152	; 0x98
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
	//All clocks are off during Stop mode, but RTC still works!
	RCC_OscInitTypeDef RCC_OscInitStruct;
	RCC_PeriphCLKInitTypeDef RCC_RTCPeriClkInit;

	//1. Turn on the LSE
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE;
 8001400:	2304      	movs	r3, #4
 8001402:	667b      	str	r3, [r7, #100]	; 0x64
	RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001404:	2301      	movs	r3, #1
 8001406:	66fb      	str	r3, [r7, #108]	; 0x6c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001408:	2300      	movs	r3, #0
 800140a:	67fb      	str	r3, [r7, #124]	; 0x7c
	if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800140c:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001410:	4618      	mov	r0, r3
 8001412:	f001 f9f3 	bl	80027fc <HAL_RCC_OscConfig>
 8001416:	4603      	mov	r3, r0
 8001418:	2b00      	cmp	r3, #0
 800141a:	d001      	beq.n	8001420 <HAL_RTC_MspInit+0x28>
		Error_handler();
 800141c:	f7ff ff7e 	bl	800131c <Error_handler>
	}

	//2. Select LSE as RTCCLK
	RCC_RTCPeriClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001420:	2320      	movs	r3, #32
 8001422:	60bb      	str	r3, [r7, #8]
	RCC_RTCPeriClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001424:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001428:	64bb      	str	r3, [r7, #72]	; 0x48
	if(HAL_RCCEx_PeriphCLKConfig(&RCC_RTCPeriClkInit) != HAL_OK) {
 800142a:	f107 0308 	add.w	r3, r7, #8
 800142e:	4618      	mov	r0, r3
 8001430:	f000 fd08 	bl	8001e44 <HAL_RCCEx_PeriphCLKConfig>
 8001434:	4603      	mov	r3, r0
 8001436:	2b00      	cmp	r3, #0
 8001438:	d001      	beq.n	800143e <HAL_RTC_MspInit+0x46>
		Error_handler();
 800143a:	f7ff ff6f 	bl	800131c <Error_handler>
	}

	//3. Enable the RTCCLK
	__HAL_RCC_RTC_ENABLE(); //Calendar starts ticking
 800143e:	4b03      	ldr	r3, [pc, #12]	; (800144c <HAL_RTC_MspInit+0x54>)
 8001440:	2201      	movs	r2, #1
 8001442:	601a      	str	r2, [r3, #0]
}
 8001444:	bf00      	nop
 8001446:	3798      	adds	r7, #152	; 0x98
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}
 800144c:	42470e3c 	.word	0x42470e3c

08001450 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001450:	b480      	push	{r7}
 8001452:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001454:	4b14      	ldr	r3, [pc, #80]	; (80014a8 <SystemInit+0x58>)
 8001456:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800145a:	4a13      	ldr	r2, [pc, #76]	; (80014a8 <SystemInit+0x58>)
 800145c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001460:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
	/* Reset the RCC clock configuration to the default reset state ------------*/
	/* Set HSION bit */
	RCC->CR |= (uint32_t)0x00000001;
 8001464:	4b11      	ldr	r3, [pc, #68]	; (80014ac <SystemInit+0x5c>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	4a10      	ldr	r2, [pc, #64]	; (80014ac <SystemInit+0x5c>)
 800146a:	f043 0301 	orr.w	r3, r3, #1
 800146e:	6013      	str	r3, [r2, #0]

	/* Reset CFGR register */
	RCC->CFGR = 0x00000000;
 8001470:	4b0e      	ldr	r3, [pc, #56]	; (80014ac <SystemInit+0x5c>)
 8001472:	2200      	movs	r2, #0
 8001474:	609a      	str	r2, [r3, #8]

	/* Reset HSEON, CSSON and PLLON bits */
	RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001476:	4b0d      	ldr	r3, [pc, #52]	; (80014ac <SystemInit+0x5c>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	4a0c      	ldr	r2, [pc, #48]	; (80014ac <SystemInit+0x5c>)
 800147c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001480:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001484:	6013      	str	r3, [r2, #0]

	/* Reset PLLCFGR register */
	RCC->PLLCFGR = 0x24003010;
 8001486:	4b09      	ldr	r3, [pc, #36]	; (80014ac <SystemInit+0x5c>)
 8001488:	4a09      	ldr	r2, [pc, #36]	; (80014b0 <SystemInit+0x60>)
 800148a:	605a      	str	r2, [r3, #4]

	/* Reset HSEBYP bit */
	RCC->CR &= (uint32_t)0xFFFBFFFF;
 800148c:	4b07      	ldr	r3, [pc, #28]	; (80014ac <SystemInit+0x5c>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	4a06      	ldr	r2, [pc, #24]	; (80014ac <SystemInit+0x5c>)
 8001492:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001496:	6013      	str	r3, [r2, #0]

	/* Disable all interrupts */
	RCC->CIR = 0x00000000;
 8001498:	4b04      	ldr	r3, [pc, #16]	; (80014ac <SystemInit+0x5c>)
 800149a:	2200      	movs	r2, #0
 800149c:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800149e:	bf00      	nop
 80014a0:	46bd      	mov	sp, r7
 80014a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a6:	4770      	bx	lr
 80014a8:	e000ed00 	.word	0xe000ed00
 80014ac:	40023800 	.word	0x40023800
 80014b0:	24003010 	.word	0x24003010

080014b4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80014b4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80014ec <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80014b8:	480d      	ldr	r0, [pc, #52]	; (80014f0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80014ba:	490e      	ldr	r1, [pc, #56]	; (80014f4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80014bc:	4a0e      	ldr	r2, [pc, #56]	; (80014f8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80014be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014c0:	e002      	b.n	80014c8 <LoopCopyDataInit>

080014c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014c6:	3304      	adds	r3, #4

080014c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014cc:	d3f9      	bcc.n	80014c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014ce:	4a0b      	ldr	r2, [pc, #44]	; (80014fc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80014d0:	4c0b      	ldr	r4, [pc, #44]	; (8001500 <LoopFillZerobss+0x26>)
  movs r3, #0
 80014d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014d4:	e001      	b.n	80014da <LoopFillZerobss>

080014d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014d8:	3204      	adds	r2, #4

080014da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014dc:	d3fb      	bcc.n	80014d6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80014de:	f7ff ffb7 	bl	8001450 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80014e2:	f002 f8ef 	bl	80036c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80014e6:	f7ff fd31 	bl	8000f4c <main>
  bx  lr    
 80014ea:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80014ec:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80014f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014f4:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80014f8:	08006a24 	.word	0x08006a24
  ldr r2, =_sbss
 80014fc:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001500:	2000027c 	.word	0x2000027c

08001504 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001504:	e7fe      	b.n	8001504 <ADC_IRQHandler>
	...

08001508 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800150c:	4b0e      	ldr	r3, [pc, #56]	; (8001548 <HAL_Init+0x40>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	4a0d      	ldr	r2, [pc, #52]	; (8001548 <HAL_Init+0x40>)
 8001512:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001516:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001518:	4b0b      	ldr	r3, [pc, #44]	; (8001548 <HAL_Init+0x40>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	4a0a      	ldr	r2, [pc, #40]	; (8001548 <HAL_Init+0x40>)
 800151e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001522:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001524:	4b08      	ldr	r3, [pc, #32]	; (8001548 <HAL_Init+0x40>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	4a07      	ldr	r2, [pc, #28]	; (8001548 <HAL_Init+0x40>)
 800152a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800152e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001530:	2003      	movs	r0, #3
 8001532:	f000 f92b 	bl	800178c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001536:	2000      	movs	r0, #0
 8001538:	f000 f808 	bl	800154c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800153c:	f7ff fef2 	bl	8001324 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001540:	2300      	movs	r3, #0
}
 8001542:	4618      	mov	r0, r3
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	40023c00 	.word	0x40023c00

0800154c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b082      	sub	sp, #8
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001554:	4b12      	ldr	r3, [pc, #72]	; (80015a0 <HAL_InitTick+0x54>)
 8001556:	681a      	ldr	r2, [r3, #0]
 8001558:	4b12      	ldr	r3, [pc, #72]	; (80015a4 <HAL_InitTick+0x58>)
 800155a:	781b      	ldrb	r3, [r3, #0]
 800155c:	4619      	mov	r1, r3
 800155e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001562:	fbb3 f3f1 	udiv	r3, r3, r1
 8001566:	fbb2 f3f3 	udiv	r3, r2, r3
 800156a:	4618      	mov	r0, r3
 800156c:	f000 f943 	bl	80017f6 <HAL_SYSTICK_Config>
 8001570:	4603      	mov	r3, r0
 8001572:	2b00      	cmp	r3, #0
 8001574:	d001      	beq.n	800157a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001576:	2301      	movs	r3, #1
 8001578:	e00e      	b.n	8001598 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	2b0f      	cmp	r3, #15
 800157e:	d80a      	bhi.n	8001596 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001580:	2200      	movs	r2, #0
 8001582:	6879      	ldr	r1, [r7, #4]
 8001584:	f04f 30ff 	mov.w	r0, #4294967295
 8001588:	f000 f90b 	bl	80017a2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800158c:	4a06      	ldr	r2, [pc, #24]	; (80015a8 <HAL_InitTick+0x5c>)
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001592:	2300      	movs	r3, #0
 8001594:	e000      	b.n	8001598 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001596:	2301      	movs	r3, #1
}
 8001598:	4618      	mov	r0, r3
 800159a:	3708      	adds	r7, #8
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	20000000 	.word	0x20000000
 80015a4:	20000008 	.word	0x20000008
 80015a8:	20000004 	.word	0x20000004

080015ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015ac:	b480      	push	{r7}
 80015ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80015b0:	4b06      	ldr	r3, [pc, #24]	; (80015cc <HAL_IncTick+0x20>)
 80015b2:	781b      	ldrb	r3, [r3, #0]
 80015b4:	461a      	mov	r2, r3
 80015b6:	4b06      	ldr	r3, [pc, #24]	; (80015d0 <HAL_IncTick+0x24>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	4413      	add	r3, r2
 80015bc:	4a04      	ldr	r2, [pc, #16]	; (80015d0 <HAL_IncTick+0x24>)
 80015be:	6013      	str	r3, [r2, #0]
}
 80015c0:	bf00      	nop
 80015c2:	46bd      	mov	sp, r7
 80015c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c8:	4770      	bx	lr
 80015ca:	bf00      	nop
 80015cc:	20000008 	.word	0x20000008
 80015d0:	20000268 	.word	0x20000268

080015d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015d4:	b480      	push	{r7}
 80015d6:	af00      	add	r7, sp, #0
  return uwTick;
 80015d8:	4b03      	ldr	r3, [pc, #12]	; (80015e8 <HAL_GetTick+0x14>)
 80015da:	681b      	ldr	r3, [r3, #0]
}
 80015dc:	4618      	mov	r0, r3
 80015de:	46bd      	mov	sp, r7
 80015e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e4:	4770      	bx	lr
 80015e6:	bf00      	nop
 80015e8:	20000268 	.word	0x20000268

080015ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015ec:	b480      	push	{r7}
 80015ee:	b085      	sub	sp, #20
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	f003 0307 	and.w	r3, r3, #7
 80015fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015fc:	4b0c      	ldr	r3, [pc, #48]	; (8001630 <__NVIC_SetPriorityGrouping+0x44>)
 80015fe:	68db      	ldr	r3, [r3, #12]
 8001600:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001602:	68ba      	ldr	r2, [r7, #8]
 8001604:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001608:	4013      	ands	r3, r2
 800160a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001610:	68bb      	ldr	r3, [r7, #8]
 8001612:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001614:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001618:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800161c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800161e:	4a04      	ldr	r2, [pc, #16]	; (8001630 <__NVIC_SetPriorityGrouping+0x44>)
 8001620:	68bb      	ldr	r3, [r7, #8]
 8001622:	60d3      	str	r3, [r2, #12]
}
 8001624:	bf00      	nop
 8001626:	3714      	adds	r7, #20
 8001628:	46bd      	mov	sp, r7
 800162a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162e:	4770      	bx	lr
 8001630:	e000ed00 	.word	0xe000ed00

08001634 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001634:	b480      	push	{r7}
 8001636:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001638:	4b04      	ldr	r3, [pc, #16]	; (800164c <__NVIC_GetPriorityGrouping+0x18>)
 800163a:	68db      	ldr	r3, [r3, #12]
 800163c:	0a1b      	lsrs	r3, r3, #8
 800163e:	f003 0307 	and.w	r3, r3, #7
}
 8001642:	4618      	mov	r0, r3
 8001644:	46bd      	mov	sp, r7
 8001646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164a:	4770      	bx	lr
 800164c:	e000ed00 	.word	0xe000ed00

08001650 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001650:	b480      	push	{r7}
 8001652:	b083      	sub	sp, #12
 8001654:	af00      	add	r7, sp, #0
 8001656:	4603      	mov	r3, r0
 8001658:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800165a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800165e:	2b00      	cmp	r3, #0
 8001660:	db0b      	blt.n	800167a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001662:	79fb      	ldrb	r3, [r7, #7]
 8001664:	f003 021f 	and.w	r2, r3, #31
 8001668:	4907      	ldr	r1, [pc, #28]	; (8001688 <__NVIC_EnableIRQ+0x38>)
 800166a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800166e:	095b      	lsrs	r3, r3, #5
 8001670:	2001      	movs	r0, #1
 8001672:	fa00 f202 	lsl.w	r2, r0, r2
 8001676:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800167a:	bf00      	nop
 800167c:	370c      	adds	r7, #12
 800167e:	46bd      	mov	sp, r7
 8001680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001684:	4770      	bx	lr
 8001686:	bf00      	nop
 8001688:	e000e100 	.word	0xe000e100

0800168c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800168c:	b480      	push	{r7}
 800168e:	b083      	sub	sp, #12
 8001690:	af00      	add	r7, sp, #0
 8001692:	4603      	mov	r3, r0
 8001694:	6039      	str	r1, [r7, #0]
 8001696:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001698:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800169c:	2b00      	cmp	r3, #0
 800169e:	db0a      	blt.n	80016b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016a0:	683b      	ldr	r3, [r7, #0]
 80016a2:	b2da      	uxtb	r2, r3
 80016a4:	490c      	ldr	r1, [pc, #48]	; (80016d8 <__NVIC_SetPriority+0x4c>)
 80016a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016aa:	0112      	lsls	r2, r2, #4
 80016ac:	b2d2      	uxtb	r2, r2
 80016ae:	440b      	add	r3, r1
 80016b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80016b4:	e00a      	b.n	80016cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	b2da      	uxtb	r2, r3
 80016ba:	4908      	ldr	r1, [pc, #32]	; (80016dc <__NVIC_SetPriority+0x50>)
 80016bc:	79fb      	ldrb	r3, [r7, #7]
 80016be:	f003 030f 	and.w	r3, r3, #15
 80016c2:	3b04      	subs	r3, #4
 80016c4:	0112      	lsls	r2, r2, #4
 80016c6:	b2d2      	uxtb	r2, r2
 80016c8:	440b      	add	r3, r1
 80016ca:	761a      	strb	r2, [r3, #24]
}
 80016cc:	bf00      	nop
 80016ce:	370c      	adds	r7, #12
 80016d0:	46bd      	mov	sp, r7
 80016d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d6:	4770      	bx	lr
 80016d8:	e000e100 	.word	0xe000e100
 80016dc:	e000ed00 	.word	0xe000ed00

080016e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016e0:	b480      	push	{r7}
 80016e2:	b089      	sub	sp, #36	; 0x24
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	60f8      	str	r0, [r7, #12]
 80016e8:	60b9      	str	r1, [r7, #8]
 80016ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	f003 0307 	and.w	r3, r3, #7
 80016f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016f4:	69fb      	ldr	r3, [r7, #28]
 80016f6:	f1c3 0307 	rsb	r3, r3, #7
 80016fa:	2b04      	cmp	r3, #4
 80016fc:	bf28      	it	cs
 80016fe:	2304      	movcs	r3, #4
 8001700:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001702:	69fb      	ldr	r3, [r7, #28]
 8001704:	3304      	adds	r3, #4
 8001706:	2b06      	cmp	r3, #6
 8001708:	d902      	bls.n	8001710 <NVIC_EncodePriority+0x30>
 800170a:	69fb      	ldr	r3, [r7, #28]
 800170c:	3b03      	subs	r3, #3
 800170e:	e000      	b.n	8001712 <NVIC_EncodePriority+0x32>
 8001710:	2300      	movs	r3, #0
 8001712:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001714:	f04f 32ff 	mov.w	r2, #4294967295
 8001718:	69bb      	ldr	r3, [r7, #24]
 800171a:	fa02 f303 	lsl.w	r3, r2, r3
 800171e:	43da      	mvns	r2, r3
 8001720:	68bb      	ldr	r3, [r7, #8]
 8001722:	401a      	ands	r2, r3
 8001724:	697b      	ldr	r3, [r7, #20]
 8001726:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001728:	f04f 31ff 	mov.w	r1, #4294967295
 800172c:	697b      	ldr	r3, [r7, #20]
 800172e:	fa01 f303 	lsl.w	r3, r1, r3
 8001732:	43d9      	mvns	r1, r3
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001738:	4313      	orrs	r3, r2
         );
}
 800173a:	4618      	mov	r0, r3
 800173c:	3724      	adds	r7, #36	; 0x24
 800173e:	46bd      	mov	sp, r7
 8001740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001744:	4770      	bx	lr
	...

08001748 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b082      	sub	sp, #8
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	3b01      	subs	r3, #1
 8001754:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001758:	d301      	bcc.n	800175e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800175a:	2301      	movs	r3, #1
 800175c:	e00f      	b.n	800177e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800175e:	4a0a      	ldr	r2, [pc, #40]	; (8001788 <SysTick_Config+0x40>)
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	3b01      	subs	r3, #1
 8001764:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001766:	210f      	movs	r1, #15
 8001768:	f04f 30ff 	mov.w	r0, #4294967295
 800176c:	f7ff ff8e 	bl	800168c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001770:	4b05      	ldr	r3, [pc, #20]	; (8001788 <SysTick_Config+0x40>)
 8001772:	2200      	movs	r2, #0
 8001774:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001776:	4b04      	ldr	r3, [pc, #16]	; (8001788 <SysTick_Config+0x40>)
 8001778:	2207      	movs	r2, #7
 800177a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800177c:	2300      	movs	r3, #0
}
 800177e:	4618      	mov	r0, r3
 8001780:	3708      	adds	r7, #8
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}
 8001786:	bf00      	nop
 8001788:	e000e010 	.word	0xe000e010

0800178c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b082      	sub	sp, #8
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001794:	6878      	ldr	r0, [r7, #4]
 8001796:	f7ff ff29 	bl	80015ec <__NVIC_SetPriorityGrouping>
}
 800179a:	bf00      	nop
 800179c:	3708      	adds	r7, #8
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}

080017a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80017a2:	b580      	push	{r7, lr}
 80017a4:	b086      	sub	sp, #24
 80017a6:	af00      	add	r7, sp, #0
 80017a8:	4603      	mov	r3, r0
 80017aa:	60b9      	str	r1, [r7, #8]
 80017ac:	607a      	str	r2, [r7, #4]
 80017ae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80017b0:	2300      	movs	r3, #0
 80017b2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80017b4:	f7ff ff3e 	bl	8001634 <__NVIC_GetPriorityGrouping>
 80017b8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017ba:	687a      	ldr	r2, [r7, #4]
 80017bc:	68b9      	ldr	r1, [r7, #8]
 80017be:	6978      	ldr	r0, [r7, #20]
 80017c0:	f7ff ff8e 	bl	80016e0 <NVIC_EncodePriority>
 80017c4:	4602      	mov	r2, r0
 80017c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017ca:	4611      	mov	r1, r2
 80017cc:	4618      	mov	r0, r3
 80017ce:	f7ff ff5d 	bl	800168c <__NVIC_SetPriority>
}
 80017d2:	bf00      	nop
 80017d4:	3718      	adds	r7, #24
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}

080017da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017da:	b580      	push	{r7, lr}
 80017dc:	b082      	sub	sp, #8
 80017de:	af00      	add	r7, sp, #0
 80017e0:	4603      	mov	r3, r0
 80017e2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80017e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017e8:	4618      	mov	r0, r3
 80017ea:	f7ff ff31 	bl	8001650 <__NVIC_EnableIRQ>
}
 80017ee:	bf00      	nop
 80017f0:	3708      	adds	r7, #8
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}

080017f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017f6:	b580      	push	{r7, lr}
 80017f8:	b082      	sub	sp, #8
 80017fa:	af00      	add	r7, sp, #0
 80017fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017fe:	6878      	ldr	r0, [r7, #4]
 8001800:	f7ff ffa2 	bl	8001748 <SysTick_Config>
 8001804:	4603      	mov	r3, r0
}
 8001806:	4618      	mov	r0, r3
 8001808:	3708      	adds	r7, #8
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}
	...

08001810 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001810:	b480      	push	{r7}
 8001812:	b083      	sub	sp, #12
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	2b04      	cmp	r3, #4
 800181c:	d106      	bne.n	800182c <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800181e:	4b09      	ldr	r3, [pc, #36]	; (8001844 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	4a08      	ldr	r2, [pc, #32]	; (8001844 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001824:	f043 0304 	orr.w	r3, r3, #4
 8001828:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 800182a:	e005      	b.n	8001838 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 800182c:	4b05      	ldr	r3, [pc, #20]	; (8001844 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	4a04      	ldr	r2, [pc, #16]	; (8001844 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001832:	f023 0304 	bic.w	r3, r3, #4
 8001836:	6013      	str	r3, [r2, #0]
}
 8001838:	bf00      	nop
 800183a:	370c      	adds	r7, #12
 800183c:	46bd      	mov	sp, r7
 800183e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001842:	4770      	bx	lr
 8001844:	e000e010 	.word	0xe000e010

08001848 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 800184c:	f000 f802 	bl	8001854 <HAL_SYSTICK_Callback>
}
 8001850:	bf00      	nop
 8001852:	bd80      	pop	{r7, pc}

08001854 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8001854:	b480      	push	{r7}
 8001856:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8001858:	bf00      	nop
 800185a:	46bd      	mov	sp, r7
 800185c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001860:	4770      	bx	lr
	...

08001864 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001864:	b480      	push	{r7}
 8001866:	b089      	sub	sp, #36	; 0x24
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
 800186c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800186e:	2300      	movs	r3, #0
 8001870:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001872:	2300      	movs	r3, #0
 8001874:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001876:	2300      	movs	r3, #0
 8001878:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800187a:	2300      	movs	r3, #0
 800187c:	61fb      	str	r3, [r7, #28]
 800187e:	e165      	b.n	8001b4c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001880:	2201      	movs	r2, #1
 8001882:	69fb      	ldr	r3, [r7, #28]
 8001884:	fa02 f303 	lsl.w	r3, r2, r3
 8001888:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	697a      	ldr	r2, [r7, #20]
 8001890:	4013      	ands	r3, r2
 8001892:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001894:	693a      	ldr	r2, [r7, #16]
 8001896:	697b      	ldr	r3, [r7, #20]
 8001898:	429a      	cmp	r2, r3
 800189a:	f040 8154 	bne.w	8001b46 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	685b      	ldr	r3, [r3, #4]
 80018a2:	f003 0303 	and.w	r3, r3, #3
 80018a6:	2b01      	cmp	r3, #1
 80018a8:	d005      	beq.n	80018b6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	685b      	ldr	r3, [r3, #4]
 80018ae:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80018b2:	2b02      	cmp	r3, #2
 80018b4:	d130      	bne.n	8001918 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	689b      	ldr	r3, [r3, #8]
 80018ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80018bc:	69fb      	ldr	r3, [r7, #28]
 80018be:	005b      	lsls	r3, r3, #1
 80018c0:	2203      	movs	r2, #3
 80018c2:	fa02 f303 	lsl.w	r3, r2, r3
 80018c6:	43db      	mvns	r3, r3
 80018c8:	69ba      	ldr	r2, [r7, #24]
 80018ca:	4013      	ands	r3, r2
 80018cc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80018ce:	683b      	ldr	r3, [r7, #0]
 80018d0:	68da      	ldr	r2, [r3, #12]
 80018d2:	69fb      	ldr	r3, [r7, #28]
 80018d4:	005b      	lsls	r3, r3, #1
 80018d6:	fa02 f303 	lsl.w	r3, r2, r3
 80018da:	69ba      	ldr	r2, [r7, #24]
 80018dc:	4313      	orrs	r3, r2
 80018de:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	69ba      	ldr	r2, [r7, #24]
 80018e4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	685b      	ldr	r3, [r3, #4]
 80018ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80018ec:	2201      	movs	r2, #1
 80018ee:	69fb      	ldr	r3, [r7, #28]
 80018f0:	fa02 f303 	lsl.w	r3, r2, r3
 80018f4:	43db      	mvns	r3, r3
 80018f6:	69ba      	ldr	r2, [r7, #24]
 80018f8:	4013      	ands	r3, r2
 80018fa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80018fc:	683b      	ldr	r3, [r7, #0]
 80018fe:	685b      	ldr	r3, [r3, #4]
 8001900:	091b      	lsrs	r3, r3, #4
 8001902:	f003 0201 	and.w	r2, r3, #1
 8001906:	69fb      	ldr	r3, [r7, #28]
 8001908:	fa02 f303 	lsl.w	r3, r2, r3
 800190c:	69ba      	ldr	r2, [r7, #24]
 800190e:	4313      	orrs	r3, r2
 8001910:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	69ba      	ldr	r2, [r7, #24]
 8001916:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	685b      	ldr	r3, [r3, #4]
 800191c:	f003 0303 	and.w	r3, r3, #3
 8001920:	2b03      	cmp	r3, #3
 8001922:	d017      	beq.n	8001954 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	68db      	ldr	r3, [r3, #12]
 8001928:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800192a:	69fb      	ldr	r3, [r7, #28]
 800192c:	005b      	lsls	r3, r3, #1
 800192e:	2203      	movs	r2, #3
 8001930:	fa02 f303 	lsl.w	r3, r2, r3
 8001934:	43db      	mvns	r3, r3
 8001936:	69ba      	ldr	r2, [r7, #24]
 8001938:	4013      	ands	r3, r2
 800193a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	689a      	ldr	r2, [r3, #8]
 8001940:	69fb      	ldr	r3, [r7, #28]
 8001942:	005b      	lsls	r3, r3, #1
 8001944:	fa02 f303 	lsl.w	r3, r2, r3
 8001948:	69ba      	ldr	r2, [r7, #24]
 800194a:	4313      	orrs	r3, r2
 800194c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	69ba      	ldr	r2, [r7, #24]
 8001952:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	685b      	ldr	r3, [r3, #4]
 8001958:	f003 0303 	and.w	r3, r3, #3
 800195c:	2b02      	cmp	r3, #2
 800195e:	d123      	bne.n	80019a8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001960:	69fb      	ldr	r3, [r7, #28]
 8001962:	08da      	lsrs	r2, r3, #3
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	3208      	adds	r2, #8
 8001968:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800196c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800196e:	69fb      	ldr	r3, [r7, #28]
 8001970:	f003 0307 	and.w	r3, r3, #7
 8001974:	009b      	lsls	r3, r3, #2
 8001976:	220f      	movs	r2, #15
 8001978:	fa02 f303 	lsl.w	r3, r2, r3
 800197c:	43db      	mvns	r3, r3
 800197e:	69ba      	ldr	r2, [r7, #24]
 8001980:	4013      	ands	r3, r2
 8001982:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	691a      	ldr	r2, [r3, #16]
 8001988:	69fb      	ldr	r3, [r7, #28]
 800198a:	f003 0307 	and.w	r3, r3, #7
 800198e:	009b      	lsls	r3, r3, #2
 8001990:	fa02 f303 	lsl.w	r3, r2, r3
 8001994:	69ba      	ldr	r2, [r7, #24]
 8001996:	4313      	orrs	r3, r2
 8001998:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800199a:	69fb      	ldr	r3, [r7, #28]
 800199c:	08da      	lsrs	r2, r3, #3
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	3208      	adds	r2, #8
 80019a2:	69b9      	ldr	r1, [r7, #24]
 80019a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80019ae:	69fb      	ldr	r3, [r7, #28]
 80019b0:	005b      	lsls	r3, r3, #1
 80019b2:	2203      	movs	r2, #3
 80019b4:	fa02 f303 	lsl.w	r3, r2, r3
 80019b8:	43db      	mvns	r3, r3
 80019ba:	69ba      	ldr	r2, [r7, #24]
 80019bc:	4013      	ands	r3, r2
 80019be:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	685b      	ldr	r3, [r3, #4]
 80019c4:	f003 0203 	and.w	r2, r3, #3
 80019c8:	69fb      	ldr	r3, [r7, #28]
 80019ca:	005b      	lsls	r3, r3, #1
 80019cc:	fa02 f303 	lsl.w	r3, r2, r3
 80019d0:	69ba      	ldr	r2, [r7, #24]
 80019d2:	4313      	orrs	r3, r2
 80019d4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	69ba      	ldr	r2, [r7, #24]
 80019da:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80019dc:	683b      	ldr	r3, [r7, #0]
 80019de:	685b      	ldr	r3, [r3, #4]
 80019e0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	f000 80ae 	beq.w	8001b46 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019ea:	2300      	movs	r3, #0
 80019ec:	60fb      	str	r3, [r7, #12]
 80019ee:	4b5d      	ldr	r3, [pc, #372]	; (8001b64 <HAL_GPIO_Init+0x300>)
 80019f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019f2:	4a5c      	ldr	r2, [pc, #368]	; (8001b64 <HAL_GPIO_Init+0x300>)
 80019f4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019f8:	6453      	str	r3, [r2, #68]	; 0x44
 80019fa:	4b5a      	ldr	r3, [pc, #360]	; (8001b64 <HAL_GPIO_Init+0x300>)
 80019fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a02:	60fb      	str	r3, [r7, #12]
 8001a04:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001a06:	4a58      	ldr	r2, [pc, #352]	; (8001b68 <HAL_GPIO_Init+0x304>)
 8001a08:	69fb      	ldr	r3, [r7, #28]
 8001a0a:	089b      	lsrs	r3, r3, #2
 8001a0c:	3302      	adds	r3, #2
 8001a0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a12:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001a14:	69fb      	ldr	r3, [r7, #28]
 8001a16:	f003 0303 	and.w	r3, r3, #3
 8001a1a:	009b      	lsls	r3, r3, #2
 8001a1c:	220f      	movs	r2, #15
 8001a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a22:	43db      	mvns	r3, r3
 8001a24:	69ba      	ldr	r2, [r7, #24]
 8001a26:	4013      	ands	r3, r2
 8001a28:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	4a4f      	ldr	r2, [pc, #316]	; (8001b6c <HAL_GPIO_Init+0x308>)
 8001a2e:	4293      	cmp	r3, r2
 8001a30:	d025      	beq.n	8001a7e <HAL_GPIO_Init+0x21a>
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	4a4e      	ldr	r2, [pc, #312]	; (8001b70 <HAL_GPIO_Init+0x30c>)
 8001a36:	4293      	cmp	r3, r2
 8001a38:	d01f      	beq.n	8001a7a <HAL_GPIO_Init+0x216>
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	4a4d      	ldr	r2, [pc, #308]	; (8001b74 <HAL_GPIO_Init+0x310>)
 8001a3e:	4293      	cmp	r3, r2
 8001a40:	d019      	beq.n	8001a76 <HAL_GPIO_Init+0x212>
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	4a4c      	ldr	r2, [pc, #304]	; (8001b78 <HAL_GPIO_Init+0x314>)
 8001a46:	4293      	cmp	r3, r2
 8001a48:	d013      	beq.n	8001a72 <HAL_GPIO_Init+0x20e>
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	4a4b      	ldr	r2, [pc, #300]	; (8001b7c <HAL_GPIO_Init+0x318>)
 8001a4e:	4293      	cmp	r3, r2
 8001a50:	d00d      	beq.n	8001a6e <HAL_GPIO_Init+0x20a>
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	4a4a      	ldr	r2, [pc, #296]	; (8001b80 <HAL_GPIO_Init+0x31c>)
 8001a56:	4293      	cmp	r3, r2
 8001a58:	d007      	beq.n	8001a6a <HAL_GPIO_Init+0x206>
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	4a49      	ldr	r2, [pc, #292]	; (8001b84 <HAL_GPIO_Init+0x320>)
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	d101      	bne.n	8001a66 <HAL_GPIO_Init+0x202>
 8001a62:	2306      	movs	r3, #6
 8001a64:	e00c      	b.n	8001a80 <HAL_GPIO_Init+0x21c>
 8001a66:	2307      	movs	r3, #7
 8001a68:	e00a      	b.n	8001a80 <HAL_GPIO_Init+0x21c>
 8001a6a:	2305      	movs	r3, #5
 8001a6c:	e008      	b.n	8001a80 <HAL_GPIO_Init+0x21c>
 8001a6e:	2304      	movs	r3, #4
 8001a70:	e006      	b.n	8001a80 <HAL_GPIO_Init+0x21c>
 8001a72:	2303      	movs	r3, #3
 8001a74:	e004      	b.n	8001a80 <HAL_GPIO_Init+0x21c>
 8001a76:	2302      	movs	r3, #2
 8001a78:	e002      	b.n	8001a80 <HAL_GPIO_Init+0x21c>
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	e000      	b.n	8001a80 <HAL_GPIO_Init+0x21c>
 8001a7e:	2300      	movs	r3, #0
 8001a80:	69fa      	ldr	r2, [r7, #28]
 8001a82:	f002 0203 	and.w	r2, r2, #3
 8001a86:	0092      	lsls	r2, r2, #2
 8001a88:	4093      	lsls	r3, r2
 8001a8a:	69ba      	ldr	r2, [r7, #24]
 8001a8c:	4313      	orrs	r3, r2
 8001a8e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001a90:	4935      	ldr	r1, [pc, #212]	; (8001b68 <HAL_GPIO_Init+0x304>)
 8001a92:	69fb      	ldr	r3, [r7, #28]
 8001a94:	089b      	lsrs	r3, r3, #2
 8001a96:	3302      	adds	r3, #2
 8001a98:	69ba      	ldr	r2, [r7, #24]
 8001a9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a9e:	4b3a      	ldr	r3, [pc, #232]	; (8001b88 <HAL_GPIO_Init+0x324>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001aa4:	693b      	ldr	r3, [r7, #16]
 8001aa6:	43db      	mvns	r3, r3
 8001aa8:	69ba      	ldr	r2, [r7, #24]
 8001aaa:	4013      	ands	r3, r2
 8001aac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	685b      	ldr	r3, [r3, #4]
 8001ab2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d003      	beq.n	8001ac2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001aba:	69ba      	ldr	r2, [r7, #24]
 8001abc:	693b      	ldr	r3, [r7, #16]
 8001abe:	4313      	orrs	r3, r2
 8001ac0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001ac2:	4a31      	ldr	r2, [pc, #196]	; (8001b88 <HAL_GPIO_Init+0x324>)
 8001ac4:	69bb      	ldr	r3, [r7, #24]
 8001ac6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001ac8:	4b2f      	ldr	r3, [pc, #188]	; (8001b88 <HAL_GPIO_Init+0x324>)
 8001aca:	685b      	ldr	r3, [r3, #4]
 8001acc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ace:	693b      	ldr	r3, [r7, #16]
 8001ad0:	43db      	mvns	r3, r3
 8001ad2:	69ba      	ldr	r2, [r7, #24]
 8001ad4:	4013      	ands	r3, r2
 8001ad6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	685b      	ldr	r3, [r3, #4]
 8001adc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d003      	beq.n	8001aec <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001ae4:	69ba      	ldr	r2, [r7, #24]
 8001ae6:	693b      	ldr	r3, [r7, #16]
 8001ae8:	4313      	orrs	r3, r2
 8001aea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001aec:	4a26      	ldr	r2, [pc, #152]	; (8001b88 <HAL_GPIO_Init+0x324>)
 8001aee:	69bb      	ldr	r3, [r7, #24]
 8001af0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001af2:	4b25      	ldr	r3, [pc, #148]	; (8001b88 <HAL_GPIO_Init+0x324>)
 8001af4:	689b      	ldr	r3, [r3, #8]
 8001af6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001af8:	693b      	ldr	r3, [r7, #16]
 8001afa:	43db      	mvns	r3, r3
 8001afc:	69ba      	ldr	r2, [r7, #24]
 8001afe:	4013      	ands	r3, r2
 8001b00:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	685b      	ldr	r3, [r3, #4]
 8001b06:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d003      	beq.n	8001b16 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001b0e:	69ba      	ldr	r2, [r7, #24]
 8001b10:	693b      	ldr	r3, [r7, #16]
 8001b12:	4313      	orrs	r3, r2
 8001b14:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001b16:	4a1c      	ldr	r2, [pc, #112]	; (8001b88 <HAL_GPIO_Init+0x324>)
 8001b18:	69bb      	ldr	r3, [r7, #24]
 8001b1a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001b1c:	4b1a      	ldr	r3, [pc, #104]	; (8001b88 <HAL_GPIO_Init+0x324>)
 8001b1e:	68db      	ldr	r3, [r3, #12]
 8001b20:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b22:	693b      	ldr	r3, [r7, #16]
 8001b24:	43db      	mvns	r3, r3
 8001b26:	69ba      	ldr	r2, [r7, #24]
 8001b28:	4013      	ands	r3, r2
 8001b2a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	685b      	ldr	r3, [r3, #4]
 8001b30:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d003      	beq.n	8001b40 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001b38:	69ba      	ldr	r2, [r7, #24]
 8001b3a:	693b      	ldr	r3, [r7, #16]
 8001b3c:	4313      	orrs	r3, r2
 8001b3e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001b40:	4a11      	ldr	r2, [pc, #68]	; (8001b88 <HAL_GPIO_Init+0x324>)
 8001b42:	69bb      	ldr	r3, [r7, #24]
 8001b44:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b46:	69fb      	ldr	r3, [r7, #28]
 8001b48:	3301      	adds	r3, #1
 8001b4a:	61fb      	str	r3, [r7, #28]
 8001b4c:	69fb      	ldr	r3, [r7, #28]
 8001b4e:	2b0f      	cmp	r3, #15
 8001b50:	f67f ae96 	bls.w	8001880 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001b54:	bf00      	nop
 8001b56:	bf00      	nop
 8001b58:	3724      	adds	r7, #36	; 0x24
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b60:	4770      	bx	lr
 8001b62:	bf00      	nop
 8001b64:	40023800 	.word	0x40023800
 8001b68:	40013800 	.word	0x40013800
 8001b6c:	40020000 	.word	0x40020000
 8001b70:	40020400 	.word	0x40020400
 8001b74:	40020800 	.word	0x40020800
 8001b78:	40020c00 	.word	0x40020c00
 8001b7c:	40021000 	.word	0x40021000
 8001b80:	40021400 	.word	0x40021400
 8001b84:	40021800 	.word	0x40021800
 8001b88:	40013c00 	.word	0x40013c00

08001b8c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b082      	sub	sp, #8
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	4603      	mov	r3, r0
 8001b94:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001b96:	4b08      	ldr	r3, [pc, #32]	; (8001bb8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001b98:	695a      	ldr	r2, [r3, #20]
 8001b9a:	88fb      	ldrh	r3, [r7, #6]
 8001b9c:	4013      	ands	r3, r2
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d006      	beq.n	8001bb0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001ba2:	4a05      	ldr	r2, [pc, #20]	; (8001bb8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001ba4:	88fb      	ldrh	r3, [r7, #6]
 8001ba6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001ba8:	88fb      	ldrh	r3, [r7, #6]
 8001baa:	4618      	mov	r0, r3
 8001bac:	f7ff fb78 	bl	80012a0 <HAL_GPIO_EXTI_Callback>
  }
}
 8001bb0:	bf00      	nop
 8001bb2:	3708      	adds	r7, #8
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bd80      	pop	{r7, pc}
 8001bb8:	40013c00 	.word	0x40013c00

08001bbc <HAL_PWR_EnableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinx)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	b083      	sub	sp, #12
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));

  /* Enable the wake up pin */
  SET_BIT(PWR->CSR, WakeUpPinx);
 8001bc4:	4b05      	ldr	r3, [pc, #20]	; (8001bdc <HAL_PWR_EnableWakeUpPin+0x20>)
 8001bc6:	685a      	ldr	r2, [r3, #4]
 8001bc8:	4904      	ldr	r1, [pc, #16]	; (8001bdc <HAL_PWR_EnableWakeUpPin+0x20>)
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	4313      	orrs	r3, r2
 8001bce:	604b      	str	r3, [r1, #4]
}
 8001bd0:	bf00      	nop
 8001bd2:	370c      	adds	r7, #12
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bda:	4770      	bx	lr
 8001bdc:	40007000 	.word	0x40007000

08001be0 <HAL_PWR_EnterSTANDBYMode>:
  *          - RTC_AF2 pin (PI8) if configured for tamper or time-stamp.  
  *          - WKUP pin 1 (PA0) if enabled.       
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 8001be0:	b480      	push	{r7}
 8001be2:	af00      	add	r7, sp, #0
  /* Select Standby mode */
  SET_BIT(PWR->CR, PWR_CR_PDDS);
 8001be4:	4b08      	ldr	r3, [pc, #32]	; (8001c08 <HAL_PWR_EnterSTANDBYMode+0x28>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4a07      	ldr	r2, [pc, #28]	; (8001c08 <HAL_PWR_EnterSTANDBYMode+0x28>)
 8001bea:	f043 0302 	orr.w	r3, r3, #2
 8001bee:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8001bf0:	4b06      	ldr	r3, [pc, #24]	; (8001c0c <HAL_PWR_EnterSTANDBYMode+0x2c>)
 8001bf2:	691b      	ldr	r3, [r3, #16]
 8001bf4:	4a05      	ldr	r2, [pc, #20]	; (8001c0c <HAL_PWR_EnterSTANDBYMode+0x2c>)
 8001bf6:	f043 0304 	orr.w	r3, r3, #4
 8001bfa:	6113      	str	r3, [r2, #16]
  /* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 8001bfc:	bf30      	wfi
}
 8001bfe:	bf00      	nop
 8001c00:	46bd      	mov	sp, r7
 8001c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c06:	4770      	bx	lr
 8001c08:	40007000 	.word	0x40007000
 8001c0c:	e000ed00 	.word	0xe000ed00

08001c10 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b084      	sub	sp, #16
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
 8001c18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d101      	bne.n	8001c24 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001c20:	2301      	movs	r3, #1
 8001c22:	e0cc      	b.n	8001dbe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001c24:	4b68      	ldr	r3, [pc, #416]	; (8001dc8 <HAL_RCC_ClockConfig+0x1b8>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f003 030f 	and.w	r3, r3, #15
 8001c2c:	683a      	ldr	r2, [r7, #0]
 8001c2e:	429a      	cmp	r2, r3
 8001c30:	d90c      	bls.n	8001c4c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c32:	4b65      	ldr	r3, [pc, #404]	; (8001dc8 <HAL_RCC_ClockConfig+0x1b8>)
 8001c34:	683a      	ldr	r2, [r7, #0]
 8001c36:	b2d2      	uxtb	r2, r2
 8001c38:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c3a:	4b63      	ldr	r3, [pc, #396]	; (8001dc8 <HAL_RCC_ClockConfig+0x1b8>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f003 030f 	and.w	r3, r3, #15
 8001c42:	683a      	ldr	r2, [r7, #0]
 8001c44:	429a      	cmp	r2, r3
 8001c46:	d001      	beq.n	8001c4c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001c48:	2301      	movs	r3, #1
 8001c4a:	e0b8      	b.n	8001dbe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f003 0302 	and.w	r3, r3, #2
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d020      	beq.n	8001c9a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f003 0304 	and.w	r3, r3, #4
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d005      	beq.n	8001c70 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001c64:	4b59      	ldr	r3, [pc, #356]	; (8001dcc <HAL_RCC_ClockConfig+0x1bc>)
 8001c66:	689b      	ldr	r3, [r3, #8]
 8001c68:	4a58      	ldr	r2, [pc, #352]	; (8001dcc <HAL_RCC_ClockConfig+0x1bc>)
 8001c6a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001c6e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f003 0308 	and.w	r3, r3, #8
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d005      	beq.n	8001c88 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001c7c:	4b53      	ldr	r3, [pc, #332]	; (8001dcc <HAL_RCC_ClockConfig+0x1bc>)
 8001c7e:	689b      	ldr	r3, [r3, #8]
 8001c80:	4a52      	ldr	r2, [pc, #328]	; (8001dcc <HAL_RCC_ClockConfig+0x1bc>)
 8001c82:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001c86:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c88:	4b50      	ldr	r3, [pc, #320]	; (8001dcc <HAL_RCC_ClockConfig+0x1bc>)
 8001c8a:	689b      	ldr	r3, [r3, #8]
 8001c8c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	689b      	ldr	r3, [r3, #8]
 8001c94:	494d      	ldr	r1, [pc, #308]	; (8001dcc <HAL_RCC_ClockConfig+0x1bc>)
 8001c96:	4313      	orrs	r3, r2
 8001c98:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f003 0301 	and.w	r3, r3, #1
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d044      	beq.n	8001d30 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	685b      	ldr	r3, [r3, #4]
 8001caa:	2b01      	cmp	r3, #1
 8001cac:	d107      	bne.n	8001cbe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cae:	4b47      	ldr	r3, [pc, #284]	; (8001dcc <HAL_RCC_ClockConfig+0x1bc>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d119      	bne.n	8001cee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001cba:	2301      	movs	r3, #1
 8001cbc:	e07f      	b.n	8001dbe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	685b      	ldr	r3, [r3, #4]
 8001cc2:	2b02      	cmp	r3, #2
 8001cc4:	d003      	beq.n	8001cce <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001cca:	2b03      	cmp	r3, #3
 8001ccc:	d107      	bne.n	8001cde <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cce:	4b3f      	ldr	r3, [pc, #252]	; (8001dcc <HAL_RCC_ClockConfig+0x1bc>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d109      	bne.n	8001cee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001cda:	2301      	movs	r3, #1
 8001cdc:	e06f      	b.n	8001dbe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cde:	4b3b      	ldr	r3, [pc, #236]	; (8001dcc <HAL_RCC_ClockConfig+0x1bc>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f003 0302 	and.w	r3, r3, #2
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d101      	bne.n	8001cee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001cea:	2301      	movs	r3, #1
 8001cec:	e067      	b.n	8001dbe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001cee:	4b37      	ldr	r3, [pc, #220]	; (8001dcc <HAL_RCC_ClockConfig+0x1bc>)
 8001cf0:	689b      	ldr	r3, [r3, #8]
 8001cf2:	f023 0203 	bic.w	r2, r3, #3
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	4934      	ldr	r1, [pc, #208]	; (8001dcc <HAL_RCC_ClockConfig+0x1bc>)
 8001cfc:	4313      	orrs	r3, r2
 8001cfe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001d00:	f7ff fc68 	bl	80015d4 <HAL_GetTick>
 8001d04:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d06:	e00a      	b.n	8001d1e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d08:	f7ff fc64 	bl	80015d4 <HAL_GetTick>
 8001d0c:	4602      	mov	r2, r0
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	1ad3      	subs	r3, r2, r3
 8001d12:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d901      	bls.n	8001d1e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001d1a:	2303      	movs	r3, #3
 8001d1c:	e04f      	b.n	8001dbe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d1e:	4b2b      	ldr	r3, [pc, #172]	; (8001dcc <HAL_RCC_ClockConfig+0x1bc>)
 8001d20:	689b      	ldr	r3, [r3, #8]
 8001d22:	f003 020c 	and.w	r2, r3, #12
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	685b      	ldr	r3, [r3, #4]
 8001d2a:	009b      	lsls	r3, r3, #2
 8001d2c:	429a      	cmp	r2, r3
 8001d2e:	d1eb      	bne.n	8001d08 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001d30:	4b25      	ldr	r3, [pc, #148]	; (8001dc8 <HAL_RCC_ClockConfig+0x1b8>)
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f003 030f 	and.w	r3, r3, #15
 8001d38:	683a      	ldr	r2, [r7, #0]
 8001d3a:	429a      	cmp	r2, r3
 8001d3c:	d20c      	bcs.n	8001d58 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d3e:	4b22      	ldr	r3, [pc, #136]	; (8001dc8 <HAL_RCC_ClockConfig+0x1b8>)
 8001d40:	683a      	ldr	r2, [r7, #0]
 8001d42:	b2d2      	uxtb	r2, r2
 8001d44:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d46:	4b20      	ldr	r3, [pc, #128]	; (8001dc8 <HAL_RCC_ClockConfig+0x1b8>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f003 030f 	and.w	r3, r3, #15
 8001d4e:	683a      	ldr	r2, [r7, #0]
 8001d50:	429a      	cmp	r2, r3
 8001d52:	d001      	beq.n	8001d58 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001d54:	2301      	movs	r3, #1
 8001d56:	e032      	b.n	8001dbe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f003 0304 	and.w	r3, r3, #4
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d008      	beq.n	8001d76 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d64:	4b19      	ldr	r3, [pc, #100]	; (8001dcc <HAL_RCC_ClockConfig+0x1bc>)
 8001d66:	689b      	ldr	r3, [r3, #8]
 8001d68:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	68db      	ldr	r3, [r3, #12]
 8001d70:	4916      	ldr	r1, [pc, #88]	; (8001dcc <HAL_RCC_ClockConfig+0x1bc>)
 8001d72:	4313      	orrs	r3, r2
 8001d74:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f003 0308 	and.w	r3, r3, #8
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d009      	beq.n	8001d96 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001d82:	4b12      	ldr	r3, [pc, #72]	; (8001dcc <HAL_RCC_ClockConfig+0x1bc>)
 8001d84:	689b      	ldr	r3, [r3, #8]
 8001d86:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	691b      	ldr	r3, [r3, #16]
 8001d8e:	00db      	lsls	r3, r3, #3
 8001d90:	490e      	ldr	r1, [pc, #56]	; (8001dcc <HAL_RCC_ClockConfig+0x1bc>)
 8001d92:	4313      	orrs	r3, r2
 8001d94:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001d96:	f000 fb7f 	bl	8002498 <HAL_RCC_GetSysClockFreq>
 8001d9a:	4602      	mov	r2, r0
 8001d9c:	4b0b      	ldr	r3, [pc, #44]	; (8001dcc <HAL_RCC_ClockConfig+0x1bc>)
 8001d9e:	689b      	ldr	r3, [r3, #8]
 8001da0:	091b      	lsrs	r3, r3, #4
 8001da2:	f003 030f 	and.w	r3, r3, #15
 8001da6:	490a      	ldr	r1, [pc, #40]	; (8001dd0 <HAL_RCC_ClockConfig+0x1c0>)
 8001da8:	5ccb      	ldrb	r3, [r1, r3]
 8001daa:	fa22 f303 	lsr.w	r3, r2, r3
 8001dae:	4a09      	ldr	r2, [pc, #36]	; (8001dd4 <HAL_RCC_ClockConfig+0x1c4>)
 8001db0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001db2:	4b09      	ldr	r3, [pc, #36]	; (8001dd8 <HAL_RCC_ClockConfig+0x1c8>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	4618      	mov	r0, r3
 8001db8:	f7ff fbc8 	bl	800154c <HAL_InitTick>

  return HAL_OK;
 8001dbc:	2300      	movs	r3, #0
}
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	3710      	adds	r7, #16
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bd80      	pop	{r7, pc}
 8001dc6:	bf00      	nop
 8001dc8:	40023c00 	.word	0x40023c00
 8001dcc:	40023800 	.word	0x40023800
 8001dd0:	0800661c 	.word	0x0800661c
 8001dd4:	20000000 	.word	0x20000000
 8001dd8:	20000004 	.word	0x20000004

08001ddc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001de0:	4b03      	ldr	r3, [pc, #12]	; (8001df0 <HAL_RCC_GetHCLKFreq+0x14>)
 8001de2:	681b      	ldr	r3, [r3, #0]
}
 8001de4:	4618      	mov	r0, r3
 8001de6:	46bd      	mov	sp, r7
 8001de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dec:	4770      	bx	lr
 8001dee:	bf00      	nop
 8001df0:	20000000 	.word	0x20000000

08001df4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001df8:	f7ff fff0 	bl	8001ddc <HAL_RCC_GetHCLKFreq>
 8001dfc:	4602      	mov	r2, r0
 8001dfe:	4b05      	ldr	r3, [pc, #20]	; (8001e14 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001e00:	689b      	ldr	r3, [r3, #8]
 8001e02:	0a9b      	lsrs	r3, r3, #10
 8001e04:	f003 0307 	and.w	r3, r3, #7
 8001e08:	4903      	ldr	r1, [pc, #12]	; (8001e18 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e0a:	5ccb      	ldrb	r3, [r1, r3]
 8001e0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e10:	4618      	mov	r0, r3
 8001e12:	bd80      	pop	{r7, pc}
 8001e14:	40023800 	.word	0x40023800
 8001e18:	0800662c 	.word	0x0800662c

08001e1c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001e20:	f7ff ffdc 	bl	8001ddc <HAL_RCC_GetHCLKFreq>
 8001e24:	4602      	mov	r2, r0
 8001e26:	4b05      	ldr	r3, [pc, #20]	; (8001e3c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001e28:	689b      	ldr	r3, [r3, #8]
 8001e2a:	0b5b      	lsrs	r3, r3, #13
 8001e2c:	f003 0307 	and.w	r3, r3, #7
 8001e30:	4903      	ldr	r1, [pc, #12]	; (8001e40 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e32:	5ccb      	ldrb	r3, [r1, r3]
 8001e34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e38:	4618      	mov	r0, r3
 8001e3a:	bd80      	pop	{r7, pc}
 8001e3c:	40023800 	.word	0x40023800
 8001e40:	0800662c 	.word	0x0800662c

08001e44 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b08c      	sub	sp, #48	; 0x30
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 8001e50:	2300      	movs	r3, #0
 8001e52:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8001e54:	2300      	movs	r3, #0
 8001e56:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8001e60:	2300      	movs	r3, #0
 8001e62:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8001e64:	2300      	movs	r3, #0
 8001e66:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f003 0301 	and.w	r3, r3, #1
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d010      	beq.n	8001e9e <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8001e7c:	4b6f      	ldr	r3, [pc, #444]	; (800203c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001e7e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001e82:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e8a:	496c      	ldr	r1, [pc, #432]	; (800203c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001e8c:	4313      	orrs	r3, r2
 8001e8e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d101      	bne.n	8001e9e <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f003 0302 	and.w	r3, r3, #2
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d010      	beq.n	8001ecc <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8001eaa:	4b64      	ldr	r3, [pc, #400]	; (800203c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001eac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001eb0:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001eb8:	4960      	ldr	r1, [pc, #384]	; (800203c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001eba:	4313      	orrs	r3, r2
 8001ebc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d101      	bne.n	8001ecc <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8001ec8:	2301      	movs	r3, #1
 8001eca:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f003 0304 	and.w	r3, r3, #4
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d017      	beq.n	8001f08 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001ed8:	4b58      	ldr	r3, [pc, #352]	; (800203c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001eda:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001ede:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ee6:	4955      	ldr	r1, [pc, #340]	; (800203c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001ee8:	4313      	orrs	r3, r2
 8001eea:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ef2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001ef6:	d101      	bne.n	8001efc <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8001ef8:	2301      	movs	r3, #1
 8001efa:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d101      	bne.n	8001f08 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8001f04:	2301      	movs	r3, #1
 8001f06:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f003 0308 	and.w	r3, r3, #8
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d017      	beq.n	8001f44 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001f14:	4b49      	ldr	r3, [pc, #292]	; (800203c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001f16:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001f1a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f22:	4946      	ldr	r1, [pc, #280]	; (800203c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001f24:	4313      	orrs	r3, r2
 8001f26:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f2e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001f32:	d101      	bne.n	8001f38 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8001f34:	2301      	movs	r3, #1
 8001f36:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d101      	bne.n	8001f44 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8001f40:	2301      	movs	r3, #1
 8001f42:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f003 0320 	and.w	r3, r3, #32
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	f000 808a 	beq.w	8002066 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001f52:	2300      	movs	r3, #0
 8001f54:	60bb      	str	r3, [r7, #8]
 8001f56:	4b39      	ldr	r3, [pc, #228]	; (800203c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001f58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f5a:	4a38      	ldr	r2, [pc, #224]	; (800203c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001f5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f60:	6413      	str	r3, [r2, #64]	; 0x40
 8001f62:	4b36      	ldr	r3, [pc, #216]	; (800203c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f6a:	60bb      	str	r3, [r7, #8]
 8001f6c:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8001f6e:	4b34      	ldr	r3, [pc, #208]	; (8002040 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4a33      	ldr	r2, [pc, #204]	; (8002040 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8001f74:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f78:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001f7a:	f7ff fb2b 	bl	80015d4 <HAL_GetTick>
 8001f7e:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001f80:	e008      	b.n	8001f94 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001f82:	f7ff fb27 	bl	80015d4 <HAL_GetTick>
 8001f86:	4602      	mov	r2, r0
 8001f88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f8a:	1ad3      	subs	r3, r2, r3
 8001f8c:	2b02      	cmp	r3, #2
 8001f8e:	d901      	bls.n	8001f94 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8001f90:	2303      	movs	r3, #3
 8001f92:	e278      	b.n	8002486 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001f94:	4b2a      	ldr	r3, [pc, #168]	; (8002040 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d0f0      	beq.n	8001f82 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001fa0:	4b26      	ldr	r3, [pc, #152]	; (800203c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001fa2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001fa4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001fa8:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001faa:	6a3b      	ldr	r3, [r7, #32]
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d02f      	beq.n	8002010 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fb4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001fb8:	6a3a      	ldr	r2, [r7, #32]
 8001fba:	429a      	cmp	r2, r3
 8001fbc:	d028      	beq.n	8002010 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001fbe:	4b1f      	ldr	r3, [pc, #124]	; (800203c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001fc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001fc2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001fc6:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001fc8:	4b1e      	ldr	r3, [pc, #120]	; (8002044 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8001fca:	2201      	movs	r2, #1
 8001fcc:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001fce:	4b1d      	ldr	r3, [pc, #116]	; (8002044 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8001fd4:	4a19      	ldr	r2, [pc, #100]	; (800203c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001fd6:	6a3b      	ldr	r3, [r7, #32]
 8001fd8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8001fda:	4b18      	ldr	r3, [pc, #96]	; (800203c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001fdc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001fde:	f003 0301 	and.w	r3, r3, #1
 8001fe2:	2b01      	cmp	r3, #1
 8001fe4:	d114      	bne.n	8002010 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8001fe6:	f7ff faf5 	bl	80015d4 <HAL_GetTick>
 8001fea:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fec:	e00a      	b.n	8002004 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001fee:	f7ff faf1 	bl	80015d4 <HAL_GetTick>
 8001ff2:	4602      	mov	r2, r0
 8001ff4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ff6:	1ad3      	subs	r3, r2, r3
 8001ff8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ffc:	4293      	cmp	r3, r2
 8001ffe:	d901      	bls.n	8002004 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8002000:	2303      	movs	r3, #3
 8002002:	e240      	b.n	8002486 <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002004:	4b0d      	ldr	r3, [pc, #52]	; (800203c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002006:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002008:	f003 0302 	and.w	r3, r3, #2
 800200c:	2b00      	cmp	r3, #0
 800200e:	d0ee      	beq.n	8001fee <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002014:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002018:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800201c:	d114      	bne.n	8002048 <HAL_RCCEx_PeriphCLKConfig+0x204>
 800201e:	4b07      	ldr	r3, [pc, #28]	; (800203c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002020:	689b      	ldr	r3, [r3, #8]
 8002022:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800202a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800202e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002032:	4902      	ldr	r1, [pc, #8]	; (800203c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002034:	4313      	orrs	r3, r2
 8002036:	608b      	str	r3, [r1, #8]
 8002038:	e00c      	b.n	8002054 <HAL_RCCEx_PeriphCLKConfig+0x210>
 800203a:	bf00      	nop
 800203c:	40023800 	.word	0x40023800
 8002040:	40007000 	.word	0x40007000
 8002044:	42470e40 	.word	0x42470e40
 8002048:	4b4a      	ldr	r3, [pc, #296]	; (8002174 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800204a:	689b      	ldr	r3, [r3, #8]
 800204c:	4a49      	ldr	r2, [pc, #292]	; (8002174 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800204e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8002052:	6093      	str	r3, [r2, #8]
 8002054:	4b47      	ldr	r3, [pc, #284]	; (8002174 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002056:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800205c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002060:	4944      	ldr	r1, [pc, #272]	; (8002174 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002062:	4313      	orrs	r3, r2
 8002064:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f003 0310 	and.w	r3, r3, #16
 800206e:	2b00      	cmp	r3, #0
 8002070:	d004      	beq.n	800207c <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 8002078:	4b3f      	ldr	r3, [pc, #252]	; (8002178 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 800207a:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002084:	2b00      	cmp	r3, #0
 8002086:	d00a      	beq.n	800209e <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8002088:	4b3a      	ldr	r3, [pc, #232]	; (8002174 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800208a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800208e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002096:	4937      	ldr	r1, [pc, #220]	; (8002174 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002098:	4313      	orrs	r3, r2
 800209a:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d00a      	beq.n	80020c0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80020aa:	4b32      	ldr	r3, [pc, #200]	; (8002174 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80020ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80020b0:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80020b8:	492e      	ldr	r1, [pc, #184]	; (8002174 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80020ba:	4313      	orrs	r3, r2
 80020bc:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d011      	beq.n	80020f0 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80020cc:	4b29      	ldr	r3, [pc, #164]	; (8002174 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80020ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80020d2:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020da:	4926      	ldr	r1, [pc, #152]	; (8002174 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80020dc:	4313      	orrs	r3, r2
 80020de:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020e6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80020ea:	d101      	bne.n	80020f0 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 80020ec:	2301      	movs	r3, #1
 80020ee:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d00a      	beq.n	8002112 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 80020fc:	4b1d      	ldr	r3, [pc, #116]	; (8002174 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80020fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002102:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800210a:	491a      	ldr	r1, [pc, #104]	; (8002174 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800210c:	4313      	orrs	r3, r2
 800210e:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800211a:	2b00      	cmp	r3, #0
 800211c:	d011      	beq.n	8002142 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 800211e:	4b15      	ldr	r3, [pc, #84]	; (8002174 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002120:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002124:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800212c:	4911      	ldr	r1, [pc, #68]	; (8002174 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800212e:	4313      	orrs	r3, r2
 8002130:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002138:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800213c:	d101      	bne.n	8002142 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 800213e:	2301      	movs	r3, #1
 8002140:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8002142:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002144:	2b01      	cmp	r3, #1
 8002146:	d005      	beq.n	8002154 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002150:	f040 80ff 	bne.w	8002352 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002154:	4b09      	ldr	r3, [pc, #36]	; (800217c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002156:	2200      	movs	r2, #0
 8002158:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800215a:	f7ff fa3b 	bl	80015d4 <HAL_GetTick>
 800215e:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002160:	e00e      	b.n	8002180 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8002162:	f7ff fa37 	bl	80015d4 <HAL_GetTick>
 8002166:	4602      	mov	r2, r0
 8002168:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800216a:	1ad3      	subs	r3, r2, r3
 800216c:	2b02      	cmp	r3, #2
 800216e:	d907      	bls.n	8002180 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002170:	2303      	movs	r3, #3
 8002172:	e188      	b.n	8002486 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8002174:	40023800 	.word	0x40023800
 8002178:	424711e0 	.word	0x424711e0
 800217c:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002180:	4b7e      	ldr	r3, [pc, #504]	; (800237c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002188:	2b00      	cmp	r3, #0
 800218a:	d1ea      	bne.n	8002162 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f003 0301 	and.w	r3, r3, #1
 8002194:	2b00      	cmp	r3, #0
 8002196:	d003      	beq.n	80021a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800219c:	2b00      	cmp	r3, #0
 800219e:	d009      	beq.n	80021b4 <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d028      	beq.n	80021fe <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d124      	bne.n	80021fe <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80021b4:	4b71      	ldr	r3, [pc, #452]	; (800237c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80021b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80021ba:	0c1b      	lsrs	r3, r3, #16
 80021bc:	f003 0303 	and.w	r3, r3, #3
 80021c0:	3301      	adds	r3, #1
 80021c2:	005b      	lsls	r3, r3, #1
 80021c4:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80021c6:	4b6d      	ldr	r3, [pc, #436]	; (800237c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80021c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80021cc:	0e1b      	lsrs	r3, r3, #24
 80021ce:	f003 030f 	and.w	r3, r3, #15
 80021d2:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	685a      	ldr	r2, [r3, #4]
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	689b      	ldr	r3, [r3, #8]
 80021dc:	019b      	lsls	r3, r3, #6
 80021de:	431a      	orrs	r2, r3
 80021e0:	69fb      	ldr	r3, [r7, #28]
 80021e2:	085b      	lsrs	r3, r3, #1
 80021e4:	3b01      	subs	r3, #1
 80021e6:	041b      	lsls	r3, r3, #16
 80021e8:	431a      	orrs	r2, r3
 80021ea:	69bb      	ldr	r3, [r7, #24]
 80021ec:	061b      	lsls	r3, r3, #24
 80021ee:	431a      	orrs	r2, r3
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	695b      	ldr	r3, [r3, #20]
 80021f4:	071b      	lsls	r3, r3, #28
 80021f6:	4961      	ldr	r1, [pc, #388]	; (800237c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80021f8:	4313      	orrs	r3, r2
 80021fa:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f003 0304 	and.w	r3, r3, #4
 8002206:	2b00      	cmp	r3, #0
 8002208:	d004      	beq.n	8002214 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800220e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002212:	d00a      	beq.n	800222a <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800221c:	2b00      	cmp	r3, #0
 800221e:	d035      	beq.n	800228c <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002224:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002228:	d130      	bne.n	800228c <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 800222a:	4b54      	ldr	r3, [pc, #336]	; (800237c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800222c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002230:	0c1b      	lsrs	r3, r3, #16
 8002232:	f003 0303 	and.w	r3, r3, #3
 8002236:	3301      	adds	r3, #1
 8002238:	005b      	lsls	r3, r3, #1
 800223a:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800223c:	4b4f      	ldr	r3, [pc, #316]	; (800237c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800223e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002242:	0f1b      	lsrs	r3, r3, #28
 8002244:	f003 0307 	and.w	r3, r3, #7
 8002248:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	685a      	ldr	r2, [r3, #4]
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	689b      	ldr	r3, [r3, #8]
 8002252:	019b      	lsls	r3, r3, #6
 8002254:	431a      	orrs	r2, r3
 8002256:	69fb      	ldr	r3, [r7, #28]
 8002258:	085b      	lsrs	r3, r3, #1
 800225a:	3b01      	subs	r3, #1
 800225c:	041b      	lsls	r3, r3, #16
 800225e:	431a      	orrs	r2, r3
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	691b      	ldr	r3, [r3, #16]
 8002264:	061b      	lsls	r3, r3, #24
 8002266:	431a      	orrs	r2, r3
 8002268:	697b      	ldr	r3, [r7, #20]
 800226a:	071b      	lsls	r3, r3, #28
 800226c:	4943      	ldr	r1, [pc, #268]	; (800237c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800226e:	4313      	orrs	r3, r2
 8002270:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002274:	4b41      	ldr	r3, [pc, #260]	; (800237c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002276:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800227a:	f023 021f 	bic.w	r2, r3, #31
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002282:	3b01      	subs	r3, #1
 8002284:	493d      	ldr	r1, [pc, #244]	; (800237c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002286:	4313      	orrs	r3, r2
 8002288:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002294:	2b00      	cmp	r3, #0
 8002296:	d029      	beq.n	80022ec <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800229c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80022a0:	d124      	bne.n	80022ec <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80022a2:	4b36      	ldr	r3, [pc, #216]	; (800237c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80022a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80022a8:	0c1b      	lsrs	r3, r3, #16
 80022aa:	f003 0303 	and.w	r3, r3, #3
 80022ae:	3301      	adds	r3, #1
 80022b0:	005b      	lsls	r3, r3, #1
 80022b2:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80022b4:	4b31      	ldr	r3, [pc, #196]	; (800237c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80022b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80022ba:	0f1b      	lsrs	r3, r3, #28
 80022bc:	f003 0307 	and.w	r3, r3, #7
 80022c0:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	685a      	ldr	r2, [r3, #4]
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	689b      	ldr	r3, [r3, #8]
 80022ca:	019b      	lsls	r3, r3, #6
 80022cc:	431a      	orrs	r2, r3
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	68db      	ldr	r3, [r3, #12]
 80022d2:	085b      	lsrs	r3, r3, #1
 80022d4:	3b01      	subs	r3, #1
 80022d6:	041b      	lsls	r3, r3, #16
 80022d8:	431a      	orrs	r2, r3
 80022da:	69bb      	ldr	r3, [r7, #24]
 80022dc:	061b      	lsls	r3, r3, #24
 80022de:	431a      	orrs	r2, r3
 80022e0:	697b      	ldr	r3, [r7, #20]
 80022e2:	071b      	lsls	r3, r3, #28
 80022e4:	4925      	ldr	r1, [pc, #148]	; (800237c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80022e6:	4313      	orrs	r3, r2
 80022e8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d016      	beq.n	8002326 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	685a      	ldr	r2, [r3, #4]
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	689b      	ldr	r3, [r3, #8]
 8002300:	019b      	lsls	r3, r3, #6
 8002302:	431a      	orrs	r2, r3
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	68db      	ldr	r3, [r3, #12]
 8002308:	085b      	lsrs	r3, r3, #1
 800230a:	3b01      	subs	r3, #1
 800230c:	041b      	lsls	r3, r3, #16
 800230e:	431a      	orrs	r2, r3
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	691b      	ldr	r3, [r3, #16]
 8002314:	061b      	lsls	r3, r3, #24
 8002316:	431a      	orrs	r2, r3
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	695b      	ldr	r3, [r3, #20]
 800231c:	071b      	lsls	r3, r3, #28
 800231e:	4917      	ldr	r1, [pc, #92]	; (800237c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002320:	4313      	orrs	r3, r2
 8002322:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002326:	4b16      	ldr	r3, [pc, #88]	; (8002380 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8002328:	2201      	movs	r2, #1
 800232a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800232c:	f7ff f952 	bl	80015d4 <HAL_GetTick>
 8002330:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002332:	e008      	b.n	8002346 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8002334:	f7ff f94e 	bl	80015d4 <HAL_GetTick>
 8002338:	4602      	mov	r2, r0
 800233a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800233c:	1ad3      	subs	r3, r2, r3
 800233e:	2b02      	cmp	r3, #2
 8002340:	d901      	bls.n	8002346 <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002342:	2303      	movs	r3, #3
 8002344:	e09f      	b.n	8002486 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002346:	4b0d      	ldr	r3, [pc, #52]	; (800237c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800234e:	2b00      	cmp	r3, #0
 8002350:	d0f0      	beq.n	8002334 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 8002352:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002354:	2b01      	cmp	r3, #1
 8002356:	f040 8095 	bne.w	8002484 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800235a:	4b0a      	ldr	r3, [pc, #40]	; (8002384 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 800235c:	2200      	movs	r2, #0
 800235e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002360:	f7ff f938 	bl	80015d4 <HAL_GetTick>
 8002364:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002366:	e00f      	b.n	8002388 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8002368:	f7ff f934 	bl	80015d4 <HAL_GetTick>
 800236c:	4602      	mov	r2, r0
 800236e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002370:	1ad3      	subs	r3, r2, r3
 8002372:	2b02      	cmp	r3, #2
 8002374:	d908      	bls.n	8002388 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002376:	2303      	movs	r3, #3
 8002378:	e085      	b.n	8002486 <HAL_RCCEx_PeriphCLKConfig+0x642>
 800237a:	bf00      	nop
 800237c:	40023800 	.word	0x40023800
 8002380:	42470068 	.word	0x42470068
 8002384:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002388:	4b41      	ldr	r3, [pc, #260]	; (8002490 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002390:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002394:	d0e8      	beq.n	8002368 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f003 0304 	and.w	r3, r3, #4
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d003      	beq.n	80023aa <HAL_RCCEx_PeriphCLKConfig+0x566>
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d009      	beq.n	80023be <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d02b      	beq.n	800240e <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d127      	bne.n	800240e <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 80023be:	4b34      	ldr	r3, [pc, #208]	; (8002490 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80023c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023c4:	0c1b      	lsrs	r3, r3, #16
 80023c6:	f003 0303 	and.w	r3, r3, #3
 80023ca:	3301      	adds	r3, #1
 80023cc:	005b      	lsls	r3, r3, #1
 80023ce:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	699a      	ldr	r2, [r3, #24]
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	69db      	ldr	r3, [r3, #28]
 80023d8:	019b      	lsls	r3, r3, #6
 80023da:	431a      	orrs	r2, r3
 80023dc:	693b      	ldr	r3, [r7, #16]
 80023de:	085b      	lsrs	r3, r3, #1
 80023e0:	3b01      	subs	r3, #1
 80023e2:	041b      	lsls	r3, r3, #16
 80023e4:	431a      	orrs	r2, r3
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023ea:	061b      	lsls	r3, r3, #24
 80023ec:	4928      	ldr	r1, [pc, #160]	; (8002490 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80023ee:	4313      	orrs	r3, r2
 80023f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80023f4:	4b26      	ldr	r3, [pc, #152]	; (8002490 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80023f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80023fa:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002402:	3b01      	subs	r3, #1
 8002404:	021b      	lsls	r3, r3, #8
 8002406:	4922      	ldr	r1, [pc, #136]	; (8002490 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002408:	4313      	orrs	r3, r2
 800240a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002416:	2b00      	cmp	r3, #0
 8002418:	d01d      	beq.n	8002456 <HAL_RCCEx_PeriphCLKConfig+0x612>
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800241e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002422:	d118      	bne.n	8002456 <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002424:	4b1a      	ldr	r3, [pc, #104]	; (8002490 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002426:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800242a:	0e1b      	lsrs	r3, r3, #24
 800242c:	f003 030f 	and.w	r3, r3, #15
 8002430:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	699a      	ldr	r2, [r3, #24]
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	69db      	ldr	r3, [r3, #28]
 800243a:	019b      	lsls	r3, r3, #6
 800243c:	431a      	orrs	r2, r3
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6a1b      	ldr	r3, [r3, #32]
 8002442:	085b      	lsrs	r3, r3, #1
 8002444:	3b01      	subs	r3, #1
 8002446:	041b      	lsls	r3, r3, #16
 8002448:	431a      	orrs	r2, r3
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	061b      	lsls	r3, r3, #24
 800244e:	4910      	ldr	r1, [pc, #64]	; (8002490 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002450:	4313      	orrs	r3, r2
 8002452:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8002456:	4b0f      	ldr	r3, [pc, #60]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8002458:	2201      	movs	r2, #1
 800245a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800245c:	f7ff f8ba 	bl	80015d4 <HAL_GetTick>
 8002460:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002462:	e008      	b.n	8002476 <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8002464:	f7ff f8b6 	bl	80015d4 <HAL_GetTick>
 8002468:	4602      	mov	r2, r0
 800246a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800246c:	1ad3      	subs	r3, r2, r3
 800246e:	2b02      	cmp	r3, #2
 8002470:	d901      	bls.n	8002476 <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002472:	2303      	movs	r3, #3
 8002474:	e007      	b.n	8002486 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002476:	4b06      	ldr	r3, [pc, #24]	; (8002490 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800247e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002482:	d1ef      	bne.n	8002464 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8002484:	2300      	movs	r3, #0
}
 8002486:	4618      	mov	r0, r3
 8002488:	3730      	adds	r7, #48	; 0x30
 800248a:	46bd      	mov	sp, r7
 800248c:	bd80      	pop	{r7, pc}
 800248e:	bf00      	nop
 8002490:	40023800 	.word	0x40023800
 8002494:	42470070 	.word	0x42470070

08002498 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002498:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800249c:	b088      	sub	sp, #32
 800249e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80024a0:	2300      	movs	r3, #0
 80024a2:	617b      	str	r3, [r7, #20]
  uint32_t pllvco = 0U;
 80024a4:	2300      	movs	r3, #0
 80024a6:	61fb      	str	r3, [r7, #28]
  uint32_t pllp = 0U;
 80024a8:	2300      	movs	r3, #0
 80024aa:	613b      	str	r3, [r7, #16]
  uint32_t pllr = 0U;
 80024ac:	2300      	movs	r3, #0
 80024ae:	60fb      	str	r3, [r7, #12]
  uint32_t sysclockfreq = 0U;
 80024b0:	2300      	movs	r3, #0
 80024b2:	61bb      	str	r3, [r7, #24]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80024b4:	4bce      	ldr	r3, [pc, #824]	; (80027f0 <HAL_RCC_GetSysClockFreq+0x358>)
 80024b6:	689b      	ldr	r3, [r3, #8]
 80024b8:	f003 030c 	and.w	r3, r3, #12
 80024bc:	2b0c      	cmp	r3, #12
 80024be:	f200 818d 	bhi.w	80027dc <HAL_RCC_GetSysClockFreq+0x344>
 80024c2:	a201      	add	r2, pc, #4	; (adr r2, 80024c8 <HAL_RCC_GetSysClockFreq+0x30>)
 80024c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024c8:	080024fd 	.word	0x080024fd
 80024cc:	080027dd 	.word	0x080027dd
 80024d0:	080027dd 	.word	0x080027dd
 80024d4:	080027dd 	.word	0x080027dd
 80024d8:	08002503 	.word	0x08002503
 80024dc:	080027dd 	.word	0x080027dd
 80024e0:	080027dd 	.word	0x080027dd
 80024e4:	080027dd 	.word	0x080027dd
 80024e8:	08002509 	.word	0x08002509
 80024ec:	080027dd 	.word	0x080027dd
 80024f0:	080027dd 	.word	0x080027dd
 80024f4:	080027dd 	.word	0x080027dd
 80024f8:	0800267d 	.word	0x0800267d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80024fc:	4bbd      	ldr	r3, [pc, #756]	; (80027f4 <HAL_RCC_GetSysClockFreq+0x35c>)
 80024fe:	61bb      	str	r3, [r7, #24]
       break;
 8002500:	e16f      	b.n	80027e2 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002502:	4bbd      	ldr	r3, [pc, #756]	; (80027f8 <HAL_RCC_GetSysClockFreq+0x360>)
 8002504:	61bb      	str	r3, [r7, #24]
      break;
 8002506:	e16c      	b.n	80027e2 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002508:	4bb9      	ldr	r3, [pc, #740]	; (80027f0 <HAL_RCC_GetSysClockFreq+0x358>)
 800250a:	685b      	ldr	r3, [r3, #4]
 800250c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002510:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002512:	4bb7      	ldr	r3, [pc, #732]	; (80027f0 <HAL_RCC_GetSysClockFreq+0x358>)
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800251a:	2b00      	cmp	r3, #0
 800251c:	d053      	beq.n	80025c6 <HAL_RCC_GetSysClockFreq+0x12e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800251e:	4bb4      	ldr	r3, [pc, #720]	; (80027f0 <HAL_RCC_GetSysClockFreq+0x358>)
 8002520:	685b      	ldr	r3, [r3, #4]
 8002522:	099b      	lsrs	r3, r3, #6
 8002524:	461a      	mov	r2, r3
 8002526:	f04f 0300 	mov.w	r3, #0
 800252a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800252e:	f04f 0100 	mov.w	r1, #0
 8002532:	ea02 0400 	and.w	r4, r2, r0
 8002536:	603c      	str	r4, [r7, #0]
 8002538:	400b      	ands	r3, r1
 800253a:	607b      	str	r3, [r7, #4]
 800253c:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002540:	4620      	mov	r0, r4
 8002542:	4629      	mov	r1, r5
 8002544:	f04f 0200 	mov.w	r2, #0
 8002548:	f04f 0300 	mov.w	r3, #0
 800254c:	014b      	lsls	r3, r1, #5
 800254e:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002552:	0142      	lsls	r2, r0, #5
 8002554:	4610      	mov	r0, r2
 8002556:	4619      	mov	r1, r3
 8002558:	4623      	mov	r3, r4
 800255a:	1ac0      	subs	r0, r0, r3
 800255c:	462b      	mov	r3, r5
 800255e:	eb61 0103 	sbc.w	r1, r1, r3
 8002562:	f04f 0200 	mov.w	r2, #0
 8002566:	f04f 0300 	mov.w	r3, #0
 800256a:	018b      	lsls	r3, r1, #6
 800256c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002570:	0182      	lsls	r2, r0, #6
 8002572:	1a12      	subs	r2, r2, r0
 8002574:	eb63 0301 	sbc.w	r3, r3, r1
 8002578:	f04f 0000 	mov.w	r0, #0
 800257c:	f04f 0100 	mov.w	r1, #0
 8002580:	00d9      	lsls	r1, r3, #3
 8002582:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002586:	00d0      	lsls	r0, r2, #3
 8002588:	4602      	mov	r2, r0
 800258a:	460b      	mov	r3, r1
 800258c:	4621      	mov	r1, r4
 800258e:	1852      	adds	r2, r2, r1
 8002590:	4629      	mov	r1, r5
 8002592:	eb43 0101 	adc.w	r1, r3, r1
 8002596:	460b      	mov	r3, r1
 8002598:	f04f 0000 	mov.w	r0, #0
 800259c:	f04f 0100 	mov.w	r1, #0
 80025a0:	0259      	lsls	r1, r3, #9
 80025a2:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80025a6:	0250      	lsls	r0, r2, #9
 80025a8:	4602      	mov	r2, r0
 80025aa:	460b      	mov	r3, r1
 80025ac:	4610      	mov	r0, r2
 80025ae:	4619      	mov	r1, r3
 80025b0:	697b      	ldr	r3, [r7, #20]
 80025b2:	461a      	mov	r2, r3
 80025b4:	f04f 0300 	mov.w	r3, #0
 80025b8:	f7fe fb16 	bl	8000be8 <__aeabi_uldivmod>
 80025bc:	4602      	mov	r2, r0
 80025be:	460b      	mov	r3, r1
 80025c0:	4613      	mov	r3, r2
 80025c2:	61fb      	str	r3, [r7, #28]
 80025c4:	e04c      	b.n	8002660 <HAL_RCC_GetSysClockFreq+0x1c8>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80025c6:	4b8a      	ldr	r3, [pc, #552]	; (80027f0 <HAL_RCC_GetSysClockFreq+0x358>)
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	099b      	lsrs	r3, r3, #6
 80025cc:	461a      	mov	r2, r3
 80025ce:	f04f 0300 	mov.w	r3, #0
 80025d2:	f240 10ff 	movw	r0, #511	; 0x1ff
 80025d6:	f04f 0100 	mov.w	r1, #0
 80025da:	ea02 0a00 	and.w	sl, r2, r0
 80025de:	ea03 0b01 	and.w	fp, r3, r1
 80025e2:	4650      	mov	r0, sl
 80025e4:	4659      	mov	r1, fp
 80025e6:	f04f 0200 	mov.w	r2, #0
 80025ea:	f04f 0300 	mov.w	r3, #0
 80025ee:	014b      	lsls	r3, r1, #5
 80025f0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80025f4:	0142      	lsls	r2, r0, #5
 80025f6:	4610      	mov	r0, r2
 80025f8:	4619      	mov	r1, r3
 80025fa:	ebb0 000a 	subs.w	r0, r0, sl
 80025fe:	eb61 010b 	sbc.w	r1, r1, fp
 8002602:	f04f 0200 	mov.w	r2, #0
 8002606:	f04f 0300 	mov.w	r3, #0
 800260a:	018b      	lsls	r3, r1, #6
 800260c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002610:	0182      	lsls	r2, r0, #6
 8002612:	1a12      	subs	r2, r2, r0
 8002614:	eb63 0301 	sbc.w	r3, r3, r1
 8002618:	f04f 0000 	mov.w	r0, #0
 800261c:	f04f 0100 	mov.w	r1, #0
 8002620:	00d9      	lsls	r1, r3, #3
 8002622:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002626:	00d0      	lsls	r0, r2, #3
 8002628:	4602      	mov	r2, r0
 800262a:	460b      	mov	r3, r1
 800262c:	eb12 020a 	adds.w	r2, r2, sl
 8002630:	eb43 030b 	adc.w	r3, r3, fp
 8002634:	f04f 0000 	mov.w	r0, #0
 8002638:	f04f 0100 	mov.w	r1, #0
 800263c:	0299      	lsls	r1, r3, #10
 800263e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8002642:	0290      	lsls	r0, r2, #10
 8002644:	4602      	mov	r2, r0
 8002646:	460b      	mov	r3, r1
 8002648:	4610      	mov	r0, r2
 800264a:	4619      	mov	r1, r3
 800264c:	697b      	ldr	r3, [r7, #20]
 800264e:	461a      	mov	r2, r3
 8002650:	f04f 0300 	mov.w	r3, #0
 8002654:	f7fe fac8 	bl	8000be8 <__aeabi_uldivmod>
 8002658:	4602      	mov	r2, r0
 800265a:	460b      	mov	r3, r1
 800265c:	4613      	mov	r3, r2
 800265e:	61fb      	str	r3, [r7, #28]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002660:	4b63      	ldr	r3, [pc, #396]	; (80027f0 <HAL_RCC_GetSysClockFreq+0x358>)
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	0c1b      	lsrs	r3, r3, #16
 8002666:	f003 0303 	and.w	r3, r3, #3
 800266a:	3301      	adds	r3, #1
 800266c:	005b      	lsls	r3, r3, #1
 800266e:	613b      	str	r3, [r7, #16]

      sysclockfreq = pllvco/pllp;
 8002670:	69fa      	ldr	r2, [r7, #28]
 8002672:	693b      	ldr	r3, [r7, #16]
 8002674:	fbb2 f3f3 	udiv	r3, r2, r3
 8002678:	61bb      	str	r3, [r7, #24]
      break;
 800267a:	e0b2      	b.n	80027e2 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800267c:	4b5c      	ldr	r3, [pc, #368]	; (80027f0 <HAL_RCC_GetSysClockFreq+0x358>)
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002684:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002686:	4b5a      	ldr	r3, [pc, #360]	; (80027f0 <HAL_RCC_GetSysClockFreq+0x358>)
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800268e:	2b00      	cmp	r3, #0
 8002690:	d04d      	beq.n	800272e <HAL_RCC_GetSysClockFreq+0x296>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002692:	4b57      	ldr	r3, [pc, #348]	; (80027f0 <HAL_RCC_GetSysClockFreq+0x358>)
 8002694:	685b      	ldr	r3, [r3, #4]
 8002696:	099b      	lsrs	r3, r3, #6
 8002698:	461a      	mov	r2, r3
 800269a:	f04f 0300 	mov.w	r3, #0
 800269e:	f240 10ff 	movw	r0, #511	; 0x1ff
 80026a2:	f04f 0100 	mov.w	r1, #0
 80026a6:	ea02 0800 	and.w	r8, r2, r0
 80026aa:	ea03 0901 	and.w	r9, r3, r1
 80026ae:	4640      	mov	r0, r8
 80026b0:	4649      	mov	r1, r9
 80026b2:	f04f 0200 	mov.w	r2, #0
 80026b6:	f04f 0300 	mov.w	r3, #0
 80026ba:	014b      	lsls	r3, r1, #5
 80026bc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80026c0:	0142      	lsls	r2, r0, #5
 80026c2:	4610      	mov	r0, r2
 80026c4:	4619      	mov	r1, r3
 80026c6:	ebb0 0008 	subs.w	r0, r0, r8
 80026ca:	eb61 0109 	sbc.w	r1, r1, r9
 80026ce:	f04f 0200 	mov.w	r2, #0
 80026d2:	f04f 0300 	mov.w	r3, #0
 80026d6:	018b      	lsls	r3, r1, #6
 80026d8:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80026dc:	0182      	lsls	r2, r0, #6
 80026de:	1a12      	subs	r2, r2, r0
 80026e0:	eb63 0301 	sbc.w	r3, r3, r1
 80026e4:	f04f 0000 	mov.w	r0, #0
 80026e8:	f04f 0100 	mov.w	r1, #0
 80026ec:	00d9      	lsls	r1, r3, #3
 80026ee:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80026f2:	00d0      	lsls	r0, r2, #3
 80026f4:	4602      	mov	r2, r0
 80026f6:	460b      	mov	r3, r1
 80026f8:	eb12 0208 	adds.w	r2, r2, r8
 80026fc:	eb43 0309 	adc.w	r3, r3, r9
 8002700:	f04f 0000 	mov.w	r0, #0
 8002704:	f04f 0100 	mov.w	r1, #0
 8002708:	0259      	lsls	r1, r3, #9
 800270a:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800270e:	0250      	lsls	r0, r2, #9
 8002710:	4602      	mov	r2, r0
 8002712:	460b      	mov	r3, r1
 8002714:	4610      	mov	r0, r2
 8002716:	4619      	mov	r1, r3
 8002718:	697b      	ldr	r3, [r7, #20]
 800271a:	461a      	mov	r2, r3
 800271c:	f04f 0300 	mov.w	r3, #0
 8002720:	f7fe fa62 	bl	8000be8 <__aeabi_uldivmod>
 8002724:	4602      	mov	r2, r0
 8002726:	460b      	mov	r3, r1
 8002728:	4613      	mov	r3, r2
 800272a:	61fb      	str	r3, [r7, #28]
 800272c:	e04a      	b.n	80027c4 <HAL_RCC_GetSysClockFreq+0x32c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800272e:	4b30      	ldr	r3, [pc, #192]	; (80027f0 <HAL_RCC_GetSysClockFreq+0x358>)
 8002730:	685b      	ldr	r3, [r3, #4]
 8002732:	099b      	lsrs	r3, r3, #6
 8002734:	461a      	mov	r2, r3
 8002736:	f04f 0300 	mov.w	r3, #0
 800273a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800273e:	f04f 0100 	mov.w	r1, #0
 8002742:	ea02 0400 	and.w	r4, r2, r0
 8002746:	ea03 0501 	and.w	r5, r3, r1
 800274a:	4620      	mov	r0, r4
 800274c:	4629      	mov	r1, r5
 800274e:	f04f 0200 	mov.w	r2, #0
 8002752:	f04f 0300 	mov.w	r3, #0
 8002756:	014b      	lsls	r3, r1, #5
 8002758:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800275c:	0142      	lsls	r2, r0, #5
 800275e:	4610      	mov	r0, r2
 8002760:	4619      	mov	r1, r3
 8002762:	1b00      	subs	r0, r0, r4
 8002764:	eb61 0105 	sbc.w	r1, r1, r5
 8002768:	f04f 0200 	mov.w	r2, #0
 800276c:	f04f 0300 	mov.w	r3, #0
 8002770:	018b      	lsls	r3, r1, #6
 8002772:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002776:	0182      	lsls	r2, r0, #6
 8002778:	1a12      	subs	r2, r2, r0
 800277a:	eb63 0301 	sbc.w	r3, r3, r1
 800277e:	f04f 0000 	mov.w	r0, #0
 8002782:	f04f 0100 	mov.w	r1, #0
 8002786:	00d9      	lsls	r1, r3, #3
 8002788:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800278c:	00d0      	lsls	r0, r2, #3
 800278e:	4602      	mov	r2, r0
 8002790:	460b      	mov	r3, r1
 8002792:	1912      	adds	r2, r2, r4
 8002794:	eb45 0303 	adc.w	r3, r5, r3
 8002798:	f04f 0000 	mov.w	r0, #0
 800279c:	f04f 0100 	mov.w	r1, #0
 80027a0:	0299      	lsls	r1, r3, #10
 80027a2:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80027a6:	0290      	lsls	r0, r2, #10
 80027a8:	4602      	mov	r2, r0
 80027aa:	460b      	mov	r3, r1
 80027ac:	4610      	mov	r0, r2
 80027ae:	4619      	mov	r1, r3
 80027b0:	697b      	ldr	r3, [r7, #20]
 80027b2:	461a      	mov	r2, r3
 80027b4:	f04f 0300 	mov.w	r3, #0
 80027b8:	f7fe fa16 	bl	8000be8 <__aeabi_uldivmod>
 80027bc:	4602      	mov	r2, r0
 80027be:	460b      	mov	r3, r1
 80027c0:	4613      	mov	r3, r2
 80027c2:	61fb      	str	r3, [r7, #28]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80027c4:	4b0a      	ldr	r3, [pc, #40]	; (80027f0 <HAL_RCC_GetSysClockFreq+0x358>)
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	0f1b      	lsrs	r3, r3, #28
 80027ca:	f003 0307 	and.w	r3, r3, #7
 80027ce:	60fb      	str	r3, [r7, #12]

      sysclockfreq = pllvco/pllr;
 80027d0:	69fa      	ldr	r2, [r7, #28]
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80027d8:	61bb      	str	r3, [r7, #24]
      break;
 80027da:	e002      	b.n	80027e2 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80027dc:	4b05      	ldr	r3, [pc, #20]	; (80027f4 <HAL_RCC_GetSysClockFreq+0x35c>)
 80027de:	61bb      	str	r3, [r7, #24]
      break;
 80027e0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80027e2:	69bb      	ldr	r3, [r7, #24]
}
 80027e4:	4618      	mov	r0, r3
 80027e6:	3720      	adds	r7, #32
 80027e8:	46bd      	mov	sp, r7
 80027ea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80027ee:	bf00      	nop
 80027f0:	40023800 	.word	0x40023800
 80027f4:	00f42400 	.word	0x00f42400
 80027f8:	007a1200 	.word	0x007a1200

080027fc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b086      	sub	sp, #24
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2b00      	cmp	r3, #0
 8002808:	d101      	bne.n	800280e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800280a:	2301      	movs	r3, #1
 800280c:	e28d      	b.n	8002d2a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f003 0301 	and.w	r3, r3, #1
 8002816:	2b00      	cmp	r3, #0
 8002818:	f000 8083 	beq.w	8002922 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800281c:	4b94      	ldr	r3, [pc, #592]	; (8002a70 <HAL_RCC_OscConfig+0x274>)
 800281e:	689b      	ldr	r3, [r3, #8]
 8002820:	f003 030c 	and.w	r3, r3, #12
 8002824:	2b04      	cmp	r3, #4
 8002826:	d019      	beq.n	800285c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002828:	4b91      	ldr	r3, [pc, #580]	; (8002a70 <HAL_RCC_OscConfig+0x274>)
 800282a:	689b      	ldr	r3, [r3, #8]
 800282c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002830:	2b08      	cmp	r3, #8
 8002832:	d106      	bne.n	8002842 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002834:	4b8e      	ldr	r3, [pc, #568]	; (8002a70 <HAL_RCC_OscConfig+0x274>)
 8002836:	685b      	ldr	r3, [r3, #4]
 8002838:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800283c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002840:	d00c      	beq.n	800285c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002842:	4b8b      	ldr	r3, [pc, #556]	; (8002a70 <HAL_RCC_OscConfig+0x274>)
 8002844:	689b      	ldr	r3, [r3, #8]
 8002846:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800284a:	2b0c      	cmp	r3, #12
 800284c:	d112      	bne.n	8002874 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800284e:	4b88      	ldr	r3, [pc, #544]	; (8002a70 <HAL_RCC_OscConfig+0x274>)
 8002850:	685b      	ldr	r3, [r3, #4]
 8002852:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002856:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800285a:	d10b      	bne.n	8002874 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800285c:	4b84      	ldr	r3, [pc, #528]	; (8002a70 <HAL_RCC_OscConfig+0x274>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002864:	2b00      	cmp	r3, #0
 8002866:	d05b      	beq.n	8002920 <HAL_RCC_OscConfig+0x124>
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	2b00      	cmp	r3, #0
 800286e:	d157      	bne.n	8002920 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002870:	2301      	movs	r3, #1
 8002872:	e25a      	b.n	8002d2a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	685b      	ldr	r3, [r3, #4]
 8002878:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800287c:	d106      	bne.n	800288c <HAL_RCC_OscConfig+0x90>
 800287e:	4b7c      	ldr	r3, [pc, #496]	; (8002a70 <HAL_RCC_OscConfig+0x274>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	4a7b      	ldr	r2, [pc, #492]	; (8002a70 <HAL_RCC_OscConfig+0x274>)
 8002884:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002888:	6013      	str	r3, [r2, #0]
 800288a:	e01d      	b.n	80028c8 <HAL_RCC_OscConfig+0xcc>
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002894:	d10c      	bne.n	80028b0 <HAL_RCC_OscConfig+0xb4>
 8002896:	4b76      	ldr	r3, [pc, #472]	; (8002a70 <HAL_RCC_OscConfig+0x274>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	4a75      	ldr	r2, [pc, #468]	; (8002a70 <HAL_RCC_OscConfig+0x274>)
 800289c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80028a0:	6013      	str	r3, [r2, #0]
 80028a2:	4b73      	ldr	r3, [pc, #460]	; (8002a70 <HAL_RCC_OscConfig+0x274>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	4a72      	ldr	r2, [pc, #456]	; (8002a70 <HAL_RCC_OscConfig+0x274>)
 80028a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028ac:	6013      	str	r3, [r2, #0]
 80028ae:	e00b      	b.n	80028c8 <HAL_RCC_OscConfig+0xcc>
 80028b0:	4b6f      	ldr	r3, [pc, #444]	; (8002a70 <HAL_RCC_OscConfig+0x274>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4a6e      	ldr	r2, [pc, #440]	; (8002a70 <HAL_RCC_OscConfig+0x274>)
 80028b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028ba:	6013      	str	r3, [r2, #0]
 80028bc:	4b6c      	ldr	r3, [pc, #432]	; (8002a70 <HAL_RCC_OscConfig+0x274>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	4a6b      	ldr	r2, [pc, #428]	; (8002a70 <HAL_RCC_OscConfig+0x274>)
 80028c2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80028c6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	685b      	ldr	r3, [r3, #4]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d013      	beq.n	80028f8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028d0:	f7fe fe80 	bl	80015d4 <HAL_GetTick>
 80028d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028d6:	e008      	b.n	80028ea <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80028d8:	f7fe fe7c 	bl	80015d4 <HAL_GetTick>
 80028dc:	4602      	mov	r2, r0
 80028de:	693b      	ldr	r3, [r7, #16]
 80028e0:	1ad3      	subs	r3, r2, r3
 80028e2:	2b64      	cmp	r3, #100	; 0x64
 80028e4:	d901      	bls.n	80028ea <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80028e6:	2303      	movs	r3, #3
 80028e8:	e21f      	b.n	8002d2a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028ea:	4b61      	ldr	r3, [pc, #388]	; (8002a70 <HAL_RCC_OscConfig+0x274>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d0f0      	beq.n	80028d8 <HAL_RCC_OscConfig+0xdc>
 80028f6:	e014      	b.n	8002922 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028f8:	f7fe fe6c 	bl	80015d4 <HAL_GetTick>
 80028fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028fe:	e008      	b.n	8002912 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002900:	f7fe fe68 	bl	80015d4 <HAL_GetTick>
 8002904:	4602      	mov	r2, r0
 8002906:	693b      	ldr	r3, [r7, #16]
 8002908:	1ad3      	subs	r3, r2, r3
 800290a:	2b64      	cmp	r3, #100	; 0x64
 800290c:	d901      	bls.n	8002912 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800290e:	2303      	movs	r3, #3
 8002910:	e20b      	b.n	8002d2a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002912:	4b57      	ldr	r3, [pc, #348]	; (8002a70 <HAL_RCC_OscConfig+0x274>)
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800291a:	2b00      	cmp	r3, #0
 800291c:	d1f0      	bne.n	8002900 <HAL_RCC_OscConfig+0x104>
 800291e:	e000      	b.n	8002922 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002920:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f003 0302 	and.w	r3, r3, #2
 800292a:	2b00      	cmp	r3, #0
 800292c:	d06f      	beq.n	8002a0e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800292e:	4b50      	ldr	r3, [pc, #320]	; (8002a70 <HAL_RCC_OscConfig+0x274>)
 8002930:	689b      	ldr	r3, [r3, #8]
 8002932:	f003 030c 	and.w	r3, r3, #12
 8002936:	2b00      	cmp	r3, #0
 8002938:	d017      	beq.n	800296a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800293a:	4b4d      	ldr	r3, [pc, #308]	; (8002a70 <HAL_RCC_OscConfig+0x274>)
 800293c:	689b      	ldr	r3, [r3, #8]
 800293e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002942:	2b08      	cmp	r3, #8
 8002944:	d105      	bne.n	8002952 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002946:	4b4a      	ldr	r3, [pc, #296]	; (8002a70 <HAL_RCC_OscConfig+0x274>)
 8002948:	685b      	ldr	r3, [r3, #4]
 800294a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800294e:	2b00      	cmp	r3, #0
 8002950:	d00b      	beq.n	800296a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002952:	4b47      	ldr	r3, [pc, #284]	; (8002a70 <HAL_RCC_OscConfig+0x274>)
 8002954:	689b      	ldr	r3, [r3, #8]
 8002956:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800295a:	2b0c      	cmp	r3, #12
 800295c:	d11c      	bne.n	8002998 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800295e:	4b44      	ldr	r3, [pc, #272]	; (8002a70 <HAL_RCC_OscConfig+0x274>)
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002966:	2b00      	cmp	r3, #0
 8002968:	d116      	bne.n	8002998 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800296a:	4b41      	ldr	r3, [pc, #260]	; (8002a70 <HAL_RCC_OscConfig+0x274>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f003 0302 	and.w	r3, r3, #2
 8002972:	2b00      	cmp	r3, #0
 8002974:	d005      	beq.n	8002982 <HAL_RCC_OscConfig+0x186>
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	68db      	ldr	r3, [r3, #12]
 800297a:	2b01      	cmp	r3, #1
 800297c:	d001      	beq.n	8002982 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800297e:	2301      	movs	r3, #1
 8002980:	e1d3      	b.n	8002d2a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002982:	4b3b      	ldr	r3, [pc, #236]	; (8002a70 <HAL_RCC_OscConfig+0x274>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	691b      	ldr	r3, [r3, #16]
 800298e:	00db      	lsls	r3, r3, #3
 8002990:	4937      	ldr	r1, [pc, #220]	; (8002a70 <HAL_RCC_OscConfig+0x274>)
 8002992:	4313      	orrs	r3, r2
 8002994:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002996:	e03a      	b.n	8002a0e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	68db      	ldr	r3, [r3, #12]
 800299c:	2b00      	cmp	r3, #0
 800299e:	d020      	beq.n	80029e2 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80029a0:	4b34      	ldr	r3, [pc, #208]	; (8002a74 <HAL_RCC_OscConfig+0x278>)
 80029a2:	2201      	movs	r2, #1
 80029a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029a6:	f7fe fe15 	bl	80015d4 <HAL_GetTick>
 80029aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029ac:	e008      	b.n	80029c0 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80029ae:	f7fe fe11 	bl	80015d4 <HAL_GetTick>
 80029b2:	4602      	mov	r2, r0
 80029b4:	693b      	ldr	r3, [r7, #16]
 80029b6:	1ad3      	subs	r3, r2, r3
 80029b8:	2b02      	cmp	r3, #2
 80029ba:	d901      	bls.n	80029c0 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80029bc:	2303      	movs	r3, #3
 80029be:	e1b4      	b.n	8002d2a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029c0:	4b2b      	ldr	r3, [pc, #172]	; (8002a70 <HAL_RCC_OscConfig+0x274>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f003 0302 	and.w	r3, r3, #2
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d0f0      	beq.n	80029ae <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029cc:	4b28      	ldr	r3, [pc, #160]	; (8002a70 <HAL_RCC_OscConfig+0x274>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	691b      	ldr	r3, [r3, #16]
 80029d8:	00db      	lsls	r3, r3, #3
 80029da:	4925      	ldr	r1, [pc, #148]	; (8002a70 <HAL_RCC_OscConfig+0x274>)
 80029dc:	4313      	orrs	r3, r2
 80029de:	600b      	str	r3, [r1, #0]
 80029e0:	e015      	b.n	8002a0e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80029e2:	4b24      	ldr	r3, [pc, #144]	; (8002a74 <HAL_RCC_OscConfig+0x278>)
 80029e4:	2200      	movs	r2, #0
 80029e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029e8:	f7fe fdf4 	bl	80015d4 <HAL_GetTick>
 80029ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029ee:	e008      	b.n	8002a02 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80029f0:	f7fe fdf0 	bl	80015d4 <HAL_GetTick>
 80029f4:	4602      	mov	r2, r0
 80029f6:	693b      	ldr	r3, [r7, #16]
 80029f8:	1ad3      	subs	r3, r2, r3
 80029fa:	2b02      	cmp	r3, #2
 80029fc:	d901      	bls.n	8002a02 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80029fe:	2303      	movs	r3, #3
 8002a00:	e193      	b.n	8002d2a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a02:	4b1b      	ldr	r3, [pc, #108]	; (8002a70 <HAL_RCC_OscConfig+0x274>)
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f003 0302 	and.w	r3, r3, #2
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d1f0      	bne.n	80029f0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f003 0308 	and.w	r3, r3, #8
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d036      	beq.n	8002a88 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	695b      	ldr	r3, [r3, #20]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d016      	beq.n	8002a50 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a22:	4b15      	ldr	r3, [pc, #84]	; (8002a78 <HAL_RCC_OscConfig+0x27c>)
 8002a24:	2201      	movs	r2, #1
 8002a26:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a28:	f7fe fdd4 	bl	80015d4 <HAL_GetTick>
 8002a2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a2e:	e008      	b.n	8002a42 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a30:	f7fe fdd0 	bl	80015d4 <HAL_GetTick>
 8002a34:	4602      	mov	r2, r0
 8002a36:	693b      	ldr	r3, [r7, #16]
 8002a38:	1ad3      	subs	r3, r2, r3
 8002a3a:	2b02      	cmp	r3, #2
 8002a3c:	d901      	bls.n	8002a42 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002a3e:	2303      	movs	r3, #3
 8002a40:	e173      	b.n	8002d2a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a42:	4b0b      	ldr	r3, [pc, #44]	; (8002a70 <HAL_RCC_OscConfig+0x274>)
 8002a44:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a46:	f003 0302 	and.w	r3, r3, #2
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d0f0      	beq.n	8002a30 <HAL_RCC_OscConfig+0x234>
 8002a4e:	e01b      	b.n	8002a88 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a50:	4b09      	ldr	r3, [pc, #36]	; (8002a78 <HAL_RCC_OscConfig+0x27c>)
 8002a52:	2200      	movs	r2, #0
 8002a54:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a56:	f7fe fdbd 	bl	80015d4 <HAL_GetTick>
 8002a5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a5c:	e00e      	b.n	8002a7c <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a5e:	f7fe fdb9 	bl	80015d4 <HAL_GetTick>
 8002a62:	4602      	mov	r2, r0
 8002a64:	693b      	ldr	r3, [r7, #16]
 8002a66:	1ad3      	subs	r3, r2, r3
 8002a68:	2b02      	cmp	r3, #2
 8002a6a:	d907      	bls.n	8002a7c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002a6c:	2303      	movs	r3, #3
 8002a6e:	e15c      	b.n	8002d2a <HAL_RCC_OscConfig+0x52e>
 8002a70:	40023800 	.word	0x40023800
 8002a74:	42470000 	.word	0x42470000
 8002a78:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a7c:	4b8a      	ldr	r3, [pc, #552]	; (8002ca8 <HAL_RCC_OscConfig+0x4ac>)
 8002a7e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a80:	f003 0302 	and.w	r3, r3, #2
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d1ea      	bne.n	8002a5e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f003 0304 	and.w	r3, r3, #4
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	f000 8097 	beq.w	8002bc4 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a96:	2300      	movs	r3, #0
 8002a98:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a9a:	4b83      	ldr	r3, [pc, #524]	; (8002ca8 <HAL_RCC_OscConfig+0x4ac>)
 8002a9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d10f      	bne.n	8002ac6 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	60bb      	str	r3, [r7, #8]
 8002aaa:	4b7f      	ldr	r3, [pc, #508]	; (8002ca8 <HAL_RCC_OscConfig+0x4ac>)
 8002aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aae:	4a7e      	ldr	r2, [pc, #504]	; (8002ca8 <HAL_RCC_OscConfig+0x4ac>)
 8002ab0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ab4:	6413      	str	r3, [r2, #64]	; 0x40
 8002ab6:	4b7c      	ldr	r3, [pc, #496]	; (8002ca8 <HAL_RCC_OscConfig+0x4ac>)
 8002ab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002abe:	60bb      	str	r3, [r7, #8]
 8002ac0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ac6:	4b79      	ldr	r3, [pc, #484]	; (8002cac <HAL_RCC_OscConfig+0x4b0>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d118      	bne.n	8002b04 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ad2:	4b76      	ldr	r3, [pc, #472]	; (8002cac <HAL_RCC_OscConfig+0x4b0>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	4a75      	ldr	r2, [pc, #468]	; (8002cac <HAL_RCC_OscConfig+0x4b0>)
 8002ad8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002adc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ade:	f7fe fd79 	bl	80015d4 <HAL_GetTick>
 8002ae2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ae4:	e008      	b.n	8002af8 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ae6:	f7fe fd75 	bl	80015d4 <HAL_GetTick>
 8002aea:	4602      	mov	r2, r0
 8002aec:	693b      	ldr	r3, [r7, #16]
 8002aee:	1ad3      	subs	r3, r2, r3
 8002af0:	2b02      	cmp	r3, #2
 8002af2:	d901      	bls.n	8002af8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002af4:	2303      	movs	r3, #3
 8002af6:	e118      	b.n	8002d2a <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002af8:	4b6c      	ldr	r3, [pc, #432]	; (8002cac <HAL_RCC_OscConfig+0x4b0>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d0f0      	beq.n	8002ae6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	689b      	ldr	r3, [r3, #8]
 8002b08:	2b01      	cmp	r3, #1
 8002b0a:	d106      	bne.n	8002b1a <HAL_RCC_OscConfig+0x31e>
 8002b0c:	4b66      	ldr	r3, [pc, #408]	; (8002ca8 <HAL_RCC_OscConfig+0x4ac>)
 8002b0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b10:	4a65      	ldr	r2, [pc, #404]	; (8002ca8 <HAL_RCC_OscConfig+0x4ac>)
 8002b12:	f043 0301 	orr.w	r3, r3, #1
 8002b16:	6713      	str	r3, [r2, #112]	; 0x70
 8002b18:	e01c      	b.n	8002b54 <HAL_RCC_OscConfig+0x358>
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	689b      	ldr	r3, [r3, #8]
 8002b1e:	2b05      	cmp	r3, #5
 8002b20:	d10c      	bne.n	8002b3c <HAL_RCC_OscConfig+0x340>
 8002b22:	4b61      	ldr	r3, [pc, #388]	; (8002ca8 <HAL_RCC_OscConfig+0x4ac>)
 8002b24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b26:	4a60      	ldr	r2, [pc, #384]	; (8002ca8 <HAL_RCC_OscConfig+0x4ac>)
 8002b28:	f043 0304 	orr.w	r3, r3, #4
 8002b2c:	6713      	str	r3, [r2, #112]	; 0x70
 8002b2e:	4b5e      	ldr	r3, [pc, #376]	; (8002ca8 <HAL_RCC_OscConfig+0x4ac>)
 8002b30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b32:	4a5d      	ldr	r2, [pc, #372]	; (8002ca8 <HAL_RCC_OscConfig+0x4ac>)
 8002b34:	f043 0301 	orr.w	r3, r3, #1
 8002b38:	6713      	str	r3, [r2, #112]	; 0x70
 8002b3a:	e00b      	b.n	8002b54 <HAL_RCC_OscConfig+0x358>
 8002b3c:	4b5a      	ldr	r3, [pc, #360]	; (8002ca8 <HAL_RCC_OscConfig+0x4ac>)
 8002b3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b40:	4a59      	ldr	r2, [pc, #356]	; (8002ca8 <HAL_RCC_OscConfig+0x4ac>)
 8002b42:	f023 0301 	bic.w	r3, r3, #1
 8002b46:	6713      	str	r3, [r2, #112]	; 0x70
 8002b48:	4b57      	ldr	r3, [pc, #348]	; (8002ca8 <HAL_RCC_OscConfig+0x4ac>)
 8002b4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b4c:	4a56      	ldr	r2, [pc, #344]	; (8002ca8 <HAL_RCC_OscConfig+0x4ac>)
 8002b4e:	f023 0304 	bic.w	r3, r3, #4
 8002b52:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	689b      	ldr	r3, [r3, #8]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d015      	beq.n	8002b88 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b5c:	f7fe fd3a 	bl	80015d4 <HAL_GetTick>
 8002b60:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b62:	e00a      	b.n	8002b7a <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b64:	f7fe fd36 	bl	80015d4 <HAL_GetTick>
 8002b68:	4602      	mov	r2, r0
 8002b6a:	693b      	ldr	r3, [r7, #16]
 8002b6c:	1ad3      	subs	r3, r2, r3
 8002b6e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d901      	bls.n	8002b7a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002b76:	2303      	movs	r3, #3
 8002b78:	e0d7      	b.n	8002d2a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b7a:	4b4b      	ldr	r3, [pc, #300]	; (8002ca8 <HAL_RCC_OscConfig+0x4ac>)
 8002b7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b7e:	f003 0302 	and.w	r3, r3, #2
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d0ee      	beq.n	8002b64 <HAL_RCC_OscConfig+0x368>
 8002b86:	e014      	b.n	8002bb2 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b88:	f7fe fd24 	bl	80015d4 <HAL_GetTick>
 8002b8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b8e:	e00a      	b.n	8002ba6 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b90:	f7fe fd20 	bl	80015d4 <HAL_GetTick>
 8002b94:	4602      	mov	r2, r0
 8002b96:	693b      	ldr	r3, [r7, #16]
 8002b98:	1ad3      	subs	r3, r2, r3
 8002b9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d901      	bls.n	8002ba6 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002ba2:	2303      	movs	r3, #3
 8002ba4:	e0c1      	b.n	8002d2a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ba6:	4b40      	ldr	r3, [pc, #256]	; (8002ca8 <HAL_RCC_OscConfig+0x4ac>)
 8002ba8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002baa:	f003 0302 	and.w	r3, r3, #2
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d1ee      	bne.n	8002b90 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002bb2:	7dfb      	ldrb	r3, [r7, #23]
 8002bb4:	2b01      	cmp	r3, #1
 8002bb6:	d105      	bne.n	8002bc4 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002bb8:	4b3b      	ldr	r3, [pc, #236]	; (8002ca8 <HAL_RCC_OscConfig+0x4ac>)
 8002bba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bbc:	4a3a      	ldr	r2, [pc, #232]	; (8002ca8 <HAL_RCC_OscConfig+0x4ac>)
 8002bbe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002bc2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	699b      	ldr	r3, [r3, #24]
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	f000 80ad 	beq.w	8002d28 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002bce:	4b36      	ldr	r3, [pc, #216]	; (8002ca8 <HAL_RCC_OscConfig+0x4ac>)
 8002bd0:	689b      	ldr	r3, [r3, #8]
 8002bd2:	f003 030c 	and.w	r3, r3, #12
 8002bd6:	2b08      	cmp	r3, #8
 8002bd8:	d060      	beq.n	8002c9c <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	699b      	ldr	r3, [r3, #24]
 8002bde:	2b02      	cmp	r3, #2
 8002be0:	d145      	bne.n	8002c6e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002be2:	4b33      	ldr	r3, [pc, #204]	; (8002cb0 <HAL_RCC_OscConfig+0x4b4>)
 8002be4:	2200      	movs	r2, #0
 8002be6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002be8:	f7fe fcf4 	bl	80015d4 <HAL_GetTick>
 8002bec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bee:	e008      	b.n	8002c02 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002bf0:	f7fe fcf0 	bl	80015d4 <HAL_GetTick>
 8002bf4:	4602      	mov	r2, r0
 8002bf6:	693b      	ldr	r3, [r7, #16]
 8002bf8:	1ad3      	subs	r3, r2, r3
 8002bfa:	2b02      	cmp	r3, #2
 8002bfc:	d901      	bls.n	8002c02 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002bfe:	2303      	movs	r3, #3
 8002c00:	e093      	b.n	8002d2a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c02:	4b29      	ldr	r3, [pc, #164]	; (8002ca8 <HAL_RCC_OscConfig+0x4ac>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d1f0      	bne.n	8002bf0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	69da      	ldr	r2, [r3, #28]
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6a1b      	ldr	r3, [r3, #32]
 8002c16:	431a      	orrs	r2, r3
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c1c:	019b      	lsls	r3, r3, #6
 8002c1e:	431a      	orrs	r2, r3
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c24:	085b      	lsrs	r3, r3, #1
 8002c26:	3b01      	subs	r3, #1
 8002c28:	041b      	lsls	r3, r3, #16
 8002c2a:	431a      	orrs	r2, r3
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c30:	061b      	lsls	r3, r3, #24
 8002c32:	431a      	orrs	r2, r3
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c38:	071b      	lsls	r3, r3, #28
 8002c3a:	491b      	ldr	r1, [pc, #108]	; (8002ca8 <HAL_RCC_OscConfig+0x4ac>)
 8002c3c:	4313      	orrs	r3, r2
 8002c3e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c40:	4b1b      	ldr	r3, [pc, #108]	; (8002cb0 <HAL_RCC_OscConfig+0x4b4>)
 8002c42:	2201      	movs	r2, #1
 8002c44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c46:	f7fe fcc5 	bl	80015d4 <HAL_GetTick>
 8002c4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c4c:	e008      	b.n	8002c60 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c4e:	f7fe fcc1 	bl	80015d4 <HAL_GetTick>
 8002c52:	4602      	mov	r2, r0
 8002c54:	693b      	ldr	r3, [r7, #16]
 8002c56:	1ad3      	subs	r3, r2, r3
 8002c58:	2b02      	cmp	r3, #2
 8002c5a:	d901      	bls.n	8002c60 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002c5c:	2303      	movs	r3, #3
 8002c5e:	e064      	b.n	8002d2a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c60:	4b11      	ldr	r3, [pc, #68]	; (8002ca8 <HAL_RCC_OscConfig+0x4ac>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d0f0      	beq.n	8002c4e <HAL_RCC_OscConfig+0x452>
 8002c6c:	e05c      	b.n	8002d28 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c6e:	4b10      	ldr	r3, [pc, #64]	; (8002cb0 <HAL_RCC_OscConfig+0x4b4>)
 8002c70:	2200      	movs	r2, #0
 8002c72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c74:	f7fe fcae 	bl	80015d4 <HAL_GetTick>
 8002c78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c7a:	e008      	b.n	8002c8e <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c7c:	f7fe fcaa 	bl	80015d4 <HAL_GetTick>
 8002c80:	4602      	mov	r2, r0
 8002c82:	693b      	ldr	r3, [r7, #16]
 8002c84:	1ad3      	subs	r3, r2, r3
 8002c86:	2b02      	cmp	r3, #2
 8002c88:	d901      	bls.n	8002c8e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002c8a:	2303      	movs	r3, #3
 8002c8c:	e04d      	b.n	8002d2a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c8e:	4b06      	ldr	r3, [pc, #24]	; (8002ca8 <HAL_RCC_OscConfig+0x4ac>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d1f0      	bne.n	8002c7c <HAL_RCC_OscConfig+0x480>
 8002c9a:	e045      	b.n	8002d28 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	699b      	ldr	r3, [r3, #24]
 8002ca0:	2b01      	cmp	r3, #1
 8002ca2:	d107      	bne.n	8002cb4 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	e040      	b.n	8002d2a <HAL_RCC_OscConfig+0x52e>
 8002ca8:	40023800 	.word	0x40023800
 8002cac:	40007000 	.word	0x40007000
 8002cb0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002cb4:	4b1f      	ldr	r3, [pc, #124]	; (8002d34 <HAL_RCC_OscConfig+0x538>)
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	699b      	ldr	r3, [r3, #24]
 8002cbe:	2b01      	cmp	r3, #1
 8002cc0:	d030      	beq.n	8002d24 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ccc:	429a      	cmp	r2, r3
 8002cce:	d129      	bne.n	8002d24 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cda:	429a      	cmp	r2, r3
 8002cdc:	d122      	bne.n	8002d24 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002cde:	68fa      	ldr	r2, [r7, #12]
 8002ce0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002ce4:	4013      	ands	r3, r2
 8002ce6:	687a      	ldr	r2, [r7, #4]
 8002ce8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002cea:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002cec:	4293      	cmp	r3, r2
 8002cee:	d119      	bne.n	8002d24 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cfa:	085b      	lsrs	r3, r3, #1
 8002cfc:	3b01      	subs	r3, #1
 8002cfe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002d00:	429a      	cmp	r2, r3
 8002d02:	d10f      	bne.n	8002d24 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d0e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002d10:	429a      	cmp	r2, r3
 8002d12:	d107      	bne.n	8002d24 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d1e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002d20:	429a      	cmp	r2, r3
 8002d22:	d001      	beq.n	8002d28 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8002d24:	2301      	movs	r3, #1
 8002d26:	e000      	b.n	8002d2a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002d28:	2300      	movs	r3, #0
}
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	3718      	adds	r7, #24
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bd80      	pop	{r7, pc}
 8002d32:	bf00      	nop
 8002d34:	40023800 	.word	0x40023800

08002d38 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b082      	sub	sp, #8
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d101      	bne.n	8002d4a <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8002d46:	2301      	movs	r3, #1
 8002d48:	e083      	b.n	8002e52 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	7f5b      	ldrb	r3, [r3, #29]
 8002d4e:	b2db      	uxtb	r3, r3
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d105      	bne.n	8002d60 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2200      	movs	r2, #0
 8002d58:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8002d5a:	6878      	ldr	r0, [r7, #4]
 8002d5c:	f7fe fb4c 	bl	80013f8 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2202      	movs	r2, #2
 8002d64:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	22ca      	movs	r2, #202	; 0xca
 8002d6c:	625a      	str	r2, [r3, #36]	; 0x24
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	2253      	movs	r2, #83	; 0x53
 8002d74:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8002d76:	6878      	ldr	r0, [r7, #4]
 8002d78:	f000 f944 	bl	8003004 <RTC_EnterInitMode>
 8002d7c:	4603      	mov	r3, r0
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d008      	beq.n	8002d94 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	22ff      	movs	r2, #255	; 0xff
 8002d88:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	2204      	movs	r2, #4
 8002d8e:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8002d90:	2301      	movs	r3, #1
 8002d92:	e05e      	b.n	8002e52 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	689b      	ldr	r3, [r3, #8]
 8002d9a:	687a      	ldr	r2, [r7, #4]
 8002d9c:	6812      	ldr	r2, [r2, #0]
 8002d9e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8002da2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002da6:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	6899      	ldr	r1, [r3, #8]
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	685a      	ldr	r2, [r3, #4]
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	691b      	ldr	r3, [r3, #16]
 8002db6:	431a      	orrs	r2, r3
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	695b      	ldr	r3, [r3, #20]
 8002dbc:	431a      	orrs	r2, r3
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	430a      	orrs	r2, r1
 8002dc4:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	687a      	ldr	r2, [r7, #4]
 8002dcc:	68d2      	ldr	r2, [r2, #12]
 8002dce:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	6919      	ldr	r1, [r3, #16]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	689b      	ldr	r3, [r3, #8]
 8002dda:	041a      	lsls	r2, r3, #16
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	430a      	orrs	r2, r1
 8002de2:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	68da      	ldr	r2, [r3, #12]
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002df2:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	689b      	ldr	r3, [r3, #8]
 8002dfa:	f003 0320 	and.w	r3, r3, #32
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d10e      	bne.n	8002e20 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002e02:	6878      	ldr	r0, [r7, #4]
 8002e04:	f000 f8d6 	bl	8002fb4 <HAL_RTC_WaitForSynchro>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d008      	beq.n	8002e20 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	22ff      	movs	r2, #255	; 0xff
 8002e14:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2204      	movs	r2, #4
 8002e1a:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8002e1c:	2301      	movs	r3, #1
 8002e1e:	e018      	b.n	8002e52 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002e2e:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	699a      	ldr	r2, [r3, #24]
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	430a      	orrs	r2, r1
 8002e40:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	22ff      	movs	r2, #255	; 0xff
 8002e48:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	2201      	movs	r2, #1
 8002e4e:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8002e50:	2300      	movs	r3, #0
  }
}
 8002e52:	4618      	mov	r0, r3
 8002e54:	3708      	adds	r7, #8
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bd80      	pop	{r7, pc}

08002e5a <HAL_RTC_GetTime>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002e5a:	b580      	push	{r7, lr}
 8002e5c:	b086      	sub	sp, #24
 8002e5e:	af00      	add	r7, sp, #0
 8002e60:	60f8      	str	r0, [r7, #12]
 8002e62:	60b9      	str	r1, [r7, #8]
 8002e64:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8002e66:	2300      	movs	r3, #0
 8002e68:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002e70:	68bb      	ldr	r3, [r7, #8]
 8002e72:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	691b      	ldr	r3, [r3, #16]
 8002e7a:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8002e7e:	68bb      	ldr	r3, [r7, #8]
 8002e80:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8002e8c:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8002e90:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8002e92:	697b      	ldr	r3, [r7, #20]
 8002e94:	0c1b      	lsrs	r3, r3, #16
 8002e96:	b2db      	uxtb	r3, r3
 8002e98:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002e9c:	b2da      	uxtb	r2, r3
 8002e9e:	68bb      	ldr	r3, [r7, #8]
 8002ea0:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8002ea2:	697b      	ldr	r3, [r7, #20]
 8002ea4:	0a1b      	lsrs	r3, r3, #8
 8002ea6:	b2db      	uxtb	r3, r3
 8002ea8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002eac:	b2da      	uxtb	r2, r3
 8002eae:	68bb      	ldr	r3, [r7, #8]
 8002eb0:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8002eb2:	697b      	ldr	r3, [r7, #20]
 8002eb4:	b2db      	uxtb	r3, r3
 8002eb6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002eba:	b2da      	uxtb	r2, r3
 8002ebc:	68bb      	ldr	r3, [r7, #8]
 8002ebe:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8002ec0:	697b      	ldr	r3, [r7, #20]
 8002ec2:	0c1b      	lsrs	r3, r3, #16
 8002ec4:	b2db      	uxtb	r3, r3
 8002ec6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002eca:	b2da      	uxtb	r2, r3
 8002ecc:	68bb      	ldr	r3, [r7, #8]
 8002ece:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d11a      	bne.n	8002f0c <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8002ed6:	68bb      	ldr	r3, [r7, #8]
 8002ed8:	781b      	ldrb	r3, [r3, #0]
 8002eda:	4618      	mov	r0, r3
 8002edc:	f000 f8be 	bl	800305c <RTC_Bcd2ToByte>
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	461a      	mov	r2, r3
 8002ee4:	68bb      	ldr	r3, [r7, #8]
 8002ee6:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8002ee8:	68bb      	ldr	r3, [r7, #8]
 8002eea:	785b      	ldrb	r3, [r3, #1]
 8002eec:	4618      	mov	r0, r3
 8002eee:	f000 f8b5 	bl	800305c <RTC_Bcd2ToByte>
 8002ef2:	4603      	mov	r3, r0
 8002ef4:	461a      	mov	r2, r3
 8002ef6:	68bb      	ldr	r3, [r7, #8]
 8002ef8:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8002efa:	68bb      	ldr	r3, [r7, #8]
 8002efc:	789b      	ldrb	r3, [r3, #2]
 8002efe:	4618      	mov	r0, r3
 8002f00:	f000 f8ac 	bl	800305c <RTC_Bcd2ToByte>
 8002f04:	4603      	mov	r3, r0
 8002f06:	461a      	mov	r2, r3
 8002f08:	68bb      	ldr	r3, [r7, #8]
 8002f0a:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8002f0c:	2300      	movs	r3, #0
}
 8002f0e:	4618      	mov	r0, r3
 8002f10:	3718      	adds	r7, #24
 8002f12:	46bd      	mov	sp, r7
 8002f14:	bd80      	pop	{r7, pc}

08002f16 <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002f16:	b580      	push	{r7, lr}
 8002f18:	b086      	sub	sp, #24
 8002f1a:	af00      	add	r7, sp, #0
 8002f1c:	60f8      	str	r0, [r7, #12]
 8002f1e:	60b9      	str	r1, [r7, #8]
 8002f20:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8002f22:	2300      	movs	r3, #0
 8002f24:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	685b      	ldr	r3, [r3, #4]
 8002f2c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002f30:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8002f34:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8002f36:	697b      	ldr	r3, [r7, #20]
 8002f38:	0c1b      	lsrs	r3, r3, #16
 8002f3a:	b2da      	uxtb	r2, r3
 8002f3c:	68bb      	ldr	r3, [r7, #8]
 8002f3e:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8002f40:	697b      	ldr	r3, [r7, #20]
 8002f42:	0a1b      	lsrs	r3, r3, #8
 8002f44:	b2db      	uxtb	r3, r3
 8002f46:	f003 031f 	and.w	r3, r3, #31
 8002f4a:	b2da      	uxtb	r2, r3
 8002f4c:	68bb      	ldr	r3, [r7, #8]
 8002f4e:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8002f50:	697b      	ldr	r3, [r7, #20]
 8002f52:	b2db      	uxtb	r3, r3
 8002f54:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002f58:	b2da      	uxtb	r2, r3
 8002f5a:	68bb      	ldr	r3, [r7, #8]
 8002f5c:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8002f5e:	697b      	ldr	r3, [r7, #20]
 8002f60:	0b5b      	lsrs	r3, r3, #13
 8002f62:	b2db      	uxtb	r3, r3
 8002f64:	f003 0307 	and.w	r3, r3, #7
 8002f68:	b2da      	uxtb	r2, r3
 8002f6a:	68bb      	ldr	r3, [r7, #8]
 8002f6c:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d11a      	bne.n	8002faa <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8002f74:	68bb      	ldr	r3, [r7, #8]
 8002f76:	78db      	ldrb	r3, [r3, #3]
 8002f78:	4618      	mov	r0, r3
 8002f7a:	f000 f86f 	bl	800305c <RTC_Bcd2ToByte>
 8002f7e:	4603      	mov	r3, r0
 8002f80:	461a      	mov	r2, r3
 8002f82:	68bb      	ldr	r3, [r7, #8]
 8002f84:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8002f86:	68bb      	ldr	r3, [r7, #8]
 8002f88:	785b      	ldrb	r3, [r3, #1]
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	f000 f866 	bl	800305c <RTC_Bcd2ToByte>
 8002f90:	4603      	mov	r3, r0
 8002f92:	461a      	mov	r2, r3
 8002f94:	68bb      	ldr	r3, [r7, #8]
 8002f96:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8002f98:	68bb      	ldr	r3, [r7, #8]
 8002f9a:	789b      	ldrb	r3, [r3, #2]
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	f000 f85d 	bl	800305c <RTC_Bcd2ToByte>
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	461a      	mov	r2, r3
 8002fa6:	68bb      	ldr	r3, [r7, #8]
 8002fa8:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8002faa:	2300      	movs	r3, #0
}
 8002fac:	4618      	mov	r0, r3
 8002fae:	3718      	adds	r7, #24
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	bd80      	pop	{r7, pc}

08002fb4 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b084      	sub	sp, #16
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	68da      	ldr	r2, [r3, #12]
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002fce:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002fd0:	f7fe fb00 	bl	80015d4 <HAL_GetTick>
 8002fd4:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8002fd6:	e009      	b.n	8002fec <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8002fd8:	f7fe fafc 	bl	80015d4 <HAL_GetTick>
 8002fdc:	4602      	mov	r2, r0
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	1ad3      	subs	r3, r2, r3
 8002fe2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002fe6:	d901      	bls.n	8002fec <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8002fe8:	2303      	movs	r3, #3
 8002fea:	e007      	b.n	8002ffc <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	68db      	ldr	r3, [r3, #12]
 8002ff2:	f003 0320 	and.w	r3, r3, #32
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d0ee      	beq.n	8002fd8 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8002ffa:	2300      	movs	r3, #0
}
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	3710      	adds	r7, #16
 8003000:	46bd      	mov	sp, r7
 8003002:	bd80      	pop	{r7, pc}

08003004 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b084      	sub	sp, #16
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800300c:	2300      	movs	r3, #0
 800300e:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	68db      	ldr	r3, [r3, #12]
 8003016:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800301a:	2b00      	cmp	r3, #0
 800301c:	d119      	bne.n	8003052 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f04f 32ff 	mov.w	r2, #4294967295
 8003026:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003028:	f7fe fad4 	bl	80015d4 <HAL_GetTick>
 800302c:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800302e:	e009      	b.n	8003044 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003030:	f7fe fad0 	bl	80015d4 <HAL_GetTick>
 8003034:	4602      	mov	r2, r0
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	1ad3      	subs	r3, r2, r3
 800303a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800303e:	d901      	bls.n	8003044 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8003040:	2303      	movs	r3, #3
 8003042:	e007      	b.n	8003054 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	68db      	ldr	r3, [r3, #12]
 800304a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800304e:	2b00      	cmp	r3, #0
 8003050:	d0ee      	beq.n	8003030 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8003052:	2300      	movs	r3, #0
}
 8003054:	4618      	mov	r0, r3
 8003056:	3710      	adds	r7, #16
 8003058:	46bd      	mov	sp, r7
 800305a:	bd80      	pop	{r7, pc}

0800305c <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800305c:	b480      	push	{r7}
 800305e:	b085      	sub	sp, #20
 8003060:	af00      	add	r7, sp, #0
 8003062:	4603      	mov	r3, r0
 8003064:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8003066:	2300      	movs	r3, #0
 8003068:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 800306a:	79fb      	ldrb	r3, [r7, #7]
 800306c:	091b      	lsrs	r3, r3, #4
 800306e:	b2db      	uxtb	r3, r3
 8003070:	461a      	mov	r2, r3
 8003072:	4613      	mov	r3, r2
 8003074:	009b      	lsls	r3, r3, #2
 8003076:	4413      	add	r3, r2
 8003078:	005b      	lsls	r3, r3, #1
 800307a:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 800307c:	79fb      	ldrb	r3, [r7, #7]
 800307e:	f003 030f 	and.w	r3, r3, #15
 8003082:	b2da      	uxtb	r2, r3
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	b2db      	uxtb	r3, r3
 8003088:	4413      	add	r3, r2
 800308a:	b2db      	uxtb	r3, r3
}
 800308c:	4618      	mov	r0, r3
 800308e:	3714      	adds	r7, #20
 8003090:	46bd      	mov	sp, r7
 8003092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003096:	4770      	bx	lr

08003098 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b082      	sub	sp, #8
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d101      	bne.n	80030aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80030a6:	2301      	movs	r3, #1
 80030a8:	e03f      	b.n	800312a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030b0:	b2db      	uxtb	r3, r3
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d106      	bne.n	80030c4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2200      	movs	r2, #0
 80030ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80030be:	6878      	ldr	r0, [r7, #4]
 80030c0:	f7fe f952 	bl	8001368 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2224      	movs	r2, #36	; 0x24
 80030c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	68da      	ldr	r2, [r3, #12]
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80030da:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80030dc:	6878      	ldr	r0, [r7, #4]
 80030de:	f000 f929 	bl	8003334 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	691a      	ldr	r2, [r3, #16]
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80030f0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	695a      	ldr	r2, [r3, #20]
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003100:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	68da      	ldr	r2, [r3, #12]
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003110:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	2200      	movs	r2, #0
 8003116:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2220      	movs	r2, #32
 800311c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2220      	movs	r2, #32
 8003124:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003128:	2300      	movs	r3, #0
}
 800312a:	4618      	mov	r0, r3
 800312c:	3708      	adds	r7, #8
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}

08003132 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003132:	b580      	push	{r7, lr}
 8003134:	b08a      	sub	sp, #40	; 0x28
 8003136:	af02      	add	r7, sp, #8
 8003138:	60f8      	str	r0, [r7, #12]
 800313a:	60b9      	str	r1, [r7, #8]
 800313c:	603b      	str	r3, [r7, #0]
 800313e:	4613      	mov	r3, r2
 8003140:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003142:	2300      	movs	r3, #0
 8003144:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800314c:	b2db      	uxtb	r3, r3
 800314e:	2b20      	cmp	r3, #32
 8003150:	d17c      	bne.n	800324c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003152:	68bb      	ldr	r3, [r7, #8]
 8003154:	2b00      	cmp	r3, #0
 8003156:	d002      	beq.n	800315e <HAL_UART_Transmit+0x2c>
 8003158:	88fb      	ldrh	r3, [r7, #6]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d101      	bne.n	8003162 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800315e:	2301      	movs	r3, #1
 8003160:	e075      	b.n	800324e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003168:	2b01      	cmp	r3, #1
 800316a:	d101      	bne.n	8003170 <HAL_UART_Transmit+0x3e>
 800316c:	2302      	movs	r3, #2
 800316e:	e06e      	b.n	800324e <HAL_UART_Transmit+0x11c>
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	2201      	movs	r2, #1
 8003174:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	2200      	movs	r2, #0
 800317c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	2221      	movs	r2, #33	; 0x21
 8003182:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003186:	f7fe fa25 	bl	80015d4 <HAL_GetTick>
 800318a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	88fa      	ldrh	r2, [r7, #6]
 8003190:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	88fa      	ldrh	r2, [r7, #6]
 8003196:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	689b      	ldr	r3, [r3, #8]
 800319c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80031a0:	d108      	bne.n	80031b4 <HAL_UART_Transmit+0x82>
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	691b      	ldr	r3, [r3, #16]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d104      	bne.n	80031b4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80031aa:	2300      	movs	r3, #0
 80031ac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80031ae:	68bb      	ldr	r3, [r7, #8]
 80031b0:	61bb      	str	r3, [r7, #24]
 80031b2:	e003      	b.n	80031bc <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80031b4:	68bb      	ldr	r3, [r7, #8]
 80031b6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80031b8:	2300      	movs	r3, #0
 80031ba:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	2200      	movs	r2, #0
 80031c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80031c4:	e02a      	b.n	800321c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	9300      	str	r3, [sp, #0]
 80031ca:	697b      	ldr	r3, [r7, #20]
 80031cc:	2200      	movs	r2, #0
 80031ce:	2180      	movs	r1, #128	; 0x80
 80031d0:	68f8      	ldr	r0, [r7, #12]
 80031d2:	f000 f840 	bl	8003256 <UART_WaitOnFlagUntilTimeout>
 80031d6:	4603      	mov	r3, r0
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d001      	beq.n	80031e0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80031dc:	2303      	movs	r3, #3
 80031de:	e036      	b.n	800324e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80031e0:	69fb      	ldr	r3, [r7, #28]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d10b      	bne.n	80031fe <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80031e6:	69bb      	ldr	r3, [r7, #24]
 80031e8:	881b      	ldrh	r3, [r3, #0]
 80031ea:	461a      	mov	r2, r3
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80031f4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80031f6:	69bb      	ldr	r3, [r7, #24]
 80031f8:	3302      	adds	r3, #2
 80031fa:	61bb      	str	r3, [r7, #24]
 80031fc:	e007      	b.n	800320e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80031fe:	69fb      	ldr	r3, [r7, #28]
 8003200:	781a      	ldrb	r2, [r3, #0]
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003208:	69fb      	ldr	r3, [r7, #28]
 800320a:	3301      	adds	r3, #1
 800320c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003212:	b29b      	uxth	r3, r3
 8003214:	3b01      	subs	r3, #1
 8003216:	b29a      	uxth	r2, r3
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003220:	b29b      	uxth	r3, r3
 8003222:	2b00      	cmp	r3, #0
 8003224:	d1cf      	bne.n	80031c6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	9300      	str	r3, [sp, #0]
 800322a:	697b      	ldr	r3, [r7, #20]
 800322c:	2200      	movs	r2, #0
 800322e:	2140      	movs	r1, #64	; 0x40
 8003230:	68f8      	ldr	r0, [r7, #12]
 8003232:	f000 f810 	bl	8003256 <UART_WaitOnFlagUntilTimeout>
 8003236:	4603      	mov	r3, r0
 8003238:	2b00      	cmp	r3, #0
 800323a:	d001      	beq.n	8003240 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800323c:	2303      	movs	r3, #3
 800323e:	e006      	b.n	800324e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	2220      	movs	r2, #32
 8003244:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003248:	2300      	movs	r3, #0
 800324a:	e000      	b.n	800324e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800324c:	2302      	movs	r3, #2
  }
}
 800324e:	4618      	mov	r0, r3
 8003250:	3720      	adds	r7, #32
 8003252:	46bd      	mov	sp, r7
 8003254:	bd80      	pop	{r7, pc}

08003256 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003256:	b580      	push	{r7, lr}
 8003258:	b090      	sub	sp, #64	; 0x40
 800325a:	af00      	add	r7, sp, #0
 800325c:	60f8      	str	r0, [r7, #12]
 800325e:	60b9      	str	r1, [r7, #8]
 8003260:	603b      	str	r3, [r7, #0]
 8003262:	4613      	mov	r3, r2
 8003264:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003266:	e050      	b.n	800330a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003268:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800326a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800326e:	d04c      	beq.n	800330a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003270:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003272:	2b00      	cmp	r3, #0
 8003274:	d007      	beq.n	8003286 <UART_WaitOnFlagUntilTimeout+0x30>
 8003276:	f7fe f9ad 	bl	80015d4 <HAL_GetTick>
 800327a:	4602      	mov	r2, r0
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	1ad3      	subs	r3, r2, r3
 8003280:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003282:	429a      	cmp	r2, r3
 8003284:	d241      	bcs.n	800330a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	330c      	adds	r3, #12
 800328c:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800328e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003290:	e853 3f00 	ldrex	r3, [r3]
 8003294:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003296:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003298:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800329c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	330c      	adds	r3, #12
 80032a4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80032a6:	637a      	str	r2, [r7, #52]	; 0x34
 80032a8:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032aa:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80032ac:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80032ae:	e841 2300 	strex	r3, r2, [r1]
 80032b2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80032b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d1e5      	bne.n	8003286 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	3314      	adds	r3, #20
 80032c0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032c2:	697b      	ldr	r3, [r7, #20]
 80032c4:	e853 3f00 	ldrex	r3, [r3]
 80032c8:	613b      	str	r3, [r7, #16]
   return(result);
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	f023 0301 	bic.w	r3, r3, #1
 80032d0:	63bb      	str	r3, [r7, #56]	; 0x38
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	3314      	adds	r3, #20
 80032d8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80032da:	623a      	str	r2, [r7, #32]
 80032dc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032de:	69f9      	ldr	r1, [r7, #28]
 80032e0:	6a3a      	ldr	r2, [r7, #32]
 80032e2:	e841 2300 	strex	r3, r2, [r1]
 80032e6:	61bb      	str	r3, [r7, #24]
   return(result);
 80032e8:	69bb      	ldr	r3, [r7, #24]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d1e5      	bne.n	80032ba <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	2220      	movs	r2, #32
 80032f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	2220      	movs	r2, #32
 80032fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	2200      	movs	r2, #0
 8003302:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003306:	2303      	movs	r3, #3
 8003308:	e00f      	b.n	800332a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	681a      	ldr	r2, [r3, #0]
 8003310:	68bb      	ldr	r3, [r7, #8]
 8003312:	4013      	ands	r3, r2
 8003314:	68ba      	ldr	r2, [r7, #8]
 8003316:	429a      	cmp	r2, r3
 8003318:	bf0c      	ite	eq
 800331a:	2301      	moveq	r3, #1
 800331c:	2300      	movne	r3, #0
 800331e:	b2db      	uxtb	r3, r3
 8003320:	461a      	mov	r2, r3
 8003322:	79fb      	ldrb	r3, [r7, #7]
 8003324:	429a      	cmp	r2, r3
 8003326:	d09f      	beq.n	8003268 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003328:	2300      	movs	r3, #0
}
 800332a:	4618      	mov	r0, r3
 800332c:	3740      	adds	r7, #64	; 0x40
 800332e:	46bd      	mov	sp, r7
 8003330:	bd80      	pop	{r7, pc}
	...

08003334 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003334:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003338:	b09f      	sub	sp, #124	; 0x7c
 800333a:	af00      	add	r7, sp, #0
 800333c:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800333e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	691b      	ldr	r3, [r3, #16]
 8003344:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003348:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800334a:	68d9      	ldr	r1, [r3, #12]
 800334c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800334e:	681a      	ldr	r2, [r3, #0]
 8003350:	ea40 0301 	orr.w	r3, r0, r1
 8003354:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003356:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003358:	689a      	ldr	r2, [r3, #8]
 800335a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800335c:	691b      	ldr	r3, [r3, #16]
 800335e:	431a      	orrs	r2, r3
 8003360:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003362:	695b      	ldr	r3, [r3, #20]
 8003364:	431a      	orrs	r2, r3
 8003366:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003368:	69db      	ldr	r3, [r3, #28]
 800336a:	4313      	orrs	r3, r2
 800336c:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800336e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	68db      	ldr	r3, [r3, #12]
 8003374:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003378:	f021 010c 	bic.w	r1, r1, #12
 800337c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800337e:	681a      	ldr	r2, [r3, #0]
 8003380:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003382:	430b      	orrs	r3, r1
 8003384:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003386:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	695b      	ldr	r3, [r3, #20]
 800338c:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003390:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003392:	6999      	ldr	r1, [r3, #24]
 8003394:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003396:	681a      	ldr	r2, [r3, #0]
 8003398:	ea40 0301 	orr.w	r3, r0, r1
 800339c:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800339e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80033a0:	681a      	ldr	r2, [r3, #0]
 80033a2:	4bc5      	ldr	r3, [pc, #788]	; (80036b8 <UART_SetConfig+0x384>)
 80033a4:	429a      	cmp	r2, r3
 80033a6:	d004      	beq.n	80033b2 <UART_SetConfig+0x7e>
 80033a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80033aa:	681a      	ldr	r2, [r3, #0]
 80033ac:	4bc3      	ldr	r3, [pc, #780]	; (80036bc <UART_SetConfig+0x388>)
 80033ae:	429a      	cmp	r2, r3
 80033b0:	d103      	bne.n	80033ba <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80033b2:	f7fe fd33 	bl	8001e1c <HAL_RCC_GetPCLK2Freq>
 80033b6:	6778      	str	r0, [r7, #116]	; 0x74
 80033b8:	e002      	b.n	80033c0 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80033ba:	f7fe fd1b 	bl	8001df4 <HAL_RCC_GetPCLK1Freq>
 80033be:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80033c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80033c2:	69db      	ldr	r3, [r3, #28]
 80033c4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80033c8:	f040 80b6 	bne.w	8003538 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80033cc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80033ce:	461c      	mov	r4, r3
 80033d0:	f04f 0500 	mov.w	r5, #0
 80033d4:	4622      	mov	r2, r4
 80033d6:	462b      	mov	r3, r5
 80033d8:	1891      	adds	r1, r2, r2
 80033da:	6439      	str	r1, [r7, #64]	; 0x40
 80033dc:	415b      	adcs	r3, r3
 80033de:	647b      	str	r3, [r7, #68]	; 0x44
 80033e0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80033e4:	1912      	adds	r2, r2, r4
 80033e6:	eb45 0303 	adc.w	r3, r5, r3
 80033ea:	f04f 0000 	mov.w	r0, #0
 80033ee:	f04f 0100 	mov.w	r1, #0
 80033f2:	00d9      	lsls	r1, r3, #3
 80033f4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80033f8:	00d0      	lsls	r0, r2, #3
 80033fa:	4602      	mov	r2, r0
 80033fc:	460b      	mov	r3, r1
 80033fe:	1911      	adds	r1, r2, r4
 8003400:	6639      	str	r1, [r7, #96]	; 0x60
 8003402:	416b      	adcs	r3, r5
 8003404:	667b      	str	r3, [r7, #100]	; 0x64
 8003406:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003408:	685b      	ldr	r3, [r3, #4]
 800340a:	461a      	mov	r2, r3
 800340c:	f04f 0300 	mov.w	r3, #0
 8003410:	1891      	adds	r1, r2, r2
 8003412:	63b9      	str	r1, [r7, #56]	; 0x38
 8003414:	415b      	adcs	r3, r3
 8003416:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003418:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800341c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8003420:	f7fd fbe2 	bl	8000be8 <__aeabi_uldivmod>
 8003424:	4602      	mov	r2, r0
 8003426:	460b      	mov	r3, r1
 8003428:	4ba5      	ldr	r3, [pc, #660]	; (80036c0 <UART_SetConfig+0x38c>)
 800342a:	fba3 2302 	umull	r2, r3, r3, r2
 800342e:	095b      	lsrs	r3, r3, #5
 8003430:	011e      	lsls	r6, r3, #4
 8003432:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003434:	461c      	mov	r4, r3
 8003436:	f04f 0500 	mov.w	r5, #0
 800343a:	4622      	mov	r2, r4
 800343c:	462b      	mov	r3, r5
 800343e:	1891      	adds	r1, r2, r2
 8003440:	6339      	str	r1, [r7, #48]	; 0x30
 8003442:	415b      	adcs	r3, r3
 8003444:	637b      	str	r3, [r7, #52]	; 0x34
 8003446:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800344a:	1912      	adds	r2, r2, r4
 800344c:	eb45 0303 	adc.w	r3, r5, r3
 8003450:	f04f 0000 	mov.w	r0, #0
 8003454:	f04f 0100 	mov.w	r1, #0
 8003458:	00d9      	lsls	r1, r3, #3
 800345a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800345e:	00d0      	lsls	r0, r2, #3
 8003460:	4602      	mov	r2, r0
 8003462:	460b      	mov	r3, r1
 8003464:	1911      	adds	r1, r2, r4
 8003466:	65b9      	str	r1, [r7, #88]	; 0x58
 8003468:	416b      	adcs	r3, r5
 800346a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800346c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800346e:	685b      	ldr	r3, [r3, #4]
 8003470:	461a      	mov	r2, r3
 8003472:	f04f 0300 	mov.w	r3, #0
 8003476:	1891      	adds	r1, r2, r2
 8003478:	62b9      	str	r1, [r7, #40]	; 0x28
 800347a:	415b      	adcs	r3, r3
 800347c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800347e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003482:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8003486:	f7fd fbaf 	bl	8000be8 <__aeabi_uldivmod>
 800348a:	4602      	mov	r2, r0
 800348c:	460b      	mov	r3, r1
 800348e:	4b8c      	ldr	r3, [pc, #560]	; (80036c0 <UART_SetConfig+0x38c>)
 8003490:	fba3 1302 	umull	r1, r3, r3, r2
 8003494:	095b      	lsrs	r3, r3, #5
 8003496:	2164      	movs	r1, #100	; 0x64
 8003498:	fb01 f303 	mul.w	r3, r1, r3
 800349c:	1ad3      	subs	r3, r2, r3
 800349e:	00db      	lsls	r3, r3, #3
 80034a0:	3332      	adds	r3, #50	; 0x32
 80034a2:	4a87      	ldr	r2, [pc, #540]	; (80036c0 <UART_SetConfig+0x38c>)
 80034a4:	fba2 2303 	umull	r2, r3, r2, r3
 80034a8:	095b      	lsrs	r3, r3, #5
 80034aa:	005b      	lsls	r3, r3, #1
 80034ac:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80034b0:	441e      	add	r6, r3
 80034b2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80034b4:	4618      	mov	r0, r3
 80034b6:	f04f 0100 	mov.w	r1, #0
 80034ba:	4602      	mov	r2, r0
 80034bc:	460b      	mov	r3, r1
 80034be:	1894      	adds	r4, r2, r2
 80034c0:	623c      	str	r4, [r7, #32]
 80034c2:	415b      	adcs	r3, r3
 80034c4:	627b      	str	r3, [r7, #36]	; 0x24
 80034c6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80034ca:	1812      	adds	r2, r2, r0
 80034cc:	eb41 0303 	adc.w	r3, r1, r3
 80034d0:	f04f 0400 	mov.w	r4, #0
 80034d4:	f04f 0500 	mov.w	r5, #0
 80034d8:	00dd      	lsls	r5, r3, #3
 80034da:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80034de:	00d4      	lsls	r4, r2, #3
 80034e0:	4622      	mov	r2, r4
 80034e2:	462b      	mov	r3, r5
 80034e4:	1814      	adds	r4, r2, r0
 80034e6:	653c      	str	r4, [r7, #80]	; 0x50
 80034e8:	414b      	adcs	r3, r1
 80034ea:	657b      	str	r3, [r7, #84]	; 0x54
 80034ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80034ee:	685b      	ldr	r3, [r3, #4]
 80034f0:	461a      	mov	r2, r3
 80034f2:	f04f 0300 	mov.w	r3, #0
 80034f6:	1891      	adds	r1, r2, r2
 80034f8:	61b9      	str	r1, [r7, #24]
 80034fa:	415b      	adcs	r3, r3
 80034fc:	61fb      	str	r3, [r7, #28]
 80034fe:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003502:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8003506:	f7fd fb6f 	bl	8000be8 <__aeabi_uldivmod>
 800350a:	4602      	mov	r2, r0
 800350c:	460b      	mov	r3, r1
 800350e:	4b6c      	ldr	r3, [pc, #432]	; (80036c0 <UART_SetConfig+0x38c>)
 8003510:	fba3 1302 	umull	r1, r3, r3, r2
 8003514:	095b      	lsrs	r3, r3, #5
 8003516:	2164      	movs	r1, #100	; 0x64
 8003518:	fb01 f303 	mul.w	r3, r1, r3
 800351c:	1ad3      	subs	r3, r2, r3
 800351e:	00db      	lsls	r3, r3, #3
 8003520:	3332      	adds	r3, #50	; 0x32
 8003522:	4a67      	ldr	r2, [pc, #412]	; (80036c0 <UART_SetConfig+0x38c>)
 8003524:	fba2 2303 	umull	r2, r3, r2, r3
 8003528:	095b      	lsrs	r3, r3, #5
 800352a:	f003 0207 	and.w	r2, r3, #7
 800352e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	4432      	add	r2, r6
 8003534:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003536:	e0b9      	b.n	80036ac <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003538:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800353a:	461c      	mov	r4, r3
 800353c:	f04f 0500 	mov.w	r5, #0
 8003540:	4622      	mov	r2, r4
 8003542:	462b      	mov	r3, r5
 8003544:	1891      	adds	r1, r2, r2
 8003546:	6139      	str	r1, [r7, #16]
 8003548:	415b      	adcs	r3, r3
 800354a:	617b      	str	r3, [r7, #20]
 800354c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003550:	1912      	adds	r2, r2, r4
 8003552:	eb45 0303 	adc.w	r3, r5, r3
 8003556:	f04f 0000 	mov.w	r0, #0
 800355a:	f04f 0100 	mov.w	r1, #0
 800355e:	00d9      	lsls	r1, r3, #3
 8003560:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003564:	00d0      	lsls	r0, r2, #3
 8003566:	4602      	mov	r2, r0
 8003568:	460b      	mov	r3, r1
 800356a:	eb12 0804 	adds.w	r8, r2, r4
 800356e:	eb43 0905 	adc.w	r9, r3, r5
 8003572:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003574:	685b      	ldr	r3, [r3, #4]
 8003576:	4618      	mov	r0, r3
 8003578:	f04f 0100 	mov.w	r1, #0
 800357c:	f04f 0200 	mov.w	r2, #0
 8003580:	f04f 0300 	mov.w	r3, #0
 8003584:	008b      	lsls	r3, r1, #2
 8003586:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800358a:	0082      	lsls	r2, r0, #2
 800358c:	4640      	mov	r0, r8
 800358e:	4649      	mov	r1, r9
 8003590:	f7fd fb2a 	bl	8000be8 <__aeabi_uldivmod>
 8003594:	4602      	mov	r2, r0
 8003596:	460b      	mov	r3, r1
 8003598:	4b49      	ldr	r3, [pc, #292]	; (80036c0 <UART_SetConfig+0x38c>)
 800359a:	fba3 2302 	umull	r2, r3, r3, r2
 800359e:	095b      	lsrs	r3, r3, #5
 80035a0:	011e      	lsls	r6, r3, #4
 80035a2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80035a4:	4618      	mov	r0, r3
 80035a6:	f04f 0100 	mov.w	r1, #0
 80035aa:	4602      	mov	r2, r0
 80035ac:	460b      	mov	r3, r1
 80035ae:	1894      	adds	r4, r2, r2
 80035b0:	60bc      	str	r4, [r7, #8]
 80035b2:	415b      	adcs	r3, r3
 80035b4:	60fb      	str	r3, [r7, #12]
 80035b6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80035ba:	1812      	adds	r2, r2, r0
 80035bc:	eb41 0303 	adc.w	r3, r1, r3
 80035c0:	f04f 0400 	mov.w	r4, #0
 80035c4:	f04f 0500 	mov.w	r5, #0
 80035c8:	00dd      	lsls	r5, r3, #3
 80035ca:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80035ce:	00d4      	lsls	r4, r2, #3
 80035d0:	4622      	mov	r2, r4
 80035d2:	462b      	mov	r3, r5
 80035d4:	1814      	adds	r4, r2, r0
 80035d6:	64bc      	str	r4, [r7, #72]	; 0x48
 80035d8:	414b      	adcs	r3, r1
 80035da:	64fb      	str	r3, [r7, #76]	; 0x4c
 80035dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80035de:	685b      	ldr	r3, [r3, #4]
 80035e0:	4618      	mov	r0, r3
 80035e2:	f04f 0100 	mov.w	r1, #0
 80035e6:	f04f 0200 	mov.w	r2, #0
 80035ea:	f04f 0300 	mov.w	r3, #0
 80035ee:	008b      	lsls	r3, r1, #2
 80035f0:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80035f4:	0082      	lsls	r2, r0, #2
 80035f6:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80035fa:	f7fd faf5 	bl	8000be8 <__aeabi_uldivmod>
 80035fe:	4602      	mov	r2, r0
 8003600:	460b      	mov	r3, r1
 8003602:	4b2f      	ldr	r3, [pc, #188]	; (80036c0 <UART_SetConfig+0x38c>)
 8003604:	fba3 1302 	umull	r1, r3, r3, r2
 8003608:	095b      	lsrs	r3, r3, #5
 800360a:	2164      	movs	r1, #100	; 0x64
 800360c:	fb01 f303 	mul.w	r3, r1, r3
 8003610:	1ad3      	subs	r3, r2, r3
 8003612:	011b      	lsls	r3, r3, #4
 8003614:	3332      	adds	r3, #50	; 0x32
 8003616:	4a2a      	ldr	r2, [pc, #168]	; (80036c0 <UART_SetConfig+0x38c>)
 8003618:	fba2 2303 	umull	r2, r3, r2, r3
 800361c:	095b      	lsrs	r3, r3, #5
 800361e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003622:	441e      	add	r6, r3
 8003624:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003626:	4618      	mov	r0, r3
 8003628:	f04f 0100 	mov.w	r1, #0
 800362c:	4602      	mov	r2, r0
 800362e:	460b      	mov	r3, r1
 8003630:	1894      	adds	r4, r2, r2
 8003632:	603c      	str	r4, [r7, #0]
 8003634:	415b      	adcs	r3, r3
 8003636:	607b      	str	r3, [r7, #4]
 8003638:	e9d7 2300 	ldrd	r2, r3, [r7]
 800363c:	1812      	adds	r2, r2, r0
 800363e:	eb41 0303 	adc.w	r3, r1, r3
 8003642:	f04f 0400 	mov.w	r4, #0
 8003646:	f04f 0500 	mov.w	r5, #0
 800364a:	00dd      	lsls	r5, r3, #3
 800364c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003650:	00d4      	lsls	r4, r2, #3
 8003652:	4622      	mov	r2, r4
 8003654:	462b      	mov	r3, r5
 8003656:	eb12 0a00 	adds.w	sl, r2, r0
 800365a:	eb43 0b01 	adc.w	fp, r3, r1
 800365e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003660:	685b      	ldr	r3, [r3, #4]
 8003662:	4618      	mov	r0, r3
 8003664:	f04f 0100 	mov.w	r1, #0
 8003668:	f04f 0200 	mov.w	r2, #0
 800366c:	f04f 0300 	mov.w	r3, #0
 8003670:	008b      	lsls	r3, r1, #2
 8003672:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8003676:	0082      	lsls	r2, r0, #2
 8003678:	4650      	mov	r0, sl
 800367a:	4659      	mov	r1, fp
 800367c:	f7fd fab4 	bl	8000be8 <__aeabi_uldivmod>
 8003680:	4602      	mov	r2, r0
 8003682:	460b      	mov	r3, r1
 8003684:	4b0e      	ldr	r3, [pc, #56]	; (80036c0 <UART_SetConfig+0x38c>)
 8003686:	fba3 1302 	umull	r1, r3, r3, r2
 800368a:	095b      	lsrs	r3, r3, #5
 800368c:	2164      	movs	r1, #100	; 0x64
 800368e:	fb01 f303 	mul.w	r3, r1, r3
 8003692:	1ad3      	subs	r3, r2, r3
 8003694:	011b      	lsls	r3, r3, #4
 8003696:	3332      	adds	r3, #50	; 0x32
 8003698:	4a09      	ldr	r2, [pc, #36]	; (80036c0 <UART_SetConfig+0x38c>)
 800369a:	fba2 2303 	umull	r2, r3, r2, r3
 800369e:	095b      	lsrs	r3, r3, #5
 80036a0:	f003 020f 	and.w	r2, r3, #15
 80036a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4432      	add	r2, r6
 80036aa:	609a      	str	r2, [r3, #8]
}
 80036ac:	bf00      	nop
 80036ae:	377c      	adds	r7, #124	; 0x7c
 80036b0:	46bd      	mov	sp, r7
 80036b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80036b6:	bf00      	nop
 80036b8:	40011000 	.word	0x40011000
 80036bc:	40011400 	.word	0x40011400
 80036c0:	51eb851f 	.word	0x51eb851f

080036c4 <__libc_init_array>:
 80036c4:	b570      	push	{r4, r5, r6, lr}
 80036c6:	4d0d      	ldr	r5, [pc, #52]	; (80036fc <__libc_init_array+0x38>)
 80036c8:	4c0d      	ldr	r4, [pc, #52]	; (8003700 <__libc_init_array+0x3c>)
 80036ca:	1b64      	subs	r4, r4, r5
 80036cc:	10a4      	asrs	r4, r4, #2
 80036ce:	2600      	movs	r6, #0
 80036d0:	42a6      	cmp	r6, r4
 80036d2:	d109      	bne.n	80036e8 <__libc_init_array+0x24>
 80036d4:	4d0b      	ldr	r5, [pc, #44]	; (8003704 <__libc_init_array+0x40>)
 80036d6:	4c0c      	ldr	r4, [pc, #48]	; (8003708 <__libc_init_array+0x44>)
 80036d8:	f002 ff04 	bl	80064e4 <_init>
 80036dc:	1b64      	subs	r4, r4, r5
 80036de:	10a4      	asrs	r4, r4, #2
 80036e0:	2600      	movs	r6, #0
 80036e2:	42a6      	cmp	r6, r4
 80036e4:	d105      	bne.n	80036f2 <__libc_init_array+0x2e>
 80036e6:	bd70      	pop	{r4, r5, r6, pc}
 80036e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80036ec:	4798      	blx	r3
 80036ee:	3601      	adds	r6, #1
 80036f0:	e7ee      	b.n	80036d0 <__libc_init_array+0xc>
 80036f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80036f6:	4798      	blx	r3
 80036f8:	3601      	adds	r6, #1
 80036fa:	e7f2      	b.n	80036e2 <__libc_init_array+0x1e>
 80036fc:	08006a1c 	.word	0x08006a1c
 8003700:	08006a1c 	.word	0x08006a1c
 8003704:	08006a1c 	.word	0x08006a1c
 8003708:	08006a20 	.word	0x08006a20

0800370c <memset>:
 800370c:	4402      	add	r2, r0
 800370e:	4603      	mov	r3, r0
 8003710:	4293      	cmp	r3, r2
 8003712:	d100      	bne.n	8003716 <memset+0xa>
 8003714:	4770      	bx	lr
 8003716:	f803 1b01 	strb.w	r1, [r3], #1
 800371a:	e7f9      	b.n	8003710 <memset+0x4>

0800371c <__cvt>:
 800371c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003720:	ec55 4b10 	vmov	r4, r5, d0
 8003724:	2d00      	cmp	r5, #0
 8003726:	460e      	mov	r6, r1
 8003728:	4619      	mov	r1, r3
 800372a:	462b      	mov	r3, r5
 800372c:	bfbb      	ittet	lt
 800372e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8003732:	461d      	movlt	r5, r3
 8003734:	2300      	movge	r3, #0
 8003736:	232d      	movlt	r3, #45	; 0x2d
 8003738:	700b      	strb	r3, [r1, #0]
 800373a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800373c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8003740:	4691      	mov	r9, r2
 8003742:	f023 0820 	bic.w	r8, r3, #32
 8003746:	bfbc      	itt	lt
 8003748:	4622      	movlt	r2, r4
 800374a:	4614      	movlt	r4, r2
 800374c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003750:	d005      	beq.n	800375e <__cvt+0x42>
 8003752:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8003756:	d100      	bne.n	800375a <__cvt+0x3e>
 8003758:	3601      	adds	r6, #1
 800375a:	2102      	movs	r1, #2
 800375c:	e000      	b.n	8003760 <__cvt+0x44>
 800375e:	2103      	movs	r1, #3
 8003760:	ab03      	add	r3, sp, #12
 8003762:	9301      	str	r3, [sp, #4]
 8003764:	ab02      	add	r3, sp, #8
 8003766:	9300      	str	r3, [sp, #0]
 8003768:	ec45 4b10 	vmov	d0, r4, r5
 800376c:	4653      	mov	r3, sl
 800376e:	4632      	mov	r2, r6
 8003770:	f000 fcea 	bl	8004148 <_dtoa_r>
 8003774:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003778:	4607      	mov	r7, r0
 800377a:	d102      	bne.n	8003782 <__cvt+0x66>
 800377c:	f019 0f01 	tst.w	r9, #1
 8003780:	d022      	beq.n	80037c8 <__cvt+0xac>
 8003782:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003786:	eb07 0906 	add.w	r9, r7, r6
 800378a:	d110      	bne.n	80037ae <__cvt+0x92>
 800378c:	783b      	ldrb	r3, [r7, #0]
 800378e:	2b30      	cmp	r3, #48	; 0x30
 8003790:	d10a      	bne.n	80037a8 <__cvt+0x8c>
 8003792:	2200      	movs	r2, #0
 8003794:	2300      	movs	r3, #0
 8003796:	4620      	mov	r0, r4
 8003798:	4629      	mov	r1, r5
 800379a:	f7fd f9b5 	bl	8000b08 <__aeabi_dcmpeq>
 800379e:	b918      	cbnz	r0, 80037a8 <__cvt+0x8c>
 80037a0:	f1c6 0601 	rsb	r6, r6, #1
 80037a4:	f8ca 6000 	str.w	r6, [sl]
 80037a8:	f8da 3000 	ldr.w	r3, [sl]
 80037ac:	4499      	add	r9, r3
 80037ae:	2200      	movs	r2, #0
 80037b0:	2300      	movs	r3, #0
 80037b2:	4620      	mov	r0, r4
 80037b4:	4629      	mov	r1, r5
 80037b6:	f7fd f9a7 	bl	8000b08 <__aeabi_dcmpeq>
 80037ba:	b108      	cbz	r0, 80037c0 <__cvt+0xa4>
 80037bc:	f8cd 900c 	str.w	r9, [sp, #12]
 80037c0:	2230      	movs	r2, #48	; 0x30
 80037c2:	9b03      	ldr	r3, [sp, #12]
 80037c4:	454b      	cmp	r3, r9
 80037c6:	d307      	bcc.n	80037d8 <__cvt+0xbc>
 80037c8:	9b03      	ldr	r3, [sp, #12]
 80037ca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80037cc:	1bdb      	subs	r3, r3, r7
 80037ce:	4638      	mov	r0, r7
 80037d0:	6013      	str	r3, [r2, #0]
 80037d2:	b004      	add	sp, #16
 80037d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80037d8:	1c59      	adds	r1, r3, #1
 80037da:	9103      	str	r1, [sp, #12]
 80037dc:	701a      	strb	r2, [r3, #0]
 80037de:	e7f0      	b.n	80037c2 <__cvt+0xa6>

080037e0 <__exponent>:
 80037e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80037e2:	4603      	mov	r3, r0
 80037e4:	2900      	cmp	r1, #0
 80037e6:	bfb8      	it	lt
 80037e8:	4249      	neglt	r1, r1
 80037ea:	f803 2b02 	strb.w	r2, [r3], #2
 80037ee:	bfb4      	ite	lt
 80037f0:	222d      	movlt	r2, #45	; 0x2d
 80037f2:	222b      	movge	r2, #43	; 0x2b
 80037f4:	2909      	cmp	r1, #9
 80037f6:	7042      	strb	r2, [r0, #1]
 80037f8:	dd2a      	ble.n	8003850 <__exponent+0x70>
 80037fa:	f10d 0407 	add.w	r4, sp, #7
 80037fe:	46a4      	mov	ip, r4
 8003800:	270a      	movs	r7, #10
 8003802:	46a6      	mov	lr, r4
 8003804:	460a      	mov	r2, r1
 8003806:	fb91 f6f7 	sdiv	r6, r1, r7
 800380a:	fb07 1516 	mls	r5, r7, r6, r1
 800380e:	3530      	adds	r5, #48	; 0x30
 8003810:	2a63      	cmp	r2, #99	; 0x63
 8003812:	f104 34ff 	add.w	r4, r4, #4294967295
 8003816:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800381a:	4631      	mov	r1, r6
 800381c:	dcf1      	bgt.n	8003802 <__exponent+0x22>
 800381e:	3130      	adds	r1, #48	; 0x30
 8003820:	f1ae 0502 	sub.w	r5, lr, #2
 8003824:	f804 1c01 	strb.w	r1, [r4, #-1]
 8003828:	1c44      	adds	r4, r0, #1
 800382a:	4629      	mov	r1, r5
 800382c:	4561      	cmp	r1, ip
 800382e:	d30a      	bcc.n	8003846 <__exponent+0x66>
 8003830:	f10d 0209 	add.w	r2, sp, #9
 8003834:	eba2 020e 	sub.w	r2, r2, lr
 8003838:	4565      	cmp	r5, ip
 800383a:	bf88      	it	hi
 800383c:	2200      	movhi	r2, #0
 800383e:	4413      	add	r3, r2
 8003840:	1a18      	subs	r0, r3, r0
 8003842:	b003      	add	sp, #12
 8003844:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003846:	f811 2b01 	ldrb.w	r2, [r1], #1
 800384a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800384e:	e7ed      	b.n	800382c <__exponent+0x4c>
 8003850:	2330      	movs	r3, #48	; 0x30
 8003852:	3130      	adds	r1, #48	; 0x30
 8003854:	7083      	strb	r3, [r0, #2]
 8003856:	70c1      	strb	r1, [r0, #3]
 8003858:	1d03      	adds	r3, r0, #4
 800385a:	e7f1      	b.n	8003840 <__exponent+0x60>

0800385c <_printf_float>:
 800385c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003860:	ed2d 8b02 	vpush	{d8}
 8003864:	b08d      	sub	sp, #52	; 0x34
 8003866:	460c      	mov	r4, r1
 8003868:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800386c:	4616      	mov	r6, r2
 800386e:	461f      	mov	r7, r3
 8003870:	4605      	mov	r5, r0
 8003872:	f001 fa55 	bl	8004d20 <_localeconv_r>
 8003876:	f8d0 a000 	ldr.w	sl, [r0]
 800387a:	4650      	mov	r0, sl
 800387c:	f7fc fcc8 	bl	8000210 <strlen>
 8003880:	2300      	movs	r3, #0
 8003882:	930a      	str	r3, [sp, #40]	; 0x28
 8003884:	6823      	ldr	r3, [r4, #0]
 8003886:	9305      	str	r3, [sp, #20]
 8003888:	f8d8 3000 	ldr.w	r3, [r8]
 800388c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8003890:	3307      	adds	r3, #7
 8003892:	f023 0307 	bic.w	r3, r3, #7
 8003896:	f103 0208 	add.w	r2, r3, #8
 800389a:	f8c8 2000 	str.w	r2, [r8]
 800389e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038a2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80038a6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80038aa:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80038ae:	9307      	str	r3, [sp, #28]
 80038b0:	f8cd 8018 	str.w	r8, [sp, #24]
 80038b4:	ee08 0a10 	vmov	s16, r0
 80038b8:	4b9f      	ldr	r3, [pc, #636]	; (8003b38 <_printf_float+0x2dc>)
 80038ba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80038be:	f04f 32ff 	mov.w	r2, #4294967295
 80038c2:	f7fd f953 	bl	8000b6c <__aeabi_dcmpun>
 80038c6:	bb88      	cbnz	r0, 800392c <_printf_float+0xd0>
 80038c8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80038cc:	4b9a      	ldr	r3, [pc, #616]	; (8003b38 <_printf_float+0x2dc>)
 80038ce:	f04f 32ff 	mov.w	r2, #4294967295
 80038d2:	f7fd f92d 	bl	8000b30 <__aeabi_dcmple>
 80038d6:	bb48      	cbnz	r0, 800392c <_printf_float+0xd0>
 80038d8:	2200      	movs	r2, #0
 80038da:	2300      	movs	r3, #0
 80038dc:	4640      	mov	r0, r8
 80038de:	4649      	mov	r1, r9
 80038e0:	f7fd f91c 	bl	8000b1c <__aeabi_dcmplt>
 80038e4:	b110      	cbz	r0, 80038ec <_printf_float+0x90>
 80038e6:	232d      	movs	r3, #45	; 0x2d
 80038e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80038ec:	4b93      	ldr	r3, [pc, #588]	; (8003b3c <_printf_float+0x2e0>)
 80038ee:	4894      	ldr	r0, [pc, #592]	; (8003b40 <_printf_float+0x2e4>)
 80038f0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80038f4:	bf94      	ite	ls
 80038f6:	4698      	movls	r8, r3
 80038f8:	4680      	movhi	r8, r0
 80038fa:	2303      	movs	r3, #3
 80038fc:	6123      	str	r3, [r4, #16]
 80038fe:	9b05      	ldr	r3, [sp, #20]
 8003900:	f023 0204 	bic.w	r2, r3, #4
 8003904:	6022      	str	r2, [r4, #0]
 8003906:	f04f 0900 	mov.w	r9, #0
 800390a:	9700      	str	r7, [sp, #0]
 800390c:	4633      	mov	r3, r6
 800390e:	aa0b      	add	r2, sp, #44	; 0x2c
 8003910:	4621      	mov	r1, r4
 8003912:	4628      	mov	r0, r5
 8003914:	f000 f9d8 	bl	8003cc8 <_printf_common>
 8003918:	3001      	adds	r0, #1
 800391a:	f040 8090 	bne.w	8003a3e <_printf_float+0x1e2>
 800391e:	f04f 30ff 	mov.w	r0, #4294967295
 8003922:	b00d      	add	sp, #52	; 0x34
 8003924:	ecbd 8b02 	vpop	{d8}
 8003928:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800392c:	4642      	mov	r2, r8
 800392e:	464b      	mov	r3, r9
 8003930:	4640      	mov	r0, r8
 8003932:	4649      	mov	r1, r9
 8003934:	f7fd f91a 	bl	8000b6c <__aeabi_dcmpun>
 8003938:	b140      	cbz	r0, 800394c <_printf_float+0xf0>
 800393a:	464b      	mov	r3, r9
 800393c:	2b00      	cmp	r3, #0
 800393e:	bfbc      	itt	lt
 8003940:	232d      	movlt	r3, #45	; 0x2d
 8003942:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8003946:	487f      	ldr	r0, [pc, #508]	; (8003b44 <_printf_float+0x2e8>)
 8003948:	4b7f      	ldr	r3, [pc, #508]	; (8003b48 <_printf_float+0x2ec>)
 800394a:	e7d1      	b.n	80038f0 <_printf_float+0x94>
 800394c:	6863      	ldr	r3, [r4, #4]
 800394e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8003952:	9206      	str	r2, [sp, #24]
 8003954:	1c5a      	adds	r2, r3, #1
 8003956:	d13f      	bne.n	80039d8 <_printf_float+0x17c>
 8003958:	2306      	movs	r3, #6
 800395a:	6063      	str	r3, [r4, #4]
 800395c:	9b05      	ldr	r3, [sp, #20]
 800395e:	6861      	ldr	r1, [r4, #4]
 8003960:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8003964:	2300      	movs	r3, #0
 8003966:	9303      	str	r3, [sp, #12]
 8003968:	ab0a      	add	r3, sp, #40	; 0x28
 800396a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800396e:	ab09      	add	r3, sp, #36	; 0x24
 8003970:	ec49 8b10 	vmov	d0, r8, r9
 8003974:	9300      	str	r3, [sp, #0]
 8003976:	6022      	str	r2, [r4, #0]
 8003978:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800397c:	4628      	mov	r0, r5
 800397e:	f7ff fecd 	bl	800371c <__cvt>
 8003982:	9b06      	ldr	r3, [sp, #24]
 8003984:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003986:	2b47      	cmp	r3, #71	; 0x47
 8003988:	4680      	mov	r8, r0
 800398a:	d108      	bne.n	800399e <_printf_float+0x142>
 800398c:	1cc8      	adds	r0, r1, #3
 800398e:	db02      	blt.n	8003996 <_printf_float+0x13a>
 8003990:	6863      	ldr	r3, [r4, #4]
 8003992:	4299      	cmp	r1, r3
 8003994:	dd41      	ble.n	8003a1a <_printf_float+0x1be>
 8003996:	f1ab 0b02 	sub.w	fp, fp, #2
 800399a:	fa5f fb8b 	uxtb.w	fp, fp
 800399e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80039a2:	d820      	bhi.n	80039e6 <_printf_float+0x18a>
 80039a4:	3901      	subs	r1, #1
 80039a6:	465a      	mov	r2, fp
 80039a8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80039ac:	9109      	str	r1, [sp, #36]	; 0x24
 80039ae:	f7ff ff17 	bl	80037e0 <__exponent>
 80039b2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80039b4:	1813      	adds	r3, r2, r0
 80039b6:	2a01      	cmp	r2, #1
 80039b8:	4681      	mov	r9, r0
 80039ba:	6123      	str	r3, [r4, #16]
 80039bc:	dc02      	bgt.n	80039c4 <_printf_float+0x168>
 80039be:	6822      	ldr	r2, [r4, #0]
 80039c0:	07d2      	lsls	r2, r2, #31
 80039c2:	d501      	bpl.n	80039c8 <_printf_float+0x16c>
 80039c4:	3301      	adds	r3, #1
 80039c6:	6123      	str	r3, [r4, #16]
 80039c8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d09c      	beq.n	800390a <_printf_float+0xae>
 80039d0:	232d      	movs	r3, #45	; 0x2d
 80039d2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80039d6:	e798      	b.n	800390a <_printf_float+0xae>
 80039d8:	9a06      	ldr	r2, [sp, #24]
 80039da:	2a47      	cmp	r2, #71	; 0x47
 80039dc:	d1be      	bne.n	800395c <_printf_float+0x100>
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d1bc      	bne.n	800395c <_printf_float+0x100>
 80039e2:	2301      	movs	r3, #1
 80039e4:	e7b9      	b.n	800395a <_printf_float+0xfe>
 80039e6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80039ea:	d118      	bne.n	8003a1e <_printf_float+0x1c2>
 80039ec:	2900      	cmp	r1, #0
 80039ee:	6863      	ldr	r3, [r4, #4]
 80039f0:	dd0b      	ble.n	8003a0a <_printf_float+0x1ae>
 80039f2:	6121      	str	r1, [r4, #16]
 80039f4:	b913      	cbnz	r3, 80039fc <_printf_float+0x1a0>
 80039f6:	6822      	ldr	r2, [r4, #0]
 80039f8:	07d0      	lsls	r0, r2, #31
 80039fa:	d502      	bpl.n	8003a02 <_printf_float+0x1a6>
 80039fc:	3301      	adds	r3, #1
 80039fe:	440b      	add	r3, r1
 8003a00:	6123      	str	r3, [r4, #16]
 8003a02:	65a1      	str	r1, [r4, #88]	; 0x58
 8003a04:	f04f 0900 	mov.w	r9, #0
 8003a08:	e7de      	b.n	80039c8 <_printf_float+0x16c>
 8003a0a:	b913      	cbnz	r3, 8003a12 <_printf_float+0x1b6>
 8003a0c:	6822      	ldr	r2, [r4, #0]
 8003a0e:	07d2      	lsls	r2, r2, #31
 8003a10:	d501      	bpl.n	8003a16 <_printf_float+0x1ba>
 8003a12:	3302      	adds	r3, #2
 8003a14:	e7f4      	b.n	8003a00 <_printf_float+0x1a4>
 8003a16:	2301      	movs	r3, #1
 8003a18:	e7f2      	b.n	8003a00 <_printf_float+0x1a4>
 8003a1a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8003a1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003a20:	4299      	cmp	r1, r3
 8003a22:	db05      	blt.n	8003a30 <_printf_float+0x1d4>
 8003a24:	6823      	ldr	r3, [r4, #0]
 8003a26:	6121      	str	r1, [r4, #16]
 8003a28:	07d8      	lsls	r0, r3, #31
 8003a2a:	d5ea      	bpl.n	8003a02 <_printf_float+0x1a6>
 8003a2c:	1c4b      	adds	r3, r1, #1
 8003a2e:	e7e7      	b.n	8003a00 <_printf_float+0x1a4>
 8003a30:	2900      	cmp	r1, #0
 8003a32:	bfd4      	ite	le
 8003a34:	f1c1 0202 	rsble	r2, r1, #2
 8003a38:	2201      	movgt	r2, #1
 8003a3a:	4413      	add	r3, r2
 8003a3c:	e7e0      	b.n	8003a00 <_printf_float+0x1a4>
 8003a3e:	6823      	ldr	r3, [r4, #0]
 8003a40:	055a      	lsls	r2, r3, #21
 8003a42:	d407      	bmi.n	8003a54 <_printf_float+0x1f8>
 8003a44:	6923      	ldr	r3, [r4, #16]
 8003a46:	4642      	mov	r2, r8
 8003a48:	4631      	mov	r1, r6
 8003a4a:	4628      	mov	r0, r5
 8003a4c:	47b8      	blx	r7
 8003a4e:	3001      	adds	r0, #1
 8003a50:	d12c      	bne.n	8003aac <_printf_float+0x250>
 8003a52:	e764      	b.n	800391e <_printf_float+0xc2>
 8003a54:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8003a58:	f240 80e0 	bls.w	8003c1c <_printf_float+0x3c0>
 8003a5c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003a60:	2200      	movs	r2, #0
 8003a62:	2300      	movs	r3, #0
 8003a64:	f7fd f850 	bl	8000b08 <__aeabi_dcmpeq>
 8003a68:	2800      	cmp	r0, #0
 8003a6a:	d034      	beq.n	8003ad6 <_printf_float+0x27a>
 8003a6c:	4a37      	ldr	r2, [pc, #220]	; (8003b4c <_printf_float+0x2f0>)
 8003a6e:	2301      	movs	r3, #1
 8003a70:	4631      	mov	r1, r6
 8003a72:	4628      	mov	r0, r5
 8003a74:	47b8      	blx	r7
 8003a76:	3001      	adds	r0, #1
 8003a78:	f43f af51 	beq.w	800391e <_printf_float+0xc2>
 8003a7c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003a80:	429a      	cmp	r2, r3
 8003a82:	db02      	blt.n	8003a8a <_printf_float+0x22e>
 8003a84:	6823      	ldr	r3, [r4, #0]
 8003a86:	07d8      	lsls	r0, r3, #31
 8003a88:	d510      	bpl.n	8003aac <_printf_float+0x250>
 8003a8a:	ee18 3a10 	vmov	r3, s16
 8003a8e:	4652      	mov	r2, sl
 8003a90:	4631      	mov	r1, r6
 8003a92:	4628      	mov	r0, r5
 8003a94:	47b8      	blx	r7
 8003a96:	3001      	adds	r0, #1
 8003a98:	f43f af41 	beq.w	800391e <_printf_float+0xc2>
 8003a9c:	f04f 0800 	mov.w	r8, #0
 8003aa0:	f104 091a 	add.w	r9, r4, #26
 8003aa4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003aa6:	3b01      	subs	r3, #1
 8003aa8:	4543      	cmp	r3, r8
 8003aaa:	dc09      	bgt.n	8003ac0 <_printf_float+0x264>
 8003aac:	6823      	ldr	r3, [r4, #0]
 8003aae:	079b      	lsls	r3, r3, #30
 8003ab0:	f100 8105 	bmi.w	8003cbe <_printf_float+0x462>
 8003ab4:	68e0      	ldr	r0, [r4, #12]
 8003ab6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003ab8:	4298      	cmp	r0, r3
 8003aba:	bfb8      	it	lt
 8003abc:	4618      	movlt	r0, r3
 8003abe:	e730      	b.n	8003922 <_printf_float+0xc6>
 8003ac0:	2301      	movs	r3, #1
 8003ac2:	464a      	mov	r2, r9
 8003ac4:	4631      	mov	r1, r6
 8003ac6:	4628      	mov	r0, r5
 8003ac8:	47b8      	blx	r7
 8003aca:	3001      	adds	r0, #1
 8003acc:	f43f af27 	beq.w	800391e <_printf_float+0xc2>
 8003ad0:	f108 0801 	add.w	r8, r8, #1
 8003ad4:	e7e6      	b.n	8003aa4 <_printf_float+0x248>
 8003ad6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	dc39      	bgt.n	8003b50 <_printf_float+0x2f4>
 8003adc:	4a1b      	ldr	r2, [pc, #108]	; (8003b4c <_printf_float+0x2f0>)
 8003ade:	2301      	movs	r3, #1
 8003ae0:	4631      	mov	r1, r6
 8003ae2:	4628      	mov	r0, r5
 8003ae4:	47b8      	blx	r7
 8003ae6:	3001      	adds	r0, #1
 8003ae8:	f43f af19 	beq.w	800391e <_printf_float+0xc2>
 8003aec:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003af0:	4313      	orrs	r3, r2
 8003af2:	d102      	bne.n	8003afa <_printf_float+0x29e>
 8003af4:	6823      	ldr	r3, [r4, #0]
 8003af6:	07d9      	lsls	r1, r3, #31
 8003af8:	d5d8      	bpl.n	8003aac <_printf_float+0x250>
 8003afa:	ee18 3a10 	vmov	r3, s16
 8003afe:	4652      	mov	r2, sl
 8003b00:	4631      	mov	r1, r6
 8003b02:	4628      	mov	r0, r5
 8003b04:	47b8      	blx	r7
 8003b06:	3001      	adds	r0, #1
 8003b08:	f43f af09 	beq.w	800391e <_printf_float+0xc2>
 8003b0c:	f04f 0900 	mov.w	r9, #0
 8003b10:	f104 0a1a 	add.w	sl, r4, #26
 8003b14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003b16:	425b      	negs	r3, r3
 8003b18:	454b      	cmp	r3, r9
 8003b1a:	dc01      	bgt.n	8003b20 <_printf_float+0x2c4>
 8003b1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003b1e:	e792      	b.n	8003a46 <_printf_float+0x1ea>
 8003b20:	2301      	movs	r3, #1
 8003b22:	4652      	mov	r2, sl
 8003b24:	4631      	mov	r1, r6
 8003b26:	4628      	mov	r0, r5
 8003b28:	47b8      	blx	r7
 8003b2a:	3001      	adds	r0, #1
 8003b2c:	f43f aef7 	beq.w	800391e <_printf_float+0xc2>
 8003b30:	f109 0901 	add.w	r9, r9, #1
 8003b34:	e7ee      	b.n	8003b14 <_printf_float+0x2b8>
 8003b36:	bf00      	nop
 8003b38:	7fefffff 	.word	0x7fefffff
 8003b3c:	08006638 	.word	0x08006638
 8003b40:	0800663c 	.word	0x0800663c
 8003b44:	08006644 	.word	0x08006644
 8003b48:	08006640 	.word	0x08006640
 8003b4c:	08006648 	.word	0x08006648
 8003b50:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003b52:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003b54:	429a      	cmp	r2, r3
 8003b56:	bfa8      	it	ge
 8003b58:	461a      	movge	r2, r3
 8003b5a:	2a00      	cmp	r2, #0
 8003b5c:	4691      	mov	r9, r2
 8003b5e:	dc37      	bgt.n	8003bd0 <_printf_float+0x374>
 8003b60:	f04f 0b00 	mov.w	fp, #0
 8003b64:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003b68:	f104 021a 	add.w	r2, r4, #26
 8003b6c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003b6e:	9305      	str	r3, [sp, #20]
 8003b70:	eba3 0309 	sub.w	r3, r3, r9
 8003b74:	455b      	cmp	r3, fp
 8003b76:	dc33      	bgt.n	8003be0 <_printf_float+0x384>
 8003b78:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003b7c:	429a      	cmp	r2, r3
 8003b7e:	db3b      	blt.n	8003bf8 <_printf_float+0x39c>
 8003b80:	6823      	ldr	r3, [r4, #0]
 8003b82:	07da      	lsls	r2, r3, #31
 8003b84:	d438      	bmi.n	8003bf8 <_printf_float+0x39c>
 8003b86:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003b88:	9b05      	ldr	r3, [sp, #20]
 8003b8a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003b8c:	1ad3      	subs	r3, r2, r3
 8003b8e:	eba2 0901 	sub.w	r9, r2, r1
 8003b92:	4599      	cmp	r9, r3
 8003b94:	bfa8      	it	ge
 8003b96:	4699      	movge	r9, r3
 8003b98:	f1b9 0f00 	cmp.w	r9, #0
 8003b9c:	dc35      	bgt.n	8003c0a <_printf_float+0x3ae>
 8003b9e:	f04f 0800 	mov.w	r8, #0
 8003ba2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003ba6:	f104 0a1a 	add.w	sl, r4, #26
 8003baa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003bae:	1a9b      	subs	r3, r3, r2
 8003bb0:	eba3 0309 	sub.w	r3, r3, r9
 8003bb4:	4543      	cmp	r3, r8
 8003bb6:	f77f af79 	ble.w	8003aac <_printf_float+0x250>
 8003bba:	2301      	movs	r3, #1
 8003bbc:	4652      	mov	r2, sl
 8003bbe:	4631      	mov	r1, r6
 8003bc0:	4628      	mov	r0, r5
 8003bc2:	47b8      	blx	r7
 8003bc4:	3001      	adds	r0, #1
 8003bc6:	f43f aeaa 	beq.w	800391e <_printf_float+0xc2>
 8003bca:	f108 0801 	add.w	r8, r8, #1
 8003bce:	e7ec      	b.n	8003baa <_printf_float+0x34e>
 8003bd0:	4613      	mov	r3, r2
 8003bd2:	4631      	mov	r1, r6
 8003bd4:	4642      	mov	r2, r8
 8003bd6:	4628      	mov	r0, r5
 8003bd8:	47b8      	blx	r7
 8003bda:	3001      	adds	r0, #1
 8003bdc:	d1c0      	bne.n	8003b60 <_printf_float+0x304>
 8003bde:	e69e      	b.n	800391e <_printf_float+0xc2>
 8003be0:	2301      	movs	r3, #1
 8003be2:	4631      	mov	r1, r6
 8003be4:	4628      	mov	r0, r5
 8003be6:	9205      	str	r2, [sp, #20]
 8003be8:	47b8      	blx	r7
 8003bea:	3001      	adds	r0, #1
 8003bec:	f43f ae97 	beq.w	800391e <_printf_float+0xc2>
 8003bf0:	9a05      	ldr	r2, [sp, #20]
 8003bf2:	f10b 0b01 	add.w	fp, fp, #1
 8003bf6:	e7b9      	b.n	8003b6c <_printf_float+0x310>
 8003bf8:	ee18 3a10 	vmov	r3, s16
 8003bfc:	4652      	mov	r2, sl
 8003bfe:	4631      	mov	r1, r6
 8003c00:	4628      	mov	r0, r5
 8003c02:	47b8      	blx	r7
 8003c04:	3001      	adds	r0, #1
 8003c06:	d1be      	bne.n	8003b86 <_printf_float+0x32a>
 8003c08:	e689      	b.n	800391e <_printf_float+0xc2>
 8003c0a:	9a05      	ldr	r2, [sp, #20]
 8003c0c:	464b      	mov	r3, r9
 8003c0e:	4442      	add	r2, r8
 8003c10:	4631      	mov	r1, r6
 8003c12:	4628      	mov	r0, r5
 8003c14:	47b8      	blx	r7
 8003c16:	3001      	adds	r0, #1
 8003c18:	d1c1      	bne.n	8003b9e <_printf_float+0x342>
 8003c1a:	e680      	b.n	800391e <_printf_float+0xc2>
 8003c1c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003c1e:	2a01      	cmp	r2, #1
 8003c20:	dc01      	bgt.n	8003c26 <_printf_float+0x3ca>
 8003c22:	07db      	lsls	r3, r3, #31
 8003c24:	d538      	bpl.n	8003c98 <_printf_float+0x43c>
 8003c26:	2301      	movs	r3, #1
 8003c28:	4642      	mov	r2, r8
 8003c2a:	4631      	mov	r1, r6
 8003c2c:	4628      	mov	r0, r5
 8003c2e:	47b8      	blx	r7
 8003c30:	3001      	adds	r0, #1
 8003c32:	f43f ae74 	beq.w	800391e <_printf_float+0xc2>
 8003c36:	ee18 3a10 	vmov	r3, s16
 8003c3a:	4652      	mov	r2, sl
 8003c3c:	4631      	mov	r1, r6
 8003c3e:	4628      	mov	r0, r5
 8003c40:	47b8      	blx	r7
 8003c42:	3001      	adds	r0, #1
 8003c44:	f43f ae6b 	beq.w	800391e <_printf_float+0xc2>
 8003c48:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	2300      	movs	r3, #0
 8003c50:	f7fc ff5a 	bl	8000b08 <__aeabi_dcmpeq>
 8003c54:	b9d8      	cbnz	r0, 8003c8e <_printf_float+0x432>
 8003c56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003c58:	f108 0201 	add.w	r2, r8, #1
 8003c5c:	3b01      	subs	r3, #1
 8003c5e:	4631      	mov	r1, r6
 8003c60:	4628      	mov	r0, r5
 8003c62:	47b8      	blx	r7
 8003c64:	3001      	adds	r0, #1
 8003c66:	d10e      	bne.n	8003c86 <_printf_float+0x42a>
 8003c68:	e659      	b.n	800391e <_printf_float+0xc2>
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	4652      	mov	r2, sl
 8003c6e:	4631      	mov	r1, r6
 8003c70:	4628      	mov	r0, r5
 8003c72:	47b8      	blx	r7
 8003c74:	3001      	adds	r0, #1
 8003c76:	f43f ae52 	beq.w	800391e <_printf_float+0xc2>
 8003c7a:	f108 0801 	add.w	r8, r8, #1
 8003c7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003c80:	3b01      	subs	r3, #1
 8003c82:	4543      	cmp	r3, r8
 8003c84:	dcf1      	bgt.n	8003c6a <_printf_float+0x40e>
 8003c86:	464b      	mov	r3, r9
 8003c88:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003c8c:	e6dc      	b.n	8003a48 <_printf_float+0x1ec>
 8003c8e:	f04f 0800 	mov.w	r8, #0
 8003c92:	f104 0a1a 	add.w	sl, r4, #26
 8003c96:	e7f2      	b.n	8003c7e <_printf_float+0x422>
 8003c98:	2301      	movs	r3, #1
 8003c9a:	4642      	mov	r2, r8
 8003c9c:	e7df      	b.n	8003c5e <_printf_float+0x402>
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	464a      	mov	r2, r9
 8003ca2:	4631      	mov	r1, r6
 8003ca4:	4628      	mov	r0, r5
 8003ca6:	47b8      	blx	r7
 8003ca8:	3001      	adds	r0, #1
 8003caa:	f43f ae38 	beq.w	800391e <_printf_float+0xc2>
 8003cae:	f108 0801 	add.w	r8, r8, #1
 8003cb2:	68e3      	ldr	r3, [r4, #12]
 8003cb4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003cb6:	1a5b      	subs	r3, r3, r1
 8003cb8:	4543      	cmp	r3, r8
 8003cba:	dcf0      	bgt.n	8003c9e <_printf_float+0x442>
 8003cbc:	e6fa      	b.n	8003ab4 <_printf_float+0x258>
 8003cbe:	f04f 0800 	mov.w	r8, #0
 8003cc2:	f104 0919 	add.w	r9, r4, #25
 8003cc6:	e7f4      	b.n	8003cb2 <_printf_float+0x456>

08003cc8 <_printf_common>:
 8003cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003ccc:	4616      	mov	r6, r2
 8003cce:	4699      	mov	r9, r3
 8003cd0:	688a      	ldr	r2, [r1, #8]
 8003cd2:	690b      	ldr	r3, [r1, #16]
 8003cd4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	bfb8      	it	lt
 8003cdc:	4613      	movlt	r3, r2
 8003cde:	6033      	str	r3, [r6, #0]
 8003ce0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003ce4:	4607      	mov	r7, r0
 8003ce6:	460c      	mov	r4, r1
 8003ce8:	b10a      	cbz	r2, 8003cee <_printf_common+0x26>
 8003cea:	3301      	adds	r3, #1
 8003cec:	6033      	str	r3, [r6, #0]
 8003cee:	6823      	ldr	r3, [r4, #0]
 8003cf0:	0699      	lsls	r1, r3, #26
 8003cf2:	bf42      	ittt	mi
 8003cf4:	6833      	ldrmi	r3, [r6, #0]
 8003cf6:	3302      	addmi	r3, #2
 8003cf8:	6033      	strmi	r3, [r6, #0]
 8003cfa:	6825      	ldr	r5, [r4, #0]
 8003cfc:	f015 0506 	ands.w	r5, r5, #6
 8003d00:	d106      	bne.n	8003d10 <_printf_common+0x48>
 8003d02:	f104 0a19 	add.w	sl, r4, #25
 8003d06:	68e3      	ldr	r3, [r4, #12]
 8003d08:	6832      	ldr	r2, [r6, #0]
 8003d0a:	1a9b      	subs	r3, r3, r2
 8003d0c:	42ab      	cmp	r3, r5
 8003d0e:	dc26      	bgt.n	8003d5e <_printf_common+0x96>
 8003d10:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003d14:	1e13      	subs	r3, r2, #0
 8003d16:	6822      	ldr	r2, [r4, #0]
 8003d18:	bf18      	it	ne
 8003d1a:	2301      	movne	r3, #1
 8003d1c:	0692      	lsls	r2, r2, #26
 8003d1e:	d42b      	bmi.n	8003d78 <_printf_common+0xb0>
 8003d20:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003d24:	4649      	mov	r1, r9
 8003d26:	4638      	mov	r0, r7
 8003d28:	47c0      	blx	r8
 8003d2a:	3001      	adds	r0, #1
 8003d2c:	d01e      	beq.n	8003d6c <_printf_common+0xa4>
 8003d2e:	6823      	ldr	r3, [r4, #0]
 8003d30:	68e5      	ldr	r5, [r4, #12]
 8003d32:	6832      	ldr	r2, [r6, #0]
 8003d34:	f003 0306 	and.w	r3, r3, #6
 8003d38:	2b04      	cmp	r3, #4
 8003d3a:	bf08      	it	eq
 8003d3c:	1aad      	subeq	r5, r5, r2
 8003d3e:	68a3      	ldr	r3, [r4, #8]
 8003d40:	6922      	ldr	r2, [r4, #16]
 8003d42:	bf0c      	ite	eq
 8003d44:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003d48:	2500      	movne	r5, #0
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	bfc4      	itt	gt
 8003d4e:	1a9b      	subgt	r3, r3, r2
 8003d50:	18ed      	addgt	r5, r5, r3
 8003d52:	2600      	movs	r6, #0
 8003d54:	341a      	adds	r4, #26
 8003d56:	42b5      	cmp	r5, r6
 8003d58:	d11a      	bne.n	8003d90 <_printf_common+0xc8>
 8003d5a:	2000      	movs	r0, #0
 8003d5c:	e008      	b.n	8003d70 <_printf_common+0xa8>
 8003d5e:	2301      	movs	r3, #1
 8003d60:	4652      	mov	r2, sl
 8003d62:	4649      	mov	r1, r9
 8003d64:	4638      	mov	r0, r7
 8003d66:	47c0      	blx	r8
 8003d68:	3001      	adds	r0, #1
 8003d6a:	d103      	bne.n	8003d74 <_printf_common+0xac>
 8003d6c:	f04f 30ff 	mov.w	r0, #4294967295
 8003d70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d74:	3501      	adds	r5, #1
 8003d76:	e7c6      	b.n	8003d06 <_printf_common+0x3e>
 8003d78:	18e1      	adds	r1, r4, r3
 8003d7a:	1c5a      	adds	r2, r3, #1
 8003d7c:	2030      	movs	r0, #48	; 0x30
 8003d7e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003d82:	4422      	add	r2, r4
 8003d84:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003d88:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003d8c:	3302      	adds	r3, #2
 8003d8e:	e7c7      	b.n	8003d20 <_printf_common+0x58>
 8003d90:	2301      	movs	r3, #1
 8003d92:	4622      	mov	r2, r4
 8003d94:	4649      	mov	r1, r9
 8003d96:	4638      	mov	r0, r7
 8003d98:	47c0      	blx	r8
 8003d9a:	3001      	adds	r0, #1
 8003d9c:	d0e6      	beq.n	8003d6c <_printf_common+0xa4>
 8003d9e:	3601      	adds	r6, #1
 8003da0:	e7d9      	b.n	8003d56 <_printf_common+0x8e>
	...

08003da4 <_printf_i>:
 8003da4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003da8:	460c      	mov	r4, r1
 8003daa:	4691      	mov	r9, r2
 8003dac:	7e27      	ldrb	r7, [r4, #24]
 8003dae:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003db0:	2f78      	cmp	r7, #120	; 0x78
 8003db2:	4680      	mov	r8, r0
 8003db4:	469a      	mov	sl, r3
 8003db6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003dba:	d807      	bhi.n	8003dcc <_printf_i+0x28>
 8003dbc:	2f62      	cmp	r7, #98	; 0x62
 8003dbe:	d80a      	bhi.n	8003dd6 <_printf_i+0x32>
 8003dc0:	2f00      	cmp	r7, #0
 8003dc2:	f000 80d8 	beq.w	8003f76 <_printf_i+0x1d2>
 8003dc6:	2f58      	cmp	r7, #88	; 0x58
 8003dc8:	f000 80a3 	beq.w	8003f12 <_printf_i+0x16e>
 8003dcc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003dd0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003dd4:	e03a      	b.n	8003e4c <_printf_i+0xa8>
 8003dd6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003dda:	2b15      	cmp	r3, #21
 8003ddc:	d8f6      	bhi.n	8003dcc <_printf_i+0x28>
 8003dde:	a001      	add	r0, pc, #4	; (adr r0, 8003de4 <_printf_i+0x40>)
 8003de0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8003de4:	08003e3d 	.word	0x08003e3d
 8003de8:	08003e51 	.word	0x08003e51
 8003dec:	08003dcd 	.word	0x08003dcd
 8003df0:	08003dcd 	.word	0x08003dcd
 8003df4:	08003dcd 	.word	0x08003dcd
 8003df8:	08003dcd 	.word	0x08003dcd
 8003dfc:	08003e51 	.word	0x08003e51
 8003e00:	08003dcd 	.word	0x08003dcd
 8003e04:	08003dcd 	.word	0x08003dcd
 8003e08:	08003dcd 	.word	0x08003dcd
 8003e0c:	08003dcd 	.word	0x08003dcd
 8003e10:	08003f5d 	.word	0x08003f5d
 8003e14:	08003e81 	.word	0x08003e81
 8003e18:	08003f3f 	.word	0x08003f3f
 8003e1c:	08003dcd 	.word	0x08003dcd
 8003e20:	08003dcd 	.word	0x08003dcd
 8003e24:	08003f7f 	.word	0x08003f7f
 8003e28:	08003dcd 	.word	0x08003dcd
 8003e2c:	08003e81 	.word	0x08003e81
 8003e30:	08003dcd 	.word	0x08003dcd
 8003e34:	08003dcd 	.word	0x08003dcd
 8003e38:	08003f47 	.word	0x08003f47
 8003e3c:	680b      	ldr	r3, [r1, #0]
 8003e3e:	1d1a      	adds	r2, r3, #4
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	600a      	str	r2, [r1, #0]
 8003e44:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003e48:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003e4c:	2301      	movs	r3, #1
 8003e4e:	e0a3      	b.n	8003f98 <_printf_i+0x1f4>
 8003e50:	6825      	ldr	r5, [r4, #0]
 8003e52:	6808      	ldr	r0, [r1, #0]
 8003e54:	062e      	lsls	r6, r5, #24
 8003e56:	f100 0304 	add.w	r3, r0, #4
 8003e5a:	d50a      	bpl.n	8003e72 <_printf_i+0xce>
 8003e5c:	6805      	ldr	r5, [r0, #0]
 8003e5e:	600b      	str	r3, [r1, #0]
 8003e60:	2d00      	cmp	r5, #0
 8003e62:	da03      	bge.n	8003e6c <_printf_i+0xc8>
 8003e64:	232d      	movs	r3, #45	; 0x2d
 8003e66:	426d      	negs	r5, r5
 8003e68:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003e6c:	485e      	ldr	r0, [pc, #376]	; (8003fe8 <_printf_i+0x244>)
 8003e6e:	230a      	movs	r3, #10
 8003e70:	e019      	b.n	8003ea6 <_printf_i+0x102>
 8003e72:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003e76:	6805      	ldr	r5, [r0, #0]
 8003e78:	600b      	str	r3, [r1, #0]
 8003e7a:	bf18      	it	ne
 8003e7c:	b22d      	sxthne	r5, r5
 8003e7e:	e7ef      	b.n	8003e60 <_printf_i+0xbc>
 8003e80:	680b      	ldr	r3, [r1, #0]
 8003e82:	6825      	ldr	r5, [r4, #0]
 8003e84:	1d18      	adds	r0, r3, #4
 8003e86:	6008      	str	r0, [r1, #0]
 8003e88:	0628      	lsls	r0, r5, #24
 8003e8a:	d501      	bpl.n	8003e90 <_printf_i+0xec>
 8003e8c:	681d      	ldr	r5, [r3, #0]
 8003e8e:	e002      	b.n	8003e96 <_printf_i+0xf2>
 8003e90:	0669      	lsls	r1, r5, #25
 8003e92:	d5fb      	bpl.n	8003e8c <_printf_i+0xe8>
 8003e94:	881d      	ldrh	r5, [r3, #0]
 8003e96:	4854      	ldr	r0, [pc, #336]	; (8003fe8 <_printf_i+0x244>)
 8003e98:	2f6f      	cmp	r7, #111	; 0x6f
 8003e9a:	bf0c      	ite	eq
 8003e9c:	2308      	moveq	r3, #8
 8003e9e:	230a      	movne	r3, #10
 8003ea0:	2100      	movs	r1, #0
 8003ea2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003ea6:	6866      	ldr	r6, [r4, #4]
 8003ea8:	60a6      	str	r6, [r4, #8]
 8003eaa:	2e00      	cmp	r6, #0
 8003eac:	bfa2      	ittt	ge
 8003eae:	6821      	ldrge	r1, [r4, #0]
 8003eb0:	f021 0104 	bicge.w	r1, r1, #4
 8003eb4:	6021      	strge	r1, [r4, #0]
 8003eb6:	b90d      	cbnz	r5, 8003ebc <_printf_i+0x118>
 8003eb8:	2e00      	cmp	r6, #0
 8003eba:	d04d      	beq.n	8003f58 <_printf_i+0x1b4>
 8003ebc:	4616      	mov	r6, r2
 8003ebe:	fbb5 f1f3 	udiv	r1, r5, r3
 8003ec2:	fb03 5711 	mls	r7, r3, r1, r5
 8003ec6:	5dc7      	ldrb	r7, [r0, r7]
 8003ec8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003ecc:	462f      	mov	r7, r5
 8003ece:	42bb      	cmp	r3, r7
 8003ed0:	460d      	mov	r5, r1
 8003ed2:	d9f4      	bls.n	8003ebe <_printf_i+0x11a>
 8003ed4:	2b08      	cmp	r3, #8
 8003ed6:	d10b      	bne.n	8003ef0 <_printf_i+0x14c>
 8003ed8:	6823      	ldr	r3, [r4, #0]
 8003eda:	07df      	lsls	r7, r3, #31
 8003edc:	d508      	bpl.n	8003ef0 <_printf_i+0x14c>
 8003ede:	6923      	ldr	r3, [r4, #16]
 8003ee0:	6861      	ldr	r1, [r4, #4]
 8003ee2:	4299      	cmp	r1, r3
 8003ee4:	bfde      	ittt	le
 8003ee6:	2330      	movle	r3, #48	; 0x30
 8003ee8:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003eec:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003ef0:	1b92      	subs	r2, r2, r6
 8003ef2:	6122      	str	r2, [r4, #16]
 8003ef4:	f8cd a000 	str.w	sl, [sp]
 8003ef8:	464b      	mov	r3, r9
 8003efa:	aa03      	add	r2, sp, #12
 8003efc:	4621      	mov	r1, r4
 8003efe:	4640      	mov	r0, r8
 8003f00:	f7ff fee2 	bl	8003cc8 <_printf_common>
 8003f04:	3001      	adds	r0, #1
 8003f06:	d14c      	bne.n	8003fa2 <_printf_i+0x1fe>
 8003f08:	f04f 30ff 	mov.w	r0, #4294967295
 8003f0c:	b004      	add	sp, #16
 8003f0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f12:	4835      	ldr	r0, [pc, #212]	; (8003fe8 <_printf_i+0x244>)
 8003f14:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003f18:	6823      	ldr	r3, [r4, #0]
 8003f1a:	680e      	ldr	r6, [r1, #0]
 8003f1c:	061f      	lsls	r7, r3, #24
 8003f1e:	f856 5b04 	ldr.w	r5, [r6], #4
 8003f22:	600e      	str	r6, [r1, #0]
 8003f24:	d514      	bpl.n	8003f50 <_printf_i+0x1ac>
 8003f26:	07d9      	lsls	r1, r3, #31
 8003f28:	bf44      	itt	mi
 8003f2a:	f043 0320 	orrmi.w	r3, r3, #32
 8003f2e:	6023      	strmi	r3, [r4, #0]
 8003f30:	b91d      	cbnz	r5, 8003f3a <_printf_i+0x196>
 8003f32:	6823      	ldr	r3, [r4, #0]
 8003f34:	f023 0320 	bic.w	r3, r3, #32
 8003f38:	6023      	str	r3, [r4, #0]
 8003f3a:	2310      	movs	r3, #16
 8003f3c:	e7b0      	b.n	8003ea0 <_printf_i+0xfc>
 8003f3e:	6823      	ldr	r3, [r4, #0]
 8003f40:	f043 0320 	orr.w	r3, r3, #32
 8003f44:	6023      	str	r3, [r4, #0]
 8003f46:	2378      	movs	r3, #120	; 0x78
 8003f48:	4828      	ldr	r0, [pc, #160]	; (8003fec <_printf_i+0x248>)
 8003f4a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003f4e:	e7e3      	b.n	8003f18 <_printf_i+0x174>
 8003f50:	065e      	lsls	r6, r3, #25
 8003f52:	bf48      	it	mi
 8003f54:	b2ad      	uxthmi	r5, r5
 8003f56:	e7e6      	b.n	8003f26 <_printf_i+0x182>
 8003f58:	4616      	mov	r6, r2
 8003f5a:	e7bb      	b.n	8003ed4 <_printf_i+0x130>
 8003f5c:	680b      	ldr	r3, [r1, #0]
 8003f5e:	6826      	ldr	r6, [r4, #0]
 8003f60:	6960      	ldr	r0, [r4, #20]
 8003f62:	1d1d      	adds	r5, r3, #4
 8003f64:	600d      	str	r5, [r1, #0]
 8003f66:	0635      	lsls	r5, r6, #24
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	d501      	bpl.n	8003f70 <_printf_i+0x1cc>
 8003f6c:	6018      	str	r0, [r3, #0]
 8003f6e:	e002      	b.n	8003f76 <_printf_i+0x1d2>
 8003f70:	0671      	lsls	r1, r6, #25
 8003f72:	d5fb      	bpl.n	8003f6c <_printf_i+0x1c8>
 8003f74:	8018      	strh	r0, [r3, #0]
 8003f76:	2300      	movs	r3, #0
 8003f78:	6123      	str	r3, [r4, #16]
 8003f7a:	4616      	mov	r6, r2
 8003f7c:	e7ba      	b.n	8003ef4 <_printf_i+0x150>
 8003f7e:	680b      	ldr	r3, [r1, #0]
 8003f80:	1d1a      	adds	r2, r3, #4
 8003f82:	600a      	str	r2, [r1, #0]
 8003f84:	681e      	ldr	r6, [r3, #0]
 8003f86:	6862      	ldr	r2, [r4, #4]
 8003f88:	2100      	movs	r1, #0
 8003f8a:	4630      	mov	r0, r6
 8003f8c:	f7fc f948 	bl	8000220 <memchr>
 8003f90:	b108      	cbz	r0, 8003f96 <_printf_i+0x1f2>
 8003f92:	1b80      	subs	r0, r0, r6
 8003f94:	6060      	str	r0, [r4, #4]
 8003f96:	6863      	ldr	r3, [r4, #4]
 8003f98:	6123      	str	r3, [r4, #16]
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003fa0:	e7a8      	b.n	8003ef4 <_printf_i+0x150>
 8003fa2:	6923      	ldr	r3, [r4, #16]
 8003fa4:	4632      	mov	r2, r6
 8003fa6:	4649      	mov	r1, r9
 8003fa8:	4640      	mov	r0, r8
 8003faa:	47d0      	blx	sl
 8003fac:	3001      	adds	r0, #1
 8003fae:	d0ab      	beq.n	8003f08 <_printf_i+0x164>
 8003fb0:	6823      	ldr	r3, [r4, #0]
 8003fb2:	079b      	lsls	r3, r3, #30
 8003fb4:	d413      	bmi.n	8003fde <_printf_i+0x23a>
 8003fb6:	68e0      	ldr	r0, [r4, #12]
 8003fb8:	9b03      	ldr	r3, [sp, #12]
 8003fba:	4298      	cmp	r0, r3
 8003fbc:	bfb8      	it	lt
 8003fbe:	4618      	movlt	r0, r3
 8003fc0:	e7a4      	b.n	8003f0c <_printf_i+0x168>
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	4632      	mov	r2, r6
 8003fc6:	4649      	mov	r1, r9
 8003fc8:	4640      	mov	r0, r8
 8003fca:	47d0      	blx	sl
 8003fcc:	3001      	adds	r0, #1
 8003fce:	d09b      	beq.n	8003f08 <_printf_i+0x164>
 8003fd0:	3501      	adds	r5, #1
 8003fd2:	68e3      	ldr	r3, [r4, #12]
 8003fd4:	9903      	ldr	r1, [sp, #12]
 8003fd6:	1a5b      	subs	r3, r3, r1
 8003fd8:	42ab      	cmp	r3, r5
 8003fda:	dcf2      	bgt.n	8003fc2 <_printf_i+0x21e>
 8003fdc:	e7eb      	b.n	8003fb6 <_printf_i+0x212>
 8003fde:	2500      	movs	r5, #0
 8003fe0:	f104 0619 	add.w	r6, r4, #25
 8003fe4:	e7f5      	b.n	8003fd2 <_printf_i+0x22e>
 8003fe6:	bf00      	nop
 8003fe8:	0800664a 	.word	0x0800664a
 8003fec:	0800665b 	.word	0x0800665b

08003ff0 <_vsiprintf_r>:
 8003ff0:	b500      	push	{lr}
 8003ff2:	b09b      	sub	sp, #108	; 0x6c
 8003ff4:	9100      	str	r1, [sp, #0]
 8003ff6:	9104      	str	r1, [sp, #16]
 8003ff8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003ffc:	9105      	str	r1, [sp, #20]
 8003ffe:	9102      	str	r1, [sp, #8]
 8004000:	4905      	ldr	r1, [pc, #20]	; (8004018 <_vsiprintf_r+0x28>)
 8004002:	9103      	str	r1, [sp, #12]
 8004004:	4669      	mov	r1, sp
 8004006:	f001 fb39 	bl	800567c <_svfiprintf_r>
 800400a:	9b00      	ldr	r3, [sp, #0]
 800400c:	2200      	movs	r2, #0
 800400e:	701a      	strb	r2, [r3, #0]
 8004010:	b01b      	add	sp, #108	; 0x6c
 8004012:	f85d fb04 	ldr.w	pc, [sp], #4
 8004016:	bf00      	nop
 8004018:	ffff0208 	.word	0xffff0208

0800401c <vsiprintf>:
 800401c:	4613      	mov	r3, r2
 800401e:	460a      	mov	r2, r1
 8004020:	4601      	mov	r1, r0
 8004022:	4802      	ldr	r0, [pc, #8]	; (800402c <vsiprintf+0x10>)
 8004024:	6800      	ldr	r0, [r0, #0]
 8004026:	f7ff bfe3 	b.w	8003ff0 <_vsiprintf_r>
 800402a:	bf00      	nop
 800402c:	2000000c 	.word	0x2000000c

08004030 <quorem>:
 8004030:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004034:	6903      	ldr	r3, [r0, #16]
 8004036:	690c      	ldr	r4, [r1, #16]
 8004038:	42a3      	cmp	r3, r4
 800403a:	4607      	mov	r7, r0
 800403c:	f2c0 8081 	blt.w	8004142 <quorem+0x112>
 8004040:	3c01      	subs	r4, #1
 8004042:	f101 0814 	add.w	r8, r1, #20
 8004046:	f100 0514 	add.w	r5, r0, #20
 800404a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800404e:	9301      	str	r3, [sp, #4]
 8004050:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004054:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004058:	3301      	adds	r3, #1
 800405a:	429a      	cmp	r2, r3
 800405c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8004060:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004064:	fbb2 f6f3 	udiv	r6, r2, r3
 8004068:	d331      	bcc.n	80040ce <quorem+0x9e>
 800406a:	f04f 0e00 	mov.w	lr, #0
 800406e:	4640      	mov	r0, r8
 8004070:	46ac      	mov	ip, r5
 8004072:	46f2      	mov	sl, lr
 8004074:	f850 2b04 	ldr.w	r2, [r0], #4
 8004078:	b293      	uxth	r3, r2
 800407a:	fb06 e303 	mla	r3, r6, r3, lr
 800407e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8004082:	b29b      	uxth	r3, r3
 8004084:	ebaa 0303 	sub.w	r3, sl, r3
 8004088:	0c12      	lsrs	r2, r2, #16
 800408a:	f8dc a000 	ldr.w	sl, [ip]
 800408e:	fb06 e202 	mla	r2, r6, r2, lr
 8004092:	fa13 f38a 	uxtah	r3, r3, sl
 8004096:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800409a:	fa1f fa82 	uxth.w	sl, r2
 800409e:	f8dc 2000 	ldr.w	r2, [ip]
 80040a2:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80040a6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80040aa:	b29b      	uxth	r3, r3
 80040ac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80040b0:	4581      	cmp	r9, r0
 80040b2:	f84c 3b04 	str.w	r3, [ip], #4
 80040b6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80040ba:	d2db      	bcs.n	8004074 <quorem+0x44>
 80040bc:	f855 300b 	ldr.w	r3, [r5, fp]
 80040c0:	b92b      	cbnz	r3, 80040ce <quorem+0x9e>
 80040c2:	9b01      	ldr	r3, [sp, #4]
 80040c4:	3b04      	subs	r3, #4
 80040c6:	429d      	cmp	r5, r3
 80040c8:	461a      	mov	r2, r3
 80040ca:	d32e      	bcc.n	800412a <quorem+0xfa>
 80040cc:	613c      	str	r4, [r7, #16]
 80040ce:	4638      	mov	r0, r7
 80040d0:	f001 f8be 	bl	8005250 <__mcmp>
 80040d4:	2800      	cmp	r0, #0
 80040d6:	db24      	blt.n	8004122 <quorem+0xf2>
 80040d8:	3601      	adds	r6, #1
 80040da:	4628      	mov	r0, r5
 80040dc:	f04f 0c00 	mov.w	ip, #0
 80040e0:	f858 2b04 	ldr.w	r2, [r8], #4
 80040e4:	f8d0 e000 	ldr.w	lr, [r0]
 80040e8:	b293      	uxth	r3, r2
 80040ea:	ebac 0303 	sub.w	r3, ip, r3
 80040ee:	0c12      	lsrs	r2, r2, #16
 80040f0:	fa13 f38e 	uxtah	r3, r3, lr
 80040f4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80040f8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80040fc:	b29b      	uxth	r3, r3
 80040fe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004102:	45c1      	cmp	r9, r8
 8004104:	f840 3b04 	str.w	r3, [r0], #4
 8004108:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800410c:	d2e8      	bcs.n	80040e0 <quorem+0xb0>
 800410e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004112:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004116:	b922      	cbnz	r2, 8004122 <quorem+0xf2>
 8004118:	3b04      	subs	r3, #4
 800411a:	429d      	cmp	r5, r3
 800411c:	461a      	mov	r2, r3
 800411e:	d30a      	bcc.n	8004136 <quorem+0x106>
 8004120:	613c      	str	r4, [r7, #16]
 8004122:	4630      	mov	r0, r6
 8004124:	b003      	add	sp, #12
 8004126:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800412a:	6812      	ldr	r2, [r2, #0]
 800412c:	3b04      	subs	r3, #4
 800412e:	2a00      	cmp	r2, #0
 8004130:	d1cc      	bne.n	80040cc <quorem+0x9c>
 8004132:	3c01      	subs	r4, #1
 8004134:	e7c7      	b.n	80040c6 <quorem+0x96>
 8004136:	6812      	ldr	r2, [r2, #0]
 8004138:	3b04      	subs	r3, #4
 800413a:	2a00      	cmp	r2, #0
 800413c:	d1f0      	bne.n	8004120 <quorem+0xf0>
 800413e:	3c01      	subs	r4, #1
 8004140:	e7eb      	b.n	800411a <quorem+0xea>
 8004142:	2000      	movs	r0, #0
 8004144:	e7ee      	b.n	8004124 <quorem+0xf4>
	...

08004148 <_dtoa_r>:
 8004148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800414c:	ed2d 8b02 	vpush	{d8}
 8004150:	ec57 6b10 	vmov	r6, r7, d0
 8004154:	b095      	sub	sp, #84	; 0x54
 8004156:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004158:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800415c:	9105      	str	r1, [sp, #20]
 800415e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8004162:	4604      	mov	r4, r0
 8004164:	9209      	str	r2, [sp, #36]	; 0x24
 8004166:	930f      	str	r3, [sp, #60]	; 0x3c
 8004168:	b975      	cbnz	r5, 8004188 <_dtoa_r+0x40>
 800416a:	2010      	movs	r0, #16
 800416c:	f000 fddc 	bl	8004d28 <malloc>
 8004170:	4602      	mov	r2, r0
 8004172:	6260      	str	r0, [r4, #36]	; 0x24
 8004174:	b920      	cbnz	r0, 8004180 <_dtoa_r+0x38>
 8004176:	4bb2      	ldr	r3, [pc, #712]	; (8004440 <_dtoa_r+0x2f8>)
 8004178:	21ea      	movs	r1, #234	; 0xea
 800417a:	48b2      	ldr	r0, [pc, #712]	; (8004444 <_dtoa_r+0x2fc>)
 800417c:	f001 fb8e 	bl	800589c <__assert_func>
 8004180:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8004184:	6005      	str	r5, [r0, #0]
 8004186:	60c5      	str	r5, [r0, #12]
 8004188:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800418a:	6819      	ldr	r1, [r3, #0]
 800418c:	b151      	cbz	r1, 80041a4 <_dtoa_r+0x5c>
 800418e:	685a      	ldr	r2, [r3, #4]
 8004190:	604a      	str	r2, [r1, #4]
 8004192:	2301      	movs	r3, #1
 8004194:	4093      	lsls	r3, r2
 8004196:	608b      	str	r3, [r1, #8]
 8004198:	4620      	mov	r0, r4
 800419a:	f000 fe1b 	bl	8004dd4 <_Bfree>
 800419e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80041a0:	2200      	movs	r2, #0
 80041a2:	601a      	str	r2, [r3, #0]
 80041a4:	1e3b      	subs	r3, r7, #0
 80041a6:	bfb9      	ittee	lt
 80041a8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80041ac:	9303      	strlt	r3, [sp, #12]
 80041ae:	2300      	movge	r3, #0
 80041b0:	f8c8 3000 	strge.w	r3, [r8]
 80041b4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80041b8:	4ba3      	ldr	r3, [pc, #652]	; (8004448 <_dtoa_r+0x300>)
 80041ba:	bfbc      	itt	lt
 80041bc:	2201      	movlt	r2, #1
 80041be:	f8c8 2000 	strlt.w	r2, [r8]
 80041c2:	ea33 0309 	bics.w	r3, r3, r9
 80041c6:	d11b      	bne.n	8004200 <_dtoa_r+0xb8>
 80041c8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80041ca:	f242 730f 	movw	r3, #9999	; 0x270f
 80041ce:	6013      	str	r3, [r2, #0]
 80041d0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80041d4:	4333      	orrs	r3, r6
 80041d6:	f000 857a 	beq.w	8004cce <_dtoa_r+0xb86>
 80041da:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80041dc:	b963      	cbnz	r3, 80041f8 <_dtoa_r+0xb0>
 80041de:	4b9b      	ldr	r3, [pc, #620]	; (800444c <_dtoa_r+0x304>)
 80041e0:	e024      	b.n	800422c <_dtoa_r+0xe4>
 80041e2:	4b9b      	ldr	r3, [pc, #620]	; (8004450 <_dtoa_r+0x308>)
 80041e4:	9300      	str	r3, [sp, #0]
 80041e6:	3308      	adds	r3, #8
 80041e8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80041ea:	6013      	str	r3, [r2, #0]
 80041ec:	9800      	ldr	r0, [sp, #0]
 80041ee:	b015      	add	sp, #84	; 0x54
 80041f0:	ecbd 8b02 	vpop	{d8}
 80041f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80041f8:	4b94      	ldr	r3, [pc, #592]	; (800444c <_dtoa_r+0x304>)
 80041fa:	9300      	str	r3, [sp, #0]
 80041fc:	3303      	adds	r3, #3
 80041fe:	e7f3      	b.n	80041e8 <_dtoa_r+0xa0>
 8004200:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004204:	2200      	movs	r2, #0
 8004206:	ec51 0b17 	vmov	r0, r1, d7
 800420a:	2300      	movs	r3, #0
 800420c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8004210:	f7fc fc7a 	bl	8000b08 <__aeabi_dcmpeq>
 8004214:	4680      	mov	r8, r0
 8004216:	b158      	cbz	r0, 8004230 <_dtoa_r+0xe8>
 8004218:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800421a:	2301      	movs	r3, #1
 800421c:	6013      	str	r3, [r2, #0]
 800421e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004220:	2b00      	cmp	r3, #0
 8004222:	f000 8551 	beq.w	8004cc8 <_dtoa_r+0xb80>
 8004226:	488b      	ldr	r0, [pc, #556]	; (8004454 <_dtoa_r+0x30c>)
 8004228:	6018      	str	r0, [r3, #0]
 800422a:	1e43      	subs	r3, r0, #1
 800422c:	9300      	str	r3, [sp, #0]
 800422e:	e7dd      	b.n	80041ec <_dtoa_r+0xa4>
 8004230:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8004234:	aa12      	add	r2, sp, #72	; 0x48
 8004236:	a913      	add	r1, sp, #76	; 0x4c
 8004238:	4620      	mov	r0, r4
 800423a:	f001 f8ad 	bl	8005398 <__d2b>
 800423e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8004242:	4683      	mov	fp, r0
 8004244:	2d00      	cmp	r5, #0
 8004246:	d07c      	beq.n	8004342 <_dtoa_r+0x1fa>
 8004248:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800424a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800424e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004252:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8004256:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800425a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800425e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8004262:	4b7d      	ldr	r3, [pc, #500]	; (8004458 <_dtoa_r+0x310>)
 8004264:	2200      	movs	r2, #0
 8004266:	4630      	mov	r0, r6
 8004268:	4639      	mov	r1, r7
 800426a:	f7fc f82d 	bl	80002c8 <__aeabi_dsub>
 800426e:	a36e      	add	r3, pc, #440	; (adr r3, 8004428 <_dtoa_r+0x2e0>)
 8004270:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004274:	f7fc f9e0 	bl	8000638 <__aeabi_dmul>
 8004278:	a36d      	add	r3, pc, #436	; (adr r3, 8004430 <_dtoa_r+0x2e8>)
 800427a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800427e:	f7fc f825 	bl	80002cc <__adddf3>
 8004282:	4606      	mov	r6, r0
 8004284:	4628      	mov	r0, r5
 8004286:	460f      	mov	r7, r1
 8004288:	f7fc f96c 	bl	8000564 <__aeabi_i2d>
 800428c:	a36a      	add	r3, pc, #424	; (adr r3, 8004438 <_dtoa_r+0x2f0>)
 800428e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004292:	f7fc f9d1 	bl	8000638 <__aeabi_dmul>
 8004296:	4602      	mov	r2, r0
 8004298:	460b      	mov	r3, r1
 800429a:	4630      	mov	r0, r6
 800429c:	4639      	mov	r1, r7
 800429e:	f7fc f815 	bl	80002cc <__adddf3>
 80042a2:	4606      	mov	r6, r0
 80042a4:	460f      	mov	r7, r1
 80042a6:	f7fc fc77 	bl	8000b98 <__aeabi_d2iz>
 80042aa:	2200      	movs	r2, #0
 80042ac:	4682      	mov	sl, r0
 80042ae:	2300      	movs	r3, #0
 80042b0:	4630      	mov	r0, r6
 80042b2:	4639      	mov	r1, r7
 80042b4:	f7fc fc32 	bl	8000b1c <__aeabi_dcmplt>
 80042b8:	b148      	cbz	r0, 80042ce <_dtoa_r+0x186>
 80042ba:	4650      	mov	r0, sl
 80042bc:	f7fc f952 	bl	8000564 <__aeabi_i2d>
 80042c0:	4632      	mov	r2, r6
 80042c2:	463b      	mov	r3, r7
 80042c4:	f7fc fc20 	bl	8000b08 <__aeabi_dcmpeq>
 80042c8:	b908      	cbnz	r0, 80042ce <_dtoa_r+0x186>
 80042ca:	f10a 3aff 	add.w	sl, sl, #4294967295
 80042ce:	f1ba 0f16 	cmp.w	sl, #22
 80042d2:	d854      	bhi.n	800437e <_dtoa_r+0x236>
 80042d4:	4b61      	ldr	r3, [pc, #388]	; (800445c <_dtoa_r+0x314>)
 80042d6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80042da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042de:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80042e2:	f7fc fc1b 	bl	8000b1c <__aeabi_dcmplt>
 80042e6:	2800      	cmp	r0, #0
 80042e8:	d04b      	beq.n	8004382 <_dtoa_r+0x23a>
 80042ea:	f10a 3aff 	add.w	sl, sl, #4294967295
 80042ee:	2300      	movs	r3, #0
 80042f0:	930e      	str	r3, [sp, #56]	; 0x38
 80042f2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80042f4:	1b5d      	subs	r5, r3, r5
 80042f6:	1e6b      	subs	r3, r5, #1
 80042f8:	9304      	str	r3, [sp, #16]
 80042fa:	bf43      	ittte	mi
 80042fc:	2300      	movmi	r3, #0
 80042fe:	f1c5 0801 	rsbmi	r8, r5, #1
 8004302:	9304      	strmi	r3, [sp, #16]
 8004304:	f04f 0800 	movpl.w	r8, #0
 8004308:	f1ba 0f00 	cmp.w	sl, #0
 800430c:	db3b      	blt.n	8004386 <_dtoa_r+0x23e>
 800430e:	9b04      	ldr	r3, [sp, #16]
 8004310:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8004314:	4453      	add	r3, sl
 8004316:	9304      	str	r3, [sp, #16]
 8004318:	2300      	movs	r3, #0
 800431a:	9306      	str	r3, [sp, #24]
 800431c:	9b05      	ldr	r3, [sp, #20]
 800431e:	2b09      	cmp	r3, #9
 8004320:	d869      	bhi.n	80043f6 <_dtoa_r+0x2ae>
 8004322:	2b05      	cmp	r3, #5
 8004324:	bfc4      	itt	gt
 8004326:	3b04      	subgt	r3, #4
 8004328:	9305      	strgt	r3, [sp, #20]
 800432a:	9b05      	ldr	r3, [sp, #20]
 800432c:	f1a3 0302 	sub.w	r3, r3, #2
 8004330:	bfcc      	ite	gt
 8004332:	2500      	movgt	r5, #0
 8004334:	2501      	movle	r5, #1
 8004336:	2b03      	cmp	r3, #3
 8004338:	d869      	bhi.n	800440e <_dtoa_r+0x2c6>
 800433a:	e8df f003 	tbb	[pc, r3]
 800433e:	4e2c      	.short	0x4e2c
 8004340:	5a4c      	.short	0x5a4c
 8004342:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8004346:	441d      	add	r5, r3
 8004348:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800434c:	2b20      	cmp	r3, #32
 800434e:	bfc1      	itttt	gt
 8004350:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8004354:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8004358:	fa09 f303 	lslgt.w	r3, r9, r3
 800435c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8004360:	bfda      	itte	le
 8004362:	f1c3 0320 	rsble	r3, r3, #32
 8004366:	fa06 f003 	lslle.w	r0, r6, r3
 800436a:	4318      	orrgt	r0, r3
 800436c:	f7fc f8ea 	bl	8000544 <__aeabi_ui2d>
 8004370:	2301      	movs	r3, #1
 8004372:	4606      	mov	r6, r0
 8004374:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8004378:	3d01      	subs	r5, #1
 800437a:	9310      	str	r3, [sp, #64]	; 0x40
 800437c:	e771      	b.n	8004262 <_dtoa_r+0x11a>
 800437e:	2301      	movs	r3, #1
 8004380:	e7b6      	b.n	80042f0 <_dtoa_r+0x1a8>
 8004382:	900e      	str	r0, [sp, #56]	; 0x38
 8004384:	e7b5      	b.n	80042f2 <_dtoa_r+0x1aa>
 8004386:	f1ca 0300 	rsb	r3, sl, #0
 800438a:	9306      	str	r3, [sp, #24]
 800438c:	2300      	movs	r3, #0
 800438e:	eba8 080a 	sub.w	r8, r8, sl
 8004392:	930d      	str	r3, [sp, #52]	; 0x34
 8004394:	e7c2      	b.n	800431c <_dtoa_r+0x1d4>
 8004396:	2300      	movs	r3, #0
 8004398:	9308      	str	r3, [sp, #32]
 800439a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800439c:	2b00      	cmp	r3, #0
 800439e:	dc39      	bgt.n	8004414 <_dtoa_r+0x2cc>
 80043a0:	f04f 0901 	mov.w	r9, #1
 80043a4:	f8cd 9004 	str.w	r9, [sp, #4]
 80043a8:	464b      	mov	r3, r9
 80043aa:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80043ae:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80043b0:	2200      	movs	r2, #0
 80043b2:	6042      	str	r2, [r0, #4]
 80043b4:	2204      	movs	r2, #4
 80043b6:	f102 0614 	add.w	r6, r2, #20
 80043ba:	429e      	cmp	r6, r3
 80043bc:	6841      	ldr	r1, [r0, #4]
 80043be:	d92f      	bls.n	8004420 <_dtoa_r+0x2d8>
 80043c0:	4620      	mov	r0, r4
 80043c2:	f000 fcc7 	bl	8004d54 <_Balloc>
 80043c6:	9000      	str	r0, [sp, #0]
 80043c8:	2800      	cmp	r0, #0
 80043ca:	d14b      	bne.n	8004464 <_dtoa_r+0x31c>
 80043cc:	4b24      	ldr	r3, [pc, #144]	; (8004460 <_dtoa_r+0x318>)
 80043ce:	4602      	mov	r2, r0
 80043d0:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80043d4:	e6d1      	b.n	800417a <_dtoa_r+0x32>
 80043d6:	2301      	movs	r3, #1
 80043d8:	e7de      	b.n	8004398 <_dtoa_r+0x250>
 80043da:	2300      	movs	r3, #0
 80043dc:	9308      	str	r3, [sp, #32]
 80043de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80043e0:	eb0a 0903 	add.w	r9, sl, r3
 80043e4:	f109 0301 	add.w	r3, r9, #1
 80043e8:	2b01      	cmp	r3, #1
 80043ea:	9301      	str	r3, [sp, #4]
 80043ec:	bfb8      	it	lt
 80043ee:	2301      	movlt	r3, #1
 80043f0:	e7dd      	b.n	80043ae <_dtoa_r+0x266>
 80043f2:	2301      	movs	r3, #1
 80043f4:	e7f2      	b.n	80043dc <_dtoa_r+0x294>
 80043f6:	2501      	movs	r5, #1
 80043f8:	2300      	movs	r3, #0
 80043fa:	9305      	str	r3, [sp, #20]
 80043fc:	9508      	str	r5, [sp, #32]
 80043fe:	f04f 39ff 	mov.w	r9, #4294967295
 8004402:	2200      	movs	r2, #0
 8004404:	f8cd 9004 	str.w	r9, [sp, #4]
 8004408:	2312      	movs	r3, #18
 800440a:	9209      	str	r2, [sp, #36]	; 0x24
 800440c:	e7cf      	b.n	80043ae <_dtoa_r+0x266>
 800440e:	2301      	movs	r3, #1
 8004410:	9308      	str	r3, [sp, #32]
 8004412:	e7f4      	b.n	80043fe <_dtoa_r+0x2b6>
 8004414:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8004418:	f8cd 9004 	str.w	r9, [sp, #4]
 800441c:	464b      	mov	r3, r9
 800441e:	e7c6      	b.n	80043ae <_dtoa_r+0x266>
 8004420:	3101      	adds	r1, #1
 8004422:	6041      	str	r1, [r0, #4]
 8004424:	0052      	lsls	r2, r2, #1
 8004426:	e7c6      	b.n	80043b6 <_dtoa_r+0x26e>
 8004428:	636f4361 	.word	0x636f4361
 800442c:	3fd287a7 	.word	0x3fd287a7
 8004430:	8b60c8b3 	.word	0x8b60c8b3
 8004434:	3fc68a28 	.word	0x3fc68a28
 8004438:	509f79fb 	.word	0x509f79fb
 800443c:	3fd34413 	.word	0x3fd34413
 8004440:	08006679 	.word	0x08006679
 8004444:	08006690 	.word	0x08006690
 8004448:	7ff00000 	.word	0x7ff00000
 800444c:	08006675 	.word	0x08006675
 8004450:	0800666c 	.word	0x0800666c
 8004454:	08006649 	.word	0x08006649
 8004458:	3ff80000 	.word	0x3ff80000
 800445c:	08006788 	.word	0x08006788
 8004460:	080066ef 	.word	0x080066ef
 8004464:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004466:	9a00      	ldr	r2, [sp, #0]
 8004468:	601a      	str	r2, [r3, #0]
 800446a:	9b01      	ldr	r3, [sp, #4]
 800446c:	2b0e      	cmp	r3, #14
 800446e:	f200 80ad 	bhi.w	80045cc <_dtoa_r+0x484>
 8004472:	2d00      	cmp	r5, #0
 8004474:	f000 80aa 	beq.w	80045cc <_dtoa_r+0x484>
 8004478:	f1ba 0f00 	cmp.w	sl, #0
 800447c:	dd36      	ble.n	80044ec <_dtoa_r+0x3a4>
 800447e:	4ac3      	ldr	r2, [pc, #780]	; (800478c <_dtoa_r+0x644>)
 8004480:	f00a 030f 	and.w	r3, sl, #15
 8004484:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004488:	ed93 7b00 	vldr	d7, [r3]
 800448c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8004490:	ea4f 172a 	mov.w	r7, sl, asr #4
 8004494:	eeb0 8a47 	vmov.f32	s16, s14
 8004498:	eef0 8a67 	vmov.f32	s17, s15
 800449c:	d016      	beq.n	80044cc <_dtoa_r+0x384>
 800449e:	4bbc      	ldr	r3, [pc, #752]	; (8004790 <_dtoa_r+0x648>)
 80044a0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80044a4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80044a8:	f7fc f9f0 	bl	800088c <__aeabi_ddiv>
 80044ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80044b0:	f007 070f 	and.w	r7, r7, #15
 80044b4:	2503      	movs	r5, #3
 80044b6:	4eb6      	ldr	r6, [pc, #728]	; (8004790 <_dtoa_r+0x648>)
 80044b8:	b957      	cbnz	r7, 80044d0 <_dtoa_r+0x388>
 80044ba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80044be:	ec53 2b18 	vmov	r2, r3, d8
 80044c2:	f7fc f9e3 	bl	800088c <__aeabi_ddiv>
 80044c6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80044ca:	e029      	b.n	8004520 <_dtoa_r+0x3d8>
 80044cc:	2502      	movs	r5, #2
 80044ce:	e7f2      	b.n	80044b6 <_dtoa_r+0x36e>
 80044d0:	07f9      	lsls	r1, r7, #31
 80044d2:	d508      	bpl.n	80044e6 <_dtoa_r+0x39e>
 80044d4:	ec51 0b18 	vmov	r0, r1, d8
 80044d8:	e9d6 2300 	ldrd	r2, r3, [r6]
 80044dc:	f7fc f8ac 	bl	8000638 <__aeabi_dmul>
 80044e0:	ec41 0b18 	vmov	d8, r0, r1
 80044e4:	3501      	adds	r5, #1
 80044e6:	107f      	asrs	r7, r7, #1
 80044e8:	3608      	adds	r6, #8
 80044ea:	e7e5      	b.n	80044b8 <_dtoa_r+0x370>
 80044ec:	f000 80a6 	beq.w	800463c <_dtoa_r+0x4f4>
 80044f0:	f1ca 0600 	rsb	r6, sl, #0
 80044f4:	4ba5      	ldr	r3, [pc, #660]	; (800478c <_dtoa_r+0x644>)
 80044f6:	4fa6      	ldr	r7, [pc, #664]	; (8004790 <_dtoa_r+0x648>)
 80044f8:	f006 020f 	and.w	r2, r6, #15
 80044fc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004500:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004504:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004508:	f7fc f896 	bl	8000638 <__aeabi_dmul>
 800450c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004510:	1136      	asrs	r6, r6, #4
 8004512:	2300      	movs	r3, #0
 8004514:	2502      	movs	r5, #2
 8004516:	2e00      	cmp	r6, #0
 8004518:	f040 8085 	bne.w	8004626 <_dtoa_r+0x4de>
 800451c:	2b00      	cmp	r3, #0
 800451e:	d1d2      	bne.n	80044c6 <_dtoa_r+0x37e>
 8004520:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004522:	2b00      	cmp	r3, #0
 8004524:	f000 808c 	beq.w	8004640 <_dtoa_r+0x4f8>
 8004528:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800452c:	4b99      	ldr	r3, [pc, #612]	; (8004794 <_dtoa_r+0x64c>)
 800452e:	2200      	movs	r2, #0
 8004530:	4630      	mov	r0, r6
 8004532:	4639      	mov	r1, r7
 8004534:	f7fc faf2 	bl	8000b1c <__aeabi_dcmplt>
 8004538:	2800      	cmp	r0, #0
 800453a:	f000 8081 	beq.w	8004640 <_dtoa_r+0x4f8>
 800453e:	9b01      	ldr	r3, [sp, #4]
 8004540:	2b00      	cmp	r3, #0
 8004542:	d07d      	beq.n	8004640 <_dtoa_r+0x4f8>
 8004544:	f1b9 0f00 	cmp.w	r9, #0
 8004548:	dd3c      	ble.n	80045c4 <_dtoa_r+0x47c>
 800454a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800454e:	9307      	str	r3, [sp, #28]
 8004550:	2200      	movs	r2, #0
 8004552:	4b91      	ldr	r3, [pc, #580]	; (8004798 <_dtoa_r+0x650>)
 8004554:	4630      	mov	r0, r6
 8004556:	4639      	mov	r1, r7
 8004558:	f7fc f86e 	bl	8000638 <__aeabi_dmul>
 800455c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004560:	3501      	adds	r5, #1
 8004562:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8004566:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800456a:	4628      	mov	r0, r5
 800456c:	f7fb fffa 	bl	8000564 <__aeabi_i2d>
 8004570:	4632      	mov	r2, r6
 8004572:	463b      	mov	r3, r7
 8004574:	f7fc f860 	bl	8000638 <__aeabi_dmul>
 8004578:	4b88      	ldr	r3, [pc, #544]	; (800479c <_dtoa_r+0x654>)
 800457a:	2200      	movs	r2, #0
 800457c:	f7fb fea6 	bl	80002cc <__adddf3>
 8004580:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8004584:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004588:	9303      	str	r3, [sp, #12]
 800458a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800458c:	2b00      	cmp	r3, #0
 800458e:	d15c      	bne.n	800464a <_dtoa_r+0x502>
 8004590:	4b83      	ldr	r3, [pc, #524]	; (80047a0 <_dtoa_r+0x658>)
 8004592:	2200      	movs	r2, #0
 8004594:	4630      	mov	r0, r6
 8004596:	4639      	mov	r1, r7
 8004598:	f7fb fe96 	bl	80002c8 <__aeabi_dsub>
 800459c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80045a0:	4606      	mov	r6, r0
 80045a2:	460f      	mov	r7, r1
 80045a4:	f7fc fad8 	bl	8000b58 <__aeabi_dcmpgt>
 80045a8:	2800      	cmp	r0, #0
 80045aa:	f040 8296 	bne.w	8004ada <_dtoa_r+0x992>
 80045ae:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80045b2:	4630      	mov	r0, r6
 80045b4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80045b8:	4639      	mov	r1, r7
 80045ba:	f7fc faaf 	bl	8000b1c <__aeabi_dcmplt>
 80045be:	2800      	cmp	r0, #0
 80045c0:	f040 8288 	bne.w	8004ad4 <_dtoa_r+0x98c>
 80045c4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80045c8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80045cc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	f2c0 8158 	blt.w	8004884 <_dtoa_r+0x73c>
 80045d4:	f1ba 0f0e 	cmp.w	sl, #14
 80045d8:	f300 8154 	bgt.w	8004884 <_dtoa_r+0x73c>
 80045dc:	4b6b      	ldr	r3, [pc, #428]	; (800478c <_dtoa_r+0x644>)
 80045de:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80045e2:	e9d3 8900 	ldrd	r8, r9, [r3]
 80045e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	f280 80e3 	bge.w	80047b4 <_dtoa_r+0x66c>
 80045ee:	9b01      	ldr	r3, [sp, #4]
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	f300 80df 	bgt.w	80047b4 <_dtoa_r+0x66c>
 80045f6:	f040 826d 	bne.w	8004ad4 <_dtoa_r+0x98c>
 80045fa:	4b69      	ldr	r3, [pc, #420]	; (80047a0 <_dtoa_r+0x658>)
 80045fc:	2200      	movs	r2, #0
 80045fe:	4640      	mov	r0, r8
 8004600:	4649      	mov	r1, r9
 8004602:	f7fc f819 	bl	8000638 <__aeabi_dmul>
 8004606:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800460a:	f7fc fa9b 	bl	8000b44 <__aeabi_dcmpge>
 800460e:	9e01      	ldr	r6, [sp, #4]
 8004610:	4637      	mov	r7, r6
 8004612:	2800      	cmp	r0, #0
 8004614:	f040 8243 	bne.w	8004a9e <_dtoa_r+0x956>
 8004618:	9d00      	ldr	r5, [sp, #0]
 800461a:	2331      	movs	r3, #49	; 0x31
 800461c:	f805 3b01 	strb.w	r3, [r5], #1
 8004620:	f10a 0a01 	add.w	sl, sl, #1
 8004624:	e23f      	b.n	8004aa6 <_dtoa_r+0x95e>
 8004626:	07f2      	lsls	r2, r6, #31
 8004628:	d505      	bpl.n	8004636 <_dtoa_r+0x4ee>
 800462a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800462e:	f7fc f803 	bl	8000638 <__aeabi_dmul>
 8004632:	3501      	adds	r5, #1
 8004634:	2301      	movs	r3, #1
 8004636:	1076      	asrs	r6, r6, #1
 8004638:	3708      	adds	r7, #8
 800463a:	e76c      	b.n	8004516 <_dtoa_r+0x3ce>
 800463c:	2502      	movs	r5, #2
 800463e:	e76f      	b.n	8004520 <_dtoa_r+0x3d8>
 8004640:	9b01      	ldr	r3, [sp, #4]
 8004642:	f8cd a01c 	str.w	sl, [sp, #28]
 8004646:	930c      	str	r3, [sp, #48]	; 0x30
 8004648:	e78d      	b.n	8004566 <_dtoa_r+0x41e>
 800464a:	9900      	ldr	r1, [sp, #0]
 800464c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800464e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004650:	4b4e      	ldr	r3, [pc, #312]	; (800478c <_dtoa_r+0x644>)
 8004652:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004656:	4401      	add	r1, r0
 8004658:	9102      	str	r1, [sp, #8]
 800465a:	9908      	ldr	r1, [sp, #32]
 800465c:	eeb0 8a47 	vmov.f32	s16, s14
 8004660:	eef0 8a67 	vmov.f32	s17, s15
 8004664:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004668:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800466c:	2900      	cmp	r1, #0
 800466e:	d045      	beq.n	80046fc <_dtoa_r+0x5b4>
 8004670:	494c      	ldr	r1, [pc, #304]	; (80047a4 <_dtoa_r+0x65c>)
 8004672:	2000      	movs	r0, #0
 8004674:	f7fc f90a 	bl	800088c <__aeabi_ddiv>
 8004678:	ec53 2b18 	vmov	r2, r3, d8
 800467c:	f7fb fe24 	bl	80002c8 <__aeabi_dsub>
 8004680:	9d00      	ldr	r5, [sp, #0]
 8004682:	ec41 0b18 	vmov	d8, r0, r1
 8004686:	4639      	mov	r1, r7
 8004688:	4630      	mov	r0, r6
 800468a:	f7fc fa85 	bl	8000b98 <__aeabi_d2iz>
 800468e:	900c      	str	r0, [sp, #48]	; 0x30
 8004690:	f7fb ff68 	bl	8000564 <__aeabi_i2d>
 8004694:	4602      	mov	r2, r0
 8004696:	460b      	mov	r3, r1
 8004698:	4630      	mov	r0, r6
 800469a:	4639      	mov	r1, r7
 800469c:	f7fb fe14 	bl	80002c8 <__aeabi_dsub>
 80046a0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80046a2:	3330      	adds	r3, #48	; 0x30
 80046a4:	f805 3b01 	strb.w	r3, [r5], #1
 80046a8:	ec53 2b18 	vmov	r2, r3, d8
 80046ac:	4606      	mov	r6, r0
 80046ae:	460f      	mov	r7, r1
 80046b0:	f7fc fa34 	bl	8000b1c <__aeabi_dcmplt>
 80046b4:	2800      	cmp	r0, #0
 80046b6:	d165      	bne.n	8004784 <_dtoa_r+0x63c>
 80046b8:	4632      	mov	r2, r6
 80046ba:	463b      	mov	r3, r7
 80046bc:	4935      	ldr	r1, [pc, #212]	; (8004794 <_dtoa_r+0x64c>)
 80046be:	2000      	movs	r0, #0
 80046c0:	f7fb fe02 	bl	80002c8 <__aeabi_dsub>
 80046c4:	ec53 2b18 	vmov	r2, r3, d8
 80046c8:	f7fc fa28 	bl	8000b1c <__aeabi_dcmplt>
 80046cc:	2800      	cmp	r0, #0
 80046ce:	f040 80b9 	bne.w	8004844 <_dtoa_r+0x6fc>
 80046d2:	9b02      	ldr	r3, [sp, #8]
 80046d4:	429d      	cmp	r5, r3
 80046d6:	f43f af75 	beq.w	80045c4 <_dtoa_r+0x47c>
 80046da:	4b2f      	ldr	r3, [pc, #188]	; (8004798 <_dtoa_r+0x650>)
 80046dc:	ec51 0b18 	vmov	r0, r1, d8
 80046e0:	2200      	movs	r2, #0
 80046e2:	f7fb ffa9 	bl	8000638 <__aeabi_dmul>
 80046e6:	4b2c      	ldr	r3, [pc, #176]	; (8004798 <_dtoa_r+0x650>)
 80046e8:	ec41 0b18 	vmov	d8, r0, r1
 80046ec:	2200      	movs	r2, #0
 80046ee:	4630      	mov	r0, r6
 80046f0:	4639      	mov	r1, r7
 80046f2:	f7fb ffa1 	bl	8000638 <__aeabi_dmul>
 80046f6:	4606      	mov	r6, r0
 80046f8:	460f      	mov	r7, r1
 80046fa:	e7c4      	b.n	8004686 <_dtoa_r+0x53e>
 80046fc:	ec51 0b17 	vmov	r0, r1, d7
 8004700:	f7fb ff9a 	bl	8000638 <__aeabi_dmul>
 8004704:	9b02      	ldr	r3, [sp, #8]
 8004706:	9d00      	ldr	r5, [sp, #0]
 8004708:	930c      	str	r3, [sp, #48]	; 0x30
 800470a:	ec41 0b18 	vmov	d8, r0, r1
 800470e:	4639      	mov	r1, r7
 8004710:	4630      	mov	r0, r6
 8004712:	f7fc fa41 	bl	8000b98 <__aeabi_d2iz>
 8004716:	9011      	str	r0, [sp, #68]	; 0x44
 8004718:	f7fb ff24 	bl	8000564 <__aeabi_i2d>
 800471c:	4602      	mov	r2, r0
 800471e:	460b      	mov	r3, r1
 8004720:	4630      	mov	r0, r6
 8004722:	4639      	mov	r1, r7
 8004724:	f7fb fdd0 	bl	80002c8 <__aeabi_dsub>
 8004728:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800472a:	3330      	adds	r3, #48	; 0x30
 800472c:	f805 3b01 	strb.w	r3, [r5], #1
 8004730:	9b02      	ldr	r3, [sp, #8]
 8004732:	429d      	cmp	r5, r3
 8004734:	4606      	mov	r6, r0
 8004736:	460f      	mov	r7, r1
 8004738:	f04f 0200 	mov.w	r2, #0
 800473c:	d134      	bne.n	80047a8 <_dtoa_r+0x660>
 800473e:	4b19      	ldr	r3, [pc, #100]	; (80047a4 <_dtoa_r+0x65c>)
 8004740:	ec51 0b18 	vmov	r0, r1, d8
 8004744:	f7fb fdc2 	bl	80002cc <__adddf3>
 8004748:	4602      	mov	r2, r0
 800474a:	460b      	mov	r3, r1
 800474c:	4630      	mov	r0, r6
 800474e:	4639      	mov	r1, r7
 8004750:	f7fc fa02 	bl	8000b58 <__aeabi_dcmpgt>
 8004754:	2800      	cmp	r0, #0
 8004756:	d175      	bne.n	8004844 <_dtoa_r+0x6fc>
 8004758:	ec53 2b18 	vmov	r2, r3, d8
 800475c:	4911      	ldr	r1, [pc, #68]	; (80047a4 <_dtoa_r+0x65c>)
 800475e:	2000      	movs	r0, #0
 8004760:	f7fb fdb2 	bl	80002c8 <__aeabi_dsub>
 8004764:	4602      	mov	r2, r0
 8004766:	460b      	mov	r3, r1
 8004768:	4630      	mov	r0, r6
 800476a:	4639      	mov	r1, r7
 800476c:	f7fc f9d6 	bl	8000b1c <__aeabi_dcmplt>
 8004770:	2800      	cmp	r0, #0
 8004772:	f43f af27 	beq.w	80045c4 <_dtoa_r+0x47c>
 8004776:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004778:	1e6b      	subs	r3, r5, #1
 800477a:	930c      	str	r3, [sp, #48]	; 0x30
 800477c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004780:	2b30      	cmp	r3, #48	; 0x30
 8004782:	d0f8      	beq.n	8004776 <_dtoa_r+0x62e>
 8004784:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8004788:	e04a      	b.n	8004820 <_dtoa_r+0x6d8>
 800478a:	bf00      	nop
 800478c:	08006788 	.word	0x08006788
 8004790:	08006760 	.word	0x08006760
 8004794:	3ff00000 	.word	0x3ff00000
 8004798:	40240000 	.word	0x40240000
 800479c:	401c0000 	.word	0x401c0000
 80047a0:	40140000 	.word	0x40140000
 80047a4:	3fe00000 	.word	0x3fe00000
 80047a8:	4baf      	ldr	r3, [pc, #700]	; (8004a68 <_dtoa_r+0x920>)
 80047aa:	f7fb ff45 	bl	8000638 <__aeabi_dmul>
 80047ae:	4606      	mov	r6, r0
 80047b0:	460f      	mov	r7, r1
 80047b2:	e7ac      	b.n	800470e <_dtoa_r+0x5c6>
 80047b4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80047b8:	9d00      	ldr	r5, [sp, #0]
 80047ba:	4642      	mov	r2, r8
 80047bc:	464b      	mov	r3, r9
 80047be:	4630      	mov	r0, r6
 80047c0:	4639      	mov	r1, r7
 80047c2:	f7fc f863 	bl	800088c <__aeabi_ddiv>
 80047c6:	f7fc f9e7 	bl	8000b98 <__aeabi_d2iz>
 80047ca:	9002      	str	r0, [sp, #8]
 80047cc:	f7fb feca 	bl	8000564 <__aeabi_i2d>
 80047d0:	4642      	mov	r2, r8
 80047d2:	464b      	mov	r3, r9
 80047d4:	f7fb ff30 	bl	8000638 <__aeabi_dmul>
 80047d8:	4602      	mov	r2, r0
 80047da:	460b      	mov	r3, r1
 80047dc:	4630      	mov	r0, r6
 80047de:	4639      	mov	r1, r7
 80047e0:	f7fb fd72 	bl	80002c8 <__aeabi_dsub>
 80047e4:	9e02      	ldr	r6, [sp, #8]
 80047e6:	9f01      	ldr	r7, [sp, #4]
 80047e8:	3630      	adds	r6, #48	; 0x30
 80047ea:	f805 6b01 	strb.w	r6, [r5], #1
 80047ee:	9e00      	ldr	r6, [sp, #0]
 80047f0:	1bae      	subs	r6, r5, r6
 80047f2:	42b7      	cmp	r7, r6
 80047f4:	4602      	mov	r2, r0
 80047f6:	460b      	mov	r3, r1
 80047f8:	d137      	bne.n	800486a <_dtoa_r+0x722>
 80047fa:	f7fb fd67 	bl	80002cc <__adddf3>
 80047fe:	4642      	mov	r2, r8
 8004800:	464b      	mov	r3, r9
 8004802:	4606      	mov	r6, r0
 8004804:	460f      	mov	r7, r1
 8004806:	f7fc f9a7 	bl	8000b58 <__aeabi_dcmpgt>
 800480a:	b9c8      	cbnz	r0, 8004840 <_dtoa_r+0x6f8>
 800480c:	4642      	mov	r2, r8
 800480e:	464b      	mov	r3, r9
 8004810:	4630      	mov	r0, r6
 8004812:	4639      	mov	r1, r7
 8004814:	f7fc f978 	bl	8000b08 <__aeabi_dcmpeq>
 8004818:	b110      	cbz	r0, 8004820 <_dtoa_r+0x6d8>
 800481a:	9b02      	ldr	r3, [sp, #8]
 800481c:	07d9      	lsls	r1, r3, #31
 800481e:	d40f      	bmi.n	8004840 <_dtoa_r+0x6f8>
 8004820:	4620      	mov	r0, r4
 8004822:	4659      	mov	r1, fp
 8004824:	f000 fad6 	bl	8004dd4 <_Bfree>
 8004828:	2300      	movs	r3, #0
 800482a:	702b      	strb	r3, [r5, #0]
 800482c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800482e:	f10a 0001 	add.w	r0, sl, #1
 8004832:	6018      	str	r0, [r3, #0]
 8004834:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004836:	2b00      	cmp	r3, #0
 8004838:	f43f acd8 	beq.w	80041ec <_dtoa_r+0xa4>
 800483c:	601d      	str	r5, [r3, #0]
 800483e:	e4d5      	b.n	80041ec <_dtoa_r+0xa4>
 8004840:	f8cd a01c 	str.w	sl, [sp, #28]
 8004844:	462b      	mov	r3, r5
 8004846:	461d      	mov	r5, r3
 8004848:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800484c:	2a39      	cmp	r2, #57	; 0x39
 800484e:	d108      	bne.n	8004862 <_dtoa_r+0x71a>
 8004850:	9a00      	ldr	r2, [sp, #0]
 8004852:	429a      	cmp	r2, r3
 8004854:	d1f7      	bne.n	8004846 <_dtoa_r+0x6fe>
 8004856:	9a07      	ldr	r2, [sp, #28]
 8004858:	9900      	ldr	r1, [sp, #0]
 800485a:	3201      	adds	r2, #1
 800485c:	9207      	str	r2, [sp, #28]
 800485e:	2230      	movs	r2, #48	; 0x30
 8004860:	700a      	strb	r2, [r1, #0]
 8004862:	781a      	ldrb	r2, [r3, #0]
 8004864:	3201      	adds	r2, #1
 8004866:	701a      	strb	r2, [r3, #0]
 8004868:	e78c      	b.n	8004784 <_dtoa_r+0x63c>
 800486a:	4b7f      	ldr	r3, [pc, #508]	; (8004a68 <_dtoa_r+0x920>)
 800486c:	2200      	movs	r2, #0
 800486e:	f7fb fee3 	bl	8000638 <__aeabi_dmul>
 8004872:	2200      	movs	r2, #0
 8004874:	2300      	movs	r3, #0
 8004876:	4606      	mov	r6, r0
 8004878:	460f      	mov	r7, r1
 800487a:	f7fc f945 	bl	8000b08 <__aeabi_dcmpeq>
 800487e:	2800      	cmp	r0, #0
 8004880:	d09b      	beq.n	80047ba <_dtoa_r+0x672>
 8004882:	e7cd      	b.n	8004820 <_dtoa_r+0x6d8>
 8004884:	9a08      	ldr	r2, [sp, #32]
 8004886:	2a00      	cmp	r2, #0
 8004888:	f000 80c4 	beq.w	8004a14 <_dtoa_r+0x8cc>
 800488c:	9a05      	ldr	r2, [sp, #20]
 800488e:	2a01      	cmp	r2, #1
 8004890:	f300 80a8 	bgt.w	80049e4 <_dtoa_r+0x89c>
 8004894:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004896:	2a00      	cmp	r2, #0
 8004898:	f000 80a0 	beq.w	80049dc <_dtoa_r+0x894>
 800489c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80048a0:	9e06      	ldr	r6, [sp, #24]
 80048a2:	4645      	mov	r5, r8
 80048a4:	9a04      	ldr	r2, [sp, #16]
 80048a6:	2101      	movs	r1, #1
 80048a8:	441a      	add	r2, r3
 80048aa:	4620      	mov	r0, r4
 80048ac:	4498      	add	r8, r3
 80048ae:	9204      	str	r2, [sp, #16]
 80048b0:	f000 fb4c 	bl	8004f4c <__i2b>
 80048b4:	4607      	mov	r7, r0
 80048b6:	2d00      	cmp	r5, #0
 80048b8:	dd0b      	ble.n	80048d2 <_dtoa_r+0x78a>
 80048ba:	9b04      	ldr	r3, [sp, #16]
 80048bc:	2b00      	cmp	r3, #0
 80048be:	dd08      	ble.n	80048d2 <_dtoa_r+0x78a>
 80048c0:	42ab      	cmp	r3, r5
 80048c2:	9a04      	ldr	r2, [sp, #16]
 80048c4:	bfa8      	it	ge
 80048c6:	462b      	movge	r3, r5
 80048c8:	eba8 0803 	sub.w	r8, r8, r3
 80048cc:	1aed      	subs	r5, r5, r3
 80048ce:	1ad3      	subs	r3, r2, r3
 80048d0:	9304      	str	r3, [sp, #16]
 80048d2:	9b06      	ldr	r3, [sp, #24]
 80048d4:	b1fb      	cbz	r3, 8004916 <_dtoa_r+0x7ce>
 80048d6:	9b08      	ldr	r3, [sp, #32]
 80048d8:	2b00      	cmp	r3, #0
 80048da:	f000 809f 	beq.w	8004a1c <_dtoa_r+0x8d4>
 80048de:	2e00      	cmp	r6, #0
 80048e0:	dd11      	ble.n	8004906 <_dtoa_r+0x7be>
 80048e2:	4639      	mov	r1, r7
 80048e4:	4632      	mov	r2, r6
 80048e6:	4620      	mov	r0, r4
 80048e8:	f000 fbec 	bl	80050c4 <__pow5mult>
 80048ec:	465a      	mov	r2, fp
 80048ee:	4601      	mov	r1, r0
 80048f0:	4607      	mov	r7, r0
 80048f2:	4620      	mov	r0, r4
 80048f4:	f000 fb40 	bl	8004f78 <__multiply>
 80048f8:	4659      	mov	r1, fp
 80048fa:	9007      	str	r0, [sp, #28]
 80048fc:	4620      	mov	r0, r4
 80048fe:	f000 fa69 	bl	8004dd4 <_Bfree>
 8004902:	9b07      	ldr	r3, [sp, #28]
 8004904:	469b      	mov	fp, r3
 8004906:	9b06      	ldr	r3, [sp, #24]
 8004908:	1b9a      	subs	r2, r3, r6
 800490a:	d004      	beq.n	8004916 <_dtoa_r+0x7ce>
 800490c:	4659      	mov	r1, fp
 800490e:	4620      	mov	r0, r4
 8004910:	f000 fbd8 	bl	80050c4 <__pow5mult>
 8004914:	4683      	mov	fp, r0
 8004916:	2101      	movs	r1, #1
 8004918:	4620      	mov	r0, r4
 800491a:	f000 fb17 	bl	8004f4c <__i2b>
 800491e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004920:	2b00      	cmp	r3, #0
 8004922:	4606      	mov	r6, r0
 8004924:	dd7c      	ble.n	8004a20 <_dtoa_r+0x8d8>
 8004926:	461a      	mov	r2, r3
 8004928:	4601      	mov	r1, r0
 800492a:	4620      	mov	r0, r4
 800492c:	f000 fbca 	bl	80050c4 <__pow5mult>
 8004930:	9b05      	ldr	r3, [sp, #20]
 8004932:	2b01      	cmp	r3, #1
 8004934:	4606      	mov	r6, r0
 8004936:	dd76      	ble.n	8004a26 <_dtoa_r+0x8de>
 8004938:	2300      	movs	r3, #0
 800493a:	9306      	str	r3, [sp, #24]
 800493c:	6933      	ldr	r3, [r6, #16]
 800493e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8004942:	6918      	ldr	r0, [r3, #16]
 8004944:	f000 fab2 	bl	8004eac <__hi0bits>
 8004948:	f1c0 0020 	rsb	r0, r0, #32
 800494c:	9b04      	ldr	r3, [sp, #16]
 800494e:	4418      	add	r0, r3
 8004950:	f010 001f 	ands.w	r0, r0, #31
 8004954:	f000 8086 	beq.w	8004a64 <_dtoa_r+0x91c>
 8004958:	f1c0 0320 	rsb	r3, r0, #32
 800495c:	2b04      	cmp	r3, #4
 800495e:	dd7f      	ble.n	8004a60 <_dtoa_r+0x918>
 8004960:	f1c0 001c 	rsb	r0, r0, #28
 8004964:	9b04      	ldr	r3, [sp, #16]
 8004966:	4403      	add	r3, r0
 8004968:	4480      	add	r8, r0
 800496a:	4405      	add	r5, r0
 800496c:	9304      	str	r3, [sp, #16]
 800496e:	f1b8 0f00 	cmp.w	r8, #0
 8004972:	dd05      	ble.n	8004980 <_dtoa_r+0x838>
 8004974:	4659      	mov	r1, fp
 8004976:	4642      	mov	r2, r8
 8004978:	4620      	mov	r0, r4
 800497a:	f000 fbfd 	bl	8005178 <__lshift>
 800497e:	4683      	mov	fp, r0
 8004980:	9b04      	ldr	r3, [sp, #16]
 8004982:	2b00      	cmp	r3, #0
 8004984:	dd05      	ble.n	8004992 <_dtoa_r+0x84a>
 8004986:	4631      	mov	r1, r6
 8004988:	461a      	mov	r2, r3
 800498a:	4620      	mov	r0, r4
 800498c:	f000 fbf4 	bl	8005178 <__lshift>
 8004990:	4606      	mov	r6, r0
 8004992:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004994:	2b00      	cmp	r3, #0
 8004996:	d069      	beq.n	8004a6c <_dtoa_r+0x924>
 8004998:	4631      	mov	r1, r6
 800499a:	4658      	mov	r0, fp
 800499c:	f000 fc58 	bl	8005250 <__mcmp>
 80049a0:	2800      	cmp	r0, #0
 80049a2:	da63      	bge.n	8004a6c <_dtoa_r+0x924>
 80049a4:	2300      	movs	r3, #0
 80049a6:	4659      	mov	r1, fp
 80049a8:	220a      	movs	r2, #10
 80049aa:	4620      	mov	r0, r4
 80049ac:	f000 fa34 	bl	8004e18 <__multadd>
 80049b0:	9b08      	ldr	r3, [sp, #32]
 80049b2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80049b6:	4683      	mov	fp, r0
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	f000 818f 	beq.w	8004cdc <_dtoa_r+0xb94>
 80049be:	4639      	mov	r1, r7
 80049c0:	2300      	movs	r3, #0
 80049c2:	220a      	movs	r2, #10
 80049c4:	4620      	mov	r0, r4
 80049c6:	f000 fa27 	bl	8004e18 <__multadd>
 80049ca:	f1b9 0f00 	cmp.w	r9, #0
 80049ce:	4607      	mov	r7, r0
 80049d0:	f300 808e 	bgt.w	8004af0 <_dtoa_r+0x9a8>
 80049d4:	9b05      	ldr	r3, [sp, #20]
 80049d6:	2b02      	cmp	r3, #2
 80049d8:	dc50      	bgt.n	8004a7c <_dtoa_r+0x934>
 80049da:	e089      	b.n	8004af0 <_dtoa_r+0x9a8>
 80049dc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80049de:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80049e2:	e75d      	b.n	80048a0 <_dtoa_r+0x758>
 80049e4:	9b01      	ldr	r3, [sp, #4]
 80049e6:	1e5e      	subs	r6, r3, #1
 80049e8:	9b06      	ldr	r3, [sp, #24]
 80049ea:	42b3      	cmp	r3, r6
 80049ec:	bfbf      	itttt	lt
 80049ee:	9b06      	ldrlt	r3, [sp, #24]
 80049f0:	9606      	strlt	r6, [sp, #24]
 80049f2:	1af2      	sublt	r2, r6, r3
 80049f4:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 80049f6:	bfb6      	itet	lt
 80049f8:	189b      	addlt	r3, r3, r2
 80049fa:	1b9e      	subge	r6, r3, r6
 80049fc:	930d      	strlt	r3, [sp, #52]	; 0x34
 80049fe:	9b01      	ldr	r3, [sp, #4]
 8004a00:	bfb8      	it	lt
 8004a02:	2600      	movlt	r6, #0
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	bfb5      	itete	lt
 8004a08:	eba8 0503 	sublt.w	r5, r8, r3
 8004a0c:	9b01      	ldrge	r3, [sp, #4]
 8004a0e:	2300      	movlt	r3, #0
 8004a10:	4645      	movge	r5, r8
 8004a12:	e747      	b.n	80048a4 <_dtoa_r+0x75c>
 8004a14:	9e06      	ldr	r6, [sp, #24]
 8004a16:	9f08      	ldr	r7, [sp, #32]
 8004a18:	4645      	mov	r5, r8
 8004a1a:	e74c      	b.n	80048b6 <_dtoa_r+0x76e>
 8004a1c:	9a06      	ldr	r2, [sp, #24]
 8004a1e:	e775      	b.n	800490c <_dtoa_r+0x7c4>
 8004a20:	9b05      	ldr	r3, [sp, #20]
 8004a22:	2b01      	cmp	r3, #1
 8004a24:	dc18      	bgt.n	8004a58 <_dtoa_r+0x910>
 8004a26:	9b02      	ldr	r3, [sp, #8]
 8004a28:	b9b3      	cbnz	r3, 8004a58 <_dtoa_r+0x910>
 8004a2a:	9b03      	ldr	r3, [sp, #12]
 8004a2c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004a30:	b9a3      	cbnz	r3, 8004a5c <_dtoa_r+0x914>
 8004a32:	9b03      	ldr	r3, [sp, #12]
 8004a34:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004a38:	0d1b      	lsrs	r3, r3, #20
 8004a3a:	051b      	lsls	r3, r3, #20
 8004a3c:	b12b      	cbz	r3, 8004a4a <_dtoa_r+0x902>
 8004a3e:	9b04      	ldr	r3, [sp, #16]
 8004a40:	3301      	adds	r3, #1
 8004a42:	9304      	str	r3, [sp, #16]
 8004a44:	f108 0801 	add.w	r8, r8, #1
 8004a48:	2301      	movs	r3, #1
 8004a4a:	9306      	str	r3, [sp, #24]
 8004a4c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	f47f af74 	bne.w	800493c <_dtoa_r+0x7f4>
 8004a54:	2001      	movs	r0, #1
 8004a56:	e779      	b.n	800494c <_dtoa_r+0x804>
 8004a58:	2300      	movs	r3, #0
 8004a5a:	e7f6      	b.n	8004a4a <_dtoa_r+0x902>
 8004a5c:	9b02      	ldr	r3, [sp, #8]
 8004a5e:	e7f4      	b.n	8004a4a <_dtoa_r+0x902>
 8004a60:	d085      	beq.n	800496e <_dtoa_r+0x826>
 8004a62:	4618      	mov	r0, r3
 8004a64:	301c      	adds	r0, #28
 8004a66:	e77d      	b.n	8004964 <_dtoa_r+0x81c>
 8004a68:	40240000 	.word	0x40240000
 8004a6c:	9b01      	ldr	r3, [sp, #4]
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	dc38      	bgt.n	8004ae4 <_dtoa_r+0x99c>
 8004a72:	9b05      	ldr	r3, [sp, #20]
 8004a74:	2b02      	cmp	r3, #2
 8004a76:	dd35      	ble.n	8004ae4 <_dtoa_r+0x99c>
 8004a78:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8004a7c:	f1b9 0f00 	cmp.w	r9, #0
 8004a80:	d10d      	bne.n	8004a9e <_dtoa_r+0x956>
 8004a82:	4631      	mov	r1, r6
 8004a84:	464b      	mov	r3, r9
 8004a86:	2205      	movs	r2, #5
 8004a88:	4620      	mov	r0, r4
 8004a8a:	f000 f9c5 	bl	8004e18 <__multadd>
 8004a8e:	4601      	mov	r1, r0
 8004a90:	4606      	mov	r6, r0
 8004a92:	4658      	mov	r0, fp
 8004a94:	f000 fbdc 	bl	8005250 <__mcmp>
 8004a98:	2800      	cmp	r0, #0
 8004a9a:	f73f adbd 	bgt.w	8004618 <_dtoa_r+0x4d0>
 8004a9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004aa0:	9d00      	ldr	r5, [sp, #0]
 8004aa2:	ea6f 0a03 	mvn.w	sl, r3
 8004aa6:	f04f 0800 	mov.w	r8, #0
 8004aaa:	4631      	mov	r1, r6
 8004aac:	4620      	mov	r0, r4
 8004aae:	f000 f991 	bl	8004dd4 <_Bfree>
 8004ab2:	2f00      	cmp	r7, #0
 8004ab4:	f43f aeb4 	beq.w	8004820 <_dtoa_r+0x6d8>
 8004ab8:	f1b8 0f00 	cmp.w	r8, #0
 8004abc:	d005      	beq.n	8004aca <_dtoa_r+0x982>
 8004abe:	45b8      	cmp	r8, r7
 8004ac0:	d003      	beq.n	8004aca <_dtoa_r+0x982>
 8004ac2:	4641      	mov	r1, r8
 8004ac4:	4620      	mov	r0, r4
 8004ac6:	f000 f985 	bl	8004dd4 <_Bfree>
 8004aca:	4639      	mov	r1, r7
 8004acc:	4620      	mov	r0, r4
 8004ace:	f000 f981 	bl	8004dd4 <_Bfree>
 8004ad2:	e6a5      	b.n	8004820 <_dtoa_r+0x6d8>
 8004ad4:	2600      	movs	r6, #0
 8004ad6:	4637      	mov	r7, r6
 8004ad8:	e7e1      	b.n	8004a9e <_dtoa_r+0x956>
 8004ada:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8004adc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8004ae0:	4637      	mov	r7, r6
 8004ae2:	e599      	b.n	8004618 <_dtoa_r+0x4d0>
 8004ae4:	9b08      	ldr	r3, [sp, #32]
 8004ae6:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	f000 80fd 	beq.w	8004cea <_dtoa_r+0xba2>
 8004af0:	2d00      	cmp	r5, #0
 8004af2:	dd05      	ble.n	8004b00 <_dtoa_r+0x9b8>
 8004af4:	4639      	mov	r1, r7
 8004af6:	462a      	mov	r2, r5
 8004af8:	4620      	mov	r0, r4
 8004afa:	f000 fb3d 	bl	8005178 <__lshift>
 8004afe:	4607      	mov	r7, r0
 8004b00:	9b06      	ldr	r3, [sp, #24]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d05c      	beq.n	8004bc0 <_dtoa_r+0xa78>
 8004b06:	6879      	ldr	r1, [r7, #4]
 8004b08:	4620      	mov	r0, r4
 8004b0a:	f000 f923 	bl	8004d54 <_Balloc>
 8004b0e:	4605      	mov	r5, r0
 8004b10:	b928      	cbnz	r0, 8004b1e <_dtoa_r+0x9d6>
 8004b12:	4b80      	ldr	r3, [pc, #512]	; (8004d14 <_dtoa_r+0xbcc>)
 8004b14:	4602      	mov	r2, r0
 8004b16:	f240 21ea 	movw	r1, #746	; 0x2ea
 8004b1a:	f7ff bb2e 	b.w	800417a <_dtoa_r+0x32>
 8004b1e:	693a      	ldr	r2, [r7, #16]
 8004b20:	3202      	adds	r2, #2
 8004b22:	0092      	lsls	r2, r2, #2
 8004b24:	f107 010c 	add.w	r1, r7, #12
 8004b28:	300c      	adds	r0, #12
 8004b2a:	f000 f905 	bl	8004d38 <memcpy>
 8004b2e:	2201      	movs	r2, #1
 8004b30:	4629      	mov	r1, r5
 8004b32:	4620      	mov	r0, r4
 8004b34:	f000 fb20 	bl	8005178 <__lshift>
 8004b38:	9b00      	ldr	r3, [sp, #0]
 8004b3a:	3301      	adds	r3, #1
 8004b3c:	9301      	str	r3, [sp, #4]
 8004b3e:	9b00      	ldr	r3, [sp, #0]
 8004b40:	444b      	add	r3, r9
 8004b42:	9307      	str	r3, [sp, #28]
 8004b44:	9b02      	ldr	r3, [sp, #8]
 8004b46:	f003 0301 	and.w	r3, r3, #1
 8004b4a:	46b8      	mov	r8, r7
 8004b4c:	9306      	str	r3, [sp, #24]
 8004b4e:	4607      	mov	r7, r0
 8004b50:	9b01      	ldr	r3, [sp, #4]
 8004b52:	4631      	mov	r1, r6
 8004b54:	3b01      	subs	r3, #1
 8004b56:	4658      	mov	r0, fp
 8004b58:	9302      	str	r3, [sp, #8]
 8004b5a:	f7ff fa69 	bl	8004030 <quorem>
 8004b5e:	4603      	mov	r3, r0
 8004b60:	3330      	adds	r3, #48	; 0x30
 8004b62:	9004      	str	r0, [sp, #16]
 8004b64:	4641      	mov	r1, r8
 8004b66:	4658      	mov	r0, fp
 8004b68:	9308      	str	r3, [sp, #32]
 8004b6a:	f000 fb71 	bl	8005250 <__mcmp>
 8004b6e:	463a      	mov	r2, r7
 8004b70:	4681      	mov	r9, r0
 8004b72:	4631      	mov	r1, r6
 8004b74:	4620      	mov	r0, r4
 8004b76:	f000 fb87 	bl	8005288 <__mdiff>
 8004b7a:	68c2      	ldr	r2, [r0, #12]
 8004b7c:	9b08      	ldr	r3, [sp, #32]
 8004b7e:	4605      	mov	r5, r0
 8004b80:	bb02      	cbnz	r2, 8004bc4 <_dtoa_r+0xa7c>
 8004b82:	4601      	mov	r1, r0
 8004b84:	4658      	mov	r0, fp
 8004b86:	f000 fb63 	bl	8005250 <__mcmp>
 8004b8a:	9b08      	ldr	r3, [sp, #32]
 8004b8c:	4602      	mov	r2, r0
 8004b8e:	4629      	mov	r1, r5
 8004b90:	4620      	mov	r0, r4
 8004b92:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8004b96:	f000 f91d 	bl	8004dd4 <_Bfree>
 8004b9a:	9b05      	ldr	r3, [sp, #20]
 8004b9c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004b9e:	9d01      	ldr	r5, [sp, #4]
 8004ba0:	ea43 0102 	orr.w	r1, r3, r2
 8004ba4:	9b06      	ldr	r3, [sp, #24]
 8004ba6:	430b      	orrs	r3, r1
 8004ba8:	9b08      	ldr	r3, [sp, #32]
 8004baa:	d10d      	bne.n	8004bc8 <_dtoa_r+0xa80>
 8004bac:	2b39      	cmp	r3, #57	; 0x39
 8004bae:	d029      	beq.n	8004c04 <_dtoa_r+0xabc>
 8004bb0:	f1b9 0f00 	cmp.w	r9, #0
 8004bb4:	dd01      	ble.n	8004bba <_dtoa_r+0xa72>
 8004bb6:	9b04      	ldr	r3, [sp, #16]
 8004bb8:	3331      	adds	r3, #49	; 0x31
 8004bba:	9a02      	ldr	r2, [sp, #8]
 8004bbc:	7013      	strb	r3, [r2, #0]
 8004bbe:	e774      	b.n	8004aaa <_dtoa_r+0x962>
 8004bc0:	4638      	mov	r0, r7
 8004bc2:	e7b9      	b.n	8004b38 <_dtoa_r+0x9f0>
 8004bc4:	2201      	movs	r2, #1
 8004bc6:	e7e2      	b.n	8004b8e <_dtoa_r+0xa46>
 8004bc8:	f1b9 0f00 	cmp.w	r9, #0
 8004bcc:	db06      	blt.n	8004bdc <_dtoa_r+0xa94>
 8004bce:	9905      	ldr	r1, [sp, #20]
 8004bd0:	ea41 0909 	orr.w	r9, r1, r9
 8004bd4:	9906      	ldr	r1, [sp, #24]
 8004bd6:	ea59 0101 	orrs.w	r1, r9, r1
 8004bda:	d120      	bne.n	8004c1e <_dtoa_r+0xad6>
 8004bdc:	2a00      	cmp	r2, #0
 8004bde:	ddec      	ble.n	8004bba <_dtoa_r+0xa72>
 8004be0:	4659      	mov	r1, fp
 8004be2:	2201      	movs	r2, #1
 8004be4:	4620      	mov	r0, r4
 8004be6:	9301      	str	r3, [sp, #4]
 8004be8:	f000 fac6 	bl	8005178 <__lshift>
 8004bec:	4631      	mov	r1, r6
 8004bee:	4683      	mov	fp, r0
 8004bf0:	f000 fb2e 	bl	8005250 <__mcmp>
 8004bf4:	2800      	cmp	r0, #0
 8004bf6:	9b01      	ldr	r3, [sp, #4]
 8004bf8:	dc02      	bgt.n	8004c00 <_dtoa_r+0xab8>
 8004bfa:	d1de      	bne.n	8004bba <_dtoa_r+0xa72>
 8004bfc:	07da      	lsls	r2, r3, #31
 8004bfe:	d5dc      	bpl.n	8004bba <_dtoa_r+0xa72>
 8004c00:	2b39      	cmp	r3, #57	; 0x39
 8004c02:	d1d8      	bne.n	8004bb6 <_dtoa_r+0xa6e>
 8004c04:	9a02      	ldr	r2, [sp, #8]
 8004c06:	2339      	movs	r3, #57	; 0x39
 8004c08:	7013      	strb	r3, [r2, #0]
 8004c0a:	462b      	mov	r3, r5
 8004c0c:	461d      	mov	r5, r3
 8004c0e:	3b01      	subs	r3, #1
 8004c10:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8004c14:	2a39      	cmp	r2, #57	; 0x39
 8004c16:	d050      	beq.n	8004cba <_dtoa_r+0xb72>
 8004c18:	3201      	adds	r2, #1
 8004c1a:	701a      	strb	r2, [r3, #0]
 8004c1c:	e745      	b.n	8004aaa <_dtoa_r+0x962>
 8004c1e:	2a00      	cmp	r2, #0
 8004c20:	dd03      	ble.n	8004c2a <_dtoa_r+0xae2>
 8004c22:	2b39      	cmp	r3, #57	; 0x39
 8004c24:	d0ee      	beq.n	8004c04 <_dtoa_r+0xabc>
 8004c26:	3301      	adds	r3, #1
 8004c28:	e7c7      	b.n	8004bba <_dtoa_r+0xa72>
 8004c2a:	9a01      	ldr	r2, [sp, #4]
 8004c2c:	9907      	ldr	r1, [sp, #28]
 8004c2e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8004c32:	428a      	cmp	r2, r1
 8004c34:	d02a      	beq.n	8004c8c <_dtoa_r+0xb44>
 8004c36:	4659      	mov	r1, fp
 8004c38:	2300      	movs	r3, #0
 8004c3a:	220a      	movs	r2, #10
 8004c3c:	4620      	mov	r0, r4
 8004c3e:	f000 f8eb 	bl	8004e18 <__multadd>
 8004c42:	45b8      	cmp	r8, r7
 8004c44:	4683      	mov	fp, r0
 8004c46:	f04f 0300 	mov.w	r3, #0
 8004c4a:	f04f 020a 	mov.w	r2, #10
 8004c4e:	4641      	mov	r1, r8
 8004c50:	4620      	mov	r0, r4
 8004c52:	d107      	bne.n	8004c64 <_dtoa_r+0xb1c>
 8004c54:	f000 f8e0 	bl	8004e18 <__multadd>
 8004c58:	4680      	mov	r8, r0
 8004c5a:	4607      	mov	r7, r0
 8004c5c:	9b01      	ldr	r3, [sp, #4]
 8004c5e:	3301      	adds	r3, #1
 8004c60:	9301      	str	r3, [sp, #4]
 8004c62:	e775      	b.n	8004b50 <_dtoa_r+0xa08>
 8004c64:	f000 f8d8 	bl	8004e18 <__multadd>
 8004c68:	4639      	mov	r1, r7
 8004c6a:	4680      	mov	r8, r0
 8004c6c:	2300      	movs	r3, #0
 8004c6e:	220a      	movs	r2, #10
 8004c70:	4620      	mov	r0, r4
 8004c72:	f000 f8d1 	bl	8004e18 <__multadd>
 8004c76:	4607      	mov	r7, r0
 8004c78:	e7f0      	b.n	8004c5c <_dtoa_r+0xb14>
 8004c7a:	f1b9 0f00 	cmp.w	r9, #0
 8004c7e:	9a00      	ldr	r2, [sp, #0]
 8004c80:	bfcc      	ite	gt
 8004c82:	464d      	movgt	r5, r9
 8004c84:	2501      	movle	r5, #1
 8004c86:	4415      	add	r5, r2
 8004c88:	f04f 0800 	mov.w	r8, #0
 8004c8c:	4659      	mov	r1, fp
 8004c8e:	2201      	movs	r2, #1
 8004c90:	4620      	mov	r0, r4
 8004c92:	9301      	str	r3, [sp, #4]
 8004c94:	f000 fa70 	bl	8005178 <__lshift>
 8004c98:	4631      	mov	r1, r6
 8004c9a:	4683      	mov	fp, r0
 8004c9c:	f000 fad8 	bl	8005250 <__mcmp>
 8004ca0:	2800      	cmp	r0, #0
 8004ca2:	dcb2      	bgt.n	8004c0a <_dtoa_r+0xac2>
 8004ca4:	d102      	bne.n	8004cac <_dtoa_r+0xb64>
 8004ca6:	9b01      	ldr	r3, [sp, #4]
 8004ca8:	07db      	lsls	r3, r3, #31
 8004caa:	d4ae      	bmi.n	8004c0a <_dtoa_r+0xac2>
 8004cac:	462b      	mov	r3, r5
 8004cae:	461d      	mov	r5, r3
 8004cb0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004cb4:	2a30      	cmp	r2, #48	; 0x30
 8004cb6:	d0fa      	beq.n	8004cae <_dtoa_r+0xb66>
 8004cb8:	e6f7      	b.n	8004aaa <_dtoa_r+0x962>
 8004cba:	9a00      	ldr	r2, [sp, #0]
 8004cbc:	429a      	cmp	r2, r3
 8004cbe:	d1a5      	bne.n	8004c0c <_dtoa_r+0xac4>
 8004cc0:	f10a 0a01 	add.w	sl, sl, #1
 8004cc4:	2331      	movs	r3, #49	; 0x31
 8004cc6:	e779      	b.n	8004bbc <_dtoa_r+0xa74>
 8004cc8:	4b13      	ldr	r3, [pc, #76]	; (8004d18 <_dtoa_r+0xbd0>)
 8004cca:	f7ff baaf 	b.w	800422c <_dtoa_r+0xe4>
 8004cce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	f47f aa86 	bne.w	80041e2 <_dtoa_r+0x9a>
 8004cd6:	4b11      	ldr	r3, [pc, #68]	; (8004d1c <_dtoa_r+0xbd4>)
 8004cd8:	f7ff baa8 	b.w	800422c <_dtoa_r+0xe4>
 8004cdc:	f1b9 0f00 	cmp.w	r9, #0
 8004ce0:	dc03      	bgt.n	8004cea <_dtoa_r+0xba2>
 8004ce2:	9b05      	ldr	r3, [sp, #20]
 8004ce4:	2b02      	cmp	r3, #2
 8004ce6:	f73f aec9 	bgt.w	8004a7c <_dtoa_r+0x934>
 8004cea:	9d00      	ldr	r5, [sp, #0]
 8004cec:	4631      	mov	r1, r6
 8004cee:	4658      	mov	r0, fp
 8004cf0:	f7ff f99e 	bl	8004030 <quorem>
 8004cf4:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8004cf8:	f805 3b01 	strb.w	r3, [r5], #1
 8004cfc:	9a00      	ldr	r2, [sp, #0]
 8004cfe:	1aaa      	subs	r2, r5, r2
 8004d00:	4591      	cmp	r9, r2
 8004d02:	ddba      	ble.n	8004c7a <_dtoa_r+0xb32>
 8004d04:	4659      	mov	r1, fp
 8004d06:	2300      	movs	r3, #0
 8004d08:	220a      	movs	r2, #10
 8004d0a:	4620      	mov	r0, r4
 8004d0c:	f000 f884 	bl	8004e18 <__multadd>
 8004d10:	4683      	mov	fp, r0
 8004d12:	e7eb      	b.n	8004cec <_dtoa_r+0xba4>
 8004d14:	080066ef 	.word	0x080066ef
 8004d18:	08006648 	.word	0x08006648
 8004d1c:	0800666c 	.word	0x0800666c

08004d20 <_localeconv_r>:
 8004d20:	4800      	ldr	r0, [pc, #0]	; (8004d24 <_localeconv_r+0x4>)
 8004d22:	4770      	bx	lr
 8004d24:	20000160 	.word	0x20000160

08004d28 <malloc>:
 8004d28:	4b02      	ldr	r3, [pc, #8]	; (8004d34 <malloc+0xc>)
 8004d2a:	4601      	mov	r1, r0
 8004d2c:	6818      	ldr	r0, [r3, #0]
 8004d2e:	f000 bbef 	b.w	8005510 <_malloc_r>
 8004d32:	bf00      	nop
 8004d34:	2000000c 	.word	0x2000000c

08004d38 <memcpy>:
 8004d38:	440a      	add	r2, r1
 8004d3a:	4291      	cmp	r1, r2
 8004d3c:	f100 33ff 	add.w	r3, r0, #4294967295
 8004d40:	d100      	bne.n	8004d44 <memcpy+0xc>
 8004d42:	4770      	bx	lr
 8004d44:	b510      	push	{r4, lr}
 8004d46:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004d4a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004d4e:	4291      	cmp	r1, r2
 8004d50:	d1f9      	bne.n	8004d46 <memcpy+0xe>
 8004d52:	bd10      	pop	{r4, pc}

08004d54 <_Balloc>:
 8004d54:	b570      	push	{r4, r5, r6, lr}
 8004d56:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004d58:	4604      	mov	r4, r0
 8004d5a:	460d      	mov	r5, r1
 8004d5c:	b976      	cbnz	r6, 8004d7c <_Balloc+0x28>
 8004d5e:	2010      	movs	r0, #16
 8004d60:	f7ff ffe2 	bl	8004d28 <malloc>
 8004d64:	4602      	mov	r2, r0
 8004d66:	6260      	str	r0, [r4, #36]	; 0x24
 8004d68:	b920      	cbnz	r0, 8004d74 <_Balloc+0x20>
 8004d6a:	4b18      	ldr	r3, [pc, #96]	; (8004dcc <_Balloc+0x78>)
 8004d6c:	4818      	ldr	r0, [pc, #96]	; (8004dd0 <_Balloc+0x7c>)
 8004d6e:	2166      	movs	r1, #102	; 0x66
 8004d70:	f000 fd94 	bl	800589c <__assert_func>
 8004d74:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004d78:	6006      	str	r6, [r0, #0]
 8004d7a:	60c6      	str	r6, [r0, #12]
 8004d7c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8004d7e:	68f3      	ldr	r3, [r6, #12]
 8004d80:	b183      	cbz	r3, 8004da4 <_Balloc+0x50>
 8004d82:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004d84:	68db      	ldr	r3, [r3, #12]
 8004d86:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8004d8a:	b9b8      	cbnz	r0, 8004dbc <_Balloc+0x68>
 8004d8c:	2101      	movs	r1, #1
 8004d8e:	fa01 f605 	lsl.w	r6, r1, r5
 8004d92:	1d72      	adds	r2, r6, #5
 8004d94:	0092      	lsls	r2, r2, #2
 8004d96:	4620      	mov	r0, r4
 8004d98:	f000 fb5a 	bl	8005450 <_calloc_r>
 8004d9c:	b160      	cbz	r0, 8004db8 <_Balloc+0x64>
 8004d9e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8004da2:	e00e      	b.n	8004dc2 <_Balloc+0x6e>
 8004da4:	2221      	movs	r2, #33	; 0x21
 8004da6:	2104      	movs	r1, #4
 8004da8:	4620      	mov	r0, r4
 8004daa:	f000 fb51 	bl	8005450 <_calloc_r>
 8004dae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004db0:	60f0      	str	r0, [r6, #12]
 8004db2:	68db      	ldr	r3, [r3, #12]
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d1e4      	bne.n	8004d82 <_Balloc+0x2e>
 8004db8:	2000      	movs	r0, #0
 8004dba:	bd70      	pop	{r4, r5, r6, pc}
 8004dbc:	6802      	ldr	r2, [r0, #0]
 8004dbe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8004dc2:	2300      	movs	r3, #0
 8004dc4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004dc8:	e7f7      	b.n	8004dba <_Balloc+0x66>
 8004dca:	bf00      	nop
 8004dcc:	08006679 	.word	0x08006679
 8004dd0:	08006700 	.word	0x08006700

08004dd4 <_Bfree>:
 8004dd4:	b570      	push	{r4, r5, r6, lr}
 8004dd6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004dd8:	4605      	mov	r5, r0
 8004dda:	460c      	mov	r4, r1
 8004ddc:	b976      	cbnz	r6, 8004dfc <_Bfree+0x28>
 8004dde:	2010      	movs	r0, #16
 8004de0:	f7ff ffa2 	bl	8004d28 <malloc>
 8004de4:	4602      	mov	r2, r0
 8004de6:	6268      	str	r0, [r5, #36]	; 0x24
 8004de8:	b920      	cbnz	r0, 8004df4 <_Bfree+0x20>
 8004dea:	4b09      	ldr	r3, [pc, #36]	; (8004e10 <_Bfree+0x3c>)
 8004dec:	4809      	ldr	r0, [pc, #36]	; (8004e14 <_Bfree+0x40>)
 8004dee:	218a      	movs	r1, #138	; 0x8a
 8004df0:	f000 fd54 	bl	800589c <__assert_func>
 8004df4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004df8:	6006      	str	r6, [r0, #0]
 8004dfa:	60c6      	str	r6, [r0, #12]
 8004dfc:	b13c      	cbz	r4, 8004e0e <_Bfree+0x3a>
 8004dfe:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004e00:	6862      	ldr	r2, [r4, #4]
 8004e02:	68db      	ldr	r3, [r3, #12]
 8004e04:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004e08:	6021      	str	r1, [r4, #0]
 8004e0a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8004e0e:	bd70      	pop	{r4, r5, r6, pc}
 8004e10:	08006679 	.word	0x08006679
 8004e14:	08006700 	.word	0x08006700

08004e18 <__multadd>:
 8004e18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e1c:	690e      	ldr	r6, [r1, #16]
 8004e1e:	4607      	mov	r7, r0
 8004e20:	4698      	mov	r8, r3
 8004e22:	460c      	mov	r4, r1
 8004e24:	f101 0014 	add.w	r0, r1, #20
 8004e28:	2300      	movs	r3, #0
 8004e2a:	6805      	ldr	r5, [r0, #0]
 8004e2c:	b2a9      	uxth	r1, r5
 8004e2e:	fb02 8101 	mla	r1, r2, r1, r8
 8004e32:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8004e36:	0c2d      	lsrs	r5, r5, #16
 8004e38:	fb02 c505 	mla	r5, r2, r5, ip
 8004e3c:	b289      	uxth	r1, r1
 8004e3e:	3301      	adds	r3, #1
 8004e40:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8004e44:	429e      	cmp	r6, r3
 8004e46:	f840 1b04 	str.w	r1, [r0], #4
 8004e4a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8004e4e:	dcec      	bgt.n	8004e2a <__multadd+0x12>
 8004e50:	f1b8 0f00 	cmp.w	r8, #0
 8004e54:	d022      	beq.n	8004e9c <__multadd+0x84>
 8004e56:	68a3      	ldr	r3, [r4, #8]
 8004e58:	42b3      	cmp	r3, r6
 8004e5a:	dc19      	bgt.n	8004e90 <__multadd+0x78>
 8004e5c:	6861      	ldr	r1, [r4, #4]
 8004e5e:	4638      	mov	r0, r7
 8004e60:	3101      	adds	r1, #1
 8004e62:	f7ff ff77 	bl	8004d54 <_Balloc>
 8004e66:	4605      	mov	r5, r0
 8004e68:	b928      	cbnz	r0, 8004e76 <__multadd+0x5e>
 8004e6a:	4602      	mov	r2, r0
 8004e6c:	4b0d      	ldr	r3, [pc, #52]	; (8004ea4 <__multadd+0x8c>)
 8004e6e:	480e      	ldr	r0, [pc, #56]	; (8004ea8 <__multadd+0x90>)
 8004e70:	21b5      	movs	r1, #181	; 0xb5
 8004e72:	f000 fd13 	bl	800589c <__assert_func>
 8004e76:	6922      	ldr	r2, [r4, #16]
 8004e78:	3202      	adds	r2, #2
 8004e7a:	f104 010c 	add.w	r1, r4, #12
 8004e7e:	0092      	lsls	r2, r2, #2
 8004e80:	300c      	adds	r0, #12
 8004e82:	f7ff ff59 	bl	8004d38 <memcpy>
 8004e86:	4621      	mov	r1, r4
 8004e88:	4638      	mov	r0, r7
 8004e8a:	f7ff ffa3 	bl	8004dd4 <_Bfree>
 8004e8e:	462c      	mov	r4, r5
 8004e90:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8004e94:	3601      	adds	r6, #1
 8004e96:	f8c3 8014 	str.w	r8, [r3, #20]
 8004e9a:	6126      	str	r6, [r4, #16]
 8004e9c:	4620      	mov	r0, r4
 8004e9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004ea2:	bf00      	nop
 8004ea4:	080066ef 	.word	0x080066ef
 8004ea8:	08006700 	.word	0x08006700

08004eac <__hi0bits>:
 8004eac:	0c03      	lsrs	r3, r0, #16
 8004eae:	041b      	lsls	r3, r3, #16
 8004eb0:	b9d3      	cbnz	r3, 8004ee8 <__hi0bits+0x3c>
 8004eb2:	0400      	lsls	r0, r0, #16
 8004eb4:	2310      	movs	r3, #16
 8004eb6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8004eba:	bf04      	itt	eq
 8004ebc:	0200      	lsleq	r0, r0, #8
 8004ebe:	3308      	addeq	r3, #8
 8004ec0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8004ec4:	bf04      	itt	eq
 8004ec6:	0100      	lsleq	r0, r0, #4
 8004ec8:	3304      	addeq	r3, #4
 8004eca:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8004ece:	bf04      	itt	eq
 8004ed0:	0080      	lsleq	r0, r0, #2
 8004ed2:	3302      	addeq	r3, #2
 8004ed4:	2800      	cmp	r0, #0
 8004ed6:	db05      	blt.n	8004ee4 <__hi0bits+0x38>
 8004ed8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8004edc:	f103 0301 	add.w	r3, r3, #1
 8004ee0:	bf08      	it	eq
 8004ee2:	2320      	moveq	r3, #32
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	4770      	bx	lr
 8004ee8:	2300      	movs	r3, #0
 8004eea:	e7e4      	b.n	8004eb6 <__hi0bits+0xa>

08004eec <__lo0bits>:
 8004eec:	6803      	ldr	r3, [r0, #0]
 8004eee:	f013 0207 	ands.w	r2, r3, #7
 8004ef2:	4601      	mov	r1, r0
 8004ef4:	d00b      	beq.n	8004f0e <__lo0bits+0x22>
 8004ef6:	07da      	lsls	r2, r3, #31
 8004ef8:	d424      	bmi.n	8004f44 <__lo0bits+0x58>
 8004efa:	0798      	lsls	r0, r3, #30
 8004efc:	bf49      	itett	mi
 8004efe:	085b      	lsrmi	r3, r3, #1
 8004f00:	089b      	lsrpl	r3, r3, #2
 8004f02:	2001      	movmi	r0, #1
 8004f04:	600b      	strmi	r3, [r1, #0]
 8004f06:	bf5c      	itt	pl
 8004f08:	600b      	strpl	r3, [r1, #0]
 8004f0a:	2002      	movpl	r0, #2
 8004f0c:	4770      	bx	lr
 8004f0e:	b298      	uxth	r0, r3
 8004f10:	b9b0      	cbnz	r0, 8004f40 <__lo0bits+0x54>
 8004f12:	0c1b      	lsrs	r3, r3, #16
 8004f14:	2010      	movs	r0, #16
 8004f16:	f013 0fff 	tst.w	r3, #255	; 0xff
 8004f1a:	bf04      	itt	eq
 8004f1c:	0a1b      	lsreq	r3, r3, #8
 8004f1e:	3008      	addeq	r0, #8
 8004f20:	071a      	lsls	r2, r3, #28
 8004f22:	bf04      	itt	eq
 8004f24:	091b      	lsreq	r3, r3, #4
 8004f26:	3004      	addeq	r0, #4
 8004f28:	079a      	lsls	r2, r3, #30
 8004f2a:	bf04      	itt	eq
 8004f2c:	089b      	lsreq	r3, r3, #2
 8004f2e:	3002      	addeq	r0, #2
 8004f30:	07da      	lsls	r2, r3, #31
 8004f32:	d403      	bmi.n	8004f3c <__lo0bits+0x50>
 8004f34:	085b      	lsrs	r3, r3, #1
 8004f36:	f100 0001 	add.w	r0, r0, #1
 8004f3a:	d005      	beq.n	8004f48 <__lo0bits+0x5c>
 8004f3c:	600b      	str	r3, [r1, #0]
 8004f3e:	4770      	bx	lr
 8004f40:	4610      	mov	r0, r2
 8004f42:	e7e8      	b.n	8004f16 <__lo0bits+0x2a>
 8004f44:	2000      	movs	r0, #0
 8004f46:	4770      	bx	lr
 8004f48:	2020      	movs	r0, #32
 8004f4a:	4770      	bx	lr

08004f4c <__i2b>:
 8004f4c:	b510      	push	{r4, lr}
 8004f4e:	460c      	mov	r4, r1
 8004f50:	2101      	movs	r1, #1
 8004f52:	f7ff feff 	bl	8004d54 <_Balloc>
 8004f56:	4602      	mov	r2, r0
 8004f58:	b928      	cbnz	r0, 8004f66 <__i2b+0x1a>
 8004f5a:	4b05      	ldr	r3, [pc, #20]	; (8004f70 <__i2b+0x24>)
 8004f5c:	4805      	ldr	r0, [pc, #20]	; (8004f74 <__i2b+0x28>)
 8004f5e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8004f62:	f000 fc9b 	bl	800589c <__assert_func>
 8004f66:	2301      	movs	r3, #1
 8004f68:	6144      	str	r4, [r0, #20]
 8004f6a:	6103      	str	r3, [r0, #16]
 8004f6c:	bd10      	pop	{r4, pc}
 8004f6e:	bf00      	nop
 8004f70:	080066ef 	.word	0x080066ef
 8004f74:	08006700 	.word	0x08006700

08004f78 <__multiply>:
 8004f78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f7c:	4614      	mov	r4, r2
 8004f7e:	690a      	ldr	r2, [r1, #16]
 8004f80:	6923      	ldr	r3, [r4, #16]
 8004f82:	429a      	cmp	r2, r3
 8004f84:	bfb8      	it	lt
 8004f86:	460b      	movlt	r3, r1
 8004f88:	460d      	mov	r5, r1
 8004f8a:	bfbc      	itt	lt
 8004f8c:	4625      	movlt	r5, r4
 8004f8e:	461c      	movlt	r4, r3
 8004f90:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8004f94:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8004f98:	68ab      	ldr	r3, [r5, #8]
 8004f9a:	6869      	ldr	r1, [r5, #4]
 8004f9c:	eb0a 0709 	add.w	r7, sl, r9
 8004fa0:	42bb      	cmp	r3, r7
 8004fa2:	b085      	sub	sp, #20
 8004fa4:	bfb8      	it	lt
 8004fa6:	3101      	addlt	r1, #1
 8004fa8:	f7ff fed4 	bl	8004d54 <_Balloc>
 8004fac:	b930      	cbnz	r0, 8004fbc <__multiply+0x44>
 8004fae:	4602      	mov	r2, r0
 8004fb0:	4b42      	ldr	r3, [pc, #264]	; (80050bc <__multiply+0x144>)
 8004fb2:	4843      	ldr	r0, [pc, #268]	; (80050c0 <__multiply+0x148>)
 8004fb4:	f240 115d 	movw	r1, #349	; 0x15d
 8004fb8:	f000 fc70 	bl	800589c <__assert_func>
 8004fbc:	f100 0614 	add.w	r6, r0, #20
 8004fc0:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8004fc4:	4633      	mov	r3, r6
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	4543      	cmp	r3, r8
 8004fca:	d31e      	bcc.n	800500a <__multiply+0x92>
 8004fcc:	f105 0c14 	add.w	ip, r5, #20
 8004fd0:	f104 0314 	add.w	r3, r4, #20
 8004fd4:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8004fd8:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8004fdc:	9202      	str	r2, [sp, #8]
 8004fde:	ebac 0205 	sub.w	r2, ip, r5
 8004fe2:	3a15      	subs	r2, #21
 8004fe4:	f022 0203 	bic.w	r2, r2, #3
 8004fe8:	3204      	adds	r2, #4
 8004fea:	f105 0115 	add.w	r1, r5, #21
 8004fee:	458c      	cmp	ip, r1
 8004ff0:	bf38      	it	cc
 8004ff2:	2204      	movcc	r2, #4
 8004ff4:	9201      	str	r2, [sp, #4]
 8004ff6:	9a02      	ldr	r2, [sp, #8]
 8004ff8:	9303      	str	r3, [sp, #12]
 8004ffa:	429a      	cmp	r2, r3
 8004ffc:	d808      	bhi.n	8005010 <__multiply+0x98>
 8004ffe:	2f00      	cmp	r7, #0
 8005000:	dc55      	bgt.n	80050ae <__multiply+0x136>
 8005002:	6107      	str	r7, [r0, #16]
 8005004:	b005      	add	sp, #20
 8005006:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800500a:	f843 2b04 	str.w	r2, [r3], #4
 800500e:	e7db      	b.n	8004fc8 <__multiply+0x50>
 8005010:	f8b3 a000 	ldrh.w	sl, [r3]
 8005014:	f1ba 0f00 	cmp.w	sl, #0
 8005018:	d020      	beq.n	800505c <__multiply+0xe4>
 800501a:	f105 0e14 	add.w	lr, r5, #20
 800501e:	46b1      	mov	r9, r6
 8005020:	2200      	movs	r2, #0
 8005022:	f85e 4b04 	ldr.w	r4, [lr], #4
 8005026:	f8d9 b000 	ldr.w	fp, [r9]
 800502a:	b2a1      	uxth	r1, r4
 800502c:	fa1f fb8b 	uxth.w	fp, fp
 8005030:	fb0a b101 	mla	r1, sl, r1, fp
 8005034:	4411      	add	r1, r2
 8005036:	f8d9 2000 	ldr.w	r2, [r9]
 800503a:	0c24      	lsrs	r4, r4, #16
 800503c:	0c12      	lsrs	r2, r2, #16
 800503e:	fb0a 2404 	mla	r4, sl, r4, r2
 8005042:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8005046:	b289      	uxth	r1, r1
 8005048:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800504c:	45f4      	cmp	ip, lr
 800504e:	f849 1b04 	str.w	r1, [r9], #4
 8005052:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8005056:	d8e4      	bhi.n	8005022 <__multiply+0xaa>
 8005058:	9901      	ldr	r1, [sp, #4]
 800505a:	5072      	str	r2, [r6, r1]
 800505c:	9a03      	ldr	r2, [sp, #12]
 800505e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8005062:	3304      	adds	r3, #4
 8005064:	f1b9 0f00 	cmp.w	r9, #0
 8005068:	d01f      	beq.n	80050aa <__multiply+0x132>
 800506a:	6834      	ldr	r4, [r6, #0]
 800506c:	f105 0114 	add.w	r1, r5, #20
 8005070:	46b6      	mov	lr, r6
 8005072:	f04f 0a00 	mov.w	sl, #0
 8005076:	880a      	ldrh	r2, [r1, #0]
 8005078:	f8be b002 	ldrh.w	fp, [lr, #2]
 800507c:	fb09 b202 	mla	r2, r9, r2, fp
 8005080:	4492      	add	sl, r2
 8005082:	b2a4      	uxth	r4, r4
 8005084:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8005088:	f84e 4b04 	str.w	r4, [lr], #4
 800508c:	f851 4b04 	ldr.w	r4, [r1], #4
 8005090:	f8be 2000 	ldrh.w	r2, [lr]
 8005094:	0c24      	lsrs	r4, r4, #16
 8005096:	fb09 2404 	mla	r4, r9, r4, r2
 800509a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800509e:	458c      	cmp	ip, r1
 80050a0:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80050a4:	d8e7      	bhi.n	8005076 <__multiply+0xfe>
 80050a6:	9a01      	ldr	r2, [sp, #4]
 80050a8:	50b4      	str	r4, [r6, r2]
 80050aa:	3604      	adds	r6, #4
 80050ac:	e7a3      	b.n	8004ff6 <__multiply+0x7e>
 80050ae:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d1a5      	bne.n	8005002 <__multiply+0x8a>
 80050b6:	3f01      	subs	r7, #1
 80050b8:	e7a1      	b.n	8004ffe <__multiply+0x86>
 80050ba:	bf00      	nop
 80050bc:	080066ef 	.word	0x080066ef
 80050c0:	08006700 	.word	0x08006700

080050c4 <__pow5mult>:
 80050c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80050c8:	4615      	mov	r5, r2
 80050ca:	f012 0203 	ands.w	r2, r2, #3
 80050ce:	4606      	mov	r6, r0
 80050d0:	460f      	mov	r7, r1
 80050d2:	d007      	beq.n	80050e4 <__pow5mult+0x20>
 80050d4:	4c25      	ldr	r4, [pc, #148]	; (800516c <__pow5mult+0xa8>)
 80050d6:	3a01      	subs	r2, #1
 80050d8:	2300      	movs	r3, #0
 80050da:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80050de:	f7ff fe9b 	bl	8004e18 <__multadd>
 80050e2:	4607      	mov	r7, r0
 80050e4:	10ad      	asrs	r5, r5, #2
 80050e6:	d03d      	beq.n	8005164 <__pow5mult+0xa0>
 80050e8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80050ea:	b97c      	cbnz	r4, 800510c <__pow5mult+0x48>
 80050ec:	2010      	movs	r0, #16
 80050ee:	f7ff fe1b 	bl	8004d28 <malloc>
 80050f2:	4602      	mov	r2, r0
 80050f4:	6270      	str	r0, [r6, #36]	; 0x24
 80050f6:	b928      	cbnz	r0, 8005104 <__pow5mult+0x40>
 80050f8:	4b1d      	ldr	r3, [pc, #116]	; (8005170 <__pow5mult+0xac>)
 80050fa:	481e      	ldr	r0, [pc, #120]	; (8005174 <__pow5mult+0xb0>)
 80050fc:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8005100:	f000 fbcc 	bl	800589c <__assert_func>
 8005104:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005108:	6004      	str	r4, [r0, #0]
 800510a:	60c4      	str	r4, [r0, #12]
 800510c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005110:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005114:	b94c      	cbnz	r4, 800512a <__pow5mult+0x66>
 8005116:	f240 2171 	movw	r1, #625	; 0x271
 800511a:	4630      	mov	r0, r6
 800511c:	f7ff ff16 	bl	8004f4c <__i2b>
 8005120:	2300      	movs	r3, #0
 8005122:	f8c8 0008 	str.w	r0, [r8, #8]
 8005126:	4604      	mov	r4, r0
 8005128:	6003      	str	r3, [r0, #0]
 800512a:	f04f 0900 	mov.w	r9, #0
 800512e:	07eb      	lsls	r3, r5, #31
 8005130:	d50a      	bpl.n	8005148 <__pow5mult+0x84>
 8005132:	4639      	mov	r1, r7
 8005134:	4622      	mov	r2, r4
 8005136:	4630      	mov	r0, r6
 8005138:	f7ff ff1e 	bl	8004f78 <__multiply>
 800513c:	4639      	mov	r1, r7
 800513e:	4680      	mov	r8, r0
 8005140:	4630      	mov	r0, r6
 8005142:	f7ff fe47 	bl	8004dd4 <_Bfree>
 8005146:	4647      	mov	r7, r8
 8005148:	106d      	asrs	r5, r5, #1
 800514a:	d00b      	beq.n	8005164 <__pow5mult+0xa0>
 800514c:	6820      	ldr	r0, [r4, #0]
 800514e:	b938      	cbnz	r0, 8005160 <__pow5mult+0x9c>
 8005150:	4622      	mov	r2, r4
 8005152:	4621      	mov	r1, r4
 8005154:	4630      	mov	r0, r6
 8005156:	f7ff ff0f 	bl	8004f78 <__multiply>
 800515a:	6020      	str	r0, [r4, #0]
 800515c:	f8c0 9000 	str.w	r9, [r0]
 8005160:	4604      	mov	r4, r0
 8005162:	e7e4      	b.n	800512e <__pow5mult+0x6a>
 8005164:	4638      	mov	r0, r7
 8005166:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800516a:	bf00      	nop
 800516c:	08006850 	.word	0x08006850
 8005170:	08006679 	.word	0x08006679
 8005174:	08006700 	.word	0x08006700

08005178 <__lshift>:
 8005178:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800517c:	460c      	mov	r4, r1
 800517e:	6849      	ldr	r1, [r1, #4]
 8005180:	6923      	ldr	r3, [r4, #16]
 8005182:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005186:	68a3      	ldr	r3, [r4, #8]
 8005188:	4607      	mov	r7, r0
 800518a:	4691      	mov	r9, r2
 800518c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005190:	f108 0601 	add.w	r6, r8, #1
 8005194:	42b3      	cmp	r3, r6
 8005196:	db0b      	blt.n	80051b0 <__lshift+0x38>
 8005198:	4638      	mov	r0, r7
 800519a:	f7ff fddb 	bl	8004d54 <_Balloc>
 800519e:	4605      	mov	r5, r0
 80051a0:	b948      	cbnz	r0, 80051b6 <__lshift+0x3e>
 80051a2:	4602      	mov	r2, r0
 80051a4:	4b28      	ldr	r3, [pc, #160]	; (8005248 <__lshift+0xd0>)
 80051a6:	4829      	ldr	r0, [pc, #164]	; (800524c <__lshift+0xd4>)
 80051a8:	f240 11d9 	movw	r1, #473	; 0x1d9
 80051ac:	f000 fb76 	bl	800589c <__assert_func>
 80051b0:	3101      	adds	r1, #1
 80051b2:	005b      	lsls	r3, r3, #1
 80051b4:	e7ee      	b.n	8005194 <__lshift+0x1c>
 80051b6:	2300      	movs	r3, #0
 80051b8:	f100 0114 	add.w	r1, r0, #20
 80051bc:	f100 0210 	add.w	r2, r0, #16
 80051c0:	4618      	mov	r0, r3
 80051c2:	4553      	cmp	r3, sl
 80051c4:	db33      	blt.n	800522e <__lshift+0xb6>
 80051c6:	6920      	ldr	r0, [r4, #16]
 80051c8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80051cc:	f104 0314 	add.w	r3, r4, #20
 80051d0:	f019 091f 	ands.w	r9, r9, #31
 80051d4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80051d8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80051dc:	d02b      	beq.n	8005236 <__lshift+0xbe>
 80051de:	f1c9 0e20 	rsb	lr, r9, #32
 80051e2:	468a      	mov	sl, r1
 80051e4:	2200      	movs	r2, #0
 80051e6:	6818      	ldr	r0, [r3, #0]
 80051e8:	fa00 f009 	lsl.w	r0, r0, r9
 80051ec:	4302      	orrs	r2, r0
 80051ee:	f84a 2b04 	str.w	r2, [sl], #4
 80051f2:	f853 2b04 	ldr.w	r2, [r3], #4
 80051f6:	459c      	cmp	ip, r3
 80051f8:	fa22 f20e 	lsr.w	r2, r2, lr
 80051fc:	d8f3      	bhi.n	80051e6 <__lshift+0x6e>
 80051fe:	ebac 0304 	sub.w	r3, ip, r4
 8005202:	3b15      	subs	r3, #21
 8005204:	f023 0303 	bic.w	r3, r3, #3
 8005208:	3304      	adds	r3, #4
 800520a:	f104 0015 	add.w	r0, r4, #21
 800520e:	4584      	cmp	ip, r0
 8005210:	bf38      	it	cc
 8005212:	2304      	movcc	r3, #4
 8005214:	50ca      	str	r2, [r1, r3]
 8005216:	b10a      	cbz	r2, 800521c <__lshift+0xa4>
 8005218:	f108 0602 	add.w	r6, r8, #2
 800521c:	3e01      	subs	r6, #1
 800521e:	4638      	mov	r0, r7
 8005220:	612e      	str	r6, [r5, #16]
 8005222:	4621      	mov	r1, r4
 8005224:	f7ff fdd6 	bl	8004dd4 <_Bfree>
 8005228:	4628      	mov	r0, r5
 800522a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800522e:	f842 0f04 	str.w	r0, [r2, #4]!
 8005232:	3301      	adds	r3, #1
 8005234:	e7c5      	b.n	80051c2 <__lshift+0x4a>
 8005236:	3904      	subs	r1, #4
 8005238:	f853 2b04 	ldr.w	r2, [r3], #4
 800523c:	f841 2f04 	str.w	r2, [r1, #4]!
 8005240:	459c      	cmp	ip, r3
 8005242:	d8f9      	bhi.n	8005238 <__lshift+0xc0>
 8005244:	e7ea      	b.n	800521c <__lshift+0xa4>
 8005246:	bf00      	nop
 8005248:	080066ef 	.word	0x080066ef
 800524c:	08006700 	.word	0x08006700

08005250 <__mcmp>:
 8005250:	b530      	push	{r4, r5, lr}
 8005252:	6902      	ldr	r2, [r0, #16]
 8005254:	690c      	ldr	r4, [r1, #16]
 8005256:	1b12      	subs	r2, r2, r4
 8005258:	d10e      	bne.n	8005278 <__mcmp+0x28>
 800525a:	f100 0314 	add.w	r3, r0, #20
 800525e:	3114      	adds	r1, #20
 8005260:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8005264:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8005268:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800526c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8005270:	42a5      	cmp	r5, r4
 8005272:	d003      	beq.n	800527c <__mcmp+0x2c>
 8005274:	d305      	bcc.n	8005282 <__mcmp+0x32>
 8005276:	2201      	movs	r2, #1
 8005278:	4610      	mov	r0, r2
 800527a:	bd30      	pop	{r4, r5, pc}
 800527c:	4283      	cmp	r3, r0
 800527e:	d3f3      	bcc.n	8005268 <__mcmp+0x18>
 8005280:	e7fa      	b.n	8005278 <__mcmp+0x28>
 8005282:	f04f 32ff 	mov.w	r2, #4294967295
 8005286:	e7f7      	b.n	8005278 <__mcmp+0x28>

08005288 <__mdiff>:
 8005288:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800528c:	460c      	mov	r4, r1
 800528e:	4606      	mov	r6, r0
 8005290:	4611      	mov	r1, r2
 8005292:	4620      	mov	r0, r4
 8005294:	4617      	mov	r7, r2
 8005296:	f7ff ffdb 	bl	8005250 <__mcmp>
 800529a:	1e05      	subs	r5, r0, #0
 800529c:	d110      	bne.n	80052c0 <__mdiff+0x38>
 800529e:	4629      	mov	r1, r5
 80052a0:	4630      	mov	r0, r6
 80052a2:	f7ff fd57 	bl	8004d54 <_Balloc>
 80052a6:	b930      	cbnz	r0, 80052b6 <__mdiff+0x2e>
 80052a8:	4b39      	ldr	r3, [pc, #228]	; (8005390 <__mdiff+0x108>)
 80052aa:	4602      	mov	r2, r0
 80052ac:	f240 2132 	movw	r1, #562	; 0x232
 80052b0:	4838      	ldr	r0, [pc, #224]	; (8005394 <__mdiff+0x10c>)
 80052b2:	f000 faf3 	bl	800589c <__assert_func>
 80052b6:	2301      	movs	r3, #1
 80052b8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80052bc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80052c0:	bfa4      	itt	ge
 80052c2:	463b      	movge	r3, r7
 80052c4:	4627      	movge	r7, r4
 80052c6:	4630      	mov	r0, r6
 80052c8:	6879      	ldr	r1, [r7, #4]
 80052ca:	bfa6      	itte	ge
 80052cc:	461c      	movge	r4, r3
 80052ce:	2500      	movge	r5, #0
 80052d0:	2501      	movlt	r5, #1
 80052d2:	f7ff fd3f 	bl	8004d54 <_Balloc>
 80052d6:	b920      	cbnz	r0, 80052e2 <__mdiff+0x5a>
 80052d8:	4b2d      	ldr	r3, [pc, #180]	; (8005390 <__mdiff+0x108>)
 80052da:	4602      	mov	r2, r0
 80052dc:	f44f 7110 	mov.w	r1, #576	; 0x240
 80052e0:	e7e6      	b.n	80052b0 <__mdiff+0x28>
 80052e2:	693e      	ldr	r6, [r7, #16]
 80052e4:	60c5      	str	r5, [r0, #12]
 80052e6:	6925      	ldr	r5, [r4, #16]
 80052e8:	f107 0114 	add.w	r1, r7, #20
 80052ec:	f104 0914 	add.w	r9, r4, #20
 80052f0:	f100 0e14 	add.w	lr, r0, #20
 80052f4:	f107 0210 	add.w	r2, r7, #16
 80052f8:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 80052fc:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8005300:	46f2      	mov	sl, lr
 8005302:	2700      	movs	r7, #0
 8005304:	f859 3b04 	ldr.w	r3, [r9], #4
 8005308:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800530c:	fa1f f883 	uxth.w	r8, r3
 8005310:	fa17 f78b 	uxtah	r7, r7, fp
 8005314:	0c1b      	lsrs	r3, r3, #16
 8005316:	eba7 0808 	sub.w	r8, r7, r8
 800531a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800531e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8005322:	fa1f f888 	uxth.w	r8, r8
 8005326:	141f      	asrs	r7, r3, #16
 8005328:	454d      	cmp	r5, r9
 800532a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800532e:	f84a 3b04 	str.w	r3, [sl], #4
 8005332:	d8e7      	bhi.n	8005304 <__mdiff+0x7c>
 8005334:	1b2b      	subs	r3, r5, r4
 8005336:	3b15      	subs	r3, #21
 8005338:	f023 0303 	bic.w	r3, r3, #3
 800533c:	3304      	adds	r3, #4
 800533e:	3415      	adds	r4, #21
 8005340:	42a5      	cmp	r5, r4
 8005342:	bf38      	it	cc
 8005344:	2304      	movcc	r3, #4
 8005346:	4419      	add	r1, r3
 8005348:	4473      	add	r3, lr
 800534a:	469e      	mov	lr, r3
 800534c:	460d      	mov	r5, r1
 800534e:	4565      	cmp	r5, ip
 8005350:	d30e      	bcc.n	8005370 <__mdiff+0xe8>
 8005352:	f10c 0203 	add.w	r2, ip, #3
 8005356:	1a52      	subs	r2, r2, r1
 8005358:	f022 0203 	bic.w	r2, r2, #3
 800535c:	3903      	subs	r1, #3
 800535e:	458c      	cmp	ip, r1
 8005360:	bf38      	it	cc
 8005362:	2200      	movcc	r2, #0
 8005364:	441a      	add	r2, r3
 8005366:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800536a:	b17b      	cbz	r3, 800538c <__mdiff+0x104>
 800536c:	6106      	str	r6, [r0, #16]
 800536e:	e7a5      	b.n	80052bc <__mdiff+0x34>
 8005370:	f855 8b04 	ldr.w	r8, [r5], #4
 8005374:	fa17 f488 	uxtah	r4, r7, r8
 8005378:	1422      	asrs	r2, r4, #16
 800537a:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800537e:	b2a4      	uxth	r4, r4
 8005380:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8005384:	f84e 4b04 	str.w	r4, [lr], #4
 8005388:	1417      	asrs	r7, r2, #16
 800538a:	e7e0      	b.n	800534e <__mdiff+0xc6>
 800538c:	3e01      	subs	r6, #1
 800538e:	e7ea      	b.n	8005366 <__mdiff+0xde>
 8005390:	080066ef 	.word	0x080066ef
 8005394:	08006700 	.word	0x08006700

08005398 <__d2b>:
 8005398:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800539c:	4689      	mov	r9, r1
 800539e:	2101      	movs	r1, #1
 80053a0:	ec57 6b10 	vmov	r6, r7, d0
 80053a4:	4690      	mov	r8, r2
 80053a6:	f7ff fcd5 	bl	8004d54 <_Balloc>
 80053aa:	4604      	mov	r4, r0
 80053ac:	b930      	cbnz	r0, 80053bc <__d2b+0x24>
 80053ae:	4602      	mov	r2, r0
 80053b0:	4b25      	ldr	r3, [pc, #148]	; (8005448 <__d2b+0xb0>)
 80053b2:	4826      	ldr	r0, [pc, #152]	; (800544c <__d2b+0xb4>)
 80053b4:	f240 310a 	movw	r1, #778	; 0x30a
 80053b8:	f000 fa70 	bl	800589c <__assert_func>
 80053bc:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80053c0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80053c4:	bb35      	cbnz	r5, 8005414 <__d2b+0x7c>
 80053c6:	2e00      	cmp	r6, #0
 80053c8:	9301      	str	r3, [sp, #4]
 80053ca:	d028      	beq.n	800541e <__d2b+0x86>
 80053cc:	4668      	mov	r0, sp
 80053ce:	9600      	str	r6, [sp, #0]
 80053d0:	f7ff fd8c 	bl	8004eec <__lo0bits>
 80053d4:	9900      	ldr	r1, [sp, #0]
 80053d6:	b300      	cbz	r0, 800541a <__d2b+0x82>
 80053d8:	9a01      	ldr	r2, [sp, #4]
 80053da:	f1c0 0320 	rsb	r3, r0, #32
 80053de:	fa02 f303 	lsl.w	r3, r2, r3
 80053e2:	430b      	orrs	r3, r1
 80053e4:	40c2      	lsrs	r2, r0
 80053e6:	6163      	str	r3, [r4, #20]
 80053e8:	9201      	str	r2, [sp, #4]
 80053ea:	9b01      	ldr	r3, [sp, #4]
 80053ec:	61a3      	str	r3, [r4, #24]
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	bf14      	ite	ne
 80053f2:	2202      	movne	r2, #2
 80053f4:	2201      	moveq	r2, #1
 80053f6:	6122      	str	r2, [r4, #16]
 80053f8:	b1d5      	cbz	r5, 8005430 <__d2b+0x98>
 80053fa:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80053fe:	4405      	add	r5, r0
 8005400:	f8c9 5000 	str.w	r5, [r9]
 8005404:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005408:	f8c8 0000 	str.w	r0, [r8]
 800540c:	4620      	mov	r0, r4
 800540e:	b003      	add	sp, #12
 8005410:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005414:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005418:	e7d5      	b.n	80053c6 <__d2b+0x2e>
 800541a:	6161      	str	r1, [r4, #20]
 800541c:	e7e5      	b.n	80053ea <__d2b+0x52>
 800541e:	a801      	add	r0, sp, #4
 8005420:	f7ff fd64 	bl	8004eec <__lo0bits>
 8005424:	9b01      	ldr	r3, [sp, #4]
 8005426:	6163      	str	r3, [r4, #20]
 8005428:	2201      	movs	r2, #1
 800542a:	6122      	str	r2, [r4, #16]
 800542c:	3020      	adds	r0, #32
 800542e:	e7e3      	b.n	80053f8 <__d2b+0x60>
 8005430:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005434:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005438:	f8c9 0000 	str.w	r0, [r9]
 800543c:	6918      	ldr	r0, [r3, #16]
 800543e:	f7ff fd35 	bl	8004eac <__hi0bits>
 8005442:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005446:	e7df      	b.n	8005408 <__d2b+0x70>
 8005448:	080066ef 	.word	0x080066ef
 800544c:	08006700 	.word	0x08006700

08005450 <_calloc_r>:
 8005450:	b513      	push	{r0, r1, r4, lr}
 8005452:	434a      	muls	r2, r1
 8005454:	4611      	mov	r1, r2
 8005456:	9201      	str	r2, [sp, #4]
 8005458:	f000 f85a 	bl	8005510 <_malloc_r>
 800545c:	4604      	mov	r4, r0
 800545e:	b118      	cbz	r0, 8005468 <_calloc_r+0x18>
 8005460:	9a01      	ldr	r2, [sp, #4]
 8005462:	2100      	movs	r1, #0
 8005464:	f7fe f952 	bl	800370c <memset>
 8005468:	4620      	mov	r0, r4
 800546a:	b002      	add	sp, #8
 800546c:	bd10      	pop	{r4, pc}
	...

08005470 <_free_r>:
 8005470:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005472:	2900      	cmp	r1, #0
 8005474:	d048      	beq.n	8005508 <_free_r+0x98>
 8005476:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800547a:	9001      	str	r0, [sp, #4]
 800547c:	2b00      	cmp	r3, #0
 800547e:	f1a1 0404 	sub.w	r4, r1, #4
 8005482:	bfb8      	it	lt
 8005484:	18e4      	addlt	r4, r4, r3
 8005486:	f000 fa65 	bl	8005954 <__malloc_lock>
 800548a:	4a20      	ldr	r2, [pc, #128]	; (800550c <_free_r+0x9c>)
 800548c:	9801      	ldr	r0, [sp, #4]
 800548e:	6813      	ldr	r3, [r2, #0]
 8005490:	4615      	mov	r5, r2
 8005492:	b933      	cbnz	r3, 80054a2 <_free_r+0x32>
 8005494:	6063      	str	r3, [r4, #4]
 8005496:	6014      	str	r4, [r2, #0]
 8005498:	b003      	add	sp, #12
 800549a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800549e:	f000 ba5f 	b.w	8005960 <__malloc_unlock>
 80054a2:	42a3      	cmp	r3, r4
 80054a4:	d90b      	bls.n	80054be <_free_r+0x4e>
 80054a6:	6821      	ldr	r1, [r4, #0]
 80054a8:	1862      	adds	r2, r4, r1
 80054aa:	4293      	cmp	r3, r2
 80054ac:	bf04      	itt	eq
 80054ae:	681a      	ldreq	r2, [r3, #0]
 80054b0:	685b      	ldreq	r3, [r3, #4]
 80054b2:	6063      	str	r3, [r4, #4]
 80054b4:	bf04      	itt	eq
 80054b6:	1852      	addeq	r2, r2, r1
 80054b8:	6022      	streq	r2, [r4, #0]
 80054ba:	602c      	str	r4, [r5, #0]
 80054bc:	e7ec      	b.n	8005498 <_free_r+0x28>
 80054be:	461a      	mov	r2, r3
 80054c0:	685b      	ldr	r3, [r3, #4]
 80054c2:	b10b      	cbz	r3, 80054c8 <_free_r+0x58>
 80054c4:	42a3      	cmp	r3, r4
 80054c6:	d9fa      	bls.n	80054be <_free_r+0x4e>
 80054c8:	6811      	ldr	r1, [r2, #0]
 80054ca:	1855      	adds	r5, r2, r1
 80054cc:	42a5      	cmp	r5, r4
 80054ce:	d10b      	bne.n	80054e8 <_free_r+0x78>
 80054d0:	6824      	ldr	r4, [r4, #0]
 80054d2:	4421      	add	r1, r4
 80054d4:	1854      	adds	r4, r2, r1
 80054d6:	42a3      	cmp	r3, r4
 80054d8:	6011      	str	r1, [r2, #0]
 80054da:	d1dd      	bne.n	8005498 <_free_r+0x28>
 80054dc:	681c      	ldr	r4, [r3, #0]
 80054de:	685b      	ldr	r3, [r3, #4]
 80054e0:	6053      	str	r3, [r2, #4]
 80054e2:	4421      	add	r1, r4
 80054e4:	6011      	str	r1, [r2, #0]
 80054e6:	e7d7      	b.n	8005498 <_free_r+0x28>
 80054e8:	d902      	bls.n	80054f0 <_free_r+0x80>
 80054ea:	230c      	movs	r3, #12
 80054ec:	6003      	str	r3, [r0, #0]
 80054ee:	e7d3      	b.n	8005498 <_free_r+0x28>
 80054f0:	6825      	ldr	r5, [r4, #0]
 80054f2:	1961      	adds	r1, r4, r5
 80054f4:	428b      	cmp	r3, r1
 80054f6:	bf04      	itt	eq
 80054f8:	6819      	ldreq	r1, [r3, #0]
 80054fa:	685b      	ldreq	r3, [r3, #4]
 80054fc:	6063      	str	r3, [r4, #4]
 80054fe:	bf04      	itt	eq
 8005500:	1949      	addeq	r1, r1, r5
 8005502:	6021      	streq	r1, [r4, #0]
 8005504:	6054      	str	r4, [r2, #4]
 8005506:	e7c7      	b.n	8005498 <_free_r+0x28>
 8005508:	b003      	add	sp, #12
 800550a:	bd30      	pop	{r4, r5, pc}
 800550c:	200001f8 	.word	0x200001f8

08005510 <_malloc_r>:
 8005510:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005512:	1ccd      	adds	r5, r1, #3
 8005514:	f025 0503 	bic.w	r5, r5, #3
 8005518:	3508      	adds	r5, #8
 800551a:	2d0c      	cmp	r5, #12
 800551c:	bf38      	it	cc
 800551e:	250c      	movcc	r5, #12
 8005520:	2d00      	cmp	r5, #0
 8005522:	4606      	mov	r6, r0
 8005524:	db01      	blt.n	800552a <_malloc_r+0x1a>
 8005526:	42a9      	cmp	r1, r5
 8005528:	d903      	bls.n	8005532 <_malloc_r+0x22>
 800552a:	230c      	movs	r3, #12
 800552c:	6033      	str	r3, [r6, #0]
 800552e:	2000      	movs	r0, #0
 8005530:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005532:	f000 fa0f 	bl	8005954 <__malloc_lock>
 8005536:	4921      	ldr	r1, [pc, #132]	; (80055bc <_malloc_r+0xac>)
 8005538:	680a      	ldr	r2, [r1, #0]
 800553a:	4614      	mov	r4, r2
 800553c:	b99c      	cbnz	r4, 8005566 <_malloc_r+0x56>
 800553e:	4f20      	ldr	r7, [pc, #128]	; (80055c0 <_malloc_r+0xb0>)
 8005540:	683b      	ldr	r3, [r7, #0]
 8005542:	b923      	cbnz	r3, 800554e <_malloc_r+0x3e>
 8005544:	4621      	mov	r1, r4
 8005546:	4630      	mov	r0, r6
 8005548:	f000 f998 	bl	800587c <_sbrk_r>
 800554c:	6038      	str	r0, [r7, #0]
 800554e:	4629      	mov	r1, r5
 8005550:	4630      	mov	r0, r6
 8005552:	f000 f993 	bl	800587c <_sbrk_r>
 8005556:	1c43      	adds	r3, r0, #1
 8005558:	d123      	bne.n	80055a2 <_malloc_r+0x92>
 800555a:	230c      	movs	r3, #12
 800555c:	6033      	str	r3, [r6, #0]
 800555e:	4630      	mov	r0, r6
 8005560:	f000 f9fe 	bl	8005960 <__malloc_unlock>
 8005564:	e7e3      	b.n	800552e <_malloc_r+0x1e>
 8005566:	6823      	ldr	r3, [r4, #0]
 8005568:	1b5b      	subs	r3, r3, r5
 800556a:	d417      	bmi.n	800559c <_malloc_r+0x8c>
 800556c:	2b0b      	cmp	r3, #11
 800556e:	d903      	bls.n	8005578 <_malloc_r+0x68>
 8005570:	6023      	str	r3, [r4, #0]
 8005572:	441c      	add	r4, r3
 8005574:	6025      	str	r5, [r4, #0]
 8005576:	e004      	b.n	8005582 <_malloc_r+0x72>
 8005578:	6863      	ldr	r3, [r4, #4]
 800557a:	42a2      	cmp	r2, r4
 800557c:	bf0c      	ite	eq
 800557e:	600b      	streq	r3, [r1, #0]
 8005580:	6053      	strne	r3, [r2, #4]
 8005582:	4630      	mov	r0, r6
 8005584:	f000 f9ec 	bl	8005960 <__malloc_unlock>
 8005588:	f104 000b 	add.w	r0, r4, #11
 800558c:	1d23      	adds	r3, r4, #4
 800558e:	f020 0007 	bic.w	r0, r0, #7
 8005592:	1ac2      	subs	r2, r0, r3
 8005594:	d0cc      	beq.n	8005530 <_malloc_r+0x20>
 8005596:	1a1b      	subs	r3, r3, r0
 8005598:	50a3      	str	r3, [r4, r2]
 800559a:	e7c9      	b.n	8005530 <_malloc_r+0x20>
 800559c:	4622      	mov	r2, r4
 800559e:	6864      	ldr	r4, [r4, #4]
 80055a0:	e7cc      	b.n	800553c <_malloc_r+0x2c>
 80055a2:	1cc4      	adds	r4, r0, #3
 80055a4:	f024 0403 	bic.w	r4, r4, #3
 80055a8:	42a0      	cmp	r0, r4
 80055aa:	d0e3      	beq.n	8005574 <_malloc_r+0x64>
 80055ac:	1a21      	subs	r1, r4, r0
 80055ae:	4630      	mov	r0, r6
 80055b0:	f000 f964 	bl	800587c <_sbrk_r>
 80055b4:	3001      	adds	r0, #1
 80055b6:	d1dd      	bne.n	8005574 <_malloc_r+0x64>
 80055b8:	e7cf      	b.n	800555a <_malloc_r+0x4a>
 80055ba:	bf00      	nop
 80055bc:	200001f8 	.word	0x200001f8
 80055c0:	200001fc 	.word	0x200001fc

080055c4 <__ssputs_r>:
 80055c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80055c8:	688e      	ldr	r6, [r1, #8]
 80055ca:	429e      	cmp	r6, r3
 80055cc:	4682      	mov	sl, r0
 80055ce:	460c      	mov	r4, r1
 80055d0:	4690      	mov	r8, r2
 80055d2:	461f      	mov	r7, r3
 80055d4:	d838      	bhi.n	8005648 <__ssputs_r+0x84>
 80055d6:	898a      	ldrh	r2, [r1, #12]
 80055d8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80055dc:	d032      	beq.n	8005644 <__ssputs_r+0x80>
 80055de:	6825      	ldr	r5, [r4, #0]
 80055e0:	6909      	ldr	r1, [r1, #16]
 80055e2:	eba5 0901 	sub.w	r9, r5, r1
 80055e6:	6965      	ldr	r5, [r4, #20]
 80055e8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80055ec:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80055f0:	3301      	adds	r3, #1
 80055f2:	444b      	add	r3, r9
 80055f4:	106d      	asrs	r5, r5, #1
 80055f6:	429d      	cmp	r5, r3
 80055f8:	bf38      	it	cc
 80055fa:	461d      	movcc	r5, r3
 80055fc:	0553      	lsls	r3, r2, #21
 80055fe:	d531      	bpl.n	8005664 <__ssputs_r+0xa0>
 8005600:	4629      	mov	r1, r5
 8005602:	f7ff ff85 	bl	8005510 <_malloc_r>
 8005606:	4606      	mov	r6, r0
 8005608:	b950      	cbnz	r0, 8005620 <__ssputs_r+0x5c>
 800560a:	230c      	movs	r3, #12
 800560c:	f8ca 3000 	str.w	r3, [sl]
 8005610:	89a3      	ldrh	r3, [r4, #12]
 8005612:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005616:	81a3      	strh	r3, [r4, #12]
 8005618:	f04f 30ff 	mov.w	r0, #4294967295
 800561c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005620:	6921      	ldr	r1, [r4, #16]
 8005622:	464a      	mov	r2, r9
 8005624:	f7ff fb88 	bl	8004d38 <memcpy>
 8005628:	89a3      	ldrh	r3, [r4, #12]
 800562a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800562e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005632:	81a3      	strh	r3, [r4, #12]
 8005634:	6126      	str	r6, [r4, #16]
 8005636:	6165      	str	r5, [r4, #20]
 8005638:	444e      	add	r6, r9
 800563a:	eba5 0509 	sub.w	r5, r5, r9
 800563e:	6026      	str	r6, [r4, #0]
 8005640:	60a5      	str	r5, [r4, #8]
 8005642:	463e      	mov	r6, r7
 8005644:	42be      	cmp	r6, r7
 8005646:	d900      	bls.n	800564a <__ssputs_r+0x86>
 8005648:	463e      	mov	r6, r7
 800564a:	4632      	mov	r2, r6
 800564c:	6820      	ldr	r0, [r4, #0]
 800564e:	4641      	mov	r1, r8
 8005650:	f000 f966 	bl	8005920 <memmove>
 8005654:	68a3      	ldr	r3, [r4, #8]
 8005656:	6822      	ldr	r2, [r4, #0]
 8005658:	1b9b      	subs	r3, r3, r6
 800565a:	4432      	add	r2, r6
 800565c:	60a3      	str	r3, [r4, #8]
 800565e:	6022      	str	r2, [r4, #0]
 8005660:	2000      	movs	r0, #0
 8005662:	e7db      	b.n	800561c <__ssputs_r+0x58>
 8005664:	462a      	mov	r2, r5
 8005666:	f000 f981 	bl	800596c <_realloc_r>
 800566a:	4606      	mov	r6, r0
 800566c:	2800      	cmp	r0, #0
 800566e:	d1e1      	bne.n	8005634 <__ssputs_r+0x70>
 8005670:	6921      	ldr	r1, [r4, #16]
 8005672:	4650      	mov	r0, sl
 8005674:	f7ff fefc 	bl	8005470 <_free_r>
 8005678:	e7c7      	b.n	800560a <__ssputs_r+0x46>
	...

0800567c <_svfiprintf_r>:
 800567c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005680:	4698      	mov	r8, r3
 8005682:	898b      	ldrh	r3, [r1, #12]
 8005684:	061b      	lsls	r3, r3, #24
 8005686:	b09d      	sub	sp, #116	; 0x74
 8005688:	4607      	mov	r7, r0
 800568a:	460d      	mov	r5, r1
 800568c:	4614      	mov	r4, r2
 800568e:	d50e      	bpl.n	80056ae <_svfiprintf_r+0x32>
 8005690:	690b      	ldr	r3, [r1, #16]
 8005692:	b963      	cbnz	r3, 80056ae <_svfiprintf_r+0x32>
 8005694:	2140      	movs	r1, #64	; 0x40
 8005696:	f7ff ff3b 	bl	8005510 <_malloc_r>
 800569a:	6028      	str	r0, [r5, #0]
 800569c:	6128      	str	r0, [r5, #16]
 800569e:	b920      	cbnz	r0, 80056aa <_svfiprintf_r+0x2e>
 80056a0:	230c      	movs	r3, #12
 80056a2:	603b      	str	r3, [r7, #0]
 80056a4:	f04f 30ff 	mov.w	r0, #4294967295
 80056a8:	e0d1      	b.n	800584e <_svfiprintf_r+0x1d2>
 80056aa:	2340      	movs	r3, #64	; 0x40
 80056ac:	616b      	str	r3, [r5, #20]
 80056ae:	2300      	movs	r3, #0
 80056b0:	9309      	str	r3, [sp, #36]	; 0x24
 80056b2:	2320      	movs	r3, #32
 80056b4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80056b8:	f8cd 800c 	str.w	r8, [sp, #12]
 80056bc:	2330      	movs	r3, #48	; 0x30
 80056be:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8005868 <_svfiprintf_r+0x1ec>
 80056c2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80056c6:	f04f 0901 	mov.w	r9, #1
 80056ca:	4623      	mov	r3, r4
 80056cc:	469a      	mov	sl, r3
 80056ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 80056d2:	b10a      	cbz	r2, 80056d8 <_svfiprintf_r+0x5c>
 80056d4:	2a25      	cmp	r2, #37	; 0x25
 80056d6:	d1f9      	bne.n	80056cc <_svfiprintf_r+0x50>
 80056d8:	ebba 0b04 	subs.w	fp, sl, r4
 80056dc:	d00b      	beq.n	80056f6 <_svfiprintf_r+0x7a>
 80056de:	465b      	mov	r3, fp
 80056e0:	4622      	mov	r2, r4
 80056e2:	4629      	mov	r1, r5
 80056e4:	4638      	mov	r0, r7
 80056e6:	f7ff ff6d 	bl	80055c4 <__ssputs_r>
 80056ea:	3001      	adds	r0, #1
 80056ec:	f000 80aa 	beq.w	8005844 <_svfiprintf_r+0x1c8>
 80056f0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80056f2:	445a      	add	r2, fp
 80056f4:	9209      	str	r2, [sp, #36]	; 0x24
 80056f6:	f89a 3000 	ldrb.w	r3, [sl]
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	f000 80a2 	beq.w	8005844 <_svfiprintf_r+0x1c8>
 8005700:	2300      	movs	r3, #0
 8005702:	f04f 32ff 	mov.w	r2, #4294967295
 8005706:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800570a:	f10a 0a01 	add.w	sl, sl, #1
 800570e:	9304      	str	r3, [sp, #16]
 8005710:	9307      	str	r3, [sp, #28]
 8005712:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005716:	931a      	str	r3, [sp, #104]	; 0x68
 8005718:	4654      	mov	r4, sl
 800571a:	2205      	movs	r2, #5
 800571c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005720:	4851      	ldr	r0, [pc, #324]	; (8005868 <_svfiprintf_r+0x1ec>)
 8005722:	f7fa fd7d 	bl	8000220 <memchr>
 8005726:	9a04      	ldr	r2, [sp, #16]
 8005728:	b9d8      	cbnz	r0, 8005762 <_svfiprintf_r+0xe6>
 800572a:	06d0      	lsls	r0, r2, #27
 800572c:	bf44      	itt	mi
 800572e:	2320      	movmi	r3, #32
 8005730:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005734:	0711      	lsls	r1, r2, #28
 8005736:	bf44      	itt	mi
 8005738:	232b      	movmi	r3, #43	; 0x2b
 800573a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800573e:	f89a 3000 	ldrb.w	r3, [sl]
 8005742:	2b2a      	cmp	r3, #42	; 0x2a
 8005744:	d015      	beq.n	8005772 <_svfiprintf_r+0xf6>
 8005746:	9a07      	ldr	r2, [sp, #28]
 8005748:	4654      	mov	r4, sl
 800574a:	2000      	movs	r0, #0
 800574c:	f04f 0c0a 	mov.w	ip, #10
 8005750:	4621      	mov	r1, r4
 8005752:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005756:	3b30      	subs	r3, #48	; 0x30
 8005758:	2b09      	cmp	r3, #9
 800575a:	d94e      	bls.n	80057fa <_svfiprintf_r+0x17e>
 800575c:	b1b0      	cbz	r0, 800578c <_svfiprintf_r+0x110>
 800575e:	9207      	str	r2, [sp, #28]
 8005760:	e014      	b.n	800578c <_svfiprintf_r+0x110>
 8005762:	eba0 0308 	sub.w	r3, r0, r8
 8005766:	fa09 f303 	lsl.w	r3, r9, r3
 800576a:	4313      	orrs	r3, r2
 800576c:	9304      	str	r3, [sp, #16]
 800576e:	46a2      	mov	sl, r4
 8005770:	e7d2      	b.n	8005718 <_svfiprintf_r+0x9c>
 8005772:	9b03      	ldr	r3, [sp, #12]
 8005774:	1d19      	adds	r1, r3, #4
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	9103      	str	r1, [sp, #12]
 800577a:	2b00      	cmp	r3, #0
 800577c:	bfbb      	ittet	lt
 800577e:	425b      	neglt	r3, r3
 8005780:	f042 0202 	orrlt.w	r2, r2, #2
 8005784:	9307      	strge	r3, [sp, #28]
 8005786:	9307      	strlt	r3, [sp, #28]
 8005788:	bfb8      	it	lt
 800578a:	9204      	strlt	r2, [sp, #16]
 800578c:	7823      	ldrb	r3, [r4, #0]
 800578e:	2b2e      	cmp	r3, #46	; 0x2e
 8005790:	d10c      	bne.n	80057ac <_svfiprintf_r+0x130>
 8005792:	7863      	ldrb	r3, [r4, #1]
 8005794:	2b2a      	cmp	r3, #42	; 0x2a
 8005796:	d135      	bne.n	8005804 <_svfiprintf_r+0x188>
 8005798:	9b03      	ldr	r3, [sp, #12]
 800579a:	1d1a      	adds	r2, r3, #4
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	9203      	str	r2, [sp, #12]
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	bfb8      	it	lt
 80057a4:	f04f 33ff 	movlt.w	r3, #4294967295
 80057a8:	3402      	adds	r4, #2
 80057aa:	9305      	str	r3, [sp, #20]
 80057ac:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005878 <_svfiprintf_r+0x1fc>
 80057b0:	7821      	ldrb	r1, [r4, #0]
 80057b2:	2203      	movs	r2, #3
 80057b4:	4650      	mov	r0, sl
 80057b6:	f7fa fd33 	bl	8000220 <memchr>
 80057ba:	b140      	cbz	r0, 80057ce <_svfiprintf_r+0x152>
 80057bc:	2340      	movs	r3, #64	; 0x40
 80057be:	eba0 000a 	sub.w	r0, r0, sl
 80057c2:	fa03 f000 	lsl.w	r0, r3, r0
 80057c6:	9b04      	ldr	r3, [sp, #16]
 80057c8:	4303      	orrs	r3, r0
 80057ca:	3401      	adds	r4, #1
 80057cc:	9304      	str	r3, [sp, #16]
 80057ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80057d2:	4826      	ldr	r0, [pc, #152]	; (800586c <_svfiprintf_r+0x1f0>)
 80057d4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80057d8:	2206      	movs	r2, #6
 80057da:	f7fa fd21 	bl	8000220 <memchr>
 80057de:	2800      	cmp	r0, #0
 80057e0:	d038      	beq.n	8005854 <_svfiprintf_r+0x1d8>
 80057e2:	4b23      	ldr	r3, [pc, #140]	; (8005870 <_svfiprintf_r+0x1f4>)
 80057e4:	bb1b      	cbnz	r3, 800582e <_svfiprintf_r+0x1b2>
 80057e6:	9b03      	ldr	r3, [sp, #12]
 80057e8:	3307      	adds	r3, #7
 80057ea:	f023 0307 	bic.w	r3, r3, #7
 80057ee:	3308      	adds	r3, #8
 80057f0:	9303      	str	r3, [sp, #12]
 80057f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80057f4:	4433      	add	r3, r6
 80057f6:	9309      	str	r3, [sp, #36]	; 0x24
 80057f8:	e767      	b.n	80056ca <_svfiprintf_r+0x4e>
 80057fa:	fb0c 3202 	mla	r2, ip, r2, r3
 80057fe:	460c      	mov	r4, r1
 8005800:	2001      	movs	r0, #1
 8005802:	e7a5      	b.n	8005750 <_svfiprintf_r+0xd4>
 8005804:	2300      	movs	r3, #0
 8005806:	3401      	adds	r4, #1
 8005808:	9305      	str	r3, [sp, #20]
 800580a:	4619      	mov	r1, r3
 800580c:	f04f 0c0a 	mov.w	ip, #10
 8005810:	4620      	mov	r0, r4
 8005812:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005816:	3a30      	subs	r2, #48	; 0x30
 8005818:	2a09      	cmp	r2, #9
 800581a:	d903      	bls.n	8005824 <_svfiprintf_r+0x1a8>
 800581c:	2b00      	cmp	r3, #0
 800581e:	d0c5      	beq.n	80057ac <_svfiprintf_r+0x130>
 8005820:	9105      	str	r1, [sp, #20]
 8005822:	e7c3      	b.n	80057ac <_svfiprintf_r+0x130>
 8005824:	fb0c 2101 	mla	r1, ip, r1, r2
 8005828:	4604      	mov	r4, r0
 800582a:	2301      	movs	r3, #1
 800582c:	e7f0      	b.n	8005810 <_svfiprintf_r+0x194>
 800582e:	ab03      	add	r3, sp, #12
 8005830:	9300      	str	r3, [sp, #0]
 8005832:	462a      	mov	r2, r5
 8005834:	4b0f      	ldr	r3, [pc, #60]	; (8005874 <_svfiprintf_r+0x1f8>)
 8005836:	a904      	add	r1, sp, #16
 8005838:	4638      	mov	r0, r7
 800583a:	f7fe f80f 	bl	800385c <_printf_float>
 800583e:	1c42      	adds	r2, r0, #1
 8005840:	4606      	mov	r6, r0
 8005842:	d1d6      	bne.n	80057f2 <_svfiprintf_r+0x176>
 8005844:	89ab      	ldrh	r3, [r5, #12]
 8005846:	065b      	lsls	r3, r3, #25
 8005848:	f53f af2c 	bmi.w	80056a4 <_svfiprintf_r+0x28>
 800584c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800584e:	b01d      	add	sp, #116	; 0x74
 8005850:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005854:	ab03      	add	r3, sp, #12
 8005856:	9300      	str	r3, [sp, #0]
 8005858:	462a      	mov	r2, r5
 800585a:	4b06      	ldr	r3, [pc, #24]	; (8005874 <_svfiprintf_r+0x1f8>)
 800585c:	a904      	add	r1, sp, #16
 800585e:	4638      	mov	r0, r7
 8005860:	f7fe faa0 	bl	8003da4 <_printf_i>
 8005864:	e7eb      	b.n	800583e <_svfiprintf_r+0x1c2>
 8005866:	bf00      	nop
 8005868:	0800685c 	.word	0x0800685c
 800586c:	08006866 	.word	0x08006866
 8005870:	0800385d 	.word	0x0800385d
 8005874:	080055c5 	.word	0x080055c5
 8005878:	08006862 	.word	0x08006862

0800587c <_sbrk_r>:
 800587c:	b538      	push	{r3, r4, r5, lr}
 800587e:	4d06      	ldr	r5, [pc, #24]	; (8005898 <_sbrk_r+0x1c>)
 8005880:	2300      	movs	r3, #0
 8005882:	4604      	mov	r4, r0
 8005884:	4608      	mov	r0, r1
 8005886:	602b      	str	r3, [r5, #0]
 8005888:	f000 fe14 	bl	80064b4 <_sbrk>
 800588c:	1c43      	adds	r3, r0, #1
 800588e:	d102      	bne.n	8005896 <_sbrk_r+0x1a>
 8005890:	682b      	ldr	r3, [r5, #0]
 8005892:	b103      	cbz	r3, 8005896 <_sbrk_r+0x1a>
 8005894:	6023      	str	r3, [r4, #0]
 8005896:	bd38      	pop	{r3, r4, r5, pc}
 8005898:	2000026c 	.word	0x2000026c

0800589c <__assert_func>:
 800589c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800589e:	4614      	mov	r4, r2
 80058a0:	461a      	mov	r2, r3
 80058a2:	4b09      	ldr	r3, [pc, #36]	; (80058c8 <__assert_func+0x2c>)
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	4605      	mov	r5, r0
 80058a8:	68d8      	ldr	r0, [r3, #12]
 80058aa:	b14c      	cbz	r4, 80058c0 <__assert_func+0x24>
 80058ac:	4b07      	ldr	r3, [pc, #28]	; (80058cc <__assert_func+0x30>)
 80058ae:	9100      	str	r1, [sp, #0]
 80058b0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80058b4:	4906      	ldr	r1, [pc, #24]	; (80058d0 <__assert_func+0x34>)
 80058b6:	462b      	mov	r3, r5
 80058b8:	f000 f80e 	bl	80058d8 <fiprintf>
 80058bc:	f000 faa4 	bl	8005e08 <abort>
 80058c0:	4b04      	ldr	r3, [pc, #16]	; (80058d4 <__assert_func+0x38>)
 80058c2:	461c      	mov	r4, r3
 80058c4:	e7f3      	b.n	80058ae <__assert_func+0x12>
 80058c6:	bf00      	nop
 80058c8:	2000000c 	.word	0x2000000c
 80058cc:	0800686d 	.word	0x0800686d
 80058d0:	0800687a 	.word	0x0800687a
 80058d4:	080068a8 	.word	0x080068a8

080058d8 <fiprintf>:
 80058d8:	b40e      	push	{r1, r2, r3}
 80058da:	b503      	push	{r0, r1, lr}
 80058dc:	4601      	mov	r1, r0
 80058de:	ab03      	add	r3, sp, #12
 80058e0:	4805      	ldr	r0, [pc, #20]	; (80058f8 <fiprintf+0x20>)
 80058e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80058e6:	6800      	ldr	r0, [r0, #0]
 80058e8:	9301      	str	r3, [sp, #4]
 80058ea:	f000 f88f 	bl	8005a0c <_vfiprintf_r>
 80058ee:	b002      	add	sp, #8
 80058f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80058f4:	b003      	add	sp, #12
 80058f6:	4770      	bx	lr
 80058f8:	2000000c 	.word	0x2000000c

080058fc <__ascii_mbtowc>:
 80058fc:	b082      	sub	sp, #8
 80058fe:	b901      	cbnz	r1, 8005902 <__ascii_mbtowc+0x6>
 8005900:	a901      	add	r1, sp, #4
 8005902:	b142      	cbz	r2, 8005916 <__ascii_mbtowc+0x1a>
 8005904:	b14b      	cbz	r3, 800591a <__ascii_mbtowc+0x1e>
 8005906:	7813      	ldrb	r3, [r2, #0]
 8005908:	600b      	str	r3, [r1, #0]
 800590a:	7812      	ldrb	r2, [r2, #0]
 800590c:	1e10      	subs	r0, r2, #0
 800590e:	bf18      	it	ne
 8005910:	2001      	movne	r0, #1
 8005912:	b002      	add	sp, #8
 8005914:	4770      	bx	lr
 8005916:	4610      	mov	r0, r2
 8005918:	e7fb      	b.n	8005912 <__ascii_mbtowc+0x16>
 800591a:	f06f 0001 	mvn.w	r0, #1
 800591e:	e7f8      	b.n	8005912 <__ascii_mbtowc+0x16>

08005920 <memmove>:
 8005920:	4288      	cmp	r0, r1
 8005922:	b510      	push	{r4, lr}
 8005924:	eb01 0402 	add.w	r4, r1, r2
 8005928:	d902      	bls.n	8005930 <memmove+0x10>
 800592a:	4284      	cmp	r4, r0
 800592c:	4623      	mov	r3, r4
 800592e:	d807      	bhi.n	8005940 <memmove+0x20>
 8005930:	1e43      	subs	r3, r0, #1
 8005932:	42a1      	cmp	r1, r4
 8005934:	d008      	beq.n	8005948 <memmove+0x28>
 8005936:	f811 2b01 	ldrb.w	r2, [r1], #1
 800593a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800593e:	e7f8      	b.n	8005932 <memmove+0x12>
 8005940:	4402      	add	r2, r0
 8005942:	4601      	mov	r1, r0
 8005944:	428a      	cmp	r2, r1
 8005946:	d100      	bne.n	800594a <memmove+0x2a>
 8005948:	bd10      	pop	{r4, pc}
 800594a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800594e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005952:	e7f7      	b.n	8005944 <memmove+0x24>

08005954 <__malloc_lock>:
 8005954:	4801      	ldr	r0, [pc, #4]	; (800595c <__malloc_lock+0x8>)
 8005956:	f000 bc17 	b.w	8006188 <__retarget_lock_acquire_recursive>
 800595a:	bf00      	nop
 800595c:	20000274 	.word	0x20000274

08005960 <__malloc_unlock>:
 8005960:	4801      	ldr	r0, [pc, #4]	; (8005968 <__malloc_unlock+0x8>)
 8005962:	f000 bc12 	b.w	800618a <__retarget_lock_release_recursive>
 8005966:	bf00      	nop
 8005968:	20000274 	.word	0x20000274

0800596c <_realloc_r>:
 800596c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800596e:	4607      	mov	r7, r0
 8005970:	4614      	mov	r4, r2
 8005972:	460e      	mov	r6, r1
 8005974:	b921      	cbnz	r1, 8005980 <_realloc_r+0x14>
 8005976:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800597a:	4611      	mov	r1, r2
 800597c:	f7ff bdc8 	b.w	8005510 <_malloc_r>
 8005980:	b922      	cbnz	r2, 800598c <_realloc_r+0x20>
 8005982:	f7ff fd75 	bl	8005470 <_free_r>
 8005986:	4625      	mov	r5, r4
 8005988:	4628      	mov	r0, r5
 800598a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800598c:	f000 fc62 	bl	8006254 <_malloc_usable_size_r>
 8005990:	42a0      	cmp	r0, r4
 8005992:	d20f      	bcs.n	80059b4 <_realloc_r+0x48>
 8005994:	4621      	mov	r1, r4
 8005996:	4638      	mov	r0, r7
 8005998:	f7ff fdba 	bl	8005510 <_malloc_r>
 800599c:	4605      	mov	r5, r0
 800599e:	2800      	cmp	r0, #0
 80059a0:	d0f2      	beq.n	8005988 <_realloc_r+0x1c>
 80059a2:	4631      	mov	r1, r6
 80059a4:	4622      	mov	r2, r4
 80059a6:	f7ff f9c7 	bl	8004d38 <memcpy>
 80059aa:	4631      	mov	r1, r6
 80059ac:	4638      	mov	r0, r7
 80059ae:	f7ff fd5f 	bl	8005470 <_free_r>
 80059b2:	e7e9      	b.n	8005988 <_realloc_r+0x1c>
 80059b4:	4635      	mov	r5, r6
 80059b6:	e7e7      	b.n	8005988 <_realloc_r+0x1c>

080059b8 <__sfputc_r>:
 80059b8:	6893      	ldr	r3, [r2, #8]
 80059ba:	3b01      	subs	r3, #1
 80059bc:	2b00      	cmp	r3, #0
 80059be:	b410      	push	{r4}
 80059c0:	6093      	str	r3, [r2, #8]
 80059c2:	da08      	bge.n	80059d6 <__sfputc_r+0x1e>
 80059c4:	6994      	ldr	r4, [r2, #24]
 80059c6:	42a3      	cmp	r3, r4
 80059c8:	db01      	blt.n	80059ce <__sfputc_r+0x16>
 80059ca:	290a      	cmp	r1, #10
 80059cc:	d103      	bne.n	80059d6 <__sfputc_r+0x1e>
 80059ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 80059d2:	f000 b94b 	b.w	8005c6c <__swbuf_r>
 80059d6:	6813      	ldr	r3, [r2, #0]
 80059d8:	1c58      	adds	r0, r3, #1
 80059da:	6010      	str	r0, [r2, #0]
 80059dc:	7019      	strb	r1, [r3, #0]
 80059de:	4608      	mov	r0, r1
 80059e0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80059e4:	4770      	bx	lr

080059e6 <__sfputs_r>:
 80059e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059e8:	4606      	mov	r6, r0
 80059ea:	460f      	mov	r7, r1
 80059ec:	4614      	mov	r4, r2
 80059ee:	18d5      	adds	r5, r2, r3
 80059f0:	42ac      	cmp	r4, r5
 80059f2:	d101      	bne.n	80059f8 <__sfputs_r+0x12>
 80059f4:	2000      	movs	r0, #0
 80059f6:	e007      	b.n	8005a08 <__sfputs_r+0x22>
 80059f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80059fc:	463a      	mov	r2, r7
 80059fe:	4630      	mov	r0, r6
 8005a00:	f7ff ffda 	bl	80059b8 <__sfputc_r>
 8005a04:	1c43      	adds	r3, r0, #1
 8005a06:	d1f3      	bne.n	80059f0 <__sfputs_r+0xa>
 8005a08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005a0c <_vfiprintf_r>:
 8005a0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a10:	460d      	mov	r5, r1
 8005a12:	b09d      	sub	sp, #116	; 0x74
 8005a14:	4614      	mov	r4, r2
 8005a16:	4698      	mov	r8, r3
 8005a18:	4606      	mov	r6, r0
 8005a1a:	b118      	cbz	r0, 8005a24 <_vfiprintf_r+0x18>
 8005a1c:	6983      	ldr	r3, [r0, #24]
 8005a1e:	b90b      	cbnz	r3, 8005a24 <_vfiprintf_r+0x18>
 8005a20:	f000 fb14 	bl	800604c <__sinit>
 8005a24:	4b89      	ldr	r3, [pc, #548]	; (8005c4c <_vfiprintf_r+0x240>)
 8005a26:	429d      	cmp	r5, r3
 8005a28:	d11b      	bne.n	8005a62 <_vfiprintf_r+0x56>
 8005a2a:	6875      	ldr	r5, [r6, #4]
 8005a2c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005a2e:	07d9      	lsls	r1, r3, #31
 8005a30:	d405      	bmi.n	8005a3e <_vfiprintf_r+0x32>
 8005a32:	89ab      	ldrh	r3, [r5, #12]
 8005a34:	059a      	lsls	r2, r3, #22
 8005a36:	d402      	bmi.n	8005a3e <_vfiprintf_r+0x32>
 8005a38:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005a3a:	f000 fba5 	bl	8006188 <__retarget_lock_acquire_recursive>
 8005a3e:	89ab      	ldrh	r3, [r5, #12]
 8005a40:	071b      	lsls	r3, r3, #28
 8005a42:	d501      	bpl.n	8005a48 <_vfiprintf_r+0x3c>
 8005a44:	692b      	ldr	r3, [r5, #16]
 8005a46:	b9eb      	cbnz	r3, 8005a84 <_vfiprintf_r+0x78>
 8005a48:	4629      	mov	r1, r5
 8005a4a:	4630      	mov	r0, r6
 8005a4c:	f000 f96e 	bl	8005d2c <__swsetup_r>
 8005a50:	b1c0      	cbz	r0, 8005a84 <_vfiprintf_r+0x78>
 8005a52:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005a54:	07dc      	lsls	r4, r3, #31
 8005a56:	d50e      	bpl.n	8005a76 <_vfiprintf_r+0x6a>
 8005a58:	f04f 30ff 	mov.w	r0, #4294967295
 8005a5c:	b01d      	add	sp, #116	; 0x74
 8005a5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a62:	4b7b      	ldr	r3, [pc, #492]	; (8005c50 <_vfiprintf_r+0x244>)
 8005a64:	429d      	cmp	r5, r3
 8005a66:	d101      	bne.n	8005a6c <_vfiprintf_r+0x60>
 8005a68:	68b5      	ldr	r5, [r6, #8]
 8005a6a:	e7df      	b.n	8005a2c <_vfiprintf_r+0x20>
 8005a6c:	4b79      	ldr	r3, [pc, #484]	; (8005c54 <_vfiprintf_r+0x248>)
 8005a6e:	429d      	cmp	r5, r3
 8005a70:	bf08      	it	eq
 8005a72:	68f5      	ldreq	r5, [r6, #12]
 8005a74:	e7da      	b.n	8005a2c <_vfiprintf_r+0x20>
 8005a76:	89ab      	ldrh	r3, [r5, #12]
 8005a78:	0598      	lsls	r0, r3, #22
 8005a7a:	d4ed      	bmi.n	8005a58 <_vfiprintf_r+0x4c>
 8005a7c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005a7e:	f000 fb84 	bl	800618a <__retarget_lock_release_recursive>
 8005a82:	e7e9      	b.n	8005a58 <_vfiprintf_r+0x4c>
 8005a84:	2300      	movs	r3, #0
 8005a86:	9309      	str	r3, [sp, #36]	; 0x24
 8005a88:	2320      	movs	r3, #32
 8005a8a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005a8e:	f8cd 800c 	str.w	r8, [sp, #12]
 8005a92:	2330      	movs	r3, #48	; 0x30
 8005a94:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8005c58 <_vfiprintf_r+0x24c>
 8005a98:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005a9c:	f04f 0901 	mov.w	r9, #1
 8005aa0:	4623      	mov	r3, r4
 8005aa2:	469a      	mov	sl, r3
 8005aa4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005aa8:	b10a      	cbz	r2, 8005aae <_vfiprintf_r+0xa2>
 8005aaa:	2a25      	cmp	r2, #37	; 0x25
 8005aac:	d1f9      	bne.n	8005aa2 <_vfiprintf_r+0x96>
 8005aae:	ebba 0b04 	subs.w	fp, sl, r4
 8005ab2:	d00b      	beq.n	8005acc <_vfiprintf_r+0xc0>
 8005ab4:	465b      	mov	r3, fp
 8005ab6:	4622      	mov	r2, r4
 8005ab8:	4629      	mov	r1, r5
 8005aba:	4630      	mov	r0, r6
 8005abc:	f7ff ff93 	bl	80059e6 <__sfputs_r>
 8005ac0:	3001      	adds	r0, #1
 8005ac2:	f000 80aa 	beq.w	8005c1a <_vfiprintf_r+0x20e>
 8005ac6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005ac8:	445a      	add	r2, fp
 8005aca:	9209      	str	r2, [sp, #36]	; 0x24
 8005acc:	f89a 3000 	ldrb.w	r3, [sl]
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	f000 80a2 	beq.w	8005c1a <_vfiprintf_r+0x20e>
 8005ad6:	2300      	movs	r3, #0
 8005ad8:	f04f 32ff 	mov.w	r2, #4294967295
 8005adc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005ae0:	f10a 0a01 	add.w	sl, sl, #1
 8005ae4:	9304      	str	r3, [sp, #16]
 8005ae6:	9307      	str	r3, [sp, #28]
 8005ae8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005aec:	931a      	str	r3, [sp, #104]	; 0x68
 8005aee:	4654      	mov	r4, sl
 8005af0:	2205      	movs	r2, #5
 8005af2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005af6:	4858      	ldr	r0, [pc, #352]	; (8005c58 <_vfiprintf_r+0x24c>)
 8005af8:	f7fa fb92 	bl	8000220 <memchr>
 8005afc:	9a04      	ldr	r2, [sp, #16]
 8005afe:	b9d8      	cbnz	r0, 8005b38 <_vfiprintf_r+0x12c>
 8005b00:	06d1      	lsls	r1, r2, #27
 8005b02:	bf44      	itt	mi
 8005b04:	2320      	movmi	r3, #32
 8005b06:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005b0a:	0713      	lsls	r3, r2, #28
 8005b0c:	bf44      	itt	mi
 8005b0e:	232b      	movmi	r3, #43	; 0x2b
 8005b10:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005b14:	f89a 3000 	ldrb.w	r3, [sl]
 8005b18:	2b2a      	cmp	r3, #42	; 0x2a
 8005b1a:	d015      	beq.n	8005b48 <_vfiprintf_r+0x13c>
 8005b1c:	9a07      	ldr	r2, [sp, #28]
 8005b1e:	4654      	mov	r4, sl
 8005b20:	2000      	movs	r0, #0
 8005b22:	f04f 0c0a 	mov.w	ip, #10
 8005b26:	4621      	mov	r1, r4
 8005b28:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005b2c:	3b30      	subs	r3, #48	; 0x30
 8005b2e:	2b09      	cmp	r3, #9
 8005b30:	d94e      	bls.n	8005bd0 <_vfiprintf_r+0x1c4>
 8005b32:	b1b0      	cbz	r0, 8005b62 <_vfiprintf_r+0x156>
 8005b34:	9207      	str	r2, [sp, #28]
 8005b36:	e014      	b.n	8005b62 <_vfiprintf_r+0x156>
 8005b38:	eba0 0308 	sub.w	r3, r0, r8
 8005b3c:	fa09 f303 	lsl.w	r3, r9, r3
 8005b40:	4313      	orrs	r3, r2
 8005b42:	9304      	str	r3, [sp, #16]
 8005b44:	46a2      	mov	sl, r4
 8005b46:	e7d2      	b.n	8005aee <_vfiprintf_r+0xe2>
 8005b48:	9b03      	ldr	r3, [sp, #12]
 8005b4a:	1d19      	adds	r1, r3, #4
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	9103      	str	r1, [sp, #12]
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	bfbb      	ittet	lt
 8005b54:	425b      	neglt	r3, r3
 8005b56:	f042 0202 	orrlt.w	r2, r2, #2
 8005b5a:	9307      	strge	r3, [sp, #28]
 8005b5c:	9307      	strlt	r3, [sp, #28]
 8005b5e:	bfb8      	it	lt
 8005b60:	9204      	strlt	r2, [sp, #16]
 8005b62:	7823      	ldrb	r3, [r4, #0]
 8005b64:	2b2e      	cmp	r3, #46	; 0x2e
 8005b66:	d10c      	bne.n	8005b82 <_vfiprintf_r+0x176>
 8005b68:	7863      	ldrb	r3, [r4, #1]
 8005b6a:	2b2a      	cmp	r3, #42	; 0x2a
 8005b6c:	d135      	bne.n	8005bda <_vfiprintf_r+0x1ce>
 8005b6e:	9b03      	ldr	r3, [sp, #12]
 8005b70:	1d1a      	adds	r2, r3, #4
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	9203      	str	r2, [sp, #12]
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	bfb8      	it	lt
 8005b7a:	f04f 33ff 	movlt.w	r3, #4294967295
 8005b7e:	3402      	adds	r4, #2
 8005b80:	9305      	str	r3, [sp, #20]
 8005b82:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005c68 <_vfiprintf_r+0x25c>
 8005b86:	7821      	ldrb	r1, [r4, #0]
 8005b88:	2203      	movs	r2, #3
 8005b8a:	4650      	mov	r0, sl
 8005b8c:	f7fa fb48 	bl	8000220 <memchr>
 8005b90:	b140      	cbz	r0, 8005ba4 <_vfiprintf_r+0x198>
 8005b92:	2340      	movs	r3, #64	; 0x40
 8005b94:	eba0 000a 	sub.w	r0, r0, sl
 8005b98:	fa03 f000 	lsl.w	r0, r3, r0
 8005b9c:	9b04      	ldr	r3, [sp, #16]
 8005b9e:	4303      	orrs	r3, r0
 8005ba0:	3401      	adds	r4, #1
 8005ba2:	9304      	str	r3, [sp, #16]
 8005ba4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005ba8:	482c      	ldr	r0, [pc, #176]	; (8005c5c <_vfiprintf_r+0x250>)
 8005baa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005bae:	2206      	movs	r2, #6
 8005bb0:	f7fa fb36 	bl	8000220 <memchr>
 8005bb4:	2800      	cmp	r0, #0
 8005bb6:	d03f      	beq.n	8005c38 <_vfiprintf_r+0x22c>
 8005bb8:	4b29      	ldr	r3, [pc, #164]	; (8005c60 <_vfiprintf_r+0x254>)
 8005bba:	bb1b      	cbnz	r3, 8005c04 <_vfiprintf_r+0x1f8>
 8005bbc:	9b03      	ldr	r3, [sp, #12]
 8005bbe:	3307      	adds	r3, #7
 8005bc0:	f023 0307 	bic.w	r3, r3, #7
 8005bc4:	3308      	adds	r3, #8
 8005bc6:	9303      	str	r3, [sp, #12]
 8005bc8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005bca:	443b      	add	r3, r7
 8005bcc:	9309      	str	r3, [sp, #36]	; 0x24
 8005bce:	e767      	b.n	8005aa0 <_vfiprintf_r+0x94>
 8005bd0:	fb0c 3202 	mla	r2, ip, r2, r3
 8005bd4:	460c      	mov	r4, r1
 8005bd6:	2001      	movs	r0, #1
 8005bd8:	e7a5      	b.n	8005b26 <_vfiprintf_r+0x11a>
 8005bda:	2300      	movs	r3, #0
 8005bdc:	3401      	adds	r4, #1
 8005bde:	9305      	str	r3, [sp, #20]
 8005be0:	4619      	mov	r1, r3
 8005be2:	f04f 0c0a 	mov.w	ip, #10
 8005be6:	4620      	mov	r0, r4
 8005be8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005bec:	3a30      	subs	r2, #48	; 0x30
 8005bee:	2a09      	cmp	r2, #9
 8005bf0:	d903      	bls.n	8005bfa <_vfiprintf_r+0x1ee>
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d0c5      	beq.n	8005b82 <_vfiprintf_r+0x176>
 8005bf6:	9105      	str	r1, [sp, #20]
 8005bf8:	e7c3      	b.n	8005b82 <_vfiprintf_r+0x176>
 8005bfa:	fb0c 2101 	mla	r1, ip, r1, r2
 8005bfe:	4604      	mov	r4, r0
 8005c00:	2301      	movs	r3, #1
 8005c02:	e7f0      	b.n	8005be6 <_vfiprintf_r+0x1da>
 8005c04:	ab03      	add	r3, sp, #12
 8005c06:	9300      	str	r3, [sp, #0]
 8005c08:	462a      	mov	r2, r5
 8005c0a:	4b16      	ldr	r3, [pc, #88]	; (8005c64 <_vfiprintf_r+0x258>)
 8005c0c:	a904      	add	r1, sp, #16
 8005c0e:	4630      	mov	r0, r6
 8005c10:	f7fd fe24 	bl	800385c <_printf_float>
 8005c14:	4607      	mov	r7, r0
 8005c16:	1c78      	adds	r0, r7, #1
 8005c18:	d1d6      	bne.n	8005bc8 <_vfiprintf_r+0x1bc>
 8005c1a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005c1c:	07d9      	lsls	r1, r3, #31
 8005c1e:	d405      	bmi.n	8005c2c <_vfiprintf_r+0x220>
 8005c20:	89ab      	ldrh	r3, [r5, #12]
 8005c22:	059a      	lsls	r2, r3, #22
 8005c24:	d402      	bmi.n	8005c2c <_vfiprintf_r+0x220>
 8005c26:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005c28:	f000 faaf 	bl	800618a <__retarget_lock_release_recursive>
 8005c2c:	89ab      	ldrh	r3, [r5, #12]
 8005c2e:	065b      	lsls	r3, r3, #25
 8005c30:	f53f af12 	bmi.w	8005a58 <_vfiprintf_r+0x4c>
 8005c34:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005c36:	e711      	b.n	8005a5c <_vfiprintf_r+0x50>
 8005c38:	ab03      	add	r3, sp, #12
 8005c3a:	9300      	str	r3, [sp, #0]
 8005c3c:	462a      	mov	r2, r5
 8005c3e:	4b09      	ldr	r3, [pc, #36]	; (8005c64 <_vfiprintf_r+0x258>)
 8005c40:	a904      	add	r1, sp, #16
 8005c42:	4630      	mov	r0, r6
 8005c44:	f7fe f8ae 	bl	8003da4 <_printf_i>
 8005c48:	e7e4      	b.n	8005c14 <_vfiprintf_r+0x208>
 8005c4a:	bf00      	nop
 8005c4c:	080069d4 	.word	0x080069d4
 8005c50:	080069f4 	.word	0x080069f4
 8005c54:	080069b4 	.word	0x080069b4
 8005c58:	0800685c 	.word	0x0800685c
 8005c5c:	08006866 	.word	0x08006866
 8005c60:	0800385d 	.word	0x0800385d
 8005c64:	080059e7 	.word	0x080059e7
 8005c68:	08006862 	.word	0x08006862

08005c6c <__swbuf_r>:
 8005c6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c6e:	460e      	mov	r6, r1
 8005c70:	4614      	mov	r4, r2
 8005c72:	4605      	mov	r5, r0
 8005c74:	b118      	cbz	r0, 8005c7e <__swbuf_r+0x12>
 8005c76:	6983      	ldr	r3, [r0, #24]
 8005c78:	b90b      	cbnz	r3, 8005c7e <__swbuf_r+0x12>
 8005c7a:	f000 f9e7 	bl	800604c <__sinit>
 8005c7e:	4b21      	ldr	r3, [pc, #132]	; (8005d04 <__swbuf_r+0x98>)
 8005c80:	429c      	cmp	r4, r3
 8005c82:	d12b      	bne.n	8005cdc <__swbuf_r+0x70>
 8005c84:	686c      	ldr	r4, [r5, #4]
 8005c86:	69a3      	ldr	r3, [r4, #24]
 8005c88:	60a3      	str	r3, [r4, #8]
 8005c8a:	89a3      	ldrh	r3, [r4, #12]
 8005c8c:	071a      	lsls	r2, r3, #28
 8005c8e:	d52f      	bpl.n	8005cf0 <__swbuf_r+0x84>
 8005c90:	6923      	ldr	r3, [r4, #16]
 8005c92:	b36b      	cbz	r3, 8005cf0 <__swbuf_r+0x84>
 8005c94:	6923      	ldr	r3, [r4, #16]
 8005c96:	6820      	ldr	r0, [r4, #0]
 8005c98:	1ac0      	subs	r0, r0, r3
 8005c9a:	6963      	ldr	r3, [r4, #20]
 8005c9c:	b2f6      	uxtb	r6, r6
 8005c9e:	4283      	cmp	r3, r0
 8005ca0:	4637      	mov	r7, r6
 8005ca2:	dc04      	bgt.n	8005cae <__swbuf_r+0x42>
 8005ca4:	4621      	mov	r1, r4
 8005ca6:	4628      	mov	r0, r5
 8005ca8:	f000 f93c 	bl	8005f24 <_fflush_r>
 8005cac:	bb30      	cbnz	r0, 8005cfc <__swbuf_r+0x90>
 8005cae:	68a3      	ldr	r3, [r4, #8]
 8005cb0:	3b01      	subs	r3, #1
 8005cb2:	60a3      	str	r3, [r4, #8]
 8005cb4:	6823      	ldr	r3, [r4, #0]
 8005cb6:	1c5a      	adds	r2, r3, #1
 8005cb8:	6022      	str	r2, [r4, #0]
 8005cba:	701e      	strb	r6, [r3, #0]
 8005cbc:	6963      	ldr	r3, [r4, #20]
 8005cbe:	3001      	adds	r0, #1
 8005cc0:	4283      	cmp	r3, r0
 8005cc2:	d004      	beq.n	8005cce <__swbuf_r+0x62>
 8005cc4:	89a3      	ldrh	r3, [r4, #12]
 8005cc6:	07db      	lsls	r3, r3, #31
 8005cc8:	d506      	bpl.n	8005cd8 <__swbuf_r+0x6c>
 8005cca:	2e0a      	cmp	r6, #10
 8005ccc:	d104      	bne.n	8005cd8 <__swbuf_r+0x6c>
 8005cce:	4621      	mov	r1, r4
 8005cd0:	4628      	mov	r0, r5
 8005cd2:	f000 f927 	bl	8005f24 <_fflush_r>
 8005cd6:	b988      	cbnz	r0, 8005cfc <__swbuf_r+0x90>
 8005cd8:	4638      	mov	r0, r7
 8005cda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005cdc:	4b0a      	ldr	r3, [pc, #40]	; (8005d08 <__swbuf_r+0x9c>)
 8005cde:	429c      	cmp	r4, r3
 8005ce0:	d101      	bne.n	8005ce6 <__swbuf_r+0x7a>
 8005ce2:	68ac      	ldr	r4, [r5, #8]
 8005ce4:	e7cf      	b.n	8005c86 <__swbuf_r+0x1a>
 8005ce6:	4b09      	ldr	r3, [pc, #36]	; (8005d0c <__swbuf_r+0xa0>)
 8005ce8:	429c      	cmp	r4, r3
 8005cea:	bf08      	it	eq
 8005cec:	68ec      	ldreq	r4, [r5, #12]
 8005cee:	e7ca      	b.n	8005c86 <__swbuf_r+0x1a>
 8005cf0:	4621      	mov	r1, r4
 8005cf2:	4628      	mov	r0, r5
 8005cf4:	f000 f81a 	bl	8005d2c <__swsetup_r>
 8005cf8:	2800      	cmp	r0, #0
 8005cfa:	d0cb      	beq.n	8005c94 <__swbuf_r+0x28>
 8005cfc:	f04f 37ff 	mov.w	r7, #4294967295
 8005d00:	e7ea      	b.n	8005cd8 <__swbuf_r+0x6c>
 8005d02:	bf00      	nop
 8005d04:	080069d4 	.word	0x080069d4
 8005d08:	080069f4 	.word	0x080069f4
 8005d0c:	080069b4 	.word	0x080069b4

08005d10 <__ascii_wctomb>:
 8005d10:	b149      	cbz	r1, 8005d26 <__ascii_wctomb+0x16>
 8005d12:	2aff      	cmp	r2, #255	; 0xff
 8005d14:	bf85      	ittet	hi
 8005d16:	238a      	movhi	r3, #138	; 0x8a
 8005d18:	6003      	strhi	r3, [r0, #0]
 8005d1a:	700a      	strbls	r2, [r1, #0]
 8005d1c:	f04f 30ff 	movhi.w	r0, #4294967295
 8005d20:	bf98      	it	ls
 8005d22:	2001      	movls	r0, #1
 8005d24:	4770      	bx	lr
 8005d26:	4608      	mov	r0, r1
 8005d28:	4770      	bx	lr
	...

08005d2c <__swsetup_r>:
 8005d2c:	4b32      	ldr	r3, [pc, #200]	; (8005df8 <__swsetup_r+0xcc>)
 8005d2e:	b570      	push	{r4, r5, r6, lr}
 8005d30:	681d      	ldr	r5, [r3, #0]
 8005d32:	4606      	mov	r6, r0
 8005d34:	460c      	mov	r4, r1
 8005d36:	b125      	cbz	r5, 8005d42 <__swsetup_r+0x16>
 8005d38:	69ab      	ldr	r3, [r5, #24]
 8005d3a:	b913      	cbnz	r3, 8005d42 <__swsetup_r+0x16>
 8005d3c:	4628      	mov	r0, r5
 8005d3e:	f000 f985 	bl	800604c <__sinit>
 8005d42:	4b2e      	ldr	r3, [pc, #184]	; (8005dfc <__swsetup_r+0xd0>)
 8005d44:	429c      	cmp	r4, r3
 8005d46:	d10f      	bne.n	8005d68 <__swsetup_r+0x3c>
 8005d48:	686c      	ldr	r4, [r5, #4]
 8005d4a:	89a3      	ldrh	r3, [r4, #12]
 8005d4c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005d50:	0719      	lsls	r1, r3, #28
 8005d52:	d42c      	bmi.n	8005dae <__swsetup_r+0x82>
 8005d54:	06dd      	lsls	r5, r3, #27
 8005d56:	d411      	bmi.n	8005d7c <__swsetup_r+0x50>
 8005d58:	2309      	movs	r3, #9
 8005d5a:	6033      	str	r3, [r6, #0]
 8005d5c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005d60:	81a3      	strh	r3, [r4, #12]
 8005d62:	f04f 30ff 	mov.w	r0, #4294967295
 8005d66:	e03e      	b.n	8005de6 <__swsetup_r+0xba>
 8005d68:	4b25      	ldr	r3, [pc, #148]	; (8005e00 <__swsetup_r+0xd4>)
 8005d6a:	429c      	cmp	r4, r3
 8005d6c:	d101      	bne.n	8005d72 <__swsetup_r+0x46>
 8005d6e:	68ac      	ldr	r4, [r5, #8]
 8005d70:	e7eb      	b.n	8005d4a <__swsetup_r+0x1e>
 8005d72:	4b24      	ldr	r3, [pc, #144]	; (8005e04 <__swsetup_r+0xd8>)
 8005d74:	429c      	cmp	r4, r3
 8005d76:	bf08      	it	eq
 8005d78:	68ec      	ldreq	r4, [r5, #12]
 8005d7a:	e7e6      	b.n	8005d4a <__swsetup_r+0x1e>
 8005d7c:	0758      	lsls	r0, r3, #29
 8005d7e:	d512      	bpl.n	8005da6 <__swsetup_r+0x7a>
 8005d80:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005d82:	b141      	cbz	r1, 8005d96 <__swsetup_r+0x6a>
 8005d84:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005d88:	4299      	cmp	r1, r3
 8005d8a:	d002      	beq.n	8005d92 <__swsetup_r+0x66>
 8005d8c:	4630      	mov	r0, r6
 8005d8e:	f7ff fb6f 	bl	8005470 <_free_r>
 8005d92:	2300      	movs	r3, #0
 8005d94:	6363      	str	r3, [r4, #52]	; 0x34
 8005d96:	89a3      	ldrh	r3, [r4, #12]
 8005d98:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005d9c:	81a3      	strh	r3, [r4, #12]
 8005d9e:	2300      	movs	r3, #0
 8005da0:	6063      	str	r3, [r4, #4]
 8005da2:	6923      	ldr	r3, [r4, #16]
 8005da4:	6023      	str	r3, [r4, #0]
 8005da6:	89a3      	ldrh	r3, [r4, #12]
 8005da8:	f043 0308 	orr.w	r3, r3, #8
 8005dac:	81a3      	strh	r3, [r4, #12]
 8005dae:	6923      	ldr	r3, [r4, #16]
 8005db0:	b94b      	cbnz	r3, 8005dc6 <__swsetup_r+0x9a>
 8005db2:	89a3      	ldrh	r3, [r4, #12]
 8005db4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005db8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005dbc:	d003      	beq.n	8005dc6 <__swsetup_r+0x9a>
 8005dbe:	4621      	mov	r1, r4
 8005dc0:	4630      	mov	r0, r6
 8005dc2:	f000 fa07 	bl	80061d4 <__smakebuf_r>
 8005dc6:	89a0      	ldrh	r0, [r4, #12]
 8005dc8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005dcc:	f010 0301 	ands.w	r3, r0, #1
 8005dd0:	d00a      	beq.n	8005de8 <__swsetup_r+0xbc>
 8005dd2:	2300      	movs	r3, #0
 8005dd4:	60a3      	str	r3, [r4, #8]
 8005dd6:	6963      	ldr	r3, [r4, #20]
 8005dd8:	425b      	negs	r3, r3
 8005dda:	61a3      	str	r3, [r4, #24]
 8005ddc:	6923      	ldr	r3, [r4, #16]
 8005dde:	b943      	cbnz	r3, 8005df2 <__swsetup_r+0xc6>
 8005de0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005de4:	d1ba      	bne.n	8005d5c <__swsetup_r+0x30>
 8005de6:	bd70      	pop	{r4, r5, r6, pc}
 8005de8:	0781      	lsls	r1, r0, #30
 8005dea:	bf58      	it	pl
 8005dec:	6963      	ldrpl	r3, [r4, #20]
 8005dee:	60a3      	str	r3, [r4, #8]
 8005df0:	e7f4      	b.n	8005ddc <__swsetup_r+0xb0>
 8005df2:	2000      	movs	r0, #0
 8005df4:	e7f7      	b.n	8005de6 <__swsetup_r+0xba>
 8005df6:	bf00      	nop
 8005df8:	2000000c 	.word	0x2000000c
 8005dfc:	080069d4 	.word	0x080069d4
 8005e00:	080069f4 	.word	0x080069f4
 8005e04:	080069b4 	.word	0x080069b4

08005e08 <abort>:
 8005e08:	b508      	push	{r3, lr}
 8005e0a:	2006      	movs	r0, #6
 8005e0c:	f000 fa52 	bl	80062b4 <raise>
 8005e10:	2001      	movs	r0, #1
 8005e12:	f000 fb65 	bl	80064e0 <_exit>
	...

08005e18 <__sflush_r>:
 8005e18:	898a      	ldrh	r2, [r1, #12]
 8005e1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e1e:	4605      	mov	r5, r0
 8005e20:	0710      	lsls	r0, r2, #28
 8005e22:	460c      	mov	r4, r1
 8005e24:	d458      	bmi.n	8005ed8 <__sflush_r+0xc0>
 8005e26:	684b      	ldr	r3, [r1, #4]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	dc05      	bgt.n	8005e38 <__sflush_r+0x20>
 8005e2c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	dc02      	bgt.n	8005e38 <__sflush_r+0x20>
 8005e32:	2000      	movs	r0, #0
 8005e34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005e38:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005e3a:	2e00      	cmp	r6, #0
 8005e3c:	d0f9      	beq.n	8005e32 <__sflush_r+0x1a>
 8005e3e:	2300      	movs	r3, #0
 8005e40:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005e44:	682f      	ldr	r7, [r5, #0]
 8005e46:	602b      	str	r3, [r5, #0]
 8005e48:	d032      	beq.n	8005eb0 <__sflush_r+0x98>
 8005e4a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005e4c:	89a3      	ldrh	r3, [r4, #12]
 8005e4e:	075a      	lsls	r2, r3, #29
 8005e50:	d505      	bpl.n	8005e5e <__sflush_r+0x46>
 8005e52:	6863      	ldr	r3, [r4, #4]
 8005e54:	1ac0      	subs	r0, r0, r3
 8005e56:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005e58:	b10b      	cbz	r3, 8005e5e <__sflush_r+0x46>
 8005e5a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005e5c:	1ac0      	subs	r0, r0, r3
 8005e5e:	2300      	movs	r3, #0
 8005e60:	4602      	mov	r2, r0
 8005e62:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005e64:	6a21      	ldr	r1, [r4, #32]
 8005e66:	4628      	mov	r0, r5
 8005e68:	47b0      	blx	r6
 8005e6a:	1c43      	adds	r3, r0, #1
 8005e6c:	89a3      	ldrh	r3, [r4, #12]
 8005e6e:	d106      	bne.n	8005e7e <__sflush_r+0x66>
 8005e70:	6829      	ldr	r1, [r5, #0]
 8005e72:	291d      	cmp	r1, #29
 8005e74:	d82c      	bhi.n	8005ed0 <__sflush_r+0xb8>
 8005e76:	4a2a      	ldr	r2, [pc, #168]	; (8005f20 <__sflush_r+0x108>)
 8005e78:	40ca      	lsrs	r2, r1
 8005e7a:	07d6      	lsls	r6, r2, #31
 8005e7c:	d528      	bpl.n	8005ed0 <__sflush_r+0xb8>
 8005e7e:	2200      	movs	r2, #0
 8005e80:	6062      	str	r2, [r4, #4]
 8005e82:	04d9      	lsls	r1, r3, #19
 8005e84:	6922      	ldr	r2, [r4, #16]
 8005e86:	6022      	str	r2, [r4, #0]
 8005e88:	d504      	bpl.n	8005e94 <__sflush_r+0x7c>
 8005e8a:	1c42      	adds	r2, r0, #1
 8005e8c:	d101      	bne.n	8005e92 <__sflush_r+0x7a>
 8005e8e:	682b      	ldr	r3, [r5, #0]
 8005e90:	b903      	cbnz	r3, 8005e94 <__sflush_r+0x7c>
 8005e92:	6560      	str	r0, [r4, #84]	; 0x54
 8005e94:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005e96:	602f      	str	r7, [r5, #0]
 8005e98:	2900      	cmp	r1, #0
 8005e9a:	d0ca      	beq.n	8005e32 <__sflush_r+0x1a>
 8005e9c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005ea0:	4299      	cmp	r1, r3
 8005ea2:	d002      	beq.n	8005eaa <__sflush_r+0x92>
 8005ea4:	4628      	mov	r0, r5
 8005ea6:	f7ff fae3 	bl	8005470 <_free_r>
 8005eaa:	2000      	movs	r0, #0
 8005eac:	6360      	str	r0, [r4, #52]	; 0x34
 8005eae:	e7c1      	b.n	8005e34 <__sflush_r+0x1c>
 8005eb0:	6a21      	ldr	r1, [r4, #32]
 8005eb2:	2301      	movs	r3, #1
 8005eb4:	4628      	mov	r0, r5
 8005eb6:	47b0      	blx	r6
 8005eb8:	1c41      	adds	r1, r0, #1
 8005eba:	d1c7      	bne.n	8005e4c <__sflush_r+0x34>
 8005ebc:	682b      	ldr	r3, [r5, #0]
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d0c4      	beq.n	8005e4c <__sflush_r+0x34>
 8005ec2:	2b1d      	cmp	r3, #29
 8005ec4:	d001      	beq.n	8005eca <__sflush_r+0xb2>
 8005ec6:	2b16      	cmp	r3, #22
 8005ec8:	d101      	bne.n	8005ece <__sflush_r+0xb6>
 8005eca:	602f      	str	r7, [r5, #0]
 8005ecc:	e7b1      	b.n	8005e32 <__sflush_r+0x1a>
 8005ece:	89a3      	ldrh	r3, [r4, #12]
 8005ed0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005ed4:	81a3      	strh	r3, [r4, #12]
 8005ed6:	e7ad      	b.n	8005e34 <__sflush_r+0x1c>
 8005ed8:	690f      	ldr	r7, [r1, #16]
 8005eda:	2f00      	cmp	r7, #0
 8005edc:	d0a9      	beq.n	8005e32 <__sflush_r+0x1a>
 8005ede:	0793      	lsls	r3, r2, #30
 8005ee0:	680e      	ldr	r6, [r1, #0]
 8005ee2:	bf08      	it	eq
 8005ee4:	694b      	ldreq	r3, [r1, #20]
 8005ee6:	600f      	str	r7, [r1, #0]
 8005ee8:	bf18      	it	ne
 8005eea:	2300      	movne	r3, #0
 8005eec:	eba6 0807 	sub.w	r8, r6, r7
 8005ef0:	608b      	str	r3, [r1, #8]
 8005ef2:	f1b8 0f00 	cmp.w	r8, #0
 8005ef6:	dd9c      	ble.n	8005e32 <__sflush_r+0x1a>
 8005ef8:	6a21      	ldr	r1, [r4, #32]
 8005efa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005efc:	4643      	mov	r3, r8
 8005efe:	463a      	mov	r2, r7
 8005f00:	4628      	mov	r0, r5
 8005f02:	47b0      	blx	r6
 8005f04:	2800      	cmp	r0, #0
 8005f06:	dc06      	bgt.n	8005f16 <__sflush_r+0xfe>
 8005f08:	89a3      	ldrh	r3, [r4, #12]
 8005f0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005f0e:	81a3      	strh	r3, [r4, #12]
 8005f10:	f04f 30ff 	mov.w	r0, #4294967295
 8005f14:	e78e      	b.n	8005e34 <__sflush_r+0x1c>
 8005f16:	4407      	add	r7, r0
 8005f18:	eba8 0800 	sub.w	r8, r8, r0
 8005f1c:	e7e9      	b.n	8005ef2 <__sflush_r+0xda>
 8005f1e:	bf00      	nop
 8005f20:	20400001 	.word	0x20400001

08005f24 <_fflush_r>:
 8005f24:	b538      	push	{r3, r4, r5, lr}
 8005f26:	690b      	ldr	r3, [r1, #16]
 8005f28:	4605      	mov	r5, r0
 8005f2a:	460c      	mov	r4, r1
 8005f2c:	b913      	cbnz	r3, 8005f34 <_fflush_r+0x10>
 8005f2e:	2500      	movs	r5, #0
 8005f30:	4628      	mov	r0, r5
 8005f32:	bd38      	pop	{r3, r4, r5, pc}
 8005f34:	b118      	cbz	r0, 8005f3e <_fflush_r+0x1a>
 8005f36:	6983      	ldr	r3, [r0, #24]
 8005f38:	b90b      	cbnz	r3, 8005f3e <_fflush_r+0x1a>
 8005f3a:	f000 f887 	bl	800604c <__sinit>
 8005f3e:	4b14      	ldr	r3, [pc, #80]	; (8005f90 <_fflush_r+0x6c>)
 8005f40:	429c      	cmp	r4, r3
 8005f42:	d11b      	bne.n	8005f7c <_fflush_r+0x58>
 8005f44:	686c      	ldr	r4, [r5, #4]
 8005f46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d0ef      	beq.n	8005f2e <_fflush_r+0xa>
 8005f4e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005f50:	07d0      	lsls	r0, r2, #31
 8005f52:	d404      	bmi.n	8005f5e <_fflush_r+0x3a>
 8005f54:	0599      	lsls	r1, r3, #22
 8005f56:	d402      	bmi.n	8005f5e <_fflush_r+0x3a>
 8005f58:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005f5a:	f000 f915 	bl	8006188 <__retarget_lock_acquire_recursive>
 8005f5e:	4628      	mov	r0, r5
 8005f60:	4621      	mov	r1, r4
 8005f62:	f7ff ff59 	bl	8005e18 <__sflush_r>
 8005f66:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005f68:	07da      	lsls	r2, r3, #31
 8005f6a:	4605      	mov	r5, r0
 8005f6c:	d4e0      	bmi.n	8005f30 <_fflush_r+0xc>
 8005f6e:	89a3      	ldrh	r3, [r4, #12]
 8005f70:	059b      	lsls	r3, r3, #22
 8005f72:	d4dd      	bmi.n	8005f30 <_fflush_r+0xc>
 8005f74:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005f76:	f000 f908 	bl	800618a <__retarget_lock_release_recursive>
 8005f7a:	e7d9      	b.n	8005f30 <_fflush_r+0xc>
 8005f7c:	4b05      	ldr	r3, [pc, #20]	; (8005f94 <_fflush_r+0x70>)
 8005f7e:	429c      	cmp	r4, r3
 8005f80:	d101      	bne.n	8005f86 <_fflush_r+0x62>
 8005f82:	68ac      	ldr	r4, [r5, #8]
 8005f84:	e7df      	b.n	8005f46 <_fflush_r+0x22>
 8005f86:	4b04      	ldr	r3, [pc, #16]	; (8005f98 <_fflush_r+0x74>)
 8005f88:	429c      	cmp	r4, r3
 8005f8a:	bf08      	it	eq
 8005f8c:	68ec      	ldreq	r4, [r5, #12]
 8005f8e:	e7da      	b.n	8005f46 <_fflush_r+0x22>
 8005f90:	080069d4 	.word	0x080069d4
 8005f94:	080069f4 	.word	0x080069f4
 8005f98:	080069b4 	.word	0x080069b4

08005f9c <std>:
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	b510      	push	{r4, lr}
 8005fa0:	4604      	mov	r4, r0
 8005fa2:	e9c0 3300 	strd	r3, r3, [r0]
 8005fa6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005faa:	6083      	str	r3, [r0, #8]
 8005fac:	8181      	strh	r1, [r0, #12]
 8005fae:	6643      	str	r3, [r0, #100]	; 0x64
 8005fb0:	81c2      	strh	r2, [r0, #14]
 8005fb2:	6183      	str	r3, [r0, #24]
 8005fb4:	4619      	mov	r1, r3
 8005fb6:	2208      	movs	r2, #8
 8005fb8:	305c      	adds	r0, #92	; 0x5c
 8005fba:	f7fd fba7 	bl	800370c <memset>
 8005fbe:	4b05      	ldr	r3, [pc, #20]	; (8005fd4 <std+0x38>)
 8005fc0:	6263      	str	r3, [r4, #36]	; 0x24
 8005fc2:	4b05      	ldr	r3, [pc, #20]	; (8005fd8 <std+0x3c>)
 8005fc4:	62a3      	str	r3, [r4, #40]	; 0x28
 8005fc6:	4b05      	ldr	r3, [pc, #20]	; (8005fdc <std+0x40>)
 8005fc8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005fca:	4b05      	ldr	r3, [pc, #20]	; (8005fe0 <std+0x44>)
 8005fcc:	6224      	str	r4, [r4, #32]
 8005fce:	6323      	str	r3, [r4, #48]	; 0x30
 8005fd0:	bd10      	pop	{r4, pc}
 8005fd2:	bf00      	nop
 8005fd4:	080062ed 	.word	0x080062ed
 8005fd8:	0800630f 	.word	0x0800630f
 8005fdc:	08006347 	.word	0x08006347
 8005fe0:	0800636b 	.word	0x0800636b

08005fe4 <_cleanup_r>:
 8005fe4:	4901      	ldr	r1, [pc, #4]	; (8005fec <_cleanup_r+0x8>)
 8005fe6:	f000 b8af 	b.w	8006148 <_fwalk_reent>
 8005fea:	bf00      	nop
 8005fec:	08005f25 	.word	0x08005f25

08005ff0 <__sfmoreglue>:
 8005ff0:	b570      	push	{r4, r5, r6, lr}
 8005ff2:	1e4a      	subs	r2, r1, #1
 8005ff4:	2568      	movs	r5, #104	; 0x68
 8005ff6:	4355      	muls	r5, r2
 8005ff8:	460e      	mov	r6, r1
 8005ffa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005ffe:	f7ff fa87 	bl	8005510 <_malloc_r>
 8006002:	4604      	mov	r4, r0
 8006004:	b140      	cbz	r0, 8006018 <__sfmoreglue+0x28>
 8006006:	2100      	movs	r1, #0
 8006008:	e9c0 1600 	strd	r1, r6, [r0]
 800600c:	300c      	adds	r0, #12
 800600e:	60a0      	str	r0, [r4, #8]
 8006010:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006014:	f7fd fb7a 	bl	800370c <memset>
 8006018:	4620      	mov	r0, r4
 800601a:	bd70      	pop	{r4, r5, r6, pc}

0800601c <__sfp_lock_acquire>:
 800601c:	4801      	ldr	r0, [pc, #4]	; (8006024 <__sfp_lock_acquire+0x8>)
 800601e:	f000 b8b3 	b.w	8006188 <__retarget_lock_acquire_recursive>
 8006022:	bf00      	nop
 8006024:	20000278 	.word	0x20000278

08006028 <__sfp_lock_release>:
 8006028:	4801      	ldr	r0, [pc, #4]	; (8006030 <__sfp_lock_release+0x8>)
 800602a:	f000 b8ae 	b.w	800618a <__retarget_lock_release_recursive>
 800602e:	bf00      	nop
 8006030:	20000278 	.word	0x20000278

08006034 <__sinit_lock_acquire>:
 8006034:	4801      	ldr	r0, [pc, #4]	; (800603c <__sinit_lock_acquire+0x8>)
 8006036:	f000 b8a7 	b.w	8006188 <__retarget_lock_acquire_recursive>
 800603a:	bf00      	nop
 800603c:	20000273 	.word	0x20000273

08006040 <__sinit_lock_release>:
 8006040:	4801      	ldr	r0, [pc, #4]	; (8006048 <__sinit_lock_release+0x8>)
 8006042:	f000 b8a2 	b.w	800618a <__retarget_lock_release_recursive>
 8006046:	bf00      	nop
 8006048:	20000273 	.word	0x20000273

0800604c <__sinit>:
 800604c:	b510      	push	{r4, lr}
 800604e:	4604      	mov	r4, r0
 8006050:	f7ff fff0 	bl	8006034 <__sinit_lock_acquire>
 8006054:	69a3      	ldr	r3, [r4, #24]
 8006056:	b11b      	cbz	r3, 8006060 <__sinit+0x14>
 8006058:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800605c:	f7ff bff0 	b.w	8006040 <__sinit_lock_release>
 8006060:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006064:	6523      	str	r3, [r4, #80]	; 0x50
 8006066:	4b13      	ldr	r3, [pc, #76]	; (80060b4 <__sinit+0x68>)
 8006068:	4a13      	ldr	r2, [pc, #76]	; (80060b8 <__sinit+0x6c>)
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	62a2      	str	r2, [r4, #40]	; 0x28
 800606e:	42a3      	cmp	r3, r4
 8006070:	bf04      	itt	eq
 8006072:	2301      	moveq	r3, #1
 8006074:	61a3      	streq	r3, [r4, #24]
 8006076:	4620      	mov	r0, r4
 8006078:	f000 f820 	bl	80060bc <__sfp>
 800607c:	6060      	str	r0, [r4, #4]
 800607e:	4620      	mov	r0, r4
 8006080:	f000 f81c 	bl	80060bc <__sfp>
 8006084:	60a0      	str	r0, [r4, #8]
 8006086:	4620      	mov	r0, r4
 8006088:	f000 f818 	bl	80060bc <__sfp>
 800608c:	2200      	movs	r2, #0
 800608e:	60e0      	str	r0, [r4, #12]
 8006090:	2104      	movs	r1, #4
 8006092:	6860      	ldr	r0, [r4, #4]
 8006094:	f7ff ff82 	bl	8005f9c <std>
 8006098:	68a0      	ldr	r0, [r4, #8]
 800609a:	2201      	movs	r2, #1
 800609c:	2109      	movs	r1, #9
 800609e:	f7ff ff7d 	bl	8005f9c <std>
 80060a2:	68e0      	ldr	r0, [r4, #12]
 80060a4:	2202      	movs	r2, #2
 80060a6:	2112      	movs	r1, #18
 80060a8:	f7ff ff78 	bl	8005f9c <std>
 80060ac:	2301      	movs	r3, #1
 80060ae:	61a3      	str	r3, [r4, #24]
 80060b0:	e7d2      	b.n	8006058 <__sinit+0xc>
 80060b2:	bf00      	nop
 80060b4:	08006634 	.word	0x08006634
 80060b8:	08005fe5 	.word	0x08005fe5

080060bc <__sfp>:
 80060bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060be:	4607      	mov	r7, r0
 80060c0:	f7ff ffac 	bl	800601c <__sfp_lock_acquire>
 80060c4:	4b1e      	ldr	r3, [pc, #120]	; (8006140 <__sfp+0x84>)
 80060c6:	681e      	ldr	r6, [r3, #0]
 80060c8:	69b3      	ldr	r3, [r6, #24]
 80060ca:	b913      	cbnz	r3, 80060d2 <__sfp+0x16>
 80060cc:	4630      	mov	r0, r6
 80060ce:	f7ff ffbd 	bl	800604c <__sinit>
 80060d2:	3648      	adds	r6, #72	; 0x48
 80060d4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80060d8:	3b01      	subs	r3, #1
 80060da:	d503      	bpl.n	80060e4 <__sfp+0x28>
 80060dc:	6833      	ldr	r3, [r6, #0]
 80060de:	b30b      	cbz	r3, 8006124 <__sfp+0x68>
 80060e0:	6836      	ldr	r6, [r6, #0]
 80060e2:	e7f7      	b.n	80060d4 <__sfp+0x18>
 80060e4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80060e8:	b9d5      	cbnz	r5, 8006120 <__sfp+0x64>
 80060ea:	4b16      	ldr	r3, [pc, #88]	; (8006144 <__sfp+0x88>)
 80060ec:	60e3      	str	r3, [r4, #12]
 80060ee:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80060f2:	6665      	str	r5, [r4, #100]	; 0x64
 80060f4:	f000 f847 	bl	8006186 <__retarget_lock_init_recursive>
 80060f8:	f7ff ff96 	bl	8006028 <__sfp_lock_release>
 80060fc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006100:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006104:	6025      	str	r5, [r4, #0]
 8006106:	61a5      	str	r5, [r4, #24]
 8006108:	2208      	movs	r2, #8
 800610a:	4629      	mov	r1, r5
 800610c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006110:	f7fd fafc 	bl	800370c <memset>
 8006114:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006118:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800611c:	4620      	mov	r0, r4
 800611e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006120:	3468      	adds	r4, #104	; 0x68
 8006122:	e7d9      	b.n	80060d8 <__sfp+0x1c>
 8006124:	2104      	movs	r1, #4
 8006126:	4638      	mov	r0, r7
 8006128:	f7ff ff62 	bl	8005ff0 <__sfmoreglue>
 800612c:	4604      	mov	r4, r0
 800612e:	6030      	str	r0, [r6, #0]
 8006130:	2800      	cmp	r0, #0
 8006132:	d1d5      	bne.n	80060e0 <__sfp+0x24>
 8006134:	f7ff ff78 	bl	8006028 <__sfp_lock_release>
 8006138:	230c      	movs	r3, #12
 800613a:	603b      	str	r3, [r7, #0]
 800613c:	e7ee      	b.n	800611c <__sfp+0x60>
 800613e:	bf00      	nop
 8006140:	08006634 	.word	0x08006634
 8006144:	ffff0001 	.word	0xffff0001

08006148 <_fwalk_reent>:
 8006148:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800614c:	4606      	mov	r6, r0
 800614e:	4688      	mov	r8, r1
 8006150:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006154:	2700      	movs	r7, #0
 8006156:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800615a:	f1b9 0901 	subs.w	r9, r9, #1
 800615e:	d505      	bpl.n	800616c <_fwalk_reent+0x24>
 8006160:	6824      	ldr	r4, [r4, #0]
 8006162:	2c00      	cmp	r4, #0
 8006164:	d1f7      	bne.n	8006156 <_fwalk_reent+0xe>
 8006166:	4638      	mov	r0, r7
 8006168:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800616c:	89ab      	ldrh	r3, [r5, #12]
 800616e:	2b01      	cmp	r3, #1
 8006170:	d907      	bls.n	8006182 <_fwalk_reent+0x3a>
 8006172:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006176:	3301      	adds	r3, #1
 8006178:	d003      	beq.n	8006182 <_fwalk_reent+0x3a>
 800617a:	4629      	mov	r1, r5
 800617c:	4630      	mov	r0, r6
 800617e:	47c0      	blx	r8
 8006180:	4307      	orrs	r7, r0
 8006182:	3568      	adds	r5, #104	; 0x68
 8006184:	e7e9      	b.n	800615a <_fwalk_reent+0x12>

08006186 <__retarget_lock_init_recursive>:
 8006186:	4770      	bx	lr

08006188 <__retarget_lock_acquire_recursive>:
 8006188:	4770      	bx	lr

0800618a <__retarget_lock_release_recursive>:
 800618a:	4770      	bx	lr

0800618c <__swhatbuf_r>:
 800618c:	b570      	push	{r4, r5, r6, lr}
 800618e:	460e      	mov	r6, r1
 8006190:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006194:	2900      	cmp	r1, #0
 8006196:	b096      	sub	sp, #88	; 0x58
 8006198:	4614      	mov	r4, r2
 800619a:	461d      	mov	r5, r3
 800619c:	da07      	bge.n	80061ae <__swhatbuf_r+0x22>
 800619e:	2300      	movs	r3, #0
 80061a0:	602b      	str	r3, [r5, #0]
 80061a2:	89b3      	ldrh	r3, [r6, #12]
 80061a4:	061a      	lsls	r2, r3, #24
 80061a6:	d410      	bmi.n	80061ca <__swhatbuf_r+0x3e>
 80061a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80061ac:	e00e      	b.n	80061cc <__swhatbuf_r+0x40>
 80061ae:	466a      	mov	r2, sp
 80061b0:	f000 f902 	bl	80063b8 <_fstat_r>
 80061b4:	2800      	cmp	r0, #0
 80061b6:	dbf2      	blt.n	800619e <__swhatbuf_r+0x12>
 80061b8:	9a01      	ldr	r2, [sp, #4]
 80061ba:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80061be:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80061c2:	425a      	negs	r2, r3
 80061c4:	415a      	adcs	r2, r3
 80061c6:	602a      	str	r2, [r5, #0]
 80061c8:	e7ee      	b.n	80061a8 <__swhatbuf_r+0x1c>
 80061ca:	2340      	movs	r3, #64	; 0x40
 80061cc:	2000      	movs	r0, #0
 80061ce:	6023      	str	r3, [r4, #0]
 80061d0:	b016      	add	sp, #88	; 0x58
 80061d2:	bd70      	pop	{r4, r5, r6, pc}

080061d4 <__smakebuf_r>:
 80061d4:	898b      	ldrh	r3, [r1, #12]
 80061d6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80061d8:	079d      	lsls	r5, r3, #30
 80061da:	4606      	mov	r6, r0
 80061dc:	460c      	mov	r4, r1
 80061de:	d507      	bpl.n	80061f0 <__smakebuf_r+0x1c>
 80061e0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80061e4:	6023      	str	r3, [r4, #0]
 80061e6:	6123      	str	r3, [r4, #16]
 80061e8:	2301      	movs	r3, #1
 80061ea:	6163      	str	r3, [r4, #20]
 80061ec:	b002      	add	sp, #8
 80061ee:	bd70      	pop	{r4, r5, r6, pc}
 80061f0:	ab01      	add	r3, sp, #4
 80061f2:	466a      	mov	r2, sp
 80061f4:	f7ff ffca 	bl	800618c <__swhatbuf_r>
 80061f8:	9900      	ldr	r1, [sp, #0]
 80061fa:	4605      	mov	r5, r0
 80061fc:	4630      	mov	r0, r6
 80061fe:	f7ff f987 	bl	8005510 <_malloc_r>
 8006202:	b948      	cbnz	r0, 8006218 <__smakebuf_r+0x44>
 8006204:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006208:	059a      	lsls	r2, r3, #22
 800620a:	d4ef      	bmi.n	80061ec <__smakebuf_r+0x18>
 800620c:	f023 0303 	bic.w	r3, r3, #3
 8006210:	f043 0302 	orr.w	r3, r3, #2
 8006214:	81a3      	strh	r3, [r4, #12]
 8006216:	e7e3      	b.n	80061e0 <__smakebuf_r+0xc>
 8006218:	4b0d      	ldr	r3, [pc, #52]	; (8006250 <__smakebuf_r+0x7c>)
 800621a:	62b3      	str	r3, [r6, #40]	; 0x28
 800621c:	89a3      	ldrh	r3, [r4, #12]
 800621e:	6020      	str	r0, [r4, #0]
 8006220:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006224:	81a3      	strh	r3, [r4, #12]
 8006226:	9b00      	ldr	r3, [sp, #0]
 8006228:	6163      	str	r3, [r4, #20]
 800622a:	9b01      	ldr	r3, [sp, #4]
 800622c:	6120      	str	r0, [r4, #16]
 800622e:	b15b      	cbz	r3, 8006248 <__smakebuf_r+0x74>
 8006230:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006234:	4630      	mov	r0, r6
 8006236:	f000 f8d1 	bl	80063dc <_isatty_r>
 800623a:	b128      	cbz	r0, 8006248 <__smakebuf_r+0x74>
 800623c:	89a3      	ldrh	r3, [r4, #12]
 800623e:	f023 0303 	bic.w	r3, r3, #3
 8006242:	f043 0301 	orr.w	r3, r3, #1
 8006246:	81a3      	strh	r3, [r4, #12]
 8006248:	89a0      	ldrh	r0, [r4, #12]
 800624a:	4305      	orrs	r5, r0
 800624c:	81a5      	strh	r5, [r4, #12]
 800624e:	e7cd      	b.n	80061ec <__smakebuf_r+0x18>
 8006250:	08005fe5 	.word	0x08005fe5

08006254 <_malloc_usable_size_r>:
 8006254:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006258:	1f18      	subs	r0, r3, #4
 800625a:	2b00      	cmp	r3, #0
 800625c:	bfbc      	itt	lt
 800625e:	580b      	ldrlt	r3, [r1, r0]
 8006260:	18c0      	addlt	r0, r0, r3
 8006262:	4770      	bx	lr

08006264 <_raise_r>:
 8006264:	291f      	cmp	r1, #31
 8006266:	b538      	push	{r3, r4, r5, lr}
 8006268:	4604      	mov	r4, r0
 800626a:	460d      	mov	r5, r1
 800626c:	d904      	bls.n	8006278 <_raise_r+0x14>
 800626e:	2316      	movs	r3, #22
 8006270:	6003      	str	r3, [r0, #0]
 8006272:	f04f 30ff 	mov.w	r0, #4294967295
 8006276:	bd38      	pop	{r3, r4, r5, pc}
 8006278:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800627a:	b112      	cbz	r2, 8006282 <_raise_r+0x1e>
 800627c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006280:	b94b      	cbnz	r3, 8006296 <_raise_r+0x32>
 8006282:	4620      	mov	r0, r4
 8006284:	f000 f830 	bl	80062e8 <_getpid_r>
 8006288:	462a      	mov	r2, r5
 800628a:	4601      	mov	r1, r0
 800628c:	4620      	mov	r0, r4
 800628e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006292:	f000 b817 	b.w	80062c4 <_kill_r>
 8006296:	2b01      	cmp	r3, #1
 8006298:	d00a      	beq.n	80062b0 <_raise_r+0x4c>
 800629a:	1c59      	adds	r1, r3, #1
 800629c:	d103      	bne.n	80062a6 <_raise_r+0x42>
 800629e:	2316      	movs	r3, #22
 80062a0:	6003      	str	r3, [r0, #0]
 80062a2:	2001      	movs	r0, #1
 80062a4:	e7e7      	b.n	8006276 <_raise_r+0x12>
 80062a6:	2400      	movs	r4, #0
 80062a8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80062ac:	4628      	mov	r0, r5
 80062ae:	4798      	blx	r3
 80062b0:	2000      	movs	r0, #0
 80062b2:	e7e0      	b.n	8006276 <_raise_r+0x12>

080062b4 <raise>:
 80062b4:	4b02      	ldr	r3, [pc, #8]	; (80062c0 <raise+0xc>)
 80062b6:	4601      	mov	r1, r0
 80062b8:	6818      	ldr	r0, [r3, #0]
 80062ba:	f7ff bfd3 	b.w	8006264 <_raise_r>
 80062be:	bf00      	nop
 80062c0:	2000000c 	.word	0x2000000c

080062c4 <_kill_r>:
 80062c4:	b538      	push	{r3, r4, r5, lr}
 80062c6:	4d07      	ldr	r5, [pc, #28]	; (80062e4 <_kill_r+0x20>)
 80062c8:	2300      	movs	r3, #0
 80062ca:	4604      	mov	r4, r0
 80062cc:	4608      	mov	r0, r1
 80062ce:	4611      	mov	r1, r2
 80062d0:	602b      	str	r3, [r5, #0]
 80062d2:	f000 f8d7 	bl	8006484 <_kill>
 80062d6:	1c43      	adds	r3, r0, #1
 80062d8:	d102      	bne.n	80062e0 <_kill_r+0x1c>
 80062da:	682b      	ldr	r3, [r5, #0]
 80062dc:	b103      	cbz	r3, 80062e0 <_kill_r+0x1c>
 80062de:	6023      	str	r3, [r4, #0]
 80062e0:	bd38      	pop	{r3, r4, r5, pc}
 80062e2:	bf00      	nop
 80062e4:	2000026c 	.word	0x2000026c

080062e8 <_getpid_r>:
 80062e8:	f000 b8bc 	b.w	8006464 <_getpid>

080062ec <__sread>:
 80062ec:	b510      	push	{r4, lr}
 80062ee:	460c      	mov	r4, r1
 80062f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80062f4:	f000 f894 	bl	8006420 <_read_r>
 80062f8:	2800      	cmp	r0, #0
 80062fa:	bfab      	itete	ge
 80062fc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80062fe:	89a3      	ldrhlt	r3, [r4, #12]
 8006300:	181b      	addge	r3, r3, r0
 8006302:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006306:	bfac      	ite	ge
 8006308:	6563      	strge	r3, [r4, #84]	; 0x54
 800630a:	81a3      	strhlt	r3, [r4, #12]
 800630c:	bd10      	pop	{r4, pc}

0800630e <__swrite>:
 800630e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006312:	461f      	mov	r7, r3
 8006314:	898b      	ldrh	r3, [r1, #12]
 8006316:	05db      	lsls	r3, r3, #23
 8006318:	4605      	mov	r5, r0
 800631a:	460c      	mov	r4, r1
 800631c:	4616      	mov	r6, r2
 800631e:	d505      	bpl.n	800632c <__swrite+0x1e>
 8006320:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006324:	2302      	movs	r3, #2
 8006326:	2200      	movs	r2, #0
 8006328:	f000 f868 	bl	80063fc <_lseek_r>
 800632c:	89a3      	ldrh	r3, [r4, #12]
 800632e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006332:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006336:	81a3      	strh	r3, [r4, #12]
 8006338:	4632      	mov	r2, r6
 800633a:	463b      	mov	r3, r7
 800633c:	4628      	mov	r0, r5
 800633e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006342:	f000 b817 	b.w	8006374 <_write_r>

08006346 <__sseek>:
 8006346:	b510      	push	{r4, lr}
 8006348:	460c      	mov	r4, r1
 800634a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800634e:	f000 f855 	bl	80063fc <_lseek_r>
 8006352:	1c43      	adds	r3, r0, #1
 8006354:	89a3      	ldrh	r3, [r4, #12]
 8006356:	bf15      	itete	ne
 8006358:	6560      	strne	r0, [r4, #84]	; 0x54
 800635a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800635e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006362:	81a3      	strheq	r3, [r4, #12]
 8006364:	bf18      	it	ne
 8006366:	81a3      	strhne	r3, [r4, #12]
 8006368:	bd10      	pop	{r4, pc}

0800636a <__sclose>:
 800636a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800636e:	f000 b813 	b.w	8006398 <_close_r>
	...

08006374 <_write_r>:
 8006374:	b538      	push	{r3, r4, r5, lr}
 8006376:	4d07      	ldr	r5, [pc, #28]	; (8006394 <_write_r+0x20>)
 8006378:	4604      	mov	r4, r0
 800637a:	4608      	mov	r0, r1
 800637c:	4611      	mov	r1, r2
 800637e:	2200      	movs	r2, #0
 8006380:	602a      	str	r2, [r5, #0]
 8006382:	461a      	mov	r2, r3
 8006384:	f000 f8a4 	bl	80064d0 <_write>
 8006388:	1c43      	adds	r3, r0, #1
 800638a:	d102      	bne.n	8006392 <_write_r+0x1e>
 800638c:	682b      	ldr	r3, [r5, #0]
 800638e:	b103      	cbz	r3, 8006392 <_write_r+0x1e>
 8006390:	6023      	str	r3, [r4, #0]
 8006392:	bd38      	pop	{r3, r4, r5, pc}
 8006394:	2000026c 	.word	0x2000026c

08006398 <_close_r>:
 8006398:	b538      	push	{r3, r4, r5, lr}
 800639a:	4d06      	ldr	r5, [pc, #24]	; (80063b4 <_close_r+0x1c>)
 800639c:	2300      	movs	r3, #0
 800639e:	4604      	mov	r4, r0
 80063a0:	4608      	mov	r0, r1
 80063a2:	602b      	str	r3, [r5, #0]
 80063a4:	f000 f84e 	bl	8006444 <_close>
 80063a8:	1c43      	adds	r3, r0, #1
 80063aa:	d102      	bne.n	80063b2 <_close_r+0x1a>
 80063ac:	682b      	ldr	r3, [r5, #0]
 80063ae:	b103      	cbz	r3, 80063b2 <_close_r+0x1a>
 80063b0:	6023      	str	r3, [r4, #0]
 80063b2:	bd38      	pop	{r3, r4, r5, pc}
 80063b4:	2000026c 	.word	0x2000026c

080063b8 <_fstat_r>:
 80063b8:	b538      	push	{r3, r4, r5, lr}
 80063ba:	4d07      	ldr	r5, [pc, #28]	; (80063d8 <_fstat_r+0x20>)
 80063bc:	2300      	movs	r3, #0
 80063be:	4604      	mov	r4, r0
 80063c0:	4608      	mov	r0, r1
 80063c2:	4611      	mov	r1, r2
 80063c4:	602b      	str	r3, [r5, #0]
 80063c6:	f000 f845 	bl	8006454 <_fstat>
 80063ca:	1c43      	adds	r3, r0, #1
 80063cc:	d102      	bne.n	80063d4 <_fstat_r+0x1c>
 80063ce:	682b      	ldr	r3, [r5, #0]
 80063d0:	b103      	cbz	r3, 80063d4 <_fstat_r+0x1c>
 80063d2:	6023      	str	r3, [r4, #0]
 80063d4:	bd38      	pop	{r3, r4, r5, pc}
 80063d6:	bf00      	nop
 80063d8:	2000026c 	.word	0x2000026c

080063dc <_isatty_r>:
 80063dc:	b538      	push	{r3, r4, r5, lr}
 80063de:	4d06      	ldr	r5, [pc, #24]	; (80063f8 <_isatty_r+0x1c>)
 80063e0:	2300      	movs	r3, #0
 80063e2:	4604      	mov	r4, r0
 80063e4:	4608      	mov	r0, r1
 80063e6:	602b      	str	r3, [r5, #0]
 80063e8:	f000 f844 	bl	8006474 <_isatty>
 80063ec:	1c43      	adds	r3, r0, #1
 80063ee:	d102      	bne.n	80063f6 <_isatty_r+0x1a>
 80063f0:	682b      	ldr	r3, [r5, #0]
 80063f2:	b103      	cbz	r3, 80063f6 <_isatty_r+0x1a>
 80063f4:	6023      	str	r3, [r4, #0]
 80063f6:	bd38      	pop	{r3, r4, r5, pc}
 80063f8:	2000026c 	.word	0x2000026c

080063fc <_lseek_r>:
 80063fc:	b538      	push	{r3, r4, r5, lr}
 80063fe:	4d07      	ldr	r5, [pc, #28]	; (800641c <_lseek_r+0x20>)
 8006400:	4604      	mov	r4, r0
 8006402:	4608      	mov	r0, r1
 8006404:	4611      	mov	r1, r2
 8006406:	2200      	movs	r2, #0
 8006408:	602a      	str	r2, [r5, #0]
 800640a:	461a      	mov	r2, r3
 800640c:	f000 f842 	bl	8006494 <_lseek>
 8006410:	1c43      	adds	r3, r0, #1
 8006412:	d102      	bne.n	800641a <_lseek_r+0x1e>
 8006414:	682b      	ldr	r3, [r5, #0]
 8006416:	b103      	cbz	r3, 800641a <_lseek_r+0x1e>
 8006418:	6023      	str	r3, [r4, #0]
 800641a:	bd38      	pop	{r3, r4, r5, pc}
 800641c:	2000026c 	.word	0x2000026c

08006420 <_read_r>:
 8006420:	b538      	push	{r3, r4, r5, lr}
 8006422:	4d07      	ldr	r5, [pc, #28]	; (8006440 <_read_r+0x20>)
 8006424:	4604      	mov	r4, r0
 8006426:	4608      	mov	r0, r1
 8006428:	4611      	mov	r1, r2
 800642a:	2200      	movs	r2, #0
 800642c:	602a      	str	r2, [r5, #0]
 800642e:	461a      	mov	r2, r3
 8006430:	f000 f838 	bl	80064a4 <_read>
 8006434:	1c43      	adds	r3, r0, #1
 8006436:	d102      	bne.n	800643e <_read_r+0x1e>
 8006438:	682b      	ldr	r3, [r5, #0]
 800643a:	b103      	cbz	r3, 800643e <_read_r+0x1e>
 800643c:	6023      	str	r3, [r4, #0]
 800643e:	bd38      	pop	{r3, r4, r5, pc}
 8006440:	2000026c 	.word	0x2000026c

08006444 <_close>:
 8006444:	4b02      	ldr	r3, [pc, #8]	; (8006450 <_close+0xc>)
 8006446:	2258      	movs	r2, #88	; 0x58
 8006448:	601a      	str	r2, [r3, #0]
 800644a:	f04f 30ff 	mov.w	r0, #4294967295
 800644e:	4770      	bx	lr
 8006450:	2000026c 	.word	0x2000026c

08006454 <_fstat>:
 8006454:	4b02      	ldr	r3, [pc, #8]	; (8006460 <_fstat+0xc>)
 8006456:	2258      	movs	r2, #88	; 0x58
 8006458:	601a      	str	r2, [r3, #0]
 800645a:	f04f 30ff 	mov.w	r0, #4294967295
 800645e:	4770      	bx	lr
 8006460:	2000026c 	.word	0x2000026c

08006464 <_getpid>:
 8006464:	4b02      	ldr	r3, [pc, #8]	; (8006470 <_getpid+0xc>)
 8006466:	2258      	movs	r2, #88	; 0x58
 8006468:	601a      	str	r2, [r3, #0]
 800646a:	f04f 30ff 	mov.w	r0, #4294967295
 800646e:	4770      	bx	lr
 8006470:	2000026c 	.word	0x2000026c

08006474 <_isatty>:
 8006474:	4b02      	ldr	r3, [pc, #8]	; (8006480 <_isatty+0xc>)
 8006476:	2258      	movs	r2, #88	; 0x58
 8006478:	601a      	str	r2, [r3, #0]
 800647a:	2000      	movs	r0, #0
 800647c:	4770      	bx	lr
 800647e:	bf00      	nop
 8006480:	2000026c 	.word	0x2000026c

08006484 <_kill>:
 8006484:	4b02      	ldr	r3, [pc, #8]	; (8006490 <_kill+0xc>)
 8006486:	2258      	movs	r2, #88	; 0x58
 8006488:	601a      	str	r2, [r3, #0]
 800648a:	f04f 30ff 	mov.w	r0, #4294967295
 800648e:	4770      	bx	lr
 8006490:	2000026c 	.word	0x2000026c

08006494 <_lseek>:
 8006494:	4b02      	ldr	r3, [pc, #8]	; (80064a0 <_lseek+0xc>)
 8006496:	2258      	movs	r2, #88	; 0x58
 8006498:	601a      	str	r2, [r3, #0]
 800649a:	f04f 30ff 	mov.w	r0, #4294967295
 800649e:	4770      	bx	lr
 80064a0:	2000026c 	.word	0x2000026c

080064a4 <_read>:
 80064a4:	4b02      	ldr	r3, [pc, #8]	; (80064b0 <_read+0xc>)
 80064a6:	2258      	movs	r2, #88	; 0x58
 80064a8:	601a      	str	r2, [r3, #0]
 80064aa:	f04f 30ff 	mov.w	r0, #4294967295
 80064ae:	4770      	bx	lr
 80064b0:	2000026c 	.word	0x2000026c

080064b4 <_sbrk>:
 80064b4:	4b04      	ldr	r3, [pc, #16]	; (80064c8 <_sbrk+0x14>)
 80064b6:	6819      	ldr	r1, [r3, #0]
 80064b8:	4602      	mov	r2, r0
 80064ba:	b909      	cbnz	r1, 80064c0 <_sbrk+0xc>
 80064bc:	4903      	ldr	r1, [pc, #12]	; (80064cc <_sbrk+0x18>)
 80064be:	6019      	str	r1, [r3, #0]
 80064c0:	6818      	ldr	r0, [r3, #0]
 80064c2:	4402      	add	r2, r0
 80064c4:	601a      	str	r2, [r3, #0]
 80064c6:	4770      	bx	lr
 80064c8:	20000200 	.word	0x20000200
 80064cc:	20000280 	.word	0x20000280

080064d0 <_write>:
 80064d0:	4b02      	ldr	r3, [pc, #8]	; (80064dc <_write+0xc>)
 80064d2:	2258      	movs	r2, #88	; 0x58
 80064d4:	601a      	str	r2, [r3, #0]
 80064d6:	f04f 30ff 	mov.w	r0, #4294967295
 80064da:	4770      	bx	lr
 80064dc:	2000026c 	.word	0x2000026c

080064e0 <_exit>:
 80064e0:	e7fe      	b.n	80064e0 <_exit>
	...

080064e4 <_init>:
 80064e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064e6:	bf00      	nop
 80064e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80064ea:	bc08      	pop	{r3}
 80064ec:	469e      	mov	lr, r3
 80064ee:	4770      	bx	lr

080064f0 <_fini>:
 80064f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064f2:	bf00      	nop
 80064f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80064f6:	bc08      	pop	{r3}
 80064f8:	469e      	mov	lr, r3
 80064fa:	4770      	bx	lr
