// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="Reorder_fft,hls_ip_2018_3,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z045ffg900-2,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.320000,HLS_SYN_LAT=2713,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=12,HLS_SYN_FF=3618,HLS_SYN_LUT=3261,HLS_VERSION=2018_3}" *)

module Reorder_fft (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        Real_0_address0,
        Real_0_ce0,
        Real_0_we0,
        Real_0_d0,
        Real_0_q0,
        Real_1_address0,
        Real_1_ce0,
        Real_1_we0,
        Real_1_d0,
        Real_1_q0,
        Real_2_address0,
        Real_2_ce0,
        Real_2_we0,
        Real_2_d0,
        Real_2_q0,
        Real_3_address0,
        Real_3_ce0,
        Real_3_we0,
        Real_3_d0,
        Real_3_q0,
        Imag_0_address0,
        Imag_0_ce0,
        Imag_0_we0,
        Imag_0_d0,
        Imag_0_q0,
        Imag_1_address0,
        Imag_1_ce0,
        Imag_1_we0,
        Imag_1_d0,
        Imag_1_q0,
        Imag_2_address0,
        Imag_2_ce0,
        Imag_2_we0,
        Imag_2_d0,
        Imag_2_q0,
        Imag_3_address0,
        Imag_3_ce0,
        Imag_3_we0,
        Imag_3_d0,
        Imag_3_q0
);

parameter    ap_ST_fsm_state1 = 10'd1;
parameter    ap_ST_fsm_pp0_stage0 = 10'd2;
parameter    ap_ST_fsm_pp0_stage1 = 10'd4;
parameter    ap_ST_fsm_pp0_stage2 = 10'd8;
parameter    ap_ST_fsm_state26 = 10'd16;
parameter    ap_ST_fsm_pp1_stage0 = 10'd32;
parameter    ap_ST_fsm_pp1_stage1 = 10'd64;
parameter    ap_ST_fsm_pp1_stage2 = 10'd128;
parameter    ap_ST_fsm_pp1_stage3 = 10'd256;
parameter    ap_ST_fsm_state33 = 10'd512;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] Real_0_address0;
output   Real_0_ce0;
output   Real_0_we0;
output  [31:0] Real_0_d0;
input  [31:0] Real_0_q0;
output  [7:0] Real_1_address0;
output   Real_1_ce0;
output   Real_1_we0;
output  [31:0] Real_1_d0;
input  [31:0] Real_1_q0;
output  [7:0] Real_2_address0;
output   Real_2_ce0;
output   Real_2_we0;
output  [31:0] Real_2_d0;
input  [31:0] Real_2_q0;
output  [7:0] Real_3_address0;
output   Real_3_ce0;
output   Real_3_we0;
output  [31:0] Real_3_d0;
input  [31:0] Real_3_q0;
output  [7:0] Imag_0_address0;
output   Imag_0_ce0;
output   Imag_0_we0;
output  [31:0] Imag_0_d0;
input  [31:0] Imag_0_q0;
output  [7:0] Imag_1_address0;
output   Imag_1_ce0;
output   Imag_1_we0;
output  [31:0] Imag_1_d0;
input  [31:0] Imag_1_q0;
output  [7:0] Imag_2_address0;
output   Imag_2_ce0;
output   Imag_2_we0;
output  [31:0] Imag_2_d0;
input  [31:0] Imag_2_q0;
output  [7:0] Imag_3_address0;
output   Imag_3_ce0;
output   Imag_3_we0;
output  [31:0] Imag_3_d0;
input  [31:0] Imag_3_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[7:0] Real_0_address0;
reg Real_0_ce0;
reg Real_0_we0;
reg[31:0] Real_0_d0;
reg[7:0] Real_1_address0;
reg Real_1_ce0;
reg Real_1_we0;
reg[31:0] Real_1_d0;
reg[7:0] Real_2_address0;
reg Real_2_ce0;
reg Real_2_we0;
reg[31:0] Real_2_d0;
reg[7:0] Real_3_address0;
reg Real_3_ce0;
reg Real_3_we0;
reg[31:0] Real_3_d0;
reg[7:0] Imag_0_address0;
reg Imag_0_ce0;
reg Imag_0_we0;
reg[31:0] Imag_0_d0;
reg[7:0] Imag_1_address0;
reg Imag_1_ce0;
reg Imag_1_we0;
reg[31:0] Imag_1_d0;
reg[7:0] Imag_2_address0;
reg Imag_2_ce0;
reg Imag_2_we0;
reg[31:0] Imag_2_d0;
reg[7:0] Imag_3_address0;
reg Imag_3_ce0;
reg Imag_3_we0;
reg[31:0] Imag_3_d0;

(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [8:0] lut_reorder_I_address0;
reg    lut_reorder_I_ce0;
wire   [9:0] lut_reorder_I_q0;
wire   [8:0] lut_reorder_J_address0;
reg    lut_reorder_J_ce0;
wire   [9:0] lut_reorder_J_q0;
reg   [10:0] c_reg_396;
reg   [8:0] i_reg_408;
wire   [31:0] grp_fu_427_p2;
reg   [31:0] reg_443;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter6;
wire    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_state6_pp0_stage1_iter1;
wire    ap_block_state9_pp0_stage1_iter2;
wire    ap_block_state12_pp0_stage1_iter3;
wire    ap_block_state15_pp0_stage1_iter4;
wire    ap_block_state18_pp0_stage1_iter5;
wire    ap_block_state21_pp0_stage1_iter6;
wire    ap_block_state24_pp0_stage1_iter7;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] tmp_reg_740;
reg   [0:0] tmp_reg_740_pp0_iter6_reg;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state4_pp0_stage2_iter0;
wire    ap_block_state7_pp0_stage2_iter1;
wire    ap_block_state10_pp0_stage2_iter2;
wire    ap_block_state13_pp0_stage2_iter3;
wire    ap_block_state16_pp0_stage2_iter4;
wire    ap_block_state19_pp0_stage2_iter5;
wire    ap_block_state22_pp0_stage2_iter6;
wire    ap_block_state25_pp0_stage2_iter7;
wire    ap_block_pp0_stage2_11001;
wire   [0:0] tmp_fu_449_p3;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state5_pp0_stage0_iter1;
wire    ap_block_state8_pp0_stage0_iter2;
wire    ap_block_state11_pp0_stage0_iter3;
wire    ap_block_state14_pp0_stage0_iter4;
wire    ap_block_state17_pp0_stage0_iter5;
wire    ap_block_state20_pp0_stage0_iter6;
wire    ap_block_state23_pp0_stage0_iter7;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] tmp_reg_740_pp0_iter1_reg;
reg   [0:0] tmp_reg_740_pp0_iter2_reg;
reg   [0:0] tmp_reg_740_pp0_iter3_reg;
reg   [0:0] tmp_reg_740_pp0_iter4_reg;
reg   [0:0] tmp_reg_740_pp0_iter5_reg;
reg   [0:0] tmp_reg_740_pp0_iter7_reg;
reg   [7:0] Real_0_addr_reg_744;
reg   [7:0] Real_0_addr_reg_744_pp0_iter1_reg;
reg   [7:0] Real_0_addr_reg_744_pp0_iter2_reg;
reg   [7:0] Real_0_addr_reg_744_pp0_iter3_reg;
reg   [7:0] Real_0_addr_reg_744_pp0_iter4_reg;
reg   [7:0] Real_0_addr_reg_744_pp0_iter5_reg;
reg   [7:0] Real_0_addr_reg_744_pp0_iter6_reg;
reg   [7:0] Real_1_addr_reg_754;
reg   [7:0] Imag_1_addr_reg_759;
reg   [7:0] Real_3_addr_reg_764;
reg   [7:0] Imag_3_addr_reg_769;
reg   [7:0] Imag_0_addr_reg_774;
reg   [7:0] Imag_0_addr_reg_774_pp0_iter1_reg;
reg   [7:0] Imag_0_addr_reg_774_pp0_iter2_reg;
reg   [7:0] Imag_0_addr_reg_774_pp0_iter3_reg;
reg   [7:0] Imag_0_addr_reg_774_pp0_iter4_reg;
reg   [7:0] Imag_0_addr_reg_774_pp0_iter5_reg;
reg   [7:0] Imag_0_addr_reg_774_pp0_iter6_reg;
reg   [31:0] RE_vec_128_a_reg_784;
reg    ap_enable_reg_pp0_iter0;
reg   [31:0] RE_vec_128_b_reg_790;
reg   [31:0] Real_1_load_reg_795;
reg   [31:0] Imag_1_load_reg_800;
reg   [31:0] Real_3_load_reg_805;
reg   [31:0] IM_vec_128_a_reg_810;
reg   [31:0] IM_vec_128_b_reg_816;
wire   [31:0] tmp_8_1_neg_fu_483_p2;
reg   [31:0] tmp_8_1_neg_reg_821;
wire   [31:0] tmp_10_1_neg_fu_493_p2;
reg   [31:0] tmp_10_1_neg_reg_826;
wire   [31:0] tmp_14_1_neg_fu_503_p2;
reg   [31:0] tmp_14_1_neg_reg_831;
reg   [31:0] Imag_1_load_1_reg_836;
reg   [31:0] Real_1_load_1_reg_841;
reg   [31:0] Imag_3_load_1_reg_846;
wire   [31:0] tmp_8_1_fu_509_p1;
wire   [31:0] tmp_10_1_fu_513_p1;
wire   [31:0] tmp_14_1_fu_517_p1;
wire   [31:0] tmp_16_1_neg_fu_525_p2;
reg   [31:0] tmp_16_1_neg_reg_866;
reg   [7:0] newIndex2_reg_871;
reg   [7:0] newIndex2_reg_871_pp0_iter1_reg;
reg   [7:0] newIndex2_reg_871_pp0_iter2_reg;
reg   [7:0] newIndex2_reg_871_pp0_iter3_reg;
reg   [7:0] newIndex2_reg_871_pp0_iter4_reg;
reg   [7:0] newIndex2_reg_871_pp0_iter5_reg;
wire   [10:0] c_1_fu_541_p2;
reg   [10:0] c_1_reg_876;
wire   [31:0] tmp_16_1_fu_547_p1;
wire   [31:0] grp_fu_419_p2;
reg   [31:0] tmp_9_reg_886;
reg    ap_enable_reg_pp0_iter3;
wire   [31:0] grp_fu_423_p2;
reg   [31:0] tmp_4_reg_892;
reg   [31:0] tmp_8_reg_898;
reg   [31:0] tmp_8_reg_898_pp0_iter4_reg;
wire   [31:0] grp_fu_431_p2;
reg   [31:0] tmp_9_1_reg_903;
reg   [31:0] tmp_9_1_reg_903_pp0_iter4_reg;
wire   [31:0] grp_fu_435_p2;
reg   [31:0] tmp_11_1_reg_909;
wire   [31:0] grp_fu_439_p2;
reg   [31:0] tmp_15_1_reg_915;
reg   [31:0] tmp_1_reg_921;
reg   [31:0] tmp_17_1_reg_927;
wire   [31:0] tmp_18_1_neg_fu_554_p2;
reg   [31:0] tmp_18_1_neg_reg_933;
wire   [31:0] tmp_12_2_neg_fu_563_p2;
reg   [31:0] tmp_12_2_neg_reg_938;
wire   [31:0] tmp_18_1_fu_569_p1;
wire   [31:0] tmp_12_2_fu_573_p1;
wire   [31:0] tmp_18_2_neg_fu_580_p2;
reg   [31:0] tmp_18_2_neg_reg_953;
wire   [31:0] tmp_12_3_neg_fu_589_p2;
reg   [31:0] tmp_12_3_neg_reg_958;
wire   [31:0] tmp_18_2_fu_595_p1;
wire   [31:0] tmp_12_3_fu_599_p1;
reg   [31:0] tmp_5_reg_973;
reg    ap_enable_reg_pp0_iter5;
reg   [31:0] tmp_13_1_reg_978;
reg   [31:0] tmp_19_1_reg_983;
reg   [31:0] tmp_13_2_reg_988;
reg   [31:0] tmp_19_3_reg_993;
wire   [63:0] newIndex2_cast_fu_603_p1;
reg   [63:0] newIndex2_cast_reg_998;
reg   [31:0] tmp_13_3_reg_1004;
wire   [0:0] exitcond_fu_610_p2;
reg   [0:0] exitcond_reg_1009;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state27_pp1_stage0_iter0;
wire    ap_block_state31_pp1_stage0_iter1;
wire    ap_block_pp1_stage0_11001;
wire   [8:0] i_1_fu_616_p2;
reg   [8:0] i_1_reg_1013;
reg    ap_enable_reg_pp1_iter0;
wire   [1:0] tmp_11_fu_628_p1;
reg   [1:0] tmp_11_reg_1028;
wire    ap_CS_fsm_pp1_stage1;
wire    ap_block_state28_pp1_stage1_iter0;
wire    ap_block_state32_pp1_stage1_iter1;
wire    ap_block_pp1_stage1_11001;
reg   [7:0] newIndex3_reg_1033;
wire   [1:0] tmp_12_fu_642_p1;
reg   [1:0] tmp_12_reg_1038;
reg   [7:0] newIndex5_reg_1043;
reg   [7:0] Real_0_addr_2_reg_1048;
wire    ap_CS_fsm_pp1_stage2;
wire    ap_block_state29_pp1_stage2_iter0;
wire    ap_block_pp1_stage2_11001;
reg   [7:0] Real_1_addr_3_reg_1053;
reg   [7:0] Real_2_addr_3_reg_1058;
reg   [7:0] Real_3_addr_3_reg_1063;
reg   [7:0] Imag_0_addr_2_reg_1068;
reg   [7:0] Imag_1_addr_3_reg_1073;
reg   [7:0] Imag_2_addr_3_reg_1078;
reg   [7:0] Imag_3_addr_3_reg_1083;
reg   [7:0] Real_0_addr_1_reg_1088;
wire    ap_CS_fsm_pp1_stage3;
wire    ap_block_state30_pp1_stage3_iter0;
wire    ap_block_pp1_stage3_11001;
reg   [7:0] Real_1_addr_2_reg_1093;
reg   [7:0] Real_2_addr_2_reg_1098;
reg   [7:0] Real_3_addr_2_reg_1103;
reg   [7:0] Imag_0_addr_1_reg_1108;
reg   [7:0] Imag_1_addr_2_reg_1113;
reg   [7:0] Imag_2_addr_2_reg_1118;
reg   [7:0] Imag_3_addr_2_reg_1123;
wire   [31:0] tmp_7_fu_681_p6;
reg   [31:0] tmp_7_reg_1128;
wire   [31:0] tmp_10_fu_695_p6;
reg   [31:0] tmp_10_reg_1136;
wire   [31:0] tempr_fu_712_p6;
reg   [31:0] tempr_reg_1144;
wire   [31:0] tempi_fu_726_p6;
reg   [31:0] tempi_reg_1152;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage2_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter7;
wire    ap_CS_fsm_state26;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state27;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage3_subdone;
wire    ap_block_pp1_stage1_subdone;
reg   [10:0] ap_phi_mux_c_phi_fu_400_p4;
wire    ap_block_pp0_stage0;
reg   [8:0] ap_phi_mux_i_phi_fu_412_p4;
wire    ap_block_pp1_stage0;
wire   [63:0] newIndex1_fu_467_p1;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage1;
wire   [63:0] tmp_s_fu_622_p1;
wire   [63:0] newIndex6_fu_656_p1;
wire    ap_block_pp1_stage2;
wire   [63:0] newIndex4_fu_667_p1;
wire    ap_block_pp1_stage3;
wire    ap_block_pp1_stage1;
reg   [31:0] grp_fu_419_p0;
reg   [31:0] grp_fu_419_p1;
reg   [31:0] grp_fu_423_p0;
reg   [31:0] grp_fu_423_p1;
reg   [31:0] grp_fu_427_p0;
reg   [31:0] grp_fu_427_p1;
reg   [31:0] grp_fu_431_p0;
reg   [31:0] grp_fu_431_p1;
reg   [31:0] grp_fu_435_p0;
reg   [31:0] grp_fu_435_p1;
reg   [31:0] grp_fu_439_p0;
reg   [31:0] grp_fu_439_p1;
wire   [8:0] newIndex_fu_457_p4;
wire   [31:0] tmp_8_1_to_int_fu_479_p1;
wire   [31:0] tmp_10_1_to_int_fu_489_p1;
wire   [31:0] tmp_14_1_to_int_fu_499_p1;
wire   [31:0] tmp_16_1_to_int_fu_521_p1;
wire   [31:0] tmp_18_1_to_int_fu_551_p1;
wire   [31:0] tmp_12_2_to_int_fu_560_p1;
wire   [31:0] tmp_18_2_to_int_fu_577_p1;
wire   [31:0] tmp_12_3_to_int_fu_586_p1;
wire   [31:0] arrayNo_fu_678_p1;
wire   [31:0] arrayNo1_fu_709_p1;
wire    ap_CS_fsm_state33;
reg   [9:0] ap_NS_fsm;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp1_stage2_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;

// power-on initialization
initial begin
#0 ap_CS_fsm = 10'd1;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
end

Reorder_fft_lut_rbkb #(
    .DataWidth( 10 ),
    .AddressRange( 480 ),
    .AddressWidth( 9 ))
lut_reorder_I_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_reorder_I_address0),
    .ce0(lut_reorder_I_ce0),
    .q0(lut_reorder_I_q0)
);

Reorder_fft_lut_rcud #(
    .DataWidth( 10 ),
    .AddressRange( 480 ),
    .AddressWidth( 9 ))
lut_reorder_J_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_reorder_J_address0),
    .ce0(lut_reorder_J_ce0),
    .q0(lut_reorder_J_q0)
);

Reorder_fft_fadd_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
Reorder_fft_fadd_dEe_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_419_p0),
    .din1(grp_fu_419_p1),
    .ce(1'b1),
    .dout(grp_fu_419_p2)
);

Reorder_fft_fadd_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
Reorder_fft_fadd_dEe_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_423_p0),
    .din1(grp_fu_423_p1),
    .ce(1'b1),
    .dout(grp_fu_423_p2)
);

Reorder_fft_fadd_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
Reorder_fft_fadd_dEe_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_427_p0),
    .din1(grp_fu_427_p1),
    .ce(1'b1),
    .dout(grp_fu_427_p2)
);

Reorder_fft_fadd_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
Reorder_fft_fadd_dEe_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_431_p0),
    .din1(grp_fu_431_p1),
    .ce(1'b1),
    .dout(grp_fu_431_p2)
);

Reorder_fft_fadd_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
Reorder_fft_fadd_dEe_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_435_p0),
    .din1(grp_fu_435_p1),
    .ce(1'b1),
    .dout(grp_fu_435_p2)
);

Reorder_fft_fadd_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
Reorder_fft_fadd_dEe_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_439_p0),
    .din1(grp_fu_439_p1),
    .ce(1'b1),
    .dout(grp_fu_439_p2)
);

Reorder_fft_mux_4eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
Reorder_fft_mux_4eOg_U7(
    .din0(Real_0_q0),
    .din1(Real_1_q0),
    .din2(Real_2_q0),
    .din3(Real_3_q0),
    .din4(arrayNo_fu_678_p1),
    .dout(tmp_7_fu_681_p6)
);

Reorder_fft_mux_4eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
Reorder_fft_mux_4eOg_U8(
    .din0(Imag_0_q0),
    .din1(Imag_1_q0),
    .din2(Imag_2_q0),
    .din3(Imag_3_q0),
    .din4(arrayNo_fu_678_p1),
    .dout(tmp_10_fu_695_p6)
);

Reorder_fft_mux_4eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
Reorder_fft_mux_4eOg_U9(
    .din0(Real_0_q0),
    .din1(Real_1_q0),
    .din2(Real_2_q0),
    .din3(Real_3_q0),
    .din4(arrayNo1_fu_709_p1),
    .dout(tempr_fu_712_p6)
);

Reorder_fft_mux_4eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
Reorder_fft_mux_4eOg_U10(
    .din0(Imag_0_q0),
    .din1(Imag_1_q0),
    .din2(Imag_2_q0),
    .din3(Imag_3_q0),
    .din4(arrayNo1_fu_709_p1),
    .dout(tempi_fu_726_p6)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter7 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state27) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state26)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp1_stage3_subdone) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if ((1'b1 == ap_CS_fsm_state26)) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_740 == 1'd0))) begin
        c_reg_396 <= c_1_reg_876;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        c_reg_396 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        i_reg_408 <= 9'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (exitcond_reg_1009 == 1'd0))) begin
        i_reg_408 <= i_1_reg_1013;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_740 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        IM_vec_128_a_reg_810 <= Imag_0_q0;
        IM_vec_128_b_reg_816 <= Imag_2_q0;
        Imag_1_load_reg_800 <= Imag_1_q0;
        RE_vec_128_a_reg_784 <= Real_0_q0;
        RE_vec_128_b_reg_790 <= Real_2_q0;
        Real_1_load_reg_795 <= Real_1_q0;
        Real_3_load_reg_805 <= Real_3_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (exitcond_reg_1009 == 1'd0))) begin
        Imag_0_addr_1_reg_1108 <= newIndex4_fu_667_p1;
        Imag_1_addr_2_reg_1113 <= newIndex4_fu_667_p1;
        Imag_2_addr_2_reg_1118 <= newIndex4_fu_667_p1;
        Imag_3_addr_2_reg_1123 <= newIndex4_fu_667_p1;
        Real_0_addr_1_reg_1088 <= newIndex4_fu_667_p1;
        Real_1_addr_2_reg_1093 <= newIndex4_fu_667_p1;
        Real_2_addr_2_reg_1098 <= newIndex4_fu_667_p1;
        Real_3_addr_2_reg_1103 <= newIndex4_fu_667_p1;
        tmp_10_reg_1136 <= tmp_10_fu_695_p6;
        tmp_7_reg_1128 <= tmp_7_fu_681_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (exitcond_reg_1009 == 1'd0))) begin
        Imag_0_addr_2_reg_1068 <= newIndex6_fu_656_p1;
        Imag_1_addr_3_reg_1073 <= newIndex6_fu_656_p1;
        Imag_2_addr_3_reg_1078 <= newIndex6_fu_656_p1;
        Imag_3_addr_3_reg_1083 <= newIndex6_fu_656_p1;
        Real_0_addr_2_reg_1048 <= newIndex6_fu_656_p1;
        Real_1_addr_3_reg_1053 <= newIndex6_fu_656_p1;
        Real_2_addr_3_reg_1058 <= newIndex6_fu_656_p1;
        Real_3_addr_3_reg_1063 <= newIndex6_fu_656_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_449_p3 == 1'd0))) begin
        Imag_0_addr_reg_774 <= newIndex1_fu_467_p1;
        Imag_1_addr_reg_759 <= newIndex1_fu_467_p1;
        Imag_3_addr_reg_769 <= newIndex1_fu_467_p1;
        Real_0_addr_reg_744 <= newIndex1_fu_467_p1;
        Real_1_addr_reg_754 <= newIndex1_fu_467_p1;
        Real_3_addr_reg_764 <= newIndex1_fu_467_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Imag_0_addr_reg_774_pp0_iter1_reg <= Imag_0_addr_reg_774;
        Imag_0_addr_reg_774_pp0_iter2_reg <= Imag_0_addr_reg_774_pp0_iter1_reg;
        Imag_0_addr_reg_774_pp0_iter3_reg <= Imag_0_addr_reg_774_pp0_iter2_reg;
        Imag_0_addr_reg_774_pp0_iter4_reg <= Imag_0_addr_reg_774_pp0_iter3_reg;
        Imag_0_addr_reg_774_pp0_iter5_reg <= Imag_0_addr_reg_774_pp0_iter4_reg;
        Imag_0_addr_reg_774_pp0_iter6_reg <= Imag_0_addr_reg_774_pp0_iter5_reg;
        Real_0_addr_reg_744_pp0_iter1_reg <= Real_0_addr_reg_744;
        Real_0_addr_reg_744_pp0_iter2_reg <= Real_0_addr_reg_744_pp0_iter1_reg;
        Real_0_addr_reg_744_pp0_iter3_reg <= Real_0_addr_reg_744_pp0_iter2_reg;
        Real_0_addr_reg_744_pp0_iter4_reg <= Real_0_addr_reg_744_pp0_iter3_reg;
        Real_0_addr_reg_744_pp0_iter5_reg <= Real_0_addr_reg_744_pp0_iter4_reg;
        Real_0_addr_reg_744_pp0_iter6_reg <= Real_0_addr_reg_744_pp0_iter5_reg;
        tmp_8_reg_898_pp0_iter4_reg <= tmp_8_reg_898;
        tmp_9_1_reg_903_pp0_iter4_reg <= tmp_9_1_reg_903;
        tmp_reg_740 <= ap_phi_mux_c_phi_fu_400_p4[32'd10];
        tmp_reg_740_pp0_iter1_reg <= tmp_reg_740;
        tmp_reg_740_pp0_iter2_reg <= tmp_reg_740_pp0_iter1_reg;
        tmp_reg_740_pp0_iter3_reg <= tmp_reg_740_pp0_iter2_reg;
        tmp_reg_740_pp0_iter4_reg <= tmp_reg_740_pp0_iter3_reg;
        tmp_reg_740_pp0_iter5_reg <= tmp_reg_740_pp0_iter4_reg;
        tmp_reg_740_pp0_iter6_reg <= tmp_reg_740_pp0_iter5_reg;
        tmp_reg_740_pp0_iter7_reg <= tmp_reg_740_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (tmp_reg_740 == 1'd0))) begin
        Imag_1_load_1_reg_836 <= Imag_1_q0;
        Imag_3_load_1_reg_846 <= Imag_3_q0;
        Real_1_load_1_reg_841 <= Real_1_q0;
        c_1_reg_876 <= c_1_fu_541_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        exitcond_reg_1009 <= exitcond_fu_610_p2;
        tempi_reg_1152 <= tempi_fu_726_p6;
        tempr_reg_1144 <= tempr_fu_712_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        i_1_reg_1013 <= i_1_fu_616_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (tmp_reg_740_pp0_iter6_reg == 1'd0))) begin
        newIndex2_cast_reg_998[7 : 0] <= newIndex2_cast_fu_603_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (tmp_reg_740 == 1'd0))) begin
        newIndex2_reg_871 <= {{c_reg_396[9:2]}};
        tmp_16_1_neg_reg_866 <= tmp_16_1_neg_fu_525_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        newIndex2_reg_871_pp0_iter1_reg <= newIndex2_reg_871;
        newIndex2_reg_871_pp0_iter2_reg <= newIndex2_reg_871_pp0_iter1_reg;
        newIndex2_reg_871_pp0_iter3_reg <= newIndex2_reg_871_pp0_iter2_reg;
        newIndex2_reg_871_pp0_iter4_reg <= newIndex2_reg_871_pp0_iter3_reg;
        newIndex2_reg_871_pp0_iter5_reg <= newIndex2_reg_871_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (exitcond_reg_1009 == 1'd0))) begin
        newIndex3_reg_1033 <= {{lut_reorder_I_q0[9:2]}};
        newIndex5_reg_1043 <= {{lut_reorder_J_q0[9:2]}};
        tmp_11_reg_1028 <= tmp_11_fu_628_p1;
        tmp_12_reg_1038 <= tmp_12_fu_642_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (tmp_reg_740_pp0_iter6_reg == 1'd0)) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_740_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        reg_443 <= grp_fu_427_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_740 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_10_1_neg_reg_826 <= tmp_10_1_neg_fu_493_p2;
        tmp_14_1_neg_reg_831 <= tmp_14_1_neg_fu_503_p2;
        tmp_8_1_neg_reg_821 <= tmp_8_1_neg_fu_483_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_740_pp0_iter2_reg == 1'd0))) begin
        tmp_11_1_reg_909 <= grp_fu_435_p2;
        tmp_15_1_reg_915 <= grp_fu_439_p2;
        tmp_4_reg_892 <= grp_fu_423_p2;
        tmp_8_reg_898 <= grp_fu_427_p2;
        tmp_9_1_reg_903 <= grp_fu_431_p2;
        tmp_9_reg_886 <= grp_fu_419_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (tmp_reg_740_pp0_iter3_reg == 1'd0))) begin
        tmp_12_2_neg_reg_938 <= tmp_12_2_neg_fu_563_p2;
        tmp_18_1_neg_reg_933 <= tmp_18_1_neg_fu_554_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_740_pp0_iter3_reg == 1'd0))) begin
        tmp_12_3_neg_reg_958 <= tmp_12_3_neg_fu_589_p2;
        tmp_18_2_neg_reg_953 <= tmp_18_2_neg_fu_580_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (tmp_reg_740_pp0_iter5_reg == 1'd0))) begin
        tmp_13_1_reg_978 <= grp_fu_423_p2;
        tmp_5_reg_973 <= grp_fu_419_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_740_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_13_2_reg_988 <= grp_fu_435_p2;
        tmp_19_1_reg_983 <= grp_fu_431_p2;
        tmp_19_3_reg_993 <= grp_fu_439_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (tmp_reg_740_pp0_iter6_reg == 1'd0))) begin
        tmp_13_3_reg_1004 <= grp_fu_431_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_740_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_17_1_reg_927 <= grp_fu_423_p2;
        tmp_1_reg_921 <= grp_fu_419_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        Imag_0_address0 = Imag_0_addr_2_reg_1068;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        Imag_0_address0 = Imag_0_addr_1_reg_1108;
    end else if (((1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        Imag_0_address0 = newIndex4_fu_667_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        Imag_0_address0 = newIndex6_fu_656_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        Imag_0_address0 = Imag_0_addr_reg_774_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Imag_0_address0 = newIndex1_fu_467_p1;
    end else begin
        Imag_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        Imag_0_ce0 = 1'b1;
    end else begin
        Imag_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        Imag_0_d0 = tempi_reg_1152;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        Imag_0_d0 = tmp_10_reg_1136;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        Imag_0_d0 = reg_443;
    end else begin
        Imag_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_12_reg_1038 == 2'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((tmp_11_reg_1028 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (tmp_reg_740_pp0_iter6_reg == 1'd0)))) begin
        Imag_0_we0 = 1'b1;
    end else begin
        Imag_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        Imag_1_address0 = Imag_1_addr_3_reg_1073;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        Imag_1_address0 = Imag_1_addr_2_reg_1113;
    end else if (((1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        Imag_1_address0 = newIndex4_fu_667_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        Imag_1_address0 = newIndex6_fu_656_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        Imag_1_address0 = newIndex2_cast_fu_603_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Imag_1_address0 = Imag_1_addr_reg_759;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Imag_1_address0 = newIndex1_fu_467_p1;
    end else begin
        Imag_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        Imag_1_ce0 = 1'b1;
    end else begin
        Imag_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        Imag_1_d0 = tempi_reg_1152;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        Imag_1_d0 = tmp_10_reg_1136;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        Imag_1_d0 = tmp_19_1_reg_983;
    end else begin
        Imag_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_12_reg_1038 == 2'd1) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((tmp_11_reg_1028 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (tmp_reg_740_pp0_iter6_reg == 1'd0)))) begin
        Imag_1_we0 = 1'b1;
    end else begin
        Imag_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        Imag_2_address0 = Imag_2_addr_3_reg_1078;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        Imag_2_address0 = Imag_2_addr_2_reg_1118;
    end else if (((1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        Imag_2_address0 = newIndex4_fu_667_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        Imag_2_address0 = newIndex6_fu_656_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Imag_2_address0 = newIndex2_cast_reg_998;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Imag_2_address0 = newIndex1_fu_467_p1;
    end else begin
        Imag_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        Imag_2_ce0 = 1'b1;
    end else begin
        Imag_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        Imag_2_d0 = tempi_reg_1152;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        Imag_2_d0 = tmp_10_reg_1136;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Imag_2_d0 = reg_443;
    end else begin
        Imag_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_12_reg_1038 == 2'd2) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((tmp_11_reg_1028 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_740_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        Imag_2_we0 = 1'b1;
    end else begin
        Imag_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        Imag_3_address0 = Imag_3_addr_3_reg_1083;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        Imag_3_address0 = Imag_3_addr_2_reg_1123;
    end else if (((1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        Imag_3_address0 = newIndex4_fu_667_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        Imag_3_address0 = newIndex6_fu_656_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        Imag_3_address0 = newIndex2_cast_fu_603_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Imag_3_address0 = Imag_3_addr_reg_769;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Imag_3_address0 = newIndex1_fu_467_p1;
    end else begin
        Imag_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        Imag_3_ce0 = 1'b1;
    end else begin
        Imag_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        Imag_3_d0 = tempi_reg_1152;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        Imag_3_d0 = tmp_10_reg_1136;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        Imag_3_d0 = tmp_19_3_reg_993;
    end else begin
        Imag_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_12_reg_1038 == 2'd3) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((tmp_11_reg_1028 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (tmp_reg_740_pp0_iter6_reg == 1'd0)))) begin
        Imag_3_we0 = 1'b1;
    end else begin
        Imag_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        Real_0_address0 = Real_0_addr_2_reg_1048;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        Real_0_address0 = Real_0_addr_1_reg_1088;
    end else if (((1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        Real_0_address0 = newIndex4_fu_667_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        Real_0_address0 = newIndex6_fu_656_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Real_0_address0 = Real_0_addr_reg_744_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Real_0_address0 = newIndex1_fu_467_p1;
    end else begin
        Real_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        Real_0_ce0 = 1'b1;
    end else begin
        Real_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        Real_0_d0 = tempr_reg_1144;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        Real_0_d0 = tmp_7_reg_1128;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Real_0_d0 = tmp_5_reg_973;
    end else begin
        Real_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_12_reg_1038 == 2'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((tmp_11_reg_1028 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_740_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        Real_0_we0 = 1'b1;
    end else begin
        Real_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        Real_1_address0 = Real_1_addr_3_reg_1053;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        Real_1_address0 = Real_1_addr_2_reg_1093;
    end else if (((1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        Real_1_address0 = newIndex4_fu_667_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        Real_1_address0 = newIndex6_fu_656_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        Real_1_address0 = newIndex2_cast_fu_603_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Real_1_address0 = Real_1_addr_reg_754;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Real_1_address0 = newIndex1_fu_467_p1;
    end else begin
        Real_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        Real_1_ce0 = 1'b1;
    end else begin
        Real_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        Real_1_d0 = tempr_reg_1144;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        Real_1_d0 = tmp_7_reg_1128;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        Real_1_d0 = tmp_13_1_reg_978;
    end else begin
        Real_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_12_reg_1038 == 2'd1) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((tmp_11_reg_1028 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (tmp_reg_740_pp0_iter6_reg == 1'd0)))) begin
        Real_1_we0 = 1'b1;
    end else begin
        Real_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        Real_2_address0 = Real_2_addr_3_reg_1058;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        Real_2_address0 = Real_2_addr_2_reg_1098;
    end else if (((1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        Real_2_address0 = newIndex4_fu_667_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        Real_2_address0 = newIndex6_fu_656_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        Real_2_address0 = newIndex2_cast_fu_603_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Real_2_address0 = newIndex1_fu_467_p1;
    end else begin
        Real_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        Real_2_ce0 = 1'b1;
    end else begin
        Real_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        Real_2_d0 = tempr_reg_1144;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        Real_2_d0 = tmp_7_reg_1128;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        Real_2_d0 = tmp_13_2_reg_988;
    end else begin
        Real_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_12_reg_1038 == 2'd2) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((tmp_11_reg_1028 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (tmp_reg_740_pp0_iter6_reg == 1'd0)))) begin
        Real_2_we0 = 1'b1;
    end else begin
        Real_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        Real_3_address0 = Real_3_addr_3_reg_1063;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        Real_3_address0 = Real_3_addr_2_reg_1103;
    end else if (((1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        Real_3_address0 = newIndex4_fu_667_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        Real_3_address0 = newIndex6_fu_656_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        Real_3_address0 = newIndex2_cast_reg_998;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Real_3_address0 = Real_3_addr_reg_764;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Real_3_address0 = newIndex1_fu_467_p1;
    end else begin
        Real_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        Real_3_ce0 = 1'b1;
    end else begin
        Real_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        Real_3_d0 = tempr_reg_1144;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        Real_3_d0 = tmp_7_reg_1128;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        Real_3_d0 = tmp_13_3_reg_1004;
    end else begin
        Real_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_12_reg_1038 == 2'd3) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((tmp_11_reg_1028 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (tmp_reg_740_pp0_iter7_reg == 1'd0)))) begin
        Real_3_we0 = 1'b1;
    end else begin
        Real_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((tmp_fu_449_p3 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond_fu_610_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state27 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state27 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_740 == 1'd0))) begin
        ap_phi_mux_c_phi_fu_400_p4 = c_1_reg_876;
    end else begin
        ap_phi_mux_c_phi_fu_400_p4 = c_reg_396;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (exitcond_reg_1009 == 1'd0))) begin
        ap_phi_mux_i_phi_fu_412_p4 = i_1_reg_1013;
    end else begin
        ap_phi_mux_i_phi_fu_412_p4 = i_reg_408;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_419_p0 = tmp_4_reg_892;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_419_p0 = Imag_3_load_1_reg_846;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_419_p0 = RE_vec_128_b_reg_790;
    end else begin
        grp_fu_419_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_419_p1 = tmp_9_reg_886;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_419_p1 = Imag_1_load_1_reg_836;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_419_p1 = RE_vec_128_a_reg_784;
    end else begin
        grp_fu_419_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_423_p0 = tmp_11_1_reg_909;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_423_p0 = tmp_16_1_fu_547_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_423_p0 = Real_3_load_reg_805;
    end else begin
        grp_fu_423_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_423_p1 = tmp_9_1_reg_903;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_423_p1 = Real_1_load_1_reg_841;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_423_p1 = Real_1_load_reg_795;
    end else begin
        grp_fu_423_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_427_p0 = tmp_18_2_fu_595_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_427_p0 = tmp_1_reg_921;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_427_p0 = IM_vec_128_b_reg_816;
    end else begin
        grp_fu_427_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_427_p1 = tmp_8_reg_898_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_427_p1 = tmp_8_reg_898;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_427_p1 = IM_vec_128_a_reg_810;
    end else begin
        grp_fu_427_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_431_p0 = tmp_12_3_fu_599_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_431_p0 = tmp_18_1_fu_569_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_431_p0 = tmp_8_1_fu_509_p1;
    end else begin
        grp_fu_431_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_431_p1 = tmp_9_1_reg_903_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_431_p1 = tmp_15_1_reg_915;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_431_p1 = RE_vec_128_a_reg_784;
    end else begin
        grp_fu_431_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_435_p0 = tmp_12_2_fu_573_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_435_p0 = tmp_10_1_fu_513_p1;
    end else begin
        grp_fu_435_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_435_p1 = tmp_9_reg_886;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_435_p1 = Imag_1_load_reg_800;
    end else begin
        grp_fu_435_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_439_p0 = tmp_17_1_reg_927;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_439_p0 = tmp_14_1_fu_517_p1;
    end else begin
        grp_fu_439_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_439_p1 = tmp_15_1_reg_915;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_439_p1 = IM_vec_128_a_reg_810;
    end else begin
        grp_fu_439_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        lut_reorder_I_ce0 = 1'b1;
    end else begin
        lut_reorder_I_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        lut_reorder_J_ce0 = 1'b1;
    end else begin
        lut_reorder_J_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_fu_449_p3 == 1'd1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_fu_449_p3 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((~((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b0)) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (exitcond_fu_610_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1)) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end else if (((ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (exitcond_fu_610_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage1 : begin
            if ((~((1'b0 == ap_block_pp1_stage1_subdone) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end else if (((1'b0 == ap_block_pp1_stage1_subdone) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end
        end
        ap_ST_fsm_pp1_stage2 : begin
            if ((1'b0 == ap_block_pp1_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end
        end
        ap_ST_fsm_pp1_stage3 : begin
            if ((1'b0 == ap_block_pp1_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage3;
            end
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp1_stage1 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp1_stage2 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp1_stage3 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage2_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage2_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp1_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp1_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp1_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp1_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign arrayNo1_fu_709_p1 = tmp_11_reg_1028;

assign arrayNo_fu_678_p1 = tmp_12_reg_1038;

assign c_1_fu_541_p2 = (c_reg_396 + 11'd4);

assign exitcond_fu_610_p2 = ((ap_phi_mux_i_phi_fu_412_p4 == 9'd480) ? 1'b1 : 1'b0);

assign i_1_fu_616_p2 = (ap_phi_mux_i_phi_fu_412_p4 + 9'd1);

assign lut_reorder_I_address0 = tmp_s_fu_622_p1;

assign lut_reorder_J_address0 = tmp_s_fu_622_p1;

assign newIndex1_fu_467_p1 = newIndex_fu_457_p4;

assign newIndex2_cast_fu_603_p1 = newIndex2_reg_871_pp0_iter5_reg;

assign newIndex4_fu_667_p1 = newIndex3_reg_1033;

assign newIndex6_fu_656_p1 = newIndex5_reg_1043;

assign newIndex_fu_457_p4 = {{ap_phi_mux_c_phi_fu_400_p4[10:2]}};

assign tmp_10_1_fu_513_p1 = tmp_10_1_neg_reg_826;

assign tmp_10_1_neg_fu_493_p2 = (tmp_10_1_to_int_fu_489_p1 ^ 32'd2147483648);

assign tmp_10_1_to_int_fu_489_p1 = Imag_3_q0;

assign tmp_11_fu_628_p1 = lut_reorder_I_q0[1:0];

assign tmp_12_2_fu_573_p1 = tmp_12_2_neg_reg_938;

assign tmp_12_2_neg_fu_563_p2 = (tmp_12_2_to_int_fu_560_p1 ^ 32'd2147483648);

assign tmp_12_2_to_int_fu_560_p1 = tmp_4_reg_892;

assign tmp_12_3_fu_599_p1 = tmp_12_3_neg_reg_958;

assign tmp_12_3_neg_fu_589_p2 = (tmp_12_3_to_int_fu_586_p1 ^ 32'd2147483648);

assign tmp_12_3_to_int_fu_586_p1 = tmp_11_1_reg_909;

assign tmp_12_fu_642_p1 = lut_reorder_J_q0[1:0];

assign tmp_14_1_fu_517_p1 = tmp_14_1_neg_reg_831;

assign tmp_14_1_neg_fu_503_p2 = (tmp_14_1_to_int_fu_499_p1 ^ 32'd2147483648);

assign tmp_14_1_to_int_fu_499_p1 = Imag_2_q0;

assign tmp_16_1_fu_547_p1 = tmp_16_1_neg_reg_866;

assign tmp_16_1_neg_fu_525_p2 = (tmp_16_1_to_int_fu_521_p1 ^ 32'd2147483648);

assign tmp_16_1_to_int_fu_521_p1 = Real_3_q0;

assign tmp_18_1_fu_569_p1 = tmp_18_1_neg_reg_933;

assign tmp_18_1_neg_fu_554_p2 = (tmp_18_1_to_int_fu_551_p1 ^ 32'd2147483648);

assign tmp_18_1_to_int_fu_551_p1 = tmp_17_1_reg_927;

assign tmp_18_2_fu_595_p1 = tmp_18_2_neg_reg_953;

assign tmp_18_2_neg_fu_580_p2 = (tmp_18_2_to_int_fu_577_p1 ^ 32'd2147483648);

assign tmp_18_2_to_int_fu_577_p1 = tmp_1_reg_921;

assign tmp_8_1_fu_509_p1 = tmp_8_1_neg_reg_821;

assign tmp_8_1_neg_fu_483_p2 = (tmp_8_1_to_int_fu_479_p1 ^ 32'd2147483648);

assign tmp_8_1_to_int_fu_479_p1 = Real_2_q0;

assign tmp_fu_449_p3 = ap_phi_mux_c_phi_fu_400_p4[32'd10];

assign tmp_s_fu_622_p1 = ap_phi_mux_i_phi_fu_412_p4;

always @ (posedge ap_clk) begin
    newIndex2_cast_reg_998[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
end

endmodule //Reorder_fft
