{"vcs1":{"timestamp_begin":1747552039.388090165, "rt":9.23, "ut":9.25, "st":0.69}}
{"vcselab":{"timestamp_begin":1747552048.702326853, "rt":0.41, "ut":0.26, "st":0.14}}
{"link":{"timestamp_begin":1747552049.175860843, "rt":0.44, "ut":0.18, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747552038.772607544}
{"VCS_COMP_START_TIME": 1747552038.772607544}
{"VCS_COMP_END_TIME": 1747552049.766827683}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 487488}}
{"vcselab": {"peak_mem": 183884}}
