#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002b389d74d80 .scope module, "syn_fifo_tb" "syn_fifo_tb" 2 1;
 .timescale 0 0;
P_000002b389d79500 .param/l "DEPTH" 0 2 4, +C4<00000000000000000000000000001010>;
P_000002b389d79538 .param/l "WIDTH" 0 2 3, +C4<00000000000000000000000000010000>;
P_000002b389d79570 .param/l "clkp" 0 2 5, +C4<00000000000000000000000000101000>;
v000002b389decb00_0 .var "clk", 0 0;
v000002b389ded780_0 .var "data_in", 15 0;
v000002b389ded640_0 .net "data_out", 15 0, v000002b389d73950_0;  1 drivers
v000002b389dec380_0 .net "empty", 0 0, L_000002b389ded1e0;  1 drivers
v000002b389debf20_0 .net "full", 0 0, L_000002b389d891b0;  1 drivers
v000002b389debc00 .array "mem", 9 0, 15 0;
v000002b389dec560_0 .var/i "mem_head", 31 0;
v000002b389debde0_0 .var/i "mem_tail", 31 0;
v000002b389ded820_0 .var "read_en", 0 0;
v000002b389debfc0_0 .var "rst", 0 0;
v000002b389decba0_0 .var "write_en", 0 0;
E_000002b389d90220 .event negedge, v000002b389d74210_0;
S_000002b389d795b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 52, 2 52 0, S_000002b389d74d80;
 .timescale 0 0;
v000002b389d74490_0 .var/i "i", 31 0;
E_000002b389d900a0 .event posedge, v000002b389d74210_0;
S_000002b389d79740 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 2 67, 2 67 0, S_000002b389d74d80;
 .timescale 0 0;
v000002b389d73590_0 .var/i "j", 31 0;
S_000002b389d6e560 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 2 83, 2 83 0, S_000002b389d74d80;
 .timescale 0 0;
v000002b389d73e50_0 .var/i "k", 31 0;
S_000002b389d6e6f0 .scope module, "s_fifo" "sync_fifo" 2 22, 3 1 0, S_000002b389d74d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "data_in";
    .port_info 3 /OUTPUT 16 "data_out";
    .port_info 4 /INPUT 1 "wr_en";
    .port_info 5 /INPUT 1 "rd_en";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
    .port_info 8 /OUTPUT 5 "count";
P_000002b389d927a0 .param/l "DEPTH" 0 3 3, +C4<00000000000000000000000000001010>;
P_000002b389d927d8 .param/l "PTR_WIDTH" 1 3 14, +C4<00000000000000000000000000000100>;
P_000002b389d92810 .param/l "WIDTH" 0 3 2, +C4<00000000000000000000000000010000>;
L_000002b389d891b0 .functor OR 1, L_000002b389decf60, L_000002b389ded000, C4<0>, C4<0>;
v000002b389d73db0_0 .net *"_ivl_0", 31 0, L_000002b389decc40;  1 drivers
L_000002b389e30118 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v000002b389d73d10_0 .net/2u *"_ivl_10", 31 0, L_000002b389e30118;  1 drivers
v000002b389d736d0_0 .net *"_ivl_12", 0 0, L_000002b389decf60;  1 drivers
v000002b389d73ef0_0 .net *"_ivl_14", 31 0, L_000002b389ded460;  1 drivers
L_000002b389e30160 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b389d742b0_0 .net *"_ivl_17", 26 0, L_000002b389e30160;  1 drivers
v000002b389d739f0_0 .net *"_ivl_18", 31 0, L_000002b389ded8c0;  1 drivers
L_000002b389e301a8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b389d73f90_0 .net *"_ivl_21", 26 0, L_000002b389e301a8;  1 drivers
v000002b389d743f0_0 .net *"_ivl_22", 31 0, L_000002b389dec920;  1 drivers
L_000002b389e301f0 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v000002b389d73770_0 .net/2u *"_ivl_24", 31 0, L_000002b389e301f0;  1 drivers
v000002b389d74030_0 .net *"_ivl_26", 0 0, L_000002b389ded000;  1 drivers
L_000002b389e30088 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b389d740d0_0 .net *"_ivl_3", 26 0, L_000002b389e30088;  1 drivers
v000002b389d73c70_0 .net *"_ivl_4", 31 0, L_000002b389ded3c0;  1 drivers
L_000002b389e300d0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b389d73a90_0 .net *"_ivl_7", 26 0, L_000002b389e300d0;  1 drivers
v000002b389d74170_0 .net *"_ivl_8", 31 0, L_000002b389debac0;  1 drivers
v000002b389d74210_0 .net "clk", 0 0, v000002b389decb00_0;  1 drivers
v000002b389d74350_0 .var "count", 4 0;
v000002b389d73810_0 .net "data_in", 15 0, v000002b389ded780_0;  1 drivers
v000002b389d73950_0 .var "data_out", 15 0;
v000002b389d73630_0 .net "empty", 0 0, L_000002b389ded1e0;  alias, 1 drivers
v000002b389d73b30_0 .net "full", 0 0, L_000002b389d891b0;  alias, 1 drivers
v000002b389ded0a0 .array "mem", 0 9, 15 0;
v000002b389ded320_0 .net "rd_en", 0 0, v000002b389ded820_0;  1 drivers
v000002b389ded140_0 .var "rd_ptr", 4 0;
v000002b389deca60_0 .net "rst", 0 0, v000002b389debfc0_0;  1 drivers
v000002b389decec0_0 .net "wr_en", 0 0, v000002b389decba0_0;  1 drivers
v000002b389dec4c0_0 .var "wr_ptr", 4 0;
E_000002b389d902a0/0 .event negedge, v000002b389deca60_0;
E_000002b389d902a0/1 .event posedge, v000002b389d74210_0;
E_000002b389d902a0 .event/or E_000002b389d902a0/0, E_000002b389d902a0/1;
L_000002b389decc40 .concat [ 5 27 0 0], v000002b389dec4c0_0, L_000002b389e30088;
L_000002b389ded3c0 .concat [ 5 27 0 0], v000002b389ded140_0, L_000002b389e300d0;
L_000002b389debac0 .arith/sub 32, L_000002b389decc40, L_000002b389ded3c0;
L_000002b389decf60 .cmp/eq 32, L_000002b389debac0, L_000002b389e30118;
L_000002b389ded460 .concat [ 5 27 0 0], v000002b389ded140_0, L_000002b389e30160;
L_000002b389ded8c0 .concat [ 5 27 0 0], v000002b389dec4c0_0, L_000002b389e301a8;
L_000002b389dec920 .arith/sub 32, L_000002b389ded460, L_000002b389ded8c0;
L_000002b389ded000 .cmp/eq 32, L_000002b389dec920, L_000002b389e301f0;
L_000002b389ded1e0 .cmp/eq 5, v000002b389dec4c0_0, v000002b389ded140_0;
    .scope S_000002b389d6e6f0;
T_0 ;
    %wait E_000002b389d902a0;
    %load/vec4 v000002b389deca60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002b389d73950_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002b389dec4c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002b389ded140_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002b389d74350_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002b389decec0_0;
    %load/vec4 v000002b389d73b30_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000002b389d73810_0;
    %load/vec4 v000002b389dec4c0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b389ded0a0, 0, 4;
    %load/vec4 v000002b389dec4c0_0;
    %addi 1, 0, 5;
    %assign/vec4 v000002b389dec4c0_0, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002b389d74350_0;
    %pushi/vec4 1, 0, 5;
    %add;
    %store/vec4 v000002b389d74350_0, 0, 5;
T_0.2 ;
    %load/vec4 v000002b389ded320_0;
    %load/vec4 v000002b389d73630_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v000002b389ded140_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %load/vec4a v000002b389ded0a0, 4;
    %assign/vec4 v000002b389d73950_0, 0;
    %load/vec4 v000002b389ded140_0;
    %addi 1, 0, 5;
    %assign/vec4 v000002b389ded140_0, 0;
    ; show_stmt_assign_vector: Get l-value for compressed -= operand
    %load/vec4 v000002b389d74350_0;
    %pushi/vec4 1, 0, 5;
    %sub;
    %store/vec4 v000002b389d74350_0, 0, 5;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002b389d74d80;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b389dec560_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b389debde0_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_000002b389d74d80;
T_2 ;
    %delay 20, 0;
    %load/vec4 v000002b389decb00_0;
    %inv;
    %store/vec4 v000002b389decb00_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000002b389d74d80;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b389decb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b389debfc0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002b389ded780_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b389decba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b389ded820_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002b389d900a0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b389debfc0_0, 0, 1;
    %wait E_000002b389d90220;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b389decba0_0, 0, 1;
    %fork t_1, S_000002b389d795b0;
    %jmp t_0;
    .scope S_000002b389d795b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b389d74490_0, 0, 32;
T_3.2 ;
    %load/vec4 v000002b389d74490_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_3.3, 5;
    %wait E_000002b389d900a0;
    %vpi_func 2 54 "$urandom" 32 {0 0 0};
    %pushi/vec4 256, 0, 32;
    %mod;
    %pad/u 16;
    %store/vec4 v000002b389ded780_0, 0, 16;
    %load/vec4 v000002b389debf20_0;
    %nor/r;
    %load/vec4 v000002b389decba0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000002b389ded780_0;
    %ix/getv/s 4, v000002b389dec560_0;
    %store/vec4a v000002b389debc00, 4, 0;
    %load/vec4 v000002b389dec560_0;
    %addi 1, 0, 32;
    %pushi/vec4 10, 0, 32;
    %mod/s;
    %store/vec4 v000002b389dec560_0, 0, 32;
T_3.4 ;
    %load/vec4 v000002b389d74490_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b389d74490_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_000002b389d74d80;
t_0 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b389decba0_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_3.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.7, 5;
    %jmp/1 T_3.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002b389d900a0;
    %jmp T_3.6;
T_3.7 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b389ded820_0, 0, 1;
    %fork t_3, S_000002b389d79740;
    %jmp t_2;
    .scope S_000002b389d79740;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b389d73590_0, 0, 32;
T_3.8 ;
    %load/vec4 v000002b389d73590_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_3.9, 5;
    %wait E_000002b389d900a0;
    %load/vec4 v000002b389dec380_0;
    %nor/r;
    %load/vec4 v000002b389ded820_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %ix/getv/s 4, v000002b389debde0_0;
    %load/vec4a v000002b389debc00, 4;
    %load/vec4 v000002b389ded640_0;
    %cmp/e;
    %jmp/0xz  T_3.12, 4;
    %vpi_call 2 71 "$display", "Time = %0t: Comparison Passed: wr_data = %h and rd_data = %h", $time, &A<v000002b389debc00, v000002b389debde0_0 >, v000002b389ded640_0 {0 0 0};
    %jmp T_3.13;
T_3.12 ;
    %vpi_call 2 73 "$display", "Time = %0t: Comparison Failed: expected wr_data = %h, rd_data = %h", $time, &A<v000002b389debc00, v000002b389debde0_0 >, v000002b389ded640_0 {0 0 0};
T_3.13 ;
    %load/vec4 v000002b389debde0_0;
    %addi 1, 0, 32;
    %pushi/vec4 10, 0, 32;
    %mod/s;
    %store/vec4 v000002b389debde0_0, 0, 32;
T_3.10 ;
    %load/vec4 v000002b389d73590_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b389d73590_0, 0, 32;
    %jmp T_3.8;
T_3.9 ;
    %end;
    .scope S_000002b389d74d80;
t_2 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b389ded820_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_3.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.15, 5;
    %jmp/1 T_3.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002b389d900a0;
    %jmp T_3.14;
T_3.15 ;
    %pop/vec4 1;
    %wait E_000002b389d90220;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b389decba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b389ded820_0, 0, 1;
    %fork t_5, S_000002b389d6e560;
    %jmp t_4;
    .scope S_000002b389d6e560;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b389d73e50_0, 0, 32;
T_3.16 ;
    %load/vec4 v000002b389d73e50_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_3.17, 5;
    %wait E_000002b389d900a0;
    %vpi_func 2 85 "$urandom" 32 {0 0 0};
    %pushi/vec4 256, 0, 32;
    %mod;
    %pad/u 16;
    %store/vec4 v000002b389ded780_0, 0, 16;
    %load/vec4 v000002b389debf20_0;
    %nor/r;
    %load/vec4 v000002b389decba0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.18, 8;
    %load/vec4 v000002b389ded780_0;
    %ix/getv/s 4, v000002b389dec560_0;
    %store/vec4a v000002b389debc00, 4, 0;
    %load/vec4 v000002b389dec560_0;
    %addi 1, 0, 32;
    %pushi/vec4 10, 0, 32;
    %mod/s;
    %store/vec4 v000002b389dec560_0, 0, 32;
T_3.18 ;
    %load/vec4 v000002b389dec380_0;
    %nor/r;
    %load/vec4 v000002b389ded820_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.20, 8;
    %ix/getv/s 4, v000002b389debde0_0;
    %load/vec4a v000002b389debc00, 4;
    %load/vec4 v000002b389ded640_0;
    %cmp/e;
    %jmp/0xz  T_3.22, 4;
    %vpi_call 2 92 "$display", "Time = %0t: Alternating R/W Passed: wr_data = %h and rd_data = %h", $time, &A<v000002b389debc00, v000002b389debde0_0 >, v000002b389ded640_0 {0 0 0};
    %jmp T_3.23;
T_3.22 ;
    %vpi_call 2 94 "$display", "Time = %0t: Alternating R/W Failed: expected wr_data = %h, rd_data = %h", $time, &A<v000002b389debc00, v000002b389debde0_0 >, v000002b389ded640_0 {0 0 0};
T_3.23 ;
    %load/vec4 v000002b389debde0_0;
    %addi 1, 0, 32;
    %pushi/vec4 10, 0, 32;
    %mod/s;
    %store/vec4 v000002b389debde0_0, 0, 32;
T_3.20 ;
    %load/vec4 v000002b389d73e50_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b389d73e50_0, 0, 32;
    %jmp T_3.16;
T_3.17 ;
    %end;
    .scope S_000002b389d74d80;
t_4 %join;
    %wait E_000002b389d90220;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b389decba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b389ded820_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_3.24 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.25, 5;
    %jmp/1 T_3.25, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002b389d900a0;
    %jmp T_3.24;
T_3.25 ;
    %pop/vec4 1;
    %wait E_000002b389d90220;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b389debfc0_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_3.26 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.27, 5;
    %jmp/1 T_3.27, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002b389d900a0;
    %jmp T_3.26;
T_3.27 ;
    %pop/vec4 1;
    %wait E_000002b389d90220;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b389debfc0_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 109 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000002b389d74d80;
T_4 ;
    %vpi_call 2 114 "$dumpfile", "sync_fifo_tb.vcd" {0 0 0};
    %vpi_call 2 115 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002b389d74d80 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "../Verification/sync_fifo_tb.v";
    "sync_fifo.v";
