Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /home/SDx/2016.4/Vivado/bin/unwrapped/lnx64.o/xelab -wto 2a51f5cf15d34892aa4c7401d63114e5 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_3_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ce_pe_tb_behav xil_defaultlib.ce_pe_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/SDx/2016.4/Vivado/bin/project_new/project_new.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" Line 56. Module blk_mem_gen_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" Line 3412. Module blk_mem_gen_v8_3_5(C_FAMILY="zynq",C_XDEVICEFAMILY="zynq",C_ELABORATION_DIR="./",C_AXI_TYPE=1,C_MEM_TYPE=0,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="blk_mem_gen_0.mif",C_INIT_FILE="blk_mem_gen_0.mem",C_WRITE_MODE_A="READ_FIRST",C_WRITE_DEPTH_A=8,C_READ_DEPTH_A=8,C_ADDRA_WIDTH=3,C_INITB_VAL="0",C_HAS_ENB=0,C_WRITE_DEPTH_B=8,C_READ_DEPTH_B=8,C_ADDRB_WIDTH=3,C_HAS_MEM_OUTPUT_REGS_A=1,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,C_COUNT_36K_BRAM="0",C_COUNT_18K_BRAM="1",C_EST_POWER_SUMMARY="Estimated_Power_for_IP_____:_____3.64395_mW") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" Line 1951. Module blk_mem_gen_v8_3_5_mem_module(C_CORENAME="blk_mem_gen_v8_3_5",C_FAMILY="zynq",C_XDEVICEFAMILY="zynq",C_MEM_TYPE=0,C_BYTE_SIZE=9,C_USE_BRAM_BLOCK=0,C_ALGORITHM=1,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="blk_mem_gen_0.mif",C_INIT_FILE="blk_mem_gen_0.mem",C_USE_DEFAULT_DATA=0,C_DEFAULT_DATA="0",C_HAS_RSTA=0,C_RST_PRIORITY_A="CE",C_RSTRAM_A=0,C_INITA_VAL="0",C_HAS_ENA=1,C_HAS_REGCEA=0,C_USE_BYTE_WEA=0,C_WEA_WIDTH=1,C_WRITE_MODE_A="READ_FIRST",C_WRITE_WIDTH_A=32,C_READ_WIDTH_A=32,C_WRITE_DEPTH_A=8,C_READ_DEPTH_A=8,C_ADDRA_WIDTH=3,C_HAS_RSTB=0,C_RST_PRIORITY_B="CE",C_RSTRAM_B=0,C_INITB_VAL="0",C_HAS_ENB=0,C_HAS_REGCEB=0,C_USE_BYTE_WEB=0,C_WEB_WIDTH=1,C_WRITE_MODE_B="WRITE_FIRST",C_WRITE_WIDTH_B=32,C_READ_WIDTH_B=32,C_WRITE_DEPTH_B=8,C_READ_DEPTH_B=8,C_ADDRB_WIDTH=3,C_HAS_MEM_OUTPUT_REGS_A=1,C_HAS_MEM_OUTPUT_REGS_B=0,C_HAS_MUX_OUTPUT_REGS_A=0,C_HAS_MUX_OUTPUT_REGS_B=0,C_HAS_SOFTECC_INPUT_REGS_A=0,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_MUX_PIPELINE_STAGES=0,C_USE_SOFTECC=0,C_USE_ECC=0,C_HAS_INJECTERR=0,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,FLOP_DELAY=100,C_DISABLE_WARN_BHV_COLL=0,C_EN_ECC_PIPE=0,C_DISABLE_WARN_BHV_RANGE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" Line 1563. Module blk_mem_gen_v8_3_5_output_stage(C_FAMILY="zynq",C_XDEVICEFAMILY="zynq",C_HAS_RST=0,C_RSTRAM=0,C_RST_PRIORITY="CE",C_INIT_VAL="0",C_HAS_EN=1,C_HAS_REGCE=0,C_DATA_WIDTH=32,C_ADDRB_WIDTH=3,C_HAS_MEM_OUTPUT_REGS=1,C_USE_SOFTECC=0,C_USE_ECC=0,NUM_STAGES=1,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" Line 1563. Module blk_mem_gen_v8_3_5_output_stage(C_FAMILY="zynq",C_XDEVICEFAMILY="zynq",C_HAS_RST=0,C_RSTRAM=0,C_RST_PRIORITY="CE",C_INIT_VAL="0",C_HAS_EN=0,C_HAS_REGCE=0,C_DATA_WIDTH=32,C_ADDRB_WIDTH=3,C_HAS_MEM_OUTPUT_REGS=0,C_USE_SOFTECC=0,C_USE_ECC=0,NUM_STAGES=0,C_EN_ECC_PIPE=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" Line 1859. Module blk_mem_gen_v8_3_5_softecc_output_reg_stage(C_DATA_WIDTH=32,C_ADDRB_WIDTH=3,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_USE_SOFTECC=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/SDx/2016.4/Vivado/bin/project_new/project_new.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" Line 56. Module blk_mem_gen_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" Line 3412. Module blk_mem_gen_v8_3_5(C_FAMILY="zynq",C_XDEVICEFAMILY="zynq",C_ELABORATION_DIR="./",C_AXI_TYPE=1,C_MEM_TYPE=0,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="blk_mem_gen_0.mif",C_INIT_FILE="blk_mem_gen_0.mem",C_WRITE_MODE_A="READ_FIRST",C_WRITE_DEPTH_A=8,C_READ_DEPTH_A=8,C_ADDRA_WIDTH=3,C_INITB_VAL="0",C_HAS_ENB=0,C_WRITE_DEPTH_B=8,C_READ_DEPTH_B=8,C_ADDRB_WIDTH=3,C_HAS_MEM_OUTPUT_REGS_A=1,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,C_COUNT_36K_BRAM="0",C_COUNT_18K_BRAM="1",C_EST_POWER_SUMMARY="Estimated_Power_for_IP_____:_____3.64395_mW") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" Line 1951. Module blk_mem_gen_v8_3_5_mem_module(C_CORENAME="blk_mem_gen_v8_3_5",C_FAMILY="zynq",C_XDEVICEFAMILY="zynq",C_MEM_TYPE=0,C_BYTE_SIZE=9,C_USE_BRAM_BLOCK=0,C_ALGORITHM=1,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="blk_mem_gen_0.mif",C_INIT_FILE="blk_mem_gen_0.mem",C_USE_DEFAULT_DATA=0,C_DEFAULT_DATA="0",C_HAS_RSTA=0,C_RST_PRIORITY_A="CE",C_RSTRAM_A=0,C_INITA_VAL="0",C_HAS_ENA=1,C_HAS_REGCEA=0,C_USE_BYTE_WEA=0,C_WEA_WIDTH=1,C_WRITE_MODE_A="READ_FIRST",C_WRITE_WIDTH_A=32,C_READ_WIDTH_A=32,C_WRITE_DEPTH_A=8,C_READ_DEPTH_A=8,C_ADDRA_WIDTH=3,C_HAS_RSTB=0,C_RST_PRIORITY_B="CE",C_RSTRAM_B=0,C_INITB_VAL="0",C_HAS_ENB=0,C_HAS_REGCEB=0,C_USE_BYTE_WEB=0,C_WEB_WIDTH=1,C_WRITE_MODE_B="WRITE_FIRST",C_WRITE_WIDTH_B=32,C_READ_WIDTH_B=32,C_WRITE_DEPTH_B=8,C_READ_DEPTH_B=8,C_ADDRB_WIDTH=3,C_HAS_MEM_OUTPUT_REGS_A=1,C_HAS_MEM_OUTPUT_REGS_B=0,C_HAS_MUX_OUTPUT_REGS_A=0,C_HAS_MUX_OUTPUT_REGS_B=0,C_HAS_SOFTECC_INPUT_REGS_A=0,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_MUX_PIPELINE_STAGES=0,C_USE_SOFTECC=0,C_USE_ECC=0,C_HAS_INJECTERR=0,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,FLOP_DELAY=100,C_DISABLE_WARN_BHV_COLL=0,C_EN_ECC_PIPE=0,C_DISABLE_WARN_BHV_RANGE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" Line 1563. Module blk_mem_gen_v8_3_5_output_stage(C_FAMILY="zynq",C_XDEVICEFAMILY="zynq",C_HAS_RST=0,C_RSTRAM=0,C_RST_PRIORITY="CE",C_INIT_VAL="0",C_HAS_EN=1,C_HAS_REGCE=0,C_DATA_WIDTH=32,C_ADDRB_WIDTH=3,C_HAS_MEM_OUTPUT_REGS=1,C_USE_SOFTECC=0,C_USE_ECC=0,NUM_STAGES=1,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" Line 1563. Module blk_mem_gen_v8_3_5_output_stage(C_FAMILY="zynq",C_XDEVICEFAMILY="zynq",C_HAS_RST=0,C_RSTRAM=0,C_RST_PRIORITY="CE",C_INIT_VAL="0",C_HAS_EN=0,C_HAS_REGCE=0,C_DATA_WIDTH=32,C_ADDRB_WIDTH=3,C_HAS_MEM_OUTPUT_REGS=0,C_USE_SOFTECC=0,C_USE_ECC=0,NUM_STAGES=0,C_EN_ECC_PIPE=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" Line 1859. Module blk_mem_gen_v8_3_5_softecc_output_reg_stage(C_DATA_WIDTH=32,C_ADDRB_WIDTH=3,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_USE_SOFTECC=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/SDx/2016.4/Vivado/bin/project_new/project_new.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" Line 56. Module blk_mem_gen_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" Line 3412. Module blk_mem_gen_v8_3_5(C_FAMILY="zynq",C_XDEVICEFAMILY="zynq",C_ELABORATION_DIR="./",C_AXI_TYPE=1,C_MEM_TYPE=0,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="blk_mem_gen_0.mif",C_INIT_FILE="blk_mem_gen_0.mem",C_WRITE_MODE_A="READ_FIRST",C_WRITE_DEPTH_A=8,C_READ_DEPTH_A=8,C_ADDRA_WIDTH=3,C_INITB_VAL="0",C_HAS_ENB=0,C_WRITE_DEPTH_B=8,C_READ_DEPTH_B=8,C_ADDRB_WIDTH=3,C_HAS_MEM_OUTPUT_REGS_A=1,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,C_COUNT_36K_BRAM="0",C_COUNT_18K_BRAM="1",C_EST_POWER_SUMMARY="Estimated_Power_for_IP_____:_____3.64395_mW") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" Line 1951. Module blk_mem_gen_v8_3_5_mem_module(C_CORENAME="blk_mem_gen_v8_3_5",C_FAMILY="zynq",C_XDEVICEFAMILY="zynq",C_MEM_TYPE=0,C_BYTE_SIZE=9,C_USE_BRAM_BLOCK=0,C_ALGORITHM=1,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="blk_mem_gen_0.mif",C_INIT_FILE="blk_mem_gen_0.mem",C_USE_DEFAULT_DATA=0,C_DEFAULT_DATA="0",C_HAS_RSTA=0,C_RST_PRIORITY_A="CE",C_RSTRAM_A=0,C_INITA_VAL="0",C_HAS_ENA=1,C_HAS_REGCEA=0,C_USE_BYTE_WEA=0,C_WEA_WIDTH=1,C_WRITE_MODE_A="READ_FIRST",C_WRITE_WIDTH_A=32,C_READ_WIDTH_A=32,C_WRITE_DEPTH_A=8,C_READ_DEPTH_A=8,C_ADDRA_WIDTH=3,C_HAS_RSTB=0,C_RST_PRIORITY_B="CE",C_RSTRAM_B=0,C_INITB_VAL="0",C_HAS_ENB=0,C_HAS_REGCEB=0,C_USE_BYTE_WEB=0,C_WEB_WIDTH=1,C_WRITE_MODE_B="WRITE_FIRST",C_WRITE_WIDTH_B=32,C_READ_WIDTH_B=32,C_WRITE_DEPTH_B=8,C_READ_DEPTH_B=8,C_ADDRB_WIDTH=3,C_HAS_MEM_OUTPUT_REGS_A=1,C_HAS_MEM_OUTPUT_REGS_B=0,C_HAS_MUX_OUTPUT_REGS_A=0,C_HAS_MUX_OUTPUT_REGS_B=0,C_HAS_SOFTECC_INPUT_REGS_A=0,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_MUX_PIPELINE_STAGES=0,C_USE_SOFTECC=0,C_USE_ECC=0,C_HAS_INJECTERR=0,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,FLOP_DELAY=100,C_DISABLE_WARN_BHV_COLL=0,C_EN_ECC_PIPE=0,C_DISABLE_WARN_BHV_RANGE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" Line 1563. Module blk_mem_gen_v8_3_5_output_stage(C_FAMILY="zynq",C_XDEVICEFAMILY="zynq",C_HAS_RST=0,C_RSTRAM=0,C_RST_PRIORITY="CE",C_INIT_VAL="0",C_HAS_EN=1,C_HAS_REGCE=0,C_DATA_WIDTH=32,C_ADDRB_WIDTH=3,C_HAS_MEM_OUTPUT_REGS=1,C_USE_SOFTECC=0,C_USE_ECC=0,NUM_STAGES=1,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" Line 1563. Module blk_mem_gen_v8_3_5_output_stage(C_FAMILY="zynq",C_XDEVICEFAMILY="zynq",C_HAS_RST=0,C_RSTRAM=0,C_RST_PRIORITY="CE",C_INIT_VAL="0",C_HAS_EN=0,C_HAS_REGCE=0,C_DATA_WIDTH=32,C_ADDRB_WIDTH=3,C_HAS_MEM_OUTPUT_REGS=0,C_USE_SOFTECC=0,C_USE_ECC=0,NUM_STAGES=0,C_EN_ECC_PIPE=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" Line 1859. Module blk_mem_gen_v8_3_5_softecc_output_reg_stage(C_DATA_WIDTH=32,C_ADDRB_WIDTH=3,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_USE_SOFTECC=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/SDx/2016.4/Vivado/bin/project_new/project_new.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" Line 56. Module blk_mem_gen_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" Line 3412. Module blk_mem_gen_v8_3_5(C_FAMILY="zynq",C_XDEVICEFAMILY="zynq",C_ELABORATION_DIR="./",C_AXI_TYPE=1,C_MEM_TYPE=0,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="blk_mem_gen_0.mif",C_INIT_FILE="blk_mem_gen_0.mem",C_WRITE_MODE_A="READ_FIRST",C_WRITE_DEPTH_A=8,C_READ_DEPTH_A=8,C_ADDRA_WIDTH=3,C_INITB_VAL="0",C_HAS_ENB=0,C_WRITE_DEPTH_B=8,C_READ_DEPTH_B=8,C_ADDRB_WIDTH=3,C_HAS_MEM_OUTPUT_REGS_A=1,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,C_COUNT_36K_BRAM="0",C_COUNT_18K_BRAM="1",C_EST_POWER_SUMMARY="Estimated_Power_for_IP_____:_____3.64395_mW") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" Line 1951. Module blk_mem_gen_v8_3_5_mem_module(C_CORENAME="blk_mem_gen_v8_3_5",C_FAMILY="zynq",C_XDEVICEFAMILY="zynq",C_MEM_TYPE=0,C_BYTE_SIZE=9,C_USE_BRAM_BLOCK=0,C_ALGORITHM=1,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="blk_mem_gen_0.mif",C_INIT_FILE="blk_mem_gen_0.mem",C_USE_DEFAULT_DATA=0,C_DEFAULT_DATA="0",C_HAS_RSTA=0,C_RST_PRIORITY_A="CE",C_RSTRAM_A=0,C_INITA_VAL="0",C_HAS_ENA=1,C_HAS_REGCEA=0,C_USE_BYTE_WEA=0,C_WEA_WIDTH=1,C_WRITE_MODE_A="READ_FIRST",C_WRITE_WIDTH_A=32,C_READ_WIDTH_A=32,C_WRITE_DEPTH_A=8,C_READ_DEPTH_A=8,C_ADDRA_WIDTH=3,C_HAS_RSTB=0,C_RST_PRIORITY_B="CE",C_RSTRAM_B=0,C_INITB_VAL="0",C_HAS_ENB=0,C_HAS_REGCEB=0,C_USE_BYTE_WEB=0,C_WEB_WIDTH=1,C_WRITE_MODE_B="WRITE_FIRST",C_WRITE_WIDTH_B=32,C_READ_WIDTH_B=32,C_WRITE_DEPTH_B=8,C_READ_DEPTH_B=8,C_ADDRB_WIDTH=3,C_HAS_MEM_OUTPUT_REGS_A=1,C_HAS_MEM_OUTPUT_REGS_B=0,C_HAS_MUX_OUTPUT_REGS_A=0,C_HAS_MUX_OUTPUT_REGS_B=0,C_HAS_SOFTECC_INPUT_REGS_A=0,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_MUX_PIPELINE_STAGES=0,C_USE_SOFTECC=0,C_USE_ECC=0,C_HAS_INJECTERR=0,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,FLOP_DELAY=100,C_DISABLE_WARN_BHV_COLL=0,C_EN_ECC_PIPE=0,C_DISABLE_WARN_BHV_RANGE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" Line 1563. Module blk_mem_gen_v8_3_5_output_stage(C_FAMILY="zynq",C_XDEVICEFAMILY="zynq",C_HAS_RST=0,C_RSTRAM=0,C_RST_PRIORITY="CE",C_INIT_VAL="0",C_HAS_EN=1,C_HAS_REGCE=0,C_DATA_WIDTH=32,C_ADDRB_WIDTH=3,C_HAS_MEM_OUTPUT_REGS=1,C_USE_SOFTECC=0,C_USE_ECC=0,NUM_STAGES=1,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" Line 1563. Module blk_mem_gen_v8_3_5_output_stage(C_FAMILY="zynq",C_XDEVICEFAMILY="zynq",C_HAS_RST=0,C_RSTRAM=0,C_RST_PRIORITY="CE",C_INIT_VAL="0",C_HAS_EN=0,C_HAS_REGCE=0,C_DATA_WIDTH=32,C_ADDRB_WIDTH=3,C_HAS_MEM_OUTPUT_REGS=0,C_USE_SOFTECC=0,C_USE_ECC=0,NUM_STAGES=0,C_EN_ECC_PIPE=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" Line 1859. Module blk_mem_gen_v8_3_5_softecc_output_reg_stage(C_DATA_WIDTH=32,C_ADDRB_WIDTH=3,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_USE_SOFTECC=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/SDx/2016.4/Vivado/bin/project_new/project_new.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" Line 56. Module blk_mem_gen_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" Line 3412. Module blk_mem_gen_v8_3_5(C_FAMILY="zynq",C_XDEVICEFAMILY="zynq",C_ELABORATION_DIR="./",C_AXI_TYPE=1,C_MEM_TYPE=0,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="blk_mem_gen_0.mif",C_INIT_FILE="blk_mem_gen_0.mem",C_WRITE_MODE_A="READ_FIRST",C_WRITE_DEPTH_A=8,C_READ_DEPTH_A=8,C_ADDRA_WIDTH=3,C_INITB_VAL="0",C_HAS_ENB=0,C_WRITE_DEPTH_B=8,C_READ_DEPTH_B=8,C_ADDRB_WIDTH=3,C_HAS_MEM_OUTPUT_REGS_A=1,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,C_COUNT_36K_BRAM="0",C_COUNT_18K_BRAM="1",C_EST_POWER_SUMMARY="Estimated_Power_for_IP_____:_____3.64395_mW") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" Line 1951. Module blk_mem_gen_v8_3_5_mem_module(C_CORENAME="blk_mem_gen_v8_3_5",C_FAMILY="zynq",C_XDEVICEFAMILY="zynq",C_MEM_TYPE=0,C_BYTE_SIZE=9,C_USE_BRAM_BLOCK=0,C_ALGORITHM=1,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="blk_mem_gen_0.mif",C_INIT_FILE="blk_mem_gen_0.mem",C_USE_DEFAULT_DATA=0,C_DEFAULT_DATA="0",C_HAS_RSTA=0,C_RST_PRIORITY_A="CE",C_RSTRAM_A=0,C_INITA_VAL="0",C_HAS_ENA=1,C_HAS_REGCEA=0,C_USE_BYTE_WEA=0,C_WEA_WIDTH=1,C_WRITE_MODE_A="READ_FIRST",C_WRITE_WIDTH_A=32,C_READ_WIDTH_A=32,C_WRITE_DEPTH_A=8,C_READ_DEPTH_A=8,C_ADDRA_WIDTH=3,C_HAS_RSTB=0,C_RST_PRIORITY_B="CE",C_RSTRAM_B=0,C_INITB_VAL="0",C_HAS_ENB=0,C_HAS_REGCEB=0,C_USE_BYTE_WEB=0,C_WEB_WIDTH=1,C_WRITE_MODE_B="WRITE_FIRST",C_WRITE_WIDTH_B=32,C_READ_WIDTH_B=32,C_WRITE_DEPTH_B=8,C_READ_DEPTH_B=8,C_ADDRB_WIDTH=3,C_HAS_MEM_OUTPUT_REGS_A=1,C_HAS_MEM_OUTPUT_REGS_B=0,C_HAS_MUX_OUTPUT_REGS_A=0,C_HAS_MUX_OUTPUT_REGS_B=0,C_HAS_SOFTECC_INPUT_REGS_A=0,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_MUX_PIPELINE_STAGES=0,C_USE_SOFTECC=0,C_USE_ECC=0,C_HAS_INJECTERR=0,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,FLOP_DELAY=100,C_DISABLE_WARN_BHV_COLL=0,C_EN_ECC_PIPE=0,C_DISABLE_WARN_BHV_RANGE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" Line 1563. Module blk_mem_gen_v8_3_5_output_stage(C_FAMILY="zynq",C_XDEVICEFAMILY="zynq",C_HAS_RST=0,C_RSTRAM=0,C_RST_PRIORITY="CE",C_INIT_VAL="0",C_HAS_EN=1,C_HAS_REGCE=0,C_DATA_WIDTH=32,C_ADDRB_WIDTH=3,C_HAS_MEM_OUTPUT_REGS=1,C_USE_SOFTECC=0,C_USE_ECC=0,NUM_STAGES=1,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" Line 1563. Module blk_mem_gen_v8_3_5_output_stage(C_FAMILY="zynq",C_XDEVICEFAMILY="zynq",C_HAS_RST=0,C_RSTRAM=0,C_RST_PRIORITY="CE",C_INIT_VAL="0",C_HAS_EN=0,C_HAS_REGCE=0,C_DATA_WIDTH=32,C_ADDRB_WIDTH=3,C_HAS_MEM_OUTPUT_REGS=0,C_USE_SOFTECC=0,C_USE_ECC=0,NUM_STAGES=0,C_EN_ECC_PIPE=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" Line 1859. Module blk_mem_gen_v8_3_5_softecc_output_reg_stage(C_DATA_WIDTH=32,C_ADDRB_WIDTH=3,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_USE_SOFTECC=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/SDx/2016.4/Vivado/bin/project_new/project_new.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" Line 56. Module blk_mem_gen_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" Line 3412. Module blk_mem_gen_v8_3_5(C_FAMILY="zynq",C_XDEVICEFAMILY="zynq",C_ELABORATION_DIR="./",C_AXI_TYPE=1,C_MEM_TYPE=0,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="blk_mem_gen_0.mif",C_INIT_FILE="blk_mem_gen_0.mem",C_WRITE_MODE_A="READ_FIRST",C_WRITE_DEPTH_A=8,C_READ_DEPTH_A=8,C_ADDRA_WIDTH=3,C_INITB_VAL="0",C_HAS_ENB=0,C_WRITE_DEPTH_B=8,C_READ_DEPTH_B=8,C_ADDRB_WIDTH=3,C_HAS_MEM_OUTPUT_REGS_A=1,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,C_COUNT_36K_BRAM="0",C_COUNT_18K_BRAM="1",C_EST_POWER_SUMMARY="Estimated_Power_for_IP_____:_____3.64395_mW") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" Line 1951. Module blk_mem_gen_v8_3_5_mem_module(C_CORENAME="blk_mem_gen_v8_3_5",C_FAMILY="zynq",C_XDEVICEFAMILY="zynq",C_MEM_TYPE=0,C_BYTE_SIZE=9,C_USE_BRAM_BLOCK=0,C_ALGORITHM=1,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="blk_mem_gen_0.mif",C_INIT_FILE="blk_mem_gen_0.mem",C_USE_DEFAULT_DATA=0,C_DEFAULT_DATA="0",C_HAS_RSTA=0,C_RST_PRIORITY_A="CE",C_RSTRAM_A=0,C_INITA_VAL="0",C_HAS_ENA=1,C_HAS_REGCEA=0,C_USE_BYTE_WEA=0,C_WEA_WIDTH=1,C_WRITE_MODE_A="READ_FIRST",C_WRITE_WIDTH_A=32,C_READ_WIDTH_A=32,C_WRITE_DEPTH_A=8,C_READ_DEPTH_A=8,C_ADDRA_WIDTH=3,C_HAS_RSTB=0,C_RST_PRIORITY_B="CE",C_RSTRAM_B=0,C_INITB_VAL="0",C_HAS_ENB=0,C_HAS_REGCEB=0,C_USE_BYTE_WEB=0,C_WEB_WIDTH=1,C_WRITE_MODE_B="WRITE_FIRST",C_WRITE_WIDTH_B=32,C_READ_WIDTH_B=32,C_WRITE_DEPTH_B=8,C_READ_DEPTH_B=8,C_ADDRB_WIDTH=3,C_HAS_MEM_OUTPUT_REGS_A=1,C_HAS_MEM_OUTPUT_REGS_B=0,C_HAS_MUX_OUTPUT_REGS_A=0,C_HAS_MUX_OUTPUT_REGS_B=0,C_HAS_SOFTECC_INPUT_REGS_A=0,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_MUX_PIPELINE_STAGES=0,C_USE_SOFTECC=0,C_USE_ECC=0,C_HAS_INJECTERR=0,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,FLOP_DELAY=100,C_DISABLE_WARN_BHV_COLL=0,C_EN_ECC_PIPE=0,C_DISABLE_WARN_BHV_RANGE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" Line 1563. Module blk_mem_gen_v8_3_5_output_stage(C_FAMILY="zynq",C_XDEVICEFAMILY="zynq",C_HAS_RST=0,C_RSTRAM=0,C_RST_PRIORITY="CE",C_INIT_VAL="0",C_HAS_EN=1,C_HAS_REGCE=0,C_DATA_WIDTH=32,C_ADDRB_WIDTH=3,C_HAS_MEM_OUTPUT_REGS=1,C_USE_SOFTECC=0,C_USE_ECC=0,NUM_STAGES=1,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" Line 1563. Module blk_mem_gen_v8_3_5_output_stage(C_FAMILY="zynq",C_XDEVICEFAMILY="zynq",C_HAS_RST=0,C_RSTRAM=0,C_RST_PRIORITY="CE",C_INIT_VAL="0",C_HAS_EN=0,C_HAS_REGCE=0,C_DATA_WIDTH=32,C_ADDRB_WIDTH=3,C_HAS_MEM_OUTPUT_REGS=0,C_USE_SOFTECC=0,C_USE_ECC=0,NUM_STAGES=0,C_EN_ECC_PIPE=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" Line 1859. Module blk_mem_gen_v8_3_5_softecc_output_reg_stage(C_DATA_WIDTH=32,C_ADDRB_WIDTH=3,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_USE_SOFTECC=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/SDx/2016.4/Vivado/bin/project_new/project_new.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" Line 56. Module blk_mem_gen_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" Line 3412. Module blk_mem_gen_v8_3_5(C_FAMILY="zynq",C_XDEVICEFAMILY="zynq",C_ELABORATION_DIR="./",C_AXI_TYPE=1,C_MEM_TYPE=0,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="blk_mem_gen_0.mif",C_INIT_FILE="blk_mem_gen_0.mem",C_WRITE_MODE_A="READ_FIRST",C_WRITE_DEPTH_A=8,C_READ_DEPTH_A=8,C_ADDRA_WIDTH=3,C_INITB_VAL="0",C_HAS_ENB=0,C_WRITE_DEPTH_B=8,C_READ_DEPTH_B=8,C_ADDRB_WIDTH=3,C_HAS_MEM_OUTPUT_REGS_A=1,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,C_COUNT_36K_BRAM="0",C_COUNT_18K_BRAM="1",C_EST_POWER_SUMMARY="Estimated_Power_for_IP_____:_____3.64395_mW") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" Line 1951. Module blk_mem_gen_v8_3_5_mem_module(C_CORENAME="blk_mem_gen_v8_3_5",C_FAMILY="zynq",C_XDEVICEFAMILY="zynq",C_MEM_TYPE=0,C_BYTE_SIZE=9,C_USE_BRAM_BLOCK=0,C_ALGORITHM=1,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="blk_mem_gen_0.mif",C_INIT_FILE="blk_mem_gen_0.mem",C_USE_DEFAULT_DATA=0,C_DEFAULT_DATA="0",C_HAS_RSTA=0,C_RST_PRIORITY_A="CE",C_RSTRAM_A=0,C_INITA_VAL="0",C_HAS_ENA=1,C_HAS_REGCEA=0,C_USE_BYTE_WEA=0,C_WEA_WIDTH=1,C_WRITE_MODE_A="READ_FIRST",C_WRITE_WIDTH_A=32,C_READ_WIDTH_A=32,C_WRITE_DEPTH_A=8,C_READ_DEPTH_A=8,C_ADDRA_WIDTH=3,C_HAS_RSTB=0,C_RST_PRIORITY_B="CE",C_RSTRAM_B=0,C_INITB_VAL="0",C_HAS_ENB=0,C_HAS_REGCEB=0,C_USE_BYTE_WEB=0,C_WEB_WIDTH=1,C_WRITE_MODE_B="WRITE_FIRST",C_WRITE_WIDTH_B=32,C_READ_WIDTH_B=32,C_WRITE_DEPTH_B=8,C_READ_DEPTH_B=8,C_ADDRB_WIDTH=3,C_HAS_MEM_OUTPUT_REGS_A=1,C_HAS_MEM_OUTPUT_REGS_B=0,C_HAS_MUX_OUTPUT_REGS_A=0,C_HAS_MUX_OUTPUT_REGS_B=0,C_HAS_SOFTECC_INPUT_REGS_A=0,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_MUX_PIPELINE_STAGES=0,C_USE_SOFTECC=0,C_USE_ECC=0,C_HAS_INJECTERR=0,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,FLOP_DELAY=100,C_DISABLE_WARN_BHV_COLL=0,C_EN_ECC_PIPE=0,C_DISABLE_WARN_BHV_RANGE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" Line 1563. Module blk_mem_gen_v8_3_5_output_stage(C_FAMILY="zynq",C_XDEVICEFAMILY="zynq",C_HAS_RST=0,C_RSTRAM=0,C_RST_PRIORITY="CE",C_INIT_VAL="0",C_HAS_EN=1,C_HAS_REGCE=0,C_DATA_WIDTH=32,C_ADDRB_WIDTH=3,C_HAS_MEM_OUTPUT_REGS=1,C_USE_SOFTECC=0,C_USE_ECC=0,NUM_STAGES=1,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" Line 1563. Module blk_mem_gen_v8_3_5_output_stage(C_FAMILY="zynq",C_XDEVICEFAMILY="zynq",C_HAS_RST=0,C_RSTRAM=0,C_RST_PRIORITY="CE",C_INIT_VAL="0",C_HAS_EN=0,C_HAS_REGCE=0,C_DATA_WIDTH=32,C_ADDRB_WIDTH=3,C_HAS_MEM_OUTPUT_REGS=0,C_USE_SOFTECC=0,C_USE_ECC=0,NUM_STAGES=0,C_EN_ECC_PIPE=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" Line 1859. Module blk_mem_gen_v8_3_5_softecc_output_reg_stage(C_DATA_WIDTH=32,C_ADDRB_WIDTH=3,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_USE_SOFTECC=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/SDx/2016.4/Vivado/bin/project_new/project_new.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" Line 56. Module blk_mem_gen_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" Line 3412. Module blk_mem_gen_v8_3_5(C_FAMILY="zynq",C_XDEVICEFAMILY="zynq",C_ELABORATION_DIR="./",C_AXI_TYPE=1,C_MEM_TYPE=0,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="blk_mem_gen_0.mif",C_INIT_FILE="blk_mem_gen_0.mem",C_WRITE_MODE_A="READ_FIRST",C_WRITE_DEPTH_A=8,C_READ_DEPTH_A=8,C_ADDRA_WIDTH=3,C_INITB_VAL="0",C_HAS_ENB=0,C_WRITE_DEPTH_B=8,C_READ_DEPTH_B=8,C_ADDRB_WIDTH=3,C_HAS_MEM_OUTPUT_REGS_A=1,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,C_COUNT_36K_BRAM="0",C_COUNT_18K_BRAM="1",C_EST_POWER_SUMMARY="Estimated_Power_for_IP_____:_____3.64395_mW") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" Line 1951. Module blk_mem_gen_v8_3_5_mem_module(C_CORENAME="blk_mem_gen_v8_3_5",C_FAMILY="zynq",C_XDEVICEFAMILY="zynq",C_MEM_TYPE=0,C_BYTE_SIZE=9,C_USE_BRAM_BLOCK=0,C_ALGORITHM=1,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="blk_mem_gen_0.mif",C_INIT_FILE="blk_mem_gen_0.mem",C_USE_DEFAULT_DATA=0,C_DEFAULT_DATA="0",C_HAS_RSTA=0,C_RST_PRIORITY_A="CE",C_RSTRAM_A=0,C_INITA_VAL="0",C_HAS_ENA=1,C_HAS_REGCEA=0,C_USE_BYTE_WEA=0,C_WEA_WIDTH=1,C_WRITE_MODE_A="READ_FIRST",C_WRITE_WIDTH_A=32,C_READ_WIDTH_A=32,C_WRITE_DEPTH_A=8,C_READ_DEPTH_A=8,C_ADDRA_WIDTH=3,C_HAS_RSTB=0,C_RST_PRIORITY_B="CE",C_RSTRAM_B=0,C_INITB_VAL="0",C_HAS_ENB=0,C_HAS_REGCEB=0,C_USE_BYTE_WEB=0,C_WEB_WIDTH=1,C_WRITE_MODE_B="WRITE_FIRST",C_WRITE_WIDTH_B=32,C_READ_WIDTH_B=32,C_WRITE_DEPTH_B=8,C_READ_DEPTH_B=8,C_ADDRB_WIDTH=3,C_HAS_MEM_OUTPUT_REGS_A=1,C_HAS_MEM_OUTPUT_REGS_B=0,C_HAS_MUX_OUTPUT_REGS_A=0,C_HAS_MUX_OUTPUT_REGS_B=0,C_HAS_SOFTECC_INPUT_REGS_A=0,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_MUX_PIPELINE_STAGES=0,C_USE_SOFTECC=0,C_USE_ECC=0,C_HAS_INJECTERR=0,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,FLOP_DELAY=100,C_DISABLE_WARN_BHV_COLL=0,C_EN_ECC_PIPE=0,C_DISABLE_WARN_BHV_RANGE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" Line 1563. Module blk_mem_gen_v8_3_5_output_stage(C_FAMILY="zynq",C_XDEVICEFAMILY="zynq",C_HAS_RST=0,C_RSTRAM=0,C_RST_PRIORITY="CE",C_INIT_VAL="0",C_HAS_EN=1,C_HAS_REGCE=0,C_DATA_WIDTH=32,C_ADDRB_WIDTH=3,C_HAS_MEM_OUTPUT_REGS=1,C_USE_SOFTECC=0,C_USE_ECC=0,NUM_STAGES=1,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" Line 1563. Module blk_mem_gen_v8_3_5_output_stage(C_FAMILY="zynq",C_XDEVICEFAMILY="zynq",C_HAS_RST=0,C_RSTRAM=0,C_RST_PRIORITY="CE",C_INIT_VAL="0",C_HAS_EN=0,C_HAS_REGCE=0,C_DATA_WIDTH=32,C_ADDRB_WIDTH=3,C_HAS_MEM_OUTPUT_REGS=0,C_USE_SOFTECC=0,C_USE_ECC=0,NUM_STAGES=0,C_EN_ECC_PIPE=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" Line 1859. Module blk_mem_gen_v8_3_5_softecc_output_reg_stage(C_DATA_WIDTH=32,C_ADDRB_WIDTH=3,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_USE_SOFTECC=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/SDx/2016.4/Vivado/bin/project_new/project_new.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/SDx/2016.4/Vivado/bin/project_new/project_new.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" Line 56. Module blk_mem_gen_0 has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_outpu...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module(C_...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.rca3
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.priority4bit
Compiling module xil_defaultlib.ce
Compiling module xil_defaultlib.encoder_256
Compiling module xil_defaultlib.pe_256
Compiling module xil_defaultlib.pe_cu
Compiling module xil_defaultlib.ce_pe_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ce_pe_tb_behav
