{
    "code": "module TopModule (\n    input logic a,  // 1-bit input\n    input logic b,  // 1-bit input\n    input logic c,  // 1-bit input\n    input logic d,  // 1-bit input\n    output logic out // 1-bit output\n);\n    assign out = (~c & ~d) | (~a & ~b & ~d) | (b & d) | (a & ~b & c);\nendmodule",
    "test_results": {
        "num_mismatch": 120,
        "passfail": "R"
    }
}