<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TP3: CHIP: LPC18xx/43xx UART driver</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">TP3
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">CHIP: LPC18xx/43xx UART driver</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART register block structure.  <a href="struct_l_p_c___u_s_a_r_t___t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga06774e65c2ca095c4373122ed9a390b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga06774e65c2ca095c4373122ed9a390b8">UART_RBR_MASKBIT</a>&#160;&#160;&#160;(0xFF)</td></tr>
<tr class="memdesc:ga06774e65c2ca095c4373122ed9a390b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART Receive Buffer register.  <a href="#ga06774e65c2ca095c4373122ed9a390b8">More...</a><br /></td></tr>
<tr class="separator:ga06774e65c2ca095c4373122ed9a390b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55a89461d99a43769772276e51a6710a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga55a89461d99a43769772276e51a6710a">UART_LOAD_DLL</a>(div)&#160;&#160;&#160;((div) &amp; 0xFF)</td></tr>
<tr class="memdesc:ga55a89461d99a43769772276e51a6710a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART Divisor Latch LSB register.  <a href="#ga55a89461d99a43769772276e51a6710a">More...</a><br /></td></tr>
<tr class="separator:ga55a89461d99a43769772276e51a6710a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85050a24048ffc2de997cd60ea67f9df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga85050a24048ffc2de997cd60ea67f9df">UART_DLL_MASKBIT</a>&#160;&#160;&#160;(0xFF)</td></tr>
<tr class="separator:ga85050a24048ffc2de997cd60ea67f9df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac53f4cc36f13edd3fdf7fd9bab1360e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gac53f4cc36f13edd3fdf7fd9bab1360e2">UART_LOAD_DLM</a>(div)&#160;&#160;&#160;(((div) &gt;&gt; 8) &amp; 0xFF)</td></tr>
<tr class="memdesc:gac53f4cc36f13edd3fdf7fd9bab1360e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART Divisor Latch MSB register.  <a href="#gac53f4cc36f13edd3fdf7fd9bab1360e2">More...</a><br /></td></tr>
<tr class="separator:gac53f4cc36f13edd3fdf7fd9bab1360e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4d480e07f82896893e45b572adeffcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gaf4d480e07f82896893e45b572adeffcd">UART_DLM_MASKBIT</a>&#160;&#160;&#160;(0xFF)</td></tr>
<tr class="separator:gaf4d480e07f82896893e45b572adeffcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe8ecd345fb121d6b0ce19f4ce6672ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gafe8ecd345fb121d6b0ce19f4ce6672ba">UART_IER_RBRINT</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gafe8ecd345fb121d6b0ce19f4ce6672ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART Interrupt Enable Register.  <a href="#gafe8ecd345fb121d6b0ce19f4ce6672ba">More...</a><br /></td></tr>
<tr class="separator:gafe8ecd345fb121d6b0ce19f4ce6672ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0d5f875782af503852f8b8f93292673"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gaa0d5f875782af503852f8b8f93292673">UART_IER_THREINT</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:gaa0d5f875782af503852f8b8f93292673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79f6b167debe3a8e37d40e4d30f1daec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga79f6b167debe3a8e37d40e4d30f1daec">UART_IER_RLSINT</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga79f6b167debe3a8e37d40e4d30f1daec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga149affc2ce17a660a640f26d3212a624"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga149affc2ce17a660a640f26d3212a624">UART_IER_MSINT</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga149affc2ce17a660a640f26d3212a624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dd8f89b44fd3a2b0d22dd7c6ad4fe5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga1dd8f89b44fd3a2b0d22dd7c6ad4fe5f">UART_IER_CTSINT</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:ga1dd8f89b44fd3a2b0d22dd7c6ad4fe5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab2fcb3a77f3c010d56fccebf59b4cb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gaab2fcb3a77f3c010d56fccebf59b4cb1">UART_IER_ABEOINT</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:gaab2fcb3a77f3c010d56fccebf59b4cb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ddbca0802fdc260ac7966455d53761b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga5ddbca0802fdc260ac7966455d53761b">UART_IER_ABTOINT</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:ga5ddbca0802fdc260ac7966455d53761b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga101e57e41855d1262e9d9b747854542f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga101e57e41855d1262e9d9b747854542f">UART_IER_BITMASK</a>&#160;&#160;&#160;(0x307)</td></tr>
<tr class="separator:ga101e57e41855d1262e9d9b747854542f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga145046fd9bd1d318acffd4770a7432ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga145046fd9bd1d318acffd4770a7432ec">UART1_IER_BITMASK</a>&#160;&#160;&#160;(0x30F)</td></tr>
<tr class="separator:ga145046fd9bd1d318acffd4770a7432ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab8a4f7c6e8d2cf24b5f7d58cc16f8f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gaab8a4f7c6e8d2cf24b5f7d58cc16f8f7">UART2_IER_BITMASK</a>&#160;&#160;&#160;(0x38F)</td></tr>
<tr class="separator:gaab8a4f7c6e8d2cf24b5f7d58cc16f8f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5fadcd32fca709aece83c05f8be1901"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gab5fadcd32fca709aece83c05f8be1901">UART_IIR_INTSTAT_PEND</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gab5fadcd32fca709aece83c05f8be1901"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART Interrupt Identification Register.  <a href="#gab5fadcd32fca709aece83c05f8be1901">More...</a><br /></td></tr>
<tr class="separator:gab5fadcd32fca709aece83c05f8be1901"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29b20e73585acb416f112502d29554d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga29b20e73585acb416f112502d29554d7">UART_IIR_FIFO_EN</a>&#160;&#160;&#160;(3 &lt;&lt; 6)</td></tr>
<tr class="separator:ga29b20e73585acb416f112502d29554d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ce7f02b02e196d84ef8f6066dd2b9d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga6ce7f02b02e196d84ef8f6066dd2b9d4">UART_IIR_ABEO_INT</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:ga6ce7f02b02e196d84ef8f6066dd2b9d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29486c78b0afdb4b3943defe36d5404c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga29486c78b0afdb4b3943defe36d5404c">UART_IIR_ABTO_INT</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:ga29486c78b0afdb4b3943defe36d5404c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad443b74131fa7b7aecf0f1c581172faa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gad443b74131fa7b7aecf0f1c581172faa">UART_IIR_BITMASK</a>&#160;&#160;&#160;(0x3CF)</td></tr>
<tr class="separator:gad443b74131fa7b7aecf0f1c581172faa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f78952aec5835ac753718323b681910"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga6f78952aec5835ac753718323b681910">UART_IIR_INTID_MASK</a>&#160;&#160;&#160;(7 &lt;&lt; 1)</td></tr>
<tr class="separator:ga6f78952aec5835ac753718323b681910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4441660d2a99f6b17a79eafbfb0424dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga4441660d2a99f6b17a79eafbfb0424dd">UART_IIR_INTID_RLS</a>&#160;&#160;&#160;(3 &lt;&lt; 1)</td></tr>
<tr class="separator:ga4441660d2a99f6b17a79eafbfb0424dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac646d8f797f3e71e01f4361997fc581b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gac646d8f797f3e71e01f4361997fc581b">UART_IIR_INTID_RDA</a>&#160;&#160;&#160;(2 &lt;&lt; 1)</td></tr>
<tr class="separator:gac646d8f797f3e71e01f4361997fc581b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga965ba229214955385f11277549b7ecce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga965ba229214955385f11277549b7ecce">UART_IIR_INTID_CTI</a>&#160;&#160;&#160;(6 &lt;&lt; 1)</td></tr>
<tr class="separator:ga965ba229214955385f11277549b7ecce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb93160677afbc9c90f7a0baa917a435"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gafb93160677afbc9c90f7a0baa917a435">UART_IIR_INTID_THRE</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:gafb93160677afbc9c90f7a0baa917a435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf02dabd5f0b60345c70379ab8df3e899"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gaf02dabd5f0b60345c70379ab8df3e899">UART_IIR_INTID_MODEM</a>&#160;&#160;&#160;(0 &lt;&lt; 1)</td></tr>
<tr class="separator:gaf02dabd5f0b60345c70379ab8df3e899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadec12ecfc7ae1198cee68f2cad982bcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gadec12ecfc7ae1198cee68f2cad982bcb">UART_FCR_FIFO_EN</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gadec12ecfc7ae1198cee68f2cad982bcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART FIFO Control Register.  <a href="#gadec12ecfc7ae1198cee68f2cad982bcb">More...</a><br /></td></tr>
<tr class="separator:gadec12ecfc7ae1198cee68f2cad982bcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga246b37ccd6137c0bb51eb32760cb228e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga246b37ccd6137c0bb51eb32760cb228e">UART_FCR_RX_RS</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga246b37ccd6137c0bb51eb32760cb228e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c1a83fcacf333309330eea460d8a6a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga1c1a83fcacf333309330eea460d8a6a6">UART_FCR_TX_RS</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga1c1a83fcacf333309330eea460d8a6a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga996e144f7d08cb36aa729f28d74b5801"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga996e144f7d08cb36aa729f28d74b5801">UART_FCR_DMAMODE_SEL</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga996e144f7d08cb36aa729f28d74b5801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dd6b12c7c237b0a52c6a82698f85b04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga2dd6b12c7c237b0a52c6a82698f85b04">UART_FCR_BITMASK</a>&#160;&#160;&#160;(0xCF)</td></tr>
<tr class="separator:ga2dd6b12c7c237b0a52c6a82698f85b04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94b76465adbb4fb96c821ef0866cbd0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga94b76465adbb4fb96c821ef0866cbd0f">UART_TX_FIFO_SIZE</a>&#160;&#160;&#160;(16)</td></tr>
<tr class="separator:ga94b76465adbb4fb96c821ef0866cbd0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba4b4e15936a075bf5054776fbd59676"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gaba4b4e15936a075bf5054776fbd59676">UART_FCR_TRG_LEV0</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="separator:gaba4b4e15936a075bf5054776fbd59676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga264238c2dde9248a73d679c32a74004b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga264238c2dde9248a73d679c32a74004b">UART_FCR_TRG_LEV1</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:ga264238c2dde9248a73d679c32a74004b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b655aba90b695210e7ce9f7b00cea89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga7b655aba90b695210e7ce9f7b00cea89">UART_FCR_TRG_LEV2</a>&#160;&#160;&#160;(2 &lt;&lt; 6)</td></tr>
<tr class="separator:ga7b655aba90b695210e7ce9f7b00cea89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e6ef12c7a1f3514d6e30d7548ed3e46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga9e6ef12c7a1f3514d6e30d7548ed3e46">UART_FCR_TRG_LEV3</a>&#160;&#160;&#160;(3 &lt;&lt; 6)</td></tr>
<tr class="separator:ga9e6ef12c7a1f3514d6e30d7548ed3e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d00b51fd6ca0b80b89af4044d94bbc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga0d00b51fd6ca0b80b89af4044d94bbc0">UART_LCR_WLEN_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga0d00b51fd6ca0b80b89af4044d94bbc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART Line Control Register.  <a href="#ga0d00b51fd6ca0b80b89af4044d94bbc0">More...</a><br /></td></tr>
<tr class="separator:ga0d00b51fd6ca0b80b89af4044d94bbc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c64fd92092b8ac1e64b6b1204927682"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga2c64fd92092b8ac1e64b6b1204927682">UART_LCR_WLEN5</a>&#160;&#160;&#160;(0 &lt;&lt; 0)</td></tr>
<tr class="separator:ga2c64fd92092b8ac1e64b6b1204927682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga916fcefe6db8651be1cb1c066726381d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga916fcefe6db8651be1cb1c066726381d">UART_LCR_WLEN6</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga916fcefe6db8651be1cb1c066726381d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7746eb5a2aac4b9f86e97ee82e5e2a10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga7746eb5a2aac4b9f86e97ee82e5e2a10">UART_LCR_WLEN7</a>&#160;&#160;&#160;(2 &lt;&lt; 0)</td></tr>
<tr class="separator:ga7746eb5a2aac4b9f86e97ee82e5e2a10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71ecde192fb0c9facb9ef9c6b77cc687"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga71ecde192fb0c9facb9ef9c6b77cc687">UART_LCR_WLEN8</a>&#160;&#160;&#160;(3 &lt;&lt; 0)</td></tr>
<tr class="separator:ga71ecde192fb0c9facb9ef9c6b77cc687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99a703d7a010edb3c940b54537ccdb08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga99a703d7a010edb3c940b54537ccdb08">UART_LCR_SBS_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga99a703d7a010edb3c940b54537ccdb08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70ccdedb76a079b8e7c87e5c3709469c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga70ccdedb76a079b8e7c87e5c3709469c">UART_LCR_SBS_1BIT</a>&#160;&#160;&#160;(0 &lt;&lt; 2)</td></tr>
<tr class="separator:ga70ccdedb76a079b8e7c87e5c3709469c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d36ad770b49b2354ed5cefbc066b7e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga6d36ad770b49b2354ed5cefbc066b7e2">UART_LCR_SBS_2BIT</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga6d36ad770b49b2354ed5cefbc066b7e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fba4b3d639bdfa713d12466d411f57c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga4fba4b3d639bdfa713d12466d411f57c">UART_LCR_PARITY_EN</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga4fba4b3d639bdfa713d12466d411f57c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91bc2978f5af5ac9a1f18af284275b39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga91bc2978f5af5ac9a1f18af284275b39">UART_LCR_PARITY_DIS</a>&#160;&#160;&#160;(0 &lt;&lt; 3)</td></tr>
<tr class="separator:ga91bc2978f5af5ac9a1f18af284275b39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ef9bdb85d3f5c3823d667190b19bb40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga5ef9bdb85d3f5c3823d667190b19bb40">UART_LCR_PARITY_ODD</a>&#160;&#160;&#160;(0 &lt;&lt; 4)</td></tr>
<tr class="separator:ga5ef9bdb85d3f5c3823d667190b19bb40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48df31af63d9e3a65b13a32880bb0b36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga48df31af63d9e3a65b13a32880bb0b36">UART_LCR_PARITY_EVEN</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga48df31af63d9e3a65b13a32880bb0b36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17566959150e60563687a91817ddf844"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga17566959150e60563687a91817ddf844">UART_LCR_PARITY_F_1</a>&#160;&#160;&#160;(2 &lt;&lt; 4)</td></tr>
<tr class="separator:ga17566959150e60563687a91817ddf844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5d9db8e53dae40ddaa70204fa1b60a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gaa5d9db8e53dae40ddaa70204fa1b60a3">UART_LCR_PARITY_F_0</a>&#160;&#160;&#160;(3 &lt;&lt; 4)</td></tr>
<tr class="separator:gaa5d9db8e53dae40ddaa70204fa1b60a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f83aa82aecd63cf457ea423be643d57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga2f83aa82aecd63cf457ea423be643d57">UART_LCR_BREAK_EN</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:ga2f83aa82aecd63cf457ea423be643d57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae9c53e30321d4cac13137c66b022e9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gaae9c53e30321d4cac13137c66b022e9e">UART_LCR_DLAB_EN</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:gaae9c53e30321d4cac13137c66b022e9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28e31fe85eeeb124ff6a471978155356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga28e31fe85eeeb124ff6a471978155356">UART_LCR_BITMASK</a>&#160;&#160;&#160;(0xFF)</td></tr>
<tr class="separator:ga28e31fe85eeeb124ff6a471978155356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fdc7f45b2fb3679b64164b34afb9350"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga9fdc7f45b2fb3679b64164b34afb9350">UART_MCR_DTR_CTRL</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga9fdc7f45b2fb3679b64164b34afb9350"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART Modem Control Register.  <a href="#ga9fdc7f45b2fb3679b64164b34afb9350">More...</a><br /></td></tr>
<tr class="separator:ga9fdc7f45b2fb3679b64164b34afb9350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf6b55840dea19f6dbc8c8c7077796b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gabf6b55840dea19f6dbc8c8c7077796b3">UART_MCR_RTS_CTRL</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:gabf6b55840dea19f6dbc8c8c7077796b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga879d10e97b9b5e01f2b25037aa3d3c96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga879d10e97b9b5e01f2b25037aa3d3c96">UART_MCR_LOOPB_EN</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga879d10e97b9b5e01f2b25037aa3d3c96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae26cd92b527d6d6ec9f7fd98aeefd94a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gae26cd92b527d6d6ec9f7fd98aeefd94a">UART_MCR_AUTO_RTS_EN</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:gae26cd92b527d6d6ec9f7fd98aeefd94a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7769292aa692cb12dce90893fc992d2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga7769292aa692cb12dce90893fc992d2f">UART_MCR_AUTO_CTS_EN</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:ga7769292aa692cb12dce90893fc992d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cc006116ea98bd8b00e948073b8d749"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga0cc006116ea98bd8b00e948073b8d749">UART_MCR_BITMASK</a>&#160;&#160;&#160;(0xD3)</td></tr>
<tr class="separator:ga0cc006116ea98bd8b00e948073b8d749"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d83de31d722cd373ee69a2a38aaed43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga3d83de31d722cd373ee69a2a38aaed43">UART_LSR_RDR</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga3d83de31d722cd373ee69a2a38aaed43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART Line Status Register.  <a href="#ga3d83de31d722cd373ee69a2a38aaed43">More...</a><br /></td></tr>
<tr class="separator:ga3d83de31d722cd373ee69a2a38aaed43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85c4312a700f6033bf0a075ae41de57c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga85c4312a700f6033bf0a075ae41de57c">UART_LSR_OE</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga85c4312a700f6033bf0a075ae41de57c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ae0ee26be22b855aa08d68a2801d3d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga3ae0ee26be22b855aa08d68a2801d3d2">UART_LSR_PE</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga3ae0ee26be22b855aa08d68a2801d3d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18b1661d7c37ab40c9310311dd4f647d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga18b1661d7c37ab40c9310311dd4f647d">UART_LSR_FE</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga18b1661d7c37ab40c9310311dd4f647d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaca4bb43e62c7085534b67576e1ddbeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gaaca4bb43e62c7085534b67576e1ddbeb">UART_LSR_BI</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:gaaca4bb43e62c7085534b67576e1ddbeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae05118527ef8873b9d7b1b0be0153019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gae05118527ef8873b9d7b1b0be0153019">UART_LSR_THRE</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:gae05118527ef8873b9d7b1b0be0153019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb3f8bb82f0a253700fdb88d8c609710"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gadb3f8bb82f0a253700fdb88d8c609710">UART_LSR_TEMT</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:gadb3f8bb82f0a253700fdb88d8c609710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5972ac77db6249142b482356427dcf7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga5972ac77db6249142b482356427dcf7c">UART_LSR_RXFE</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:ga5972ac77db6249142b482356427dcf7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1abf066d0f8b3400880a1909373cf699"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga1abf066d0f8b3400880a1909373cf699">UART_LSR_TXFE</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:ga1abf066d0f8b3400880a1909373cf699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3643d58e12f1d3bf342d140a5e3cb1ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga3643d58e12f1d3bf342d140a5e3cb1ae">UART_LSR_BITMASK</a>&#160;&#160;&#160;(0xFF)</td></tr>
<tr class="separator:ga3643d58e12f1d3bf342d140a5e3cb1ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad567d8ee9c41def9dea3d84c4633ac27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gad567d8ee9c41def9dea3d84c4633ac27">UART1_LSR_BITMASK</a>&#160;&#160;&#160;(0x1FF)</td></tr>
<tr class="separator:gad567d8ee9c41def9dea3d84c4633ac27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad236b1cf377bf1b4600820b8a37c66ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gad236b1cf377bf1b4600820b8a37c66ca">UART_MSR_DELTA_CTS</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gad236b1cf377bf1b4600820b8a37c66ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART Modem Status Register.  <a href="#gad236b1cf377bf1b4600820b8a37c66ca">More...</a><br /></td></tr>
<tr class="separator:gad236b1cf377bf1b4600820b8a37c66ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b5cee7872a43558a4c2631459198f9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga2b5cee7872a43558a4c2631459198f9b">UART_MSR_DELTA_DSR</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga2b5cee7872a43558a4c2631459198f9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b2defd6ffec805753fbf799838984ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga5b2defd6ffec805753fbf799838984ed">UART_MSR_LO2HI_RI</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga5b2defd6ffec805753fbf799838984ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b880ad272a1356b38bb5ff30d972378"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga0b880ad272a1356b38bb5ff30d972378">UART_MSR_DELTA_DCD</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga0b880ad272a1356b38bb5ff30d972378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cd867126cafb765b3d690e10f79b4c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga2cd867126cafb765b3d690e10f79b4c0">UART_MSR_CTS</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga2cd867126cafb765b3d690e10f79b4c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4270c77bd681dee743930df8841765e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gae4270c77bd681dee743930df8841765e">UART_MSR_DSR</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:gae4270c77bd681dee743930df8841765e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f4efd8727007b41de36b8b6ab9d4f6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga1f4efd8727007b41de36b8b6ab9d4f6b">UART_MSR_RI</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:ga1f4efd8727007b41de36b8b6ab9d4f6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a85f5379c5d15ebc486c4b174196afb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga9a85f5379c5d15ebc486c4b174196afb">UART_MSR_DCD</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:ga9a85f5379c5d15ebc486c4b174196afb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79745d229ade663104e0a00c7597aa45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga79745d229ade663104e0a00c7597aa45">UART_MSR_BITMASK</a>&#160;&#160;&#160;(0xFF)</td></tr>
<tr class="separator:ga79745d229ade663104e0a00c7597aa45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6a6a4cb65edff2871ba48d3f2b445dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gaf6a6a4cb65edff2871ba48d3f2b445dc">UART_ACR_START</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gaf6a6a4cb65edff2871ba48d3f2b445dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART Auto baudrate control register.  <a href="#gaf6a6a4cb65edff2871ba48d3f2b445dc">More...</a><br /></td></tr>
<tr class="separator:gaf6a6a4cb65edff2871ba48d3f2b445dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga706e927ee7abf7027eb88b1e13dd2a92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga706e927ee7abf7027eb88b1e13dd2a92">UART_ACR_MODE</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga706e927ee7abf7027eb88b1e13dd2a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20674ae8e687d2161ef3fd88f2649036"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga20674ae8e687d2161ef3fd88f2649036">UART_ACR_AUTO_RESTART</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga20674ae8e687d2161ef3fd88f2649036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77450ebf0f86b6b7ea363927f0cd40c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga77450ebf0f86b6b7ea363927f0cd40c2">UART_ACR_ABEOINT_CLR</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:ga77450ebf0f86b6b7ea363927f0cd40c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e12222f359d7a5a41668cd729b0731d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga2e12222f359d7a5a41668cd729b0731d">UART_ACR_ABTOINT_CLR</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:ga2e12222f359d7a5a41668cd729b0731d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae83190d58b42771ee951dfe88aada715"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gae83190d58b42771ee951dfe88aada715">UART_ACR_BITMASK</a>&#160;&#160;&#160;(0x307)</td></tr>
<tr class="separator:gae83190d58b42771ee951dfe88aada715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31933a99dfe9a8afac45c1f26b0cf021"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga31933a99dfe9a8afac45c1f26b0cf021">UART_ACR_MODE0</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="separator:ga31933a99dfe9a8afac45c1f26b0cf021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25d690e49a3ccc696e031e8a1480dc1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga25d690e49a3ccc696e031e8a1480dc1d">UART_ACR_MODE1</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:ga25d690e49a3ccc696e031e8a1480dc1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b5e5ccc3ad07acad2bfa3f0846cbfd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga0b5e5ccc3ad07acad2bfa3f0846cbfd0">UART_RS485CTRL_NMM_EN</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga0b5e5ccc3ad07acad2bfa3f0846cbfd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART RS485 Control register.  <a href="#ga0b5e5ccc3ad07acad2bfa3f0846cbfd0">More...</a><br /></td></tr>
<tr class="separator:ga0b5e5ccc3ad07acad2bfa3f0846cbfd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdaee14296a914ca14d877069414f88f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gacdaee14296a914ca14d877069414f88f">UART_RS485CTRL_RX_DIS</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:gacdaee14296a914ca14d877069414f88f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e4adf900200efcdfaab657b180b30d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga1e4adf900200efcdfaab657b180b30d1">UART_RS485CTRL_AADEN</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga1e4adf900200efcdfaab657b180b30d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0632053088b7e65c6000274a90a76091"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga0632053088b7e65c6000274a90a76091">UART_RS485CTRL_SEL_DTR</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga0632053088b7e65c6000274a90a76091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa00bb66207fce982ed0dbd6325d8fb66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gaa00bb66207fce982ed0dbd6325d8fb66">UART_RS485CTRL_DCTRL_EN</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:gaa00bb66207fce982ed0dbd6325d8fb66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadf3ec8419a76ba6c3ccd2a4eb9b233b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gaadf3ec8419a76ba6c3ccd2a4eb9b233b">UART_RS485CTRL_OINV_1</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:gaadf3ec8419a76ba6c3ccd2a4eb9b233b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ab3c90d083989134e4881e0b82e7364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga4ab3c90d083989134e4881e0b82e7364">UART_RS485CTRL_BITMASK</a>&#160;&#160;&#160;(0x3F)</td></tr>
<tr class="separator:ga4ab3c90d083989134e4881e0b82e7364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga716e4830450b44e4f290e6c99879ba99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga716e4830450b44e4f290e6c99879ba99">UART_ICR_IRDAEN</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga716e4830450b44e4f290e6c99879ba99"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART IrDA Control Register - valid for 11xx, 17xx/40xx UART0/2/3, 18xx/43xx UART3 only.  <a href="#ga716e4830450b44e4f290e6c99879ba99">More...</a><br /></td></tr>
<tr class="separator:ga716e4830450b44e4f290e6c99879ba99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabee5ba619dd3c8f28a7d2ec488614f06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gabee5ba619dd3c8f28a7d2ec488614f06">UART_ICR_IRDAINV</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:gabee5ba619dd3c8f28a7d2ec488614f06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae022dc3e5ad94f95d2805294d97594cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gae022dc3e5ad94f95d2805294d97594cd">UART_ICR_FIXPULSE_EN</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:gae022dc3e5ad94f95d2805294d97594cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c4fd2b4e5050b400349138942bfb307"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga2c4fd2b4e5050b400349138942bfb307">UART_ICR_PULSEDIV</a>(n)&#160;&#160;&#160;((n &amp; 0x07) &lt;&lt; 3)</td></tr>
<tr class="separator:ga2c4fd2b4e5050b400349138942bfb307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga822d618fad4a8a146fd8113f827b5d09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga822d618fad4a8a146fd8113f827b5d09">UART_ICR_BITMASK</a>&#160;&#160;&#160;(0x3F)</td></tr>
<tr class="separator:ga822d618fad4a8a146fd8113f827b5d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3affaa6bd622295bd6ea0c9f4a70b19c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga3affaa6bd622295bd6ea0c9f4a70b19c">UART_HDEN_HDEN</a>&#160;&#160;&#160;((1 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga3affaa6bd622295bd6ea0c9f4a70b19c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART half duplex register - ????  <a href="#ga3affaa6bd622295bd6ea0c9f4a70b19c">More...</a><br /></td></tr>
<tr class="separator:ga3affaa6bd622295bd6ea0c9f4a70b19c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac14d3bf09ef0b0956626afe3e0fcf83a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gac14d3bf09ef0b0956626afe3e0fcf83a">UART_SCICTRL_SCIEN</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gac14d3bf09ef0b0956626afe3e0fcf83a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART Smart card interface Control Register - valid for 11xx, 18xx/43xx UART0/2/3 only.  <a href="#gac14d3bf09ef0b0956626afe3e0fcf83a">More...</a><br /></td></tr>
<tr class="separator:gac14d3bf09ef0b0956626afe3e0fcf83a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49ad93a6f4c7175b6111716e329bfb36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga49ad93a6f4c7175b6111716e329bfb36">UART_SCICTRL_NACKDIS</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga49ad93a6f4c7175b6111716e329bfb36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48e869912cabe85bef5d11cda3b773f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga48e869912cabe85bef5d11cda3b773f4">UART_SCICTRL_PROTSEL_T1</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga48e869912cabe85bef5d11cda3b773f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd17c8f0f6239c42d18e4af35ee3effc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gadd17c8f0f6239c42d18e4af35ee3effc">UART_SCICTRL_TXRETRY</a>(n)&#160;&#160;&#160;((n &amp; 0x07) &lt;&lt; 5)</td></tr>
<tr class="separator:gadd17c8f0f6239c42d18e4af35ee3effc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac74665d22f8c0c1b18f46a65bbe5031a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gac74665d22f8c0c1b18f46a65bbe5031a">UART_SCICTRL_GUARDTIME</a>(n)&#160;&#160;&#160;((n &amp; 0xFF) &lt;&lt; 8)</td></tr>
<tr class="separator:gac74665d22f8c0c1b18f46a65bbe5031a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08ae53568f606c894a5ffd764cef6171"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga08ae53568f606c894a5ffd764cef6171">UART_FDR_DIVADDVAL</a>(n)&#160;&#160;&#160;(n &amp; 0x0F)</td></tr>
<tr class="memdesc:ga08ae53568f606c894a5ffd764cef6171"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART Fractional Divider Register.  <a href="#ga08ae53568f606c894a5ffd764cef6171">More...</a><br /></td></tr>
<tr class="separator:ga08ae53568f606c894a5ffd764cef6171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga728a262cba31ffd0d7b4fb172f6dead7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga728a262cba31ffd0d7b4fb172f6dead7">UART_FDR_MULVAL</a>(n)&#160;&#160;&#160;((n &lt;&lt; 4) &amp; 0xF0)</td></tr>
<tr class="separator:ga728a262cba31ffd0d7b4fb172f6dead7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61a8f74c3fc22574793c6218b90fec50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga61a8f74c3fc22574793c6218b90fec50">UART_FDR_BITMASK</a>&#160;&#160;&#160;(0xFF)</td></tr>
<tr class="separator:ga61a8f74c3fc22574793c6218b90fec50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78f0ee43aa0e7c030a3cfa1dca5ff072"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga78f0ee43aa0e7c030a3cfa1dca5ff072">UART_TER1_TXEN</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga78f0ee43aa0e7c030a3cfa1dca5ff072"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART Tx Enable Register.  <a href="#ga78f0ee43aa0e7c030a3cfa1dca5ff072">More...</a><br /></td></tr>
<tr class="separator:ga78f0ee43aa0e7c030a3cfa1dca5ff072"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9ec0de9b40d5d9dd9fed4836a31122f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gac9ec0de9b40d5d9dd9fed4836a31122f">UART_TER2_TXEN</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gac9ec0de9b40d5d9dd9fed4836a31122f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03c124f3fc8b888e5ee5a3fc7660bb7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga03c124f3fc8b888e5ee5a3fc7660bb7d">UART_SYNCCTRL_SYNC</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga03c124f3fc8b888e5ee5a3fc7660bb7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART Synchronous Control Register - 11xx, 18xx/43xx UART0/2/3 only.  <a href="#ga03c124f3fc8b888e5ee5a3fc7660bb7d">More...</a><br /></td></tr>
<tr class="separator:ga03c124f3fc8b888e5ee5a3fc7660bb7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4776a7aa288f3c34e56db78cfb7032eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga4776a7aa288f3c34e56db78cfb7032eb">UART_SYNCCTRL_CSRC_MASTER</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga4776a7aa288f3c34e56db78cfb7032eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5263f24b5804673c99e8c6f09c95aed4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga5263f24b5804673c99e8c6f09c95aed4">UART_SYNCCTRL_FES</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga5263f24b5804673c99e8c6f09c95aed4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea12c85ea0d6a9fa91242904c707a285"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gaea12c85ea0d6a9fa91242904c707a285">UART_SYNCCTRL_TSBYPASS</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:gaea12c85ea0d6a9fa91242904c707a285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17ff94fa4369905ab4a5f3bf28f44ced"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga17ff94fa4369905ab4a5f3bf28f44ced">UART_SYNCCTRL_CSCEN</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga17ff94fa4369905ab4a5f3bf28f44ced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ebb09ebb7c6794ae8b2d1cd2c5fb193"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga5ebb09ebb7c6794ae8b2d1cd2c5fb193">UART_SYNCCTRL_STARTSTOPDISABLE</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:ga5ebb09ebb7c6794ae8b2d1cd2c5fb193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedc6fb3d7ba9d561d91f3fdcddcaccce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gaedc6fb3d7ba9d561d91f3fdcddcaccce">UART_SYNCCTRL_CCCLR</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:gaedc6fb3d7ba9d561d91f3fdcddcaccce"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga6220ec27deb21fff77fac8fe82890ad2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga6220ec27deb21fff77fac8fe82890ad2">Chip_UART_TXEnable</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART)</td></tr>
<tr class="memdesc:ga6220ec27deb21fff77fac8fe82890ad2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable transmission on UART TxD pin.  <a href="#ga6220ec27deb21fff77fac8fe82890ad2">More...</a><br /></td></tr>
<tr class="separator:ga6220ec27deb21fff77fac8fe82890ad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga801600ca2aa7ab55f799178867c12b96"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga801600ca2aa7ab55f799178867c12b96">Chip_UART_TXDisable</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART)</td></tr>
<tr class="memdesc:ga801600ca2aa7ab55f799178867c12b96"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable transmission on UART TxD pin.  <a href="#ga801600ca2aa7ab55f799178867c12b96">More...</a><br /></td></tr>
<tr class="separator:ga801600ca2aa7ab55f799178867c12b96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa600b8621d1425b1b493238a68f38088"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gaa600b8621d1425b1b493238a68f38088">Chip_UART_SendByte</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART, uint8_t data)</td></tr>
<tr class="memdesc:gaa600b8621d1425b1b493238a68f38088"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit a single data byte through the UART peripheral.  <a href="#gaa600b8621d1425b1b493238a68f38088">More...</a><br /></td></tr>
<tr class="separator:gaa600b8621d1425b1b493238a68f38088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eec9067080637eea7ecfedac6586fe9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga8eec9067080637eea7ecfedac6586fe9">Chip_UART_ReadByte</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART)</td></tr>
<tr class="memdesc:ga8eec9067080637eea7ecfedac6586fe9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read a single byte data from the UART peripheral.  <a href="#ga8eec9067080637eea7ecfedac6586fe9">More...</a><br /></td></tr>
<tr class="separator:ga8eec9067080637eea7ecfedac6586fe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a816f48dc294f330cc2cc7b32f9e88b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga5a816f48dc294f330cc2cc7b32f9e88b">Chip_UART_IntEnable</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART, uint32_t intMask)</td></tr>
<tr class="memdesc:ga5a816f48dc294f330cc2cc7b32f9e88b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable UART interrupts.  <a href="#ga5a816f48dc294f330cc2cc7b32f9e88b">More...</a><br /></td></tr>
<tr class="separator:ga5a816f48dc294f330cc2cc7b32f9e88b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf92136333a1b6efdfd40e96f97d4a24e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gaf92136333a1b6efdfd40e96f97d4a24e">Chip_UART_IntDisable</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART, uint32_t intMask)</td></tr>
<tr class="memdesc:gaf92136333a1b6efdfd40e96f97d4a24e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable UART interrupts.  <a href="#gaf92136333a1b6efdfd40e96f97d4a24e">More...</a><br /></td></tr>
<tr class="separator:gaf92136333a1b6efdfd40e96f97d4a24e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga090e960cbbcc79be17bf52a52ec3595c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga090e960cbbcc79be17bf52a52ec3595c">Chip_UART_GetIntsEnabled</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART)</td></tr>
<tr class="memdesc:ga090e960cbbcc79be17bf52a52ec3595c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns UART interrupts that are enabled.  <a href="#ga090e960cbbcc79be17bf52a52ec3595c">More...</a><br /></td></tr>
<tr class="separator:ga090e960cbbcc79be17bf52a52ec3595c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a69343d3d7025055dd2326a8fdd3c74"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga6a69343d3d7025055dd2326a8fdd3c74">Chip_UART_ReadIntIDReg</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART)</td></tr>
<tr class="memdesc:ga6a69343d3d7025055dd2326a8fdd3c74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read the Interrupt Identification Register (IIR)  <a href="#ga6a69343d3d7025055dd2326a8fdd3c74">More...</a><br /></td></tr>
<tr class="separator:ga6a69343d3d7025055dd2326a8fdd3c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1a9d00d4f324e319e1486138b097874"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gac1a9d00d4f324e319e1486138b097874">Chip_UART_SetupFIFOS</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART, uint32_t fcr)</td></tr>
<tr class="memdesc:gac1a9d00d4f324e319e1486138b097874"><td class="mdescLeft">&#160;</td><td class="mdescRight">Setup the UART FIFOs.  <a href="#gac1a9d00d4f324e319e1486138b097874">More...</a><br /></td></tr>
<tr class="separator:gac1a9d00d4f324e319e1486138b097874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26626229fe35e820bf2daf6a87c43155"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga26626229fe35e820bf2daf6a87c43155">Chip_UART_ConfigData</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART, uint32_t config)</td></tr>
<tr class="memdesc:ga26626229fe35e820bf2daf6a87c43155"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure data width, parity and stop bits.  <a href="#ga26626229fe35e820bf2daf6a87c43155">More...</a><br /></td></tr>
<tr class="separator:ga26626229fe35e820bf2daf6a87c43155"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a8e9260541ab5cacefcacbd94725d52"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga7a8e9260541ab5cacefcacbd94725d52">Chip_UART_EnableDivisorAccess</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART)</td></tr>
<tr class="memdesc:ga7a8e9260541ab5cacefcacbd94725d52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable access to Divisor Latches.  <a href="#ga7a8e9260541ab5cacefcacbd94725d52">More...</a><br /></td></tr>
<tr class="separator:ga7a8e9260541ab5cacefcacbd94725d52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81a3df6028c4b08dba38e4f6330d41d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga81a3df6028c4b08dba38e4f6330d41d7">Chip_UART_DisableDivisorAccess</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART)</td></tr>
<tr class="memdesc:ga81a3df6028c4b08dba38e4f6330d41d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable access to Divisor Latches.  <a href="#ga81a3df6028c4b08dba38e4f6330d41d7">More...</a><br /></td></tr>
<tr class="separator:ga81a3df6028c4b08dba38e4f6330d41d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga267fa73ca52d35a7f60f849727c3d2b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga267fa73ca52d35a7f60f849727c3d2b6">Chip_UART_SetDivisorLatches</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART, uint8_t dll, uint8_t dlm)</td></tr>
<tr class="memdesc:ga267fa73ca52d35a7f60f849727c3d2b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set LSB and MSB divisor latch registers.  <a href="#ga267fa73ca52d35a7f60f849727c3d2b6">More...</a><br /></td></tr>
<tr class="separator:ga267fa73ca52d35a7f60f849727c3d2b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadef0e0d2ea30182cd99561efe9909707"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gadef0e0d2ea30182cd99561efe9909707">Chip_UART_ReadModemControl</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART)</td></tr>
<tr class="memdesc:gadef0e0d2ea30182cd99561efe9909707"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return modem control register/status.  <a href="#gadef0e0d2ea30182cd99561efe9909707">More...</a><br /></td></tr>
<tr class="separator:gadef0e0d2ea30182cd99561efe9909707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad617968b795061ad0e4578aa79c4537d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gad617968b795061ad0e4578aa79c4537d">Chip_UART_SetModemControl</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART, uint32_t mcr)</td></tr>
<tr class="memdesc:gad617968b795061ad0e4578aa79c4537d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set modem control register/status.  <a href="#gad617968b795061ad0e4578aa79c4537d">More...</a><br /></td></tr>
<tr class="separator:gad617968b795061ad0e4578aa79c4537d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdcefa8f847cfa0de2f9292405827874"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gabdcefa8f847cfa0de2f9292405827874">Chip_UART_ClearModemControl</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART, uint32_t mcr)</td></tr>
<tr class="memdesc:gabdcefa8f847cfa0de2f9292405827874"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear modem control register/status.  <a href="#gabdcefa8f847cfa0de2f9292405827874">More...</a><br /></td></tr>
<tr class="separator:gabdcefa8f847cfa0de2f9292405827874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf15ab7a9529d102b91760ed5587b279a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gaf15ab7a9529d102b91760ed5587b279a">Chip_UART_ReadLineStatus</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART)</td></tr>
<tr class="memdesc:gaf15ab7a9529d102b91760ed5587b279a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return Line Status register/status (LSR)  <a href="#gaf15ab7a9529d102b91760ed5587b279a">More...</a><br /></td></tr>
<tr class="separator:gaf15ab7a9529d102b91760ed5587b279a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd3d5239dec0378e52602633c183e942"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gacd3d5239dec0378e52602633c183e942">Chip_UART_ReadModemStatus</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART)</td></tr>
<tr class="memdesc:gacd3d5239dec0378e52602633c183e942"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return Modem Status register/status (MSR)  <a href="#gacd3d5239dec0378e52602633c183e942">More...</a><br /></td></tr>
<tr class="separator:gacd3d5239dec0378e52602633c183e942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67cb62756a430156bc754a57c72372bd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga67cb62756a430156bc754a57c72372bd">Chip_UART_SetScratch</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART, uint8_t data)</td></tr>
<tr class="memdesc:ga67cb62756a430156bc754a57c72372bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write a byte to the scratchpad register.  <a href="#ga67cb62756a430156bc754a57c72372bd">More...</a><br /></td></tr>
<tr class="separator:ga67cb62756a430156bc754a57c72372bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa7b67254c1f19bb0b085736049d9879"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gafa7b67254c1f19bb0b085736049d9879">Chip_UART_ReadScratch</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART)</td></tr>
<tr class="memdesc:gafa7b67254c1f19bb0b085736049d9879"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns current byte value in the scratchpad register.  <a href="#gafa7b67254c1f19bb0b085736049d9879">More...</a><br /></td></tr>
<tr class="separator:gafa7b67254c1f19bb0b085736049d9879"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ae4f3c36bdae1bf8a93c0420ee74b40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga4ae4f3c36bdae1bf8a93c0420ee74b40">Chip_UART_SetAutoBaudReg</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART, uint32_t acr)</td></tr>
<tr class="memdesc:ga4ae4f3c36bdae1bf8a93c0420ee74b40"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set autobaud register options.  <a href="#ga4ae4f3c36bdae1bf8a93c0420ee74b40">More...</a><br /></td></tr>
<tr class="separator:ga4ae4f3c36bdae1bf8a93c0420ee74b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a6d30f304047175780d16207bab2b09"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga6a6d30f304047175780d16207bab2b09">Chip_UART_ClearAutoBaudReg</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART, uint32_t acr)</td></tr>
<tr class="memdesc:ga6a6d30f304047175780d16207bab2b09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear autobaud register options.  <a href="#ga6a6d30f304047175780d16207bab2b09">More...</a><br /></td></tr>
<tr class="separator:ga6a6d30f304047175780d16207bab2b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bf41455dd390ae86f95f4bfe43a49a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga0bf41455dd390ae86f95f4bfe43a49a2">Chip_UART_SetRS485Flags</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART, uint32_t ctrl)</td></tr>
<tr class="memdesc:ga0bf41455dd390ae86f95f4bfe43a49a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set RS485 control register options.  <a href="#ga0bf41455dd390ae86f95f4bfe43a49a2">More...</a><br /></td></tr>
<tr class="separator:ga0bf41455dd390ae86f95f4bfe43a49a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27379f3351109d53453dfe4833e3f350"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga27379f3351109d53453dfe4833e3f350">Chip_UART_ClearRS485Flags</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART, uint32_t ctrl)</td></tr>
<tr class="memdesc:ga27379f3351109d53453dfe4833e3f350"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear RS485 control register options.  <a href="#ga27379f3351109d53453dfe4833e3f350">More...</a><br /></td></tr>
<tr class="separator:ga27379f3351109d53453dfe4833e3f350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72a3d146a8d6f8a8276080f91c3703e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga72a3d146a8d6f8a8276080f91c3703e1">Chip_UART_SetRS485Addr</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART, uint8_t addr)</td></tr>
<tr class="memdesc:ga72a3d146a8d6f8a8276080f91c3703e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set RS485 address match value.  <a href="#ga72a3d146a8d6f8a8276080f91c3703e1">More...</a><br /></td></tr>
<tr class="separator:ga72a3d146a8d6f8a8276080f91c3703e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c96142bb767ca604ad468977c5e546c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga1c96142bb767ca604ad468977c5e546c">Chip_UART_GetRS485Addr</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART)</td></tr>
<tr class="memdesc:ga1c96142bb767ca604ad468977c5e546c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read RS485 address match value.  <a href="#ga1c96142bb767ca604ad468977c5e546c">More...</a><br /></td></tr>
<tr class="separator:ga1c96142bb767ca604ad468977c5e546c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aa983b3f076828ee460a1c7146b3eac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga4aa983b3f076828ee460a1c7146b3eac">Chip_UART_SetRS485Delay</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART, uint8_t dly)</td></tr>
<tr class="memdesc:ga4aa983b3f076828ee460a1c7146b3eac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set RS485 direction control (RTS or DTR) delay value.  <a href="#ga4aa983b3f076828ee460a1c7146b3eac">More...</a><br /></td></tr>
<tr class="separator:ga4aa983b3f076828ee460a1c7146b3eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5394200f985c69d25fd0c7434588cf88"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga5394200f985c69d25fd0c7434588cf88">Chip_UART_GetRS485Delay</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART)</td></tr>
<tr class="memdesc:ga5394200f985c69d25fd0c7434588cf88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read RS485 direction control (RTS or DTR) delay value.  <a href="#ga5394200f985c69d25fd0c7434588cf88">More...</a><br /></td></tr>
<tr class="separator:ga5394200f985c69d25fd0c7434588cf88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf024084be4068e407aab7c30e105f7af"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gaf024084be4068e407aab7c30e105f7af">Chip_UART_Init</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART)</td></tr>
<tr class="memdesc:gaf024084be4068e407aab7c30e105f7af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the pUART peripheral.  <a href="#gaf024084be4068e407aab7c30e105f7af">More...</a><br /></td></tr>
<tr class="separator:gaf024084be4068e407aab7c30e105f7af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa18c4ebd4be27643e6f848472e778989"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gaa18c4ebd4be27643e6f848472e778989">Chip_UART_DeInit</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART)</td></tr>
<tr class="memdesc:gaa18c4ebd4be27643e6f848472e778989"><td class="mdescLeft">&#160;</td><td class="mdescRight">De-initializes the pUART peripheral.  <a href="#gaa18c4ebd4be27643e6f848472e778989">More...</a><br /></td></tr>
<tr class="separator:gaa18c4ebd4be27643e6f848472e778989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b5b93f60a5b0a28e5af5f3f3311bcba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga1b5b93f60a5b0a28e5af5f3f3311bcba">Chip_UART_CheckBusy</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART)</td></tr>
<tr class="memdesc:ga1b5b93f60a5b0a28e5af5f3f3311bcba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether if UART is busy or not.  <a href="#ga1b5b93f60a5b0a28e5af5f3f3311bcba">More...</a><br /></td></tr>
<tr class="separator:ga1b5b93f60a5b0a28e5af5f3f3311bcba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbd726b1450510892272857e43854c4c"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gacbd726b1450510892272857e43854c4c">Chip_UART_Send</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART, const void *data, int numBytes)</td></tr>
<tr class="memdesc:gacbd726b1450510892272857e43854c4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit a byte array through the UART peripheral (non-blocking)  <a href="#gacbd726b1450510892272857e43854c4c">More...</a><br /></td></tr>
<tr class="separator:gacbd726b1450510892272857e43854c4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06dd61ee7d8483847fea746978cb1c93"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga06dd61ee7d8483847fea746978cb1c93">Chip_UART_Read</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART, void *data, int numBytes)</td></tr>
<tr class="memdesc:ga06dd61ee7d8483847fea746978cb1c93"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read data through the UART peripheral (non-blocking)  <a href="#ga06dd61ee7d8483847fea746978cb1c93">More...</a><br /></td></tr>
<tr class="separator:ga06dd61ee7d8483847fea746978cb1c93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19f24dcf53316cbfb204003f506d5be5"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga19f24dcf53316cbfb204003f506d5be5">Chip_UART_SetBaud</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART, uint32_t baudrate)</td></tr>
<tr class="memdesc:ga19f24dcf53316cbfb204003f506d5be5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets best dividers to get a target bit rate (without fractional divider)  <a href="#ga19f24dcf53316cbfb204003f506d5be5">More...</a><br /></td></tr>
<tr class="separator:ga19f24dcf53316cbfb204003f506d5be5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8be13555496e013bb747c19134db9e1"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gaf8be13555496e013bb747c19134db9e1">Chip_UART_SetBaudFDR</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART, uint32_t baud)</td></tr>
<tr class="memdesc:gaf8be13555496e013bb747c19134db9e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets best dividers to get a target bit rate (with fractional divider)  <a href="#gaf8be13555496e013bb747c19134db9e1">More...</a><br /></td></tr>
<tr class="separator:gaf8be13555496e013bb747c19134db9e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2e45d820abdd0e1790ebd61938c100a"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gad2e45d820abdd0e1790ebd61938c100a">Chip_UART_SendBlocking</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART, const void *data, int numBytes)</td></tr>
<tr class="memdesc:gad2e45d820abdd0e1790ebd61938c100a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit a byte array through the UART peripheral (blocking)  <a href="#gad2e45d820abdd0e1790ebd61938c100a">More...</a><br /></td></tr>
<tr class="separator:gad2e45d820abdd0e1790ebd61938c100a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b256d39f2fde9f8b923a2f341f5fea3"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga2b256d39f2fde9f8b923a2f341f5fea3">Chip_UART_ReadBlocking</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART, void *data, int numBytes)</td></tr>
<tr class="memdesc:ga2b256d39f2fde9f8b923a2f341f5fea3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read data through the UART peripheral (blocking)  <a href="#ga2b256d39f2fde9f8b923a2f341f5fea3">More...</a><br /></td></tr>
<tr class="separator:ga2b256d39f2fde9f8b923a2f341f5fea3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdd19a312a2bed6ff1ccb47d5b68c248"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gafdd19a312a2bed6ff1ccb47d5b68c248">Chip_UART_RXIntHandlerRB</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART, <a class="el" href="struct_r_i_n_g_b_u_f_f___t.html">RINGBUFF_T</a> *pRB)</td></tr>
<tr class="memdesc:gafdd19a312a2bed6ff1ccb47d5b68c248"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART receive-only interrupt handler for ring buffers.  <a href="#gafdd19a312a2bed6ff1ccb47d5b68c248">More...</a><br /></td></tr>
<tr class="separator:gafdd19a312a2bed6ff1ccb47d5b68c248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74df5e39960a1535118fcfe2fbe90d30"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga74df5e39960a1535118fcfe2fbe90d30">Chip_UART_TXIntHandlerRB</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART, <a class="el" href="struct_r_i_n_g_b_u_f_f___t.html">RINGBUFF_T</a> *pRB)</td></tr>
<tr class="memdesc:ga74df5e39960a1535118fcfe2fbe90d30"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART transmit-only interrupt handler for ring buffers.  <a href="#ga74df5e39960a1535118fcfe2fbe90d30">More...</a><br /></td></tr>
<tr class="separator:ga74df5e39960a1535118fcfe2fbe90d30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ed43ed19b9d2a32ece3e50bc2f651a9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga6ed43ed19b9d2a32ece3e50bc2f651a9">Chip_UART_SendRB</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART, <a class="el" href="struct_r_i_n_g_b_u_f_f___t.html">RINGBUFF_T</a> *pRB, const void *data, int bytes)</td></tr>
<tr class="memdesc:ga6ed43ed19b9d2a32ece3e50bc2f651a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Populate a transmit ring buffer and start UART transmit.  <a href="#ga6ed43ed19b9d2a32ece3e50bc2f651a9">More...</a><br /></td></tr>
<tr class="separator:ga6ed43ed19b9d2a32ece3e50bc2f651a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab54219751466a0fa8d9e75f8689ac99d"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gab54219751466a0fa8d9e75f8689ac99d">Chip_UART_ReadRB</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART, <a class="el" href="struct_r_i_n_g_b_u_f_f___t.html">RINGBUFF_T</a> *pRB, void *data, int bytes)</td></tr>
<tr class="memdesc:gab54219751466a0fa8d9e75f8689ac99d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Copy data from a receive ring buffer.  <a href="#gab54219751466a0fa8d9e75f8689ac99d">More...</a><br /></td></tr>
<tr class="separator:gab54219751466a0fa8d9e75f8689ac99d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ab537af48951658e60af145690b656e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga8ab537af48951658e60af145690b656e">Chip_UART_IRQRBHandler</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART, <a class="el" href="struct_r_i_n_g_b_u_f_f___t.html">RINGBUFF_T</a> *pRXRB, <a class="el" href="struct_r_i_n_g_b_u_f_f___t.html">RINGBUFF_T</a> *pTXRB)</td></tr>
<tr class="memdesc:ga8ab537af48951658e60af145690b656e"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART receive/transmit interrupt handler for ring buffers.  <a href="#ga8ab537af48951658e60af145690b656e">More...</a><br /></td></tr>
<tr class="separator:ga8ab537af48951658e60af145690b656e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d1d74a73290b145868a88e6b5635093"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga6d1d74a73290b145868a88e6b5635093">Chip_UART_GetABEOStatus</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART)</td></tr>
<tr class="memdesc:ga6d1d74a73290b145868a88e6b5635093"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the Auto Baud status.  <a href="#ga6d1d74a73290b145868a88e6b5635093">More...</a><br /></td></tr>
<tr class="separator:ga6d1d74a73290b145868a88e6b5635093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9aa733f176891043bb1dd4d87940187f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga9aa733f176891043bb1dd4d87940187f">Chip_UART_ABCmd</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART, uint32_t mode, bool autorestart, <a class="el" href="group___l_p_c___types___public___types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga9aa733f176891043bb1dd4d87940187f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start/stop autobaud operation.  <a href="#ga9aa733f176891043bb1dd4d87940187f">More...</a><br /></td></tr>
<tr class="separator:ga9aa733f176891043bb1dd4d87940187f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga145046fd9bd1d318acffd4770a7432ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga145046fd9bd1d318acffd4770a7432ec">&#9670;&nbsp;</a></span>UART1_IER_BITMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_IER_BITMASK&#160;&#160;&#160;(0x30F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART1 interrupt enable register bit mask - valid for 11xx only </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00123">123</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gad567d8ee9c41def9dea3d84c4633ac27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad567d8ee9c41def9dea3d84c4633ac27">&#9670;&nbsp;</a></span>UART1_LSR_BITMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_LSR_BITMASK&#160;&#160;&#160;(0x1FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART1 Line status bit mask - valid for 11xx, 18xx/43xx UART0/2/3 only </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00209">209</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gaab8a4f7c6e8d2cf24b5f7d58cc16f8f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab8a4f7c6e8d2cf24b5f7d58cc16f8f7">&#9670;&nbsp;</a></span>UART2_IER_BITMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_IER_BITMASK&#160;&#160;&#160;(0x38F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART2 interrupt enable register bit mask - valid for 17xx/40xx UART1, 18xx/43xx UART1 only </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00124">124</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga77450ebf0f86b6b7ea363927f0cd40c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77450ebf0f86b6b7ea363927f0cd40c2">&#9670;&nbsp;</a></span>UART_ACR_ABEOINT_CLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ACR_ABEOINT_CLR&#160;&#160;&#160;(1 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART End of auto-baud interrupt clear </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00230">230</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga2e12222f359d7a5a41668cd729b0731d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e12222f359d7a5a41668cd729b0731d">&#9670;&nbsp;</a></span>UART_ACR_ABTOINT_CLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ACR_ABTOINT_CLR&#160;&#160;&#160;(1 &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART Auto-baud time-out interrupt clear </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00231">231</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga20674ae8e687d2161ef3fd88f2649036"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20674ae8e687d2161ef3fd88f2649036">&#9670;&nbsp;</a></span>UART_ACR_AUTO_RESTART</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ACR_AUTO_RESTART&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART Auto baudrate restart </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00229">229</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gae83190d58b42771ee951dfe88aada715"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae83190d58b42771ee951dfe88aada715">&#9670;&nbsp;</a></span>UART_ACR_BITMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ACR_BITMASK&#160;&#160;&#160;(0x307)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART Auto Baudrate register bit mask </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00232">232</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga706e927ee7abf7027eb88b1e13dd2a92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga706e927ee7abf7027eb88b1e13dd2a92">&#9670;&nbsp;</a></span>UART_ACR_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ACR_MODE&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART Auto baudrate Mode 1 </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00228">228</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga31933a99dfe9a8afac45c1f26b0cf021"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31933a99dfe9a8afac45c1f26b0cf021">&#9670;&nbsp;</a></span>UART_ACR_MODE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ACR_MODE0&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Autobaud modesAuto baudrate Mode 0 </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00237">237</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga25d690e49a3ccc696e031e8a1480dc1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25d690e49a3ccc696e031e8a1480dc1d">&#9670;&nbsp;</a></span>UART_ACR_MODE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ACR_MODE1&#160;&#160;&#160;(1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Auto baudrate Mode 1 </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00238">238</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gaf6a6a4cb65edff2871ba48d3f2b445dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6a6a4cb65edff2871ba48d3f2b445dc">&#9670;&nbsp;</a></span>UART_ACR_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ACR_START&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro defines for UART Auto baudrate control register. </p>
<p>UART Auto-baud start </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00227">227</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga85050a24048ffc2de997cd60ea67f9df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85050a24048ffc2de997cd60ea67f9df">&#9670;&nbsp;</a></span>UART_DLL_MASKBIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_DLL_MASKBIT&#160;&#160;&#160;(0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Divisor latch LSB bit mask </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00104">104</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gaf4d480e07f82896893e45b572adeffcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4d480e07f82896893e45b572adeffcd">&#9670;&nbsp;</a></span>UART_DLM_MASKBIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_DLM_MASKBIT&#160;&#160;&#160;(0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Divisor latch MSB bit mask </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00110">110</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga2dd6b12c7c237b0a52c6a82698f85b04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2dd6b12c7c237b0a52c6a82698f85b04">&#9670;&nbsp;</a></span>UART_FCR_BITMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FCR_BITMASK&#160;&#160;&#160;(0xCF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART FIFO control bit mask </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00150">150</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga996e144f7d08cb36aa729f28d74b5801"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga996e144f7d08cb36aa729f28d74b5801">&#9670;&nbsp;</a></span>UART_FCR_DMAMODE_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FCR_DMAMODE_SEL&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART DMA mode selection - valid for 17xx/40xx, 18xx/43xx only </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00149">149</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gadec12ecfc7ae1198cee68f2cad982bcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadec12ecfc7ae1198cee68f2cad982bcb">&#9670;&nbsp;</a></span>UART_FCR_FIFO_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FCR_FIFO_EN&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro defines for UART FIFO Control Register. </p>
<p>UART FIFO enable </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00146">146</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga246b37ccd6137c0bb51eb32760cb228e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga246b37ccd6137c0bb51eb32760cb228e">&#9670;&nbsp;</a></span>UART_FCR_RX_RS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FCR_RX_RS&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART RX FIFO reset </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00147">147</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gaba4b4e15936a075bf5054776fbd59676"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba4b4e15936a075bf5054776fbd59676">&#9670;&nbsp;</a></span>UART_FCR_TRG_LEV0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FCR_TRG_LEV0&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART FIFO trigger level 0: 1 character </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00155">155</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga264238c2dde9248a73d679c32a74004b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga264238c2dde9248a73d679c32a74004b">&#9670;&nbsp;</a></span>UART_FCR_TRG_LEV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FCR_TRG_LEV1&#160;&#160;&#160;(1 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART FIFO trigger level 1: 4 character </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00156">156</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga7b655aba90b695210e7ce9f7b00cea89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b655aba90b695210e7ce9f7b00cea89">&#9670;&nbsp;</a></span>UART_FCR_TRG_LEV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FCR_TRG_LEV2&#160;&#160;&#160;(2 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART FIFO trigger level 2: 8 character </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00157">157</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga9e6ef12c7a1f3514d6e30d7548ed3e46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e6ef12c7a1f3514d6e30d7548ed3e46">&#9670;&nbsp;</a></span>UART_FCR_TRG_LEV3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FCR_TRG_LEV3&#160;&#160;&#160;(3 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART FIFO trigger level 3: 14 character </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00158">158</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga1c1a83fcacf333309330eea460d8a6a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c1a83fcacf333309330eea460d8a6a6">&#9670;&nbsp;</a></span>UART_FCR_TX_RS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FCR_TX_RS&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART TX FIFO reset </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00148">148</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga61a8f74c3fc22574793c6218b90fec50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61a8f74c3fc22574793c6218b90fec50">&#9670;&nbsp;</a></span>UART_FDR_BITMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FDR_BITMASK&#160;&#160;&#160;(0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART Fractional Divider register bit mask </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00285">285</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga08ae53568f606c894a5ffd764cef6171"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08ae53568f606c894a5ffd764cef6171">&#9670;&nbsp;</a></span>UART_FDR_DIVADDVAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FDR_DIVADDVAL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;(n &amp; 0x0F)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro defines for UART Fractional Divider Register. </p>
<p>Baud-rate generation pre-scaler divisor </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00283">283</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga728a262cba31ffd0d7b4fb172f6dead7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga728a262cba31ffd0d7b4fb172f6dead7">&#9670;&nbsp;</a></span>UART_FDR_MULVAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FDR_MULVAL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;((n &lt;&lt; 4) &amp; 0xF0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Baud-rate pre-scaler multiplier value </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00284">284</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga3affaa6bd622295bd6ea0c9f4a70b19c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3affaa6bd622295bd6ea0c9f4a70b19c">&#9670;&nbsp;</a></span>UART_HDEN_HDEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_HDEN_HDEN&#160;&#160;&#160;((1 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro defines for UART half duplex register - ???? </p>
<p>enable half-duplex mode </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00269">269</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga822d618fad4a8a146fd8113f827b5d09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga822d618fad4a8a146fd8113f827b5d09">&#9670;&nbsp;</a></span>UART_ICR_BITMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ICR_BITMASK&#160;&#160;&#160;(0x3F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART IRDA bit mask </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00264">264</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gae022dc3e5ad94f95d2805294d97594cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae022dc3e5ad94f95d2805294d97594cd">&#9670;&nbsp;</a></span>UART_ICR_FIXPULSE_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ICR_FIXPULSE_EN&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IrDA fixed pulse width mode </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00262">262</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga716e4830450b44e4f290e6c99879ba99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga716e4830450b44e4f290e6c99879ba99">&#9670;&nbsp;</a></span>UART_ICR_IRDAEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ICR_IRDAEN&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro defines for UART IrDA Control Register - valid for 11xx, 17xx/40xx UART0/2/3, 18xx/43xx UART3 only. </p>
<p>IrDA mode enable </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00260">260</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gabee5ba619dd3c8f28a7d2ec488614f06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabee5ba619dd3c8f28a7d2ec488614f06">&#9670;&nbsp;</a></span>UART_ICR_IRDAINV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ICR_IRDAINV&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IrDA serial input inverted </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00261">261</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga2c4fd2b4e5050b400349138942bfb307"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c4fd2b4e5050b400349138942bfb307">&#9670;&nbsp;</a></span>UART_ICR_PULSEDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ICR_PULSEDIV</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;((n &amp; 0x07) &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PulseDiv - Configures the pulse when FixPulseEn = 1 </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00263">263</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gaab2fcb3a77f3c010d56fccebf59b4cb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab2fcb3a77f3c010d56fccebf59b4cb1">&#9670;&nbsp;</a></span>UART_IER_ABEOINT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_ABEOINT&#160;&#160;&#160;(1 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enables the end of auto-baud interrupt </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00120">120</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga5ddbca0802fdc260ac7966455d53761b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ddbca0802fdc260ac7966455d53761b">&#9670;&nbsp;</a></span>UART_IER_ABTOINT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_ABTOINT&#160;&#160;&#160;(1 &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enables the auto-baud time-out interrupt </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00121">121</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga101e57e41855d1262e9d9b747854542f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga101e57e41855d1262e9d9b747854542f">&#9670;&nbsp;</a></span>UART_IER_BITMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_BITMASK&#160;&#160;&#160;(0x307)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART interrupt enable register bit mask - valid for 13xx, 17xx/40xx UART0/2/3, 18xx/43xx UART0/2/3 only </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00122">122</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga1dd8f89b44fd3a2b0d22dd7c6ad4fe5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1dd8f89b44fd3a2b0d22dd7c6ad4fe5f">&#9670;&nbsp;</a></span>UART_IER_CTSINT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_CTSINT&#160;&#160;&#160;(1 &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CTS signal transition interrupt enable - valid for 17xx/40xx UART1, 18xx/43xx UART1 only </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00119">119</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga149affc2ce17a660a640f26d3212a624"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga149affc2ce17a660a640f26d3212a624">&#9670;&nbsp;</a></span>UART_IER_MSINT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_MSINT&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Modem status interrupt enable - valid for 11xx, 17xx/40xx UART1, 18xx/43xx UART1 only </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00118">118</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gafe8ecd345fb121d6b0ce19f4ce6672ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe8ecd345fb121d6b0ce19f4ce6672ba">&#9670;&nbsp;</a></span>UART_IER_RBRINT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_RBRINT&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro defines for UART Interrupt Enable Register. </p>
<p>RBR Interrupt enable </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00115">115</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga79f6b167debe3a8e37d40e4d30f1daec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79f6b167debe3a8e37d40e4d30f1daec">&#9670;&nbsp;</a></span>UART_IER_RLSINT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_RLSINT&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX line status interrupt enable </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00117">117</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gaa0d5f875782af503852f8b8f93292673"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0d5f875782af503852f8b8f93292673">&#9670;&nbsp;</a></span>UART_IER_THREINT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_THREINT&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>THR Interrupt enable </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00116">116</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga6ce7f02b02e196d84ef8f6066dd2b9d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ce7f02b02e196d84ef8f6066dd2b9d4">&#9670;&nbsp;</a></span>UART_IIR_ABEO_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IIR_ABEO_INT&#160;&#160;&#160;(1 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>End of auto-baud interrupt </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00131">131</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga29486c78b0afdb4b3943defe36d5404c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29486c78b0afdb4b3943defe36d5404c">&#9670;&nbsp;</a></span>UART_IIR_ABTO_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IIR_ABTO_INT&#160;&#160;&#160;(1 &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Auto-baud time-out interrupt </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00132">132</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gad443b74131fa7b7aecf0f1c581172faa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad443b74131fa7b7aecf0f1c581172faa">&#9670;&nbsp;</a></span>UART_IIR_BITMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IIR_BITMASK&#160;&#160;&#160;(0x3CF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART interrupt identification register bit mask </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00133">133</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga29b20e73585acb416f112502d29554d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29b20e73585acb416f112502d29554d7">&#9670;&nbsp;</a></span>UART_IIR_FIFO_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IIR_FIFO_EN&#160;&#160;&#160;(3 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>These bits are equivalent to FCR[0] </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00130">130</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga965ba229214955385f11277549b7ecce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga965ba229214955385f11277549b7ecce">&#9670;&nbsp;</a></span>UART_IIR_INTID_CTI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IIR_INTID_CTI&#160;&#160;&#160;(6 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt identification: Character time-out indicator interrupt </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00139">139</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga6f78952aec5835ac753718323b681910"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f78952aec5835ac753718323b681910">&#9670;&nbsp;</a></span>UART_IIR_INTID_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IIR_INTID_MASK&#160;&#160;&#160;(7 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt identification: Interrupt ID mask </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00136">136</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gaf02dabd5f0b60345c70379ab8df3e899"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf02dabd5f0b60345c70379ab8df3e899">&#9670;&nbsp;</a></span>UART_IIR_INTID_MODEM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IIR_INTID_MODEM&#160;&#160;&#160;(0 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt identification: Modem interrupt </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00141">141</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gac646d8f797f3e71e01f4361997fc581b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac646d8f797f3e71e01f4361997fc581b">&#9670;&nbsp;</a></span>UART_IIR_INTID_RDA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IIR_INTID_RDA&#160;&#160;&#160;(2 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt identification: Receive data available interrupt </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00138">138</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga4441660d2a99f6b17a79eafbfb0424dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4441660d2a99f6b17a79eafbfb0424dd">&#9670;&nbsp;</a></span>UART_IIR_INTID_RLS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IIR_INTID_RLS&#160;&#160;&#160;(3 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt identification: Receive line interrupt </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00137">137</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gafb93160677afbc9c90f7a0baa917a435"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb93160677afbc9c90f7a0baa917a435">&#9670;&nbsp;</a></span>UART_IIR_INTID_THRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IIR_INTID_THRE&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt identification: THRE interrupt </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00140">140</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gab5fadcd32fca709aece83c05f8be1901"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5fadcd32fca709aece83c05f8be1901">&#9670;&nbsp;</a></span>UART_IIR_INTSTAT_PEND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IIR_INTSTAT_PEND&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro defines for UART Interrupt Identification Register. </p>
<p>Interrupt pending status - Active low </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00129">129</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga28e31fe85eeeb124ff6a471978155356"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28e31fe85eeeb124ff6a471978155356">&#9670;&nbsp;</a></span>UART_LCR_BITMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_BITMASK&#160;&#160;&#160;(0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART line control bit mask </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00184">184</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga2f83aa82aecd63cf457ea423be643d57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f83aa82aecd63cf457ea423be643d57">&#9670;&nbsp;</a></span>UART_LCR_BREAK_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_BREAK_EN&#160;&#160;&#160;(1 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART Break transmission enable </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00182">182</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gaae9c53e30321d4cac13137c66b022e9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae9c53e30321d4cac13137c66b022e9e">&#9670;&nbsp;</a></span>UART_LCR_DLAB_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_DLAB_EN&#160;&#160;&#160;(1 &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART Divisor Latches Access bit enable </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00183">183</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga91bc2978f5af5ac9a1f18af284275b39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91bc2978f5af5ac9a1f18af284275b39">&#9670;&nbsp;</a></span>UART_LCR_PARITY_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_PARITY_DIS&#160;&#160;&#160;(0 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART Parity Disable </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00177">177</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga4fba4b3d639bdfa713d12466d411f57c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4fba4b3d639bdfa713d12466d411f57c">&#9670;&nbsp;</a></span>UART_LCR_PARITY_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_PARITY_EN&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART Parity Enable </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00176">176</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga48df31af63d9e3a65b13a32880bb0b36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48df31af63d9e3a65b13a32880bb0b36">&#9670;&nbsp;</a></span>UART_LCR_PARITY_EVEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_PARITY_EVEN&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART Parity select: Even parity </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00179">179</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gaa5d9db8e53dae40ddaa70204fa1b60a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5d9db8e53dae40ddaa70204fa1b60a3">&#9670;&nbsp;</a></span>UART_LCR_PARITY_F_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_PARITY_F_0&#160;&#160;&#160;(3 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART Parity select: Forced 0 stick parity </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00181">181</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga17566959150e60563687a91817ddf844"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17566959150e60563687a91817ddf844">&#9670;&nbsp;</a></span>UART_LCR_PARITY_F_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_PARITY_F_1&#160;&#160;&#160;(2 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART Parity select: Forced 1 stick parity </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00180">180</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga5ef9bdb85d3f5c3823d667190b19bb40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ef9bdb85d3f5c3823d667190b19bb40">&#9670;&nbsp;</a></span>UART_LCR_PARITY_ODD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_PARITY_ODD&#160;&#160;&#160;(0 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART Parity select: Odd parity </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00178">178</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga70ccdedb76a079b8e7c87e5c3709469c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70ccdedb76a079b8e7c87e5c3709469c">&#9670;&nbsp;</a></span>UART_LCR_SBS_1BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_SBS_1BIT&#160;&#160;&#160;(0 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART stop bit select: 1 stop bit </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00172">172</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga6d36ad770b49b2354ed5cefbc066b7e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d36ad770b49b2354ed5cefbc066b7e2">&#9670;&nbsp;</a></span>UART_LCR_SBS_2BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_SBS_2BIT&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART stop bit select: 2 stop bits (in 5 bit data mode, 1.5 stop bits) </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00173">173</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga99a703d7a010edb3c940b54537ccdb08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99a703d7a010edb3c940b54537ccdb08">&#9670;&nbsp;</a></span>UART_LCR_SBS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_SBS_MASK&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART stop bit select: bit mask </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00171">171</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga2c64fd92092b8ac1e64b6b1204927682"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c64fd92092b8ac1e64b6b1204927682">&#9670;&nbsp;</a></span>UART_LCR_WLEN5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_WLEN5&#160;&#160;&#160;(0 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART word length select: 5 bit data mode </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00165">165</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga916fcefe6db8651be1cb1c066726381d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga916fcefe6db8651be1cb1c066726381d">&#9670;&nbsp;</a></span>UART_LCR_WLEN6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_WLEN6&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART word length select: 6 bit data mode </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00166">166</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga7746eb5a2aac4b9f86e97ee82e5e2a10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7746eb5a2aac4b9f86e97ee82e5e2a10">&#9670;&nbsp;</a></span>UART_LCR_WLEN7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_WLEN7&#160;&#160;&#160;(2 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART word length select: 7 bit data mode </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00167">167</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga71ecde192fb0c9facb9ef9c6b77cc687"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71ecde192fb0c9facb9ef9c6b77cc687">&#9670;&nbsp;</a></span>UART_LCR_WLEN8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_WLEN8&#160;&#160;&#160;(3 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART word length select: 8 bit data mode </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00168">168</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga0d00b51fd6ca0b80b89af4044d94bbc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d00b51fd6ca0b80b89af4044d94bbc0">&#9670;&nbsp;</a></span>UART_LCR_WLEN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_WLEN_MASK&#160;&#160;&#160;(3 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro defines for UART Line Control Register. </p>
<p>UART word length select bit mask </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00164">164</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga55a89461d99a43769772276e51a6710a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55a89461d99a43769772276e51a6710a">&#9670;&nbsp;</a></span>UART_LOAD_DLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LOAD_DLL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">div</td><td>)</td>
          <td>&#160;&#160;&#160;((div) &amp; 0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro defines for UART Divisor Latch LSB register. </p>
<p>Macro for loading LSB of divisor </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00103">103</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gac53f4cc36f13edd3fdf7fd9bab1360e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac53f4cc36f13edd3fdf7fd9bab1360e2">&#9670;&nbsp;</a></span>UART_LOAD_DLM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LOAD_DLM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">div</td><td>)</td>
          <td>&#160;&#160;&#160;(((div) &gt;&gt; 8) &amp; 0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro defines for UART Divisor Latch MSB register. </p>
<p>Macro for loading MSB of divisors </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00109">109</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gaaca4bb43e62c7085534b67576e1ddbeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaca4bb43e62c7085534b67576e1ddbeb">&#9670;&nbsp;</a></span>UART_LSR_BI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LSR_BI&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Line status: Break interrupt </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00203">203</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga3643d58e12f1d3bf342d140a5e3cb1ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3643d58e12f1d3bf342d140a5e3cb1ae">&#9670;&nbsp;</a></span>UART_LSR_BITMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LSR_BITMASK&#160;&#160;&#160;(0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART Line status bit mask </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00208">208</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga18b1661d7c37ab40c9310311dd4f647d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18b1661d7c37ab40c9310311dd4f647d">&#9670;&nbsp;</a></span>UART_LSR_FE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LSR_FE&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Line status: Framing error </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00202">202</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga85c4312a700f6033bf0a075ae41de57c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85c4312a700f6033bf0a075ae41de57c">&#9670;&nbsp;</a></span>UART_LSR_OE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LSR_OE&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Line status: Overrun error </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00200">200</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga3ae0ee26be22b855aa08d68a2801d3d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ae0ee26be22b855aa08d68a2801d3d2">&#9670;&nbsp;</a></span>UART_LSR_PE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LSR_PE&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Line status: Parity error </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00201">201</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga3d83de31d722cd373ee69a2a38aaed43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d83de31d722cd373ee69a2a38aaed43">&#9670;&nbsp;</a></span>UART_LSR_RDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LSR_RDR&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro defines for UART Line Status Register. </p>
<p>Line status: Receive data ready </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00199">199</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga5972ac77db6249142b482356427dcf7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5972ac77db6249142b482356427dcf7c">&#9670;&nbsp;</a></span>UART_LSR_RXFE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LSR_RXFE&#160;&#160;&#160;(1 &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Line status: Error in RX FIFO </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00206">206</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gadb3f8bb82f0a253700fdb88d8c609710"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb3f8bb82f0a253700fdb88d8c609710">&#9670;&nbsp;</a></span>UART_LSR_TEMT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LSR_TEMT&#160;&#160;&#160;(1 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Line status: Transmitter empty </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00205">205</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gae05118527ef8873b9d7b1b0be0153019"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae05118527ef8873b9d7b1b0be0153019">&#9670;&nbsp;</a></span>UART_LSR_THRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LSR_THRE&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Line status: Transmit holding register empty </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00204">204</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga1abf066d0f8b3400880a1909373cf699"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1abf066d0f8b3400880a1909373cf699">&#9670;&nbsp;</a></span>UART_LSR_TXFE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LSR_TXFE&#160;&#160;&#160;(1 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Line status: Error in RX FIFO </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00207">207</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga7769292aa692cb12dce90893fc992d2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7769292aa692cb12dce90893fc992d2f">&#9670;&nbsp;</a></span>UART_MCR_AUTO_CTS_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MCR_AUTO_CTS_EN&#160;&#160;&#160;(1 &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable Auto CTS flow-control </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00193">193</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gae26cd92b527d6d6ec9f7fd98aeefd94a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae26cd92b527d6d6ec9f7fd98aeefd94a">&#9670;&nbsp;</a></span>UART_MCR_AUTO_RTS_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MCR_AUTO_RTS_EN&#160;&#160;&#160;(1 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable Auto RTS flow-control </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00192">192</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga0cc006116ea98bd8b00e948073b8d749"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0cc006116ea98bd8b00e948073b8d749">&#9670;&nbsp;</a></span>UART_MCR_BITMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MCR_BITMASK&#160;&#160;&#160;(0xD3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART bit mask value </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00194">194</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga9fdc7f45b2fb3679b64164b34afb9350"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fdc7f45b2fb3679b64164b34afb9350">&#9670;&nbsp;</a></span>UART_MCR_DTR_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MCR_DTR_CTRL&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro defines for UART Modem Control Register. </p>
<p>Source for modem output pin DTR </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00189">189</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga879d10e97b9b5e01f2b25037aa3d3c96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga879d10e97b9b5e01f2b25037aa3d3c96">&#9670;&nbsp;</a></span>UART_MCR_LOOPB_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MCR_LOOPB_EN&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Loop back mode select </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00191">191</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gabf6b55840dea19f6dbc8c8c7077796b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf6b55840dea19f6dbc8c8c7077796b3">&#9670;&nbsp;</a></span>UART_MCR_RTS_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MCR_RTS_CTRL&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Source for modem output pin RTS </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00190">190</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga79745d229ade663104e0a00c7597aa45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79745d229ade663104e0a00c7597aa45">&#9670;&nbsp;</a></span>UART_MSR_BITMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MSR_BITMASK&#160;&#160;&#160;(0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Modem status: MSR register bit-mask value </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00222">222</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga2cd867126cafb765b3d690e10f79b4c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2cd867126cafb765b3d690e10f79b4c0">&#9670;&nbsp;</a></span>UART_MSR_CTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MSR_CTS&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Modem status: Clear To Send State </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00218">218</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga9a85f5379c5d15ebc486c4b174196afb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a85f5379c5d15ebc486c4b174196afb">&#9670;&nbsp;</a></span>UART_MSR_DCD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MSR_DCD&#160;&#160;&#160;(1 &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Modem status: Data Carrier Detect State </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00221">221</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gad236b1cf377bf1b4600820b8a37c66ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad236b1cf377bf1b4600820b8a37c66ca">&#9670;&nbsp;</a></span>UART_MSR_DELTA_CTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MSR_DELTA_CTS&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro defines for UART Modem Status Register. </p>
<p>Modem status: State change of input CTS </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00214">214</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga0b880ad272a1356b38bb5ff30d972378"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b880ad272a1356b38bb5ff30d972378">&#9670;&nbsp;</a></span>UART_MSR_DELTA_DCD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MSR_DELTA_DCD&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Modem status: State change of input DCD </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00217">217</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga2b5cee7872a43558a4c2631459198f9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b5cee7872a43558a4c2631459198f9b">&#9670;&nbsp;</a></span>UART_MSR_DELTA_DSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MSR_DELTA_DSR&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Modem status: State change of input DSR </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00215">215</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gae4270c77bd681dee743930df8841765e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4270c77bd681dee743930df8841765e">&#9670;&nbsp;</a></span>UART_MSR_DSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MSR_DSR&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Modem status: Data Set Ready State </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00219">219</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga5b2defd6ffec805753fbf799838984ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b2defd6ffec805753fbf799838984ed">&#9670;&nbsp;</a></span>UART_MSR_LO2HI_RI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MSR_LO2HI_RI&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Modem status: Low to high transition of input RI </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00216">216</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga1f4efd8727007b41de36b8b6ab9d4f6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f4efd8727007b41de36b8b6ab9d4f6b">&#9670;&nbsp;</a></span>UART_MSR_RI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MSR_RI&#160;&#160;&#160;(1 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Modem status: Ring Indicator State </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00220">220</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga06774e65c2ca095c4373122ed9a390b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06774e65c2ca095c4373122ed9a390b8">&#9670;&nbsp;</a></span>UART_RBR_MASKBIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RBR_MASKBIT&#160;&#160;&#160;(0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro defines for UART Receive Buffer register. </p>
<p>UART Received Buffer mask bit (8 bits) </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00098">98</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga1e4adf900200efcdfaab657b180b30d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e4adf900200efcdfaab657b180b30d1">&#9670;&nbsp;</a></span>UART_RS485CTRL_AADEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RS485CTRL_AADEN&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Auto Address Detect (AAD) is enabled </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00245">245</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga4ab3c90d083989134e4881e0b82e7364"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ab3c90d083989134e4881e0b82e7364">&#9670;&nbsp;</a></span>UART_RS485CTRL_BITMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RS485CTRL_BITMASK&#160;&#160;&#160;(0x3F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RS485 control bit-mask value </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00255">255</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gaa00bb66207fce982ed0dbd6325d8fb66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa00bb66207fce982ed0dbd6325d8fb66">&#9670;&nbsp;</a></span>UART_RS485CTRL_DCTRL_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RS485CTRL_DCTRL_EN&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable Auto Direction Control </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00249">249</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga0b5e5ccc3ad07acad2bfa3f0846cbfd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b5e5ccc3ad07acad2bfa3f0846cbfd0">&#9670;&nbsp;</a></span>UART_RS485CTRL_NMM_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RS485CTRL_NMM_EN&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro defines for UART RS485 Control register. </p>
<p>RS-485/EIA-485 Normal Multi-drop Mode (NMM) is disabled </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00243">243</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gaadf3ec8419a76ba6c3ccd2a4eb9b233b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaadf3ec8419a76ba6c3ccd2a4eb9b233b">&#9670;&nbsp;</a></span>UART_RS485CTRL_OINV_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RS485CTRL_OINV_1&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This bit reverses the polarity of the direction control signal on the RTS (or DTR) pin. The direction control pin will be driven to logic "1" when the transmitter has data to be sent </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00250">250</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gacdaee14296a914ca14d877069414f88f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacdaee14296a914ca14d877069414f88f">&#9670;&nbsp;</a></span>UART_RS485CTRL_RX_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RS485CTRL_RX_DIS&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The receiver is disabled </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00244">244</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga0632053088b7e65c6000274a90a76091"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0632053088b7e65c6000274a90a76091">&#9670;&nbsp;</a></span>UART_RS485CTRL_SEL_DTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RS485CTRL_SEL_DTR&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>If direction control is enabled (bit DCTRL = 1), pin DTR is used for direction control </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00246">246</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gac74665d22f8c0c1b18f46a65bbe5031a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac74665d22f8c0c1b18f46a65bbe5031a">&#9670;&nbsp;</a></span>UART_SCICTRL_GUARDTIME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SCICTRL_GUARDTIME</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;((n &amp; 0xFF) &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extra guard time </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00278">278</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga49ad93a6f4c7175b6111716e329bfb36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49ad93a6f4c7175b6111716e329bfb36">&#9670;&nbsp;</a></span>UART_SCICTRL_NACKDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SCICTRL_NACKDIS&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NACK response is inhibited </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00275">275</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga48e869912cabe85bef5d11cda3b773f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48e869912cabe85bef5d11cda3b773f4">&#9670;&nbsp;</a></span>UART_SCICTRL_PROTSEL_T1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SCICTRL_PROTSEL_T1&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ISO7816-3 protocol T1 is selected </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00276">276</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gac14d3bf09ef0b0956626afe3e0fcf83a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac14d3bf09ef0b0956626afe3e0fcf83a">&#9670;&nbsp;</a></span>UART_SCICTRL_SCIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SCICTRL_SCIEN&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro defines for UART Smart card interface Control Register - valid for 11xx, 18xx/43xx UART0/2/3 only. </p>
<p>enable asynchronous half-duplex smart card interface </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00274">274</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gadd17c8f0f6239c42d18e4af35ee3effc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd17c8f0f6239c42d18e4af35ee3effc">&#9670;&nbsp;</a></span>UART_SCICTRL_TXRETRY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SCICTRL_TXRETRY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;((n &amp; 0x07) &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>number of retransmission </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00277">277</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gaedc6fb3d7ba9d561d91f3fdcddcaccce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaedc6fb3d7ba9d561d91f3fdcddcaccce">&#9670;&nbsp;</a></span>UART_SYNCCTRL_CCCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SYNCCTRL_CCCLR&#160;&#160;&#160;(1 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>stop continuous clock </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00302">302</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga17ff94fa4369905ab4a5f3bf28f44ced"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17ff94fa4369905ab4a5f3bf28f44ced">&#9670;&nbsp;</a></span>UART_SYNCCTRL_CSCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SYNCCTRL_CSCEN&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Continuous running clock enable (master mode only) </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00300">300</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga4776a7aa288f3c34e56db78cfb7032eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4776a7aa288f3c34e56db78cfb7032eb">&#9670;&nbsp;</a></span>UART_SYNCCTRL_CSRC_MASTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SYNCCTRL_CSRC_MASTER&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>synchronous master mode </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00297">297</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga5263f24b5804673c99e8c6f09c95aed4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5263f24b5804673c99e8c6f09c95aed4">&#9670;&nbsp;</a></span>UART_SYNCCTRL_FES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SYNCCTRL_FES&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>sample on falling edge </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00298">298</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga5ebb09ebb7c6794ae8b2d1cd2c5fb193"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ebb09ebb7c6794ae8b2d1cd2c5fb193">&#9670;&nbsp;</a></span>UART_SYNCCTRL_STARTSTOPDISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SYNCCTRL_STARTSTOPDISABLE&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Do not send start/stop bit </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00301">301</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga03c124f3fc8b888e5ee5a3fc7660bb7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03c124f3fc8b888e5ee5a3fc7660bb7d">&#9670;&nbsp;</a></span>UART_SYNCCTRL_SYNC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SYNCCTRL_SYNC&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro defines for UART Synchronous Control Register - 11xx, 18xx/43xx UART0/2/3 only. </p>
<p>enable synchronous mode </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00296">296</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gaea12c85ea0d6a9fa91242904c707a285"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea12c85ea0d6a9fa91242904c707a285">&#9670;&nbsp;</a></span>UART_SYNCCTRL_TSBYPASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SYNCCTRL_TSBYPASS&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>to be defined </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00299">299</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga78f0ee43aa0e7c030a3cfa1dca5ff072"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78f0ee43aa0e7c030a3cfa1dca5ff072">&#9670;&nbsp;</a></span>UART_TER1_TXEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TER1_TXEN&#160;&#160;&#160;(1 &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro defines for UART Tx Enable Register. </p>
<p>Transmit enable bit - valid for 11xx, 13xx, 17xx/40xx only </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00290">290</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gac9ec0de9b40d5d9dd9fed4836a31122f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9ec0de9b40d5d9dd9fed4836a31122f">&#9670;&nbsp;</a></span>UART_TER2_TXEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TER2_TXEN&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit enable bit - valid for 18xx/43xx only </p>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00291">291</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga94b76465adbb4fb96c821ef0866cbd0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94b76465adbb4fb96c821ef0866cbd0f">&#9670;&nbsp;</a></span>UART_TX_FIFO_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TX_FIFO_SIZE&#160;&#160;&#160;(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00152">152</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga9aa733f176891043bb1dd4d87940187f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9aa733f176891043bb1dd4d87940187f">&#9670;&nbsp;</a></span>Chip_UART_ABCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Chip_UART_ABCmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>autorestart</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___l_p_c___types___public___types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start/stop autobaud operation. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected UART peripheral </td></tr>
    <tr><td class="paramname">mode</td><td>: Autobaud mode (UART_ACR_MODE0 or UART_ACR_MODE1) </td></tr>
    <tr><td class="paramname">autorestart</td><td>: Enable autorestart (true to enable or false to disable) </td></tr>
    <tr><td class="paramname">NewState</td><td>: ENABLE to start autobaud operation, DISABLE to stop autobaud operation </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8c_source.html#l00396">396</a> of file <a class="el" href="uart__18xx__43xx_8c_source.html">uart_18xx_43xx.c</a>.</p>

</div>
</div>
<a id="ga1b5b93f60a5b0a28e5af5f3f3311bcba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b5b93f60a5b0a28e5af5f3f3311bcba">&#9670;&nbsp;</a></span>Chip_UART_CheckBusy()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a> Chip_UART_CheckBusy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check whether if UART is busy or not. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected pUART peripheral </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>RESET if UART is not busy, otherwise return SET </dd></dl>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8c_source.html#l00167">167</a> of file <a class="el" href="uart__18xx__43xx_8c_source.html">uart_18xx_43xx.c</a>.</p>

</div>
</div>
<a id="ga6a6d30f304047175780d16207bab2b09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a6d30f304047175780d16207bab2b09">&#9670;&nbsp;</a></span>Chip_UART_ClearAutoBaudReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void Chip_UART_ClearAutoBaudReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>acr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear autobaud register options. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected UART peripheral </td></tr>
    <tr><td class="paramname">acr</td><td>: Or'ed values to clear for ACR register </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Use an Or'ed value of UART_ACR_* definitions with this call to clear specific options. </dd></dl>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00574">574</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gabdcefa8f847cfa0de2f9292405827874"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabdcefa8f847cfa0de2f9292405827874">&#9670;&nbsp;</a></span>Chip_UART_ClearModemControl()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void Chip_UART_ClearModemControl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mcr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear modem control register/status. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected UART peripheral </td></tr>
    <tr><td class="paramname">mcr</td><td>: Modem control register flags to clear </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Use an Or'ed value of UART_MCR_* definitions with this call to clear specific options. </dd></dl>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00503">503</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga27379f3351109d53453dfe4833e3f350"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27379f3351109d53453dfe4833e3f350">&#9670;&nbsp;</a></span>Chip_UART_ClearRS485Flags()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void Chip_UART_ClearRS485Flags </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ctrl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear RS485 control register options. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected UART peripheral </td></tr>
    <tr><td class="paramname">ctrl</td><td>: Or'ed values to clear for RS485 control register </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Use an Or'ed value of UART_RS485CTRL_* definitions with this call to clear specific options. </dd></dl>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00600">600</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga26626229fe35e820bf2daf6a87c43155"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26626229fe35e820bf2daf6a87c43155">&#9670;&nbsp;</a></span>Chip_UART_ConfigData()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void Chip_UART_ConfigData </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>config</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure data width, parity and stop bits. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected pUART peripheral </td></tr>
    <tr><td class="paramname">config</td><td>: UART configuration, OR'ed values of UART_LCR_* defines </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Select OR'ed config options for the UART from the UART_LCR_* definitions. For example, a configuration of 8 data bits, 1 stop bit, and even (enabled) parity would be (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN) </dd></dl>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00428">428</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gaa18c4ebd4be27643e6f848472e778989"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa18c4ebd4be27643e6f848472e778989">&#9670;&nbsp;</a></span>Chip_UART_DeInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Chip_UART_DeInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>De-initializes the pUART peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected pUART peripheral </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8c_source.html#l00140">140</a> of file <a class="el" href="uart__18xx__43xx_8c_source.html">uart_18xx_43xx.c</a>.</p>

</div>
</div>
<a id="ga81a3df6028c4b08dba38e4f6330d41d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81a3df6028c4b08dba38e4f6330d41d7">&#9670;&nbsp;</a></span>Chip_UART_DisableDivisorAccess()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void Chip_UART_DisableDivisorAccess </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable access to Divisor Latches. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected UART peripheral </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00448">448</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga7a8e9260541ab5cacefcacbd94725d52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a8e9260541ab5cacefcacbd94725d52">&#9670;&nbsp;</a></span>Chip_UART_EnableDivisorAccess()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void Chip_UART_EnableDivisorAccess </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable access to Divisor Latches. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected UART peripheral </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00438">438</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga6d1d74a73290b145868a88e6b5635093"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d1d74a73290b145868a88e6b5635093">&#9670;&nbsp;</a></span>Chip_UART_GetABEOStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a> Chip_UART_GetABEOStatus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the Auto Baud status. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected UART peripheral </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>RESET if autobaud not completed, SET if autobaud completed </dd></dl>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8c_source.html#l00389">389</a> of file <a class="el" href="uart__18xx__43xx_8c_source.html">uart_18xx_43xx.c</a>.</p>

</div>
</div>
<a id="ga090e960cbbcc79be17bf52a52ec3595c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga090e960cbbcc79be17bf52a52ec3595c">&#9670;&nbsp;</a></span>Chip_UART_GetIntsEnabled()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> uint32_t Chip_UART_GetIntsEnabled </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns UART interrupts that are enabled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected UART peripheral </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns the enabled UART interrupts </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Use an OR'ed value of UART_IER_* definitions with this function to determine which interrupts are enabled. You can check for multiple enabled bits if needed. </dd></dl>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00388">388</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga1c96142bb767ca604ad468977c5e546c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c96142bb767ca604ad468977c5e546c">&#9670;&nbsp;</a></span>Chip_UART_GetRS485Addr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> uint8_t Chip_UART_GetRS485Addr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read RS485 address match value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected UART peripheral </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Address match value for RS-485/EIA-485 mode </dd></dl>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00621">621</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga5394200f985c69d25fd0c7434588cf88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5394200f985c69d25fd0c7434588cf88">&#9670;&nbsp;</a></span>Chip_UART_GetRS485Delay()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> uint8_t Chip_UART_GetRS485Delay </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read RS485 direction control (RTS or DTR) delay value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected UART peripheral </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>direction control (RTS or DTR) delay value </dd></dl>
<dl class="section note"><dt>Note</dt><dd>This delay time is in periods of the baud clock. Any delay time from 0 to 255 bit times may be programmed. </dd></dl>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00646">646</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gaf024084be4068e407aab7c30e105f7af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf024084be4068e407aab7c30e105f7af">&#9670;&nbsp;</a></span>Chip_UART_Init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Chip_UART_Init </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initializes the pUART peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected pUART peripheral </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8c_source.html#l00096">96</a> of file <a class="el" href="uart__18xx__43xx_8c_source.html">uart_18xx_43xx.c</a>.</p>

</div>
</div>
<a id="gaf92136333a1b6efdfd40e96f97d4a24e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf92136333a1b6efdfd40e96f97d4a24e">&#9670;&nbsp;</a></span>Chip_UART_IntDisable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void Chip_UART_IntDisable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>intMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable UART interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected UART peripheral </td></tr>
    <tr><td class="paramname">intMask</td><td>: OR'ed Interrupts to disable in the Interrupt Enable Register (IER) </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Use an OR'ed value of UART_IER_* definitions with this function to disable specific UART interrupts. The Divisor Latch Access Bit (DLAB) in LCR must be cleared in order to access the IER register. This function doesn't alter the DLAB state </dd></dl>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00375">375</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga5a816f48dc294f330cc2cc7b32f9e88b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a816f48dc294f330cc2cc7b32f9e88b">&#9670;&nbsp;</a></span>Chip_UART_IntEnable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void Chip_UART_IntEnable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>intMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable UART interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected UART peripheral </td></tr>
    <tr><td class="paramname">intMask</td><td>: OR'ed Interrupts to enable in the Interrupt Enable Register (IER) </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Use an OR'ed value of UART_IER_* definitions with this function to enable specific UART interrupts. The Divisor Latch Access Bit (DLAB) in LCR must be cleared in order to access the IER register. This function doesn't alter the DLAB state </dd></dl>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00360">360</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga8ab537af48951658e60af145690b656e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ab537af48951658e60af145690b656e">&#9670;&nbsp;</a></span>Chip_UART_IRQRBHandler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Chip_UART_IRQRBHandler </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_r_i_n_g_b_u_f_f___t.html">RINGBUFF_T</a> *&#160;</td>
          <td class="paramname"><em>pRXRB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_r_i_n_g_b_u_f_f___t.html">RINGBUFF_T</a> *&#160;</td>
          <td class="paramname"><em>pTXRB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART receive/transmit interrupt handler for ring buffers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected UART peripheral </td></tr>
    <tr><td class="paramname">pRXRB</td><td>: Pointer to transmit ring buffer </td></tr>
    <tr><td class="paramname">pTXRB</td><td>: Pointer to receive ring buffer </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>This provides a basic implementation of the UART IRQ handler for support of a ring buffer implementation for transmit and receive. </dd></dl>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8c_source.html#l00307">307</a> of file <a class="el" href="uart__18xx__43xx_8c_source.html">uart_18xx_43xx.c</a>.</p>

</div>
</div>
<a id="ga06dd61ee7d8483847fea746978cb1c93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06dd61ee7d8483847fea746978cb1c93">&#9670;&nbsp;</a></span>Chip_UART_Read()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int Chip_UART_Read </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>numBytes</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read data through the UART peripheral (non-blocking) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected UART peripheral </td></tr>
    <tr><td class="paramname">data</td><td>: Pointer to bytes array to fill </td></tr>
    <tr><td class="paramname">numBytes</td><td>: Size of the passed data array </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The actual number of bytes read </dd></dl>
<dl class="section note"><dt>Note</dt><dd>This function reads data from the receive FIFO until either all the data has been read or the passed buffer is completely full. This function will not block. This function ignores errors. </dd></dl>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8c_source.html#l00194">194</a> of file <a class="el" href="uart__18xx__43xx_8c_source.html">uart_18xx_43xx.c</a>.</p>

</div>
</div>
<a id="ga2b256d39f2fde9f8b923a2f341f5fea3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b256d39f2fde9f8b923a2f341f5fea3">&#9670;&nbsp;</a></span>Chip_UART_ReadBlocking()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int Chip_UART_ReadBlocking </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>numBytes</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read data through the UART peripheral (blocking) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected UART peripheral </td></tr>
    <tr><td class="paramname">data</td><td>: Pointer to data array to fill </td></tr>
    <tr><td class="paramname">numBytes</td><td>: Size of the passed data array </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The size of the dat array </dd></dl>
<dl class="section note"><dt>Note</dt><dd>This function reads data from the receive FIFO until the passed buffer is completely full. The function will block until full. This function ignores errors. </dd></dl>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8c_source.html#l00211">211</a> of file <a class="el" href="uart__18xx__43xx_8c_source.html">uart_18xx_43xx.c</a>.</p>

</div>
</div>
<a id="ga8eec9067080637eea7ecfedac6586fe9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8eec9067080637eea7ecfedac6586fe9">&#9670;&nbsp;</a></span>Chip_UART_ReadByte()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> uint8_t Chip_UART_ReadByte </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read a single byte data from the UART peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected UART peripheral </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>A single byte of data read </dd></dl>
<dl class="section note"><dt>Note</dt><dd>This function reads a byte from the UART receive FIFO or receive hold register regard regardless of UART state. The FIFO status should be read first prior to using this function </dd></dl>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00345">345</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga6a69343d3d7025055dd2326a8fdd3c74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a69343d3d7025055dd2326a8fdd3c74">&#9670;&nbsp;</a></span>Chip_UART_ReadIntIDReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> uint32_t Chip_UART_ReadIntIDReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read the Interrupt Identification Register (IIR) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected UART peripheral </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Current pending interrupt status per the IIR register </dd></dl>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00398">398</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gaf15ab7a9529d102b91760ed5587b279a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf15ab7a9529d102b91760ed5587b279a">&#9670;&nbsp;</a></span>Chip_UART_ReadLineStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> uint32_t Chip_UART_ReadLineStatus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return Line Status register/status (LSR) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected UART peripheral </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Line Status register (status) </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Mask bits of the returned status value with UART_LSR_* definitions for specific statuses. </dd></dl>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00515">515</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gadef0e0d2ea30182cd99561efe9909707"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadef0e0d2ea30182cd99561efe9909707">&#9670;&nbsp;</a></span>Chip_UART_ReadModemControl()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> uint32_t Chip_UART_ReadModemControl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return modem control register/status. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected UART peripheral </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Modem control register (status) </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Mask bits of the returned status value with UART_MCR_* definitions for specific statuses. </dd></dl>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00477">477</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gacd3d5239dec0378e52602633c183e942"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd3d5239dec0378e52602633c183e942">&#9670;&nbsp;</a></span>Chip_UART_ReadModemStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> uint32_t Chip_UART_ReadModemStatus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return Modem Status register/status (MSR) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected UART peripheral </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Modem Status register (status) </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Mask bits of the returned status value with UART_MSR_* definitions for specific statuses. </dd></dl>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00527">527</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gab54219751466a0fa8d9e75f8689ac99d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab54219751466a0fa8d9e75f8689ac99d">&#9670;&nbsp;</a></span>Chip_UART_ReadRB()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int Chip_UART_ReadRB </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_r_i_n_g_b_u_f_f___t.html">RINGBUFF_T</a> *&#160;</td>
          <td class="paramname"><em>pRB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>bytes</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Copy data from a receive ring buffer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected UART peripheral </td></tr>
    <tr><td class="paramname">pRB</td><td>: Pointer to ring buffer structure to use </td></tr>
    <tr><td class="paramname">data</td><td>: Pointer to buffer to fill from ring buffer </td></tr>
    <tr><td class="paramname">bytes</td><td>: Size of the passed buffer in bytes </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The number of bytes placed into the ring buffer </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Will move the data from the RX ring buffer up to the the maximum passed buffer size. Returns 0 if there is no data in the ring buffer. </dd></dl>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8c_source.html#l00299">299</a> of file <a class="el" href="uart__18xx__43xx_8c_source.html">uart_18xx_43xx.c</a>.</p>

</div>
</div>
<a id="gafa7b67254c1f19bb0b085736049d9879"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa7b67254c1f19bb0b085736049d9879">&#9670;&nbsp;</a></span>Chip_UART_ReadScratch()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> uint8_t Chip_UART_ReadScratch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns current byte value in the scratchpad register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected UART peripheral </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Byte value read from scratchpad register </dd></dl>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00548">548</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gafdd19a312a2bed6ff1ccb47d5b68c248"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdd19a312a2bed6ff1ccb47d5b68c248">&#9670;&nbsp;</a></span>Chip_UART_RXIntHandlerRB()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Chip_UART_RXIntHandlerRB </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_r_i_n_g_b_u_f_f___t.html">RINGBUFF_T</a> *&#160;</td>
          <td class="paramname"><em>pRB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART receive-only interrupt handler for ring buffers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected UART peripheral </td></tr>
    <tr><td class="paramname">pRB</td><td>: Pointer to ring buffer structure to use </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>If ring buffer support is desired for the receive side of data transfer, the UART interrupt should call this function for a receive based interrupt status. </dd></dl>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8c_source.html#l00249">249</a> of file <a class="el" href="uart__18xx__43xx_8c_source.html">uart_18xx_43xx.c</a>.</p>

</div>
</div>
<a id="gacbd726b1450510892272857e43854c4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbd726b1450510892272857e43854c4c">&#9670;&nbsp;</a></span>Chip_UART_Send()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int Chip_UART_Send </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const void *&#160;</td>
          <td class="paramname"><em>data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>numBytes</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit a byte array through the UART peripheral (non-blocking) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected UART peripheral </td></tr>
    <tr><td class="paramname">data</td><td>: Pointer to bytes to transmit </td></tr>
    <tr><td class="paramname">numBytes</td><td>: Number of bytes to transmit </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The actual number of bytes placed into the FIFO </dd></dl>
<dl class="section note"><dt>Note</dt><dd>This function places data into the transmit FIFO until either all the data is in the FIFO or the FIFO is full. This function will not block in the FIFO is full. The actual number of bytes placed into the FIFO is returned. This function ignores errors. </dd></dl>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8c_source.html#l00150">150</a> of file <a class="el" href="uart__18xx__43xx_8c_source.html">uart_18xx_43xx.c</a>.</p>

</div>
</div>
<a id="gad2e45d820abdd0e1790ebd61938c100a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2e45d820abdd0e1790ebd61938c100a">&#9670;&nbsp;</a></span>Chip_UART_SendBlocking()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int Chip_UART_SendBlocking </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const void *&#160;</td>
          <td class="paramname"><em>data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>numBytes</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit a byte array through the UART peripheral (blocking) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected UART peripheral </td></tr>
    <tr><td class="paramname">data</td><td>: Pointer to data to transmit </td></tr>
    <tr><td class="paramname">numBytes</td><td>: Number of bytes to transmit </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The number of bytes transmitted </dd></dl>
<dl class="section note"><dt>Note</dt><dd>This function will send or place all bytes into the transmit FIFO. This function will block until the last bytes are in the FIFO. </dd></dl>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8c_source.html#l00178">178</a> of file <a class="el" href="uart__18xx__43xx_8c_source.html">uart_18xx_43xx.c</a>.</p>

</div>
</div>
<a id="gaa600b8621d1425b1b493238a68f38088"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa600b8621d1425b1b493238a68f38088">&#9670;&nbsp;</a></span>Chip_UART_SendByte()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void Chip_UART_SendByte </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit a single data byte through the UART peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected UART peripheral </td></tr>
    <tr><td class="paramname">data</td><td>: Byte to transmit </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>This function attempts to place a byte into the UART transmit FIFO or transmit hold register regard regardless of UART state </dd></dl>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00332">332</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga6ed43ed19b9d2a32ece3e50bc2f651a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ed43ed19b9d2a32ece3e50bc2f651a9">&#9670;&nbsp;</a></span>Chip_UART_SendRB()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Chip_UART_SendRB </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_r_i_n_g_b_u_f_f___t.html">RINGBUFF_T</a> *&#160;</td>
          <td class="paramname"><em>pRB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const void *&#160;</td>
          <td class="paramname"><em>data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>bytes</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Populate a transmit ring buffer and start UART transmit. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected UART peripheral </td></tr>
    <tr><td class="paramname">pRB</td><td>: Pointer to ring buffer structure to use </td></tr>
    <tr><td class="paramname">data</td><td>: Pointer to buffer to move to ring buffer </td></tr>
    <tr><td class="paramname">bytes</td><td>: Number of bytes to move </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The number of bytes placed into the ring buffer </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Will move the data into the TX ring buffer and start the transfer. If the number of bytes returned is less than the number of bytes to send, the ring buffer is considered full. </dd></dl>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8c_source.html#l00277">277</a> of file <a class="el" href="uart__18xx__43xx_8c_source.html">uart_18xx_43xx.c</a>.</p>

</div>
</div>
<a id="ga4ae4f3c36bdae1bf8a93c0420ee74b40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ae4f3c36bdae1bf8a93c0420ee74b40">&#9670;&nbsp;</a></span>Chip_UART_SetAutoBaudReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void Chip_UART_SetAutoBaudReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>acr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set autobaud register options. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected UART peripheral </td></tr>
    <tr><td class="paramname">acr</td><td>: Or'ed values to set for ACR register </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Use an Or'ed value of UART_ACR_* definitions with this call to set specific options. </dd></dl>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00561">561</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga19f24dcf53316cbfb204003f506d5be5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19f24dcf53316cbfb204003f506d5be5">&#9670;&nbsp;</a></span>Chip_UART_SetBaud()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Chip_UART_SetBaud </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baudrate</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets best dividers to get a target bit rate (without fractional divider) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected UART peripheral </td></tr>
    <tr><td class="paramname">baudrate</td><td>: Target baud rate (baud rate = bit rate) </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The actual baud rate, or 0 if no rate can be found </dd></dl>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8c_source.html#l00227">227</a> of file <a class="el" href="uart__18xx__43xx_8c_source.html">uart_18xx_43xx.c</a>.</p>

</div>
</div>
<a id="gaf8be13555496e013bb747c19134db9e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8be13555496e013bb747c19134db9e1">&#9670;&nbsp;</a></span>Chip_UART_SetBaudFDR()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Chip_UART_SetBaudFDR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baud</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets best dividers to get a target bit rate (with fractional divider) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected UART peripheral </td></tr>
    <tr><td class="paramname">baud</td><td>: Target baud rate (baud rate = bit rate) </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The actual baud rate, or 0 if no rate can be found </dd></dl>
<dl class="section note"><dt>Note</dt><dd>The maximum bit rate possible is (clk / 16), the next possible bit rate is (clk / 32), the next possible bit rate is (clk / 48), no rates in-between any of the above three maximum rates could be set using this API. Fractional dividers can only be used for rates lower than (clk / 48) where <em>clk</em> is the base clock of the UART. </dd></dl>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8c_source.html#l00327">327</a> of file <a class="el" href="uart__18xx__43xx_8c_source.html">uart_18xx_43xx.c</a>.</p>

</div>
</div>
<a id="ga267fa73ca52d35a7f60f849727c3d2b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga267fa73ca52d35a7f60f849727c3d2b6">&#9670;&nbsp;</a></span>Chip_UART_SetDivisorLatches()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void Chip_UART_SetDivisorLatches </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>dll</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>dlm</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set LSB and MSB divisor latch registers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected UART peripheral </td></tr>
    <tr><td class="paramname">dll</td><td>: Divisor Latch LSB value </td></tr>
    <tr><td class="paramname">dlm</td><td>: Divisor Latch MSB value </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>The Divisor Latch Access Bit (DLAB) in LCR must be set in order to access the USART Divisor Latches. This function doesn't alter the DLAB state. </dd></dl>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00463">463</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gad617968b795061ad0e4578aa79c4537d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad617968b795061ad0e4578aa79c4537d">&#9670;&nbsp;</a></span>Chip_UART_SetModemControl()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void Chip_UART_SetModemControl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mcr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set modem control register/status. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected UART peripheral </td></tr>
    <tr><td class="paramname">mcr</td><td>: Modem control register flags to set </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Use an Or'ed value of UART_MCR_* definitions with this call to set specific options. </dd></dl>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00490">490</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga72a3d146a8d6f8a8276080f91c3703e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72a3d146a8d6f8a8276080f91c3703e1">&#9670;&nbsp;</a></span>Chip_UART_SetRS485Addr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void Chip_UART_SetRS485Addr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>addr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set RS485 address match value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected UART peripheral </td></tr>
    <tr><td class="paramname">addr</td><td>: Address match value for RS-485/EIA-485 mode </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00611">611</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga4aa983b3f076828ee460a1c7146b3eac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4aa983b3f076828ee460a1c7146b3eac">&#9670;&nbsp;</a></span>Chip_UART_SetRS485Delay()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void Chip_UART_SetRS485Delay </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>dly</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set RS485 direction control (RTS or DTR) delay value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected UART peripheral </td></tr>
    <tr><td class="paramname">dly</td><td>: direction control (RTS or DTR) delay value </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>This delay time is in periods of the baud clock. Any delay time from 0 to 255 bit times may be programmed. </dd></dl>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00634">634</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga0bf41455dd390ae86f95f4bfe43a49a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0bf41455dd390ae86f95f4bfe43a49a2">&#9670;&nbsp;</a></span>Chip_UART_SetRS485Flags()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void Chip_UART_SetRS485Flags </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ctrl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set RS485 control register options. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected UART peripheral </td></tr>
    <tr><td class="paramname">ctrl</td><td>: Or'ed values to set for RS485 control register </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Use an Or'ed value of UART_RS485CTRL_* definitions with this call to set specific options. </dd></dl>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00587">587</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga67cb62756a430156bc754a57c72372bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67cb62756a430156bc754a57c72372bd">&#9670;&nbsp;</a></span>Chip_UART_SetScratch()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void Chip_UART_SetScratch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write a byte to the scratchpad register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected UART peripheral </td></tr>
    <tr><td class="paramname">data</td><td>: Byte value to write </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00538">538</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="gac1a9d00d4f324e319e1486138b097874"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1a9d00d4f324e319e1486138b097874">&#9670;&nbsp;</a></span>Chip_UART_SetupFIFOS()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void Chip_UART_SetupFIFOS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>fcr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Setup the UART FIFOs. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected UART peripheral </td></tr>
    <tr><td class="paramname">fcr</td><td>: FIFO control register setup OR'ed flags </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Use OR'ed value of UART_FCR_* definitions with this function to select specific options. For example, to enable the FIFOs with a RX trip level of 8 characters, use something like (UART_FCR_FIFO_EN | UART_FCR_TRG_LEV2) </dd></dl>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00413">413</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga801600ca2aa7ab55f799178867c12b96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga801600ca2aa7ab55f799178867c12b96">&#9670;&nbsp;</a></span>Chip_UART_TXDisable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void Chip_UART_TXDisable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable transmission on UART TxD pin. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected pUART peripheral </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00319">319</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga6220ec27deb21fff77fac8fe82890ad2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6220ec27deb21fff77fac8fe82890ad2">&#9670;&nbsp;</a></span>Chip_UART_TXEnable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void Chip_UART_TXEnable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable transmission on UART TxD pin. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected pUART peripheral </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8h_source.html#l00309">309</a> of file <a class="el" href="uart__18xx__43xx_8h_source.html">uart_18xx_43xx.h</a>.</p>

</div>
</div>
<a id="ga74df5e39960a1535118fcfe2fbe90d30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74df5e39960a1535118fcfe2fbe90d30">&#9670;&nbsp;</a></span>Chip_UART_TXIntHandlerRB()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Chip_UART_TXIntHandlerRB </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *&#160;</td>
          <td class="paramname"><em>pUART</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_r_i_n_g_b_u_f_f___t.html">RINGBUFF_T</a> *&#160;</td>
          <td class="paramname"><em>pRB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART transmit-only interrupt handler for ring buffers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pUART</td><td>: Pointer to selected UART peripheral </td></tr>
    <tr><td class="paramname">pRB</td><td>: Pointer to ring buffer structure to use </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>If ring buffer support is desired for the transmit side of data transfer, the UART interrupt should call this function for a transmit based interrupt status. </dd></dl>

<p class="definition">Definition at line <a class="el" href="uart__18xx__43xx_8c_source.html#l00259">259</a> of file <a class="el" href="uart__18xx__43xx_8c_source.html">uart_18xx_43xx.c</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
