# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
SHELL=/bin/bash
SESSION_MANAGER=local/synthara-Super-Server:@/tmp/.ICE-unix/3690,unix/synthara-Super-Server:/tmp/.ICE-unix/3690
COLORTERM=truecolor
XDG_CONFIG_DIRS=/etc/xdg
XDG_MENU_PREFIX=xfce-
CONDA_EXE=/opt/miniconda3/bin/conda
RDI_APPROOT=/tools/Xilinx/Vitis/2024.2
RDI_JAVA_PLATFORM=
LANGUAGE=en_US:en
MAKE_TERMOUT=/dev/pts/2
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
RDI_BINROOT=/tools/Xilinx/Vitis/2024.2/bin
XILINX_VIVADO=/tools/Xilinx/Vivado/2024.2
SSH_AUTH_SOCK=/tmp/ssh-XXXXXXEMSnIR/agent.3739
RDI_OPT_EXT=.o
RDI_INSTALLVER=2024.2
RDI_INSTALLROOT=/tools/Xilinx
RDI_PATCHROOT=
DESKTOP_SESSION=xfce
SSH_AGENT_PID=3740
XILINX_XRT=/opt/xilinx/xrt
XIL_NO_OVERRIDE=0
RDI_LIBDIR=/tools/Xilinx/Vitis/2024.2/lib/lnx64.o/Ubuntu/22:/tools/Xilinx/Vitis/2024.2/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2024.2/lib/lnx64.o
PWD=/home/synthara/VersalPrjs/LDRD/rtda_demo
XDG_SESSION_DESKTOP=xfce
LOGNAME=synthara
XDG_SESSION_TYPE=x11
CONDA_PREFIX=/opt/miniconda3
_RDI_DONT_SET_XILINX_AS_PATH=True
RDI_PREPEND_PATH=/tools/Xilinx/Vitis/2024.2/bin
XILINX_DSP=
MOTD_SHOWN=pam
HOME=/home/synthara
SYNTH_COMMON=/tools/Xilinx/Vitis/2024.2/scripts/rt/data
LANG=en_US.UTF-8
LS_COLORS=rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=00:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.zst=01;31:*.tzst=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.wim=01;31:*.swm=01;31:*.dwm=01;31:*.esd=01;31:*.jpg=01;35:*.jpeg=01;35:*.mjpg=01;35:*.mjpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.webp=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=00;36:*.au=00;36:*.flac=00;36:*.m4a=00;36:*.mid=00;36:*.midi=00;36:*.mka=00;36:*.mp3=00;36:*.mpc=00;36:*.ogg=00;36:*.ra=00;36:*.wav=00;36:*.oga=00;36:*.opus=00;36:*.spx=00;36:*.xspf=00;36:
XDG_CURRENT_DESKTOP=XFCE
VNCDESKTOP=synthara-Super-Server:91 (synthara)
VTE_VERSION=6800
XILINX_HLS=/tools/Xilinx/Vitis/2024.2
CONDA_PROMPT_MODIFIER=(base) 
HDI_PROCESSOR=x86_64
RDI_BUILD=yes
GNOME_TERMINAL_SCREEN=/org/gnome/Terminal/screen/09a51a90_2d21_433c_b328_2ec160f165da
XILINXD_LICENSE_FILE=/opt/xilinx_licenses/Xilinx.lic
RDI_PROG=/tools/Xilinx/Vitis/2024.2/bin/unwrapped/lnx64.o/v++
XCL_EMULATION_MODE=hw_emu
SSH_CONNECTION=10.4.15.24 53945 130.199.21.151 22
RDI_SESSION_INFO=/home/synthara/VersalPrjs/LDRD/rtda_demo:synthara-Super-Server_1754358562_997113
RT_TCL_PATH=/tools/Xilinx/Vitis/2024.2/scripts/rt/base_tcl/tcl
MFLAGS=
MOZ_DISABLE_RDD_SANDBOX=1
XILINX_SDK=/tools/Xilinx/Vitis/2024.2
RDI_SHARED_DATA=/tools/Xilinx/SharedData/2024.2/data
LESSCLOSE=/usr/bin/lesspipe %s %s
MAKEFLAGS=
XDG_SESSION_CLASS=user
PYTHONPATH=/tools/Xilinx/Vitis/2024.2/vfs/python:/opt/xilinx/xrt/python
TERM=xterm-256color
LESSOPEN=| /usr/bin/lesspipe %s
USER=synthara
MAKE_TERMERR=/dev/pts/2
XILINX_PLANAHEAD=/tools/Xilinx/Vitis/2024.2
GNOME_TERMINAL_SERVICE=:1.235
CONDA_SHLVL=1
RDI_BASEROOT=/tools/Xilinx/Vitis
RDI_TPS_ROOT=/tools/Xilinx/Vivado/2024.2/tps/lnx64
RDI_JAVA_VERSION=21.0.1_12
RDI_DATADIR=/tools/Xilinx/SharedData/2024.2/data:/tools/Xilinx/Vitis/2024.2/data
DISPLAY=:91.0
SHLVL=3
MOZ_ENABLE_WAYLAND=0
XILINX_VITIS_HLS_ENCAPSULATED=1
MAKELEVEL=1
XIL_CHECK_TCL_DEBUG=False
LIBGL_ALWAYS_SOFTWARE=1
XDG_SESSION_ID=5
CONDA_PYTHON_EXE=/opt/miniconda3/bin/python
LD_LIBRARY_PATH=/tools/Xilinx/Vitis/2024.2/lib/lnx64.o/Ubuntu/22:/tools/Xilinx/Vitis/2024.2/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2024.2/lib/lnx64.o:/tools/Xilinx/Vitis/2024.2/tps/lnx64/jre21.0.1_12/lib/:/tools/Xilinx/Vitis/2024.2/tps/lnx64/jre21.0.1_12/lib//server:/tools/Xilinx/Vitis/2024.2/lib/lnx64.o/Ubuntu/22:/tools/Xilinx/Vitis/2024.2/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2024.2/lib/lnx64.o:/opt/xilinx/xrt/lib
HDIPRELDPATH=/tools/Xilinx/Vitis/2024.2/lib/lnx64.o/Ubuntu/22:/tools/Xilinx/Vitis/2024.2/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2024.2/lib/lnx64.o:/opt/xilinx/xrt/lib
XDG_RUNTIME_DIR=/run/user/1000
TCMALLOC_LARGE_ALLOC_REPORT_THRESHOLD=4294967296
SSH_CLIENT=10.4.15.24 53945 22
CONDA_DEFAULT_ENV=base
TCL_LIBRARY=/tools/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6
LC_ALL=en_US.UTF-8
XDG_DATA_DIRS=/usr/local/share:/usr/share
PATH=/tools/Xilinx/Vivado/2024.2/tps/lnx64/binutils-2.26/bin:/tools/Xilinx/Vitis/2024.2/bin/../gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2024.2/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/tools/Xilinx/Vitis/2024.2/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/bin:/tools/Xilinx/Vivado/2024.2/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2024.2/bin:/tools/Xilinx/Vitis/2024.2/tps/lnx64/jre21.0.1_12/bin:/tools/Xilinx/Vitis_HLS/2024.2/bin:/tools/Xilinx/Model_Composer/2024.2/bin:/tools/Xilinx/Vitis/2024.2/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2024.2/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2024.2/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2024.2/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2024.2/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2024.2/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2024.2/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2024.2/aietools/bin:/tools/Xilinx/Vitis/2024.2/gnu/riscv/lin/riscv64-unknown-elf/bin:/tools/Xilinx/Vivado/2024.2/bin:/tools/Xilinx/DocNav:/tools/Xilinx/PDM/2024.2/bin:/opt/xilinx/xrt/bin:/opt/miniconda3/bin:/opt/miniconda3/condabin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin
RT_LIBPATH=/tools/Xilinx/Vitis/2024.2/scripts/rt/data
GDMSESSION=xfce
HDI_APPROOT=/tools/Xilinx/Vitis/2024.2
DBUS_SESSION_BUS_ADDRESS=unix:abstract=/tmp/dbus-ElAWfUpXE4,guid=df18d4d6560122fe19ab2d6d68878681
RDI_PLATFORM=lnx64
MYVIVADO=
SSH_TTY=/dev/pts/1
ISL_IOSTREAMS_RSA=/tools/Xilinx/Vitis/2024.2/tps/isl
XILINX_VITIS=/tools/Xilinx/Vitis/2024.2
OLDPWD=/tools/Xilinx/Vitis/2024.2/bin
_=/tools/Xilinx/Vitis/2024.2/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=44653
XILINX_CD_SESSION=e117054e-4f32-4608-bcbf-af54e81a1ee8


V++ command line:
------------------------------------------
/tools/Xilinx/Vitis/2024.2/bin/unwrapped/lnx64.o/v++ --package -t hw_emu --package.rootfs /home/synthara/versal_common/xilinx-versal-common-v2024.2/rootfs.ext4 --package.kernel_image /home/synthara/versal_common/xilinx-versal-common-v2024.2/Image --config ./pack.cfg --platform /tools/Xilinx/Vitis/2024.2/base_platforms/xilinx_vek280_base_202420_1/xilinx_vek280_base_202420_1.xpfm --package.out_dir package.hw_emu --package.defer_aie_run --package.sd_file host/system_host --package.sd_file post_boot.sh --package.sd_dir data aieml/libadf.a design_hw_emu.xsa -o package.hw_emu/system_hw_emu.xclbin 

FINAL PROGRAM OPTIONS
--config ./pack.cfg
--input_files aieml/libadf.a
--input_files design_hw_emu.xsa
--optimize 0
--output package.hw_emu/system_hw_emu.xclbin
--package
--package.defer_aie_run
--package.image_format ext4
--package.kernel_image /home/synthara/versal_common/xilinx-versal-common-v2024.2/Image
--package.out_dir package.hw_emu
--package.rootfs /home/synthara/versal_common/xilinx-versal-common-v2024.2/rootfs.ext4
--package.sd_dir data
--package.sd_file host/system_host
--package.sd_file post_boot.sh
--platform /tools/Xilinx/Vitis/2024.2/base_platforms/xilinx_vek280_base_202420_1/xilinx_vek280_base_202420_1.xpfm
--report_level 0
--save-temps
--target hw_emu

PARSED COMMAND LINE OPTIONS
--package 
-t hw_emu 
--package.rootfs /home/synthara/versal_common/xilinx-versal-common-v2024.2/rootfs.ext4 
--package.kernel_image /home/synthara/versal_common/xilinx-versal-common-v2024.2/Image 
--config ./pack.cfg 
--platform /tools/Xilinx/Vitis/2024.2/base_platforms/xilinx_vek280_base_202420_1/xilinx_vek280_base_202420_1.xpfm 
--package.out_dir package.hw_emu 
--package.defer_aie_run 
--package.sd_file host/system_host 
--package.sd_file post_boot.sh 
--package.sd_dir data 
aieml/libadf.a 
design_hw_emu.xsa 
-o package.hw_emu/system_hw_emu.xclbin 

PARSED CONFIG FILE (1) OPTIONS
file: ./pack.cfg
save-temps 1 
package.image_format ext4 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --vivado.prop "run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"


FINAL PLATFORM PATH
/tools/Xilinx/Vitis/2024.2/base_platforms/xilinx_vek280_base_202420_1/xilinx_vek280_base_202420_1.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 04 Aug 2025 21:49:27
------------------------------------------
V++ internal step: extracting link runtime data from input xsa
timestamp: 04 Aug 2025 21:49:27
V++ internal step status: success
------------------------------------------
V++ internal step: extracting behav.xse from input.xsa
timestamp: 04 Aug 2025 21:49:27
V++ internal step status: success
------------------------------------------
V++ internal step: extracting presynth.pdi from input.xsa
timestamp: 04 Aug 2025 21:49:27
V++ internal step status: success
------------------------------------------
V++ internal step: running xclbinutil to add section BITSTREAM:RAW:/home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/behav.xse, PDI:RAW:/home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/presynth.pdi to input xclbin '/home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/link.xclbin' and generate output xclbin '/home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/./.Xil/v++-997165-synthara-Super-Server/add.xclbin'
timestamp: 04 Aug 2025 21:49:27
cmd: /tools/Xilinx/Vitis/2024.2/bin/xclbinutil --add-section BITSTREAM:RAW:/home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/behav.xse --add-section PDI:RAW:/home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/presynth.pdi --input /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/link.xclbin -o /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/./.Xil/v++-997165-synthara-Super-Server/add.xclbin --quiet --force
V++ internal step status: success
------------------------------------------
V++ internal step: copying xclbin from /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/./.Xil/v++-997165-synthara-Super-Server/add.xclbin to /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/link.xclbin
timestamp: 04 Aug 2025 21:49:27
V++ internal step status: success
------------------------------------------
V++ internal step: removing temporary xclbin: /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/./.Xil/v++-997165-synthara-Super-Server/add.xclbin
timestamp: 04 Aug 2025 21:49:27
V++ internal step status: success
------------------------------------------
V++ internal step: running xclbinutil to extract system diagram from input xclbin
timestamp: 04 Aug 2025 21:49:27
cmd: /tools/Xilinx/Vitis/2024.2/bin/xclbinutil --input /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/link.xclbin --dump-section SYSTEM_METADATA:RAW:/home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/extractedSystemDiagram.json --quiet
V++ internal step status: success
------------------------------------------
V++ internal step: running xclbinutil to extract presynth.pdi from input xclbin for hw_emu target
timestamp: 04 Aug 2025 21:49:27
cmd: /tools/Xilinx/Vitis/2024.2/bin/xclbinutil --input /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/link.xclbin --dump-section PDI:RAW:/home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/presynth.pdi --quiet
V++ internal step status: success
------------------------------------------
V++ internal step: running xclbinutil to extract sim data from input xclbin for hw_emu target
timestamp: 04 Aug 2025 21:49:28
cmd: /tools/Xilinx/Vitis/2024.2/bin/xclbinutil --input /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/link.xclbin --dump-section BITSTREAM:RAW:/home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/behav.xse --quiet
V++ internal step status: success
------------------------------------------
V++ internal step: unzipping the extracted sim data from input xclbin
timestamp: 04 Aug 2025 21:49:28
V++ internal step status: success
------------------------------------------
V++ internal step: running ar to extract a object file cfg.o from /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml/libadf.a to /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/./.Xil/v++-997165-synthara-Super-Server/a0/cfg.o
timestamp: 04 Aug 2025 21:49:28
cmd: /tools/Xilinx/Vivado/2024.2/tps/lnx64/binutils-2.26/bin/ar x /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml/libadf.a cfg.o
V++ internal step status: success
------------------------------------------
V++ internal step: running objcopy to extract a section .aie.control.config.json from /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/./.Xil/v++-997165-synthara-Super-Server/a0/cfg.o to /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/./.Xil/v++-997165-synthara-Super-Server/a0/aie_control_config.json
timestamp: 04 Aug 2025 21:49:28
cmd: /tools/Xilinx/Vivado/2024.2/tps/lnx64/binutils-2.26/bin/objcopy -O binary --set-section-flags .aie.control.config.json=alloc -j .aie.control.config.json /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/./.Xil/v++-997165-synthara-Super-Server/a0/cfg.o /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/./.Xil/v++-997165-synthara-Super-Server/a0/aie_control_config.json -I plugin
V++ internal step status: success
------------------------------------------
V++ internal step: running objcopy to extract a section .aie.resources.bin from /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/./.Xil/v++-997165-synthara-Super-Server/a0/cfg.o to /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/./.Xil/v++-997165-synthara-Super-Server/a0/aie_resources.bin
timestamp: 04 Aug 2025 21:49:28
cmd: /tools/Xilinx/Vivado/2024.2/tps/lnx64/binutils-2.26/bin/objcopy -O binary --set-section-flags .aie.resources.bin=alloc -j .aie.resources.bin /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/./.Xil/v++-997165-synthara-Super-Server/a0/cfg.o /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/./.Xil/v++-997165-synthara-Super-Server/a0/aie_resources.bin -I plugin
V++ internal step status: success
------------------------------------------
V++ internal step: running objcopy to extract a section .aie.trace.config.json from /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/./.Xil/v++-997165-synthara-Super-Server/a0/cfg.o to /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/./.Xil/v++-997165-synthara-Super-Server/a0/aie_trace_config.json
timestamp: 04 Aug 2025 21:49:28
cmd: /tools/Xilinx/Vivado/2024.2/tps/lnx64/binutils-2.26/bin/objcopy -O binary --set-section-flags .aie.trace.config.json=alloc -j .aie.trace.config.json /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/./.Xil/v++-997165-synthara-Super-Server/a0/cfg.o /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/./.Xil/v++-997165-synthara-Super-Server/a0/aie_trace_config.json -I plugin
V++ internal step status: success
------------------------------------------
V++ internal step: running ar to extract a object file hw.o from /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml/libadf.a to /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/./.Xil/v++-997165-synthara-Super-Server/a0/hw.o
timestamp: 04 Aug 2025 21:49:28
cmd: /tools/Xilinx/Vivado/2024.2/tps/lnx64/binutils-2.26/bin/ar x /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml/libadf.a hw.o
V++ internal step status: success
------------------------------------------
V++ internal step: running objcopy to extract a section .aie.archive from /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/./.Xil/v++-997165-synthara-Super-Server/a0/hw.o to /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/./.Xil/v++-997165-synthara-Super-Server/a0/aie_archive.zip
timestamp: 04 Aug 2025 21:49:28
cmd: /tools/Xilinx/Vivado/2024.2/tps/lnx64/binutils-2.26/bin/objcopy -O binary --set-section-flags .aie.archive=alloc -j .aie.archive /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/./.Xil/v++-997165-synthara-Super-Server/a0/hw.o /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/./.Xil/v++-997165-synthara-Super-Server/a0/aie_archive.zip -I plugin
V++ internal step status: success
------------------------------------------
V++ internal step: generating a boot image
timestamp: 04 Aug 2025 21:49:28
V++ internal step status: success
------------------------------------------
V++ internal step: running xclbinutil to replace a section PDI:RAW: with a file /home/synthara/VersalPrjs/LDRD/rtda_demo/package.hw_emu/BOOT.BIN to output xclbin: /home/synthara/VersalPrjs/LDRD/rtda_demo/package.hw_emu/system_hw_emu.xclbin
timestamp: 04 Aug 2025 21:49:31
cmd: /tools/Xilinx/Vitis/2024.2/bin/xclbinutil --input /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/link.xclbin --replace-section PDI:RAW:/home/synthara/VersalPrjs/LDRD/rtda_demo/package.hw_emu/BOOT.BIN -o /home/synthara/VersalPrjs/LDRD/rtda_demo/package.hw_emu/system_hw_emu.xclbin --quiet --force
V++ internal step status: success
------------------------------------------
V++ internal step: running xclbinutil to replace a section AIE_METADATA:JSON: with a file /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/aie_control_config_mod.json to output xclbin: /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/./.Xil/v++-997165-synthara-Super-Server/upsert.xclbin
timestamp: 04 Aug 2025 21:49:31
cmd: /tools/Xilinx/Vitis/2024.2/bin/xclbinutil --input /home/synthara/VersalPrjs/LDRD/rtda_demo/package.hw_emu/system_hw_emu.xclbin --replace-section AIE_METADATA:JSON:/home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/aie_control_config_mod.json -o /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/./.Xil/v++-997165-synthara-Super-Server/upsert.xclbin --quiet --force
V++ internal step status: success
------------------------------------------
V++ internal step: copying xclbin from /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/./.Xil/v++-997165-synthara-Super-Server/upsert.xclbin to /home/synthara/VersalPrjs/LDRD/rtda_demo/package.hw_emu/system_hw_emu.xclbin
timestamp: 04 Aug 2025 21:49:31
V++ internal step status: success
------------------------------------------
V++ internal step: removing temporary xclbin: /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/./.Xil/v++-997165-synthara-Super-Server/upsert.xclbin
timestamp: 04 Aug 2025 21:49:31
V++ internal step status: success
------------------------------------------
V++ internal step: running xclbinutil to replace a section AIE_TRACE_METADATA:JSON: with a file /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/aie_trace_config.json to output xclbin: /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/./.Xil/v++-997165-synthara-Super-Server/upsert.xclbin
timestamp: 04 Aug 2025 21:49:31
cmd: /tools/Xilinx/Vitis/2024.2/bin/xclbinutil --input /home/synthara/VersalPrjs/LDRD/rtda_demo/package.hw_emu/system_hw_emu.xclbin --replace-section AIE_TRACE_METADATA:JSON:/home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/aie_trace_config.json -o /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/./.Xil/v++-997165-synthara-Super-Server/upsert.xclbin --quiet --force
V++ internal step status: fail
------------------------------------------
V++ internal step: running xclbinutil to add a section AIE_TRACE_METADATA:JSON: with a file /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/aie_trace_config.json to output xclbin: /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/./.Xil/v++-997165-synthara-Super-Server/upsert.xclbin
timestamp: 04 Aug 2025 21:49:31
cmd: /tools/Xilinx/Vitis/2024.2/bin/xclbinutil --input /home/synthara/VersalPrjs/LDRD/rtda_demo/package.hw_emu/system_hw_emu.xclbin --add-section AIE_TRACE_METADATA:JSON:/home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/aie_trace_config.json -o /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/./.Xil/v++-997165-synthara-Super-Server/upsert.xclbin --quiet --force
V++ internal step status: success
------------------------------------------
V++ internal step: copying xclbin from /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/./.Xil/v++-997165-synthara-Super-Server/upsert.xclbin to /home/synthara/VersalPrjs/LDRD/rtda_demo/package.hw_emu/system_hw_emu.xclbin
timestamp: 04 Aug 2025 21:49:31
V++ internal step status: success
------------------------------------------
V++ internal step: removing temporary xclbin: /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/./.Xil/v++-997165-synthara-Super-Server/upsert.xclbin
timestamp: 04 Aug 2025 21:49:32
V++ internal step status: success
------------------------------------------
V++ internal step: running xclbinutil to replace a section AIE_RESOURCES:RAW: with a file /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/./.Xil/v++-997165-synthara-Super-Server/a0/aie_resources.bin to output xclbin: /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/./.Xil/v++-997165-synthara-Super-Server/upsert.xclbin
timestamp: 04 Aug 2025 21:49:32
cmd: /tools/Xilinx/Vitis/2024.2/bin/xclbinutil --input /home/synthara/VersalPrjs/LDRD/rtda_demo/package.hw_emu/system_hw_emu.xclbin --replace-section AIE_RESOURCES:RAW:/home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/./.Xil/v++-997165-synthara-Super-Server/a0/aie_resources.bin -o /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/./.Xil/v++-997165-synthara-Super-Server/upsert.xclbin --quiet --force
V++ internal step status: fail
------------------------------------------
V++ internal step: running xclbinutil to add a section AIE_RESOURCES:RAW: with a file /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/./.Xil/v++-997165-synthara-Super-Server/a0/aie_resources.bin to output xclbin: /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/./.Xil/v++-997165-synthara-Super-Server/upsert.xclbin
timestamp: 04 Aug 2025 21:49:32
cmd: /tools/Xilinx/Vitis/2024.2/bin/xclbinutil --input /home/synthara/VersalPrjs/LDRD/rtda_demo/package.hw_emu/system_hw_emu.xclbin --add-section AIE_RESOURCES:RAW:/home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/./.Xil/v++-997165-synthara-Super-Server/a0/aie_resources.bin -o /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/./.Xil/v++-997165-synthara-Super-Server/upsert.xclbin --quiet --force
V++ internal step status: success
------------------------------------------
V++ internal step: copying xclbin from /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/./.Xil/v++-997165-synthara-Super-Server/upsert.xclbin to /home/synthara/VersalPrjs/LDRD/rtda_demo/package.hw_emu/system_hw_emu.xclbin
timestamp: 04 Aug 2025 21:49:32
V++ internal step status: success
------------------------------------------
V++ internal step: removing temporary xclbin: /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/./.Xil/v++-997165-synthara-Super-Server/upsert.xclbin
timestamp: 04 Aug 2025 21:49:32
V++ internal step status: success
------------------------------------------
V++ internal step: adding the repacked xclbin as sd file
timestamp: 04 Aug 2025 21:49:32
V++ internal step status: success
------------------------------------------
V++ internal step: generating other output files
timestamp: 04 Aug 2025 21:49:32
V++ internal step status: success
------------------------------------------
V++ internal step: running xclbinutil to replace a section SYSTEM_METADATA:RAW: with a file /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/packagedSystemDiagram.json to output xclbin: /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/./.Xil/v++-997165-synthara-Super-Server/upsert.xclbin
timestamp: 04 Aug 2025 21:49:58
cmd: /tools/Xilinx/Vitis/2024.2/bin/xclbinutil --input /home/synthara/VersalPrjs/LDRD/rtda_demo/package.hw_emu/system_hw_emu.xclbin --replace-section SYSTEM_METADATA:RAW:/home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/packagedSystemDiagram.json -o /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/./.Xil/v++-997165-synthara-Super-Server/upsert.xclbin --quiet --force
V++ internal step status: success
------------------------------------------
V++ internal step: copying xclbin from /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/./.Xil/v++-997165-synthara-Super-Server/upsert.xclbin to /home/synthara/VersalPrjs/LDRD/rtda_demo/package.hw_emu/system_hw_emu.xclbin
timestamp: 04 Aug 2025 21:49:58
V++ internal step status: success
------------------------------------------
V++ internal step: removing temporary xclbin: /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/package/./.Xil/v++-997165-synthara-Super-Server/upsert.xclbin
timestamp: 04 Aug 2025 21:49:58
V++ internal step status: success
