-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity event_queue_kernel_event_queue_kernel_Pipeline_VITIS_LOOP_330_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    current_V : IN STD_LOGIC_VECTOR (15 downto 0);
    time_r : IN STD_LOGIC_VECTOR (31 downto 0);
    trunc_ln2 : IN STD_LOGIC_VECTOR (1 downto 0);
    g_event_queue_buffer_next_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    g_event_queue_buffer_next_V_ce0 : OUT STD_LOGIC;
    g_event_queue_buffer_next_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    g_event_queue_buffer_event_recv_time_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    g_event_queue_buffer_event_recv_time_V_ce0 : OUT STD_LOGIC;
    g_event_queue_buffer_event_recv_time_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    g_event_queue_buffer_event_recv_time_V_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    g_event_queue_buffer_event_recv_time_V_ce1 : OUT STD_LOGIC;
    g_event_queue_buffer_event_recv_time_V_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    g_event_queue_buffer_is_issued_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    g_event_queue_buffer_is_issued_V_ce0 : OUT STD_LOGIC;
    g_event_queue_buffer_is_issued_V_we0 : OUT STD_LOGIC;
    g_event_queue_buffer_is_issued_V_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    g_event_queue_buffer_is_issued_V_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    g_event_queue_buffer_is_issued_V_ce1 : OUT STD_LOGIC;
    g_event_queue_buffer_is_issued_V_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
    g_event_queue_unissued_size_V_i : IN STD_LOGIC_VECTOR (15 downto 0);
    g_event_queue_unissued_size_V_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    g_event_queue_unissued_size_V_o_ap_vld : OUT STD_LOGIC;
    g_event_queue_lp_oldest_unissued_V_0_i : IN STD_LOGIC_VECTOR (15 downto 0);
    g_event_queue_lp_oldest_unissued_V_0_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    g_event_queue_lp_oldest_unissued_V_0_o_ap_vld : OUT STD_LOGIC;
    g_event_queue_lp_oldest_unissued_V_1_i : IN STD_LOGIC_VECTOR (15 downto 0);
    g_event_queue_lp_oldest_unissued_V_1_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    g_event_queue_lp_oldest_unissued_V_1_o_ap_vld : OUT STD_LOGIC;
    g_event_queue_lp_oldest_unissued_V_2_i : IN STD_LOGIC_VECTOR (15 downto 0);
    g_event_queue_lp_oldest_unissued_V_2_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    g_event_queue_lp_oldest_unissued_V_2_o_ap_vld : OUT STD_LOGIC;
    g_event_queue_lp_oldest_unissued_V_3_i : IN STD_LOGIC_VECTOR (15 downto 0);
    g_event_queue_lp_oldest_unissued_V_3_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    g_event_queue_lp_oldest_unissued_V_3_o_ap_vld : OUT STD_LOGIC );
end;


architecture behav of event_queue_kernel_event_queue_kernel_Pipeline_VITIS_LOOP_330_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv16_FFFF : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111111";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln1069_fu_144_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal trunc_ln2_read_reg_254 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal current_V_2_reg_264 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_V_2_reg_264_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal current_V_2_reg_264_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln587_fu_150_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_276 : STD_LOGIC_VECTOR (63 downto 0);
    signal g_event_queue_buffer_event_recv_time_V_load_reg_291 : STD_LOGIC_VECTOR (31 downto 0);
    signal g_event_queue_buffer_event_recv_time_V_load_reg_291_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1081_fu_156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1081_reg_296 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1081_reg_296_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal g_event_queue_buffer_is_issued_V_addr_reg_300 : STD_LOGIC_VECTOR (6 downto 0);
    signal g_event_queue_buffer_is_issued_V_load_reg_306 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1065_fu_211_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1065_reg_310 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln587_1_fu_217_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln886_fu_170_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1081_1_fu_222_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_allocacmp_g_event_queue_lp_oldest_unissued_V_0_load : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_g_event_queue_lp_oldest_unissued_V_1_load : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_g_event_queue_lp_oldest_unissued_V_2_load : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_g_event_queue_lp_oldest_unissued_V_3_load : STD_LOGIC_VECTOR (15 downto 0);
    signal current_V_1_fu_58 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_current_V_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal tmp_6_fu_198_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0 : BOOLEAN;
    signal ap_enable_operation_27 : BOOLEAN;
    signal ap_enable_state2_pp0_iter1_stage0 : BOOLEAN;
    signal ap_enable_operation_31 : BOOLEAN;
    signal ap_enable_state3_pp0_iter2_stage0 : BOOLEAN;
    signal ap_predicate_op33_store_state3 : BOOLEAN;
    signal ap_enable_operation_33 : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component event_queue_kernel_mux_42_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        din4 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component event_queue_kernel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mux_42_16_1_1_U1 : component event_queue_kernel_mux_42_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => ap_sig_allocacmp_g_event_queue_lp_oldest_unissued_V_0_load,
        din1 => ap_sig_allocacmp_g_event_queue_lp_oldest_unissued_V_1_load,
        din2 => ap_sig_allocacmp_g_event_queue_lp_oldest_unissued_V_2_load,
        din3 => ap_sig_allocacmp_g_event_queue_lp_oldest_unissued_V_3_load,
        din4 => trunc_ln2,
        dout => tmp_6_fu_198_p6);

    flow_control_loop_pipe_sequential_init_U : component event_queue_kernel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    current_V_1_fu_58_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    current_V_1_fu_58 <= current_V;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    current_V_1_fu_58 <= g_event_queue_buffer_next_V_q0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                current_V_2_reg_264 <= ap_sig_allocacmp_current_V_2;
                current_V_2_reg_264_pp0_iter1_reg <= current_V_2_reg_264;
                icmp_ln1081_reg_296 <= icmp_ln1081_fu_156_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                current_V_2_reg_264_pp0_iter2_reg <= current_V_2_reg_264_pp0_iter1_reg;
                g_event_queue_buffer_event_recv_time_V_load_reg_291_pp0_iter2_reg <= g_event_queue_buffer_event_recv_time_V_load_reg_291;
                icmp_ln1081_reg_296_pp0_iter2_reg <= icmp_ln1081_reg_296;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                g_event_queue_buffer_event_recv_time_V_load_reg_291 <= g_event_queue_buffer_event_recv_time_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1081_fu_156_p2 = ap_const_lv1_1))) then
                g_event_queue_buffer_is_issued_V_addr_reg_300 <= zext_ln587_reg_276(7 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln1081_reg_296 = ap_const_lv1_1))) then
                g_event_queue_buffer_is_issued_V_load_reg_306 <= g_event_queue_buffer_is_issued_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((g_event_queue_buffer_is_issued_V_q1 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1081_reg_296 = ap_const_lv1_1))) then
                icmp_ln1065_reg_310 <= icmp_ln1065_fu_211_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1069_fu_144_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    zext_ln587_reg_276(15 downto 0) <= zext_ln587_fu_150_p1(15 downto 0);
            end if;
        end if;
    end process;
    zext_ln587_reg_276(63 downto 16) <= "000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln886_fu_170_p2 <= std_logic_vector(unsigned(g_event_queue_unissued_size_V_i) + unsigned(ap_const_lv16_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln1069_fu_144_p2)
    begin
        if (((icmp_ln1069_fu_144_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_enable_operation_27_assign_proc : process(icmp_ln1081_fu_156_p2)
    begin
                ap_enable_operation_27 <= (icmp_ln1081_fu_156_p2 = ap_const_lv1_1);
    end process;


    ap_enable_operation_31_assign_proc : process(icmp_ln1081_reg_296)
    begin
                ap_enable_operation_31 <= (icmp_ln1081_reg_296 = ap_const_lv1_1);
    end process;


    ap_enable_operation_33_assign_proc : process(ap_predicate_op33_store_state3)
    begin
                ap_enable_operation_33 <= (ap_predicate_op33_store_state3 = ap_const_boolean_1);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_enable_state2_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_enable_state2_pp0_iter1_stage0 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state3_pp0_iter2_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2)
    begin
                ap_enable_state3_pp0_iter2_stage0 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_predicate_op33_store_state3_assign_proc : process(g_event_queue_buffer_is_issued_V_q1, icmp_ln1081_reg_296)
    begin
                ap_predicate_op33_store_state3 <= ((g_event_queue_buffer_is_issued_V_q1 = ap_const_lv1_1) and (icmp_ln1081_reg_296 = ap_const_lv1_1));
    end process;


    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_current_V_2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, current_V, g_event_queue_buffer_next_V_q0, ap_block_pp0_stage0, current_V_1_fu_58, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
            if ((ap_loop_init = ap_const_logic_1)) then 
                ap_sig_allocacmp_current_V_2 <= current_V;
            elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                ap_sig_allocacmp_current_V_2 <= g_event_queue_buffer_next_V_q0;
            else 
                ap_sig_allocacmp_current_V_2 <= current_V_1_fu_58;
            end if;
        else 
            ap_sig_allocacmp_current_V_2 <= current_V_1_fu_58;
        end if; 
    end process;


    ap_sig_allocacmp_g_event_queue_lp_oldest_unissued_V_0_load_assign_proc : process(ap_enable_reg_pp0_iter3, g_event_queue_lp_oldest_unissued_V_0_i, trunc_ln2_read_reg_254, current_V_2_reg_264_pp0_iter2_reg, icmp_ln1081_reg_296_pp0_iter2_reg, g_event_queue_buffer_is_issued_V_load_reg_306, icmp_ln1065_reg_310, ap_block_pp0_stage0, icmp_ln1081_1_fu_222_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((trunc_ln2_read_reg_254 = ap_const_lv2_0) and (icmp_ln1065_reg_310 = ap_const_lv1_1) and (g_event_queue_buffer_is_issued_V_load_reg_306 = ap_const_lv1_1) and (icmp_ln1081_reg_296_pp0_iter2_reg = ap_const_lv1_1)) or ((trunc_ln2_read_reg_254 = ap_const_lv2_0) and (icmp_ln1081_1_fu_222_p2 = ap_const_lv1_1) and (g_event_queue_buffer_is_issued_V_load_reg_306 = ap_const_lv1_1) and (icmp_ln1081_reg_296_pp0_iter2_reg = ap_const_lv1_1))))) then 
            ap_sig_allocacmp_g_event_queue_lp_oldest_unissued_V_0_load <= current_V_2_reg_264_pp0_iter2_reg;
        else 
            ap_sig_allocacmp_g_event_queue_lp_oldest_unissued_V_0_load <= g_event_queue_lp_oldest_unissued_V_0_i;
        end if; 
    end process;


    ap_sig_allocacmp_g_event_queue_lp_oldest_unissued_V_1_load_assign_proc : process(ap_enable_reg_pp0_iter3, g_event_queue_lp_oldest_unissued_V_1_i, trunc_ln2_read_reg_254, current_V_2_reg_264_pp0_iter2_reg, icmp_ln1081_reg_296_pp0_iter2_reg, g_event_queue_buffer_is_issued_V_load_reg_306, icmp_ln1065_reg_310, ap_block_pp0_stage0, icmp_ln1081_1_fu_222_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((trunc_ln2_read_reg_254 = ap_const_lv2_1) and (icmp_ln1065_reg_310 = ap_const_lv1_1) and (g_event_queue_buffer_is_issued_V_load_reg_306 = ap_const_lv1_1) and (icmp_ln1081_reg_296_pp0_iter2_reg = ap_const_lv1_1)) or ((trunc_ln2_read_reg_254 = ap_const_lv2_1) and (icmp_ln1081_1_fu_222_p2 = ap_const_lv1_1) and (g_event_queue_buffer_is_issued_V_load_reg_306 = ap_const_lv1_1) and (icmp_ln1081_reg_296_pp0_iter2_reg = ap_const_lv1_1))))) then 
            ap_sig_allocacmp_g_event_queue_lp_oldest_unissued_V_1_load <= current_V_2_reg_264_pp0_iter2_reg;
        else 
            ap_sig_allocacmp_g_event_queue_lp_oldest_unissued_V_1_load <= g_event_queue_lp_oldest_unissued_V_1_i;
        end if; 
    end process;


    ap_sig_allocacmp_g_event_queue_lp_oldest_unissued_V_2_load_assign_proc : process(ap_enable_reg_pp0_iter3, g_event_queue_lp_oldest_unissued_V_2_i, trunc_ln2_read_reg_254, current_V_2_reg_264_pp0_iter2_reg, icmp_ln1081_reg_296_pp0_iter2_reg, g_event_queue_buffer_is_issued_V_load_reg_306, icmp_ln1065_reg_310, ap_block_pp0_stage0, icmp_ln1081_1_fu_222_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((trunc_ln2_read_reg_254 = ap_const_lv2_2) and (icmp_ln1065_reg_310 = ap_const_lv1_1) and (g_event_queue_buffer_is_issued_V_load_reg_306 = ap_const_lv1_1) and (icmp_ln1081_reg_296_pp0_iter2_reg = ap_const_lv1_1)) or ((trunc_ln2_read_reg_254 = ap_const_lv2_2) and (icmp_ln1081_1_fu_222_p2 = ap_const_lv1_1) and (g_event_queue_buffer_is_issued_V_load_reg_306 = ap_const_lv1_1) and (icmp_ln1081_reg_296_pp0_iter2_reg = ap_const_lv1_1))))) then 
            ap_sig_allocacmp_g_event_queue_lp_oldest_unissued_V_2_load <= current_V_2_reg_264_pp0_iter2_reg;
        else 
            ap_sig_allocacmp_g_event_queue_lp_oldest_unissued_V_2_load <= g_event_queue_lp_oldest_unissued_V_2_i;
        end if; 
    end process;


    ap_sig_allocacmp_g_event_queue_lp_oldest_unissued_V_3_load_assign_proc : process(ap_enable_reg_pp0_iter3, g_event_queue_lp_oldest_unissued_V_3_i, trunc_ln2_read_reg_254, current_V_2_reg_264_pp0_iter2_reg, icmp_ln1081_reg_296_pp0_iter2_reg, g_event_queue_buffer_is_issued_V_load_reg_306, icmp_ln1065_reg_310, ap_block_pp0_stage0, icmp_ln1081_1_fu_222_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((trunc_ln2_read_reg_254 = ap_const_lv2_3) and (icmp_ln1065_reg_310 = ap_const_lv1_1) and (g_event_queue_buffer_is_issued_V_load_reg_306 = ap_const_lv1_1) and (icmp_ln1081_reg_296_pp0_iter2_reg = ap_const_lv1_1)) or ((trunc_ln2_read_reg_254 = ap_const_lv2_3) and (icmp_ln1081_1_fu_222_p2 = ap_const_lv1_1) and (g_event_queue_buffer_is_issued_V_load_reg_306 = ap_const_lv1_1) and (icmp_ln1081_reg_296_pp0_iter2_reg = ap_const_lv1_1))))) then 
            ap_sig_allocacmp_g_event_queue_lp_oldest_unissued_V_3_load <= current_V_2_reg_264_pp0_iter2_reg;
        else 
            ap_sig_allocacmp_g_event_queue_lp_oldest_unissued_V_3_load <= g_event_queue_lp_oldest_unissued_V_3_i;
        end if; 
    end process;

    g_event_queue_buffer_event_recv_time_V_address0 <= zext_ln587_1_fu_217_p1(7 - 1 downto 0);
    g_event_queue_buffer_event_recv_time_V_address1 <= zext_ln587_fu_150_p1(7 - 1 downto 0);

    g_event_queue_buffer_event_recv_time_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            g_event_queue_buffer_event_recv_time_V_ce0 <= ap_const_logic_1;
        else 
            g_event_queue_buffer_event_recv_time_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    g_event_queue_buffer_event_recv_time_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            g_event_queue_buffer_event_recv_time_V_ce1 <= ap_const_logic_1;
        else 
            g_event_queue_buffer_event_recv_time_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    g_event_queue_buffer_is_issued_V_address0 <= g_event_queue_buffer_is_issued_V_addr_reg_300;
    g_event_queue_buffer_is_issued_V_address1 <= zext_ln587_reg_276(7 - 1 downto 0);

    g_event_queue_buffer_is_issued_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            g_event_queue_buffer_is_issued_V_ce0 <= ap_const_logic_1;
        else 
            g_event_queue_buffer_is_issued_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    g_event_queue_buffer_is_issued_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            g_event_queue_buffer_is_issued_V_ce1 <= ap_const_logic_1;
        else 
            g_event_queue_buffer_is_issued_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    g_event_queue_buffer_is_issued_V_d0 <= ap_const_lv1_0;

    g_event_queue_buffer_is_issued_V_we0_assign_proc : process(ap_enable_reg_pp0_iter2, g_event_queue_buffer_is_issued_V_q1, ap_block_pp0_stage0_11001, icmp_ln1081_reg_296)
    begin
        if (((g_event_queue_buffer_is_issued_V_q1 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln1081_reg_296 = ap_const_lv1_1))) then 
            g_event_queue_buffer_is_issued_V_we0 <= ap_const_logic_1;
        else 
            g_event_queue_buffer_is_issued_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    g_event_queue_buffer_next_V_address0 <= zext_ln587_fu_150_p1(7 - 1 downto 0);

    g_event_queue_buffer_next_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            g_event_queue_buffer_next_V_ce0 <= ap_const_logic_1;
        else 
            g_event_queue_buffer_next_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    g_event_queue_lp_oldest_unissued_V_0_o_assign_proc : process(ap_enable_reg_pp0_iter3, g_event_queue_lp_oldest_unissued_V_0_i, trunc_ln2_read_reg_254, current_V_2_reg_264_pp0_iter2_reg, icmp_ln1081_reg_296_pp0_iter2_reg, g_event_queue_buffer_is_issued_V_load_reg_306, icmp_ln1065_reg_310, ap_block_pp0_stage0, icmp_ln1081_1_fu_222_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((trunc_ln2_read_reg_254 = ap_const_lv2_0) and (icmp_ln1065_reg_310 = ap_const_lv1_1) and (g_event_queue_buffer_is_issued_V_load_reg_306 = ap_const_lv1_1) and (icmp_ln1081_reg_296_pp0_iter2_reg = ap_const_lv1_1)) or ((trunc_ln2_read_reg_254 = ap_const_lv2_0) and (icmp_ln1081_1_fu_222_p2 = ap_const_lv1_1) and (g_event_queue_buffer_is_issued_V_load_reg_306 = ap_const_lv1_1) and (icmp_ln1081_reg_296_pp0_iter2_reg = ap_const_lv1_1))))) then 
            g_event_queue_lp_oldest_unissued_V_0_o <= current_V_2_reg_264_pp0_iter2_reg;
        else 
            g_event_queue_lp_oldest_unissued_V_0_o <= g_event_queue_lp_oldest_unissued_V_0_i;
        end if; 
    end process;


    g_event_queue_lp_oldest_unissued_V_0_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, trunc_ln2_read_reg_254, ap_block_pp0_stage0_11001, icmp_ln1081_reg_296_pp0_iter2_reg, g_event_queue_buffer_is_issued_V_load_reg_306, icmp_ln1065_reg_310, icmp_ln1081_1_fu_222_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((trunc_ln2_read_reg_254 = ap_const_lv2_0) and (icmp_ln1065_reg_310 = ap_const_lv1_1) and (g_event_queue_buffer_is_issued_V_load_reg_306 = ap_const_lv1_1) and (icmp_ln1081_reg_296_pp0_iter2_reg = ap_const_lv1_1)) or ((trunc_ln2_read_reg_254 = ap_const_lv2_0) and (icmp_ln1081_1_fu_222_p2 = ap_const_lv1_1) and (g_event_queue_buffer_is_issued_V_load_reg_306 = ap_const_lv1_1) and (icmp_ln1081_reg_296_pp0_iter2_reg = ap_const_lv1_1))))) then 
            g_event_queue_lp_oldest_unissued_V_0_o_ap_vld <= ap_const_logic_1;
        else 
            g_event_queue_lp_oldest_unissued_V_0_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    g_event_queue_lp_oldest_unissued_V_1_o_assign_proc : process(ap_enable_reg_pp0_iter3, g_event_queue_lp_oldest_unissued_V_1_i, trunc_ln2_read_reg_254, current_V_2_reg_264_pp0_iter2_reg, icmp_ln1081_reg_296_pp0_iter2_reg, g_event_queue_buffer_is_issued_V_load_reg_306, icmp_ln1065_reg_310, ap_block_pp0_stage0, icmp_ln1081_1_fu_222_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((trunc_ln2_read_reg_254 = ap_const_lv2_1) and (icmp_ln1065_reg_310 = ap_const_lv1_1) and (g_event_queue_buffer_is_issued_V_load_reg_306 = ap_const_lv1_1) and (icmp_ln1081_reg_296_pp0_iter2_reg = ap_const_lv1_1)) or ((trunc_ln2_read_reg_254 = ap_const_lv2_1) and (icmp_ln1081_1_fu_222_p2 = ap_const_lv1_1) and (g_event_queue_buffer_is_issued_V_load_reg_306 = ap_const_lv1_1) and (icmp_ln1081_reg_296_pp0_iter2_reg = ap_const_lv1_1))))) then 
            g_event_queue_lp_oldest_unissued_V_1_o <= current_V_2_reg_264_pp0_iter2_reg;
        else 
            g_event_queue_lp_oldest_unissued_V_1_o <= g_event_queue_lp_oldest_unissued_V_1_i;
        end if; 
    end process;


    g_event_queue_lp_oldest_unissued_V_1_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, trunc_ln2_read_reg_254, ap_block_pp0_stage0_11001, icmp_ln1081_reg_296_pp0_iter2_reg, g_event_queue_buffer_is_issued_V_load_reg_306, icmp_ln1065_reg_310, icmp_ln1081_1_fu_222_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((trunc_ln2_read_reg_254 = ap_const_lv2_1) and (icmp_ln1065_reg_310 = ap_const_lv1_1) and (g_event_queue_buffer_is_issued_V_load_reg_306 = ap_const_lv1_1) and (icmp_ln1081_reg_296_pp0_iter2_reg = ap_const_lv1_1)) or ((trunc_ln2_read_reg_254 = ap_const_lv2_1) and (icmp_ln1081_1_fu_222_p2 = ap_const_lv1_1) and (g_event_queue_buffer_is_issued_V_load_reg_306 = ap_const_lv1_1) and (icmp_ln1081_reg_296_pp0_iter2_reg = ap_const_lv1_1))))) then 
            g_event_queue_lp_oldest_unissued_V_1_o_ap_vld <= ap_const_logic_1;
        else 
            g_event_queue_lp_oldest_unissued_V_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    g_event_queue_lp_oldest_unissued_V_2_o_assign_proc : process(ap_enable_reg_pp0_iter3, g_event_queue_lp_oldest_unissued_V_2_i, trunc_ln2_read_reg_254, current_V_2_reg_264_pp0_iter2_reg, icmp_ln1081_reg_296_pp0_iter2_reg, g_event_queue_buffer_is_issued_V_load_reg_306, icmp_ln1065_reg_310, ap_block_pp0_stage0, icmp_ln1081_1_fu_222_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((trunc_ln2_read_reg_254 = ap_const_lv2_2) and (icmp_ln1065_reg_310 = ap_const_lv1_1) and (g_event_queue_buffer_is_issued_V_load_reg_306 = ap_const_lv1_1) and (icmp_ln1081_reg_296_pp0_iter2_reg = ap_const_lv1_1)) or ((trunc_ln2_read_reg_254 = ap_const_lv2_2) and (icmp_ln1081_1_fu_222_p2 = ap_const_lv1_1) and (g_event_queue_buffer_is_issued_V_load_reg_306 = ap_const_lv1_1) and (icmp_ln1081_reg_296_pp0_iter2_reg = ap_const_lv1_1))))) then 
            g_event_queue_lp_oldest_unissued_V_2_o <= current_V_2_reg_264_pp0_iter2_reg;
        else 
            g_event_queue_lp_oldest_unissued_V_2_o <= g_event_queue_lp_oldest_unissued_V_2_i;
        end if; 
    end process;


    g_event_queue_lp_oldest_unissued_V_2_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, trunc_ln2_read_reg_254, ap_block_pp0_stage0_11001, icmp_ln1081_reg_296_pp0_iter2_reg, g_event_queue_buffer_is_issued_V_load_reg_306, icmp_ln1065_reg_310, icmp_ln1081_1_fu_222_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((trunc_ln2_read_reg_254 = ap_const_lv2_2) and (icmp_ln1065_reg_310 = ap_const_lv1_1) and (g_event_queue_buffer_is_issued_V_load_reg_306 = ap_const_lv1_1) and (icmp_ln1081_reg_296_pp0_iter2_reg = ap_const_lv1_1)) or ((trunc_ln2_read_reg_254 = ap_const_lv2_2) and (icmp_ln1081_1_fu_222_p2 = ap_const_lv1_1) and (g_event_queue_buffer_is_issued_V_load_reg_306 = ap_const_lv1_1) and (icmp_ln1081_reg_296_pp0_iter2_reg = ap_const_lv1_1))))) then 
            g_event_queue_lp_oldest_unissued_V_2_o_ap_vld <= ap_const_logic_1;
        else 
            g_event_queue_lp_oldest_unissued_V_2_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    g_event_queue_lp_oldest_unissued_V_3_o_assign_proc : process(ap_enable_reg_pp0_iter3, g_event_queue_lp_oldest_unissued_V_3_i, trunc_ln2_read_reg_254, current_V_2_reg_264_pp0_iter2_reg, icmp_ln1081_reg_296_pp0_iter2_reg, g_event_queue_buffer_is_issued_V_load_reg_306, icmp_ln1065_reg_310, ap_block_pp0_stage0, icmp_ln1081_1_fu_222_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((trunc_ln2_read_reg_254 = ap_const_lv2_3) and (icmp_ln1065_reg_310 = ap_const_lv1_1) and (g_event_queue_buffer_is_issued_V_load_reg_306 = ap_const_lv1_1) and (icmp_ln1081_reg_296_pp0_iter2_reg = ap_const_lv1_1)) or ((trunc_ln2_read_reg_254 = ap_const_lv2_3) and (icmp_ln1081_1_fu_222_p2 = ap_const_lv1_1) and (g_event_queue_buffer_is_issued_V_load_reg_306 = ap_const_lv1_1) and (icmp_ln1081_reg_296_pp0_iter2_reg = ap_const_lv1_1))))) then 
            g_event_queue_lp_oldest_unissued_V_3_o <= current_V_2_reg_264_pp0_iter2_reg;
        else 
            g_event_queue_lp_oldest_unissued_V_3_o <= g_event_queue_lp_oldest_unissued_V_3_i;
        end if; 
    end process;


    g_event_queue_lp_oldest_unissued_V_3_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, trunc_ln2_read_reg_254, ap_block_pp0_stage0_11001, icmp_ln1081_reg_296_pp0_iter2_reg, g_event_queue_buffer_is_issued_V_load_reg_306, icmp_ln1065_reg_310, icmp_ln1081_1_fu_222_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((trunc_ln2_read_reg_254 = ap_const_lv2_3) and (icmp_ln1065_reg_310 = ap_const_lv1_1) and (g_event_queue_buffer_is_issued_V_load_reg_306 = ap_const_lv1_1) and (icmp_ln1081_reg_296_pp0_iter2_reg = ap_const_lv1_1)) or ((trunc_ln2_read_reg_254 = ap_const_lv2_3) and (icmp_ln1081_1_fu_222_p2 = ap_const_lv1_1) and (g_event_queue_buffer_is_issued_V_load_reg_306 = ap_const_lv1_1) and (icmp_ln1081_reg_296_pp0_iter2_reg = ap_const_lv1_1))))) then 
            g_event_queue_lp_oldest_unissued_V_3_o_ap_vld <= ap_const_logic_1;
        else 
            g_event_queue_lp_oldest_unissued_V_3_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    g_event_queue_unissued_size_V_o_assign_proc : process(ap_enable_reg_pp0_iter2, g_event_queue_buffer_is_issued_V_q1, g_event_queue_unissued_size_V_i, icmp_ln1081_reg_296, ap_block_pp0_stage0, add_ln886_fu_170_p2)
    begin
        if (((g_event_queue_buffer_is_issued_V_q1 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln1081_reg_296 = ap_const_lv1_1))) then 
            g_event_queue_unissued_size_V_o <= add_ln886_fu_170_p2;
        else 
            g_event_queue_unissued_size_V_o <= g_event_queue_unissued_size_V_i;
        end if; 
    end process;


    g_event_queue_unissued_size_V_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, g_event_queue_buffer_is_issued_V_q1, ap_block_pp0_stage0_11001, icmp_ln1081_reg_296)
    begin
        if (((g_event_queue_buffer_is_issued_V_q1 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln1081_reg_296 = ap_const_lv1_1))) then 
            g_event_queue_unissued_size_V_o_ap_vld <= ap_const_logic_1;
        else 
            g_event_queue_unissued_size_V_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln1065_fu_211_p2 <= "1" when (tmp_6_fu_198_p6 = ap_const_lv16_FFFF) else "0";
    icmp_ln1069_fu_144_p2 <= "1" when (ap_sig_allocacmp_current_V_2 = ap_const_lv16_FFFF) else "0";
    icmp_ln1081_1_fu_222_p2 <= "1" when (signed(g_event_queue_buffer_event_recv_time_V_q0) > signed(g_event_queue_buffer_event_recv_time_V_load_reg_291_pp0_iter2_reg)) else "0";
    icmp_ln1081_fu_156_p2 <= "1" when (signed(g_event_queue_buffer_event_recv_time_V_q1) > signed(time_r)) else "0";
    trunc_ln2_read_reg_254 <= trunc_ln2;
    zext_ln587_1_fu_217_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_fu_198_p6),64));
    zext_ln587_fu_150_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_current_V_2),64));
end behav;
