// Seed: 3120372133
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    input logic id_3,
    input logic id_4,
    output logic id_5,
    input id_6
);
  logic   id_7 = id_0;
  supply1 id_8;
  logic   id_9;
  logic   id_10;
  assign id_8[1'b0 : 1'b0] = (id_6);
  logic id_11, id_12;
  logic id_13 (
      1,
      id_7,
      1
  );
  assign id_8[1] = 1;
endmodule
