

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Tue Apr 11 15:44:32 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        assignment7
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.540|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    8|    8|    8|    8|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    6|    6|         4|          1|          1|     4|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	6  / (tmp_1)
	3  / (!tmp_1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i48* %y_V), !map !44"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i24]* %c_V), !map !48"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24 %x_V), !map !54"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind"   --->   Operation 10 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_V_read = call i24 @_ssdm_op_Read.ap_none.i24(i24 %x_V)" [firFixed.cpp:3]   --->   Operation 11 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i48* %y_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [firFixed.cpp:4]   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([4 x i24]* %c_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [firFixed.cpp:5]   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24 %x_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [firFixed.cpp:6]   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.76ns)   --->   "br label %0" [firFixed.cpp:13]   --->   Operation 15 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i48 [ 0, %codeRepl ], [ %acc_V, %_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i ]"   --->   Operation 16 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i = phi i3 [ 3, %codeRepl ], [ %i_1, %_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i ]"   --->   Operation 17 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %i, i32 2)" [firFixed.cpp:13]   --->   Operation 18 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %3, label %1" [firFixed.cpp:13]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.13ns)   --->   "%tmp_2 = icmp eq i3 %i, 0" [firFixed.cpp:16]   --->   Operation 21 'icmp' 'tmp_2' <Predicate = (!tmp_1)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %2, label %_ifconv" [firFixed.cpp:16]   --->   Operation 22 'br' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i3 %i to i2" [firFixed.cpp:20]   --->   Operation 23 'trunc' 'tmp_3' <Predicate = (!tmp_1 & !tmp_2)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "store i24 %x_V_read, i24* @shift_reg_V_0, align 16" [firFixed.cpp:18]   --->   Operation 24 'store' <Predicate = (!tmp_1 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_6 = zext i3 %i to i64" [firFixed.cpp:24]   --->   Operation 25 'zext' 'tmp_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%c_V_addr = getelementptr [4 x i24]* %c_V, i64 0, i64 %tmp_6" [firFixed.cpp:24]   --->   Operation 26 'getelementptr' 'c_V_addr' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (2.32ns)   --->   "%c_V_load = load i24* %c_V_addr, align 4" [firFixed.cpp:24]   --->   Operation 27 'load' 'c_V_load' <Predicate = (!tmp_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 28 [1/1] (1.65ns)   --->   "%i_1 = add i3 %i, -1" [firFixed.cpp:13]   --->   Operation 28 'add' 'i_1' <Predicate = (!tmp_1)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%shift_reg_V_2_load = load i24* @shift_reg_V_2, align 4" [firFixed.cpp:20]   --->   Operation 29 'load' 'shift_reg_V_2_load' <Predicate = (!tmp_1 & !tmp_2)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%shift_reg_V_0_load = load i24* @shift_reg_V_0, align 4" [firFixed.cpp:20]   --->   Operation 30 'load' 'shift_reg_V_0_load' <Predicate = (!tmp_1 & !tmp_2)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%shift_reg_V_1_load = load i24* @shift_reg_V_1, align 4" [firFixed.cpp:20]   --->   Operation 31 'load' 'shift_reg_V_1_load' <Predicate = (!tmp_1 & !tmp_2)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.95ns)   --->   "%sel_tmp = icmp eq i2 %tmp_3, 1" [firFixed.cpp:20]   --->   Operation 32 'icmp' 'sel_tmp' <Predicate = (!tmp_1 & !tmp_2)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node current_data_V)   --->   "%sel_tmp1 = select i1 %sel_tmp, i24 %shift_reg_V_0_load, i24 %shift_reg_V_2_load" [firFixed.cpp:20]   --->   Operation 33 'select' 'sel_tmp1' <Predicate = (!tmp_1 & !tmp_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.95ns)   --->   "%sel_tmp2 = icmp eq i2 %tmp_3, -2" [firFixed.cpp:20]   --->   Operation 34 'icmp' 'sel_tmp2' <Predicate = (!tmp_1 & !tmp_2)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.69ns) (out node of the LUT)   --->   "%current_data_V = select i1 %sel_tmp2, i24 %shift_reg_V_1_load, i24 %sel_tmp1" [firFixed.cpp:20]   --->   Operation 35 'select' 'current_data_V' <Predicate = (!tmp_1 & !tmp_2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (1.13ns)   --->   "switch i2 %tmp_3, label %branch3 [
    i2 1, label %branch1
    i2 -2, label %branch2
  ]" [firFixed.cpp:21]   --->   Operation 36 'switch' <Predicate = (!tmp_1 & !tmp_2)> <Delay = 1.13>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "store i24 %current_data_V, i24* @shift_reg_V_2, align 4" [firFixed.cpp:21]   --->   Operation 37 'store' <Predicate = (!tmp_2 & tmp_3 == 2)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "store i24 %current_data_V, i24* @shift_reg_V_1, align 4" [firFixed.cpp:21]   --->   Operation 38 'store' <Predicate = (!tmp_2 & tmp_3 == 1)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.76ns)   --->   "br label %_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i"   --->   Operation 39 'br' <Predicate = (!tmp_1 & !tmp_2)> <Delay = 1.76>
ST_3 : Operation 40 [1/1] (1.76ns)   --->   "br label %_ZN13ap_fixed_baseILi49ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i" [firFixed.cpp:19]   --->   Operation 40 'br' <Predicate = (!tmp_1 & tmp_2)> <Delay = 1.76>
ST_3 : Operation 41 [1/2] (2.32ns)   --->   "%c_V_load = load i24* %c_V_addr, align 4" [firFixed.cpp:24]   --->   Operation 41 'load' 'c_V_load' <Predicate = (!tmp_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>

State 4 <SV = 3> <Delay = 6.54>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%p_s = phi i24 [ %x_V_read, %2 ], [ %current_data_V, %branch3 ]"   --->   Operation 42 'phi' 'p_s' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%r_V = sext i24 %p_s to i48" [firFixed.cpp:24]   --->   Operation 43 'sext' 'r_V' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_8 = sext i24 %c_V_load to i48" [firFixed.cpp:24]   --->   Operation 44 'sext' 'tmp_8' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (6.54ns)   --->   "%r_V_2 = mul nsw i48 %tmp_8, %r_V" [firFixed.cpp:24]   --->   Operation 45 'mul' 'r_V_2' <Predicate = (!tmp_1)> <Delay = 6.54> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.10>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [firFixed.cpp:13]   --->   Operation 46 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [firFixed.cpp:14]   --->   Operation 47 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "br label %branch3" [firFixed.cpp:21]   --->   Operation 48 'br' <Predicate = (!tmp_2 & tmp_3 == 2)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "br label %branch3" [firFixed.cpp:21]   --->   Operation 49 'br' <Predicate = (!tmp_2 & tmp_3 == 1)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (3.10ns)   --->   "%acc_V = add i48 %p_Val2_s, %r_V_2" [firFixed.cpp:24]   --->   Operation 50 'add' 'acc_V' <Predicate = (!tmp_1)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp)" [firFixed.cpp:25]   --->   Operation 51 'specregionend' 'empty_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "br label %0" [firFixed.cpp:13]   --->   Operation 52 'br' <Predicate = (!tmp_1)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i48P(i48* %y_V, i48 %p_Val2_s)" [firFixed.cpp:26]   --->   Operation 53 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "ret void" [firFixed.cpp:27]   --->   Operation 54 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shift_reg_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_7         (specbitsmap      ) [ 0000000]
StgValue_8         (specbitsmap      ) [ 0000000]
StgValue_9         (specbitsmap      ) [ 0000000]
StgValue_10        (spectopmodule    ) [ 0000000]
x_V_read           (read             ) [ 0011110]
StgValue_12        (specinterface    ) [ 0000000]
StgValue_13        (specinterface    ) [ 0000000]
StgValue_14        (specinterface    ) [ 0000000]
StgValue_15        (br               ) [ 0111110]
p_Val2_s           (phi              ) [ 0011111]
i                  (phi              ) [ 0010000]
tmp_1              (bitselect        ) [ 0011110]
empty              (speclooptripcount) [ 0000000]
StgValue_20        (br               ) [ 0000000]
tmp_2              (icmp             ) [ 0011110]
StgValue_22        (br               ) [ 0000000]
tmp_3              (trunc            ) [ 0011110]
StgValue_24        (store            ) [ 0000000]
tmp_6              (zext             ) [ 0000000]
c_V_addr           (getelementptr    ) [ 0011000]
i_1                (add              ) [ 0111110]
shift_reg_V_2_load (load             ) [ 0000000]
shift_reg_V_0_load (load             ) [ 0000000]
shift_reg_V_1_load (load             ) [ 0000000]
sel_tmp            (icmp             ) [ 0000000]
sel_tmp1           (select           ) [ 0000000]
sel_tmp2           (icmp             ) [ 0000000]
current_data_V     (select           ) [ 0011110]
StgValue_36        (switch           ) [ 0000000]
StgValue_37        (store            ) [ 0000000]
StgValue_38        (store            ) [ 0000000]
StgValue_39        (br               ) [ 0011110]
StgValue_40        (br               ) [ 0011110]
c_V_load           (load             ) [ 0010100]
p_s                (phi              ) [ 0010100]
r_V                (sext             ) [ 0000000]
tmp_8              (sext             ) [ 0000000]
r_V_2              (mul              ) [ 0010010]
tmp                (specregionbegin  ) [ 0000000]
StgValue_47        (specpipeline     ) [ 0000000]
StgValue_48        (br               ) [ 0000000]
StgValue_49        (br               ) [ 0000000]
acc_V              (add              ) [ 0111110]
empty_2            (specregionend    ) [ 0000000]
StgValue_52        (br               ) [ 0111110]
StgValue_53        (write            ) [ 0000000]
StgValue_54        (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="c_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="shift_reg_V_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="shift_reg_V_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="shift_reg_V_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i24"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i48P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="x_V_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="24" slack="0"/>
<pin id="66" dir="0" index="1" bw="24" slack="0"/>
<pin id="67" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="StgValue_53_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="48" slack="0"/>
<pin id="73" dir="0" index="2" bw="48" slack="1"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_53/6 "/>
</bind>
</comp>

<comp id="77" class="1004" name="c_V_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="24" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="3" slack="0"/>
<pin id="81" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_V_addr/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="2" slack="0"/>
<pin id="86" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_V_load/2 "/>
</bind>
</comp>

<comp id="90" class="1005" name="p_Val2_s_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="48" slack="1"/>
<pin id="92" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="95" class="1004" name="p_Val2_s_phi_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="1"/>
<pin id="97" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="48" slack="1"/>
<pin id="99" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="4" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="103" class="1005" name="i_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="3" slack="1"/>
<pin id="105" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="i_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="3" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="3" slack="0"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="114" class="1005" name="p_s_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="116" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_s (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="p_s_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="24" slack="3"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="24" slack="1"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_s/4 "/>
</bind>
</comp>

<comp id="123" class="1004" name="tmp_1_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="3" slack="0"/>
<pin id="126" dir="0" index="2" bw="3" slack="0"/>
<pin id="127" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="tmp_2_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="3" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="tmp_3_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="3" slack="0"/>
<pin id="139" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="StgValue_24_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="24" slack="1"/>
<pin id="143" dir="0" index="1" bw="24" slack="0"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_24/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_6_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="3" slack="0"/>
<pin id="148" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="i_1_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="3" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="shift_reg_V_2_load_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="24" slack="0"/>
<pin id="159" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_2_load/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="shift_reg_V_0_load_load_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="24" slack="0"/>
<pin id="163" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_0_load/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="shift_reg_V_1_load_load_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="24" slack="0"/>
<pin id="167" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_1_load/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="sel_tmp_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="2" slack="1"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="sel_tmp1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="24" slack="0"/>
<pin id="177" dir="0" index="2" bw="24" slack="0"/>
<pin id="178" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp1/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="sel_tmp2_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="2" slack="1"/>
<pin id="184" dir="0" index="1" bw="2" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp2/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="current_data_V_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="24" slack="0"/>
<pin id="190" dir="0" index="2" bw="24" slack="0"/>
<pin id="191" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="current_data_V/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="StgValue_37_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="24" slack="0"/>
<pin id="197" dir="0" index="1" bw="24" slack="0"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_37/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="StgValue_38_store_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="24" slack="0"/>
<pin id="203" dir="0" index="1" bw="24" slack="0"/>
<pin id="204" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_38/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="r_V_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="24" slack="0"/>
<pin id="209" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_8_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="24" slack="1"/>
<pin id="213" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="r_V_2_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="24" slack="0"/>
<pin id="216" dir="0" index="1" bw="24" slack="0"/>
<pin id="217" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_2/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="acc_V_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="48" slack="3"/>
<pin id="222" dir="0" index="1" bw="48" slack="1"/>
<pin id="223" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_V/5 "/>
</bind>
</comp>

<comp id="225" class="1005" name="x_V_read_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="24" slack="1"/>
<pin id="227" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="x_V_read "/>
</bind>
</comp>

<comp id="231" class="1005" name="tmp_1_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="1"/>
<pin id="233" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="235" class="1005" name="tmp_2_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="1"/>
<pin id="237" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="239" class="1005" name="tmp_3_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="2" slack="1"/>
<pin id="241" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="245" class="1005" name="c_V_addr_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="2" slack="1"/>
<pin id="247" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c_V_addr "/>
</bind>
</comp>

<comp id="250" class="1005" name="i_1_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="3" slack="0"/>
<pin id="252" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="255" class="1005" name="current_data_V_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="24" slack="1"/>
<pin id="257" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="current_data_V "/>
</bind>
</comp>

<comp id="260" class="1005" name="c_V_load_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="24" slack="1"/>
<pin id="262" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="c_V_load "/>
</bind>
</comp>

<comp id="265" class="1005" name="r_V_2_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="48" slack="1"/>
<pin id="267" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="r_V_2 "/>
</bind>
</comp>

<comp id="270" class="1005" name="acc_V_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="48" slack="1"/>
<pin id="272" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="acc_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="18" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="62" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="42" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="77" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="93"><net_src comp="28" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="94"><net_src comp="90" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="101"><net_src comp="90" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="102"><net_src comp="95" pin="4"/><net_sink comp="90" pin=0"/></net>

<net id="106"><net_src comp="30" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="128"><net_src comp="32" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="107" pin="4"/><net_sink comp="123" pin=1"/></net>

<net id="130"><net_src comp="34" pin="0"/><net_sink comp="123" pin=2"/></net>

<net id="135"><net_src comp="107" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="40" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="140"><net_src comp="107" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="149"><net_src comp="107" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="155"><net_src comp="107" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="44" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="160"><net_src comp="8" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="6" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="10" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="173"><net_src comp="46" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="169" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="161" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="157" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="186"><net_src comp="48" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="182" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="165" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="174" pin="3"/><net_sink comp="187" pin=2"/></net>

<net id="199"><net_src comp="187" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="8" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="187" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="10" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="210"><net_src comp="117" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="218"><net_src comp="211" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="207" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="90" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="64" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="230"><net_src comp="225" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="234"><net_src comp="123" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="131" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="137" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="244"><net_src comp="239" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="248"><net_src comp="77" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="253"><net_src comp="151" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="258"><net_src comp="187" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="263"><net_src comp="84" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="268"><net_src comp="214" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="273"><net_src comp="220" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="95" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_V | {6 }
	Port: shift_reg_V_0 | {2 }
	Port: shift_reg_V_2 | {3 }
	Port: shift_reg_V_1 | {3 }
 - Input state : 
	Port: fir : c_V | {2 3 }
	Port: fir : x_V | {1 }
	Port: fir : shift_reg_V_0 | {3 }
	Port: fir : shift_reg_V_2 | {3 }
	Port: fir : shift_reg_V_1 | {3 }
  - Chain level:
	State 1
	State 2
		tmp_1 : 1
		StgValue_20 : 2
		tmp_2 : 1
		StgValue_22 : 2
		tmp_3 : 1
		tmp_6 : 1
		c_V_addr : 2
		c_V_load : 3
		i_1 : 1
	State 3
		sel_tmp1 : 1
		current_data_V : 2
		StgValue_37 : 3
		StgValue_38 : 3
	State 4
		r_V : 1
		r_V_2 : 2
	State 5
		empty_2 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|    add   |        i_1_fu_151       |    0    |    0    |    12   |
|          |       acc_V_fu_220      |    0    |    0    |    55   |
|----------|-------------------------|---------|---------|---------|
|  select  |     sel_tmp1_fu_174     |    0    |    0    |    24   |
|          |  current_data_V_fu_187  |    0    |    0    |    24   |
|----------|-------------------------|---------|---------|---------|
|    mul   |       r_V_2_fu_214      |    2    |    0    |    40   |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_2_fu_131      |    0    |    0    |    9    |
|   icmp   |      sel_tmp_fu_169     |    0    |    0    |    8    |
|          |     sel_tmp2_fu_182     |    0    |    0    |    8    |
|----------|-------------------------|---------|---------|---------|
|   read   |   x_V_read_read_fu_64   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | StgValue_53_write_fu_70 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
| bitselect|       tmp_1_fu_123      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |       tmp_3_fu_137      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   zext   |       tmp_6_fu_146      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   sext   |        r_V_fu_207       |    0    |    0    |    0    |
|          |       tmp_8_fu_211      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    2    |    0    |   180   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|     acc_V_reg_270    |   48   |
|   c_V_addr_reg_245   |    2   |
|   c_V_load_reg_260   |   24   |
|current_data_V_reg_255|   24   |
|      i_1_reg_250     |    3   |
|       i_reg_103      |    3   |
|    p_Val2_s_reg_90   |   48   |
|      p_s_reg_114     |   24   |
|     r_V_2_reg_265    |   48   |
|     tmp_1_reg_231    |    1   |
|     tmp_2_reg_235    |    1   |
|     tmp_3_reg_239    |    2   |
|   x_V_read_reg_225   |   24   |
+----------------------+--------+
|         Total        |   252  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_84 |  p0  |   2  |   2  |    4   ||    9    |
|  p_Val2_s_reg_90 |  p0  |   2  |  48  |   96   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   100  ||  3.538  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   180  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   252  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    3   |   252  |   198  |
+-----------+--------+--------+--------+--------+
