
ADC_DMA_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005a44  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e8  08005bd4  08005bd4  00015bd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000024  08005cbc  08005cbc  00015cbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM          000000d0  08005ce0  08005ce0  00015ce0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .init_array   00000004  08005db0  08005db0  00015db0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .fini_array   00000004  08005db4  08005db4  00015db4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .data         00000070  20000000  08005db8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
  9 .bss          0000013c  20000070  20000070  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001ac  200001ac  00020070  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001405b  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002799  00000000  00000000  000340fb  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000009f0  00000000  00000000  00036898  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000008c8  00000000  00000000  00037288  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00005d92  00000000  00000000  00037b50  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    0000313e  00000000  00000000  0003d8e2  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  00040a20  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00002e08  00000000  00000000  00040a9c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005bbc 	.word	0x08005bbc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08005bbc 	.word	0x08005bbc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <selfrel_offset31>:
 8000270:	6803      	ldr	r3, [r0, #0]
 8000272:	005a      	lsls	r2, r3, #1
 8000274:	bf4c      	ite	mi
 8000276:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800027a:	f023 4300 	bicpl.w	r3, r3, #2147483648	; 0x80000000
 800027e:	4418      	add	r0, r3
 8000280:	4770      	bx	lr
 8000282:	bf00      	nop

08000284 <search_EIT_table>:
 8000284:	b361      	cbz	r1, 80002e0 <search_EIT_table+0x5c>
 8000286:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800028a:	f101 3aff 	add.w	sl, r1, #4294967295
 800028e:	4690      	mov	r8, r2
 8000290:	4606      	mov	r6, r0
 8000292:	46d1      	mov	r9, sl
 8000294:	2700      	movs	r7, #0
 8000296:	eb07 0409 	add.w	r4, r7, r9
 800029a:	eb04 74d4 	add.w	r4, r4, r4, lsr #31
 800029e:	1064      	asrs	r4, r4, #1
 80002a0:	00e5      	lsls	r5, r4, #3
 80002a2:	1971      	adds	r1, r6, r5
 80002a4:	4608      	mov	r0, r1
 80002a6:	f7ff ffe3 	bl	8000270 <selfrel_offset31>
 80002aa:	45a2      	cmp	sl, r4
 80002ac:	4683      	mov	fp, r0
 80002ae:	f105 0008 	add.w	r0, r5, #8
 80002b2:	4430      	add	r0, r6
 80002b4:	d009      	beq.n	80002ca <search_EIT_table+0x46>
 80002b6:	f7ff ffdb 	bl	8000270 <selfrel_offset31>
 80002ba:	45c3      	cmp	fp, r8
 80002bc:	f100 30ff 	add.w	r0, r0, #4294967295
 80002c0:	d805      	bhi.n	80002ce <search_EIT_table+0x4a>
 80002c2:	4540      	cmp	r0, r8
 80002c4:	d209      	bcs.n	80002da <search_EIT_table+0x56>
 80002c6:	1c67      	adds	r7, r4, #1
 80002c8:	e7e5      	b.n	8000296 <search_EIT_table+0x12>
 80002ca:	45c3      	cmp	fp, r8
 80002cc:	d905      	bls.n	80002da <search_EIT_table+0x56>
 80002ce:	42a7      	cmp	r7, r4
 80002d0:	d002      	beq.n	80002d8 <search_EIT_table+0x54>
 80002d2:	f104 39ff 	add.w	r9, r4, #4294967295
 80002d6:	e7de      	b.n	8000296 <search_EIT_table+0x12>
 80002d8:	2100      	movs	r1, #0
 80002da:	4608      	mov	r0, r1
 80002dc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80002e0:	4608      	mov	r0, r1
 80002e2:	4770      	bx	lr

080002e4 <__gnu_unwind_get_pr_addr>:
 80002e4:	2801      	cmp	r0, #1
 80002e6:	d007      	beq.n	80002f8 <__gnu_unwind_get_pr_addr+0x14>
 80002e8:	2802      	cmp	r0, #2
 80002ea:	d007      	beq.n	80002fc <__gnu_unwind_get_pr_addr+0x18>
 80002ec:	4b04      	ldr	r3, [pc, #16]	; (8000300 <__gnu_unwind_get_pr_addr+0x1c>)
 80002ee:	2800      	cmp	r0, #0
 80002f0:	bf0c      	ite	eq
 80002f2:	4618      	moveq	r0, r3
 80002f4:	2000      	movne	r0, #0
 80002f6:	4770      	bx	lr
 80002f8:	4802      	ldr	r0, [pc, #8]	; (8000304 <__gnu_unwind_get_pr_addr+0x20>)
 80002fa:	4770      	bx	lr
 80002fc:	4802      	ldr	r0, [pc, #8]	; (8000308 <__gnu_unwind_get_pr_addr+0x24>)
 80002fe:	4770      	bx	lr
 8000300:	080009e9 	.word	0x080009e9
 8000304:	080009ed 	.word	0x080009ed
 8000308:	080009f1 	.word	0x080009f1

0800030c <get_eit_entry>:
 800030c:	b530      	push	{r4, r5, lr}
 800030e:	4b24      	ldr	r3, [pc, #144]	; (80003a0 <get_eit_entry+0x94>)
 8000310:	b083      	sub	sp, #12
 8000312:	4604      	mov	r4, r0
 8000314:	1e8d      	subs	r5, r1, #2
 8000316:	b37b      	cbz	r3, 8000378 <get_eit_entry+0x6c>
 8000318:	a901      	add	r1, sp, #4
 800031a:	4628      	mov	r0, r5
 800031c:	f3af 8000 	nop.w
 8000320:	b320      	cbz	r0, 800036c <get_eit_entry+0x60>
 8000322:	9901      	ldr	r1, [sp, #4]
 8000324:	462a      	mov	r2, r5
 8000326:	f7ff ffad 	bl	8000284 <search_EIT_table>
 800032a:	4601      	mov	r1, r0
 800032c:	b1f0      	cbz	r0, 800036c <get_eit_entry+0x60>
 800032e:	f7ff ff9f 	bl	8000270 <selfrel_offset31>
 8000332:	684b      	ldr	r3, [r1, #4]
 8000334:	64a0      	str	r0, [r4, #72]	; 0x48
 8000336:	2b01      	cmp	r3, #1
 8000338:	d012      	beq.n	8000360 <get_eit_entry+0x54>
 800033a:	2b00      	cmp	r3, #0
 800033c:	f101 0004 	add.w	r0, r1, #4
 8000340:	db20      	blt.n	8000384 <get_eit_entry+0x78>
 8000342:	f7ff ff95 	bl	8000270 <selfrel_offset31>
 8000346:	2300      	movs	r3, #0
 8000348:	64e0      	str	r0, [r4, #76]	; 0x4c
 800034a:	6523      	str	r3, [r4, #80]	; 0x50
 800034c:	6803      	ldr	r3, [r0, #0]
 800034e:	2b00      	cmp	r3, #0
 8000350:	db1c      	blt.n	800038c <get_eit_entry+0x80>
 8000352:	f7ff ff8d 	bl	8000270 <selfrel_offset31>
 8000356:	2300      	movs	r3, #0
 8000358:	6120      	str	r0, [r4, #16]
 800035a:	4618      	mov	r0, r3
 800035c:	b003      	add	sp, #12
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	2300      	movs	r3, #0
 8000362:	6123      	str	r3, [r4, #16]
 8000364:	2305      	movs	r3, #5
 8000366:	4618      	mov	r0, r3
 8000368:	b003      	add	sp, #12
 800036a:	bd30      	pop	{r4, r5, pc}
 800036c:	2300      	movs	r3, #0
 800036e:	6123      	str	r3, [r4, #16]
 8000370:	2309      	movs	r3, #9
 8000372:	4618      	mov	r0, r3
 8000374:	b003      	add	sp, #12
 8000376:	bd30      	pop	{r4, r5, pc}
 8000378:	490a      	ldr	r1, [pc, #40]	; (80003a4 <get_eit_entry+0x98>)
 800037a:	480b      	ldr	r0, [pc, #44]	; (80003a8 <get_eit_entry+0x9c>)
 800037c:	1a09      	subs	r1, r1, r0
 800037e:	10c9      	asrs	r1, r1, #3
 8000380:	9101      	str	r1, [sp, #4]
 8000382:	e7cf      	b.n	8000324 <get_eit_entry+0x18>
 8000384:	2301      	movs	r3, #1
 8000386:	64e0      	str	r0, [r4, #76]	; 0x4c
 8000388:	6523      	str	r3, [r4, #80]	; 0x50
 800038a:	e7df      	b.n	800034c <get_eit_entry+0x40>
 800038c:	f3c3 6003 	ubfx	r0, r3, #24, #4
 8000390:	f7ff ffa8 	bl	80002e4 <__gnu_unwind_get_pr_addr>
 8000394:	2800      	cmp	r0, #0
 8000396:	6120      	str	r0, [r4, #16]
 8000398:	bf14      	ite	ne
 800039a:	2300      	movne	r3, #0
 800039c:	2309      	moveq	r3, #9
 800039e:	e7dc      	b.n	800035a <get_eit_entry+0x4e>
 80003a0:	00000000 	.word	0x00000000
 80003a4:	08005db0 	.word	0x08005db0
 80003a8:	08005ce0 	.word	0x08005ce0

080003ac <restore_non_core_regs>:
 80003ac:	6803      	ldr	r3, [r0, #0]
 80003ae:	07da      	lsls	r2, r3, #31
 80003b0:	b510      	push	{r4, lr}
 80003b2:	4604      	mov	r4, r0
 80003b4:	d406      	bmi.n	80003c4 <restore_non_core_regs+0x18>
 80003b6:	079b      	lsls	r3, r3, #30
 80003b8:	f100 0048 	add.w	r0, r0, #72	; 0x48
 80003bc:	d509      	bpl.n	80003d2 <restore_non_core_regs+0x26>
 80003be:	f000 fc51 	bl	8000c64 <__gnu_Unwind_Restore_VFP_D>
 80003c2:	6823      	ldr	r3, [r4, #0]
 80003c4:	0759      	lsls	r1, r3, #29
 80003c6:	d509      	bpl.n	80003dc <restore_non_core_regs+0x30>
 80003c8:	071a      	lsls	r2, r3, #28
 80003ca:	d50e      	bpl.n	80003ea <restore_non_core_regs+0x3e>
 80003cc:	06db      	lsls	r3, r3, #27
 80003ce:	d513      	bpl.n	80003f8 <restore_non_core_regs+0x4c>
 80003d0:	bd10      	pop	{r4, pc}
 80003d2:	f000 fc3f 	bl	8000c54 <__gnu_Unwind_Restore_VFP>
 80003d6:	6823      	ldr	r3, [r4, #0]
 80003d8:	0759      	lsls	r1, r3, #29
 80003da:	d4f5      	bmi.n	80003c8 <restore_non_core_regs+0x1c>
 80003dc:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80003e0:	f000 fc48 	bl	8000c74 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 80003e4:	6823      	ldr	r3, [r4, #0]
 80003e6:	071a      	lsls	r2, r3, #28
 80003e8:	d4f0      	bmi.n	80003cc <restore_non_core_regs+0x20>
 80003ea:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 80003ee:	f000 fc49 	bl	8000c84 <__gnu_Unwind_Restore_WMMXD>
 80003f2:	6823      	ldr	r3, [r4, #0]
 80003f4:	06db      	lsls	r3, r3, #27
 80003f6:	d4eb      	bmi.n	80003d0 <restore_non_core_regs+0x24>
 80003f8:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 80003fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000400:	f000 bc84 	b.w	8000d0c <__gnu_Unwind_Restore_WMMXC>

08000404 <_Unwind_decode_typeinfo_ptr.isra.0>:
 8000404:	6803      	ldr	r3, [r0, #0]
 8000406:	b103      	cbz	r3, 800040a <_Unwind_decode_typeinfo_ptr.isra.0+0x6>
 8000408:	4403      	add	r3, r0
 800040a:	4618      	mov	r0, r3
 800040c:	4770      	bx	lr
 800040e:	bf00      	nop

08000410 <__gnu_unwind_24bit.isra.1>:
 8000410:	2009      	movs	r0, #9
 8000412:	4770      	bx	lr

08000414 <_Unwind_DebugHook>:
 8000414:	4770      	bx	lr
 8000416:	bf00      	nop

08000418 <unwind_phase2>:
 8000418:	b570      	push	{r4, r5, r6, lr}
 800041a:	4604      	mov	r4, r0
 800041c:	460d      	mov	r5, r1
 800041e:	e008      	b.n	8000432 <unwind_phase2+0x1a>
 8000420:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8000422:	6163      	str	r3, [r4, #20]
 8000424:	462a      	mov	r2, r5
 8000426:	6923      	ldr	r3, [r4, #16]
 8000428:	4621      	mov	r1, r4
 800042a:	2001      	movs	r0, #1
 800042c:	4798      	blx	r3
 800042e:	2808      	cmp	r0, #8
 8000430:	d108      	bne.n	8000444 <unwind_phase2+0x2c>
 8000432:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8000434:	4620      	mov	r0, r4
 8000436:	f7ff ff69 	bl	800030c <get_eit_entry>
 800043a:	4606      	mov	r6, r0
 800043c:	2800      	cmp	r0, #0
 800043e:	d0ef      	beq.n	8000420 <unwind_phase2+0x8>
 8000440:	f005 fb70 	bl	8005b24 <abort>
 8000444:	2807      	cmp	r0, #7
 8000446:	d1fb      	bne.n	8000440 <unwind_phase2+0x28>
 8000448:	4630      	mov	r0, r6
 800044a:	6c29      	ldr	r1, [r5, #64]	; 0x40
 800044c:	f7ff ffe2 	bl	8000414 <_Unwind_DebugHook>
 8000450:	1d28      	adds	r0, r5, #4
 8000452:	f000 fbf3 	bl	8000c3c <__restore_core_regs>
 8000456:	bf00      	nop

08000458 <unwind_phase2_forced>:
 8000458:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800045c:	1d0c      	adds	r4, r1, #4
 800045e:	4605      	mov	r5, r0
 8000460:	4692      	mov	sl, r2
 8000462:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000464:	f5ad 7d72 	sub.w	sp, sp, #968	; 0x3c8
 8000468:	ae03      	add	r6, sp, #12
 800046a:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800046c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800046e:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000470:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000472:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000474:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000478:	ac02      	add	r4, sp, #8
 800047a:	f8d5 800c 	ldr.w	r8, [r5, #12]
 800047e:	f8d5 9018 	ldr.w	r9, [r5, #24]
 8000482:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
 8000486:	2300      	movs	r3, #0
 8000488:	4628      	mov	r0, r5
 800048a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800048c:	6023      	str	r3, [r4, #0]
 800048e:	f7ff ff3d 	bl	800030c <get_eit_entry>
 8000492:	f1ba 0f00 	cmp.w	sl, #0
 8000496:	4607      	mov	r7, r0
 8000498:	bf14      	ite	ne
 800049a:	260a      	movne	r6, #10
 800049c:	2609      	moveq	r6, #9
 800049e:	b17f      	cbz	r7, 80004c0 <unwind_phase2_forced+0x68>
 80004a0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80004a2:	f046 0110 	orr.w	r1, r6, #16
 80004a6:	e88d 0210 	stmia.w	sp, {r4, r9}
 80004aa:	462a      	mov	r2, r5
 80004ac:	6463      	str	r3, [r4, #68]	; 0x44
 80004ae:	2001      	movs	r0, #1
 80004b0:	462b      	mov	r3, r5
 80004b2:	47c0      	blx	r8
 80004b4:	bb78      	cbnz	r0, 8000516 <unwind_phase2_forced+0xbe>
 80004b6:	4638      	mov	r0, r7
 80004b8:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80004c2:	616b      	str	r3, [r5, #20]
 80004c4:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80004c8:	4621      	mov	r1, r4
 80004ca:	a87a      	add	r0, sp, #488	; 0x1e8
 80004cc:	f005 fb0a 	bl	8005ae4 <memcpy>
 80004d0:	692b      	ldr	r3, [r5, #16]
 80004d2:	aa7a      	add	r2, sp, #488	; 0x1e8
 80004d4:	4629      	mov	r1, r5
 80004d6:	4630      	mov	r0, r6
 80004d8:	4798      	blx	r3
 80004da:	9b88      	ldr	r3, [sp, #544]	; 0x220
 80004dc:	4682      	mov	sl, r0
 80004de:	e88d 0210 	stmia.w	sp, {r4, r9}
 80004e2:	4631      	mov	r1, r6
 80004e4:	6463      	str	r3, [r4, #68]	; 0x44
 80004e6:	462a      	mov	r2, r5
 80004e8:	462b      	mov	r3, r5
 80004ea:	2001      	movs	r0, #1
 80004ec:	47c0      	blx	r8
 80004ee:	b990      	cbnz	r0, 8000516 <unwind_phase2_forced+0xbe>
 80004f0:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80004f4:	a97a      	add	r1, sp, #488	; 0x1e8
 80004f6:	4620      	mov	r0, r4
 80004f8:	f005 faf4 	bl	8005ae4 <memcpy>
 80004fc:	f1ba 0f08 	cmp.w	sl, #8
 8000500:	d106      	bne.n	8000510 <unwind_phase2_forced+0xb8>
 8000502:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8000504:	4628      	mov	r0, r5
 8000506:	f7ff ff01 	bl	800030c <get_eit_entry>
 800050a:	2609      	movs	r6, #9
 800050c:	4607      	mov	r7, r0
 800050e:	e7c6      	b.n	800049e <unwind_phase2_forced+0x46>
 8000510:	f1ba 0f07 	cmp.w	sl, #7
 8000514:	d005      	beq.n	8000522 <unwind_phase2_forced+0xca>
 8000516:	2709      	movs	r7, #9
 8000518:	4638      	mov	r0, r7
 800051a:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 800051e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000522:	4638      	mov	r0, r7
 8000524:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8000526:	f7ff ff75 	bl	8000414 <_Unwind_DebugHook>
 800052a:	a803      	add	r0, sp, #12
 800052c:	f000 fb86 	bl	8000c3c <__restore_core_regs>

08000530 <_Unwind_GetCFA>:
 8000530:	6c40      	ldr	r0, [r0, #68]	; 0x44
 8000532:	4770      	bx	lr

08000534 <__gnu_Unwind_RaiseException>:
 8000534:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000536:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8000538:	640b      	str	r3, [r1, #64]	; 0x40
 800053a:	1d0e      	adds	r6, r1, #4
 800053c:	460f      	mov	r7, r1
 800053e:	4604      	mov	r4, r0
 8000540:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000542:	b0f9      	sub	sp, #484	; 0x1e4
 8000544:	ad01      	add	r5, sp, #4
 8000546:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000548:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800054a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800054c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800054e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000550:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8000554:	f04f 36ff 	mov.w	r6, #4294967295
 8000558:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800055c:	9600      	str	r6, [sp, #0]
 800055e:	e006      	b.n	800056e <__gnu_Unwind_RaiseException+0x3a>
 8000560:	6923      	ldr	r3, [r4, #16]
 8000562:	466a      	mov	r2, sp
 8000564:	4621      	mov	r1, r4
 8000566:	4798      	blx	r3
 8000568:	2808      	cmp	r0, #8
 800056a:	4605      	mov	r5, r0
 800056c:	d108      	bne.n	8000580 <__gnu_Unwind_RaiseException+0x4c>
 800056e:	9910      	ldr	r1, [sp, #64]	; 0x40
 8000570:	4620      	mov	r0, r4
 8000572:	f7ff fecb 	bl	800030c <get_eit_entry>
 8000576:	2800      	cmp	r0, #0
 8000578:	d0f2      	beq.n	8000560 <__gnu_Unwind_RaiseException+0x2c>
 800057a:	2009      	movs	r0, #9
 800057c:	b079      	add	sp, #484	; 0x1e4
 800057e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000580:	4668      	mov	r0, sp
 8000582:	f7ff ff13 	bl	80003ac <restore_non_core_regs>
 8000586:	2d06      	cmp	r5, #6
 8000588:	d1f7      	bne.n	800057a <__gnu_Unwind_RaiseException+0x46>
 800058a:	4639      	mov	r1, r7
 800058c:	4620      	mov	r0, r4
 800058e:	f7ff ff43 	bl	8000418 <unwind_phase2>
 8000592:	bf00      	nop

08000594 <__gnu_Unwind_ForcedUnwind>:
 8000594:	b430      	push	{r4, r5}
 8000596:	6bdd      	ldr	r5, [r3, #60]	; 0x3c
 8000598:	60c1      	str	r1, [r0, #12]
 800059a:	6182      	str	r2, [r0, #24]
 800059c:	4619      	mov	r1, r3
 800059e:	641d      	str	r5, [r3, #64]	; 0x40
 80005a0:	2200      	movs	r2, #0
 80005a2:	bc30      	pop	{r4, r5}
 80005a4:	e758      	b.n	8000458 <unwind_phase2_forced>
 80005a6:	bf00      	nop

080005a8 <__gnu_Unwind_Resume>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	68c6      	ldr	r6, [r0, #12]
 80005ac:	6943      	ldr	r3, [r0, #20]
 80005ae:	640b      	str	r3, [r1, #64]	; 0x40
 80005b0:	b126      	cbz	r6, 80005bc <__gnu_Unwind_Resume+0x14>
 80005b2:	2201      	movs	r2, #1
 80005b4:	f7ff ff50 	bl	8000458 <unwind_phase2_forced>
 80005b8:	f005 fab4 	bl	8005b24 <abort>
 80005bc:	6903      	ldr	r3, [r0, #16]
 80005be:	460a      	mov	r2, r1
 80005c0:	4604      	mov	r4, r0
 80005c2:	460d      	mov	r5, r1
 80005c4:	4601      	mov	r1, r0
 80005c6:	2002      	movs	r0, #2
 80005c8:	4798      	blx	r3
 80005ca:	2807      	cmp	r0, #7
 80005cc:	d007      	beq.n	80005de <__gnu_Unwind_Resume+0x36>
 80005ce:	2808      	cmp	r0, #8
 80005d0:	d103      	bne.n	80005da <__gnu_Unwind_Resume+0x32>
 80005d2:	4629      	mov	r1, r5
 80005d4:	4620      	mov	r0, r4
 80005d6:	f7ff ff1f 	bl	8000418 <unwind_phase2>
 80005da:	f005 faa3 	bl	8005b24 <abort>
 80005de:	4630      	mov	r0, r6
 80005e0:	6c29      	ldr	r1, [r5, #64]	; 0x40
 80005e2:	f7ff ff17 	bl	8000414 <_Unwind_DebugHook>
 80005e6:	1d28      	adds	r0, r5, #4
 80005e8:	f000 fb28 	bl	8000c3c <__restore_core_regs>

080005ec <__gnu_Unwind_Resume_or_Rethrow>:
 80005ec:	68c2      	ldr	r2, [r0, #12]
 80005ee:	b11a      	cbz	r2, 80005f8 <__gnu_Unwind_Resume_or_Rethrow+0xc>
 80005f0:	6bca      	ldr	r2, [r1, #60]	; 0x3c
 80005f2:	640a      	str	r2, [r1, #64]	; 0x40
 80005f4:	2200      	movs	r2, #0
 80005f6:	e72f      	b.n	8000458 <unwind_phase2_forced>
 80005f8:	e79c      	b.n	8000534 <__gnu_Unwind_RaiseException>
 80005fa:	bf00      	nop

080005fc <_Unwind_Complete>:
 80005fc:	4770      	bx	lr
 80005fe:	bf00      	nop

08000600 <_Unwind_DeleteException>:
 8000600:	6883      	ldr	r3, [r0, #8]
 8000602:	b113      	cbz	r3, 800060a <_Unwind_DeleteException+0xa>
 8000604:	4601      	mov	r1, r0
 8000606:	2001      	movs	r0, #1
 8000608:	4718      	bx	r3
 800060a:	4770      	bx	lr

0800060c <_Unwind_VRS_Get>:
 800060c:	b500      	push	{lr}
 800060e:	2904      	cmp	r1, #4
 8000610:	d807      	bhi.n	8000622 <_Unwind_VRS_Get+0x16>
 8000612:	e8df f001 	tbb	[pc, r1]
 8000616:	0903      	.short	0x0903
 8000618:	0906      	.short	0x0906
 800061a:	09          	.byte	0x09
 800061b:	00          	.byte	0x00
 800061c:	b90b      	cbnz	r3, 8000622 <_Unwind_VRS_Get+0x16>
 800061e:	2a0f      	cmp	r2, #15
 8000620:	d905      	bls.n	800062e <_Unwind_VRS_Get+0x22>
 8000622:	2002      	movs	r0, #2
 8000624:	f85d fb04 	ldr.w	pc, [sp], #4
 8000628:	2001      	movs	r0, #1
 800062a:	f85d fb04 	ldr.w	pc, [sp], #4
 800062e:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8000632:	4618      	mov	r0, r3
 8000634:	6853      	ldr	r3, [r2, #4]
 8000636:	9a01      	ldr	r2, [sp, #4]
 8000638:	6013      	str	r3, [r2, #0]
 800063a:	f85d fb04 	ldr.w	pc, [sp], #4
 800063e:	bf00      	nop

08000640 <_Unwind_GetGR>:
 8000640:	b510      	push	{r4, lr}
 8000642:	b084      	sub	sp, #16
 8000644:	2300      	movs	r3, #0
 8000646:	ac03      	add	r4, sp, #12
 8000648:	460a      	mov	r2, r1
 800064a:	9400      	str	r4, [sp, #0]
 800064c:	4619      	mov	r1, r3
 800064e:	f7ff ffdd 	bl	800060c <_Unwind_VRS_Get>
 8000652:	9803      	ldr	r0, [sp, #12]
 8000654:	b004      	add	sp, #16
 8000656:	bd10      	pop	{r4, pc}

08000658 <_Unwind_VRS_Set>:
 8000658:	b500      	push	{lr}
 800065a:	2904      	cmp	r1, #4
 800065c:	d807      	bhi.n	800066e <_Unwind_VRS_Set+0x16>
 800065e:	e8df f001 	tbb	[pc, r1]
 8000662:	0903      	.short	0x0903
 8000664:	0906      	.short	0x0906
 8000666:	09          	.byte	0x09
 8000667:	00          	.byte	0x00
 8000668:	b90b      	cbnz	r3, 800066e <_Unwind_VRS_Set+0x16>
 800066a:	2a0f      	cmp	r2, #15
 800066c:	d905      	bls.n	800067a <_Unwind_VRS_Set+0x22>
 800066e:	2002      	movs	r0, #2
 8000670:	f85d fb04 	ldr.w	pc, [sp], #4
 8000674:	2001      	movs	r0, #1
 8000676:	f85d fb04 	ldr.w	pc, [sp], #4
 800067a:	9901      	ldr	r1, [sp, #4]
 800067c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8000680:	6809      	ldr	r1, [r1, #0]
 8000682:	6051      	str	r1, [r2, #4]
 8000684:	4618      	mov	r0, r3
 8000686:	f85d fb04 	ldr.w	pc, [sp], #4
 800068a:	bf00      	nop

0800068c <_Unwind_SetGR>:
 800068c:	b510      	push	{r4, lr}
 800068e:	b084      	sub	sp, #16
 8000690:	ac04      	add	r4, sp, #16
 8000692:	2300      	movs	r3, #0
 8000694:	f844 2d04 	str.w	r2, [r4, #-4]!
 8000698:	460a      	mov	r2, r1
 800069a:	9400      	str	r4, [sp, #0]
 800069c:	4619      	mov	r1, r3
 800069e:	f7ff ffdb 	bl	8000658 <_Unwind_VRS_Set>
 80006a2:	b004      	add	sp, #16
 80006a4:	bd10      	pop	{r4, pc}
 80006a6:	bf00      	nop

080006a8 <__gnu_Unwind_Backtrace>:
 80006a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006aa:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 80006ac:	6413      	str	r3, [r2, #64]	; 0x40
 80006ae:	1d15      	adds	r5, r2, #4
 80006b0:	4607      	mov	r7, r0
 80006b2:	460e      	mov	r6, r1
 80006b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006b6:	f5ad 7d0f 	sub.w	sp, sp, #572	; 0x23c
 80006ba:	ac17      	add	r4, sp, #92	; 0x5c
 80006bc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006be:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006c0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006c2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006c4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006c6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80006ca:	f04f 35ff 	mov.w	r5, #4294967295
 80006ce:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80006d2:	9516      	str	r5, [sp, #88]	; 0x58
 80006d4:	e010      	b.n	80006f8 <__gnu_Unwind_Backtrace+0x50>
 80006d6:	a816      	add	r0, sp, #88	; 0x58
 80006d8:	f7ff ffd8 	bl	800068c <_Unwind_SetGR>
 80006dc:	4631      	mov	r1, r6
 80006de:	a816      	add	r0, sp, #88	; 0x58
 80006e0:	47b8      	blx	r7
 80006e2:	aa16      	add	r2, sp, #88	; 0x58
 80006e4:	4669      	mov	r1, sp
 80006e6:	b978      	cbnz	r0, 8000708 <__gnu_Unwind_Backtrace+0x60>
 80006e8:	9b04      	ldr	r3, [sp, #16]
 80006ea:	2008      	movs	r0, #8
 80006ec:	4798      	blx	r3
 80006ee:	2805      	cmp	r0, #5
 80006f0:	4604      	mov	r4, r0
 80006f2:	d00a      	beq.n	800070a <__gnu_Unwind_Backtrace+0x62>
 80006f4:	2809      	cmp	r0, #9
 80006f6:	d007      	beq.n	8000708 <__gnu_Unwind_Backtrace+0x60>
 80006f8:	9926      	ldr	r1, [sp, #152]	; 0x98
 80006fa:	4668      	mov	r0, sp
 80006fc:	f7ff fe06 	bl	800030c <get_eit_entry>
 8000700:	466a      	mov	r2, sp
 8000702:	210c      	movs	r1, #12
 8000704:	2800      	cmp	r0, #0
 8000706:	d0e6      	beq.n	80006d6 <__gnu_Unwind_Backtrace+0x2e>
 8000708:	2409      	movs	r4, #9
 800070a:	a816      	add	r0, sp, #88	; 0x58
 800070c:	f7ff fe4e 	bl	80003ac <restore_non_core_regs>
 8000710:	4620      	mov	r0, r4
 8000712:	f50d 7d0f 	add.w	sp, sp, #572	; 0x23c
 8000716:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000718 <__gnu_unwind_pr_common>:
 8000718:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800071c:	460d      	mov	r5, r1
 800071e:	6cc9      	ldr	r1, [r1, #76]	; 0x4c
 8000720:	b08b      	sub	sp, #44	; 0x2c
 8000722:	1d0c      	adds	r4, r1, #4
 8000724:	6809      	ldr	r1, [r1, #0]
 8000726:	9107      	str	r1, [sp, #28]
 8000728:	4691      	mov	r9, r2
 800072a:	9408      	str	r4, [sp, #32]
 800072c:	f000 0b03 	and.w	fp, r0, #3
 8000730:	461e      	mov	r6, r3
 8000732:	2b00      	cmp	r3, #0
 8000734:	d160      	bne.n	80007f8 <__gnu_unwind_pr_common+0xe0>
 8000736:	0209      	lsls	r1, r1, #8
 8000738:	2303      	movs	r3, #3
 800073a:	9107      	str	r1, [sp, #28]
 800073c:	f88d 6025 	strb.w	r6, [sp, #37]	; 0x25
 8000740:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 8000744:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8000746:	f1bb 0f02 	cmp.w	fp, #2
 800074a:	bf08      	it	eq
 800074c:	6bac      	ldreq	r4, [r5, #56]	; 0x38
 800074e:	f013 0301 	ands.w	r3, r3, #1
 8000752:	d140      	bne.n	80007d6 <__gnu_unwind_pr_common+0xbe>
 8000754:	9301      	str	r3, [sp, #4]
 8000756:	f000 0308 	and.w	r3, r0, #8
 800075a:	9303      	str	r3, [sp, #12]
 800075c:	f8d4 8000 	ldr.w	r8, [r4]
 8000760:	f1b8 0f00 	cmp.w	r8, #0
 8000764:	d039      	beq.n	80007da <__gnu_unwind_pr_common+0xc2>
 8000766:	2e02      	cmp	r6, #2
 8000768:	d043      	beq.n	80007f2 <__gnu_unwind_pr_common+0xda>
 800076a:	f8b4 8000 	ldrh.w	r8, [r4]
 800076e:	8867      	ldrh	r7, [r4, #2]
 8000770:	3404      	adds	r4, #4
 8000772:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8000774:	f027 0a01 	bic.w	sl, r7, #1
 8000778:	210f      	movs	r1, #15
 800077a:	4648      	mov	r0, r9
 800077c:	449a      	add	sl, r3
 800077e:	f7ff ff5f 	bl	8000640 <_Unwind_GetGR>
 8000782:	4582      	cmp	sl, r0
 8000784:	d833      	bhi.n	80007ee <__gnu_unwind_pr_common+0xd6>
 8000786:	f028 0301 	bic.w	r3, r8, #1
 800078a:	449a      	add	sl, r3
 800078c:	4550      	cmp	r0, sl
 800078e:	bf2c      	ite	cs
 8000790:	2000      	movcs	r0, #0
 8000792:	2001      	movcc	r0, #1
 8000794:	007f      	lsls	r7, r7, #1
 8000796:	f007 0702 	and.w	r7, r7, #2
 800079a:	f008 0801 	and.w	r8, r8, #1
 800079e:	ea47 0708 	orr.w	r7, r7, r8
 80007a2:	2f01      	cmp	r7, #1
 80007a4:	d03e      	beq.n	8000824 <__gnu_unwind_pr_common+0x10c>
 80007a6:	d335      	bcc.n	8000814 <__gnu_unwind_pr_common+0xfc>
 80007a8:	2f02      	cmp	r7, #2
 80007aa:	d11c      	bne.n	80007e6 <__gnu_unwind_pr_common+0xce>
 80007ac:	6823      	ldr	r3, [r4, #0]
 80007ae:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80007b2:	9202      	str	r2, [sp, #8]
 80007b4:	f1bb 0f00 	cmp.w	fp, #0
 80007b8:	d176      	bne.n	80008a8 <__gnu_unwind_pr_common+0x190>
 80007ba:	b128      	cbz	r0, 80007c8 <__gnu_unwind_pr_common+0xb0>
 80007bc:	9903      	ldr	r1, [sp, #12]
 80007be:	2900      	cmp	r1, #0
 80007c0:	d07e      	beq.n	80008c0 <__gnu_unwind_pr_common+0x1a8>
 80007c2:	2a00      	cmp	r2, #0
 80007c4:	f000 80a6 	beq.w	8000914 <__gnu_unwind_pr_common+0x1fc>
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	db77      	blt.n	80008bc <__gnu_unwind_pr_common+0x1a4>
 80007cc:	9b02      	ldr	r3, [sp, #8]
 80007ce:	3301      	adds	r3, #1
 80007d0:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 80007d4:	e7c2      	b.n	800075c <__gnu_unwind_pr_common+0x44>
 80007d6:	2300      	movs	r3, #0
 80007d8:	9301      	str	r3, [sp, #4]
 80007da:	2e02      	cmp	r6, #2
 80007dc:	dd3e      	ble.n	800085c <__gnu_unwind_pr_common+0x144>
 80007de:	f7ff fe17 	bl	8000410 <__gnu_unwind_24bit.isra.1>
 80007e2:	2800      	cmp	r0, #0
 80007e4:	d040      	beq.n	8000868 <__gnu_unwind_pr_common+0x150>
 80007e6:	2009      	movs	r0, #9
 80007e8:	b00b      	add	sp, #44	; 0x2c
 80007ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80007ee:	2000      	movs	r0, #0
 80007f0:	e7d0      	b.n	8000794 <__gnu_unwind_pr_common+0x7c>
 80007f2:	6867      	ldr	r7, [r4, #4]
 80007f4:	3408      	adds	r4, #8
 80007f6:	e7bc      	b.n	8000772 <__gnu_unwind_pr_common+0x5a>
 80007f8:	2b02      	cmp	r3, #2
 80007fa:	dca3      	bgt.n	8000744 <__gnu_unwind_pr_common+0x2c>
 80007fc:	0c0b      	lsrs	r3, r1, #16
 80007fe:	b2da      	uxtb	r2, r3
 8000800:	0409      	lsls	r1, r1, #16
 8000802:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
 8000806:	2302      	movs	r3, #2
 8000808:	eb04 0482 	add.w	r4, r4, r2, lsl #2
 800080c:	9107      	str	r1, [sp, #28]
 800080e:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 8000812:	e797      	b.n	8000744 <__gnu_unwind_pr_common+0x2c>
 8000814:	f1bb 0f00 	cmp.w	fp, #0
 8000818:	d002      	beq.n	8000820 <__gnu_unwind_pr_common+0x108>
 800081a:	2800      	cmp	r0, #0
 800081c:	f040 80bd 	bne.w	800099a <__gnu_unwind_pr_common+0x282>
 8000820:	3404      	adds	r4, #4
 8000822:	e79b      	b.n	800075c <__gnu_unwind_pr_common+0x44>
 8000824:	f1bb 0f00 	cmp.w	fp, #0
 8000828:	d125      	bne.n	8000876 <__gnu_unwind_pr_common+0x15e>
 800082a:	b1a8      	cbz	r0, 8000858 <__gnu_unwind_pr_common+0x140>
 800082c:	e894 000c 	ldmia.w	r4, {r2, r3}
 8000830:	1c99      	adds	r1, r3, #2
 8000832:	ea4f 72d2 	mov.w	r2, r2, lsr #31
 8000836:	d0d6      	beq.n	80007e6 <__gnu_unwind_pr_common+0xce>
 8000838:	f105 0158 	add.w	r1, r5, #88	; 0x58
 800083c:	3301      	adds	r3, #1
 800083e:	9106      	str	r1, [sp, #24]
 8000840:	f000 80a3 	beq.w	800098a <__gnu_unwind_pr_common+0x272>
 8000844:	1d20      	adds	r0, r4, #4
 8000846:	f7ff fddd 	bl	8000404 <_Unwind_decode_typeinfo_ptr.isra.0>
 800084a:	ab06      	add	r3, sp, #24
 800084c:	4601      	mov	r1, r0
 800084e:	4628      	mov	r0, r5
 8000850:	f3af 8000 	nop.w
 8000854:	2800      	cmp	r0, #0
 8000856:	d177      	bne.n	8000948 <__gnu_unwind_pr_common+0x230>
 8000858:	3408      	adds	r4, #8
 800085a:	e77f      	b.n	800075c <__gnu_unwind_pr_common+0x44>
 800085c:	a907      	add	r1, sp, #28
 800085e:	4648      	mov	r0, r9
 8000860:	f000 faee 	bl	8000e40 <__gnu_unwind_execute>
 8000864:	2800      	cmp	r0, #0
 8000866:	d1be      	bne.n	80007e6 <__gnu_unwind_pr_common+0xce>
 8000868:	9b01      	ldr	r3, [sp, #4]
 800086a:	2b00      	cmp	r3, #0
 800086c:	d15c      	bne.n	8000928 <__gnu_unwind_pr_common+0x210>
 800086e:	2008      	movs	r0, #8
 8000870:	b00b      	add	sp, #44	; 0x2c
 8000872:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000876:	210d      	movs	r1, #13
 8000878:	4648      	mov	r0, r9
 800087a:	6a2f      	ldr	r7, [r5, #32]
 800087c:	f7ff fee0 	bl	8000640 <_Unwind_GetGR>
 8000880:	4287      	cmp	r7, r0
 8000882:	d1e9      	bne.n	8000858 <__gnu_unwind_pr_common+0x140>
 8000884:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8000886:	429c      	cmp	r4, r3
 8000888:	d1e6      	bne.n	8000858 <__gnu_unwind_pr_common+0x140>
 800088a:	4620      	mov	r0, r4
 800088c:	f7ff fcf0 	bl	8000270 <selfrel_offset31>
 8000890:	210f      	movs	r1, #15
 8000892:	4602      	mov	r2, r0
 8000894:	4648      	mov	r0, r9
 8000896:	f7ff fef9 	bl	800068c <_Unwind_SetGR>
 800089a:	4648      	mov	r0, r9
 800089c:	462a      	mov	r2, r5
 800089e:	2100      	movs	r1, #0
 80008a0:	f7ff fef4 	bl	800068c <_Unwind_SetGR>
 80008a4:	2007      	movs	r0, #7
 80008a6:	e79f      	b.n	80007e8 <__gnu_unwind_pr_common+0xd0>
 80008a8:	210d      	movs	r1, #13
 80008aa:	4648      	mov	r0, r9
 80008ac:	6a2f      	ldr	r7, [r5, #32]
 80008ae:	f7ff fec7 	bl	8000640 <_Unwind_GetGR>
 80008b2:	4287      	cmp	r7, r0
 80008b4:	d058      	beq.n	8000968 <__gnu_unwind_pr_common+0x250>
 80008b6:	6823      	ldr	r3, [r4, #0]
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	da87      	bge.n	80007cc <__gnu_unwind_pr_common+0xb4>
 80008bc:	3404      	adds	r4, #4
 80008be:	e785      	b.n	80007cc <__gnu_unwind_pr_common+0xb4>
 80008c0:	9b02      	ldr	r3, [sp, #8]
 80008c2:	b33b      	cbz	r3, 8000914 <__gnu_unwind_pr_common+0x1fc>
 80008c4:	f105 0358 	add.w	r3, r5, #88	; 0x58
 80008c8:	1d27      	adds	r7, r4, #4
 80008ca:	f8cd b010 	str.w	fp, [sp, #16]
 80008ce:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80008d2:	f8dd a008 	ldr.w	sl, [sp, #8]
 80008d6:	9605      	str	r6, [sp, #20]
 80008d8:	46a3      	mov	fp, r4
 80008da:	461c      	mov	r4, r3
 80008dc:	e002      	b.n	80008e4 <__gnu_unwind_pr_common+0x1cc>
 80008de:	45b2      	cmp	sl, r6
 80008e0:	46b0      	mov	r8, r6
 80008e2:	d016      	beq.n	8000912 <__gnu_unwind_pr_common+0x1fa>
 80008e4:	4638      	mov	r0, r7
 80008e6:	9406      	str	r4, [sp, #24]
 80008e8:	f7ff fd8c 	bl	8000404 <_Unwind_decode_typeinfo_ptr.isra.0>
 80008ec:	ab06      	add	r3, sp, #24
 80008ee:	4601      	mov	r1, r0
 80008f0:	2200      	movs	r2, #0
 80008f2:	4628      	mov	r0, r5
 80008f4:	f3af 8000 	nop.w
 80008f8:	f108 0601 	add.w	r6, r8, #1
 80008fc:	3704      	adds	r7, #4
 80008fe:	2800      	cmp	r0, #0
 8000900:	d0ed      	beq.n	80008de <__gnu_unwind_pr_common+0x1c6>
 8000902:	9b02      	ldr	r3, [sp, #8]
 8000904:	9e05      	ldr	r6, [sp, #20]
 8000906:	4543      	cmp	r3, r8
 8000908:	465c      	mov	r4, fp
 800090a:	f8dd b010 	ldr.w	fp, [sp, #16]
 800090e:	d1d2      	bne.n	80008b6 <__gnu_unwind_pr_common+0x19e>
 8000910:	e000      	b.n	8000914 <__gnu_unwind_pr_common+0x1fc>
 8000912:	465c      	mov	r4, fp
 8000914:	4648      	mov	r0, r9
 8000916:	210d      	movs	r1, #13
 8000918:	f7ff fe92 	bl	8000640 <_Unwind_GetGR>
 800091c:	9b06      	ldr	r3, [sp, #24]
 800091e:	6228      	str	r0, [r5, #32]
 8000920:	62ac      	str	r4, [r5, #40]	; 0x28
 8000922:	626b      	str	r3, [r5, #36]	; 0x24
 8000924:	2006      	movs	r0, #6
 8000926:	e75f      	b.n	80007e8 <__gnu_unwind_pr_common+0xd0>
 8000928:	210f      	movs	r1, #15
 800092a:	4648      	mov	r0, r9
 800092c:	f7ff fe88 	bl	8000640 <_Unwind_GetGR>
 8000930:	210e      	movs	r1, #14
 8000932:	4602      	mov	r2, r0
 8000934:	4648      	mov	r0, r9
 8000936:	f7ff fea9 	bl	800068c <_Unwind_SetGR>
 800093a:	4648      	mov	r0, r9
 800093c:	4a29      	ldr	r2, [pc, #164]	; (80009e4 <__gnu_unwind_pr_common+0x2cc>)
 800093e:	210f      	movs	r1, #15
 8000940:	f7ff fea4 	bl	800068c <_Unwind_SetGR>
 8000944:	2007      	movs	r0, #7
 8000946:	e74f      	b.n	80007e8 <__gnu_unwind_pr_common+0xd0>
 8000948:	4607      	mov	r7, r0
 800094a:	210d      	movs	r1, #13
 800094c:	4648      	mov	r0, r9
 800094e:	f7ff fe77 	bl	8000640 <_Unwind_GetGR>
 8000952:	2f02      	cmp	r7, #2
 8000954:	6228      	str	r0, [r5, #32]
 8000956:	d11d      	bne.n	8000994 <__gnu_unwind_pr_common+0x27c>
 8000958:	462b      	mov	r3, r5
 800095a:	9a06      	ldr	r2, [sp, #24]
 800095c:	f843 2f2c 	str.w	r2, [r3, #44]!
 8000960:	626b      	str	r3, [r5, #36]	; 0x24
 8000962:	62ac      	str	r4, [r5, #40]	; 0x28
 8000964:	2006      	movs	r0, #6
 8000966:	e73f      	b.n	80007e8 <__gnu_unwind_pr_common+0xd0>
 8000968:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800096a:	429c      	cmp	r4, r3
 800096c:	d1a3      	bne.n	80008b6 <__gnu_unwind_pr_common+0x19e>
 800096e:	2204      	movs	r2, #4
 8000970:	2700      	movs	r7, #0
 8000972:	18a3      	adds	r3, r4, r2
 8000974:	9902      	ldr	r1, [sp, #8]
 8000976:	62a9      	str	r1, [r5, #40]	; 0x28
 8000978:	62ef      	str	r7, [r5, #44]	; 0x2c
 800097a:	632a      	str	r2, [r5, #48]	; 0x30
 800097c:	636b      	str	r3, [r5, #52]	; 0x34
 800097e:	6823      	ldr	r3, [r4, #0]
 8000980:	42bb      	cmp	r3, r7
 8000982:	db1d      	blt.n	80009c0 <__gnu_unwind_pr_common+0x2a8>
 8000984:	2301      	movs	r3, #1
 8000986:	9301      	str	r3, [sp, #4]
 8000988:	e720      	b.n	80007cc <__gnu_unwind_pr_common+0xb4>
 800098a:	4648      	mov	r0, r9
 800098c:	210d      	movs	r1, #13
 800098e:	f7ff fe57 	bl	8000640 <_Unwind_GetGR>
 8000992:	6228      	str	r0, [r5, #32]
 8000994:	9b06      	ldr	r3, [sp, #24]
 8000996:	626b      	str	r3, [r5, #36]	; 0x24
 8000998:	e7e3      	b.n	8000962 <__gnu_unwind_pr_common+0x24a>
 800099a:	4620      	mov	r0, r4
 800099c:	f7ff fc68 	bl	8000270 <selfrel_offset31>
 80009a0:	3404      	adds	r4, #4
 80009a2:	4606      	mov	r6, r0
 80009a4:	63ac      	str	r4, [r5, #56]	; 0x38
 80009a6:	4628      	mov	r0, r5
 80009a8:	f3af 8000 	nop.w
 80009ac:	2800      	cmp	r0, #0
 80009ae:	f43f af1a 	beq.w	80007e6 <__gnu_unwind_pr_common+0xce>
 80009b2:	4648      	mov	r0, r9
 80009b4:	4632      	mov	r2, r6
 80009b6:	210f      	movs	r1, #15
 80009b8:	f7ff fe68 	bl	800068c <_Unwind_SetGR>
 80009bc:	2007      	movs	r0, #7
 80009be:	e713      	b.n	80007e8 <__gnu_unwind_pr_common+0xd0>
 80009c0:	4608      	mov	r0, r1
 80009c2:	3001      	adds	r0, #1
 80009c4:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 80009c8:	f7ff fc52 	bl	8000270 <selfrel_offset31>
 80009cc:	210f      	movs	r1, #15
 80009ce:	4602      	mov	r2, r0
 80009d0:	4648      	mov	r0, r9
 80009d2:	f7ff fe5b 	bl	800068c <_Unwind_SetGR>
 80009d6:	4648      	mov	r0, r9
 80009d8:	462a      	mov	r2, r5
 80009da:	4639      	mov	r1, r7
 80009dc:	f7ff fe56 	bl	800068c <_Unwind_SetGR>
 80009e0:	2007      	movs	r0, #7
 80009e2:	e701      	b.n	80007e8 <__gnu_unwind_pr_common+0xd0>
 80009e4:	00000000 	.word	0x00000000

080009e8 <__aeabi_unwind_cpp_pr0>:
 80009e8:	2300      	movs	r3, #0
 80009ea:	e695      	b.n	8000718 <__gnu_unwind_pr_common>

080009ec <__aeabi_unwind_cpp_pr1>:
 80009ec:	2301      	movs	r3, #1
 80009ee:	e693      	b.n	8000718 <__gnu_unwind_pr_common>

080009f0 <__aeabi_unwind_cpp_pr2>:
 80009f0:	2302      	movs	r3, #2
 80009f2:	e691      	b.n	8000718 <__gnu_unwind_pr_common>

080009f4 <_Unwind_VRS_Pop>:
 80009f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80009f6:	4604      	mov	r4, r0
 80009f8:	b0c5      	sub	sp, #276	; 0x114
 80009fa:	2904      	cmp	r1, #4
 80009fc:	d80d      	bhi.n	8000a1a <_Unwind_VRS_Pop+0x26>
 80009fe:	e8df f001 	tbb	[pc, r1]
 8000a02:	0353      	.short	0x0353
 8000a04:	310c      	.short	0x310c
 8000a06:	0f          	.byte	0x0f
 8000a07:	00          	.byte	0x00
 8000a08:	2b01      	cmp	r3, #1
 8000a0a:	ea4f 4612 	mov.w	r6, r2, lsr #16
 8000a0e:	b295      	uxth	r5, r2
 8000a10:	d162      	bne.n	8000ad8 <_Unwind_VRS_Pop+0xe4>
 8000a12:	1972      	adds	r2, r6, r5
 8000a14:	2a10      	cmp	r2, #16
 8000a16:	f240 809b 	bls.w	8000b50 <_Unwind_VRS_Pop+0x15c>
 8000a1a:	2002      	movs	r0, #2
 8000a1c:	b045      	add	sp, #276	; 0x114
 8000a1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d1fa      	bne.n	8000a1a <_Unwind_VRS_Pop+0x26>
 8000a24:	2a10      	cmp	r2, #16
 8000a26:	d8f8      	bhi.n	8000a1a <_Unwind_VRS_Pop+0x26>
 8000a28:	6823      	ldr	r3, [r4, #0]
 8000a2a:	06d8      	lsls	r0, r3, #27
 8000a2c:	f100 80c6 	bmi.w	8000bbc <_Unwind_VRS_Pop+0x1c8>
 8000a30:	ae22      	add	r6, sp, #136	; 0x88
 8000a32:	4630      	mov	r0, r6
 8000a34:	9201      	str	r2, [sp, #4]
 8000a36:	f000 f973 	bl	8000d20 <__gnu_Unwind_Save_WMMXC>
 8000a3a:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8000a3c:	9a01      	ldr	r2, [sp, #4]
 8000a3e:	2300      	movs	r3, #0
 8000a40:	2501      	movs	r5, #1
 8000a42:	fa05 f103 	lsl.w	r1, r5, r3
 8000a46:	4211      	tst	r1, r2
 8000a48:	d003      	beq.n	8000a52 <_Unwind_VRS_Pop+0x5e>
 8000a4a:	6801      	ldr	r1, [r0, #0]
 8000a4c:	f846 1023 	str.w	r1, [r6, r3, lsl #2]
 8000a50:	3004      	adds	r0, #4
 8000a52:	3301      	adds	r3, #1
 8000a54:	2b04      	cmp	r3, #4
 8000a56:	d1f4      	bne.n	8000a42 <_Unwind_VRS_Pop+0x4e>
 8000a58:	63a0      	str	r0, [r4, #56]	; 0x38
 8000a5a:	4630      	mov	r0, r6
 8000a5c:	f000 f956 	bl	8000d0c <__gnu_Unwind_Restore_WMMXC>
 8000a60:	2000      	movs	r0, #0
 8000a62:	e7db      	b.n	8000a1c <_Unwind_VRS_Pop+0x28>
 8000a64:	2b03      	cmp	r3, #3
 8000a66:	d1d8      	bne.n	8000a1a <_Unwind_VRS_Pop+0x26>
 8000a68:	0c15      	lsrs	r5, r2, #16
 8000a6a:	b297      	uxth	r7, r2
 8000a6c:	19eb      	adds	r3, r5, r7
 8000a6e:	2b10      	cmp	r3, #16
 8000a70:	d8d3      	bhi.n	8000a1a <_Unwind_VRS_Pop+0x26>
 8000a72:	6823      	ldr	r3, [r4, #0]
 8000a74:	071e      	lsls	r6, r3, #28
 8000a76:	f100 80b5 	bmi.w	8000be4 <_Unwind_VRS_Pop+0x1f0>
 8000a7a:	ae22      	add	r6, sp, #136	; 0x88
 8000a7c:	4630      	mov	r0, r6
 8000a7e:	f000 f923 	bl	8000cc8 <__gnu_Unwind_Save_WMMXD>
 8000a82:	00ed      	lsls	r5, r5, #3
 8000a84:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8000a86:	b14f      	cbz	r7, 8000a9c <_Unwind_VRS_Pop+0xa8>
 8000a88:	3d04      	subs	r5, #4
 8000a8a:	1971      	adds	r1, r6, r5
 8000a8c:	eb03 00c7 	add.w	r0, r3, r7, lsl #3
 8000a90:	f853 2b04 	ldr.w	r2, [r3], #4
 8000a94:	f841 2f04 	str.w	r2, [r1, #4]!
 8000a98:	4283      	cmp	r3, r0
 8000a9a:	d1f9      	bne.n	8000a90 <_Unwind_VRS_Pop+0x9c>
 8000a9c:	4630      	mov	r0, r6
 8000a9e:	63a3      	str	r3, [r4, #56]	; 0x38
 8000aa0:	f000 f8f0 	bl	8000c84 <__gnu_Unwind_Restore_WMMXD>
 8000aa4:	2000      	movs	r0, #0
 8000aa6:	e7b9      	b.n	8000a1c <_Unwind_VRS_Pop+0x28>
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d1b6      	bne.n	8000a1a <_Unwind_VRS_Pop+0x26>
 8000aac:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8000aae:	b297      	uxth	r7, r2
 8000ab0:	1d20      	adds	r0, r4, #4
 8000ab2:	2601      	movs	r6, #1
 8000ab4:	fa06 f103 	lsl.w	r1, r6, r3
 8000ab8:	4239      	tst	r1, r7
 8000aba:	f103 0301 	add.w	r3, r3, #1
 8000abe:	d002      	beq.n	8000ac6 <_Unwind_VRS_Pop+0xd2>
 8000ac0:	6829      	ldr	r1, [r5, #0]
 8000ac2:	6001      	str	r1, [r0, #0]
 8000ac4:	3504      	adds	r5, #4
 8000ac6:	2b10      	cmp	r3, #16
 8000ac8:	f100 0004 	add.w	r0, r0, #4
 8000acc:	d1f2      	bne.n	8000ab4 <_Unwind_VRS_Pop+0xc0>
 8000ace:	f412 5000 	ands.w	r0, r2, #8192	; 0x2000
 8000ad2:	d13b      	bne.n	8000b4c <_Unwind_VRS_Pop+0x158>
 8000ad4:	63a5      	str	r5, [r4, #56]	; 0x38
 8000ad6:	e7a1      	b.n	8000a1c <_Unwind_VRS_Pop+0x28>
 8000ad8:	2b05      	cmp	r3, #5
 8000ada:	d19e      	bne.n	8000a1a <_Unwind_VRS_Pop+0x26>
 8000adc:	1977      	adds	r7, r6, r5
 8000ade:	2f20      	cmp	r7, #32
 8000ae0:	d89b      	bhi.n	8000a1a <_Unwind_VRS_Pop+0x26>
 8000ae2:	2e0f      	cmp	r6, #15
 8000ae4:	d966      	bls.n	8000bb4 <_Unwind_VRS_Pop+0x1c0>
 8000ae6:	462f      	mov	r7, r5
 8000ae8:	2d00      	cmp	r5, #0
 8000aea:	d13a      	bne.n	8000b62 <_Unwind_VRS_Pop+0x16e>
 8000aec:	462a      	mov	r2, r5
 8000aee:	2700      	movs	r7, #0
 8000af0:	2a00      	cmp	r2, #0
 8000af2:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8000af4:	dd72      	ble.n	8000bdc <_Unwind_VRS_Pop+0x1e8>
 8000af6:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 8000afa:	4601      	mov	r1, r0
 8000afc:	a844      	add	r0, sp, #272	; 0x110
 8000afe:	eb00 00c6 	add.w	r0, r0, r6, lsl #3
 8000b02:	388c      	subs	r0, #140	; 0x8c
 8000b04:	f851 5b04 	ldr.w	r5, [r1], #4
 8000b08:	f840 5f04 	str.w	r5, [r0, #4]!
 8000b0c:	4291      	cmp	r1, r2
 8000b0e:	d1f9      	bne.n	8000b04 <_Unwind_VRS_Pop+0x110>
 8000b10:	4608      	mov	r0, r1
 8000b12:	b197      	cbz	r7, 8000b3a <_Unwind_VRS_Pop+0x146>
 8000b14:	2e10      	cmp	r6, #16
 8000b16:	4632      	mov	r2, r6
 8000b18:	a944      	add	r1, sp, #272	; 0x110
 8000b1a:	bf38      	it	cc
 8000b1c:	2210      	movcc	r2, #16
 8000b1e:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8000b22:	f5a2 72c4 	sub.w	r2, r2, #392	; 0x188
 8000b26:	0079      	lsls	r1, r7, #1
 8000b28:	3a04      	subs	r2, #4
 8000b2a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8000b2e:	f850 5b04 	ldr.w	r5, [r0], #4
 8000b32:	f842 5f04 	str.w	r5, [r2, #4]!
 8000b36:	4288      	cmp	r0, r1
 8000b38:	d1f9      	bne.n	8000b2e <_Unwind_VRS_Pop+0x13a>
 8000b3a:	2b01      	cmp	r3, #1
 8000b3c:	d048      	beq.n	8000bd0 <_Unwind_VRS_Pop+0x1dc>
 8000b3e:	2e0f      	cmp	r6, #15
 8000b40:	63a1      	str	r1, [r4, #56]	; 0x38
 8000b42:	d933      	bls.n	8000bac <_Unwind_VRS_Pop+0x1b8>
 8000b44:	b117      	cbz	r7, 8000b4c <_Unwind_VRS_Pop+0x158>
 8000b46:	a802      	add	r0, sp, #8
 8000b48:	f000 f894 	bl	8000c74 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8000b4c:	2000      	movs	r0, #0
 8000b4e:	e765      	b.n	8000a1c <_Unwind_VRS_Pop+0x28>
 8000b50:	2e0f      	cmp	r6, #15
 8000b52:	f63f af62 	bhi.w	8000a1a <_Unwind_VRS_Pop+0x26>
 8000b56:	2700      	movs	r7, #0
 8000b58:	6822      	ldr	r2, [r4, #0]
 8000b5a:	07d1      	lsls	r1, r2, #31
 8000b5c:	d417      	bmi.n	8000b8e <_Unwind_VRS_Pop+0x19a>
 8000b5e:	2f00      	cmp	r7, #0
 8000b60:	d060      	beq.n	8000c24 <_Unwind_VRS_Pop+0x230>
 8000b62:	6822      	ldr	r2, [r4, #0]
 8000b64:	0751      	lsls	r1, r2, #29
 8000b66:	d445      	bmi.n	8000bf4 <_Unwind_VRS_Pop+0x200>
 8000b68:	2b01      	cmp	r3, #1
 8000b6a:	d04d      	beq.n	8000c08 <_Unwind_VRS_Pop+0x214>
 8000b6c:	2e0f      	cmp	r6, #15
 8000b6e:	d806      	bhi.n	8000b7e <_Unwind_VRS_Pop+0x18a>
 8000b70:	a822      	add	r0, sp, #136	; 0x88
 8000b72:	9301      	str	r3, [sp, #4]
 8000b74:	f000 f87a 	bl	8000c6c <__gnu_Unwind_Save_VFP_D>
 8000b78:	9b01      	ldr	r3, [sp, #4]
 8000b7a:	2f00      	cmp	r7, #0
 8000b7c:	d0b6      	beq.n	8000aec <_Unwind_VRS_Pop+0xf8>
 8000b7e:	a802      	add	r0, sp, #8
 8000b80:	9301      	str	r3, [sp, #4]
 8000b82:	f000 f87b 	bl	8000c7c <__gnu_Unwind_Save_VFP_D_16_to_31>
 8000b86:	9b01      	ldr	r3, [sp, #4]
 8000b88:	f1c6 0210 	rsb	r2, r6, #16
 8000b8c:	e7b0      	b.n	8000af0 <_Unwind_VRS_Pop+0xfc>
 8000b8e:	f022 0101 	bic.w	r1, r2, #1
 8000b92:	2b05      	cmp	r3, #5
 8000b94:	6021      	str	r1, [r4, #0]
 8000b96:	9301      	str	r3, [sp, #4]
 8000b98:	4620      	mov	r0, r4
 8000b9a:	d03b      	beq.n	8000c14 <_Unwind_VRS_Pop+0x220>
 8000b9c:	f022 0203 	bic.w	r2, r2, #3
 8000ba0:	f840 2b48 	str.w	r2, [r0], #72
 8000ba4:	f000 f85a 	bl	8000c5c <__gnu_Unwind_Save_VFP>
 8000ba8:	9b01      	ldr	r3, [sp, #4]
 8000baa:	e7d8      	b.n	8000b5e <_Unwind_VRS_Pop+0x16a>
 8000bac:	a822      	add	r0, sp, #136	; 0x88
 8000bae:	f000 f859 	bl	8000c64 <__gnu_Unwind_Restore_VFP_D>
 8000bb2:	e7c7      	b.n	8000b44 <_Unwind_VRS_Pop+0x150>
 8000bb4:	2f10      	cmp	r7, #16
 8000bb6:	d9ce      	bls.n	8000b56 <_Unwind_VRS_Pop+0x162>
 8000bb8:	3f10      	subs	r7, #16
 8000bba:	e7cd      	b.n	8000b58 <_Unwind_VRS_Pop+0x164>
 8000bbc:	f023 0310 	bic.w	r3, r3, #16
 8000bc0:	6023      	str	r3, [r4, #0]
 8000bc2:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 8000bc6:	9201      	str	r2, [sp, #4]
 8000bc8:	f000 f8aa 	bl	8000d20 <__gnu_Unwind_Save_WMMXC>
 8000bcc:	9a01      	ldr	r2, [sp, #4]
 8000bce:	e72f      	b.n	8000a30 <_Unwind_VRS_Pop+0x3c>
 8000bd0:	3104      	adds	r1, #4
 8000bd2:	63a1      	str	r1, [r4, #56]	; 0x38
 8000bd4:	a822      	add	r0, sp, #136	; 0x88
 8000bd6:	f000 f83d 	bl	8000c54 <__gnu_Unwind_Restore_VFP>
 8000bda:	e7b7      	b.n	8000b4c <_Unwind_VRS_Pop+0x158>
 8000bdc:	2f00      	cmp	r7, #0
 8000bde:	d199      	bne.n	8000b14 <_Unwind_VRS_Pop+0x120>
 8000be0:	4601      	mov	r1, r0
 8000be2:	e7aa      	b.n	8000b3a <_Unwind_VRS_Pop+0x146>
 8000be4:	f023 0308 	bic.w	r3, r3, #8
 8000be8:	6023      	str	r3, [r4, #0]
 8000bea:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 8000bee:	f000 f86b 	bl	8000cc8 <__gnu_Unwind_Save_WMMXD>
 8000bf2:	e742      	b.n	8000a7a <_Unwind_VRS_Pop+0x86>
 8000bf4:	4620      	mov	r0, r4
 8000bf6:	f022 0204 	bic.w	r2, r2, #4
 8000bfa:	f840 2bd0 	str.w	r2, [r0], #208
 8000bfe:	9301      	str	r3, [sp, #4]
 8000c00:	f000 f83c 	bl	8000c7c <__gnu_Unwind_Save_VFP_D_16_to_31>
 8000c04:	9b01      	ldr	r3, [sp, #4]
 8000c06:	e7af      	b.n	8000b68 <_Unwind_VRS_Pop+0x174>
 8000c08:	a822      	add	r0, sp, #136	; 0x88
 8000c0a:	9301      	str	r3, [sp, #4]
 8000c0c:	f000 f826 	bl	8000c5c <__gnu_Unwind_Save_VFP>
 8000c10:	9b01      	ldr	r3, [sp, #4]
 8000c12:	e7b9      	b.n	8000b88 <_Unwind_VRS_Pop+0x194>
 8000c14:	f041 0102 	orr.w	r1, r1, #2
 8000c18:	f840 1b48 	str.w	r1, [r0], #72
 8000c1c:	f000 f826 	bl	8000c6c <__gnu_Unwind_Save_VFP_D>
 8000c20:	9b01      	ldr	r3, [sp, #4]
 8000c22:	e79c      	b.n	8000b5e <_Unwind_VRS_Pop+0x16a>
 8000c24:	2b01      	cmp	r3, #1
 8000c26:	d003      	beq.n	8000c30 <_Unwind_VRS_Pop+0x23c>
 8000c28:	2e0f      	cmp	r6, #15
 8000c2a:	f63f af5f 	bhi.w	8000aec <_Unwind_VRS_Pop+0xf8>
 8000c2e:	e79f      	b.n	8000b70 <_Unwind_VRS_Pop+0x17c>
 8000c30:	a822      	add	r0, sp, #136	; 0x88
 8000c32:	9301      	str	r3, [sp, #4]
 8000c34:	f000 f812 	bl	8000c5c <__gnu_Unwind_Save_VFP>
 8000c38:	9b01      	ldr	r3, [sp, #4]
 8000c3a:	e757      	b.n	8000aec <_Unwind_VRS_Pop+0xf8>

08000c3c <__restore_core_regs>:
 8000c3c:	f100 0134 	add.w	r1, r0, #52	; 0x34
 8000c40:	e891 0038 	ldmia.w	r1, {r3, r4, r5}
 8000c44:	469c      	mov	ip, r3
 8000c46:	46a6      	mov	lr, r4
 8000c48:	f84c 5d04 	str.w	r5, [ip, #-4]!
 8000c4c:	e890 0fff 	ldmia.w	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 8000c50:	46e5      	mov	sp, ip
 8000c52:	bd00      	pop	{pc}

08000c54 <__gnu_Unwind_Restore_VFP>:
 8000c54:	ec90 0b21 	fldmiax	r0, {d0-d15}	;@ Deprecated
 8000c58:	4770      	bx	lr
 8000c5a:	bf00      	nop

08000c5c <__gnu_Unwind_Save_VFP>:
 8000c5c:	ec80 0b21 	fstmiax	r0, {d0-d15}	;@ Deprecated
 8000c60:	4770      	bx	lr
 8000c62:	bf00      	nop

08000c64 <__gnu_Unwind_Restore_VFP_D>:
 8000c64:	ec90 0b20 	vldmia	r0, {d0-d15}
 8000c68:	4770      	bx	lr
 8000c6a:	bf00      	nop

08000c6c <__gnu_Unwind_Save_VFP_D>:
 8000c6c:	ec80 0b20 	vstmia	r0, {d0-d15}
 8000c70:	4770      	bx	lr
 8000c72:	bf00      	nop

08000c74 <__gnu_Unwind_Restore_VFP_D_16_to_31>:
 8000c74:	ecd0 0b20 	vldmia	r0, {d16-d31}
 8000c78:	4770      	bx	lr
 8000c7a:	bf00      	nop

08000c7c <__gnu_Unwind_Save_VFP_D_16_to_31>:
 8000c7c:	ecc0 0b20 	vstmia	r0, {d16-d31}
 8000c80:	4770      	bx	lr
 8000c82:	bf00      	nop

08000c84 <__gnu_Unwind_Restore_WMMXD>:
 8000c84:	ecf0 0102 	ldfe	f0, [r0], #8
 8000c88:	ecf0 1102 	ldfe	f1, [r0], #8
 8000c8c:	ecf0 2102 	ldfe	f2, [r0], #8
 8000c90:	ecf0 3102 	ldfe	f3, [r0], #8
 8000c94:	ecf0 4102 	ldfe	f4, [r0], #8
 8000c98:	ecf0 5102 	ldfe	f5, [r0], #8
 8000c9c:	ecf0 6102 	ldfe	f6, [r0], #8
 8000ca0:	ecf0 7102 	ldfe	f7, [r0], #8
 8000ca4:	ecf0 8102 	ldfp	f0, [r0], #8
 8000ca8:	ecf0 9102 	ldfp	f1, [r0], #8
 8000cac:	ecf0 a102 	ldfp	f2, [r0], #8
 8000cb0:	ecf0 b102 	ldfp	f3, [r0], #8
 8000cb4:	ecf0 c102 	ldfp	f4, [r0], #8
 8000cb8:	ecf0 d102 	ldfp	f5, [r0], #8
 8000cbc:	ecf0 e102 	ldfp	f6, [r0], #8
 8000cc0:	ecf0 f102 	ldfp	f7, [r0], #8
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__gnu_Unwind_Save_WMMXD>:
 8000cc8:	ece0 0102 	stfe	f0, [r0], #8
 8000ccc:	ece0 1102 	stfe	f1, [r0], #8
 8000cd0:	ece0 2102 	stfe	f2, [r0], #8
 8000cd4:	ece0 3102 	stfe	f3, [r0], #8
 8000cd8:	ece0 4102 	stfe	f4, [r0], #8
 8000cdc:	ece0 5102 	stfe	f5, [r0], #8
 8000ce0:	ece0 6102 	stfe	f6, [r0], #8
 8000ce4:	ece0 7102 	stfe	f7, [r0], #8
 8000ce8:	ece0 8102 	stfp	f0, [r0], #8
 8000cec:	ece0 9102 	stfp	f1, [r0], #8
 8000cf0:	ece0 a102 	stfp	f2, [r0], #8
 8000cf4:	ece0 b102 	stfp	f3, [r0], #8
 8000cf8:	ece0 c102 	stfp	f4, [r0], #8
 8000cfc:	ece0 d102 	stfp	f5, [r0], #8
 8000d00:	ece0 e102 	stfp	f6, [r0], #8
 8000d04:	ece0 f102 	stfp	f7, [r0], #8
 8000d08:	4770      	bx	lr
 8000d0a:	bf00      	nop

08000d0c <__gnu_Unwind_Restore_WMMXC>:
 8000d0c:	fcb0 8101 	ldc2	1, cr8, [r0], #4
 8000d10:	fcb0 9101 	ldc2	1, cr9, [r0], #4
 8000d14:	fcb0 a101 	ldc2	1, cr10, [r0], #4
 8000d18:	fcb0 b101 	ldc2	1, cr11, [r0], #4
 8000d1c:	4770      	bx	lr
 8000d1e:	bf00      	nop

08000d20 <__gnu_Unwind_Save_WMMXC>:
 8000d20:	fca0 8101 	stc2	1, cr8, [r0], #4
 8000d24:	fca0 9101 	stc2	1, cr9, [r0], #4
 8000d28:	fca0 a101 	stc2	1, cr10, [r0], #4
 8000d2c:	fca0 b101 	stc2	1, cr11, [r0], #4
 8000d30:	4770      	bx	lr
 8000d32:	bf00      	nop

08000d34 <_Unwind_RaiseException>:
 8000d34:	46ec      	mov	ip, sp
 8000d36:	b500      	push	{lr}
 8000d38:	e92d 5000 	stmdb	sp!, {ip, lr}
 8000d3c:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8000d40:	f04f 0300 	mov.w	r3, #0
 8000d44:	e92d 000c 	stmdb	sp!, {r2, r3}
 8000d48:	a901      	add	r1, sp, #4
 8000d4a:	f7ff fbf3 	bl	8000534 <__gnu_Unwind_RaiseException>
 8000d4e:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8000d52:	b012      	add	sp, #72	; 0x48
 8000d54:	4770      	bx	lr
 8000d56:	bf00      	nop

08000d58 <_Unwind_Resume>:
 8000d58:	46ec      	mov	ip, sp
 8000d5a:	b500      	push	{lr}
 8000d5c:	e92d 5000 	stmdb	sp!, {ip, lr}
 8000d60:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8000d64:	f04f 0300 	mov.w	r3, #0
 8000d68:	e92d 000c 	stmdb	sp!, {r2, r3}
 8000d6c:	a901      	add	r1, sp, #4
 8000d6e:	f7ff fc1b 	bl	80005a8 <__gnu_Unwind_Resume>
 8000d72:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8000d76:	b012      	add	sp, #72	; 0x48
 8000d78:	4770      	bx	lr
 8000d7a:	bf00      	nop

08000d7c <_Unwind_Resume_or_Rethrow>:
 8000d7c:	46ec      	mov	ip, sp
 8000d7e:	b500      	push	{lr}
 8000d80:	e92d 5000 	stmdb	sp!, {ip, lr}
 8000d84:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8000d88:	f04f 0300 	mov.w	r3, #0
 8000d8c:	e92d 000c 	stmdb	sp!, {r2, r3}
 8000d90:	a901      	add	r1, sp, #4
 8000d92:	f7ff fc2b 	bl	80005ec <__gnu_Unwind_Resume_or_Rethrow>
 8000d96:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8000d9a:	b012      	add	sp, #72	; 0x48
 8000d9c:	4770      	bx	lr
 8000d9e:	bf00      	nop

08000da0 <_Unwind_ForcedUnwind>:
 8000da0:	46ec      	mov	ip, sp
 8000da2:	b500      	push	{lr}
 8000da4:	e92d 5000 	stmdb	sp!, {ip, lr}
 8000da8:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8000dac:	f04f 0300 	mov.w	r3, #0
 8000db0:	e92d 000c 	stmdb	sp!, {r2, r3}
 8000db4:	ab01      	add	r3, sp, #4
 8000db6:	f7ff fbed 	bl	8000594 <__gnu_Unwind_ForcedUnwind>
 8000dba:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8000dbe:	b012      	add	sp, #72	; 0x48
 8000dc0:	4770      	bx	lr
 8000dc2:	bf00      	nop

08000dc4 <_Unwind_Backtrace>:
 8000dc4:	46ec      	mov	ip, sp
 8000dc6:	b500      	push	{lr}
 8000dc8:	e92d 5000 	stmdb	sp!, {ip, lr}
 8000dcc:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	e92d 000c 	stmdb	sp!, {r2, r3}
 8000dd8:	aa01      	add	r2, sp, #4
 8000dda:	f7ff fc65 	bl	80006a8 <__gnu_Unwind_Backtrace>
 8000dde:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8000de2:	b012      	add	sp, #72	; 0x48
 8000de4:	4770      	bx	lr
 8000de6:	bf00      	nop

08000de8 <next_unwind_byte>:
 8000de8:	7a02      	ldrb	r2, [r0, #8]
 8000dea:	b91a      	cbnz	r2, 8000df4 <next_unwind_byte+0xc>
 8000dec:	7a43      	ldrb	r3, [r0, #9]
 8000dee:	b943      	cbnz	r3, 8000e02 <next_unwind_byte+0x1a>
 8000df0:	20b0      	movs	r0, #176	; 0xb0
 8000df2:	4770      	bx	lr
 8000df4:	6803      	ldr	r3, [r0, #0]
 8000df6:	3a01      	subs	r2, #1
 8000df8:	7202      	strb	r2, [r0, #8]
 8000dfa:	021a      	lsls	r2, r3, #8
 8000dfc:	6002      	str	r2, [r0, #0]
 8000dfe:	0e18      	lsrs	r0, r3, #24
 8000e00:	4770      	bx	lr
 8000e02:	6842      	ldr	r2, [r0, #4]
 8000e04:	3b01      	subs	r3, #1
 8000e06:	b410      	push	{r4}
 8000e08:	7243      	strb	r3, [r0, #9]
 8000e0a:	6813      	ldr	r3, [r2, #0]
 8000e0c:	2103      	movs	r1, #3
 8000e0e:	1d14      	adds	r4, r2, #4
 8000e10:	7201      	strb	r1, [r0, #8]
 8000e12:	021a      	lsls	r2, r3, #8
 8000e14:	6044      	str	r4, [r0, #4]
 8000e16:	6002      	str	r2, [r0, #0]
 8000e18:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000e1c:	0e18      	lsrs	r0, r3, #24
 8000e1e:	4770      	bx	lr

08000e20 <_Unwind_GetGR.constprop.0>:
 8000e20:	b500      	push	{lr}
 8000e22:	b085      	sub	sp, #20
 8000e24:	aa03      	add	r2, sp, #12
 8000e26:	2300      	movs	r3, #0
 8000e28:	9200      	str	r2, [sp, #0]
 8000e2a:	4619      	mov	r1, r3
 8000e2c:	220c      	movs	r2, #12
 8000e2e:	f7ff fbed 	bl	800060c <_Unwind_VRS_Get>
 8000e32:	9803      	ldr	r0, [sp, #12]
 8000e34:	b005      	add	sp, #20
 8000e36:	f85d fb04 	ldr.w	pc, [sp], #4
 8000e3a:	bf00      	nop

08000e3c <unwind_UCB_from_context>:
 8000e3c:	e7f0      	b.n	8000e20 <_Unwind_GetGR.constprop.0>
 8000e3e:	bf00      	nop

08000e40 <__gnu_unwind_execute>:
 8000e40:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000e44:	4606      	mov	r6, r0
 8000e46:	b085      	sub	sp, #20
 8000e48:	460f      	mov	r7, r1
 8000e4a:	f04f 0800 	mov.w	r8, #0
 8000e4e:	4638      	mov	r0, r7
 8000e50:	f7ff ffca 	bl	8000de8 <next_unwind_byte>
 8000e54:	28b0      	cmp	r0, #176	; 0xb0
 8000e56:	4604      	mov	r4, r0
 8000e58:	d023      	beq.n	8000ea2 <__gnu_unwind_execute+0x62>
 8000e5a:	0605      	lsls	r5, r0, #24
 8000e5c:	d427      	bmi.n	8000eae <__gnu_unwind_execute+0x6e>
 8000e5e:	2300      	movs	r3, #0
 8000e60:	f10d 090c 	add.w	r9, sp, #12
 8000e64:	4619      	mov	r1, r3
 8000e66:	0085      	lsls	r5, r0, #2
 8000e68:	220d      	movs	r2, #13
 8000e6a:	f8cd 9000 	str.w	r9, [sp]
 8000e6e:	4630      	mov	r0, r6
 8000e70:	f7ff fbcc 	bl	800060c <_Unwind_VRS_Get>
 8000e74:	b2ed      	uxtb	r5, r5
 8000e76:	9b03      	ldr	r3, [sp, #12]
 8000e78:	f8cd 9000 	str.w	r9, [sp]
 8000e7c:	0660      	lsls	r0, r4, #25
 8000e7e:	f105 0504 	add.w	r5, r5, #4
 8000e82:	bf4c      	ite	mi
 8000e84:	1b5d      	submi	r5, r3, r5
 8000e86:	18ed      	addpl	r5, r5, r3
 8000e88:	2300      	movs	r3, #0
 8000e8a:	4619      	mov	r1, r3
 8000e8c:	220d      	movs	r2, #13
 8000e8e:	4630      	mov	r0, r6
 8000e90:	9503      	str	r5, [sp, #12]
 8000e92:	f7ff fbe1 	bl	8000658 <_Unwind_VRS_Set>
 8000e96:	4638      	mov	r0, r7
 8000e98:	f7ff ffa6 	bl	8000de8 <next_unwind_byte>
 8000e9c:	28b0      	cmp	r0, #176	; 0xb0
 8000e9e:	4604      	mov	r4, r0
 8000ea0:	d1db      	bne.n	8000e5a <__gnu_unwind_execute+0x1a>
 8000ea2:	f1b8 0f00 	cmp.w	r8, #0
 8000ea6:	f000 8095 	beq.w	8000fd4 <__gnu_unwind_execute+0x194>
 8000eaa:	2000      	movs	r0, #0
 8000eac:	e01c      	b.n	8000ee8 <__gnu_unwind_execute+0xa8>
 8000eae:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
 8000eb2:	2b80      	cmp	r3, #128	; 0x80
 8000eb4:	d05d      	beq.n	8000f72 <__gnu_unwind_execute+0x132>
 8000eb6:	2b90      	cmp	r3, #144	; 0x90
 8000eb8:	d019      	beq.n	8000eee <__gnu_unwind_execute+0xae>
 8000eba:	2ba0      	cmp	r3, #160	; 0xa0
 8000ebc:	d02c      	beq.n	8000f18 <__gnu_unwind_execute+0xd8>
 8000ebe:	2bb0      	cmp	r3, #176	; 0xb0
 8000ec0:	d03f      	beq.n	8000f42 <__gnu_unwind_execute+0x102>
 8000ec2:	2bc0      	cmp	r3, #192	; 0xc0
 8000ec4:	d06c      	beq.n	8000fa0 <__gnu_unwind_execute+0x160>
 8000ec6:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8000eca:	2bd0      	cmp	r3, #208	; 0xd0
 8000ecc:	d10b      	bne.n	8000ee6 <__gnu_unwind_execute+0xa6>
 8000ece:	f000 0207 	and.w	r2, r0, #7
 8000ed2:	3201      	adds	r2, #1
 8000ed4:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8000ed8:	2305      	movs	r3, #5
 8000eda:	2101      	movs	r1, #1
 8000edc:	4630      	mov	r0, r6
 8000ede:	f7ff fd89 	bl	80009f4 <_Unwind_VRS_Pop>
 8000ee2:	2800      	cmp	r0, #0
 8000ee4:	d0b3      	beq.n	8000e4e <__gnu_unwind_execute+0xe>
 8000ee6:	2009      	movs	r0, #9
 8000ee8:	b005      	add	sp, #20
 8000eea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000eee:	f000 030d 	and.w	r3, r0, #13
 8000ef2:	2b0d      	cmp	r3, #13
 8000ef4:	d0f7      	beq.n	8000ee6 <__gnu_unwind_execute+0xa6>
 8000ef6:	ad03      	add	r5, sp, #12
 8000ef8:	2300      	movs	r3, #0
 8000efa:	f000 020f 	and.w	r2, r0, #15
 8000efe:	4619      	mov	r1, r3
 8000f00:	9500      	str	r5, [sp, #0]
 8000f02:	4630      	mov	r0, r6
 8000f04:	f7ff fb82 	bl	800060c <_Unwind_VRS_Get>
 8000f08:	2300      	movs	r3, #0
 8000f0a:	9500      	str	r5, [sp, #0]
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	220d      	movs	r2, #13
 8000f10:	4630      	mov	r0, r6
 8000f12:	f7ff fba1 	bl	8000658 <_Unwind_VRS_Set>
 8000f16:	e79a      	b.n	8000e4e <__gnu_unwind_execute+0xe>
 8000f18:	43c2      	mvns	r2, r0
 8000f1a:	f002 0307 	and.w	r3, r2, #7
 8000f1e:	f44f 627f 	mov.w	r2, #4080	; 0xff0
 8000f22:	411a      	asrs	r2, r3
 8000f24:	0701      	lsls	r1, r0, #28
 8000f26:	f402 627f 	and.w	r2, r2, #4080	; 0xff0
 8000f2a:	f04f 0300 	mov.w	r3, #0
 8000f2e:	bf48      	it	mi
 8000f30:	f442 4280 	orrmi.w	r2, r2, #16384	; 0x4000
 8000f34:	4619      	mov	r1, r3
 8000f36:	4630      	mov	r0, r6
 8000f38:	f7ff fd5c 	bl	80009f4 <_Unwind_VRS_Pop>
 8000f3c:	2800      	cmp	r0, #0
 8000f3e:	d1d2      	bne.n	8000ee6 <__gnu_unwind_execute+0xa6>
 8000f40:	e785      	b.n	8000e4e <__gnu_unwind_execute+0xe>
 8000f42:	28b1      	cmp	r0, #177	; 0xb1
 8000f44:	d057      	beq.n	8000ff6 <__gnu_unwind_execute+0x1b6>
 8000f46:	28b2      	cmp	r0, #178	; 0xb2
 8000f48:	d068      	beq.n	800101c <__gnu_unwind_execute+0x1dc>
 8000f4a:	28b3      	cmp	r0, #179	; 0xb3
 8000f4c:	f000 8095 	beq.w	800107a <__gnu_unwind_execute+0x23a>
 8000f50:	f000 03fc 	and.w	r3, r0, #252	; 0xfc
 8000f54:	2bb4      	cmp	r3, #180	; 0xb4
 8000f56:	d0c6      	beq.n	8000ee6 <__gnu_unwind_execute+0xa6>
 8000f58:	f000 0207 	and.w	r2, r0, #7
 8000f5c:	3201      	adds	r2, #1
 8000f5e:	2301      	movs	r3, #1
 8000f60:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8000f64:	4619      	mov	r1, r3
 8000f66:	4630      	mov	r0, r6
 8000f68:	f7ff fd44 	bl	80009f4 <_Unwind_VRS_Pop>
 8000f6c:	2800      	cmp	r0, #0
 8000f6e:	d1ba      	bne.n	8000ee6 <__gnu_unwind_execute+0xa6>
 8000f70:	e76d      	b.n	8000e4e <__gnu_unwind_execute+0xe>
 8000f72:	4638      	mov	r0, r7
 8000f74:	f7ff ff38 	bl	8000de8 <next_unwind_byte>
 8000f78:	0224      	lsls	r4, r4, #8
 8000f7a:	4304      	orrs	r4, r0
 8000f7c:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 8000f80:	d0b1      	beq.n	8000ee6 <__gnu_unwind_execute+0xa6>
 8000f82:	0124      	lsls	r4, r4, #4
 8000f84:	2300      	movs	r3, #0
 8000f86:	b2a2      	uxth	r2, r4
 8000f88:	4619      	mov	r1, r3
 8000f8a:	4630      	mov	r0, r6
 8000f8c:	f7ff fd32 	bl	80009f4 <_Unwind_VRS_Pop>
 8000f90:	2800      	cmp	r0, #0
 8000f92:	d1a8      	bne.n	8000ee6 <__gnu_unwind_execute+0xa6>
 8000f94:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 8000f98:	bf18      	it	ne
 8000f9a:	f04f 0801 	movne.w	r8, #1
 8000f9e:	e756      	b.n	8000e4e <__gnu_unwind_execute+0xe>
 8000fa0:	28c6      	cmp	r0, #198	; 0xc6
 8000fa2:	d07d      	beq.n	80010a0 <__gnu_unwind_execute+0x260>
 8000fa4:	28c7      	cmp	r0, #199	; 0xc7
 8000fa6:	f000 8086 	beq.w	80010b6 <__gnu_unwind_execute+0x276>
 8000faa:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8000fae:	2bc0      	cmp	r3, #192	; 0xc0
 8000fb0:	f000 8094 	beq.w	80010dc <__gnu_unwind_execute+0x29c>
 8000fb4:	28c8      	cmp	r0, #200	; 0xc8
 8000fb6:	f000 809f 	beq.w	80010f8 <__gnu_unwind_execute+0x2b8>
 8000fba:	28c9      	cmp	r0, #201	; 0xc9
 8000fbc:	d193      	bne.n	8000ee6 <__gnu_unwind_execute+0xa6>
 8000fbe:	4638      	mov	r0, r7
 8000fc0:	f7ff ff12 	bl	8000de8 <next_unwind_byte>
 8000fc4:	0302      	lsls	r2, r0, #12
 8000fc6:	f000 000f 	and.w	r0, r0, #15
 8000fca:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
 8000fce:	3001      	adds	r0, #1
 8000fd0:	4302      	orrs	r2, r0
 8000fd2:	e781      	b.n	8000ed8 <__gnu_unwind_execute+0x98>
 8000fd4:	ac03      	add	r4, sp, #12
 8000fd6:	4643      	mov	r3, r8
 8000fd8:	220e      	movs	r2, #14
 8000fda:	4641      	mov	r1, r8
 8000fdc:	9400      	str	r4, [sp, #0]
 8000fde:	4630      	mov	r0, r6
 8000fe0:	f7ff fb14 	bl	800060c <_Unwind_VRS_Get>
 8000fe4:	9400      	str	r4, [sp, #0]
 8000fe6:	4630      	mov	r0, r6
 8000fe8:	4643      	mov	r3, r8
 8000fea:	220f      	movs	r2, #15
 8000fec:	4641      	mov	r1, r8
 8000fee:	f7ff fb33 	bl	8000658 <_Unwind_VRS_Set>
 8000ff2:	4640      	mov	r0, r8
 8000ff4:	e778      	b.n	8000ee8 <__gnu_unwind_execute+0xa8>
 8000ff6:	4638      	mov	r0, r7
 8000ff8:	f7ff fef6 	bl	8000de8 <next_unwind_byte>
 8000ffc:	2800      	cmp	r0, #0
 8000ffe:	f43f af72 	beq.w	8000ee6 <__gnu_unwind_execute+0xa6>
 8001002:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8001006:	f47f af6e 	bne.w	8000ee6 <__gnu_unwind_execute+0xa6>
 800100a:	4602      	mov	r2, r0
 800100c:	4619      	mov	r1, r3
 800100e:	4630      	mov	r0, r6
 8001010:	f7ff fcf0 	bl	80009f4 <_Unwind_VRS_Pop>
 8001014:	2800      	cmp	r0, #0
 8001016:	f47f af66 	bne.w	8000ee6 <__gnu_unwind_execute+0xa6>
 800101a:	e718      	b.n	8000e4e <__gnu_unwind_execute+0xe>
 800101c:	2300      	movs	r3, #0
 800101e:	f10d 090c 	add.w	r9, sp, #12
 8001022:	220d      	movs	r2, #13
 8001024:	4619      	mov	r1, r3
 8001026:	f8cd 9000 	str.w	r9, [sp]
 800102a:	4630      	mov	r0, r6
 800102c:	f7ff faee 	bl	800060c <_Unwind_VRS_Get>
 8001030:	4638      	mov	r0, r7
 8001032:	f7ff fed9 	bl	8000de8 <next_unwind_byte>
 8001036:	0602      	lsls	r2, r0, #24
 8001038:	f04f 0402 	mov.w	r4, #2
 800103c:	d50c      	bpl.n	8001058 <__gnu_unwind_execute+0x218>
 800103e:	9b03      	ldr	r3, [sp, #12]
 8001040:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8001044:	40a0      	lsls	r0, r4
 8001046:	4403      	add	r3, r0
 8001048:	4638      	mov	r0, r7
 800104a:	9303      	str	r3, [sp, #12]
 800104c:	f7ff fecc 	bl	8000de8 <next_unwind_byte>
 8001050:	0603      	lsls	r3, r0, #24
 8001052:	f104 0407 	add.w	r4, r4, #7
 8001056:	d4f2      	bmi.n	800103e <__gnu_unwind_execute+0x1fe>
 8001058:	9b03      	ldr	r3, [sp, #12]
 800105a:	f8cd 9000 	str.w	r9, [sp]
 800105e:	f000 027f 	and.w	r2, r0, #127	; 0x7f
 8001062:	40a2      	lsls	r2, r4
 8001064:	f503 7401 	add.w	r4, r3, #516	; 0x204
 8001068:	2300      	movs	r3, #0
 800106a:	4414      	add	r4, r2
 800106c:	4619      	mov	r1, r3
 800106e:	220d      	movs	r2, #13
 8001070:	4630      	mov	r0, r6
 8001072:	9403      	str	r4, [sp, #12]
 8001074:	f7ff faf0 	bl	8000658 <_Unwind_VRS_Set>
 8001078:	e6e9      	b.n	8000e4e <__gnu_unwind_execute+0xe>
 800107a:	4638      	mov	r0, r7
 800107c:	f7ff feb4 	bl	8000de8 <next_unwind_byte>
 8001080:	0301      	lsls	r1, r0, #12
 8001082:	f000 000f 	and.w	r0, r0, #15
 8001086:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 800108a:	1c42      	adds	r2, r0, #1
 800108c:	2301      	movs	r3, #1
 800108e:	430a      	orrs	r2, r1
 8001090:	4630      	mov	r0, r6
 8001092:	4619      	mov	r1, r3
 8001094:	f7ff fcae 	bl	80009f4 <_Unwind_VRS_Pop>
 8001098:	2800      	cmp	r0, #0
 800109a:	f47f af24 	bne.w	8000ee6 <__gnu_unwind_execute+0xa6>
 800109e:	e6d6      	b.n	8000e4e <__gnu_unwind_execute+0xe>
 80010a0:	4638      	mov	r0, r7
 80010a2:	f7ff fea1 	bl	8000de8 <next_unwind_byte>
 80010a6:	0301      	lsls	r1, r0, #12
 80010a8:	f000 000f 	and.w	r0, r0, #15
 80010ac:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 80010b0:	1c42      	adds	r2, r0, #1
 80010b2:	2303      	movs	r3, #3
 80010b4:	e7eb      	b.n	800108e <__gnu_unwind_execute+0x24e>
 80010b6:	4638      	mov	r0, r7
 80010b8:	f7ff fe96 	bl	8000de8 <next_unwind_byte>
 80010bc:	2800      	cmp	r0, #0
 80010be:	f43f af12 	beq.w	8000ee6 <__gnu_unwind_execute+0xa6>
 80010c2:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 80010c6:	f47f af0e 	bne.w	8000ee6 <__gnu_unwind_execute+0xa6>
 80010ca:	4602      	mov	r2, r0
 80010cc:	2104      	movs	r1, #4
 80010ce:	4630      	mov	r0, r6
 80010d0:	f7ff fc90 	bl	80009f4 <_Unwind_VRS_Pop>
 80010d4:	2800      	cmp	r0, #0
 80010d6:	f47f af06 	bne.w	8000ee6 <__gnu_unwind_execute+0xa6>
 80010da:	e6b8      	b.n	8000e4e <__gnu_unwind_execute+0xe>
 80010dc:	f000 020f 	and.w	r2, r0, #15
 80010e0:	3201      	adds	r2, #1
 80010e2:	2303      	movs	r3, #3
 80010e4:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
 80010e8:	4619      	mov	r1, r3
 80010ea:	4630      	mov	r0, r6
 80010ec:	f7ff fc82 	bl	80009f4 <_Unwind_VRS_Pop>
 80010f0:	2800      	cmp	r0, #0
 80010f2:	f47f aef8 	bne.w	8000ee6 <__gnu_unwind_execute+0xa6>
 80010f6:	e6aa      	b.n	8000e4e <__gnu_unwind_execute+0xe>
 80010f8:	4638      	mov	r0, r7
 80010fa:	f7ff fe75 	bl	8000de8 <next_unwind_byte>
 80010fe:	f000 02f0 	and.w	r2, r0, #240	; 0xf0
 8001102:	f000 030f 	and.w	r3, r0, #15
 8001106:	3210      	adds	r2, #16
 8001108:	3301      	adds	r3, #1
 800110a:	ea43 3202 	orr.w	r2, r3, r2, lsl #12
 800110e:	e6e3      	b.n	8000ed8 <__gnu_unwind_execute+0x98>

08001110 <__gnu_unwind_frame>:
 8001110:	b510      	push	{r4, lr}
 8001112:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8001114:	b084      	sub	sp, #16
 8001116:	685a      	ldr	r2, [r3, #4]
 8001118:	2003      	movs	r0, #3
 800111a:	f88d 000c 	strb.w	r0, [sp, #12]
 800111e:	79dc      	ldrb	r4, [r3, #7]
 8001120:	f88d 400d 	strb.w	r4, [sp, #13]
 8001124:	0212      	lsls	r2, r2, #8
 8001126:	3308      	adds	r3, #8
 8001128:	4608      	mov	r0, r1
 800112a:	a901      	add	r1, sp, #4
 800112c:	9201      	str	r2, [sp, #4]
 800112e:	9302      	str	r3, [sp, #8]
 8001130:	f7ff fe86 	bl	8000e40 <__gnu_unwind_execute>
 8001134:	b004      	add	sp, #16
 8001136:	bd10      	pop	{r4, pc}

08001138 <_Unwind_GetRegionStart>:
 8001138:	b508      	push	{r3, lr}
 800113a:	f7ff fe7f 	bl	8000e3c <unwind_UCB_from_context>
 800113e:	6c80      	ldr	r0, [r0, #72]	; 0x48
 8001140:	bd08      	pop	{r3, pc}
 8001142:	bf00      	nop

08001144 <_Unwind_GetLanguageSpecificData>:
 8001144:	b508      	push	{r3, lr}
 8001146:	f7ff fe79 	bl	8000e3c <unwind_UCB_from_context>
 800114a:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 800114c:	79c3      	ldrb	r3, [r0, #7]
 800114e:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8001152:	3008      	adds	r0, #8
 8001154:	bd08      	pop	{r3, pc}
 8001156:	bf00      	nop

08001158 <_Unwind_GetTextRelBase>:
 8001158:	b508      	push	{r3, lr}
 800115a:	f004 fce3 	bl	8005b24 <abort>
 800115e:	bf00      	nop

08001160 <_Unwind_GetDataRelBase>:
 8001160:	b508      	push	{r3, lr}
 8001162:	f7ff fff9 	bl	8001158 <_Unwind_GetTextRelBase>
 8001166:	bf00      	nop

08001168 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800116c:	4a08      	ldr	r2, [pc, #32]	; (8001190 <HAL_Init+0x28>)
 800116e:	4b08      	ldr	r3, [pc, #32]	; (8001190 <HAL_Init+0x28>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	f043 0310 	orr.w	r3, r3, #16
 8001176:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001178:	2003      	movs	r0, #3
 800117a:	f001 f849 	bl	8002210 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800117e:	2000      	movs	r0, #0
 8001180:	f000 f808 	bl	8001194 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001184:	f003 fada 	bl	800473c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001188:	2300      	movs	r3, #0
}
 800118a:	4618      	mov	r0, r3
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	40022000 	.word	0x40022000

08001194 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b082      	sub	sp, #8
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800119c:	4b12      	ldr	r3, [pc, #72]	; (80011e8 <HAL_InitTick+0x54>)
 800119e:	681a      	ldr	r2, [r3, #0]
 80011a0:	4b12      	ldr	r3, [pc, #72]	; (80011ec <HAL_InitTick+0x58>)
 80011a2:	781b      	ldrb	r3, [r3, #0]
 80011a4:	4619      	mov	r1, r3
 80011a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80011ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80011b2:	4618      	mov	r0, r3
 80011b4:	f001 f861 	bl	800227a <HAL_SYSTICK_Config>
 80011b8:	4603      	mov	r3, r0
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d001      	beq.n	80011c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80011be:	2301      	movs	r3, #1
 80011c0:	e00e      	b.n	80011e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	2b0f      	cmp	r3, #15
 80011c6:	d80a      	bhi.n	80011de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011c8:	2200      	movs	r2, #0
 80011ca:	6879      	ldr	r1, [r7, #4]
 80011cc:	f04f 30ff 	mov.w	r0, #4294967295
 80011d0:	f001 f829 	bl	8002226 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011d4:	4a06      	ldr	r2, [pc, #24]	; (80011f0 <HAL_InitTick+0x5c>)
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80011da:	2300      	movs	r3, #0
 80011dc:	e000      	b.n	80011e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80011de:	2301      	movs	r3, #1
}
 80011e0:	4618      	mov	r0, r3
 80011e2:	3708      	adds	r7, #8
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	20000008 	.word	0x20000008
 80011ec:	20000004 	.word	0x20000004
 80011f0:	20000000 	.word	0x20000000

080011f4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011f4:	b480      	push	{r7}
 80011f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011f8:	4b06      	ldr	r3, [pc, #24]	; (8001214 <HAL_IncTick+0x20>)
 80011fa:	781b      	ldrb	r3, [r3, #0]
 80011fc:	461a      	mov	r2, r3
 80011fe:	4b06      	ldr	r3, [pc, #24]	; (8001218 <HAL_IncTick+0x24>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	4413      	add	r3, r2
 8001204:	4a04      	ldr	r2, [pc, #16]	; (8001218 <HAL_IncTick+0x24>)
 8001206:	6013      	str	r3, [r2, #0]
}
 8001208:	bf00      	nop
 800120a:	46bd      	mov	sp, r7
 800120c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001210:	4770      	bx	lr
 8001212:	bf00      	nop
 8001214:	20000004 	.word	0x20000004
 8001218:	2000009c 	.word	0x2000009c

0800121c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800121c:	b480      	push	{r7}
 800121e:	af00      	add	r7, sp, #0
  return uwTick;  
 8001220:	4b03      	ldr	r3, [pc, #12]	; (8001230 <HAL_GetTick+0x14>)
 8001222:	681b      	ldr	r3, [r3, #0]
}
 8001224:	4618      	mov	r0, r3
 8001226:	46bd      	mov	sp, r7
 8001228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122c:	4770      	bx	lr
 800122e:	bf00      	nop
 8001230:	2000009c 	.word	0x2000009c

08001234 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001234:	b480      	push	{r7}
 8001236:	b083      	sub	sp, #12
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800123c:	bf00      	nop
 800123e:	370c      	adds	r7, #12
 8001240:	46bd      	mov	sp, r7
 8001242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001246:	4770      	bx	lr

08001248 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001248:	b480      	push	{r7}
 800124a:	b083      	sub	sp, #12
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001250:	bf00      	nop
 8001252:	370c      	adds	r7, #12
 8001254:	46bd      	mov	sp, r7
 8001256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125a:	4770      	bx	lr

0800125c <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b09c      	sub	sp, #112	; 0x70
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001264:	2300      	movs	r3, #0
 8001266:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 800126a:	2300      	movs	r3, #0
 800126c:	66bb      	str	r3, [r7, #104]	; 0x68
  __IO uint32_t wait_loop_index = 0U;
 800126e:	2300      	movs	r3, #0
 8001270:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	2b00      	cmp	r3, #0
 8001276:	d101      	bne.n	800127c <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8001278:	2301      	movs	r3, #1
 800127a:	e170      	b.n	800155e <HAL_ADC_Init+0x302>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	691b      	ldr	r3, [r3, #16]
 8001280:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001286:	f003 0310 	and.w	r3, r3, #16
 800128a:	2b00      	cmp	r3, #0
 800128c:	d176      	bne.n	800137c <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001292:	2b00      	cmp	r3, #0
 8001294:	d152      	bne.n	800133c <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	2200      	movs	r2, #0
 800129a:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	2200      	movs	r2, #0
 80012a0:	651a      	str	r2, [r3, #80]	; 0x50
      hadc->InjectionConfig.ContextQueue = 0U;
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	2200      	movs	r2, #0
 80012a6:	64da      	str	r2, [r3, #76]	; 0x4c
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	2200      	movs	r2, #0
 80012ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      
      /* Init the low level hardware */
      HAL_ADC_MspInit(hadc);
 80012b0:	6878      	ldr	r0, [r7, #4]
 80012b2:	f003 f8d9 	bl	8004468 <HAL_ADC_MspInit>
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	689b      	ldr	r3, [r3, #8]
 80012bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d13b      	bne.n	800133c <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 80012c4:	6878      	ldr	r0, [r7, #4]
 80012c6:	f000 fe79 	bl	8001fbc <ADC_Disable>
 80012ca:	4603      	mov	r3, r0
 80012cc:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012d4:	f003 0310 	and.w	r3, r3, #16
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d12f      	bne.n	800133c <HAL_ADC_Init+0xe0>
 80012dc:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d12b      	bne.n	800133c <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012e8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80012ec:	f023 0302 	bic.w	r3, r3, #2
 80012f0:	f043 0202 	orr.w	r2, r3, #2
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	645a      	str	r2, [r3, #68]	; 0x44
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	687a      	ldr	r2, [r7, #4]
 80012fe:	6812      	ldr	r2, [r2, #0]
 8001300:	6892      	ldr	r2, [r2, #8]
 8001302:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001306:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	687a      	ldr	r2, [r7, #4]
 800130e:	6812      	ldr	r2, [r2, #0]
 8001310:	6892      	ldr	r2, [r2, #8]
 8001312:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001316:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001318:	4b93      	ldr	r3, [pc, #588]	; (8001568 <HAL_ADC_Init+0x30c>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	4a93      	ldr	r2, [pc, #588]	; (800156c <HAL_ADC_Init+0x310>)
 800131e:	fba2 2303 	umull	r2, r3, r2, r3
 8001322:	0c9a      	lsrs	r2, r3, #18
 8001324:	4613      	mov	r3, r2
 8001326:	009b      	lsls	r3, r3, #2
 8001328:	4413      	add	r3, r2
 800132a:	005b      	lsls	r3, r3, #1
 800132c:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0U)
 800132e:	e002      	b.n	8001336 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	3b01      	subs	r3, #1
 8001334:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0U)
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	2b00      	cmp	r3, #0
 800133a:	d1f9      	bne.n	8001330 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	689b      	ldr	r3, [r3, #8]
 8001342:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001346:	2b00      	cmp	r3, #0
 8001348:	d007      	beq.n	800135a <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	689b      	ldr	r3, [r3, #8]
 8001350:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001354:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001358:	d110      	bne.n	800137c <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800135e:	f023 0312 	bic.w	r3, r3, #18
 8001362:	f043 0210 	orr.w	r2, r3, #16
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	645a      	str	r2, [r3, #68]	; 0x44
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800136e:	f043 0201 	orr.w	r2, r3, #1
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	649a      	str	r2, [r3, #72]	; 0x48
      
      tmp_hal_status = HAL_ERROR;
 8001376:	2301      	movs	r3, #1
 8001378:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001380:	f003 0310 	and.w	r3, r3, #16
 8001384:	2b00      	cmp	r3, #0
 8001386:	f040 80dd 	bne.w	8001544 <HAL_ADC_Init+0x2e8>
 800138a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800138e:	2b00      	cmp	r3, #0
 8001390:	f040 80d8 	bne.w	8001544 <HAL_ADC_Init+0x2e8>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	689b      	ldr	r3, [r3, #8]
 800139a:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 800139e:	2b00      	cmp	r3, #0
 80013a0:	f040 80d0 	bne.w	8001544 <HAL_ADC_Init+0x2e8>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013a8:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80013ac:	f043 0202 	orr.w	r2, r3, #2
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80013b4:	4b6e      	ldr	r3, [pc, #440]	; (8001570 <HAL_ADC_Init+0x314>)
 80013b6:	667b      	str	r3, [r7, #100]	; 0x64
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80013c0:	d102      	bne.n	80013c8 <HAL_ADC_Init+0x16c>
 80013c2:	4b6c      	ldr	r3, [pc, #432]	; (8001574 <HAL_ADC_Init+0x318>)
 80013c4:	613b      	str	r3, [r7, #16]
 80013c6:	e002      	b.n	80013ce <HAL_ADC_Init+0x172>
 80013c8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80013cc:	613b      	str	r3, [r7, #16]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	689b      	ldr	r3, [r3, #8]
 80013d4:	f003 0303 	and.w	r3, r3, #3
 80013d8:	2b01      	cmp	r3, #1
 80013da:	d108      	bne.n	80013ee <HAL_ADC_Init+0x192>
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f003 0301 	and.w	r3, r3, #1
 80013e6:	2b01      	cmp	r3, #1
 80013e8:	d101      	bne.n	80013ee <HAL_ADC_Init+0x192>
 80013ea:	2301      	movs	r3, #1
 80013ec:	e000      	b.n	80013f0 <HAL_ADC_Init+0x194>
 80013ee:	2300      	movs	r3, #0
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d11c      	bne.n	800142e <HAL_ADC_Init+0x1d2>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80013f4:	693b      	ldr	r3, [r7, #16]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d010      	beq.n	800141c <HAL_ADC_Init+0x1c0>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80013fa:	693b      	ldr	r3, [r7, #16]
 80013fc:	689b      	ldr	r3, [r3, #8]
 80013fe:	f003 0303 	and.w	r3, r3, #3
 8001402:	2b01      	cmp	r3, #1
 8001404:	d107      	bne.n	8001416 <HAL_ADC_Init+0x1ba>
 8001406:	693b      	ldr	r3, [r7, #16]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	f003 0301 	and.w	r3, r3, #1
 800140e:	2b01      	cmp	r3, #1
 8001410:	d101      	bne.n	8001416 <HAL_ADC_Init+0x1ba>
 8001412:	2301      	movs	r3, #1
 8001414:	e000      	b.n	8001418 <HAL_ADC_Init+0x1bc>
 8001416:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001418:	2b00      	cmp	r3, #0
 800141a:	d108      	bne.n	800142e <HAL_ADC_Init+0x1d2>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 800141c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800141e:	689b      	ldr	r3, [r3, #8]
 8001420:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	685b      	ldr	r3, [r3, #4]
 8001428:	431a      	orrs	r2, r3
 800142a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800142c:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS(hadc->Init.ContinuousConvMode) |
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	69db      	ldr	r3, [r3, #28]
 8001432:	035a      	lsls	r2, r3, #13
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001438:	2b01      	cmp	r3, #1
 800143a:	d002      	beq.n	8001442 <HAL_ADC_Init+0x1e6>
 800143c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001440:	e000      	b.n	8001444 <HAL_ADC_Init+0x1e8>
 8001442:	2300      	movs	r3, #0
 8001444:	431a      	orrs	r2, r3
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	68db      	ldr	r3, [r3, #12]
 800144a:	431a      	orrs	r2, r3
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	689b      	ldr	r3, [r3, #8]
 8001450:	4313      	orrs	r3, r2
 8001452:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8001454:	4313      	orrs	r3, r2
 8001456:	66bb      	str	r3, [r7, #104]	; 0x68
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800145c:	2b01      	cmp	r3, #1
 800145e:	d11b      	bne.n	8001498 <HAL_ADC_Init+0x23c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	69db      	ldr	r3, [r3, #28]
 8001464:	2b00      	cmp	r3, #0
 8001466:	d109      	bne.n	800147c <HAL_ADC_Init+0x220>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800146c:	3b01      	subs	r3, #1
 800146e:	045a      	lsls	r2, r3, #17
 8001470:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001472:	4313      	orrs	r3, r2
 8001474:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001478:	66bb      	str	r3, [r7, #104]	; 0x68
 800147a:	e00d      	b.n	8001498 <HAL_ADC_Init+0x23c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001480:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8001484:	f043 0220 	orr.w	r2, r3, #32
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	645a      	str	r2, [r3, #68]	; 0x44
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001490:	f043 0201 	orr.w	r2, r3, #1
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	649a      	str	r2, [r3, #72]	; 0x48
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800149c:	2b01      	cmp	r3, #1
 800149e:	d007      	beq.n	80014b0 <HAL_ADC_Init+0x254>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014a8:	4313      	orrs	r3, r2
 80014aa:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80014ac:	4313      	orrs	r3, r2
 80014ae:	66bb      	str	r3, [r7, #104]	; 0x68
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	689b      	ldr	r3, [r3, #8]
 80014b6:	f003 030c 	and.w	r3, r3, #12
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d113      	bne.n	80014e6 <HAL_ADC_Init+0x28a>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681a      	ldr	r2, [r3, #0]
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	68db      	ldr	r3, [r3, #12]
 80014c8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80014cc:	f023 0302 	bic.w	r3, r3, #2
 80014d0:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT(hadc->Init.LowPowerAutoWait)       |
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	699b      	ldr	r3, [r3, #24]
 80014d6:	039a      	lsls	r2, r3, #14
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80014dc:	005b      	lsls	r3, r3, #1
 80014de:	4313      	orrs	r3, r2
 80014e0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80014e2:	4313      	orrs	r3, r2
 80014e4:	66bb      	str	r3, [r7, #104]	; 0x68
                       ADC_CFGR_DMACONTREQ(hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681a      	ldr	r2, [r3, #0]
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	68d9      	ldr	r1, [r3, #12]
 80014f0:	4b21      	ldr	r3, [pc, #132]	; (8001578 <HAL_ADC_Init+0x31c>)
 80014f2:	400b      	ands	r3, r1
 80014f4:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80014f6:	430b      	orrs	r3, r1
 80014f8:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	691b      	ldr	r3, [r3, #16]
 80014fe:	2b01      	cmp	r3, #1
 8001500:	d10c      	bne.n	800151c <HAL_ADC_Init+0x2c0>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	687a      	ldr	r2, [r7, #4]
 8001508:	6812      	ldr	r2, [r2, #0]
 800150a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800150c:	f022 010f 	bic.w	r1, r2, #15
 8001510:	687a      	ldr	r2, [r7, #4]
 8001512:	6a12      	ldr	r2, [r2, #32]
 8001514:	3a01      	subs	r2, #1
 8001516:	430a      	orrs	r2, r1
 8001518:	631a      	str	r2, [r3, #48]	; 0x30
 800151a:	e007      	b.n	800152c <HAL_ADC_Init+0x2d0>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	687a      	ldr	r2, [r7, #4]
 8001522:	6812      	ldr	r2, [r2, #0]
 8001524:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001526:	f022 020f 	bic.w	r2, r2, #15
 800152a:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	2200      	movs	r2, #0
 8001530:	649a      	str	r2, [r3, #72]	; 0x48
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001536:	f023 0303 	bic.w	r3, r3, #3
 800153a:	f043 0201 	orr.w	r2, r3, #1
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	645a      	str	r2, [r3, #68]	; 0x44
 8001542:	e00a      	b.n	800155a <HAL_ADC_Init+0x2fe>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001548:	f023 0312 	bic.w	r3, r3, #18
 800154c:	f043 0210 	orr.w	r2, r3, #16
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	645a      	str	r2, [r3, #68]	; 0x44
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8001554:	2301      	movs	r3, #1
 8001556:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 800155a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 800155e:	4618      	mov	r0, r3
 8001560:	3770      	adds	r7, #112	; 0x70
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	20000008 	.word	0x20000008
 800156c:	431bde83 	.word	0x431bde83
 8001570:	50000300 	.word	0x50000300
 8001574:	50000100 	.word	0x50000100
 8001578:	fff0c007 	.word	0xfff0c007

0800157c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b086      	sub	sp, #24
 8001580:	af00      	add	r7, sp, #0
 8001582:	60f8      	str	r0, [r7, #12]
 8001584:	60b9      	str	r1, [r7, #8]
 8001586:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001588:	2300      	movs	r3, #0
 800158a:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	689b      	ldr	r3, [r3, #8]
 8001592:	f003 0304 	and.w	r3, r3, #4
 8001596:	2b00      	cmp	r3, #0
 8001598:	f040 80b9 	bne.w	800170e <HAL_ADC_Start_DMA+0x192>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80015a2:	2b01      	cmp	r3, #1
 80015a4:	d101      	bne.n	80015aa <HAL_ADC_Start_DMA+0x2e>
 80015a6:	2302      	movs	r3, #2
 80015a8:	e0b4      	b.n	8001714 <HAL_ADC_Start_DMA+0x198>
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	2201      	movs	r2, #1
 80015ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    
    /* Verification if multimode is disabled (for devices with several ADC)   */
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 80015b2:	4b5a      	ldr	r3, [pc, #360]	; (800171c <HAL_ADC_Start_DMA+0x1a0>)
 80015b4:	689b      	ldr	r3, [r3, #8]
 80015b6:	f003 031f 	and.w	r3, r3, #31
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	f040 80a0 	bne.w	8001700 <HAL_ADC_Start_DMA+0x184>
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80015c0:	68f8      	ldr	r0, [r7, #12]
 80015c2:	f000 fc9d 	bl	8001f00 <ADC_Enable>
 80015c6:	4603      	mov	r3, r0
 80015c8:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80015ca:	7dfb      	ldrb	r3, [r7, #23]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	f040 8092 	bne.w	80016f6 <HAL_ADC_Start_DMA+0x17a>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015d6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80015da:	f023 0301 	bic.w	r3, r3, #1
 80015de:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	645a      	str	r2, [r3, #68]	; 0x44
                          HAL_ADC_STATE_REG_BUSY);
        
        /* Set group injected state (from auto-injection) and multimode state */
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80015e6:	4b4d      	ldr	r3, [pc, #308]	; (800171c <HAL_ADC_Start_DMA+0x1a0>)
 80015e8:	689b      	ldr	r3, [r3, #8]
 80015ea:	f003 031f 	and.w	r3, r3, #31
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d004      	beq.n	80015fc <HAL_ADC_Start_DMA+0x80>
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80015fa:	d115      	bne.n	8001628 <HAL_ADC_Start_DMA+0xac>
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001600:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	645a      	str	r2, [r3, #68]	; 0x44
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	68db      	ldr	r3, [r3, #12]
 800160e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001612:	2b00      	cmp	r3, #0
 8001614:	d027      	beq.n	8001666 <HAL_ADC_Start_DMA+0xea>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800161a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800161e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	645a      	str	r2, [r3, #68]	; 0x44
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001626:	e01e      	b.n	8001666 <HAL_ADC_Start_DMA+0xea>
          }
        }
        else
        {
          /* Set ADC state (ADC slave) */
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800162c:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	645a      	str	r2, [r3, #68]	; 0x44
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800163c:	d004      	beq.n	8001648 <HAL_ADC_Start_DMA+0xcc>
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	4a37      	ldr	r2, [pc, #220]	; (8001720 <HAL_ADC_Start_DMA+0x1a4>)
 8001644:	4293      	cmp	r3, r2
 8001646:	d10e      	bne.n	8001666 <HAL_ADC_Start_DMA+0xea>
 8001648:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800164c:	68db      	ldr	r3, [r3, #12]
 800164e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001652:	2b00      	cmp	r3, #0
 8001654:	d007      	beq.n	8001666 <HAL_ADC_Start_DMA+0xea>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800165a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800165e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	645a      	str	r2, [r3, #68]	; 0x44
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800166a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800166e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001672:	d106      	bne.n	8001682 <HAL_ADC_Start_DMA+0x106>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001678:	f023 0206 	bic.w	r2, r3, #6
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	649a      	str	r2, [r3, #72]	; 0x48
 8001680:	e002      	b.n	8001688 <HAL_ADC_Start_DMA+0x10c>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	2200      	movs	r2, #0
 8001686:	649a      	str	r2, [r3, #72]	; 0x48
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	2200      	movs	r2, #0
 800168c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001694:	4a23      	ldr	r2, [pc, #140]	; (8001724 <HAL_ADC_Start_DMA+0x1a8>)
 8001696:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800169c:	4a22      	ldr	r2, [pc, #136]	; (8001728 <HAL_ADC_Start_DMA+0x1ac>)
 800169e:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80016a4:	4a21      	ldr	r2, [pc, #132]	; (800172c <HAL_ADC_Start_DMA+0x1b0>)
 80016a6:	631a      	str	r2, [r3, #48]	; 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	221c      	movs	r2, #28
 80016ae:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	68fa      	ldr	r2, [r7, #12]
 80016b6:	6812      	ldr	r2, [r2, #0]
 80016b8:	6852      	ldr	r2, [r2, #4]
 80016ba:	f042 0210 	orr.w	r2, r2, #16
 80016be:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	68fa      	ldr	r2, [r7, #12]
 80016c6:	6812      	ldr	r2, [r2, #0]
 80016c8:	68d2      	ldr	r2, [r2, #12]
 80016ca:	f042 0201 	orr.w	r2, r2, #1
 80016ce:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	3340      	adds	r3, #64	; 0x40
 80016da:	4619      	mov	r1, r3
 80016dc:	68ba      	ldr	r2, [r7, #8]
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	f000 fe1e 	bl	8002320 <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	68fa      	ldr	r2, [r7, #12]
 80016ea:	6812      	ldr	r2, [r2, #0]
 80016ec:	6892      	ldr	r2, [r2, #8]
 80016ee:	f042 0204 	orr.w	r2, r2, #4
 80016f2:	609a      	str	r2, [r3, #8]
 80016f4:	e00d      	b.n	8001712 <HAL_ADC_Start_DMA+0x196>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	2200      	movs	r2, #0
 80016fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80016fe:	e008      	b.n	8001712 <HAL_ADC_Start_DMA+0x196>
      }
    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8001700:	2301      	movs	r3, #1
 8001702:	75fb      	strb	r3, [r7, #23]
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	2200      	movs	r2, #0
 8001708:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800170c:	e001      	b.n	8001712 <HAL_ADC_Start_DMA+0x196>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800170e:	2302      	movs	r3, #2
 8001710:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001712:	7dfb      	ldrb	r3, [r7, #23]
}
 8001714:	4618      	mov	r0, r3
 8001716:	3718      	adds	r7, #24
 8001718:	46bd      	mov	sp, r7
 800171a:	bd80      	pop	{r7, pc}
 800171c:	50000300 	.word	0x50000300
 8001720:	50000100 	.word	0x50000100
 8001724:	08001e35 	.word	0x08001e35
 8001728:	08001eaf 	.word	0x08001eaf
 800172c:	08001ecb 	.word	0x08001ecb

08001730 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001730:	b490      	push	{r4, r7}
 8001732:	b09c      	sub	sp, #112	; 0x70
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
 8001738:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800173a:	2300      	movs	r3, #0
 800173c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8001740:	2300      	movs	r3, #0
 8001742:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800174a:	2b01      	cmp	r3, #1
 800174c:	d101      	bne.n	8001752 <HAL_ADC_ConfigChannel+0x22>
 800174e:	2302      	movs	r3, #2
 8001750:	e2a3      	b.n	8001c9a <HAL_ADC_ConfigChannel+0x56a>
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	2201      	movs	r2, #1
 8001756:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	689b      	ldr	r3, [r3, #8]
 8001760:	f003 0304 	and.w	r3, r3, #4
 8001764:	2b00      	cmp	r3, #0
 8001766:	f040 8287 	bne.w	8001c78 <HAL_ADC_ConfigChannel+0x548>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	685b      	ldr	r3, [r3, #4]
 800176e:	2b04      	cmp	r3, #4
 8001770:	d81c      	bhi.n	80017ac <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	6819      	ldr	r1, [r3, #0]
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	685a      	ldr	r2, [r3, #4]
 8001780:	4613      	mov	r3, r2
 8001782:	005b      	lsls	r3, r3, #1
 8001784:	4413      	add	r3, r2
 8001786:	005b      	lsls	r3, r3, #1
 8001788:	461a      	mov	r2, r3
 800178a:	231f      	movs	r3, #31
 800178c:	4093      	lsls	r3, r2
 800178e:	43db      	mvns	r3, r3
 8001790:	4018      	ands	r0, r3
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	681c      	ldr	r4, [r3, #0]
 8001796:	683b      	ldr	r3, [r7, #0]
 8001798:	685a      	ldr	r2, [r3, #4]
 800179a:	4613      	mov	r3, r2
 800179c:	005b      	lsls	r3, r3, #1
 800179e:	4413      	add	r3, r2
 80017a0:	005b      	lsls	r3, r3, #1
 80017a2:	fa04 f303 	lsl.w	r3, r4, r3
 80017a6:	4303      	orrs	r3, r0
 80017a8:	630b      	str	r3, [r1, #48]	; 0x30
 80017aa:	e063      	b.n	8001874 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 80017ac:	683b      	ldr	r3, [r7, #0]
 80017ae:	685b      	ldr	r3, [r3, #4]
 80017b0:	2b09      	cmp	r3, #9
 80017b2:	d81e      	bhi.n	80017f2 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	6819      	ldr	r1, [r3, #0]
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	685a      	ldr	r2, [r3, #4]
 80017c2:	4613      	mov	r3, r2
 80017c4:	005b      	lsls	r3, r3, #1
 80017c6:	4413      	add	r3, r2
 80017c8:	005b      	lsls	r3, r3, #1
 80017ca:	3b1e      	subs	r3, #30
 80017cc:	221f      	movs	r2, #31
 80017ce:	fa02 f303 	lsl.w	r3, r2, r3
 80017d2:	43db      	mvns	r3, r3
 80017d4:	4018      	ands	r0, r3
 80017d6:	683b      	ldr	r3, [r7, #0]
 80017d8:	681c      	ldr	r4, [r3, #0]
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	685a      	ldr	r2, [r3, #4]
 80017de:	4613      	mov	r3, r2
 80017e0:	005b      	lsls	r3, r3, #1
 80017e2:	4413      	add	r3, r2
 80017e4:	005b      	lsls	r3, r3, #1
 80017e6:	3b1e      	subs	r3, #30
 80017e8:	fa04 f303 	lsl.w	r3, r4, r3
 80017ec:	4303      	orrs	r3, r0
 80017ee:	634b      	str	r3, [r1, #52]	; 0x34
 80017f0:	e040      	b.n	8001874 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 80017f2:	683b      	ldr	r3, [r7, #0]
 80017f4:	685b      	ldr	r3, [r3, #4]
 80017f6:	2b0e      	cmp	r3, #14
 80017f8:	d81e      	bhi.n	8001838 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	6819      	ldr	r1, [r3, #0]
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8001804:	683b      	ldr	r3, [r7, #0]
 8001806:	685a      	ldr	r2, [r3, #4]
 8001808:	4613      	mov	r3, r2
 800180a:	005b      	lsls	r3, r3, #1
 800180c:	4413      	add	r3, r2
 800180e:	005b      	lsls	r3, r3, #1
 8001810:	3b3c      	subs	r3, #60	; 0x3c
 8001812:	221f      	movs	r2, #31
 8001814:	fa02 f303 	lsl.w	r3, r2, r3
 8001818:	43db      	mvns	r3, r3
 800181a:	4018      	ands	r0, r3
 800181c:	683b      	ldr	r3, [r7, #0]
 800181e:	681c      	ldr	r4, [r3, #0]
 8001820:	683b      	ldr	r3, [r7, #0]
 8001822:	685a      	ldr	r2, [r3, #4]
 8001824:	4613      	mov	r3, r2
 8001826:	005b      	lsls	r3, r3, #1
 8001828:	4413      	add	r3, r2
 800182a:	005b      	lsls	r3, r3, #1
 800182c:	3b3c      	subs	r3, #60	; 0x3c
 800182e:	fa04 f303 	lsl.w	r3, r4, r3
 8001832:	4303      	orrs	r3, r0
 8001834:	638b      	str	r3, [r1, #56]	; 0x38
 8001836:	e01d      	b.n	8001874 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	6819      	ldr	r1, [r3, #0]
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8001842:	683b      	ldr	r3, [r7, #0]
 8001844:	685a      	ldr	r2, [r3, #4]
 8001846:	4613      	mov	r3, r2
 8001848:	005b      	lsls	r3, r3, #1
 800184a:	4413      	add	r3, r2
 800184c:	005b      	lsls	r3, r3, #1
 800184e:	3b5a      	subs	r3, #90	; 0x5a
 8001850:	221f      	movs	r2, #31
 8001852:	fa02 f303 	lsl.w	r3, r2, r3
 8001856:	43db      	mvns	r3, r3
 8001858:	4018      	ands	r0, r3
 800185a:	683b      	ldr	r3, [r7, #0]
 800185c:	681c      	ldr	r4, [r3, #0]
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	685a      	ldr	r2, [r3, #4]
 8001862:	4613      	mov	r3, r2
 8001864:	005b      	lsls	r3, r3, #1
 8001866:	4413      	add	r3, r2
 8001868:	005b      	lsls	r3, r3, #1
 800186a:	3b5a      	subs	r3, #90	; 0x5a
 800186c:	fa04 f303 	lsl.w	r3, r4, r3
 8001870:	4303      	orrs	r3, r0
 8001872:	63cb      	str	r3, [r1, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	689b      	ldr	r3, [r3, #8]
 800187a:	f003 030c 	and.w	r3, r3, #12
 800187e:	2b00      	cmp	r3, #0
 8001880:	f040 80e5 	bne.w	8001a4e <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	2b09      	cmp	r3, #9
 800188a:	d91c      	bls.n	80018c6 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	6819      	ldr	r1, [r3, #0]
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	6998      	ldr	r0, [r3, #24]
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	681a      	ldr	r2, [r3, #0]
 800189a:	4613      	mov	r3, r2
 800189c:	005b      	lsls	r3, r3, #1
 800189e:	4413      	add	r3, r2
 80018a0:	3b1e      	subs	r3, #30
 80018a2:	2207      	movs	r2, #7
 80018a4:	fa02 f303 	lsl.w	r3, r2, r3
 80018a8:	43db      	mvns	r3, r3
 80018aa:	4018      	ands	r0, r3
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	689c      	ldr	r4, [r3, #8]
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	681a      	ldr	r2, [r3, #0]
 80018b4:	4613      	mov	r3, r2
 80018b6:	005b      	lsls	r3, r3, #1
 80018b8:	4413      	add	r3, r2
 80018ba:	3b1e      	subs	r3, #30
 80018bc:	fa04 f303 	lsl.w	r3, r4, r3
 80018c0:	4303      	orrs	r3, r0
 80018c2:	618b      	str	r3, [r1, #24]
 80018c4:	e019      	b.n	80018fa <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	6819      	ldr	r1, [r3, #0]
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	6958      	ldr	r0, [r3, #20]
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	681a      	ldr	r2, [r3, #0]
 80018d4:	4613      	mov	r3, r2
 80018d6:	005b      	lsls	r3, r3, #1
 80018d8:	4413      	add	r3, r2
 80018da:	2207      	movs	r2, #7
 80018dc:	fa02 f303 	lsl.w	r3, r2, r3
 80018e0:	43db      	mvns	r3, r3
 80018e2:	4018      	ands	r0, r3
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	689c      	ldr	r4, [r3, #8]
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	681a      	ldr	r2, [r3, #0]
 80018ec:	4613      	mov	r3, r2
 80018ee:	005b      	lsls	r3, r3, #1
 80018f0:	4413      	add	r3, r2
 80018f2:	fa04 f303 	lsl.w	r3, r4, r3
 80018f6:	4303      	orrs	r3, r0
 80018f8:	614b      	str	r3, [r1, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 80018fa:	683b      	ldr	r3, [r7, #0]
 80018fc:	695a      	ldr	r2, [r3, #20]
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	68db      	ldr	r3, [r3, #12]
 8001904:	08db      	lsrs	r3, r3, #3
 8001906:	f003 0303 	and.w	r3, r3, #3
 800190a:	005b      	lsls	r3, r3, #1
 800190c:	fa02 f303 	lsl.w	r3, r2, r3
 8001910:	66bb      	str	r3, [r7, #104]	; 0x68
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8001912:	683b      	ldr	r3, [r7, #0]
 8001914:	691b      	ldr	r3, [r3, #16]
 8001916:	3b01      	subs	r3, #1
 8001918:	2b03      	cmp	r3, #3
 800191a:	d84f      	bhi.n	80019bc <HAL_ADC_ConfigChannel+0x28c>
 800191c:	a201      	add	r2, pc, #4	; (adr r2, 8001924 <HAL_ADC_ConfigChannel+0x1f4>)
 800191e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001922:	bf00      	nop
 8001924:	08001935 	.word	0x08001935
 8001928:	08001957 	.word	0x08001957
 800192c:	08001979 	.word	0x08001979
 8001930:	0800199b 	.word	0x0800199b
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681a      	ldr	r2, [r3, #0]
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	6e19      	ldr	r1, [r3, #96]	; 0x60
 800193e:	4b9c      	ldr	r3, [pc, #624]	; (8001bb0 <HAL_ADC_ConfigChannel+0x480>)
 8001940:	400b      	ands	r3, r1
 8001942:	6839      	ldr	r1, [r7, #0]
 8001944:	6809      	ldr	r1, [r1, #0]
 8001946:	0688      	lsls	r0, r1, #26
 8001948:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800194a:	4301      	orrs	r1, r0
 800194c:	430b      	orrs	r3, r1
 800194e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001952:	6613      	str	r3, [r2, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001954:	e07b      	b.n	8001a4e <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681a      	ldr	r2, [r3, #0]
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	6e59      	ldr	r1, [r3, #100]	; 0x64
 8001960:	4b93      	ldr	r3, [pc, #588]	; (8001bb0 <HAL_ADC_ConfigChannel+0x480>)
 8001962:	400b      	ands	r3, r1
 8001964:	6839      	ldr	r1, [r7, #0]
 8001966:	6809      	ldr	r1, [r1, #0]
 8001968:	0688      	lsls	r0, r1, #26
 800196a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800196c:	4301      	orrs	r1, r0
 800196e:	430b      	orrs	r3, r1
 8001970:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001974:	6653      	str	r3, [r2, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001976:	e06a      	b.n	8001a4e <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681a      	ldr	r2, [r3, #0]
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	6e99      	ldr	r1, [r3, #104]	; 0x68
 8001982:	4b8b      	ldr	r3, [pc, #556]	; (8001bb0 <HAL_ADC_ConfigChannel+0x480>)
 8001984:	400b      	ands	r3, r1
 8001986:	6839      	ldr	r1, [r7, #0]
 8001988:	6809      	ldr	r1, [r1, #0]
 800198a:	0688      	lsls	r0, r1, #26
 800198c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800198e:	4301      	orrs	r1, r0
 8001990:	430b      	orrs	r3, r1
 8001992:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001996:	6693      	str	r3, [r2, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001998:	e059      	b.n	8001a4e <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681a      	ldr	r2, [r3, #0]
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 80019a4:	4b82      	ldr	r3, [pc, #520]	; (8001bb0 <HAL_ADC_ConfigChannel+0x480>)
 80019a6:	400b      	ands	r3, r1
 80019a8:	6839      	ldr	r1, [r7, #0]
 80019aa:	6809      	ldr	r1, [r1, #0]
 80019ac:	0688      	lsls	r0, r1, #26
 80019ae:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80019b0:	4301      	orrs	r1, r0
 80019b2:	430b      	orrs	r3, r1
 80019b4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80019b8:	66d3      	str	r3, [r2, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80019ba:	e048      	b.n	8001a4e <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80019c2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	069b      	lsls	r3, r3, #26
 80019cc:	429a      	cmp	r2, r3
 80019ce:	d107      	bne.n	80019e0 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	687a      	ldr	r2, [r7, #4]
 80019d6:	6812      	ldr	r2, [r2, #0]
 80019d8:	6e12      	ldr	r2, [r2, #96]	; 0x60
 80019da:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80019de:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80019e6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	069b      	lsls	r3, r3, #26
 80019f0:	429a      	cmp	r2, r3
 80019f2:	d107      	bne.n	8001a04 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	687a      	ldr	r2, [r7, #4]
 80019fa:	6812      	ldr	r2, [r2, #0]
 80019fc:	6e52      	ldr	r2, [r2, #100]	; 0x64
 80019fe:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001a02:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001a0a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001a0e:	683b      	ldr	r3, [r7, #0]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	069b      	lsls	r3, r3, #26
 8001a14:	429a      	cmp	r2, r3
 8001a16:	d107      	bne.n	8001a28 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	687a      	ldr	r2, [r7, #4]
 8001a1e:	6812      	ldr	r2, [r2, #0]
 8001a20:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8001a22:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001a26:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001a2e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001a32:	683b      	ldr	r3, [r7, #0]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	069b      	lsls	r3, r3, #26
 8001a38:	429a      	cmp	r2, r3
 8001a3a:	d107      	bne.n	8001a4c <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	687a      	ldr	r2, [r7, #4]
 8001a42:	6812      	ldr	r2, [r2, #0]
 8001a44:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8001a46:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001a4a:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8001a4c:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	689b      	ldr	r3, [r3, #8]
 8001a54:	f003 0303 	and.w	r3, r3, #3
 8001a58:	2b01      	cmp	r3, #1
 8001a5a:	d108      	bne.n	8001a6e <HAL_ADC_ConfigChannel+0x33e>
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f003 0301 	and.w	r3, r3, #1
 8001a66:	2b01      	cmp	r3, #1
 8001a68:	d101      	bne.n	8001a6e <HAL_ADC_ConfigChannel+0x33e>
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	e000      	b.n	8001a70 <HAL_ADC_ConfigChannel+0x340>
 8001a6e:	2300      	movs	r3, #0
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	f040 810c 	bne.w	8001c8e <HAL_ADC_ConfigChannel+0x55e>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	68db      	ldr	r3, [r3, #12]
 8001a7a:	2b01      	cmp	r3, #1
 8001a7c:	d00f      	beq.n	8001a9e <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	687a      	ldr	r2, [r7, #4]
 8001a84:	6812      	ldr	r2, [r2, #0]
 8001a86:	f8d2 10b0 	ldr.w	r1, [r2, #176]	; 0xb0
 8001a8a:	683a      	ldr	r2, [r7, #0]
 8001a8c:	6812      	ldr	r2, [r2, #0]
 8001a8e:	2001      	movs	r0, #1
 8001a90:	fa00 f202 	lsl.w	r2, r0, r2
 8001a94:	43d2      	mvns	r2, r2
 8001a96:	400a      	ands	r2, r1
 8001a98:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8001a9c:	e04a      	b.n	8001b34 <HAL_ADC_ConfigChannel+0x404>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	687a      	ldr	r2, [r7, #4]
 8001aa4:	6812      	ldr	r2, [r2, #0]
 8001aa6:	f8d2 10b0 	ldr.w	r1, [r2, #176]	; 0xb0
 8001aaa:	683a      	ldr	r2, [r7, #0]
 8001aac:	6812      	ldr	r2, [r2, #0]
 8001aae:	2001      	movs	r0, #1
 8001ab0:	fa00 f202 	lsl.w	r2, r0, r2
 8001ab4:	430a      	orrs	r2, r1
 8001ab6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	2b09      	cmp	r3, #9
 8001ac0:	d91c      	bls.n	8001afc <HAL_ADC_ConfigChannel+0x3cc>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	6819      	ldr	r1, [r3, #0]
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	6998      	ldr	r0, [r3, #24]
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	681a      	ldr	r2, [r3, #0]
 8001ad0:	4613      	mov	r3, r2
 8001ad2:	005b      	lsls	r3, r3, #1
 8001ad4:	4413      	add	r3, r2
 8001ad6:	3b1b      	subs	r3, #27
 8001ad8:	2207      	movs	r2, #7
 8001ada:	fa02 f303 	lsl.w	r3, r2, r3
 8001ade:	43db      	mvns	r3, r3
 8001ae0:	4018      	ands	r0, r3
 8001ae2:	683b      	ldr	r3, [r7, #0]
 8001ae4:	689c      	ldr	r4, [r3, #8]
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	681a      	ldr	r2, [r3, #0]
 8001aea:	4613      	mov	r3, r2
 8001aec:	005b      	lsls	r3, r3, #1
 8001aee:	4413      	add	r3, r2
 8001af0:	3b1b      	subs	r3, #27
 8001af2:	fa04 f303 	lsl.w	r3, r4, r3
 8001af6:	4303      	orrs	r3, r0
 8001af8:	618b      	str	r3, [r1, #24]
 8001afa:	e01b      	b.n	8001b34 <HAL_ADC_ConfigChannel+0x404>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	6819      	ldr	r1, [r3, #0]
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	6958      	ldr	r0, [r3, #20]
 8001b06:	683b      	ldr	r3, [r7, #0]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	1c5a      	adds	r2, r3, #1
 8001b0c:	4613      	mov	r3, r2
 8001b0e:	005b      	lsls	r3, r3, #1
 8001b10:	4413      	add	r3, r2
 8001b12:	2207      	movs	r2, #7
 8001b14:	fa02 f303 	lsl.w	r3, r2, r3
 8001b18:	43db      	mvns	r3, r3
 8001b1a:	4018      	ands	r0, r3
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	689c      	ldr	r4, [r3, #8]
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	1c5a      	adds	r2, r3, #1
 8001b26:	4613      	mov	r3, r2
 8001b28:	005b      	lsls	r3, r3, #1
 8001b2a:	4413      	add	r3, r2
 8001b2c:	fa04 f303 	lsl.w	r3, r4, r3
 8001b30:	4303      	orrs	r3, r0
 8001b32:	614b      	str	r3, [r1, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001b34:	4b1f      	ldr	r3, [pc, #124]	; (8001bb4 <HAL_ADC_ConfigChannel+0x484>)
 8001b36:	667b      	str	r3, [r7, #100]	; 0x64
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	2b10      	cmp	r3, #16
 8001b3e:	d105      	bne.n	8001b4c <HAL_ADC_ConfigChannel+0x41c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001b40:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001b42:	689b      	ldr	r3, [r3, #8]
 8001b44:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d015      	beq.n	8001b78 <HAL_ADC_ConfigChannel+0x448>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001b50:	2b11      	cmp	r3, #17
 8001b52:	d105      	bne.n	8001b60 <HAL_ADC_ConfigChannel+0x430>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001b54:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001b56:	689b      	ldr	r3, [r3, #8]
 8001b58:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d00b      	beq.n	8001b78 <HAL_ADC_ConfigChannel+0x448>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001b64:	2b12      	cmp	r3, #18
 8001b66:	f040 8092 	bne.w	8001c8e <HAL_ADC_ConfigChannel+0x55e>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8001b6a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001b6c:	689b      	ldr	r3, [r3, #8]
 8001b6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	f040 808b 	bne.w	8001c8e <HAL_ADC_ConfigChannel+0x55e>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001b80:	d102      	bne.n	8001b88 <HAL_ADC_ConfigChannel+0x458>
 8001b82:	4b0d      	ldr	r3, [pc, #52]	; (8001bb8 <HAL_ADC_ConfigChannel+0x488>)
 8001b84:	613b      	str	r3, [r7, #16]
 8001b86:	e002      	b.n	8001b8e <HAL_ADC_ConfigChannel+0x45e>
 8001b88:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001b8c:	613b      	str	r3, [r7, #16]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	689b      	ldr	r3, [r3, #8]
 8001b94:	f003 0303 	and.w	r3, r3, #3
 8001b98:	2b01      	cmp	r3, #1
 8001b9a:	d10f      	bne.n	8001bbc <HAL_ADC_ConfigChannel+0x48c>
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f003 0301 	and.w	r3, r3, #1
 8001ba6:	2b01      	cmp	r3, #1
 8001ba8:	d108      	bne.n	8001bbc <HAL_ADC_ConfigChannel+0x48c>
 8001baa:	2301      	movs	r3, #1
 8001bac:	e007      	b.n	8001bbe <HAL_ADC_ConfigChannel+0x48e>
 8001bae:	bf00      	nop
 8001bb0:	83fff000 	.word	0x83fff000
 8001bb4:	50000300 	.word	0x50000300
 8001bb8:	50000100 	.word	0x50000100
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d150      	bne.n	8001c64 <HAL_ADC_ConfigChannel+0x534>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001bc2:	693b      	ldr	r3, [r7, #16]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d010      	beq.n	8001bea <HAL_ADC_ConfigChannel+0x4ba>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001bc8:	693b      	ldr	r3, [r7, #16]
 8001bca:	689b      	ldr	r3, [r3, #8]
 8001bcc:	f003 0303 	and.w	r3, r3, #3
 8001bd0:	2b01      	cmp	r3, #1
 8001bd2:	d107      	bne.n	8001be4 <HAL_ADC_ConfigChannel+0x4b4>
 8001bd4:	693b      	ldr	r3, [r7, #16]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	f003 0301 	and.w	r3, r3, #1
 8001bdc:	2b01      	cmp	r3, #1
 8001bde:	d101      	bne.n	8001be4 <HAL_ADC_ConfigChannel+0x4b4>
 8001be0:	2301      	movs	r3, #1
 8001be2:	e000      	b.n	8001be6 <HAL_ADC_ConfigChannel+0x4b6>
 8001be4:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d13c      	bne.n	8001c64 <HAL_ADC_ConfigChannel+0x534>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	2b10      	cmp	r3, #16
 8001bf0:	d11d      	bne.n	8001c2e <HAL_ADC_ConfigChannel+0x4fe>
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001bfa:	d118      	bne.n	8001c2e <HAL_ADC_ConfigChannel+0x4fe>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8001bfc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001bfe:	689b      	ldr	r3, [r3, #8]
 8001c00:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001c04:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001c06:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001c08:	4b26      	ldr	r3, [pc, #152]	; (8001ca4 <HAL_ADC_ConfigChannel+0x574>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	4a26      	ldr	r2, [pc, #152]	; (8001ca8 <HAL_ADC_ConfigChannel+0x578>)
 8001c0e:	fba2 2303 	umull	r2, r3, r2, r3
 8001c12:	0c9a      	lsrs	r2, r3, #18
 8001c14:	4613      	mov	r3, r2
 8001c16:	009b      	lsls	r3, r3, #2
 8001c18:	4413      	add	r3, r2
 8001c1a:	005b      	lsls	r3, r3, #1
 8001c1c:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0U)
 8001c1e:	e002      	b.n	8001c26 <HAL_ADC_ConfigChannel+0x4f6>
          {
            wait_loop_index--;
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	3b01      	subs	r3, #1
 8001c24:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0U)
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d1f9      	bne.n	8001c20 <HAL_ADC_ConfigChannel+0x4f0>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001c2c:	e02e      	b.n	8001c8c <HAL_ADC_ConfigChannel+0x55c>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	2b11      	cmp	r3, #17
 8001c34:	d10b      	bne.n	8001c4e <HAL_ADC_ConfigChannel+0x51e>
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001c3e:	d106      	bne.n	8001c4e <HAL_ADC_ConfigChannel+0x51e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8001c40:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001c42:	689b      	ldr	r3, [r3, #8]
 8001c44:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8001c48:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001c4a:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001c4c:	e01e      	b.n	8001c8c <HAL_ADC_ConfigChannel+0x55c>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	2b12      	cmp	r3, #18
 8001c54:	d11a      	bne.n	8001c8c <HAL_ADC_ConfigChannel+0x55c>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8001c56:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001c58:	689b      	ldr	r3, [r3, #8]
 8001c5a:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001c5e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001c60:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001c62:	e013      	b.n	8001c8c <HAL_ADC_ConfigChannel+0x55c>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c68:	f043 0220 	orr.w	r2, r3, #32
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	645a      	str	r2, [r3, #68]	; 0x44
        
        tmp_hal_status = HAL_ERROR;
 8001c70:	2301      	movs	r3, #1
 8001c72:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 8001c76:	e00a      	b.n	8001c8e <HAL_ADC_ConfigChannel+0x55e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c7c:	f043 0220 	orr.w	r2, r3, #32
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	645a      	str	r2, [r3, #68]	; 0x44
    
    tmp_hal_status = HAL_ERROR;
 8001c84:	2301      	movs	r3, #1
 8001c86:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 8001c8a:	e000      	b.n	8001c8e <HAL_ADC_ConfigChannel+0x55e>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001c8c:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	2200      	movs	r2, #0
 8001c92:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  
  /* Return function status */
  return tmp_hal_status;
 8001c96:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	3770      	adds	r7, #112	; 0x70
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bc90      	pop	{r4, r7}
 8001ca2:	4770      	bx	lr
 8001ca4:	20000008 	.word	0x20000008
 8001ca8:	431bde83 	.word	0x431bde83

08001cac <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8001cac:	b480      	push	{r7}
 8001cae:	b09b      	sub	sp, #108	; 0x6c
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
 8001cb4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001cc4:	d102      	bne.n	8001ccc <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8001cc6:	4b59      	ldr	r3, [pc, #356]	; (8001e2c <HAL_ADCEx_MultiModeConfigChannel+0x180>)
 8001cc8:	60fb      	str	r3, [r7, #12]
 8001cca:	e002      	b.n	8001cd2 <HAL_ADCEx_MultiModeConfigChannel+0x26>
 8001ccc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001cd0:	60fb      	str	r3, [r7, #12]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d101      	bne.n	8001cdc <HAL_ADCEx_MultiModeConfigChannel+0x30>
  {
    /* Return function status */
    return HAL_ERROR;
 8001cd8:	2301      	movs	r3, #1
 8001cda:	e0a1      	b.n	8001e20 <HAL_ADCEx_MultiModeConfigChannel+0x174>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001ce2:	2b01      	cmp	r3, #1
 8001ce4:	d101      	bne.n	8001cea <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8001ce6:	2302      	movs	r3, #2
 8001ce8:	e09a      	b.n	8001e20 <HAL_ADCEx_MultiModeConfigChannel+0x174>
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	2201      	movs	r2, #1
 8001cee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	689b      	ldr	r3, [r3, #8]
 8001cf8:	f003 0304 	and.w	r3, r3, #4
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d17e      	bne.n	8001dfe <HAL_ADCEx_MultiModeConfigChannel+0x152>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	689b      	ldr	r3, [r3, #8]
 8001d04:	f003 0304 	and.w	r3, r3, #4
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d178      	bne.n	8001dfe <HAL_ADCEx_MultiModeConfigChannel+0x152>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001d0c:	4b48      	ldr	r3, [pc, #288]	; (8001e30 <HAL_ADCEx_MultiModeConfigChannel+0x184>)
 8001d0e:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* If multimode is selected, configure all multimode paramaters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d03f      	beq.n	8001d98 <HAL_ADCEx_MultiModeConfigChannel+0xec>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8001d18:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001d1a:	689b      	ldr	r3, [r3, #8]
 8001d1c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	6859      	ldr	r1, [r3, #4]
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d28:	035b      	lsls	r3, r3, #13
 8001d2a:	430b      	orrs	r3, r1
 8001d2c:	431a      	orrs	r2, r3
 8001d2e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001d30:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	689b      	ldr	r3, [r3, #8]
 8001d38:	f003 0303 	and.w	r3, r3, #3
 8001d3c:	2b01      	cmp	r3, #1
 8001d3e:	d108      	bne.n	8001d52 <HAL_ADCEx_MultiModeConfigChannel+0xa6>
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f003 0301 	and.w	r3, r3, #1
 8001d4a:	2b01      	cmp	r3, #1
 8001d4c:	d101      	bne.n	8001d52 <HAL_ADCEx_MultiModeConfigChannel+0xa6>
 8001d4e:	2301      	movs	r3, #1
 8001d50:	e000      	b.n	8001d54 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8001d52:	2300      	movs	r3, #0
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d15c      	bne.n	8001e12 <HAL_ADCEx_MultiModeConfigChannel+0x166>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	689b      	ldr	r3, [r3, #8]
 8001d5c:	f003 0303 	and.w	r3, r3, #3
 8001d60:	2b01      	cmp	r3, #1
 8001d62:	d107      	bne.n	8001d74 <HAL_ADCEx_MultiModeConfigChannel+0xc8>
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f003 0301 	and.w	r3, r3, #1
 8001d6c:	2b01      	cmp	r3, #1
 8001d6e:	d101      	bne.n	8001d74 <HAL_ADCEx_MultiModeConfigChannel+0xc8>
 8001d70:	2301      	movs	r3, #1
 8001d72:	e000      	b.n	8001d76 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8001d74:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d14b      	bne.n	8001e12 <HAL_ADCEx_MultiModeConfigChannel+0x166>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8001d7a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001d7c:	689b      	ldr	r3, [r3, #8]
 8001d7e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8001d82:	f023 030f 	bic.w	r3, r3, #15
 8001d86:	683a      	ldr	r2, [r7, #0]
 8001d88:	6811      	ldr	r1, [r2, #0]
 8001d8a:	683a      	ldr	r2, [r7, #0]
 8001d8c:	6892      	ldr	r2, [r2, #8]
 8001d8e:	430a      	orrs	r2, r1
 8001d90:	431a      	orrs	r2, r3
 8001d92:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001d94:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001d96:	e03c      	b.n	8001e12 <HAL_ADCEx_MultiModeConfigChannel+0x166>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8001d98:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001d9a:	689b      	ldr	r3, [r3, #8]
 8001d9c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001da0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001da2:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	689b      	ldr	r3, [r3, #8]
 8001daa:	f003 0303 	and.w	r3, r3, #3
 8001dae:	2b01      	cmp	r3, #1
 8001db0:	d108      	bne.n	8001dc4 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	f003 0301 	and.w	r3, r3, #1
 8001dbc:	2b01      	cmp	r3, #1
 8001dbe:	d101      	bne.n	8001dc4 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 8001dc0:	2301      	movs	r3, #1
 8001dc2:	e000      	b.n	8001dc6 <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d123      	bne.n	8001e12 <HAL_ADCEx_MultiModeConfigChannel+0x166>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	689b      	ldr	r3, [r3, #8]
 8001dce:	f003 0303 	and.w	r3, r3, #3
 8001dd2:	2b01      	cmp	r3, #1
 8001dd4:	d107      	bne.n	8001de6 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f003 0301 	and.w	r3, r3, #1
 8001dde:	2b01      	cmp	r3, #1
 8001de0:	d101      	bne.n	8001de6 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
 8001de2:	2301      	movs	r3, #1
 8001de4:	e000      	b.n	8001de8 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8001de6:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d112      	bne.n	8001e12 <HAL_ADCEx_MultiModeConfigChannel+0x166>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8001dec:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001dee:	689b      	ldr	r3, [r3, #8]
 8001df0:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8001df4:	f023 030f 	bic.w	r3, r3, #15
 8001df8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001dfa:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001dfc:	e009      	b.n	8001e12 <HAL_ADCEx_MultiModeConfigChannel+0x166>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e02:	f043 0220 	orr.w	r2, r3, #32
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	645a      	str	r2, [r3, #68]	; 0x44
    
    tmp_hal_status = HAL_ERROR;
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8001e10:	e000      	b.n	8001e14 <HAL_ADCEx_MultiModeConfigChannel+0x168>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001e12:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	2200      	movs	r2, #0
 8001e18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  
  /* Return function status */
  return tmp_hal_status;
 8001e1c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
} 
 8001e20:	4618      	mov	r0, r3
 8001e22:	376c      	adds	r7, #108	; 0x6c
 8001e24:	46bd      	mov	sp, r7
 8001e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2a:	4770      	bx	lr
 8001e2c:	50000100 	.word	0x50000100
 8001e30:	50000300 	.word	0x50000300

08001e34 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b084      	sub	sp, #16
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e40:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e46:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d126      	bne.n	8001e9c <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e52:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	645a      	str	r2, [r3, #68]	; 0x44
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	68db      	ldr	r3, [r3, #12]
 8001e60:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d115      	bne.n	8001e94 <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	69db      	ldr	r3, [r3, #28]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d111      	bne.n	8001e94 <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e74:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	645a      	str	r2, [r3, #68]	; 0x44
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e80:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d105      	bne.n	8001e94 <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e8c:	f043 0201 	orr.w	r2, r3, #1
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc); 
 8001e94:	68f8      	ldr	r0, [r7, #12]
 8001e96:	f002 fb91 	bl	80045bc <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8001e9a:	e004      	b.n	8001ea6 <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ea2:	6878      	ldr	r0, [r7, #4]
 8001ea4:	4798      	blx	r3
}
 8001ea6:	bf00      	nop
 8001ea8:	3710      	adds	r7, #16
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}

08001eae <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001eae:	b580      	push	{r7, lr}
 8001eb0:	b084      	sub	sp, #16
 8001eb2:	af00      	add	r7, sp, #0
 8001eb4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eba:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8001ebc:	68f8      	ldr	r0, [r7, #12]
 8001ebe:	f7ff f9b9 	bl	8001234 <HAL_ADC_ConvHalfCpltCallback>
}
 8001ec2:	bf00      	nop
 8001ec4:	3710      	adds	r7, #16
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd80      	pop	{r7, pc}

08001eca <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001eca:	b580      	push	{r7, lr}
 8001ecc:	b084      	sub	sp, #16
 8001ece:	af00      	add	r7, sp, #0
 8001ed0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ed6:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001edc:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001ee8:	f043 0204 	orr.w	r2, r3, #4
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	649a      	str	r2, [r3, #72]	; 0x48
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 8001ef0:	68f8      	ldr	r0, [r7, #12]
 8001ef2:	f7ff f9a9 	bl	8001248 <HAL_ADC_ErrorCallback>
}
 8001ef6:	bf00      	nop
 8001ef8:	3710      	adds	r7, #16
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bd80      	pop	{r7, pc}
	...

08001f00 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b084      	sub	sp, #16
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	689b      	ldr	r3, [r3, #8]
 8001f12:	f003 0303 	and.w	r3, r3, #3
 8001f16:	2b01      	cmp	r3, #1
 8001f18:	d108      	bne.n	8001f2c <ADC_Enable+0x2c>
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f003 0301 	and.w	r3, r3, #1
 8001f24:	2b01      	cmp	r3, #1
 8001f26:	d101      	bne.n	8001f2c <ADC_Enable+0x2c>
 8001f28:	2301      	movs	r3, #1
 8001f2a:	e000      	b.n	8001f2e <ADC_Enable+0x2e>
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d13c      	bne.n	8001fac <ADC_Enable+0xac>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	689a      	ldr	r2, [r3, #8]
 8001f38:	4b1f      	ldr	r3, [pc, #124]	; (8001fb8 <ADC_Enable+0xb8>)
 8001f3a:	4013      	ands	r3, r2
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d00d      	beq.n	8001f5c <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f44:	f043 0210 	orr.w	r2, r3, #16
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001f50:	f043 0201 	orr.w	r2, r3, #1
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	649a      	str	r2, [r3, #72]	; 0x48
      
      return HAL_ERROR;
 8001f58:	2301      	movs	r3, #1
 8001f5a:	e028      	b.n	8001fae <ADC_Enable+0xae>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	687a      	ldr	r2, [r7, #4]
 8001f62:	6812      	ldr	r2, [r2, #0]
 8001f64:	6892      	ldr	r2, [r2, #8]
 8001f66:	f042 0201 	orr.w	r2, r2, #1
 8001f6a:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8001f6c:	f7ff f956 	bl	800121c <HAL_GetTick>
 8001f70:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001f72:	e014      	b.n	8001f9e <ADC_Enable+0x9e>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001f74:	f7ff f952 	bl	800121c <HAL_GetTick>
 8001f78:	4602      	mov	r2, r0
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	1ad3      	subs	r3, r2, r3
 8001f7e:	2b02      	cmp	r3, #2
 8001f80:	d90d      	bls.n	8001f9e <ADC_Enable+0x9e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f86:	f043 0210 	orr.w	r2, r3, #16
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	645a      	str	r2, [r3, #68]	; 0x44
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001f92:	f043 0201 	orr.w	r2, r3, #1
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	649a      	str	r2, [r3, #72]	; 0x48
      
        return HAL_ERROR;
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	e007      	b.n	8001fae <ADC_Enable+0xae>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f003 0301 	and.w	r3, r3, #1
 8001fa8:	2b01      	cmp	r3, #1
 8001faa:	d1e3      	bne.n	8001f74 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001fac:	2300      	movs	r3, #0
}
 8001fae:	4618      	mov	r0, r3
 8001fb0:	3710      	adds	r7, #16
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bd80      	pop	{r7, pc}
 8001fb6:	bf00      	nop
 8001fb8:	8000003f 	.word	0x8000003f

08001fbc <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b084      	sub	sp, #16
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	689b      	ldr	r3, [r3, #8]
 8001fce:	f003 0303 	and.w	r3, r3, #3
 8001fd2:	2b01      	cmp	r3, #1
 8001fd4:	d108      	bne.n	8001fe8 <ADC_Disable+0x2c>
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f003 0301 	and.w	r3, r3, #1
 8001fe0:	2b01      	cmp	r3, #1
 8001fe2:	d101      	bne.n	8001fe8 <ADC_Disable+0x2c>
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	e000      	b.n	8001fea <ADC_Disable+0x2e>
 8001fe8:	2300      	movs	r3, #0
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d040      	beq.n	8002070 <ADC_Disable+0xb4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	689b      	ldr	r3, [r3, #8]
 8001ff4:	f003 030d 	and.w	r3, r3, #13
 8001ff8:	2b01      	cmp	r3, #1
 8001ffa:	d10f      	bne.n	800201c <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	687a      	ldr	r2, [r7, #4]
 8002002:	6812      	ldr	r2, [r2, #0]
 8002004:	6892      	ldr	r2, [r2, #8]
 8002006:	f042 0202 	orr.w	r2, r2, #2
 800200a:	609a      	str	r2, [r3, #8]
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	2203      	movs	r2, #3
 8002012:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8002014:	f7ff f902 	bl	800121c <HAL_GetTick>
 8002018:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800201a:	e022      	b.n	8002062 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002020:	f043 0210 	orr.w	r2, r3, #16
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	645a      	str	r2, [r3, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800202c:	f043 0201 	orr.w	r2, r3, #1
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	649a      	str	r2, [r3, #72]	; 0x48
      return HAL_ERROR;
 8002034:	2301      	movs	r3, #1
 8002036:	e01c      	b.n	8002072 <ADC_Disable+0xb6>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002038:	f7ff f8f0 	bl	800121c <HAL_GetTick>
 800203c:	4602      	mov	r2, r0
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	1ad3      	subs	r3, r2, r3
 8002042:	2b02      	cmp	r3, #2
 8002044:	d90d      	bls.n	8002062 <ADC_Disable+0xa6>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800204a:	f043 0210 	orr.w	r2, r3, #16
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	645a      	str	r2, [r3, #68]	; 0x44
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002056:	f043 0201 	orr.w	r2, r3, #1
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	649a      	str	r2, [r3, #72]	; 0x48
        
        return HAL_ERROR;
 800205e:	2301      	movs	r3, #1
 8002060:	e007      	b.n	8002072 <ADC_Disable+0xb6>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	689b      	ldr	r3, [r3, #8]
 8002068:	f003 0301 	and.w	r3, r3, #1
 800206c:	2b01      	cmp	r3, #1
 800206e:	d0e3      	beq.n	8002038 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002070:	2300      	movs	r3, #0
}
 8002072:	4618      	mov	r0, r3
 8002074:	3710      	adds	r7, #16
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}
	...

0800207c <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800207c:	b480      	push	{r7}
 800207e:	b085      	sub	sp, #20
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	f003 0307 	and.w	r3, r3, #7
 800208a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800208c:	4b0c      	ldr	r3, [pc, #48]	; (80020c0 <NVIC_SetPriorityGrouping+0x44>)
 800208e:	68db      	ldr	r3, [r3, #12]
 8002090:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002092:	68ba      	ldr	r2, [r7, #8]
 8002094:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002098:	4013      	ands	r3, r2
 800209a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020a0:	68bb      	ldr	r3, [r7, #8]
 80020a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020a4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80020a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020ae:	4a04      	ldr	r2, [pc, #16]	; (80020c0 <NVIC_SetPriorityGrouping+0x44>)
 80020b0:	68bb      	ldr	r3, [r7, #8]
 80020b2:	60d3      	str	r3, [r2, #12]
}
 80020b4:	bf00      	nop
 80020b6:	3714      	adds	r7, #20
 80020b8:	46bd      	mov	sp, r7
 80020ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020be:	4770      	bx	lr
 80020c0:	e000ed00 	.word	0xe000ed00

080020c4 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 80020c4:	b480      	push	{r7}
 80020c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020c8:	4b04      	ldr	r3, [pc, #16]	; (80020dc <NVIC_GetPriorityGrouping+0x18>)
 80020ca:	68db      	ldr	r3, [r3, #12]
 80020cc:	0a1b      	lsrs	r3, r3, #8
 80020ce:	f003 0307 	and.w	r3, r3, #7
}
 80020d2:	4618      	mov	r0, r3
 80020d4:	46bd      	mov	sp, r7
 80020d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020da:	4770      	bx	lr
 80020dc:	e000ed00 	.word	0xe000ed00

080020e0 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020e0:	b480      	push	{r7}
 80020e2:	b083      	sub	sp, #12
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	4603      	mov	r3, r0
 80020e8:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80020ea:	4909      	ldr	r1, [pc, #36]	; (8002110 <NVIC_EnableIRQ+0x30>)
 80020ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020f0:	095b      	lsrs	r3, r3, #5
 80020f2:	79fa      	ldrb	r2, [r7, #7]
 80020f4:	f002 021f 	and.w	r2, r2, #31
 80020f8:	2001      	movs	r0, #1
 80020fa:	fa00 f202 	lsl.w	r2, r0, r2
 80020fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002102:	bf00      	nop
 8002104:	370c      	adds	r7, #12
 8002106:	46bd      	mov	sp, r7
 8002108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210c:	4770      	bx	lr
 800210e:	bf00      	nop
 8002110:	e000e100 	.word	0xe000e100

08002114 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002114:	b480      	push	{r7}
 8002116:	b083      	sub	sp, #12
 8002118:	af00      	add	r7, sp, #0
 800211a:	4603      	mov	r3, r0
 800211c:	6039      	str	r1, [r7, #0]
 800211e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8002120:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002124:	2b00      	cmp	r3, #0
 8002126:	da0b      	bge.n	8002140 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002128:	490d      	ldr	r1, [pc, #52]	; (8002160 <NVIC_SetPriority+0x4c>)
 800212a:	79fb      	ldrb	r3, [r7, #7]
 800212c:	f003 030f 	and.w	r3, r3, #15
 8002130:	3b04      	subs	r3, #4
 8002132:	683a      	ldr	r2, [r7, #0]
 8002134:	b2d2      	uxtb	r2, r2
 8002136:	0112      	lsls	r2, r2, #4
 8002138:	b2d2      	uxtb	r2, r2
 800213a:	440b      	add	r3, r1
 800213c:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800213e:	e009      	b.n	8002154 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002140:	4908      	ldr	r1, [pc, #32]	; (8002164 <NVIC_SetPriority+0x50>)
 8002142:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002146:	683a      	ldr	r2, [r7, #0]
 8002148:	b2d2      	uxtb	r2, r2
 800214a:	0112      	lsls	r2, r2, #4
 800214c:	b2d2      	uxtb	r2, r2
 800214e:	440b      	add	r3, r1
 8002150:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002154:	bf00      	nop
 8002156:	370c      	adds	r7, #12
 8002158:	46bd      	mov	sp, r7
 800215a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215e:	4770      	bx	lr
 8002160:	e000ed00 	.word	0xe000ed00
 8002164:	e000e100 	.word	0xe000e100

08002168 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002168:	b480      	push	{r7}
 800216a:	b089      	sub	sp, #36	; 0x24
 800216c:	af00      	add	r7, sp, #0
 800216e:	60f8      	str	r0, [r7, #12]
 8002170:	60b9      	str	r1, [r7, #8]
 8002172:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	f003 0307 	and.w	r3, r3, #7
 800217a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800217c:	69fb      	ldr	r3, [r7, #28]
 800217e:	f1c3 0307 	rsb	r3, r3, #7
 8002182:	2b04      	cmp	r3, #4
 8002184:	bf28      	it	cs
 8002186:	2304      	movcs	r3, #4
 8002188:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800218a:	69fb      	ldr	r3, [r7, #28]
 800218c:	3304      	adds	r3, #4
 800218e:	2b06      	cmp	r3, #6
 8002190:	d902      	bls.n	8002198 <NVIC_EncodePriority+0x30>
 8002192:	69fb      	ldr	r3, [r7, #28]
 8002194:	3b03      	subs	r3, #3
 8002196:	e000      	b.n	800219a <NVIC_EncodePriority+0x32>
 8002198:	2300      	movs	r3, #0
 800219a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800219c:	2201      	movs	r2, #1
 800219e:	69bb      	ldr	r3, [r7, #24]
 80021a0:	fa02 f303 	lsl.w	r3, r2, r3
 80021a4:	1e5a      	subs	r2, r3, #1
 80021a6:	68bb      	ldr	r3, [r7, #8]
 80021a8:	401a      	ands	r2, r3
 80021aa:	697b      	ldr	r3, [r7, #20]
 80021ac:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021ae:	2101      	movs	r1, #1
 80021b0:	697b      	ldr	r3, [r7, #20]
 80021b2:	fa01 f303 	lsl.w	r3, r1, r3
 80021b6:	1e59      	subs	r1, r3, #1
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021bc:	4313      	orrs	r3, r2
         );
}
 80021be:	4618      	mov	r0, r3
 80021c0:	3724      	adds	r7, #36	; 0x24
 80021c2:	46bd      	mov	sp, r7
 80021c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c8:	4770      	bx	lr
	...

080021cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b082      	sub	sp, #8
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	3b01      	subs	r3, #1
 80021d8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80021dc:	d301      	bcc.n	80021e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80021de:	2301      	movs	r3, #1
 80021e0:	e00f      	b.n	8002202 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80021e2:	4a0a      	ldr	r2, [pc, #40]	; (800220c <SysTick_Config+0x40>)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	3b01      	subs	r3, #1
 80021e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80021ea:	210f      	movs	r1, #15
 80021ec:	f04f 30ff 	mov.w	r0, #4294967295
 80021f0:	f7ff ff90 	bl	8002114 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021f4:	4b05      	ldr	r3, [pc, #20]	; (800220c <SysTick_Config+0x40>)
 80021f6:	2200      	movs	r2, #0
 80021f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021fa:	4b04      	ldr	r3, [pc, #16]	; (800220c <SysTick_Config+0x40>)
 80021fc:	2207      	movs	r2, #7
 80021fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002200:	2300      	movs	r3, #0
}
 8002202:	4618      	mov	r0, r3
 8002204:	3708      	adds	r7, #8
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}
 800220a:	bf00      	nop
 800220c:	e000e010 	.word	0xe000e010

08002210 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b082      	sub	sp, #8
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002218:	6878      	ldr	r0, [r7, #4]
 800221a:	f7ff ff2f 	bl	800207c <NVIC_SetPriorityGrouping>
}
 800221e:	bf00      	nop
 8002220:	3708      	adds	r7, #8
 8002222:	46bd      	mov	sp, r7
 8002224:	bd80      	pop	{r7, pc}

08002226 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002226:	b580      	push	{r7, lr}
 8002228:	b086      	sub	sp, #24
 800222a:	af00      	add	r7, sp, #0
 800222c:	4603      	mov	r3, r0
 800222e:	60b9      	str	r1, [r7, #8]
 8002230:	607a      	str	r2, [r7, #4]
 8002232:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002234:	2300      	movs	r3, #0
 8002236:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002238:	f7ff ff44 	bl	80020c4 <NVIC_GetPriorityGrouping>
 800223c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800223e:	687a      	ldr	r2, [r7, #4]
 8002240:	68b9      	ldr	r1, [r7, #8]
 8002242:	6978      	ldr	r0, [r7, #20]
 8002244:	f7ff ff90 	bl	8002168 <NVIC_EncodePriority>
 8002248:	4602      	mov	r2, r0
 800224a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800224e:	4611      	mov	r1, r2
 8002250:	4618      	mov	r0, r3
 8002252:	f7ff ff5f 	bl	8002114 <NVIC_SetPriority>
}
 8002256:	bf00      	nop
 8002258:	3718      	adds	r7, #24
 800225a:	46bd      	mov	sp, r7
 800225c:	bd80      	pop	{r7, pc}

0800225e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800225e:	b580      	push	{r7, lr}
 8002260:	b082      	sub	sp, #8
 8002262:	af00      	add	r7, sp, #0
 8002264:	4603      	mov	r3, r0
 8002266:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002268:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800226c:	4618      	mov	r0, r3
 800226e:	f7ff ff37 	bl	80020e0 <NVIC_EnableIRQ>
}
 8002272:	bf00      	nop
 8002274:	3708      	adds	r7, #8
 8002276:	46bd      	mov	sp, r7
 8002278:	bd80      	pop	{r7, pc}

0800227a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800227a:	b580      	push	{r7, lr}
 800227c:	b082      	sub	sp, #8
 800227e:	af00      	add	r7, sp, #0
 8002280:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002282:	6878      	ldr	r0, [r7, #4]
 8002284:	f7ff ffa2 	bl	80021cc <SysTick_Config>
 8002288:	4603      	mov	r3, r0
}
 800228a:	4618      	mov	r0, r3
 800228c:	3708      	adds	r7, #8
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}

08002292 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8002292:	b580      	push	{r7, lr}
 8002294:	b084      	sub	sp, #16
 8002296:	af00      	add	r7, sp, #0
 8002298:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800229a:	2300      	movs	r3, #0
 800229c:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d101      	bne.n	80022a8 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80022a4:	2301      	movs	r3, #1
 80022a6:	e037      	b.n	8002318 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	2202      	movs	r2, #2
 80022ac:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80022be:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80022c2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80022cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	68db      	ldr	r3, [r3, #12]
 80022d2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022d8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	695b      	ldr	r3, [r3, #20]
 80022de:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80022e4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	69db      	ldr	r3, [r3, #28]
 80022ea:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80022ec:	68fa      	ldr	r2, [r7, #12]
 80022ee:	4313      	orrs	r3, r2
 80022f0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	68fa      	ldr	r2, [r7, #12]
 80022f8:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 80022fa:	6878      	ldr	r0, [r7, #4]
 80022fc:	f000 f940 	bl	8002580 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	2200      	movs	r2, #0
 8002304:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	2201      	movs	r2, #1
 800230a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	2200      	movs	r2, #0
 8002312:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8002316:	2300      	movs	r3, #0
}  
 8002318:	4618      	mov	r0, r3
 800231a:	3710      	adds	r7, #16
 800231c:	46bd      	mov	sp, r7
 800231e:	bd80      	pop	{r7, pc}

08002320 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b086      	sub	sp, #24
 8002324:	af00      	add	r7, sp, #0
 8002326:	60f8      	str	r0, [r7, #12]
 8002328:	60b9      	str	r1, [r7, #8]
 800232a:	607a      	str	r2, [r7, #4]
 800232c:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 800232e:	2300      	movs	r3, #0
 8002330:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002338:	2b01      	cmp	r3, #1
 800233a:	d101      	bne.n	8002340 <HAL_DMA_Start_IT+0x20>
 800233c:	2302      	movs	r3, #2
 800233e:	e04a      	b.n	80023d6 <HAL_DMA_Start_IT+0xb6>
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	2201      	movs	r2, #1
 8002344:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800234e:	2b01      	cmp	r3, #1
 8002350:	d13a      	bne.n	80023c8 <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	2202      	movs	r2, #2
 8002356:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	2200      	movs	r2, #0
 800235e:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	68fa      	ldr	r2, [r7, #12]
 8002366:	6812      	ldr	r2, [r2, #0]
 8002368:	6812      	ldr	r2, [r2, #0]
 800236a:	f022 0201 	bic.w	r2, r2, #1
 800236e:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	687a      	ldr	r2, [r7, #4]
 8002374:	68b9      	ldr	r1, [r7, #8]
 8002376:	68f8      	ldr	r0, [r7, #12]
 8002378:	f000 f8d4 	bl	8002524 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002380:	2b00      	cmp	r3, #0
 8002382:	d008      	beq.n	8002396 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	68fa      	ldr	r2, [r7, #12]
 800238a:	6812      	ldr	r2, [r2, #0]
 800238c:	6812      	ldr	r2, [r2, #0]
 800238e:	f042 020e 	orr.w	r2, r2, #14
 8002392:	601a      	str	r2, [r3, #0]
 8002394:	e00f      	b.n	80023b6 <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	68fa      	ldr	r2, [r7, #12]
 800239c:	6812      	ldr	r2, [r2, #0]
 800239e:	6812      	ldr	r2, [r2, #0]
 80023a0:	f042 020a 	orr.w	r2, r2, #10
 80023a4:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	68fa      	ldr	r2, [r7, #12]
 80023ac:	6812      	ldr	r2, [r2, #0]
 80023ae:	6812      	ldr	r2, [r2, #0]
 80023b0:	f022 0204 	bic.w	r2, r2, #4
 80023b4:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	68fa      	ldr	r2, [r7, #12]
 80023bc:	6812      	ldr	r2, [r2, #0]
 80023be:	6812      	ldr	r2, [r2, #0]
 80023c0:	f042 0201 	orr.w	r2, r2, #1
 80023c4:	601a      	str	r2, [r3, #0]
 80023c6:	e005      	b.n	80023d4 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	2200      	movs	r2, #0
 80023cc:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 80023d0:	2302      	movs	r3, #2
 80023d2:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 80023d4:	7dfb      	ldrb	r3, [r7, #23]
} 
 80023d6:	4618      	mov	r0, r3
 80023d8:	3718      	adds	r7, #24
 80023da:	46bd      	mov	sp, r7
 80023dc:	bd80      	pop	{r7, pc}

080023de <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80023de:	b580      	push	{r7, lr}
 80023e0:	b084      	sub	sp, #16
 80023e2:	af00      	add	r7, sp, #0
 80023e4:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023fa:	2204      	movs	r2, #4
 80023fc:	409a      	lsls	r2, r3
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	4013      	ands	r3, r2
 8002402:	2b00      	cmp	r3, #0
 8002404:	d024      	beq.n	8002450 <HAL_DMA_IRQHandler+0x72>
 8002406:	68bb      	ldr	r3, [r7, #8]
 8002408:	f003 0304 	and.w	r3, r3, #4
 800240c:	2b00      	cmp	r3, #0
 800240e:	d01f      	beq.n	8002450 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f003 0320 	and.w	r3, r3, #32
 800241a:	2b00      	cmp	r3, #0
 800241c:	d107      	bne.n	800242e <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	687a      	ldr	r2, [r7, #4]
 8002424:	6812      	ldr	r2, [r2, #0]
 8002426:	6812      	ldr	r2, [r2, #0]
 8002428:	f022 0204 	bic.w	r2, r2, #4
 800242c:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002432:	687a      	ldr	r2, [r7, #4]
 8002434:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002436:	2104      	movs	r1, #4
 8002438:	fa01 f202 	lsl.w	r2, r1, r2
 800243c:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002442:	2b00      	cmp	r3, #0
 8002444:	d06a      	beq.n	800251c <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800244a:	6878      	ldr	r0, [r7, #4]
 800244c:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 800244e:	e065      	b.n	800251c <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002454:	2202      	movs	r2, #2
 8002456:	409a      	lsls	r2, r3
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	4013      	ands	r3, r2
 800245c:	2b00      	cmp	r3, #0
 800245e:	d02c      	beq.n	80024ba <HAL_DMA_IRQHandler+0xdc>
 8002460:	68bb      	ldr	r3, [r7, #8]
 8002462:	f003 0302 	and.w	r3, r3, #2
 8002466:	2b00      	cmp	r3, #0
 8002468:	d027      	beq.n	80024ba <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f003 0320 	and.w	r3, r3, #32
 8002474:	2b00      	cmp	r3, #0
 8002476:	d10b      	bne.n	8002490 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	687a      	ldr	r2, [r7, #4]
 800247e:	6812      	ldr	r2, [r2, #0]
 8002480:	6812      	ldr	r2, [r2, #0]
 8002482:	f022 020a 	bic.w	r2, r2, #10
 8002486:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2201      	movs	r2, #1
 800248c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002494:	687a      	ldr	r2, [r7, #4]
 8002496:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002498:	2102      	movs	r1, #2
 800249a:	fa01 f202 	lsl.w	r2, r1, r2
 800249e:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2200      	movs	r2, #0
 80024a4:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d035      	beq.n	800251c <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024b4:	6878      	ldr	r0, [r7, #4]
 80024b6:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 80024b8:	e030      	b.n	800251c <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024be:	2208      	movs	r2, #8
 80024c0:	409a      	lsls	r2, r3
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	4013      	ands	r3, r2
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d028      	beq.n	800251c <HAL_DMA_IRQHandler+0x13e>
 80024ca:	68bb      	ldr	r3, [r7, #8]
 80024cc:	f003 0308 	and.w	r3, r3, #8
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d023      	beq.n	800251c <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	687a      	ldr	r2, [r7, #4]
 80024da:	6812      	ldr	r2, [r2, #0]
 80024dc:	6812      	ldr	r2, [r2, #0]
 80024de:	f022 020e 	bic.w	r2, r2, #14
 80024e2:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024e8:	687a      	ldr	r2, [r7, #4]
 80024ea:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80024ec:	2101      	movs	r1, #1
 80024ee:	fa01 f202 	lsl.w	r2, r1, r2
 80024f2:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2201      	movs	r2, #1
 80024f8:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	2201      	movs	r2, #1
 80024fe:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	2200      	movs	r2, #0
 8002506:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800250e:	2b00      	cmp	r3, #0
 8002510:	d004      	beq.n	800251c <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002516:	6878      	ldr	r0, [r7, #4]
 8002518:	4798      	blx	r3
    }
  }
}  
 800251a:	e7ff      	b.n	800251c <HAL_DMA_IRQHandler+0x13e>
 800251c:	bf00      	nop
 800251e:	3710      	adds	r7, #16
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}

08002524 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002524:	b480      	push	{r7}
 8002526:	b085      	sub	sp, #20
 8002528:	af00      	add	r7, sp, #0
 800252a:	60f8      	str	r0, [r7, #12]
 800252c:	60b9      	str	r1, [r7, #8]
 800252e:	607a      	str	r2, [r7, #4]
 8002530:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002536:	68fa      	ldr	r2, [r7, #12]
 8002538:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800253a:	2101      	movs	r1, #1
 800253c:	fa01 f202 	lsl.w	r2, r1, r2
 8002540:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	683a      	ldr	r2, [r7, #0]
 8002548:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	2b10      	cmp	r3, #16
 8002550:	d108      	bne.n	8002564 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	687a      	ldr	r2, [r7, #4]
 8002558:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	68ba      	ldr	r2, [r7, #8]
 8002560:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002562:	e007      	b.n	8002574 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	68ba      	ldr	r2, [r7, #8]
 800256a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	687a      	ldr	r2, [r7, #4]
 8002572:	60da      	str	r2, [r3, #12]
}
 8002574:	bf00      	nop
 8002576:	3714      	adds	r7, #20
 8002578:	46bd      	mov	sp, r7
 800257a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257e:	4770      	bx	lr

08002580 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002580:	b480      	push	{r7}
 8002582:	b083      	sub	sp, #12
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	461a      	mov	r2, r3
 800258e:	4b09      	ldr	r3, [pc, #36]	; (80025b4 <DMA_CalcBaseAndBitshift+0x34>)
 8002590:	4413      	add	r3, r2
 8002592:	4a09      	ldr	r2, [pc, #36]	; (80025b8 <DMA_CalcBaseAndBitshift+0x38>)
 8002594:	fba2 2303 	umull	r2, r3, r2, r3
 8002598:	091b      	lsrs	r3, r3, #4
 800259a:	009a      	lsls	r2, r3, #2
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	4a06      	ldr	r2, [pc, #24]	; (80025bc <DMA_CalcBaseAndBitshift+0x3c>)
 80025a4:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 80025a6:	bf00      	nop
 80025a8:	370c      	adds	r7, #12
 80025aa:	46bd      	mov	sp, r7
 80025ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b0:	4770      	bx	lr
 80025b2:	bf00      	nop
 80025b4:	bffdfff8 	.word	0xbffdfff8
 80025b8:	cccccccd 	.word	0xcccccccd
 80025bc:	40020000 	.word	0x40020000

080025c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80025c0:	b480      	push	{r7}
 80025c2:	b087      	sub	sp, #28
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
 80025c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80025ca:	2300      	movs	r3, #0
 80025cc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80025ce:	2300      	movs	r3, #0
 80025d0:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80025d2:	2300      	movs	r3, #0
 80025d4:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 80025d6:	e14e      	b.n	8002876 <HAL_GPIO_Init+0x2b6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	681a      	ldr	r2, [r3, #0]
 80025dc:	2101      	movs	r1, #1
 80025de:	697b      	ldr	r3, [r7, #20]
 80025e0:	fa01 f303 	lsl.w	r3, r1, r3
 80025e4:	4013      	ands	r3, r2
 80025e6:	60fb      	str	r3, [r7, #12]

    if(iocurrent)
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	f000 8140 	beq.w	8002870 <HAL_GPIO_Init+0x2b0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	685b      	ldr	r3, [r3, #4]
 80025f4:	2b02      	cmp	r3, #2
 80025f6:	d003      	beq.n	8002600 <HAL_GPIO_Init+0x40>
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	2b12      	cmp	r3, #18
 80025fe:	d123      	bne.n	8002648 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002600:	697b      	ldr	r3, [r7, #20]
 8002602:	08da      	lsrs	r2, r3, #3
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	3208      	adds	r2, #8
 8002608:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800260c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800260e:	697b      	ldr	r3, [r7, #20]
 8002610:	f003 0307 	and.w	r3, r3, #7
 8002614:	009b      	lsls	r3, r3, #2
 8002616:	220f      	movs	r2, #15
 8002618:	fa02 f303 	lsl.w	r3, r2, r3
 800261c:	43db      	mvns	r3, r3
 800261e:	693a      	ldr	r2, [r7, #16]
 8002620:	4013      	ands	r3, r2
 8002622:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	691a      	ldr	r2, [r3, #16]
 8002628:	697b      	ldr	r3, [r7, #20]
 800262a:	f003 0307 	and.w	r3, r3, #7
 800262e:	009b      	lsls	r3, r3, #2
 8002630:	fa02 f303 	lsl.w	r3, r2, r3
 8002634:	693a      	ldr	r2, [r7, #16]
 8002636:	4313      	orrs	r3, r2
 8002638:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 800263a:	697b      	ldr	r3, [r7, #20]
 800263c:	08da      	lsrs	r2, r3, #3
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	3208      	adds	r2, #8
 8002642:	6939      	ldr	r1, [r7, #16]
 8002644:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800264e:	697b      	ldr	r3, [r7, #20]
 8002650:	005b      	lsls	r3, r3, #1
 8002652:	2203      	movs	r2, #3
 8002654:	fa02 f303 	lsl.w	r3, r2, r3
 8002658:	43db      	mvns	r3, r3
 800265a:	693a      	ldr	r2, [r7, #16]
 800265c:	4013      	ands	r3, r2
 800265e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	f003 0203 	and.w	r2, r3, #3
 8002668:	697b      	ldr	r3, [r7, #20]
 800266a:	005b      	lsls	r3, r3, #1
 800266c:	fa02 f303 	lsl.w	r3, r2, r3
 8002670:	693a      	ldr	r2, [r7, #16]
 8002672:	4313      	orrs	r3, r2
 8002674:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	693a      	ldr	r2, [r7, #16]
 800267a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	2b01      	cmp	r3, #1
 8002682:	d00b      	beq.n	800269c <HAL_GPIO_Init+0xdc>
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	2b02      	cmp	r3, #2
 800268a:	d007      	beq.n	800269c <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002690:	2b11      	cmp	r3, #17
 8002692:	d003      	beq.n	800269c <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	685b      	ldr	r3, [r3, #4]
 8002698:	2b12      	cmp	r3, #18
 800269a:	d130      	bne.n	80026fe <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	689b      	ldr	r3, [r3, #8]
 80026a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80026a2:	697b      	ldr	r3, [r7, #20]
 80026a4:	005b      	lsls	r3, r3, #1
 80026a6:	2203      	movs	r2, #3
 80026a8:	fa02 f303 	lsl.w	r3, r2, r3
 80026ac:	43db      	mvns	r3, r3
 80026ae:	693a      	ldr	r2, [r7, #16]
 80026b0:	4013      	ands	r3, r2
 80026b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	68da      	ldr	r2, [r3, #12]
 80026b8:	697b      	ldr	r3, [r7, #20]
 80026ba:	005b      	lsls	r3, r3, #1
 80026bc:	fa02 f303 	lsl.w	r3, r2, r3
 80026c0:	693a      	ldr	r2, [r7, #16]
 80026c2:	4313      	orrs	r3, r2
 80026c4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	693a      	ldr	r2, [r7, #16]
 80026ca:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80026d2:	2201      	movs	r2, #1
 80026d4:	697b      	ldr	r3, [r7, #20]
 80026d6:	fa02 f303 	lsl.w	r3, r2, r3
 80026da:	43db      	mvns	r3, r3
 80026dc:	693a      	ldr	r2, [r7, #16]
 80026de:	4013      	ands	r3, r2
 80026e0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	685b      	ldr	r3, [r3, #4]
 80026e6:	091b      	lsrs	r3, r3, #4
 80026e8:	f003 0201 	and.w	r2, r3, #1
 80026ec:	697b      	ldr	r3, [r7, #20]
 80026ee:	fa02 f303 	lsl.w	r3, r2, r3
 80026f2:	693a      	ldr	r2, [r7, #16]
 80026f4:	4313      	orrs	r3, r2
 80026f6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	693a      	ldr	r2, [r7, #16]
 80026fc:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	68db      	ldr	r3, [r3, #12]
 8002702:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002704:	697b      	ldr	r3, [r7, #20]
 8002706:	005b      	lsls	r3, r3, #1
 8002708:	2203      	movs	r2, #3
 800270a:	fa02 f303 	lsl.w	r3, r2, r3
 800270e:	43db      	mvns	r3, r3
 8002710:	693a      	ldr	r2, [r7, #16]
 8002712:	4013      	ands	r3, r2
 8002714:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	689a      	ldr	r2, [r3, #8]
 800271a:	697b      	ldr	r3, [r7, #20]
 800271c:	005b      	lsls	r3, r3, #1
 800271e:	fa02 f303 	lsl.w	r3, r2, r3
 8002722:	693a      	ldr	r2, [r7, #16]
 8002724:	4313      	orrs	r3, r2
 8002726:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	693a      	ldr	r2, [r7, #16]
 800272c:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	685b      	ldr	r3, [r3, #4]
 8002732:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002736:	2b00      	cmp	r3, #0
 8002738:	f000 809a 	beq.w	8002870 <HAL_GPIO_Init+0x2b0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800273c:	4a55      	ldr	r2, [pc, #340]	; (8002894 <HAL_GPIO_Init+0x2d4>)
 800273e:	4b55      	ldr	r3, [pc, #340]	; (8002894 <HAL_GPIO_Init+0x2d4>)
 8002740:	699b      	ldr	r3, [r3, #24]
 8002742:	f043 0301 	orr.w	r3, r3, #1
 8002746:	6193      	str	r3, [r2, #24]
 8002748:	4b52      	ldr	r3, [pc, #328]	; (8002894 <HAL_GPIO_Init+0x2d4>)
 800274a:	699b      	ldr	r3, [r3, #24]
 800274c:	f003 0301 	and.w	r3, r3, #1
 8002750:	60bb      	str	r3, [r7, #8]
 8002752:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8002754:	4a50      	ldr	r2, [pc, #320]	; (8002898 <HAL_GPIO_Init+0x2d8>)
 8002756:	697b      	ldr	r3, [r7, #20]
 8002758:	089b      	lsrs	r3, r3, #2
 800275a:	3302      	adds	r3, #2
 800275c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002760:	613b      	str	r3, [r7, #16]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8002762:	697b      	ldr	r3, [r7, #20]
 8002764:	f003 0303 	and.w	r3, r3, #3
 8002768:	009b      	lsls	r3, r3, #2
 800276a:	220f      	movs	r2, #15
 800276c:	fa02 f303 	lsl.w	r3, r2, r3
 8002770:	43db      	mvns	r3, r3
 8002772:	693a      	ldr	r2, [r7, #16]
 8002774:	4013      	ands	r3, r2
 8002776:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800277e:	d013      	beq.n	80027a8 <HAL_GPIO_Init+0x1e8>
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	4a46      	ldr	r2, [pc, #280]	; (800289c <HAL_GPIO_Init+0x2dc>)
 8002784:	4293      	cmp	r3, r2
 8002786:	d00d      	beq.n	80027a4 <HAL_GPIO_Init+0x1e4>
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	4a45      	ldr	r2, [pc, #276]	; (80028a0 <HAL_GPIO_Init+0x2e0>)
 800278c:	4293      	cmp	r3, r2
 800278e:	d007      	beq.n	80027a0 <HAL_GPIO_Init+0x1e0>
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	4a44      	ldr	r2, [pc, #272]	; (80028a4 <HAL_GPIO_Init+0x2e4>)
 8002794:	4293      	cmp	r3, r2
 8002796:	d101      	bne.n	800279c <HAL_GPIO_Init+0x1dc>
 8002798:	2303      	movs	r3, #3
 800279a:	e006      	b.n	80027aa <HAL_GPIO_Init+0x1ea>
 800279c:	2305      	movs	r3, #5
 800279e:	e004      	b.n	80027aa <HAL_GPIO_Init+0x1ea>
 80027a0:	2302      	movs	r3, #2
 80027a2:	e002      	b.n	80027aa <HAL_GPIO_Init+0x1ea>
 80027a4:	2301      	movs	r3, #1
 80027a6:	e000      	b.n	80027aa <HAL_GPIO_Init+0x1ea>
 80027a8:	2300      	movs	r3, #0
 80027aa:	697a      	ldr	r2, [r7, #20]
 80027ac:	f002 0203 	and.w	r2, r2, #3
 80027b0:	0092      	lsls	r2, r2, #2
 80027b2:	4093      	lsls	r3, r2
 80027b4:	693a      	ldr	r2, [r7, #16]
 80027b6:	4313      	orrs	r3, r2
 80027b8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 80027ba:	4937      	ldr	r1, [pc, #220]	; (8002898 <HAL_GPIO_Init+0x2d8>)
 80027bc:	697b      	ldr	r3, [r7, #20]
 80027be:	089b      	lsrs	r3, r3, #2
 80027c0:	3302      	adds	r3, #2
 80027c2:	693a      	ldr	r2, [r7, #16]
 80027c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80027c8:	4b37      	ldr	r3, [pc, #220]	; (80028a8 <HAL_GPIO_Init+0x2e8>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	43db      	mvns	r3, r3
 80027d2:	693a      	ldr	r2, [r7, #16]
 80027d4:	4013      	ands	r3, r2
 80027d6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d003      	beq.n	80027ec <HAL_GPIO_Init+0x22c>
        {
          temp |= iocurrent;
 80027e4:	693a      	ldr	r2, [r7, #16]
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	4313      	orrs	r3, r2
 80027ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80027ec:	4a2e      	ldr	r2, [pc, #184]	; (80028a8 <HAL_GPIO_Init+0x2e8>)
 80027ee:	693b      	ldr	r3, [r7, #16]
 80027f0:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80027f2:	4b2d      	ldr	r3, [pc, #180]	; (80028a8 <HAL_GPIO_Init+0x2e8>)
 80027f4:	685b      	ldr	r3, [r3, #4]
 80027f6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	43db      	mvns	r3, r3
 80027fc:	693a      	ldr	r2, [r7, #16]
 80027fe:	4013      	ands	r3, r2
 8002800:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002802:	683b      	ldr	r3, [r7, #0]
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800280a:	2b00      	cmp	r3, #0
 800280c:	d003      	beq.n	8002816 <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 800280e:	693a      	ldr	r2, [r7, #16]
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	4313      	orrs	r3, r2
 8002814:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002816:	4a24      	ldr	r2, [pc, #144]	; (80028a8 <HAL_GPIO_Init+0x2e8>)
 8002818:	693b      	ldr	r3, [r7, #16]
 800281a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800281c:	4b22      	ldr	r3, [pc, #136]	; (80028a8 <HAL_GPIO_Init+0x2e8>)
 800281e:	689b      	ldr	r3, [r3, #8]
 8002820:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	43db      	mvns	r3, r3
 8002826:	693a      	ldr	r2, [r7, #16]
 8002828:	4013      	ands	r3, r2
 800282a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	685b      	ldr	r3, [r3, #4]
 8002830:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002834:	2b00      	cmp	r3, #0
 8002836:	d003      	beq.n	8002840 <HAL_GPIO_Init+0x280>
        {
          temp |= iocurrent;
 8002838:	693a      	ldr	r2, [r7, #16]
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	4313      	orrs	r3, r2
 800283e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002840:	4a19      	ldr	r2, [pc, #100]	; (80028a8 <HAL_GPIO_Init+0x2e8>)
 8002842:	693b      	ldr	r3, [r7, #16]
 8002844:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002846:	4b18      	ldr	r3, [pc, #96]	; (80028a8 <HAL_GPIO_Init+0x2e8>)
 8002848:	68db      	ldr	r3, [r3, #12]
 800284a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	43db      	mvns	r3, r3
 8002850:	693a      	ldr	r2, [r7, #16]
 8002852:	4013      	ands	r3, r2
 8002854:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	685b      	ldr	r3, [r3, #4]
 800285a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800285e:	2b00      	cmp	r3, #0
 8002860:	d003      	beq.n	800286a <HAL_GPIO_Init+0x2aa>
        {
          temp |= iocurrent;
 8002862:	693a      	ldr	r2, [r7, #16]
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	4313      	orrs	r3, r2
 8002868:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800286a:	4a0f      	ldr	r2, [pc, #60]	; (80028a8 <HAL_GPIO_Init+0x2e8>)
 800286c:	693b      	ldr	r3, [r7, #16]
 800286e:	60d3      	str	r3, [r2, #12]
      }
    }
    
    position++;
 8002870:	697b      	ldr	r3, [r7, #20]
 8002872:	3301      	adds	r3, #1
 8002874:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8002876:	683b      	ldr	r3, [r7, #0]
 8002878:	681a      	ldr	r2, [r3, #0]
 800287a:	697b      	ldr	r3, [r7, #20]
 800287c:	fa22 f303 	lsr.w	r3, r2, r3
 8002880:	2b00      	cmp	r3, #0
 8002882:	f47f aea9 	bne.w	80025d8 <HAL_GPIO_Init+0x18>
  }
}
 8002886:	bf00      	nop
 8002888:	371c      	adds	r7, #28
 800288a:	46bd      	mov	sp, r7
 800288c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002890:	4770      	bx	lr
 8002892:	bf00      	nop
 8002894:	40021000 	.word	0x40021000
 8002898:	40010000 	.word	0x40010000
 800289c:	48000400 	.word	0x48000400
 80028a0:	48000800 	.word	0x48000800
 80028a4:	48000c00 	.word	0x48000c00
 80028a8:	40010400 	.word	0x40010400

080028ac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80028b2:	af00      	add	r7, sp, #0
 80028b4:	1d3b      	adds	r3, r7, #4
 80028b6:	6018      	str	r0, [r3, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80028b8:	1d3b      	adds	r3, r7, #4
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d102      	bne.n	80028c6 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80028c0:	2301      	movs	r3, #1
 80028c2:	f000 beda 	b.w	800367a <HAL_RCC_OscConfig+0xdce>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80028c6:	1d3b      	adds	r3, r7, #4
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f003 0301 	and.w	r3, r3, #1
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	f000 816e 	beq.w	8002bb2 <HAL_RCC_OscConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80028d6:	4bb5      	ldr	r3, [pc, #724]	; (8002bac <HAL_RCC_OscConfig+0x300>)
 80028d8:	685b      	ldr	r3, [r3, #4]
 80028da:	f003 030c 	and.w	r3, r3, #12
 80028de:	2b04      	cmp	r3, #4
 80028e0:	d00c      	beq.n	80028fc <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80028e2:	4bb2      	ldr	r3, [pc, #712]	; (8002bac <HAL_RCC_OscConfig+0x300>)
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	f003 030c 	and.w	r3, r3, #12
 80028ea:	2b08      	cmp	r3, #8
 80028ec:	d15a      	bne.n	80029a4 <HAL_RCC_OscConfig+0xf8>
 80028ee:	4baf      	ldr	r3, [pc, #700]	; (8002bac <HAL_RCC_OscConfig+0x300>)
 80028f0:	685b      	ldr	r3, [r3, #4]
 80028f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80028fa:	d153      	bne.n	80029a4 <HAL_RCC_OscConfig+0xf8>
 80028fc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002900:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002904:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002908:	fa93 f3a3 	rbit	r3, r3
 800290c:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002910:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002914:	fab3 f383 	clz	r3, r3
 8002918:	b2db      	uxtb	r3, r3
 800291a:	095b      	lsrs	r3, r3, #5
 800291c:	b2db      	uxtb	r3, r3
 800291e:	f043 0301 	orr.w	r3, r3, #1
 8002922:	b2db      	uxtb	r3, r3
 8002924:	2b01      	cmp	r3, #1
 8002926:	d102      	bne.n	800292e <HAL_RCC_OscConfig+0x82>
 8002928:	4ba0      	ldr	r3, [pc, #640]	; (8002bac <HAL_RCC_OscConfig+0x300>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	e015      	b.n	800295a <HAL_RCC_OscConfig+0xae>
 800292e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002932:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002936:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 800293a:	fa93 f3a3 	rbit	r3, r3
 800293e:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8002942:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002946:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 800294a:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 800294e:	fa93 f3a3 	rbit	r3, r3
 8002952:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8002956:	4b95      	ldr	r3, [pc, #596]	; (8002bac <HAL_RCC_OscConfig+0x300>)
 8002958:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800295a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800295e:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8002962:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8002966:	fa92 f2a2 	rbit	r2, r2
 800296a:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return(result);
 800296e:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8002972:	fab2 f282 	clz	r2, r2
 8002976:	b252      	sxtb	r2, r2
 8002978:	f042 0220 	orr.w	r2, r2, #32
 800297c:	b252      	sxtb	r2, r2
 800297e:	b2d2      	uxtb	r2, r2
 8002980:	f002 021f 	and.w	r2, r2, #31
 8002984:	2101      	movs	r1, #1
 8002986:	fa01 f202 	lsl.w	r2, r1, r2
 800298a:	4013      	ands	r3, r2
 800298c:	2b00      	cmp	r3, #0
 800298e:	f000 810f 	beq.w	8002bb0 <HAL_RCC_OscConfig+0x304>
 8002992:	1d3b      	adds	r3, r7, #4
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	685b      	ldr	r3, [r3, #4]
 8002998:	2b00      	cmp	r3, #0
 800299a:	f040 8109 	bne.w	8002bb0 <HAL_RCC_OscConfig+0x304>
      {
        return HAL_ERROR;
 800299e:	2301      	movs	r3, #1
 80029a0:	f000 be6b 	b.w	800367a <HAL_RCC_OscConfig+0xdce>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80029a4:	1d3b      	adds	r3, r7, #4
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	685b      	ldr	r3, [r3, #4]
 80029aa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80029ae:	d106      	bne.n	80029be <HAL_RCC_OscConfig+0x112>
 80029b0:	4a7e      	ldr	r2, [pc, #504]	; (8002bac <HAL_RCC_OscConfig+0x300>)
 80029b2:	4b7e      	ldr	r3, [pc, #504]	; (8002bac <HAL_RCC_OscConfig+0x300>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029ba:	6013      	str	r3, [r2, #0]
 80029bc:	e030      	b.n	8002a20 <HAL_RCC_OscConfig+0x174>
 80029be:	1d3b      	adds	r3, r7, #4
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d10c      	bne.n	80029e2 <HAL_RCC_OscConfig+0x136>
 80029c8:	4a78      	ldr	r2, [pc, #480]	; (8002bac <HAL_RCC_OscConfig+0x300>)
 80029ca:	4b78      	ldr	r3, [pc, #480]	; (8002bac <HAL_RCC_OscConfig+0x300>)
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80029d2:	6013      	str	r3, [r2, #0]
 80029d4:	4a75      	ldr	r2, [pc, #468]	; (8002bac <HAL_RCC_OscConfig+0x300>)
 80029d6:	4b75      	ldr	r3, [pc, #468]	; (8002bac <HAL_RCC_OscConfig+0x300>)
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80029de:	6013      	str	r3, [r2, #0]
 80029e0:	e01e      	b.n	8002a20 <HAL_RCC_OscConfig+0x174>
 80029e2:	1d3b      	adds	r3, r7, #4
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80029ec:	d10c      	bne.n	8002a08 <HAL_RCC_OscConfig+0x15c>
 80029ee:	4a6f      	ldr	r2, [pc, #444]	; (8002bac <HAL_RCC_OscConfig+0x300>)
 80029f0:	4b6e      	ldr	r3, [pc, #440]	; (8002bac <HAL_RCC_OscConfig+0x300>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80029f8:	6013      	str	r3, [r2, #0]
 80029fa:	4a6c      	ldr	r2, [pc, #432]	; (8002bac <HAL_RCC_OscConfig+0x300>)
 80029fc:	4b6b      	ldr	r3, [pc, #428]	; (8002bac <HAL_RCC_OscConfig+0x300>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a04:	6013      	str	r3, [r2, #0]
 8002a06:	e00b      	b.n	8002a20 <HAL_RCC_OscConfig+0x174>
 8002a08:	4a68      	ldr	r2, [pc, #416]	; (8002bac <HAL_RCC_OscConfig+0x300>)
 8002a0a:	4b68      	ldr	r3, [pc, #416]	; (8002bac <HAL_RCC_OscConfig+0x300>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a12:	6013      	str	r3, [r2, #0]
 8002a14:	4a65      	ldr	r2, [pc, #404]	; (8002bac <HAL_RCC_OscConfig+0x300>)
 8002a16:	4b65      	ldr	r3, [pc, #404]	; (8002bac <HAL_RCC_OscConfig+0x300>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a1e:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002a20:	4962      	ldr	r1, [pc, #392]	; (8002bac <HAL_RCC_OscConfig+0x300>)
 8002a22:	4b62      	ldr	r3, [pc, #392]	; (8002bac <HAL_RCC_OscConfig+0x300>)
 8002a24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a26:	f023 020f 	bic.w	r2, r3, #15
 8002a2a:	1d3b      	adds	r3, r7, #4
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	689b      	ldr	r3, [r3, #8]
 8002a30:	4313      	orrs	r3, r2
 8002a32:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002a34:	1d3b      	adds	r3, r7, #4
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	685b      	ldr	r3, [r3, #4]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d05a      	beq.n	8002af4 <HAL_RCC_OscConfig+0x248>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a3e:	f7fe fbed 	bl	800121c <HAL_GetTick>
 8002a42:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a46:	e00a      	b.n	8002a5e <HAL_RCC_OscConfig+0x1b2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002a48:	f7fe fbe8 	bl	800121c <HAL_GetTick>
 8002a4c:	4602      	mov	r2, r0
 8002a4e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002a52:	1ad3      	subs	r3, r2, r3
 8002a54:	2b64      	cmp	r3, #100	; 0x64
 8002a56:	d902      	bls.n	8002a5e <HAL_RCC_OscConfig+0x1b2>
          {
            return HAL_TIMEOUT;
 8002a58:	2303      	movs	r3, #3
 8002a5a:	f000 be0e 	b.w	800367a <HAL_RCC_OscConfig+0xdce>
 8002a5e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002a62:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a66:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8002a6a:	fa93 f3a3 	rbit	r3, r3
 8002a6e:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return(result);
 8002a72:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a76:	fab3 f383 	clz	r3, r3
 8002a7a:	b2db      	uxtb	r3, r3
 8002a7c:	095b      	lsrs	r3, r3, #5
 8002a7e:	b2db      	uxtb	r3, r3
 8002a80:	f043 0301 	orr.w	r3, r3, #1
 8002a84:	b2db      	uxtb	r3, r3
 8002a86:	2b01      	cmp	r3, #1
 8002a88:	d102      	bne.n	8002a90 <HAL_RCC_OscConfig+0x1e4>
 8002a8a:	4b48      	ldr	r3, [pc, #288]	; (8002bac <HAL_RCC_OscConfig+0x300>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	e015      	b.n	8002abc <HAL_RCC_OscConfig+0x210>
 8002a90:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002a94:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a98:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8002a9c:	fa93 f3a3 	rbit	r3, r3
 8002aa0:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8002aa4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002aa8:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8002aac:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8002ab0:	fa93 f3a3 	rbit	r3, r3
 8002ab4:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8002ab8:	4b3c      	ldr	r3, [pc, #240]	; (8002bac <HAL_RCC_OscConfig+0x300>)
 8002aba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002abc:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002ac0:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8002ac4:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8002ac8:	fa92 f2a2 	rbit	r2, r2
 8002acc:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return(result);
 8002ad0:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8002ad4:	fab2 f282 	clz	r2, r2
 8002ad8:	b252      	sxtb	r2, r2
 8002ada:	f042 0220 	orr.w	r2, r2, #32
 8002ade:	b252      	sxtb	r2, r2
 8002ae0:	b2d2      	uxtb	r2, r2
 8002ae2:	f002 021f 	and.w	r2, r2, #31
 8002ae6:	2101      	movs	r1, #1
 8002ae8:	fa01 f202 	lsl.w	r2, r1, r2
 8002aec:	4013      	ands	r3, r2
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d0aa      	beq.n	8002a48 <HAL_RCC_OscConfig+0x19c>
 8002af2:	e05e      	b.n	8002bb2 <HAL_RCC_OscConfig+0x306>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002af4:	f7fe fb92 	bl	800121c <HAL_GetTick>
 8002af8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002afc:	e00a      	b.n	8002b14 <HAL_RCC_OscConfig+0x268>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002afe:	f7fe fb8d 	bl	800121c <HAL_GetTick>
 8002b02:	4602      	mov	r2, r0
 8002b04:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002b08:	1ad3      	subs	r3, r2, r3
 8002b0a:	2b64      	cmp	r3, #100	; 0x64
 8002b0c:	d902      	bls.n	8002b14 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8002b0e:	2303      	movs	r3, #3
 8002b10:	f000 bdb3 	b.w	800367a <HAL_RCC_OscConfig+0xdce>
 8002b14:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002b18:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b1c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8002b20:	fa93 f3a3 	rbit	r3, r3
 8002b24:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return(result);
 8002b28:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b2c:	fab3 f383 	clz	r3, r3
 8002b30:	b2db      	uxtb	r3, r3
 8002b32:	095b      	lsrs	r3, r3, #5
 8002b34:	b2db      	uxtb	r3, r3
 8002b36:	f043 0301 	orr.w	r3, r3, #1
 8002b3a:	b2db      	uxtb	r3, r3
 8002b3c:	2b01      	cmp	r3, #1
 8002b3e:	d102      	bne.n	8002b46 <HAL_RCC_OscConfig+0x29a>
 8002b40:	4b1a      	ldr	r3, [pc, #104]	; (8002bac <HAL_RCC_OscConfig+0x300>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	e015      	b.n	8002b72 <HAL_RCC_OscConfig+0x2c6>
 8002b46:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002b4a:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b4e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8002b52:	fa93 f3a3 	rbit	r3, r3
 8002b56:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8002b5a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002b5e:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8002b62:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8002b66:	fa93 f3a3 	rbit	r3, r3
 8002b6a:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8002b6e:	4b0f      	ldr	r3, [pc, #60]	; (8002bac <HAL_RCC_OscConfig+0x300>)
 8002b70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b72:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002b76:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8002b7a:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8002b7e:	fa92 f2a2 	rbit	r2, r2
 8002b82:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return(result);
 8002b86:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8002b8a:	fab2 f282 	clz	r2, r2
 8002b8e:	b252      	sxtb	r2, r2
 8002b90:	f042 0220 	orr.w	r2, r2, #32
 8002b94:	b252      	sxtb	r2, r2
 8002b96:	b2d2      	uxtb	r2, r2
 8002b98:	f002 021f 	and.w	r2, r2, #31
 8002b9c:	2101      	movs	r1, #1
 8002b9e:	fa01 f202 	lsl.w	r2, r1, r2
 8002ba2:	4013      	ands	r3, r2
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d1aa      	bne.n	8002afe <HAL_RCC_OscConfig+0x252>
 8002ba8:	e003      	b.n	8002bb2 <HAL_RCC_OscConfig+0x306>
 8002baa:	bf00      	nop
 8002bac:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bb0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002bb2:	1d3b      	adds	r3, r7, #4
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f003 0302 	and.w	r3, r3, #2
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	f000 8170 	beq.w	8002ea2 <HAL_RCC_OscConfig+0x5f6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002bc2:	4bd0      	ldr	r3, [pc, #832]	; (8002f04 <HAL_RCC_OscConfig+0x658>)
 8002bc4:	685b      	ldr	r3, [r3, #4]
 8002bc6:	f003 030c 	and.w	r3, r3, #12
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d00b      	beq.n	8002be6 <HAL_RCC_OscConfig+0x33a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002bce:	4bcd      	ldr	r3, [pc, #820]	; (8002f04 <HAL_RCC_OscConfig+0x658>)
 8002bd0:	685b      	ldr	r3, [r3, #4]
 8002bd2:	f003 030c 	and.w	r3, r3, #12
 8002bd6:	2b08      	cmp	r3, #8
 8002bd8:	d16d      	bne.n	8002cb6 <HAL_RCC_OscConfig+0x40a>
 8002bda:	4bca      	ldr	r3, [pc, #808]	; (8002f04 <HAL_RCC_OscConfig+0x658>)
 8002bdc:	685b      	ldr	r3, [r3, #4]
 8002bde:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d167      	bne.n	8002cb6 <HAL_RCC_OscConfig+0x40a>
 8002be6:	2302      	movs	r3, #2
 8002be8:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bec:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8002bf0:	fa93 f3a3 	rbit	r3, r3
 8002bf4:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return(result);
 8002bf8:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bfc:	fab3 f383 	clz	r3, r3
 8002c00:	b2db      	uxtb	r3, r3
 8002c02:	095b      	lsrs	r3, r3, #5
 8002c04:	b2db      	uxtb	r3, r3
 8002c06:	f043 0301 	orr.w	r3, r3, #1
 8002c0a:	b2db      	uxtb	r3, r3
 8002c0c:	2b01      	cmp	r3, #1
 8002c0e:	d102      	bne.n	8002c16 <HAL_RCC_OscConfig+0x36a>
 8002c10:	4bbc      	ldr	r3, [pc, #752]	; (8002f04 <HAL_RCC_OscConfig+0x658>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	e013      	b.n	8002c3e <HAL_RCC_OscConfig+0x392>
 8002c16:	2302      	movs	r3, #2
 8002c18:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c1c:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8002c20:	fa93 f3a3 	rbit	r3, r3
 8002c24:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8002c28:	2302      	movs	r3, #2
 8002c2a:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8002c2e:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8002c32:	fa93 f3a3 	rbit	r3, r3
 8002c36:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8002c3a:	4bb2      	ldr	r3, [pc, #712]	; (8002f04 <HAL_RCC_OscConfig+0x658>)
 8002c3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c3e:	2202      	movs	r2, #2
 8002c40:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8002c44:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8002c48:	fa92 f2a2 	rbit	r2, r2
 8002c4c:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return(result);
 8002c50:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8002c54:	fab2 f282 	clz	r2, r2
 8002c58:	b252      	sxtb	r2, r2
 8002c5a:	f042 0220 	orr.w	r2, r2, #32
 8002c5e:	b252      	sxtb	r2, r2
 8002c60:	b2d2      	uxtb	r2, r2
 8002c62:	f002 021f 	and.w	r2, r2, #31
 8002c66:	2101      	movs	r1, #1
 8002c68:	fa01 f202 	lsl.w	r2, r1, r2
 8002c6c:	4013      	ands	r3, r2
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d007      	beq.n	8002c82 <HAL_RCC_OscConfig+0x3d6>
 8002c72:	1d3b      	adds	r3, r7, #4
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	691b      	ldr	r3, [r3, #16]
 8002c78:	2b01      	cmp	r3, #1
 8002c7a:	d002      	beq.n	8002c82 <HAL_RCC_OscConfig+0x3d6>
      {
        return HAL_ERROR;
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	f000 bcfc 	b.w	800367a <HAL_RCC_OscConfig+0xdce>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c82:	48a0      	ldr	r0, [pc, #640]	; (8002f04 <HAL_RCC_OscConfig+0x658>)
 8002c84:	4b9f      	ldr	r3, [pc, #636]	; (8002f04 <HAL_RCC_OscConfig+0x658>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002c8c:	1d3b      	adds	r3, r7, #4
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	6959      	ldr	r1, [r3, #20]
 8002c92:	23f8      	movs	r3, #248	; 0xf8
 8002c94:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c98:	f8d7 3174 	ldr.w	r3, [r7, #372]	; 0x174
 8002c9c:	fa93 f3a3 	rbit	r3, r3
 8002ca0:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
  return(result);
 8002ca4:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
 8002ca8:	fab3 f383 	clz	r3, r3
 8002cac:	fa01 f303 	lsl.w	r3, r1, r3
 8002cb0:	4313      	orrs	r3, r2
 8002cb2:	6003      	str	r3, [r0, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002cb4:	e0f5      	b.n	8002ea2 <HAL_RCC_OscConfig+0x5f6>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002cb6:	1d3b      	adds	r3, r7, #4
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	691b      	ldr	r3, [r3, #16]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	f000 8085 	beq.w	8002dcc <HAL_RCC_OscConfig+0x520>
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cc8:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8002ccc:	fa93 f3a3 	rbit	r3, r3
 8002cd0:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return(result);
 8002cd4:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002cd8:	fab3 f383 	clz	r3, r3
 8002cdc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002ce0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002ce4:	009b      	lsls	r3, r3, #2
 8002ce6:	461a      	mov	r2, r3
 8002ce8:	2301      	movs	r3, #1
 8002cea:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cec:	f7fe fa96 	bl	800121c <HAL_GetTick>
 8002cf0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cf4:	e00a      	b.n	8002d0c <HAL_RCC_OscConfig+0x460>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002cf6:	f7fe fa91 	bl	800121c <HAL_GetTick>
 8002cfa:	4602      	mov	r2, r0
 8002cfc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002d00:	1ad3      	subs	r3, r2, r3
 8002d02:	2b02      	cmp	r3, #2
 8002d04:	d902      	bls.n	8002d0c <HAL_RCC_OscConfig+0x460>
          {
            return HAL_TIMEOUT;
 8002d06:	2303      	movs	r3, #3
 8002d08:	f000 bcb7 	b.w	800367a <HAL_RCC_OscConfig+0xdce>
 8002d0c:	2302      	movs	r3, #2
 8002d0e:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d12:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8002d16:	fa93 f3a3 	rbit	r3, r3
 8002d1a:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return(result);
 8002d1e:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d22:	fab3 f383 	clz	r3, r3
 8002d26:	b2db      	uxtb	r3, r3
 8002d28:	095b      	lsrs	r3, r3, #5
 8002d2a:	b2db      	uxtb	r3, r3
 8002d2c:	f043 0301 	orr.w	r3, r3, #1
 8002d30:	b2db      	uxtb	r3, r3
 8002d32:	2b01      	cmp	r3, #1
 8002d34:	d102      	bne.n	8002d3c <HAL_RCC_OscConfig+0x490>
 8002d36:	4b73      	ldr	r3, [pc, #460]	; (8002f04 <HAL_RCC_OscConfig+0x658>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	e013      	b.n	8002d64 <HAL_RCC_OscConfig+0x4b8>
 8002d3c:	2302      	movs	r3, #2
 8002d3e:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d42:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8002d46:	fa93 f3a3 	rbit	r3, r3
 8002d4a:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8002d4e:	2302      	movs	r3, #2
 8002d50:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8002d54:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8002d58:	fa93 f3a3 	rbit	r3, r3
 8002d5c:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8002d60:	4b68      	ldr	r3, [pc, #416]	; (8002f04 <HAL_RCC_OscConfig+0x658>)
 8002d62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d64:	2202      	movs	r2, #2
 8002d66:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8002d6a:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8002d6e:	fa92 f2a2 	rbit	r2, r2
 8002d72:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return(result);
 8002d76:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8002d7a:	fab2 f282 	clz	r2, r2
 8002d7e:	b252      	sxtb	r2, r2
 8002d80:	f042 0220 	orr.w	r2, r2, #32
 8002d84:	b252      	sxtb	r2, r2
 8002d86:	b2d2      	uxtb	r2, r2
 8002d88:	f002 021f 	and.w	r2, r2, #31
 8002d8c:	2101      	movs	r1, #1
 8002d8e:	fa01 f202 	lsl.w	r2, r1, r2
 8002d92:	4013      	ands	r3, r2
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d0ae      	beq.n	8002cf6 <HAL_RCC_OscConfig+0x44a>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d98:	485a      	ldr	r0, [pc, #360]	; (8002f04 <HAL_RCC_OscConfig+0x658>)
 8002d9a:	4b5a      	ldr	r3, [pc, #360]	; (8002f04 <HAL_RCC_OscConfig+0x658>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002da2:	1d3b      	adds	r3, r7, #4
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	6959      	ldr	r1, [r3, #20]
 8002da8:	23f8      	movs	r3, #248	; 0xf8
 8002daa:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dae:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8002db2:	fa93 f3a3 	rbit	r3, r3
 8002db6:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
  return(result);
 8002dba:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 8002dbe:	fab3 f383 	clz	r3, r3
 8002dc2:	fa01 f303 	lsl.w	r3, r1, r3
 8002dc6:	4313      	orrs	r3, r2
 8002dc8:	6003      	str	r3, [r0, #0]
 8002dca:	e06a      	b.n	8002ea2 <HAL_RCC_OscConfig+0x5f6>
 8002dcc:	2301      	movs	r3, #1
 8002dce:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dd2:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8002dd6:	fa93 f3a3 	rbit	r3, r3
 8002dda:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return(result);
 8002dde:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002de2:	fab3 f383 	clz	r3, r3
 8002de6:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002dea:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002dee:	009b      	lsls	r3, r3, #2
 8002df0:	461a      	mov	r2, r3
 8002df2:	2300      	movs	r3, #0
 8002df4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002df6:	f7fe fa11 	bl	800121c <HAL_GetTick>
 8002dfa:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002dfe:	e00a      	b.n	8002e16 <HAL_RCC_OscConfig+0x56a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e00:	f7fe fa0c 	bl	800121c <HAL_GetTick>
 8002e04:	4602      	mov	r2, r0
 8002e06:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002e0a:	1ad3      	subs	r3, r2, r3
 8002e0c:	2b02      	cmp	r3, #2
 8002e0e:	d902      	bls.n	8002e16 <HAL_RCC_OscConfig+0x56a>
          {
            return HAL_TIMEOUT;
 8002e10:	2303      	movs	r3, #3
 8002e12:	f000 bc32 	b.w	800367a <HAL_RCC_OscConfig+0xdce>
 8002e16:	2302      	movs	r3, #2
 8002e18:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e1c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8002e20:	fa93 f3a3 	rbit	r3, r3
 8002e24:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return(result);
 8002e28:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e2c:	fab3 f383 	clz	r3, r3
 8002e30:	b2db      	uxtb	r3, r3
 8002e32:	095b      	lsrs	r3, r3, #5
 8002e34:	b2db      	uxtb	r3, r3
 8002e36:	f043 0301 	orr.w	r3, r3, #1
 8002e3a:	b2db      	uxtb	r3, r3
 8002e3c:	2b01      	cmp	r3, #1
 8002e3e:	d102      	bne.n	8002e46 <HAL_RCC_OscConfig+0x59a>
 8002e40:	4b30      	ldr	r3, [pc, #192]	; (8002f04 <HAL_RCC_OscConfig+0x658>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	e013      	b.n	8002e6e <HAL_RCC_OscConfig+0x5c2>
 8002e46:	2302      	movs	r3, #2
 8002e48:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e4c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8002e50:	fa93 f3a3 	rbit	r3, r3
 8002e54:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8002e58:	2302      	movs	r3, #2
 8002e5a:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8002e5e:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8002e62:	fa93 f3a3 	rbit	r3, r3
 8002e66:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8002e6a:	4b26      	ldr	r3, [pc, #152]	; (8002f04 <HAL_RCC_OscConfig+0x658>)
 8002e6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e6e:	2202      	movs	r2, #2
 8002e70:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8002e74:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8002e78:	fa92 f2a2 	rbit	r2, r2
 8002e7c:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return(result);
 8002e80:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8002e84:	fab2 f282 	clz	r2, r2
 8002e88:	b252      	sxtb	r2, r2
 8002e8a:	f042 0220 	orr.w	r2, r2, #32
 8002e8e:	b252      	sxtb	r2, r2
 8002e90:	b2d2      	uxtb	r2, r2
 8002e92:	f002 021f 	and.w	r2, r2, #31
 8002e96:	2101      	movs	r1, #1
 8002e98:	fa01 f202 	lsl.w	r2, r1, r2
 8002e9c:	4013      	ands	r3, r2
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d1ae      	bne.n	8002e00 <HAL_RCC_OscConfig+0x554>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ea2:	1d3b      	adds	r3, r7, #4
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f003 0308 	and.w	r3, r3, #8
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	f000 80d8 	beq.w	8003062 <HAL_RCC_OscConfig+0x7b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002eb2:	1d3b      	adds	r3, r7, #4
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	699b      	ldr	r3, [r3, #24]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d067      	beq.n	8002f8c <HAL_RCC_OscConfig+0x6e0>
 8002ebc:	2301      	movs	r3, #1
 8002ebe:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ec2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002ec6:	fa93 f3a3 	rbit	r3, r3
 8002eca:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return(result);
 8002ece:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ed2:	fab3 f383 	clz	r3, r3
 8002ed6:	461a      	mov	r2, r3
 8002ed8:	4b0b      	ldr	r3, [pc, #44]	; (8002f08 <HAL_RCC_OscConfig+0x65c>)
 8002eda:	4413      	add	r3, r2
 8002edc:	009b      	lsls	r3, r3, #2
 8002ede:	461a      	mov	r2, r3
 8002ee0:	2301      	movs	r3, #1
 8002ee2:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ee4:	f7fe f99a 	bl	800121c <HAL_GetTick>
 8002ee8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002eec:	e00e      	b.n	8002f0c <HAL_RCC_OscConfig+0x660>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002eee:	f7fe f995 	bl	800121c <HAL_GetTick>
 8002ef2:	4602      	mov	r2, r0
 8002ef4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002ef8:	1ad3      	subs	r3, r2, r3
 8002efa:	2b02      	cmp	r3, #2
 8002efc:	d906      	bls.n	8002f0c <HAL_RCC_OscConfig+0x660>
        {
          return HAL_TIMEOUT;
 8002efe:	2303      	movs	r3, #3
 8002f00:	e3bb      	b.n	800367a <HAL_RCC_OscConfig+0xdce>
 8002f02:	bf00      	nop
 8002f04:	40021000 	.word	0x40021000
 8002f08:	10908120 	.word	0x10908120
 8002f0c:	2302      	movs	r3, #2
 8002f0e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f12:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002f16:	fa93 f3a3 	rbit	r3, r3
 8002f1a:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8002f1e:	2302      	movs	r3, #2
 8002f20:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8002f24:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8002f28:	fa93 f2a3 	rbit	r2, r3
 8002f2c:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8002f30:	601a      	str	r2, [r3, #0]
 8002f32:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8002f36:	2202      	movs	r2, #2
 8002f38:	601a      	str	r2, [r3, #0]
 8002f3a:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	fa93 f2a3 	rbit	r2, r3
 8002f44:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8002f48:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f4a:	4ba5      	ldr	r3, [pc, #660]	; (80031e0 <HAL_RCC_OscConfig+0x934>)
 8002f4c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002f4e:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8002f52:	2102      	movs	r1, #2
 8002f54:	6019      	str	r1, [r3, #0]
 8002f56:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	fa93 f1a3 	rbit	r1, r3
 8002f60:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8002f64:	6019      	str	r1, [r3, #0]
  return(result);
 8002f66:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	fab3 f383 	clz	r3, r3
 8002f70:	b25b      	sxtb	r3, r3
 8002f72:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002f76:	b25b      	sxtb	r3, r3
 8002f78:	b2db      	uxtb	r3, r3
 8002f7a:	f003 031f 	and.w	r3, r3, #31
 8002f7e:	2101      	movs	r1, #1
 8002f80:	fa01 f303 	lsl.w	r3, r1, r3
 8002f84:	4013      	ands	r3, r2
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d0b1      	beq.n	8002eee <HAL_RCC_OscConfig+0x642>
 8002f8a:	e06a      	b.n	8003062 <HAL_RCC_OscConfig+0x7b6>
 8002f8c:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002f90:	2201      	movs	r2, #1
 8002f92:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f94:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	fa93 f2a3 	rbit	r2, r3
 8002f9e:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8002fa2:	601a      	str	r2, [r3, #0]
  return(result);
 8002fa4:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8002fa8:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002faa:	fab3 f383 	clz	r3, r3
 8002fae:	461a      	mov	r2, r3
 8002fb0:	4b8c      	ldr	r3, [pc, #560]	; (80031e4 <HAL_RCC_OscConfig+0x938>)
 8002fb2:	4413      	add	r3, r2
 8002fb4:	009b      	lsls	r3, r3, #2
 8002fb6:	461a      	mov	r2, r3
 8002fb8:	2300      	movs	r3, #0
 8002fba:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fbc:	f7fe f92e 	bl	800121c <HAL_GetTick>
 8002fc0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002fc4:	e009      	b.n	8002fda <HAL_RCC_OscConfig+0x72e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002fc6:	f7fe f929 	bl	800121c <HAL_GetTick>
 8002fca:	4602      	mov	r2, r0
 8002fcc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002fd0:	1ad3      	subs	r3, r2, r3
 8002fd2:	2b02      	cmp	r3, #2
 8002fd4:	d901      	bls.n	8002fda <HAL_RCC_OscConfig+0x72e>
        {
          return HAL_TIMEOUT;
 8002fd6:	2303      	movs	r3, #3
 8002fd8:	e34f      	b.n	800367a <HAL_RCC_OscConfig+0xdce>
 8002fda:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8002fde:	2202      	movs	r2, #2
 8002fe0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fe2:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	fa93 f2a3 	rbit	r2, r3
 8002fec:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8002ff0:	601a      	str	r2, [r3, #0]
 8002ff2:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002ff6:	2202      	movs	r2, #2
 8002ff8:	601a      	str	r2, [r3, #0]
 8002ffa:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	fa93 f2a3 	rbit	r2, r3
 8003004:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8003008:	601a      	str	r2, [r3, #0]
 800300a:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800300e:	2202      	movs	r2, #2
 8003010:	601a      	str	r2, [r3, #0]
 8003012:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	fa93 f2a3 	rbit	r2, r3
 800301c:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8003020:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003022:	4b6f      	ldr	r3, [pc, #444]	; (80031e0 <HAL_RCC_OscConfig+0x934>)
 8003024:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003026:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800302a:	2102      	movs	r1, #2
 800302c:	6019      	str	r1, [r3, #0]
 800302e:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	fa93 f1a3 	rbit	r1, r3
 8003038:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800303c:	6019      	str	r1, [r3, #0]
  return(result);
 800303e:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	fab3 f383 	clz	r3, r3
 8003048:	b25b      	sxtb	r3, r3
 800304a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800304e:	b25b      	sxtb	r3, r3
 8003050:	b2db      	uxtb	r3, r3
 8003052:	f003 031f 	and.w	r3, r3, #31
 8003056:	2101      	movs	r1, #1
 8003058:	fa01 f303 	lsl.w	r3, r1, r3
 800305c:	4013      	ands	r3, r2
 800305e:	2b00      	cmp	r3, #0
 8003060:	d1b1      	bne.n	8002fc6 <HAL_RCC_OscConfig+0x71a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003062:	1d3b      	adds	r3, r7, #4
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f003 0304 	and.w	r3, r3, #4
 800306c:	2b00      	cmp	r3, #0
 800306e:	f000 8159 	beq.w	8003324 <HAL_RCC_OscConfig+0xa78>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003072:	2300      	movs	r3, #0
 8003074:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003078:	4b59      	ldr	r3, [pc, #356]	; (80031e0 <HAL_RCC_OscConfig+0x934>)
 800307a:	69db      	ldr	r3, [r3, #28]
 800307c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003080:	2b00      	cmp	r3, #0
 8003082:	d112      	bne.n	80030aa <HAL_RCC_OscConfig+0x7fe>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003084:	4a56      	ldr	r2, [pc, #344]	; (80031e0 <HAL_RCC_OscConfig+0x934>)
 8003086:	4b56      	ldr	r3, [pc, #344]	; (80031e0 <HAL_RCC_OscConfig+0x934>)
 8003088:	69db      	ldr	r3, [r3, #28]
 800308a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800308e:	61d3      	str	r3, [r2, #28]
 8003090:	4b53      	ldr	r3, [pc, #332]	; (80031e0 <HAL_RCC_OscConfig+0x934>)
 8003092:	69db      	ldr	r3, [r3, #28]
 8003094:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8003098:	f107 030c 	add.w	r3, r7, #12
 800309c:	601a      	str	r2, [r3, #0]
 800309e:	f107 030c 	add.w	r3, r7, #12
 80030a2:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80030a4:	2301      	movs	r3, #1
 80030a6:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030aa:	4b4f      	ldr	r3, [pc, #316]	; (80031e8 <HAL_RCC_OscConfig+0x93c>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d11a      	bne.n	80030ec <HAL_RCC_OscConfig+0x840>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80030b6:	4a4c      	ldr	r2, [pc, #304]	; (80031e8 <HAL_RCC_OscConfig+0x93c>)
 80030b8:	4b4b      	ldr	r3, [pc, #300]	; (80031e8 <HAL_RCC_OscConfig+0x93c>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030c0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80030c2:	f7fe f8ab 	bl	800121c <HAL_GetTick>
 80030c6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030ca:	e009      	b.n	80030e0 <HAL_RCC_OscConfig+0x834>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030cc:	f7fe f8a6 	bl	800121c <HAL_GetTick>
 80030d0:	4602      	mov	r2, r0
 80030d2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80030d6:	1ad3      	subs	r3, r2, r3
 80030d8:	2b64      	cmp	r3, #100	; 0x64
 80030da:	d901      	bls.n	80030e0 <HAL_RCC_OscConfig+0x834>
        {
          return HAL_TIMEOUT;
 80030dc:	2303      	movs	r3, #3
 80030de:	e2cc      	b.n	800367a <HAL_RCC_OscConfig+0xdce>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030e0:	4b41      	ldr	r3, [pc, #260]	; (80031e8 <HAL_RCC_OscConfig+0x93c>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d0ef      	beq.n	80030cc <HAL_RCC_OscConfig+0x820>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80030ec:	1d3b      	adds	r3, r7, #4
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	68db      	ldr	r3, [r3, #12]
 80030f2:	2b01      	cmp	r3, #1
 80030f4:	d106      	bne.n	8003104 <HAL_RCC_OscConfig+0x858>
 80030f6:	4a3a      	ldr	r2, [pc, #232]	; (80031e0 <HAL_RCC_OscConfig+0x934>)
 80030f8:	4b39      	ldr	r3, [pc, #228]	; (80031e0 <HAL_RCC_OscConfig+0x934>)
 80030fa:	6a1b      	ldr	r3, [r3, #32]
 80030fc:	f043 0301 	orr.w	r3, r3, #1
 8003100:	6213      	str	r3, [r2, #32]
 8003102:	e02f      	b.n	8003164 <HAL_RCC_OscConfig+0x8b8>
 8003104:	1d3b      	adds	r3, r7, #4
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	68db      	ldr	r3, [r3, #12]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d10c      	bne.n	8003128 <HAL_RCC_OscConfig+0x87c>
 800310e:	4a34      	ldr	r2, [pc, #208]	; (80031e0 <HAL_RCC_OscConfig+0x934>)
 8003110:	4b33      	ldr	r3, [pc, #204]	; (80031e0 <HAL_RCC_OscConfig+0x934>)
 8003112:	6a1b      	ldr	r3, [r3, #32]
 8003114:	f023 0301 	bic.w	r3, r3, #1
 8003118:	6213      	str	r3, [r2, #32]
 800311a:	4a31      	ldr	r2, [pc, #196]	; (80031e0 <HAL_RCC_OscConfig+0x934>)
 800311c:	4b30      	ldr	r3, [pc, #192]	; (80031e0 <HAL_RCC_OscConfig+0x934>)
 800311e:	6a1b      	ldr	r3, [r3, #32]
 8003120:	f023 0304 	bic.w	r3, r3, #4
 8003124:	6213      	str	r3, [r2, #32]
 8003126:	e01d      	b.n	8003164 <HAL_RCC_OscConfig+0x8b8>
 8003128:	1d3b      	adds	r3, r7, #4
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	68db      	ldr	r3, [r3, #12]
 800312e:	2b05      	cmp	r3, #5
 8003130:	d10c      	bne.n	800314c <HAL_RCC_OscConfig+0x8a0>
 8003132:	4a2b      	ldr	r2, [pc, #172]	; (80031e0 <HAL_RCC_OscConfig+0x934>)
 8003134:	4b2a      	ldr	r3, [pc, #168]	; (80031e0 <HAL_RCC_OscConfig+0x934>)
 8003136:	6a1b      	ldr	r3, [r3, #32]
 8003138:	f043 0304 	orr.w	r3, r3, #4
 800313c:	6213      	str	r3, [r2, #32]
 800313e:	4a28      	ldr	r2, [pc, #160]	; (80031e0 <HAL_RCC_OscConfig+0x934>)
 8003140:	4b27      	ldr	r3, [pc, #156]	; (80031e0 <HAL_RCC_OscConfig+0x934>)
 8003142:	6a1b      	ldr	r3, [r3, #32]
 8003144:	f043 0301 	orr.w	r3, r3, #1
 8003148:	6213      	str	r3, [r2, #32]
 800314a:	e00b      	b.n	8003164 <HAL_RCC_OscConfig+0x8b8>
 800314c:	4a24      	ldr	r2, [pc, #144]	; (80031e0 <HAL_RCC_OscConfig+0x934>)
 800314e:	4b24      	ldr	r3, [pc, #144]	; (80031e0 <HAL_RCC_OscConfig+0x934>)
 8003150:	6a1b      	ldr	r3, [r3, #32]
 8003152:	f023 0301 	bic.w	r3, r3, #1
 8003156:	6213      	str	r3, [r2, #32]
 8003158:	4a21      	ldr	r2, [pc, #132]	; (80031e0 <HAL_RCC_OscConfig+0x934>)
 800315a:	4b21      	ldr	r3, [pc, #132]	; (80031e0 <HAL_RCC_OscConfig+0x934>)
 800315c:	6a1b      	ldr	r3, [r3, #32]
 800315e:	f023 0304 	bic.w	r3, r3, #4
 8003162:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003164:	1d3b      	adds	r3, r7, #4
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	68db      	ldr	r3, [r3, #12]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d06b      	beq.n	8003246 <HAL_RCC_OscConfig+0x99a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800316e:	f7fe f855 	bl	800121c <HAL_GetTick>
 8003172:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003176:	e00b      	b.n	8003190 <HAL_RCC_OscConfig+0x8e4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003178:	f7fe f850 	bl	800121c <HAL_GetTick>
 800317c:	4602      	mov	r2, r0
 800317e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003182:	1ad3      	subs	r3, r2, r3
 8003184:	f241 3288 	movw	r2, #5000	; 0x1388
 8003188:	4293      	cmp	r3, r2
 800318a:	d901      	bls.n	8003190 <HAL_RCC_OscConfig+0x8e4>
        {
          return HAL_TIMEOUT;
 800318c:	2303      	movs	r3, #3
 800318e:	e274      	b.n	800367a <HAL_RCC_OscConfig+0xdce>
 8003190:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8003194:	2202      	movs	r2, #2
 8003196:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003198:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	fa93 f2a3 	rbit	r2, r3
 80031a2:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80031a6:	601a      	str	r2, [r3, #0]
 80031a8:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80031ac:	2202      	movs	r2, #2
 80031ae:	601a      	str	r2, [r3, #0]
 80031b0:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	fa93 f2a3 	rbit	r2, r3
 80031ba:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80031be:	601a      	str	r2, [r3, #0]
  return(result);
 80031c0:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80031c4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031c6:	fab3 f383 	clz	r3, r3
 80031ca:	b2db      	uxtb	r3, r3
 80031cc:	095b      	lsrs	r3, r3, #5
 80031ce:	b2db      	uxtb	r3, r3
 80031d0:	f043 0302 	orr.w	r3, r3, #2
 80031d4:	b2db      	uxtb	r3, r3
 80031d6:	2b02      	cmp	r3, #2
 80031d8:	d108      	bne.n	80031ec <HAL_RCC_OscConfig+0x940>
 80031da:	4b01      	ldr	r3, [pc, #4]	; (80031e0 <HAL_RCC_OscConfig+0x934>)
 80031dc:	6a1b      	ldr	r3, [r3, #32]
 80031de:	e013      	b.n	8003208 <HAL_RCC_OscConfig+0x95c>
 80031e0:	40021000 	.word	0x40021000
 80031e4:	10908120 	.word	0x10908120
 80031e8:	40007000 	.word	0x40007000
 80031ec:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80031f0:	2202      	movs	r2, #2
 80031f2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031f4:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	fa93 f2a3 	rbit	r2, r3
 80031fe:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8003202:	601a      	str	r2, [r3, #0]
 8003204:	4bbb      	ldr	r3, [pc, #748]	; (80034f4 <HAL_RCC_OscConfig+0xc48>)
 8003206:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003208:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 800320c:	2102      	movs	r1, #2
 800320e:	6011      	str	r1, [r2, #0]
 8003210:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8003214:	6812      	ldr	r2, [r2, #0]
 8003216:	fa92 f1a2 	rbit	r1, r2
 800321a:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800321e:	6011      	str	r1, [r2, #0]
  return(result);
 8003220:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8003224:	6812      	ldr	r2, [r2, #0]
 8003226:	fab2 f282 	clz	r2, r2
 800322a:	b252      	sxtb	r2, r2
 800322c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003230:	b252      	sxtb	r2, r2
 8003232:	b2d2      	uxtb	r2, r2
 8003234:	f002 021f 	and.w	r2, r2, #31
 8003238:	2101      	movs	r1, #1
 800323a:	fa01 f202 	lsl.w	r2, r1, r2
 800323e:	4013      	ands	r3, r2
 8003240:	2b00      	cmp	r3, #0
 8003242:	d099      	beq.n	8003178 <HAL_RCC_OscConfig+0x8cc>
 8003244:	e064      	b.n	8003310 <HAL_RCC_OscConfig+0xa64>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003246:	f7fd ffe9 	bl	800121c <HAL_GetTick>
 800324a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800324e:	e00b      	b.n	8003268 <HAL_RCC_OscConfig+0x9bc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003250:	f7fd ffe4 	bl	800121c <HAL_GetTick>
 8003254:	4602      	mov	r2, r0
 8003256:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800325a:	1ad3      	subs	r3, r2, r3
 800325c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003260:	4293      	cmp	r3, r2
 8003262:	d901      	bls.n	8003268 <HAL_RCC_OscConfig+0x9bc>
        {
          return HAL_TIMEOUT;
 8003264:	2303      	movs	r3, #3
 8003266:	e208      	b.n	800367a <HAL_RCC_OscConfig+0xdce>
 8003268:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800326c:	2202      	movs	r2, #2
 800326e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003270:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	fa93 f2a3 	rbit	r2, r3
 800327a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800327e:	601a      	str	r2, [r3, #0]
 8003280:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8003284:	2202      	movs	r2, #2
 8003286:	601a      	str	r2, [r3, #0]
 8003288:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	fa93 f2a3 	rbit	r2, r3
 8003292:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8003296:	601a      	str	r2, [r3, #0]
  return(result);
 8003298:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800329c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800329e:	fab3 f383 	clz	r3, r3
 80032a2:	b2db      	uxtb	r3, r3
 80032a4:	095b      	lsrs	r3, r3, #5
 80032a6:	b2db      	uxtb	r3, r3
 80032a8:	f043 0302 	orr.w	r3, r3, #2
 80032ac:	b2db      	uxtb	r3, r3
 80032ae:	2b02      	cmp	r3, #2
 80032b0:	d102      	bne.n	80032b8 <HAL_RCC_OscConfig+0xa0c>
 80032b2:	4b90      	ldr	r3, [pc, #576]	; (80034f4 <HAL_RCC_OscConfig+0xc48>)
 80032b4:	6a1b      	ldr	r3, [r3, #32]
 80032b6:	e00d      	b.n	80032d4 <HAL_RCC_OscConfig+0xa28>
 80032b8:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80032bc:	2202      	movs	r2, #2
 80032be:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032c0:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	fa93 f2a3 	rbit	r2, r3
 80032ca:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80032ce:	601a      	str	r2, [r3, #0]
 80032d0:	4b88      	ldr	r3, [pc, #544]	; (80034f4 <HAL_RCC_OscConfig+0xc48>)
 80032d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032d4:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80032d8:	2102      	movs	r1, #2
 80032da:	6011      	str	r1, [r2, #0]
 80032dc:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80032e0:	6812      	ldr	r2, [r2, #0]
 80032e2:	fa92 f1a2 	rbit	r1, r2
 80032e6:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80032ea:	6011      	str	r1, [r2, #0]
  return(result);
 80032ec:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80032f0:	6812      	ldr	r2, [r2, #0]
 80032f2:	fab2 f282 	clz	r2, r2
 80032f6:	b252      	sxtb	r2, r2
 80032f8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80032fc:	b252      	sxtb	r2, r2
 80032fe:	b2d2      	uxtb	r2, r2
 8003300:	f002 021f 	and.w	r2, r2, #31
 8003304:	2101      	movs	r1, #1
 8003306:	fa01 f202 	lsl.w	r2, r1, r2
 800330a:	4013      	ands	r3, r2
 800330c:	2b00      	cmp	r3, #0
 800330e:	d19f      	bne.n	8003250 <HAL_RCC_OscConfig+0x9a4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003310:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8003314:	2b01      	cmp	r3, #1
 8003316:	d105      	bne.n	8003324 <HAL_RCC_OscConfig+0xa78>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003318:	4a76      	ldr	r2, [pc, #472]	; (80034f4 <HAL_RCC_OscConfig+0xc48>)
 800331a:	4b76      	ldr	r3, [pc, #472]	; (80034f4 <HAL_RCC_OscConfig+0xc48>)
 800331c:	69db      	ldr	r3, [r3, #28]
 800331e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003322:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003324:	1d3b      	adds	r3, r7, #4
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	69db      	ldr	r3, [r3, #28]
 800332a:	2b00      	cmp	r3, #0
 800332c:	f000 81a4 	beq.w	8003678 <HAL_RCC_OscConfig+0xdcc>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003330:	4b70      	ldr	r3, [pc, #448]	; (80034f4 <HAL_RCC_OscConfig+0xc48>)
 8003332:	685b      	ldr	r3, [r3, #4]
 8003334:	f003 030c 	and.w	r3, r3, #12
 8003338:	2b08      	cmp	r3, #8
 800333a:	f000 819b 	beq.w	8003674 <HAL_RCC_OscConfig+0xdc8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800333e:	1d3b      	adds	r3, r7, #4
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	69db      	ldr	r3, [r3, #28]
 8003344:	2b02      	cmp	r3, #2
 8003346:	f040 8113 	bne.w	8003570 <HAL_RCC_OscConfig+0xcc4>
 800334a:	f107 0384 	add.w	r3, r7, #132	; 0x84
 800334e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003352:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003354:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	fa93 f2a3 	rbit	r2, r3
 800335e:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8003362:	601a      	str	r2, [r3, #0]
  return(result);
 8003364:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8003368:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800336a:	fab3 f383 	clz	r3, r3
 800336e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003372:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003376:	009b      	lsls	r3, r3, #2
 8003378:	461a      	mov	r2, r3
 800337a:	2300      	movs	r3, #0
 800337c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800337e:	f7fd ff4d 	bl	800121c <HAL_GetTick>
 8003382:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003386:	e009      	b.n	800339c <HAL_RCC_OscConfig+0xaf0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003388:	f7fd ff48 	bl	800121c <HAL_GetTick>
 800338c:	4602      	mov	r2, r0
 800338e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003392:	1ad3      	subs	r3, r2, r3
 8003394:	2b02      	cmp	r3, #2
 8003396:	d901      	bls.n	800339c <HAL_RCC_OscConfig+0xaf0>
          {
            return HAL_TIMEOUT;
 8003398:	2303      	movs	r3, #3
 800339a:	e16e      	b.n	800367a <HAL_RCC_OscConfig+0xdce>
 800339c:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80033a0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80033a4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033a6:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	fa93 f2a3 	rbit	r2, r3
 80033b0:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80033b4:	601a      	str	r2, [r3, #0]
  return(result);
 80033b6:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80033ba:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033bc:	fab3 f383 	clz	r3, r3
 80033c0:	b2db      	uxtb	r3, r3
 80033c2:	095b      	lsrs	r3, r3, #5
 80033c4:	b2db      	uxtb	r3, r3
 80033c6:	f043 0301 	orr.w	r3, r3, #1
 80033ca:	b2db      	uxtb	r3, r3
 80033cc:	2b01      	cmp	r3, #1
 80033ce:	d102      	bne.n	80033d6 <HAL_RCC_OscConfig+0xb2a>
 80033d0:	4b48      	ldr	r3, [pc, #288]	; (80034f4 <HAL_RCC_OscConfig+0xc48>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	e01b      	b.n	800340e <HAL_RCC_OscConfig+0xb62>
 80033d6:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80033da:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80033de:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033e0:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	fa93 f2a3 	rbit	r2, r3
 80033ea:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80033ee:	601a      	str	r2, [r3, #0]
 80033f0:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80033f4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80033f8:	601a      	str	r2, [r3, #0]
 80033fa:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	fa93 f2a3 	rbit	r2, r3
 8003404:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8003408:	601a      	str	r2, [r3, #0]
 800340a:	4b3a      	ldr	r3, [pc, #232]	; (80034f4 <HAL_RCC_OscConfig+0xc48>)
 800340c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800340e:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8003412:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003416:	6011      	str	r1, [r2, #0]
 8003418:	f107 0264 	add.w	r2, r7, #100	; 0x64
 800341c:	6812      	ldr	r2, [r2, #0]
 800341e:	fa92 f1a2 	rbit	r1, r2
 8003422:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8003426:	6011      	str	r1, [r2, #0]
  return(result);
 8003428:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800342c:	6812      	ldr	r2, [r2, #0]
 800342e:	fab2 f282 	clz	r2, r2
 8003432:	b252      	sxtb	r2, r2
 8003434:	f042 0220 	orr.w	r2, r2, #32
 8003438:	b252      	sxtb	r2, r2
 800343a:	b2d2      	uxtb	r2, r2
 800343c:	f002 021f 	and.w	r2, r2, #31
 8003440:	2101      	movs	r1, #1
 8003442:	fa01 f202 	lsl.w	r2, r1, r2
 8003446:	4013      	ands	r3, r2
 8003448:	2b00      	cmp	r3, #0
 800344a:	d19d      	bne.n	8003388 <HAL_RCC_OscConfig+0xadc>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800344c:	4829      	ldr	r0, [pc, #164]	; (80034f4 <HAL_RCC_OscConfig+0xc48>)
 800344e:	4b29      	ldr	r3, [pc, #164]	; (80034f4 <HAL_RCC_OscConfig+0xc48>)
 8003450:	685b      	ldr	r3, [r3, #4]
 8003452:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003456:	1d3b      	adds	r3, r7, #4
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800345c:	1d3b      	adds	r3, r7, #4
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	6a1b      	ldr	r3, [r3, #32]
 8003462:	430b      	orrs	r3, r1
 8003464:	4313      	orrs	r3, r2
 8003466:	6043      	str	r3, [r0, #4]
 8003468:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800346c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003470:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003472:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	fa93 f2a3 	rbit	r2, r3
 800347c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8003480:	601a      	str	r2, [r3, #0]
  return(result);
 8003482:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8003486:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003488:	fab3 f383 	clz	r3, r3
 800348c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003490:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003494:	009b      	lsls	r3, r3, #2
 8003496:	461a      	mov	r2, r3
 8003498:	2301      	movs	r3, #1
 800349a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800349c:	f7fd febe 	bl	800121c <HAL_GetTick>
 80034a0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80034a4:	e009      	b.n	80034ba <HAL_RCC_OscConfig+0xc0e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80034a6:	f7fd feb9 	bl	800121c <HAL_GetTick>
 80034aa:	4602      	mov	r2, r0
 80034ac:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80034b0:	1ad3      	subs	r3, r2, r3
 80034b2:	2b02      	cmp	r3, #2
 80034b4:	d901      	bls.n	80034ba <HAL_RCC_OscConfig+0xc0e>
          {
            return HAL_TIMEOUT;
 80034b6:	2303      	movs	r3, #3
 80034b8:	e0df      	b.n	800367a <HAL_RCC_OscConfig+0xdce>
 80034ba:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80034be:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80034c2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034c4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	fa93 f2a3 	rbit	r2, r3
 80034ce:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80034d2:	601a      	str	r2, [r3, #0]
  return(result);
 80034d4:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80034d8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80034da:	fab3 f383 	clz	r3, r3
 80034de:	b2db      	uxtb	r3, r3
 80034e0:	095b      	lsrs	r3, r3, #5
 80034e2:	b2db      	uxtb	r3, r3
 80034e4:	f043 0301 	orr.w	r3, r3, #1
 80034e8:	b2db      	uxtb	r3, r3
 80034ea:	2b01      	cmp	r3, #1
 80034ec:	d104      	bne.n	80034f8 <HAL_RCC_OscConfig+0xc4c>
 80034ee:	4b01      	ldr	r3, [pc, #4]	; (80034f4 <HAL_RCC_OscConfig+0xc48>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	e01d      	b.n	8003530 <HAL_RCC_OscConfig+0xc84>
 80034f4:	40021000 	.word	0x40021000
 80034f8:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80034fc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003500:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003502:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	fa93 f2a3 	rbit	r2, r3
 800350c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003510:	601a      	str	r2, [r3, #0]
 8003512:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8003516:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800351a:	601a      	str	r2, [r3, #0]
 800351c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	fa93 f2a3 	rbit	r2, r3
 8003526:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800352a:	601a      	str	r2, [r3, #0]
 800352c:	4b55      	ldr	r3, [pc, #340]	; (8003684 <HAL_RCC_OscConfig+0xdd8>)
 800352e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003530:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8003534:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003538:	6011      	str	r1, [r2, #0]
 800353a:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 800353e:	6812      	ldr	r2, [r2, #0]
 8003540:	fa92 f1a2 	rbit	r1, r2
 8003544:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8003548:	6011      	str	r1, [r2, #0]
  return(result);
 800354a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800354e:	6812      	ldr	r2, [r2, #0]
 8003550:	fab2 f282 	clz	r2, r2
 8003554:	b252      	sxtb	r2, r2
 8003556:	f042 0220 	orr.w	r2, r2, #32
 800355a:	b252      	sxtb	r2, r2
 800355c:	b2d2      	uxtb	r2, r2
 800355e:	f002 021f 	and.w	r2, r2, #31
 8003562:	2101      	movs	r1, #1
 8003564:	fa01 f202 	lsl.w	r2, r1, r2
 8003568:	4013      	ands	r3, r2
 800356a:	2b00      	cmp	r3, #0
 800356c:	d09b      	beq.n	80034a6 <HAL_RCC_OscConfig+0xbfa>
 800356e:	e083      	b.n	8003678 <HAL_RCC_OscConfig+0xdcc>
 8003570:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003574:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003578:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800357a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	fa93 f2a3 	rbit	r2, r3
 8003584:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003588:	601a      	str	r2, [r3, #0]
  return(result);
 800358a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800358e:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003590:	fab3 f383 	clz	r3, r3
 8003594:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003598:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800359c:	009b      	lsls	r3, r3, #2
 800359e:	461a      	mov	r2, r3
 80035a0:	2300      	movs	r3, #0
 80035a2:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035a4:	f7fd fe3a 	bl	800121c <HAL_GetTick>
 80035a8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80035ac:	e009      	b.n	80035c2 <HAL_RCC_OscConfig+0xd16>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80035ae:	f7fd fe35 	bl	800121c <HAL_GetTick>
 80035b2:	4602      	mov	r2, r0
 80035b4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80035b8:	1ad3      	subs	r3, r2, r3
 80035ba:	2b02      	cmp	r3, #2
 80035bc:	d901      	bls.n	80035c2 <HAL_RCC_OscConfig+0xd16>
          {
            return HAL_TIMEOUT;
 80035be:	2303      	movs	r3, #3
 80035c0:	e05b      	b.n	800367a <HAL_RCC_OscConfig+0xdce>
 80035c2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80035c6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80035ca:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035cc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	fa93 f2a3 	rbit	r2, r3
 80035d6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80035da:	601a      	str	r2, [r3, #0]
  return(result);
 80035dc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80035e0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80035e2:	fab3 f383 	clz	r3, r3
 80035e6:	b2db      	uxtb	r3, r3
 80035e8:	095b      	lsrs	r3, r3, #5
 80035ea:	b2db      	uxtb	r3, r3
 80035ec:	f043 0301 	orr.w	r3, r3, #1
 80035f0:	b2db      	uxtb	r3, r3
 80035f2:	2b01      	cmp	r3, #1
 80035f4:	d102      	bne.n	80035fc <HAL_RCC_OscConfig+0xd50>
 80035f6:	4b23      	ldr	r3, [pc, #140]	; (8003684 <HAL_RCC_OscConfig+0xdd8>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	e01b      	b.n	8003634 <HAL_RCC_OscConfig+0xd88>
 80035fc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003600:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003604:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003606:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	fa93 f2a3 	rbit	r2, r3
 8003610:	f107 0320 	add.w	r3, r7, #32
 8003614:	601a      	str	r2, [r3, #0]
 8003616:	f107 031c 	add.w	r3, r7, #28
 800361a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800361e:	601a      	str	r2, [r3, #0]
 8003620:	f107 031c 	add.w	r3, r7, #28
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	fa93 f2a3 	rbit	r2, r3
 800362a:	f107 0318 	add.w	r3, r7, #24
 800362e:	601a      	str	r2, [r3, #0]
 8003630:	4b14      	ldr	r3, [pc, #80]	; (8003684 <HAL_RCC_OscConfig+0xdd8>)
 8003632:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003634:	f107 0214 	add.w	r2, r7, #20
 8003638:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800363c:	6011      	str	r1, [r2, #0]
 800363e:	f107 0214 	add.w	r2, r7, #20
 8003642:	6812      	ldr	r2, [r2, #0]
 8003644:	fa92 f1a2 	rbit	r1, r2
 8003648:	f107 0210 	add.w	r2, r7, #16
 800364c:	6011      	str	r1, [r2, #0]
  return(result);
 800364e:	f107 0210 	add.w	r2, r7, #16
 8003652:	6812      	ldr	r2, [r2, #0]
 8003654:	fab2 f282 	clz	r2, r2
 8003658:	b252      	sxtb	r2, r2
 800365a:	f042 0220 	orr.w	r2, r2, #32
 800365e:	b252      	sxtb	r2, r2
 8003660:	b2d2      	uxtb	r2, r2
 8003662:	f002 021f 	and.w	r2, r2, #31
 8003666:	2101      	movs	r1, #1
 8003668:	fa01 f202 	lsl.w	r2, r1, r2
 800366c:	4013      	ands	r3, r2
 800366e:	2b00      	cmp	r3, #0
 8003670:	d19d      	bne.n	80035ae <HAL_RCC_OscConfig+0xd02>
 8003672:	e001      	b.n	8003678 <HAL_RCC_OscConfig+0xdcc>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8003674:	2301      	movs	r3, #1
 8003676:	e000      	b.n	800367a <HAL_RCC_OscConfig+0xdce>
    }
  }
  
  return HAL_OK;
 8003678:	2300      	movs	r3, #0
}
 800367a:	4618      	mov	r0, r3
 800367c:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8003680:	46bd      	mov	sp, r7
 8003682:	bd80      	pop	{r7, pc}
 8003684:	40021000 	.word	0x40021000

08003688 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b09e      	sub	sp, #120	; 0x78
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
 8003690:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003692:	2300      	movs	r3, #0
 8003694:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2b00      	cmp	r3, #0
 800369a:	d101      	bne.n	80036a0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800369c:	2301      	movs	r3, #1
 800369e:	e164      	b.n	800396a <HAL_RCC_ClockConfig+0x2e2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80036a0:	4b92      	ldr	r3, [pc, #584]	; (80038ec <HAL_RCC_ClockConfig+0x264>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f003 0207 	and.w	r2, r3, #7
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	429a      	cmp	r2, r3
 80036ac:	d210      	bcs.n	80036d0 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036ae:	498f      	ldr	r1, [pc, #572]	; (80038ec <HAL_RCC_ClockConfig+0x264>)
 80036b0:	4b8e      	ldr	r3, [pc, #568]	; (80038ec <HAL_RCC_ClockConfig+0x264>)
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f023 0207 	bic.w	r2, r3, #7
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	4313      	orrs	r3, r2
 80036bc:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80036be:	4b8b      	ldr	r3, [pc, #556]	; (80038ec <HAL_RCC_ClockConfig+0x264>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f003 0207 	and.w	r2, r3, #7
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	429a      	cmp	r2, r3
 80036ca:	d001      	beq.n	80036d0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80036cc:	2301      	movs	r3, #1
 80036ce:	e14c      	b.n	800396a <HAL_RCC_ClockConfig+0x2e2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f003 0302 	and.w	r3, r3, #2
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d008      	beq.n	80036ee <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80036dc:	4984      	ldr	r1, [pc, #528]	; (80038f0 <HAL_RCC_ClockConfig+0x268>)
 80036de:	4b84      	ldr	r3, [pc, #528]	; (80038f0 <HAL_RCC_ClockConfig+0x268>)
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	689b      	ldr	r3, [r3, #8]
 80036ea:	4313      	orrs	r3, r2
 80036ec:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f003 0301 	and.w	r3, r3, #1
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	f000 80df 	beq.w	80038ba <HAL_RCC_ClockConfig+0x232>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	685b      	ldr	r3, [r3, #4]
 8003700:	2b01      	cmp	r3, #1
 8003702:	d13d      	bne.n	8003780 <HAL_RCC_ClockConfig+0xf8>
 8003704:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003708:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800370a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800370c:	fa93 f3a3 	rbit	r3, r3
 8003710:	66fb      	str	r3, [r7, #108]	; 0x6c
  return(result);
 8003712:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003714:	fab3 f383 	clz	r3, r3
 8003718:	b2db      	uxtb	r3, r3
 800371a:	095b      	lsrs	r3, r3, #5
 800371c:	b2db      	uxtb	r3, r3
 800371e:	f043 0301 	orr.w	r3, r3, #1
 8003722:	b2db      	uxtb	r3, r3
 8003724:	2b01      	cmp	r3, #1
 8003726:	d102      	bne.n	800372e <HAL_RCC_ClockConfig+0xa6>
 8003728:	4b71      	ldr	r3, [pc, #452]	; (80038f0 <HAL_RCC_ClockConfig+0x268>)
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	e00f      	b.n	800374e <HAL_RCC_ClockConfig+0xc6>
 800372e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003732:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003734:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003736:	fa93 f3a3 	rbit	r3, r3
 800373a:	667b      	str	r3, [r7, #100]	; 0x64
 800373c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003740:	663b      	str	r3, [r7, #96]	; 0x60
 8003742:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003744:	fa93 f3a3 	rbit	r3, r3
 8003748:	65fb      	str	r3, [r7, #92]	; 0x5c
 800374a:	4b69      	ldr	r3, [pc, #420]	; (80038f0 <HAL_RCC_ClockConfig+0x268>)
 800374c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800374e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003752:	65ba      	str	r2, [r7, #88]	; 0x58
 8003754:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003756:	fa92 f2a2 	rbit	r2, r2
 800375a:	657a      	str	r2, [r7, #84]	; 0x54
  return(result);
 800375c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800375e:	fab2 f282 	clz	r2, r2
 8003762:	b252      	sxtb	r2, r2
 8003764:	f042 0220 	orr.w	r2, r2, #32
 8003768:	b252      	sxtb	r2, r2
 800376a:	b2d2      	uxtb	r2, r2
 800376c:	f002 021f 	and.w	r2, r2, #31
 8003770:	2101      	movs	r1, #1
 8003772:	fa01 f202 	lsl.w	r2, r1, r2
 8003776:	4013      	ands	r3, r2
 8003778:	2b00      	cmp	r3, #0
 800377a:	d17d      	bne.n	8003878 <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 800377c:	2301      	movs	r3, #1
 800377e:	e0f4      	b.n	800396a <HAL_RCC_ClockConfig+0x2e2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	685b      	ldr	r3, [r3, #4]
 8003784:	2b02      	cmp	r3, #2
 8003786:	d13d      	bne.n	8003804 <HAL_RCC_ClockConfig+0x17c>
 8003788:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800378c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800378e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003790:	fa93 f3a3 	rbit	r3, r3
 8003794:	64fb      	str	r3, [r7, #76]	; 0x4c
  return(result);
 8003796:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003798:	fab3 f383 	clz	r3, r3
 800379c:	b2db      	uxtb	r3, r3
 800379e:	095b      	lsrs	r3, r3, #5
 80037a0:	b2db      	uxtb	r3, r3
 80037a2:	f043 0301 	orr.w	r3, r3, #1
 80037a6:	b2db      	uxtb	r3, r3
 80037a8:	2b01      	cmp	r3, #1
 80037aa:	d102      	bne.n	80037b2 <HAL_RCC_ClockConfig+0x12a>
 80037ac:	4b50      	ldr	r3, [pc, #320]	; (80038f0 <HAL_RCC_ClockConfig+0x268>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	e00f      	b.n	80037d2 <HAL_RCC_ClockConfig+0x14a>
 80037b2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80037b6:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037b8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80037ba:	fa93 f3a3 	rbit	r3, r3
 80037be:	647b      	str	r3, [r7, #68]	; 0x44
 80037c0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80037c4:	643b      	str	r3, [r7, #64]	; 0x40
 80037c6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80037c8:	fa93 f3a3 	rbit	r3, r3
 80037cc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80037ce:	4b48      	ldr	r3, [pc, #288]	; (80038f0 <HAL_RCC_ClockConfig+0x268>)
 80037d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037d2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80037d6:	63ba      	str	r2, [r7, #56]	; 0x38
 80037d8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80037da:	fa92 f2a2 	rbit	r2, r2
 80037de:	637a      	str	r2, [r7, #52]	; 0x34
  return(result);
 80037e0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80037e2:	fab2 f282 	clz	r2, r2
 80037e6:	b252      	sxtb	r2, r2
 80037e8:	f042 0220 	orr.w	r2, r2, #32
 80037ec:	b252      	sxtb	r2, r2
 80037ee:	b2d2      	uxtb	r2, r2
 80037f0:	f002 021f 	and.w	r2, r2, #31
 80037f4:	2101      	movs	r1, #1
 80037f6:	fa01 f202 	lsl.w	r2, r1, r2
 80037fa:	4013      	ands	r3, r2
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d13b      	bne.n	8003878 <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 8003800:	2301      	movs	r3, #1
 8003802:	e0b2      	b.n	800396a <HAL_RCC_ClockConfig+0x2e2>
 8003804:	2302      	movs	r3, #2
 8003806:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003808:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800380a:	fa93 f3a3 	rbit	r3, r3
 800380e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8003810:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003812:	fab3 f383 	clz	r3, r3
 8003816:	b2db      	uxtb	r3, r3
 8003818:	095b      	lsrs	r3, r3, #5
 800381a:	b2db      	uxtb	r3, r3
 800381c:	f043 0301 	orr.w	r3, r3, #1
 8003820:	b2db      	uxtb	r3, r3
 8003822:	2b01      	cmp	r3, #1
 8003824:	d102      	bne.n	800382c <HAL_RCC_ClockConfig+0x1a4>
 8003826:	4b32      	ldr	r3, [pc, #200]	; (80038f0 <HAL_RCC_ClockConfig+0x268>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	e00d      	b.n	8003848 <HAL_RCC_ClockConfig+0x1c0>
 800382c:	2302      	movs	r3, #2
 800382e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003830:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003832:	fa93 f3a3 	rbit	r3, r3
 8003836:	627b      	str	r3, [r7, #36]	; 0x24
 8003838:	2302      	movs	r3, #2
 800383a:	623b      	str	r3, [r7, #32]
 800383c:	6a3b      	ldr	r3, [r7, #32]
 800383e:	fa93 f3a3 	rbit	r3, r3
 8003842:	61fb      	str	r3, [r7, #28]
 8003844:	4b2a      	ldr	r3, [pc, #168]	; (80038f0 <HAL_RCC_ClockConfig+0x268>)
 8003846:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003848:	2202      	movs	r2, #2
 800384a:	61ba      	str	r2, [r7, #24]
 800384c:	69ba      	ldr	r2, [r7, #24]
 800384e:	fa92 f2a2 	rbit	r2, r2
 8003852:	617a      	str	r2, [r7, #20]
  return(result);
 8003854:	697a      	ldr	r2, [r7, #20]
 8003856:	fab2 f282 	clz	r2, r2
 800385a:	b252      	sxtb	r2, r2
 800385c:	f042 0220 	orr.w	r2, r2, #32
 8003860:	b252      	sxtb	r2, r2
 8003862:	b2d2      	uxtb	r2, r2
 8003864:	f002 021f 	and.w	r2, r2, #31
 8003868:	2101      	movs	r1, #1
 800386a:	fa01 f202 	lsl.w	r2, r1, r2
 800386e:	4013      	ands	r3, r2
 8003870:	2b00      	cmp	r3, #0
 8003872:	d101      	bne.n	8003878 <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 8003874:	2301      	movs	r3, #1
 8003876:	e078      	b.n	800396a <HAL_RCC_ClockConfig+0x2e2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003878:	491d      	ldr	r1, [pc, #116]	; (80038f0 <HAL_RCC_ClockConfig+0x268>)
 800387a:	4b1d      	ldr	r3, [pc, #116]	; (80038f0 <HAL_RCC_ClockConfig+0x268>)
 800387c:	685b      	ldr	r3, [r3, #4]
 800387e:	f023 0203 	bic.w	r2, r3, #3
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	685b      	ldr	r3, [r3, #4]
 8003886:	4313      	orrs	r3, r2
 8003888:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800388a:	f7fd fcc7 	bl	800121c <HAL_GetTick>
 800388e:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003890:	e00a      	b.n	80038a8 <HAL_RCC_ClockConfig+0x220>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003892:	f7fd fcc3 	bl	800121c <HAL_GetTick>
 8003896:	4602      	mov	r2, r0
 8003898:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800389a:	1ad3      	subs	r3, r2, r3
 800389c:	f241 3288 	movw	r2, #5000	; 0x1388
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d901      	bls.n	80038a8 <HAL_RCC_ClockConfig+0x220>
      {
        return HAL_TIMEOUT;
 80038a4:	2303      	movs	r3, #3
 80038a6:	e060      	b.n	800396a <HAL_RCC_ClockConfig+0x2e2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038a8:	4b11      	ldr	r3, [pc, #68]	; (80038f0 <HAL_RCC_ClockConfig+0x268>)
 80038aa:	685b      	ldr	r3, [r3, #4]
 80038ac:	f003 020c 	and.w	r2, r3, #12
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	685b      	ldr	r3, [r3, #4]
 80038b4:	009b      	lsls	r3, r3, #2
 80038b6:	429a      	cmp	r2, r3
 80038b8:	d1eb      	bne.n	8003892 <HAL_RCC_ClockConfig+0x20a>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80038ba:	4b0c      	ldr	r3, [pc, #48]	; (80038ec <HAL_RCC_ClockConfig+0x264>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f003 0207 	and.w	r2, r3, #7
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	429a      	cmp	r2, r3
 80038c6:	d915      	bls.n	80038f4 <HAL_RCC_ClockConfig+0x26c>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038c8:	4908      	ldr	r1, [pc, #32]	; (80038ec <HAL_RCC_ClockConfig+0x264>)
 80038ca:	4b08      	ldr	r3, [pc, #32]	; (80038ec <HAL_RCC_ClockConfig+0x264>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f023 0207 	bic.w	r2, r3, #7
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	4313      	orrs	r3, r2
 80038d6:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80038d8:	4b04      	ldr	r3, [pc, #16]	; (80038ec <HAL_RCC_ClockConfig+0x264>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f003 0207 	and.w	r2, r3, #7
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	429a      	cmp	r2, r3
 80038e4:	d006      	beq.n	80038f4 <HAL_RCC_ClockConfig+0x26c>
    {
      return HAL_ERROR;
 80038e6:	2301      	movs	r3, #1
 80038e8:	e03f      	b.n	800396a <HAL_RCC_ClockConfig+0x2e2>
 80038ea:	bf00      	nop
 80038ec:	40022000 	.word	0x40022000
 80038f0:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f003 0304 	and.w	r3, r3, #4
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d008      	beq.n	8003912 <HAL_RCC_ClockConfig+0x28a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003900:	491c      	ldr	r1, [pc, #112]	; (8003974 <HAL_RCC_ClockConfig+0x2ec>)
 8003902:	4b1c      	ldr	r3, [pc, #112]	; (8003974 <HAL_RCC_ClockConfig+0x2ec>)
 8003904:	685b      	ldr	r3, [r3, #4]
 8003906:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	68db      	ldr	r3, [r3, #12]
 800390e:	4313      	orrs	r3, r2
 8003910:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f003 0308 	and.w	r3, r3, #8
 800391a:	2b00      	cmp	r3, #0
 800391c:	d009      	beq.n	8003932 <HAL_RCC_ClockConfig+0x2aa>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800391e:	4915      	ldr	r1, [pc, #84]	; (8003974 <HAL_RCC_ClockConfig+0x2ec>)
 8003920:	4b14      	ldr	r3, [pc, #80]	; (8003974 <HAL_RCC_ClockConfig+0x2ec>)
 8003922:	685b      	ldr	r3, [r3, #4]
 8003924:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	691b      	ldr	r3, [r3, #16]
 800392c:	00db      	lsls	r3, r3, #3
 800392e:	4313      	orrs	r3, r2
 8003930:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003932:	f000 f825 	bl	8003980 <HAL_RCC_GetSysClockFreq>
 8003936:	4601      	mov	r1, r0
 8003938:	4b0e      	ldr	r3, [pc, #56]	; (8003974 <HAL_RCC_ClockConfig+0x2ec>)
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003940:	23f0      	movs	r3, #240	; 0xf0
 8003942:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003944:	693b      	ldr	r3, [r7, #16]
 8003946:	fa93 f3a3 	rbit	r3, r3
 800394a:	60fb      	str	r3, [r7, #12]
  return(result);
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	fab3 f383 	clz	r3, r3
 8003952:	fa22 f303 	lsr.w	r3, r2, r3
 8003956:	4a08      	ldr	r2, [pc, #32]	; (8003978 <HAL_RCC_ClockConfig+0x2f0>)
 8003958:	5cd3      	ldrb	r3, [r2, r3]
 800395a:	fa21 f303 	lsr.w	r3, r1, r3
 800395e:	4a07      	ldr	r2, [pc, #28]	; (800397c <HAL_RCC_ClockConfig+0x2f4>)
 8003960:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8003962:	2000      	movs	r0, #0
 8003964:	f7fd fc16 	bl	8001194 <HAL_InitTick>
  
  return HAL_OK;
 8003968:	2300      	movs	r3, #0
}
 800396a:	4618      	mov	r0, r3
 800396c:	3778      	adds	r7, #120	; 0x78
 800396e:	46bd      	mov	sp, r7
 8003970:	bd80      	pop	{r7, pc}
 8003972:	bf00      	nop
 8003974:	40021000 	.word	0x40021000
 8003978:	08005c0c 	.word	0x08005c0c
 800397c:	20000008 	.word	0x20000008

08003980 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003980:	b480      	push	{r7}
 8003982:	b08b      	sub	sp, #44	; 0x2c
 8003984:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003986:	2300      	movs	r3, #0
 8003988:	61fb      	str	r3, [r7, #28]
 800398a:	2300      	movs	r3, #0
 800398c:	61bb      	str	r3, [r7, #24]
 800398e:	2300      	movs	r3, #0
 8003990:	627b      	str	r3, [r7, #36]	; 0x24
 8003992:	2300      	movs	r3, #0
 8003994:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003996:	2300      	movs	r3, #0
 8003998:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800399a:	4b29      	ldr	r3, [pc, #164]	; (8003a40 <HAL_RCC_GetSysClockFreq+0xc0>)
 800399c:	685b      	ldr	r3, [r3, #4]
 800399e:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80039a0:	69fb      	ldr	r3, [r7, #28]
 80039a2:	f003 030c 	and.w	r3, r3, #12
 80039a6:	2b04      	cmp	r3, #4
 80039a8:	d002      	beq.n	80039b0 <HAL_RCC_GetSysClockFreq+0x30>
 80039aa:	2b08      	cmp	r3, #8
 80039ac:	d003      	beq.n	80039b6 <HAL_RCC_GetSysClockFreq+0x36>
 80039ae:	e03c      	b.n	8003a2a <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80039b0:	4b24      	ldr	r3, [pc, #144]	; (8003a44 <HAL_RCC_GetSysClockFreq+0xc4>)
 80039b2:	623b      	str	r3, [r7, #32]
      break;
 80039b4:	e03c      	b.n	8003a30 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80039b6:	69fb      	ldr	r3, [r7, #28]
 80039b8:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80039bc:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 80039c0:	60bb      	str	r3, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039c2:	68bb      	ldr	r3, [r7, #8]
 80039c4:	fa93 f3a3 	rbit	r3, r3
 80039c8:	607b      	str	r3, [r7, #4]
  return(result);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	fab3 f383 	clz	r3, r3
 80039d0:	fa22 f303 	lsr.w	r3, r2, r3
 80039d4:	4a1c      	ldr	r2, [pc, #112]	; (8003a48 <HAL_RCC_GetSysClockFreq+0xc8>)
 80039d6:	5cd3      	ldrb	r3, [r2, r3]
 80039d8:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80039da:	4b19      	ldr	r3, [pc, #100]	; (8003a40 <HAL_RCC_GetSysClockFreq+0xc0>)
 80039dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039de:	f003 020f 	and.w	r2, r3, #15
 80039e2:	230f      	movs	r3, #15
 80039e4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039e6:	693b      	ldr	r3, [r7, #16]
 80039e8:	fa93 f3a3 	rbit	r3, r3
 80039ec:	60fb      	str	r3, [r7, #12]
  return(result);
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	fab3 f383 	clz	r3, r3
 80039f4:	fa22 f303 	lsr.w	r3, r2, r3
 80039f8:	4a14      	ldr	r2, [pc, #80]	; (8003a4c <HAL_RCC_GetSysClockFreq+0xcc>)
 80039fa:	5cd3      	ldrb	r3, [r2, r3]
 80039fc:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80039fe:	69fb      	ldr	r3, [r7, #28]
 8003a00:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d008      	beq.n	8003a1a <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8003a08:	4a0e      	ldr	r2, [pc, #56]	; (8003a44 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003a0a:	69bb      	ldr	r3, [r7, #24]
 8003a0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a10:	697a      	ldr	r2, [r7, #20]
 8003a12:	fb02 f303 	mul.w	r3, r2, r3
 8003a16:	627b      	str	r3, [r7, #36]	; 0x24
 8003a18:	e004      	b.n	8003a24 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 8003a1a:	697b      	ldr	r3, [r7, #20]
 8003a1c:	4a0c      	ldr	r2, [pc, #48]	; (8003a50 <HAL_RCC_GetSysClockFreq+0xd0>)
 8003a1e:	fb02 f303 	mul.w	r3, r2, r3
 8003a22:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a26:	623b      	str	r3, [r7, #32]
      break;
 8003a28:	e002      	b.n	8003a30 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003a2a:	4b06      	ldr	r3, [pc, #24]	; (8003a44 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003a2c:	623b      	str	r3, [r7, #32]
      break;
 8003a2e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003a30:	6a3b      	ldr	r3, [r7, #32]
}
 8003a32:	4618      	mov	r0, r3
 8003a34:	372c      	adds	r7, #44	; 0x2c
 8003a36:	46bd      	mov	sp, r7
 8003a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3c:	4770      	bx	lr
 8003a3e:	bf00      	nop
 8003a40:	40021000 	.word	0x40021000
 8003a44:	007a1200 	.word	0x007a1200
 8003a48:	08005bec 	.word	0x08005bec
 8003a4c:	08005bfc 	.word	0x08005bfc
 8003a50:	003d0900 	.word	0x003d0900

08003a54 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a54:	b480      	push	{r7}
 8003a56:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a58:	4b03      	ldr	r3, [pc, #12]	; (8003a68 <HAL_RCC_GetHCLKFreq+0x14>)
 8003a5a:	681b      	ldr	r3, [r3, #0]
}
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a64:	4770      	bx	lr
 8003a66:	bf00      	nop
 8003a68:	20000008 	.word	0x20000008

08003a6c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b082      	sub	sp, #8
 8003a70:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8003a72:	f7ff ffef 	bl	8003a54 <HAL_RCC_GetHCLKFreq>
 8003a76:	4601      	mov	r1, r0
 8003a78:	4b0b      	ldr	r3, [pc, #44]	; (8003aa8 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8003a7a:	685b      	ldr	r3, [r3, #4]
 8003a7c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003a80:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8003a84:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	fa93 f3a3 	rbit	r3, r3
 8003a8c:	603b      	str	r3, [r7, #0]
  return(result);
 8003a8e:	683b      	ldr	r3, [r7, #0]
 8003a90:	fab3 f383 	clz	r3, r3
 8003a94:	fa22 f303 	lsr.w	r3, r2, r3
 8003a98:	4a04      	ldr	r2, [pc, #16]	; (8003aac <HAL_RCC_GetPCLK1Freq+0x40>)
 8003a9a:	5cd3      	ldrb	r3, [r2, r3]
 8003a9c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	3708      	adds	r7, #8
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	bd80      	pop	{r7, pc}
 8003aa8:	40021000 	.word	0x40021000
 8003aac:	08005c1c 	.word	0x08005c1c

08003ab0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b082      	sub	sp, #8
 8003ab4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8003ab6:	f7ff ffcd 	bl	8003a54 <HAL_RCC_GetHCLKFreq>
 8003aba:	4601      	mov	r1, r0
 8003abc:	4b0b      	ldr	r3, [pc, #44]	; (8003aec <HAL_RCC_GetPCLK2Freq+0x3c>)
 8003abe:	685b      	ldr	r3, [r3, #4]
 8003ac0:	f403 5260 	and.w	r2, r3, #14336	; 0x3800
 8003ac4:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003ac8:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	fa93 f3a3 	rbit	r3, r3
 8003ad0:	603b      	str	r3, [r7, #0]
  return(result);
 8003ad2:	683b      	ldr	r3, [r7, #0]
 8003ad4:	fab3 f383 	clz	r3, r3
 8003ad8:	fa22 f303 	lsr.w	r3, r2, r3
 8003adc:	4a04      	ldr	r2, [pc, #16]	; (8003af0 <HAL_RCC_GetPCLK2Freq+0x40>)
 8003ade:	5cd3      	ldrb	r3, [r2, r3]
 8003ae0:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	3708      	adds	r7, #8
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	bd80      	pop	{r7, pc}
 8003aec:	40021000 	.word	0x40021000
 8003af0:	08005c1c 	.word	0x08005c1c

08003af4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b082      	sub	sp, #8
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d101      	bne.n	8003b06 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003b02:	2301      	movs	r3, #1
 8003b04:	e043      	b.n	8003b8e <HAL_UART_Init+0x9a>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if(huart->gState == HAL_UART_STATE_RESET)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 8003b0c:	b2db      	uxtb	r3, r3
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d106      	bne.n	8003b20 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	2200      	movs	r2, #0
 8003b16:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003b1a:	6878      	ldr	r0, [r7, #4]
 8003b1c:	f000 ffa0 	bl	8004a60 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2224      	movs	r2, #36	; 0x24
 8003b24:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	687a      	ldr	r2, [r7, #4]
 8003b2e:	6812      	ldr	r2, [r2, #0]
 8003b30:	6812      	ldr	r2, [r2, #0]
 8003b32:	f022 0201 	bic.w	r2, r2, #1
 8003b36:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003b38:	6878      	ldr	r0, [r7, #4]
 8003b3a:	f000 f97d 	bl	8003e38 <UART_SetConfig>
 8003b3e:	4603      	mov	r3, r0
 8003b40:	2b01      	cmp	r3, #1
 8003b42:	d101      	bne.n	8003b48 <HAL_UART_Init+0x54>
  {
    return HAL_ERROR;
 8003b44:	2301      	movs	r3, #1
 8003b46:	e022      	b.n	8003b8e <HAL_UART_Init+0x9a>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d002      	beq.n	8003b56 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8003b50:	6878      	ldr	r0, [r7, #4]
 8003b52:	f000 fad7 	bl	8004104 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	687a      	ldr	r2, [r7, #4]
 8003b5c:	6812      	ldr	r2, [r2, #0]
 8003b5e:	6852      	ldr	r2, [r2, #4]
 8003b60:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003b64:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	687a      	ldr	r2, [r7, #4]
 8003b6c:	6812      	ldr	r2, [r2, #0]
 8003b6e:	6892      	ldr	r2, [r2, #8]
 8003b70:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003b74:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	687a      	ldr	r2, [r7, #4]
 8003b7c:	6812      	ldr	r2, [r2, #0]
 8003b7e:	6812      	ldr	r2, [r2, #0]
 8003b80:	f042 0201 	orr.w	r2, r2, #1
 8003b84:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003b86:	6878      	ldr	r0, [r7, #4]
 8003b88:	f000 fb5e 	bl	8004248 <UART_CheckIdleState>
 8003b8c:	4603      	mov	r3, r0
}
 8003b8e:	4618      	mov	r0, r3
 8003b90:	3708      	adds	r7, #8
 8003b92:	46bd      	mov	sp, r7
 8003b94:	bd80      	pop	{r7, pc}

08003b96 <HAL_UART_Transmit>:
  * @param Size Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b96:	b580      	push	{r7, lr}
 8003b98:	b088      	sub	sp, #32
 8003b9a:	af02      	add	r7, sp, #8
 8003b9c:	60f8      	str	r0, [r7, #12]
 8003b9e:	60b9      	str	r1, [r7, #8]
 8003ba0:	603b      	str	r3, [r7, #0]
 8003ba2:	4613      	mov	r3, r2
 8003ba4:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 8003bb0:	b2db      	uxtb	r3, r3
 8003bb2:	2b20      	cmp	r3, #32
 8003bb4:	d177      	bne.n	8003ca6 <HAL_UART_Transmit+0x110>
  {
    if((pData == NULL ) || (Size == 0U))
 8003bb6:	68bb      	ldr	r3, [r7, #8]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d002      	beq.n	8003bc2 <HAL_UART_Transmit+0x2c>
 8003bbc:	88fb      	ldrh	r3, [r7, #6]
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d101      	bne.n	8003bc6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	e070      	b.n	8003ca8 <HAL_UART_Transmit+0x112>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8003bcc:	2b01      	cmp	r3, #1
 8003bce:	d101      	bne.n	8003bd4 <HAL_UART_Transmit+0x3e>
 8003bd0:	2302      	movs	r3, #2
 8003bd2:	e069      	b.n	8003ca8 <HAL_UART_Transmit+0x112>
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	2201      	movs	r2, #1
 8003bd8:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	2200      	movs	r2, #0
 8003be0:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	2221      	movs	r2, #33	; 0x21
 8003be6:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8003bea:	f7fd fb17 	bl	800121c <HAL_GetTick>
 8003bee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	88fa      	ldrh	r2, [r7, #6]
 8003bf4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	88fa      	ldrh	r2, [r7, #6]
 8003bfc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while(huart->TxXferCount > 0U)
 8003c00:	e034      	b.n	8003c6c <HAL_UART_Transmit+0xd6>
    {
      huart->TxXferCount--;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003c08:	b29b      	uxth	r3, r3
 8003c0a:	3b01      	subs	r3, #1
 8003c0c:	b29a      	uxth	r2, r3
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003c14:	683b      	ldr	r3, [r7, #0]
 8003c16:	9300      	str	r3, [sp, #0]
 8003c18:	697b      	ldr	r3, [r7, #20]
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	2180      	movs	r1, #128	; 0x80
 8003c1e:	68f8      	ldr	r0, [r7, #12]
 8003c20:	f000 fb5b 	bl	80042da <UART_WaitOnFlagUntilTimeout>
 8003c24:	4603      	mov	r3, r0
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d001      	beq.n	8003c2e <HAL_UART_Transmit+0x98>
      {
        return HAL_TIMEOUT;
 8003c2a:	2303      	movs	r3, #3
 8003c2c:	e03c      	b.n	8003ca8 <HAL_UART_Transmit+0x112>
      }
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	689b      	ldr	r3, [r3, #8]
 8003c32:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c36:	d111      	bne.n	8003c5c <HAL_UART_Transmit+0xc6>
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	691b      	ldr	r3, [r3, #16]
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d10d      	bne.n	8003c5c <HAL_UART_Transmit+0xc6>
      {
        tmp = (uint16_t*) pData;
 8003c40:	68bb      	ldr	r3, [r7, #8]
 8003c42:	613b      	str	r3, [r7, #16]
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	693a      	ldr	r2, [r7, #16]
 8003c4a:	8812      	ldrh	r2, [r2, #0]
 8003c4c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003c50:	b292      	uxth	r2, r2
 8003c52:	851a      	strh	r2, [r3, #40]	; 0x28
        pData += 2U;
 8003c54:	68bb      	ldr	r3, [r7, #8]
 8003c56:	3302      	adds	r3, #2
 8003c58:	60bb      	str	r3, [r7, #8]
 8003c5a:	e007      	b.n	8003c6c <HAL_UART_Transmit+0xd6>
      }
      else
      {
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681a      	ldr	r2, [r3, #0]
 8003c60:	68bb      	ldr	r3, [r7, #8]
 8003c62:	1c59      	adds	r1, r3, #1
 8003c64:	60b9      	str	r1, [r7, #8]
 8003c66:	781b      	ldrb	r3, [r3, #0]
 8003c68:	b29b      	uxth	r3, r3
 8003c6a:	8513      	strh	r3, [r2, #40]	; 0x28
    while(huart->TxXferCount > 0U)
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003c72:	b29b      	uxth	r3, r3
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d1c4      	bne.n	8003c02 <HAL_UART_Transmit+0x6c>
      }
    }
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	9300      	str	r3, [sp, #0]
 8003c7c:	697b      	ldr	r3, [r7, #20]
 8003c7e:	2200      	movs	r2, #0
 8003c80:	2140      	movs	r1, #64	; 0x40
 8003c82:	68f8      	ldr	r0, [r7, #12]
 8003c84:	f000 fb29 	bl	80042da <UART_WaitOnFlagUntilTimeout>
 8003c88:	4603      	mov	r3, r0
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d001      	beq.n	8003c92 <HAL_UART_Transmit+0xfc>
    {
      return HAL_TIMEOUT;
 8003c8e:	2303      	movs	r3, #3
 8003c90:	e00a      	b.n	8003ca8 <HAL_UART_Transmit+0x112>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	2220      	movs	r2, #32
 8003c96:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    return HAL_OK;
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	e000      	b.n	8003ca8 <HAL_UART_Transmit+0x112>
  }
  else
  {
    return HAL_BUSY;
 8003ca6:	2302      	movs	r3, #2
  }
}
 8003ca8:	4618      	mov	r0, r3
 8003caa:	3718      	adds	r7, #24
 8003cac:	46bd      	mov	sp, r7
 8003cae:	bd80      	pop	{r7, pc}

08003cb0 <HAL_UART_Receive>:
  * @param Size amount of data to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b08a      	sub	sp, #40	; 0x28
 8003cb4:	af02      	add	r7, sp, #8
 8003cb6:	60f8      	str	r0, [r7, #12]
 8003cb8:	60b9      	str	r1, [r7, #8]
 8003cba:	603b      	str	r3, [r7, #0]
 8003cbc:	4613      	mov	r3, r2
 8003cbe:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint16_t uhMask;
  uint32_t tickstart = 0U;
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	61fb      	str	r3, [r7, #28]

  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	f893 306a 	ldrb.w	r3, [r3, #106]	; 0x6a
 8003cca:	b2db      	uxtb	r3, r3
 8003ccc:	2b20      	cmp	r3, #32
 8003cce:	f040 80ad 	bne.w	8003e2c <HAL_UART_Receive+0x17c>
  {
    if((pData == NULL ) || (Size == 0U))
 8003cd2:	68bb      	ldr	r3, [r7, #8]
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d002      	beq.n	8003cde <HAL_UART_Receive+0x2e>
 8003cd8:	88fb      	ldrh	r3, [r7, #6]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d101      	bne.n	8003ce2 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8003cde:	2301      	movs	r3, #1
 8003ce0:	e0a5      	b.n	8003e2e <HAL_UART_Receive+0x17e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8003ce8:	2b01      	cmp	r3, #1
 8003cea:	d101      	bne.n	8003cf0 <HAL_UART_Receive+0x40>
 8003cec:	2302      	movs	r3, #2
 8003cee:	e09e      	b.n	8003e2e <HAL_UART_Receive+0x17e>
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	2201      	movs	r2, #1
 8003cf4:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	2222      	movs	r2, #34	; 0x22
 8003d02:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8003d06:	f7fd fa89 	bl	800121c <HAL_GetTick>
 8003d0a:	61f8      	str	r0, [r7, #28]

    huart->RxXferSize = Size;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	88fa      	ldrh	r2, [r7, #6]
 8003d10:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	88fa      	ldrh	r2, [r7, #6]
 8003d18:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	689b      	ldr	r3, [r3, #8]
 8003d20:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d24:	d10e      	bne.n	8003d44 <HAL_UART_Receive+0x94>
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	691b      	ldr	r3, [r3, #16]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d105      	bne.n	8003d3a <HAL_UART_Receive+0x8a>
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	f240 12ff 	movw	r2, #511	; 0x1ff
 8003d34:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003d38:	e028      	b.n	8003d8c <HAL_UART_Receive+0xdc>
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	22ff      	movs	r2, #255	; 0xff
 8003d3e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003d42:	e023      	b.n	8003d8c <HAL_UART_Receive+0xdc>
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	689b      	ldr	r3, [r3, #8]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d10d      	bne.n	8003d68 <HAL_UART_Receive+0xb8>
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	691b      	ldr	r3, [r3, #16]
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d104      	bne.n	8003d5e <HAL_UART_Receive+0xae>
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	22ff      	movs	r2, #255	; 0xff
 8003d58:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003d5c:	e016      	b.n	8003d8c <HAL_UART_Receive+0xdc>
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	227f      	movs	r2, #127	; 0x7f
 8003d62:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003d66:	e011      	b.n	8003d8c <HAL_UART_Receive+0xdc>
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	689b      	ldr	r3, [r3, #8]
 8003d6c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003d70:	d10c      	bne.n	8003d8c <HAL_UART_Receive+0xdc>
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	691b      	ldr	r3, [r3, #16]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d104      	bne.n	8003d84 <HAL_UART_Receive+0xd4>
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	227f      	movs	r2, #127	; 0x7f
 8003d7e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003d82:	e003      	b.n	8003d8c <HAL_UART_Receive+0xdc>
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	223f      	movs	r2, #63	; 0x3f
 8003d88:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8003d92:	837b      	strh	r3, [r7, #26]

    /* as long as data have to be received */
    while(huart->RxXferCount > 0U)
 8003d94:	e03a      	b.n	8003e0c <HAL_UART_Receive+0x15c>
    {
      huart->RxXferCount--;
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003d9c:	b29b      	uxth	r3, r3
 8003d9e:	3b01      	subs	r3, #1
 8003da0:	b29a      	uxth	r2, r3
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	9300      	str	r3, [sp, #0]
 8003dac:	69fb      	ldr	r3, [r7, #28]
 8003dae:	2200      	movs	r2, #0
 8003db0:	2120      	movs	r1, #32
 8003db2:	68f8      	ldr	r0, [r7, #12]
 8003db4:	f000 fa91 	bl	80042da <UART_WaitOnFlagUntilTimeout>
 8003db8:	4603      	mov	r3, r0
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d001      	beq.n	8003dc2 <HAL_UART_Receive+0x112>
      {
        return HAL_TIMEOUT;
 8003dbe:	2303      	movs	r3, #3
 8003dc0:	e035      	b.n	8003e2e <HAL_UART_Receive+0x17e>
      }
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	689b      	ldr	r3, [r3, #8]
 8003dc6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003dca:	d112      	bne.n	8003df2 <HAL_UART_Receive+0x142>
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	691b      	ldr	r3, [r3, #16]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d10e      	bne.n	8003df2 <HAL_UART_Receive+0x142>
      {
        tmp = (uint16_t*) pData ;
 8003dd4:	68bb      	ldr	r3, [r7, #8]
 8003dd6:	617b      	str	r3, [r7, #20]
        *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8003dde:	b29a      	uxth	r2, r3
 8003de0:	8b7b      	ldrh	r3, [r7, #26]
 8003de2:	4013      	ands	r3, r2
 8003de4:	b29a      	uxth	r2, r3
 8003de6:	697b      	ldr	r3, [r7, #20]
 8003de8:	801a      	strh	r2, [r3, #0]
        pData +=2U;
 8003dea:	68bb      	ldr	r3, [r7, #8]
 8003dec:	3302      	adds	r3, #2
 8003dee:	60bb      	str	r3, [r7, #8]
 8003df0:	e00c      	b.n	8003e0c <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pData++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8003df2:	68bb      	ldr	r3, [r7, #8]
 8003df4:	1c5a      	adds	r2, r3, #1
 8003df6:	60ba      	str	r2, [r7, #8]
 8003df8:	68fa      	ldr	r2, [r7, #12]
 8003dfa:	6812      	ldr	r2, [r2, #0]
 8003dfc:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 8003dfe:	b292      	uxth	r2, r2
 8003e00:	b2d1      	uxtb	r1, r2
 8003e02:	8b7a      	ldrh	r2, [r7, #26]
 8003e04:	b2d2      	uxtb	r2, r2
 8003e06:	400a      	ands	r2, r1
 8003e08:	b2d2      	uxtb	r2, r2
 8003e0a:	701a      	strb	r2, [r3, #0]
    while(huart->RxXferCount > 0U)
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003e12:	b29b      	uxth	r3, r3
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d1be      	bne.n	8003d96 <HAL_UART_Receive+0xe6>
      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	2220      	movs	r2, #32
 8003e1c:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	2200      	movs	r2, #0
 8003e24:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    return HAL_OK;
 8003e28:	2300      	movs	r3, #0
 8003e2a:	e000      	b.n	8003e2e <HAL_UART_Receive+0x17e>
  }
  else
  {
    return HAL_BUSY;
 8003e2c:	2302      	movs	r3, #2
  }
}
 8003e2e:	4618      	mov	r0, r3
 8003e30:	3720      	adds	r7, #32
 8003e32:	46bd      	mov	sp, r7
 8003e34:	bd80      	pop	{r7, pc}
	...

08003e38 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003e38:	b590      	push	{r4, r7, lr}
 8003e3a:	b087      	sub	sp, #28
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg                     = 0x00000000U;
 8003e40:	2300      	movs	r3, #0
 8003e42:	60fb      	str	r3, [r7, #12]
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 8003e44:	2310      	movs	r3, #16
 8003e46:	75fb      	strb	r3, [r7, #23]
  uint16_t brrtemp                    = 0x0000U;
 8003e48:	2300      	movs	r3, #0
 8003e4a:	817b      	strh	r3, [r7, #10]
  uint16_t usartdiv                   = 0x0000U;
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	82bb      	strh	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 8003e50:	2300      	movs	r3, #0
 8003e52:	74fb      	strb	r3, [r7, #19]
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	689a      	ldr	r2, [r3, #8]
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	691b      	ldr	r3, [r3, #16]
 8003e5c:	431a      	orrs	r2, r3
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	695b      	ldr	r3, [r3, #20]
 8003e62:	431a      	orrs	r2, r3
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	69db      	ldr	r3, [r3, #28]
 8003e68:	4313      	orrs	r3, r2
 8003e6a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681a      	ldr	r2, [r3, #0]
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	6819      	ldr	r1, [r3, #0]
 8003e76:	4b9e      	ldr	r3, [pc, #632]	; (80040f0 <UART_SetConfig+0x2b8>)
 8003e78:	400b      	ands	r3, r1
 8003e7a:	68f9      	ldr	r1, [r7, #12]
 8003e7c:	430b      	orrs	r3, r1
 8003e7e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	687a      	ldr	r2, [r7, #4]
 8003e86:	6812      	ldr	r2, [r2, #0]
 8003e88:	6852      	ldr	r2, [r2, #4]
 8003e8a:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8003e8e:	687a      	ldr	r2, [r7, #4]
 8003e90:	68d2      	ldr	r2, [r2, #12]
 8003e92:	430a      	orrs	r2, r1
 8003e94:	605a      	str	r2, [r3, #4]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	699a      	ldr	r2, [r3, #24]
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6a1b      	ldr	r3, [r3, #32]
 8003e9e:	4313      	orrs	r3, r2
 8003ea0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	687a      	ldr	r2, [r7, #4]
 8003ea8:	6812      	ldr	r2, [r2, #0]
 8003eaa:	6892      	ldr	r2, [r2, #8]
 8003eac:	f422 6130 	bic.w	r1, r2, #2816	; 0xb00
 8003eb0:	68fa      	ldr	r2, [r7, #12]
 8003eb2:	430a      	orrs	r2, r1
 8003eb4:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	4a8e      	ldr	r2, [pc, #568]	; (80040f4 <UART_SetConfig+0x2bc>)
 8003ebc:	4293      	cmp	r3, r2
 8003ebe:	d121      	bne.n	8003f04 <UART_SetConfig+0xcc>
 8003ec0:	4b8d      	ldr	r3, [pc, #564]	; (80040f8 <UART_SetConfig+0x2c0>)
 8003ec2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ec4:	f003 0303 	and.w	r3, r3, #3
 8003ec8:	2b03      	cmp	r3, #3
 8003eca:	d817      	bhi.n	8003efc <UART_SetConfig+0xc4>
 8003ecc:	a201      	add	r2, pc, #4	; (adr r2, 8003ed4 <UART_SetConfig+0x9c>)
 8003ece:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ed2:	bf00      	nop
 8003ed4:	08003ee5 	.word	0x08003ee5
 8003ed8:	08003ef1 	.word	0x08003ef1
 8003edc:	08003ef7 	.word	0x08003ef7
 8003ee0:	08003eeb 	.word	0x08003eeb
 8003ee4:	2300      	movs	r3, #0
 8003ee6:	75fb      	strb	r3, [r7, #23]
 8003ee8:	e01e      	b.n	8003f28 <UART_SetConfig+0xf0>
 8003eea:	2302      	movs	r3, #2
 8003eec:	75fb      	strb	r3, [r7, #23]
 8003eee:	e01b      	b.n	8003f28 <UART_SetConfig+0xf0>
 8003ef0:	2304      	movs	r3, #4
 8003ef2:	75fb      	strb	r3, [r7, #23]
 8003ef4:	e018      	b.n	8003f28 <UART_SetConfig+0xf0>
 8003ef6:	2308      	movs	r3, #8
 8003ef8:	75fb      	strb	r3, [r7, #23]
 8003efa:	e015      	b.n	8003f28 <UART_SetConfig+0xf0>
 8003efc:	2310      	movs	r3, #16
 8003efe:	75fb      	strb	r3, [r7, #23]
 8003f00:	bf00      	nop
 8003f02:	e011      	b.n	8003f28 <UART_SetConfig+0xf0>
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	4a7c      	ldr	r2, [pc, #496]	; (80040fc <UART_SetConfig+0x2c4>)
 8003f0a:	4293      	cmp	r3, r2
 8003f0c:	d102      	bne.n	8003f14 <UART_SetConfig+0xdc>
 8003f0e:	2300      	movs	r3, #0
 8003f10:	75fb      	strb	r3, [r7, #23]
 8003f12:	e009      	b.n	8003f28 <UART_SetConfig+0xf0>
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	4a79      	ldr	r2, [pc, #484]	; (8004100 <UART_SetConfig+0x2c8>)
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d102      	bne.n	8003f24 <UART_SetConfig+0xec>
 8003f1e:	2300      	movs	r3, #0
 8003f20:	75fb      	strb	r3, [r7, #23]
 8003f22:	e001      	b.n	8003f28 <UART_SetConfig+0xf0>
 8003f24:	2310      	movs	r3, #16
 8003f26:	75fb      	strb	r3, [r7, #23]

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	69db      	ldr	r3, [r3, #28]
 8003f2c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003f30:	d16f      	bne.n	8004012 <UART_SetConfig+0x1da>
  {
    switch (clocksource)
 8003f32:	7dfb      	ldrb	r3, [r7, #23]
 8003f34:	2b08      	cmp	r3, #8
 8003f36:	d857      	bhi.n	8003fe8 <UART_SetConfig+0x1b0>
 8003f38:	a201      	add	r2, pc, #4	; (adr r2, 8003f40 <UART_SetConfig+0x108>)
 8003f3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f3e:	bf00      	nop
 8003f40:	08003f65 	.word	0x08003f65
 8003f44:	08003f81 	.word	0x08003f81
 8003f48:	08003f9d 	.word	0x08003f9d
 8003f4c:	08003fe9 	.word	0x08003fe9
 8003f50:	08003fb7 	.word	0x08003fb7
 8003f54:	08003fe9 	.word	0x08003fe9
 8003f58:	08003fe9 	.word	0x08003fe9
 8003f5c:	08003fe9 	.word	0x08003fe9
 8003f60:	08003fd3 	.word	0x08003fd3
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003f64:	f7ff fd82 	bl	8003a6c <HAL_RCC_GetPCLK1Freq>
 8003f68:	4603      	mov	r3, r0
 8003f6a:	005a      	lsls	r2, r3, #1
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	685b      	ldr	r3, [r3, #4]
 8003f70:	085b      	lsrs	r3, r3, #1
 8003f72:	441a      	add	r2, r3
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f7c:	82bb      	strh	r3, [r7, #20]
        break;
 8003f7e:	e036      	b.n	8003fee <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8003f80:	f7ff fd96 	bl	8003ab0 <HAL_RCC_GetPCLK2Freq>
 8003f84:	4603      	mov	r3, r0
 8003f86:	005a      	lsls	r2, r3, #1
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	685b      	ldr	r3, [r3, #4]
 8003f8c:	085b      	lsrs	r3, r3, #1
 8003f8e:	441a      	add	r2, r3
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	685b      	ldr	r3, [r3, #4]
 8003f94:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f98:	82bb      	strh	r3, [r7, #20]
        break;
 8003f9a:	e028      	b.n	8003fee <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	685b      	ldr	r3, [r3, #4]
 8003fa0:	085b      	lsrs	r3, r3, #1
 8003fa2:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8003fa6:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8003faa:	687a      	ldr	r2, [r7, #4]
 8003fac:	6852      	ldr	r2, [r2, #4]
 8003fae:	fbb3 f3f2 	udiv	r3, r3, r2
 8003fb2:	82bb      	strh	r3, [r7, #20]
        break;
 8003fb4:	e01b      	b.n	8003fee <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003fb6:	f7ff fce3 	bl	8003980 <HAL_RCC_GetSysClockFreq>
 8003fba:	4603      	mov	r3, r0
 8003fbc:	005a      	lsls	r2, r3, #1
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	085b      	lsrs	r3, r3, #1
 8003fc4:	441a      	add	r2, r3
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	685b      	ldr	r3, [r3, #4]
 8003fca:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fce:	82bb      	strh	r3, [r7, #20]
        break;
 8003fd0:	e00d      	b.n	8003fee <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	685b      	ldr	r3, [r3, #4]
 8003fd6:	085b      	lsrs	r3, r3, #1
 8003fd8:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	685b      	ldr	r3, [r3, #4]
 8003fe0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fe4:	82bb      	strh	r3, [r7, #20]
        break;
 8003fe6:	e002      	b.n	8003fee <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8003fe8:	2301      	movs	r3, #1
 8003fea:	74fb      	strb	r3, [r7, #19]
        break;
 8003fec:	bf00      	nop
    }

    brrtemp = usartdiv & 0xFFF0U;
 8003fee:	8abb      	ldrh	r3, [r7, #20]
 8003ff0:	f023 030f 	bic.w	r3, r3, #15
 8003ff4:	817b      	strh	r3, [r7, #10]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003ff6:	8abb      	ldrh	r3, [r7, #20]
 8003ff8:	105b      	asrs	r3, r3, #1
 8003ffa:	b29b      	uxth	r3, r3
 8003ffc:	f003 0307 	and.w	r3, r3, #7
 8004000:	b29a      	uxth	r2, r3
 8004002:	897b      	ldrh	r3, [r7, #10]
 8004004:	4313      	orrs	r3, r2
 8004006:	817b      	strh	r3, [r7, #10]
    huart->Instance->BRR = brrtemp;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	897a      	ldrh	r2, [r7, #10]
 800400e:	60da      	str	r2, [r3, #12]
 8004010:	e069      	b.n	80040e6 <UART_SetConfig+0x2ae>
  }
  else
  {
    switch (clocksource)
 8004012:	7dfb      	ldrb	r3, [r7, #23]
 8004014:	2b08      	cmp	r3, #8
 8004016:	d863      	bhi.n	80040e0 <UART_SetConfig+0x2a8>
 8004018:	a201      	add	r2, pc, #4	; (adr r2, 8004020 <UART_SetConfig+0x1e8>)
 800401a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800401e:	bf00      	nop
 8004020:	08004045 	.word	0x08004045
 8004024:	08004065 	.word	0x08004065
 8004028:	08004085 	.word	0x08004085
 800402c:	080040e1 	.word	0x080040e1
 8004030:	080040a5 	.word	0x080040a5
 8004034:	080040e1 	.word	0x080040e1
 8004038:	080040e1 	.word	0x080040e1
 800403c:	080040e1 	.word	0x080040e1
 8004040:	080040c5 	.word	0x080040c5
    {
      case UART_CLOCKSOURCE_PCLK1:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681c      	ldr	r4, [r3, #0]
 8004048:	f7ff fd10 	bl	8003a6c <HAL_RCC_GetPCLK1Freq>
 800404c:	4602      	mov	r2, r0
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	685b      	ldr	r3, [r3, #4]
 8004052:	085b      	lsrs	r3, r3, #1
 8004054:	441a      	add	r2, r3
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	685b      	ldr	r3, [r3, #4]
 800405a:	fbb2 f3f3 	udiv	r3, r2, r3
 800405e:	b29b      	uxth	r3, r3
 8004060:	60e3      	str	r3, [r4, #12]
        break;
 8004062:	e040      	b.n	80040e6 <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_PCLK2:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681c      	ldr	r4, [r3, #0]
 8004068:	f7ff fd22 	bl	8003ab0 <HAL_RCC_GetPCLK2Freq>
 800406c:	4602      	mov	r2, r0
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	685b      	ldr	r3, [r3, #4]
 8004072:	085b      	lsrs	r3, r3, #1
 8004074:	441a      	add	r2, r3
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	685b      	ldr	r3, [r3, #4]
 800407a:	fbb2 f3f3 	udiv	r3, r2, r3
 800407e:	b29b      	uxth	r3, r3
 8004080:	60e3      	str	r3, [r4, #12]
        break;
 8004082:	e030      	b.n	80040e6 <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_HSI:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681a      	ldr	r2, [r3, #0]
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	685b      	ldr	r3, [r3, #4]
 800408c:	085b      	lsrs	r3, r3, #1
 800408e:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 8004092:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 8004096:	6879      	ldr	r1, [r7, #4]
 8004098:	6849      	ldr	r1, [r1, #4]
 800409a:	fbb3 f3f1 	udiv	r3, r3, r1
 800409e:	b29b      	uxth	r3, r3
 80040a0:	60d3      	str	r3, [r2, #12]
        break;
 80040a2:	e020      	b.n	80040e6 <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681c      	ldr	r4, [r3, #0]
 80040a8:	f7ff fc6a 	bl	8003980 <HAL_RCC_GetSysClockFreq>
 80040ac:	4602      	mov	r2, r0
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	685b      	ldr	r3, [r3, #4]
 80040b2:	085b      	lsrs	r3, r3, #1
 80040b4:	441a      	add	r2, r3
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	685b      	ldr	r3, [r3, #4]
 80040ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80040be:	b29b      	uxth	r3, r3
 80040c0:	60e3      	str	r3, [r4, #12]
        break;
 80040c2:	e010      	b.n	80040e6 <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	687a      	ldr	r2, [r7, #4]
 80040ca:	6852      	ldr	r2, [r2, #4]
 80040cc:	0852      	lsrs	r2, r2, #1
 80040ce:	f502 4100 	add.w	r1, r2, #32768	; 0x8000
 80040d2:	687a      	ldr	r2, [r7, #4]
 80040d4:	6852      	ldr	r2, [r2, #4]
 80040d6:	fbb1 f2f2 	udiv	r2, r1, r2
 80040da:	b292      	uxth	r2, r2
 80040dc:	60da      	str	r2, [r3, #12]
        break;
 80040de:	e002      	b.n	80040e6 <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80040e0:	2301      	movs	r3, #1
 80040e2:	74fb      	strb	r3, [r7, #19]
        break;
 80040e4:	bf00      	nop
    }
  }

  return ret;
 80040e6:	7cfb      	ldrb	r3, [r7, #19]

}
 80040e8:	4618      	mov	r0, r3
 80040ea:	371c      	adds	r7, #28
 80040ec:	46bd      	mov	sp, r7
 80040ee:	bd90      	pop	{r4, r7, pc}
 80040f0:	efff69f3 	.word	0xefff69f3
 80040f4:	40013800 	.word	0x40013800
 80040f8:	40021000 	.word	0x40021000
 80040fc:	40004400 	.word	0x40004400
 8004100:	40004800 	.word	0x40004800

08004104 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004104:	b480      	push	{r7}
 8004106:	b083      	sub	sp, #12
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004110:	f003 0301 	and.w	r3, r3, #1
 8004114:	2b00      	cmp	r3, #0
 8004116:	d00a      	beq.n	800412e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	687a      	ldr	r2, [r7, #4]
 800411e:	6812      	ldr	r2, [r2, #0]
 8004120:	6852      	ldr	r2, [r2, #4]
 8004122:	f422 3100 	bic.w	r1, r2, #131072	; 0x20000
 8004126:	687a      	ldr	r2, [r7, #4]
 8004128:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800412a:	430a      	orrs	r2, r1
 800412c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004132:	f003 0302 	and.w	r3, r3, #2
 8004136:	2b00      	cmp	r3, #0
 8004138:	d00a      	beq.n	8004150 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	687a      	ldr	r2, [r7, #4]
 8004140:	6812      	ldr	r2, [r2, #0]
 8004142:	6852      	ldr	r2, [r2, #4]
 8004144:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 8004148:	687a      	ldr	r2, [r7, #4]
 800414a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800414c:	430a      	orrs	r2, r1
 800414e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004154:	f003 0304 	and.w	r3, r3, #4
 8004158:	2b00      	cmp	r3, #0
 800415a:	d00a      	beq.n	8004172 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	687a      	ldr	r2, [r7, #4]
 8004162:	6812      	ldr	r2, [r2, #0]
 8004164:	6852      	ldr	r2, [r2, #4]
 8004166:	f422 2180 	bic.w	r1, r2, #262144	; 0x40000
 800416a:	687a      	ldr	r2, [r7, #4]
 800416c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800416e:	430a      	orrs	r2, r1
 8004170:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004176:	f003 0308 	and.w	r3, r3, #8
 800417a:	2b00      	cmp	r3, #0
 800417c:	d00a      	beq.n	8004194 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	687a      	ldr	r2, [r7, #4]
 8004184:	6812      	ldr	r2, [r2, #0]
 8004186:	6852      	ldr	r2, [r2, #4]
 8004188:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
 800418c:	687a      	ldr	r2, [r7, #4]
 800418e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004190:	430a      	orrs	r2, r1
 8004192:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004198:	f003 0310 	and.w	r3, r3, #16
 800419c:	2b00      	cmp	r3, #0
 800419e:	d00a      	beq.n	80041b6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	687a      	ldr	r2, [r7, #4]
 80041a6:	6812      	ldr	r2, [r2, #0]
 80041a8:	6892      	ldr	r2, [r2, #8]
 80041aa:	f422 5180 	bic.w	r1, r2, #4096	; 0x1000
 80041ae:	687a      	ldr	r2, [r7, #4]
 80041b0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80041b2:	430a      	orrs	r2, r1
 80041b4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041ba:	f003 0320 	and.w	r3, r3, #32
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d00a      	beq.n	80041d8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	687a      	ldr	r2, [r7, #4]
 80041c8:	6812      	ldr	r2, [r2, #0]
 80041ca:	6892      	ldr	r2, [r2, #8]
 80041cc:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 80041d0:	687a      	ldr	r2, [r7, #4]
 80041d2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80041d4:	430a      	orrs	r2, r1
 80041d6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d01a      	beq.n	800421a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	687a      	ldr	r2, [r7, #4]
 80041ea:	6812      	ldr	r2, [r2, #0]
 80041ec:	6852      	ldr	r2, [r2, #4]
 80041ee:	f422 1180 	bic.w	r1, r2, #1048576	; 0x100000
 80041f2:	687a      	ldr	r2, [r7, #4]
 80041f4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80041f6:	430a      	orrs	r2, r1
 80041f8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041fe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004202:	d10a      	bne.n	800421a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	687a      	ldr	r2, [r7, #4]
 800420a:	6812      	ldr	r2, [r2, #0]
 800420c:	6852      	ldr	r2, [r2, #4]
 800420e:	f422 01c0 	bic.w	r1, r2, #6291456	; 0x600000
 8004212:	687a      	ldr	r2, [r7, #4]
 8004214:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8004216:	430a      	orrs	r2, r1
 8004218:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800421e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004222:	2b00      	cmp	r3, #0
 8004224:	d00a      	beq.n	800423c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	687a      	ldr	r2, [r7, #4]
 800422c:	6812      	ldr	r2, [r2, #0]
 800422e:	6852      	ldr	r2, [r2, #4]
 8004230:	f422 2100 	bic.w	r1, r2, #524288	; 0x80000
 8004234:	687a      	ldr	r2, [r7, #4]
 8004236:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8004238:	430a      	orrs	r2, r1
 800423a:	605a      	str	r2, [r3, #4]
  }
}
 800423c:	bf00      	nop
 800423e:	370c      	adds	r7, #12
 8004240:	46bd      	mov	sp, r7
 8004242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004246:	4770      	bx	lr

08004248 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004248:	b580      	push	{r7, lr}
 800424a:	b086      	sub	sp, #24
 800424c:	af02      	add	r7, sp, #8
 800424e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004250:	2300      	movs	r3, #0
 8004252:	60fb      	str	r3, [r7, #12]

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2200      	movs	r2, #0
 8004258:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800425a:	f7fc ffdf 	bl	800121c <HAL_GetTick>
 800425e:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f003 0308 	and.w	r3, r3, #8
 800426a:	2b08      	cmp	r3, #8
 800426c:	d10e      	bne.n	800428c <UART_CheckIdleState+0x44>
  {
    /* Wait until TEACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800426e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004272:	9300      	str	r3, [sp, #0]
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	2200      	movs	r2, #0
 8004278:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800427c:	6878      	ldr	r0, [r7, #4]
 800427e:	f000 f82c 	bl	80042da <UART_WaitOnFlagUntilTimeout>
 8004282:	4603      	mov	r3, r0
 8004284:	2b00      	cmp	r3, #0
 8004286:	d001      	beq.n	800428c <UART_CheckIdleState+0x44>
    {
      /* Timeout Occured */
      return HAL_TIMEOUT;
 8004288:	2303      	movs	r3, #3
 800428a:	e022      	b.n	80042d2 <UART_CheckIdleState+0x8a>
    }
  }
  /* Check if the Receiver is enabled */
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f003 0304 	and.w	r3, r3, #4
 8004296:	2b04      	cmp	r3, #4
 8004298:	d10e      	bne.n	80042b8 <UART_CheckIdleState+0x70>
  {
    /* Wait until REACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800429a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800429e:	9300      	str	r3, [sp, #0]
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	2200      	movs	r2, #0
 80042a4:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80042a8:	6878      	ldr	r0, [r7, #4]
 80042aa:	f000 f816 	bl	80042da <UART_WaitOnFlagUntilTimeout>
 80042ae:	4603      	mov	r3, r0
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d001      	beq.n	80042b8 <UART_CheckIdleState+0x70>
    {
      /* Timeout Occured */
      return HAL_TIMEOUT;
 80042b4:	2303      	movs	r3, #3
 80042b6:	e00c      	b.n	80042d2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2220      	movs	r2, #32
 80042bc:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
  huart->RxState = HAL_UART_STATE_READY;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2220      	movs	r2, #32
 80042c4:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2200      	movs	r2, #0
 80042cc:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

  return HAL_OK;
 80042d0:	2300      	movs	r3, #0
}
 80042d2:	4618      	mov	r0, r3
 80042d4:	3710      	adds	r7, #16
 80042d6:	46bd      	mov	sp, r7
 80042d8:	bd80      	pop	{r7, pc}

080042da <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80042da:	b580      	push	{r7, lr}
 80042dc:	b084      	sub	sp, #16
 80042de:	af00      	add	r7, sp, #0
 80042e0:	60f8      	str	r0, [r7, #12]
 80042e2:	60b9      	str	r1, [r7, #8]
 80042e4:	603b      	str	r3, [r7, #0]
 80042e6:	4613      	mov	r3, r2
 80042e8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80042ea:	e02c      	b.n	8004346 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80042ec:	69bb      	ldr	r3, [r7, #24]
 80042ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042f2:	d028      	beq.n	8004346 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80042f4:	69bb      	ldr	r3, [r7, #24]
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d007      	beq.n	800430a <UART_WaitOnFlagUntilTimeout+0x30>
 80042fa:	f7fc ff8f 	bl	800121c <HAL_GetTick>
 80042fe:	4602      	mov	r2, r0
 8004300:	683b      	ldr	r3, [r7, #0]
 8004302:	1ad2      	subs	r2, r2, r3
 8004304:	69bb      	ldr	r3, [r7, #24]
 8004306:	429a      	cmp	r2, r3
 8004308:	d91d      	bls.n	8004346 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	68fa      	ldr	r2, [r7, #12]
 8004310:	6812      	ldr	r2, [r2, #0]
 8004312:	6812      	ldr	r2, [r2, #0]
 8004314:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004318:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	68fa      	ldr	r2, [r7, #12]
 8004320:	6812      	ldr	r2, [r2, #0]
 8004322:	6892      	ldr	r2, [r2, #8]
 8004324:	f022 0201 	bic.w	r2, r2, #1
 8004328:	609a      	str	r2, [r3, #8]

        huart->gState  = HAL_UART_STATE_READY;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	2220      	movs	r2, #32
 800432e:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
        huart->RxState = HAL_UART_STATE_READY;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	2220      	movs	r2, #32
 8004336:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	2200      	movs	r2, #0
 800433e:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
        return HAL_TIMEOUT;
 8004342:	2303      	movs	r3, #3
 8004344:	e00f      	b.n	8004366 <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	69da      	ldr	r2, [r3, #28]
 800434c:	68bb      	ldr	r3, [r7, #8]
 800434e:	401a      	ands	r2, r3
 8004350:	68bb      	ldr	r3, [r7, #8]
 8004352:	429a      	cmp	r2, r3
 8004354:	bf0c      	ite	eq
 8004356:	2301      	moveq	r3, #1
 8004358:	2300      	movne	r3, #0
 800435a:	b2db      	uxtb	r3, r3
 800435c:	461a      	mov	r2, r3
 800435e:	79fb      	ldrb	r3, [r7, #7]
 8004360:	429a      	cmp	r2, r3
 8004362:	d0c3      	beq.n	80042ec <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004364:	2300      	movs	r3, #0
}
 8004366:	4618      	mov	r0, r3
 8004368:	3710      	adds	r7, #16
 800436a:	46bd      	mov	sp, r7
 800436c:	bd80      	pop	{r7, pc}
	...

08004370 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8004370:	b580      	push	{r7, lr}
 8004372:	b08a      	sub	sp, #40	; 0x28
 8004374:	af00      	add	r7, sp, #0
  ADC_MultiModeTypeDef multimode = {0};
 8004376:	f107 031c 	add.w	r3, r7, #28
 800437a:	2200      	movs	r2, #0
 800437c:	601a      	str	r2, [r3, #0]
 800437e:	605a      	str	r2, [r3, #4]
 8004380:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8004382:	1d3b      	adds	r3, r7, #4
 8004384:	2200      	movs	r2, #0
 8004386:	601a      	str	r2, [r3, #0]
 8004388:	605a      	str	r2, [r3, #4]
 800438a:	609a      	str	r2, [r3, #8]
 800438c:	60da      	str	r2, [r3, #12]
 800438e:	611a      	str	r2, [r3, #16]
 8004390:	615a      	str	r2, [r3, #20]

  /** Common config 
  */
  hadc1.Instance = ADC1;
 8004392:	4b34      	ldr	r3, [pc, #208]	; (8004464 <MX_ADC1_Init+0xf4>)
 8004394:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8004398:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800439a:	4b32      	ldr	r3, [pc, #200]	; (8004464 <MX_ADC1_Init+0xf4>)
 800439c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80043a0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80043a2:	4b30      	ldr	r3, [pc, #192]	; (8004464 <MX_ADC1_Init+0xf4>)
 80043a4:	2200      	movs	r2, #0
 80043a6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80043a8:	4b2e      	ldr	r3, [pc, #184]	; (8004464 <MX_ADC1_Init+0xf4>)
 80043aa:	2201      	movs	r2, #1
 80043ac:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80043ae:	4b2d      	ldr	r3, [pc, #180]	; (8004464 <MX_ADC1_Init+0xf4>)
 80043b0:	2201      	movs	r2, #1
 80043b2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80043b4:	4b2b      	ldr	r3, [pc, #172]	; (8004464 <MX_ADC1_Init+0xf4>)
 80043b6:	2200      	movs	r2, #0
 80043b8:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80043ba:	4b2a      	ldr	r3, [pc, #168]	; (8004464 <MX_ADC1_Init+0xf4>)
 80043bc:	2200      	movs	r2, #0
 80043be:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80043c0:	4b28      	ldr	r3, [pc, #160]	; (8004464 <MX_ADC1_Init+0xf4>)
 80043c2:	2201      	movs	r2, #1
 80043c4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80043c6:	4b27      	ldr	r3, [pc, #156]	; (8004464 <MX_ADC1_Init+0xf4>)
 80043c8:	2200      	movs	r2, #0
 80043ca:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 80043cc:	4b25      	ldr	r3, [pc, #148]	; (8004464 <MX_ADC1_Init+0xf4>)
 80043ce:	2202      	movs	r2, #2
 80043d0:	621a      	str	r2, [r3, #32]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80043d2:	4b24      	ldr	r3, [pc, #144]	; (8004464 <MX_ADC1_Init+0xf4>)
 80043d4:	2201      	movs	r2, #1
 80043d6:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80043d8:	4b22      	ldr	r3, [pc, #136]	; (8004464 <MX_ADC1_Init+0xf4>)
 80043da:	2204      	movs	r2, #4
 80043dc:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80043de:	4b21      	ldr	r3, [pc, #132]	; (8004464 <MX_ADC1_Init+0xf4>)
 80043e0:	2200      	movs	r2, #0
 80043e2:	619a      	str	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80043e4:	4b1f      	ldr	r3, [pc, #124]	; (8004464 <MX_ADC1_Init+0xf4>)
 80043e6:	2200      	movs	r2, #0
 80043e8:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80043ea:	481e      	ldr	r0, [pc, #120]	; (8004464 <MX_ADC1_Init+0xf4>)
 80043ec:	f7fc ff36 	bl	800125c <HAL_ADC_Init>
 80043f0:	4603      	mov	r3, r0
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d001      	beq.n	80043fa <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 80043f6:	f000 f966 	bl	80046c6 <Error_Handler>
  }
  /** Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80043fa:	2300      	movs	r3, #0
 80043fc:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80043fe:	f107 031c 	add.w	r3, r7, #28
 8004402:	4619      	mov	r1, r3
 8004404:	4817      	ldr	r0, [pc, #92]	; (8004464 <MX_ADC1_Init+0xf4>)
 8004406:	f7fd fc51 	bl	8001cac <HAL_ADCEx_MultiModeConfigChannel>
 800440a:	4603      	mov	r3, r0
 800440c:	2b00      	cmp	r3, #0
 800440e:	d001      	beq.n	8004414 <MX_ADC1_Init+0xa4>
  {
    Error_Handler();
 8004410:	f000 f959 	bl	80046c6 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8004414:	2301      	movs	r3, #1
 8004416:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8004418:	2301      	movs	r3, #1
 800441a:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800441c:	2300      	movs	r3, #0
 800441e:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_61CYCLES_5;
 8004420:	2305      	movs	r3, #5
 8004422:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8004424:	2300      	movs	r3, #0
 8004426:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8004428:	2300      	movs	r3, #0
 800442a:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800442c:	1d3b      	adds	r3, r7, #4
 800442e:	4619      	mov	r1, r3
 8004430:	480c      	ldr	r0, [pc, #48]	; (8004464 <MX_ADC1_Init+0xf4>)
 8004432:	f7fd f97d 	bl	8001730 <HAL_ADC_ConfigChannel>
 8004436:	4603      	mov	r3, r0
 8004438:	2b00      	cmp	r3, #0
 800443a:	d001      	beq.n	8004440 <MX_ADC1_Init+0xd0>
  {
    Error_Handler();
 800443c:	f000 f943 	bl	80046c6 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8004440:	2302      	movs	r3, #2
 8004442:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8004444:	2302      	movs	r3, #2
 8004446:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004448:	1d3b      	adds	r3, r7, #4
 800444a:	4619      	mov	r1, r3
 800444c:	4805      	ldr	r0, [pc, #20]	; (8004464 <MX_ADC1_Init+0xf4>)
 800444e:	f7fd f96f 	bl	8001730 <HAL_ADC_ConfigChannel>
 8004452:	4603      	mov	r3, r0
 8004454:	2b00      	cmp	r3, #0
 8004456:	d001      	beq.n	800445c <MX_ADC1_Init+0xec>
  {
    Error_Handler();
 8004458:	f000 f935 	bl	80046c6 <Error_Handler>
  }

}
 800445c:	bf00      	nop
 800445e:	3728      	adds	r7, #40	; 0x28
 8004460:	46bd      	mov	sp, r7
 8004462:	bd80      	pop	{r7, pc}
 8004464:	200000a0 	.word	0x200000a0

08004468 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8004468:	b580      	push	{r7, lr}
 800446a:	b08a      	sub	sp, #40	; 0x28
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004470:	f107 0314 	add.w	r3, r7, #20
 8004474:	2200      	movs	r2, #0
 8004476:	601a      	str	r2, [r3, #0]
 8004478:	605a      	str	r2, [r3, #4]
 800447a:	609a      	str	r2, [r3, #8]
 800447c:	60da      	str	r2, [r3, #12]
 800447e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004488:	d14c      	bne.n	8004524 <HAL_ADC_MspInit+0xbc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800448a:	4a28      	ldr	r2, [pc, #160]	; (800452c <HAL_ADC_MspInit+0xc4>)
 800448c:	4b27      	ldr	r3, [pc, #156]	; (800452c <HAL_ADC_MspInit+0xc4>)
 800448e:	695b      	ldr	r3, [r3, #20]
 8004490:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004494:	6153      	str	r3, [r2, #20]
 8004496:	4b25      	ldr	r3, [pc, #148]	; (800452c <HAL_ADC_MspInit+0xc4>)
 8004498:	695b      	ldr	r3, [r3, #20]
 800449a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800449e:	613b      	str	r3, [r7, #16]
 80044a0:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80044a2:	4a22      	ldr	r2, [pc, #136]	; (800452c <HAL_ADC_MspInit+0xc4>)
 80044a4:	4b21      	ldr	r3, [pc, #132]	; (800452c <HAL_ADC_MspInit+0xc4>)
 80044a6:	695b      	ldr	r3, [r3, #20]
 80044a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80044ac:	6153      	str	r3, [r2, #20]
 80044ae:	4b1f      	ldr	r3, [pc, #124]	; (800452c <HAL_ADC_MspInit+0xc4>)
 80044b0:	695b      	ldr	r3, [r3, #20]
 80044b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044b6:	60fb      	str	r3, [r7, #12]
 80044b8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80044ba:	2303      	movs	r3, #3
 80044bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80044be:	2303      	movs	r3, #3
 80044c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044c2:	2300      	movs	r3, #0
 80044c4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80044c6:	f107 0314 	add.w	r3, r7, #20
 80044ca:	4619      	mov	r1, r3
 80044cc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80044d0:	f7fe f876 	bl	80025c0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80044d4:	4b16      	ldr	r3, [pc, #88]	; (8004530 <HAL_ADC_MspInit+0xc8>)
 80044d6:	4a17      	ldr	r2, [pc, #92]	; (8004534 <HAL_ADC_MspInit+0xcc>)
 80044d8:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80044da:	4b15      	ldr	r3, [pc, #84]	; (8004530 <HAL_ADC_MspInit+0xc8>)
 80044dc:	2200      	movs	r2, #0
 80044de:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80044e0:	4b13      	ldr	r3, [pc, #76]	; (8004530 <HAL_ADC_MspInit+0xc8>)
 80044e2:	2200      	movs	r2, #0
 80044e4:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80044e6:	4b12      	ldr	r3, [pc, #72]	; (8004530 <HAL_ADC_MspInit+0xc8>)
 80044e8:	2280      	movs	r2, #128	; 0x80
 80044ea:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80044ec:	4b10      	ldr	r3, [pc, #64]	; (8004530 <HAL_ADC_MspInit+0xc8>)
 80044ee:	f44f 7280 	mov.w	r2, #256	; 0x100
 80044f2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80044f4:	4b0e      	ldr	r3, [pc, #56]	; (8004530 <HAL_ADC_MspInit+0xc8>)
 80044f6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80044fa:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80044fc:	4b0c      	ldr	r3, [pc, #48]	; (8004530 <HAL_ADC_MspInit+0xc8>)
 80044fe:	2220      	movs	r2, #32
 8004500:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8004502:	4b0b      	ldr	r3, [pc, #44]	; (8004530 <HAL_ADC_MspInit+0xc8>)
 8004504:	2200      	movs	r2, #0
 8004506:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8004508:	4809      	ldr	r0, [pc, #36]	; (8004530 <HAL_ADC_MspInit+0xc8>)
 800450a:	f7fd fec2 	bl	8002292 <HAL_DMA_Init>
 800450e:	4603      	mov	r3, r0
 8004510:	2b00      	cmp	r3, #0
 8004512:	d001      	beq.n	8004518 <HAL_ADC_MspInit+0xb0>
    {
      Error_Handler();
 8004514:	f000 f8d7 	bl	80046c6 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	4a05      	ldr	r2, [pc, #20]	; (8004530 <HAL_ADC_MspInit+0xc8>)
 800451c:	63da      	str	r2, [r3, #60]	; 0x3c
 800451e:	4a04      	ldr	r2, [pc, #16]	; (8004530 <HAL_ADC_MspInit+0xc8>)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8004524:	bf00      	nop
 8004526:	3728      	adds	r7, #40	; 0x28
 8004528:	46bd      	mov	sp, r7
 800452a:	bd80      	pop	{r7, pc}
 800452c:	40021000 	.word	0x40021000
 8004530:	200000f4 	.word	0x200000f4
 8004534:	40020008 	.word	0x40020008

08004538 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8004538:	b580      	push	{r7, lr}
 800453a:	b082      	sub	sp, #8
 800453c:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800453e:	4a0c      	ldr	r2, [pc, #48]	; (8004570 <MX_DMA_Init+0x38>)
 8004540:	4b0b      	ldr	r3, [pc, #44]	; (8004570 <MX_DMA_Init+0x38>)
 8004542:	695b      	ldr	r3, [r3, #20]
 8004544:	f043 0301 	orr.w	r3, r3, #1
 8004548:	6153      	str	r3, [r2, #20]
 800454a:	4b09      	ldr	r3, [pc, #36]	; (8004570 <MX_DMA_Init+0x38>)
 800454c:	695b      	ldr	r3, [r3, #20]
 800454e:	f003 0301 	and.w	r3, r3, #1
 8004552:	607b      	str	r3, [r7, #4]
 8004554:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8004556:	2200      	movs	r2, #0
 8004558:	2100      	movs	r1, #0
 800455a:	200b      	movs	r0, #11
 800455c:	f7fd fe63 	bl	8002226 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8004560:	200b      	movs	r0, #11
 8004562:	f7fd fe7c 	bl	800225e <HAL_NVIC_EnableIRQ>

}
 8004566:	bf00      	nop
 8004568:	3708      	adds	r7, #8
 800456a:	46bd      	mov	sp, r7
 800456c:	bd80      	pop	{r7, pc}
 800456e:	bf00      	nop
 8004570:	40021000 	.word	0x40021000

08004574 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8004574:	b480      	push	{r7}
 8004576:	b083      	sub	sp, #12
 8004578:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800457a:	4a0f      	ldr	r2, [pc, #60]	; (80045b8 <MX_GPIO_Init+0x44>)
 800457c:	4b0e      	ldr	r3, [pc, #56]	; (80045b8 <MX_GPIO_Init+0x44>)
 800457e:	695b      	ldr	r3, [r3, #20]
 8004580:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004584:	6153      	str	r3, [r2, #20]
 8004586:	4b0c      	ldr	r3, [pc, #48]	; (80045b8 <MX_GPIO_Init+0x44>)
 8004588:	695b      	ldr	r3, [r3, #20]
 800458a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800458e:	607b      	str	r3, [r7, #4]
 8004590:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004592:	4a09      	ldr	r2, [pc, #36]	; (80045b8 <MX_GPIO_Init+0x44>)
 8004594:	4b08      	ldr	r3, [pc, #32]	; (80045b8 <MX_GPIO_Init+0x44>)
 8004596:	695b      	ldr	r3, [r3, #20]
 8004598:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800459c:	6153      	str	r3, [r2, #20]
 800459e:	4b06      	ldr	r3, [pc, #24]	; (80045b8 <MX_GPIO_Init+0x44>)
 80045a0:	695b      	ldr	r3, [r3, #20]
 80045a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045a6:	603b      	str	r3, [r7, #0]
 80045a8:	683b      	ldr	r3, [r7, #0]

}
 80045aa:	bf00      	nop
 80045ac:	370c      	adds	r7, #12
 80045ae:	46bd      	mov	sp, r7
 80045b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b4:	4770      	bx	lr
 80045b6:	bf00      	nop
 80045b8:	40021000 	.word	0x40021000

080045bc <HAL_ADC_ConvCpltCallback>:
/* USER CODE END PM */

/* Private variables ---------------------------------------------------------*/

/* USER CODE BEGIN PV */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 80045bc:	b480      	push	{r7}
 80045be:	b083      	sub	sp, #12
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
  // 
	//HAL_ADC_Start_DMA(&hadc1, (uint32_t *)adcValue, 2);
}
 80045c4:	bf00      	nop
 80045c6:	370c      	adds	r7, #12
 80045c8:	46bd      	mov	sp, r7
 80045ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ce:	4770      	bx	lr

080045d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	 setbuf(stdout, NULL);
 80045d4:	4b10      	ldr	r3, [pc, #64]	; (8004618 <main+0x48>)
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	689b      	ldr	r3, [r3, #8]
 80045da:	2100      	movs	r1, #0
 80045dc:	4618      	mov	r0, r3
 80045de:	f000 faf7 	bl	8004bd0 <setbuf>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80045e2:	f7fc fdc1 	bl	8001168 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80045e6:	f000 f81f 	bl	8004628 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80045ea:	f7ff ffc3 	bl	8004574 <MX_GPIO_Init>
  MX_DMA_Init();
 80045ee:	f7ff ffa3 	bl	8004538 <MX_DMA_Init>
  MX_ADC1_Init();
 80045f2:	f7ff febd 	bl	8004370 <MX_ADC1_Init>
  MX_USART2_UART_Init();
 80045f6:	f000 fa03 	bl	8004a00 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start_DMA(&hadc1,(uint32_t*)adcValue, 2);
 80045fa:	2202      	movs	r2, #2
 80045fc:	4907      	ldr	r1, [pc, #28]	; (800461c <main+0x4c>)
 80045fe:	4808      	ldr	r0, [pc, #32]	; (8004620 <main+0x50>)
 8004600:	f7fc ffbc 	bl	800157c <HAL_ADC_Start_DMA>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  printf("vaule1:%d value2:%d\n\r",adcValue[0],adcValue[1]);
 8004604:	4b05      	ldr	r3, [pc, #20]	; (800461c <main+0x4c>)
 8004606:	881b      	ldrh	r3, [r3, #0]
 8004608:	4619      	mov	r1, r3
 800460a:	4b04      	ldr	r3, [pc, #16]	; (800461c <main+0x4c>)
 800460c:	885b      	ldrh	r3, [r3, #2]
 800460e:	461a      	mov	r2, r3
 8004610:	4804      	ldr	r0, [pc, #16]	; (8004624 <main+0x54>)
 8004612:	f000 fac5 	bl	8004ba0 <iprintf>
 8004616:	e7f5      	b.n	8004604 <main+0x34>
 8004618:	2000000c 	.word	0x2000000c
 800461c:	2000008c 	.word	0x2000008c
 8004620:	200000a0 	.word	0x200000a0
 8004624:	08005bd4 	.word	0x08005bd4

08004628 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004628:	b580      	push	{r7, lr}
 800462a:	b090      	sub	sp, #64	; 0x40
 800462c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800462e:	f107 0318 	add.w	r3, r7, #24
 8004632:	2228      	movs	r2, #40	; 0x28
 8004634:	2100      	movs	r1, #0
 8004636:	4618      	mov	r0, r3
 8004638:	f000 faaa 	bl	8004b90 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800463c:	1d3b      	adds	r3, r7, #4
 800463e:	2200      	movs	r2, #0
 8004640:	601a      	str	r2, [r3, #0]
 8004642:	605a      	str	r2, [r3, #4]
 8004644:	609a      	str	r2, [r3, #8]
 8004646:	60da      	str	r2, [r3, #12]
 8004648:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800464a:	2301      	movs	r3, #1
 800464c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800464e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004652:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8004654:	2300      	movs	r3, #0
 8004656:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004658:	2301      	movs	r3, #1
 800465a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800465c:	2302      	movs	r3, #2
 800465e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004660:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004664:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8004666:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800466a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800466c:	f107 0318 	add.w	r3, r7, #24
 8004670:	4618      	mov	r0, r3
 8004672:	f7fe f91b 	bl	80028ac <HAL_RCC_OscConfig>
 8004676:	4603      	mov	r3, r0
 8004678:	2b00      	cmp	r3, #0
 800467a:	bf14      	ite	ne
 800467c:	2301      	movne	r3, #1
 800467e:	2300      	moveq	r3, #0
 8004680:	b2db      	uxtb	r3, r3
 8004682:	2b00      	cmp	r3, #0
 8004684:	d001      	beq.n	800468a <_Z18SystemClock_Configv+0x62>
  {
    Error_Handler();
 8004686:	f000 f81e 	bl	80046c6 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800468a:	230f      	movs	r3, #15
 800468c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800468e:	2302      	movs	r3, #2
 8004690:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004692:	2300      	movs	r3, #0
 8004694:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8004696:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800469a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800469c:	2300      	movs	r3, #0
 800469e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80046a0:	1d3b      	adds	r3, r7, #4
 80046a2:	2102      	movs	r1, #2
 80046a4:	4618      	mov	r0, r3
 80046a6:	f7fe ffef 	bl	8003688 <HAL_RCC_ClockConfig>
 80046aa:	4603      	mov	r3, r0
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	bf14      	ite	ne
 80046b0:	2301      	movne	r3, #1
 80046b2:	2300      	moveq	r3, #0
 80046b4:	b2db      	uxtb	r3, r3
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d001      	beq.n	80046be <_Z18SystemClock_Configv+0x96>
  {
    Error_Handler();
 80046ba:	f000 f804 	bl	80046c6 <Error_Handler>
  }
}
 80046be:	bf00      	nop
 80046c0:	3740      	adds	r7, #64	; 0x40
 80046c2:	46bd      	mov	sp, r7
 80046c4:	bd80      	pop	{r7, pc}

080046c6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80046c6:	b480      	push	{r7}
 80046c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80046ca:	bf00      	nop
 80046cc:	46bd      	mov	sp, r7
 80046ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d2:	4770      	bx	lr

080046d4 <__io_putchar>:

#ifdef __cplusplus
 extern "C" {
#endif
PUTCHAR_PROTOTYPE
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b082      	sub	sp, #8
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART2 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 80046dc:	1d39      	adds	r1, r7, #4
 80046de:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80046e2:	2201      	movs	r2, #1
 80046e4:	4803      	ldr	r0, [pc, #12]	; (80046f4 <__io_putchar+0x20>)
 80046e6:	f7ff fa56 	bl	8003b96 <HAL_UART_Transmit>

  return ch;
 80046ea:	687b      	ldr	r3, [r7, #4]
}
 80046ec:	4618      	mov	r0, r3
 80046ee:	3708      	adds	r7, #8
 80046f0:	46bd      	mov	sp, r7
 80046f2:	bd80      	pop	{r7, pc}
 80046f4:	20000138 	.word	0x20000138

080046f8 <__io_getchar>:

GETCHAR_PROTOTYPE
{
 80046f8:	b580      	push	{r7, lr}
 80046fa:	b084      	sub	sp, #16
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	6078      	str	r0, [r7, #4]
  uint8_t ch = 0;
 8004700:	2300      	movs	r3, #0
 8004702:	73fb      	strb	r3, [r7, #15]
  HAL_UART_Receive(&huart2,(uint8_t *)&ch, 1, 0xFFFF);
 8004704:	f107 010f 	add.w	r1, r7, #15
 8004708:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800470c:	2201      	movs	r2, #1
 800470e:	480a      	ldr	r0, [pc, #40]	; (8004738 <__io_getchar+0x40>)
 8004710:	f7ff face 	bl	8003cb0 <HAL_UART_Receive>

  if (ch == '\r')
 8004714:	7bfb      	ldrb	r3, [r7, #15]
 8004716:	2b0d      	cmp	r3, #13
 8004718:	d104      	bne.n	8004724 <__io_getchar+0x2c>
  {
      __io_putchar('\r');
 800471a:	200d      	movs	r0, #13
 800471c:	f7ff ffda 	bl	80046d4 <__io_putchar>
      ch = '\n';
 8004720:	230a      	movs	r3, #10
 8004722:	73fb      	strb	r3, [r7, #15]
  }

  return __io_putchar(ch);
 8004724:	7bfb      	ldrb	r3, [r7, #15]
 8004726:	4618      	mov	r0, r3
 8004728:	f7ff ffd4 	bl	80046d4 <__io_putchar>
 800472c:	4603      	mov	r3, r0
//  return ch;
}
 800472e:	4618      	mov	r0, r3
 8004730:	3710      	adds	r7, #16
 8004732:	46bd      	mov	sp, r7
 8004734:	bd80      	pop	{r7, pc}
 8004736:	bf00      	nop
 8004738:	20000138 	.word	0x20000138

0800473c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800473c:	b480      	push	{r7}
 800473e:	b083      	sub	sp, #12
 8004740:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004742:	4a0f      	ldr	r2, [pc, #60]	; (8004780 <HAL_MspInit+0x44>)
 8004744:	4b0e      	ldr	r3, [pc, #56]	; (8004780 <HAL_MspInit+0x44>)
 8004746:	699b      	ldr	r3, [r3, #24]
 8004748:	f043 0301 	orr.w	r3, r3, #1
 800474c:	6193      	str	r3, [r2, #24]
 800474e:	4b0c      	ldr	r3, [pc, #48]	; (8004780 <HAL_MspInit+0x44>)
 8004750:	699b      	ldr	r3, [r3, #24]
 8004752:	f003 0301 	and.w	r3, r3, #1
 8004756:	607b      	str	r3, [r7, #4]
 8004758:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800475a:	4a09      	ldr	r2, [pc, #36]	; (8004780 <HAL_MspInit+0x44>)
 800475c:	4b08      	ldr	r3, [pc, #32]	; (8004780 <HAL_MspInit+0x44>)
 800475e:	69db      	ldr	r3, [r3, #28]
 8004760:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004764:	61d3      	str	r3, [r2, #28]
 8004766:	4b06      	ldr	r3, [pc, #24]	; (8004780 <HAL_MspInit+0x44>)
 8004768:	69db      	ldr	r3, [r3, #28]
 800476a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800476e:	603b      	str	r3, [r7, #0]
 8004770:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004772:	bf00      	nop
 8004774:	370c      	adds	r7, #12
 8004776:	46bd      	mov	sp, r7
 8004778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477c:	4770      	bx	lr
 800477e:	bf00      	nop
 8004780:	40021000 	.word	0x40021000

08004784 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004784:	b480      	push	{r7}
 8004786:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004788:	bf00      	nop
 800478a:	46bd      	mov	sp, r7
 800478c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004790:	4770      	bx	lr

08004792 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004792:	b480      	push	{r7}
 8004794:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004796:	e7fe      	b.n	8004796 <HardFault_Handler+0x4>

08004798 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004798:	b480      	push	{r7}
 800479a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800479c:	e7fe      	b.n	800479c <MemManage_Handler+0x4>

0800479e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800479e:	b480      	push	{r7}
 80047a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80047a2:	e7fe      	b.n	80047a2 <BusFault_Handler+0x4>

080047a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80047a4:	b480      	push	{r7}
 80047a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80047a8:	e7fe      	b.n	80047a8 <UsageFault_Handler+0x4>

080047aa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80047aa:	b480      	push	{r7}
 80047ac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80047ae:	bf00      	nop
 80047b0:	46bd      	mov	sp, r7
 80047b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b6:	4770      	bx	lr

080047b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80047b8:	b480      	push	{r7}
 80047ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80047bc:	bf00      	nop
 80047be:	46bd      	mov	sp, r7
 80047c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c4:	4770      	bx	lr

080047c6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80047c6:	b480      	push	{r7}
 80047c8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80047ca:	bf00      	nop
 80047cc:	46bd      	mov	sp, r7
 80047ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d2:	4770      	bx	lr

080047d4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80047d8:	f7fc fd0c 	bl	80011f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80047dc:	bf00      	nop
 80047de:	bd80      	pop	{r7, pc}

080047e0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80047e4:	4802      	ldr	r0, [pc, #8]	; (80047f0 <DMA1_Channel1_IRQHandler+0x10>)
 80047e6:	f7fd fdfa 	bl	80023de <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80047ea:	bf00      	nop
 80047ec:	bd80      	pop	{r7, pc}
 80047ee:	bf00      	nop
 80047f0:	200000f4 	.word	0x200000f4

080047f4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80047f4:	b480      	push	{r7}
 80047f6:	af00      	add	r7, sp, #0
	return 1;
 80047f8:	2301      	movs	r3, #1
}
 80047fa:	4618      	mov	r0, r3
 80047fc:	46bd      	mov	sp, r7
 80047fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004802:	4770      	bx	lr

08004804 <_kill>:

int _kill(int pid, int sig)
{
 8004804:	b580      	push	{r7, lr}
 8004806:	b082      	sub	sp, #8
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
 800480c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800480e:	f000 f995 	bl	8004b3c <__errno>
 8004812:	4602      	mov	r2, r0
 8004814:	2316      	movs	r3, #22
 8004816:	6013      	str	r3, [r2, #0]
	return -1;
 8004818:	f04f 33ff 	mov.w	r3, #4294967295
}
 800481c:	4618      	mov	r0, r3
 800481e:	3708      	adds	r7, #8
 8004820:	46bd      	mov	sp, r7
 8004822:	bd80      	pop	{r7, pc}

08004824 <_exit>:

void _exit (int status)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	b082      	sub	sp, #8
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800482c:	f04f 31ff 	mov.w	r1, #4294967295
 8004830:	6878      	ldr	r0, [r7, #4]
 8004832:	f7ff ffe7 	bl	8004804 <_kill>
	while (1) {}		/* Make sure we hang here */
 8004836:	e7fe      	b.n	8004836 <_exit+0x12>

08004838 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004838:	b590      	push	{r4, r7, lr}
 800483a:	b087      	sub	sp, #28
 800483c:	af00      	add	r7, sp, #0
 800483e:	60f8      	str	r0, [r7, #12]
 8004840:	60b9      	str	r1, [r7, #8]
 8004842:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004844:	2300      	movs	r3, #0
 8004846:	617b      	str	r3, [r7, #20]
 8004848:	e00a      	b.n	8004860 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800484a:	68bc      	ldr	r4, [r7, #8]
 800484c:	1c63      	adds	r3, r4, #1
 800484e:	60bb      	str	r3, [r7, #8]
 8004850:	f7ff ff52 	bl	80046f8 <__io_getchar>
 8004854:	4603      	mov	r3, r0
 8004856:	b2db      	uxtb	r3, r3
 8004858:	7023      	strb	r3, [r4, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800485a:	697b      	ldr	r3, [r7, #20]
 800485c:	3301      	adds	r3, #1
 800485e:	617b      	str	r3, [r7, #20]
 8004860:	697a      	ldr	r2, [r7, #20]
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	429a      	cmp	r2, r3
 8004866:	dbf0      	blt.n	800484a <_read+0x12>
	}

return len;
 8004868:	687b      	ldr	r3, [r7, #4]
}
 800486a:	4618      	mov	r0, r3
 800486c:	371c      	adds	r7, #28
 800486e:	46bd      	mov	sp, r7
 8004870:	bd90      	pop	{r4, r7, pc}

08004872 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004872:	b580      	push	{r7, lr}
 8004874:	b086      	sub	sp, #24
 8004876:	af00      	add	r7, sp, #0
 8004878:	60f8      	str	r0, [r7, #12]
 800487a:	60b9      	str	r1, [r7, #8]
 800487c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800487e:	2300      	movs	r3, #0
 8004880:	617b      	str	r3, [r7, #20]
 8004882:	e009      	b.n	8004898 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8004884:	68bb      	ldr	r3, [r7, #8]
 8004886:	1c5a      	adds	r2, r3, #1
 8004888:	60ba      	str	r2, [r7, #8]
 800488a:	781b      	ldrb	r3, [r3, #0]
 800488c:	4618      	mov	r0, r3
 800488e:	f7ff ff21 	bl	80046d4 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004892:	697b      	ldr	r3, [r7, #20]
 8004894:	3301      	adds	r3, #1
 8004896:	617b      	str	r3, [r7, #20]
 8004898:	697a      	ldr	r2, [r7, #20]
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	429a      	cmp	r2, r3
 800489e:	dbf1      	blt.n	8004884 <_write+0x12>
	}
	return len;
 80048a0:	687b      	ldr	r3, [r7, #4]
}
 80048a2:	4618      	mov	r0, r3
 80048a4:	3718      	adds	r7, #24
 80048a6:	46bd      	mov	sp, r7
 80048a8:	bd80      	pop	{r7, pc}
	...

080048ac <_sbrk>:

caddr_t _sbrk(int incr)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	b084      	sub	sp, #16
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80048b4:	4b11      	ldr	r3, [pc, #68]	; (80048fc <_sbrk+0x50>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d102      	bne.n	80048c2 <_sbrk+0x16>
		heap_end = &end;
 80048bc:	4b0f      	ldr	r3, [pc, #60]	; (80048fc <_sbrk+0x50>)
 80048be:	4a10      	ldr	r2, [pc, #64]	; (8004900 <_sbrk+0x54>)
 80048c0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80048c2:	4b0e      	ldr	r3, [pc, #56]	; (80048fc <_sbrk+0x50>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80048c8:	4b0c      	ldr	r3, [pc, #48]	; (80048fc <_sbrk+0x50>)
 80048ca:	681a      	ldr	r2, [r3, #0]
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	4413      	add	r3, r2
 80048d0:	466a      	mov	r2, sp
 80048d2:	4293      	cmp	r3, r2
 80048d4:	d907      	bls.n	80048e6 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 80048d6:	f000 f931 	bl	8004b3c <__errno>
 80048da:	4602      	mov	r2, r0
 80048dc:	230c      	movs	r3, #12
 80048de:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80048e0:	f04f 33ff 	mov.w	r3, #4294967295
 80048e4:	e006      	b.n	80048f4 <_sbrk+0x48>
	}

	heap_end += incr;
 80048e6:	4b05      	ldr	r3, [pc, #20]	; (80048fc <_sbrk+0x50>)
 80048e8:	681a      	ldr	r2, [r3, #0]
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	4413      	add	r3, r2
 80048ee:	4a03      	ldr	r2, [pc, #12]	; (80048fc <_sbrk+0x50>)
 80048f0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80048f2:	68fb      	ldr	r3, [r7, #12]
}
 80048f4:	4618      	mov	r0, r3
 80048f6:	3710      	adds	r7, #16
 80048f8:	46bd      	mov	sp, r7
 80048fa:	bd80      	pop	{r7, pc}
 80048fc:	20000090 	.word	0x20000090
 8004900:	200001ac 	.word	0x200001ac

08004904 <_close>:

int _close(int file)
{
 8004904:	b480      	push	{r7}
 8004906:	b083      	sub	sp, #12
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
	return -1;
 800490c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004910:	4618      	mov	r0, r3
 8004912:	370c      	adds	r7, #12
 8004914:	46bd      	mov	sp, r7
 8004916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491a:	4770      	bx	lr

0800491c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800491c:	b480      	push	{r7}
 800491e:	b083      	sub	sp, #12
 8004920:	af00      	add	r7, sp, #0
 8004922:	6078      	str	r0, [r7, #4]
 8004924:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004926:	683b      	ldr	r3, [r7, #0]
 8004928:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800492c:	605a      	str	r2, [r3, #4]
	return 0;
 800492e:	2300      	movs	r3, #0
}
 8004930:	4618      	mov	r0, r3
 8004932:	370c      	adds	r7, #12
 8004934:	46bd      	mov	sp, r7
 8004936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493a:	4770      	bx	lr

0800493c <_isatty>:

int _isatty(int file)
{
 800493c:	b480      	push	{r7}
 800493e:	b083      	sub	sp, #12
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]
	return 1;
 8004944:	2301      	movs	r3, #1
}
 8004946:	4618      	mov	r0, r3
 8004948:	370c      	adds	r7, #12
 800494a:	46bd      	mov	sp, r7
 800494c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004950:	4770      	bx	lr

08004952 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004952:	b480      	push	{r7}
 8004954:	b085      	sub	sp, #20
 8004956:	af00      	add	r7, sp, #0
 8004958:	60f8      	str	r0, [r7, #12]
 800495a:	60b9      	str	r1, [r7, #8]
 800495c:	607a      	str	r2, [r7, #4]
	return 0;
 800495e:	2300      	movs	r3, #0
}
 8004960:	4618      	mov	r0, r3
 8004962:	3714      	adds	r7, #20
 8004964:	46bd      	mov	sp, r7
 8004966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800496a:	4770      	bx	lr

0800496c <SystemInit>:
  *         Initialize the FPU setting, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800496c:	b480      	push	{r7}
 800496e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004970:	4a1f      	ldr	r2, [pc, #124]	; (80049f0 <SystemInit+0x84>)
 8004972:	4b1f      	ldr	r3, [pc, #124]	; (80049f0 <SystemInit+0x84>)
 8004974:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004978:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800497c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8004980:	4a1c      	ldr	r2, [pc, #112]	; (80049f4 <SystemInit+0x88>)
 8004982:	4b1c      	ldr	r3, [pc, #112]	; (80049f4 <SystemInit+0x88>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f043 0301 	orr.w	r3, r3, #1
 800498a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 800498c:	4919      	ldr	r1, [pc, #100]	; (80049f4 <SystemInit+0x88>)
 800498e:	4b19      	ldr	r3, [pc, #100]	; (80049f4 <SystemInit+0x88>)
 8004990:	685a      	ldr	r2, [r3, #4]
 8004992:	4b19      	ldr	r3, [pc, #100]	; (80049f8 <SystemInit+0x8c>)
 8004994:	4013      	ands	r3, r2
 8004996:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8004998:	4a16      	ldr	r2, [pc, #88]	; (80049f4 <SystemInit+0x88>)
 800499a:	4b16      	ldr	r3, [pc, #88]	; (80049f4 <SystemInit+0x88>)
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80049a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80049a6:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80049a8:	4a12      	ldr	r2, [pc, #72]	; (80049f4 <SystemInit+0x88>)
 80049aa:	4b12      	ldr	r3, [pc, #72]	; (80049f4 <SystemInit+0x88>)
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80049b2:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80049b4:	4a0f      	ldr	r2, [pc, #60]	; (80049f4 <SystemInit+0x88>)
 80049b6:	4b0f      	ldr	r3, [pc, #60]	; (80049f4 <SystemInit+0x88>)
 80049b8:	685b      	ldr	r3, [r3, #4]
 80049ba:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80049be:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 80049c0:	4a0c      	ldr	r2, [pc, #48]	; (80049f4 <SystemInit+0x88>)
 80049c2:	4b0c      	ldr	r3, [pc, #48]	; (80049f4 <SystemInit+0x88>)
 80049c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049c6:	f023 030f 	bic.w	r3, r3, #15
 80049ca:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 80049cc:	4909      	ldr	r1, [pc, #36]	; (80049f4 <SystemInit+0x88>)
 80049ce:	4b09      	ldr	r3, [pc, #36]	; (80049f4 <SystemInit+0x88>)
 80049d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80049d2:	4b0a      	ldr	r3, [pc, #40]	; (80049fc <SystemInit+0x90>)
 80049d4:	4013      	ands	r3, r2
 80049d6:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 80049d8:	4b06      	ldr	r3, [pc, #24]	; (80049f4 <SystemInit+0x88>)
 80049da:	2200      	movs	r2, #0
 80049dc:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80049de:	4b04      	ldr	r3, [pc, #16]	; (80049f0 <SystemInit+0x84>)
 80049e0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80049e4:	609a      	str	r2, [r3, #8]
#endif
}
 80049e6:	bf00      	nop
 80049e8:	46bd      	mov	sp, r7
 80049ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ee:	4770      	bx	lr
 80049f0:	e000ed00 	.word	0xe000ed00
 80049f4:	40021000 	.word	0x40021000
 80049f8:	f87fc00c 	.word	0xf87fc00c
 80049fc:	ff00fccc 	.word	0xff00fccc

08004a00 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8004a04:	4b14      	ldr	r3, [pc, #80]	; (8004a58 <MX_USART2_UART_Init+0x58>)
 8004a06:	4a15      	ldr	r2, [pc, #84]	; (8004a5c <MX_USART2_UART_Init+0x5c>)
 8004a08:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8004a0a:	4b13      	ldr	r3, [pc, #76]	; (8004a58 <MX_USART2_UART_Init+0x58>)
 8004a0c:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8004a10:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004a12:	4b11      	ldr	r3, [pc, #68]	; (8004a58 <MX_USART2_UART_Init+0x58>)
 8004a14:	2200      	movs	r2, #0
 8004a16:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004a18:	4b0f      	ldr	r3, [pc, #60]	; (8004a58 <MX_USART2_UART_Init+0x58>)
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004a1e:	4b0e      	ldr	r3, [pc, #56]	; (8004a58 <MX_USART2_UART_Init+0x58>)
 8004a20:	2200      	movs	r2, #0
 8004a22:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004a24:	4b0c      	ldr	r3, [pc, #48]	; (8004a58 <MX_USART2_UART_Init+0x58>)
 8004a26:	220c      	movs	r2, #12
 8004a28:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004a2a:	4b0b      	ldr	r3, [pc, #44]	; (8004a58 <MX_USART2_UART_Init+0x58>)
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004a30:	4b09      	ldr	r3, [pc, #36]	; (8004a58 <MX_USART2_UART_Init+0x58>)
 8004a32:	2200      	movs	r2, #0
 8004a34:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004a36:	4b08      	ldr	r3, [pc, #32]	; (8004a58 <MX_USART2_UART_Init+0x58>)
 8004a38:	2200      	movs	r2, #0
 8004a3a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004a3c:	4b06      	ldr	r3, [pc, #24]	; (8004a58 <MX_USART2_UART_Init+0x58>)
 8004a3e:	2200      	movs	r2, #0
 8004a40:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004a42:	4805      	ldr	r0, [pc, #20]	; (8004a58 <MX_USART2_UART_Init+0x58>)
 8004a44:	f7ff f856 	bl	8003af4 <HAL_UART_Init>
 8004a48:	4603      	mov	r3, r0
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d001      	beq.n	8004a52 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8004a4e:	f7ff fe3a 	bl	80046c6 <Error_Handler>
  }

}
 8004a52:	bf00      	nop
 8004a54:	bd80      	pop	{r7, pc}
 8004a56:	bf00      	nop
 8004a58:	20000138 	.word	0x20000138
 8004a5c:	40004400 	.word	0x40004400

08004a60 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004a60:	b580      	push	{r7, lr}
 8004a62:	b08a      	sub	sp, #40	; 0x28
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a68:	f107 0314 	add.w	r3, r7, #20
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	601a      	str	r2, [r3, #0]
 8004a70:	605a      	str	r2, [r3, #4]
 8004a72:	609a      	str	r2, [r3, #8]
 8004a74:	60da      	str	r2, [r3, #12]
 8004a76:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	4a18      	ldr	r2, [pc, #96]	; (8004ae0 <HAL_UART_MspInit+0x80>)
 8004a7e:	4293      	cmp	r3, r2
 8004a80:	d129      	bne.n	8004ad6 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004a82:	4a18      	ldr	r2, [pc, #96]	; (8004ae4 <HAL_UART_MspInit+0x84>)
 8004a84:	4b17      	ldr	r3, [pc, #92]	; (8004ae4 <HAL_UART_MspInit+0x84>)
 8004a86:	69db      	ldr	r3, [r3, #28]
 8004a88:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004a8c:	61d3      	str	r3, [r2, #28]
 8004a8e:	4b15      	ldr	r3, [pc, #84]	; (8004ae4 <HAL_UART_MspInit+0x84>)
 8004a90:	69db      	ldr	r3, [r3, #28]
 8004a92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a96:	613b      	str	r3, [r7, #16]
 8004a98:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a9a:	4a12      	ldr	r2, [pc, #72]	; (8004ae4 <HAL_UART_MspInit+0x84>)
 8004a9c:	4b11      	ldr	r3, [pc, #68]	; (8004ae4 <HAL_UART_MspInit+0x84>)
 8004a9e:	695b      	ldr	r3, [r3, #20]
 8004aa0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004aa4:	6153      	str	r3, [r2, #20]
 8004aa6:	4b0f      	ldr	r3, [pc, #60]	; (8004ae4 <HAL_UART_MspInit+0x84>)
 8004aa8:	695b      	ldr	r3, [r3, #20]
 8004aaa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004aae:	60fb      	str	r3, [r7, #12]
 8004ab0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8004ab2:	f248 0304 	movw	r3, #32772	; 0x8004
 8004ab6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ab8:	2302      	movs	r3, #2
 8004aba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004abc:	2300      	movs	r3, #0
 8004abe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004ac0:	2303      	movs	r3, #3
 8004ac2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004ac4:	2307      	movs	r3, #7
 8004ac6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ac8:	f107 0314 	add.w	r3, r7, #20
 8004acc:	4619      	mov	r1, r3
 8004ace:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004ad2:	f7fd fd75 	bl	80025c0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8004ad6:	bf00      	nop
 8004ad8:	3728      	adds	r7, #40	; 0x28
 8004ada:	46bd      	mov	sp, r7
 8004adc:	bd80      	pop	{r7, pc}
 8004ade:	bf00      	nop
 8004ae0:	40004400 	.word	0x40004400
 8004ae4:	40021000 	.word	0x40021000

08004ae8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004ae8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004b20 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8004aec:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8004aee:	e003      	b.n	8004af8 <LoopCopyDataInit>

08004af0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8004af0:	4b0c      	ldr	r3, [pc, #48]	; (8004b24 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8004af2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8004af4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8004af6:	3104      	adds	r1, #4

08004af8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8004af8:	480b      	ldr	r0, [pc, #44]	; (8004b28 <LoopForever+0xa>)
	ldr	r3, =_edata
 8004afa:	4b0c      	ldr	r3, [pc, #48]	; (8004b2c <LoopForever+0xe>)
	adds	r2, r0, r1
 8004afc:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8004afe:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8004b00:	d3f6      	bcc.n	8004af0 <CopyDataInit>
	ldr	r2, =_sbss
 8004b02:	4a0b      	ldr	r2, [pc, #44]	; (8004b30 <LoopForever+0x12>)
	b	LoopFillZerobss
 8004b04:	e002      	b.n	8004b0c <LoopFillZerobss>

08004b06 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8004b06:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8004b08:	f842 3b04 	str.w	r3, [r2], #4

08004b0c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8004b0c:	4b09      	ldr	r3, [pc, #36]	; (8004b34 <LoopForever+0x16>)
	cmp	r2, r3
 8004b0e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8004b10:	d3f9      	bcc.n	8004b06 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004b12:	f7ff ff2b 	bl	800496c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004b16:	f000 f817 	bl	8004b48 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004b1a:	f7ff fd59 	bl	80045d0 <main>

08004b1e <LoopForever>:

LoopForever:
    b LoopForever
 8004b1e:	e7fe      	b.n	8004b1e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004b20:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 8004b24:	08005db8 	.word	0x08005db8
	ldr	r0, =_sdata
 8004b28:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8004b2c:	20000070 	.word	0x20000070
	ldr	r2, =_sbss
 8004b30:	20000070 	.word	0x20000070
	ldr	r3, = _ebss
 8004b34:	200001ac 	.word	0x200001ac

08004b38 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004b38:	e7fe      	b.n	8004b38 <ADC1_2_IRQHandler>
	...

08004b3c <__errno>:
 8004b3c:	4b01      	ldr	r3, [pc, #4]	; (8004b44 <__errno+0x8>)
 8004b3e:	6818      	ldr	r0, [r3, #0]
 8004b40:	4770      	bx	lr
 8004b42:	bf00      	nop
 8004b44:	2000000c 	.word	0x2000000c

08004b48 <__libc_init_array>:
 8004b48:	b570      	push	{r4, r5, r6, lr}
 8004b4a:	4e0d      	ldr	r6, [pc, #52]	; (8004b80 <__libc_init_array+0x38>)
 8004b4c:	4c0d      	ldr	r4, [pc, #52]	; (8004b84 <__libc_init_array+0x3c>)
 8004b4e:	1ba4      	subs	r4, r4, r6
 8004b50:	10a4      	asrs	r4, r4, #2
 8004b52:	2500      	movs	r5, #0
 8004b54:	42a5      	cmp	r5, r4
 8004b56:	d109      	bne.n	8004b6c <__libc_init_array+0x24>
 8004b58:	4e0b      	ldr	r6, [pc, #44]	; (8004b88 <__libc_init_array+0x40>)
 8004b5a:	4c0c      	ldr	r4, [pc, #48]	; (8004b8c <__libc_init_array+0x44>)
 8004b5c:	f001 f82e 	bl	8005bbc <_init>
 8004b60:	1ba4      	subs	r4, r4, r6
 8004b62:	10a4      	asrs	r4, r4, #2
 8004b64:	2500      	movs	r5, #0
 8004b66:	42a5      	cmp	r5, r4
 8004b68:	d105      	bne.n	8004b76 <__libc_init_array+0x2e>
 8004b6a:	bd70      	pop	{r4, r5, r6, pc}
 8004b6c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004b70:	4798      	blx	r3
 8004b72:	3501      	adds	r5, #1
 8004b74:	e7ee      	b.n	8004b54 <__libc_init_array+0xc>
 8004b76:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004b7a:	4798      	blx	r3
 8004b7c:	3501      	adds	r5, #1
 8004b7e:	e7f2      	b.n	8004b66 <__libc_init_array+0x1e>
 8004b80:	08005db0 	.word	0x08005db0
 8004b84:	08005db0 	.word	0x08005db0
 8004b88:	08005db0 	.word	0x08005db0
 8004b8c:	08005db4 	.word	0x08005db4

08004b90 <memset>:
 8004b90:	4402      	add	r2, r0
 8004b92:	4603      	mov	r3, r0
 8004b94:	4293      	cmp	r3, r2
 8004b96:	d100      	bne.n	8004b9a <memset+0xa>
 8004b98:	4770      	bx	lr
 8004b9a:	f803 1b01 	strb.w	r1, [r3], #1
 8004b9e:	e7f9      	b.n	8004b94 <memset+0x4>

08004ba0 <iprintf>:
 8004ba0:	b40f      	push	{r0, r1, r2, r3}
 8004ba2:	4b0a      	ldr	r3, [pc, #40]	; (8004bcc <iprintf+0x2c>)
 8004ba4:	b513      	push	{r0, r1, r4, lr}
 8004ba6:	681c      	ldr	r4, [r3, #0]
 8004ba8:	b124      	cbz	r4, 8004bb4 <iprintf+0x14>
 8004baa:	69a3      	ldr	r3, [r4, #24]
 8004bac:	b913      	cbnz	r3, 8004bb4 <iprintf+0x14>
 8004bae:	4620      	mov	r0, r4
 8004bb0:	f000 f9b6 	bl	8004f20 <__sinit>
 8004bb4:	ab05      	add	r3, sp, #20
 8004bb6:	9a04      	ldr	r2, [sp, #16]
 8004bb8:	68a1      	ldr	r1, [r4, #8]
 8004bba:	9301      	str	r3, [sp, #4]
 8004bbc:	4620      	mov	r0, r4
 8004bbe:	f000 fb7b 	bl	80052b8 <_vfiprintf_r>
 8004bc2:	b002      	add	sp, #8
 8004bc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004bc8:	b004      	add	sp, #16
 8004bca:	4770      	bx	lr
 8004bcc:	2000000c 	.word	0x2000000c

08004bd0 <setbuf>:
 8004bd0:	2900      	cmp	r1, #0
 8004bd2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004bd6:	bf0c      	ite	eq
 8004bd8:	2202      	moveq	r2, #2
 8004bda:	2200      	movne	r2, #0
 8004bdc:	f000 b800 	b.w	8004be0 <setvbuf>

08004be0 <setvbuf>:
 8004be0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004be4:	461d      	mov	r5, r3
 8004be6:	4b51      	ldr	r3, [pc, #324]	; (8004d2c <setvbuf+0x14c>)
 8004be8:	681e      	ldr	r6, [r3, #0]
 8004bea:	4604      	mov	r4, r0
 8004bec:	460f      	mov	r7, r1
 8004bee:	4690      	mov	r8, r2
 8004bf0:	b126      	cbz	r6, 8004bfc <setvbuf+0x1c>
 8004bf2:	69b3      	ldr	r3, [r6, #24]
 8004bf4:	b913      	cbnz	r3, 8004bfc <setvbuf+0x1c>
 8004bf6:	4630      	mov	r0, r6
 8004bf8:	f000 f992 	bl	8004f20 <__sinit>
 8004bfc:	4b4c      	ldr	r3, [pc, #304]	; (8004d30 <setvbuf+0x150>)
 8004bfe:	429c      	cmp	r4, r3
 8004c00:	d152      	bne.n	8004ca8 <setvbuf+0xc8>
 8004c02:	6874      	ldr	r4, [r6, #4]
 8004c04:	f1b8 0f02 	cmp.w	r8, #2
 8004c08:	d006      	beq.n	8004c18 <setvbuf+0x38>
 8004c0a:	f1b8 0f01 	cmp.w	r8, #1
 8004c0e:	f200 8089 	bhi.w	8004d24 <setvbuf+0x144>
 8004c12:	2d00      	cmp	r5, #0
 8004c14:	f2c0 8086 	blt.w	8004d24 <setvbuf+0x144>
 8004c18:	4621      	mov	r1, r4
 8004c1a:	4630      	mov	r0, r6
 8004c1c:	f000 f916 	bl	8004e4c <_fflush_r>
 8004c20:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004c22:	b141      	cbz	r1, 8004c36 <setvbuf+0x56>
 8004c24:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004c28:	4299      	cmp	r1, r3
 8004c2a:	d002      	beq.n	8004c32 <setvbuf+0x52>
 8004c2c:	4630      	mov	r0, r6
 8004c2e:	f000 fa6d 	bl	800510c <_free_r>
 8004c32:	2300      	movs	r3, #0
 8004c34:	6363      	str	r3, [r4, #52]	; 0x34
 8004c36:	2300      	movs	r3, #0
 8004c38:	61a3      	str	r3, [r4, #24]
 8004c3a:	6063      	str	r3, [r4, #4]
 8004c3c:	89a3      	ldrh	r3, [r4, #12]
 8004c3e:	061b      	lsls	r3, r3, #24
 8004c40:	d503      	bpl.n	8004c4a <setvbuf+0x6a>
 8004c42:	6921      	ldr	r1, [r4, #16]
 8004c44:	4630      	mov	r0, r6
 8004c46:	f000 fa61 	bl	800510c <_free_r>
 8004c4a:	89a3      	ldrh	r3, [r4, #12]
 8004c4c:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8004c50:	f023 0303 	bic.w	r3, r3, #3
 8004c54:	f1b8 0f02 	cmp.w	r8, #2
 8004c58:	81a3      	strh	r3, [r4, #12]
 8004c5a:	d05d      	beq.n	8004d18 <setvbuf+0x138>
 8004c5c:	ab01      	add	r3, sp, #4
 8004c5e:	466a      	mov	r2, sp
 8004c60:	4621      	mov	r1, r4
 8004c62:	4630      	mov	r0, r6
 8004c64:	f000 f9e6 	bl	8005034 <__swhatbuf_r>
 8004c68:	89a3      	ldrh	r3, [r4, #12]
 8004c6a:	4318      	orrs	r0, r3
 8004c6c:	81a0      	strh	r0, [r4, #12]
 8004c6e:	bb2d      	cbnz	r5, 8004cbc <setvbuf+0xdc>
 8004c70:	9d00      	ldr	r5, [sp, #0]
 8004c72:	4628      	mov	r0, r5
 8004c74:	f000 fa42 	bl	80050fc <malloc>
 8004c78:	4607      	mov	r7, r0
 8004c7a:	2800      	cmp	r0, #0
 8004c7c:	d14e      	bne.n	8004d1c <setvbuf+0x13c>
 8004c7e:	f8dd 9000 	ldr.w	r9, [sp]
 8004c82:	45a9      	cmp	r9, r5
 8004c84:	d13c      	bne.n	8004d00 <setvbuf+0x120>
 8004c86:	f04f 30ff 	mov.w	r0, #4294967295
 8004c8a:	89a3      	ldrh	r3, [r4, #12]
 8004c8c:	f043 0302 	orr.w	r3, r3, #2
 8004c90:	81a3      	strh	r3, [r4, #12]
 8004c92:	2300      	movs	r3, #0
 8004c94:	60a3      	str	r3, [r4, #8]
 8004c96:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004c9a:	6023      	str	r3, [r4, #0]
 8004c9c:	6123      	str	r3, [r4, #16]
 8004c9e:	2301      	movs	r3, #1
 8004ca0:	6163      	str	r3, [r4, #20]
 8004ca2:	b003      	add	sp, #12
 8004ca4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004ca8:	4b22      	ldr	r3, [pc, #136]	; (8004d34 <setvbuf+0x154>)
 8004caa:	429c      	cmp	r4, r3
 8004cac:	d101      	bne.n	8004cb2 <setvbuf+0xd2>
 8004cae:	68b4      	ldr	r4, [r6, #8]
 8004cb0:	e7a8      	b.n	8004c04 <setvbuf+0x24>
 8004cb2:	4b21      	ldr	r3, [pc, #132]	; (8004d38 <setvbuf+0x158>)
 8004cb4:	429c      	cmp	r4, r3
 8004cb6:	bf08      	it	eq
 8004cb8:	68f4      	ldreq	r4, [r6, #12]
 8004cba:	e7a3      	b.n	8004c04 <setvbuf+0x24>
 8004cbc:	2f00      	cmp	r7, #0
 8004cbe:	d0d8      	beq.n	8004c72 <setvbuf+0x92>
 8004cc0:	69b3      	ldr	r3, [r6, #24]
 8004cc2:	b913      	cbnz	r3, 8004cca <setvbuf+0xea>
 8004cc4:	4630      	mov	r0, r6
 8004cc6:	f000 f92b 	bl	8004f20 <__sinit>
 8004cca:	f1b8 0f01 	cmp.w	r8, #1
 8004cce:	bf08      	it	eq
 8004cd0:	89a3      	ldrheq	r3, [r4, #12]
 8004cd2:	6027      	str	r7, [r4, #0]
 8004cd4:	bf04      	itt	eq
 8004cd6:	f043 0301 	orreq.w	r3, r3, #1
 8004cda:	81a3      	strheq	r3, [r4, #12]
 8004cdc:	89a3      	ldrh	r3, [r4, #12]
 8004cde:	6127      	str	r7, [r4, #16]
 8004ce0:	f013 0008 	ands.w	r0, r3, #8
 8004ce4:	6165      	str	r5, [r4, #20]
 8004ce6:	d01b      	beq.n	8004d20 <setvbuf+0x140>
 8004ce8:	f013 0001 	ands.w	r0, r3, #1
 8004cec:	bf18      	it	ne
 8004cee:	426d      	negne	r5, r5
 8004cf0:	f04f 0300 	mov.w	r3, #0
 8004cf4:	bf1d      	ittte	ne
 8004cf6:	60a3      	strne	r3, [r4, #8]
 8004cf8:	61a5      	strne	r5, [r4, #24]
 8004cfa:	4618      	movne	r0, r3
 8004cfc:	60a5      	streq	r5, [r4, #8]
 8004cfe:	e7d0      	b.n	8004ca2 <setvbuf+0xc2>
 8004d00:	4648      	mov	r0, r9
 8004d02:	f000 f9fb 	bl	80050fc <malloc>
 8004d06:	4607      	mov	r7, r0
 8004d08:	2800      	cmp	r0, #0
 8004d0a:	d0bc      	beq.n	8004c86 <setvbuf+0xa6>
 8004d0c:	89a3      	ldrh	r3, [r4, #12]
 8004d0e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004d12:	81a3      	strh	r3, [r4, #12]
 8004d14:	464d      	mov	r5, r9
 8004d16:	e7d3      	b.n	8004cc0 <setvbuf+0xe0>
 8004d18:	2000      	movs	r0, #0
 8004d1a:	e7b6      	b.n	8004c8a <setvbuf+0xaa>
 8004d1c:	46a9      	mov	r9, r5
 8004d1e:	e7f5      	b.n	8004d0c <setvbuf+0x12c>
 8004d20:	60a0      	str	r0, [r4, #8]
 8004d22:	e7be      	b.n	8004ca2 <setvbuf+0xc2>
 8004d24:	f04f 30ff 	mov.w	r0, #4294967295
 8004d28:	e7bb      	b.n	8004ca2 <setvbuf+0xc2>
 8004d2a:	bf00      	nop
 8004d2c:	2000000c 	.word	0x2000000c
 8004d30:	08005c48 	.word	0x08005c48
 8004d34:	08005c68 	.word	0x08005c68
 8004d38:	08005c28 	.word	0x08005c28

08004d3c <__sflush_r>:
 8004d3c:	898a      	ldrh	r2, [r1, #12]
 8004d3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004d42:	4605      	mov	r5, r0
 8004d44:	0710      	lsls	r0, r2, #28
 8004d46:	460c      	mov	r4, r1
 8004d48:	d45a      	bmi.n	8004e00 <__sflush_r+0xc4>
 8004d4a:	684b      	ldr	r3, [r1, #4]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	dc05      	bgt.n	8004d5c <__sflush_r+0x20>
 8004d50:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	dc02      	bgt.n	8004d5c <__sflush_r+0x20>
 8004d56:	2000      	movs	r0, #0
 8004d58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004d5c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004d5e:	2e00      	cmp	r6, #0
 8004d60:	d0f9      	beq.n	8004d56 <__sflush_r+0x1a>
 8004d62:	2300      	movs	r3, #0
 8004d64:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004d68:	682f      	ldr	r7, [r5, #0]
 8004d6a:	602b      	str	r3, [r5, #0]
 8004d6c:	d033      	beq.n	8004dd6 <__sflush_r+0x9a>
 8004d6e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004d70:	89a3      	ldrh	r3, [r4, #12]
 8004d72:	075a      	lsls	r2, r3, #29
 8004d74:	d505      	bpl.n	8004d82 <__sflush_r+0x46>
 8004d76:	6863      	ldr	r3, [r4, #4]
 8004d78:	1ac0      	subs	r0, r0, r3
 8004d7a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004d7c:	b10b      	cbz	r3, 8004d82 <__sflush_r+0x46>
 8004d7e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004d80:	1ac0      	subs	r0, r0, r3
 8004d82:	2300      	movs	r3, #0
 8004d84:	4602      	mov	r2, r0
 8004d86:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004d88:	6a21      	ldr	r1, [r4, #32]
 8004d8a:	4628      	mov	r0, r5
 8004d8c:	47b0      	blx	r6
 8004d8e:	1c43      	adds	r3, r0, #1
 8004d90:	89a3      	ldrh	r3, [r4, #12]
 8004d92:	d106      	bne.n	8004da2 <__sflush_r+0x66>
 8004d94:	6829      	ldr	r1, [r5, #0]
 8004d96:	291d      	cmp	r1, #29
 8004d98:	d84b      	bhi.n	8004e32 <__sflush_r+0xf6>
 8004d9a:	4a2b      	ldr	r2, [pc, #172]	; (8004e48 <__sflush_r+0x10c>)
 8004d9c:	40ca      	lsrs	r2, r1
 8004d9e:	07d6      	lsls	r6, r2, #31
 8004da0:	d547      	bpl.n	8004e32 <__sflush_r+0xf6>
 8004da2:	2200      	movs	r2, #0
 8004da4:	6062      	str	r2, [r4, #4]
 8004da6:	04d9      	lsls	r1, r3, #19
 8004da8:	6922      	ldr	r2, [r4, #16]
 8004daa:	6022      	str	r2, [r4, #0]
 8004dac:	d504      	bpl.n	8004db8 <__sflush_r+0x7c>
 8004dae:	1c42      	adds	r2, r0, #1
 8004db0:	d101      	bne.n	8004db6 <__sflush_r+0x7a>
 8004db2:	682b      	ldr	r3, [r5, #0]
 8004db4:	b903      	cbnz	r3, 8004db8 <__sflush_r+0x7c>
 8004db6:	6560      	str	r0, [r4, #84]	; 0x54
 8004db8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004dba:	602f      	str	r7, [r5, #0]
 8004dbc:	2900      	cmp	r1, #0
 8004dbe:	d0ca      	beq.n	8004d56 <__sflush_r+0x1a>
 8004dc0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004dc4:	4299      	cmp	r1, r3
 8004dc6:	d002      	beq.n	8004dce <__sflush_r+0x92>
 8004dc8:	4628      	mov	r0, r5
 8004dca:	f000 f99f 	bl	800510c <_free_r>
 8004dce:	2000      	movs	r0, #0
 8004dd0:	6360      	str	r0, [r4, #52]	; 0x34
 8004dd2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004dd6:	6a21      	ldr	r1, [r4, #32]
 8004dd8:	2301      	movs	r3, #1
 8004dda:	4628      	mov	r0, r5
 8004ddc:	47b0      	blx	r6
 8004dde:	1c41      	adds	r1, r0, #1
 8004de0:	d1c6      	bne.n	8004d70 <__sflush_r+0x34>
 8004de2:	682b      	ldr	r3, [r5, #0]
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d0c3      	beq.n	8004d70 <__sflush_r+0x34>
 8004de8:	2b1d      	cmp	r3, #29
 8004dea:	d001      	beq.n	8004df0 <__sflush_r+0xb4>
 8004dec:	2b16      	cmp	r3, #22
 8004dee:	d101      	bne.n	8004df4 <__sflush_r+0xb8>
 8004df0:	602f      	str	r7, [r5, #0]
 8004df2:	e7b0      	b.n	8004d56 <__sflush_r+0x1a>
 8004df4:	89a3      	ldrh	r3, [r4, #12]
 8004df6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004dfa:	81a3      	strh	r3, [r4, #12]
 8004dfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004e00:	690f      	ldr	r7, [r1, #16]
 8004e02:	2f00      	cmp	r7, #0
 8004e04:	d0a7      	beq.n	8004d56 <__sflush_r+0x1a>
 8004e06:	0793      	lsls	r3, r2, #30
 8004e08:	680e      	ldr	r6, [r1, #0]
 8004e0a:	bf08      	it	eq
 8004e0c:	694b      	ldreq	r3, [r1, #20]
 8004e0e:	600f      	str	r7, [r1, #0]
 8004e10:	bf18      	it	ne
 8004e12:	2300      	movne	r3, #0
 8004e14:	eba6 0807 	sub.w	r8, r6, r7
 8004e18:	608b      	str	r3, [r1, #8]
 8004e1a:	f1b8 0f00 	cmp.w	r8, #0
 8004e1e:	dd9a      	ble.n	8004d56 <__sflush_r+0x1a>
 8004e20:	4643      	mov	r3, r8
 8004e22:	463a      	mov	r2, r7
 8004e24:	6a21      	ldr	r1, [r4, #32]
 8004e26:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004e28:	4628      	mov	r0, r5
 8004e2a:	47b0      	blx	r6
 8004e2c:	2800      	cmp	r0, #0
 8004e2e:	dc07      	bgt.n	8004e40 <__sflush_r+0x104>
 8004e30:	89a3      	ldrh	r3, [r4, #12]
 8004e32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004e36:	81a3      	strh	r3, [r4, #12]
 8004e38:	f04f 30ff 	mov.w	r0, #4294967295
 8004e3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004e40:	4407      	add	r7, r0
 8004e42:	eba8 0800 	sub.w	r8, r8, r0
 8004e46:	e7e8      	b.n	8004e1a <__sflush_r+0xde>
 8004e48:	20400001 	.word	0x20400001

08004e4c <_fflush_r>:
 8004e4c:	b538      	push	{r3, r4, r5, lr}
 8004e4e:	690b      	ldr	r3, [r1, #16]
 8004e50:	4605      	mov	r5, r0
 8004e52:	460c      	mov	r4, r1
 8004e54:	b1db      	cbz	r3, 8004e8e <_fflush_r+0x42>
 8004e56:	b118      	cbz	r0, 8004e60 <_fflush_r+0x14>
 8004e58:	6983      	ldr	r3, [r0, #24]
 8004e5a:	b90b      	cbnz	r3, 8004e60 <_fflush_r+0x14>
 8004e5c:	f000 f860 	bl	8004f20 <__sinit>
 8004e60:	4b0c      	ldr	r3, [pc, #48]	; (8004e94 <_fflush_r+0x48>)
 8004e62:	429c      	cmp	r4, r3
 8004e64:	d109      	bne.n	8004e7a <_fflush_r+0x2e>
 8004e66:	686c      	ldr	r4, [r5, #4]
 8004e68:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004e6c:	b17b      	cbz	r3, 8004e8e <_fflush_r+0x42>
 8004e6e:	4621      	mov	r1, r4
 8004e70:	4628      	mov	r0, r5
 8004e72:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004e76:	f7ff bf61 	b.w	8004d3c <__sflush_r>
 8004e7a:	4b07      	ldr	r3, [pc, #28]	; (8004e98 <_fflush_r+0x4c>)
 8004e7c:	429c      	cmp	r4, r3
 8004e7e:	d101      	bne.n	8004e84 <_fflush_r+0x38>
 8004e80:	68ac      	ldr	r4, [r5, #8]
 8004e82:	e7f1      	b.n	8004e68 <_fflush_r+0x1c>
 8004e84:	4b05      	ldr	r3, [pc, #20]	; (8004e9c <_fflush_r+0x50>)
 8004e86:	429c      	cmp	r4, r3
 8004e88:	bf08      	it	eq
 8004e8a:	68ec      	ldreq	r4, [r5, #12]
 8004e8c:	e7ec      	b.n	8004e68 <_fflush_r+0x1c>
 8004e8e:	2000      	movs	r0, #0
 8004e90:	bd38      	pop	{r3, r4, r5, pc}
 8004e92:	bf00      	nop
 8004e94:	08005c48 	.word	0x08005c48
 8004e98:	08005c68 	.word	0x08005c68
 8004e9c:	08005c28 	.word	0x08005c28

08004ea0 <_cleanup_r>:
 8004ea0:	4901      	ldr	r1, [pc, #4]	; (8004ea8 <_cleanup_r+0x8>)
 8004ea2:	f000 b8a9 	b.w	8004ff8 <_fwalk_reent>
 8004ea6:	bf00      	nop
 8004ea8:	08004e4d 	.word	0x08004e4d

08004eac <std.isra.0>:
 8004eac:	2300      	movs	r3, #0
 8004eae:	b510      	push	{r4, lr}
 8004eb0:	4604      	mov	r4, r0
 8004eb2:	6003      	str	r3, [r0, #0]
 8004eb4:	6043      	str	r3, [r0, #4]
 8004eb6:	6083      	str	r3, [r0, #8]
 8004eb8:	8181      	strh	r1, [r0, #12]
 8004eba:	6643      	str	r3, [r0, #100]	; 0x64
 8004ebc:	81c2      	strh	r2, [r0, #14]
 8004ebe:	6103      	str	r3, [r0, #16]
 8004ec0:	6143      	str	r3, [r0, #20]
 8004ec2:	6183      	str	r3, [r0, #24]
 8004ec4:	4619      	mov	r1, r3
 8004ec6:	2208      	movs	r2, #8
 8004ec8:	305c      	adds	r0, #92	; 0x5c
 8004eca:	f7ff fe61 	bl	8004b90 <memset>
 8004ece:	4b05      	ldr	r3, [pc, #20]	; (8004ee4 <std.isra.0+0x38>)
 8004ed0:	6263      	str	r3, [r4, #36]	; 0x24
 8004ed2:	4b05      	ldr	r3, [pc, #20]	; (8004ee8 <std.isra.0+0x3c>)
 8004ed4:	62a3      	str	r3, [r4, #40]	; 0x28
 8004ed6:	4b05      	ldr	r3, [pc, #20]	; (8004eec <std.isra.0+0x40>)
 8004ed8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004eda:	4b05      	ldr	r3, [pc, #20]	; (8004ef0 <std.isra.0+0x44>)
 8004edc:	6224      	str	r4, [r4, #32]
 8004ede:	6323      	str	r3, [r4, #48]	; 0x30
 8004ee0:	bd10      	pop	{r4, pc}
 8004ee2:	bf00      	nop
 8004ee4:	08005831 	.word	0x08005831
 8004ee8:	08005853 	.word	0x08005853
 8004eec:	0800588b 	.word	0x0800588b
 8004ef0:	080058af 	.word	0x080058af

08004ef4 <__sfmoreglue>:
 8004ef4:	b570      	push	{r4, r5, r6, lr}
 8004ef6:	1e4a      	subs	r2, r1, #1
 8004ef8:	2568      	movs	r5, #104	; 0x68
 8004efa:	4355      	muls	r5, r2
 8004efc:	460e      	mov	r6, r1
 8004efe:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004f02:	f000 f951 	bl	80051a8 <_malloc_r>
 8004f06:	4604      	mov	r4, r0
 8004f08:	b140      	cbz	r0, 8004f1c <__sfmoreglue+0x28>
 8004f0a:	2100      	movs	r1, #0
 8004f0c:	e880 0042 	stmia.w	r0, {r1, r6}
 8004f10:	300c      	adds	r0, #12
 8004f12:	60a0      	str	r0, [r4, #8]
 8004f14:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004f18:	f7ff fe3a 	bl	8004b90 <memset>
 8004f1c:	4620      	mov	r0, r4
 8004f1e:	bd70      	pop	{r4, r5, r6, pc}

08004f20 <__sinit>:
 8004f20:	6983      	ldr	r3, [r0, #24]
 8004f22:	b510      	push	{r4, lr}
 8004f24:	4604      	mov	r4, r0
 8004f26:	bb33      	cbnz	r3, 8004f76 <__sinit+0x56>
 8004f28:	6483      	str	r3, [r0, #72]	; 0x48
 8004f2a:	64c3      	str	r3, [r0, #76]	; 0x4c
 8004f2c:	6503      	str	r3, [r0, #80]	; 0x50
 8004f2e:	4b12      	ldr	r3, [pc, #72]	; (8004f78 <__sinit+0x58>)
 8004f30:	4a12      	ldr	r2, [pc, #72]	; (8004f7c <__sinit+0x5c>)
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	6282      	str	r2, [r0, #40]	; 0x28
 8004f36:	4298      	cmp	r0, r3
 8004f38:	bf04      	itt	eq
 8004f3a:	2301      	moveq	r3, #1
 8004f3c:	6183      	streq	r3, [r0, #24]
 8004f3e:	f000 f81f 	bl	8004f80 <__sfp>
 8004f42:	6060      	str	r0, [r4, #4]
 8004f44:	4620      	mov	r0, r4
 8004f46:	f000 f81b 	bl	8004f80 <__sfp>
 8004f4a:	60a0      	str	r0, [r4, #8]
 8004f4c:	4620      	mov	r0, r4
 8004f4e:	f000 f817 	bl	8004f80 <__sfp>
 8004f52:	2200      	movs	r2, #0
 8004f54:	60e0      	str	r0, [r4, #12]
 8004f56:	2104      	movs	r1, #4
 8004f58:	6860      	ldr	r0, [r4, #4]
 8004f5a:	f7ff ffa7 	bl	8004eac <std.isra.0>
 8004f5e:	2201      	movs	r2, #1
 8004f60:	2109      	movs	r1, #9
 8004f62:	68a0      	ldr	r0, [r4, #8]
 8004f64:	f7ff ffa2 	bl	8004eac <std.isra.0>
 8004f68:	2202      	movs	r2, #2
 8004f6a:	2112      	movs	r1, #18
 8004f6c:	68e0      	ldr	r0, [r4, #12]
 8004f6e:	f7ff ff9d 	bl	8004eac <std.isra.0>
 8004f72:	2301      	movs	r3, #1
 8004f74:	61a3      	str	r3, [r4, #24]
 8004f76:	bd10      	pop	{r4, pc}
 8004f78:	08005c24 	.word	0x08005c24
 8004f7c:	08004ea1 	.word	0x08004ea1

08004f80 <__sfp>:
 8004f80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f82:	4b1c      	ldr	r3, [pc, #112]	; (8004ff4 <__sfp+0x74>)
 8004f84:	681e      	ldr	r6, [r3, #0]
 8004f86:	69b3      	ldr	r3, [r6, #24]
 8004f88:	4607      	mov	r7, r0
 8004f8a:	b913      	cbnz	r3, 8004f92 <__sfp+0x12>
 8004f8c:	4630      	mov	r0, r6
 8004f8e:	f7ff ffc7 	bl	8004f20 <__sinit>
 8004f92:	3648      	adds	r6, #72	; 0x48
 8004f94:	68b4      	ldr	r4, [r6, #8]
 8004f96:	6873      	ldr	r3, [r6, #4]
 8004f98:	3b01      	subs	r3, #1
 8004f9a:	d503      	bpl.n	8004fa4 <__sfp+0x24>
 8004f9c:	6833      	ldr	r3, [r6, #0]
 8004f9e:	b133      	cbz	r3, 8004fae <__sfp+0x2e>
 8004fa0:	6836      	ldr	r6, [r6, #0]
 8004fa2:	e7f7      	b.n	8004f94 <__sfp+0x14>
 8004fa4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004fa8:	b16d      	cbz	r5, 8004fc6 <__sfp+0x46>
 8004faa:	3468      	adds	r4, #104	; 0x68
 8004fac:	e7f4      	b.n	8004f98 <__sfp+0x18>
 8004fae:	2104      	movs	r1, #4
 8004fb0:	4638      	mov	r0, r7
 8004fb2:	f7ff ff9f 	bl	8004ef4 <__sfmoreglue>
 8004fb6:	6030      	str	r0, [r6, #0]
 8004fb8:	2800      	cmp	r0, #0
 8004fba:	d1f1      	bne.n	8004fa0 <__sfp+0x20>
 8004fbc:	230c      	movs	r3, #12
 8004fbe:	603b      	str	r3, [r7, #0]
 8004fc0:	4604      	mov	r4, r0
 8004fc2:	4620      	mov	r0, r4
 8004fc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004fc6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004fca:	81e3      	strh	r3, [r4, #14]
 8004fcc:	2301      	movs	r3, #1
 8004fce:	81a3      	strh	r3, [r4, #12]
 8004fd0:	6665      	str	r5, [r4, #100]	; 0x64
 8004fd2:	6025      	str	r5, [r4, #0]
 8004fd4:	60a5      	str	r5, [r4, #8]
 8004fd6:	6065      	str	r5, [r4, #4]
 8004fd8:	6125      	str	r5, [r4, #16]
 8004fda:	6165      	str	r5, [r4, #20]
 8004fdc:	61a5      	str	r5, [r4, #24]
 8004fde:	2208      	movs	r2, #8
 8004fe0:	4629      	mov	r1, r5
 8004fe2:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004fe6:	f7ff fdd3 	bl	8004b90 <memset>
 8004fea:	6365      	str	r5, [r4, #52]	; 0x34
 8004fec:	63a5      	str	r5, [r4, #56]	; 0x38
 8004fee:	64a5      	str	r5, [r4, #72]	; 0x48
 8004ff0:	64e5      	str	r5, [r4, #76]	; 0x4c
 8004ff2:	e7e6      	b.n	8004fc2 <__sfp+0x42>
 8004ff4:	08005c24 	.word	0x08005c24

08004ff8 <_fwalk_reent>:
 8004ff8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004ffc:	4680      	mov	r8, r0
 8004ffe:	4689      	mov	r9, r1
 8005000:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005004:	2600      	movs	r6, #0
 8005006:	b914      	cbnz	r4, 800500e <_fwalk_reent+0x16>
 8005008:	4630      	mov	r0, r6
 800500a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800500e:	68a5      	ldr	r5, [r4, #8]
 8005010:	6867      	ldr	r7, [r4, #4]
 8005012:	3f01      	subs	r7, #1
 8005014:	d501      	bpl.n	800501a <_fwalk_reent+0x22>
 8005016:	6824      	ldr	r4, [r4, #0]
 8005018:	e7f5      	b.n	8005006 <_fwalk_reent+0xe>
 800501a:	89ab      	ldrh	r3, [r5, #12]
 800501c:	2b01      	cmp	r3, #1
 800501e:	d907      	bls.n	8005030 <_fwalk_reent+0x38>
 8005020:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005024:	3301      	adds	r3, #1
 8005026:	d003      	beq.n	8005030 <_fwalk_reent+0x38>
 8005028:	4629      	mov	r1, r5
 800502a:	4640      	mov	r0, r8
 800502c:	47c8      	blx	r9
 800502e:	4306      	orrs	r6, r0
 8005030:	3568      	adds	r5, #104	; 0x68
 8005032:	e7ee      	b.n	8005012 <_fwalk_reent+0x1a>

08005034 <__swhatbuf_r>:
 8005034:	b570      	push	{r4, r5, r6, lr}
 8005036:	460e      	mov	r6, r1
 8005038:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800503c:	2900      	cmp	r1, #0
 800503e:	b090      	sub	sp, #64	; 0x40
 8005040:	4614      	mov	r4, r2
 8005042:	461d      	mov	r5, r3
 8005044:	da07      	bge.n	8005056 <__swhatbuf_r+0x22>
 8005046:	2300      	movs	r3, #0
 8005048:	602b      	str	r3, [r5, #0]
 800504a:	89b3      	ldrh	r3, [r6, #12]
 800504c:	061a      	lsls	r2, r3, #24
 800504e:	d410      	bmi.n	8005072 <__swhatbuf_r+0x3e>
 8005050:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005054:	e00e      	b.n	8005074 <__swhatbuf_r+0x40>
 8005056:	aa01      	add	r2, sp, #4
 8005058:	f000 fd10 	bl	8005a7c <_fstat_r>
 800505c:	2800      	cmp	r0, #0
 800505e:	dbf2      	blt.n	8005046 <__swhatbuf_r+0x12>
 8005060:	9a02      	ldr	r2, [sp, #8]
 8005062:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005066:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800506a:	425a      	negs	r2, r3
 800506c:	415a      	adcs	r2, r3
 800506e:	602a      	str	r2, [r5, #0]
 8005070:	e7ee      	b.n	8005050 <__swhatbuf_r+0x1c>
 8005072:	2340      	movs	r3, #64	; 0x40
 8005074:	2000      	movs	r0, #0
 8005076:	6023      	str	r3, [r4, #0]
 8005078:	b010      	add	sp, #64	; 0x40
 800507a:	bd70      	pop	{r4, r5, r6, pc}

0800507c <__smakebuf_r>:
 800507c:	898b      	ldrh	r3, [r1, #12]
 800507e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005080:	079d      	lsls	r5, r3, #30
 8005082:	4606      	mov	r6, r0
 8005084:	460c      	mov	r4, r1
 8005086:	d507      	bpl.n	8005098 <__smakebuf_r+0x1c>
 8005088:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800508c:	6023      	str	r3, [r4, #0]
 800508e:	6123      	str	r3, [r4, #16]
 8005090:	2301      	movs	r3, #1
 8005092:	6163      	str	r3, [r4, #20]
 8005094:	b002      	add	sp, #8
 8005096:	bd70      	pop	{r4, r5, r6, pc}
 8005098:	ab01      	add	r3, sp, #4
 800509a:	466a      	mov	r2, sp
 800509c:	f7ff ffca 	bl	8005034 <__swhatbuf_r>
 80050a0:	9900      	ldr	r1, [sp, #0]
 80050a2:	4605      	mov	r5, r0
 80050a4:	4630      	mov	r0, r6
 80050a6:	f000 f87f 	bl	80051a8 <_malloc_r>
 80050aa:	b948      	cbnz	r0, 80050c0 <__smakebuf_r+0x44>
 80050ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80050b0:	059a      	lsls	r2, r3, #22
 80050b2:	d4ef      	bmi.n	8005094 <__smakebuf_r+0x18>
 80050b4:	f023 0303 	bic.w	r3, r3, #3
 80050b8:	f043 0302 	orr.w	r3, r3, #2
 80050bc:	81a3      	strh	r3, [r4, #12]
 80050be:	e7e3      	b.n	8005088 <__smakebuf_r+0xc>
 80050c0:	4b0d      	ldr	r3, [pc, #52]	; (80050f8 <__smakebuf_r+0x7c>)
 80050c2:	62b3      	str	r3, [r6, #40]	; 0x28
 80050c4:	89a3      	ldrh	r3, [r4, #12]
 80050c6:	6020      	str	r0, [r4, #0]
 80050c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80050cc:	81a3      	strh	r3, [r4, #12]
 80050ce:	9b00      	ldr	r3, [sp, #0]
 80050d0:	6163      	str	r3, [r4, #20]
 80050d2:	9b01      	ldr	r3, [sp, #4]
 80050d4:	6120      	str	r0, [r4, #16]
 80050d6:	b15b      	cbz	r3, 80050f0 <__smakebuf_r+0x74>
 80050d8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80050dc:	4630      	mov	r0, r6
 80050de:	f000 fcdf 	bl	8005aa0 <_isatty_r>
 80050e2:	b128      	cbz	r0, 80050f0 <__smakebuf_r+0x74>
 80050e4:	89a3      	ldrh	r3, [r4, #12]
 80050e6:	f023 0303 	bic.w	r3, r3, #3
 80050ea:	f043 0301 	orr.w	r3, r3, #1
 80050ee:	81a3      	strh	r3, [r4, #12]
 80050f0:	89a3      	ldrh	r3, [r4, #12]
 80050f2:	431d      	orrs	r5, r3
 80050f4:	81a5      	strh	r5, [r4, #12]
 80050f6:	e7cd      	b.n	8005094 <__smakebuf_r+0x18>
 80050f8:	08004ea1 	.word	0x08004ea1

080050fc <malloc>:
 80050fc:	4b02      	ldr	r3, [pc, #8]	; (8005108 <malloc+0xc>)
 80050fe:	4601      	mov	r1, r0
 8005100:	6818      	ldr	r0, [r3, #0]
 8005102:	f000 b851 	b.w	80051a8 <_malloc_r>
 8005106:	bf00      	nop
 8005108:	2000000c 	.word	0x2000000c

0800510c <_free_r>:
 800510c:	b538      	push	{r3, r4, r5, lr}
 800510e:	4605      	mov	r5, r0
 8005110:	2900      	cmp	r1, #0
 8005112:	d045      	beq.n	80051a0 <_free_r+0x94>
 8005114:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005118:	1f0c      	subs	r4, r1, #4
 800511a:	2b00      	cmp	r3, #0
 800511c:	bfb8      	it	lt
 800511e:	18e4      	addlt	r4, r4, r3
 8005120:	f000 fceb 	bl	8005afa <__malloc_lock>
 8005124:	4a1f      	ldr	r2, [pc, #124]	; (80051a4 <_free_r+0x98>)
 8005126:	6813      	ldr	r3, [r2, #0]
 8005128:	4610      	mov	r0, r2
 800512a:	b933      	cbnz	r3, 800513a <_free_r+0x2e>
 800512c:	6063      	str	r3, [r4, #4]
 800512e:	6014      	str	r4, [r2, #0]
 8005130:	4628      	mov	r0, r5
 8005132:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005136:	f000 bce1 	b.w	8005afc <__malloc_unlock>
 800513a:	42a3      	cmp	r3, r4
 800513c:	d90c      	bls.n	8005158 <_free_r+0x4c>
 800513e:	6821      	ldr	r1, [r4, #0]
 8005140:	1862      	adds	r2, r4, r1
 8005142:	4293      	cmp	r3, r2
 8005144:	bf04      	itt	eq
 8005146:	681a      	ldreq	r2, [r3, #0]
 8005148:	685b      	ldreq	r3, [r3, #4]
 800514a:	6063      	str	r3, [r4, #4]
 800514c:	bf04      	itt	eq
 800514e:	1852      	addeq	r2, r2, r1
 8005150:	6022      	streq	r2, [r4, #0]
 8005152:	6004      	str	r4, [r0, #0]
 8005154:	e7ec      	b.n	8005130 <_free_r+0x24>
 8005156:	4613      	mov	r3, r2
 8005158:	685a      	ldr	r2, [r3, #4]
 800515a:	b10a      	cbz	r2, 8005160 <_free_r+0x54>
 800515c:	42a2      	cmp	r2, r4
 800515e:	d9fa      	bls.n	8005156 <_free_r+0x4a>
 8005160:	6819      	ldr	r1, [r3, #0]
 8005162:	1858      	adds	r0, r3, r1
 8005164:	42a0      	cmp	r0, r4
 8005166:	d10b      	bne.n	8005180 <_free_r+0x74>
 8005168:	6820      	ldr	r0, [r4, #0]
 800516a:	4401      	add	r1, r0
 800516c:	1858      	adds	r0, r3, r1
 800516e:	4282      	cmp	r2, r0
 8005170:	6019      	str	r1, [r3, #0]
 8005172:	d1dd      	bne.n	8005130 <_free_r+0x24>
 8005174:	6810      	ldr	r0, [r2, #0]
 8005176:	6852      	ldr	r2, [r2, #4]
 8005178:	605a      	str	r2, [r3, #4]
 800517a:	4401      	add	r1, r0
 800517c:	6019      	str	r1, [r3, #0]
 800517e:	e7d7      	b.n	8005130 <_free_r+0x24>
 8005180:	d902      	bls.n	8005188 <_free_r+0x7c>
 8005182:	230c      	movs	r3, #12
 8005184:	602b      	str	r3, [r5, #0]
 8005186:	e7d3      	b.n	8005130 <_free_r+0x24>
 8005188:	6820      	ldr	r0, [r4, #0]
 800518a:	1821      	adds	r1, r4, r0
 800518c:	428a      	cmp	r2, r1
 800518e:	bf04      	itt	eq
 8005190:	6811      	ldreq	r1, [r2, #0]
 8005192:	6852      	ldreq	r2, [r2, #4]
 8005194:	6062      	str	r2, [r4, #4]
 8005196:	bf04      	itt	eq
 8005198:	1809      	addeq	r1, r1, r0
 800519a:	6021      	streq	r1, [r4, #0]
 800519c:	605c      	str	r4, [r3, #4]
 800519e:	e7c7      	b.n	8005130 <_free_r+0x24>
 80051a0:	bd38      	pop	{r3, r4, r5, pc}
 80051a2:	bf00      	nop
 80051a4:	20000094 	.word	0x20000094

080051a8 <_malloc_r>:
 80051a8:	b570      	push	{r4, r5, r6, lr}
 80051aa:	1ccd      	adds	r5, r1, #3
 80051ac:	f025 0503 	bic.w	r5, r5, #3
 80051b0:	3508      	adds	r5, #8
 80051b2:	2d0c      	cmp	r5, #12
 80051b4:	bf38      	it	cc
 80051b6:	250c      	movcc	r5, #12
 80051b8:	2d00      	cmp	r5, #0
 80051ba:	4606      	mov	r6, r0
 80051bc:	db01      	blt.n	80051c2 <_malloc_r+0x1a>
 80051be:	42a9      	cmp	r1, r5
 80051c0:	d903      	bls.n	80051ca <_malloc_r+0x22>
 80051c2:	230c      	movs	r3, #12
 80051c4:	6033      	str	r3, [r6, #0]
 80051c6:	2000      	movs	r0, #0
 80051c8:	bd70      	pop	{r4, r5, r6, pc}
 80051ca:	f000 fc96 	bl	8005afa <__malloc_lock>
 80051ce:	4a23      	ldr	r2, [pc, #140]	; (800525c <_malloc_r+0xb4>)
 80051d0:	6814      	ldr	r4, [r2, #0]
 80051d2:	4621      	mov	r1, r4
 80051d4:	b991      	cbnz	r1, 80051fc <_malloc_r+0x54>
 80051d6:	4c22      	ldr	r4, [pc, #136]	; (8005260 <_malloc_r+0xb8>)
 80051d8:	6823      	ldr	r3, [r4, #0]
 80051da:	b91b      	cbnz	r3, 80051e4 <_malloc_r+0x3c>
 80051dc:	4630      	mov	r0, r6
 80051de:	f000 fb17 	bl	8005810 <_sbrk_r>
 80051e2:	6020      	str	r0, [r4, #0]
 80051e4:	4629      	mov	r1, r5
 80051e6:	4630      	mov	r0, r6
 80051e8:	f000 fb12 	bl	8005810 <_sbrk_r>
 80051ec:	1c43      	adds	r3, r0, #1
 80051ee:	d126      	bne.n	800523e <_malloc_r+0x96>
 80051f0:	230c      	movs	r3, #12
 80051f2:	6033      	str	r3, [r6, #0]
 80051f4:	4630      	mov	r0, r6
 80051f6:	f000 fc81 	bl	8005afc <__malloc_unlock>
 80051fa:	e7e4      	b.n	80051c6 <_malloc_r+0x1e>
 80051fc:	680b      	ldr	r3, [r1, #0]
 80051fe:	1b5b      	subs	r3, r3, r5
 8005200:	d41a      	bmi.n	8005238 <_malloc_r+0x90>
 8005202:	2b0b      	cmp	r3, #11
 8005204:	d90f      	bls.n	8005226 <_malloc_r+0x7e>
 8005206:	600b      	str	r3, [r1, #0]
 8005208:	50cd      	str	r5, [r1, r3]
 800520a:	18cc      	adds	r4, r1, r3
 800520c:	4630      	mov	r0, r6
 800520e:	f000 fc75 	bl	8005afc <__malloc_unlock>
 8005212:	f104 000b 	add.w	r0, r4, #11
 8005216:	1d23      	adds	r3, r4, #4
 8005218:	f020 0007 	bic.w	r0, r0, #7
 800521c:	1ac3      	subs	r3, r0, r3
 800521e:	d01b      	beq.n	8005258 <_malloc_r+0xb0>
 8005220:	425a      	negs	r2, r3
 8005222:	50e2      	str	r2, [r4, r3]
 8005224:	bd70      	pop	{r4, r5, r6, pc}
 8005226:	428c      	cmp	r4, r1
 8005228:	bf0d      	iteet	eq
 800522a:	6863      	ldreq	r3, [r4, #4]
 800522c:	684b      	ldrne	r3, [r1, #4]
 800522e:	6063      	strne	r3, [r4, #4]
 8005230:	6013      	streq	r3, [r2, #0]
 8005232:	bf18      	it	ne
 8005234:	460c      	movne	r4, r1
 8005236:	e7e9      	b.n	800520c <_malloc_r+0x64>
 8005238:	460c      	mov	r4, r1
 800523a:	6849      	ldr	r1, [r1, #4]
 800523c:	e7ca      	b.n	80051d4 <_malloc_r+0x2c>
 800523e:	1cc4      	adds	r4, r0, #3
 8005240:	f024 0403 	bic.w	r4, r4, #3
 8005244:	42a0      	cmp	r0, r4
 8005246:	d005      	beq.n	8005254 <_malloc_r+0xac>
 8005248:	1a21      	subs	r1, r4, r0
 800524a:	4630      	mov	r0, r6
 800524c:	f000 fae0 	bl	8005810 <_sbrk_r>
 8005250:	3001      	adds	r0, #1
 8005252:	d0cd      	beq.n	80051f0 <_malloc_r+0x48>
 8005254:	6025      	str	r5, [r4, #0]
 8005256:	e7d9      	b.n	800520c <_malloc_r+0x64>
 8005258:	bd70      	pop	{r4, r5, r6, pc}
 800525a:	bf00      	nop
 800525c:	20000094 	.word	0x20000094
 8005260:	20000098 	.word	0x20000098

08005264 <__sfputc_r>:
 8005264:	6893      	ldr	r3, [r2, #8]
 8005266:	3b01      	subs	r3, #1
 8005268:	2b00      	cmp	r3, #0
 800526a:	b410      	push	{r4}
 800526c:	6093      	str	r3, [r2, #8]
 800526e:	da09      	bge.n	8005284 <__sfputc_r+0x20>
 8005270:	6994      	ldr	r4, [r2, #24]
 8005272:	42a3      	cmp	r3, r4
 8005274:	db02      	blt.n	800527c <__sfputc_r+0x18>
 8005276:	b2cb      	uxtb	r3, r1
 8005278:	2b0a      	cmp	r3, #10
 800527a:	d103      	bne.n	8005284 <__sfputc_r+0x20>
 800527c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005280:	f000 bb1a 	b.w	80058b8 <__swbuf_r>
 8005284:	6813      	ldr	r3, [r2, #0]
 8005286:	1c58      	adds	r0, r3, #1
 8005288:	6010      	str	r0, [r2, #0]
 800528a:	7019      	strb	r1, [r3, #0]
 800528c:	b2c8      	uxtb	r0, r1
 800528e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005292:	4770      	bx	lr

08005294 <__sfputs_r>:
 8005294:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005296:	4606      	mov	r6, r0
 8005298:	460f      	mov	r7, r1
 800529a:	4614      	mov	r4, r2
 800529c:	18d5      	adds	r5, r2, r3
 800529e:	42ac      	cmp	r4, r5
 80052a0:	d101      	bne.n	80052a6 <__sfputs_r+0x12>
 80052a2:	2000      	movs	r0, #0
 80052a4:	e007      	b.n	80052b6 <__sfputs_r+0x22>
 80052a6:	463a      	mov	r2, r7
 80052a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80052ac:	4630      	mov	r0, r6
 80052ae:	f7ff ffd9 	bl	8005264 <__sfputc_r>
 80052b2:	1c43      	adds	r3, r0, #1
 80052b4:	d1f3      	bne.n	800529e <__sfputs_r+0xa>
 80052b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080052b8 <_vfiprintf_r>:
 80052b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052bc:	b09d      	sub	sp, #116	; 0x74
 80052be:	460c      	mov	r4, r1
 80052c0:	4617      	mov	r7, r2
 80052c2:	9303      	str	r3, [sp, #12]
 80052c4:	4606      	mov	r6, r0
 80052c6:	b118      	cbz	r0, 80052d0 <_vfiprintf_r+0x18>
 80052c8:	6983      	ldr	r3, [r0, #24]
 80052ca:	b90b      	cbnz	r3, 80052d0 <_vfiprintf_r+0x18>
 80052cc:	f7ff fe28 	bl	8004f20 <__sinit>
 80052d0:	4b7c      	ldr	r3, [pc, #496]	; (80054c4 <_vfiprintf_r+0x20c>)
 80052d2:	429c      	cmp	r4, r3
 80052d4:	d157      	bne.n	8005386 <_vfiprintf_r+0xce>
 80052d6:	6874      	ldr	r4, [r6, #4]
 80052d8:	89a3      	ldrh	r3, [r4, #12]
 80052da:	0718      	lsls	r0, r3, #28
 80052dc:	d55d      	bpl.n	800539a <_vfiprintf_r+0xe2>
 80052de:	6923      	ldr	r3, [r4, #16]
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d05a      	beq.n	800539a <_vfiprintf_r+0xe2>
 80052e4:	2300      	movs	r3, #0
 80052e6:	9309      	str	r3, [sp, #36]	; 0x24
 80052e8:	2320      	movs	r3, #32
 80052ea:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80052ee:	2330      	movs	r3, #48	; 0x30
 80052f0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80052f4:	f04f 0b01 	mov.w	fp, #1
 80052f8:	46b8      	mov	r8, r7
 80052fa:	4645      	mov	r5, r8
 80052fc:	f815 3b01 	ldrb.w	r3, [r5], #1
 8005300:	2b00      	cmp	r3, #0
 8005302:	d155      	bne.n	80053b0 <_vfiprintf_r+0xf8>
 8005304:	ebb8 0a07 	subs.w	sl, r8, r7
 8005308:	d00b      	beq.n	8005322 <_vfiprintf_r+0x6a>
 800530a:	4653      	mov	r3, sl
 800530c:	463a      	mov	r2, r7
 800530e:	4621      	mov	r1, r4
 8005310:	4630      	mov	r0, r6
 8005312:	f7ff ffbf 	bl	8005294 <__sfputs_r>
 8005316:	3001      	adds	r0, #1
 8005318:	f000 80c4 	beq.w	80054a4 <_vfiprintf_r+0x1ec>
 800531c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800531e:	4453      	add	r3, sl
 8005320:	9309      	str	r3, [sp, #36]	; 0x24
 8005322:	f898 3000 	ldrb.w	r3, [r8]
 8005326:	2b00      	cmp	r3, #0
 8005328:	f000 80bc 	beq.w	80054a4 <_vfiprintf_r+0x1ec>
 800532c:	2300      	movs	r3, #0
 800532e:	f04f 32ff 	mov.w	r2, #4294967295
 8005332:	9304      	str	r3, [sp, #16]
 8005334:	9307      	str	r3, [sp, #28]
 8005336:	9205      	str	r2, [sp, #20]
 8005338:	9306      	str	r3, [sp, #24]
 800533a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800533e:	931a      	str	r3, [sp, #104]	; 0x68
 8005340:	2205      	movs	r2, #5
 8005342:	7829      	ldrb	r1, [r5, #0]
 8005344:	4860      	ldr	r0, [pc, #384]	; (80054c8 <_vfiprintf_r+0x210>)
 8005346:	f7fa ff43 	bl	80001d0 <memchr>
 800534a:	f105 0801 	add.w	r8, r5, #1
 800534e:	9b04      	ldr	r3, [sp, #16]
 8005350:	2800      	cmp	r0, #0
 8005352:	d131      	bne.n	80053b8 <_vfiprintf_r+0x100>
 8005354:	06d9      	lsls	r1, r3, #27
 8005356:	bf44      	itt	mi
 8005358:	2220      	movmi	r2, #32
 800535a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800535e:	071a      	lsls	r2, r3, #28
 8005360:	bf44      	itt	mi
 8005362:	222b      	movmi	r2, #43	; 0x2b
 8005364:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005368:	782a      	ldrb	r2, [r5, #0]
 800536a:	2a2a      	cmp	r2, #42	; 0x2a
 800536c:	d02c      	beq.n	80053c8 <_vfiprintf_r+0x110>
 800536e:	9a07      	ldr	r2, [sp, #28]
 8005370:	2100      	movs	r1, #0
 8005372:	200a      	movs	r0, #10
 8005374:	46a8      	mov	r8, r5
 8005376:	3501      	adds	r5, #1
 8005378:	f898 3000 	ldrb.w	r3, [r8]
 800537c:	3b30      	subs	r3, #48	; 0x30
 800537e:	2b09      	cmp	r3, #9
 8005380:	d96d      	bls.n	800545e <_vfiprintf_r+0x1a6>
 8005382:	b371      	cbz	r1, 80053e2 <_vfiprintf_r+0x12a>
 8005384:	e026      	b.n	80053d4 <_vfiprintf_r+0x11c>
 8005386:	4b51      	ldr	r3, [pc, #324]	; (80054cc <_vfiprintf_r+0x214>)
 8005388:	429c      	cmp	r4, r3
 800538a:	d101      	bne.n	8005390 <_vfiprintf_r+0xd8>
 800538c:	68b4      	ldr	r4, [r6, #8]
 800538e:	e7a3      	b.n	80052d8 <_vfiprintf_r+0x20>
 8005390:	4b4f      	ldr	r3, [pc, #316]	; (80054d0 <_vfiprintf_r+0x218>)
 8005392:	429c      	cmp	r4, r3
 8005394:	bf08      	it	eq
 8005396:	68f4      	ldreq	r4, [r6, #12]
 8005398:	e79e      	b.n	80052d8 <_vfiprintf_r+0x20>
 800539a:	4621      	mov	r1, r4
 800539c:	4630      	mov	r0, r6
 800539e:	f000 faef 	bl	8005980 <__swsetup_r>
 80053a2:	2800      	cmp	r0, #0
 80053a4:	d09e      	beq.n	80052e4 <_vfiprintf_r+0x2c>
 80053a6:	f04f 30ff 	mov.w	r0, #4294967295
 80053aa:	b01d      	add	sp, #116	; 0x74
 80053ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053b0:	2b25      	cmp	r3, #37	; 0x25
 80053b2:	d0a7      	beq.n	8005304 <_vfiprintf_r+0x4c>
 80053b4:	46a8      	mov	r8, r5
 80053b6:	e7a0      	b.n	80052fa <_vfiprintf_r+0x42>
 80053b8:	4a43      	ldr	r2, [pc, #268]	; (80054c8 <_vfiprintf_r+0x210>)
 80053ba:	1a80      	subs	r0, r0, r2
 80053bc:	fa0b f000 	lsl.w	r0, fp, r0
 80053c0:	4318      	orrs	r0, r3
 80053c2:	9004      	str	r0, [sp, #16]
 80053c4:	4645      	mov	r5, r8
 80053c6:	e7bb      	b.n	8005340 <_vfiprintf_r+0x88>
 80053c8:	9a03      	ldr	r2, [sp, #12]
 80053ca:	1d11      	adds	r1, r2, #4
 80053cc:	6812      	ldr	r2, [r2, #0]
 80053ce:	9103      	str	r1, [sp, #12]
 80053d0:	2a00      	cmp	r2, #0
 80053d2:	db01      	blt.n	80053d8 <_vfiprintf_r+0x120>
 80053d4:	9207      	str	r2, [sp, #28]
 80053d6:	e004      	b.n	80053e2 <_vfiprintf_r+0x12a>
 80053d8:	4252      	negs	r2, r2
 80053da:	f043 0302 	orr.w	r3, r3, #2
 80053de:	9207      	str	r2, [sp, #28]
 80053e0:	9304      	str	r3, [sp, #16]
 80053e2:	f898 3000 	ldrb.w	r3, [r8]
 80053e6:	2b2e      	cmp	r3, #46	; 0x2e
 80053e8:	d110      	bne.n	800540c <_vfiprintf_r+0x154>
 80053ea:	f898 3001 	ldrb.w	r3, [r8, #1]
 80053ee:	2b2a      	cmp	r3, #42	; 0x2a
 80053f0:	f108 0101 	add.w	r1, r8, #1
 80053f4:	d137      	bne.n	8005466 <_vfiprintf_r+0x1ae>
 80053f6:	9b03      	ldr	r3, [sp, #12]
 80053f8:	1d1a      	adds	r2, r3, #4
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	9203      	str	r2, [sp, #12]
 80053fe:	2b00      	cmp	r3, #0
 8005400:	bfb8      	it	lt
 8005402:	f04f 33ff 	movlt.w	r3, #4294967295
 8005406:	f108 0802 	add.w	r8, r8, #2
 800540a:	9305      	str	r3, [sp, #20]
 800540c:	4d31      	ldr	r5, [pc, #196]	; (80054d4 <_vfiprintf_r+0x21c>)
 800540e:	f898 1000 	ldrb.w	r1, [r8]
 8005412:	2203      	movs	r2, #3
 8005414:	4628      	mov	r0, r5
 8005416:	f7fa fedb 	bl	80001d0 <memchr>
 800541a:	b140      	cbz	r0, 800542e <_vfiprintf_r+0x176>
 800541c:	2340      	movs	r3, #64	; 0x40
 800541e:	1b40      	subs	r0, r0, r5
 8005420:	fa03 f000 	lsl.w	r0, r3, r0
 8005424:	9b04      	ldr	r3, [sp, #16]
 8005426:	4303      	orrs	r3, r0
 8005428:	9304      	str	r3, [sp, #16]
 800542a:	f108 0801 	add.w	r8, r8, #1
 800542e:	f898 1000 	ldrb.w	r1, [r8]
 8005432:	4829      	ldr	r0, [pc, #164]	; (80054d8 <_vfiprintf_r+0x220>)
 8005434:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005438:	2206      	movs	r2, #6
 800543a:	f108 0701 	add.w	r7, r8, #1
 800543e:	f7fa fec7 	bl	80001d0 <memchr>
 8005442:	2800      	cmp	r0, #0
 8005444:	d034      	beq.n	80054b0 <_vfiprintf_r+0x1f8>
 8005446:	4b25      	ldr	r3, [pc, #148]	; (80054dc <_vfiprintf_r+0x224>)
 8005448:	bb03      	cbnz	r3, 800548c <_vfiprintf_r+0x1d4>
 800544a:	9b03      	ldr	r3, [sp, #12]
 800544c:	3307      	adds	r3, #7
 800544e:	f023 0307 	bic.w	r3, r3, #7
 8005452:	3308      	adds	r3, #8
 8005454:	9303      	str	r3, [sp, #12]
 8005456:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005458:	444b      	add	r3, r9
 800545a:	9309      	str	r3, [sp, #36]	; 0x24
 800545c:	e74c      	b.n	80052f8 <_vfiprintf_r+0x40>
 800545e:	fb00 3202 	mla	r2, r0, r2, r3
 8005462:	2101      	movs	r1, #1
 8005464:	e786      	b.n	8005374 <_vfiprintf_r+0xbc>
 8005466:	2300      	movs	r3, #0
 8005468:	9305      	str	r3, [sp, #20]
 800546a:	4618      	mov	r0, r3
 800546c:	250a      	movs	r5, #10
 800546e:	4688      	mov	r8, r1
 8005470:	3101      	adds	r1, #1
 8005472:	f898 2000 	ldrb.w	r2, [r8]
 8005476:	3a30      	subs	r2, #48	; 0x30
 8005478:	2a09      	cmp	r2, #9
 800547a:	d903      	bls.n	8005484 <_vfiprintf_r+0x1cc>
 800547c:	2b00      	cmp	r3, #0
 800547e:	d0c5      	beq.n	800540c <_vfiprintf_r+0x154>
 8005480:	9005      	str	r0, [sp, #20]
 8005482:	e7c3      	b.n	800540c <_vfiprintf_r+0x154>
 8005484:	fb05 2000 	mla	r0, r5, r0, r2
 8005488:	2301      	movs	r3, #1
 800548a:	e7f0      	b.n	800546e <_vfiprintf_r+0x1b6>
 800548c:	ab03      	add	r3, sp, #12
 800548e:	9300      	str	r3, [sp, #0]
 8005490:	4622      	mov	r2, r4
 8005492:	4b13      	ldr	r3, [pc, #76]	; (80054e0 <_vfiprintf_r+0x228>)
 8005494:	a904      	add	r1, sp, #16
 8005496:	4630      	mov	r0, r6
 8005498:	f3af 8000 	nop.w
 800549c:	f1b0 3fff 	cmp.w	r0, #4294967295
 80054a0:	4681      	mov	r9, r0
 80054a2:	d1d8      	bne.n	8005456 <_vfiprintf_r+0x19e>
 80054a4:	89a3      	ldrh	r3, [r4, #12]
 80054a6:	065b      	lsls	r3, r3, #25
 80054a8:	f53f af7d 	bmi.w	80053a6 <_vfiprintf_r+0xee>
 80054ac:	9809      	ldr	r0, [sp, #36]	; 0x24
 80054ae:	e77c      	b.n	80053aa <_vfiprintf_r+0xf2>
 80054b0:	ab03      	add	r3, sp, #12
 80054b2:	9300      	str	r3, [sp, #0]
 80054b4:	4622      	mov	r2, r4
 80054b6:	4b0a      	ldr	r3, [pc, #40]	; (80054e0 <_vfiprintf_r+0x228>)
 80054b8:	a904      	add	r1, sp, #16
 80054ba:	4630      	mov	r0, r6
 80054bc:	f000 f888 	bl	80055d0 <_printf_i>
 80054c0:	e7ec      	b.n	800549c <_vfiprintf_r+0x1e4>
 80054c2:	bf00      	nop
 80054c4:	08005c48 	.word	0x08005c48
 80054c8:	08005c88 	.word	0x08005c88
 80054cc:	08005c68 	.word	0x08005c68
 80054d0:	08005c28 	.word	0x08005c28
 80054d4:	08005c8e 	.word	0x08005c8e
 80054d8:	08005c92 	.word	0x08005c92
 80054dc:	00000000 	.word	0x00000000
 80054e0:	08005295 	.word	0x08005295

080054e4 <_printf_common>:
 80054e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80054e8:	4691      	mov	r9, r2
 80054ea:	461f      	mov	r7, r3
 80054ec:	688a      	ldr	r2, [r1, #8]
 80054ee:	690b      	ldr	r3, [r1, #16]
 80054f0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80054f4:	4293      	cmp	r3, r2
 80054f6:	bfb8      	it	lt
 80054f8:	4613      	movlt	r3, r2
 80054fa:	f8c9 3000 	str.w	r3, [r9]
 80054fe:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005502:	4606      	mov	r6, r0
 8005504:	460c      	mov	r4, r1
 8005506:	b112      	cbz	r2, 800550e <_printf_common+0x2a>
 8005508:	3301      	adds	r3, #1
 800550a:	f8c9 3000 	str.w	r3, [r9]
 800550e:	6823      	ldr	r3, [r4, #0]
 8005510:	0699      	lsls	r1, r3, #26
 8005512:	bf42      	ittt	mi
 8005514:	f8d9 3000 	ldrmi.w	r3, [r9]
 8005518:	3302      	addmi	r3, #2
 800551a:	f8c9 3000 	strmi.w	r3, [r9]
 800551e:	6825      	ldr	r5, [r4, #0]
 8005520:	f015 0506 	ands.w	r5, r5, #6
 8005524:	d107      	bne.n	8005536 <_printf_common+0x52>
 8005526:	f104 0a19 	add.w	sl, r4, #25
 800552a:	68e3      	ldr	r3, [r4, #12]
 800552c:	f8d9 2000 	ldr.w	r2, [r9]
 8005530:	1a9b      	subs	r3, r3, r2
 8005532:	429d      	cmp	r5, r3
 8005534:	db29      	blt.n	800558a <_printf_common+0xa6>
 8005536:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800553a:	6822      	ldr	r2, [r4, #0]
 800553c:	3300      	adds	r3, #0
 800553e:	bf18      	it	ne
 8005540:	2301      	movne	r3, #1
 8005542:	0692      	lsls	r2, r2, #26
 8005544:	d42e      	bmi.n	80055a4 <_printf_common+0xc0>
 8005546:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800554a:	4639      	mov	r1, r7
 800554c:	4630      	mov	r0, r6
 800554e:	47c0      	blx	r8
 8005550:	3001      	adds	r0, #1
 8005552:	d021      	beq.n	8005598 <_printf_common+0xb4>
 8005554:	6823      	ldr	r3, [r4, #0]
 8005556:	68e5      	ldr	r5, [r4, #12]
 8005558:	f8d9 2000 	ldr.w	r2, [r9]
 800555c:	f003 0306 	and.w	r3, r3, #6
 8005560:	2b04      	cmp	r3, #4
 8005562:	bf08      	it	eq
 8005564:	1aad      	subeq	r5, r5, r2
 8005566:	68a3      	ldr	r3, [r4, #8]
 8005568:	6922      	ldr	r2, [r4, #16]
 800556a:	bf0c      	ite	eq
 800556c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005570:	2500      	movne	r5, #0
 8005572:	4293      	cmp	r3, r2
 8005574:	bfc4      	itt	gt
 8005576:	1a9b      	subgt	r3, r3, r2
 8005578:	18ed      	addgt	r5, r5, r3
 800557a:	f04f 0900 	mov.w	r9, #0
 800557e:	341a      	adds	r4, #26
 8005580:	454d      	cmp	r5, r9
 8005582:	d11b      	bne.n	80055bc <_printf_common+0xd8>
 8005584:	2000      	movs	r0, #0
 8005586:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800558a:	2301      	movs	r3, #1
 800558c:	4652      	mov	r2, sl
 800558e:	4639      	mov	r1, r7
 8005590:	4630      	mov	r0, r6
 8005592:	47c0      	blx	r8
 8005594:	3001      	adds	r0, #1
 8005596:	d103      	bne.n	80055a0 <_printf_common+0xbc>
 8005598:	f04f 30ff 	mov.w	r0, #4294967295
 800559c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80055a0:	3501      	adds	r5, #1
 80055a2:	e7c2      	b.n	800552a <_printf_common+0x46>
 80055a4:	18e1      	adds	r1, r4, r3
 80055a6:	1c5a      	adds	r2, r3, #1
 80055a8:	2030      	movs	r0, #48	; 0x30
 80055aa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80055ae:	4422      	add	r2, r4
 80055b0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80055b4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80055b8:	3302      	adds	r3, #2
 80055ba:	e7c4      	b.n	8005546 <_printf_common+0x62>
 80055bc:	2301      	movs	r3, #1
 80055be:	4622      	mov	r2, r4
 80055c0:	4639      	mov	r1, r7
 80055c2:	4630      	mov	r0, r6
 80055c4:	47c0      	blx	r8
 80055c6:	3001      	adds	r0, #1
 80055c8:	d0e6      	beq.n	8005598 <_printf_common+0xb4>
 80055ca:	f109 0901 	add.w	r9, r9, #1
 80055ce:	e7d7      	b.n	8005580 <_printf_common+0x9c>

080055d0 <_printf_i>:
 80055d0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80055d4:	4617      	mov	r7, r2
 80055d6:	7e0a      	ldrb	r2, [r1, #24]
 80055d8:	b085      	sub	sp, #20
 80055da:	2a6e      	cmp	r2, #110	; 0x6e
 80055dc:	4698      	mov	r8, r3
 80055de:	4606      	mov	r6, r0
 80055e0:	460c      	mov	r4, r1
 80055e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80055e4:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 80055e8:	f000 80bc 	beq.w	8005764 <_printf_i+0x194>
 80055ec:	d81a      	bhi.n	8005624 <_printf_i+0x54>
 80055ee:	2a63      	cmp	r2, #99	; 0x63
 80055f0:	d02e      	beq.n	8005650 <_printf_i+0x80>
 80055f2:	d80a      	bhi.n	800560a <_printf_i+0x3a>
 80055f4:	2a00      	cmp	r2, #0
 80055f6:	f000 80c8 	beq.w	800578a <_printf_i+0x1ba>
 80055fa:	2a58      	cmp	r2, #88	; 0x58
 80055fc:	f000 808a 	beq.w	8005714 <_printf_i+0x144>
 8005600:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005604:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8005608:	e02a      	b.n	8005660 <_printf_i+0x90>
 800560a:	2a64      	cmp	r2, #100	; 0x64
 800560c:	d001      	beq.n	8005612 <_printf_i+0x42>
 800560e:	2a69      	cmp	r2, #105	; 0x69
 8005610:	d1f6      	bne.n	8005600 <_printf_i+0x30>
 8005612:	6821      	ldr	r1, [r4, #0]
 8005614:	681a      	ldr	r2, [r3, #0]
 8005616:	f011 0f80 	tst.w	r1, #128	; 0x80
 800561a:	d023      	beq.n	8005664 <_printf_i+0x94>
 800561c:	1d11      	adds	r1, r2, #4
 800561e:	6019      	str	r1, [r3, #0]
 8005620:	6813      	ldr	r3, [r2, #0]
 8005622:	e027      	b.n	8005674 <_printf_i+0xa4>
 8005624:	2a73      	cmp	r2, #115	; 0x73
 8005626:	f000 80b4 	beq.w	8005792 <_printf_i+0x1c2>
 800562a:	d808      	bhi.n	800563e <_printf_i+0x6e>
 800562c:	2a6f      	cmp	r2, #111	; 0x6f
 800562e:	d02a      	beq.n	8005686 <_printf_i+0xb6>
 8005630:	2a70      	cmp	r2, #112	; 0x70
 8005632:	d1e5      	bne.n	8005600 <_printf_i+0x30>
 8005634:	680a      	ldr	r2, [r1, #0]
 8005636:	f042 0220 	orr.w	r2, r2, #32
 800563a:	600a      	str	r2, [r1, #0]
 800563c:	e003      	b.n	8005646 <_printf_i+0x76>
 800563e:	2a75      	cmp	r2, #117	; 0x75
 8005640:	d021      	beq.n	8005686 <_printf_i+0xb6>
 8005642:	2a78      	cmp	r2, #120	; 0x78
 8005644:	d1dc      	bne.n	8005600 <_printf_i+0x30>
 8005646:	2278      	movs	r2, #120	; 0x78
 8005648:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 800564c:	496e      	ldr	r1, [pc, #440]	; (8005808 <_printf_i+0x238>)
 800564e:	e064      	b.n	800571a <_printf_i+0x14a>
 8005650:	681a      	ldr	r2, [r3, #0]
 8005652:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8005656:	1d11      	adds	r1, r2, #4
 8005658:	6019      	str	r1, [r3, #0]
 800565a:	6813      	ldr	r3, [r2, #0]
 800565c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005660:	2301      	movs	r3, #1
 8005662:	e0a3      	b.n	80057ac <_printf_i+0x1dc>
 8005664:	f011 0f40 	tst.w	r1, #64	; 0x40
 8005668:	f102 0104 	add.w	r1, r2, #4
 800566c:	6019      	str	r1, [r3, #0]
 800566e:	d0d7      	beq.n	8005620 <_printf_i+0x50>
 8005670:	f9b2 3000 	ldrsh.w	r3, [r2]
 8005674:	2b00      	cmp	r3, #0
 8005676:	da03      	bge.n	8005680 <_printf_i+0xb0>
 8005678:	222d      	movs	r2, #45	; 0x2d
 800567a:	425b      	negs	r3, r3
 800567c:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8005680:	4962      	ldr	r1, [pc, #392]	; (800580c <_printf_i+0x23c>)
 8005682:	220a      	movs	r2, #10
 8005684:	e017      	b.n	80056b6 <_printf_i+0xe6>
 8005686:	6820      	ldr	r0, [r4, #0]
 8005688:	6819      	ldr	r1, [r3, #0]
 800568a:	f010 0f80 	tst.w	r0, #128	; 0x80
 800568e:	d003      	beq.n	8005698 <_printf_i+0xc8>
 8005690:	1d08      	adds	r0, r1, #4
 8005692:	6018      	str	r0, [r3, #0]
 8005694:	680b      	ldr	r3, [r1, #0]
 8005696:	e006      	b.n	80056a6 <_printf_i+0xd6>
 8005698:	f010 0f40 	tst.w	r0, #64	; 0x40
 800569c:	f101 0004 	add.w	r0, r1, #4
 80056a0:	6018      	str	r0, [r3, #0]
 80056a2:	d0f7      	beq.n	8005694 <_printf_i+0xc4>
 80056a4:	880b      	ldrh	r3, [r1, #0]
 80056a6:	4959      	ldr	r1, [pc, #356]	; (800580c <_printf_i+0x23c>)
 80056a8:	2a6f      	cmp	r2, #111	; 0x6f
 80056aa:	bf14      	ite	ne
 80056ac:	220a      	movne	r2, #10
 80056ae:	2208      	moveq	r2, #8
 80056b0:	2000      	movs	r0, #0
 80056b2:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 80056b6:	6865      	ldr	r5, [r4, #4]
 80056b8:	60a5      	str	r5, [r4, #8]
 80056ba:	2d00      	cmp	r5, #0
 80056bc:	f2c0 809c 	blt.w	80057f8 <_printf_i+0x228>
 80056c0:	6820      	ldr	r0, [r4, #0]
 80056c2:	f020 0004 	bic.w	r0, r0, #4
 80056c6:	6020      	str	r0, [r4, #0]
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d13f      	bne.n	800574c <_printf_i+0x17c>
 80056cc:	2d00      	cmp	r5, #0
 80056ce:	f040 8095 	bne.w	80057fc <_printf_i+0x22c>
 80056d2:	4675      	mov	r5, lr
 80056d4:	2a08      	cmp	r2, #8
 80056d6:	d10b      	bne.n	80056f0 <_printf_i+0x120>
 80056d8:	6823      	ldr	r3, [r4, #0]
 80056da:	07da      	lsls	r2, r3, #31
 80056dc:	d508      	bpl.n	80056f0 <_printf_i+0x120>
 80056de:	6923      	ldr	r3, [r4, #16]
 80056e0:	6862      	ldr	r2, [r4, #4]
 80056e2:	429a      	cmp	r2, r3
 80056e4:	bfde      	ittt	le
 80056e6:	2330      	movle	r3, #48	; 0x30
 80056e8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80056ec:	f105 35ff 	addle.w	r5, r5, #4294967295
 80056f0:	ebae 0305 	sub.w	r3, lr, r5
 80056f4:	6123      	str	r3, [r4, #16]
 80056f6:	f8cd 8000 	str.w	r8, [sp]
 80056fa:	463b      	mov	r3, r7
 80056fc:	aa03      	add	r2, sp, #12
 80056fe:	4621      	mov	r1, r4
 8005700:	4630      	mov	r0, r6
 8005702:	f7ff feef 	bl	80054e4 <_printf_common>
 8005706:	3001      	adds	r0, #1
 8005708:	d155      	bne.n	80057b6 <_printf_i+0x1e6>
 800570a:	f04f 30ff 	mov.w	r0, #4294967295
 800570e:	b005      	add	sp, #20
 8005710:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005714:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8005718:	493c      	ldr	r1, [pc, #240]	; (800580c <_printf_i+0x23c>)
 800571a:	6822      	ldr	r2, [r4, #0]
 800571c:	6818      	ldr	r0, [r3, #0]
 800571e:	f012 0f80 	tst.w	r2, #128	; 0x80
 8005722:	f100 0504 	add.w	r5, r0, #4
 8005726:	601d      	str	r5, [r3, #0]
 8005728:	d001      	beq.n	800572e <_printf_i+0x15e>
 800572a:	6803      	ldr	r3, [r0, #0]
 800572c:	e002      	b.n	8005734 <_printf_i+0x164>
 800572e:	0655      	lsls	r5, r2, #25
 8005730:	d5fb      	bpl.n	800572a <_printf_i+0x15a>
 8005732:	8803      	ldrh	r3, [r0, #0]
 8005734:	07d0      	lsls	r0, r2, #31
 8005736:	bf44      	itt	mi
 8005738:	f042 0220 	orrmi.w	r2, r2, #32
 800573c:	6022      	strmi	r2, [r4, #0]
 800573e:	b91b      	cbnz	r3, 8005748 <_printf_i+0x178>
 8005740:	6822      	ldr	r2, [r4, #0]
 8005742:	f022 0220 	bic.w	r2, r2, #32
 8005746:	6022      	str	r2, [r4, #0]
 8005748:	2210      	movs	r2, #16
 800574a:	e7b1      	b.n	80056b0 <_printf_i+0xe0>
 800574c:	4675      	mov	r5, lr
 800574e:	fbb3 f0f2 	udiv	r0, r3, r2
 8005752:	fb02 3310 	mls	r3, r2, r0, r3
 8005756:	5ccb      	ldrb	r3, [r1, r3]
 8005758:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800575c:	4603      	mov	r3, r0
 800575e:	2800      	cmp	r0, #0
 8005760:	d1f5      	bne.n	800574e <_printf_i+0x17e>
 8005762:	e7b7      	b.n	80056d4 <_printf_i+0x104>
 8005764:	6808      	ldr	r0, [r1, #0]
 8005766:	681a      	ldr	r2, [r3, #0]
 8005768:	6949      	ldr	r1, [r1, #20]
 800576a:	f010 0f80 	tst.w	r0, #128	; 0x80
 800576e:	d004      	beq.n	800577a <_printf_i+0x1aa>
 8005770:	1d10      	adds	r0, r2, #4
 8005772:	6018      	str	r0, [r3, #0]
 8005774:	6813      	ldr	r3, [r2, #0]
 8005776:	6019      	str	r1, [r3, #0]
 8005778:	e007      	b.n	800578a <_printf_i+0x1ba>
 800577a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800577e:	f102 0004 	add.w	r0, r2, #4
 8005782:	6018      	str	r0, [r3, #0]
 8005784:	6813      	ldr	r3, [r2, #0]
 8005786:	d0f6      	beq.n	8005776 <_printf_i+0x1a6>
 8005788:	8019      	strh	r1, [r3, #0]
 800578a:	2300      	movs	r3, #0
 800578c:	6123      	str	r3, [r4, #16]
 800578e:	4675      	mov	r5, lr
 8005790:	e7b1      	b.n	80056f6 <_printf_i+0x126>
 8005792:	681a      	ldr	r2, [r3, #0]
 8005794:	1d11      	adds	r1, r2, #4
 8005796:	6019      	str	r1, [r3, #0]
 8005798:	6815      	ldr	r5, [r2, #0]
 800579a:	6862      	ldr	r2, [r4, #4]
 800579c:	2100      	movs	r1, #0
 800579e:	4628      	mov	r0, r5
 80057a0:	f7fa fd16 	bl	80001d0 <memchr>
 80057a4:	b108      	cbz	r0, 80057aa <_printf_i+0x1da>
 80057a6:	1b40      	subs	r0, r0, r5
 80057a8:	6060      	str	r0, [r4, #4]
 80057aa:	6863      	ldr	r3, [r4, #4]
 80057ac:	6123      	str	r3, [r4, #16]
 80057ae:	2300      	movs	r3, #0
 80057b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80057b4:	e79f      	b.n	80056f6 <_printf_i+0x126>
 80057b6:	6923      	ldr	r3, [r4, #16]
 80057b8:	462a      	mov	r2, r5
 80057ba:	4639      	mov	r1, r7
 80057bc:	4630      	mov	r0, r6
 80057be:	47c0      	blx	r8
 80057c0:	3001      	adds	r0, #1
 80057c2:	d0a2      	beq.n	800570a <_printf_i+0x13a>
 80057c4:	6823      	ldr	r3, [r4, #0]
 80057c6:	079b      	lsls	r3, r3, #30
 80057c8:	d507      	bpl.n	80057da <_printf_i+0x20a>
 80057ca:	2500      	movs	r5, #0
 80057cc:	f104 0919 	add.w	r9, r4, #25
 80057d0:	68e3      	ldr	r3, [r4, #12]
 80057d2:	9a03      	ldr	r2, [sp, #12]
 80057d4:	1a9b      	subs	r3, r3, r2
 80057d6:	429d      	cmp	r5, r3
 80057d8:	db05      	blt.n	80057e6 <_printf_i+0x216>
 80057da:	68e0      	ldr	r0, [r4, #12]
 80057dc:	9b03      	ldr	r3, [sp, #12]
 80057de:	4298      	cmp	r0, r3
 80057e0:	bfb8      	it	lt
 80057e2:	4618      	movlt	r0, r3
 80057e4:	e793      	b.n	800570e <_printf_i+0x13e>
 80057e6:	2301      	movs	r3, #1
 80057e8:	464a      	mov	r2, r9
 80057ea:	4639      	mov	r1, r7
 80057ec:	4630      	mov	r0, r6
 80057ee:	47c0      	blx	r8
 80057f0:	3001      	adds	r0, #1
 80057f2:	d08a      	beq.n	800570a <_printf_i+0x13a>
 80057f4:	3501      	adds	r5, #1
 80057f6:	e7eb      	b.n	80057d0 <_printf_i+0x200>
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d1a7      	bne.n	800574c <_printf_i+0x17c>
 80057fc:	780b      	ldrb	r3, [r1, #0]
 80057fe:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005802:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005806:	e765      	b.n	80056d4 <_printf_i+0x104>
 8005808:	08005caa 	.word	0x08005caa
 800580c:	08005c99 	.word	0x08005c99

08005810 <_sbrk_r>:
 8005810:	b538      	push	{r3, r4, r5, lr}
 8005812:	4c06      	ldr	r4, [pc, #24]	; (800582c <_sbrk_r+0x1c>)
 8005814:	2300      	movs	r3, #0
 8005816:	4605      	mov	r5, r0
 8005818:	4608      	mov	r0, r1
 800581a:	6023      	str	r3, [r4, #0]
 800581c:	f7ff f846 	bl	80048ac <_sbrk>
 8005820:	1c43      	adds	r3, r0, #1
 8005822:	d102      	bne.n	800582a <_sbrk_r+0x1a>
 8005824:	6823      	ldr	r3, [r4, #0]
 8005826:	b103      	cbz	r3, 800582a <_sbrk_r+0x1a>
 8005828:	602b      	str	r3, [r5, #0]
 800582a:	bd38      	pop	{r3, r4, r5, pc}
 800582c:	200001a8 	.word	0x200001a8

08005830 <__sread>:
 8005830:	b510      	push	{r4, lr}
 8005832:	460c      	mov	r4, r1
 8005834:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005838:	f000 f962 	bl	8005b00 <_read_r>
 800583c:	2800      	cmp	r0, #0
 800583e:	bfab      	itete	ge
 8005840:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005842:	89a3      	ldrhlt	r3, [r4, #12]
 8005844:	181b      	addge	r3, r3, r0
 8005846:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800584a:	bfac      	ite	ge
 800584c:	6563      	strge	r3, [r4, #84]	; 0x54
 800584e:	81a3      	strhlt	r3, [r4, #12]
 8005850:	bd10      	pop	{r4, pc}

08005852 <__swrite>:
 8005852:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005856:	461f      	mov	r7, r3
 8005858:	898b      	ldrh	r3, [r1, #12]
 800585a:	05db      	lsls	r3, r3, #23
 800585c:	4605      	mov	r5, r0
 800585e:	460c      	mov	r4, r1
 8005860:	4616      	mov	r6, r2
 8005862:	d505      	bpl.n	8005870 <__swrite+0x1e>
 8005864:	2302      	movs	r3, #2
 8005866:	2200      	movs	r2, #0
 8005868:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800586c:	f000 f928 	bl	8005ac0 <_lseek_r>
 8005870:	89a3      	ldrh	r3, [r4, #12]
 8005872:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005876:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800587a:	81a3      	strh	r3, [r4, #12]
 800587c:	4632      	mov	r2, r6
 800587e:	463b      	mov	r3, r7
 8005880:	4628      	mov	r0, r5
 8005882:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005886:	f000 b869 	b.w	800595c <_write_r>

0800588a <__sseek>:
 800588a:	b510      	push	{r4, lr}
 800588c:	460c      	mov	r4, r1
 800588e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005892:	f000 f915 	bl	8005ac0 <_lseek_r>
 8005896:	1c43      	adds	r3, r0, #1
 8005898:	89a3      	ldrh	r3, [r4, #12]
 800589a:	bf15      	itete	ne
 800589c:	6560      	strne	r0, [r4, #84]	; 0x54
 800589e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80058a2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80058a6:	81a3      	strheq	r3, [r4, #12]
 80058a8:	bf18      	it	ne
 80058aa:	81a3      	strhne	r3, [r4, #12]
 80058ac:	bd10      	pop	{r4, pc}

080058ae <__sclose>:
 80058ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058b2:	f000 b8d3 	b.w	8005a5c <_close_r>
	...

080058b8 <__swbuf_r>:
 80058b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058ba:	460e      	mov	r6, r1
 80058bc:	4614      	mov	r4, r2
 80058be:	4605      	mov	r5, r0
 80058c0:	b118      	cbz	r0, 80058ca <__swbuf_r+0x12>
 80058c2:	6983      	ldr	r3, [r0, #24]
 80058c4:	b90b      	cbnz	r3, 80058ca <__swbuf_r+0x12>
 80058c6:	f7ff fb2b 	bl	8004f20 <__sinit>
 80058ca:	4b21      	ldr	r3, [pc, #132]	; (8005950 <__swbuf_r+0x98>)
 80058cc:	429c      	cmp	r4, r3
 80058ce:	d12a      	bne.n	8005926 <__swbuf_r+0x6e>
 80058d0:	686c      	ldr	r4, [r5, #4]
 80058d2:	69a3      	ldr	r3, [r4, #24]
 80058d4:	60a3      	str	r3, [r4, #8]
 80058d6:	89a3      	ldrh	r3, [r4, #12]
 80058d8:	071a      	lsls	r2, r3, #28
 80058da:	d52e      	bpl.n	800593a <__swbuf_r+0x82>
 80058dc:	6923      	ldr	r3, [r4, #16]
 80058de:	b363      	cbz	r3, 800593a <__swbuf_r+0x82>
 80058e0:	6923      	ldr	r3, [r4, #16]
 80058e2:	6820      	ldr	r0, [r4, #0]
 80058e4:	1ac0      	subs	r0, r0, r3
 80058e6:	6963      	ldr	r3, [r4, #20]
 80058e8:	b2f6      	uxtb	r6, r6
 80058ea:	4298      	cmp	r0, r3
 80058ec:	4637      	mov	r7, r6
 80058ee:	db04      	blt.n	80058fa <__swbuf_r+0x42>
 80058f0:	4621      	mov	r1, r4
 80058f2:	4628      	mov	r0, r5
 80058f4:	f7ff faaa 	bl	8004e4c <_fflush_r>
 80058f8:	bb28      	cbnz	r0, 8005946 <__swbuf_r+0x8e>
 80058fa:	68a3      	ldr	r3, [r4, #8]
 80058fc:	3b01      	subs	r3, #1
 80058fe:	60a3      	str	r3, [r4, #8]
 8005900:	6823      	ldr	r3, [r4, #0]
 8005902:	1c5a      	adds	r2, r3, #1
 8005904:	6022      	str	r2, [r4, #0]
 8005906:	701e      	strb	r6, [r3, #0]
 8005908:	6963      	ldr	r3, [r4, #20]
 800590a:	3001      	adds	r0, #1
 800590c:	4298      	cmp	r0, r3
 800590e:	d004      	beq.n	800591a <__swbuf_r+0x62>
 8005910:	89a3      	ldrh	r3, [r4, #12]
 8005912:	07db      	lsls	r3, r3, #31
 8005914:	d519      	bpl.n	800594a <__swbuf_r+0x92>
 8005916:	2e0a      	cmp	r6, #10
 8005918:	d117      	bne.n	800594a <__swbuf_r+0x92>
 800591a:	4621      	mov	r1, r4
 800591c:	4628      	mov	r0, r5
 800591e:	f7ff fa95 	bl	8004e4c <_fflush_r>
 8005922:	b190      	cbz	r0, 800594a <__swbuf_r+0x92>
 8005924:	e00f      	b.n	8005946 <__swbuf_r+0x8e>
 8005926:	4b0b      	ldr	r3, [pc, #44]	; (8005954 <__swbuf_r+0x9c>)
 8005928:	429c      	cmp	r4, r3
 800592a:	d101      	bne.n	8005930 <__swbuf_r+0x78>
 800592c:	68ac      	ldr	r4, [r5, #8]
 800592e:	e7d0      	b.n	80058d2 <__swbuf_r+0x1a>
 8005930:	4b09      	ldr	r3, [pc, #36]	; (8005958 <__swbuf_r+0xa0>)
 8005932:	429c      	cmp	r4, r3
 8005934:	bf08      	it	eq
 8005936:	68ec      	ldreq	r4, [r5, #12]
 8005938:	e7cb      	b.n	80058d2 <__swbuf_r+0x1a>
 800593a:	4621      	mov	r1, r4
 800593c:	4628      	mov	r0, r5
 800593e:	f000 f81f 	bl	8005980 <__swsetup_r>
 8005942:	2800      	cmp	r0, #0
 8005944:	d0cc      	beq.n	80058e0 <__swbuf_r+0x28>
 8005946:	f04f 37ff 	mov.w	r7, #4294967295
 800594a:	4638      	mov	r0, r7
 800594c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800594e:	bf00      	nop
 8005950:	08005c48 	.word	0x08005c48
 8005954:	08005c68 	.word	0x08005c68
 8005958:	08005c28 	.word	0x08005c28

0800595c <_write_r>:
 800595c:	b538      	push	{r3, r4, r5, lr}
 800595e:	4c07      	ldr	r4, [pc, #28]	; (800597c <_write_r+0x20>)
 8005960:	4605      	mov	r5, r0
 8005962:	4608      	mov	r0, r1
 8005964:	4611      	mov	r1, r2
 8005966:	2200      	movs	r2, #0
 8005968:	6022      	str	r2, [r4, #0]
 800596a:	461a      	mov	r2, r3
 800596c:	f7fe ff81 	bl	8004872 <_write>
 8005970:	1c43      	adds	r3, r0, #1
 8005972:	d102      	bne.n	800597a <_write_r+0x1e>
 8005974:	6823      	ldr	r3, [r4, #0]
 8005976:	b103      	cbz	r3, 800597a <_write_r+0x1e>
 8005978:	602b      	str	r3, [r5, #0]
 800597a:	bd38      	pop	{r3, r4, r5, pc}
 800597c:	200001a8 	.word	0x200001a8

08005980 <__swsetup_r>:
 8005980:	4b32      	ldr	r3, [pc, #200]	; (8005a4c <__swsetup_r+0xcc>)
 8005982:	b570      	push	{r4, r5, r6, lr}
 8005984:	681d      	ldr	r5, [r3, #0]
 8005986:	4606      	mov	r6, r0
 8005988:	460c      	mov	r4, r1
 800598a:	b125      	cbz	r5, 8005996 <__swsetup_r+0x16>
 800598c:	69ab      	ldr	r3, [r5, #24]
 800598e:	b913      	cbnz	r3, 8005996 <__swsetup_r+0x16>
 8005990:	4628      	mov	r0, r5
 8005992:	f7ff fac5 	bl	8004f20 <__sinit>
 8005996:	4b2e      	ldr	r3, [pc, #184]	; (8005a50 <__swsetup_r+0xd0>)
 8005998:	429c      	cmp	r4, r3
 800599a:	d10f      	bne.n	80059bc <__swsetup_r+0x3c>
 800599c:	686c      	ldr	r4, [r5, #4]
 800599e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80059a2:	b29a      	uxth	r2, r3
 80059a4:	0715      	lsls	r5, r2, #28
 80059a6:	d42c      	bmi.n	8005a02 <__swsetup_r+0x82>
 80059a8:	06d0      	lsls	r0, r2, #27
 80059aa:	d411      	bmi.n	80059d0 <__swsetup_r+0x50>
 80059ac:	2209      	movs	r2, #9
 80059ae:	6032      	str	r2, [r6, #0]
 80059b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80059b4:	81a3      	strh	r3, [r4, #12]
 80059b6:	f04f 30ff 	mov.w	r0, #4294967295
 80059ba:	bd70      	pop	{r4, r5, r6, pc}
 80059bc:	4b25      	ldr	r3, [pc, #148]	; (8005a54 <__swsetup_r+0xd4>)
 80059be:	429c      	cmp	r4, r3
 80059c0:	d101      	bne.n	80059c6 <__swsetup_r+0x46>
 80059c2:	68ac      	ldr	r4, [r5, #8]
 80059c4:	e7eb      	b.n	800599e <__swsetup_r+0x1e>
 80059c6:	4b24      	ldr	r3, [pc, #144]	; (8005a58 <__swsetup_r+0xd8>)
 80059c8:	429c      	cmp	r4, r3
 80059ca:	bf08      	it	eq
 80059cc:	68ec      	ldreq	r4, [r5, #12]
 80059ce:	e7e6      	b.n	800599e <__swsetup_r+0x1e>
 80059d0:	0751      	lsls	r1, r2, #29
 80059d2:	d512      	bpl.n	80059fa <__swsetup_r+0x7a>
 80059d4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80059d6:	b141      	cbz	r1, 80059ea <__swsetup_r+0x6a>
 80059d8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80059dc:	4299      	cmp	r1, r3
 80059de:	d002      	beq.n	80059e6 <__swsetup_r+0x66>
 80059e0:	4630      	mov	r0, r6
 80059e2:	f7ff fb93 	bl	800510c <_free_r>
 80059e6:	2300      	movs	r3, #0
 80059e8:	6363      	str	r3, [r4, #52]	; 0x34
 80059ea:	89a3      	ldrh	r3, [r4, #12]
 80059ec:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80059f0:	81a3      	strh	r3, [r4, #12]
 80059f2:	2300      	movs	r3, #0
 80059f4:	6063      	str	r3, [r4, #4]
 80059f6:	6923      	ldr	r3, [r4, #16]
 80059f8:	6023      	str	r3, [r4, #0]
 80059fa:	89a3      	ldrh	r3, [r4, #12]
 80059fc:	f043 0308 	orr.w	r3, r3, #8
 8005a00:	81a3      	strh	r3, [r4, #12]
 8005a02:	6923      	ldr	r3, [r4, #16]
 8005a04:	b94b      	cbnz	r3, 8005a1a <__swsetup_r+0x9a>
 8005a06:	89a3      	ldrh	r3, [r4, #12]
 8005a08:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005a0c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005a10:	d003      	beq.n	8005a1a <__swsetup_r+0x9a>
 8005a12:	4621      	mov	r1, r4
 8005a14:	4630      	mov	r0, r6
 8005a16:	f7ff fb31 	bl	800507c <__smakebuf_r>
 8005a1a:	89a2      	ldrh	r2, [r4, #12]
 8005a1c:	f012 0301 	ands.w	r3, r2, #1
 8005a20:	d00c      	beq.n	8005a3c <__swsetup_r+0xbc>
 8005a22:	2300      	movs	r3, #0
 8005a24:	60a3      	str	r3, [r4, #8]
 8005a26:	6963      	ldr	r3, [r4, #20]
 8005a28:	425b      	negs	r3, r3
 8005a2a:	61a3      	str	r3, [r4, #24]
 8005a2c:	6923      	ldr	r3, [r4, #16]
 8005a2e:	b953      	cbnz	r3, 8005a46 <__swsetup_r+0xc6>
 8005a30:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005a34:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8005a38:	d1ba      	bne.n	80059b0 <__swsetup_r+0x30>
 8005a3a:	bd70      	pop	{r4, r5, r6, pc}
 8005a3c:	0792      	lsls	r2, r2, #30
 8005a3e:	bf58      	it	pl
 8005a40:	6963      	ldrpl	r3, [r4, #20]
 8005a42:	60a3      	str	r3, [r4, #8]
 8005a44:	e7f2      	b.n	8005a2c <__swsetup_r+0xac>
 8005a46:	2000      	movs	r0, #0
 8005a48:	e7f7      	b.n	8005a3a <__swsetup_r+0xba>
 8005a4a:	bf00      	nop
 8005a4c:	2000000c 	.word	0x2000000c
 8005a50:	08005c48 	.word	0x08005c48
 8005a54:	08005c68 	.word	0x08005c68
 8005a58:	08005c28 	.word	0x08005c28

08005a5c <_close_r>:
 8005a5c:	b538      	push	{r3, r4, r5, lr}
 8005a5e:	4c06      	ldr	r4, [pc, #24]	; (8005a78 <_close_r+0x1c>)
 8005a60:	2300      	movs	r3, #0
 8005a62:	4605      	mov	r5, r0
 8005a64:	4608      	mov	r0, r1
 8005a66:	6023      	str	r3, [r4, #0]
 8005a68:	f7fe ff4c 	bl	8004904 <_close>
 8005a6c:	1c43      	adds	r3, r0, #1
 8005a6e:	d102      	bne.n	8005a76 <_close_r+0x1a>
 8005a70:	6823      	ldr	r3, [r4, #0]
 8005a72:	b103      	cbz	r3, 8005a76 <_close_r+0x1a>
 8005a74:	602b      	str	r3, [r5, #0]
 8005a76:	bd38      	pop	{r3, r4, r5, pc}
 8005a78:	200001a8 	.word	0x200001a8

08005a7c <_fstat_r>:
 8005a7c:	b538      	push	{r3, r4, r5, lr}
 8005a7e:	4c07      	ldr	r4, [pc, #28]	; (8005a9c <_fstat_r+0x20>)
 8005a80:	2300      	movs	r3, #0
 8005a82:	4605      	mov	r5, r0
 8005a84:	4608      	mov	r0, r1
 8005a86:	4611      	mov	r1, r2
 8005a88:	6023      	str	r3, [r4, #0]
 8005a8a:	f7fe ff47 	bl	800491c <_fstat>
 8005a8e:	1c43      	adds	r3, r0, #1
 8005a90:	d102      	bne.n	8005a98 <_fstat_r+0x1c>
 8005a92:	6823      	ldr	r3, [r4, #0]
 8005a94:	b103      	cbz	r3, 8005a98 <_fstat_r+0x1c>
 8005a96:	602b      	str	r3, [r5, #0]
 8005a98:	bd38      	pop	{r3, r4, r5, pc}
 8005a9a:	bf00      	nop
 8005a9c:	200001a8 	.word	0x200001a8

08005aa0 <_isatty_r>:
 8005aa0:	b538      	push	{r3, r4, r5, lr}
 8005aa2:	4c06      	ldr	r4, [pc, #24]	; (8005abc <_isatty_r+0x1c>)
 8005aa4:	2300      	movs	r3, #0
 8005aa6:	4605      	mov	r5, r0
 8005aa8:	4608      	mov	r0, r1
 8005aaa:	6023      	str	r3, [r4, #0]
 8005aac:	f7fe ff46 	bl	800493c <_isatty>
 8005ab0:	1c43      	adds	r3, r0, #1
 8005ab2:	d102      	bne.n	8005aba <_isatty_r+0x1a>
 8005ab4:	6823      	ldr	r3, [r4, #0]
 8005ab6:	b103      	cbz	r3, 8005aba <_isatty_r+0x1a>
 8005ab8:	602b      	str	r3, [r5, #0]
 8005aba:	bd38      	pop	{r3, r4, r5, pc}
 8005abc:	200001a8 	.word	0x200001a8

08005ac0 <_lseek_r>:
 8005ac0:	b538      	push	{r3, r4, r5, lr}
 8005ac2:	4c07      	ldr	r4, [pc, #28]	; (8005ae0 <_lseek_r+0x20>)
 8005ac4:	4605      	mov	r5, r0
 8005ac6:	4608      	mov	r0, r1
 8005ac8:	4611      	mov	r1, r2
 8005aca:	2200      	movs	r2, #0
 8005acc:	6022      	str	r2, [r4, #0]
 8005ace:	461a      	mov	r2, r3
 8005ad0:	f7fe ff3f 	bl	8004952 <_lseek>
 8005ad4:	1c43      	adds	r3, r0, #1
 8005ad6:	d102      	bne.n	8005ade <_lseek_r+0x1e>
 8005ad8:	6823      	ldr	r3, [r4, #0]
 8005ada:	b103      	cbz	r3, 8005ade <_lseek_r+0x1e>
 8005adc:	602b      	str	r3, [r5, #0]
 8005ade:	bd38      	pop	{r3, r4, r5, pc}
 8005ae0:	200001a8 	.word	0x200001a8

08005ae4 <memcpy>:
 8005ae4:	b510      	push	{r4, lr}
 8005ae6:	1e43      	subs	r3, r0, #1
 8005ae8:	440a      	add	r2, r1
 8005aea:	4291      	cmp	r1, r2
 8005aec:	d100      	bne.n	8005af0 <memcpy+0xc>
 8005aee:	bd10      	pop	{r4, pc}
 8005af0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005af4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005af8:	e7f7      	b.n	8005aea <memcpy+0x6>

08005afa <__malloc_lock>:
 8005afa:	4770      	bx	lr

08005afc <__malloc_unlock>:
 8005afc:	4770      	bx	lr
	...

08005b00 <_read_r>:
 8005b00:	b538      	push	{r3, r4, r5, lr}
 8005b02:	4c07      	ldr	r4, [pc, #28]	; (8005b20 <_read_r+0x20>)
 8005b04:	4605      	mov	r5, r0
 8005b06:	4608      	mov	r0, r1
 8005b08:	4611      	mov	r1, r2
 8005b0a:	2200      	movs	r2, #0
 8005b0c:	6022      	str	r2, [r4, #0]
 8005b0e:	461a      	mov	r2, r3
 8005b10:	f7fe fe92 	bl	8004838 <_read>
 8005b14:	1c43      	adds	r3, r0, #1
 8005b16:	d102      	bne.n	8005b1e <_read_r+0x1e>
 8005b18:	6823      	ldr	r3, [r4, #0]
 8005b1a:	b103      	cbz	r3, 8005b1e <_read_r+0x1e>
 8005b1c:	602b      	str	r3, [r5, #0]
 8005b1e:	bd38      	pop	{r3, r4, r5, pc}
 8005b20:	200001a8 	.word	0x200001a8

08005b24 <abort>:
 8005b24:	b508      	push	{r3, lr}
 8005b26:	2006      	movs	r0, #6
 8005b28:	f000 f82c 	bl	8005b84 <raise>
 8005b2c:	2001      	movs	r0, #1
 8005b2e:	f7fe fe79 	bl	8004824 <_exit>

08005b32 <_raise_r>:
 8005b32:	291f      	cmp	r1, #31
 8005b34:	b538      	push	{r3, r4, r5, lr}
 8005b36:	4604      	mov	r4, r0
 8005b38:	460d      	mov	r5, r1
 8005b3a:	d904      	bls.n	8005b46 <_raise_r+0x14>
 8005b3c:	2316      	movs	r3, #22
 8005b3e:	6003      	str	r3, [r0, #0]
 8005b40:	f04f 30ff 	mov.w	r0, #4294967295
 8005b44:	bd38      	pop	{r3, r4, r5, pc}
 8005b46:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8005b48:	b112      	cbz	r2, 8005b50 <_raise_r+0x1e>
 8005b4a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005b4e:	b94b      	cbnz	r3, 8005b64 <_raise_r+0x32>
 8005b50:	4620      	mov	r0, r4
 8005b52:	f000 f831 	bl	8005bb8 <_getpid_r>
 8005b56:	462a      	mov	r2, r5
 8005b58:	4601      	mov	r1, r0
 8005b5a:	4620      	mov	r0, r4
 8005b5c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005b60:	f000 b818 	b.w	8005b94 <_kill_r>
 8005b64:	2b01      	cmp	r3, #1
 8005b66:	d00a      	beq.n	8005b7e <_raise_r+0x4c>
 8005b68:	1c59      	adds	r1, r3, #1
 8005b6a:	d103      	bne.n	8005b74 <_raise_r+0x42>
 8005b6c:	2316      	movs	r3, #22
 8005b6e:	6003      	str	r3, [r0, #0]
 8005b70:	2001      	movs	r0, #1
 8005b72:	bd38      	pop	{r3, r4, r5, pc}
 8005b74:	2400      	movs	r4, #0
 8005b76:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8005b7a:	4628      	mov	r0, r5
 8005b7c:	4798      	blx	r3
 8005b7e:	2000      	movs	r0, #0
 8005b80:	bd38      	pop	{r3, r4, r5, pc}
	...

08005b84 <raise>:
 8005b84:	4b02      	ldr	r3, [pc, #8]	; (8005b90 <raise+0xc>)
 8005b86:	4601      	mov	r1, r0
 8005b88:	6818      	ldr	r0, [r3, #0]
 8005b8a:	f7ff bfd2 	b.w	8005b32 <_raise_r>
 8005b8e:	bf00      	nop
 8005b90:	2000000c 	.word	0x2000000c

08005b94 <_kill_r>:
 8005b94:	b538      	push	{r3, r4, r5, lr}
 8005b96:	4c07      	ldr	r4, [pc, #28]	; (8005bb4 <_kill_r+0x20>)
 8005b98:	2300      	movs	r3, #0
 8005b9a:	4605      	mov	r5, r0
 8005b9c:	4608      	mov	r0, r1
 8005b9e:	4611      	mov	r1, r2
 8005ba0:	6023      	str	r3, [r4, #0]
 8005ba2:	f7fe fe2f 	bl	8004804 <_kill>
 8005ba6:	1c43      	adds	r3, r0, #1
 8005ba8:	d102      	bne.n	8005bb0 <_kill_r+0x1c>
 8005baa:	6823      	ldr	r3, [r4, #0]
 8005bac:	b103      	cbz	r3, 8005bb0 <_kill_r+0x1c>
 8005bae:	602b      	str	r3, [r5, #0]
 8005bb0:	bd38      	pop	{r3, r4, r5, pc}
 8005bb2:	bf00      	nop
 8005bb4:	200001a8 	.word	0x200001a8

08005bb8 <_getpid_r>:
 8005bb8:	f7fe be1c 	b.w	80047f4 <_getpid>

08005bbc <_init>:
 8005bbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005bbe:	bf00      	nop
 8005bc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005bc2:	bc08      	pop	{r3}
 8005bc4:	469e      	mov	lr, r3
 8005bc6:	4770      	bx	lr

08005bc8 <_fini>:
 8005bc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005bca:	bf00      	nop
 8005bcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005bce:	bc08      	pop	{r3}
 8005bd0:	469e      	mov	lr, r3
 8005bd2:	4770      	bx	lr
