Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Feb 18 20:06:45 2025
| Host         : COMSYS01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file my_TrafficLight_timing_summary_routed.rpt -pb my_TrafficLight_timing_summary_routed.pb -rpx my_TrafficLight_timing_summary_routed.rpx -warn_on_violation
| Design       : my_TrafficLight
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     189         
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (195)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (439)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (195)
--------------------------
 There are 189 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PED_CROSSING (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: FSM_sequential_curr_state_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: FSM_sequential_curr_state_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (439)
--------------------------------------------------
 There are 439 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  447          inf        0.000                      0                  447           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           447 Endpoints
Min Delay           447 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PED_CROSSING
                            (input port)
  Destination:            RED_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.517ns  (logic 5.382ns (56.550%)  route 4.135ns (43.450%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 f  PED_CROSSING (IN)
                         net (fo=0)                   0.000     0.000    PED_CROSSING
    Y18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 f  PED_CROSSING_IBUF_inst/O
                         net (fo=4, routed)           2.328     3.826    PED_CROSSING_IBUF
    SLICE_X43Y56         LUT3 (Prop_lut3_I1_O)        0.150     3.976 r  RED_LED_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.807     5.784    RED_LED_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.734     9.517 r  RED_LED_OBUF_inst/O
                         net (fo=0)                   0.000     9.517    RED_LED
    N15                                                               r  RED_LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.917ns  (logic 4.439ns (49.781%)  route 4.478ns (50.219%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         LDCE                         0.000     0.000 r  state_reg[1]/G
    SLICE_X43Y56         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  state_reg[1]/Q
                         net (fo=2, routed)           1.017     1.576    state[1]
    SLICE_X43Y48         LUT3 (Prop_lut3_I0_O)        0.152     1.728 r  AN_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           3.461     5.189    AN_OBUF[1]
    V16                  OBUF (Prop_obuf_I_O)         3.728     8.917 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.917    AN[2]
    V16                                                               r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.645ns  (logic 4.444ns (51.403%)  route 4.201ns (48.597%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         LDCE                         0.000     0.000 r  state_reg[1]/G
    SLICE_X43Y56         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  state_reg[1]/Q
                         net (fo=2, routed)           1.017     1.576    state[1]
    SLICE_X43Y48         LUT3 (Prop_lut3_I0_O)        0.152     1.728 r  AN_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           3.184     4.912    AN_OBUF[1]
    W16                  OBUF (Prop_obuf_I_O)         3.733     8.645 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.645    AN[1]
    W16                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.815ns  (logic 4.551ns (58.229%)  route 3.264ns (41.771%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         LDCE                         0.000     0.000 r  state_reg[1]/G
    SLICE_X43Y56         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  state_reg[1]/Q
                         net (fo=2, routed)           1.017     1.576    state[1]
    SLICE_X43Y48         LUT3 (Prop_lut3_I0_O)        0.152     1.728 r  AN_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           2.247     3.975    AN_OBUF[1]
    W14                  OBUF (Prop_obuf_I_O)         3.840     7.815 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.815    AN[6]
    W14                                                               r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_curr_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GREEN_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.263ns  (logic 4.336ns (59.702%)  route 2.927ns (40.298%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE                         0.000     0.000 r  FSM_sequential_curr_state_reg[0]/C
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FSM_sequential_curr_state_reg[0]/Q
                         net (fo=10, routed)          0.860     1.316    curr_state[0]
    SLICE_X43Y59         LUT2 (Prop_lut2_I1_O)        0.152     1.468 r  GREEN_LED_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.067     3.535    GREEN_LED_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.728     7.263 r  GREEN_LED_OBUF_inst/O
                         net (fo=0)                   0.000     7.263    GREEN_LED
    G17                                                               r  GREEN_LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.232ns  (logic 4.525ns (62.570%)  route 2.707ns (37.430%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         LDCE                         0.000     0.000 r  state_reg[1]/G
    SLICE_X43Y56         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  state_reg[1]/Q
                         net (fo=2, routed)           1.017     1.576    state[1]
    SLICE_X43Y48         LUT3 (Prop_lut3_I0_O)        0.152     1.728 r  AN_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           1.690     3.418    AN_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         3.814     7.232 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.232    AN[3]
    T10                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_curr_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            YELLOW_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.652ns  (logic 4.126ns (62.026%)  route 2.526ns (37.974%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE                         0.000     0.000 r  FSM_sequential_curr_state_reg[1]/C
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  FSM_sequential_curr_state_reg[1]/Q
                         net (fo=11, routed)          0.851     1.307    curr_state[1]
    SLICE_X43Y56         LUT2 (Prop_lut2_I0_O)        0.124     1.431 r  YELLOW_LED_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.674     3.106    YELLOW_LED_OBUF
    L15                  OBUF (Prop_obuf_I_O)         3.546     6.652 r  YELLOW_LED_OBUF_inst/O
                         net (fo=0)                   0.000     6.652    YELLOW_LED
    L15                                                               r  YELLOW_LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.943ns  (logic 4.050ns (68.149%)  route 1.893ns (31.851%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE                         0.000     0.000 r  enable_reg/C
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  enable_reg/Q
                         net (fo=3, routed)           1.893     2.349    CA_OBUF
    W13                  OBUF (Prop_obuf_I_O)         3.594     5.943 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     5.943    CA
    W13                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_R_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_PED1_reg[28]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.882ns  (logic 1.014ns (17.239%)  route 4.868ns (82.761%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDRE                         0.000     0.000 r  cnt_R_reg[16]/C
    SLICE_X38Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cnt_R_reg[16]/Q
                         net (fo=3, routed)           1.693     2.211    cnt_R_reg[16]
    SLICE_X42Y55         LUT4 (Prop_lut4_I3_O)        0.124     2.335 f  cnt_PED1[0]_i_9/O
                         net (fo=1, routed)           1.064     3.399    cnt_PED1[0]_i_9_n_0
    SLICE_X37Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.523 r  cnt_PED1[0]_i_7/O
                         net (fo=1, routed)           0.639     4.163    cnt_PED1[0]_i_7_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I2_O)        0.124     4.287 r  cnt_PED1[0]_i_5/O
                         net (fo=2, routed)           0.444     4.730    cnt_PED1[0]_i_5_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I2_O)        0.124     4.854 r  cnt_PED1[0]_i_2/O
                         net (fo=31, routed)          1.028     5.882    sel
    SLICE_X36Y60         FDRE                                         r  cnt_PED1_reg[28]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_R_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_PED1_reg[29]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.882ns  (logic 1.014ns (17.239%)  route 4.868ns (82.761%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDRE                         0.000     0.000 r  cnt_R_reg[16]/C
    SLICE_X38Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cnt_R_reg[16]/Q
                         net (fo=3, routed)           1.693     2.211    cnt_R_reg[16]
    SLICE_X42Y55         LUT4 (Prop_lut4_I3_O)        0.124     2.335 f  cnt_PED1[0]_i_9/O
                         net (fo=1, routed)           1.064     3.399    cnt_PED1[0]_i_9_n_0
    SLICE_X37Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.523 r  cnt_PED1[0]_i_7/O
                         net (fo=1, routed)           0.639     4.163    cnt_PED1[0]_i_7_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I2_O)        0.124     4.287 r  cnt_PED1[0]_i_5/O
                         net (fo=2, routed)           0.444     4.730    cnt_PED1[0]_i_5_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I2_O)        0.124     4.854 r  cnt_PED1[0]_i_2/O
                         net (fo=31, routed)          1.028     5.882    sel
    SLICE_X36Y60         FDRE                                         r  cnt_PED1_reg[29]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_curr_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.141ns (48.918%)  route 0.147ns (51.082%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE                         0.000     0.000 r  FSM_sequential_curr_state_reg[1]/C
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_sequential_curr_state_reg[1]/Q
                         net (fo=11, routed)          0.147     0.288    curr_state[1]
    SLICE_X43Y56         LDCE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            enable_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE                         0.000     0.000 r  enable_reg/C
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  enable_reg/Q
                         net (fo=3, routed)           0.170     0.311    CA_OBUF
    SLICE_X43Y48         LUT2 (Prop_lut2_I1_O)        0.045     0.356 r  enable_i_1/O
                         net (fo=1, routed)           0.000     0.356    enable_i_1_n_0
    SLICE_X43Y48         FDRE                                         r  enable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_enable_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_enable_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE                         0.000     0.000 r  cnt_enable_reg[0]/C
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  cnt_enable_reg[0]/Q
                         net (fo=3, routed)           0.180     0.321    cnt_enable[0]
    SLICE_X41Y45         LUT1 (Prop_lut1_I0_O)        0.045     0.366 r  cnt_enable[0]_i_1/O
                         net (fo=1, routed)           0.000     0.366    p_1_in[0]
    SLICE_X41Y45         FDRE                                         r  cnt_enable_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_G_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_G_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE                         0.000     0.000 r  cnt_G_reg[11]/C
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_G_reg[11]/Q
                         net (fo=2, routed)           0.118     0.259    cnt_G_reg[11]
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  cnt_G_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    cnt_G_reg[8]_i_1_n_4
    SLICE_X41Y55         FDRE                                         r  cnt_G_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_G_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_G_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y56         FDRE                         0.000     0.000 r  cnt_G_reg[15]/C
    SLICE_X41Y56         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_G_reg[15]/Q
                         net (fo=2, routed)           0.118     0.259    cnt_G_reg[15]
    SLICE_X41Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  cnt_G_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    cnt_G_reg[12]_i_1_n_4
    SLICE_X41Y56         FDRE                                         r  cnt_G_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_G_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_G_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE                         0.000     0.000 r  cnt_G_reg[19]/C
    SLICE_X41Y57         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_G_reg[19]/Q
                         net (fo=2, routed)           0.118     0.259    cnt_G_reg[19]
    SLICE_X41Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  cnt_G_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    cnt_G_reg[16]_i_1_n_4
    SLICE_X41Y57         FDRE                                         r  cnt_G_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_G_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_G_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDRE                         0.000     0.000 r  cnt_G_reg[27]/C
    SLICE_X41Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_G_reg[27]/Q
                         net (fo=2, routed)           0.118     0.259    cnt_G_reg[27]
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  cnt_G_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    cnt_G_reg[24]_i_1_n_4
    SLICE_X41Y59         FDRE                                         r  cnt_G_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_G_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_G_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE                         0.000     0.000 r  cnt_G_reg[7]/C
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_G_reg[7]/Q
                         net (fo=2, routed)           0.120     0.261    cnt_G_reg[7]
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  cnt_G_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    cnt_G_reg[4]_i_1_n_4
    SLICE_X41Y54         FDRE                                         r  cnt_G_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_PED2_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_PED2_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE                         0.000     0.000 r  cnt_PED2_reg[11]/C
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_PED2_reg[11]/Q
                         net (fo=2, routed)           0.120     0.261    cnt_PED2_reg[11]
    SLICE_X39Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  cnt_PED2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    cnt_PED2_reg[8]_i_1_n_4
    SLICE_X39Y55         FDRE                                         r  cnt_PED2_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_PED2_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_PED2_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDRE                         0.000     0.000 r  cnt_PED2_reg[19]/C
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_PED2_reg[19]/Q
                         net (fo=2, routed)           0.120     0.261    cnt_PED2_reg[19]
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  cnt_PED2_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    cnt_PED2_reg[16]_i_1_n_4
    SLICE_X39Y57         FDRE                                         r  cnt_PED2_reg[19]/D
  -------------------------------------------------------------------    -------------------





