Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jan 11 20:51:50 2023
| Host         : Sebastian running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file GPIO_demo_control_sets_placed.rpt
| Design       : GPIO_demo
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      4 |            1 |
|      9 |            1 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              91 |           31 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------+------------------------------------------------+------------------+----------------+
|  Clock Signal  | Enable Signal |                Set/Reset Signal                | Slice Load Count | Bel Load Count |
+----------------+---------------+------------------------------------------------+------------------+----------------+
|  CLK_IBUF_BUFG | p_0_in        |                                                |                1 |              1 |
|  CLK_IBUF_BUFG | tmrVal        | BTN_IBUF[4]                                    |                2 |              4 |
|  CLK_IBUF_BUFG |               |                                                |                5 |              9 |
|  CLK_IBUF_BUFG |               | Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1_n_0 |                6 |             16 |
|  CLK_IBUF_BUFG |               | Inst_btn_debounce/sig_cntrs_ary[1][15]_i_1_n_0 |                6 |             16 |
|  CLK_IBUF_BUFG |               | Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1_n_0 |                7 |             16 |
|  CLK_IBUF_BUFG |               | Inst_btn_debounce/sig_cntrs_ary[2][15]_i_1_n_0 |                5 |             16 |
|  CLK_IBUF_BUFG |               | tmrCntr[0]_i_1_n_0                             |                7 |             27 |
+----------------+---------------+------------------------------------------------+------------------+----------------+


