

================================================================
== Vitis HLS Report for 'multi_core_multi_ram_ip'
================================================================
* Date:           Sat Aug  6 16:14:03 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        multi_core_multi_ram_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      162|      162|  1.620 us|  1.620 us|  163|  163|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_1  |      160|      160|        10|         10|         10|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 10, D = 10, States = { 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 12 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 2 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.80>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_V = alloca i32 1"   --->   Operation 13 'alloca' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%local_value = alloca i32 1"   --->   Operation 14 'alloca' 'local_value' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%global_value = alloca i32 1"   --->   Operation 15 'alloca' 'global_value' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [multi_core_multi_ram_ip.cpp:3]   --->   Operation 16 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ip_num"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ip_num, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ip_num, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %local_ram, void @empty_7, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %local_ram"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_ram, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_ram, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%data_ram_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %data_ram" [multi_core_multi_ram_ip.cpp:4]   --->   Operation 27 'read' 'data_ram_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%ip_num_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ip_num" [multi_core_multi_ram_ip.cpp:4]   --->   Operation 28 'read' 'ip_num_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%ip_V = trunc i32 %ip_num_read"   --->   Operation 29 'trunc' 'ip_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.80ns)   --->   "%select_ln1541 = select i1 %ip_V, i16 8, i16 32776"   --->   Operation 30 'select' 'select_ln1541' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 19, i32 %global_value" [multi_core_multi_ram_ip.cpp:23]   --->   Operation 31 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 18, i32 %local_value" [multi_core_multi_ram_ip.cpp:23]   --->   Operation 32 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln23 = store i5 0, i5 %i_V" [multi_core_multi_ram_ip.cpp:23]   --->   Operation 33 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.body" [multi_core_multi_ram_ip.cpp:23]   --->   Operation 34 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.61>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%i_V_1 = load i5 %i_V"   --->   Operation 35 'load' 'i_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.36ns)   --->   "%icmp_ln1073 = icmp_eq  i5 %i_V_1, i5 16"   --->   Operation 36 'icmp' 'icmp_ln1073' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.78ns)   --->   "%add_ln886 = add i5 %i_V_1, i5 1"   --->   Operation 38 'add' 'add_ln886' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln1073, void %for.body.split, void %for.end" [multi_core_multi_ram_ip.cpp:23]   --->   Operation 39 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln24 = specpipeline void @_ssdm_op_SpecPipeline, i32 10, i32 0, i32 0, i32 0, void @empty_0" [multi_core_multi_ram_ip.cpp:24]   --->   Operation 40 'specpipeline' 'specpipeline_ln24' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [multi_core_multi_ram_ip.cpp:15]   --->   Operation 41 'specloopname' 'specloopname_ln15' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%i0_V = trunc i5 %i_V_1"   --->   Operation 42 'trunc' 'i0_V' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%r_V = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %i_V_1, i32 1, i32 3"   --->   Operation 43 'partselect' 'r_V' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %select_ln1541, i32 4, i32 15"   --->   Operation 44 'partselect' 'tmp' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i3 %r_V" [multi_core_multi_ram_ip.cpp:34]   --->   Operation 45 'zext' 'zext_ln34' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i12.i1.i3.i2, i12 %tmp, i1 1, i3 %r_V, i2 0" [multi_core_multi_ram_ip.cpp:35]   --->   Operation 46 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i18 %shl_ln" [multi_core_multi_ram_ip.cpp:35]   --->   Operation 47 'zext' 'zext_ln35' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (3.52ns)   --->   "%add_ln35 = add i64 %zext_ln35, i64 %data_ram_read" [multi_core_multi_ram_ip.cpp:35]   --->   Operation 48 'add' 'add_ln35' <Predicate = (!icmp_ln1073)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%local_ram_addr = getelementptr i32 %local_ram, i64 0, i64 %zext_ln34" [multi_core_multi_ram_ip.cpp:34]   --->   Operation 49 'getelementptr' 'local_ram_addr' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln35, i32 2, i32 63" [multi_core_multi_ram_ip.cpp:35]   --->   Operation 50 'partselect' 'trunc_ln' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln35 = sext i62 %trunc_ln" [multi_core_multi_ram_ip.cpp:35]   --->   Operation 51 'sext' 'sext_ln35' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln35" [multi_core_multi_ram_ip.cpp:35]   --->   Operation 52 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %i0_V, void %if.then, void %if.else" [multi_core_multi_ram_ip.cpp:29]   --->   Operation 53 'br' 'br_ln29' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%local_value_load = load i32 %local_value" [multi_core_multi_ram_ip.cpp:30]   --->   Operation 54 'load' 'local_value_load' <Predicate = (!icmp_ln1073 & !i0_V)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (3.25ns)   --->   "%store_ln30 = store i32 %local_value_load, i15 %local_ram_addr" [multi_core_multi_ram_ip.cpp:30]   --->   Operation 55 'store' 'store_ln30' <Predicate = (!icmp_ln1073 & !i0_V)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32768> <RAM>
ST_2 : Operation 56 [2/2] (3.25ns)   --->   "%local_value_1 = load i15 %local_ram_addr" [multi_core_multi_ram_ip.cpp:34]   --->   Operation 56 'load' 'local_value_1' <Predicate = (!icmp_ln1073 & i0_V)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32768> <RAM>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 57 [1/1] (7.30ns)   --->   "%gmem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [multi_core_multi_ram_ip.cpp:31]   --->   Operation 57 'writereq' 'gmem_addr_req' <Predicate = (!icmp_ln1073 & !i0_V)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 58 [1/2] (3.25ns)   --->   "%local_value_1 = load i15 %local_ram_addr" [multi_core_multi_ram_ip.cpp:34]   --->   Operation 58 'load' 'local_value_1' <Predicate = (!icmp_ln1073 & i0_V)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32768> <RAM>
ST_3 : Operation 59 [7/7] (7.30ns)   --->   "%global_value_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [multi_core_multi_ram_ip.cpp:35]   --->   Operation 59 'readreq' 'global_value_2_req' <Predicate = (!icmp_ln1073 & i0_V)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln34 = store i32 %local_value_1, i32 %local_value" [multi_core_multi_ram_ip.cpp:34]   --->   Operation 60 'store' 'store_ln34' <Predicate = (!icmp_ln1073 & i0_V)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%global_value_load = load i32 %global_value" [multi_core_multi_ram_ip.cpp:31]   --->   Operation 61 'load' 'global_value_load' <Predicate = (!icmp_ln1073 & !i0_V)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (7.30ns)   --->   "%write_ln31 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr, i32 %global_value_load, i4 15" [multi_core_multi_ram_ip.cpp:31]   --->   Operation 62 'write' 'write_ln31' <Predicate = (!icmp_ln1073 & !i0_V)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 63 [6/7] (7.30ns)   --->   "%global_value_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [multi_core_multi_ram_ip.cpp:35]   --->   Operation 63 'readreq' 'global_value_2_req' <Predicate = (!icmp_ln1073 & i0_V)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 64 [5/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [multi_core_multi_ram_ip.cpp:31]   --->   Operation 64 'writeresp' 'gmem_addr_resp' <Predicate = (!icmp_ln1073 & !i0_V)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 65 [5/7] (7.30ns)   --->   "%global_value_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [multi_core_multi_ram_ip.cpp:35]   --->   Operation 65 'readreq' 'global_value_2_req' <Predicate = (!icmp_ln1073 & i0_V)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 66 [4/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [multi_core_multi_ram_ip.cpp:31]   --->   Operation 66 'writeresp' 'gmem_addr_resp' <Predicate = (!icmp_ln1073 & !i0_V)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 67 [4/7] (7.30ns)   --->   "%global_value_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [multi_core_multi_ram_ip.cpp:35]   --->   Operation 67 'readreq' 'global_value_2_req' <Predicate = (!icmp_ln1073 & i0_V)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 68 [3/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [multi_core_multi_ram_ip.cpp:31]   --->   Operation 68 'writeresp' 'gmem_addr_resp' <Predicate = (!icmp_ln1073 & !i0_V)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 69 [3/7] (7.30ns)   --->   "%global_value_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [multi_core_multi_ram_ip.cpp:35]   --->   Operation 69 'readreq' 'global_value_2_req' <Predicate = (!icmp_ln1073 & i0_V)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 70 [2/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [multi_core_multi_ram_ip.cpp:31]   --->   Operation 70 'writeresp' 'gmem_addr_resp' <Predicate = (!icmp_ln1073 & !i0_V)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 71 [2/7] (7.30ns)   --->   "%global_value_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [multi_core_multi_ram_ip.cpp:35]   --->   Operation 71 'readreq' 'global_value_2_req' <Predicate = (!icmp_ln1073 & i0_V)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 72 [1/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [multi_core_multi_ram_ip.cpp:31]   --->   Operation 72 'writeresp' 'gmem_addr_resp' <Predicate = (!icmp_ln1073 & !i0_V)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.inc" [multi_core_multi_ram_ip.cpp:32]   --->   Operation 73 'br' 'br_ln32' <Predicate = (!icmp_ln1073 & !i0_V)> <Delay = 0.00>
ST_9 : Operation 74 [1/7] (7.30ns)   --->   "%global_value_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [multi_core_multi_ram_ip.cpp:35]   --->   Operation 74 'readreq' 'global_value_2_req' <Predicate = (!icmp_ln1073 & i0_V)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 75 [1/1] (7.30ns)   --->   "%global_value_1 = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [multi_core_multi_ram_ip.cpp:35]   --->   Operation 75 'read' 'global_value_1' <Predicate = (!icmp_ln1073 & i0_V)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 1.58>
ST_11 : Operation 76 [1/1] (1.58ns)   --->   "%store_ln35 = store i32 %global_value_1, i32 %global_value" [multi_core_multi_ram_ip.cpp:35]   --->   Operation 76 'store' 'store_ln35' <Predicate = (!icmp_ln1073 & i0_V)> <Delay = 1.58>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 77 'br' 'br_ln0' <Predicate = (!icmp_ln1073 & i0_V)> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (1.58ns)   --->   "%store_ln23 = store i5 %add_ln886, i5 %i_V" [multi_core_multi_ram_ip.cpp:23]   --->   Operation 78 'store' 'store_ln23' <Predicate = (!icmp_ln1073)> <Delay = 1.58>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.body" [multi_core_multi_ram_ip.cpp:23]   --->   Operation 79 'br' 'br_ln23' <Predicate = (!icmp_ln1073)> <Delay = 0.00>

State 12 <SV = 2> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%ret_ln38 = ret" [multi_core_multi_ram_ip.cpp:38]   --->   Operation 80 'ret' 'ret_ln38' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.81ns
The critical path consists of the following:
	s_axi read operation ('ip_num', multi_core_multi_ram_ip.cpp:4) on port 'ip_num' (multi_core_multi_ram_ip.cpp:4) [20]  (1 ns)
	'select' operation ('select_ln1541') [22]  (0.805 ns)

 <State 2>: 4.62ns
The critical path consists of the following:
	'load' operation ('i.V') on local variable 'i.V' [28]  (0 ns)
	'add' operation ('add_ln35', multi_core_multi_ram_ip.cpp:35) [42]  (3.52 ns)
	blocking operation 1.1 ns on control path)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request operation ('global_value_2_req', multi_core_multi_ram_ip.cpp:35) on port 'gmem' (multi_core_multi_ram_ip.cpp:35) [58]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request operation ('global_value_2_req', multi_core_multi_ram_ip.cpp:35) on port 'gmem' (multi_core_multi_ram_ip.cpp:35) [58]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('global_value_2_req', multi_core_multi_ram_ip.cpp:35) on port 'gmem' (multi_core_multi_ram_ip.cpp:35) [58]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('global_value_2_req', multi_core_multi_ram_ip.cpp:35) on port 'gmem' (multi_core_multi_ram_ip.cpp:35) [58]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('global_value_2_req', multi_core_multi_ram_ip.cpp:35) on port 'gmem' (multi_core_multi_ram_ip.cpp:35) [58]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('global_value_2_req', multi_core_multi_ram_ip.cpp:35) on port 'gmem' (multi_core_multi_ram_ip.cpp:35) [58]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request operation ('global_value_2_req', multi_core_multi_ram_ip.cpp:35) on port 'gmem' (multi_core_multi_ram_ip.cpp:35) [58]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus read operation ('global_value', multi_core_multi_ram_ip.cpp:35) on port 'gmem' (multi_core_multi_ram_ip.cpp:35) [59]  (7.3 ns)

 <State 11>: 1.59ns
The critical path consists of the following:
	'store' operation ('store_ln23', multi_core_multi_ram_ip.cpp:23) of variable 'add_ln886' on local variable 'i.V' [64]  (1.59 ns)

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
