<def f='llvm/llvm/include/llvm/CodeGen/MachineMemOperand.h' l='256' ll='258' type='llvm::AtomicOrdering llvm::MachineMemOperand::getOrdering() const'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineMemOperand.h' l='275' u='c' c='_ZNK4llvm17MachineMemOperand8isAtomicEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineMemOperand.h' l='281' u='c' c='_ZNK4llvm17MachineMemOperand11isUnorderedEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineMemOperand.h' l='282' u='c' c='_ZNK4llvm17MachineMemOperand11isUnorderedEv'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineMemOperand.h' l='253'>/// Return the atomic ordering requirements for this memory operation. For
  /// cmpxchg atomic operations, return the atomic ordering requirements when
  /// store occurs.</doc>
<use f='llvm/llvm/include/llvm/CodeGen/SelectionDAGNodes.h' l='1311' u='c' c='_ZNK4llvm9MemSDNode11getOrderingEv'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='486' u='c' c='_ZN4llvm14CombinerHelper26matchCombineExtendingLoadsERNS_12MachineInstrERNS_14PreferredTupleE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='3539' u='c' c='_ZN4llvm14CombinerHelper18matchLoadOrCombineERNS_12MachineInstrERSt8functionIFvRNS_16MachineIRBuilderEEE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='3749' u='c' c='_ZN4llvm15LegalizerHelper20reduceLoadStoreWidthERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerInfo.cpp' l='511' u='c' c='_ZNK4llvm13LegalizerInfo9getActionERKNS_12MachineInstrERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MIRVRegNamerUtils.cpp' l='128' u='c' c='_ZN4llvm11VRegRenamer24getInstructionOpcodeHashB5cxx11ERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/MachineFunction.cpp' l='444' u='c' c='_ZN4llvm15MachineFunction20getMachineMemOperandEPKNS_17MachineMemOperandERNS_18MachinePointerInfoEm'/>
<use f='llvm/llvm/lib/CodeGen/MachineFunction.cpp' l='463' u='c' c='_ZN4llvm15MachineFunction20getMachineMemOperandEPKNS_17MachineMemOperandElm'/>
<use f='llvm/llvm/lib/CodeGen/MachineFunction.cpp' l='475' u='c' c='_ZN4llvm15MachineFunction20getMachineMemOperandEPKNS_17MachineMemOperandERKNS_9AAMDNodesE'/>
<use f='llvm/llvm/lib/CodeGen/MachineFunction.cpp' l='485' u='c' c='_ZN4llvm15MachineFunction20getMachineMemOperandEPKNS_17MachineMemOperandENS1_5FlagsE'/>
<use f='llvm/llvm/lib/CodeGen/MachineOperand.cpp' l='1106' u='c' c='_ZNK4llvm17MachineMemOperand5printERNS_11raw_ostreamERNS_17ModuleSlotTrackerERNS_15SmallVectorImplINS_9StringRefEEERKNS_11LLVMContextEPKNS_16MachineFr15543580'/>
<use f='llvm/llvm/lib/CodeGen/MachineOperand.cpp' l='1107' u='c' c='_ZNK4llvm17MachineMemOperand5printERNS_11raw_ostreamERNS_17ModuleSlotTrackerERNS_15SmallVectorImplINS_9StringRefEEERKNS_11LLVMContextEPKNS_16MachineFr15543580'/>
<use f='llvm/llvm/lib/CodeGen/MachineStableHash.cpp' l='185' u='c' c='_ZN4llvm15stableHashValueERKNS_12MachineInstrEbbb'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='16124' u='c' c='_ZL26ReplaceCMP_SWAP_128ResultsPN4llvm6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGEPKNS_16AArch64SubtargetE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/InstructionSelectorImpl.h' l='388' u='c' c='_ZNK4llvm19InstructionSelector17executeMatchTableERT_RNS_11SmallVectorINS_19MachineInstrBuilderELj4EEERNS0_12MatcherStateERKNS0_10ISelInfoTyIT0_T1_T2_3694218'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/InstructionSelectorImpl.h' l='406' u='c' c='_ZNK4llvm19InstructionSelector17executeMatchTableERT_RNS_11SmallVectorINS_19MachineInstrBuilderELj4EEERNS0_12MatcherStateERKNS0_10ISelInfoTyIT0_T1_T2_3694218'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/InstructionSelectorImpl.h' l='424' u='c' c='_ZNK4llvm19InstructionSelector17executeMatchTableERT_RNS_11SmallVectorINS_19MachineInstrBuilderELj4EEERNS0_12MatcherStateERKNS0_10ISelInfoTyIT0_T1_T2_3694218'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='2578' u='c' c='_ZN12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp' l='560' u='c' c='_ZNK12_GLOBAL__N_113SIMemOpAccess22constructFromMIWithMMOERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp' l='573' u='c' c='_ZNK12_GLOBAL__N_113SIMemOpAccess22constructFromMIWithMMOERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='1555' u='c' c='_ZNK4llvm20HexagonFrameLowering35processFunctionBeforeFrameFinalizedERNS_15MachineFunctionEPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='2955' u='c' c='_ZNK4llvm21HexagonTargetLowering18LowerUnalignedLoadENS_7SDValueERNS_12SelectionDAGE'/>
