# Reading F:/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# do top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying F:/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Omar/Documents/CSE\ 141L\ project {C:/Users/Omar/Documents/CSE 141L project/rf.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:13 on Dec 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Omar/Documents/CSE 141L project" C:/Users/Omar/Documents/CSE 141L project/rf.sv 
# -- Compiling module rf
# 
# Top level modules:
# 	rf
# End time: 12:11:13 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Omar/Documents/CSE\ 141L\ project {C:/Users/Omar/Documents/CSE 141L project/imem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:13 on Dec 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Omar/Documents/CSE 141L project" C:/Users/Omar/Documents/CSE 141L project/imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 12:11:13 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Omar/Documents/CSE\ 141L\ project {C:/Users/Omar/Documents/CSE 141L project/dmem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:13 on Dec 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Omar/Documents/CSE 141L project" C:/Users/Omar/Documents/CSE 141L project/dmem.sv 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 12:11:13 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Omar/Documents/CSE\ 141L\ project {C:/Users/Omar/Documents/CSE 141L project/definitions.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:13 on Dec 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Omar/Documents/CSE 141L project" C:/Users/Omar/Documents/CSE 141L project/definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 12:11:13 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Omar/Documents/CSE\ 141L\ project {C:/Users/Omar/Documents/CSE 141L project/pc.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:13 on Dec 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Omar/Documents/CSE 141L project" C:/Users/Omar/Documents/CSE 141L project/pc.sv 
# -- Compiling package pc_sv_unit
# -- Importing package definitions
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 12:11:13 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Omar/Documents/CSE\ 141L\ project {C:/Users/Omar/Documents/CSE 141L project/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:13 on Dec 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Omar/Documents/CSE 141L project" C:/Users/Omar/Documents/CSE 141L project/alu.sv 
# -- Compiling package alu_sv_unit
# -- Importing package definitions
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 12:11:13 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Omar/Documents/CSE\ 141L\ project {C:/Users/Omar/Documents/CSE 141L project/ctrl_dec.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:13 on Dec 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Omar/Documents/CSE 141L project" C:/Users/Omar/Documents/CSE 141L project/ctrl_dec.sv 
# -- Compiling package ctrl_dec_sv_unit
# -- Importing package definitions
# -- Compiling module ctrl_dec
# 
# Top level modules:
# 	ctrl_dec
# End time: 12:11:13 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Omar/Documents/CSE\ 141L\ project {C:/Users/Omar/Documents/CSE 141L project/top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:13 on Dec 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Omar/Documents/CSE 141L project" C:/Users/Omar/Documents/CSE 141L project/top.sv 
# -- Compiling package top_sv_unit
# -- Importing package definitions
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 12:11:13 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:33 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/alu.sv 
# ** Warning: C:/Users/Omar/Documents/CSE 141L project/alu.sv(3): (vlog-13233) Design unit "alu_sv_unit" already exists and will be overwritten. Design unit compiled with different set of options.
# -- Compiling package alu_sv_unit
# -- Importing package definitions
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 12:11:33 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/alu_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:33 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/alu_tb.sv 
# -- Compiling package alu_tb_sv_unit
# -- Importing package definitions
# -- Compiling module alu_tb
# 
# Top level modules:
# 	alu_tb
# End time: 12:11:33 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/ctrl_dec.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:33 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/ctrl_dec.sv 
# ** Warning: C:/Users/Omar/Documents/CSE 141L project/ctrl_dec.sv(4): (vlog-13233) Design unit "ctrl_dec_sv_unit" already exists and will be overwritten. Design unit compiled with different set of options.
# -- Compiling package ctrl_dec_sv_unit
# -- Importing package definitions
# -- Compiling module ctrl_dec
# 
# Top level modules:
# 	ctrl_dec
# End time: 12:11:33 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/ctrl_dec_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:33 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/ctrl_dec_tb.sv 
# -- Compiling package ctrl_dec_tb_sv_unit
# -- Importing package definitions
# -- Compiling module ctrl_dec_tb
# 
# Top level modules:
# 	ctrl_dec_tb
# End time: 12:11:33 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/definitions.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:33 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 12:11:33 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/dmem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:33 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/dmem.sv 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 12:11:33 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/imem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:33 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 12:11:33 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/ls_dec.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:33 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/ls_dec.sv 
# -- Compiling package ls_dec_sv_unit
# -- Importing package definitions
# -- Compiling module ls_dec
# 
# Top level modules:
# 	ls_dec
# End time: 12:11:33 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/lut_m.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:33 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/lut_m.sv 
# -- Compiling module lut_m
# ** Error: C:/Users/Omar/Documents/CSE 141L project/lut_m.sv(15): (vlog-2730) Undefined variable: 'kLDM'.
# ** Error: C:/Users/Omar/Documents/CSE 141L project/lut_m.sv(16): (vlog-2730) Undefined variable: 'kSTR'.
# End time: 12:11:33 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/lut_pc.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:33 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/lut_pc.sv 
# -- Compiling module lut_pc
# 
# Top level modules:
# 	lut_pc
# End time: 12:11:34 on Dec 03,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/pc.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:34 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/pc.sv 
# ** Warning: C:/Users/Omar/Documents/CSE 141L project/pc.sv(3): (vlog-13233) Design unit "pc_sv_unit" already exists and will be overwritten. Design unit compiled with different set of options.
# -- Compiling package pc_sv_unit
# -- Importing package definitions
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 12:11:34 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/rf.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:34 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/rf.sv 
# -- Compiling module rf
# 
# Top level modules:
# 	rf
# End time: 12:11:34 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/test_bench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:34 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/test_bench.sv 
# -- Compiling module test_bench
# 
# Top level modules:
# 	test_bench
# End time: 12:11:34 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:34 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/top.sv 
# ** Warning: C:/Users/Omar/Documents/CSE 141L project/top.sv(3): (vlog-13233) Design unit "top_sv_unit" already exists and will be overwritten. Design unit compiled with different set of options.
# -- Compiling package top_sv_unit
# -- Importing package definitions
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 12:11:34 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/TopLevel_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:34 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/TopLevel_tb.sv 
# -- Compiling module TopLevel_tb
# ** Warning: C:/Users/Omar/Documents/CSE 141L project/TopLevel_tb.sv(50): (vlog-2643) Unterminated string literal continues onto next line.
# 
# Top level modules:
# 	TopLevel_tb
# End time: 12:11:34 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim work.TopLevel_tb
# vsim work.TopLevel_tb 
# Start time: 12:11:36 on Dec 03,2018
# Loading sv_std.std
# Loading work.TopLevel_tb
# Loading work.definitions
# Loading work.top_sv_unit
# Loading work.top
# Loading work.pc_sv_unit
# Loading work.pc
# Loading work.imem
# ** Error: (vsim-13) Recompile work.ctrl_dec_sv_unit because work.definitions has changed.
# ** Error (suppressible): (vsim-12) Recompile work.ctrl_dec after work.ctrl_dec_sv_unit is recompiled.
# ** Error: (vsim-13) Recompile work.ctrl_dec because work.definitions has changed.
# Error loading design
# End time: 12:11:37 on Dec 03,2018, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:55 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/alu.sv 
# -- Compiling package alu_sv_unit
# -- Importing package definitions
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 12:11:55 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/alu_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:55 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/alu_tb.sv 
# -- Compiling package alu_tb_sv_unit
# -- Importing package definitions
# -- Compiling module alu_tb
# 
# Top level modules:
# 	alu_tb
# End time: 12:11:55 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/ctrl_dec.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:55 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/ctrl_dec.sv 
# -- Compiling package ctrl_dec_sv_unit
# -- Importing package definitions
# -- Compiling module ctrl_dec
# 
# Top level modules:
# 	ctrl_dec
# End time: 12:11:55 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/ctrl_dec_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:55 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/ctrl_dec_tb.sv 
# -- Compiling package ctrl_dec_tb_sv_unit
# -- Importing package definitions
# -- Compiling module ctrl_dec_tb
# 
# Top level modules:
# 	ctrl_dec_tb
# End time: 12:11:55 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/definitions.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:55 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 12:11:55 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/dmem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:55 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/dmem.sv 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 12:11:55 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/imem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:55 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 12:11:55 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/ls_dec.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:56 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/ls_dec.sv 
# -- Compiling package ls_dec_sv_unit
# -- Importing package definitions
# -- Compiling module ls_dec
# 
# Top level modules:
# 	ls_dec
# End time: 12:11:56 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/lut_m.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:56 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/lut_m.sv 
# -- Compiling module lut_m
# ** Error: C:/Users/Omar/Documents/CSE 141L project/lut_m.sv(15): (vlog-2730) Undefined variable: 'kLDM'.
# ** Error: C:/Users/Omar/Documents/CSE 141L project/lut_m.sv(16): (vlog-2730) Undefined variable: 'kSTR'.
# End time: 12:11:56 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/lut_pc.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:56 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/lut_pc.sv 
# -- Compiling module lut_pc
# 
# Top level modules:
# 	lut_pc
# End time: 12:11:56 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/pc.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:56 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/pc.sv 
# -- Compiling package pc_sv_unit
# -- Importing package definitions
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 12:11:56 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/rf.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:56 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/rf.sv 
# -- Compiling module rf
# 
# Top level modules:
# 	rf
# End time: 12:11:56 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/test_bench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:56 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/test_bench.sv 
# -- Compiling module test_bench
# 
# Top level modules:
# 	test_bench
# End time: 12:11:56 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:56 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/top.sv 
# -- Compiling package top_sv_unit
# -- Importing package definitions
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 12:11:56 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/TopLevel_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:56 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/TopLevel_tb.sv 
# -- Compiling module TopLevel_tb
# ** Warning: C:/Users/Omar/Documents/CSE 141L project/TopLevel_tb.sv(50): (vlog-2643) Unterminated string literal continues onto next line.
# 
# Top level modules:
# 	TopLevel_tb
# End time: 12:11:56 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim work.TopLevel_tb
# vsim work.TopLevel_tb 
# Start time: 12:11:59 on Dec 03,2018
# Loading sv_std.std
# Loading work.TopLevel_tb
# Loading work.definitions
# Loading work.top_sv_unit
# Loading work.top
# Loading work.pc_sv_unit
# Loading work.pc
# Loading work.imem
# Loading work.ctrl_dec_sv_unit
# Loading work.ctrl_dec
# Loading work.rf
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.dmem
run -all
#  r0 =   0 
#  r1 =   0 
#  r2 =   0 
#  r3 =   0 
#  
# 
# r4 =   0 
#  r5 =   0 
#  r6 =   0 
#  r7 =   0 
#  PC =   0
#  INSTR = 100000110
# 
#  r0 =   0 
#  r1 =   6 
#  r2 =   0 
#  r3 =   0 
#  
# 
# r4 =   0 
#  r5 =   0 
#  r6 =   0 
#  r7 =   0 
#  PC =   0
#  INSTR = 100000110
# 
#  r0 =   0 
#  r1 =   6 
#  r2 =   0 
#  r3 =   0 
#  
# 
# r4 =   0 
#  r5 =   0 
#  r6 =   0 
#  r7 =   0 
#  PC =   1
#  INSTR = 001001001
# 
#  r0 =   0 
#  r1 =  12 
#  r2 =   0 
#  r3 =   0 
#  
# 
# r4 =   0 
#  r5 =   0 
#  r6 =   0 
#  r7 =   0 
#  PC =   2
#  INSTR = 001101001
# 
#  r0 =   0 
#  r1 =  12 
#  r2 =   0 
#  r3 =   0 
#  
# 
# r4 =   0 
#  r5 =  12 
#  r6 =   0 
#  r7 =   0 
#  PC =   3
#  INSTR = 011010111
# 
#  r0 =   0 
#  r1 =  12 
#  r2 =   0 
#  r3 =   0 
#  
# 
# r4 =   0 
#  r5 = 192 
#  r6 =   0 
#  r7 =   0 
#  PC =   4
#  INSTR = 111101001
# 
#  r0 =   0 
#  r1 =  12 
#  r2 =   0 
#  r3 =   0 
#  
# 
# r4 =   0 
#  r5 = 192 
#  r6 =   0 
#  r7 =   0 
#  PC =  12
#  INSTR = 111111111
# 
# ** Note: $stop    : C:/Users/Omar/Documents/CSE 141L project/TopLevel_tb.sv(43)
#    Time: 75 ns  Iteration: 0  Instance: /TopLevel_tb
# Break in Module TopLevel_tb at C:/Users/Omar/Documents/CSE 141L project/TopLevel_tb.sv line 43
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:08 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/alu.sv 
# -- Compiling package alu_sv_unit
# -- Importing package definitions
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 12:15:08 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/alu_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:08 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/alu_tb.sv 
# -- Compiling package alu_tb_sv_unit
# -- Importing package definitions
# -- Compiling module alu_tb
# 
# Top level modules:
# 	alu_tb
# End time: 12:15:08 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/ctrl_dec.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:08 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/ctrl_dec.sv 
# -- Compiling package ctrl_dec_sv_unit
# -- Importing package definitions
# -- Compiling module ctrl_dec
# 
# Top level modules:
# 	ctrl_dec
# End time: 12:15:08 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/ctrl_dec_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:08 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/ctrl_dec_tb.sv 
# -- Compiling package ctrl_dec_tb_sv_unit
# -- Importing package definitions
# -- Compiling module ctrl_dec_tb
# 
# Top level modules:
# 	ctrl_dec_tb
# End time: 12:15:08 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/definitions.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:08 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 12:15:08 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/dmem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:08 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/dmem.sv 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 12:15:08 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/imem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:08 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 12:15:08 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/ls_dec.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:08 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/ls_dec.sv 
# -- Compiling package ls_dec_sv_unit
# -- Importing package definitions
# -- Compiling module ls_dec
# 
# Top level modules:
# 	ls_dec
# End time: 12:15:08 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/lut_m.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:08 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/lut_m.sv 
# -- Compiling module lut_m
# ** Error: C:/Users/Omar/Documents/CSE 141L project/lut_m.sv(15): (vlog-2730) Undefined variable: 'kLDM'.
# ** Error: C:/Users/Omar/Documents/CSE 141L project/lut_m.sv(16): (vlog-2730) Undefined variable: 'kSTR'.
# End time: 12:15:08 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/lut_pc.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:08 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/lut_pc.sv 
# -- Compiling module lut_pc
# 
# Top level modules:
# 	lut_pc
# End time: 12:15:08 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/pc.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:08 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/pc.sv 
# -- Compiling package pc_sv_unit
# -- Importing package definitions
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 12:15:08 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/rf.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:08 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/rf.sv 
# -- Compiling module rf
# 
# Top level modules:
# 	rf
# End time: 12:15:08 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/test_bench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:08 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/test_bench.sv 
# -- Compiling module test_bench
# 
# Top level modules:
# 	test_bench
# End time: 12:15:08 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:08 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/top.sv 
# -- Compiling package top_sv_unit
# -- Importing package definitions
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 12:15:08 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/TopLevel_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:08 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/TopLevel_tb.sv 
# -- Compiling module TopLevel_tb
# ** Warning: C:/Users/Omar/Documents/CSE 141L project/TopLevel_tb.sv(50): (vlog-2643) Unterminated string literal continues onto next line.
# 
# Top level modules:
# 	TopLevel_tb
# End time: 12:15:08 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:09 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/alu.sv 
# -- Compiling package alu_sv_unit
# -- Importing package definitions
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 12:15:09 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/alu_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:09 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/alu_tb.sv 
# -- Compiling package alu_tb_sv_unit
# -- Importing package definitions
# -- Compiling module alu_tb
# 
# Top level modules:
# 	alu_tb
# End time: 12:15:09 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/ctrl_dec.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:09 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/ctrl_dec.sv 
# -- Compiling package ctrl_dec_sv_unit
# -- Importing package definitions
# -- Compiling module ctrl_dec
# 
# Top level modules:
# 	ctrl_dec
# End time: 12:15:09 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/ctrl_dec_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:09 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/ctrl_dec_tb.sv 
# -- Compiling package ctrl_dec_tb_sv_unit
# -- Importing package definitions
# -- Compiling module ctrl_dec_tb
# 
# Top level modules:
# 	ctrl_dec_tb
# End time: 12:15:09 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/definitions.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:09 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 12:15:09 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/dmem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:09 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/dmem.sv 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 12:15:09 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/imem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:09 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 12:15:09 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/ls_dec.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:09 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/ls_dec.sv 
# -- Compiling package ls_dec_sv_unit
# -- Importing package definitions
# -- Compiling module ls_dec
# 
# Top level modules:
# 	ls_dec
# End time: 12:15:10 on Dec 03,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/lut_m.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:10 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/lut_m.sv 
# -- Compiling module lut_m
# ** Error: C:/Users/Omar/Documents/CSE 141L project/lut_m.sv(15): (vlog-2730) Undefined variable: 'kLDM'.
# ** Error: C:/Users/Omar/Documents/CSE 141L project/lut_m.sv(16): (vlog-2730) Undefined variable: 'kSTR'.
# End time: 12:15:10 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/lut_pc.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:10 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/lut_pc.sv 
# -- Compiling module lut_pc
# 
# Top level modules:
# 	lut_pc
# End time: 12:15:10 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/pc.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:10 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/pc.sv 
# -- Compiling package pc_sv_unit
# -- Importing package definitions
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 12:15:10 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/rf.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:10 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/rf.sv 
# -- Compiling module rf
# 
# Top level modules:
# 	rf
# End time: 12:15:10 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/test_bench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:10 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/test_bench.sv 
# -- Compiling module test_bench
# 
# Top level modules:
# 	test_bench
# End time: 12:15:10 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:10 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/top.sv 
# -- Compiling package top_sv_unit
# -- Importing package definitions
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 12:15:10 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/Omar/Documents/CSE 141L project/TopLevel_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:10 on Dec 03,2018
# vlog -reportprogress 300 -work work C:/Users/Omar/Documents/CSE 141L project/TopLevel_tb.sv 
# -- Compiling module TopLevel_tb
# ** Warning: C:/Users/Omar/Documents/CSE 141L project/TopLevel_tb.sv(50): (vlog-2643) Unterminated string literal continues onto next line.
# 
# Top level modules:
# 	TopLevel_tb
# End time: 12:15:10 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim work.TopLevel_tb
# End time: 12:15:21 on Dec 03,2018, Elapsed time: 0:03:22
# Errors: 4, Warnings: 2
# vsim work.TopLevel_tb 
# Start time: 12:15:21 on Dec 03,2018
# Loading sv_std.std
# Loading work.TopLevel_tb
# Loading work.definitions
# Loading work.top_sv_unit
# Loading work.top
# Loading work.pc_sv_unit
# Loading work.pc
# Loading work.imem
# Loading work.ctrl_dec_sv_unit
# Loading work.ctrl_dec
# Loading work.rf
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.dmem
run -all
#  r0 =   0 
#  r1 =   0 
#  r2 =   0 
#  r3 =   0 
#  
# 
# r4 =   0 
#  r5 =   0 
#  r6 =   0 
#  r7 =   0 
#  PC =   0
#  INSTR = 100000110
# 
#  r0 =   0 
#  r1 =   6 
#  r2 =   0 
#  r3 =   0 
#  
# 
# r4 =   0 
#  r5 =   0 
#  r6 =   0 
#  r7 =   0 
#  PC =   0
#  INSTR = 100000110
# 
#  r0 =   0 
#  r1 =   6 
#  r2 =   0 
#  r3 =   0 
#  
# 
# r4 =   0 
#  r5 =   0 
#  r6 =   0 
#  r7 =   0 
#  PC =   1
#  INSTR = 001001001
# 
#  r0 =   0 
#  r1 =  12 
#  r2 =   0 
#  r3 =   0 
#  
# 
# r4 =   0 
#  r5 =   0 
#  r6 =   0 
#  r7 =   0 
#  PC =   2
#  INSTR = 001101001
# 
#  r0 =   0 
#  r1 =  12 
#  r2 =   0 
#  r3 =   0 
#  
# 
# r4 =   0 
#  r5 =  12 
#  r6 =   0 
#  r7 =   0 
#  PC =   3
#  INSTR = 011010111
# 
#  r0 =   0 
#  r1 =  12 
#  r2 =   0 
#  r3 =   0 
#  
# 
# r4 =   0 
#  r5 = 192 
#  r6 =   0 
#  r7 =   0 
#  PC =   4
#  INSTR = 100000111
# 
#  r0 =   0 
#  r1 =   7 
#  r2 =   0 
#  r3 =   0 
#  
# 
# r4 =   0 
#  r5 = 192 
#  r6 =   0 
#  r7 =   0 
#  PC =   5
#  INSTR = 111101001
# 
#  r0 =   0 
#  r1 =   7 
#  r2 =   0 
#  r3 =   0 
#  
# 
# r4 =   0 
#  r5 = 192 
#  r6 =   0 
#  r7 =   0 
#  PC =   7
#  INSTR = 100001010
# 
#  r0 =   0 
#  r1 =  10 
#  r2 =   0 
#  r3 =   0 
#  
# 
# r4 =   0 
#  r5 = 192 
#  r6 =   0 
#  r7 =   0 
#  PC =   8
#  INSTR = 110001101
# 
#  r0 =   0 
#  r1 =  10 
#  r2 =   0 
#  r3 =   0 
#  
# 
# r4 =   0 
#  r5 = 192 
#  r6 =   0 
#  r7 =   0 
#  PC =   9
#  INSTR = 001001001
# 
#  r0 =   0 
#  r1 =  20 
#  r2 =   0 
#  r3 =   0 
#  
# 
# r4 =   0 
#  r5 = 192 
#  r6 =   0 
#  r7 =   0 
#  PC =  10
#  INSTR = 101001101
# 
#  r0 =   0 
#  r1 =  10 
#  r2 =   0 
#  r3 =   0 
#  
# 
# r4 =   0 
#  r5 = 192 
#  r6 =   0 
#  r7 =   0 
#  PC =  11
#  INSTR = 111111111
# 
# ** Note: $stop    : C:/Users/Omar/Documents/CSE 141L project/TopLevel_tb.sv(43)
#    Time: 125 ns  Iteration: 0  Instance: /TopLevel_tb
# Break in Module TopLevel_tb at C:/Users/Omar/Documents/CSE 141L project/TopLevel_tb.sv line 43
# End time: 12:16:43 on Dec 03,2018, Elapsed time: 0:01:22
# Errors: 0, Warnings: 0
