index	block	reg address	reg link	reg name	field name	field width	field offset	field position	field access	field formula	isdeterministic	type	istestmode	isotp	otpowner	otpkey	readback value	hw reset value	comments
1	HOST_INTERFACE	0X1400	html	HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_IDCODE_MAN_ID_0	IDCODE_MARKER	1	0	0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X1	
2	HOST_INTERFACE	0X1400	html	HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_IDCODE_MAN_ID_0	IDCODE_MAN_ID_0	7	1	7:1	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X48	
3	HOST_INTERFACE	0X1401	html	HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_IDCODE_MAN_ID_1	IDCODE_MAN_ID_1	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
4	HOST_INTERFACE	0X1402	html	HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_IDCODE_PART_NR_0	IDCODE_PART_NR_0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X63	
5	HOST_INTERFACE	0X1403	html	HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_IDCODE_PART_NR_1	IDCODE_PART_NR_1	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
6	HOST_INTERFACE	0X1404	html	HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_IDCODE_VERSION	IDCODE_VERSION	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X1	
7	HOST_INTERFACE	0X1405	html	HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_OTP_REV	OTP_REVISION	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_HOST_INTERFACE_OTP_REVISION_1	SOO	0X0	
8	HOST_INTERFACE	0X1405	html	HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_OTP_REV	OTP_CONSUMER	3	5	7:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_HOST_INTERFACE_OTP_CONSUMER_1	SOO	0X0	
9	HOST_INTERFACE	0X1406	html	HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_PLATFORM_ID	PLATFORM_ID	5	0	4:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_HOST_INTERFACE_PLATFORM_ID_2	SOO	0X0	
10	HOST_INTERFACE	0X1407	html	HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_CHIP_ID_0	CHIP_ID_0	8	0	7:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_HOST_INTERFACE_CHIP_ID_0_3	SOO	0X0	
11	HOST_INTERFACE	0X1408	html	HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_CHIP_ID_1	CHIP_ID_1	8	0	7:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_HOST_INTERFACE_CHIP_ID_1_4	SOO	0X1	
12	HOST_INTERFACE	0X1409	html	HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_CHIP_ID_2	CHIP_ID_2	8	0	7:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_HOST_INTERFACE_CHIP_ID_2_5	SOO	0X2	
13	HOST_INTERFACE	0X140A	html	HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_CHIP_ID_3	CHIP_ID_3	8	0	7:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_HOST_INTERFACE_CHIP_ID_3_6	SOO	0X3	
14	HOST_INTERFACE	0X140B	html	HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_CHIP_ID_4	CHIP_ID_4	8	0	7:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_HOST_INTERFACE_CHIP_ID_4_7	SOO	0X4	
15	HOST_INTERFACE	0X140C	html	HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_CHIP_ID_5	CHIP_ID_5	8	0	7:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_HOST_INTERFACE_CHIP_ID_5_8	SOO	0X5	
16	HOST_INTERFACE	0X140D	html	HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_CHIP_ID_6	CHIP_ID_6	8	0	7:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_HOST_INTERFACE_CHIP_ID_6_9	SOO	0X6	
17	HOST_INTERFACE	0X140E	html	HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_CHIP_ID_7	CHIP_ID_7	8	0	7:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_HOST_INTERFACE_CHIP_ID_7_10	SOO	0X7	
18	HOST_INTERFACE	0X141F	html	HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_SPMI_0LAT_REG_ADDR	ADDRESS_OF_0_LATENCY_REGISTERS	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
19	HOST_INTERFACE	0X1500	html	HOST_INTERFACE_SPMI_REGISTERS_SPMI_CTRL	SLAVE_ID	4	0	3:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_HOST_INTERFACE_SLAVE_ID_11	SOO	0XF	
20	HOST_INTERFACE	0X1500	html	HOST_INTERFACE_SPMI_REGISTERS_SPMI_CTRL	RCS_EN	1	4	4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_HOST_INTERFACE_RCS_EN_11	SOO	0X1	
21	HOST_INTERFACE	0X1501	html	HOST_INTERFACE_SPMI_REGISTERS_SPMI_REVISION	SPMI_REVISION	2	0	1:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X3	
22	HOST_INTERFACE	0X1502	html	HOST_INTERFACE_SPMI_REGISTERS_MASTER_HOST_ID	MASTER_HOST_ID	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_HOST_INTERFACE_MASTER_HOST_ID_12	SOO	0X0	
23	HOST_INTERFACE	0X1503	html	HOST_INTERFACE_SPMI_REGISTERS_READ_LATENCY	READ_LATENCY	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X18	
24	HOST_INTERFACE	0X1504	html	HOST_INTERFACE_SPMI_REGISTERS_INTERRUPT_ADDR	MASTER_WRITE_ADDRESS	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_HOST_INTERFACE_MASTER_WRITE_ADDRESS_13	SOO	0X0	
25	HOST_INTERFACE	0X1505	html	HOST_INTERFACE_SPMI_REGISTERS_INTERRUPT_OFFSET	OFFSET_VALUE	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_HOST_INTERFACE_OFFSET_VALUE_14	SOO	0X0	
26	HOST_INTERFACE	0X1506	html	HOST_INTERFACE_SPMI_REGISTERS_DEVICE_CAPABILITY_TYPE	DEVICE_CAPABILITY_TYPE	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X27	
27	HOST_INTERFACE	0X1507	html	HOST_INTERFACE_SPMI_REGISTERS_DEVICE_CAPABILITY_CMD	DEVICE_CAPABILITY_CMD	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X22	
28	HOST_INTERFACE	0X1508	html	HOST_INTERFACE_SPMI_REGISTERS_INTERRUPT_VW_ADDR	MASTER_WRITE_ADDRESS_FOR_VIRTUAL_WIRES	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_HOST_INTERFACE_MASTER_WRITE_ADDRESS_FOR_VIRTUAL_WIRES_15	SOO	0X1	
29	HOST_INTERFACE	0X1520	html	HOST_INTERFACE_SPMI_REGISTERS_ARB_REQ_HOLD_CTRL	SR_HOLD_EN	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_HOST_INTERFACE_SR_HOLD_EN_16	SOO	0X0	
30	HOST_INTERFACE	0X1520	html	HOST_INTERFACE_SPMI_REGISTERS_ARB_REQ_HOLD_CTRL	A_HOLD_EN	1	1	1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_HOST_INTERFACE_A_HOLD_EN_16	SOO	0X0	
31	HOST_INTERFACE	0X1521	html	HOST_INTERFACE_SPMI_REGISTERS_SPMI_DUAL_SLAVE_ID	SLAVE_ID2	4	0	3:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_HOST_INTERFACE_SLAVE_ID2_17	SOO	0X0	
32	HOST_INTERFACE	0X1521	html	HOST_INTERFACE_SPMI_REGISTERS_SPMI_DUAL_SLAVE_ID	SLAVE_ID2_EN	1	4	4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_HOST_INTERFACE_SLAVE_ID2_EN_17	SOO	0X0	
33	HOST_INTERFACE	0X1521	html	HOST_INTERFACE_SPMI_REGISTERS_SPMI_DUAL_SLAVE_ID	SLAVE_ID2_RCS	1	5	5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_HOST_INTERFACE_SLAVE_ID2_RCS_17	SOO	0X0	
34	HOST_INTERFACE	0X1521	html	HOST_INTERFACE_SPMI_REGISTERS_SPMI_DUAL_SLAVE_ID	SLAVE_ID2_GSID	1	6	6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_HOST_INTERFACE_SLAVE_ID2_GSID_17	SOO	0X0	
35	HOST_INTERFACE	0X1522	html	HOST_INTERFACE_SPMI_REGISTERS_ERROR_CTRL	TO_CRASH_EN	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_HOST_INTERFACE_TO_CRASH_EN_18	SOO	0X0	
36	HOST_INTERFACE	0X1522	html	HOST_INTERFACE_SPMI_REGISTERS_ERROR_CTRL	NACK_CRASH_EN	1	1	1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_HOST_INTERFACE_NACK_CRASH_EN_18	SOO	0X0	
37	HOST_INTERFACE	0X1522	html	HOST_INTERFACE_SPMI_REGISTERS_ERROR_CTRL	NACK_RETRY_CNT	2	2	3:2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_HOST_INTERFACE_NACK_RETRY_CNT_18	SOO	0X3	
38	HOST_INTERFACE	0X1522	html	HOST_INTERFACE_SPMI_REGISTERS_ERROR_CTRL	CMD_PARITY_CRASH_EN	1	4	4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_HOST_INTERFACE_CMD_PARITY_CRASH_EN_18	SOO	0X0	
39	HOST_INTERFACE	0X1523	html	HOST_INTERFACE_SPMI_REGISTERS_IRQ_ENABLE	IRQ_ENABLE	1	0	0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
40	HOST_INTERFACE	0X1524	html	HOST_INTERFACE_SPMI_REGISTERS_SPMI_ERR_EVENT	SCLK_TIMEOUT	1	0	0	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
41	HOST_INTERFACE	0X1524	html	HOST_INTERFACE_SPMI_REGISTERS_SPMI_ERR_EVENT	DATA_PARITY	1	1	1	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
42	HOST_INTERFACE	0X1524	html	HOST_INTERFACE_SPMI_REGISTERS_SPMI_ERR_EVENT	ADDR_PARITY	1	2	2	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
43	HOST_INTERFACE	0X1524	html	HOST_INTERFACE_SPMI_REGISTERS_SPMI_ERR_EVENT	CMD_PARITY	1	3	3	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
44	HOST_INTERFACE	0X1524	html	HOST_INTERFACE_SPMI_REGISTERS_SPMI_ERR_EVENT	UNKNOWN_CMD	1	4	4	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
45	HOST_INTERFACE	0X1524	html	HOST_INTERFACE_SPMI_REGISTERS_SPMI_ERR_EVENT	NACK_ON_MASTER_WRITE	1	5	5	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
46	HOST_INTERFACE	0X1524	html	HOST_INTERFACE_SPMI_REGISTERS_SPMI_ERR_EVENT	AHB_HRESP	1	6	6	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
47	HOST_INTERFACE	0X1524	html	HOST_INTERFACE_SPMI_REGISTERS_SPMI_ERR_EVENT	SPMI_INTERNAL_ERR	1	7	7	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
48	HOST_INTERFACE	0X1525	html	HOST_INTERFACE_SPMI_REGISTERS_SPMI_ERR_MASK	SCLK_TIMEOUT	1	0	0	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
49	HOST_INTERFACE	0X1525	html	HOST_INTERFACE_SPMI_REGISTERS_SPMI_ERR_MASK	DATA_PARITY	1	1	1	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
50	HOST_INTERFACE	0X1525	html	HOST_INTERFACE_SPMI_REGISTERS_SPMI_ERR_MASK	ADDR_PARITY	1	2	2	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
51	HOST_INTERFACE	0X1525	html	HOST_INTERFACE_SPMI_REGISTERS_SPMI_ERR_MASK	CMD_PARITY	1	3	3	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
52	HOST_INTERFACE	0X1525	html	HOST_INTERFACE_SPMI_REGISTERS_SPMI_ERR_MASK	UNKNOWN_CMD	1	4	4	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
53	HOST_INTERFACE	0X1525	html	HOST_INTERFACE_SPMI_REGISTERS_SPMI_ERR_MASK	NACK_ON_MASTER_WRITE	1	5	5	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
54	HOST_INTERFACE	0X1525	html	HOST_INTERFACE_SPMI_REGISTERS_SPMI_ERR_MASK	AHB_HRESP	1	6	6	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
55	HOST_INTERFACE	0X1525	html	HOST_INTERFACE_SPMI_REGISTERS_SPMI_ERR_MASK	SPMI_INTERNAL_ERR	1	7	7	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
56	HOST_INTERFACE	0X1527	html	HOST_INTERFACE_SPMI_REGISTERS_NACK_ERR_CNT	NACK_ERR_CNT	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
57	HOST_INTERFACE	0X1528	html	HOST_INTERFACE_SPMI_REGISTERS_SPMI_ERR_CNT	SPMI_ERR_CNT	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
58	HOST_INTERFACE	0X1529	html	HOST_INTERFACE_SPMI_REGISTERS_COUNTER_THRESH	COUNTER_THRESH	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_HOST_INTERFACE_COUNTER_THRESH_19	SOO	0XC1	
59	HOST_INTERFACE	0X152A	html	HOST_INTERFACE_SPMI_REGISTERS_INTERNAL_STATUS	SPMI_FSM	5	0	4:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
60	HOST_INTERFACE	0X152B	html	HOST_INTERFACE_SPMI_REGISTERS_INTERNAL_ERR	WFIFO_OVERFLOW	1	0	0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
61	HOST_INTERFACE	0X152B	html	HOST_INTERFACE_SPMI_REGISTERS_INTERNAL_ERR	WFIFO_UNDERFLOW	1	1	1	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
62	HOST_INTERFACE	0X152B	html	HOST_INTERFACE_SPMI_REGISTERS_INTERNAL_ERR	RFIFO_OVERFLOW	1	2	2	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
63	HOST_INTERFACE	0X152B	html	HOST_INTERFACE_SPMI_REGISTERS_INTERNAL_ERR	RFIFO_UNDERFLOW	1	3	3	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
64	HOST_INTERFACE	0X152C	html	HOST_INTERFACE_SPMI_REGISTERS_AHB_BAD_ADDR_LO	AHB_BAD_ADDR_LO	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
65	HOST_INTERFACE	0X152D	html	HOST_INTERFACE_SPMI_REGISTERS_AHB_BAD_ADDR_HI	AHB_BAD_ADDR_HI	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
66	HOST_INTERFACE	0X152E	html	HOST_INTERFACE_SPMI_REGISTERS_SPMI_MISC	FORCE_SPMI_ENABLE	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_HOST_INTERFACE_FORCE_SPMI_ENABLE_20	SOO	0X0	
67	HOST_INTERFACE	0X152E	html	HOST_INTERFACE_SPMI_REGISTERS_SPMI_MISC	FORCE_SPMI_ENABLE_VAL	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_HOST_INTERFACE_FORCE_SPMI_ENABLE_VAL_20	SOO	0X0	
68	HOST_INTERFACE	0X152E	html	HOST_INTERFACE_SPMI_REGISTERS_SPMI_MISC	FORCE_DISABLE_SPMI	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_HOST_INTERFACE_FORCE_DISABLE_SPMI_20	SOO	0X0	
69	HOST_INTERFACE	0X152F	html	HOST_INTERFACE_SPMI_REGISTERS_SPMI_TEST	FORCE_SDAT_OE	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_HOST_INTERFACE_FORCE_SDAT_OE_21	SOO	0X0	
70	HOST_INTERFACE	0X152F	html	HOST_INTERFACE_SPMI_REGISTERS_SPMI_TEST	FORCE_SDAT_OUT	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_HOST_INTERFACE_FORCE_SDAT_OUT_21	SOO	0X0	
71	HOST_INTERFACE	0X1600	html	HOST_INTERFACE_EVENT_HANDLER_EH_CONFIG	VW_MODE	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_HOST_INTERFACE_VW_MODE_22	SOO	0X0	
72	HOST_INTERFACE	0X1600	html	HOST_INTERFACE_EVENT_HANDLER_EH_CONFIG	LATE_UPDATE	1	1	1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_HOST_INTERFACE_LATE_UPDATE_22	SOO	0X1	
73	HOST_INTERFACE	0X1600	html	HOST_INTERFACE_EVENT_HANDLER_EH_CONFIG	DISABLE_RR	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_HOST_INTERFACE_DISABLE_RR_22	SOO	0X0	
74	HOST_INTERFACE	0X1601	html	HOST_INTERFACE_EVENT_HANDLER_VW_SOURCE_7_0	VW_SOURCE_7_0	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_HOST_INTERFACE_VW_SOURCE_7_0_23	SOO	0X0	
75	HOST_INTERFACE	0X1602	html	HOST_INTERFACE_EVENT_HANDLER_VW_SOURCE_15_8	VW_SOURCE_15_8	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_HOST_INTERFACE_VW_SOURCE_15_8_24	SOO	0X0	
76	HOST_INTERFACE	0X1603	html	HOST_INTERFACE_EVENT_HANDLER_VW_CM0P_7_0	VW_CM0P_7_0	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
77	HOST_INTERFACE	0X1604	html	HOST_INTERFACE_EVENT_HANDLER_VW_CM0P_15_8	VW_CM0P_15_8	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
78	HOST_INTERFACE	0X1605	html	HOST_INTERFACE_EVENT_HANDLER_EH_EVT_REQ	EH_EVT_REQ	8	0	7:0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
79	HOST_INTERFACE	0X1606	html	HOST_INTERFACE_EVENT_HANDLER_VW_LO_EVT_REQ	VW_LO_EVT_REQ	4	0	3:0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
80	HOST_INTERFACE	0X1607	html	HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO_REG_EVT7_EVT0	EVT_PRIO_REG_EVT7_EVT0	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_HOST_INTERFACE_EVT_PRIO_REG_EVT7_EVT0_25	SOO	0X0	
81	HOST_INTERFACE	0X1608	html	HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO_REG_EVT15_EVT8	EVT_PRIO_REG_EVT15_EVT8	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_HOST_INTERFACE_EVT_PRIO_REG_EVT15_EVT8_26	SOO	0X0	
82	HOST_INTERFACE	0X1609	html	HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO_REG_EVT23_EVT16	EVT_PRIO_REG_EVT23_EVT16	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_HOST_INTERFACE_EVT_PRIO_REG_EVT23_EVT16_27	SOO	0X0	
83	HOST_INTERFACE	0X160A	html	HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO_REG_EVT31_EVT24	EVT_PRIO_REG_EVT31_EVT24	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_HOST_INTERFACE_EVT_PRIO_REG_EVT31_EVT24_28	SOO	0X0	
84	HOST_INTERFACE	0X160B	html	HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO_REG_EVT39_EVT32	EVT_PRIO_REG_EVT39_EVT32	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_HOST_INTERFACE_EVT_PRIO_REG_EVT39_EVT32_29	SOO	0X0	
85	HOST_INTERFACE	0X160C	html	HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO_REG_EVT47_EVT40	EVT_PRIO_REG_EVT47_EVT40	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_HOST_INTERFACE_EVT_PRIO_REG_EVT47_EVT40_30	SOO	0X0	
86	HOST_INTERFACE	0X160D	html	HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO_REG_EVT55_EVT48	EVT_PRIO_REG_EVT55_EVT48	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_HOST_INTERFACE_EVT_PRIO_REG_EVT55_EVT48_31	SOO	0X0	
87	HOST_INTERFACE	0X160E	html	HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO_REG_EVT63_EVT56	EVT_PRIO_REG_EVT63_EVT56	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_HOST_INTERFACE_EVT_PRIO_REG_EVT63_EVT56_32	SOO	0X0	
88	HOST_INTERFACE	0X160F	html	HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO_REG_EVT199_EVT192	EVT_PRIO_REG_EVT199_EVT192	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_HOST_INTERFACE_EVT_PRIO_REG_EVT199_EVT192_33	SOO	0X0	
89	HOST_INTERFACE	0X1610	html	HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO_REG_EVT207_EVT200	EVT_PRIO_REG_EVT207_EVT200	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_HOST_INTERFACE_EVT_PRIO_REG_EVT207_EVT200_34	SOO	0X0	
90	HOST_INTERFACE	0X1611	html	HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO_REG_EVT215_EVT208	EVT_PRIO_REG_EVT215_EVT208	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_HOST_INTERFACE_EVT_PRIO_REG_EVT215_EVT208_35	SOO	0X0	
91	HOST_INTERFACE	0X1612	html	HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO_REG_EVT223_EVT216	EVT_PRIO_REG_EVT223_EVT216	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_HOST_INTERFACE_EVT_PRIO_REG_EVT223_EVT216_36	SOO	0X0	
92	HOST_INTERFACE	0X1613	html	HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO_REG_EVT231_EVT224	EVT_PRIO_REG_EVT231_EVT224	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_HOST_INTERFACE_EVT_PRIO_REG_EVT231_EVT224_37	SOO	0X0	
93	HOST_INTERFACE	0X1614	html	HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO_REG_EVT239_EVT232	EVT_PRIO_REG_EVT239_EVT232	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_HOST_INTERFACE_EVT_PRIO_REG_EVT239_EVT232_38	SOO	0X0	
94	HOST_INTERFACE	0X1615	html	HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO2_REG_EVT7_EVT0	EVT_PRIO2_REG_EVT7_EVT0	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_HOST_INTERFACE_EVT_PRIO2_REG_EVT7_EVT0_39	SOO	0X0	
95	HOST_INTERFACE	0X1616	html	HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO2_REG_EVT15_EVT8	EVT_PRIO2_REG_EVT15_EVT8	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_HOST_INTERFACE_EVT_PRIO2_REG_EVT15_EVT8_40	SOO	0X0	
96	HOST_INTERFACE	0X1617	html	HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO2_REG_EVT23_EVT16	EVT_PRIO2_REG_EVT23_EVT16	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_HOST_INTERFACE_EVT_PRIO2_REG_EVT23_EVT16_41	SOO	0X0	
97	HOST_INTERFACE	0X1618	html	HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO2_REG_EVT31_EVT24	EVT_PRIO2_REG_EVT31_EVT24	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_HOST_INTERFACE_EVT_PRIO2_REG_EVT31_EVT24_42	SOO	0X0	
98	HOST_INTERFACE	0X1619	html	HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO2_REG_EVT39_EVT32	EVT_PRIO2_REG_EVT39_EVT32	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_HOST_INTERFACE_EVT_PRIO2_REG_EVT39_EVT32_43	SOO	0X0	
99	HOST_INTERFACE	0X161A	html	HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO2_REG_EVT47_EVT40	EVT_PRIO2_REG_EVT47_EVT40	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_HOST_INTERFACE_EVT_PRIO2_REG_EVT47_EVT40_44	SOO	0X0	
100	HOST_INTERFACE	0X161B	html	HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO2_REG_EVT55_EVT48	EVT_PRIO2_REG_EVT55_EVT48	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_HOST_INTERFACE_EVT_PRIO2_REG_EVT55_EVT48_45	SOO	0X0	
101	HOST_INTERFACE	0X161C	html	HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO2_REG_EVT63_EVT56	EVT_PRIO2_REG_EVT63_EVT56	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_HOST_INTERFACE_EVT_PRIO2_REG_EVT63_EVT56_46	SOO	0X0	
102	HOST_INTERFACE	0X161D	html	HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO2_REG_EVT199_EVT192	EVT_PRIO2_REG_EVT199_EVT192	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_HOST_INTERFACE_EVT_PRIO2_REG_EVT199_EVT192_47	SOO	0X0	
103	HOST_INTERFACE	0X161E	html	HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO2_REG_EVT207_EVT200	EVT_PRIO2_REG_EVT207_EVT200	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_HOST_INTERFACE_EVT_PRIO2_REG_EVT207_EVT200_48	SOO	0X0	
104	HOST_INTERFACE	0X161F	html	HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO2_REG_EVT215_EVT208	EVT_PRIO2_REG_EVT215_EVT208	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_HOST_INTERFACE_EVT_PRIO2_REG_EVT215_EVT208_49	SOO	0X0	
105	HOST_INTERFACE	0X1620	html	HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO2_REG_EVT223_EVT216	EVT_PRIO2_REG_EVT223_EVT216	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_HOST_INTERFACE_EVT_PRIO2_REG_EVT223_EVT216_50	SOO	0X0	
106	HOST_INTERFACE	0X1621	html	HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO2_REG_EVT231_EVT224	EVT_PRIO2_REG_EVT231_EVT224	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_HOST_INTERFACE_EVT_PRIO2_REG_EVT231_EVT224_51	SOO	0X0	
107	HOST_INTERFACE	0X1622	html	HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO2_REG_EVT239_EVT232	EVT_PRIO2_REG_EVT239_EVT232	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_HOST_INTERFACE_EVT_PRIO2_REG_EVT239_EVT232_52	SOO	0X0	
108	HOST_INTERFACE	0X1623	html	HOST_INTERFACE_EVENT_HANDLER_VW_MASK_7_0	VW_MASK_7_0	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_HOST_INTERFACE_VW_MASK_7_0_53	SOO	0X0	
109	HOST_INTERFACE	0X1624	html	HOST_INTERFACE_EVENT_HANDLER_VW_MASK_15_8	VW_MASK_15_8	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_HOST_INTERFACE_VW_MASK_15_8_54	SOO	0X0	
110	HOST_INTERFACE	0X1625	html	HOST_INTERFACE_EVENT_HANDLER_PENDING_EVT_DBG_7_0	PENDING_EVT_DBG_7_0	8	0	7:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
111	HOST_INTERFACE	0X1626	html	HOST_INTERFACE_EVENT_HANDLER_PENDING_EVT_DBG_15_8	PENDING_EVT_DBG_15_8	8	0	7:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
112	HOST_INTERFACE	0X1627	html	HOST_INTERFACE_EVENT_HANDLER_PENDING_EVT_DBG_23_16	PENDING_EVT_DBG_23_16	8	0	7:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
113	HOST_INTERFACE	0X1628	html	HOST_INTERFACE_EVENT_HANDLER_PENDING_EVT_DBG_31_24	PENDING_EVT_DBG_31_24	8	0	7:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
114	HOST_INTERFACE	0X1629	html	HOST_INTERFACE_EVENT_HANDLER_PENDING_EVT_DBG_39_32	PENDING_EVT_DBG_39_32	8	0	7:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
115	HOST_INTERFACE	0X162A	html	HOST_INTERFACE_EVENT_HANDLER_PENDING_EVT_DBG_47_40	PENDING_EVT_DBG_47_40	8	0	7:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
116	HOST_INTERFACE	0X162B	html	HOST_INTERFACE_EVENT_HANDLER_PENDING_EVT_DBG_55_48	PENDING_EVT_DBG_55_48	8	0	7:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
117	HOST_INTERFACE	0X162C	html	HOST_INTERFACE_EVENT_HANDLER_PENDING_EVT_DBG_63_56	PENDING_EVT_DBG_63_56	8	0	7:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
118	HOST_INTERFACE	0X162D	html	HOST_INTERFACE_EVENT_HANDLER_PENDING_EVT_DBG_199_192	PENDING_EVT_DBG_199_192	8	0	7:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
119	HOST_INTERFACE	0X162E	html	HOST_INTERFACE_EVENT_HANDLER_PENDING_EVT_DBG_207_200	PENDING_EVT_DBG_207_200	8	0	7:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
120	HOST_INTERFACE	0X162F	html	HOST_INTERFACE_EVENT_HANDLER_PENDING_EVT_DBG_215_208	PENDING_EVT_DBG_215_208	8	0	7:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
121	HOST_INTERFACE	0X1630	html	HOST_INTERFACE_EVENT_HANDLER_PENDING_EVT_DBG_223_216	PENDING_EVT_DBG_223_216	8	0	7:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
122	HOST_INTERFACE	0X1631	html	HOST_INTERFACE_EVENT_HANDLER_PENDING_EVT_DBG_231_224	PENDING_EVT_DBG_231_224	8	0	7:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
123	HOST_INTERFACE	0X1632	html	HOST_INTERFACE_EVENT_HANDLER_PENDING_EVT_DBG_239_232	PENDING_EVT_DBG_239_232	8	0	7:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
124	HOST_INTERFACE	0X1633	html	HOST_INTERFACE_EVENT_HANDLER_PENDING_VW_LO_DBG_7_0	PENDING_VW_LO_DBG_7_0	8	0	7:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
125	HOST_INTERFACE	0X1634	html	HOST_INTERFACE_EVENT_HANDLER_PENDING_VW_LO_DBG_15_8	PENDING_VW_LO_DBG_15_8	8	0	7:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
126	GPIO	0X1800	html	GPIO_GCB_EVENT1	EVT_BUTTON1	1	0	0	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
127	GPIO	0X1800	html	GPIO_GCB_EVENT1	EVT_BUTTON2	1	1	1	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
128	GPIO	0X1800	html	GPIO_GCB_EVENT1	EVT_BUTTON3	1	2	2	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
129	GPIO	0X1800	html	GPIO_GCB_EVENT1	EVT_BUTTON4	1	3	3	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
130	GPIO	0X1800	html	GPIO_GCB_EVENT1	EVT_DBLCLICK	1	5	5	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
131	GPIO	0X1801	html	GPIO_GCB_EVENT2	EVT_GPIO1	1	0	0	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
132	GPIO	0X1801	html	GPIO_GCB_EVENT2	EVT_GPIO2	1	1	1	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
133	GPIO	0X1801	html	GPIO_GCB_EVENT2	EVT_GPIO3	1	2	2	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
134	GPIO	0X1801	html	GPIO_GCB_EVENT2	EVT_GPIO4	1	3	3	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
135	GPIO	0X1801	html	GPIO_GCB_EVENT2	EVT_GPIO5	1	4	4	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
136	GPIO	0X1801	html	GPIO_GCB_EVENT2	EVT_GPIO6	1	5	5	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
137	GPIO	0X1801	html	GPIO_GCB_EVENT2	EVT_GPIO7	1	6	6	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
138	GPIO	0X1801	html	GPIO_GCB_EVENT2	EVT_GPIO8	1	7	7	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
139	GPIO	0X1802	html	GPIO_GCB_EVENT3	EVT_GPIO9	1	0	0	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
140	GPIO	0X1802	html	GPIO_GCB_EVENT3	EVT_GPIO10	1	1	1	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
141	GPIO	0X1802	html	GPIO_GCB_EVENT3	EVT_GPIO11	1	2	2	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
142	GPIO	0X1802	html	GPIO_GCB_EVENT3	EVT_GPIO12	1	3	3	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
143	GPIO	0X1802	html	GPIO_GCB_EVENT3	EVT_GPIO13	1	4	4	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
144	GPIO	0X1802	html	GPIO_GCB_EVENT3	EVT_GPIO14	1	5	5	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
145	GPIO	0X1802	html	GPIO_GCB_EVENT3	EVT_GPIO15	1	6	6	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
146	GPIO	0X1802	html	GPIO_GCB_EVENT3	EVT_GPIO16	1	7	7	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
147	GPIO	0X1803	html	GPIO_GCB_EVENT4	EVT_GPIO17	1	0	0	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
148	GPIO	0X1803	html	GPIO_GCB_EVENT4	EVT_GPIO18	1	1	1	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
149	GPIO	0X1803	html	GPIO_GCB_EVENT4	EVT_GPIO19	1	2	2	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
150	GPIO	0X1803	html	GPIO_GCB_EVENT4	EVT_GPIO20	1	3	3	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
151	GPIO	0X1803	html	GPIO_GCB_EVENT4	EVT_GPIO21	1	4	4	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
152	GPIO	0X1803	html	GPIO_GCB_EVENT4	EVT_GPIO22	1	5	5	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
153	GPIO	0X1803	html	GPIO_GCB_EVENT4	EVT_GPIO23	1	6	6	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
154	GPIO	0X1804	html	GPIO_GCB_EVENT5	EVT_GPIO24	1	0	0	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
155	GPIO	0X1804	html	GPIO_GCB_EVENT5	EVT_GPIO25	1	1	1	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
156	GPIO	0X1804	html	GPIO_GCB_EVENT5	EVT_GPIO26	1	2	2	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
157	GPIO	0X1804	html	GPIO_GCB_EVENT5	EVT_GPIO27	1	3	3	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
158	GPIO	0X1805	html	GPIO_GCB_EVENT6	EVT_VDDMAIN_UVWARN	1	3	3	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
159	GPIO	0X1805	html	GPIO_GCB_EVENT6	EVT_CPU_TRIG0	1	4	4	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
160	GPIO	0X1805	html	GPIO_GCB_EVENT6	EVT_CPU_TRIG1	1	5	5	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
161	GPIO	0X1805	html	GPIO_GCB_EVENT6	EVT_GPU_TRIG0	1	6	6	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
162	GPIO	0X1805	html	GPIO_GCB_EVENT6	EVT_GPU_TRIG1	1	7	7	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
163	GPIO	0X1806	html	GPIO_GCB_EVENT7	EVT_REQUEST_DFU	1	0	0	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
164	GPIO	0X1807	html	GPIO_GCB_STATUS1	STA_BUTTON1	1	0	0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
165	GPIO	0X1807	html	GPIO_GCB_STATUS1	STA_BUTTON2	1	1	1	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
166	GPIO	0X1807	html	GPIO_GCB_STATUS1	STA_BUTTON3	1	2	2	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
167	GPIO	0X1807	html	GPIO_GCB_STATUS1	STA_BUTTON4	1	3	3	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
168	GPIO	0X1808	html	GPIO_GCB_STATUS2	STA_GPIO1	1	0	0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
169	GPIO	0X1808	html	GPIO_GCB_STATUS2	STA_GPIO2	1	1	1	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
170	GPIO	0X1808	html	GPIO_GCB_STATUS2	STA_GPIO3	1	2	2	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
171	GPIO	0X1808	html	GPIO_GCB_STATUS2	STA_GPIO4	1	3	3	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
172	GPIO	0X1808	html	GPIO_GCB_STATUS2	STA_GPIO5	1	4	4	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
173	GPIO	0X1808	html	GPIO_GCB_STATUS2	STA_GPIO6	1	5	5	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
174	GPIO	0X1808	html	GPIO_GCB_STATUS2	STA_GPIO7	1	6	6	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
175	GPIO	0X1808	html	GPIO_GCB_STATUS2	STA_GPIO8	1	7	7	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
176	GPIO	0X1809	html	GPIO_GCB_STATUS3	STA_GPIO9	1	0	0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
177	GPIO	0X1809	html	GPIO_GCB_STATUS3	STA_GPIO10	1	1	1	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
178	GPIO	0X1809	html	GPIO_GCB_STATUS3	STA_GPIO11	1	2	2	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
179	GPIO	0X1809	html	GPIO_GCB_STATUS3	STA_GPIO12	1	3	3	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
180	GPIO	0X1809	html	GPIO_GCB_STATUS3	STA_GPIO13	1	4	4	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
181	GPIO	0X1809	html	GPIO_GCB_STATUS3	STA_GPIO14	1	5	5	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
182	GPIO	0X1809	html	GPIO_GCB_STATUS3	STA_GPIO15	1	6	6	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
183	GPIO	0X1809	html	GPIO_GCB_STATUS3	STA_GPIO16	1	7	7	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
184	GPIO	0X180A	html	GPIO_GCB_STATUS4	STA_GPIO17	1	0	0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
185	GPIO	0X180A	html	GPIO_GCB_STATUS4	STA_GPIO18	1	1	1	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
186	GPIO	0X180A	html	GPIO_GCB_STATUS4	STA_GPIO19	1	2	2	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
187	GPIO	0X180A	html	GPIO_GCB_STATUS4	STA_GPIO20	1	3	3	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
188	GPIO	0X180A	html	GPIO_GCB_STATUS4	STA_GPIO21	1	4	4	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
189	GPIO	0X180A	html	GPIO_GCB_STATUS4	STA_GPIO22	1	5	5	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
190	GPIO	0X180A	html	GPIO_GCB_STATUS4	STA_GPIO23	1	6	6	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
191	GPIO	0X180B	html	GPIO_GCB_STATUS5	STA_GPIO24	1	0	0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
192	GPIO	0X180B	html	GPIO_GCB_STATUS5	STA_GPIO25	1	1	1	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
193	GPIO	0X180B	html	GPIO_GCB_STATUS5	STA_GPIO26	1	2	2	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
194	GPIO	0X180B	html	GPIO_GCB_STATUS5	STA_GPIO27	1	3	3	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
195	GPIO	0X180D	html	GPIO_GCB_STATUS7	STA_REQUEST_DFU	1	0	0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
196	GPIO	0X180E	html	GPIO_GCB_IRQ_MASK_EVENT1	MSK_BUTTON1	1	0	0	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
197	GPIO	0X180E	html	GPIO_GCB_IRQ_MASK_EVENT1	MSK_BUTTON2	1	1	1	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
198	GPIO	0X180E	html	GPIO_GCB_IRQ_MASK_EVENT1	MSK_BUTTON3	1	2	2	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
199	GPIO	0X180E	html	GPIO_GCB_IRQ_MASK_EVENT1	MSK_BUTTON4	1	3	3	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
200	GPIO	0X180E	html	GPIO_GCB_IRQ_MASK_EVENT1	MSK_DBLCLICK	1	5	5	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
201	GPIO	0X180F	html	GPIO_GCB_IRQ_MASK_EVENT2	MSK_GPIO1	1	0	0	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
202	GPIO	0X180F	html	GPIO_GCB_IRQ_MASK_EVENT2	MSK_GPIO2	1	1	1	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
203	GPIO	0X180F	html	GPIO_GCB_IRQ_MASK_EVENT2	MSK_GPIO3	1	2	2	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
204	GPIO	0X180F	html	GPIO_GCB_IRQ_MASK_EVENT2	MSK_GPIO4	1	3	3	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
205	GPIO	0X180F	html	GPIO_GCB_IRQ_MASK_EVENT2	MSK_GPIO5	1	4	4	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
206	GPIO	0X180F	html	GPIO_GCB_IRQ_MASK_EVENT2	MSK_GPIO6	1	5	5	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
207	GPIO	0X180F	html	GPIO_GCB_IRQ_MASK_EVENT2	MSK_GPIO7	1	6	6	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
208	GPIO	0X180F	html	GPIO_GCB_IRQ_MASK_EVENT2	MSK_GPIO8	1	7	7	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
209	GPIO	0X1810	html	GPIO_GCB_IRQ_MASK_EVENT3	MSK_GPIO9	1	0	0	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
210	GPIO	0X1810	html	GPIO_GCB_IRQ_MASK_EVENT3	MSK_GPIO10	1	1	1	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
211	GPIO	0X1810	html	GPIO_GCB_IRQ_MASK_EVENT3	MSK_GPIO11	1	2	2	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
212	GPIO	0X1810	html	GPIO_GCB_IRQ_MASK_EVENT3	MSK_GPIO12	1	3	3	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
213	GPIO	0X1810	html	GPIO_GCB_IRQ_MASK_EVENT3	MSK_GPIO13	1	4	4	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
214	GPIO	0X1810	html	GPIO_GCB_IRQ_MASK_EVENT3	MSK_GPIO14	1	5	5	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
215	GPIO	0X1810	html	GPIO_GCB_IRQ_MASK_EVENT3	MSK_GPIO15	1	6	6	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
216	GPIO	0X1810	html	GPIO_GCB_IRQ_MASK_EVENT3	MSK_GPIO16	1	7	7	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
217	GPIO	0X1811	html	GPIO_GCB_IRQ_MASK_EVENT4	MSK_GPIO17	1	0	0	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
218	GPIO	0X1811	html	GPIO_GCB_IRQ_MASK_EVENT4	MSK_GPIO18	1	1	1	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
219	GPIO	0X1811	html	GPIO_GCB_IRQ_MASK_EVENT4	MSK_GPIO19	1	2	2	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
220	GPIO	0X1811	html	GPIO_GCB_IRQ_MASK_EVENT4	MSK_GPIO20	1	3	3	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
221	GPIO	0X1811	html	GPIO_GCB_IRQ_MASK_EVENT4	MSK_GPIO21	1	4	4	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
222	GPIO	0X1811	html	GPIO_GCB_IRQ_MASK_EVENT4	MSK_GPIO22	1	5	5	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
223	GPIO	0X1811	html	GPIO_GCB_IRQ_MASK_EVENT4	MSK_GPIO23	1	6	6	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
224	GPIO	0X1812	html	GPIO_GCB_IRQ_MASK_EVENT5	MSK_GPIO24	1	0	0	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
225	GPIO	0X1812	html	GPIO_GCB_IRQ_MASK_EVENT5	MSK_GPIO25	1	1	1	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
226	GPIO	0X1812	html	GPIO_GCB_IRQ_MASK_EVENT5	MSK_GPIO26	1	2	2	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
227	GPIO	0X1812	html	GPIO_GCB_IRQ_MASK_EVENT5	MSK_GPIO27	1	3	3	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
228	GPIO	0X1813	html	GPIO_GCB_IRQ_MASK_EVENT6	MSK_VDDMAIN_UVWARN	1	3	3	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
229	GPIO	0X1813	html	GPIO_GCB_IRQ_MASK_EVENT6	MSK_CPU_TRIG0	1	4	4	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
230	GPIO	0X1813	html	GPIO_GCB_IRQ_MASK_EVENT6	MSK_CPU_TRIG1	1	5	5	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
231	GPIO	0X1813	html	GPIO_GCB_IRQ_MASK_EVENT6	MSK_GPU_TRIG0	1	6	6	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
232	GPIO	0X1813	html	GPIO_GCB_IRQ_MASK_EVENT6	MSK_GPU_TRIG1	1	7	7	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
233	GPIO	0X1814	html	GPIO_GCB_IRQ_MASK_EVENT7	REQUEST_DFU_DEB_MASK	1	0	0	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
234	GPIO	0X1815	html	GPIO_GCB_IO_CONDITIONER_OUT_CFG1	CONDITIONER_VDD_BOOST_UVLO_L_OUTEN	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_VDD_BOOST_UVLO_L_OUTEN_55	SOO	0X0	
235	GPIO	0X1815	html	GPIO_GCB_IO_CONDITIONER_OUT_CFG1	CONDITIONER_CPU_TRIGGER0_L_OUTEN	1	1	1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_CPU_TRIGGER0_L_OUTEN_55	SOO	0X0	
236	GPIO	0X1815	html	GPIO_GCB_IO_CONDITIONER_OUT_CFG1	CONDITIONER_CPU_TRIGGER1_L_OUTEN	1	2	2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_CPU_TRIGGER1_L_OUTEN_55	SOO	0X0	
237	GPIO	0X1815	html	GPIO_GCB_IO_CONDITIONER_OUT_CFG1	CONDITIONER_GPU_TRIGGER0_L_OUTEN	1	3	3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPU_TRIGGER0_L_OUTEN_55	SOO	0X0	
238	GPIO	0X1815	html	GPIO_GCB_IO_CONDITIONER_OUT_CFG1	CONDITIONER_GPU_TRIGGER1_L_OUTEN	1	4	4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPU_TRIGGER1_L_OUTEN_55	SOO	0X0	
239	GPIO	0X1815	html	GPIO_GCB_IO_CONDITIONER_OUT_CFG1	CONDITIONER_VDDMAIN_UVWARN_L_OUTEN	1	5	5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_VDDMAIN_UVWARN_L_OUTEN_55	SOO	0X0	
240	GPIO	0X1816	html	GPIO_GCB_IO_CONDITIONER_OUT_CFG2	CONDITIONER_BTNO1_OUTEN	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_BTNO1_OUTEN_56	SOO	0X0	
241	GPIO	0X1816	html	GPIO_GCB_IO_CONDITIONER_OUT_CFG2	CONDITIONER_BTNO2_OUTEN	1	1	1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_BTNO2_OUTEN_56	SOO	0X0	
242	GPIO	0X1816	html	GPIO_GCB_IO_CONDITIONER_OUT_CFG2	CONDITIONER_BTNO3_OUTEN	1	2	2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_BTNO3_OUTEN_56	SOO	0X0	
243	GPIO	0X1816	html	GPIO_GCB_IO_CONDITIONER_OUT_CFG2	CONDITIONER_SGPIO_READY_REQ_OUTEN	1	3	3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_SGPIO_READY_REQ_OUTEN_56	SOO	0X0	
244	GPIO	0X1817	html	GPIO_GCB_IO_CONDITIONER_OUT_CFG3	CONDITIONER_DBLCLICK_DET_OUTEN	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_DBLCLICK_DET_OUTEN_57	SOO	0X0	
245	GPIO	0X1817	html	GPIO_GCB_IO_CONDITIONER_OUT_CFG3	CONDITIONER_ACTIVE_READY_OUTEN	1	1	1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_ACTIVE_READY_OUTEN_57	SOO	0X0	
246	GPIO	0X1817	html	GPIO_GCB_IO_CONDITIONER_OUT_CFG3	CONDITIONER_SYS_ALIVE_OUTEN	1	2	2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_SYS_ALIVE_OUTEN_57	SOO	0X0	
247	GPIO	0X1817	html	GPIO_GCB_IO_CONDITIONER_OUT_CFG3	CONDITIONER_SLP32K_OUTEN	1	3	3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_SLP32K_OUTEN_57	SOO	0X0	
248	GPIO	0X1817	html	GPIO_GCB_IO_CONDITIONER_OUT_CFG3	CONDITIONER_OUT32K_OUTEN	1	4	4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_OUT32K_OUTEN_57	SOO	0X0	
249	GPIO	0X1818	html	GPIO_GCB_IO_CONDITIONER_OUT_CFG4	CONDITIONER_GPIO1_OUTEN	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO1_OUTEN_58	SOO	0X0	
250	GPIO	0X1818	html	GPIO_GCB_IO_CONDITIONER_OUT_CFG4	CONDITIONER_GPIO2_OUTEN	1	1	1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO2_OUTEN_58	SOO	0X0	
251	GPIO	0X1818	html	GPIO_GCB_IO_CONDITIONER_OUT_CFG4	CONDITIONER_GPIO3_OUTEN	1	2	2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO3_OUTEN_58	SOO	0X0	
252	GPIO	0X1818	html	GPIO_GCB_IO_CONDITIONER_OUT_CFG4	CONDITIONER_GPIO4_OUTEN	1	3	3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO4_OUTEN_58	SOO	0X0	
253	GPIO	0X1818	html	GPIO_GCB_IO_CONDITIONER_OUT_CFG4	CONDITIONER_GPIO5_OUTEN	1	4	4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO5_OUTEN_58	SOO	0X0	
254	GPIO	0X1818	html	GPIO_GCB_IO_CONDITIONER_OUT_CFG4	CONDITIONER_GPIO6_OUTEN	1	5	5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO6_OUTEN_58	SOO	0X0	
255	GPIO	0X1818	html	GPIO_GCB_IO_CONDITIONER_OUT_CFG4	CONDITIONER_GPIO7_OUTEN	1	6	6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO7_OUTEN_58	SOO	0X0	
256	GPIO	0X1818	html	GPIO_GCB_IO_CONDITIONER_OUT_CFG4	CONDITIONER_GPIO8_OUTEN	1	7	7	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO8_OUTEN_58	SOO	0X0	
257	GPIO	0X1819	html	GPIO_GCB_IO_CONDITIONER_OUT_CFG5	CONDITIONER_GPIO9_OUTEN	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO9_OUTEN_59	SOO	0X0	
258	GPIO	0X1819	html	GPIO_GCB_IO_CONDITIONER_OUT_CFG5	CONDITIONER_GPIO10_OUTEN	1	1	1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO10_OUTEN_59	SOO	0X0	
259	GPIO	0X1819	html	GPIO_GCB_IO_CONDITIONER_OUT_CFG5	CONDITIONER_GPIO11_OUTEN	1	2	2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO11_OUTEN_59	SOO	0X0	
260	GPIO	0X1819	html	GPIO_GCB_IO_CONDITIONER_OUT_CFG5	CONDITIONER_GPIO12_OUTEN	1	3	3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO12_OUTEN_59	SOO	0X0	
261	GPIO	0X1819	html	GPIO_GCB_IO_CONDITIONER_OUT_CFG5	CONDITIONER_GPIO13_OUTEN	1	4	4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO13_OUTEN_59	SOO	0X0	
262	GPIO	0X1819	html	GPIO_GCB_IO_CONDITIONER_OUT_CFG5	CONDITIONER_GPIO14_OUTEN	1	5	5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO14_OUTEN_59	SOO	0X0	
263	GPIO	0X1819	html	GPIO_GCB_IO_CONDITIONER_OUT_CFG5	CONDITIONER_GPIO15_OUTEN	1	6	6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO15_OUTEN_59	SOO	0X0	
264	GPIO	0X1819	html	GPIO_GCB_IO_CONDITIONER_OUT_CFG5	CONDITIONER_GPIO16_OUTEN	1	7	7	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO16_OUTEN_59	SOO	0X0	
265	GPIO	0X181A	html	GPIO_GCB_IO_CONDITIONER_OUT_CFG6	CONDITIONER_GPIO17_OUTEN	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO17_OUTEN_60	SOO	0X0	
266	GPIO	0X181A	html	GPIO_GCB_IO_CONDITIONER_OUT_CFG6	CONDITIONER_GPIO18_OUTEN	1	1	1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO18_OUTEN_60	SOO	0X0	
267	GPIO	0X181A	html	GPIO_GCB_IO_CONDITIONER_OUT_CFG6	CONDITIONER_GPIO19_OUTEN	1	2	2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO19_OUTEN_60	SOO	0X0	
268	GPIO	0X181A	html	GPIO_GCB_IO_CONDITIONER_OUT_CFG6	CONDITIONER_GPIO20_OUTEN	1	3	3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO20_OUTEN_60	SOO	0X0	
269	GPIO	0X181A	html	GPIO_GCB_IO_CONDITIONER_OUT_CFG6	CONDITIONER_GPIO21_OUTEN	1	4	4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO21_OUTEN_60	SOO	0X0	
270	GPIO	0X181A	html	GPIO_GCB_IO_CONDITIONER_OUT_CFG6	CONDITIONER_GPIO22_OUTEN	1	5	5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO22_OUTEN_60	SOO	0X0	
271	GPIO	0X181A	html	GPIO_GCB_IO_CONDITIONER_OUT_CFG6	CONDITIONER_GPIO23_OUTEN	1	6	6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO23_OUTEN_60	SOO	0X0	
272	GPIO	0X181A	html	GPIO_GCB_IO_CONDITIONER_OUT_CFG6	CONDITIONER_GPIO24_OUTEN	1	7	7	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO24_OUTEN_60	SOO	0X0	
273	GPIO	0X181B	html	GPIO_GCB_IO_CONDITIONER_OUT_CFG7	CONDITIONER_GPIO25_OUTEN	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO25_OUTEN_61	SOO	0X0	
274	GPIO	0X181B	html	GPIO_GCB_IO_CONDITIONER_OUT_CFG7	CONDITIONER_GPIO26_OUTEN	1	1	1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO26_OUTEN_61	SOO	0X0	
275	GPIO	0X181B	html	GPIO_GCB_IO_CONDITIONER_OUT_CFG7	CONDITIONER_GPIO27_OUTEN	1	2	2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO27_OUTEN_61	SOO	0X0	
276	GPIO	0X181B	html	GPIO_GCB_IO_CONDITIONER_OUT_CFG7	CONDITIONER_SCRASH_L_OUTEN	1	3	3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_SCRASH_L_OUTEN_61	SOO	0X0	
277	GPIO	0X181B	html	GPIO_GCB_IO_CONDITIONER_OUT_CFG7	CONDITIONER_CRASH_L_OUTEN	1	4	4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_CRASH_L_OUTEN_61	SOO	0X0	
278	GPIO	0X181B	html	GPIO_GCB_IO_CONDITIONER_OUT_CFG7	CONDITIONER_FAULT_OUT_L_OUTEN	1	5	5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_FAULT_OUT_L_OUTEN_61	SOO	0X0	
279	GPIO	0X181B	html	GPIO_GCB_IO_CONDITIONER_OUT_CFG7	CONDITIONER_RESET_L_OUTEN	1	6	6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_RESET_L_OUTEN_61	SOO	0X0	
280	GPIO	0X181C	html	GPIO_GCB_IO_CONDITIONER_OUT_CFG8	CONDITIONER_FORCE_DFU_OUTEN	1	5	5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_FORCE_DFU_OUTEN_62	SOO	0X0	
281	GPIO	0X181E	html	GPIO_GCB_IO_CONDITIONER_IN_CFG2	CONDITIONER_BTN1_INEN	1	4	4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_BTN1_INEN_64	SOO	0X0	
282	GPIO	0X181E	html	GPIO_GCB_IO_CONDITIONER_IN_CFG2	CONDITIONER_BTN2_INEN	1	5	5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_BTN2_INEN_64	SOO	0X0	
283	GPIO	0X181E	html	GPIO_GCB_IO_CONDITIONER_IN_CFG2	CONDITIONER_BTN3_INEN	1	6	6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_BTN3_INEN_64	SOO	0X0	
284	GPIO	0X181E	html	GPIO_GCB_IO_CONDITIONER_IN_CFG2	CONDITIONER_BTN4_INEN	1	7	7	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_BTN4_INEN_64	SOO	0X0	
285	GPIO	0X1820	html	GPIO_GCB_IO_CONDITIONER_IN_CFG4	CONDITIONER_GPIO1_INEN	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO1_INEN_66	SOO	0X0	
286	GPIO	0X1820	html	GPIO_GCB_IO_CONDITIONER_IN_CFG4	CONDITIONER_GPIO2_INEN	1	1	1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO2_INEN_66	SOO	0X0	
287	GPIO	0X1820	html	GPIO_GCB_IO_CONDITIONER_IN_CFG4	CONDITIONER_GPIO3_INEN	1	2	2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO3_INEN_66	SOO	0X0	
288	GPIO	0X1820	html	GPIO_GCB_IO_CONDITIONER_IN_CFG4	CONDITIONER_GPIO4_INEN	1	3	3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO4_INEN_66	SOO	0X0	
289	GPIO	0X1820	html	GPIO_GCB_IO_CONDITIONER_IN_CFG4	CONDITIONER_GPIO5_INEN	1	4	4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO5_INEN_66	SOO	0X0	
290	GPIO	0X1820	html	GPIO_GCB_IO_CONDITIONER_IN_CFG4	CONDITIONER_GPIO6_INEN	1	5	5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO6_INEN_66	SOO	0X0	
291	GPIO	0X1820	html	GPIO_GCB_IO_CONDITIONER_IN_CFG4	CONDITIONER_GPIO7_INEN	1	6	6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO7_INEN_66	SOO	0X0	
292	GPIO	0X1820	html	GPIO_GCB_IO_CONDITIONER_IN_CFG4	CONDITIONER_GPIO8_INEN	1	7	7	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO8_INEN_66	SOO	0X0	
293	GPIO	0X1821	html	GPIO_GCB_IO_CONDITIONER_IN_CFG5	CONDITIONER_GPIO9_INEN	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO9_INEN_67	SOO	0X0	
294	GPIO	0X1821	html	GPIO_GCB_IO_CONDITIONER_IN_CFG5	CONDITIONER_GPIO10_INEN	1	1	1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO10_INEN_67	SOO	0X0	
295	GPIO	0X1821	html	GPIO_GCB_IO_CONDITIONER_IN_CFG5	CONDITIONER_GPIO11_INEN	1	2	2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO11_INEN_67	SOO	0X0	
296	GPIO	0X1821	html	GPIO_GCB_IO_CONDITIONER_IN_CFG5	CONDITIONER_GPIO12_INEN	1	3	3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO12_INEN_67	SOO	0X0	
297	GPIO	0X1821	html	GPIO_GCB_IO_CONDITIONER_IN_CFG5	CONDITIONER_GPIO13_INEN	1	4	4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO13_INEN_67	SOO	0X0	
298	GPIO	0X1821	html	GPIO_GCB_IO_CONDITIONER_IN_CFG5	CONDITIONER_GPIO14_INEN	1	5	5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO14_INEN_67	SOO	0X0	
299	GPIO	0X1821	html	GPIO_GCB_IO_CONDITIONER_IN_CFG5	CONDITIONER_GPIO15_INEN	1	6	6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO15_INEN_67	SOO	0X0	
300	GPIO	0X1821	html	GPIO_GCB_IO_CONDITIONER_IN_CFG5	CONDITIONER_GPIO16_INEN	1	7	7	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO16_INEN_67	SOO	0X0	
301	GPIO	0X1822	html	GPIO_GCB_IO_CONDITIONER_IN_CFG6	CONDITIONER_GPIO17_INEN	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO17_INEN_68	SOO	0X0	
302	GPIO	0X1822	html	GPIO_GCB_IO_CONDITIONER_IN_CFG6	CONDITIONER_GPIO18_INEN	1	1	1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO18_INEN_68	SOO	0X0	
303	GPIO	0X1822	html	GPIO_GCB_IO_CONDITIONER_IN_CFG6	CONDITIONER_GPIO19_INEN	1	2	2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO19_INEN_68	SOO	0X0	
304	GPIO	0X1822	html	GPIO_GCB_IO_CONDITIONER_IN_CFG6	CONDITIONER_GPIO20_INEN	1	3	3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO20_INEN_68	SOO	0X0	
305	GPIO	0X1822	html	GPIO_GCB_IO_CONDITIONER_IN_CFG6	CONDITIONER_GPIO21_INEN	1	4	4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO21_INEN_68	SOO	0X0	
306	GPIO	0X1822	html	GPIO_GCB_IO_CONDITIONER_IN_CFG6	CONDITIONER_GPIO22_INEN	1	5	5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO22_INEN_68	SOO	0X0	
307	GPIO	0X1822	html	GPIO_GCB_IO_CONDITIONER_IN_CFG6	CONDITIONER_GPIO23_INEN	1	6	6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO23_INEN_68	SOO	0X0	
308	GPIO	0X1822	html	GPIO_GCB_IO_CONDITIONER_IN_CFG6	CONDITIONER_GPIO24_INEN	1	7	7	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO24_INEN_68	SOO	0X0	
309	GPIO	0X1823	html	GPIO_GCB_IO_CONDITIONER_IN_CFG7	CONDITIONER_GPIO25_INEN	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO25_INEN_69	SOO	0X0	
310	GPIO	0X1823	html	GPIO_GCB_IO_CONDITIONER_IN_CFG7	CONDITIONER_GPIO26_INEN	1	1	1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO26_INEN_69	SOO	0X0	
311	GPIO	0X1823	html	GPIO_GCB_IO_CONDITIONER_IN_CFG7	CONDITIONER_GPIO27_INEN	1	2	2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO27_INEN_69	SOO	0X0	
312	GPIO	0X1823	html	GPIO_GCB_IO_CONDITIONER_IN_CFG7	CONDITIONER_SCRASH_L_INEN	1	3	3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_SCRASH_L_INEN_69	SOO	0X0	
313	GPIO	0X1823	html	GPIO_GCB_IO_CONDITIONER_IN_CFG7	CONDITIONER_CRASH_L_INEN	1	4	4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_CRASH_L_INEN_69	SOO	0X0	
314	GPIO	0X1823	html	GPIO_GCB_IO_CONDITIONER_IN_CFG7	CONDITIONER_SHDN_INEN	1	7	7	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_SHDN_INEN_69	SOO	0X0	
315	GPIO	0X1824	html	GPIO_GCB_IO_CONDITIONER_IN_CFG8	CONDITIONER_RESET_IN_1_INEN	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_RESET_IN_1_INEN_70	SOO	0X0	
316	GPIO	0X1824	html	GPIO_GCB_IO_CONDITIONER_IN_CFG8	CONDITIONER_RESET_IN_2_INEN	1	1	1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_RESET_IN_2_INEN_70	SOO	0X0	
317	GPIO	0X1824	html	GPIO_GCB_IO_CONDITIONER_IN_CFG8	CONDITIONER_RESET_IN_3_INEN	1	2	2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_RESET_IN_3_INEN_70	SOO	0X0	
318	GPIO	0X1824	html	GPIO_GCB_IO_CONDITIONER_IN_CFG8	CONDITIONER_REQUEST_DFU_INEN	1	3	3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_REQUEST_DFU_INEN_70	SOO	0X0	
319	GPIO	0X1824	html	GPIO_GCB_IO_CONDITIONER_IN_CFG8	CONDITIONER_VBUS_DETECT_INEN	1	4	4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_VBUS_DETECT_INEN_70	SOO	0X0	
320	GPIO	0X1824	html	GPIO_GCB_IO_CONDITIONER_IN_CFG8	CONDITIONER_LDO1_EN_INEN	1	6	6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_LDO1_EN_INEN_70	SOO	0X0	
321	GPIO	0X1825	html	GPIO_GCB_GLOBAL_CONFIG	GPIO_DEB_MASK	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_GPIO_GPIO_DEB_MASK_71	SOO	0X0	
322	GPIO	0X1825	html	GPIO_GCB_GLOBAL_CONFIG	BTN_DEB_MASK	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_GPIO_BTN_DEB_MASK_71	SOO	0X0	
323	GPIO	0X1825	html	GPIO_GCB_GLOBAL_CONFIG	RIN_DEB_MASK	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_GPIO_RIN_DEB_MASK_71	SOO	0X0	
324	GPIO	0X1825	html	GPIO_GCB_GLOBAL_CONFIG	SHDN_DEB_MASK	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_GPIO_SHDN_DEB_MASK_71	SOO	0X0	
325	GPIO	0X1825	html	GPIO_GCB_GLOBAL_CONFIG	REQDFU_DEB_MASK	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_GPIO_REQDFU_DEB_MASK_71	SOO	0X0	
326	GPIO	0X1826	html	GPIO_GCB_GPIO1_CFG1	GPIO1_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO1_WKUP_LVL_72	SOO	0X0	
327	GPIO	0X1826	html	GPIO_GCB_GPIO1_CFG1	GPIO1_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO1_PU_PD_72	SOO	0X2	
328	GPIO	0X1826	html	GPIO_GCB_GPIO1_CFG1	GPIO1_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO1_IOTYPE_72	SOO	0X0	
329	GPIO	0X1826	html	GPIO_GCB_GPIO1_CFG1	GPIO1_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO1_IOCONFIG_72	SOO	0X0	
330	GPIO	0X1827	html	GPIO_GCB_GPIO2_CFG1	GPIO2_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO2_WKUP_LVL_73	SOO	0X0	
331	GPIO	0X1827	html	GPIO_GCB_GPIO2_CFG1	GPIO2_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO2_PU_PD_73	SOO	0X2	
332	GPIO	0X1827	html	GPIO_GCB_GPIO2_CFG1	GPIO2_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO2_IOTYPE_73	SOO	0X0	
333	GPIO	0X1827	html	GPIO_GCB_GPIO2_CFG1	GPIO2_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO2_IOCONFIG_73	SOO	0X0	
334	GPIO	0X1828	html	GPIO_GCB_GPIO3_CFG1	GPIO3_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO3_WKUP_LVL_74	SOO	0X0	
335	GPIO	0X1828	html	GPIO_GCB_GPIO3_CFG1	GPIO3_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO3_PU_PD_74	SOO	0X2	
336	GPIO	0X1828	html	GPIO_GCB_GPIO3_CFG1	GPIO3_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO3_IOTYPE_74	SOO	0X0	
337	GPIO	0X1828	html	GPIO_GCB_GPIO3_CFG1	GPIO3_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO3_IOCONFIG_74	SOO	0X0	
338	GPIO	0X1829	html	GPIO_GCB_GPIO4_CFG1	GPIO4_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO4_WKUP_LVL_75	SOO	0X0	
339	GPIO	0X1829	html	GPIO_GCB_GPIO4_CFG1	GPIO4_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO4_PU_PD_75	SOO	0X2	
340	GPIO	0X1829	html	GPIO_GCB_GPIO4_CFG1	GPIO4_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO4_IOTYPE_75	SOO	0X0	
341	GPIO	0X1829	html	GPIO_GCB_GPIO4_CFG1	GPIO4_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO4_IOCONFIG_75	SOO	0X0	
342	GPIO	0X182A	html	GPIO_GCB_GPIO5_CFG1	GPIO5_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO5_WKUP_LVL_76	SOO	0X0	
343	GPIO	0X182A	html	GPIO_GCB_GPIO5_CFG1	GPIO5_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO5_PU_PD_76	SOO	0X2	
344	GPIO	0X182A	html	GPIO_GCB_GPIO5_CFG1	GPIO5_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO5_IOTYPE_76	SOO	0X0	
345	GPIO	0X182A	html	GPIO_GCB_GPIO5_CFG1	GPIO5_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO5_IOCONFIG_76	SOO	0X0	
346	GPIO	0X182B	html	GPIO_GCB_GPIO6_CFG1	GPIO6_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO6_WKUP_LVL_77	SOO	0X0	
347	GPIO	0X182B	html	GPIO_GCB_GPIO6_CFG1	GPIO6_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO6_PU_PD_77	SOO	0X2	
348	GPIO	0X182B	html	GPIO_GCB_GPIO6_CFG1	GPIO6_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO6_IOTYPE_77	SOO	0X0	
349	GPIO	0X182B	html	GPIO_GCB_GPIO6_CFG1	GPIO6_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO6_IOCONFIG_77	SOO	0X0	
350	GPIO	0X182C	html	GPIO_GCB_GPIO7_CFG1	GPIO7_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO7_WKUP_LVL_78	SOO	0X0	
351	GPIO	0X182C	html	GPIO_GCB_GPIO7_CFG1	GPIO7_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO7_PU_PD_78	SOO	0X2	
352	GPIO	0X182C	html	GPIO_GCB_GPIO7_CFG1	GPIO7_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO7_IOTYPE_78	SOO	0X0	
353	GPIO	0X182C	html	GPIO_GCB_GPIO7_CFG1	GPIO7_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO7_IOCONFIG_78	SOO	0X0	
354	GPIO	0X182D	html	GPIO_GCB_GPIO8_CFG1	GPIO8_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO8_WKUP_LVL_79	SOO	0X0	
355	GPIO	0X182D	html	GPIO_GCB_GPIO8_CFG1	GPIO8_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO8_PU_PD_79	SOO	0X2	
356	GPIO	0X182D	html	GPIO_GCB_GPIO8_CFG1	GPIO8_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO8_IOTYPE_79	SOO	0X0	
357	GPIO	0X182D	html	GPIO_GCB_GPIO8_CFG1	GPIO8_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO8_IOCONFIG_79	SOO	0X0	
358	GPIO	0X182E	html	GPIO_GCB_GPIO9_CFG1	GPIO9_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO9_WKUP_LVL_80	SOO	0X0	
359	GPIO	0X182E	html	GPIO_GCB_GPIO9_CFG1	GPIO9_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO9_PU_PD_80	SOO	0X2	
360	GPIO	0X182E	html	GPIO_GCB_GPIO9_CFG1	GPIO9_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO9_IOTYPE_80	SOO	0X0	
361	GPIO	0X182E	html	GPIO_GCB_GPIO9_CFG1	GPIO9_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO9_IOCONFIG_80	SOO	0X0	
362	GPIO	0X182F	html	GPIO_GCB_GPIO10_AWAKE_CFG1	GPIO10_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO10_WKUP_LVL_81	SOO	0X0	
363	GPIO	0X182F	html	GPIO_GCB_GPIO10_AWAKE_CFG1	GPIO10_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO10_PU_PD_81	SOO	0X2	
364	GPIO	0X182F	html	GPIO_GCB_GPIO10_AWAKE_CFG1	GPIO10_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO10_IOTYPE_81	SOO	0X0	
365	GPIO	0X182F	html	GPIO_GCB_GPIO10_AWAKE_CFG1	GPIO10_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO10_IOCONFIG_81	SOO	0X0	
366	GPIO	0X1830	html	GPIO_GCB_GPIO10_SLP_CFG1	GPIO10_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO10_WKUP_LVL_82	SOO	0X0	
367	GPIO	0X1830	html	GPIO_GCB_GPIO10_SLP_CFG1	GPIO10_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO10_PU_PD_82	SOO	0X2	
368	GPIO	0X1830	html	GPIO_GCB_GPIO10_SLP_CFG1	GPIO10_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO10_IOTYPE_82	SOO	0X0	
369	GPIO	0X1830	html	GPIO_GCB_GPIO10_SLP_CFG1	GPIO10_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO10_IOCONFIG_82	SOO	0X0	
370	GPIO	0X1831	html	GPIO_GCB_GPIO10_OFF_CFG1	GPIO10_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO10_WKUP_LVL_83	SOO	0X0	
371	GPIO	0X1831	html	GPIO_GCB_GPIO10_OFF_CFG1	GPIO10_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO10_PU_PD_83	SOO	0X2	
372	GPIO	0X1831	html	GPIO_GCB_GPIO10_OFF_CFG1	GPIO10_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO10_IOTYPE_83	SOO	0X0	
373	GPIO	0X1831	html	GPIO_GCB_GPIO10_OFF_CFG1	GPIO10_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO10_IOCONFIG_83	SOO	0X0	
374	GPIO	0X1832	html	GPIO_GCB_GPIO11_AWAKE_CFG1	GPIO11_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO11_WKUP_LVL_84	SOO	0X0	
375	GPIO	0X1832	html	GPIO_GCB_GPIO11_AWAKE_CFG1	GPIO11_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO11_PU_PD_84	SOO	0X2	
376	GPIO	0X1832	html	GPIO_GCB_GPIO11_AWAKE_CFG1	GPIO11_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO11_IOTYPE_84	SOO	0X0	
377	GPIO	0X1832	html	GPIO_GCB_GPIO11_AWAKE_CFG1	GPIO11_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO11_IOCONFIG_84	SOO	0X0	
378	GPIO	0X1833	html	GPIO_GCB_GPIO11_SLP_CFG1	GPIO11_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO11_WKUP_LVL_85	SOO	0X0	
379	GPIO	0X1833	html	GPIO_GCB_GPIO11_SLP_CFG1	GPIO11_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO11_PU_PD_85	SOO	0X2	
380	GPIO	0X1833	html	GPIO_GCB_GPIO11_SLP_CFG1	GPIO11_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO11_IOTYPE_85	SOO	0X0	
381	GPIO	0X1833	html	GPIO_GCB_GPIO11_SLP_CFG1	GPIO11_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO11_IOCONFIG_85	SOO	0X0	
382	GPIO	0X1834	html	GPIO_GCB_GPIO11_OFF_CFG1	GPIO11_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO11_WKUP_LVL_86	SOO	0X0	
383	GPIO	0X1834	html	GPIO_GCB_GPIO11_OFF_CFG1	GPIO11_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO11_PU_PD_86	SOO	0X2	
384	GPIO	0X1834	html	GPIO_GCB_GPIO11_OFF_CFG1	GPIO11_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO11_IOTYPE_86	SOO	0X0	
385	GPIO	0X1834	html	GPIO_GCB_GPIO11_OFF_CFG1	GPIO11_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO11_IOCONFIG_86	SOO	0X0	
386	GPIO	0X1835	html	GPIO_GCB_GPIO12_AWAKE_CFG1	GPIO12_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO12_WKUP_LVL_87	SOO	0X0	
387	GPIO	0X1835	html	GPIO_GCB_GPIO12_AWAKE_CFG1	GPIO12_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO12_PU_PD_87	SOO	0X2	
388	GPIO	0X1835	html	GPIO_GCB_GPIO12_AWAKE_CFG1	GPIO12_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO12_IOTYPE_87	SOO	0X0	
389	GPIO	0X1835	html	GPIO_GCB_GPIO12_AWAKE_CFG1	GPIO12_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO12_IOCONFIG_87	SOO	0X0	
390	GPIO	0X1836	html	GPIO_GCB_GPIO12_SLP_CFG1	GPIO12_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO12_WKUP_LVL_88	SOO	0X0	
391	GPIO	0X1836	html	GPIO_GCB_GPIO12_SLP_CFG1	GPIO12_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO12_PU_PD_88	SOO	0X2	
392	GPIO	0X1836	html	GPIO_GCB_GPIO12_SLP_CFG1	GPIO12_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO12_IOTYPE_88	SOO	0X0	
393	GPIO	0X1836	html	GPIO_GCB_GPIO12_SLP_CFG1	GPIO12_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO12_IOCONFIG_88	SOO	0X0	
394	GPIO	0X1837	html	GPIO_GCB_GPIO12_OFF_CFG1	GPIO12_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO12_WKUP_LVL_89	SOO	0X0	
395	GPIO	0X1837	html	GPIO_GCB_GPIO12_OFF_CFG1	GPIO12_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO12_PU_PD_89	SOO	0X2	
396	GPIO	0X1837	html	GPIO_GCB_GPIO12_OFF_CFG1	GPIO12_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO12_IOTYPE_89	SOO	0X0	
397	GPIO	0X1837	html	GPIO_GCB_GPIO12_OFF_CFG1	GPIO12_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO12_IOCONFIG_89	SOO	0X0	
398	GPIO	0X1838	html	GPIO_GCB_GPIO13_AWAKE_CFG1	GPIO13_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO13_WKUP_LVL_90	SOO	0X0	
399	GPIO	0X1838	html	GPIO_GCB_GPIO13_AWAKE_CFG1	GPIO13_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO13_PU_PD_90	SOO	0X2	
400	GPIO	0X1838	html	GPIO_GCB_GPIO13_AWAKE_CFG1	GPIO13_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO13_IOTYPE_90	SOO	0X0	
401	GPIO	0X1838	html	GPIO_GCB_GPIO13_AWAKE_CFG1	GPIO13_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO13_IOCONFIG_90	SOO	0X0	
402	GPIO	0X1839	html	GPIO_GCB_GPIO13_SLP_CFG1	GPIO13_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO13_WKUP_LVL_91	SOO	0X0	
403	GPIO	0X1839	html	GPIO_GCB_GPIO13_SLP_CFG1	GPIO13_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO13_PU_PD_91	SOO	0X2	
404	GPIO	0X1839	html	GPIO_GCB_GPIO13_SLP_CFG1	GPIO13_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO13_IOTYPE_91	SOO	0X0	
405	GPIO	0X1839	html	GPIO_GCB_GPIO13_SLP_CFG1	GPIO13_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO13_IOCONFIG_91	SOO	0X0	
406	GPIO	0X183A	html	GPIO_GCB_GPIO13_OFF_CFG1	GPIO13_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO13_WKUP_LVL_92	SOO	0X0	
407	GPIO	0X183A	html	GPIO_GCB_GPIO13_OFF_CFG1	GPIO13_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO13_PU_PD_92	SOO	0X2	
408	GPIO	0X183A	html	GPIO_GCB_GPIO13_OFF_CFG1	GPIO13_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO13_IOTYPE_92	SOO	0X0	
409	GPIO	0X183A	html	GPIO_GCB_GPIO13_OFF_CFG1	GPIO13_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO13_IOCONFIG_92	SOO	0X0	
410	GPIO	0X183B	html	GPIO_GCB_GPIO14_AWAKE_CFG1	GPIO14_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO14_WKUP_LVL_93	SOO	0X0	
411	GPIO	0X183B	html	GPIO_GCB_GPIO14_AWAKE_CFG1	GPIO14_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO14_PU_PD_93	SOO	0X2	
412	GPIO	0X183B	html	GPIO_GCB_GPIO14_AWAKE_CFG1	GPIO14_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO14_IOTYPE_93	SOO	0X0	
413	GPIO	0X183B	html	GPIO_GCB_GPIO14_AWAKE_CFG1	GPIO14_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO14_IOCONFIG_93	SOO	0X0	
414	GPIO	0X183C	html	GPIO_GCB_GPIO14_SLP_CFG1	GPIO14_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO14_WKUP_LVL_94	SOO	0X0	
415	GPIO	0X183C	html	GPIO_GCB_GPIO14_SLP_CFG1	GPIO14_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO14_PU_PD_94	SOO	0X2	
416	GPIO	0X183C	html	GPIO_GCB_GPIO14_SLP_CFG1	GPIO14_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO14_IOTYPE_94	SOO	0X0	
417	GPIO	0X183C	html	GPIO_GCB_GPIO14_SLP_CFG1	GPIO14_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO14_IOCONFIG_94	SOO	0X0	
418	GPIO	0X183D	html	GPIO_GCB_GPIO14_OFF_CFG1	GPIO14_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO14_WKUP_LVL_95	SOO	0X0	
419	GPIO	0X183D	html	GPIO_GCB_GPIO14_OFF_CFG1	GPIO14_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO14_PU_PD_95	SOO	0X2	
420	GPIO	0X183D	html	GPIO_GCB_GPIO14_OFF_CFG1	GPIO14_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO14_IOTYPE_95	SOO	0X0	
421	GPIO	0X183D	html	GPIO_GCB_GPIO14_OFF_CFG1	GPIO14_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO14_IOCONFIG_95	SOO	0X0	
422	GPIO	0X183E	html	GPIO_GCB_GPIO15_AWAKE_CFG1	GPIO15_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO15_WKUP_LVL_96	SOO	0X0	
423	GPIO	0X183E	html	GPIO_GCB_GPIO15_AWAKE_CFG1	GPIO15_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO15_PU_PD_96	SOO	0X2	
424	GPIO	0X183E	html	GPIO_GCB_GPIO15_AWAKE_CFG1	GPIO15_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO15_IOTYPE_96	SOO	0X0	
425	GPIO	0X183E	html	GPIO_GCB_GPIO15_AWAKE_CFG1	GPIO15_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO15_IOCONFIG_96	SOO	0X0	
426	GPIO	0X183F	html	GPIO_GCB_GPIO15_SLP_CFG1	GPIO15_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO15_WKUP_LVL_97	SOO	0X0	
427	GPIO	0X183F	html	GPIO_GCB_GPIO15_SLP_CFG1	GPIO15_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO15_PU_PD_97	SOO	0X2	
428	GPIO	0X183F	html	GPIO_GCB_GPIO15_SLP_CFG1	GPIO15_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO15_IOTYPE_97	SOO	0X0	
429	GPIO	0X183F	html	GPIO_GCB_GPIO15_SLP_CFG1	GPIO15_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO15_IOCONFIG_97	SOO	0X0	
430	GPIO	0X1840	html	GPIO_GCB_GPIO15_OFF_CFG1	GPIO15_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO15_WKUP_LVL_98	SOO	0X0	
431	GPIO	0X1840	html	GPIO_GCB_GPIO15_OFF_CFG1	GPIO15_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO15_PU_PD_98	SOO	0X2	
432	GPIO	0X1840	html	GPIO_GCB_GPIO15_OFF_CFG1	GPIO15_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO15_IOTYPE_98	SOO	0X0	
433	GPIO	0X1840	html	GPIO_GCB_GPIO15_OFF_CFG1	GPIO15_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO15_IOCONFIG_98	SOO	0X0	
434	GPIO	0X1841	html	GPIO_GCB_GPIO16_AWAKE_CFG1	GPIO16_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO16_WKUP_LVL_99	SOO	0X0	
435	GPIO	0X1841	html	GPIO_GCB_GPIO16_AWAKE_CFG1	GPIO16_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO16_PU_PD_99	SOO	0X2	
436	GPIO	0X1841	html	GPIO_GCB_GPIO16_AWAKE_CFG1	GPIO16_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO16_IOTYPE_99	SOO	0X0	
437	GPIO	0X1841	html	GPIO_GCB_GPIO16_AWAKE_CFG1	GPIO16_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO16_IOCONFIG_99	SOO	0X0	
438	GPIO	0X1842	html	GPIO_GCB_GPIO16_SLP_CFG1	GPIO16_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO16_WKUP_LVL_100	SOO	0X0	
439	GPIO	0X1842	html	GPIO_GCB_GPIO16_SLP_CFG1	GPIO16_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO16_PU_PD_100	SOO	0X2	
440	GPIO	0X1842	html	GPIO_GCB_GPIO16_SLP_CFG1	GPIO16_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO16_IOTYPE_100	SOO	0X0	
441	GPIO	0X1842	html	GPIO_GCB_GPIO16_SLP_CFG1	GPIO16_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO16_IOCONFIG_100	SOO	0X0	
442	GPIO	0X1843	html	GPIO_GCB_GPIO16_OFF_CFG1	GPIO16_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO16_WKUP_LVL_101	SOO	0X0	
443	GPIO	0X1843	html	GPIO_GCB_GPIO16_OFF_CFG1	GPIO16_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO16_PU_PD_101	SOO	0X2	
444	GPIO	0X1843	html	GPIO_GCB_GPIO16_OFF_CFG1	GPIO16_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO16_IOTYPE_101	SOO	0X0	
445	GPIO	0X1843	html	GPIO_GCB_GPIO16_OFF_CFG1	GPIO16_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO16_IOCONFIG_101	SOO	0X0	
446	GPIO	0X1844	html	GPIO_GCB_GPIO17_AWAKE_CFG1	GPIO17_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO17_WKUP_LVL_102	SOO	0X0	
447	GPIO	0X1844	html	GPIO_GCB_GPIO17_AWAKE_CFG1	GPIO17_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO17_PU_PD_102	SOO	0X2	
448	GPIO	0X1844	html	GPIO_GCB_GPIO17_AWAKE_CFG1	GPIO17_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO17_IOTYPE_102	SOO	0X0	
449	GPIO	0X1844	html	GPIO_GCB_GPIO17_AWAKE_CFG1	GPIO17_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO17_IOCONFIG_102	SOO	0X0	
450	GPIO	0X1845	html	GPIO_GCB_GPIO17_SLP_CFG1	GPIO17_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO17_WKUP_LVL_103	SOO	0X0	
451	GPIO	0X1845	html	GPIO_GCB_GPIO17_SLP_CFG1	GPIO17_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO17_PU_PD_103	SOO	0X2	
452	GPIO	0X1845	html	GPIO_GCB_GPIO17_SLP_CFG1	GPIO17_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO17_IOTYPE_103	SOO	0X0	
453	GPIO	0X1845	html	GPIO_GCB_GPIO17_SLP_CFG1	GPIO17_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO17_IOCONFIG_103	SOO	0X0	
454	GPIO	0X1846	html	GPIO_GCB_GPIO17_OFF_CFG1	GPIO17_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO17_WKUP_LVL_104	SOO	0X0	
455	GPIO	0X1846	html	GPIO_GCB_GPIO17_OFF_CFG1	GPIO17_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO17_PU_PD_104	SOO	0X2	
456	GPIO	0X1846	html	GPIO_GCB_GPIO17_OFF_CFG1	GPIO17_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO17_IOTYPE_104	SOO	0X0	
457	GPIO	0X1846	html	GPIO_GCB_GPIO17_OFF_CFG1	GPIO17_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO17_IOCONFIG_104	SOO	0X0	
458	GPIO	0X1847	html	GPIO_GCB_GPIO18_AWAKE_CFG1	GPIO18_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO18_WKUP_LVL_105	SOO	0X0	
459	GPIO	0X1847	html	GPIO_GCB_GPIO18_AWAKE_CFG1	GPIO18_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO18_PU_PD_105	SOO	0X2	
460	GPIO	0X1847	html	GPIO_GCB_GPIO18_AWAKE_CFG1	GPIO18_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO18_IOTYPE_105	SOO	0X0	
461	GPIO	0X1847	html	GPIO_GCB_GPIO18_AWAKE_CFG1	GPIO18_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO18_IOCONFIG_105	SOO	0X0	
462	GPIO	0X1848	html	GPIO_GCB_GPIO18_SLP_CFG1	GPIO18_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO18_WKUP_LVL_106	SOO	0X0	
463	GPIO	0X1848	html	GPIO_GCB_GPIO18_SLP_CFG1	GPIO18_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO18_PU_PD_106	SOO	0X2	
464	GPIO	0X1848	html	GPIO_GCB_GPIO18_SLP_CFG1	GPIO18_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO18_IOTYPE_106	SOO	0X0	
465	GPIO	0X1848	html	GPIO_GCB_GPIO18_SLP_CFG1	GPIO18_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO18_IOCONFIG_106	SOO	0X0	
466	GPIO	0X1849	html	GPIO_GCB_GPIO18_OFF_CFG1	GPIO18_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO18_WKUP_LVL_107	SOO	0X0	
467	GPIO	0X1849	html	GPIO_GCB_GPIO18_OFF_CFG1	GPIO18_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO18_PU_PD_107	SOO	0X2	
468	GPIO	0X1849	html	GPIO_GCB_GPIO18_OFF_CFG1	GPIO18_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO18_IOTYPE_107	SOO	0X0	
469	GPIO	0X1849	html	GPIO_GCB_GPIO18_OFF_CFG1	GPIO18_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO18_IOCONFIG_107	SOO	0X0	
470	GPIO	0X184A	html	GPIO_GCB_GPIO19_AWAKE_CFG1	GPIO19_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO19_WKUP_LVL_108	SOO	0X0	
471	GPIO	0X184A	html	GPIO_GCB_GPIO19_AWAKE_CFG1	GPIO19_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO19_PU_PD_108	SOO	0X2	
472	GPIO	0X184A	html	GPIO_GCB_GPIO19_AWAKE_CFG1	GPIO19_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO19_IOTYPE_108	SOO	0X0	
473	GPIO	0X184A	html	GPIO_GCB_GPIO19_AWAKE_CFG1	GPIO19_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO19_IOCONFIG_108	SOO	0X0	
474	GPIO	0X184B	html	GPIO_GCB_GPIO19_SLP_CFG1	GPIO19_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO19_WKUP_LVL_109	SOO	0X0	
475	GPIO	0X184B	html	GPIO_GCB_GPIO19_SLP_CFG1	GPIO19_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO19_PU_PD_109	SOO	0X2	
476	GPIO	0X184B	html	GPIO_GCB_GPIO19_SLP_CFG1	GPIO19_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO19_IOTYPE_109	SOO	0X0	
477	GPIO	0X184B	html	GPIO_GCB_GPIO19_SLP_CFG1	GPIO19_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO19_IOCONFIG_109	SOO	0X0	
478	GPIO	0X184C	html	GPIO_GCB_GPIO19_OFF_CFG1	GPIO19_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO19_WKUP_LVL_110	SOO	0X0	
479	GPIO	0X184C	html	GPIO_GCB_GPIO19_OFF_CFG1	GPIO19_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO19_PU_PD_110	SOO	0X2	
480	GPIO	0X184C	html	GPIO_GCB_GPIO19_OFF_CFG1	GPIO19_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO19_IOTYPE_110	SOO	0X0	
481	GPIO	0X184C	html	GPIO_GCB_GPIO19_OFF_CFG1	GPIO19_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO19_IOCONFIG_110	SOO	0X0	
482	GPIO	0X184D	html	GPIO_GCB_GPIO20_AWAKE_CFG1	GPIO20_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO20_WKUP_LVL_111	SOO	0X0	
483	GPIO	0X184D	html	GPIO_GCB_GPIO20_AWAKE_CFG1	GPIO20_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO20_PU_PD_111	SOO	0X2	
484	GPIO	0X184D	html	GPIO_GCB_GPIO20_AWAKE_CFG1	GPIO20_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO20_IOTYPE_111	SOO	0X0	
485	GPIO	0X184D	html	GPIO_GCB_GPIO20_AWAKE_CFG1	GPIO20_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO20_IOCONFIG_111	SOO	0X0	
486	GPIO	0X184E	html	GPIO_GCB_GPIO20_SLP_CFG1	GPIO20_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO20_WKUP_LVL_112	SOO	0X0	
487	GPIO	0X184E	html	GPIO_GCB_GPIO20_SLP_CFG1	GPIO20_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO20_PU_PD_112	SOO	0X2	
488	GPIO	0X184E	html	GPIO_GCB_GPIO20_SLP_CFG1	GPIO20_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO20_IOTYPE_112	SOO	0X0	
489	GPIO	0X184E	html	GPIO_GCB_GPIO20_SLP_CFG1	GPIO20_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO20_IOCONFIG_112	SOO	0X0	
490	GPIO	0X184F	html	GPIO_GCB_GPIO20_OFF_CFG1	GPIO20_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO20_WKUP_LVL_113	SOO	0X0	
491	GPIO	0X184F	html	GPIO_GCB_GPIO20_OFF_CFG1	GPIO20_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO20_PU_PD_113	SOO	0X2	
492	GPIO	0X184F	html	GPIO_GCB_GPIO20_OFF_CFG1	GPIO20_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO20_IOTYPE_113	SOO	0X0	
493	GPIO	0X184F	html	GPIO_GCB_GPIO20_OFF_CFG1	GPIO20_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO20_IOCONFIG_113	SOO	0X0	
494	GPIO	0X1850	html	GPIO_GCB_GPIO21_AWAKE_CFG1	GPIO21_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO21_WKUP_LVL_114	SOO	0X0	
495	GPIO	0X1850	html	GPIO_GCB_GPIO21_AWAKE_CFG1	GPIO21_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO21_PU_PD_114	SOO	0X2	
496	GPIO	0X1850	html	GPIO_GCB_GPIO21_AWAKE_CFG1	GPIO21_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO21_IOTYPE_114	SOO	0X0	
497	GPIO	0X1850	html	GPIO_GCB_GPIO21_AWAKE_CFG1	GPIO21_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO21_IOCONFIG_114	SOO	0X0	
498	GPIO	0X1851	html	GPIO_GCB_GPIO21_SLP_CFG1	GPIO21_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO21_WKUP_LVL_115	SOO	0X0	
499	GPIO	0X1851	html	GPIO_GCB_GPIO21_SLP_CFG1	GPIO21_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO21_PU_PD_115	SOO	0X2	
500	GPIO	0X1851	html	GPIO_GCB_GPIO21_SLP_CFG1	GPIO21_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO21_IOTYPE_115	SOO	0X0	
501	GPIO	0X1851	html	GPIO_GCB_GPIO21_SLP_CFG1	GPIO21_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO21_IOCONFIG_115	SOO	0X0	
502	GPIO	0X1852	html	GPIO_GCB_GPIO21_OFF_CFG1	GPIO21_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO21_WKUP_LVL_116	SOO	0X0	
503	GPIO	0X1852	html	GPIO_GCB_GPIO21_OFF_CFG1	GPIO21_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO21_PU_PD_116	SOO	0X2	
504	GPIO	0X1852	html	GPIO_GCB_GPIO21_OFF_CFG1	GPIO21_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO21_IOTYPE_116	SOO	0X0	
505	GPIO	0X1852	html	GPIO_GCB_GPIO21_OFF_CFG1	GPIO21_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO21_IOCONFIG_116	SOO	0X0	
506	GPIO	0X1853	html	GPIO_GCB_GPIO22_AWAKE_CFG1	GPIO22_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO22_WKUP_LVL_117	SOO	0X0	
507	GPIO	0X1853	html	GPIO_GCB_GPIO22_AWAKE_CFG1	GPIO22_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO22_PU_PD_117	SOO	0X2	
508	GPIO	0X1853	html	GPIO_GCB_GPIO22_AWAKE_CFG1	GPIO22_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO22_IOTYPE_117	SOO	0X0	
509	GPIO	0X1853	html	GPIO_GCB_GPIO22_AWAKE_CFG1	GPIO22_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO22_IOCONFIG_117	SOO	0X0	
510	GPIO	0X1854	html	GPIO_GCB_GPIO22_SLP_CFG1	GPIO22_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO22_WKUP_LVL_118	SOO	0X0	
511	GPIO	0X1854	html	GPIO_GCB_GPIO22_SLP_CFG1	GPIO22_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO22_PU_PD_118	SOO	0X2	
512	GPIO	0X1854	html	GPIO_GCB_GPIO22_SLP_CFG1	GPIO22_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO22_IOTYPE_118	SOO	0X0	
513	GPIO	0X1854	html	GPIO_GCB_GPIO22_SLP_CFG1	GPIO22_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO22_IOCONFIG_118	SOO	0X0	
514	GPIO	0X1855	html	GPIO_GCB_GPIO22_OFF_CFG1	GPIO22_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO22_WKUP_LVL_119	SOO	0X0	
515	GPIO	0X1855	html	GPIO_GCB_GPIO22_OFF_CFG1	GPIO22_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO22_PU_PD_119	SOO	0X2	
516	GPIO	0X1855	html	GPIO_GCB_GPIO22_OFF_CFG1	GPIO22_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO22_IOTYPE_119	SOO	0X0	
517	GPIO	0X1855	html	GPIO_GCB_GPIO22_OFF_CFG1	GPIO22_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO22_IOCONFIG_119	SOO	0X0	
518	GPIO	0X1856	html	GPIO_GCB_GPIO23_AWAKE_CFG1	GPIO23_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO23_WKUP_LVL_120	SOO	0X0	
519	GPIO	0X1856	html	GPIO_GCB_GPIO23_AWAKE_CFG1	GPIO23_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO23_PU_PD_120	SOO	0X2	
520	GPIO	0X1856	html	GPIO_GCB_GPIO23_AWAKE_CFG1	GPIO23_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO23_IOTYPE_120	SOO	0X0	
521	GPIO	0X1856	html	GPIO_GCB_GPIO23_AWAKE_CFG1	GPIO23_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO23_IOCONFIG_120	SOO	0X0	
522	GPIO	0X1857	html	GPIO_GCB_GPIO23_SLP_CFG1	GPIO23_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO23_WKUP_LVL_121	SOO	0X0	
523	GPIO	0X1857	html	GPIO_GCB_GPIO23_SLP_CFG1	GPIO23_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO23_PU_PD_121	SOO	0X2	
524	GPIO	0X1857	html	GPIO_GCB_GPIO23_SLP_CFG1	GPIO23_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO23_IOTYPE_121	SOO	0X0	
525	GPIO	0X1857	html	GPIO_GCB_GPIO23_SLP_CFG1	GPIO23_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO23_IOCONFIG_121	SOO	0X0	
526	GPIO	0X1858	html	GPIO_GCB_GPIO23_OFF_CFG1	GPIO23_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO23_WKUP_LVL_122	SOO	0X0	
527	GPIO	0X1858	html	GPIO_GCB_GPIO23_OFF_CFG1	GPIO23_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO23_PU_PD_122	SOO	0X2	
528	GPIO	0X1858	html	GPIO_GCB_GPIO23_OFF_CFG1	GPIO23_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO23_IOTYPE_122	SOO	0X0	
529	GPIO	0X1858	html	GPIO_GCB_GPIO23_OFF_CFG1	GPIO23_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO23_IOCONFIG_122	SOO	0X0	
530	GPIO	0X1859	html	GPIO_GCB_GPIO24_AWAKE_CFG1	GPIO24_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO24_WKUP_LVL_123	SOO	0X0	
531	GPIO	0X1859	html	GPIO_GCB_GPIO24_AWAKE_CFG1	GPIO24_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO24_PU_PD_123	SOO	0X2	
532	GPIO	0X1859	html	GPIO_GCB_GPIO24_AWAKE_CFG1	GPIO24_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO24_IOTYPE_123	SOO	0X0	
533	GPIO	0X1859	html	GPIO_GCB_GPIO24_AWAKE_CFG1	GPIO24_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO24_IOCONFIG_123	SOO	0X0	
534	GPIO	0X185A	html	GPIO_GCB_GPIO24_SLP_CFG1	GPIO24_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO24_WKUP_LVL_124	SOO	0X0	
535	GPIO	0X185A	html	GPIO_GCB_GPIO24_SLP_CFG1	GPIO24_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO24_PU_PD_124	SOO	0X2	
536	GPIO	0X185A	html	GPIO_GCB_GPIO24_SLP_CFG1	GPIO24_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO24_IOTYPE_124	SOO	0X0	
537	GPIO	0X185A	html	GPIO_GCB_GPIO24_SLP_CFG1	GPIO24_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO24_IOCONFIG_124	SOO	0X0	
538	GPIO	0X185B	html	GPIO_GCB_GPIO24_OFF_CFG1	GPIO24_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO24_WKUP_LVL_125	SOO	0X0	
539	GPIO	0X185B	html	GPIO_GCB_GPIO24_OFF_CFG1	GPIO24_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO24_PU_PD_125	SOO	0X2	
540	GPIO	0X185B	html	GPIO_GCB_GPIO24_OFF_CFG1	GPIO24_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO24_IOTYPE_125	SOO	0X0	
541	GPIO	0X185B	html	GPIO_GCB_GPIO24_OFF_CFG1	GPIO24_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO24_IOCONFIG_125	SOO	0X0	
542	GPIO	0X185C	html	GPIO_GCB_GPIO25_AWAKE_CFG1	GPIO25_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO25_WKUP_LVL_126	SOO	0X0	
543	GPIO	0X185C	html	GPIO_GCB_GPIO25_AWAKE_CFG1	GPIO25_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO25_PU_PD_126	SOO	0X2	
544	GPIO	0X185C	html	GPIO_GCB_GPIO25_AWAKE_CFG1	GPIO25_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO25_IOTYPE_126	SOO	0X0	
545	GPIO	0X185C	html	GPIO_GCB_GPIO25_AWAKE_CFG1	GPIO25_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO25_IOCONFIG_126	SOO	0X0	
546	GPIO	0X185D	html	GPIO_GCB_GPIO25_SLP_CFG1	GPIO25_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO25_WKUP_LVL_127	SOO	0X0	
547	GPIO	0X185D	html	GPIO_GCB_GPIO25_SLP_CFG1	GPIO25_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO25_PU_PD_127	SOO	0X2	
548	GPIO	0X185D	html	GPIO_GCB_GPIO25_SLP_CFG1	GPIO25_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO25_IOTYPE_127	SOO	0X0	
549	GPIO	0X185D	html	GPIO_GCB_GPIO25_SLP_CFG1	GPIO25_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO25_IOCONFIG_127	SOO	0X0	
550	GPIO	0X185E	html	GPIO_GCB_GPIO25_OFF_CFG1	GPIO25_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO25_WKUP_LVL_128	SOO	0X0	
551	GPIO	0X185E	html	GPIO_GCB_GPIO25_OFF_CFG1	GPIO25_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO25_PU_PD_128	SOO	0X2	
552	GPIO	0X185E	html	GPIO_GCB_GPIO25_OFF_CFG1	GPIO25_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO25_IOTYPE_128	SOO	0X0	
553	GPIO	0X185E	html	GPIO_GCB_GPIO25_OFF_CFG1	GPIO25_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO25_IOCONFIG_128	SOO	0X0	
554	GPIO	0X185F	html	GPIO_GCB_GPIO26_AWAKE_CFG1	GPIO26_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO26_WKUP_LVL_129	SOO	0X0	
555	GPIO	0X185F	html	GPIO_GCB_GPIO26_AWAKE_CFG1	GPIO26_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO26_PU_PD_129	SOO	0X2	
556	GPIO	0X185F	html	GPIO_GCB_GPIO26_AWAKE_CFG1	GPIO26_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO26_IOTYPE_129	SOO	0X0	
557	GPIO	0X185F	html	GPIO_GCB_GPIO26_AWAKE_CFG1	GPIO26_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO26_IOCONFIG_129	SOO	0X0	
558	GPIO	0X1860	html	GPIO_GCB_GPIO26_SLP_CFG1	GPIO26_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO26_WKUP_LVL_130	SOO	0X0	
559	GPIO	0X1860	html	GPIO_GCB_GPIO26_SLP_CFG1	GPIO26_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO26_PU_PD_130	SOO	0X2	
560	GPIO	0X1860	html	GPIO_GCB_GPIO26_SLP_CFG1	GPIO26_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO26_IOTYPE_130	SOO	0X0	
561	GPIO	0X1860	html	GPIO_GCB_GPIO26_SLP_CFG1	GPIO26_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO26_IOCONFIG_130	SOO	0X0	
562	GPIO	0X1861	html	GPIO_GCB_GPIO26_OFF_CFG1	GPIO26_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO26_WKUP_LVL_131	SOO	0X0	
563	GPIO	0X1861	html	GPIO_GCB_GPIO26_OFF_CFG1	GPIO26_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO26_PU_PD_131	SOO	0X2	
564	GPIO	0X1861	html	GPIO_GCB_GPIO26_OFF_CFG1	GPIO26_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO26_IOTYPE_131	SOO	0X0	
565	GPIO	0X1861	html	GPIO_GCB_GPIO26_OFF_CFG1	GPIO26_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO26_IOCONFIG_131	SOO	0X0	
566	GPIO	0X1862	html	GPIO_GCB_GPIO27_AWAKE_CFG1	GPIO27_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO27_WKUP_LVL_132	SOO	0X0	
567	GPIO	0X1862	html	GPIO_GCB_GPIO27_AWAKE_CFG1	GPIO27_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO27_PU_PD_132	SOO	0X2	
568	GPIO	0X1862	html	GPIO_GCB_GPIO27_AWAKE_CFG1	GPIO27_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO27_IOTYPE_132	SOO	0X0	
569	GPIO	0X1862	html	GPIO_GCB_GPIO27_AWAKE_CFG1	GPIO27_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO27_IOCONFIG_132	SOO	0X0	
570	GPIO	0X1863	html	GPIO_GCB_GPIO27_SLP_CFG1	GPIO27_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO27_WKUP_LVL_133	SOO	0X0	
571	GPIO	0X1863	html	GPIO_GCB_GPIO27_SLP_CFG1	GPIO27_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO27_PU_PD_133	SOO	0X2	
572	GPIO	0X1863	html	GPIO_GCB_GPIO27_SLP_CFG1	GPIO27_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO27_IOTYPE_133	SOO	0X0	
573	GPIO	0X1863	html	GPIO_GCB_GPIO27_SLP_CFG1	GPIO27_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO27_IOCONFIG_133	SOO	0X0	
574	GPIO	0X1864	html	GPIO_GCB_GPIO27_OFF_CFG1	GPIO27_WKUP_LVL	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO27_WKUP_LVL_134	SOO	0X0	
575	GPIO	0X1864	html	GPIO_GCB_GPIO27_OFF_CFG1	GPIO27_PU_PD	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO27_PU_PD_134	SOO	0X2	
576	GPIO	0X1864	html	GPIO_GCB_GPIO27_OFF_CFG1	GPIO27_IOTYPE	3	3	5:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO27_IOTYPE_134	SOO	0X0	
577	GPIO	0X1864	html	GPIO_GCB_GPIO27_OFF_CFG1	GPIO27_IOCONFIG	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO27_IOCONFIG_134	SOO	0X0	
578	GPIO	0X1865	html	GPIO_GCB_GPIO1_CFG2	GPIO1_DEB	3	0	2:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO1_DEB_135	SOO	0X0	
579	GPIO	0X1865	html	GPIO_GCB_GPIO1_CFG2	GPIO1_SUPPLY	2	3	4:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO1_SUPPLY_135	SOO	0X0	
580	GPIO	0X1866	html	GPIO_GCB_GPIO2_CFG2	GPIO2_DEB	3	0	2:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO2_DEB_136	SOO	0X0	
581	GPIO	0X1866	html	GPIO_GCB_GPIO2_CFG2	GPIO2_SUPPLY	2	3	4:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO2_SUPPLY_136	SOO	0X0	
582	GPIO	0X1866	html	GPIO_GCB_GPIO2_CFG2	GPIO2_DRV	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO2_DRV_136	SOO	0X1	
583	GPIO	0X1867	html	GPIO_GCB_GPIO3_CFG2	GPIO3_DEB	3	0	2:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO3_DEB_137	SOO	0X0	
584	GPIO	0X1867	html	GPIO_GCB_GPIO3_CFG2	GPIO3_SUPPLY	2	3	4:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO3_SUPPLY_137	SOO	0X0	
585	GPIO	0X1867	html	GPIO_GCB_GPIO3_CFG2	GPIO3_DRV	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO3_DRV_137	SOO	0X1	
586	GPIO	0X1868	html	GPIO_GCB_GPIO4_CFG2	GPIO4_DEB	3	0	2:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO4_DEB_138	SOO	0X0	
587	GPIO	0X1868	html	GPIO_GCB_GPIO4_CFG2	GPIO4_SUPPLY	2	3	4:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO4_SUPPLY_138	SOO	0X0	
588	GPIO	0X1868	html	GPIO_GCB_GPIO4_CFG2	GPIO4_DRV	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO4_DRV_138	SOO	0X1	
589	GPIO	0X1869	html	GPIO_GCB_GPIO5_CFG2	GPIO5_DEB	3	0	2:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO5_DEB_139	SOO	0X0	
590	GPIO	0X1869	html	GPIO_GCB_GPIO5_CFG2	GPIO5_SUPPLY	2	3	4:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO5_SUPPLY_139	SOO	0X0	
591	GPIO	0X1869	html	GPIO_GCB_GPIO5_CFG2	GPIO5_DRV	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO5_DRV_139	SOO	0X1	
592	GPIO	0X186A	html	GPIO_GCB_GPIO6_CFG2	GPIO6_DEB	3	0	2:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO6_DEB_140	SOO	0X0	
593	GPIO	0X186A	html	GPIO_GCB_GPIO6_CFG2	GPIO6_SUPPLY	2	3	4:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO6_SUPPLY_140	SOO	0X0	
594	GPIO	0X186A	html	GPIO_GCB_GPIO6_CFG2	GPIO6_DRV	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO6_DRV_140	SOO	0X1	
595	GPIO	0X186B	html	GPIO_GCB_GPIO7_CFG2	GPIO7_DEB	3	0	2:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO7_DEB_141	SOO	0X0	
596	GPIO	0X186B	html	GPIO_GCB_GPIO7_CFG2	GPIO7_SUPPLY	2	3	4:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO7_SUPPLY_141	SOO	0X0	
597	GPIO	0X186B	html	GPIO_GCB_GPIO7_CFG2	GPIO7_DRV	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO7_DRV_141	SOO	0X1	
598	GPIO	0X186C	html	GPIO_GCB_GPIO8_CFG2	GPIO8_DEB	3	0	2:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO8_DEB_142	SOO	0X0	
599	GPIO	0X186C	html	GPIO_GCB_GPIO8_CFG2	GPIO8_SUPPLY	2	3	4:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO8_SUPPLY_142	SOO	0X0	
600	GPIO	0X186C	html	GPIO_GCB_GPIO8_CFG2	GPIO8_DRV	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO8_DRV_142	SOO	0X1	
601	GPIO	0X186D	html	GPIO_GCB_GPIO9_CFG2	GPIO9_DEB	3	0	2:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO9_DEB_143	SOO	0X0	
602	GPIO	0X186D	html	GPIO_GCB_GPIO9_CFG2	GPIO9_SUPPLY	2	3	4:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO9_SUPPLY_143	SOO	0X0	
603	GPIO	0X186D	html	GPIO_GCB_GPIO9_CFG2	GPIO9_DRV	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO9_DRV_143	SOO	0X1	
604	GPIO	0X186E	html	GPIO_GCB_GPIO10_CFG2	GPIO10_DEB	3	0	2:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO10_DEB_144	SOO	0X0	
605	GPIO	0X186E	html	GPIO_GCB_GPIO10_CFG2	GPIO10_SUPPLY	2	3	4:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO10_SUPPLY_144	SOO	0X0	
606	GPIO	0X186E	html	GPIO_GCB_GPIO10_CFG2	GPIO10_DRV	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO10_DRV_144	SOO	0X1	
607	GPIO	0X186F	html	GPIO_GCB_GPIO11_CFG2	GPIO11_DEB	3	0	2:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO11_DEB_145	SOO	0X0	
608	GPIO	0X186F	html	GPIO_GCB_GPIO11_CFG2	GPIO11_SUPPLY	2	3	4:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO11_SUPPLY_145	SOO	0X0	
609	GPIO	0X186F	html	GPIO_GCB_GPIO11_CFG2	GPIO11_DRV	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO11_DRV_145	SOO	0X1	
610	GPIO	0X1870	html	GPIO_GCB_GPIO12_CFG2	GPIO12_DEB	3	0	2:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO12_DEB_146	SOO	0X0	
611	GPIO	0X1870	html	GPIO_GCB_GPIO12_CFG2	GPIO12_SUPPLY	2	3	4:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO12_SUPPLY_146	SOO	0X0	
612	GPIO	0X1870	html	GPIO_GCB_GPIO12_CFG2	GPIO12_DRV	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO12_DRV_146	SOO	0X1	
613	GPIO	0X1871	html	GPIO_GCB_GPIO13_CFG2	GPIO13_DEB	3	0	2:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO13_DEB_147	SOO	0X0	
614	GPIO	0X1871	html	GPIO_GCB_GPIO13_CFG2	GPIO13_SUPPLY	2	3	4:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO13_SUPPLY_147	SOO	0X0	
615	GPIO	0X1871	html	GPIO_GCB_GPIO13_CFG2	GPIO13_DRV	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO13_DRV_147	SOO	0X1	
616	GPIO	0X1872	html	GPIO_GCB_GPIO14_CFG2	GPIO14_DEB	3	0	2:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO14_DEB_148	SOO	0X0	
617	GPIO	0X1872	html	GPIO_GCB_GPIO14_CFG2	GPIO14_SUPPLY	2	3	4:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO14_SUPPLY_148	SOO	0X0	
618	GPIO	0X1872	html	GPIO_GCB_GPIO14_CFG2	GPIO14_DRV	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO14_DRV_148	SOO	0X1	
619	GPIO	0X1873	html	GPIO_GCB_GPIO15_CFG2	GPIO15_DEB	3	0	2:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO15_DEB_149	SOO	0X0	
620	GPIO	0X1873	html	GPIO_GCB_GPIO15_CFG2	GPIO15_SUPPLY	2	3	4:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO15_SUPPLY_149	SOO	0X0	
621	GPIO	0X1873	html	GPIO_GCB_GPIO15_CFG2	GPIO15_DRV	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO15_DRV_149	SOO	0X1	
622	GPIO	0X1874	html	GPIO_GCB_GPIO16_CFG2	GPIO16_DEB	3	0	2:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO16_DEB_150	SOO	0X0	
623	GPIO	0X1874	html	GPIO_GCB_GPIO16_CFG2	GPIO16_SUPPLY	2	3	4:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO16_SUPPLY_150	SOO	0X0	
624	GPIO	0X1874	html	GPIO_GCB_GPIO16_CFG2	GPIO16_DRV	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO16_DRV_150	SOO	0X1	
625	GPIO	0X1875	html	GPIO_GCB_GPIO17_CFG2	GPIO17_DEB	3	0	2:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO17_DEB_151	SOO	0X0	
626	GPIO	0X1875	html	GPIO_GCB_GPIO17_CFG2	GPIO17_SUPPLY	2	3	4:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO17_SUPPLY_151	SOO	0X0	
627	GPIO	0X1875	html	GPIO_GCB_GPIO17_CFG2	GPIO17_DRV	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO17_DRV_151	SOO	0X1	
628	GPIO	0X1876	html	GPIO_GCB_GPIO18_CFG2	GPIO18_DEB	3	0	2:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO18_DEB_152	SOO	0X0	
629	GPIO	0X1876	html	GPIO_GCB_GPIO18_CFG2	GPIO18_SUPPLY	2	3	4:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO18_SUPPLY_152	SOO	0X0	
630	GPIO	0X1876	html	GPIO_GCB_GPIO18_CFG2	GPIO18_DRV	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO18_DRV_152	SOO	0X1	
631	GPIO	0X1877	html	GPIO_GCB_GPIO19_CFG2	GPIO19_DEB	3	0	2:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO19_DEB_153	SOO	0X0	
632	GPIO	0X1877	html	GPIO_GCB_GPIO19_CFG2	GPIO19_SUPPLY	2	3	4:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO19_SUPPLY_153	SOO	0X0	
633	GPIO	0X1877	html	GPIO_GCB_GPIO19_CFG2	GPIO19_DRV	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO19_DRV_153	SOO	0X1	
634	GPIO	0X1878	html	GPIO_GCB_GPIO20_CFG2	GPIO20_DEB	3	0	2:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO20_DEB_154	SOO	0X0	
635	GPIO	0X1878	html	GPIO_GCB_GPIO20_CFG2	GPIO20_SUPPLY	2	3	4:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO20_SUPPLY_154	SOO	0X0	
636	GPIO	0X1878	html	GPIO_GCB_GPIO20_CFG2	GPIO20_DRV	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO20_DRV_154	SOO	0X1	
637	GPIO	0X1879	html	GPIO_GCB_GPIO21_CFG2	GPIO21_DEB	3	0	2:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO21_DEB_155	SOO	0X0	
638	GPIO	0X1879	html	GPIO_GCB_GPIO21_CFG2	GPIO21_SUPPLY	2	3	4:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO21_SUPPLY_155	SOO	0X0	
639	GPIO	0X1879	html	GPIO_GCB_GPIO21_CFG2	GPIO21_DRV	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO21_DRV_155	SOO	0X1	
640	GPIO	0X187A	html	GPIO_GCB_GPIO22_CFG2	GPIO22_DEB	3	0	2:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO22_DEB_156	SOO	0X0	
641	GPIO	0X187A	html	GPIO_GCB_GPIO22_CFG2	GPIO22_SUPPLY	2	3	4:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO22_SUPPLY_156	SOO	0X0	
642	GPIO	0X187A	html	GPIO_GCB_GPIO22_CFG2	GPIO22_DRV	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO22_DRV_156	SOO	0X1	
643	GPIO	0X187B	html	GPIO_GCB_GPIO23_CFG2	GPIO23_DEB	3	0	2:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO23_DEB_157	SOO	0X0	
644	GPIO	0X187B	html	GPIO_GCB_GPIO23_CFG2	GPIO23_SUPPLY	2	3	4:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO23_SUPPLY_157	SOO	0X0	
645	GPIO	0X187B	html	GPIO_GCB_GPIO23_CFG2	GPIO23_DRV	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO23_DRV_157	SOO	0X1	
646	GPIO	0X187C	html	GPIO_GCB_GPIO24_CFG2	GPIO24_DEB	3	0	2:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO24_DEB_158	SOO	0X0	
647	GPIO	0X187C	html	GPIO_GCB_GPIO24_CFG2	GPIO24_SUPPLY	2	3	4:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO24_SUPPLY_158	SOO	0X0	
648	GPIO	0X187C	html	GPIO_GCB_GPIO24_CFG2	GPIO24_DRV	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO24_DRV_158	SOO	0X1	
649	GPIO	0X187D	html	GPIO_GCB_GPIO25_CFG2	GPIO25_DEB	3	0	2:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO25_DEB_159	SOO	0X0	
650	GPIO	0X187D	html	GPIO_GCB_GPIO25_CFG2	GPIO25_SUPPLY	2	3	4:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO25_SUPPLY_159	SOO	0X0	
651	GPIO	0X187D	html	GPIO_GCB_GPIO25_CFG2	GPIO25_DRV	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO25_DRV_159	SOO	0X1	
652	GPIO	0X187E	html	GPIO_GCB_GPIO26_CFG2	GPIO26_DEB	3	0	2:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO26_DEB_160	SOO	0X0	
653	GPIO	0X187E	html	GPIO_GCB_GPIO26_CFG2	GPIO26_SUPPLY	2	3	4:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO26_SUPPLY_160	SOO	0X0	
654	GPIO	0X187E	html	GPIO_GCB_GPIO26_CFG2	GPIO26_DRV	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO26_DRV_160	SOO	0X1	
655	GPIO	0X187F	html	GPIO_GCB_GPIO27_CFG2	GPIO27_DEB	3	0	2:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO27_DEB_161	SOO	0X0	
656	GPIO	0X187F	html	GPIO_GCB_GPIO27_CFG2	GPIO27_SUPPLY	2	3	4:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO27_SUPPLY_161	SOO	0X0	
657	GPIO	0X1880	html	GPIO_GCB_RESET_IN1_CFG	RIN1_DEB	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_RIN1_DEB_162	SOO	0X0	
658	GPIO	0X1880	html	GPIO_GCB_RESET_IN1_CFG	RIN1_PUPD	2	1	2:1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_RIN1_PUPD_162	SOO	0X2	
659	GPIO	0X1880	html	GPIO_GCB_RESET_IN1_CFG	RIN1_SENS	1	3	3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_RIN1_SENS_162	SOO	0X1	
660	GPIO	0X1880	html	GPIO_GCB_RESET_IN1_CFG	RIN1_SUPPLY	2	4	5:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_RIN1_SUPPLY_162	SOO	0X0	
661	GPIO	0X1880	html	GPIO_GCB_RESET_IN1_CFG	RIN1_DRV	2	6	7:6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_RIN1_DRV_162	SOO	0X1	
662	GPIO	0X1881	html	GPIO_GCB_RESET_IN1_EN	RIN1_EN_AWAKE	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_RIN1_EN_AWAKE_163	SOO	0X1	
663	GPIO	0X1881	html	GPIO_GCB_RESET_IN1_EN	RIN1_EN_SLP_DDR	1	1	1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_RIN1_EN_SLP_DDR_163	SOO	0X1	
664	GPIO	0X1881	html	GPIO_GCB_RESET_IN1_EN	RIN1_EN_SLP_S2R	1	2	2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_RIN1_EN_SLP_S2R_163	SOO	0X1	
665	GPIO	0X1882	html	GPIO_GCB_RESET_IN2_CFG	RIN2_DEB	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_RIN2_DEB_164	SOO	0X0	
666	GPIO	0X1882	html	GPIO_GCB_RESET_IN2_CFG	RIN2_PUPD	2	1	2:1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_RIN2_PUPD_164	SOO	0X2	
667	GPIO	0X1882	html	GPIO_GCB_RESET_IN2_CFG	RIN2_SENS	1	3	3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_RIN2_SENS_164	SOO	0X1	
668	GPIO	0X1882	html	GPIO_GCB_RESET_IN2_CFG	RIN2_SUPPLY	2	4	5:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_RIN2_SUPPLY_164	SOO	0X0	
669	GPIO	0X1882	html	GPIO_GCB_RESET_IN2_CFG	RIN2_DRV	2	6	7:6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_RIN2_DRV_164	SOO	0X1	
670	GPIO	0X1883	html	GPIO_GCB_RESET_IN2_EN	RIN2_EN_AWAKE	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_RIN2_EN_AWAKE_165	SOO	0X1	
671	GPIO	0X1883	html	GPIO_GCB_RESET_IN2_EN	RIN2_EN_SLP_DDR	1	1	1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_RIN2_EN_SLP_DDR_165	SOO	0X1	
672	GPIO	0X1883	html	GPIO_GCB_RESET_IN2_EN	RIN2_EN_SLP_S2R	1	2	2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_RIN2_EN_SLP_S2R_165	SOO	0X1	
673	GPIO	0X1884	html	GPIO_GCB_RESET_IN3_CFG	RIN3_DEB	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_RIN3_DEB_166	SOO	0X0	
674	GPIO	0X1884	html	GPIO_GCB_RESET_IN3_CFG	RIN3_PUPD	2	1	2:1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_RIN3_PUPD_166	SOO	0X2	
675	GPIO	0X1884	html	GPIO_GCB_RESET_IN3_CFG	RIN3_SENS	1	3	3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_RIN3_SENS_166	SOO	0X1	
676	GPIO	0X1884	html	GPIO_GCB_RESET_IN3_CFG	RIN3_SUPPLY	2	4	5:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_RIN3_SUPPLY_166	SOO	0X0	
677	GPIO	0X1884	html	GPIO_GCB_RESET_IN3_CFG	RIN3_DRV	2	6	7:6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_RIN3_DRV_166	SOO	0X1	
678	GPIO	0X1885	html	GPIO_GCB_RESET_IN3_EN	RIN3_EN_AWAKE	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_RIN3_EN_AWAKE_167	SOO	0X1	
679	GPIO	0X1885	html	GPIO_GCB_RESET_IN3_EN	RIN3_EN_SLP_DDR	1	1	1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_RIN3_EN_SLP_DDR_167	SOO	0X1	
680	GPIO	0X1885	html	GPIO_GCB_RESET_IN3_EN	RIN3_EN_SLP_S2R	1	2	2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_RIN3_EN_SLP_S2R_167	SOO	0X1	
681	GPIO	0X1886	html	GPIO_GCB_BTN1_CFG1	BTN1_PUPD	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTN1_PUPD_168	SOO	0X0	
682	GPIO	0X1886	html	GPIO_GCB_BTN1_CFG1	BTN1_SENS	2	6	7:6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTN1_SENS_168	SOO	0X3	
683	GPIO	0X1887	html	GPIO_GCB_BTN2_CFG1	BTN2_PUPD	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTN2_PUPD_169	SOO	0X0	
684	GPIO	0X1887	html	GPIO_GCB_BTN2_CFG1	BTN2_SENS	2	6	7:6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTN2_SENS_169	SOO	0X0	
685	GPIO	0X1888	html	GPIO_GCB_BTN3_CFG1	BTN3_PUPD	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTN3_PUPD_170	SOO	0X0	
686	GPIO	0X1888	html	GPIO_GCB_BTN3_CFG1	BTN3_SENS	2	6	7:6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTN3_SENS_170	SOO	0X0	
687	GPIO	0X1889	html	GPIO_GCB_BTN4_CFG1	BTN4_PUPD	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTN4_PUPD_171	SOO	0X0	
688	GPIO	0X1889	html	GPIO_GCB_BTN4_CFG1	BTN4_SENS	2	6	7:6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTN4_SENS_171	SOO	0X0	
689	GPIO	0X188A	html	GPIO_GCB_BTN1_CFG2	BTN1_DEB	3	0	2:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTN1_DEB_172	SOO	0X0	
690	GPIO	0X188A	html	GPIO_GCB_BTN1_CFG2	BTN1_SUPPLY	2	3	4:3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTN1_SUPPLY_172	SOO	0X0	
691	GPIO	0X188B	html	GPIO_GCB_BTN2_CFG2	BTN2_DEB	3	0	2:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTN2_DEB_173	SOO	0X0	
692	GPIO	0X188B	html	GPIO_GCB_BTN2_CFG2	BTN2_SUPPLY	2	3	4:3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTN2_SUPPLY_173	SOO	0X0	
693	GPIO	0X188C	html	GPIO_GCB_BTN3_CFG2	BTN3_DEB	3	0	2:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTN3_DEB_174	SOO	0X0	
694	GPIO	0X188C	html	GPIO_GCB_BTN3_CFG2	BTN3_SUPPLY	2	3	4:3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTN3_SUPPLY_174	SOO	0X0	
695	GPIO	0X188D	html	GPIO_GCB_BTN4_CFG2	BTN4_DEB	3	0	2:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTN4_DEB_175	SOO	0X0	
696	GPIO	0X188D	html	GPIO_GCB_BTN4_CFG2	BTN4_SUPPLY	2	3	4:3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTN4_SUPPLY_175	SOO	0X0	
697	GPIO	0X188E	html	GPIO_GCB_BTN_WAKE_CONFIG	BTN_WAKE	4	0	3:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTN_WAKE_176	SOO	0X1	
698	GPIO	0X188F	html	GPIO_GCB_TWO_FNG_RST_CFG	TWO_FNG_RST_TIMER	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_TWO_FNG_RST_TIMER_177	SOO	0X0	
699	GPIO	0X188F	html	GPIO_GCB_TWO_FNG_RST_CFG	TWO_FNG_RST_EN	1	2	2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_TWO_FNG_RST_EN_177	SOO	0X0	
700	GPIO	0X188F	html	GPIO_GCB_TWO_FNG_RST_CFG	TWO_FNG_RST_WKUP_EN	1	3	3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_TWO_FNG_RST_WKUP_EN_177	SOO	0X0	
701	GPIO	0X1890	html	GPIO_GCB_DBLCLICK_DET_CFG	DBLCLICK_TIMER	4	0	3:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_DBLCLICK_TIMER_178	SOO	0X5	
702	GPIO	0X1890	html	GPIO_GCB_DBLCLICK_DET_CFG	DBLCLICK_DET_EN	1	4	4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_DBLCLICK_DET_EN_178	SOO	0X0	
703	GPIO	0X1890	html	GPIO_GCB_DBLCLICK_DET_CFG	DBLCLICK_ACK_EN	1	5	5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_DBLCLICK_ACK_EN_178	SOO	0X0	
704	GPIO	0X1890	html	GPIO_GCB_DBLCLICK_DET_CFG	DBLCLICK_RESTORE_EN	1	6	6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_DBLCLICK_RESTORE_EN_178	SOO	0X0	
705	GPIO	0X1890	html	GPIO_GCB_DBLCLICK_DET_CFG	DBLCLICK_DET_SOURCE	1	7	7	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_DBLCLICK_DET_SOURCE_178	SOO	0X1	
706	GPIO	0X1891	html	GPIO_GCB_DBLCLICK_DET_ACK	DBLCLICK_DET_ACK	1	0	0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
707	GPIO	0X1892	html	GPIO_GCB_DBLCLICK_DET_RATE	DBLCLICK_DET_RATE	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XE	
708	GPIO	0X1892	html	GPIO_GCB_DBLCLICK_DET_RATE	DBLCLICK_DET_RATE_ACTUAL	4	4	7:4	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0XE	
709	GPIO	0X1893	html	GPIO_GCB_DBLCLICK_DET_RATE_LIMITS	DBLCLICK_DET_RATE_MAX	4	0	3:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_DBLCLICK_DET_RATE_MAX_179	SOO	0XF	
710	GPIO	0X1893	html	GPIO_GCB_DBLCLICK_DET_RATE_LIMITS	DBLCLICK_DET_RATE_MIN	4	4	7:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_DBLCLICK_DET_RATE_MIN_179	SOO	0X0	
711	GPIO	0X1894	html	GPIO_GCB_DBLCLICK_IO_CFG	DBLCLICK_DRV	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_DBLCLICK_DRV_180	SOO	0X1	
712	GPIO	0X1894	html	GPIO_GCB_DBLCLICK_IO_CFG	DBLCLICK_SUPPLY	2	2	3:2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_DBLCLICK_SUPPLY_180	SOO	0X0	
713	GPIO	0X1894	html	GPIO_GCB_DBLCLICK_IO_CFG	DBLCLICK_LVL	1	4	4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_DBLCLICK_LVL_180	SOO	0X0	
714	GPIO	0X1894	html	GPIO_GCB_DBLCLICK_IO_CFG	DBLCLICK_PUPD	2	5	6:5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_DBLCLICK_PUPD_180	SOO	0X2	
715	GPIO	0X1894	html	GPIO_GCB_DBLCLICK_IO_CFG	DBLCLICK_ODPP	1	7	7	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_DBLCLICK_ODPP_180	SOO	0X0	
716	GPIO	0X1895	html	GPIO_GCB_BTNO1_CFG	BTNO1_ODPP	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTNO1_ODPP_181	SOO	0X0	
717	GPIO	0X1895	html	GPIO_GCB_BTNO1_CFG	BTNO1_SUPPLY	2	4	5:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTNO1_SUPPLY_181	SOO	0X0	
718	GPIO	0X1895	html	GPIO_GCB_BTNO1_CFG	BTNO1_DRV	2	6	7:6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTNO1_DRV_181	SOO	0X1	
719	GPIO	0X1896	html	GPIO_GCB_BTNO2_CFG	BTNO2_ODPP	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTNO2_ODPP_182	SOO	0X0	
720	GPIO	0X1896	html	GPIO_GCB_BTNO2_CFG	BTNO2_SUPPLY	2	4	5:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTNO2_SUPPLY_182	SOO	0X0	
721	GPIO	0X1896	html	GPIO_GCB_BTNO2_CFG	BTNO2_DRV	2	6	7:6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTNO2_DRV_182	SOO	0X1	
722	GPIO	0X1897	html	GPIO_GCB_BTNO3_CFG	BTNO3_ODPP	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTNO3_ODPP_183	SOO	0X0	
723	GPIO	0X1897	html	GPIO_GCB_BTNO3_CFG	BTNO3_SUPPLY	2	4	5:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTNO3_SUPPLY_183	SOO	0X0	
724	GPIO	0X1897	html	GPIO_GCB_BTNO3_CFG	BTNO3_DRV	2	6	7:6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTNO3_DRV_183	SOO	0X1	
725	GPIO	0X1898	html	GPIO_GCB_OUT_32K_CFG	OUT32K_ODPP	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_OUT32K_ODPP_184	SOO	0X0	
726	GPIO	0X1898	html	GPIO_GCB_OUT_32K_CFG	OUT32K_SUPPLY	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_OUT32K_SUPPLY_184	SOO	0X0	
727	GPIO	0X1898	html	GPIO_GCB_OUT_32K_CFG	OUT32K_DRV	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_OUT32K_DRV_184	SOO	0X1	
728	GPIO	0X1899	html	GPIO_GCB_SLEEP_32K_CFG	SLP32K_ODPP	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_SLP32K_ODPP_185	SOO	0X0	
729	GPIO	0X1899	html	GPIO_GCB_SLEEP_32K_CFG	SLP32K_SUPPLY	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_SLP32K_SUPPLY_185	SOO	0X0	
730	GPIO	0X1899	html	GPIO_GCB_SLEEP_32K_CFG	SLP32K_DRV	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_SLP32K_DRV_185	SOO	0X1	
731	GPIO	0X189A	html	GPIO_GCB_SHDN_CFG	SHDN_DEB	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_SHDN_DEB_186	SOO	0X0	
732	GPIO	0X189A	html	GPIO_GCB_SHDN_CFG	SHDN_PUPD	2	1	2:1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_SHDN_PUPD_186	SOO	0X2	
733	GPIO	0X189A	html	GPIO_GCB_SHDN_CFG	SHDN_LVL	1	3	3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_SHDN_LVL_186	SOO	0X1	
734	GPIO	0X189A	html	GPIO_GCB_SHDN_CFG	SHDN_SUPPLY	2	4	5:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_SHDN_SUPPLY_186	SOO	0X0	
735	GPIO	0X189A	html	GPIO_GCB_SHDN_CFG	SHDN_DRV	2	6	7:6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_SHDN_DRV_186	SOO	0X1	
736	GPIO	0X189B	html	GPIO_GCB_RESET_L_CFG	RESET_L_DIS	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_RESET_L_DIS_187	SOO	0X0	
737	GPIO	0X189B	html	GPIO_GCB_RESET_L_CFG	RESET_L_SUPPLY	2	1	2:1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_RESET_L_SUPPLY_187	SOO	0X0	
738	GPIO	0X189B	html	GPIO_GCB_RESET_L_CFG	RESET_L_ODPP	1	3	3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_RESET_L_ODPP_187	SOO	0X0	
739	GPIO	0X189B	html	GPIO_GCB_RESET_L_CFG	RESET_L_DRV	2	6	7:6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_RESET_L_DRV_187	SOO	0X1	
740	GPIO	0X189C	html	GPIO_GCB_SYS_ALIVE_CFG	SYS_ALIVE_SUPPLY	2	1	2:1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_SYS_ALIVE_SUPPLY_188	SOO	0X0	
741	GPIO	0X189C	html	GPIO_GCB_SYS_ALIVE_CFG	SYS_ALIVE_ODPP	1	3	3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_SYS_ALIVE_ODPP_188	SOO	0X0	
742	GPIO	0X189C	html	GPIO_GCB_SYS_ALIVE_CFG	SYS_ALIVE_DRV	2	6	7:6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_SYS_ALIVE_DRV_188	SOO	0X1	
743	GPIO	0X189D	html	GPIO_GCB_FAULT_OUT_L_CFG	FAULT_OUT_L_DIS	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_FAULT_OUT_L_DIS_189	SOO	0X0	
744	GPIO	0X189D	html	GPIO_GCB_FAULT_OUT_L_CFG	FAULT_OUT_L_SUPPLY	2	1	2:1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_FAULT_OUT_L_SUPPLY_189	SOO	0X0	
745	GPIO	0X189D	html	GPIO_GCB_FAULT_OUT_L_CFG	FAULT_OUT_L_ASSERT	1	3	3	WU	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_FAULT_OUT_L_ASSERT_189	TBD	0X0	
746	GPIO	0X189D	html	GPIO_GCB_FAULT_OUT_L_CFG	FAULT_OUT_L_DRV	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_FAULT_OUT_L_DRV_189	SOO	0X1	
747	GPIO	0X189E	html	GPIO_GCB_ACTIVE_READY_CFG	ACT_RDY_DIS	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_ACT_RDY_DIS_190	SOO	0X0	
748	GPIO	0X189E	html	GPIO_GCB_ACTIVE_READY_CFG	ACT_RDY_SUPPLY	2	1	2:1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_ACT_RDY_SUPPLY_190	SOO	0X0	
749	GPIO	0X189E	html	GPIO_GCB_ACTIVE_READY_CFG	ACT_RDY_ODPP	1	3	3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_ACT_RDY_ODPP_190	SOO	0X1	
750	GPIO	0X189E	html	GPIO_GCB_ACTIVE_READY_CFG	ACT_RDY_DRV	2	6	7:6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_ACT_RDY_DRV_190	SOO	0X1	
751	GPIO	0X189F	html	GPIO_GCB_CRASH_L_CFG1	CRASH_L_SUPPLY	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CRASH_L_SUPPLY_191	SOO	0X0	
752	GPIO	0X189F	html	GPIO_GCB_CRASH_L_CFG1	CRASH_L_PU	1	2	2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CRASH_L_PU_191	SOO	0X1	
753	GPIO	0X189F	html	GPIO_GCB_CRASH_L_CFG1	CRASH_L_DRV	2	6	7:6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CRASH_L_DRV_191	SOO	0X1	
754	GPIO	0X18A0	html	GPIO_GCB_CRASH_L_CFG2	CRASH_L_OUT_DIS	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CRASH_L_OUT_DIS_192	SOO	0X0	
755	GPIO	0X18A0	html	GPIO_GCB_CRASH_L_CFG2	CRASH_L_DEB	2	2	3:2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CRASH_L_DEB_192	SOO	0X0	
756	GPIO	0X18A0	html	GPIO_GCB_CRASH_L_CFG2	CRASH_L_IN_DIS	1	4	4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CRASH_L_IN_DIS_192	SOO	0X0	
757	GPIO	0X18A0	html	GPIO_GCB_CRASH_L_CFG2	CRASH_L_USE_FORCE_SYNC_INV	1	5	5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CRASH_L_USE_FORCE_SYNC_INV_192	SOO	0X0	
758	GPIO	0X18A1	html	GPIO_GCB_VDD_BOOST_UVLO_L_CFG	VDD_BOOST_UVLO_L_DIS	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_VDD_BOOST_UVLO_L_DIS_193	SOO	0X0	
759	GPIO	0X18A1	html	GPIO_GCB_VDD_BOOST_UVLO_L_CFG	VDD_BOOST_UVLO_L_SUPPLY	2	1	2:1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_VDD_BOOST_UVLO_L_SUPPLY_193	SOO	0X0	
760	GPIO	0X18A1	html	GPIO_GCB_VDD_BOOST_UVLO_L_CFG	VDD_BOOST_UVLO_L_SEL	1	3	3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_VDD_BOOST_UVLO_L_SEL_193	SOO	0X0	
761	GPIO	0X18A1	html	GPIO_GCB_VDD_BOOST_UVLO_L_CFG	VDD_BOOST_UVLO_L_DRV	2	6	7:6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_VDD_BOOST_UVLO_L_DRV_193	SOO	0X1	
762	GPIO	0X18A2	html	GPIO_GCB_VDDMAIN_UVWARN_L_CFG1	VDDMAIN_UVWARN_L_SUPPLY	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_VDDMAIN_UVWARN_L_SUPPLY_194	SOO	0X0	
763	GPIO	0X18A2	html	GPIO_GCB_VDDMAIN_UVWARN_L_CFG1	VDDMAIN_UVWARN_L_DRV	2	6	7:6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_VDDMAIN_UVWARN_L_DRV_194	SOO	0X1	
764	GPIO	0X18A3	html	GPIO_GCB_VDDMAIN_UVWARN_L_CFG2	VDDMAIN_UVWARN_L_SEL	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_VDDMAIN_UVWARN_L_SEL_195	SOO	0X0	
765	GPIO	0X18A4	html	GPIO_GCB_VDDMAIN_UVWARN_L_CFG3	VDDMAIN_UVWARN_L_PULSE_LEN	7	0	6:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_VDDMAIN_UVWARN_L_PULSE_LEN_196	SOO	0X0	
766	GPIO	0X18A5	html	GPIO_GCB_CPU_TRIG0_CFG1	CPU_TRIG0_DIS	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CPU_TRIG0_DIS_197	SOO	0X0	
767	GPIO	0X18A5	html	GPIO_GCB_CPU_TRIG0_CFG1	CPU_TRIG0_SUPPLY	2	1	2:1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CPU_TRIG0_SUPPLY_197	SOO	0X0	
768	GPIO	0X18A5	html	GPIO_GCB_CPU_TRIG0_CFG1	CPU_TRIG0_ODPP	1	3	3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CPU_TRIG0_ODPP_197	SOO	0X0	
769	GPIO	0X18A5	html	GPIO_GCB_CPU_TRIG0_CFG1	CPU_TRIG0_DRV	2	6	7:6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CPU_TRIG0_DRV_197	SOO	0X1	
770	GPIO	0X18A6	html	GPIO_GCB_CPU_TRIG0_CFG2	CPU_TRIG0_PULSE_LEN	3	0	2:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_CPU_TRIG0_PULSE_LEN_198	SOO	0X0	
771	GPIO	0X18A6	html	GPIO_GCB_CPU_TRIG0_CFG2	CPU_TRIG0_TRIG_SEL	2	3	4:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_CPU_TRIG0_TRIG_SEL_198	SOO	0X0	
772	GPIO	0X18A7	html	GPIO_GCB_CPU_TRIG0_DEBUG	CPU_TRIG0_DBG_CNT	4	0	3:0	RC	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
773	GPIO	0X18A8	html	GPIO_GCB_CPU_TRIG1_CFG1	CPU_TRIG1_DIS	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CPU_TRIG1_DIS_199	SOO	0X0	
774	GPIO	0X18A8	html	GPIO_GCB_CPU_TRIG1_CFG1	CPU_TRIG1_SUPPLY	2	1	2:1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CPU_TRIG1_SUPPLY_199	SOO	0X0	
775	GPIO	0X18A8	html	GPIO_GCB_CPU_TRIG1_CFG1	CPU_TRIG1_ODPP	1	3	3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CPU_TRIG1_ODPP_199	SOO	0X0	
776	GPIO	0X18A8	html	GPIO_GCB_CPU_TRIG1_CFG1	CPU_TRIG1_DRV	2	6	7:6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CPU_TRIG1_DRV_199	SOO	0X1	
777	GPIO	0X18A9	html	GPIO_GCB_CPU_TRIG1_CFG2	CPU_TRIG1_PULSE_LEN	3	0	2:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_CPU_TRIG1_PULSE_LEN_200	SOO	0X0	
778	GPIO	0X18A9	html	GPIO_GCB_CPU_TRIG1_CFG2	CPU_TRIG1_TRIG_SEL	2	3	4:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_CPU_TRIG1_TRIG_SEL_200	SOO	0X0	
779	GPIO	0X18AA	html	GPIO_GCB_CPU_TRIG1_DEBUG	CPU_TRIG1_DBG_CNT	4	0	3:0	RC	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
780	GPIO	0X18AB	html	GPIO_GCB_GPU_TRIG0_CFG1	GPU_TRIG0_DIS	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_GPU_TRIG0_DIS_201	SOO	0X0	
781	GPIO	0X18AB	html	GPIO_GCB_GPU_TRIG0_CFG1	GPU_TRIG0_SUPPLY	2	1	2:1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_GPU_TRIG0_SUPPLY_201	SOO	0X0	
782	GPIO	0X18AB	html	GPIO_GCB_GPU_TRIG0_CFG1	GPU_TRIG0_ODPP	1	3	3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_GPU_TRIG0_ODPP_201	SOO	0X0	
783	GPIO	0X18AB	html	GPIO_GCB_GPU_TRIG0_CFG1	GPU_TRIG0_DRV	2	6	7:6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_GPU_TRIG0_DRV_201	SOO	0X1	
784	GPIO	0X18AC	html	GPIO_GCB_GPU_TRIG0_CFG2	GPU_TRIG0_PULSE_LEN	3	0	2:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPU_TRIG0_PULSE_LEN_202	SOO	0X0	
785	GPIO	0X18AC	html	GPIO_GCB_GPU_TRIG0_CFG2	GPU_TRIG0_TRIG_SEL	2	3	4:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPU_TRIG0_TRIG_SEL_202	SOO	0X0	
786	GPIO	0X18AD	html	GPIO_GCB_GPU_TRIG0_DEBUG	GPU_TRIG0_DBG_CNT	4	0	3:0	RC	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
787	GPIO	0X18AE	html	GPIO_GCB_GPU_TRIG1_CFG1	GPU_TRIG1_DIS	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_GPU_TRIG1_DIS_203	SOO	0X0	
788	GPIO	0X18AE	html	GPIO_GCB_GPU_TRIG1_CFG1	GPU_TRIG1_SUPPLY	2	1	2:1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_GPU_TRIG1_SUPPLY_203	SOO	0X0	
789	GPIO	0X18AE	html	GPIO_GCB_GPU_TRIG1_CFG1	GPU_TRIG1_ODPP	1	3	3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_GPU_TRIG1_ODPP_203	SOO	0X0	
790	GPIO	0X18AE	html	GPIO_GCB_GPU_TRIG1_CFG1	GPU_TRIG1_DRV	2	6	7:6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_GPU_TRIG1_DRV_203	SOO	0X1	
791	GPIO	0X18AF	html	GPIO_GCB_GPU_TRIG1_CFG2	GPU_TRIG1_PULSE_LEN	3	0	2:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPU_TRIG1_PULSE_LEN_204	SOO	0X0	
792	GPIO	0X18AF	html	GPIO_GCB_GPU_TRIG1_CFG2	GPU_TRIG1_TRIG_SEL	2	3	4:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPU_TRIG1_TRIG_SEL_204	SOO	0X0	
793	GPIO	0X18B0	html	GPIO_GCB_GPU_TRIG1_DEBUG	GPU_TRIG1_DBG_CNT	4	0	3:0	RC	NA	TRUE	C	FALSE	TRUE	design	OTP_GPIO_GPU_TRIG1_DBG_CNT_205	TBD	0X0	
794	GPIO	0X18B1	html	GPIO_GCB_GPIO_TRIG_CFG	IOTYPE_IMAXT_ONLY	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_IOTYPE_IMAXT_ONLY_206	SOO	0X0	
795	GPIO	0X18B2	html	GPIO_GCB_TRIGGER_TEST	VDD_BOOST_UVLO_TEST_OUT	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_VDD_BOOST_UVLO_TEST_OUT_207	SOO	0X1	
796	GPIO	0X18B2	html	GPIO_GCB_TRIGGER_TEST	VDDMAIN_UVWARN_TEST_OUT	1	1	1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_VDDMAIN_UVWARN_TEST_OUT_207	SOO	0X1	
797	GPIO	0X18B2	html	GPIO_GCB_TRIGGER_TEST	CPU_TRIG0_TEST_OUT	1	2	2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_CPU_TRIG0_TEST_OUT_207	SOO	0X1	
798	GPIO	0X18B2	html	GPIO_GCB_TRIGGER_TEST	CPU_TRIG1_TEST_OUT	1	3	3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_CPU_TRIG1_TEST_OUT_207	SOO	0X1	
799	GPIO	0X18B2	html	GPIO_GCB_TRIGGER_TEST	GPU_TRIG0_TEST_OUT	1	4	4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPU_TRIG0_TEST_OUT_207	SOO	0X1	
800	GPIO	0X18B2	html	GPIO_GCB_TRIGGER_TEST	GPU_TRIG1_TEST_OUT	1	5	5	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPU_TRIG1_TEST_OUT_207	SOO	0X1	
801	GPIO	0X18B3	html	GPIO_GCB_FORCE_SYNC_CFG	FORCE_SYNC_LVL	1	4	4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_FORCE_SYNC_LVL_208	SOO	0X0	
802	GPIO	0X18B4	html	GPIO_GCB_FORCE_SYNC_EN1	FORCE_SYNC_EN1	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_FORCE_SYNC_EN1_209	SOO	0X0	
803	GPIO	0X18B5	html	GPIO_GCB_FORCE_SYNC_EN2	FORCE_SYNC_EN2	7	0	6:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_FORCE_SYNC_EN2_210	SOO	0X0	
804	GPIO	0X18B6	html	GPIO_GCB_LDO1_EN_CFG	LDO1_EN_PUPD	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_LDO1_EN_PUPD_211	SOO	0X2	
805	GPIO	0X18B6	html	GPIO_GCB_LDO1_EN_CFG	LDO1_EN_SUPPLY	2	2	3:2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_LDO1_EN_SUPPLY_211	SOO	0X0	
806	GPIO	0X18B6	html	GPIO_GCB_LDO1_EN_CFG	LDO1_EN_LVL	1	4	4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_LDO1_EN_LVL_211	SOO	0X1	
807	GPIO	0X18B6	html	GPIO_GCB_LDO1_EN_CFG	LDO1_EN_ACTIVATE	1	5	5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_LDO1_EN_ACTIVATE_211	SOO	0X0	
808	GPIO	0X18B6	html	GPIO_GCB_LDO1_EN_CFG	LDO1_EN_DRV	2	6	7:6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_LDO1_EN_DRV_211	SOO	0X1	
809	GPIO	0X18B7	html	GPIO_GCB_LDO1_EN_STATUS	LDO1_EN_LOCK_STATUS	1	0	0	RO	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_LDO1_EN_LOCK_STATUS_212	TBD	0X0	
810	GPIO	0X18B8	html	GPIO_GCB_REQUEST_DFU_CFG1	REQUEST_DFU_PUPD	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_REQUEST_DFU_PUPD_213	SOO	0X2	
811	GPIO	0X18B8	html	GPIO_GCB_REQUEST_DFU_CFG1	REQUEST_DFU_MASKED_TO_OFF	1	2	2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_REQUEST_DFU_MASKED_TO_OFF_213	SOO	0X0	
812	GPIO	0X18B8	html	GPIO_GCB_REQUEST_DFU_CFG1	REQUEST_DFU_MASKED_FROM_OFF	1	3	3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_REQUEST_DFU_MASKED_FROM_OFF_213	SOO	0X0	
813	GPIO	0X18B8	html	GPIO_GCB_REQUEST_DFU_CFG1	REQUEST_DFU_LVL	1	4	4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_REQUEST_DFU_LVL_213	SOO	0X1	
814	GPIO	0X18B8	html	GPIO_GCB_REQUEST_DFU_CFG1	REQUEST_DFU_EN	1	5	5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_REQUEST_DFU_EN_213	SOO	0X0	
815	GPIO	0X18B8	html	GPIO_GCB_REQUEST_DFU_CFG1	REQUEST_DFU_SENS	2	6	7:6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_REQUEST_DFU_SENS_213	SOO	0X0	
816	GPIO	0X18B9	html	GPIO_GCB_REQUEST_DFU_CFG2	REQUEST_DFU_DEB	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_REQUEST_DFU_DEB_214	SOO	0X0	
817	GPIO	0X18B9	html	GPIO_GCB_REQUEST_DFU_CFG2	REQUEST_DFU_SUPPLY	2	2	3:2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_REQUEST_DFU_SUPPLY_214	SOO	0X0	
818	GPIO	0X18BA	html	GPIO_GCB_VBUS_DETECT_CFG	VBUS_DETECT_PUPD	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_VBUS_DETECT_PUPD_215	SOO	0X2	
819	GPIO	0X18BA	html	GPIO_GCB_VBUS_DETECT_CFG	VBUS_DETECT_SUPPLY	2	2	3:2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_VBUS_DETECT_SUPPLY_215	SOO	0X0	
820	GPIO	0X18BA	html	GPIO_GCB_VBUS_DETECT_CFG	VBUS_DETECT_SENS	1	4	4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_VBUS_DETECT_SENS_215	SOO	0X1	
821	GPIO	0X18BA	html	GPIO_GCB_VBUS_DETECT_CFG	VBUS_DETECT_DRV	2	5	6:5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_VBUS_DETECT_DRV_215	SOO	0X1	
822	GPIO	0X18BB	html	GPIO_GCB_FORCE_DFU_CFG	FORCE_DFU_ODPP	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_FORCE_DFU_ODPP_216	SOO	0X1	
823	GPIO	0X18BB	html	GPIO_GCB_FORCE_DFU_CFG	FORCE_DFU_SUPPLY	2	4	5:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_FORCE_DFU_SUPPLY_216	SOO	0X0	
824	GPIO	0X18BB	html	GPIO_GCB_FORCE_DFU_CFG	FORCE_DFU_DRV	2	6	7:6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_FORCE_DFU_DRV_216	SOO	0X1	
825	GPIO	0X18BC	html	GPIO_GCB_FORCE_DFU_STATE	FORCE_DFU_STATE	1	0	0	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
826	GPIO	0X18BD	html	GPIO_GCB_FORCE_DFU_CTRL	FORCE_DFU_CLR	1	0	0	WU	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
827	GPIO	0X18BD	html	GPIO_GCB_FORCE_DFU_CTRL	FORCE_DFU_HOLD	1	1	1	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
828	GPIO	0X18BE	html	GPIO_GCB_BUTTON_DFU_CFG	BTN_DFU_TIMER1	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTN_DFU_TIMER1_217	SOO	0X2	
829	GPIO	0X18BE	html	GPIO_GCB_BUTTON_DFU_CFG	BTN_DFU_TIMER2	2	2	3:2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTN_DFU_TIMER2_217	SOO	0X2	
830	GPIO	0X18BE	html	GPIO_GCB_BUTTON_DFU_CFG	BTN_DFU_MODE	1	4	4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTN_DFU_MODE_217	SOO	0X0	
831	GPIO	0X18BE	html	GPIO_GCB_BUTTON_DFU_CFG	BTN_SEQ2_EN	1	6	6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTN_SEQ2_EN_217	SOO	0X0	
832	GPIO	0X18BE	html	GPIO_GCB_BUTTON_DFU_CFG	BTN_DFU_EN	1	7	7	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTN_DFU_EN_217	SOO	0X0	
833	GPIO	0X18BF	html	GPIO_GCB_SPMI_CFG	SPMI_PUPD_CFG	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_SPMI_PUPD_CFG_218	SOO	0X3	
834	GPIO	0X18BF	html	GPIO_GCB_SPMI_CFG	SPMI_SCLK_DS_CFG	2	2	3:2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_SPMI_SCLK_DS_CFG_218	SOO	0X0	
835	GPIO	0X18BF	html	GPIO_GCB_SPMI_CFG	SPMI_SDATA_DS_CFG	2	4	5:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_SPMI_SDATA_DS_CFG_218	SOO	0X3	
836	GPIO	0X18BF	html	GPIO_GCB_SPMI_CFG	SPMI_POCCTRL_TEST	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_GPIO_SPMI_POCCTRL_TEST_218	SOO	0X0	
837	GPIO	0X18C0	html	GPIO_GCB_SGPIO_CFG	SGPIO_PUPD_CFG	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_SGPIO_PUPD_CFG_219	SOO	0X3	
838	GPIO	0X18C0	html	GPIO_GCB_SGPIO_CFG	SGPIO_SCLK_DS_CFG	2	2	3:2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_SGPIO_SCLK_DS_CFG_219	SOO	0X0	
839	GPIO	0X18C0	html	GPIO_GCB_SGPIO_CFG	SGPIO_SDATA_DS_CFG	2	4	5:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_SGPIO_SDATA_DS_CFG_219	SOO	0X3	
840	GPIO	0X18C1	html	GPIO_GCB_SGPIO_READY_REQ_CFG	SGPIO_READY_REQ_DRV	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_SGPIO_READY_REQ_DRV_220	SOO	0X1	
841	GPIO	0X18C1	html	GPIO_GCB_SGPIO_READY_REQ_CFG	SGPIO_READY_REQ_SUPPLY	2	2	3:2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_SGPIO_READY_REQ_SUPPLY_220	SOO	0X0	
842	GPIO	0X18C1	html	GPIO_GCB_SGPIO_READY_REQ_CFG	SGPIO_READY_REQ_LVL	1	4	4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_SGPIO_READY_REQ_LVL_220	SOO	0X1	
843	GPIO	0X18C1	html	GPIO_GCB_SGPIO_READY_REQ_CFG	SGPIO_READY_REQ_PUPD	2	5	6:5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_SGPIO_READY_REQ_PUPD_220	SOO	0X2	
844	GPIO	0X18C1	html	GPIO_GCB_SGPIO_READY_REQ_CFG	SGPIO_READY_REQ_ODPP	1	7	7	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_SGPIO_READY_REQ_ODPP_220	SOO	0X1	
845	GPIO	0X18C2	html	GPIO_GCB_SCRASH_L_CFG1	SCRASH_L_SUPPLY	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_SCRASH_L_SUPPLY_221	SOO	0X0	
846	GPIO	0X18C2	html	GPIO_GCB_SCRASH_L_CFG1	SCRASH_L_PU	1	2	2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_SCRASH_L_PU_221	SOO	0X1	
847	GPIO	0X18C2	html	GPIO_GCB_SCRASH_L_CFG1	SCRASH_L_DRV	2	6	7:6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_SCRASH_L_DRV_221	SOO	0X1	
848	GPIO	0X18C3	html	GPIO_GCB_SCRASH_L_CFG2	SCRASH_L_OUT_DIS	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_SCRASH_L_OUT_DIS_222	SOO	0X0	
849	GPIO	0X18C3	html	GPIO_GCB_SCRASH_L_CFG2	SCRASH_L_DEB	2	2	3:2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_SCRASH_L_DEB_222	SOO	0X0	
850	GPIO	0X18C3	html	GPIO_GCB_SCRASH_L_CFG2	SCRASH_L_IN_DIS	1	4	4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_SCRASH_L_IN_DIS_222	SOO	0X0	
851	GPIO	0X18C4	html	GPIO_GCB_HOLD_CFG	GPIO4_HOLD	1	0	0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
852	GPIO	0X18C4	html	GPIO_GCB_HOLD_CFG	GPIO6_HOLD	1	1	1	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
853	GPIO	0X18C4	html	GPIO_GCB_HOLD_CFG	GPIO19_HOLD	1	3	3	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
854	GPIO	0X18C4	html	GPIO_GCB_HOLD_CFG	GPIO20_HOLD	1	4	4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
855	GPIO	0X18C5	html	GPIO_GCB_BTN_SEQ_RST_CFG	BTN_SEQ_RST_EN	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTN_SEQ_RST_EN_223	SOO	0X0	
856	GPIO	0X18C5	html	GPIO_GCB_BTN_SEQ_RST_CFG	BTN_SEQ_RST_WKUP_EN	1	1	1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTN_SEQ_RST_WKUP_EN_223	SOO	0X0	
857	GPIO	0X18C5	html	GPIO_GCB_BTN_SEQ_RST_CFG	BTN_SEQ_RST_MAX	2	6	7:6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTN_SEQ_RST_MAX_223	SOO	0X0	
858	GPIO	0X18C6	html	GPIO_GCB_BTN_SEQ_TIMER_RST	BTN_SEQ_ST4_TIMER_RST	1	0	0	WU	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
859	GPIO	0X18C7	html	GPIO_GCB_BTN_SEQ_T0_CONFIG	T0_TIMER_MIN	4	4	7:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_T0_TIMER_MIN_224	SOO	0X0	
860	GPIO	0X18C8	html	GPIO_GCB_BTN_SEQ_T1_CONFIG	T1_TIMER_MAX	4	0	3:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_T1_TIMER_MAX_225	SOO	0X0	
861	GPIO	0X18C8	html	GPIO_GCB_BTN_SEQ_T1_CONFIG	T1_TIMER_MIN	4	4	7:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_T1_TIMER_MIN_225	SOO	0X0	
862	GPIO	0X18C9	html	GPIO_GCB_BTN_SEQ_T2_CONFIG	T2_TIMER_MAX	4	0	3:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_T2_TIMER_MAX_226	SOO	0X0	
863	GPIO	0X18C9	html	GPIO_GCB_BTN_SEQ_T2_CONFIG	T2_TIMER_MIN	4	4	7:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_T2_TIMER_MIN_226	SOO	0X0	
864	GPIO	0X18CA	html	GPIO_GCB_BTN_SEQ_T3_CONFIG	T3_TIMER_MAX	4	0	3:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_T3_TIMER_MAX_227	SOO	0X0	
865	GPIO	0X18CA	html	GPIO_GCB_BTN_SEQ_T3_CONFIG	T3_TIMER_MIN	4	4	7:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_T3_TIMER_MIN_227	SOO	0X0	
866	GPIO	0X18CB	html	GPIO_GCB_BTN_SEQ_T4_CONFIG	T4_TIMER_MAX	4	0	3:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_T4_TIMER_MAX_228	SOO	0X0	
867	GPIO	0X18CB	html	GPIO_GCB_BTN_SEQ_T4_CONFIG	T4_TIMER_MIN	4	4	7:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_T4_TIMER_MIN_228	SOO	0X0	
868	GPIO	0X18CC	html	GPIO_GCB_BTN_SEQ_T5_CONFIG	T5_TIMER_MIN	4	4	7:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_T5_TIMER_MIN_229	SOO	0X0	
869	GPIO	0X18CD	html	GPIO_GCB_BTN_SEQ_T6_CONFIG	T6_TIMER_MIN	4	4	7:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_T6_TIMER_MIN_230	SOO	0X0	
870	GPIO	0X18CE	html	GPIO_GCB_BTN_SEQ_IDLE_CFG	BTN1_SEQ_IDLE	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTN1_SEQ_IDLE_231	SOO	0X0	
871	GPIO	0X18CE	html	GPIO_GCB_BTN_SEQ_IDLE_CFG	BTN2_SEQ_IDLE	2	2	3:2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTN2_SEQ_IDLE_231	SOO	0X0	
872	GPIO	0X18CE	html	GPIO_GCB_BTN_SEQ_IDLE_CFG	BTN3_SEQ_IDLE	2	4	5:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTN3_SEQ_IDLE_231	SOO	0X0	
873	GPIO	0X18CE	html	GPIO_GCB_BTN_SEQ_IDLE_CFG	BTN4_SEQ_IDLE	2	6	7:6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTN4_SEQ_IDLE_231	SOO	0X0	
874	GPIO	0X18CF	html	GPIO_GCB_BTN_SEQ_ST1_CFG	BTN1_SEQ_ST1	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTN1_SEQ_ST1_232	SOO	0X0	
875	GPIO	0X18CF	html	GPIO_GCB_BTN_SEQ_ST1_CFG	BTN2_SEQ_ST1	2	2	3:2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTN2_SEQ_ST1_232	SOO	0X0	
876	GPIO	0X18CF	html	GPIO_GCB_BTN_SEQ_ST1_CFG	BTN3_SEQ_ST1	2	4	5:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTN3_SEQ_ST1_232	SOO	0X0	
877	GPIO	0X18CF	html	GPIO_GCB_BTN_SEQ_ST1_CFG	BTN4_SEQ_ST1	2	6	7:6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTN4_SEQ_ST1_232	SOO	0X0	
878	GPIO	0X18D0	html	GPIO_GCB_BTN_SEQ_IDLE1_CFG	BTN1_SEQ_IDLE1	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTN1_SEQ_IDLE1_233	SOO	0X0	
879	GPIO	0X18D0	html	GPIO_GCB_BTN_SEQ_IDLE1_CFG	BTN2_SEQ_IDLE1	2	2	3:2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTN2_SEQ_IDLE1_233	SOO	0X0	
880	GPIO	0X18D0	html	GPIO_GCB_BTN_SEQ_IDLE1_CFG	BTN3_SEQ_IDLE1	2	4	5:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTN3_SEQ_IDLE1_233	SOO	0X0	
881	GPIO	0X18D0	html	GPIO_GCB_BTN_SEQ_IDLE1_CFG	BTN4_SEQ_IDLE1	2	6	7:6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTN4_SEQ_IDLE1_233	SOO	0X0	
882	GPIO	0X18D1	html	GPIO_GCB_BTN_SEQ_ST2_CFG	BTN1_SEQ_ST2	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTN1_SEQ_ST2_234	SOO	0X0	
883	GPIO	0X18D1	html	GPIO_GCB_BTN_SEQ_ST2_CFG	BTN2_SEQ_ST2	2	2	3:2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTN2_SEQ_ST2_234	SOO	0X0	
884	GPIO	0X18D1	html	GPIO_GCB_BTN_SEQ_ST2_CFG	BTN3_SEQ_ST2	2	4	5:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTN3_SEQ_ST2_234	SOO	0X0	
885	GPIO	0X18D1	html	GPIO_GCB_BTN_SEQ_ST2_CFG	BTN4_SEQ_ST2	2	6	7:6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTN4_SEQ_ST2_234	SOO	0X0	
886	GPIO	0X18D2	html	GPIO_GCB_BTN_SEQ_IDLE2_CFG	BTN1_SEQ_IDLE2	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTN1_SEQ_IDLE2_235	SOO	0X0	
887	GPIO	0X18D2	html	GPIO_GCB_BTN_SEQ_IDLE2_CFG	BTN2_SEQ_IDLE2	2	2	3:2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTN2_SEQ_IDLE2_235	SOO	0X0	
888	GPIO	0X18D2	html	GPIO_GCB_BTN_SEQ_IDLE2_CFG	BTN3_SEQ_IDLE2	2	4	5:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTN3_SEQ_IDLE2_235	SOO	0X0	
889	GPIO	0X18D2	html	GPIO_GCB_BTN_SEQ_IDLE2_CFG	BTN4_SEQ_IDLE2	2	6	7:6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTN4_SEQ_IDLE2_235	SOO	0X0	
890	GPIO	0X18D3	html	GPIO_GCB_BTN_SEQ_ST3_CFG	BTN1_SEQ_ST3	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTN1_SEQ_ST3_236	SOO	0X0	
891	GPIO	0X18D3	html	GPIO_GCB_BTN_SEQ_ST3_CFG	BTN2_SEQ_ST3	2	2	3:2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTN2_SEQ_ST3_236	SOO	0X0	
892	GPIO	0X18D3	html	GPIO_GCB_BTN_SEQ_ST3_CFG	BTN3_SEQ_ST3	2	4	5:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTN3_SEQ_ST3_236	SOO	0X0	
893	GPIO	0X18D3	html	GPIO_GCB_BTN_SEQ_ST3_CFG	BTN4_SEQ_ST3	2	6	7:6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTN4_SEQ_ST3_236	SOO	0X0	
894	GPIO	0X18D4	html	GPIO_GCB_BTN_SEQ_ST4_CFG	BTN1_SEQ_ST4	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTN1_SEQ_ST4_237	SOO	0X0	
895	GPIO	0X18D4	html	GPIO_GCB_BTN_SEQ_ST4_CFG	BTN2_SEQ_ST4	2	2	3:2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTN2_SEQ_ST4_237	SOO	0X0	
896	GPIO	0X18D4	html	GPIO_GCB_BTN_SEQ_ST4_CFG	BTN3_SEQ_ST4	2	4	5:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTN3_SEQ_ST4_237	SOO	0X0	
897	GPIO	0X18D4	html	GPIO_GCB_BTN_SEQ_ST4_CFG	BTN4_SEQ_ST4	2	6	7:6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_BTN4_SEQ_ST4_237	SOO	0X0	
898	GPIO	0X18D5	html	GPIO_GCB_TEST_LV_IO_CFG1	TEST_VDD_BOOST_UVLO_L	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
899	GPIO	0X18D5	html	GPIO_GCB_TEST_LV_IO_CFG1	TEST_CPU_TRIGGER0_L	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
900	GPIO	0X18D5	html	GPIO_GCB_TEST_LV_IO_CFG1	TEST_CPU_TRIGGER1_L	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
901	GPIO	0X18D5	html	GPIO_GCB_TEST_LV_IO_CFG1	TEST_GPU_TRIGGER0_L	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
902	GPIO	0X18D5	html	GPIO_GCB_TEST_LV_IO_CFG1	TEST_GPU_TRIGGER1_L	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
903	GPIO	0X18D5	html	GPIO_GCB_TEST_LV_IO_CFG1	TEST_VDDMAIN_UVWARN_L	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
904	GPIO	0X18D5	html	GPIO_GCB_TEST_LV_IO_CFG1	KEY	1	7	7	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
905	GPIO	0X18D6	html	GPIO_GCB_TEST_LV_IO_CFG2	TEST_BTNO1	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
906	GPIO	0X18D6	html	GPIO_GCB_TEST_LV_IO_CFG2	TEST_BTNO2	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
907	GPIO	0X18D6	html	GPIO_GCB_TEST_LV_IO_CFG2	TEST_BTNO3	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
908	GPIO	0X18D6	html	GPIO_GCB_TEST_LV_IO_CFG2	TEST_CRASH_L	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
909	GPIO	0X18D6	html	GPIO_GCB_TEST_LV_IO_CFG2	TEST_FAULT_OUT_L	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
910	GPIO	0X18D6	html	GPIO_GCB_TEST_LV_IO_CFG2	TEST_RESET_L	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
911	GPIO	0X18D6	html	GPIO_GCB_TEST_LV_IO_CFG2	TEST_SHDN	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
912	GPIO	0X18D6	html	GPIO_GCB_TEST_LV_IO_CFG2	KEY	1	7	7	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
913	GPIO	0X18D7	html	GPIO_GCB_TEST_LV_IO_CFG3	TEST_DBLCLICK_DET	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
914	GPIO	0X18D7	html	GPIO_GCB_TEST_LV_IO_CFG3	TEST_ACTIVE_READY	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
915	GPIO	0X18D7	html	GPIO_GCB_TEST_LV_IO_CFG3	TEST_SYS_ALIVE	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
916	GPIO	0X18D7	html	GPIO_GCB_TEST_LV_IO_CFG3	TEST_SLP32K	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
917	GPIO	0X18D7	html	GPIO_GCB_TEST_LV_IO_CFG3	TEST_OUT32K	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
918	GPIO	0X18D7	html	GPIO_GCB_TEST_LV_IO_CFG3	TEST_FORCE_SYNC	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
919	GPIO	0X18D7	html	GPIO_GCB_TEST_LV_IO_CFG3	TEST_SCRASH_L	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
920	GPIO	0X18D7	html	GPIO_GCB_TEST_LV_IO_CFG3	KEY	1	7	7	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
921	GPIO	0X18D8	html	GPIO_GCB_TEST_LV_IO_CFG4	TEST_GPIO2	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
922	GPIO	0X18D8	html	GPIO_GCB_TEST_LV_IO_CFG4	TEST_GPIO3	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
923	GPIO	0X18D8	html	GPIO_GCB_TEST_LV_IO_CFG4	TEST_GPIO4	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
924	GPIO	0X18D8	html	GPIO_GCB_TEST_LV_IO_CFG4	TEST_GPIO5	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
925	GPIO	0X18D8	html	GPIO_GCB_TEST_LV_IO_CFG4	TEST_GPIO6	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
926	GPIO	0X18D8	html	GPIO_GCB_TEST_LV_IO_CFG4	TEST_GPIO7	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
927	GPIO	0X18D8	html	GPIO_GCB_TEST_LV_IO_CFG4	KEY	1	7	7	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
928	GPIO	0X18D9	html	GPIO_GCB_TEST_LV_IO_CFG5	TEST_GPIO8	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
929	GPIO	0X18D9	html	GPIO_GCB_TEST_LV_IO_CFG5	TEST_GPIO9	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
930	GPIO	0X18D9	html	GPIO_GCB_TEST_LV_IO_CFG5	TEST_GPIO10	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
931	GPIO	0X18D9	html	GPIO_GCB_TEST_LV_IO_CFG5	TEST_GPIO11	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
932	GPIO	0X18D9	html	GPIO_GCB_TEST_LV_IO_CFG5	TEST_GPIO12	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
933	GPIO	0X18D9	html	GPIO_GCB_TEST_LV_IO_CFG5	TEST_GPIO13	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
934	GPIO	0X18D9	html	GPIO_GCB_TEST_LV_IO_CFG5	TEST_GPIO14	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
935	GPIO	0X18D9	html	GPIO_GCB_TEST_LV_IO_CFG5	KEY	1	7	7	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
936	GPIO	0X18DA	html	GPIO_GCB_TEST_LV_IO_CFG6	TEST_GPIO15	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
937	GPIO	0X18DA	html	GPIO_GCB_TEST_LV_IO_CFG6	TEST_GPIO16	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
938	GPIO	0X18DA	html	GPIO_GCB_TEST_LV_IO_CFG6	TEST_GPIO17	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
939	GPIO	0X18DA	html	GPIO_GCB_TEST_LV_IO_CFG6	TEST_GPIO18	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
940	GPIO	0X18DA	html	GPIO_GCB_TEST_LV_IO_CFG6	TEST_GPIO19	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
941	GPIO	0X18DA	html	GPIO_GCB_TEST_LV_IO_CFG6	TEST_GPIO20	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
942	GPIO	0X18DA	html	GPIO_GCB_TEST_LV_IO_CFG6	TEST_GPIO21	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
943	GPIO	0X18DA	html	GPIO_GCB_TEST_LV_IO_CFG6	KEY	1	7	7	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
944	GPIO	0X18DB	html	GPIO_GCB_TEST_LV_IO_CFG7	TEST_GPIO22	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
945	GPIO	0X18DB	html	GPIO_GCB_TEST_LV_IO_CFG7	TEST_GPIO23	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
946	GPIO	0X18DB	html	GPIO_GCB_TEST_LV_IO_CFG7	TEST_GPIO24	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
947	GPIO	0X18DB	html	GPIO_GCB_TEST_LV_IO_CFG7	TEST_GPIO25	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
948	GPIO	0X18DB	html	GPIO_GCB_TEST_LV_IO_CFG7	TEST_GPIO26	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
949	GPIO	0X18DB	html	GPIO_GCB_TEST_LV_IO_CFG7	TEST_FORCE_DFU	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
950	GPIO	0X18DB	html	GPIO_GCB_TEST_LV_IO_CFG7	KEY	1	7	7	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
951	GPIO	0X18DC	html	GPIO_GCB_TEST_LV_IO_CFG8	TEST_RESET_IN_1	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
952	GPIO	0X18DC	html	GPIO_GCB_TEST_LV_IO_CFG8	TEST_RESET_IN_2	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
953	GPIO	0X18DC	html	GPIO_GCB_TEST_LV_IO_CFG8	TEST_RESET_IN_3	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
954	GPIO	0X18DC	html	GPIO_GCB_TEST_LV_IO_CFG8	TEST_REQUEST_DFU	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
955	GPIO	0X18DC	html	GPIO_GCB_TEST_LV_IO_CFG8	TEST_VBUS_DETECT	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
956	GPIO	0X18DC	html	GPIO_GCB_TEST_LV_IO_CFG8	TEST_LDO1_EN	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
957	GPIO	0X18DC	html	GPIO_GCB_TEST_LV_IO_CFG8	TEST_SGPIO_READY_REQ	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
958	GPIO	0X18DC	html	GPIO_GCB_TEST_LV_IO_CFG8	KEY	1	7	7	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
959	GPIO	0X18DD	html	GPIO_GCB_TEST_SGPIO	SGPIO_SPMI	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_SGPIO_SPMI_238	SOO	0X0	
960	GPIO	0X18DE	html	GPIO_GCB_TEST_OTHERS	FORCE_CRASH_L	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
961	GPIO	0X18DE	html	GPIO_GCB_TEST_OTHERS	FORCE_SCRASH_L	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
962	POWER_CONTROL	0X2400	html	POWER_CONTROL_MAINFSM_EVENT1	EVT_PWR_ST_DONE	8	0	7:0	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
963	POWER_CONTROL	0X2401	html	POWER_CONTROL_MAINFSM_EVENT2	EVT_FORCE_STATE_ERROR	1	0	0	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
964	POWER_CONTROL	0X2401	html	POWER_CONTROL_MAINFSM_EVENT2	EVT_FORCE_STATE_INVALID	1	1	1	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
965	POWER_CONTROL	0X2401	html	POWER_CONTROL_MAINFSM_EVENT2	EVT_TARGET_STATE_IGNORED	1	2	2	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
966	POWER_CONTROL	0X2401	html	POWER_CONTROL_MAINFSM_EVENT2	EVT_TARGET_STATE_ERROR	1	4	4	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
967	POWER_CONTROL	0X2401	html	POWER_CONTROL_MAINFSM_EVENT2	EVT_TARGET_STATE_INVALID	1	5	5	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
968	POWER_CONTROL	0X2402	html	POWER_CONTROL_MAINFSM_EVENT3	EVT_PSEQ_SGPIO_TR_TIMEOUT	1	1	1	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
969	POWER_CONTROL	0X2406	html	POWER_CONTROL_MAINFSM_IRQ_MASK_EVENT1	MSK_PWR_ST_DONE	8	0	7:0	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
970	POWER_CONTROL	0X2407	html	POWER_CONTROL_MAINFSM_IRQ_MASK_EVENT2	MSK_FORCE_STATE_ERROR	1	0	0	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
971	POWER_CONTROL	0X2407	html	POWER_CONTROL_MAINFSM_IRQ_MASK_EVENT2	MSK_FORCE_STATE_INVALID	1	1	1	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
972	POWER_CONTROL	0X2407	html	POWER_CONTROL_MAINFSM_IRQ_MASK_EVENT2	MSK_TARGET_STATE_IGNORED	1	2	2	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
973	POWER_CONTROL	0X2407	html	POWER_CONTROL_MAINFSM_IRQ_MASK_EVENT2	MSK_TARGET_STATE_ERROR	1	4	4	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
974	POWER_CONTROL	0X2407	html	POWER_CONTROL_MAINFSM_IRQ_MASK_EVENT2	MSK_TARGET_STATE_INVALID	1	5	5	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
975	POWER_CONTROL	0X2409	html	POWER_CONTROL_MAINFSM_POWER_STATE_STATUS	CURR_STATE	3	0	2:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
976	POWER_CONTROL	0X2409	html	POWER_CONTROL_MAINFSM_POWER_STATE_STATUS	PREV_STATE	3	3	5:3	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
977	POWER_CONTROL	0X2409	html	POWER_CONTROL_MAINFSM_POWER_STATE_STATUS	IN_TRANSITION	1	7	7	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
978	POWER_CONTROL	0X240A	html	POWER_CONTROL_MAINFSM_POWER_STATE_TARGET	TARGET_STATE	3	0	2:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
979	POWER_CONTROL	0X240B	html	POWER_CONTROL_MAINFSM_POWER_STATE_FORCE	FORCE_STATE	3	0	2:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
980	POWER_CONTROL	0X240B	html	POWER_CONTROL_MAINFSM_POWER_STATE_FORCE	FORCE_VALID	1	7	7	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
981	POWER_CONTROL	0X240C	html	POWER_CONTROL_MAINFSM_MAIN_FSM_CFG	CRASH_SEQ_DIS	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_CRASH_SEQ_DIS_239	SOO	0X0	
982	POWER_CONTROL	0X240C	html	POWER_CONTROL_MAINFSM_MAIN_FSM_CFG	OFF_DWELL_TIME_SEL	1	1	1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_DWELL_TIME_SEL_239	SOO	0X1	
983	POWER_CONTROL	0X240C	html	POWER_CONTROL_MAINFSM_MAIN_FSM_CFG	SLPDDR_DWELL_TIME_SEL	1	2	2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_DWELL_TIME_SEL_239	SOO	0X1	
984	POWER_CONTROL	0X240C	html	POWER_CONTROL_MAINFSM_MAIN_FSM_CFG	GCB_TO_CRASH_EN	1	3	3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_GCB_TO_CRASH_EN_239	SOO	0X0	
985	POWER_CONTROL	0X240C	html	POWER_CONTROL_MAINFSM_MAIN_FSM_CFG	ABORT_AT_END_OF_SLOT_AWAKE_TO_DDR	1	4	4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_ABORT_AT_END_OF_SLOT_AWAKE_TO_DDR_239	SOO	0X0	
986	POWER_CONTROL	0X240C	html	POWER_CONTROL_MAINFSM_MAIN_FSM_CFG	ABORT_AT_END_OF_SLOT_DDR_TO_S2R	1	5	5	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_ABORT_AT_END_OF_SLOT_DDR_TO_S2R_239	SOO	0X0	
987	POWER_CONTROL	0X240C	html	POWER_CONTROL_MAINFSM_MAIN_FSM_CFG	VDD_BOOST_CRASH_EN	1	6	6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_VDD_BOOST_CRASH_EN_239	SOO	0X1	
988	POWER_CONTROL	0X240C	html	POWER_CONTROL_MAINFSM_MAIN_FSM_CFG	OFF_DWELL_TIME_STP_EXT	1	7	7	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_DWELL_TIME_STP_EXT_239	SOO	0X0	
989	POWER_CONTROL	0X240D	html	POWER_CONTROL_MAINFSM_MAIN_FSM_CFG_1	SLEEP_S2RA_EN	1	0	0	WU	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLEEP_S2RA_EN_240	TBD	0X0	
990	POWER_CONTROL	0X240E	html	POWER_CONTROL_MAINFSM_MAIN_FSM_CFG_2	AUTO_WAKEUP	1	1	1	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
991	POWER_CONTROL	0X240F	html	POWER_CONTROL_MAINFSM_MFSM_SGPIO_CFG	CFG_ALLOW_SGPIO_REQ_RDY_IN_OFF	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_CFG_ALLOW_SGPIO_REQ_RDY_IN_OFF_241	SOO	0X0	
992	POWER_CONTROL	0X240F	html	POWER_CONTROL_MAINFSM_MFSM_SGPIO_CFG	SGPIO_FORCE_EN	1	1	1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SGPIO_FORCE_EN_241	SOO	0X0	
993	POWER_CONTROL	0X240F	html	POWER_CONTROL_MAINFSM_MFSM_SGPIO_CFG	SGPIO_FORCE_DIS	1	2	2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SGPIO_FORCE_DIS_241	SOO	0X1	
994	POWER_CONTROL	0X240F	html	POWER_CONTROL_MAINFSM_MFSM_SGPIO_CFG	SGPIO_READY_WAIT_TIME	2	3	4:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SGPIO_READY_WAIT_TIME_241	SOO	0X2	
995	POWER_CONTROL	0X2410	html	POWER_CONTROL_MAINFSM_HOLD_CFG	HOLD_BUCK3	1	0	0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
996	POWER_CONTROL	0X2410	html	POWER_CONTROL_MAINFSM_HOLD_CFG	HOLD_SLAVE_LDO8	1	1	1	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
997	POWER_CONTROL	0X2410	html	POWER_CONTROL_MAINFSM_HOLD_CFG	HOLD_SLAVE_BUCK13	1	2	2	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
998	POWER_CONTROL	0X2411	html	POWER_CONTROL_MAINFSM_WALLET_CFG	WALLET_MODE	1	0	0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
999	POWER_CONTROL	0X2412	html	POWER_CONTROL_MAINFSM_AWAKE_HOLD_TIME	AWAKE_HOLD_TIME	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_HOLD_TIME_242	SOO	0X0	
1000	POWER_CONTROL	0X2413	html	POWER_CONTROL_MAINFSM_SLP_DDR_HOLD_TIME	SLP_DDR_HOLD_TIME	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLP_DDR_HOLD_TIME_243	SOO	0X0	
1001	POWER_CONTROL	0X2414	html	POWER_CONTROL_MAINFSM_SLP_S2R_HOLD_TIME	SLP_S2R_HOLD_TIME	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLP_S2R_HOLD_TIME_244	SOO	0X0	
1002	POWER_CONTROL	0X2415	html	POWER_CONTROL_MAINFSM_OFF_DWELL_TIME	OFF_DWELL_TIME	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_DWELL_TIME_245	SOO	0X0	
1003	POWER_CONTROL	0X2416	html	POWER_CONTROL_MAINFSM_CRASH_TIME	CRASH_TIME	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_CRASH_TIME_246	SOO	0X0	
1004	POWER_CONTROL	0X2417	html	POWER_CONTROL_MAINFSM_POWER_DOWN_TIME	POWER_DOWN_TIME	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_POWER_DOWN_TIME_247	SOO	0X0	
1005	POWER_CONTROL	0X2418	html	POWER_CONTROL_MAINFSM_OTP_READ_DWELL_TIME	OTP_READ_DWELL_TIME	2	0	1:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OTP_READ_DWELL_TIME_248	SOO	0X1	
1006	POWER_CONTROL	0X2419	html	POWER_CONTROL_MAINFSM_DELAY_TIME	WKUP_DELAY_TIME	2	0	1:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_WKUP_DELAY_TIME_249	SOO	0X2	
1007	POWER_CONTROL	0X2419	html	POWER_CONTROL_MAINFSM_DELAY_TIME	CRASH_SEQ_DELAY_TIME	3	2	4:2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_CRASH_SEQ_DELAY_TIME_249	SOO	0X4	
1008	POWER_CONTROL	0X2419	html	POWER_CONTROL_MAINFSM_DELAY_TIME	ERROR_DWELL_TIME	2	5	6:5	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_ERROR_DWELL_TIME_249	SOO	0X2	
1009	POWER_CONTROL	0X241A	html	POWER_CONTROL_MAINFSM_OTP_DFT_LOAD_EN	OTP_RELOAD_TO_OFF_ENABLE	1	0	0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X1	
1010	POWER_CONTROL	0X241A	html	POWER_CONTROL_MAINFSM_OTP_DFT_LOAD_EN	OTP_RELOAD_TO_OFF_FROM_WALLET_CRASH_ENABLE	1	1	1	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X1	
1011	POWER_CONTROL	0X241A	html	POWER_CONTROL_MAINFSM_OTP_DFT_LOAD_EN	OTP_RELOAD_FROM_OFF_ENABLE	1	2	2	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X1	
1012	POWER_CONTROL	0X241A	html	POWER_CONTROL_MAINFSM_OTP_DFT_LOAD_EN	OTP_RESET_TO_OFF_ENABLE	1	3	3	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X1	
1013	POWER_CONTROL	0X241B	html	POWER_CONTROL_MAINFSM_OTP_DFT_ARCH_0	LOW_POWER_CLOCK_DISABLE	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
1014	POWER_CONTROL	0X241B	html	POWER_CONTROL_MAINFSM_OTP_DFT_ARCH_0	SPMI_DEBUG_EN	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
1015	POWER_CONTROL	0X241B	html	POWER_CONTROL_MAINFSM_OTP_DFT_ARCH_0	SW_RESET	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
1016	POWER_CONTROL	0X241B	html	POWER_CONTROL_MAINFSM_OTP_DFT_ARCH_0	GCB_TO_CRASH_FW_EN	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
1017	POWER_CONTROL	0X241B	html	POWER_CONTROL_MAINFSM_OTP_DFT_ARCH_0	EN_OFF_CLR_PLS	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X1	
1018	POWER_CONTROL	0X241B	html	POWER_CONTROL_MAINFSM_OTP_DFT_ARCH_0	DIS_SGPIO_INTF_TIMER	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
1019	POWER_CONTROL	0X241B	html	POWER_CONTROL_MAINFSM_OTP_DFT_ARCH_0	FORBID_SGPIOINTF_AFTER_ERR	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
1020	POWER_CONTROL	0X241C	html	POWER_CONTROL_MAINFSM_OTP_DFT_ARCH_1	SLEEP_ABORT_TRANSIT_DISABLE	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_POWER_CONTROL_SLEEP_ABORT_TRANSIT_DISABLE_250	SOO	0X0	
1021	POWER_CONTROL	0X241C	html	POWER_CONTROL_MAINFSM_OTP_DFT_ARCH_1	AWAKE_ABORT_TRANSIT_DISABLE	1	1	1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_POWER_CONTROL_AWAKE_ABORT_TRANSIT_DISABLE_250	SOO	0X0	
1022	POWER_CONTROL	0X241D	html	POWER_CONTROL_MAINFSM_OTP_DFT_ARCH_2	DFT_FORCE_UVLO_FAULT_DIS	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
1023	POWER_CONTROL	0X241D	html	POWER_CONTROL_MAINFSM_OTP_DFT_ARCH_2	DFT_FORCE_UVLO_THR_SEL	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
1024	POWER_CONTROL	0X241D	html	POWER_CONTROL_MAINFSM_OTP_DFT_ARCH_2	DFT_FORCE_OVLO_FAULT_DIS	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
1025	POWER_CONTROL	0X241D	html	POWER_CONTROL_MAINFSM_OTP_DFT_ARCH_2	DFT_FORCE_OVLO_THR_SEL	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
1026	POWER_CONTROL	0X241D	html	POWER_CONTROL_MAINFSM_OTP_DFT_ARCH_2	DFT_FORCE_VDD_BOOST_UVLO_DIS	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
1027	POWER_CONTROL	0X241D	html	POWER_CONTROL_MAINFSM_OTP_DFT_ARCH_2	DFT_FORCE_OVERTEMP_DIS	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
1028	POWER_CONTROL	0X241D	html	POWER_CONTROL_MAINFSM_OTP_DFT_ARCH_2	DFT_FORCE_TEMP_ABS_BUCK0_DIS	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
1029	POWER_CONTROL	0X241D	html	POWER_CONTROL_MAINFSM_OTP_DFT_ARCH_2	DFT_FORCE_TEMP_ABS_BUCK1_DIS	1	7	7	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
1030	POWER_CONTROL	0X241E	html	POWER_CONTROL_MAINFSM_OTP_DFT_ARCH_3	DFT_FORCE_BSTLQ_UVLO_DIS	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
1031	POWER_CONTROL	0X241E	html	POWER_CONTROL_MAINFSM_OTP_DFT_ARCH_3	DFT_FORCE_FSM_SGPIO_ERR_DIS	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
1032	POWER_CONTROL	0X241E	html	POWER_CONTROL_MAINFSM_OTP_DFT_ARCH_3	DFT_FORCE_NTC_SHUTDOWN_DIS	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
1033	POWER_CONTROL	0X241E	html	POWER_CONTROL_MAINFSM_OTP_DFT_ARCH_3	DFT_FORCE_SPMI_ERR_DIS	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
1034	POWER_CONTROL	0X241E	html	POWER_CONTROL_MAINFSM_OTP_DFT_ARCH_3	DFT_FORCE_SGPIO_ERR_DIS	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
1035	POWER_CONTROL	0X241F	html	POWER_CONTROL_MAINFSM_DFT_FORCE_AWAKE	FORCE_AWAKE	8	0	7:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
1036	POWER_CONTROL	0X2480	html	POWER_CONTROL_PSEQ_SLOT_UP1_OFF_TO_AWAKE	T_SLOT_U0_OFF_TO_AWAKE	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_U0_OFF_TO_AWAKE_251	SOO	0X0	
1037	POWER_CONTROL	0X2480	html	POWER_CONTROL_PSEQ_SLOT_UP1_OFF_TO_AWAKE	T_SLOT_U1_OFF_TO_AWAKE	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_U1_OFF_TO_AWAKE_251	SOO	0X0	
1038	POWER_CONTROL	0X2481	html	POWER_CONTROL_PSEQ_SLOT_UP2_OFF_TO_AWAKE	T_SLOT_U2_OFF_TO_AWAKE	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_U2_OFF_TO_AWAKE_252	SOO	0X0	
1039	POWER_CONTROL	0X2481	html	POWER_CONTROL_PSEQ_SLOT_UP2_OFF_TO_AWAKE	T_SLOT_U3_OFF_TO_AWAKE	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_U3_OFF_TO_AWAKE_252	SOO	0X0	
1040	POWER_CONTROL	0X2482	html	POWER_CONTROL_PSEQ_SLOT_UP3_OFF_TO_AWAKE	T_SLOT_U4_OFF_TO_AWAKE	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_U4_OFF_TO_AWAKE_253	SOO	0X0	
1041	POWER_CONTROL	0X2482	html	POWER_CONTROL_PSEQ_SLOT_UP3_OFF_TO_AWAKE	T_SLOT_U5_OFF_TO_AWAKE	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_U5_OFF_TO_AWAKE_253	SOO	0X0	
1042	POWER_CONTROL	0X2483	html	POWER_CONTROL_PSEQ_SLOT_UP4_OFF_TO_AWAKE	T_SLOT_U6_OFF_TO_AWAKE	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_U6_OFF_TO_AWAKE_254	SOO	0X0	
1043	POWER_CONTROL	0X2483	html	POWER_CONTROL_PSEQ_SLOT_UP4_OFF_TO_AWAKE	T_SLOT_U7_OFF_TO_AWAKE	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_U7_OFF_TO_AWAKE_254	SOO	0X0	
1044	POWER_CONTROL	0X2484	html	POWER_CONTROL_PSEQ_SLOT_UP5_OFF_TO_AWAKE	T_SLOT_U8_OFF_TO_AWAKE	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_U8_OFF_TO_AWAKE_255	SOO	0X0	
1045	POWER_CONTROL	0X2484	html	POWER_CONTROL_PSEQ_SLOT_UP5_OFF_TO_AWAKE	T_SLOT_U9_OFF_TO_AWAKE	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_U9_OFF_TO_AWAKE_255	SOO	0X0	
1046	POWER_CONTROL	0X2485	html	POWER_CONTROL_PSEQ_SLOT_UP6_OFF_TO_AWAKE	T_SLOT_U10_OFF_TO_AWAKE	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_U10_OFF_TO_AWAKE_256	SOO	0X0	
1047	POWER_CONTROL	0X2485	html	POWER_CONTROL_PSEQ_SLOT_UP6_OFF_TO_AWAKE	T_SLOT_U11_OFF_TO_AWAKE	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_U11_OFF_TO_AWAKE_256	SOO	0X0	
1048	POWER_CONTROL	0X2486	html	POWER_CONTROL_PSEQ_SLOT_UP7_OFF_TO_AWAKE	T_SLOT_U12_OFF_TO_AWAKE	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_U12_OFF_TO_AWAKE_257	SOO	0X0	
1049	POWER_CONTROL	0X2486	html	POWER_CONTROL_PSEQ_SLOT_UP7_OFF_TO_AWAKE	T_SLOT_U13_OFF_TO_AWAKE	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_U13_OFF_TO_AWAKE_257	SOO	0X0	
1050	POWER_CONTROL	0X2487	html	POWER_CONTROL_PSEQ_SLOT_UP8_OFF_TO_AWAKE	T_SLOT_U14_OFF_TO_AWAKE	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_U14_OFF_TO_AWAKE_258	SOO	0X0	
1051	POWER_CONTROL	0X2487	html	POWER_CONTROL_PSEQ_SLOT_UP8_OFF_TO_AWAKE	T_SLOT_U15_OFF_TO_AWAKE	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_U15_OFF_TO_AWAKE_258	SOO	0X0	
1052	POWER_CONTROL	0X2488	html	POWER_CONTROL_PSEQ_SLOT_UP1_SLPDDR_TO_AWAKE	T_SLOT_U0_SLPDDR_TO_AWAKE	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_U0_SLPDDR_TO_AWAKE_259	SOO	0X0	
1053	POWER_CONTROL	0X2488	html	POWER_CONTROL_PSEQ_SLOT_UP1_SLPDDR_TO_AWAKE	T_SLOT_U1_SLPDDR_TO_AWAKE	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_U1_SLPDDR_TO_AWAKE_259	SOO	0X0	
1054	POWER_CONTROL	0X2489	html	POWER_CONTROL_PSEQ_SLOT_UP2_SLPDDR_TO_AWAKE	T_SLOT_U2_SLPDDR_TO_AWAKE	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_U2_SLPDDR_TO_AWAKE_260	SOO	0X0	
1055	POWER_CONTROL	0X2489	html	POWER_CONTROL_PSEQ_SLOT_UP2_SLPDDR_TO_AWAKE	T_SLOT_U3_SLPDDR_TO_AWAKE	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_U3_SLPDDR_TO_AWAKE_260	SOO	0X0	
1056	POWER_CONTROL	0X248A	html	POWER_CONTROL_PSEQ_SLOT_UP3_SLPDDR_TO_AWAKE	T_SLOT_U4_SLPDDR_TO_AWAKE	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_U4_SLPDDR_TO_AWAKE_261	SOO	0X0	
1057	POWER_CONTROL	0X248A	html	POWER_CONTROL_PSEQ_SLOT_UP3_SLPDDR_TO_AWAKE	T_SLOT_U5_SLPDDR_TO_AWAKE	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_U5_SLPDDR_TO_AWAKE_261	SOO	0X0	
1058	POWER_CONTROL	0X248B	html	POWER_CONTROL_PSEQ_SLOT_UP4_SLPDDR_TO_AWAKE	T_SLOT_U6_SLPDDR_TO_AWAKE	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_U6_SLPDDR_TO_AWAKE_262	SOO	0X0	
1059	POWER_CONTROL	0X248B	html	POWER_CONTROL_PSEQ_SLOT_UP4_SLPDDR_TO_AWAKE	T_SLOT_U7_SLPDDR_TO_AWAKE	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_U7_SLPDDR_TO_AWAKE_262	SOO	0X0	
1060	POWER_CONTROL	0X248C	html	POWER_CONTROL_PSEQ_SLOT_UP5_SLPDDR_TO_AWAKE	T_SLOT_U8_SLPDDR_TO_AWAKE	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_U8_SLPDDR_TO_AWAKE_263	SOO	0X0	
1061	POWER_CONTROL	0X248C	html	POWER_CONTROL_PSEQ_SLOT_UP5_SLPDDR_TO_AWAKE	T_SLOT_U9_SLPDDR_TO_AWAKE	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_U9_SLPDDR_TO_AWAKE_263	SOO	0X0	
1062	POWER_CONTROL	0X248D	html	POWER_CONTROL_PSEQ_SLOT_UP6_SLPDDR_TO_AWAKE	T_SLOT_U10_SLPDDR_TO_AWAKE	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_U10_SLPDDR_TO_AWAKE_264	SOO	0X0	
1063	POWER_CONTROL	0X248D	html	POWER_CONTROL_PSEQ_SLOT_UP6_SLPDDR_TO_AWAKE	T_SLOT_U11_SLPDDR_TO_AWAKE	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_U11_SLPDDR_TO_AWAKE_264	SOO	0X0	
1064	POWER_CONTROL	0X248E	html	POWER_CONTROL_PSEQ_SLOT_UP7_SLPDDR_TO_AWAKE	T_SLOT_U12_SLPDDR_TO_AWAKE	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_U12_SLPDDR_TO_AWAKE_265	SOO	0X0	
1065	POWER_CONTROL	0X248E	html	POWER_CONTROL_PSEQ_SLOT_UP7_SLPDDR_TO_AWAKE	T_SLOT_U13_SLPDDR_TO_AWAKE	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_U13_SLPDDR_TO_AWAKE_265	SOO	0X0	
1066	POWER_CONTROL	0X248F	html	POWER_CONTROL_PSEQ_SLOT_UP8_SLPDDR_TO_AWAKE	T_SLOT_U14_SLPDDR_TO_AWAKE	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_U14_SLPDDR_TO_AWAKE_266	SOO	0X0	
1067	POWER_CONTROL	0X248F	html	POWER_CONTROL_PSEQ_SLOT_UP8_SLPDDR_TO_AWAKE	T_SLOT_U15_SLPDDR_TO_AWAKE	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_U15_SLPDDR_TO_AWAKE_266	SOO	0X0	
1068	POWER_CONTROL	0X2490	html	POWER_CONTROL_PSEQ_SLOT_UP1_SLPS2R_TO_SLPDDR	T_SLOT_U0_SLPS2R_TO_SLPDDR	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_U0_SLPS2R_TO_SLPDDR_267	SOO	0X0	
1069	POWER_CONTROL	0X2490	html	POWER_CONTROL_PSEQ_SLOT_UP1_SLPS2R_TO_SLPDDR	T_SLOT_U1_SLPS2R_TO_SLPDDR	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_U1_SLPS2R_TO_SLPDDR_267	SOO	0X0	
1070	POWER_CONTROL	0X2491	html	POWER_CONTROL_PSEQ_SLOT_UP2_SLPS2R_TO_SLPDDR	T_SLOT_U2_SLPS2R_TO_SLPDDR	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_U2_SLPS2R_TO_SLPDDR_268	SOO	0X0	
1071	POWER_CONTROL	0X2491	html	POWER_CONTROL_PSEQ_SLOT_UP2_SLPS2R_TO_SLPDDR	T_SLOT_U3_SLPS2R_TO_SLPDDR	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_U3_SLPS2R_TO_SLPDDR_268	SOO	0X0	
1072	POWER_CONTROL	0X2492	html	POWER_CONTROL_PSEQ_SLOT_UP3_SLPS2R_TO_SLPDDR	T_SLOT_U4_SLPS2R_TO_SLPDDR	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_U4_SLPS2R_TO_SLPDDR_269	SOO	0X0	
1073	POWER_CONTROL	0X2492	html	POWER_CONTROL_PSEQ_SLOT_UP3_SLPS2R_TO_SLPDDR	T_SLOT_U5_SLPS2R_TO_SLPDDR	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_U5_SLPS2R_TO_SLPDDR_269	SOO	0X0	
1074	POWER_CONTROL	0X2493	html	POWER_CONTROL_PSEQ_SLOT_UP4_SLPS2R_TO_SLPDDR	T_SLOT_U6_SLPS2R_TO_SLPDDR	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_U6_SLPS2R_TO_SLPDDR_270	SOO	0X0	
1075	POWER_CONTROL	0X2493	html	POWER_CONTROL_PSEQ_SLOT_UP4_SLPS2R_TO_SLPDDR	T_SLOT_U7_SLPS2R_TO_SLPDDR	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_U7_SLPS2R_TO_SLPDDR_270	SOO	0X0	
1076	POWER_CONTROL	0X2494	html	POWER_CONTROL_PSEQ_SLOT_UP5_SLPS2R_TO_SLPDDR	T_SLOT_U8_SLPS2R_TO_SLPDDR	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_U8_SLPS2R_TO_SLPDDR_271	SOO	0X0	
1077	POWER_CONTROL	0X2494	html	POWER_CONTROL_PSEQ_SLOT_UP5_SLPS2R_TO_SLPDDR	T_SLOT_U9_SLPS2R_TO_SLPDDR	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_U9_SLPS2R_TO_SLPDDR_271	SOO	0X0	
1078	POWER_CONTROL	0X2495	html	POWER_CONTROL_PSEQ_SLOT_UP6_SLPS2R_TO_SLPDDR	T_SLOT_U10_SLPS2R_TO_SLPDDR	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_U10_SLPS2R_TO_SLPDDR_272	SOO	0X0	
1079	POWER_CONTROL	0X2495	html	POWER_CONTROL_PSEQ_SLOT_UP6_SLPS2R_TO_SLPDDR	T_SLOT_U11_SLPS2R_TO_SLPDDR	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_U11_SLPS2R_TO_SLPDDR_272	SOO	0X0	
1080	POWER_CONTROL	0X2496	html	POWER_CONTROL_PSEQ_SLOT_UP7_SLPS2R_TO_SLPDDR	T_SLOT_U12_SLPS2R_TO_SLPDDR	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_U12_SLPS2R_TO_SLPDDR_273	SOO	0X0	
1081	POWER_CONTROL	0X2496	html	POWER_CONTROL_PSEQ_SLOT_UP7_SLPS2R_TO_SLPDDR	T_SLOT_U13_SLPS2R_TO_SLPDDR	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_U13_SLPS2R_TO_SLPDDR_273	SOO	0X0	
1082	POWER_CONTROL	0X2497	html	POWER_CONTROL_PSEQ_SLOT_UP8_SLPS2R_TO_SLPDDR	T_SLOT_U14_SLPS2R_TO_SLPDDR	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_U14_SLPS2R_TO_SLPDDR_274	SOO	0X0	
1083	POWER_CONTROL	0X2497	html	POWER_CONTROL_PSEQ_SLOT_UP8_SLPS2R_TO_SLPDDR	T_SLOT_U15_SLPS2R_TO_SLPDDR	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_U15_SLPS2R_TO_SLPDDR_274	SOO	0X0	
1084	POWER_CONTROL	0X2498	html	POWER_CONTROL_PSEQ_SLOT_DN1_AWAKE_TO_SLPDDR	T_SLOT_D0_AWAKE_TO_SLPDDR	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D0_AWAKE_TO_SLPDDR_275	SOO	0X0	
1085	POWER_CONTROL	0X2498	html	POWER_CONTROL_PSEQ_SLOT_DN1_AWAKE_TO_SLPDDR	T_SLOT_D1_AWAKE_TO_SLPDDR	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D1_AWAKE_TO_SLPDDR_275	SOO	0X0	
1086	POWER_CONTROL	0X2499	html	POWER_CONTROL_PSEQ_SLOT_DN2_AWAKE_TO_SLPDDR	T_SLOT_D2_AWAKE_TO_SLPDDR	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D2_AWAKE_TO_SLPDDR_276	SOO	0X0	
1087	POWER_CONTROL	0X2499	html	POWER_CONTROL_PSEQ_SLOT_DN2_AWAKE_TO_SLPDDR	T_SLOT_D3_AWAKE_TO_SLPDDR	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D3_AWAKE_TO_SLPDDR_276	SOO	0X0	
1088	POWER_CONTROL	0X249A	html	POWER_CONTROL_PSEQ_SLOT_DN3_AWAKE_TO_SLPDDR	T_SLOT_D4_AWAKE_TO_SLPDDR	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D4_AWAKE_TO_SLPDDR_277	SOO	0X0	
1089	POWER_CONTROL	0X249A	html	POWER_CONTROL_PSEQ_SLOT_DN3_AWAKE_TO_SLPDDR	T_SLOT_D5_AWAKE_TO_SLPDDR	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D5_AWAKE_TO_SLPDDR_277	SOO	0X0	
1090	POWER_CONTROL	0X249B	html	POWER_CONTROL_PSEQ_SLOT_DN4_AWAKE_TO_SLPDDR	T_SLOT_D6_AWAKE_TO_SLPDDR	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D6_AWAKE_TO_SLPDDR_278	SOO	0X0	
1091	POWER_CONTROL	0X249B	html	POWER_CONTROL_PSEQ_SLOT_DN4_AWAKE_TO_SLPDDR	T_SLOT_D7_AWAKE_TO_SLPDDR	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D7_AWAKE_TO_SLPDDR_278	SOO	0X0	
1092	POWER_CONTROL	0X249C	html	POWER_CONTROL_PSEQ_SLOT_DN5_AWAKE_TO_SLPDDR	T_SLOT_D8_AWAKE_TO_SLPDDR	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D8_AWAKE_TO_SLPDDR_279	SOO	0X0	
1093	POWER_CONTROL	0X249C	html	POWER_CONTROL_PSEQ_SLOT_DN5_AWAKE_TO_SLPDDR	T_SLOT_D9_AWAKE_TO_SLPDDR	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D9_AWAKE_TO_SLPDDR_279	SOO	0X0	
1094	POWER_CONTROL	0X249D	html	POWER_CONTROL_PSEQ_SLOT_DN6_AWAKE_TO_SLPDDR	T_SLOT_D10_AWAKE_TO_SLPDDR	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D10_AWAKE_TO_SLPDDR_280	SOO	0X0	
1095	POWER_CONTROL	0X249D	html	POWER_CONTROL_PSEQ_SLOT_DN6_AWAKE_TO_SLPDDR	T_SLOT_D11_AWAKE_TO_SLPDDR	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D11_AWAKE_TO_SLPDDR_280	SOO	0X0	
1096	POWER_CONTROL	0X249E	html	POWER_CONTROL_PSEQ_SLOT_DN7_AWAKE_TO_SLPDDR	T_SLOT_D12_AWAKE_TO_SLPDDR	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D12_AWAKE_TO_SLPDDR_281	SOO	0X0	
1097	POWER_CONTROL	0X249E	html	POWER_CONTROL_PSEQ_SLOT_DN7_AWAKE_TO_SLPDDR	T_SLOT_D13_AWAKE_TO_SLPDDR	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D13_AWAKE_TO_SLPDDR_281	SOO	0X0	
1098	POWER_CONTROL	0X249F	html	POWER_CONTROL_PSEQ_SLOT_DN8_AWAKE_TO_SLPDDR	T_SLOT_D14_AWAKE_TO_SLPDDR	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D14_AWAKE_TO_SLPDDR_282	SOO	0X0	
1099	POWER_CONTROL	0X249F	html	POWER_CONTROL_PSEQ_SLOT_DN8_AWAKE_TO_SLPDDR	T_SLOT_D15_AWAKE_TO_SLPDDR	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D15_AWAKE_TO_SLPDDR_282	SOO	0X0	
1100	POWER_CONTROL	0X24A0	html	POWER_CONTROL_PSEQ_SLOT_DN1_TO_OFF	T_SLOT_D0_TO_OFF	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D0_TO_OFF_283	SOO	0X0	
1101	POWER_CONTROL	0X24A0	html	POWER_CONTROL_PSEQ_SLOT_DN1_TO_OFF	T_SLOT_D1_TO_OFF	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D1_TO_OFF_283	SOO	0X0	
1102	POWER_CONTROL	0X24A1	html	POWER_CONTROL_PSEQ_SLOT_DN2_TO_OFF	T_SLOT_D2_TO_OFF	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D2_TO_OFF_284	SOO	0X0	
1103	POWER_CONTROL	0X24A1	html	POWER_CONTROL_PSEQ_SLOT_DN2_TO_OFF	T_SLOT_D3_TO_OFF	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D3_TO_OFF_284	SOO	0X0	
1104	POWER_CONTROL	0X24A2	html	POWER_CONTROL_PSEQ_SLOT_DN3_TO_OFF	T_SLOT_D4_TO_OFF	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D4_TO_OFF_285	SOO	0X0	
1105	POWER_CONTROL	0X24A2	html	POWER_CONTROL_PSEQ_SLOT_DN3_TO_OFF	T_SLOT_D5_TO_OFF	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D5_TO_OFF_285	SOO	0X0	
1106	POWER_CONTROL	0X24A3	html	POWER_CONTROL_PSEQ_SLOT_DN4_TO_OFF	T_SLOT_D6_TO_OFF	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D6_TO_OFF_286	SOO	0X0	
1107	POWER_CONTROL	0X24A3	html	POWER_CONTROL_PSEQ_SLOT_DN4_TO_OFF	T_SLOT_D7_TO_OFF	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D7_TO_OFF_286	SOO	0X0	
1108	POWER_CONTROL	0X24A4	html	POWER_CONTROL_PSEQ_SLOT_DN5_TO_OFF	T_SLOT_D8_TO_OFF	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D8_TO_OFF_287	SOO	0X0	
1109	POWER_CONTROL	0X24A4	html	POWER_CONTROL_PSEQ_SLOT_DN5_TO_OFF	T_SLOT_D9_TO_OFF	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D9_TO_OFF_287	SOO	0X0	
1110	POWER_CONTROL	0X24A5	html	POWER_CONTROL_PSEQ_SLOT_DN6_TO_OFF	T_SLOT_D10_TO_OFF	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D10_TO_OFF_288	SOO	0X0	
1111	POWER_CONTROL	0X24A5	html	POWER_CONTROL_PSEQ_SLOT_DN6_TO_OFF	T_SLOT_D11_TO_OFF	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D11_TO_OFF_288	SOO	0X0	
1112	POWER_CONTROL	0X24A6	html	POWER_CONTROL_PSEQ_SLOT_DN7_TO_OFF	T_SLOT_D12_TO_OFF	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D12_TO_OFF_289	SOO	0X0	
1113	POWER_CONTROL	0X24A6	html	POWER_CONTROL_PSEQ_SLOT_DN7_TO_OFF	T_SLOT_D13_TO_OFF	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D13_TO_OFF_289	SOO	0X0	
1114	POWER_CONTROL	0X24A7	html	POWER_CONTROL_PSEQ_SLOT_DN8_TO_OFF	T_SLOT_D14_TO_OFF	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D14_TO_OFF_290	SOO	0X0	
1115	POWER_CONTROL	0X24A7	html	POWER_CONTROL_PSEQ_SLOT_DN8_TO_OFF	T_SLOT_D15_TO_OFF	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D15_TO_OFF_290	SOO	0X0	
1116	POWER_CONTROL	0X24A8	html	POWER_CONTROL_PSEQ_SLOT_DN1_SLPDDR_TO_SLPS2R	T_SLOT_D0_SLPDDR_TO_SLPS2R	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D0_SLPDDR_TO_SLPS2R_291	SOO	0X0	
1117	POWER_CONTROL	0X24A8	html	POWER_CONTROL_PSEQ_SLOT_DN1_SLPDDR_TO_SLPS2R	T_SLOT_D1_SLPDDR_TO_SLPS2R	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D1_SLPDDR_TO_SLPS2R_291	SOO	0X0	
1118	POWER_CONTROL	0X24A9	html	POWER_CONTROL_PSEQ_SLOT_DN2_SLPDDR_TO_SLPS2R	T_SLOT_D2_SLPDDR_TO_SLPS2R	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D2_SLPDDR_TO_SLPS2R_292	SOO	0X0	
1119	POWER_CONTROL	0X24A9	html	POWER_CONTROL_PSEQ_SLOT_DN2_SLPDDR_TO_SLPS2R	T_SLOT_D3_SLPDDR_TO_SLPS2R	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D3_SLPDDR_TO_SLPS2R_292	SOO	0X0	
1120	POWER_CONTROL	0X24AA	html	POWER_CONTROL_PSEQ_SLOT_DN3_SLPDDR_TO_SLPS2R	T_SLOT_D4_SLPDDR_TO_SLPS2R	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D4_SLPDDR_TO_SLPS2R_293	SOO	0X0	
1121	POWER_CONTROL	0X24AA	html	POWER_CONTROL_PSEQ_SLOT_DN3_SLPDDR_TO_SLPS2R	T_SLOT_D5_SLPDDR_TO_SLPS2R	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D5_SLPDDR_TO_SLPS2R_293	SOO	0X0	
1122	POWER_CONTROL	0X24AB	html	POWER_CONTROL_PSEQ_SLOT_DN4_SLPDDR_TO_SLPS2R	T_SLOT_D6_SLPDDR_TO_SLPS2R	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D6_SLPDDR_TO_SLPS2R_294	SOO	0X0	
1123	POWER_CONTROL	0X24AB	html	POWER_CONTROL_PSEQ_SLOT_DN4_SLPDDR_TO_SLPS2R	T_SLOT_D7_SLPDDR_TO_SLPS2R	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D7_SLPDDR_TO_SLPS2R_294	SOO	0X0	
1124	POWER_CONTROL	0X24AC	html	POWER_CONTROL_PSEQ_SLOT_DN5_SLPDDR_TO_SLPS2R	T_SLOT_D8_SLPDDR_TO_SLPS2R	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D8_SLPDDR_TO_SLPS2R_295	SOO	0X0	
1125	POWER_CONTROL	0X24AC	html	POWER_CONTROL_PSEQ_SLOT_DN5_SLPDDR_TO_SLPS2R	T_SLOT_D9_SLPDDR_TO_SLPS2R	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D9_SLPDDR_TO_SLPS2R_295	SOO	0X0	
1126	POWER_CONTROL	0X24AD	html	POWER_CONTROL_PSEQ_SLOT_DN6_SLPDDR_TO_SLPS2R	T_SLOT_D10_SLPDDR_TO_SLPS2R	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D10_SLPDDR_TO_SLPS2R_296	SOO	0X0	
1127	POWER_CONTROL	0X24AD	html	POWER_CONTROL_PSEQ_SLOT_DN6_SLPDDR_TO_SLPS2R	T_SLOT_D11_SLPDDR_TO_SLPS2R	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D11_SLPDDR_TO_SLPS2R_296	SOO	0X0	
1128	POWER_CONTROL	0X24AE	html	POWER_CONTROL_PSEQ_SLOT_DN7_SLPDDR_TO_SLPS2R	T_SLOT_D12_SLPDDR_TO_SLPS2R	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D12_SLPDDR_TO_SLPS2R_297	SOO	0X0	
1129	POWER_CONTROL	0X24AE	html	POWER_CONTROL_PSEQ_SLOT_DN7_SLPDDR_TO_SLPS2R	T_SLOT_D13_SLPDDR_TO_SLPS2R	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D13_SLPDDR_TO_SLPS2R_297	SOO	0X0	
1130	POWER_CONTROL	0X24AF	html	POWER_CONTROL_PSEQ_SLOT_DN8_SLPDDR_TO_SLPS2R	T_SLOT_D14_SLPDDR_TO_SLPS2R	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D14_SLPDDR_TO_SLPS2R_298	SOO	0X0	
1131	POWER_CONTROL	0X24AF	html	POWER_CONTROL_PSEQ_SLOT_DN8_SLPDDR_TO_SLPS2R	T_SLOT_D15_SLPDDR_TO_SLPS2R	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D15_SLPDDR_TO_SLPS2R_298	SOO	0X0	
1132	POWER_CONTROL	0X24B0	html	POWER_CONTROL_PSEQ_SLOT_DN1_SLPDDR_TO_SLPS2RA	T_SLOT_D0_SLPDDR_TO_SLPS2RA	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D0_SLPDDR_TO_SLPS2RA_299	SOO	0X0	
1133	POWER_CONTROL	0X24B0	html	POWER_CONTROL_PSEQ_SLOT_DN1_SLPDDR_TO_SLPS2RA	T_SLOT_D1_SLPDDR_TO_SLPS2RA	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D1_SLPDDR_TO_SLPS2RA_299	SOO	0X0	
1134	POWER_CONTROL	0X24B1	html	POWER_CONTROL_PSEQ_SLOT_DN2_SLPDDR_TO_SLPS2RA	T_SLOT_D2_SLPDDR_TO_SLPS2RA	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D2_SLPDDR_TO_SLPS2RA_300	SOO	0X0	
1135	POWER_CONTROL	0X24B1	html	POWER_CONTROL_PSEQ_SLOT_DN2_SLPDDR_TO_SLPS2RA	T_SLOT_D3_SLPDDR_TO_SLPS2RA	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D3_SLPDDR_TO_SLPS2RA_300	SOO	0X0	
1136	POWER_CONTROL	0X24B2	html	POWER_CONTROL_PSEQ_SLOT_DN3_SLPDDR_TO_SLPS2RA	T_SLOT_D4_SLPDDR_TO_SLPS2RA	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D4_SLPDDR_TO_SLPS2RA_301	SOO	0X0	
1137	POWER_CONTROL	0X24B2	html	POWER_CONTROL_PSEQ_SLOT_DN3_SLPDDR_TO_SLPS2RA	T_SLOT_D5_SLPDDR_TO_SLPS2RA	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D5_SLPDDR_TO_SLPS2RA_301	SOO	0X0	
1138	POWER_CONTROL	0X24B3	html	POWER_CONTROL_PSEQ_SLOT_DN4_SLPDDR_TO_SLPS2RA	T_SLOT_D6_SLPDDR_TO_SLPS2RA	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D6_SLPDDR_TO_SLPS2RA_302	SOO	0X0	
1139	POWER_CONTROL	0X24B3	html	POWER_CONTROL_PSEQ_SLOT_DN4_SLPDDR_TO_SLPS2RA	T_SLOT_D7_SLPDDR_TO_SLPS2RA	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D7_SLPDDR_TO_SLPS2RA_302	SOO	0X0	
1140	POWER_CONTROL	0X24B4	html	POWER_CONTROL_PSEQ_SLOT_DN5_SLPDDR_TO_SLPS2RA	T_SLOT_D8_SLPDDR_TO_SLPS2RA	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D8_SLPDDR_TO_SLPS2RA_303	SOO	0X0	
1141	POWER_CONTROL	0X24B4	html	POWER_CONTROL_PSEQ_SLOT_DN5_SLPDDR_TO_SLPS2RA	T_SLOT_D9_SLPDDR_TO_SLPS2RA	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D9_SLPDDR_TO_SLPS2RA_303	SOO	0X0	
1142	POWER_CONTROL	0X24B5	html	POWER_CONTROL_PSEQ_SLOT_DN6_SLPDDR_TO_SLPS2RA	T_SLOT_D10_SLPDDR_TO_SLPS2RA	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D10_SLPDDR_TO_SLPS2RA_304	SOO	0X0	
1143	POWER_CONTROL	0X24B5	html	POWER_CONTROL_PSEQ_SLOT_DN6_SLPDDR_TO_SLPS2RA	T_SLOT_D11_SLPDDR_TO_SLPS2RA	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D11_SLPDDR_TO_SLPS2RA_304	SOO	0X0	
1144	POWER_CONTROL	0X24B6	html	POWER_CONTROL_PSEQ_SLOT_DN7_SLPDDR_TO_SLPS2RA	T_SLOT_D12_SLPDDR_TO_SLPS2RA	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D12_SLPDDR_TO_SLPS2RA_305	SOO	0X0	
1145	POWER_CONTROL	0X24B6	html	POWER_CONTROL_PSEQ_SLOT_DN7_SLPDDR_TO_SLPS2RA	T_SLOT_D13_SLPDDR_TO_SLPS2RA	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D13_SLPDDR_TO_SLPS2RA_305	SOO	0X0	
1146	POWER_CONTROL	0X24B7	html	POWER_CONTROL_PSEQ_SLOT_DN8_SLPDDR_TO_SLPS2RA	T_SLOT_D14_SLPDDR_TO_SLPS2RA	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D14_SLPDDR_TO_SLPS2RA_306	SOO	0X0	
1147	POWER_CONTROL	0X24B7	html	POWER_CONTROL_PSEQ_SLOT_DN8_SLPDDR_TO_SLPS2RA	T_SLOT_D15_SLPDDR_TO_SLPS2RA	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D15_SLPDDR_TO_SLPS2RA_306	SOO	0X0	
1148	POWER_CONTROL	0X24B8	html	POWER_CONTROL_PSEQ_SLOT_DN1_CRASH	T_SLOT_D0_CRASH	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D0_CRASH_307	SOO	0X0	
1149	POWER_CONTROL	0X24B8	html	POWER_CONTROL_PSEQ_SLOT_DN1_CRASH	T_SLOT_D1_CRASH	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D1_CRASH_307	SOO	0X0	
1150	POWER_CONTROL	0X24B9	html	POWER_CONTROL_PSEQ_SLOT_DN2_CRASH	T_SLOT_D2_CRASH	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D2_CRASH_308	SOO	0X0	
1151	POWER_CONTROL	0X24B9	html	POWER_CONTROL_PSEQ_SLOT_DN2_CRASH	T_SLOT_D3_CRASH	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D3_CRASH_308	SOO	0X0	
1152	POWER_CONTROL	0X24BA	html	POWER_CONTROL_PSEQ_SLOT_DN3_CRASH	T_SLOT_D4_CRASH	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D4_CRASH_309	SOO	0X0	
1153	POWER_CONTROL	0X24BA	html	POWER_CONTROL_PSEQ_SLOT_DN3_CRASH	T_SLOT_D5_CRASH	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D5_CRASH_309	SOO	0X0	
1154	POWER_CONTROL	0X24BB	html	POWER_CONTROL_PSEQ_SLOT_DN4_CRASH	T_SLOT_D6_CRASH	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D6_CRASH_310	SOO	0X0	
1155	POWER_CONTROL	0X24BB	html	POWER_CONTROL_PSEQ_SLOT_DN4_CRASH	T_SLOT_D7_CRASH	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D7_CRASH_310	SOO	0X0	
1156	POWER_CONTROL	0X24BC	html	POWER_CONTROL_PSEQ_SLOT_DN5_CRASH	T_SLOT_D8_CRASH	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D8_CRASH_311	SOO	0X0	
1157	POWER_CONTROL	0X24BC	html	POWER_CONTROL_PSEQ_SLOT_DN5_CRASH	T_SLOT_D9_CRASH	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D9_CRASH_311	SOO	0X0	
1158	POWER_CONTROL	0X24BD	html	POWER_CONTROL_PSEQ_SLOT_DN6_CRASH	T_SLOT_D10_CRASH	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D10_CRASH_312	SOO	0X0	
1159	POWER_CONTROL	0X24BD	html	POWER_CONTROL_PSEQ_SLOT_DN6_CRASH	T_SLOT_D11_CRASH	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D11_CRASH_312	SOO	0X0	
1160	POWER_CONTROL	0X24BE	html	POWER_CONTROL_PSEQ_SLOT_DN7_CRASH	T_SLOT_D12_CRASH	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D12_CRASH_313	SOO	0X0	
1161	POWER_CONTROL	0X24BE	html	POWER_CONTROL_PSEQ_SLOT_DN7_CRASH	T_SLOT_D13_CRASH	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D13_CRASH_313	SOO	0X0	
1162	POWER_CONTROL	0X24BF	html	POWER_CONTROL_PSEQ_SLOT_DN8_CRASH	T_SLOT_D14_CRASH	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D14_CRASH_314	SOO	0X0	
1163	POWER_CONTROL	0X24BF	html	POWER_CONTROL_PSEQ_SLOT_DN8_CRASH	T_SLOT_D15_CRASH	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_T_SLOT_D15_CRASH_314	SOO	0X0	
1164	POWER_CONTROL	0X24C0	html	POWER_CONTROL_PSEQ_BUCK0_AWAKE_SLOT	OFF_TO_AWAKE_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_315	SOO	0X0	
1165	POWER_CONTROL	0X24C0	html	POWER_CONTROL_PSEQ_BUCK0_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_315	SOO	0X0	
1166	POWER_CONTROL	0X24C1	html	POWER_CONTROL_PSEQ_BUCK0_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_316	SOO	0X0	
1167	POWER_CONTROL	0X24C1	html	POWER_CONTROL_PSEQ_BUCK0_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_316	SOO	0X0	
1168	POWER_CONTROL	0X24C2	html	POWER_CONTROL_PSEQ_BUCK0_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_317	SOO	0X0	
1169	POWER_CONTROL	0X24C2	html	POWER_CONTROL_PSEQ_BUCK0_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_317	SOO	0X0	
1170	POWER_CONTROL	0X24C3	html	POWER_CONTROL_PSEQ_BUCK0_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_318	SOO	0X0	
1171	POWER_CONTROL	0X24C4	html	POWER_CONTROL_PSEQ_BUCK0_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_319	SOO	0X0	
1172	POWER_CONTROL	0X24C5	html	POWER_CONTROL_PSEQ_BUCK1_AWAKE_SLOT	OFF_TO_AWAKE_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_320	SOO	0X0	
1173	POWER_CONTROL	0X24C5	html	POWER_CONTROL_PSEQ_BUCK1_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_320	SOO	0X0	
1174	POWER_CONTROL	0X24C6	html	POWER_CONTROL_PSEQ_BUCK1_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_321	SOO	0X0	
1175	POWER_CONTROL	0X24C6	html	POWER_CONTROL_PSEQ_BUCK1_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_321	SOO	0X0	
1176	POWER_CONTROL	0X24C7	html	POWER_CONTROL_PSEQ_BUCK1_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_322	SOO	0X0	
1177	POWER_CONTROL	0X24C7	html	POWER_CONTROL_PSEQ_BUCK1_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_322	SOO	0X0	
1178	POWER_CONTROL	0X24C8	html	POWER_CONTROL_PSEQ_BUCK1_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_323	SOO	0X0	
1179	POWER_CONTROL	0X24C9	html	POWER_CONTROL_PSEQ_BUCK1_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_324	SOO	0X0	
1180	POWER_CONTROL	0X24CA	html	POWER_CONTROL_PSEQ_BUCK2_AWAKE_SLOT	OFF_TO_AWAKE_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_325	SOO	0X0	
1181	POWER_CONTROL	0X24CA	html	POWER_CONTROL_PSEQ_BUCK2_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_325	SOO	0X0	
1182	POWER_CONTROL	0X24CB	html	POWER_CONTROL_PSEQ_BUCK2_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_326	SOO	0X0	
1183	POWER_CONTROL	0X24CB	html	POWER_CONTROL_PSEQ_BUCK2_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_326	SOO	0X0	
1184	POWER_CONTROL	0X24CC	html	POWER_CONTROL_PSEQ_BUCK2_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_327	SOO	0X0	
1185	POWER_CONTROL	0X24CC	html	POWER_CONTROL_PSEQ_BUCK2_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_327	SOO	0X0	
1186	POWER_CONTROL	0X24CD	html	POWER_CONTROL_PSEQ_BUCK2_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_328	SOO	0X0	
1187	POWER_CONTROL	0X24CE	html	POWER_CONTROL_PSEQ_BUCK2_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_329	SOO	0X0	
1188	POWER_CONTROL	0X24CF	html	POWER_CONTROL_PSEQ_BUCK3_AWAKE_SLOT	OFF_TO_AWAKE_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_330	SOO	0X0	
1189	POWER_CONTROL	0X24CF	html	POWER_CONTROL_PSEQ_BUCK3_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_330	SOO	0X0	
1190	POWER_CONTROL	0X24D0	html	POWER_CONTROL_PSEQ_BUCK3_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_331	SOO	0X0	
1191	POWER_CONTROL	0X24D0	html	POWER_CONTROL_PSEQ_BUCK3_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_331	SOO	0X0	
1192	POWER_CONTROL	0X24D1	html	POWER_CONTROL_PSEQ_BUCK3_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_332	SOO	0X0	
1193	POWER_CONTROL	0X24D1	html	POWER_CONTROL_PSEQ_BUCK3_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_332	SOO	0X0	
1194	POWER_CONTROL	0X24D2	html	POWER_CONTROL_PSEQ_BUCK3_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_333	SOO	0X0	
1195	POWER_CONTROL	0X24D3	html	POWER_CONTROL_PSEQ_BUCK3_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_334	SOO	0X0	
1196	POWER_CONTROL	0X24D4	html	POWER_CONTROL_PSEQ_BUCK7_AWAKE_SLOT	OFF_TO_AWAKE_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_335	SOO	0X0	
1197	POWER_CONTROL	0X24D4	html	POWER_CONTROL_PSEQ_BUCK7_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_335	SOO	0X0	
1198	POWER_CONTROL	0X24D5	html	POWER_CONTROL_PSEQ_BUCK7_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_336	SOO	0X0	
1199	POWER_CONTROL	0X24D5	html	POWER_CONTROL_PSEQ_BUCK7_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_336	SOO	0X0	
1200	POWER_CONTROL	0X24D6	html	POWER_CONTROL_PSEQ_BUCK7_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_337	SOO	0X0	
1201	POWER_CONTROL	0X24D6	html	POWER_CONTROL_PSEQ_BUCK7_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_337	SOO	0X0	
1202	POWER_CONTROL	0X24D7	html	POWER_CONTROL_PSEQ_BUCK7_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_338	SOO	0X0	
1203	POWER_CONTROL	0X24D8	html	POWER_CONTROL_PSEQ_BUCK7_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_339	SOO	0X0	
1204	POWER_CONTROL	0X24D9	html	POWER_CONTROL_PSEQ_BUCK8_AWAKE_SLOT	OFF_TO_AWAKE_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_340	SOO	0X0	
1205	POWER_CONTROL	0X24D9	html	POWER_CONTROL_PSEQ_BUCK8_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_340	SOO	0X0	
1206	POWER_CONTROL	0X24DA	html	POWER_CONTROL_PSEQ_BUCK8_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_341	SOO	0X0	
1207	POWER_CONTROL	0X24DA	html	POWER_CONTROL_PSEQ_BUCK8_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_341	SOO	0X0	
1208	POWER_CONTROL	0X24DB	html	POWER_CONTROL_PSEQ_BUCK8_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_342	SOO	0X0	
1209	POWER_CONTROL	0X24DB	html	POWER_CONTROL_PSEQ_BUCK8_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_342	SOO	0X0	
1210	POWER_CONTROL	0X24DC	html	POWER_CONTROL_PSEQ_BUCK8_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_343	SOO	0X0	
1211	POWER_CONTROL	0X24DD	html	POWER_CONTROL_PSEQ_BUCK8_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_344	SOO	0X0	
1212	POWER_CONTROL	0X24DE	html	POWER_CONTROL_PSEQ_BUCK9_AWAKE_SLOT	OFF_TO_AWAKE_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_345	SOO	0X0	
1213	POWER_CONTROL	0X24DE	html	POWER_CONTROL_PSEQ_BUCK9_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_345	SOO	0X0	
1214	POWER_CONTROL	0X24DF	html	POWER_CONTROL_PSEQ_BUCK9_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_346	SOO	0X0	
1215	POWER_CONTROL	0X24DF	html	POWER_CONTROL_PSEQ_BUCK9_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_346	SOO	0X0	
1216	POWER_CONTROL	0X24E0	html	POWER_CONTROL_PSEQ_BUCK9_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_347	SOO	0X0	
1217	POWER_CONTROL	0X24E0	html	POWER_CONTROL_PSEQ_BUCK9_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_347	SOO	0X0	
1218	POWER_CONTROL	0X24E1	html	POWER_CONTROL_PSEQ_BUCK9_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_348	SOO	0X0	
1219	POWER_CONTROL	0X24E2	html	POWER_CONTROL_PSEQ_BUCK9_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_349	SOO	0X0	
1220	POWER_CONTROL	0X24E3	html	POWER_CONTROL_PSEQ_BUCK11_AWAKE_SLOT	OFF_TO_AWAKE_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_350	SOO	0X0	
1221	POWER_CONTROL	0X24E3	html	POWER_CONTROL_PSEQ_BUCK11_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_350	SOO	0X0	
1222	POWER_CONTROL	0X24E4	html	POWER_CONTROL_PSEQ_BUCK11_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_351	SOO	0X0	
1223	POWER_CONTROL	0X24E4	html	POWER_CONTROL_PSEQ_BUCK11_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_351	SOO	0X0	
1224	POWER_CONTROL	0X24E5	html	POWER_CONTROL_PSEQ_BUCK11_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_352	SOO	0X0	
1225	POWER_CONTROL	0X24E5	html	POWER_CONTROL_PSEQ_BUCK11_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_352	SOO	0X0	
1226	POWER_CONTROL	0X24E6	html	POWER_CONTROL_PSEQ_BUCK11_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_353	SOO	0X0	
1227	POWER_CONTROL	0X24E7	html	POWER_CONTROL_PSEQ_BUCK11_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_354	SOO	0X0	
1228	POWER_CONTROL	0X24E8	html	POWER_CONTROL_PSEQ_BUCK14_AWAKE_SLOT	OFF_TO_AWAKE_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_355	SOO	0X0	
1229	POWER_CONTROL	0X24E8	html	POWER_CONTROL_PSEQ_BUCK14_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_355	SOO	0X0	
1230	POWER_CONTROL	0X24E9	html	POWER_CONTROL_PSEQ_BUCK14_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_356	SOO	0X0	
1231	POWER_CONTROL	0X24E9	html	POWER_CONTROL_PSEQ_BUCK14_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_356	SOO	0X0	
1232	POWER_CONTROL	0X24EA	html	POWER_CONTROL_PSEQ_BUCK14_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_357	SOO	0X0	
1233	POWER_CONTROL	0X24EA	html	POWER_CONTROL_PSEQ_BUCK14_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_357	SOO	0X0	
1234	POWER_CONTROL	0X24EB	html	POWER_CONTROL_PSEQ_BUCK14_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_358	SOO	0X0	
1235	POWER_CONTROL	0X24EC	html	POWER_CONTROL_PSEQ_BUCK14_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_359	SOO	0X0	
1236	POWER_CONTROL	0X24ED	html	POWER_CONTROL_PSEQ_LDO1_AWAKE_SLOT	OFF_TO_AWAKE_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_360	SOO	0X0	
1237	POWER_CONTROL	0X24ED	html	POWER_CONTROL_PSEQ_LDO1_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_360	SOO	0X0	
1238	POWER_CONTROL	0X24EE	html	POWER_CONTROL_PSEQ_LDO1_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_361	SOO	0X0	
1239	POWER_CONTROL	0X24EE	html	POWER_CONTROL_PSEQ_LDO1_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_361	SOO	0X0	
1240	POWER_CONTROL	0X24EF	html	POWER_CONTROL_PSEQ_LDO1_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_362	SOO	0X0	
1241	POWER_CONTROL	0X24EF	html	POWER_CONTROL_PSEQ_LDO1_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_362	SOO	0X0	
1242	POWER_CONTROL	0X24F0	html	POWER_CONTROL_PSEQ_LDO1_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_363	SOO	0X0	
1243	POWER_CONTROL	0X24F1	html	POWER_CONTROL_PSEQ_LDO1_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_364	SOO	0X0	
1244	POWER_CONTROL	0X24F2	html	POWER_CONTROL_PSEQ_LDO2_AWAKE_SLOT	OFF_TO_AWAKE_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_365	SOO	0X0	
1245	POWER_CONTROL	0X24F2	html	POWER_CONTROL_PSEQ_LDO2_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_365	SOO	0X0	
1246	POWER_CONTROL	0X24F3	html	POWER_CONTROL_PSEQ_LDO2_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_366	SOO	0X0	
1247	POWER_CONTROL	0X24F3	html	POWER_CONTROL_PSEQ_LDO2_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_366	SOO	0X0	
1248	POWER_CONTROL	0X24F4	html	POWER_CONTROL_PSEQ_LDO2_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_367	SOO	0X0	
1249	POWER_CONTROL	0X24F4	html	POWER_CONTROL_PSEQ_LDO2_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_367	SOO	0X0	
1250	POWER_CONTROL	0X24F5	html	POWER_CONTROL_PSEQ_LDO2_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_368	SOO	0X0	
1251	POWER_CONTROL	0X24F6	html	POWER_CONTROL_PSEQ_LDO2_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_369	SOO	0X0	
1252	POWER_CONTROL	0X24F7	html	POWER_CONTROL_PSEQ_LDO3_AWAKE_SLOT	OFF_TO_AWAKE_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_370	SOO	0X0	
1253	POWER_CONTROL	0X24F7	html	POWER_CONTROL_PSEQ_LDO3_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_370	SOO	0X0	
1254	POWER_CONTROL	0X24F8	html	POWER_CONTROL_PSEQ_LDO3_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_371	SOO	0X0	
1255	POWER_CONTROL	0X24F8	html	POWER_CONTROL_PSEQ_LDO3_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_371	SOO	0X0	
1256	POWER_CONTROL	0X24F9	html	POWER_CONTROL_PSEQ_LDO3_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_372	SOO	0X0	
1257	POWER_CONTROL	0X24F9	html	POWER_CONTROL_PSEQ_LDO3_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_372	SOO	0X0	
1258	POWER_CONTROL	0X24FA	html	POWER_CONTROL_PSEQ_LDO3_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_373	SOO	0X0	
1259	POWER_CONTROL	0X24FB	html	POWER_CONTROL_PSEQ_LDO3_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_374	SOO	0X0	
1260	POWER_CONTROL	0X24FC	html	POWER_CONTROL_PSEQ_LDO5_AWAKE_SLOT	OFF_TO_AWAKE_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_375	SOO	0X0	
1261	POWER_CONTROL	0X24FC	html	POWER_CONTROL_PSEQ_LDO5_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_375	SOO	0X0	
1262	POWER_CONTROL	0X24FD	html	POWER_CONTROL_PSEQ_LDO5_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_376	SOO	0X0	
1263	POWER_CONTROL	0X24FD	html	POWER_CONTROL_PSEQ_LDO5_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_376	SOO	0X0	
1264	POWER_CONTROL	0X24FE	html	POWER_CONTROL_PSEQ_LDO5_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_377	SOO	0X0	
1265	POWER_CONTROL	0X24FE	html	POWER_CONTROL_PSEQ_LDO5_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_377	SOO	0X0	
1266	POWER_CONTROL	0X24FF	html	POWER_CONTROL_PSEQ_LDO5_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_378	SOO	0X0	
1267	POWER_CONTROL	0X2500	html	POWER_CONTROL_PSEQ_LDO5_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_379	SOO	0X0	
1268	POWER_CONTROL	0X2501	html	POWER_CONTROL_PSEQ_LDO7_AWAKE_SLOT	OFF_TO_AWAKE_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_380	SOO	0X0	
1269	POWER_CONTROL	0X2501	html	POWER_CONTROL_PSEQ_LDO7_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_380	SOO	0X0	
1270	POWER_CONTROL	0X2502	html	POWER_CONTROL_PSEQ_LDO7_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_381	SOO	0X0	
1271	POWER_CONTROL	0X2502	html	POWER_CONTROL_PSEQ_LDO7_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_381	SOO	0X0	
1272	POWER_CONTROL	0X2503	html	POWER_CONTROL_PSEQ_LDO7_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_382	SOO	0X0	
1273	POWER_CONTROL	0X2503	html	POWER_CONTROL_PSEQ_LDO7_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_382	SOO	0X0	
1274	POWER_CONTROL	0X2504	html	POWER_CONTROL_PSEQ_LDO7_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_383	SOO	0X0	
1275	POWER_CONTROL	0X2505	html	POWER_CONTROL_PSEQ_LDO7_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_384	SOO	0X0	
1276	POWER_CONTROL	0X2506	html	POWER_CONTROL_PSEQ_LDO10_AWAKE_SLOT	OFF_TO_AWAKE_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_385	SOO	0X0	
1277	POWER_CONTROL	0X2506	html	POWER_CONTROL_PSEQ_LDO10_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_385	SOO	0X0	
1278	POWER_CONTROL	0X2507	html	POWER_CONTROL_PSEQ_LDO10_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_386	SOO	0X0	
1279	POWER_CONTROL	0X2507	html	POWER_CONTROL_PSEQ_LDO10_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_386	SOO	0X0	
1280	POWER_CONTROL	0X2508	html	POWER_CONTROL_PSEQ_LDO10_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_387	SOO	0X0	
1281	POWER_CONTROL	0X2508	html	POWER_CONTROL_PSEQ_LDO10_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_387	SOO	0X0	
1282	POWER_CONTROL	0X2509	html	POWER_CONTROL_PSEQ_LDO10_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_388	SOO	0X0	
1283	POWER_CONTROL	0X250A	html	POWER_CONTROL_PSEQ_LDO10_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_389	SOO	0X0	
1284	POWER_CONTROL	0X250B	html	POWER_CONTROL_PSEQ_LDO13_AWAKE_SLOT	OFF_TO_AWAKE_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_390	SOO	0X0	
1285	POWER_CONTROL	0X250B	html	POWER_CONTROL_PSEQ_LDO13_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_390	SOO	0X0	
1286	POWER_CONTROL	0X250C	html	POWER_CONTROL_PSEQ_LDO13_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_391	SOO	0X0	
1287	POWER_CONTROL	0X250C	html	POWER_CONTROL_PSEQ_LDO13_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_391	SOO	0X0	
1288	POWER_CONTROL	0X250D	html	POWER_CONTROL_PSEQ_LDO13_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_392	SOO	0X0	
1289	POWER_CONTROL	0X250D	html	POWER_CONTROL_PSEQ_LDO13_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_392	SOO	0X0	
1290	POWER_CONTROL	0X250E	html	POWER_CONTROL_PSEQ_LDO13_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_393	SOO	0X0	
1291	POWER_CONTROL	0X250F	html	POWER_CONTROL_PSEQ_LDO13_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_394	SOO	0X0	
1292	POWER_CONTROL	0X2510	html	POWER_CONTROL_PSEQ_LDO14_AWAKE_SLOT	OFF_TO_AWAKE_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_395	SOO	0X0	
1293	POWER_CONTROL	0X2510	html	POWER_CONTROL_PSEQ_LDO14_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_395	SOO	0X0	
1294	POWER_CONTROL	0X2511	html	POWER_CONTROL_PSEQ_LDO14_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_396	SOO	0X0	
1295	POWER_CONTROL	0X2511	html	POWER_CONTROL_PSEQ_LDO14_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_396	SOO	0X0	
1296	POWER_CONTROL	0X2512	html	POWER_CONTROL_PSEQ_LDO14_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_397	SOO	0X0	
1297	POWER_CONTROL	0X2512	html	POWER_CONTROL_PSEQ_LDO14_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_397	SOO	0X0	
1298	POWER_CONTROL	0X2513	html	POWER_CONTROL_PSEQ_LDO14_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_398	SOO	0X0	
1299	POWER_CONTROL	0X2514	html	POWER_CONTROL_PSEQ_LDO14_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_399	SOO	0X0	
1300	POWER_CONTROL	0X2515	html	POWER_CONTROL_PSEQ_LDO16_AWAKE_SLOT	OFF_TO_AWAKE_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_400	SOO	0X0	
1301	POWER_CONTROL	0X2515	html	POWER_CONTROL_PSEQ_LDO16_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_400	SOO	0X0	
1302	POWER_CONTROL	0X2516	html	POWER_CONTROL_PSEQ_LDO16_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_401	SOO	0X0	
1303	POWER_CONTROL	0X2516	html	POWER_CONTROL_PSEQ_LDO16_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_401	SOO	0X0	
1304	POWER_CONTROL	0X2517	html	POWER_CONTROL_PSEQ_LDO16_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_402	SOO	0X0	
1305	POWER_CONTROL	0X2517	html	POWER_CONTROL_PSEQ_LDO16_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_402	SOO	0X0	
1306	POWER_CONTROL	0X2518	html	POWER_CONTROL_PSEQ_LDO16_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_403	SOO	0X0	
1307	POWER_CONTROL	0X2519	html	POWER_CONTROL_PSEQ_LDO16_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_404	SOO	0X0	
1308	POWER_CONTROL	0X251A	html	POWER_CONTROL_PSEQ_LDO19_AWAKE_SLOT	OFF_TO_AWAKE_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_405	SOO	0X0	
1309	POWER_CONTROL	0X251A	html	POWER_CONTROL_PSEQ_LDO19_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_405	SOO	0X0	
1310	POWER_CONTROL	0X251B	html	POWER_CONTROL_PSEQ_LDO19_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_406	SOO	0X0	
1311	POWER_CONTROL	0X251B	html	POWER_CONTROL_PSEQ_LDO19_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_406	SOO	0X0	
1312	POWER_CONTROL	0X251C	html	POWER_CONTROL_PSEQ_LDO19_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_407	SOO	0X0	
1313	POWER_CONTROL	0X251C	html	POWER_CONTROL_PSEQ_LDO19_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_407	SOO	0X0	
1314	POWER_CONTROL	0X251D	html	POWER_CONTROL_PSEQ_LDO19_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_408	SOO	0X0	
1315	POWER_CONTROL	0X251E	html	POWER_CONTROL_PSEQ_LDO19_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_409	SOO	0X0	
1316	POWER_CONTROL	0X251F	html	POWER_CONTROL_PSEQ_CP5V_AWAKE_SLOT	OFF_TO_AWAKE_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_410	SOO	0X0	
1317	POWER_CONTROL	0X251F	html	POWER_CONTROL_PSEQ_CP5V_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_410	SOO	0X0	
1318	POWER_CONTROL	0X2520	html	POWER_CONTROL_PSEQ_CP5V_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_411	SOO	0X0	
1319	POWER_CONTROL	0X2520	html	POWER_CONTROL_PSEQ_CP5V_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_411	SOO	0X0	
1320	POWER_CONTROL	0X2521	html	POWER_CONTROL_PSEQ_CP5V_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_412	SOO	0X0	
1321	POWER_CONTROL	0X2521	html	POWER_CONTROL_PSEQ_CP5V_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_412	SOO	0X0	
1322	POWER_CONTROL	0X2522	html	POWER_CONTROL_PSEQ_CP5V_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_413	SOO	0X0	
1323	POWER_CONTROL	0X2523	html	POWER_CONTROL_PSEQ_CP5V_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_414	SOO	0X0	
1324	POWER_CONTROL	0X2524	html	POWER_CONTROL_PSEQ_BUCKSW1_AWAKE_SLOT	OFF_TO_AWAKE_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_415	SOO	0X0	
1325	POWER_CONTROL	0X2524	html	POWER_CONTROL_PSEQ_BUCKSW1_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_415	SOO	0X0	
1326	POWER_CONTROL	0X2525	html	POWER_CONTROL_PSEQ_BUCKSW1_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_416	SOO	0X0	
1327	POWER_CONTROL	0X2525	html	POWER_CONTROL_PSEQ_BUCKSW1_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_416	SOO	0X0	
1328	POWER_CONTROL	0X2526	html	POWER_CONTROL_PSEQ_BUCKSW1_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_417	SOO	0X0	
1329	POWER_CONTROL	0X2526	html	POWER_CONTROL_PSEQ_BUCKSW1_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_417	SOO	0X0	
1330	POWER_CONTROL	0X2527	html	POWER_CONTROL_PSEQ_BUCKSW1_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_418	SOO	0X0	
1331	POWER_CONTROL	0X2528	html	POWER_CONTROL_PSEQ_BUCKSW1_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_419	SOO	0X0	
1332	POWER_CONTROL	0X2529	html	POWER_CONTROL_PSEQ_BUCKSW2_AWAKE_SLOT	OFF_TO_AWAKE_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_420	SOO	0X0	
1333	POWER_CONTROL	0X2529	html	POWER_CONTROL_PSEQ_BUCKSW2_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_420	SOO	0X0	
1334	POWER_CONTROL	0X252A	html	POWER_CONTROL_PSEQ_BUCKSW2_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_421	SOO	0X0	
1335	POWER_CONTROL	0X252A	html	POWER_CONTROL_PSEQ_BUCKSW2_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_421	SOO	0X0	
1336	POWER_CONTROL	0X252B	html	POWER_CONTROL_PSEQ_BUCKSW2_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_422	SOO	0X0	
1337	POWER_CONTROL	0X252B	html	POWER_CONTROL_PSEQ_BUCKSW2_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_422	SOO	0X0	
1338	POWER_CONTROL	0X252C	html	POWER_CONTROL_PSEQ_BUCKSW2_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_423	SOO	0X0	
1339	POWER_CONTROL	0X252D	html	POWER_CONTROL_PSEQ_BUCKSW2_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_424	SOO	0X0	
1340	POWER_CONTROL	0X252E	html	POWER_CONTROL_PSEQ_BUCKSW3_AWAKE_SLOT	OFF_TO_AWAKE_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_425	SOO	0X0	
1341	POWER_CONTROL	0X252E	html	POWER_CONTROL_PSEQ_BUCKSW3_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_425	SOO	0X0	
1342	POWER_CONTROL	0X252F	html	POWER_CONTROL_PSEQ_BUCKSW3_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_426	SOO	0X0	
1343	POWER_CONTROL	0X252F	html	POWER_CONTROL_PSEQ_BUCKSW3_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_426	SOO	0X0	
1344	POWER_CONTROL	0X2530	html	POWER_CONTROL_PSEQ_BUCKSW3_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_427	SOO	0X0	
1345	POWER_CONTROL	0X2530	html	POWER_CONTROL_PSEQ_BUCKSW3_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_427	SOO	0X0	
1346	POWER_CONTROL	0X2531	html	POWER_CONTROL_PSEQ_BUCKSW3_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_428	SOO	0X0	
1347	POWER_CONTROL	0X2532	html	POWER_CONTROL_PSEQ_BUCKSW3_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_429	SOO	0X0	
1348	POWER_CONTROL	0X2533	html	POWER_CONTROL_PSEQ_GPIO_VDD1V2_PWR_OK_AWAKE_SLOT	OFF_TO_AWAKE_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_430	SOO	0XE	
1349	POWER_CONTROL	0X2533	html	POWER_CONTROL_PSEQ_GPIO_VDD1V2_PWR_OK_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_430	SOO	0XE	
1350	POWER_CONTROL	0X2534	html	POWER_CONTROL_PSEQ_GPIO_VDD1V2_PWR_OK_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_431	SOO	0XE	
1351	POWER_CONTROL	0X2534	html	POWER_CONTROL_PSEQ_GPIO_VDD1V2_PWR_OK_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_431	SOO	0XE	
1352	POWER_CONTROL	0X2535	html	POWER_CONTROL_PSEQ_GPIO_VDD1V2_PWR_OK_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_432	SOO	0XE	
1353	POWER_CONTROL	0X2535	html	POWER_CONTROL_PSEQ_GPIO_VDD1V2_PWR_OK_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_432	SOO	0XE	
1354	POWER_CONTROL	0X2536	html	POWER_CONTROL_PSEQ_GPIO_VDD1V2_PWR_OK_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_433	SOO	0XE	
1355	POWER_CONTROL	0X2537	html	POWER_CONTROL_PSEQ_GPIO_VDD1V2_PWR_OK_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_434	SOO	0XE	
1356	POWER_CONTROL	0X2538	html	POWER_CONTROL_PSEQ_GPIO_VDD1V2_SIG_OK_AWAKE_SLOT	OFF_TO_AWAKE_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_435	SOO	0XF	
1357	POWER_CONTROL	0X2538	html	POWER_CONTROL_PSEQ_GPIO_VDD1V2_SIG_OK_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_435	SOO	0XF	
1358	POWER_CONTROL	0X2539	html	POWER_CONTROL_PSEQ_GPIO_VDD1V2_SIG_OK_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_436	SOO	0XF	
1359	POWER_CONTROL	0X2539	html	POWER_CONTROL_PSEQ_GPIO_VDD1V2_SIG_OK_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_436	SOO	0XF	
1360	POWER_CONTROL	0X253A	html	POWER_CONTROL_PSEQ_GPIO_VDD1V2_SIG_OK_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_437	SOO	0XF	
1361	POWER_CONTROL	0X253A	html	POWER_CONTROL_PSEQ_GPIO_VDD1V2_SIG_OK_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_437	SOO	0XF	
1362	POWER_CONTROL	0X253B	html	POWER_CONTROL_PSEQ_GPIO_VDD1V2_SIG_OK_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_438	SOO	0XF	
1363	POWER_CONTROL	0X253C	html	POWER_CONTROL_PSEQ_GPIO_VDD1V2_SIG_OK_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_439	SOO	0XF	
1364	POWER_CONTROL	0X253D	html	POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_PWR_OK_AWAKE_SLOT	OFF_TO_AWAKE_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_440	SOO	0XE	
1365	POWER_CONTROL	0X253D	html	POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_PWR_OK_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_440	SOO	0XE	
1366	POWER_CONTROL	0X253E	html	POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_PWR_OK_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_441	SOO	0XE	
1367	POWER_CONTROL	0X253E	html	POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_PWR_OK_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_441	SOO	0XE	
1368	POWER_CONTROL	0X253F	html	POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_PWR_OK_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_442	SOO	0XE	
1369	POWER_CONTROL	0X253F	html	POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_PWR_OK_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_442	SOO	0XE	
1370	POWER_CONTROL	0X2540	html	POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_PWR_OK_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_443	SOO	0XE	
1371	POWER_CONTROL	0X2541	html	POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_PWR_OK_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_444	SOO	0XE	
1372	POWER_CONTROL	0X2542	html	POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_SIG_OK_AWAKE_SLOT	OFF_TO_AWAKE_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_445	SOO	0XF	
1373	POWER_CONTROL	0X2542	html	POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_SIG_OK_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_445	SOO	0XF	
1374	POWER_CONTROL	0X2543	html	POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_SIG_OK_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_446	SOO	0XF	
1375	POWER_CONTROL	0X2543	html	POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_SIG_OK_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_446	SOO	0XF	
1376	POWER_CONTROL	0X2544	html	POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_SIG_OK_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_447	SOO	0XF	
1377	POWER_CONTROL	0X2544	html	POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_SIG_OK_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_447	SOO	0XF	
1378	POWER_CONTROL	0X2545	html	POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_SIG_OK_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_448	SOO	0XF	
1379	POWER_CONTROL	0X2546	html	POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_SIG_OK_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_449	SOO	0XF	
1380	POWER_CONTROL	0X2547	html	POWER_CONTROL_PSEQ_GPIO_BUCKSW1_PWR_OK_AWAKE_SLOT	OFF_TO_AWAKE_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_450	SOO	0XE	
1381	POWER_CONTROL	0X2547	html	POWER_CONTROL_PSEQ_GPIO_BUCKSW1_PWR_OK_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_450	SOO	0XE	
1382	POWER_CONTROL	0X2548	html	POWER_CONTROL_PSEQ_GPIO_BUCKSW1_PWR_OK_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_451	SOO	0XE	
1383	POWER_CONTROL	0X2548	html	POWER_CONTROL_PSEQ_GPIO_BUCKSW1_PWR_OK_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_451	SOO	0XE	
1384	POWER_CONTROL	0X2549	html	POWER_CONTROL_PSEQ_GPIO_BUCKSW1_PWR_OK_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_452	SOO	0XE	
1385	POWER_CONTROL	0X2549	html	POWER_CONTROL_PSEQ_GPIO_BUCKSW1_PWR_OK_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_452	SOO	0XE	
1386	POWER_CONTROL	0X254A	html	POWER_CONTROL_PSEQ_GPIO_BUCKSW1_PWR_OK_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_453	SOO	0XE	
1387	POWER_CONTROL	0X254B	html	POWER_CONTROL_PSEQ_GPIO_BUCKSW1_PWR_OK_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_454	SOO	0XE	
1388	POWER_CONTROL	0X254C	html	POWER_CONTROL_PSEQ_GPIO_BUCKSW1_SIG_OK_AWAKE_SLOT	OFF_TO_AWAKE_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_455	SOO	0XF	
1389	POWER_CONTROL	0X254C	html	POWER_CONTROL_PSEQ_GPIO_BUCKSW1_SIG_OK_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_455	SOO	0XF	
1390	POWER_CONTROL	0X254D	html	POWER_CONTROL_PSEQ_GPIO_BUCKSW1_SIG_OK_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_456	SOO	0XF	
1391	POWER_CONTROL	0X254D	html	POWER_CONTROL_PSEQ_GPIO_BUCKSW1_SIG_OK_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_456	SOO	0XF	
1392	POWER_CONTROL	0X254E	html	POWER_CONTROL_PSEQ_GPIO_BUCKSW1_SIG_OK_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_457	SOO	0XF	
1393	POWER_CONTROL	0X254E	html	POWER_CONTROL_PSEQ_GPIO_BUCKSW1_SIG_OK_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_457	SOO	0XF	
1394	POWER_CONTROL	0X254F	html	POWER_CONTROL_PSEQ_GPIO_BUCKSW1_SIG_OK_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_458	SOO	0XF	
1395	POWER_CONTROL	0X2550	html	POWER_CONTROL_PSEQ_GPIO_BUCKSW1_SIG_OK_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_459	SOO	0XF	
1396	POWER_CONTROL	0X2551	html	POWER_CONTROL_PSEQ_BUCK3_VSEL_ALT_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_460	SOO	0X0	
1397	POWER_CONTROL	0X2552	html	POWER_CONTROL_PSEQ_BUCK3_VSEL_ALT_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_461	SOO	0X0	
1398	POWER_CONTROL	0X2552	html	POWER_CONTROL_PSEQ_BUCK3_VSEL_ALT_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_461	SOO	0X0	
1399	POWER_CONTROL	0X2553	html	POWER_CONTROL_PSEQ_BUCK3_VSEL_ALT_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_462	SOO	0X0	
1400	POWER_CONTROL	0X2553	html	POWER_CONTROL_PSEQ_BUCK3_VSEL_ALT_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_462	SOO	0X0	
1401	POWER_CONTROL	0X2554	html	POWER_CONTROL_PSEQ_BUCK3_VSEL_ALT_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_463	SOO	0X0	
1402	POWER_CONTROL	0X2555	html	POWER_CONTROL_PSEQ_BUCK3_VSEL_ALT_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_464	SOO	0X0	
1403	POWER_CONTROL	0X2556	html	POWER_CONTROL_PSEQ_BUCK14_VSEL_ALT_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_465	SOO	0X0	
1404	POWER_CONTROL	0X2557	html	POWER_CONTROL_PSEQ_BUCK14_VSEL_ALT_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_466	SOO	0X0	
1405	POWER_CONTROL	0X2557	html	POWER_CONTROL_PSEQ_BUCK14_VSEL_ALT_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_466	SOO	0X0	
1406	POWER_CONTROL	0X2558	html	POWER_CONTROL_PSEQ_BUCK14_VSEL_ALT_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_467	SOO	0X0	
1407	POWER_CONTROL	0X2558	html	POWER_CONTROL_PSEQ_BUCK14_VSEL_ALT_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_467	SOO	0X0	
1408	POWER_CONTROL	0X2559	html	POWER_CONTROL_PSEQ_BUCK14_VSEL_ALT_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_468	SOO	0X0	
1409	POWER_CONTROL	0X255A	html	POWER_CONTROL_PSEQ_BUCK14_VSEL_ALT_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_469	SOO	0X0	
1410	POWER_CONTROL	0X255B	html	POWER_CONTROL_PSEQ_LDO13_VSEL_ALT_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_470	SOO	0X0	
1411	POWER_CONTROL	0X255C	html	POWER_CONTROL_PSEQ_LDO13_VSEL_ALT_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_471	SOO	0X0	
1412	POWER_CONTROL	0X255C	html	POWER_CONTROL_PSEQ_LDO13_VSEL_ALT_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_471	SOO	0X0	
1413	POWER_CONTROL	0X255D	html	POWER_CONTROL_PSEQ_LDO13_VSEL_ALT_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_472	SOO	0X0	
1414	POWER_CONTROL	0X255D	html	POWER_CONTROL_PSEQ_LDO13_VSEL_ALT_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_472	SOO	0X0	
1415	POWER_CONTROL	0X255E	html	POWER_CONTROL_PSEQ_LDO13_VSEL_ALT_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_473	SOO	0X0	
1416	POWER_CONTROL	0X255F	html	POWER_CONTROL_PSEQ_LDO13_VSEL_ALT_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_474	SOO	0X0	
1417	POWER_CONTROL	0X2560	html	POWER_CONTROL_PSEQ_LDO14_VSEL_ALT_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_475	SOO	0X0	
1418	POWER_CONTROL	0X2561	html	POWER_CONTROL_PSEQ_LDO14_VSEL_ALT_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_476	SOO	0X0	
1419	POWER_CONTROL	0X2561	html	POWER_CONTROL_PSEQ_LDO14_VSEL_ALT_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_476	SOO	0X0	
1420	POWER_CONTROL	0X2562	html	POWER_CONTROL_PSEQ_LDO14_VSEL_ALT_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_477	SOO	0X0	
1421	POWER_CONTROL	0X2562	html	POWER_CONTROL_PSEQ_LDO14_VSEL_ALT_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_477	SOO	0X0	
1422	POWER_CONTROL	0X2563	html	POWER_CONTROL_PSEQ_LDO14_VSEL_ALT_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_478	SOO	0X0	
1423	POWER_CONTROL	0X2564	html	POWER_CONTROL_PSEQ_LDO14_VSEL_ALT_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_479	SOO	0X0	
1424	POWER_CONTROL	0X2565	html	POWER_CONTROL_PSEQ_OUT32K_AWAKE_SLOT	OFF_TO_AWAKE_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_480	SOO	0X0	
1425	POWER_CONTROL	0X2565	html	POWER_CONTROL_PSEQ_OUT32K_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_480	SOO	0X0	
1426	POWER_CONTROL	0X2566	html	POWER_CONTROL_PSEQ_OUT32K_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_481	SOO	0X0	
1427	POWER_CONTROL	0X2566	html	POWER_CONTROL_PSEQ_OUT32K_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_481	SOO	0X0	
1428	POWER_CONTROL	0X2567	html	POWER_CONTROL_PSEQ_OUT32K_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_482	SOO	0X0	
1429	POWER_CONTROL	0X2567	html	POWER_CONTROL_PSEQ_OUT32K_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_482	SOO	0X0	
1430	POWER_CONTROL	0X2568	html	POWER_CONTROL_PSEQ_OUT32K_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_483	SOO	0X0	
1431	POWER_CONTROL	0X2569	html	POWER_CONTROL_PSEQ_OUT32K_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_484	SOO	0X0	
1432	POWER_CONTROL	0X256A	html	POWER_CONTROL_PSEQ_SLP32K_AWAKE_SLOT	OFF_TO_AWAKE_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_485	SOO	0X0	
1433	POWER_CONTROL	0X256A	html	POWER_CONTROL_PSEQ_SLP32K_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_485	SOO	0X0	
1434	POWER_CONTROL	0X256B	html	POWER_CONTROL_PSEQ_SLP32K_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_486	SOO	0X0	
1435	POWER_CONTROL	0X256B	html	POWER_CONTROL_PSEQ_SLP32K_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_486	SOO	0X0	
1436	POWER_CONTROL	0X256C	html	POWER_CONTROL_PSEQ_SLP32K_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_487	SOO	0X0	
1437	POWER_CONTROL	0X256C	html	POWER_CONTROL_PSEQ_SLP32K_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_487	SOO	0X0	
1438	POWER_CONTROL	0X256D	html	POWER_CONTROL_PSEQ_SLP32K_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_488	SOO	0X0	
1439	POWER_CONTROL	0X256E	html	POWER_CONTROL_PSEQ_SLP32K_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_489	SOO	0X0	
1440	POWER_CONTROL	0X256F	html	POWER_CONTROL_PSEQ_NRESET_AWAKE_SLOT	OFF_TO_AWAKE_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_490	SOO	0X0	
1441	POWER_CONTROL	0X256F	html	POWER_CONTROL_PSEQ_NRESET_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_490	SOO	0X0	
1442	POWER_CONTROL	0X2570	html	POWER_CONTROL_PSEQ_NRESET_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_491	SOO	0X0	
1443	POWER_CONTROL	0X2570	html	POWER_CONTROL_PSEQ_NRESET_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_491	SOO	0X0	
1444	POWER_CONTROL	0X2571	html	POWER_CONTROL_PSEQ_NRESET_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_492	SOO	0X0	
1445	POWER_CONTROL	0X2571	html	POWER_CONTROL_PSEQ_NRESET_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_492	SOO	0X0	
1446	POWER_CONTROL	0X2572	html	POWER_CONTROL_PSEQ_NRESET_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_493	SOO	0X0	
1447	POWER_CONTROL	0X2573	html	POWER_CONTROL_PSEQ_NRESET_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_494	SOO	0X0	
1448	POWER_CONTROL	0X2574	html	POWER_CONTROL_PSEQ_SYSALIVE_AWAKE_SLOT	OFF_TO_AWAKE_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_495	SOO	0XF	
1449	POWER_CONTROL	0X2574	html	POWER_CONTROL_PSEQ_SYSALIVE_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_495	SOO	0XF	
1450	POWER_CONTROL	0X2575	html	POWER_CONTROL_PSEQ_SYSALIVE_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_496	SOO	0XF	
1451	POWER_CONTROL	0X2575	html	POWER_CONTROL_PSEQ_SYSALIVE_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_496	SOO	0XF	
1452	POWER_CONTROL	0X2576	html	POWER_CONTROL_PSEQ_SYSALIVE_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_497	SOO	0XF	
1453	POWER_CONTROL	0X2576	html	POWER_CONTROL_PSEQ_SYSALIVE_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_497	SOO	0XF	
1454	POWER_CONTROL	0X2577	html	POWER_CONTROL_PSEQ_SYSALIVE_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_498	SOO	0XF	
1455	POWER_CONTROL	0X2578	html	POWER_CONTROL_PSEQ_ACTIVERDY_AWAKE_SLOT	OFF_TO_AWAKE_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_499	SOO	0XF	
1456	POWER_CONTROL	0X2578	html	POWER_CONTROL_PSEQ_ACTIVERDY_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_499	SOO	0XF	
1457	POWER_CONTROL	0X2579	html	POWER_CONTROL_PSEQ_ACTIVERDY_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_500	SOO	0XF	
1458	POWER_CONTROL	0X257A	html	POWER_CONTROL_PSEQ_ACTIVERDY_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_501	SOO	0XF	
1459	POWER_CONTROL	0X257B	html	POWER_CONTROL_PSEQ_ACTIVERDY_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_502	SOO	0XF	
1460	POWER_CONTROL	0X257C	html	POWER_CONTROL_PSEQ_PREUVLO_PREUPO_AWAKE_SLOT	OFF_TO_AWAKE_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_503	SOO	0XF	
1461	POWER_CONTROL	0X257C	html	POWER_CONTROL_PSEQ_PREUVLO_PREUPO_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_503	SOO	0XF	
1462	POWER_CONTROL	0X257D	html	POWER_CONTROL_PSEQ_PREUVLO_PREUPO_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_504	SOO	0XF	
1463	POWER_CONTROL	0X257D	html	POWER_CONTROL_PSEQ_PREUVLO_PREUPO_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_504	SOO	0XF	
1464	POWER_CONTROL	0X257E	html	POWER_CONTROL_PSEQ_PREUVLO_PREUPO_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_505	SOO	0XF	
1465	POWER_CONTROL	0X257E	html	POWER_CONTROL_PSEQ_PREUVLO_PREUPO_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_505	SOO	0XF	
1466	POWER_CONTROL	0X257F	html	POWER_CONTROL_PSEQ_PREUVLO_PREUPO_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_506	SOO	0XF	
1467	POWER_CONTROL	0X2580	html	POWER_CONTROL_PSEQ_PREUVLO_PREUPO_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_507	SOO	0X6	
1468	POWER_CONTROL	0X2581	html	POWER_CONTROL_PSEQ_VDD_BOOST_UVLO_AWAKE_SLOT	OFF_TO_AWAKE_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_508	SOO	0X0	
1469	POWER_CONTROL	0X2581	html	POWER_CONTROL_PSEQ_VDD_BOOST_UVLO_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_508	SOO	0X0	
1470	POWER_CONTROL	0X2582	html	POWER_CONTROL_PSEQ_VDD_BOOST_UVLO_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_509	SOO	0X0	
1471	POWER_CONTROL	0X2582	html	POWER_CONTROL_PSEQ_VDD_BOOST_UVLO_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_509	SOO	0X0	
1472	POWER_CONTROL	0X2583	html	POWER_CONTROL_PSEQ_VDD_BOOST_UVLO_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_510	SOO	0X0	
1473	POWER_CONTROL	0X2583	html	POWER_CONTROL_PSEQ_VDD_BOOST_UVLO_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_510	SOO	0X0	
1474	POWER_CONTROL	0X2584	html	POWER_CONTROL_PSEQ_VDD_BOOST_UVLO_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_511	SOO	0X0	
1475	POWER_CONTROL	0X2585	html	POWER_CONTROL_PSEQ_VDD_BOOST_UVLO_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_512	SOO	0X0	
1476	POWER_CONTROL	0X2586	html	POWER_CONTROL_PSEQ_BUTTON_DFU_AWAKE_SLOT	OFF_TO_AWAKE_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_513	SOO	0XD	
1477	POWER_CONTROL	0X2587	html	POWER_CONTROL_PSEQ_WLED_AWAKE_SLOT	OFF_TO_AWAKE_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_514	SOO	0X0	
1478	POWER_CONTROL	0X2587	html	POWER_CONTROL_PSEQ_WLED_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_514	SOO	0X0	
1479	POWER_CONTROL	0X2588	html	POWER_CONTROL_PSEQ_WLED_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_515	SOO	0X0	
1480	POWER_CONTROL	0X2588	html	POWER_CONTROL_PSEQ_WLED_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_515	SOO	0X0	
1481	POWER_CONTROL	0X2589	html	POWER_CONTROL_PSEQ_WLED_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_516	SOO	0X0	
1482	POWER_CONTROL	0X2589	html	POWER_CONTROL_PSEQ_WLED_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_516	SOO	0X0	
1483	POWER_CONTROL	0X258A	html	POWER_CONTROL_PSEQ_WLED_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_517	SOO	0X0	
1484	POWER_CONTROL	0X258B	html	POWER_CONTROL_PSEQ_WLED_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_518	SOO	0X0	
1485	POWER_CONTROL	0X258C	html	POWER_CONTROL_PSEQ_BUCKSW1_VIRTUAL_SLAVE_SUPPLY_AWAKE_SLOT	OFF_TO_AWAKE_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_519	SOO	0XF	
1486	POWER_CONTROL	0X258C	html	POWER_CONTROL_PSEQ_BUCKSW1_VIRTUAL_SLAVE_SUPPLY_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_519	SOO	0XF	
1487	POWER_CONTROL	0X258D	html	POWER_CONTROL_PSEQ_BUCKSW1_VIRTUAL_SLAVE_SUPPLY_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_520	SOO	0XF	
1488	POWER_CONTROL	0X258D	html	POWER_CONTROL_PSEQ_BUCKSW1_VIRTUAL_SLAVE_SUPPLY_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_520	SOO	0XF	
1489	POWER_CONTROL	0X258E	html	POWER_CONTROL_PSEQ_BUCKSW1_VIRTUAL_SLAVE_SUPPLY_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_521	SOO	0XF	
1490	POWER_CONTROL	0X258E	html	POWER_CONTROL_PSEQ_BUCKSW1_VIRTUAL_SLAVE_SUPPLY_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_521	SOO	0XF	
1491	POWER_CONTROL	0X258F	html	POWER_CONTROL_PSEQ_BUCKSW1_VIRTUAL_SLAVE_SUPPLY_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_522	SOO	0XF	
1492	POWER_CONTROL	0X2590	html	POWER_CONTROL_PSEQ_BUCKSW1_VIRTUAL_SLAVE_SUPPLY_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_523	SOO	0XF	
1493	POWER_CONTROL	0X2591	html	POWER_CONTROL_PSEQ_BUCKSW2_VIRTUAL_SLAVE_SUPPLY_AWAKE_SLOT	OFF_TO_AWAKE_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_524	SOO	0XF	
1494	POWER_CONTROL	0X2591	html	POWER_CONTROL_PSEQ_BUCKSW2_VIRTUAL_SLAVE_SUPPLY_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_524	SOO	0XF	
1495	POWER_CONTROL	0X2592	html	POWER_CONTROL_PSEQ_BUCKSW2_VIRTUAL_SLAVE_SUPPLY_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_525	SOO	0XF	
1496	POWER_CONTROL	0X2592	html	POWER_CONTROL_PSEQ_BUCKSW2_VIRTUAL_SLAVE_SUPPLY_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_525	SOO	0XF	
1497	POWER_CONTROL	0X2593	html	POWER_CONTROL_PSEQ_BUCKSW2_VIRTUAL_SLAVE_SUPPLY_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_526	SOO	0XF	
1498	POWER_CONTROL	0X2593	html	POWER_CONTROL_PSEQ_BUCKSW2_VIRTUAL_SLAVE_SUPPLY_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_526	SOO	0XF	
1499	POWER_CONTROL	0X2594	html	POWER_CONTROL_PSEQ_BUCKSW2_VIRTUAL_SLAVE_SUPPLY_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_527	SOO	0XF	
1500	POWER_CONTROL	0X2595	html	POWER_CONTROL_PSEQ_BUCKSW2_VIRTUAL_SLAVE_SUPPLY_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_528	SOO	0XF	
1501	POWER_CONTROL	0X2596	html	POWER_CONTROL_PSEQ_BUCKSW3_VIRTUAL_SLAVE_SUPPLY_AWAKE_SLOT	OFF_TO_AWAKE_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_529	SOO	0XF	
1502	POWER_CONTROL	0X2596	html	POWER_CONTROL_PSEQ_BUCKSW3_VIRTUAL_SLAVE_SUPPLY_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_529	SOO	0XF	
1503	POWER_CONTROL	0X2597	html	POWER_CONTROL_PSEQ_BUCKSW3_VIRTUAL_SLAVE_SUPPLY_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_530	SOO	0XF	
1504	POWER_CONTROL	0X2597	html	POWER_CONTROL_PSEQ_BUCKSW3_VIRTUAL_SLAVE_SUPPLY_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_530	SOO	0XF	
1505	POWER_CONTROL	0X2598	html	POWER_CONTROL_PSEQ_BUCKSW3_VIRTUAL_SLAVE_SUPPLY_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_531	SOO	0XF	
1506	POWER_CONTROL	0X2598	html	POWER_CONTROL_PSEQ_BUCKSW3_VIRTUAL_SLAVE_SUPPLY_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_531	SOO	0XF	
1507	POWER_CONTROL	0X2599	html	POWER_CONTROL_PSEQ_BUCKSW3_VIRTUAL_SLAVE_SUPPLY_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_532	SOO	0XF	
1508	POWER_CONTROL	0X259A	html	POWER_CONTROL_PSEQ_BUCKSW3_VIRTUAL_SLAVE_SUPPLY_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_533	SOO	0XF	
1509	POWER_CONTROL	0X259B	html	POWER_CONTROL_PSEQ_GPIO10_AWAKE_SLOT	OFF_TO_AWAKE_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_534	SOO	0X0	
1510	POWER_CONTROL	0X259B	html	POWER_CONTROL_PSEQ_GPIO10_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_534	SOO	0X0	
1511	POWER_CONTROL	0X259C	html	POWER_CONTROL_PSEQ_GPIO10_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_535	SOO	0X0	
1512	POWER_CONTROL	0X259C	html	POWER_CONTROL_PSEQ_GPIO10_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_535	SOO	0X0	
1513	POWER_CONTROL	0X259D	html	POWER_CONTROL_PSEQ_GPIO10_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_536	SOO	0X0	
1514	POWER_CONTROL	0X259D	html	POWER_CONTROL_PSEQ_GPIO10_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_536	SOO	0X0	
1515	POWER_CONTROL	0X259E	html	POWER_CONTROL_PSEQ_GPIO10_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_537	SOO	0X0	
1516	POWER_CONTROL	0X259F	html	POWER_CONTROL_PSEQ_GPIO10_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_538	SOO	0X0	
1517	POWER_CONTROL	0X25A0	html	POWER_CONTROL_PSEQ_GPIO11_AWAKE_SLOT	OFF_TO_AWAKE_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_539	SOO	0X0	
1518	POWER_CONTROL	0X25A0	html	POWER_CONTROL_PSEQ_GPIO11_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_539	SOO	0X0	
1519	POWER_CONTROL	0X25A1	html	POWER_CONTROL_PSEQ_GPIO11_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_540	SOO	0X0	
1520	POWER_CONTROL	0X25A1	html	POWER_CONTROL_PSEQ_GPIO11_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_540	SOO	0X0	
1521	POWER_CONTROL	0X25A2	html	POWER_CONTROL_PSEQ_GPIO11_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_541	SOO	0X0	
1522	POWER_CONTROL	0X25A2	html	POWER_CONTROL_PSEQ_GPIO11_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_541	SOO	0X0	
1523	POWER_CONTROL	0X25A3	html	POWER_CONTROL_PSEQ_GPIO11_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_542	SOO	0X0	
1524	POWER_CONTROL	0X25A4	html	POWER_CONTROL_PSEQ_GPIO11_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_543	SOO	0X0	
1525	POWER_CONTROL	0X25A5	html	POWER_CONTROL_PSEQ_GPIO12_AWAKE_SLOT	OFF_TO_AWAKE_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_544	SOO	0X0	
1526	POWER_CONTROL	0X25A5	html	POWER_CONTROL_PSEQ_GPIO12_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_544	SOO	0X0	
1527	POWER_CONTROL	0X25A6	html	POWER_CONTROL_PSEQ_GPIO12_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_545	SOO	0X0	
1528	POWER_CONTROL	0X25A6	html	POWER_CONTROL_PSEQ_GPIO12_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_545	SOO	0X0	
1529	POWER_CONTROL	0X25A7	html	POWER_CONTROL_PSEQ_GPIO12_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_546	SOO	0X0	
1530	POWER_CONTROL	0X25A7	html	POWER_CONTROL_PSEQ_GPIO12_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_546	SOO	0X0	
1531	POWER_CONTROL	0X25A8	html	POWER_CONTROL_PSEQ_GPIO12_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_547	SOO	0X0	
1532	POWER_CONTROL	0X25A9	html	POWER_CONTROL_PSEQ_GPIO12_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_548	SOO	0X0	
1533	POWER_CONTROL	0X25AA	html	POWER_CONTROL_PSEQ_GPIO13_AWAKE_SLOT	OFF_TO_AWAKE_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_549	SOO	0X0	
1534	POWER_CONTROL	0X25AA	html	POWER_CONTROL_PSEQ_GPIO13_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_549	SOO	0X0	
1535	POWER_CONTROL	0X25AB	html	POWER_CONTROL_PSEQ_GPIO13_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_550	SOO	0X0	
1536	POWER_CONTROL	0X25AB	html	POWER_CONTROL_PSEQ_GPIO13_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_550	SOO	0X0	
1537	POWER_CONTROL	0X25AC	html	POWER_CONTROL_PSEQ_GPIO13_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_551	SOO	0X0	
1538	POWER_CONTROL	0X25AC	html	POWER_CONTROL_PSEQ_GPIO13_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_551	SOO	0X0	
1539	POWER_CONTROL	0X25AD	html	POWER_CONTROL_PSEQ_GPIO13_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_552	SOO	0X0	
1540	POWER_CONTROL	0X25AE	html	POWER_CONTROL_PSEQ_GPIO13_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_553	SOO	0X0	
1541	POWER_CONTROL	0X25AF	html	POWER_CONTROL_PSEQ_GPIO14_AWAKE_SLOT	OFF_TO_AWAKE_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_554	SOO	0X0	
1542	POWER_CONTROL	0X25AF	html	POWER_CONTROL_PSEQ_GPIO14_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_554	SOO	0X0	
1543	POWER_CONTROL	0X25B0	html	POWER_CONTROL_PSEQ_GPIO14_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_555	SOO	0X0	
1544	POWER_CONTROL	0X25B0	html	POWER_CONTROL_PSEQ_GPIO14_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_555	SOO	0X0	
1545	POWER_CONTROL	0X25B1	html	POWER_CONTROL_PSEQ_GPIO14_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_556	SOO	0X0	
1546	POWER_CONTROL	0X25B1	html	POWER_CONTROL_PSEQ_GPIO14_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_556	SOO	0X0	
1547	POWER_CONTROL	0X25B2	html	POWER_CONTROL_PSEQ_GPIO14_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_557	SOO	0X0	
1548	POWER_CONTROL	0X25B3	html	POWER_CONTROL_PSEQ_GPIO14_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_558	SOO	0X0	
1549	POWER_CONTROL	0X25B4	html	POWER_CONTROL_PSEQ_GPIO15_AWAKE_SLOT	OFF_TO_AWAKE_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_559	SOO	0X0	
1550	POWER_CONTROL	0X25B4	html	POWER_CONTROL_PSEQ_GPIO15_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_559	SOO	0X0	
1551	POWER_CONTROL	0X25B5	html	POWER_CONTROL_PSEQ_GPIO15_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_560	SOO	0X0	
1552	POWER_CONTROL	0X25B5	html	POWER_CONTROL_PSEQ_GPIO15_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_560	SOO	0X0	
1553	POWER_CONTROL	0X25B6	html	POWER_CONTROL_PSEQ_GPIO15_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_561	SOO	0X0	
1554	POWER_CONTROL	0X25B6	html	POWER_CONTROL_PSEQ_GPIO15_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_561	SOO	0X0	
1555	POWER_CONTROL	0X25B7	html	POWER_CONTROL_PSEQ_GPIO15_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_562	SOO	0X0	
1556	POWER_CONTROL	0X25B8	html	POWER_CONTROL_PSEQ_GPIO15_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_563	SOO	0X0	
1557	POWER_CONTROL	0X25B9	html	POWER_CONTROL_PSEQ_GPIO16_AWAKE_SLOT	OFF_TO_AWAKE_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_564	SOO	0X0	
1558	POWER_CONTROL	0X25B9	html	POWER_CONTROL_PSEQ_GPIO16_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_564	SOO	0X0	
1559	POWER_CONTROL	0X25BA	html	POWER_CONTROL_PSEQ_GPIO16_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_565	SOO	0X0	
1560	POWER_CONTROL	0X25BA	html	POWER_CONTROL_PSEQ_GPIO16_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_565	SOO	0X0	
1561	POWER_CONTROL	0X25BB	html	POWER_CONTROL_PSEQ_GPIO16_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_566	SOO	0X0	
1562	POWER_CONTROL	0X25BB	html	POWER_CONTROL_PSEQ_GPIO16_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_566	SOO	0X0	
1563	POWER_CONTROL	0X25BC	html	POWER_CONTROL_PSEQ_GPIO16_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_567	SOO	0X0	
1564	POWER_CONTROL	0X25BD	html	POWER_CONTROL_PSEQ_GPIO16_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_568	SOO	0X0	
1565	POWER_CONTROL	0X25BE	html	POWER_CONTROL_PSEQ_GPIO17_AWAKE_SLOT	OFF_TO_AWAKE_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_569	SOO	0X0	
1566	POWER_CONTROL	0X25BE	html	POWER_CONTROL_PSEQ_GPIO17_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_569	SOO	0X0	
1567	POWER_CONTROL	0X25BF	html	POWER_CONTROL_PSEQ_GPIO17_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_570	SOO	0X0	
1568	POWER_CONTROL	0X25BF	html	POWER_CONTROL_PSEQ_GPIO17_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_570	SOO	0X0	
1569	POWER_CONTROL	0X25C0	html	POWER_CONTROL_PSEQ_GPIO17_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_571	SOO	0X0	
1570	POWER_CONTROL	0X25C0	html	POWER_CONTROL_PSEQ_GPIO17_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_571	SOO	0X0	
1571	POWER_CONTROL	0X25C1	html	POWER_CONTROL_PSEQ_GPIO17_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_572	SOO	0X0	
1572	POWER_CONTROL	0X25C2	html	POWER_CONTROL_PSEQ_GPIO17_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_573	SOO	0X0	
1573	POWER_CONTROL	0X25C3	html	POWER_CONTROL_PSEQ_GPIO18_AWAKE_SLOT	OFF_TO_AWAKE_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_574	SOO	0X0	
1574	POWER_CONTROL	0X25C3	html	POWER_CONTROL_PSEQ_GPIO18_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_574	SOO	0X0	
1575	POWER_CONTROL	0X25C4	html	POWER_CONTROL_PSEQ_GPIO18_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_575	SOO	0X0	
1576	POWER_CONTROL	0X25C4	html	POWER_CONTROL_PSEQ_GPIO18_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_575	SOO	0X0	
1577	POWER_CONTROL	0X25C5	html	POWER_CONTROL_PSEQ_GPIO18_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_576	SOO	0X0	
1578	POWER_CONTROL	0X25C5	html	POWER_CONTROL_PSEQ_GPIO18_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_576	SOO	0X0	
1579	POWER_CONTROL	0X25C6	html	POWER_CONTROL_PSEQ_GPIO18_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_577	SOO	0X0	
1580	POWER_CONTROL	0X25C7	html	POWER_CONTROL_PSEQ_GPIO18_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_578	SOO	0X0	
1581	POWER_CONTROL	0X25C8	html	POWER_CONTROL_PSEQ_GPIO19_AWAKE_SLOT	OFF_TO_AWAKE_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_579	SOO	0X0	
1582	POWER_CONTROL	0X25C8	html	POWER_CONTROL_PSEQ_GPIO19_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_579	SOO	0X0	
1583	POWER_CONTROL	0X25C9	html	POWER_CONTROL_PSEQ_GPIO19_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_580	SOO	0X0	
1584	POWER_CONTROL	0X25C9	html	POWER_CONTROL_PSEQ_GPIO19_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_580	SOO	0X0	
1585	POWER_CONTROL	0X25CA	html	POWER_CONTROL_PSEQ_GPIO19_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_581	SOO	0X0	
1586	POWER_CONTROL	0X25CA	html	POWER_CONTROL_PSEQ_GPIO19_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_581	SOO	0X0	
1587	POWER_CONTROL	0X25CB	html	POWER_CONTROL_PSEQ_GPIO19_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_582	SOO	0X0	
1588	POWER_CONTROL	0X25CC	html	POWER_CONTROL_PSEQ_GPIO19_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_583	SOO	0X0	
1589	POWER_CONTROL	0X25CD	html	POWER_CONTROL_PSEQ_GPIO20_AWAKE_SLOT	OFF_TO_AWAKE_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_584	SOO	0X0	
1590	POWER_CONTROL	0X25CD	html	POWER_CONTROL_PSEQ_GPIO20_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_584	SOO	0X0	
1591	POWER_CONTROL	0X25CE	html	POWER_CONTROL_PSEQ_GPIO20_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_585	SOO	0X0	
1592	POWER_CONTROL	0X25CE	html	POWER_CONTROL_PSEQ_GPIO20_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_585	SOO	0X0	
1593	POWER_CONTROL	0X25CF	html	POWER_CONTROL_PSEQ_GPIO20_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_586	SOO	0X0	
1594	POWER_CONTROL	0X25CF	html	POWER_CONTROL_PSEQ_GPIO20_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_586	SOO	0X0	
1595	POWER_CONTROL	0X25D0	html	POWER_CONTROL_PSEQ_GPIO20_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_587	SOO	0X0	
1596	POWER_CONTROL	0X25D1	html	POWER_CONTROL_PSEQ_GPIO20_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_588	SOO	0X0	
1597	POWER_CONTROL	0X25D2	html	POWER_CONTROL_PSEQ_GPIO21_AWAKE_SLOT	OFF_TO_AWAKE_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_589	SOO	0X0	
1598	POWER_CONTROL	0X25D2	html	POWER_CONTROL_PSEQ_GPIO21_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_589	SOO	0X0	
1599	POWER_CONTROL	0X25D3	html	POWER_CONTROL_PSEQ_GPIO21_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_590	SOO	0X0	
1600	POWER_CONTROL	0X25D3	html	POWER_CONTROL_PSEQ_GPIO21_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_590	SOO	0X0	
1601	POWER_CONTROL	0X25D4	html	POWER_CONTROL_PSEQ_GPIO21_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_591	SOO	0X0	
1602	POWER_CONTROL	0X25D4	html	POWER_CONTROL_PSEQ_GPIO21_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_591	SOO	0X0	
1603	POWER_CONTROL	0X25D5	html	POWER_CONTROL_PSEQ_GPIO21_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_592	SOO	0X0	
1604	POWER_CONTROL	0X25D6	html	POWER_CONTROL_PSEQ_GPIO21_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_593	SOO	0X0	
1605	POWER_CONTROL	0X25D7	html	POWER_CONTROL_PSEQ_GPIO22_AWAKE_SLOT	OFF_TO_AWAKE_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_594	SOO	0X0	
1606	POWER_CONTROL	0X25D7	html	POWER_CONTROL_PSEQ_GPIO22_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_594	SOO	0X0	
1607	POWER_CONTROL	0X25D8	html	POWER_CONTROL_PSEQ_GPIO22_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_595	SOO	0X0	
1608	POWER_CONTROL	0X25D8	html	POWER_CONTROL_PSEQ_GPIO22_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_595	SOO	0X0	
1609	POWER_CONTROL	0X25D9	html	POWER_CONTROL_PSEQ_GPIO22_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_596	SOO	0X0	
1610	POWER_CONTROL	0X25D9	html	POWER_CONTROL_PSEQ_GPIO22_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_596	SOO	0X0	
1611	POWER_CONTROL	0X25DA	html	POWER_CONTROL_PSEQ_GPIO22_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_597	SOO	0X0	
1612	POWER_CONTROL	0X25DB	html	POWER_CONTROL_PSEQ_GPIO22_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_598	SOO	0X0	
1613	POWER_CONTROL	0X25DC	html	POWER_CONTROL_PSEQ_GPIO23_AWAKE_SLOT	OFF_TO_AWAKE_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_599	SOO	0X0	
1614	POWER_CONTROL	0X25DC	html	POWER_CONTROL_PSEQ_GPIO23_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_599	SOO	0X0	
1615	POWER_CONTROL	0X25DD	html	POWER_CONTROL_PSEQ_GPIO23_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_600	SOO	0X0	
1616	POWER_CONTROL	0X25DD	html	POWER_CONTROL_PSEQ_GPIO23_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_600	SOO	0X0	
1617	POWER_CONTROL	0X25DE	html	POWER_CONTROL_PSEQ_GPIO23_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_601	SOO	0X0	
1618	POWER_CONTROL	0X25DE	html	POWER_CONTROL_PSEQ_GPIO23_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_601	SOO	0X0	
1619	POWER_CONTROL	0X25DF	html	POWER_CONTROL_PSEQ_GPIO23_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_602	SOO	0X0	
1620	POWER_CONTROL	0X25E0	html	POWER_CONTROL_PSEQ_GPIO23_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_603	SOO	0X0	
1621	POWER_CONTROL	0X25E1	html	POWER_CONTROL_PSEQ_GPIO24_AWAKE_SLOT	OFF_TO_AWAKE_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_604	SOO	0X0	
1622	POWER_CONTROL	0X25E1	html	POWER_CONTROL_PSEQ_GPIO24_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_604	SOO	0X0	
1623	POWER_CONTROL	0X25E2	html	POWER_CONTROL_PSEQ_GPIO24_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_605	SOO	0X0	
1624	POWER_CONTROL	0X25E2	html	POWER_CONTROL_PSEQ_GPIO24_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_605	SOO	0X0	
1625	POWER_CONTROL	0X25E3	html	POWER_CONTROL_PSEQ_GPIO24_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_606	SOO	0X0	
1626	POWER_CONTROL	0X25E3	html	POWER_CONTROL_PSEQ_GPIO24_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_606	SOO	0X0	
1627	POWER_CONTROL	0X25E4	html	POWER_CONTROL_PSEQ_GPIO24_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_607	SOO	0X0	
1628	POWER_CONTROL	0X25E5	html	POWER_CONTROL_PSEQ_GPIO24_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_608	SOO	0X0	
1629	POWER_CONTROL	0X25E6	html	POWER_CONTROL_PSEQ_GPIO25_AWAKE_SLOT	OFF_TO_AWAKE_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_609	SOO	0X0	
1630	POWER_CONTROL	0X25E6	html	POWER_CONTROL_PSEQ_GPIO25_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_609	SOO	0X0	
1631	POWER_CONTROL	0X25E7	html	POWER_CONTROL_PSEQ_GPIO25_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_610	SOO	0X0	
1632	POWER_CONTROL	0X25E7	html	POWER_CONTROL_PSEQ_GPIO25_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_610	SOO	0X0	
1633	POWER_CONTROL	0X25E8	html	POWER_CONTROL_PSEQ_GPIO25_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_611	SOO	0X0	
1634	POWER_CONTROL	0X25E8	html	POWER_CONTROL_PSEQ_GPIO25_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_611	SOO	0X0	
1635	POWER_CONTROL	0X25E9	html	POWER_CONTROL_PSEQ_GPIO25_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_612	SOO	0X0	
1636	POWER_CONTROL	0X25EA	html	POWER_CONTROL_PSEQ_GPIO25_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_613	SOO	0X0	
1637	POWER_CONTROL	0X25EB	html	POWER_CONTROL_PSEQ_GPIO26_AWAKE_SLOT	OFF_TO_AWAKE_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_614	SOO	0X0	
1638	POWER_CONTROL	0X25EB	html	POWER_CONTROL_PSEQ_GPIO26_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_614	SOO	0X0	
1639	POWER_CONTROL	0X25EC	html	POWER_CONTROL_PSEQ_GPIO26_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_615	SOO	0X0	
1640	POWER_CONTROL	0X25EC	html	POWER_CONTROL_PSEQ_GPIO26_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_615	SOO	0X0	
1641	POWER_CONTROL	0X25ED	html	POWER_CONTROL_PSEQ_GPIO26_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_616	SOO	0X0	
1642	POWER_CONTROL	0X25ED	html	POWER_CONTROL_PSEQ_GPIO26_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_616	SOO	0X0	
1643	POWER_CONTROL	0X25EE	html	POWER_CONTROL_PSEQ_GPIO26_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_617	SOO	0X0	
1644	POWER_CONTROL	0X25EF	html	POWER_CONTROL_PSEQ_GPIO26_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_618	SOO	0X0	
1645	POWER_CONTROL	0X25F0	html	POWER_CONTROL_PSEQ_GPIO27_AWAKE_SLOT	OFF_TO_AWAKE_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_619	SOO	0X0	
1646	POWER_CONTROL	0X25F0	html	POWER_CONTROL_PSEQ_GPIO27_AWAKE_SLOT	SLPDDR_TO_AWAKE_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_619	SOO	0X0	
1647	POWER_CONTROL	0X25F1	html	POWER_CONTROL_PSEQ_GPIO27_SLPDDR_SLOT	AWAKE_TO_SLPDDR_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_620	SOO	0X0	
1648	POWER_CONTROL	0X25F1	html	POWER_CONTROL_PSEQ_GPIO27_SLPDDR_SLOT	SLPS2R_TO_SLPDDR_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_620	SOO	0X0	
1649	POWER_CONTROL	0X25F2	html	POWER_CONTROL_PSEQ_GPIO27_SLPS2R_SLOT	SLPDDR_TO_SLPS2RA_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_621	SOO	0X0	
1650	POWER_CONTROL	0X25F2	html	POWER_CONTROL_PSEQ_GPIO27_SLPS2R_SLOT	SLPDDR_TO_SLPS2R_SLOT	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_621	SOO	0X0	
1651	POWER_CONTROL	0X25F3	html	POWER_CONTROL_PSEQ_GPIO27_TO_OFF_SLOT	TO_OFF_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_OFF_SLOT_622	SOO	0X0	
1652	POWER_CONTROL	0X25F4	html	POWER_CONTROL_PSEQ_GPIO27_CRASH_SLOT	TO_CRASH_SLOT	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_TO_CRASH_SLOT_623	SOO	0X0	
1653	POWER_CONTROL	0X25F5	html	POWER_CONTROL_PSEQ_BUCK0_ONOFF	BUCK0_AWAKE_STATE	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCK0_AWAKE_STATE_624	SOO	0X0	
1654	POWER_CONTROL	0X25F5	html	POWER_CONTROL_PSEQ_BUCK0_ONOFF	BUCK0_SLPS2R_STATE	1	1	1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCK0_SLPS2R_STATE_624	SOO	0X0	
1655	POWER_CONTROL	0X25F5	html	POWER_CONTROL_PSEQ_BUCK0_ONOFF	BUCK0_SLPDDR_STATE	1	2	2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCK0_SLPDDR_STATE_624	SOO	0X0	
1656	POWER_CONTROL	0X25F5	html	POWER_CONTROL_PSEQ_BUCK0_ONOFF	BUCK0_SLPS2RA_STATE	1	3	3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCK0_SLPS2RA_STATE_624	SOO	0X0	
1657	POWER_CONTROL	0X25F6	html	POWER_CONTROL_PSEQ_BUCK1_ONOFF	BUCK1_AWAKE_STATE	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCK1_AWAKE_STATE_625	SOO	0X0	
1658	POWER_CONTROL	0X25F6	html	POWER_CONTROL_PSEQ_BUCK1_ONOFF	BUCK1_SLPS2R_STATE	1	1	1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCK1_SLPS2R_STATE_625	SOO	0X0	
1659	POWER_CONTROL	0X25F6	html	POWER_CONTROL_PSEQ_BUCK1_ONOFF	BUCK1_SLPDDR_STATE	1	2	2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCK1_SLPDDR_STATE_625	SOO	0X0	
1660	POWER_CONTROL	0X25F6	html	POWER_CONTROL_PSEQ_BUCK1_ONOFF	BUCK1_SLPS2RA_STATE	1	3	3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCK1_SLPS2RA_STATE_625	SOO	0X0	
1661	POWER_CONTROL	0X25F7	html	POWER_CONTROL_PSEQ_BUCK2_ONOFF	BUCK2_AWAKE_STATE	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCK2_AWAKE_STATE_626	SOO	0X0	
1662	POWER_CONTROL	0X25F7	html	POWER_CONTROL_PSEQ_BUCK2_ONOFF	BUCK2_SLPS2R_STATE	1	1	1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCK2_SLPS2R_STATE_626	SOO	0X0	
1663	POWER_CONTROL	0X25F7	html	POWER_CONTROL_PSEQ_BUCK2_ONOFF	BUCK2_SLPDDR_STATE	1	2	2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCK2_SLPDDR_STATE_626	SOO	0X0	
1664	POWER_CONTROL	0X25F7	html	POWER_CONTROL_PSEQ_BUCK2_ONOFF	BUCK2_SLPS2RA_STATE	1	3	3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCK2_SLPS2RA_STATE_626	SOO	0X0	
1665	POWER_CONTROL	0X25F8	html	POWER_CONTROL_PSEQ_BUCK3_ONOFF	BUCK3_AWAKE_STATE	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCK3_AWAKE_STATE_627	SOO	0X0	
1666	POWER_CONTROL	0X25F8	html	POWER_CONTROL_PSEQ_BUCK3_ONOFF	BUCK3_SLPS2R_STATE	1	1	1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCK3_SLPS2R_STATE_627	SOO	0X0	
1667	POWER_CONTROL	0X25F8	html	POWER_CONTROL_PSEQ_BUCK3_ONOFF	BUCK3_SLPDDR_STATE	1	2	2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCK3_SLPDDR_STATE_627	SOO	0X0	
1668	POWER_CONTROL	0X25F8	html	POWER_CONTROL_PSEQ_BUCK3_ONOFF	BUCK3_SLPS2RA_STATE	1	3	3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCK3_SLPS2RA_STATE_627	SOO	0X0	
1669	POWER_CONTROL	0X25F9	html	POWER_CONTROL_PSEQ_BUCK7_ONOFF	BUCK7_AWAKE_STATE	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCK7_AWAKE_STATE_628	SOO	0X0	
1670	POWER_CONTROL	0X25F9	html	POWER_CONTROL_PSEQ_BUCK7_ONOFF	BUCK7_SLPS2R_STATE	1	1	1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCK7_SLPS2R_STATE_628	SOO	0X0	
1671	POWER_CONTROL	0X25F9	html	POWER_CONTROL_PSEQ_BUCK7_ONOFF	BUCK7_SLPDDR_STATE	1	2	2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCK7_SLPDDR_STATE_628	SOO	0X0	
1672	POWER_CONTROL	0X25F9	html	POWER_CONTROL_PSEQ_BUCK7_ONOFF	BUCK7_SLPS2RA_STATE	1	3	3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCK7_SLPS2RA_STATE_628	SOO	0X0	
1673	POWER_CONTROL	0X25FA	html	POWER_CONTROL_PSEQ_BUCK8_ONOFF	BUCK8_AWAKE_STATE	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCK8_AWAKE_STATE_629	SOO	0X0	
1674	POWER_CONTROL	0X25FA	html	POWER_CONTROL_PSEQ_BUCK8_ONOFF	BUCK8_SLPS2R_STATE	1	1	1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCK8_SLPS2R_STATE_629	SOO	0X0	
1675	POWER_CONTROL	0X25FA	html	POWER_CONTROL_PSEQ_BUCK8_ONOFF	BUCK8_SLPDDR_STATE	1	2	2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCK8_SLPDDR_STATE_629	SOO	0X0	
1676	POWER_CONTROL	0X25FA	html	POWER_CONTROL_PSEQ_BUCK8_ONOFF	BUCK8_SLPS2RA_STATE	1	3	3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCK8_SLPS2RA_STATE_629	SOO	0X0	
1677	POWER_CONTROL	0X25FB	html	POWER_CONTROL_PSEQ_BUCK9_ONOFF	BUCK9_AWAKE_STATE	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCK9_AWAKE_STATE_630	SOO	0X0	
1678	POWER_CONTROL	0X25FB	html	POWER_CONTROL_PSEQ_BUCK9_ONOFF	BUCK9_SLPS2R_STATE	1	1	1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCK9_SLPS2R_STATE_630	SOO	0X0	
1679	POWER_CONTROL	0X25FB	html	POWER_CONTROL_PSEQ_BUCK9_ONOFF	BUCK9_SLPDDR_STATE	1	2	2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCK9_SLPDDR_STATE_630	SOO	0X0	
1680	POWER_CONTROL	0X25FB	html	POWER_CONTROL_PSEQ_BUCK9_ONOFF	BUCK9_SLPS2RA_STATE	1	3	3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCK9_SLPS2RA_STATE_630	SOO	0X0	
1681	POWER_CONTROL	0X25FC	html	POWER_CONTROL_PSEQ_BUCK11_ONOFF	BUCK11_AWAKE_STATE	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCK11_AWAKE_STATE_631	SOO	0X0	
1682	POWER_CONTROL	0X25FC	html	POWER_CONTROL_PSEQ_BUCK11_ONOFF	BUCK11_SLPS2R_STATE	1	1	1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCK11_SLPS2R_STATE_631	SOO	0X0	
1683	POWER_CONTROL	0X25FC	html	POWER_CONTROL_PSEQ_BUCK11_ONOFF	BUCK11_SLPDDR_STATE	1	2	2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCK11_SLPDDR_STATE_631	SOO	0X0	
1684	POWER_CONTROL	0X25FC	html	POWER_CONTROL_PSEQ_BUCK11_ONOFF	BUCK11_SLPS2RA_STATE	1	3	3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCK11_SLPS2RA_STATE_631	SOO	0X0	
1685	POWER_CONTROL	0X25FD	html	POWER_CONTROL_PSEQ_BUCK14_ONOFF	BUCK14_AWAKE_STATE	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCK14_AWAKE_STATE_632	SOO	0X0	
1686	POWER_CONTROL	0X25FD	html	POWER_CONTROL_PSEQ_BUCK14_ONOFF	BUCK14_SLPS2R_STATE	1	1	1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCK14_SLPS2R_STATE_632	SOO	0X0	
1687	POWER_CONTROL	0X25FD	html	POWER_CONTROL_PSEQ_BUCK14_ONOFF	BUCK14_SLPDDR_STATE	1	2	2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCK14_SLPDDR_STATE_632	SOO	0X0	
1688	POWER_CONTROL	0X25FD	html	POWER_CONTROL_PSEQ_BUCK14_ONOFF	BUCK14_SLPS2RA_STATE	1	3	3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCK14_SLPS2RA_STATE_632	SOO	0X0	
1689	POWER_CONTROL	0X25FE	html	POWER_CONTROL_PSEQ_LDO1_ONOFF	LDO1_AWAKE_STATE	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_LDO1_AWAKE_STATE_633	SOO	0X0	
1690	POWER_CONTROL	0X25FE	html	POWER_CONTROL_PSEQ_LDO1_ONOFF	LDO1_SLPS2R_STATE	1	1	1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_LDO1_SLPS2R_STATE_633	SOO	0X0	
1691	POWER_CONTROL	0X25FE	html	POWER_CONTROL_PSEQ_LDO1_ONOFF	LDO1_SLPDDR_STATE	1	2	2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_LDO1_SLPDDR_STATE_633	SOO	0X0	
1692	POWER_CONTROL	0X25FE	html	POWER_CONTROL_PSEQ_LDO1_ONOFF	LDO1_SLPS2RA_STATE	1	3	3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_LDO1_SLPS2RA_STATE_633	SOO	0X0	
1693	POWER_CONTROL	0X25FF	html	POWER_CONTROL_PSEQ_LDO2_ONOFF	LDO2_AWAKE_STATE	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_LDO2_AWAKE_STATE_634	SOO	0X0	
1694	POWER_CONTROL	0X25FF	html	POWER_CONTROL_PSEQ_LDO2_ONOFF	LDO2_SLPS2R_STATE	1	1	1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_LDO2_SLPS2R_STATE_634	SOO	0X0	
1695	POWER_CONTROL	0X25FF	html	POWER_CONTROL_PSEQ_LDO2_ONOFF	LDO2_SLPDDR_STATE	1	2	2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_LDO2_SLPDDR_STATE_634	SOO	0X0	
1696	POWER_CONTROL	0X25FF	html	POWER_CONTROL_PSEQ_LDO2_ONOFF	LDO2_SLPS2RA_STATE	1	3	3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_LDO2_SLPS2RA_STATE_634	SOO	0X0	
1697	POWER_CONTROL	0X2600	html	POWER_CONTROL_PSEQ_LDO3_ONOFF	LDO3_AWAKE_STATE	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_LDO3_AWAKE_STATE_635	SOO	0X0	
1698	POWER_CONTROL	0X2600	html	POWER_CONTROL_PSEQ_LDO3_ONOFF	LDO3_SLPS2R_STATE	1	1	1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_LDO3_SLPS2R_STATE_635	SOO	0X0	
1699	POWER_CONTROL	0X2600	html	POWER_CONTROL_PSEQ_LDO3_ONOFF	LDO3_SLPDDR_STATE	1	2	2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_LDO3_SLPDDR_STATE_635	SOO	0X0	
1700	POWER_CONTROL	0X2600	html	POWER_CONTROL_PSEQ_LDO3_ONOFF	LDO3_SLPS2RA_STATE	1	3	3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_LDO3_SLPS2RA_STATE_635	SOO	0X0	
1701	POWER_CONTROL	0X2601	html	POWER_CONTROL_PSEQ_LDO5_ONOFF	LDO5_AWAKE_STATE	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_LDO5_AWAKE_STATE_636	SOO	0X0	
1702	POWER_CONTROL	0X2601	html	POWER_CONTROL_PSEQ_LDO5_ONOFF	LDO5_SLPS2R_STATE	1	1	1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_LDO5_SLPS2R_STATE_636	SOO	0X0	
1703	POWER_CONTROL	0X2601	html	POWER_CONTROL_PSEQ_LDO5_ONOFF	LDO5_SLPDDR_STATE	1	2	2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_LDO5_SLPDDR_STATE_636	SOO	0X0	
1704	POWER_CONTROL	0X2601	html	POWER_CONTROL_PSEQ_LDO5_ONOFF	LDO5_SLPS2RA_STATE	1	3	3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_LDO5_SLPS2RA_STATE_636	SOO	0X0	
1705	POWER_CONTROL	0X2602	html	POWER_CONTROL_PSEQ_LDO7_ONOFF	LDO7_AWAKE_STATE	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_LDO7_AWAKE_STATE_637	SOO	0X0	
1706	POWER_CONTROL	0X2602	html	POWER_CONTROL_PSEQ_LDO7_ONOFF	LDO7_SLPS2R_STATE	1	1	1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_LDO7_SLPS2R_STATE_637	SOO	0X0	
1707	POWER_CONTROL	0X2602	html	POWER_CONTROL_PSEQ_LDO7_ONOFF	LDO7_SLPDDR_STATE	1	2	2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_LDO7_SLPDDR_STATE_637	SOO	0X0	
1708	POWER_CONTROL	0X2602	html	POWER_CONTROL_PSEQ_LDO7_ONOFF	LDO7_SLPS2RA_STATE	1	3	3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_LDO7_SLPS2RA_STATE_637	SOO	0X0	
1709	POWER_CONTROL	0X2603	html	POWER_CONTROL_PSEQ_LDO10_ONOFF	LDO10_AWAKE_STATE	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_LDO10_AWAKE_STATE_638	SOO	0X0	
1710	POWER_CONTROL	0X2603	html	POWER_CONTROL_PSEQ_LDO10_ONOFF	LDO10_SLPS2R_STATE	1	1	1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_LDO10_SLPS2R_STATE_638	SOO	0X0	
1711	POWER_CONTROL	0X2603	html	POWER_CONTROL_PSEQ_LDO10_ONOFF	LDO10_SLPDDR_STATE	1	2	2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_LDO10_SLPDDR_STATE_638	SOO	0X0	
1712	POWER_CONTROL	0X2603	html	POWER_CONTROL_PSEQ_LDO10_ONOFF	LDO10_SLPS2RA_STATE	1	3	3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_LDO10_SLPS2RA_STATE_638	SOO	0X0	
1713	POWER_CONTROL	0X2604	html	POWER_CONTROL_PSEQ_LDO13_ONOFF	LDO13_AWAKE_STATE	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_LDO13_AWAKE_STATE_639	SOO	0X0	
1714	POWER_CONTROL	0X2604	html	POWER_CONTROL_PSEQ_LDO13_ONOFF	LDO13_SLPS2R_STATE	1	1	1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_LDO13_SLPS2R_STATE_639	SOO	0X0	
1715	POWER_CONTROL	0X2604	html	POWER_CONTROL_PSEQ_LDO13_ONOFF	LDO13_SLPDDR_STATE	1	2	2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_LDO13_SLPDDR_STATE_639	SOO	0X0	
1716	POWER_CONTROL	0X2604	html	POWER_CONTROL_PSEQ_LDO13_ONOFF	LDO13_SLPS2RA_STATE	1	3	3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_LDO13_SLPS2RA_STATE_639	SOO	0X0	
1717	POWER_CONTROL	0X2605	html	POWER_CONTROL_PSEQ_LDO14_ONOFF	LDO14_AWAKE_STATE	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_LDO14_AWAKE_STATE_640	SOO	0X0	
1718	POWER_CONTROL	0X2605	html	POWER_CONTROL_PSEQ_LDO14_ONOFF	LDO14_SLPS2R_STATE	1	1	1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_LDO14_SLPS2R_STATE_640	SOO	0X0	
1719	POWER_CONTROL	0X2605	html	POWER_CONTROL_PSEQ_LDO14_ONOFF	LDO14_SLPDDR_STATE	1	2	2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_LDO14_SLPDDR_STATE_640	SOO	0X0	
1720	POWER_CONTROL	0X2605	html	POWER_CONTROL_PSEQ_LDO14_ONOFF	LDO14_SLPS2RA_STATE	1	3	3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_LDO14_SLPS2RA_STATE_640	SOO	0X0	
1721	POWER_CONTROL	0X2606	html	POWER_CONTROL_PSEQ_LDO16_ONOFF	LDO16_AWAKE_STATE	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_LDO16_AWAKE_STATE_641	SOO	0X0	
1722	POWER_CONTROL	0X2606	html	POWER_CONTROL_PSEQ_LDO16_ONOFF	LDO16_SLPS2R_STATE	1	1	1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_LDO16_SLPS2R_STATE_641	SOO	0X0	
1723	POWER_CONTROL	0X2606	html	POWER_CONTROL_PSEQ_LDO16_ONOFF	LDO16_SLPDDR_STATE	1	2	2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_LDO16_SLPDDR_STATE_641	SOO	0X0	
1724	POWER_CONTROL	0X2606	html	POWER_CONTROL_PSEQ_LDO16_ONOFF	LDO16_SLPS2RA_STATE	1	3	3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_LDO16_SLPS2RA_STATE_641	SOO	0X0	
1725	POWER_CONTROL	0X2607	html	POWER_CONTROL_PSEQ_LDO19_ONOFF	LDO19_AWAKE_STATE	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_LDO19_AWAKE_STATE_642	SOO	0X0	
1726	POWER_CONTROL	0X2607	html	POWER_CONTROL_PSEQ_LDO19_ONOFF	LDO19_SLPS2R_STATE	1	1	1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_LDO19_SLPS2R_STATE_642	SOO	0X0	
1727	POWER_CONTROL	0X2607	html	POWER_CONTROL_PSEQ_LDO19_ONOFF	LDO19_SLPDDR_STATE	1	2	2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_LDO19_SLPDDR_STATE_642	SOO	0X0	
1728	POWER_CONTROL	0X2607	html	POWER_CONTROL_PSEQ_LDO19_ONOFF	LDO19_SLPS2RA_STATE	1	3	3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_LDO19_SLPS2RA_STATE_642	SOO	0X0	
1729	POWER_CONTROL	0X2608	html	POWER_CONTROL_PSEQ_CP5V_ONOFF	CP5V_AWAKE_STATE	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_CP5V_AWAKE_STATE_643	SOO	0X0	
1730	POWER_CONTROL	0X2608	html	POWER_CONTROL_PSEQ_CP5V_ONOFF	CP5V_SLPS2R_STATE	1	1	1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_CP5V_SLPS2R_STATE_643	SOO	0X0	
1731	POWER_CONTROL	0X2608	html	POWER_CONTROL_PSEQ_CP5V_ONOFF	CP5V_SLPDDR_STATE	1	2	2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_CP5V_SLPDDR_STATE_643	SOO	0X0	
1732	POWER_CONTROL	0X2608	html	POWER_CONTROL_PSEQ_CP5V_ONOFF	CP5V_SLPS2RA_STATE	1	3	3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_CP5V_SLPS2RA_STATE_643	SOO	0X0	
1733	POWER_CONTROL	0X2609	html	POWER_CONTROL_PSEQ_BUCKSW1_ONOFF	BUCKSW1_AWAKE_STATE	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCKSW1_AWAKE_STATE_644	SOO	0X0	
1734	POWER_CONTROL	0X2609	html	POWER_CONTROL_PSEQ_BUCKSW1_ONOFF	BUCKSW1_SLPS2R_STATE	1	1	1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCKSW1_SLPS2R_STATE_644	SOO	0X0	
1735	POWER_CONTROL	0X2609	html	POWER_CONTROL_PSEQ_BUCKSW1_ONOFF	BUCKSW1_SLPDDR_STATE	1	2	2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCKSW1_SLPDDR_STATE_644	SOO	0X0	
1736	POWER_CONTROL	0X2609	html	POWER_CONTROL_PSEQ_BUCKSW1_ONOFF	BUCKSW1_SLPS2RA_STATE	1	3	3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCKSW1_SLPS2RA_STATE_644	SOO	0X0	
1737	POWER_CONTROL	0X260A	html	POWER_CONTROL_PSEQ_BUCKSW2_ONOFF	BUCKSW2_AWAKE_STATE	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCKSW2_AWAKE_STATE_645	SOO	0X0	
1738	POWER_CONTROL	0X260A	html	POWER_CONTROL_PSEQ_BUCKSW2_ONOFF	BUCKSW2_SLPS2R_STATE	1	1	1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCKSW2_SLPS2R_STATE_645	SOO	0X0	
1739	POWER_CONTROL	0X260A	html	POWER_CONTROL_PSEQ_BUCKSW2_ONOFF	BUCKSW2_SLPDDR_STATE	1	2	2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCKSW2_SLPDDR_STATE_645	SOO	0X0	
1740	POWER_CONTROL	0X260A	html	POWER_CONTROL_PSEQ_BUCKSW2_ONOFF	BUCKSW2_SLPS2RA_STATE	1	3	3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCKSW2_SLPS2RA_STATE_645	SOO	0X0	
1741	POWER_CONTROL	0X260B	html	POWER_CONTROL_PSEQ_BUCKSW3_ONOFF	BUCKSW3_AWAKE_STATE	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCKSW3_AWAKE_STATE_646	SOO	0X0	
1742	POWER_CONTROL	0X260B	html	POWER_CONTROL_PSEQ_BUCKSW3_ONOFF	BUCKSW3_SLPS2R_STATE	1	1	1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCKSW3_SLPS2R_STATE_646	SOO	0X0	
1743	POWER_CONTROL	0X260B	html	POWER_CONTROL_PSEQ_BUCKSW3_ONOFF	BUCKSW3_SLPDDR_STATE	1	2	2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCKSW3_SLPDDR_STATE_646	SOO	0X0	
1744	POWER_CONTROL	0X260B	html	POWER_CONTROL_PSEQ_BUCKSW3_ONOFF	BUCKSW3_SLPS2RA_STATE	1	3	3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCKSW3_SLPS2RA_STATE_646	SOO	0X0	
1745	POWER_CONTROL	0X260C	html	POWER_CONTROL_PSEQ_GPIO_VDD1V2_PWR_OK_ONOFF	GPIO_VDD1V2_PWR_OK_AWAKE_STATE	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_GPIO_VDD1V2_PWR_OK_AWAKE_STATE_647	SOO	0X1	
1746	POWER_CONTROL	0X260C	html	POWER_CONTROL_PSEQ_GPIO_VDD1V2_PWR_OK_ONOFF	GPIO_VDD1V2_PWR_OK_SLPS2R_STATE	1	1	1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_GPIO_VDD1V2_PWR_OK_SLPS2R_STATE_647	SOO	0X1	
1747	POWER_CONTROL	0X260C	html	POWER_CONTROL_PSEQ_GPIO_VDD1V2_PWR_OK_ONOFF	GPIO_VDD1V2_PWR_OK_SLPDDR_STATE	1	2	2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_GPIO_VDD1V2_PWR_OK_SLPDDR_STATE_647	SOO	0X1	
1748	POWER_CONTROL	0X260C	html	POWER_CONTROL_PSEQ_GPIO_VDD1V2_PWR_OK_ONOFF	GPIO_VDD1V2_PWR_OK_SLPS2RA_STATE	1	3	3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_GPIO_VDD1V2_PWR_OK_SLPS2RA_STATE_647	SOO	0X1	
1749	POWER_CONTROL	0X260D	html	POWER_CONTROL_PSEQ_GPIO_VDD1V2_SIG_OK_ONOFF	GPIO_VDD1V2_SIG_OK_AWAKE_STATE	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_GPIO_VDD1V2_SIG_OK_AWAKE_STATE_648	SOO	0X1	
1750	POWER_CONTROL	0X260D	html	POWER_CONTROL_PSEQ_GPIO_VDD1V2_SIG_OK_ONOFF	GPIO_VDD1V2_SIG_OK_SLPS2R_STATE	1	1	1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_GPIO_VDD1V2_SIG_OK_SLPS2R_STATE_648	SOO	0X1	
1751	POWER_CONTROL	0X260D	html	POWER_CONTROL_PSEQ_GPIO_VDD1V2_SIG_OK_ONOFF	GPIO_VDD1V2_SIG_OK_SLPDDR_STATE	1	2	2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_GPIO_VDD1V2_SIG_OK_SLPDDR_STATE_648	SOO	0X1	
1752	POWER_CONTROL	0X260D	html	POWER_CONTROL_PSEQ_GPIO_VDD1V2_SIG_OK_ONOFF	GPIO_VDD1V2_SIG_OK_SLPS2RA_STATE	1	3	3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_GPIO_VDD1V2_SIG_OK_SLPS2RA_STATE_648	SOO	0X1	
1753	POWER_CONTROL	0X260E	html	POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_PWR_OK_ONOFF	GPIO_VDDIO_BUCK3_PWR_OK_AWAKE_STATE	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_GPIO_VDDIO_BUCK3_PWR_OK_AWAKE_STATE_649	SOO	0X1	
1754	POWER_CONTROL	0X260E	html	POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_PWR_OK_ONOFF	GPIO_VDDIO_BUCK3_PWR_OK_SLPS2R_STATE	1	1	1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_GPIO_VDDIO_BUCK3_PWR_OK_SLPS2R_STATE_649	SOO	0X1	
1755	POWER_CONTROL	0X260E	html	POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_PWR_OK_ONOFF	GPIO_VDDIO_BUCK3_PWR_OK_SLPDDR_STATE	1	2	2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_GPIO_VDDIO_BUCK3_PWR_OK_SLPDDR_STATE_649	SOO	0X1	
1756	POWER_CONTROL	0X260E	html	POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_PWR_OK_ONOFF	GPIO_VDDIO_BUCK3_PWR_OK_SLPS2RA_STATE	1	3	3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_GPIO_VDDIO_BUCK3_PWR_OK_SLPS2RA_STATE_649	SOO	0X1	
1757	POWER_CONTROL	0X260F	html	POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_SIG_OK_ONOFF	GPIO_VDDIO_BUCK3_SIG_OK_AWAKE_STATE	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_GPIO_VDDIO_BUCK3_SIG_OK_AWAKE_STATE_650	SOO	0X1	
1758	POWER_CONTROL	0X260F	html	POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_SIG_OK_ONOFF	GPIO_VDDIO_BUCK3_SIG_OK_SLPS2R_STATE	1	1	1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_GPIO_VDDIO_BUCK3_SIG_OK_SLPS2R_STATE_650	SOO	0X1	
1759	POWER_CONTROL	0X260F	html	POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_SIG_OK_ONOFF	GPIO_VDDIO_BUCK3_SIG_OK_SLPDDR_STATE	1	2	2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_GPIO_VDDIO_BUCK3_SIG_OK_SLPDDR_STATE_650	SOO	0X1	
1760	POWER_CONTROL	0X260F	html	POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_SIG_OK_ONOFF	GPIO_VDDIO_BUCK3_SIG_OK_SLPS2RA_STATE	1	3	3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_GPIO_VDDIO_BUCK3_SIG_OK_SLPS2RA_STATE_650	SOO	0X1	
1761	POWER_CONTROL	0X2610	html	POWER_CONTROL_PSEQ_GPIO_BUCKSW1_PWR_OK_ONOFF	GPIO_BUCKSW1_PWR_OK_AWAKE_STATE	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_GPIO_BUCKSW1_PWR_OK_AWAKE_STATE_651	SOO	0X1	
1762	POWER_CONTROL	0X2610	html	POWER_CONTROL_PSEQ_GPIO_BUCKSW1_PWR_OK_ONOFF	GPIO_BUCKSW1_PWR_OK_SLPS2R_STATE	1	1	1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_GPIO_BUCKSW1_PWR_OK_SLPS2R_STATE_651	SOO	0X1	
1763	POWER_CONTROL	0X2610	html	POWER_CONTROL_PSEQ_GPIO_BUCKSW1_PWR_OK_ONOFF	GPIO_BUCKSW1_PWR_OK_SLPDDR_STATE	1	2	2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_GPIO_BUCKSW1_PWR_OK_SLPDDR_STATE_651	SOO	0X1	
1764	POWER_CONTROL	0X2610	html	POWER_CONTROL_PSEQ_GPIO_BUCKSW1_PWR_OK_ONOFF	GPIO_BUCKSW1_PWR_OK_SLPS2RA_STATE	1	3	3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_GPIO_BUCKSW1_PWR_OK_SLPS2RA_STATE_651	SOO	0X1	
1765	POWER_CONTROL	0X2611	html	POWER_CONTROL_PSEQ_GPIO_BUCKSW1_SIG_OK_ONOFF	GPIO_BUCKSW1_SIG_OK_AWAKE_STATE	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_GPIO_BUCKSW1_SIG_OK_AWAKE_STATE_652	SOO	0X1	
1766	POWER_CONTROL	0X2611	html	POWER_CONTROL_PSEQ_GPIO_BUCKSW1_SIG_OK_ONOFF	GPIO_BUCKSW1_SIG_OK_SLPS2R_STATE	1	1	1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_GPIO_BUCKSW1_SIG_OK_SLPS2R_STATE_652	SOO	0X1	
1767	POWER_CONTROL	0X2611	html	POWER_CONTROL_PSEQ_GPIO_BUCKSW1_SIG_OK_ONOFF	GPIO_BUCKSW1_SIG_OK_SLPDDR_STATE	1	2	2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_GPIO_BUCKSW1_SIG_OK_SLPDDR_STATE_652	SOO	0X1	
1768	POWER_CONTROL	0X2611	html	POWER_CONTROL_PSEQ_GPIO_BUCKSW1_SIG_OK_ONOFF	GPIO_BUCKSW1_SIG_OK_SLPS2RA_STATE	1	3	3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_GPIO_BUCKSW1_SIG_OK_SLPS2RA_STATE_652	SOO	0X1	
1769	POWER_CONTROL	0X2612	html	POWER_CONTROL_PSEQ_BUCK3_VSEL_ALT_ONOFF	BUCK3_VSEL_ALT_SLPS2R_STATE	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCK3_VSEL_ALT_SLPS2R_STATE_653	SOO	0X0	
1770	POWER_CONTROL	0X2612	html	POWER_CONTROL_PSEQ_BUCK3_VSEL_ALT_ONOFF	BUCK3_VSEL_ALT_SLPDDR_STATE	1	1	1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCK3_VSEL_ALT_SLPDDR_STATE_653	SOO	0X0	
1771	POWER_CONTROL	0X2612	html	POWER_CONTROL_PSEQ_BUCK3_VSEL_ALT_ONOFF	BUCK3_VSEL_ALT_WALLET_OFF_STATE	1	2	2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCK3_VSEL_ALT_WALLET_OFF_STATE_653	SOO	0X0	
1772	POWER_CONTROL	0X2612	html	POWER_CONTROL_PSEQ_BUCK3_VSEL_ALT_ONOFF	BUCK3_VSEL_ALT_SLPS2RA_STATE	1	3	3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCK3_VSEL_ALT_SLPS2RA_STATE_653	SOO	0X0	
1773	POWER_CONTROL	0X2613	html	POWER_CONTROL_PSEQ_BUCK14_VSEL_ALT_ONOFF	BUCK14_VSEL_ALT_SLPS2R_STATE	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCK14_VSEL_ALT_SLPS2R_STATE_654	SOO	0X0	
1774	POWER_CONTROL	0X2613	html	POWER_CONTROL_PSEQ_BUCK14_VSEL_ALT_ONOFF	BUCK14_VSEL_ALT_SLPDDR_STATE	1	1	1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCK14_VSEL_ALT_SLPDDR_STATE_654	SOO	0X0	
1775	POWER_CONTROL	0X2613	html	POWER_CONTROL_PSEQ_BUCK14_VSEL_ALT_ONOFF	BUCK14_VSEL_ALT_SLPS2RA_STATE	1	2	2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCK14_VSEL_ALT_SLPS2RA_STATE_654	SOO	0X0	
1776	POWER_CONTROL	0X2614	html	POWER_CONTROL_PSEQ_LDO13_VSEL_ALT_ONOFF	LDO13_VSEL_ALT_SLPS2R_STATE	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_LDO13_VSEL_ALT_SLPS2R_STATE_655	SOO	0X0	
1777	POWER_CONTROL	0X2614	html	POWER_CONTROL_PSEQ_LDO13_VSEL_ALT_ONOFF	LDO13_VSEL_ALT_SLPDDR_STATE	1	1	1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_LDO13_VSEL_ALT_SLPDDR_STATE_655	SOO	0X0	
1778	POWER_CONTROL	0X2614	html	POWER_CONTROL_PSEQ_LDO13_VSEL_ALT_ONOFF	LDO13_VSEL_ALT_SLPS2RA_STATE	1	2	2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_LDO13_VSEL_ALT_SLPS2RA_STATE_655	SOO	0X0	
1779	POWER_CONTROL	0X2615	html	POWER_CONTROL_PSEQ_LDO14_VSEL_ALT_ONOFF	LDO14_VSEL_ALT_SLPS2R_STATE	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_LDO14_VSEL_ALT_SLPS2R_STATE_656	SOO	0X0	
1780	POWER_CONTROL	0X2615	html	POWER_CONTROL_PSEQ_LDO14_VSEL_ALT_ONOFF	LDO14_VSEL_ALT_SLPDDR_STATE	1	1	1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_LDO14_VSEL_ALT_SLPDDR_STATE_656	SOO	0X0	
1781	POWER_CONTROL	0X2615	html	POWER_CONTROL_PSEQ_LDO14_VSEL_ALT_ONOFF	LDO14_VSEL_ALT_SLPS2RA_STATE	1	2	2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_LDO14_VSEL_ALT_SLPS2RA_STATE_656	SOO	0X0	
1782	POWER_CONTROL	0X2616	html	POWER_CONTROL_PSEQ_OUT32K_ONOFF	OUT32K_AWAKE_STATE	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OUT32K_AWAKE_STATE_657	SOO	0X0	
1783	POWER_CONTROL	0X2616	html	POWER_CONTROL_PSEQ_OUT32K_ONOFF	OUT32K_SLPS2R_STATE	1	1	1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OUT32K_SLPS2R_STATE_657	SOO	0X0	
1784	POWER_CONTROL	0X2616	html	POWER_CONTROL_PSEQ_OUT32K_ONOFF	OUT32K_SLPDDR_STATE	1	2	2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OUT32K_SLPDDR_STATE_657	SOO	0X0	
1785	POWER_CONTROL	0X2616	html	POWER_CONTROL_PSEQ_OUT32K_ONOFF	OUT32K_SLPS2RA_STATE	1	3	3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_OUT32K_SLPS2RA_STATE_657	SOO	0X0	
1786	POWER_CONTROL	0X2617	html	POWER_CONTROL_PSEQ_SLP32K_ONOFF	SLP32K_AWAKE_STATE	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLP32K_AWAKE_STATE_658	SOO	0X0	
1787	POWER_CONTROL	0X2617	html	POWER_CONTROL_PSEQ_SLP32K_ONOFF	SLP32K_SLPS2R_STATE	1	1	1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLP32K_SLPS2R_STATE_658	SOO	0X0	
1788	POWER_CONTROL	0X2617	html	POWER_CONTROL_PSEQ_SLP32K_ONOFF	SLP32K_SLPDDR_STATE	1	2	2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLP32K_SLPDDR_STATE_658	SOO	0X0	
1789	POWER_CONTROL	0X2617	html	POWER_CONTROL_PSEQ_SLP32K_ONOFF	SLP32K_SLPS2RA_STATE	1	3	3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SLP32K_SLPS2RA_STATE_658	SOO	0X0	
1790	POWER_CONTROL	0X2618	html	POWER_CONTROL_PSEQ_NRESET_ONOFF	NRESET_AWAKE_STATE	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_NRESET_AWAKE_STATE_659	SOO	0X0	
1791	POWER_CONTROL	0X2618	html	POWER_CONTROL_PSEQ_NRESET_ONOFF	NRESET_SLPS2R_STATE	1	1	1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_NRESET_SLPS2R_STATE_659	SOO	0X0	
1792	POWER_CONTROL	0X2618	html	POWER_CONTROL_PSEQ_NRESET_ONOFF	NRESET_SLPDDR_STATE	1	2	2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_NRESET_SLPDDR_STATE_659	SOO	0X0	
1793	POWER_CONTROL	0X2618	html	POWER_CONTROL_PSEQ_NRESET_ONOFF	NRESET_SLPS2RA_STATE	1	3	3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_NRESET_SLPS2RA_STATE_659	SOO	0X0	
1794	POWER_CONTROL	0X2619	html	POWER_CONTROL_PSEQ_SYSALIVE_ONOFF	SYSALIVE_AWAKE_STATE	1	0	0	WU	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SYSALIVE_AWAKE_STATE_660	TBD	0X1	
1795	POWER_CONTROL	0X2619	html	POWER_CONTROL_PSEQ_SYSALIVE_ONOFF	SYSALIVE_SLPS2R_STATE	1	1	1	WU	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SYSALIVE_SLPS2R_STATE_660	TBD	0X1	
1796	POWER_CONTROL	0X2619	html	POWER_CONTROL_PSEQ_SYSALIVE_ONOFF	SYSALIVE_SLPDDR_STATE	1	2	2	WU	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SYSALIVE_SLPDDR_STATE_660	TBD	0X1	
1797	POWER_CONTROL	0X2619	html	POWER_CONTROL_PSEQ_SYSALIVE_ONOFF	SYSALIVE_SLPS2RA_STATE	1	3	3	WU	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_SYSALIVE_SLPS2RA_STATE_660	TBD	0X1	
1798	POWER_CONTROL	0X261A	html	POWER_CONTROL_PSEQ_PREUVLO_PREUPO_ONOFF	PREUVLO_PREUPO_AWAKE_STATE	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_PREUVLO_PREUPO_AWAKE_STATE_661	SOO	0X1	
1799	POWER_CONTROL	0X261A	html	POWER_CONTROL_PSEQ_PREUVLO_PREUPO_ONOFF	PREUVLO_PREUPO_SLPS2R_STATE	1	1	1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_PREUVLO_PREUPO_SLPS2R_STATE_661	SOO	0X0	
1800	POWER_CONTROL	0X261A	html	POWER_CONTROL_PSEQ_PREUVLO_PREUPO_ONOFF	PREUVLO_PREUPO_SLPDDR_STATE	1	2	2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_PREUVLO_PREUPO_SLPDDR_STATE_661	SOO	0X0	
1801	POWER_CONTROL	0X261A	html	POWER_CONTROL_PSEQ_PREUVLO_PREUPO_ONOFF	PREUVLO_PREUPO_SLPS2RA_STATE	1	3	3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_PREUVLO_PREUPO_SLPS2RA_STATE_661	SOO	0X0	
1802	POWER_CONTROL	0X261B	html	POWER_CONTROL_PSEQ_VDD_BOOST_UVLO_ONOFF	VDD_BOOST_UVLO_AWAKE_STATE	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_VDD_BOOST_UVLO_AWAKE_STATE_662	SOO	0X0	
1803	POWER_CONTROL	0X261B	html	POWER_CONTROL_PSEQ_VDD_BOOST_UVLO_ONOFF	VDD_BOOST_UVLO_SLPS2R_STATE	1	1	1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_VDD_BOOST_UVLO_SLPS2R_STATE_662	SOO	0X0	
1804	POWER_CONTROL	0X261B	html	POWER_CONTROL_PSEQ_VDD_BOOST_UVLO_ONOFF	VDD_BOOST_UVLO_SLPDDR_STATE	1	2	2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_VDD_BOOST_UVLO_SLPDDR_STATE_662	SOO	0X0	
1805	POWER_CONTROL	0X261B	html	POWER_CONTROL_PSEQ_VDD_BOOST_UVLO_ONOFF	VDD_BOOST_UVLO_SLPS2RA_STATE	1	3	3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_VDD_BOOST_UVLO_SLPS2RA_STATE_662	SOO	0X0	
1806	POWER_CONTROL	0X261C	html	POWER_CONTROL_PSEQ_BUTTON_DFU_ONOFF	BUTTON_DFU_AWAKE_STATE	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUTTON_DFU_AWAKE_STATE_663	SOO	0X1	
1807	POWER_CONTROL	0X261D	html	POWER_CONTROL_PSEQ_WLED_ONOFF	WLED_AWAKE_STATE	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_WLED_AWAKE_STATE_664	SOO	0X0	
1808	POWER_CONTROL	0X261D	html	POWER_CONTROL_PSEQ_WLED_ONOFF	WLED_SLPS2R_STATE	1	1	1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_WLED_SLPS2R_STATE_664	SOO	0X0	
1809	POWER_CONTROL	0X261D	html	POWER_CONTROL_PSEQ_WLED_ONOFF	WLED_SLPDDR_STATE	1	2	2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_WLED_SLPDDR_STATE_664	SOO	0X0	
1810	POWER_CONTROL	0X261D	html	POWER_CONTROL_PSEQ_WLED_ONOFF	WLED_SLPS2RA_STATE	1	3	3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_WLED_SLPS2RA_STATE_664	SOO	0X0	
1811	POWER_CONTROL	0X261E	html	POWER_CONTROL_PSEQ_BUCKSW1_VIRTUAL_SLAVE_SUPPLY_ONOFF	BUCKSW1_VIRTUAL_SLAVE_SUPPLY_AWAKE_STATE	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCKSW1_VIRTUAL_SLAVE_SUPPLY_AWAKE_STATE_665	SOO	0X1	
1812	POWER_CONTROL	0X261E	html	POWER_CONTROL_PSEQ_BUCKSW1_VIRTUAL_SLAVE_SUPPLY_ONOFF	BUCKSW1_VIRTUAL_SLAVE_SUPPLY_SLPS2R_STATE	1	1	1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCKSW1_VIRTUAL_SLAVE_SUPPLY_SLPS2R_STATE_665	SOO	0X1	
1813	POWER_CONTROL	0X261E	html	POWER_CONTROL_PSEQ_BUCKSW1_VIRTUAL_SLAVE_SUPPLY_ONOFF	BUCKSW1_VIRTUAL_SLAVE_SUPPLY_SLPDDR_STATE	1	2	2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCKSW1_VIRTUAL_SLAVE_SUPPLY_SLPDDR_STATE_665	SOO	0X1	
1814	POWER_CONTROL	0X261E	html	POWER_CONTROL_PSEQ_BUCKSW1_VIRTUAL_SLAVE_SUPPLY_ONOFF	BUCKSW1_VIRTUAL_SLAVE_SUPPLY_SLPS2RA_STATE	1	3	3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCKSW1_VIRTUAL_SLAVE_SUPPLY_SLPS2RA_STATE_665	SOO	0X1	
1815	POWER_CONTROL	0X261F	html	POWER_CONTROL_PSEQ_BUCKSW2_VIRTUAL_SLAVE_SUPPLY_ONOFF	BUCKSW2_VIRTUAL_SLAVE_SUPPLY_AWAKE_STATE	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCKSW2_VIRTUAL_SLAVE_SUPPLY_AWAKE_STATE_666	SOO	0X1	
1816	POWER_CONTROL	0X261F	html	POWER_CONTROL_PSEQ_BUCKSW2_VIRTUAL_SLAVE_SUPPLY_ONOFF	BUCKSW2_VIRTUAL_SLAVE_SUPPLY_SLPS2R_STATE	1	1	1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCKSW2_VIRTUAL_SLAVE_SUPPLY_SLPS2R_STATE_666	SOO	0X1	
1817	POWER_CONTROL	0X261F	html	POWER_CONTROL_PSEQ_BUCKSW2_VIRTUAL_SLAVE_SUPPLY_ONOFF	BUCKSW2_VIRTUAL_SLAVE_SUPPLY_SLPDDR_STATE	1	2	2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCKSW2_VIRTUAL_SLAVE_SUPPLY_SLPDDR_STATE_666	SOO	0X1	
1818	POWER_CONTROL	0X261F	html	POWER_CONTROL_PSEQ_BUCKSW2_VIRTUAL_SLAVE_SUPPLY_ONOFF	BUCKSW2_VIRTUAL_SLAVE_SUPPLY_SLPS2RA_STATE	1	3	3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCKSW2_VIRTUAL_SLAVE_SUPPLY_SLPS2RA_STATE_666	SOO	0X1	
1819	POWER_CONTROL	0X2620	html	POWER_CONTROL_PSEQ_BUCKSW3_VIRTUAL_SLAVE_SUPPLY_ONOFF	BUCKSW3_VIRTUAL_SLAVE_SUPPLY_AWAKE_STATE	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCKSW3_VIRTUAL_SLAVE_SUPPLY_AWAKE_STATE_667	SOO	0X1	
1820	POWER_CONTROL	0X2620	html	POWER_CONTROL_PSEQ_BUCKSW3_VIRTUAL_SLAVE_SUPPLY_ONOFF	BUCKSW3_VIRTUAL_SLAVE_SUPPLY_SLPS2R_STATE	1	1	1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCKSW3_VIRTUAL_SLAVE_SUPPLY_SLPS2R_STATE_667	SOO	0X1	
1821	POWER_CONTROL	0X2620	html	POWER_CONTROL_PSEQ_BUCKSW3_VIRTUAL_SLAVE_SUPPLY_ONOFF	BUCKSW3_VIRTUAL_SLAVE_SUPPLY_SLPDDR_STATE	1	2	2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCKSW3_VIRTUAL_SLAVE_SUPPLY_SLPDDR_STATE_667	SOO	0X1	
1822	POWER_CONTROL	0X2620	html	POWER_CONTROL_PSEQ_BUCKSW3_VIRTUAL_SLAVE_SUPPLY_ONOFF	BUCKSW3_VIRTUAL_SLAVE_SUPPLY_SLPS2RA_STATE	1	3	3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_BUCKSW3_VIRTUAL_SLAVE_SUPPLY_SLPS2RA_STATE_667	SOO	0X1	
1823	POWER_CONTROL	0X2621	html	POWER_CONTROL_PSEQ_LDO11_SLEEP_EN	LDO11_SLEEP_EN	1	0	0	WU	NA	TRUE	TBD	FALSE	TRUE	system	OTP_POWER_CONTROL_LDO11_SLEEP_EN_668	TBD	0X0	
1824	CM0P_CFG	0X2800	html	CM0P_CFG_GLOBAL_BOOTLOADER_VECT_PTR	VECT_PTR	8	0	7:0	WU	NA	TRUE	TBD	FALSE	TRUE	system	OTP_CM0P_CFG_VECT_PTR_669	TBD	0X0	
1825	CM0P_CFG	0X2801	html	CM0P_CFG_GLOBAL_BOOTLOADER_FW_SIZE_0	FW_SIZE_7_0	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_CM0P_CFG_FW_SIZE_7_0_670	SOO	0X0	
1826	CM0P_CFG	0X2802	html	CM0P_CFG_GLOBAL_BOOTLOADER_FW_SIZE_1	FW_SIZE_MSB	8	0	7:0	WU	NA	TRUE	TBD	FALSE	TRUE	system	OTP_CM0P_CFG_FW_SIZE_MSB_671	TBD	0X18	
1827	CM0P_CFG	0X2803	html	CM0P_CFG_GLOBAL_BOOTLOADER_SRC_PTR	SRC_PTR	7	0	6:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_CM0P_CFG_SRC_PTR_672	SOO	0X0	
1828	CM0P_CFG	0X2804	html	CM0P_CFG_GLOBAL_CONFIG_DEFAULT	LOCK_CANARY_DIS_MODE	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1829	CM0P_CFG	0X2804	html	CM0P_CFG_GLOBAL_CONFIG_DEFAULT	AUTO_DIS_MODE	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1830	CM0P_CFG	0X2805	html	CM0P_CFG_GLOBAL_CONFIG	LOCKUP_RESET	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_CM0P_CFG_LOCKUP_RESET_673	SOO	0X1	
1831	CM0P_CFG	0X2806	html	CM0P_CFG_GLOBAL_BOOTLOADER_CFG	EXEC_MODE	3	0	2:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_CM0P_CFG_EXEC_MODE_674	SOO	0X4	
1832	CM0P_CFG	0X2806	html	CM0P_CFG_GLOBAL_BOOTLOADER_CFG	PFSM_MODE	2	3	4:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_CM0P_CFG_PFSM_MODE_674	SOO	0X0	
1833	CM0P_CFG	0X2806	html	CM0P_CFG_GLOBAL_BOOTLOADER_CFG	HASH_MODE	1	5	5	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_CM0P_CFG_HASH_MODE_674	SOO	0X0	
1834	CM0P_CFG	0X2806	html	CM0P_CFG_GLOBAL_BOOTLOADER_CFG	SRAM_INIT_MODE	1	6	6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_CM0P_CFG_SRAM_INIT_MODE_674	SOO	0X0	
1835	CM0P_CFG	0X2807	html	CM0P_CFG_GLOBAL_CONTROL	CPU_EN	1	0	0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1836	CM0P_CFG	0X2808	html	CM0P_CFG_GLOBAL_HOST_IRQ	TRIGGER_ID	7	0	6:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1837	CM0P_CFG	0X2808	html	CM0P_CFG_GLOBAL_HOST_IRQ	PENDING	1	7	7	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1838	CM0P_CFG	0X2809	html	CM0P_CFG_GLOBAL_DEBUG_CTRL	DAP_EN	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_CM0P_CFG_DAP_EN_675	SOO	0X1	
1839	CM0P_CFG	0X2809	html	CM0P_CFG_GLOBAL_DEBUG_CTRL	SWD_IF_EN	1	1	1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_CM0P_CFG_SWD_IF_EN_675	SOO	0X1	
1840	CM0P_CFG	0X2809	html	CM0P_CFG_GLOBAL_DEBUG_CTRL	SWD_INST_ID	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_CM0P_CFG_SWD_INST_ID_675	SOO	0X0	
1841	CM0P_CFG	0X280A	html	CM0P_CFG_GLOBAL_FIRMWARE_VERSION_0	HASH_7_0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0XFF	
1842	CM0P_CFG	0X280B	html	CM0P_CFG_GLOBAL_FIRMWARE_VERSION_1	HASH_15_8	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0XFF	
1843	CM0P_CFG	0X280C	html	CM0P_CFG_GLOBAL_FIRMWARE_VERSION_2	HASH_23_16	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0XFF	
1844	CM0P_CFG	0X280D	html	CM0P_CFG_GLOBAL_FIRMWARE_VERSION_3	HASH_31_24	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0XFF	
1845	CM0P_CFG	0X280E	html	CM0P_CFG_GLOBAL_FIRMWARE_VERSION_4	HASH_39_32	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0XFF	
1846	CM0P_CFG	0X280F	html	CM0P_CFG_GLOBAL_FIRMWARE_VERSION_5	HASH_47_40	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0XFF	
1847	CM0P_CFG	0X2810	html	CM0P_CFG_GLOBAL_FIRMWARE_VERSION_6	HASH_55_48	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0XFF	
1848	CM0P_CFG	0X2811	html	CM0P_CFG_GLOBAL_FIRMWARE_VERSION_7	HASH_63_56	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0XFF	
1849	CM0P_CFG	0X2812	html	CM0P_CFG_GLOBAL_CM0P_HW_EVENT	BOOTLOADER_HARDFAULT	1	0	0	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
1850	CM0P_CFG	0X2812	html	CM0P_CFG_GLOBAL_CM0P_HW_EVENT	BOOTLOADER_HASH_ERROR	1	1	1	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
1851	CM0P_CFG	0X2812	html	CM0P_CFG_GLOBAL_CM0P_HW_EVENT	LOCKUP	1	4	4	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
1852	CM0P_CFG	0X2812	html	CM0P_CFG_GLOBAL_CM0P_HW_EVENT	ADDR_FENCE_ERR_ON_SRAM	1	5	5	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
1853	CM0P_CFG	0X2812	html	CM0P_CFG_GLOBAL_CM0P_HW_EVENT	LOCKED_SRAM_ACCESS	1	6	6	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
1854	CM0P_CFG	0X2812	html	CM0P_CFG_GLOBAL_CM0P_HW_EVENT	WATCHDOG	1	7	7	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
1855	CM0P_CFG	0X2813	html	CM0P_CFG_GLOBAL_CM0P_SW_EVENT_HIGH	CM0P_EVENT_HIGH	1	0	0	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
1856	CM0P_CFG	0X2814	html	CM0P_CFG_GLOBAL_CM0P_SW_EVENT	CM0P_EVENT0	1	0	0	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
1857	CM0P_CFG	0X2814	html	CM0P_CFG_GLOBAL_CM0P_SW_EVENT	CM0P_EVENT1	1	1	1	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
1858	CM0P_CFG	0X2814	html	CM0P_CFG_GLOBAL_CM0P_SW_EVENT	CM0P_EVENT2	1	2	2	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
1859	CM0P_CFG	0X2814	html	CM0P_CFG_GLOBAL_CM0P_SW_EVENT	CM0P_EVENT3	1	3	3	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
1860	CM0P_CFG	0X2815	html	CM0P_CFG_GLOBAL_CM0P_HW_STATUS	BOOTLOADER_HARDFAULT	1	0	0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1861	CM0P_CFG	0X2815	html	CM0P_CFG_GLOBAL_CM0P_HW_STATUS	BOOTLOADER_HASH_ERROR	1	1	1	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1862	CM0P_CFG	0X2815	html	CM0P_CFG_GLOBAL_CM0P_HW_STATUS	BOOTLOADER_BUSY	1	2	2	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1863	CM0P_CFG	0X2815	html	CM0P_CFG_GLOBAL_CM0P_HW_STATUS	BOOTLOADER_DONE	1	3	3	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1864	CM0P_CFG	0X2815	html	CM0P_CFG_GLOBAL_CM0P_HW_STATUS	LOCKUP	1	4	4	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1865	CM0P_CFG	0X2815	html	CM0P_CFG_GLOBAL_CM0P_HW_STATUS	HALTED	1	5	5	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1866	CM0P_CFG	0X2815	html	CM0P_CFG_GLOBAL_CM0P_HW_STATUS	SWDETECT	1	6	6	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1867	CM0P_CFG	0X2818	html	CM0P_CFG_GLOBAL_CM0P_HW_IRQ_MASK	BOOTLOADER_HARDFAULT	1	0	0	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
1868	CM0P_CFG	0X2818	html	CM0P_CFG_GLOBAL_CM0P_HW_IRQ_MASK	BOOTLOADER_HASH_ERROR	1	1	1	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
1869	CM0P_CFG	0X2818	html	CM0P_CFG_GLOBAL_CM0P_HW_IRQ_MASK	LOCKUP	1	4	4	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
1870	CM0P_CFG	0X2818	html	CM0P_CFG_GLOBAL_CM0P_HW_IRQ_MASK	ADDR_FENCE_ERR_ON_SRAM	1	5	5	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
1871	CM0P_CFG	0X2818	html	CM0P_CFG_GLOBAL_CM0P_HW_IRQ_MASK	LOCKED_SRAM_ACCESS	1	6	6	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
1872	CM0P_CFG	0X2818	html	CM0P_CFG_GLOBAL_CM0P_HW_IRQ_MASK	WATCHDOG	1	7	7	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
1873	CM0P_CFG	0X2819	html	CM0P_CFG_GLOBAL_CM0P_SW_HIGH_IRQ_MASK	CM0P_EVENT_HIGH	1	0	0	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
1874	CM0P_CFG	0X281A	html	CM0P_CFG_GLOBAL_CM0P_SW_IRQ_MASK	CM0P_EVENT0	1	0	0	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
1875	CM0P_CFG	0X281A	html	CM0P_CFG_GLOBAL_CM0P_SW_IRQ_MASK	CM0P_EVENT1	1	1	1	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
1876	CM0P_CFG	0X281A	html	CM0P_CFG_GLOBAL_CM0P_SW_IRQ_MASK	CM0P_EVENT2	1	2	2	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
1877	CM0P_CFG	0X281A	html	CM0P_CFG_GLOBAL_CM0P_SW_IRQ_MASK	CM0P_EVENT3	1	3	3	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
1878	CM0P_CFG	0X281B	html	CM0P_CFG_GLOBAL_TEST_CFG	TEST_EXEC_MODE	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
1879	CM0P_CFG	0X281B	html	CM0P_CFG_GLOBAL_TEST_CFG	TEST_HASH_MODE	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
1880	CM0P_CFG	0X281C	html	CM0P_CFG_GLOBAL_TEST_FW_SIZE_0	FW_SIZE_7_0	8	0	7:0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
1881	CM0P_CFG	0X281D	html	CM0P_CFG_GLOBAL_TEST_FW_SIZE_1	FW_SIZE_MSB	8	0	7:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X18	
1882	CM0P_CFG	0X2820	html	CM0P_CFG_SRAM_ADDR_LO	ADDR_LO	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1883	CM0P_CFG	0X2821	html	CM0P_CFG_SRAM_ADDR_HI	ADDR_HI	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1884	CM0P_CFG	0X2823	html	CM0P_CFG_SRAM_DATA0	DATA0	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1885	CM0P_CFG	0X2824	html	CM0P_CFG_SRAM_DATA1	DATA1	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1886	CM0P_CFG	0X2825	html	CM0P_CFG_SRAM_DATA2	DATA2	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1887	CM0P_CFG	0X2826	html	CM0P_CFG_SRAM_DATA3	DATA3	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1888	CM0P_CFG	0X2827	html	CM0P_CFG_SRAM_DATA4	DATA4	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1889	CM0P_CFG	0X2828	html	CM0P_CFG_SRAM_DATA5	DATA5	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1890	CM0P_CFG	0X2829	html	CM0P_CFG_SRAM_DATA6	DATA6	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1891	CM0P_CFG	0X282A	html	CM0P_CFG_SRAM_DATA7	DATA7	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1892	CM0P_CFG	0X282B	html	CM0P_CFG_SRAM_DATA8	DATA8	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1893	CM0P_CFG	0X282C	html	CM0P_CFG_SRAM_DATA9	DATA9	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1894	CM0P_CFG	0X282D	html	CM0P_CFG_SRAM_DATA10	DATA10	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1895	CM0P_CFG	0X282E	html	CM0P_CFG_SRAM_DATA11	DATA11	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1896	CM0P_CFG	0X282F	html	CM0P_CFG_SRAM_DATA12	DATA12	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1897	CM0P_CFG	0X2830	html	CM0P_CFG_SRAM_DATA13	DATA13	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1898	CM0P_CFG	0X2831	html	CM0P_CFG_SRAM_DATA14	DATA14	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1899	CM0P_CFG	0X2832	html	CM0P_CFG_SRAM_DATA15	DATA15	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1900	ACORE_TRIM	0X2F00	html	ACORE_TRIM_DIG_CFG_VMAIN_UVWARN0_0	VMAIN_UVWARN0_TRIM	6	0	5:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_ACORE_TRIM_VMAIN_UVWARN0_TRIM_676	SOO	0X2	
1901	ACORE_TRIM	0X2F01	html	ACORE_TRIM_DIG_CFG_VMAIN_UVWARN0_1	VMAIN_UVWARN0_THR_LO	7	0	6:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_ACORE_TRIM_VMAIN_UVWARN0_THR_LO_677	SOO	0X24	
1902	ACORE_TRIM	0X2F02	html	ACORE_TRIM_DIG_CFG_VMAIN_UVWARN0_2	VMAIN_UVWARN0_THR_HI	7	0	6:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_ACORE_TRIM_VMAIN_UVWARN0_THR_HI_678	SOO	0X2A	
1903	ACORE_TRIM	0X2F03	html	ACORE_TRIM_DIG_CFG_VMAIN_UVWARN0_3	VMAIN_UVWARN0_BLANK	2	0	1:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_ACORE_TRIM_VMAIN_UVWARN0_BLANK_679	SOO	0X3	
1904	ACORE_TRIM	0X2F03	html	ACORE_TRIM_DIG_CFG_VMAIN_UVWARN0_3	VMAIN_UVWARN0_FORCE_EN	1	2	2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_ACORE_TRIM_VMAIN_UVWARN0_FORCE_EN_679	SOO	0X0	
1905	ACORE_TRIM	0X2F03	html	ACORE_TRIM_DIG_CFG_VMAIN_UVWARN0_3	VMAIN_UVWARN0_FORCE_DIS	1	3	3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_ACORE_TRIM_VMAIN_UVWARN0_FORCE_DIS_679	SOO	0X0	
1906	ACORE_TRIM	0X2F03	html	ACORE_TRIM_DIG_CFG_VMAIN_UVWARN0_3	VMAIN_UVWARN0_SPARE	3	5	7:5	RW	NA	TRUE	C	FALSE	TRUE	design	OTP_ACORE_TRIM_VMAIN_UVWARN0_SPARE_679	SOO	0X0	
1907	ACORE_TRIM	0X2F04	html	ACORE_TRIM_DIG_CFG_VMAIN_UVWARN1_0	VMAIN_UVWARN1_TRIM	6	0	5:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_ACORE_TRIM_VMAIN_UVWARN1_TRIM_680	SOO	0X2	
1908	ACORE_TRIM	0X2F05	html	ACORE_TRIM_DIG_CFG_VMAIN_UVWARN1_1	VMAIN_UVWARN1_THR_LO	7	0	6:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_ACORE_TRIM_VMAIN_UVWARN1_THR_LO_681	SOO	0X30	
1909	ACORE_TRIM	0X2F06	html	ACORE_TRIM_DIG_CFG_VMAIN_UVWARN1_2	VMAIN_UVWARN1_THR_HI	7	0	6:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_ACORE_TRIM_VMAIN_UVWARN1_THR_HI_682	SOO	0X36	
1910	ACORE_TRIM	0X2F07	html	ACORE_TRIM_DIG_CFG_VMAIN_UVWARN1_3	VMAIN_UVWARN1_BLANK	2	0	1:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_ACORE_TRIM_VMAIN_UVWARN1_BLANK_683	SOO	0X3	
1911	ACORE_TRIM	0X2F07	html	ACORE_TRIM_DIG_CFG_VMAIN_UVWARN1_3	VMAIN_UVWARN1_FORCE_EN	1	2	2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_ACORE_TRIM_VMAIN_UVWARN1_FORCE_EN_683	SOO	0X0	
1912	ACORE_TRIM	0X2F07	html	ACORE_TRIM_DIG_CFG_VMAIN_UVWARN1_3	VMAIN_UVWARN1_FORCE_DIS	1	3	3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_ACORE_TRIM_VMAIN_UVWARN1_FORCE_DIS_683	SOO	0X0	
1913	ACORE_TRIM	0X2F07	html	ACORE_TRIM_DIG_CFG_VMAIN_UVWARN1_3	VMAIN_UVWARN1_SPARE	3	5	7:5	RW	NA	TRUE	C	FALSE	TRUE	design	OTP_ACORE_TRIM_VMAIN_UVWARN1_SPARE_683	SOO	0X0	
1914	ACORE_TRIM	0X2F08	html	ACORE_TRIM_DIG_CFG_VDD_BOOST_UVWARN_0	VDD_BOOST_UVWARN_TRIM	6	0	5:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_ACORE_TRIM_VDD_BOOST_UVWARN_TRIM_684	SOO	0X2	
1915	ACORE_TRIM	0X2F09	html	ACORE_TRIM_DIG_CFG_VDD_BOOST_UVWARN_1	VDD_BOOST_UVWARN_THR_LO	7	0	6:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_ACORE_TRIM_VDD_BOOST_UVWARN_THR_LO_685	SOO	0X20	
1916	ACORE_TRIM	0X2F0A	html	ACORE_TRIM_DIG_CFG_VDD_BOOST_UVWARN_2	VDD_BOOST_UVWARN_THR_HI	7	0	6:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_ACORE_TRIM_VDD_BOOST_UVWARN_THR_HI_686	SOO	0X26	
1917	ACORE_TRIM	0X2F0B	html	ACORE_TRIM_DIG_CFG_VDD_BOOST_UVWARN_3	VDD_BOOST_UVWARN_BLANK	2	0	1:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_ACORE_TRIM_VDD_BOOST_UVWARN_BLANK_687	SOO	0X3	
1918	ACORE_TRIM	0X2F0B	html	ACORE_TRIM_DIG_CFG_VDD_BOOST_UVWARN_3	VDD_BOOST_UVWARN_FORCE_EN	1	2	2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_ACORE_TRIM_VDD_BOOST_UVWARN_FORCE_EN_687	SOO	0X0	
1919	ACORE_TRIM	0X2F0B	html	ACORE_TRIM_DIG_CFG_VDD_BOOST_UVWARN_3	VDD_BOOST_UVWARN_FORCE_DIS	1	3	3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_ACORE_TRIM_VDD_BOOST_UVWARN_FORCE_DIS_687	SOO	0X0	
1920	ACORE_TRIM	0X2F0B	html	ACORE_TRIM_DIG_CFG_VDD_BOOST_UVWARN_3	VDD_BOOST_UVWARN_SPARE	3	5	7:5	RW	NA	TRUE	C	FALSE	TRUE	design	OTP_ACORE_TRIM_VDD_BOOST_UVWARN_SPARE_687	SOO	0X0	
1921	ACORE_TRIM	0X2F0C	html	ACORE_TRIM_DIG_CFG_VDD_BOOST_UVLO_0	VDD_BOOST_UVLO_TRIM	6	0	5:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_ACORE_TRIM_VDD_BOOST_UVLO_TRIM_688	SOO	0X2	
1922	ACORE_TRIM	0X2F0D	html	ACORE_TRIM_DIG_CFG_VDD_BOOST_UVLO_1	VDD_BOOST_UVLO_THR_LO	7	0	6:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_ACORE_TRIM_VDD_BOOST_UVLO_THR_LO_689	SOO	0X1C	
1923	ACORE_TRIM	0X2F0E	html	ACORE_TRIM_DIG_CFG_VDD_BOOST_UVLO_2	VDD_BOOST_UVLO_THR_HI	7	0	6:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_ACORE_TRIM_VDD_BOOST_UVLO_THR_HI_690	SOO	0X22	
1924	ACORE_TRIM	0X2F0F	html	ACORE_TRIM_DIG_CFG_VDD_BOOST_UVLO_3	VDD_BOOST_UVLO_BLANK	3	0	2:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_ACORE_TRIM_VDD_BOOST_UVLO_BLANK_691	SOO	0X7	
1925	ACORE_TRIM	0X2F0F	html	ACORE_TRIM_DIG_CFG_VDD_BOOST_UVLO_3	VDD_BOOST_UVLO_FORCE_EN	1	3	3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_ACORE_TRIM_VDD_BOOST_UVLO_FORCE_EN_691	SOO	0X0	
1926	ACORE_TRIM	0X2F0F	html	ACORE_TRIM_DIG_CFG_VDD_BOOST_UVLO_3	VDD_BOOST_UVLO_FORCE_DIS	1	4	4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_ACORE_TRIM_VDD_BOOST_UVLO_FORCE_DIS_691	SOO	0X0	
1927	ACORE_TRIM	0X2F0F	html	ACORE_TRIM_DIG_CFG_VDD_BOOST_UVLO_3	VDD_BOOST_UVLO_SPARE	3	5	7:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_ACORE_TRIM_VDD_BOOST_UVLO_SPARE_691	SOO	0X0	
1928	ACORE_TRIM	0X2F10	html	ACORE_TRIM_DIG_CFG_VMAIN_POR_WARN_0	VMAIN_POR_WARN_TRIM	6	0	5:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_ACORE_TRIM_VMAIN_POR_WARN_TRIM_692	SOO	0X2	
1929	ACORE_TRIM	0X2F11	html	ACORE_TRIM_DIG_CFG_VMAIN_POR_WARN_1	VMAIN_POR_WARN_THR_LO	7	0	6:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_ACORE_TRIM_VMAIN_POR_WARN_THR_LO_693	SOO	0XD	
1930	ACORE_TRIM	0X2F12	html	ACORE_TRIM_DIG_CFG_VMAIN_POR_WARN_2	VMAIN_POR_WARN_THR_HI	7	0	6:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_ACORE_TRIM_VMAIN_POR_WARN_THR_HI_694	SOO	0X13	
1931	ACORE_TRIM	0X2F13	html	ACORE_TRIM_DIG_CFG_VMAIN_POR_WARN_3	VMAIN_POR_WARN_SPARE	3	5	7:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_ACORE_TRIM_VMAIN_POR_WARN_SPARE_695	SOO	0X0	
1932	ACORE_TRIM	0X2F14	html	ACORE_TRIM_DIG_CFG_VMAIN_MAX_2	CFG_VMAIN_MAX_DIS	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_ACORE_TRIM_CFG_VMAIN_MAX_DIS_696	SOO	0X0	
1933	ACORE_TRIM	0X2F14	html	ACORE_TRIM_DIG_CFG_VMAIN_MAX_2	CFG_VMAIN_MAX_DIS_DELAY	2	1	2:1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_ACORE_TRIM_CFG_VMAIN_MAX_DIS_DELAY_696	SOO	0X0	
1934	ACORE_TRIM	0X2F14	html	ACORE_TRIM_DIG_CFG_VMAIN_MAX_2	CFG_VMAIN_MAX_FORCE_DIS	1	3	3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_ACORE_TRIM_CFG_VMAIN_MAX_FORCE_DIS_696	SOO	0X0	
1935	ACORE_TRIM	0X2F15	html	ACORE_TRIM_DIG_CFG_GRANA_0	CFG_GRANA_0	8	0	7:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
1936	ACORE_TRIM	0X2F16	html	ACORE_TRIM_DIG_CFG_GRANA_1	CFG_GRANA_1	4	0	3:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
1937	ACORE_TRIM	0X2F16	html	ACORE_TRIM_DIG_CFG_GRANA_1	TST_FORCE_OVLO_UPPER	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
1938	ACORE_TRIM	0X2F16	html	ACORE_TRIM_DIG_CFG_GRANA_1	TST_FORCE_UVLO_UPPER	1	7	7	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
1939	ACORE_TRIM	0X2F17	html	ACORE_TRIM_DIG_SPARE_GRANA_0	SPARE_ACORE0	8	0	7:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
1940	ACORE_TRIM	0X2F18	html	ACORE_TRIM_DIG_SPARE_GRANA_1	SPARE_ACORE1	8	0	7:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
1941	ACORE_TRIM	0X2F19	html	ACORE_TRIM_DIG_VDD_UVLO_LOWER	VDD_UVLO_LOWER	7	0	6:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_ACORE_TRIM_VDD_UVLO_LOWER_697	SOO	0X11	
1942	ACORE_TRIM	0X2F1A	html	ACORE_TRIM_DIG_VDD_UVLO_UPPER	VDD_UVLO_UPPER	7	0	6:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_ACORE_TRIM_VDD_UVLO_UPPER_698	SOO	0X17	
1943	ACORE_TRIM	0X2F1B	html	ACORE_TRIM_DIG_VDD_UVLO_UPPER_TRIM	VDD_UVLO_UPPER_TRIM	6	0	5:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_ACORE_TRIM_VDD_UVLO_UPPER_TRIM_699	SOO	0X2	
1944	ACORE_TRIM	0X2F1C	html	ACORE_TRIM_DIG_VDD_UVLO_LOWER_2	VDD_UVLO_LOWER_2	7	0	6:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_ACORE_TRIM_VDD_UVLO_LOWER_2_700	SOO	0X12	
1945	ACORE_TRIM	0X2F1D	html	ACORE_TRIM_DIG_VDD_UVLO_LOWER_2_DEB	VDD_UVLO_LOWER_2_DEB	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_ACORE_TRIM_VDD_UVLO_LOWER_2_DEB_701	SOO	0X0	
1946	ACORE_TRIM	0X2F1E	html	ACORE_TRIM_DIG_VDD_UVLO_LOWER_TRIM	VDD_UVLO_LOWER_TRIM	6	0	5:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_ACORE_TRIM_VDD_UVLO_LOWER_TRIM_702	SOO	0X2	
1947	ACORE_TRIM	0X2F1F	html	ACORE_TRIM_DIG_VDD_OVLO_CFG	VDD_OVLO_DIS	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_ACORE_TRIM_VDD_OVLO_DIS_703	SOO	0X0	
1948	ACORE_TRIM	0X2F1F	html	ACORE_TRIM_DIG_VDD_OVLO_CFG	VDD_OVLO_OFF_DIS	1	1	1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_ACORE_TRIM_VDD_OVLO_OFF_DIS_703	SOO	0X0	
1949	ACORE_TRIM	0X2F20	html	ACORE_TRIM_DIG_VDD_OVLO_LOWER	VDD_OVLO_LOWER	6	0	5:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_ACORE_TRIM_VDD_OVLO_LOWER_704	SOO	0X1C	
1950	ACORE_TRIM	0X2F21	html	ACORE_TRIM_DIG_VDD_OVLO_LOWER_TRIM	VDD_OVLO_LOWER_TRIM	6	0	5:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_ACORE_TRIM_VDD_OVLO_LOWER_TRIM_705	SOO	0X2	
1951	ACORE_TRIM	0X2F22	html	ACORE_TRIM_DIG_VDD_OVLO_UPPER	VDD_OVLO_UPPER	6	0	5:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_ACORE_TRIM_VDD_OVLO_UPPER_706	SOO	0X2C	
1952	ACORE_TRIM	0X2F23	html	ACORE_TRIM_DIG_VDD_OVLO_UPPER_TRIM	VDD_OVLO_UPPER_TRIM	6	0	5:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_ACORE_TRIM_VDD_OVLO_UPPER_TRIM_707	SOO	0X2	
1953	ACORE_TRIM	0X2F24	html	ACORE_TRIM_DIG_VDD_SPARE	CFG_VDD_FAULT_SPARE	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_ACORE_TRIM_CFG_VDD_FAULT_SPARE_708	SOO	0X0	
1954	ACORE_TRIM	0X2F24	html	ACORE_TRIM_DIG_VDD_SPARE	CFG_VDD_OV_SPARE	4	3	6:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_ACORE_TRIM_CFG_VDD_OV_SPARE_708	SOO	0X0	
1955	ACORE_TRIM	0X2F40	html	ACORE_TRIM_ACORE_CFG_VMAIN_MAX	CFG_VDDMAX	6	0	5:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
1956	CLK_GEN	0X3000	html	CLK_GEN_DIG_STROBE_GEN_CFG_0	GRAY_N_BIN_STROBE_SCHEME	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_CLK_GEN_GRAY_N_BIN_STROBE_SCHEME_709	SOO	0X0	
1957	CLK_GEN	0X3001	html	CLK_GEN_DIG_STROBE_GEN_CFG_1	BLOCK_GCLK_STROBES	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
1958	CLK_GEN	0X3002	html	CLK_GEN_DIG_BUCK_0_PHASE_CFG	BUCK_0_PHASE_HP0	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_CLK_GEN_BUCK_0_PHASE_HP0_710	SOO	0X0	
1959	CLK_GEN	0X3002	html	CLK_GEN_DIG_BUCK_0_PHASE_CFG	BUCK_0_PHASE_HP1	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_CLK_GEN_BUCK_0_PHASE_HP1_710	SOO	0X0	
1960	CLK_GEN	0X3002	html	CLK_GEN_DIG_BUCK_0_PHASE_CFG	BUCK_0_PHASE_HP2	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_CLK_GEN_BUCK_0_PHASE_HP2_710	SOO	0X1	
1961	CLK_GEN	0X3002	html	CLK_GEN_DIG_BUCK_0_PHASE_CFG	BUCK_0_PHASE_HP3	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_CLK_GEN_BUCK_0_PHASE_HP3_710	SOO	0X1	
1962	CLK_GEN	0X3002	html	CLK_GEN_DIG_BUCK_0_PHASE_CFG	BUCK_0_PHASE_LP_FREQ	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_CLK_GEN_BUCK_0_PHASE_LP_FREQ_710	SOO	0X0	
1963	CLK_GEN	0X3003	html	CLK_GEN_DIG_BUCK_1_PHASE_CFG	BUCK_1_PHASE_HP0	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_CLK_GEN_BUCK_1_PHASE_HP0_711	SOO	0X0	
1964	CLK_GEN	0X3003	html	CLK_GEN_DIG_BUCK_1_PHASE_CFG	BUCK_1_PHASE_HP1	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_CLK_GEN_BUCK_1_PHASE_HP1_711	SOO	0X0	
1965	CLK_GEN	0X3003	html	CLK_GEN_DIG_BUCK_1_PHASE_CFG	BUCK_1_PHASE_HP2	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_CLK_GEN_BUCK_1_PHASE_HP2_711	SOO	0X1	
1966	CLK_GEN	0X3003	html	CLK_GEN_DIG_BUCK_1_PHASE_CFG	BUCK_1_PHASE_HP3	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_CLK_GEN_BUCK_1_PHASE_HP3_711	SOO	0X1	
1967	CLK_GEN	0X3003	html	CLK_GEN_DIG_BUCK_1_PHASE_CFG	BUCK_1_PHASE_LP_FREQ	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_CLK_GEN_BUCK_1_PHASE_LP_FREQ_711	SOO	0X0	
1968	CLK_GEN	0X3004	html	CLK_GEN_DIG_BUCK_2_PHASE_CFG	BUCK_2_PHASE_HP0	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_CLK_GEN_BUCK_2_PHASE_HP0_712	SOO	0X0	
1969	CLK_GEN	0X3004	html	CLK_GEN_DIG_BUCK_2_PHASE_CFG	BUCK_2_PHASE_HP1	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_CLK_GEN_BUCK_2_PHASE_HP1_712	SOO	0X1	
1970	CLK_GEN	0X3004	html	CLK_GEN_DIG_BUCK_2_PHASE_CFG	BUCK_2_PHASE_LP_FREQ	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_CLK_GEN_BUCK_2_PHASE_LP_FREQ_712	SOO	0X0	
1971	CLK_GEN	0X3005	html	CLK_GEN_DIG_BUCK_3_PHASE_CFG	BUCK_3_FREQ_CFG	3	3	5:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_CLK_GEN_BUCK_3_FREQ_CFG_713	SOO	0X4	
1972	CLK_GEN	0X3006	html	CLK_GEN_DIG_BUCK_7_8_PHASE_CFG	BUCK_7_PHASE_HP0	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_CLK_GEN_BUCK_7_PHASE_HP0_714	SOO	0X0	
1973	CLK_GEN	0X3006	html	CLK_GEN_DIG_BUCK_7_8_PHASE_CFG	BUCK_7_PHASE_LP_FREQ	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_CLK_GEN_BUCK_7_PHASE_LP_FREQ_714	SOO	0X0	
1974	CLK_GEN	0X3006	html	CLK_GEN_DIG_BUCK_7_8_PHASE_CFG	BUCK_8_PHASE_HP0	3	4	6:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_CLK_GEN_BUCK_8_PHASE_HP0_714	SOO	0X0	
1975	CLK_GEN	0X3006	html	CLK_GEN_DIG_BUCK_7_8_PHASE_CFG	BUCK_8_PHASE_LP_FREQ	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_CLK_GEN_BUCK_8_PHASE_LP_FREQ_714	SOO	0X0	
1976	CLK_GEN	0X3007	html	CLK_GEN_DIG_BUCK_11_PHASE_CFG	BUCK_11_PHASE_HP0	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_CLK_GEN_BUCK_11_PHASE_HP0_715	SOO	0X0	
1977	CLK_GEN	0X3007	html	CLK_GEN_DIG_BUCK_11_PHASE_CFG	BUCK_11_PHASE_LP_FREQ	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_CLK_GEN_BUCK_11_PHASE_LP_FREQ_715	SOO	0X0	
1978	CLK_GEN	0X3008	html	CLK_GEN_DIG_BUCK_9_PHASE_CFG	BUCK_9_PHASE_LP	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_CLK_GEN_BUCK_9_PHASE_LP_716	SOO	0X0	
1979	CLK_GEN	0X3008	html	CLK_GEN_DIG_BUCK_9_PHASE_CFG	BUCK_9_LP_CLK_ALWAYS_ON	1	5	5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_CLK_GEN_BUCK_9_LP_CLK_ALWAYS_ON_716	SOO	0X0	
1980	CLK_GEN	0X3008	html	CLK_GEN_DIG_BUCK_9_PHASE_CFG	BUCK_9_CLK_LP_MODE	1	6	6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_CLK_GEN_BUCK_9_CLK_LP_MODE_716	SOO	0X0	
1981	CLK_GEN	0X3008	html	CLK_GEN_DIG_BUCK_9_PHASE_CFG	BUCK_9_LP_CLK_FRQ	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_CLK_GEN_BUCK_9_LP_CLK_FRQ_716	SOO	0X0	
1982	CLK_GEN	0X3009	html	CLK_GEN_DIG_BUCK_14_PHASE_CFG	BUCK_14_PHASE_LP	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_CLK_GEN_BUCK_14_PHASE_LP_717	SOO	0X0	
1983	CLK_GEN	0X3009	html	CLK_GEN_DIG_BUCK_14_PHASE_CFG	BUCK_14_LP_CLK_ALWAYS_ON	1	5	5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_CLK_GEN_BUCK_14_LP_CLK_ALWAYS_ON_717	SOO	0X0	
1984	CLK_GEN	0X3009	html	CLK_GEN_DIG_BUCK_14_PHASE_CFG	BUCK_14_CLK_LP_MODE	1	6	6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_CLK_GEN_BUCK_14_CLK_LP_MODE_717	SOO	0X0	
1985	CLK_GEN	0X3009	html	CLK_GEN_DIG_BUCK_14_PHASE_CFG	BUCK_14_LP_CLK_FRQ	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_CLK_GEN_BUCK_14_LP_CLK_FRQ_717	SOO	0X0	
1986	CLK_GEN	0X300A	html	CLK_GEN_DIG_BUCK_PHASE_GEN_CFG	BUCK_PHASE_GEN_SYNC_BYPASS	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_CLK_GEN_BUCK_PHASE_GEN_SYNC_BYPASS_718	SOO	0X0	
1987	CLK_GEN	0X300B	html	CLK_GEN_DIG_CLK_REQ_CHICKEN_0	CLK_GEN_CHICKEN_BITS_0	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_CLK_GEN_CLK_GEN_CHICKEN_BITS_0_719	SOO	0X0	
1988	CLK_GEN	0X300C	html	CLK_GEN_DIG_CLK_REQ_CHICKEN_1	CLK_GEN_CHICKEN_BITS_1	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_CLK_GEN_CLK_GEN_CHICKEN_BITS_1_720	SOO	0X0	
1989	CLK_GEN	0X300D	html	CLK_GEN_DIG_CLK_REQ_CHICKEN_2	CLK_GEN_CHICKEN_BITS_2	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_CLK_GEN_CLK_GEN_CHICKEN_BITS_2_721	SOO	0X0	
1990	CLK_GEN	0X300E	html	CLK_GEN_DIG_CLK_REQ_CHICKEN_3	CLK_GEN_CHICKEN_BITS_3	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_CLK_GEN_CLK_GEN_CHICKEN_BITS_3_722	SOO	0X0	
1991	CLK_GEN	0X300F	html	CLK_GEN_DIG_OSC_RESET_SETTINGS	OSC_RESET_MODE	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_CLK_GEN_OSC_RESET_MODE_723	SOO	0X0	
1992	CLK_GEN	0X3010	html	CLK_GEN_DIG_BG_SETTINGS_2	BG_HP_IN_SLEEP	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_CLK_GEN_BG_HP_IN_SLEEP_724	SOO	0X0	
1993	CLK_GEN	0X3011	html	CLK_GEN_DIG_BG_SETTINGS_3	BG_SETTINGS_SPARE3	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_CLK_GEN_BG_SETTINGS_SPARE3_725	SOO	0X0	
1994	CLK_GEN	0X3012	html	CLK_GEN_DIG_OSC_SETTINGS_0	RC_OSC_ON_MODE	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_CLK_GEN_RC_OSC_ON_MODE_726	SOO	0X0	
1995	CLK_GEN	0X3012	html	CLK_GEN_DIG_OSC_SETTINGS_0	RC_OSC_ACT_MODE	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_CLK_GEN_RC_OSC_ACT_MODE_726	SOO	0X0	
1996	CLK_GEN	0X3012	html	CLK_GEN_DIG_OSC_SETTINGS_0	RC_OSC_CLKGATE_MODE	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_CLK_GEN_RC_OSC_CLKGATE_MODE_726	SOO	0X0	
1997	CLK_GEN	0X3013	html	CLK_GEN_DIG_OSC_SETTINGS_1	RC_OSC_OFF_CFG	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_CLK_GEN_RC_OSC_OFF_CFG_727	SOO	0X0	
1998	CLK_GEN	0X3013	html	CLK_GEN_DIG_OSC_SETTINGS_1	RC_OSC_EN_MODE	4	2	5:2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_CLK_GEN_RC_OSC_EN_MODE_727	SOO	0X0	
1999	CLK_GEN	0X3013	html	CLK_GEN_DIG_OSC_SETTINGS_1	RC_OSC_SLP_BIAS_MODE	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_CLK_GEN_RC_OSC_SLP_BIAS_MODE_727	SOO	0X0	
2000	CLK_GEN	0X3013	html	CLK_GEN_DIG_OSC_SETTINGS_1	RC_OSC_OFF_BIAS_MODE	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_CLK_GEN_RC_OSC_OFF_BIAS_MODE_727	SOO	0X0	
2001	CLK_GEN	0X3014	html	CLK_GEN_DIG_BGOSC_SETTINGS	BGOSC_MODE	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_CLK_GEN_BGOSC_MODE_728	SOO	0X0	
2002	CLK_GEN	0X3014	html	CLK_GEN_DIG_BGOSC_SETTINGS	BGOSC_EN	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_CLK_GEN_BGOSC_EN_728	SOO	0X0	
2003	CLK_GEN	0X3015	html	CLK_GEN_DIG_TEST_BG_0	TST_BG_POR	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2004	CLK_GEN	0X3015	html	CLK_GEN_DIG_TEST_BG_0	TST_BG_HP_BYP_EN	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2005	CLK_GEN	0X3015	html	CLK_GEN_DIG_TEST_BG_0	TST_BG_HP_BYP_VAL	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2006	CLK_GEN	0X3016	html	CLK_GEN_DIG_TEST_RC_OSC	TST_RC_OSC_XCLK_SEL	3	0	2:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2007	CLK_GEN	0X3040	html	CLK_GEN_REF_TST_BG_1	EN_BG_TEST_MODE_REF	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2008	CLK_GEN	0X3040	html	CLK_GEN_REF_TST_BG_1	EN_32M_RC_OSC	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
2009	CLK_GEN	0X3040	html	CLK_GEN_REF_TST_BG_1	DIS_DLY_REF	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
2010	CLK_GEN	0X3041	html	CLK_GEN_REF_BGOSC_SETTINGS_3	EN_EXT_CLK_REF	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_CLK_GEN_EN_EXT_CLK_REF_729	SOO	0X0	
2011	CLK_GEN	0X3041	html	CLK_GEN_REF_BGOSC_SETTINGS_3	SPARE_REF	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_CLK_GEN_SPARE_REF_729	SOO	0X0	
2012	CLK_GEN	0X3042	html	CLK_GEN_REF_BG_V2I_TEST_SEL	TEST_SEL_REF	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_CLK_GEN_TEST_SEL_REF_730	SOO	0X0	
2013	CLK_GEN	0X3042	html	CLK_GEN_REF_BG_V2I_TEST_SEL	V2I_EN_RPLY_REF	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_CLK_GEN_V2I_EN_RPLY_REF_730	SOO	0X0	
2014	CLK_GEN	0X3043	html	CLK_GEN_REF_BG_TRIM	BG_TRIM_REF	8	0	7:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_CLK_GEN_BG_TRIM_REF_731	SOO	0X0	
2015	CLK_GEN	0X3044	html	CLK_GEN_REF_BG_VREF_TRIM_A	VREF_TRIM_A_REF	8	0	7:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_CLK_GEN_VREF_TRIM_A_REF_732	SOO	0X0	
2016	CLK_GEN	0X3045	html	CLK_GEN_REF_BG_VREF_TRIM_B	VREF_TRIM_B_REF	8	0	7:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_CLK_GEN_VREF_TRIM_B_REF_733	SOO	0X0	
2017	CLK_GEN	0X3046	html	CLK_GEN_REF_BG_V2I_RDAC_CTRL	V2I_RDAC_CTRL_REF	7	0	6:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_CLK_GEN_V2I_RDAC_CTRL_REF_734	SOO	0X0	
2018	CLK_GEN	0X3047	html	CLK_GEN_REF_BG_RESISTANCE	RPOLY_CTRL_REF	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_CLK_GEN_RPOLY_CTRL_REF_735	SOO	0X0	
2019	CLK_GEN	0X3048	html	CLK_GEN_REF_BG_PRE_REG_TRIM	PRE_REG_TRIM_REF	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_CLK_GEN_PRE_REG_TRIM_REF_736	SOO	0X0	
2020	CLK_GEN	0X3049	html	CLK_GEN_REF_BG_SPARE	BG_SPARE	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_CLK_GEN_BG_SPARE_737	SOO	0X0	
2021	CLK_GEN	0X304A	html	CLK_GEN_REF_BG_LP_IQ_CTRL	OVT_TEST_REF	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_CLK_GEN_OVT_TEST_REF_738	SOO	0X0	
2022	CLK_GEN	0X304B	html	CLK_GEN_REF_BG_PRE_REG_LP_MASK	LP_CHOP_MASK_REF	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_CLK_GEN_LP_CHOP_MASK_REF_739	SOO	0X5	
2023	CLK_GEN	0X304B	html	CLK_GEN_REF_BG_PRE_REG_LP_MASK	CHOPPER_CLK_ON_REF	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_CLK_GEN_CHOPPER_CLK_ON_REF_739	SOO	0X0	
2024	CLK_GEN	0X304B	html	CLK_GEN_REF_BG_PRE_REG_LP_MASK	ROLL_BACK_PORF_REF	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_CLK_GEN_ROLL_BACK_PORF_REF_739	SOO	0X1	
2025	CLK_GEN	0X304C	html	CLK_GEN_REF_BG_SETTINGS_1	BG_TRIM_UPDATE	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_CLK_GEN_BG_TRIM_UPDATE_740	SOO	0X0	
2026	CLK_GEN	0X304D	html	CLK_GEN_REF_BGOSC_SETTINGS_1	TRIM_BG_OSC_REF	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_CLK_GEN_TRIM_BG_OSC_REF_741	SOO	0X7	
2027	CLK_GEN	0X304E	html	CLK_GEN_REF_OSC_TRIM	TRIM_RC_OSC_REG	8	0	7:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_CLK_GEN_TRIM_RC_OSC_REG_742	SOO	0X20	
2028	CLK_GEN	0X304F	html	CLK_GEN_REF_OSC_TRIM_2	TRIM_DUTYC_RC_OSC	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_CLK_GEN_TRIM_DUTYC_RC_OSC_743	SOO	0X7	
2029	SEC	0X3100	html	SEC_SYSCTRL_TEST_REG_EN0	TEST_REG_EN0	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2030	SEC	0X3101	html	SEC_SYSCTRL_TEST_REG_EN1	TEST_REG_EN1	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2031	SEC	0X3102	html	SEC_SYSCTRL_TEST_REG_EN2	TEST_REG_EN2	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2032	SEC	0X3103	html	SEC_SYSCTRL_TEST_REG_EN3	TEST_REG_EN3	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2033	SEC	0X3104	html	SEC_SYSCTRL_TEST_REG_EN_CLR	TEST_REG_EN_CLR	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2034	SEC	0X3105	html	SEC_SYSCTRL_TEST_EN_STATUS	TEST_MODE_VAL	1	0	0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2035	SEC	0X3106	html	SEC_SYSCTRL_MISC_CFG	JTAG_AHB_DIS	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_SEC_JTAG_AHB_DIS_744	SOO	0X0	
2036	SEC	0X3140	html	SEC_SECLOCK_LOCK_STATUS	LOCK_CANARY	1	0	0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2037	SEC	0X3141	html	SEC_SECLOCK_CLUSTER_ST0_LOCK	CLUSTER_ST0	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2038	SEC	0X3142	html	SEC_SECLOCK_CLUSTER_ST1_LOCK	CLUSTER_ST1	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2039	SEC	0X3143	html	SEC_SECLOCK_CLUSTER_ST2_LOCK	CLUSTER_ST2	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2040	SEC	0X3144	html	SEC_SECLOCK_CLUSTER_ST3_LOCK	CLUSTER_ST3	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2041	SEC	0X3145	html	SEC_SECLOCK_SYSTEM_LOCK0	SYSTEM_LOCK_0	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2042	SEC	0X3145	html	SEC_SECLOCK_SYSTEM_LOCK0	SYSTEM_LOCK_1	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2043	SEC	0X3146	html	SEC_SECLOCK_SYSTEM_LOCK1	SYSTEM_LOCK_2	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2044	SEC	0X3146	html	SEC_SECLOCK_SYSTEM_LOCK1	SYSTEM_LOCK_3	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2045	SEC	0X3147	html	SEC_SECLOCK_SYSTEM_LOCK2	SYSTEM_LOCK_4	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2046	SEC	0X3147	html	SEC_SECLOCK_SYSTEM_LOCK2	SYSTEM_LOCK_5	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2047	SEC	0X3148	html	SEC_SECLOCK_SYSTEM_LOCK3	SYSTEM_LOCK_6	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2048	SEC	0X3148	html	SEC_SECLOCK_SYSTEM_LOCK3	SYSTEM_LOCK_7	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2049	SEC	0X3149	html	SEC_SECLOCK_SYSTEM_LOCK4	SYSTEM_LOCK_8	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2050	SEC	0X3149	html	SEC_SECLOCK_SYSTEM_LOCK4	SYSTEM_LOCK_9	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2051	SEC	0X314A	html	SEC_SECLOCK_SYSTEM_LOCK5	SYSTEM_LOCK_10	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2052	SEC	0X314A	html	SEC_SECLOCK_SYSTEM_LOCK5	SYSTEM_LOCK_11	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2053	SEC	0X314B	html	SEC_SECLOCK_SYSTEM_LOCK6	SYSTEM_LOCK_12	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2054	SEC	0X314B	html	SEC_SECLOCK_SYSTEM_LOCK6	SYSTEM_LOCK_13	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2055	SEC	0X314C	html	SEC_SECLOCK_SYSTEM_LOCK7	SYSTEM_LOCK_14	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2056	SEC	0X314C	html	SEC_SECLOCK_SYSTEM_LOCK7	SYSTEM_LOCK_15	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2057	SEC	0X314D	html	SEC_SECLOCK_SYSTEM_LOCK8	SYSTEM_LOCK_16	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2058	SEC	0X314E	html	SEC_SECLOCK_PD_RTC_LOCK0	PD_RTC_LOCK_0	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2059	SEC	0X314E	html	SEC_SECLOCK_PD_RTC_LOCK0	PD_RTC_LOCK_1	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2060	SEC	0X314F	html	SEC_SECLOCK_PD_RTC_LOCK1	PD_RTC_LOCK_2	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2061	SEC	0X314F	html	SEC_SECLOCK_PD_RTC_LOCK1	PD_RTC_LOCK_3	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2062	SEC	0X3150	html	SEC_SECLOCK_PD_RTC_LOCK2	PD_RTC_LOCK_4	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2063	SEC	0X3151	html	SEC_SECLOCK_PWRCTRL_LOCK0	PWRCTRL_LOCK_0	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2064	SEC	0X3151	html	SEC_SECLOCK_PWRCTRL_LOCK0	PWRCTRL_LOCK_1	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2065	SEC	0X3152	html	SEC_SECLOCK_PWRCTRL_LOCK1	PWRCTRL_LOCK_2	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2066	SEC	0X3152	html	SEC_SECLOCK_PWRCTRL_LOCK1	PWRCTRL_LOCK_3	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2067	SEC	0X3153	html	SEC_SECLOCK_PWRCTRL_LOCK2	PWRCTRL_LOCK_4	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2068	SEC	0X3153	html	SEC_SECLOCK_PWRCTRL_LOCK2	PWRCTRL_LOCK_5	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2069	SEC	0X3154	html	SEC_SECLOCK_PWRCTRL_LOCK3	PWRCTRL_LOCK_6	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2070	SEC	0X3154	html	SEC_SECLOCK_PWRCTRL_LOCK3	PWRCTRL_LOCK_7	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2071	SEC	0X3155	html	SEC_SECLOCK_PWRCTRL_LOCK4	PWRCTRL_LOCK_8	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2072	SEC	0X3155	html	SEC_SECLOCK_PWRCTRL_LOCK4	PWRCTRL_LOCK_9	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2073	SEC	0X3156	html	SEC_SECLOCK_PWRCTRL_LOCK5	PWRCTRL_LOCK_10	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2074	SEC	0X3156	html	SEC_SECLOCK_PWRCTRL_LOCK5	PWRCTRL_LOCK_11	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2075	SEC	0X3157	html	SEC_SECLOCK_PWRCTRL_LOCK6	PWRCTRL_LOCK_12	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2076	SEC	0X3157	html	SEC_SECLOCK_PWRCTRL_LOCK6	PWRCTRL_LOCK_13	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2077	SEC	0X3158	html	SEC_SECLOCK_PWRCTRL_LOCK7	PWRCTRL_LOCK_14	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2078	SEC	0X3158	html	SEC_SECLOCK_PWRCTRL_LOCK7	PWRCTRL_LOCK_15	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2079	SEC	0X3159	html	SEC_SECLOCK_PWRCTRL_LOCK8	PWRCTRL_LOCK_16	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2080	SEC	0X3159	html	SEC_SECLOCK_PWRCTRL_LOCK8	PWRCTRL_LOCK_17	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2081	SEC	0X315A	html	SEC_SECLOCK_PWRCTRL_LOCK9	PWRCTRL_LOCK_18	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2082	SEC	0X315A	html	SEC_SECLOCK_PWRCTRL_LOCK9	PWRCTRL_LOCK_19	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2083	SEC	0X315B	html	SEC_SECLOCK_PWRCTRL_LOCK10	PWRCTRL_LOCK_20	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2084	SEC	0X315B	html	SEC_SECLOCK_PWRCTRL_LOCK10	PWRCTRL_LOCK_21	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2085	SEC	0X315C	html	SEC_SECLOCK_PWRCTRL_LOCK11	PWRCTRL_LOCK_22	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2086	SEC	0X315C	html	SEC_SECLOCK_PWRCTRL_LOCK11	PWRCTRL_LOCK_23	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2087	SEC	0X315D	html	SEC_SECLOCK_PWRCTRL_LOCK12	PWRCTRL_LOCK_24	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2088	SEC	0X315D	html	SEC_SECLOCK_PWRCTRL_LOCK12	PWRCTRL_LOCK_25	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2089	SEC	0X315E	html	SEC_SECLOCK_PWRCTRL_LOCK13	PWRCTRL_LOCK_26	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2090	SEC	0X315E	html	SEC_SECLOCK_PWRCTRL_LOCK13	PWRCTRL_LOCK_27	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2091	SEC	0X315F	html	SEC_SECLOCK_PWRCTRL_LOCK14	PWRCTRL_LOCK_28	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2092	SEC	0X315F	html	SEC_SECLOCK_PWRCTRL_LOCK14	PWRCTRL_LOCK_29	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2093	SEC	0X3160	html	SEC_SECLOCK_PWRCTRL_LOCK15	PWRCTRL_LOCK_30	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2094	SEC	0X3160	html	SEC_SECLOCK_PWRCTRL_LOCK15	PWRCTRL_LOCK_31	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2095	SEC	0X3161	html	SEC_SECLOCK_PWRCTRL_LOCK16	PWRCTRL_LOCK_32	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2096	SEC	0X3161	html	SEC_SECLOCK_PWRCTRL_LOCK16	PWRCTRL_LOCK_33	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2097	SEC	0X3162	html	SEC_SECLOCK_PWRCTRL_LOCK17	PWRCTRL_LOCK_34	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2098	SEC	0X3162	html	SEC_SECLOCK_PWRCTRL_LOCK17	PWRCTRL_LOCK_35	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2099	SEC	0X3163	html	SEC_SECLOCK_PWRCTRL_LOCK18	PWRCTRL_LOCK_36	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2100	SEC	0X3163	html	SEC_SECLOCK_PWRCTRL_LOCK18	PWRCTRL_LOCK_37	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2101	SEC	0X3164	html	SEC_SECLOCK_PWRCTRL_LOCK19	PWRCTRL_LOCK_38	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2102	SEC	0X3164	html	SEC_SECLOCK_PWRCTRL_LOCK19	PWRCTRL_LOCK_39	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2103	SEC	0X3165	html	SEC_SECLOCK_PWRCTRL_LOCK20	PWRCTRL_LOCK_40	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2104	SEC	0X3165	html	SEC_SECLOCK_PWRCTRL_LOCK20	PWRCTRL_LOCK_41	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2105	SEC	0X3166	html	SEC_SECLOCK_PWRCTRL_LOCK21	PWRCTRL_LOCK_42	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2106	SEC	0X3166	html	SEC_SECLOCK_PWRCTRL_LOCK21	PWRCTRL_LOCK_43	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2107	SEC	0X3167	html	SEC_SECLOCK_PWRCTRL_LOCK22	PWRCTRL_LOCK_44	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2108	SEC	0X3167	html	SEC_SECLOCK_PWRCTRL_LOCK22	PWRCTRL_LOCK_45	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2109	SEC	0X3168	html	SEC_SECLOCK_PWRCTRL_LOCK23	PWRCTRL_LOCK_46	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2110	SEC	0X3168	html	SEC_SECLOCK_PWRCTRL_LOCK23	PWRCTRL_LOCK_47	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2111	SEC	0X3169	html	SEC_SECLOCK_PWRCTRL_LOCK24	PWRCTRL_LOCK_48	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2112	SEC	0X316A	html	SEC_SECLOCK_IO_LOCK0	IO_LOCK_0	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2113	SEC	0X316A	html	SEC_SECLOCK_IO_LOCK0	IO_LOCK_1	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2114	SEC	0X316B	html	SEC_SECLOCK_IO_LOCK1	IO_LOCK_2	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2115	SEC	0X316B	html	SEC_SECLOCK_IO_LOCK1	IO_LOCK_3	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2116	SEC	0X316C	html	SEC_SECLOCK_IO_LOCK2	IO_LOCK_4	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2117	SEC	0X316C	html	SEC_SECLOCK_IO_LOCK2	IO_LOCK_5	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2118	SEC	0X316D	html	SEC_SECLOCK_IO_LOCK3	IO_LOCK_6	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2119	SEC	0X316D	html	SEC_SECLOCK_IO_LOCK3	IO_LOCK_7	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2120	SEC	0X316E	html	SEC_SECLOCK_IO_LOCK4	IO_LOCK_8	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2121	SEC	0X316E	html	SEC_SECLOCK_IO_LOCK4	IO_LOCK_9	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2122	SEC	0X316F	html	SEC_SECLOCK_IO_LOCK5	IO_LOCK_10	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2123	SEC	0X316F	html	SEC_SECLOCK_IO_LOCK5	IO_LOCK_11	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2124	SEC	0X3170	html	SEC_SECLOCK_IO_LOCK6	IO_LOCK_12	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2125	SEC	0X3170	html	SEC_SECLOCK_IO_LOCK6	IO_LOCK_13	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2126	SEC	0X3171	html	SEC_SECLOCK_IO_LOCK7	IO_LOCK_14	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2127	SEC	0X3171	html	SEC_SECLOCK_IO_LOCK7	IO_LOCK_15	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2128	SEC	0X3172	html	SEC_SECLOCK_IO_LOCK8	IO_LOCK_16	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2129	SEC	0X3172	html	SEC_SECLOCK_IO_LOCK8	IO_LOCK_17	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2130	SEC	0X3173	html	SEC_SECLOCK_IO_LOCK9	IO_LOCK_18	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2131	SEC	0X3173	html	SEC_SECLOCK_IO_LOCK9	IO_LOCK_19	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2132	SEC	0X3174	html	SEC_SECLOCK_IO_LOCK10	IO_LOCK_20	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2133	SEC	0X3174	html	SEC_SECLOCK_IO_LOCK10	IO_LOCK_21	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2134	SEC	0X3175	html	SEC_SECLOCK_IO_LOCK11	IO_LOCK_22	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2135	SEC	0X3175	html	SEC_SECLOCK_IO_LOCK11	IO_LOCK_23	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2136	SEC	0X3176	html	SEC_SECLOCK_IO_LOCK12	IO_LOCK_24	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2137	SEC	0X3176	html	SEC_SECLOCK_IO_LOCK12	IO_LOCK_25	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2138	SEC	0X3177	html	SEC_SECLOCK_IO_LOCK13	IO_LOCK_26	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2139	SEC	0X3177	html	SEC_SECLOCK_IO_LOCK13	IO_LOCK_27	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2140	SEC	0X3178	html	SEC_SECLOCK_IO_LOCK14	IO_LOCK_28	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2141	SEC	0X3178	html	SEC_SECLOCK_IO_LOCK14	IO_LOCK_29	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2142	SEC	0X3179	html	SEC_SECLOCK_IO_LOCK15	IO_LOCK_30	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2143	SEC	0X3179	html	SEC_SECLOCK_IO_LOCK15	IO_LOCK_31	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2144	SEC	0X317A	html	SEC_SECLOCK_IO_LOCK16	IO_LOCK_32	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2145	SEC	0X317A	html	SEC_SECLOCK_IO_LOCK16	IO_LOCK_33	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2146	SEC	0X317B	html	SEC_SECLOCK_IO_LOCK17	IO_LOCK_34	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2147	SEC	0X317B	html	SEC_SECLOCK_IO_LOCK17	IO_LOCK_35	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2148	SEC	0X317C	html	SEC_SECLOCK_IO_LOCK18	IO_LOCK_36	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2149	SEC	0X317C	html	SEC_SECLOCK_IO_LOCK18	IO_LOCK_37	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2150	SEC	0X317D	html	SEC_SECLOCK_IO_LOCK19	IO_LOCK_38	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2151	SEC	0X317D	html	SEC_SECLOCK_IO_LOCK19	IO_LOCK_39	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2152	SEC	0X317E	html	SEC_SECLOCK_IO_LOCK20	IO_LOCK_40	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2153	SEC	0X317E	html	SEC_SECLOCK_IO_LOCK20	IO_LOCK_41	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2154	SEC	0X317F	html	SEC_SECLOCK_IO_LOCK21	IO_LOCK_42	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2155	SEC	0X317F	html	SEC_SECLOCK_IO_LOCK21	IO_LOCK_43	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2156	SEC	0X3180	html	SEC_SECLOCK_IO_LOCK22	IO_LOCK_44	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2157	SEC	0X3180	html	SEC_SECLOCK_IO_LOCK22	IO_LOCK_45	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2158	SEC	0X3181	html	SEC_SECLOCK_IO_LOCK23	IO_LOCK_46	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2159	SEC	0X3181	html	SEC_SECLOCK_IO_LOCK23	IO_LOCK_47	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2160	SEC	0X3182	html	SEC_SECLOCK_IO_LOCK24	IO_LOCK_48	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2161	SEC	0X3182	html	SEC_SECLOCK_IO_LOCK24	IO_LOCK_49	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2162	SEC	0X3183	html	SEC_SECLOCK_IO_LOCK25	IO_LOCK_50	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2163	SEC	0X3183	html	SEC_SECLOCK_IO_LOCK25	IO_LOCK_51	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2164	SEC	0X3184	html	SEC_SECLOCK_IO_LOCK26	IO_LOCK_52	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2165	SEC	0X3184	html	SEC_SECLOCK_IO_LOCK26	IO_LOCK_53	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2166	SEC	0X3185	html	SEC_SECLOCK_IO_LOCK27	IO_LOCK_54	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2167	SEC	0X3185	html	SEC_SECLOCK_IO_LOCK27	IO_LOCK_55	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2168	SEC	0X3186	html	SEC_SECLOCK_IO_LOCK28	IO_LOCK_56	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2169	SEC	0X3186	html	SEC_SECLOCK_IO_LOCK28	IO_LOCK_57	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2170	SEC	0X3187	html	SEC_SECLOCK_IO_LOCK29	IO_LOCK_58	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2171	SEC	0X3187	html	SEC_SECLOCK_IO_LOCK29	IO_LOCK_59	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2172	SEC	0X3188	html	SEC_SECLOCK_IO_LOCK30	IO_LOCK_60	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2173	SEC	0X3188	html	SEC_SECLOCK_IO_LOCK30	IO_LOCK_61	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2174	SEC	0X3189	html	SEC_SECLOCK_IO_LOCK31	IO_LOCK_62	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2175	SEC	0X3189	html	SEC_SECLOCK_IO_LOCK31	IO_LOCK_63	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2176	SEC	0X318A	html	SEC_SECLOCK_IO_LOCK32	IO_LOCK_64	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2177	SEC	0X318A	html	SEC_SECLOCK_IO_LOCK32	IO_LOCK_65	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2178	SEC	0X318B	html	SEC_SECLOCK_IO_LOCK33	IO_LOCK_66	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2179	SEC	0X318B	html	SEC_SECLOCK_IO_LOCK33	IO_LOCK_67	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2180	SEC	0X318C	html	SEC_SECLOCK_IO_LDO_EN_LOCK0	IO_LDO_EN_LOCK_0	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2181	SEC	0X318D	html	SEC_SECLOCK_ADC_LOCK0	ADC_LOCK_0	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2182	SEC	0X318D	html	SEC_SECLOCK_ADC_LOCK0	ADC_LOCK_1	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2183	SEC	0X318E	html	SEC_SECLOCK_ADC_LOCK1	ADC_LOCK_2	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2184	SEC	0X318E	html	SEC_SECLOCK_ADC_LOCK1	ADC_LOCK_3	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2185	SEC	0X318F	html	SEC_SECLOCK_ADC_LOCK2	ADC_LOCK_4	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2186	SEC	0X318F	html	SEC_SECLOCK_ADC_LOCK2	ADC_LOCK_5	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2187	SEC	0X3190	html	SEC_SECLOCK_ADC_LOCK3	ADC_LOCK_6	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2188	SEC	0X3190	html	SEC_SECLOCK_ADC_LOCK3	ADC_LOCK_7	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2189	SEC	0X3191	html	SEC_SECLOCK_ADC_LOCK4	ADC_LOCK_8	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2190	SEC	0X3191	html	SEC_SECLOCK_ADC_LOCK4	ADC_LOCK_9	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2191	SEC	0X3192	html	SEC_SECLOCK_CLKGEN_LOCK0	CLKGEN_LOCK_0	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2192	SEC	0X3192	html	SEC_SECLOCK_CLKGEN_LOCK0	CLKGEN_LOCK_1	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2193	SEC	0X3193	html	SEC_SECLOCK_CLKGEN_LOCK1	CLKGEN_LOCK_2	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2194	SEC	0X3193	html	SEC_SECLOCK_CLKGEN_LOCK1	CLKGEN_LOCK_3	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2195	SEC	0X3194	html	SEC_SECLOCK_CLKGEN_LOCK2	CLKGEN_LOCK_4	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2196	SEC	0X3194	html	SEC_SECLOCK_CLKGEN_LOCK2	CLKGEN_LOCK_5	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2197	SEC	0X3195	html	SEC_SECLOCK_ACORE_LOCK0	ACORE_LOCK_0	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2198	SEC	0X3195	html	SEC_SECLOCK_ACORE_LOCK0	ACORE_LOCK_1	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2199	SEC	0X3196	html	SEC_SECLOCK_ACORE_LOCK1	ACORE_LOCK_2	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2200	SEC	0X3196	html	SEC_SECLOCK_ACORE_LOCK1	ACORE_LOCK_3	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2201	SEC	0X3197	html	SEC_SECLOCK_ACORE_LOCK2	ACORE_LOCK_4	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2202	SEC	0X3198	html	SEC_SECLOCK_BUCK_LOCK0	BUCK_LOCK_0	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2203	SEC	0X3198	html	SEC_SECLOCK_BUCK_LOCK0	BUCK_LOCK_1	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2204	SEC	0X3199	html	SEC_SECLOCK_BUCK_LOCK1	BUCK_LOCK_2	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2205	SEC	0X3199	html	SEC_SECLOCK_BUCK_LOCK1	BUCK_LOCK_3	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2206	SEC	0X319A	html	SEC_SECLOCK_BUCK_LOCK2	BUCK_LOCK_4	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2207	SEC	0X319A	html	SEC_SECLOCK_BUCK_LOCK2	BUCK_LOCK_5	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2208	SEC	0X319B	html	SEC_SECLOCK_BUCK_LOCK3	BUCK_LOCK_6	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2209	SEC	0X319B	html	SEC_SECLOCK_BUCK_LOCK3	BUCK_LOCK_7	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2210	SEC	0X319C	html	SEC_SECLOCK_BUCK_LOCK4	BUCK_LOCK_8	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2211	SEC	0X319C	html	SEC_SECLOCK_BUCK_LOCK4	BUCK_LOCK_9	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2212	SEC	0X319D	html	SEC_SECLOCK_BUCK_LOCK5	BUCK_LOCK_10	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2213	SEC	0X319D	html	SEC_SECLOCK_BUCK_LOCK5	BUCK_LOCK_11	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2214	SEC	0X319E	html	SEC_SECLOCK_BUCK_LOCK6	BUCK_LOCK_12	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2215	SEC	0X319E	html	SEC_SECLOCK_BUCK_LOCK6	BUCK_LOCK_13	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2216	SEC	0X319F	html	SEC_SECLOCK_BUCK_LOCK7	BUCK_LOCK_14	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2217	SEC	0X319F	html	SEC_SECLOCK_BUCK_LOCK7	BUCK_LOCK_15	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2218	SEC	0X31A0	html	SEC_SECLOCK_BUCK_LOCK8	BUCK_LOCK_16	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2219	SEC	0X31A0	html	SEC_SECLOCK_BUCK_LOCK8	BUCK_LOCK_17	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2220	SEC	0X31A1	html	SEC_SECLOCK_BUCK_LOCK9	BUCK_LOCK_18	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2221	SEC	0X31A1	html	SEC_SECLOCK_BUCK_LOCK9	BUCK_LOCK_19	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2222	SEC	0X31A2	html	SEC_SECLOCK_BUCK_LOCK10	BUCK_LOCK_20	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2223	SEC	0X31A2	html	SEC_SECLOCK_BUCK_LOCK10	BUCK_LOCK_21	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2224	SEC	0X31A3	html	SEC_SECLOCK_BUCK_LOCK11	BUCK_LOCK_22	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2225	SEC	0X31A3	html	SEC_SECLOCK_BUCK_LOCK11	BUCK_LOCK_23	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2226	SEC	0X31A4	html	SEC_SECLOCK_BUCK_LOCK12	BUCK_LOCK_24	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2227	SEC	0X31A4	html	SEC_SECLOCK_BUCK_LOCK12	BUCK_LOCK_25	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2228	SEC	0X31A5	html	SEC_SECLOCK_BUCK_LOCK13	BUCK_LOCK_26	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2229	SEC	0X31A5	html	SEC_SECLOCK_BUCK_LOCK13	BUCK_LOCK_27	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2230	SEC	0X31A6	html	SEC_SECLOCK_BUCK_LOCK14	BUCK_LOCK_28	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2231	SEC	0X31A6	html	SEC_SECLOCK_BUCK_LOCK14	BUCK_LOCK_29	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2232	SEC	0X31A7	html	SEC_SECLOCK_BUCK_LOCK15	BUCK_LOCK_30	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2233	SEC	0X31A7	html	SEC_SECLOCK_BUCK_LOCK15	BUCK_LOCK_31	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2234	SEC	0X31A8	html	SEC_SECLOCK_BUCK_LOCK16	BUCK_LOCK_32	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2235	SEC	0X31A8	html	SEC_SECLOCK_BUCK_LOCK16	BUCK_LOCK_33	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2236	SEC	0X31A9	html	SEC_SECLOCK_BUCK_LOCK17	BUCK_LOCK_34	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2237	SEC	0X31A9	html	SEC_SECLOCK_BUCK_LOCK17	BUCK_LOCK_35	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2238	SEC	0X31AA	html	SEC_SECLOCK_BSWI_LOCK0	BSWI_LOCK_0	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2239	SEC	0X31AA	html	SEC_SECLOCK_BSWI_LOCK0	BSWI_LOCK_1	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2240	SEC	0X31AB	html	SEC_SECLOCK_BSWI_LOCK1	BSWI_LOCK_2	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2241	SEC	0X31AB	html	SEC_SECLOCK_BSWI_LOCK1	BSWI_LOCK_3	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2242	SEC	0X31AC	html	SEC_SECLOCK_BSWI_LOCK2	BSWI_LOCK_4	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2243	SEC	0X31AD	html	SEC_SECLOCK_DVC_LOCK0	DVC_LOCK_0	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2244	SEC	0X31AD	html	SEC_SECLOCK_DVC_LOCK0	DVC_LOCK_1	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2245	SEC	0X31AE	html	SEC_SECLOCK_DVC_LOCK1	DVC_LOCK_2	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2246	SEC	0X31AE	html	SEC_SECLOCK_DVC_LOCK1	DVC_LOCK_3	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2247	SEC	0X31AF	html	SEC_SECLOCK_DVC_LOCK2	DVC_LOCK_4	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2248	SEC	0X31AF	html	SEC_SECLOCK_DVC_LOCK2	DVC_LOCK_5	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2249	SEC	0X31B0	html	SEC_SECLOCK_DVC_LOCK3	DVC_LOCK_6	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2250	SEC	0X31B0	html	SEC_SECLOCK_DVC_LOCK3	DVC_LOCK_7	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2251	SEC	0X31B1	html	SEC_SECLOCK_DVC_LOCK4	DVC_LOCK_8	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2252	SEC	0X31B1	html	SEC_SECLOCK_DVC_LOCK4	DVC_LOCK_9	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2253	SEC	0X31B2	html	SEC_SECLOCK_DVC_LOCK5	DVC_LOCK_10	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2254	SEC	0X31B2	html	SEC_SECLOCK_DVC_LOCK5	DVC_LOCK_11	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2255	SEC	0X31B3	html	SEC_SECLOCK_DVC_LOCK6	DVC_LOCK_12	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2256	SEC	0X31B3	html	SEC_SECLOCK_DVC_LOCK6	DVC_LOCK_13	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2257	SEC	0X31B4	html	SEC_SECLOCK_DVC_LOCK7	DVC_LOCK_14	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2258	SEC	0X31B4	html	SEC_SECLOCK_DVC_LOCK7	DVC_LOCK_15	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2259	SEC	0X31B5	html	SEC_SECLOCK_DVC_LOCK8	DVC_LOCK_16	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2260	SEC	0X31B5	html	SEC_SECLOCK_DVC_LOCK8	DVC_LOCK_17	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2261	SEC	0X31B6	html	SEC_SECLOCK_DVC_LOCK9	DVC_LOCK_18	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2262	SEC	0X31B6	html	SEC_SECLOCK_DVC_LOCK9	DVC_LOCK_19	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2263	SEC	0X31B7	html	SEC_SECLOCK_DVC_LOCK10	DVC_LOCK_20	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2264	SEC	0X31B7	html	SEC_SECLOCK_DVC_LOCK10	DVC_LOCK_21	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2265	SEC	0X31B8	html	SEC_SECLOCK_DVC_LOCK11	DVC_LOCK_22	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2266	SEC	0X31B8	html	SEC_SECLOCK_DVC_LOCK11	DVC_LOCK_23	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2267	SEC	0X31B9	html	SEC_SECLOCK_DVC_LOCK12	DVC_LOCK_24	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2268	SEC	0X31B9	html	SEC_SECLOCK_DVC_LOCK12	DVC_LOCK_25	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2269	SEC	0X31BA	html	SEC_SECLOCK_LDO_LOCK0	LDO_LOCK_0	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2270	SEC	0X31BA	html	SEC_SECLOCK_LDO_LOCK0	LDO_LOCK_1	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2271	SEC	0X31BB	html	SEC_SECLOCK_LDO_LOCK1	LDO_LOCK_2	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2272	SEC	0X31BB	html	SEC_SECLOCK_LDO_LOCK1	LDO_LOCK_3	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2273	SEC	0X31BC	html	SEC_SECLOCK_LDO_LOCK2	LDO_LOCK_4	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2274	SEC	0X31BC	html	SEC_SECLOCK_LDO_LOCK2	LDO_LOCK_5	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2275	SEC	0X31BD	html	SEC_SECLOCK_LDO_LOCK3	LDO_LOCK_6	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2276	SEC	0X31BD	html	SEC_SECLOCK_LDO_LOCK3	LDO_LOCK_7	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2277	SEC	0X31BE	html	SEC_SECLOCK_LDO_LOCK4	LDO_LOCK_8	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2278	SEC	0X31BE	html	SEC_SECLOCK_LDO_LOCK4	LDO_LOCK_9	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2279	SEC	0X31BF	html	SEC_SECLOCK_LDO_LOCK5	LDO_LOCK_10	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2280	SEC	0X31BF	html	SEC_SECLOCK_LDO_LOCK5	LDO_LOCK_11	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2281	SEC	0X31C0	html	SEC_SECLOCK_LDO_LOCK6	LDO_LOCK_12	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2282	SEC	0X31C0	html	SEC_SECLOCK_LDO_LOCK6	LDO_LOCK_13	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2283	SEC	0X31C1	html	SEC_SECLOCK_LDO_LOCK7	LDO_LOCK_14	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2284	SEC	0X31C1	html	SEC_SECLOCK_LDO_LOCK7	LDO_LOCK_15	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2285	SEC	0X31C2	html	SEC_SECLOCK_LDO_LOCK8	LDO_LOCK_16	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2286	SEC	0X31C2	html	SEC_SECLOCK_LDO_LOCK8	LDO_LOCK_17	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2287	SEC	0X31C3	html	SEC_SECLOCK_LDO_LOCK9	LDO_LOCK_18	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2288	SEC	0X31C3	html	SEC_SECLOCK_LDO_LOCK9	LDO_LOCK_19	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2289	SEC	0X31C4	html	SEC_SECLOCK_LDO_LOCK10	LDO_LOCK_20	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2290	SEC	0X31C4	html	SEC_SECLOCK_LDO_LOCK10	LDO_LOCK_21	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2291	SEC	0X31C5	html	SEC_SECLOCK_LDO_LOCK11	LDO_LOCK_22	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2292	SEC	0X31C5	html	SEC_SECLOCK_LDO_LOCK11	LDO_LOCK_23	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2293	SEC	0X31C6	html	SEC_SECLOCK_LDO_LOCK12	LDO_LOCK_24	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2294	SEC	0X31C7	html	SEC_SECLOCK_WLED_LOCK0	WLED_LOCK_0	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2295	SEC	0X31C7	html	SEC_SECLOCK_WLED_LOCK0	WLED_LOCK_1	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2296	SEC	0X31C8	html	SEC_SECLOCK_WLED_LOCK1	WLED_LOCK_2	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2297	SEC	0X31C9	html	SEC_SECLOCK_BSTLQ_LOCK0	BSTLQ_LOCK_0	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2298	SEC	0X31C9	html	SEC_SECLOCK_BSTLQ_LOCK0	BSTLQ_LOCK_1	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2299	SEC	0X31CA	html	SEC_SECLOCK_BSTLQ_LOCK1	BSTLQ_LOCK_2	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2300	SEC	0X31CB	html	SEC_SECLOCK_TEST_MISC_LOCK0	TEST_MISC_LOCK_0	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2301	SEC	0X31CB	html	SEC_SECLOCK_TEST_MISC_LOCK0	TEST_MISC_LOCK_1	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2302	SEC	0X31CC	html	SEC_SECLOCK_CM0SS_0_LOCK0	CM0SS_0_LOCK_0	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2303	SEC	0X31CC	html	SEC_SECLOCK_CM0SS_0_LOCK0	CM0SS_0_LOCK_1	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2304	SEC	0X31CD	html	SEC_SECLOCK_CM0SS_0_LOCK1	CM0SS_0_LOCK_2	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2305	SEC	0X31CD	html	SEC_SECLOCK_CM0SS_0_LOCK1	CM0SS_0_LOCK_3	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2306	SEC	0X31CE	html	SEC_SECLOCK_CM0SS_1_LOCK0	CM0SS_1_LOCK_0	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2307	SEC	0X31CE	html	SEC_SECLOCK_CM0SS_1_LOCK0	CM0SS_1_LOCK_1	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2308	SEC	0X31CF	html	SEC_SECLOCK_CM0SS_1_LOCK1	CM0SS_1_LOCK_2	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2309	SEC	0X31CF	html	SEC_SECLOCK_CM0SS_1_LOCK1	CM0SS_1_LOCK_3	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2310	SEC	0X31D0	html	SEC_SECLOCK_SPARE0_LOCK0	SPARE0_LOCK_0	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2311	SEC	0X31D0	html	SEC_SECLOCK_SPARE0_LOCK0	SPARE0_LOCK_1	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2312	SEC	0X31D1	html	SEC_SECLOCK_SPARE1_LOCK0	SPARE1_LOCK_0	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2313	SEC	0X31D1	html	SEC_SECLOCK_SPARE1_LOCK0	SPARE1_LOCK_1	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2314	SEC	0X31D2	html	SEC_SECLOCK_SPARE2_LOCK0	SPARE2_LOCK_0	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2315	SEC	0X31D2	html	SEC_SECLOCK_SPARE2_LOCK0	SPARE2_LOCK_1	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2316	SEC	0X31D3	html	SEC_SECLOCK_SPARE3_LOCK0	SPARE3_LOCK_0	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2317	SEC	0X31D3	html	SEC_SECLOCK_SPARE3_LOCK0	SPARE3_LOCK_1	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2318	SEC	0X31D4	html	SEC_SECLOCK_SPARE4_LOCK0	SPARE4_LOCK_0	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2319	SEC	0X31D4	html	SEC_SECLOCK_SPARE4_LOCK0	SPARE4_LOCK_1	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2320	SEC	0X31D5	html	SEC_SECLOCK_SPARE5_LOCK0	SPARE5_LOCK_0	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2321	SEC	0X31D5	html	SEC_SECLOCK_SPARE5_LOCK0	SPARE5_LOCK_1	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2322	SEC	0X31D6	html	SEC_SECLOCK_SPARE6_LOCK0	SPARE6_LOCK_0	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2323	SEC	0X31D6	html	SEC_SECLOCK_SPARE6_LOCK0	SPARE6_LOCK_1	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2324	SEC	0X31D7	html	SEC_SECLOCK_SPARE7_LOCK0	SPARE7_LOCK_0	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2325	SEC	0X31D7	html	SEC_SECLOCK_SPARE7_LOCK0	SPARE7_LOCK_1	2	4	5:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2326	SEC	0X31FC	html	SEC_SECGATE_CM0SS_SECURE_GATE0	OTP_READ_SEC_GATE	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2327	SEC	0X31FC	html	SEC_SECGATE_CM0SS_SECURE_GATE0	SPMI_SW_EVENT_SEC_GATE	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2328	SEC	0X31FC	html	SEC_SECGATE_CM0SS_SECURE_GATE0	SELF_TRIM_SEC_GATE	1	2	2	RW	NA	TRUE	C	FALSE	FALSE	NA	NA	SOI	0X1	
2329	SEC	0X31FC	html	SEC_SECGATE_CM0SS_SECURE_GATE0	SPMI_SW_EVENT_HIGH_SEC_GATE	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2330	SEC	0X31FD	html	SEC_SECGATE_CM0SS_SECURE_GATE1	PMU_BRIDGE_CM0_WR_SEC_GATE	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2331	SEC	0X31FD	html	SEC_SECGATE_CM0SS_SECURE_GATE1	PMU_BRIDGE_CM0_RDWR_SEC_GATE	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2332	SEC	0X31FD	html	SEC_SECGATE_CM0SS_SECURE_GATE1	PMU_BRIDGE_SWD_WR_SEC_GATE	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2333	SEC	0X31FD	html	SEC_SECGATE_CM0SS_SECURE_GATE1	PMU_BRIDGE_SWD_RDWR_SEC_GATE	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2334	SEC	0X31FD	html	SEC_SECGATE_CM0SS_SECURE_GATE1	ADDR_FENCE_EN_SEC_GATE	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2335	FABRIC	0X3200	html	FABRIC_AHB_FABRIC_RMWU_MAIN_EN	RMWU_MAIN_EN	1	0	0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2336	FABRIC	0X3201	html	FABRIC_AHB_FABRIC_RMWU_MODE	RMWU_MODE	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2337	FABRIC	0X3202	html	FABRIC_AHB_FABRIC_RMWU_WRMASK	RMWU_WRMASK	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2338	BUCK0	0X4000	html	BUCK0_DIG_DVC_1	PWRUP	1	0	0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
2339	BUCK0	0X4000	html	BUCK0_DIG_DVC_1	DVC_CMD	1	2	2	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
2340	BUCK0	0X4000	html	BUCK0_DIG_DVC_1	FAST_STARTUP	1	3	3	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
2341	BUCK0	0X4000	html	BUCK0_DIG_DVC_1	CFG_DVC_SR	4	4	7:4	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2342	BUCK0	0X4001	html	BUCK0_DIG_DVC_2	VSEL_TARGET	8	0	7:0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
2343	BUCK0	0X4002	html	BUCK0_DIG_CNTRL_0	DEEP_SLEEP_OFF	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_DEEP_SLEEP_OFF_745	SOO	0X3	
2344	BUCK0	0X4002	html	BUCK0_DIG_CNTRL_0	DEEP_SLEEP_S2R	2	2	3:2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_DEEP_SLEEP_S2R_745	SOO	0X3	
2345	BUCK0	0X4002	html	BUCK0_DIG_CNTRL_0	DEEP_SLEEP_DDR	2	4	5:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_DEEP_SLEEP_DDR_745	SOO	0X3	
2346	BUCK0	0X4002	html	BUCK0_DIG_CNTRL_0	DEEP_SLEEP_ACT	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_DEEP_SLEEP_ACT_745	SOO	0X1	
2347	BUCK0	0X4003	html	BUCK0_DIG_CNTRL_1	CFG_PH_CLK_MODE	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_PH_CLK_MODE_746	SOO	0X0	
2348	BUCK0	0X4003	html	BUCK0_DIG_CNTRL_1	CFG_SAFEGUARD_TURN_OFF	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_SAFEGUARD_TURN_OFF_746	SOO	0X1	
2349	BUCK0	0X4003	html	BUCK0_DIG_CNTRL_1	CFG_EN_FILTER	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_EN_FILTER_746	SOO	0X0	
2350	BUCK0	0X4003	html	BUCK0_DIG_CNTRL_1	CFG_FORCE_CLK_GATE	3	3	5:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_FORCE_CLK_GATE_746	SOO	0X0	
2351	BUCK0	0X4003	html	BUCK0_DIG_CNTRL_1	CFG_OV_DISCHARGE_MODE	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_OV_DISCHARGE_MODE_746	SOO	0X0	
2352	BUCK0	0X4004	html	BUCK0_DIG_CNTRL_2	CFG_PULLDN_DIS	4	0	3:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_CFG_PULLDN_DIS_747	SOO	0X0	
2353	BUCK0	0X4004	html	BUCK0_DIG_CNTRL_2	CFG_BLANK_OV_EVT_DIS	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_BLANK_OV_EVT_DIS_747	SOO	0X0	
2354	BUCK0	0X4004	html	BUCK0_DIG_CNTRL_2	CFG_BLANK_UV_EVT_DIS	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_BLANK_UV_EVT_DIS_747	SOO	0X0	
2355	BUCK0	0X4004	html	BUCK0_DIG_CNTRL_2	CFG_BLANK_EVT_DLY	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_BLANK_EVT_DLY_747	SOO	0X0	
2356	BUCK0	0X4004	html	BUCK0_DIG_CNTRL_2	CFG_THROTTLE_COMP_ON	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_THROTTLE_COMP_ON_747	SOO	0X0	
2357	BUCK0	0X4005	html	BUCK0_DIG_DVC_CNTRL_0	CFG_DVC_WAIT_TIME	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_DVC_WAIT_TIME_748	SOO	0X4	
2358	BUCK0	0X4005	html	BUCK0_DIG_DVC_CNTRL_0	CFG_USE_SERVOCOMP_FOR_OV	1	3	3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_CFG_USE_SERVOCOMP_FOR_OV_748	SOO	0X0	
2359	BUCK0	0X4005	html	BUCK0_DIG_DVC_CNTRL_0	CFG_DVC_DONE_CONDITION	2	4	5:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_DVC_DONE_CONDITION_748	SOO	0X0	
2360	BUCK0	0X4005	html	BUCK0_DIG_DVC_CNTRL_0	CFG_DYN_PWM5	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_DYN_PWM5_748	SOO	0X0	
2361	BUCK0	0X4006	html	BUCK0_DIG_DVC_CNTRL_1	CFG_OPEN_DVC_UP	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_CFG_OPEN_DVC_UP_749	SOO	0X1	
2362	BUCK0	0X4006	html	BUCK0_DIG_DVC_CNTRL_1	CFG_DVC_DONE_DLY	2	2	3:2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_DVC_DONE_DLY_749	SOO	0X0	
2363	BUCK0	0X4006	html	BUCK0_DIG_DVC_CNTRL_1	CFG_SLEWDIS	4	4	7:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_CFG_SLEWDIS_749	SOO	0X0	
2364	BUCK0	0X4007	html	BUCK0_DIG_DVC_CNTRL_2	CFG_NO_DISCHARGE_SINGLE_DVC	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_CFG_NO_DISCHARGE_SINGLE_DVC_750	SOO	0X0	
2365	BUCK0	0X4007	html	BUCK0_DIG_DVC_CNTRL_2	CFG_NO_DISCHARGE_GROUP_DVC	2	2	3:2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_CFG_NO_DISCHARGE_GROUP_DVC_750	SOO	0X0	
2366	BUCK0	0X4007	html	BUCK0_DIG_DVC_CNTRL_2	CFG_DIS_DVC_DN_PH_SHED	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_DIS_DVC_DN_PH_SHED_750	SOO	0X0	
2367	BUCK0	0X4007	html	BUCK0_DIG_DVC_CNTRL_2	CFG_DIS_DVC_UP_PH_SHED	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_DIS_DVC_UP_PH_SHED_750	SOO	0X0	
2368	BUCK0	0X4007	html	BUCK0_DIG_DVC_CNTRL_2	CFG_PFM_DVCDN_OV_MODE	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_PFM_DVCDN_OV_MODE_750	SOO	0X0	
2369	BUCK0	0X4007	html	BUCK0_DIG_DVC_CNTRL_2	CFG_NO_SHED_PFM_DVC_FIX	1	7	7	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_CFG_NO_SHED_PFM_DVC_FIX_750	SOO	0X0	
2370	BUCK0	0X4008	html	BUCK0_DIG_DVC_CNTRL_3	CFG_DVC_FAST_STARTUP_SR_UP	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_DVC_FAST_STARTUP_SR_UP_751	SOO	0X0	
2371	BUCK0	0X4008	html	BUCK0_DIG_DVC_CNTRL_3	CFG_DVC_FAST_STARTUP_SR_DN	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_DVC_FAST_STARTUP_SR_DN_751	SOO	0X0	
2372	BUCK0	0X4009	html	BUCK0_DIG_STARTUP_CNTRL_0	CFG_STARTUP_IREF_TIMER	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_STARTUP_IREF_TIMER_752	SOO	0XF	
2373	BUCK0	0X4009	html	BUCK0_DIG_STARTUP_CNTRL_0	CFG_FAST_STARTUP_MODE	2	5	6:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_FAST_STARTUP_MODE_752	SOO	0X1	
2374	BUCK0	0X400A	html	BUCK0_DIG_STARTUP_CNTRL_1	CFG_STARTUP_TIMER	6	0	5:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_CFG_STARTUP_TIMER_753	SOO	0X14	
2375	BUCK0	0X400A	html	BUCK0_DIG_STARTUP_CNTRL_1	CFG_DIG_SPARE	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_DIG_SPARE_753	SOO	0X0	
2376	BUCK0	0X400B	html	BUCK0_DIG_MDSW_CNTRL_0	CFG_PWM2PFM_CMP_LIM	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_PWM2PFM_CMP_LIM_754	SOO	0X2	
2377	BUCK0	0X400B	html	BUCK0_DIG_MDSW_CNTRL_0	CFG_PFM2PWM_CMP_LIM	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_PFM2PWM_CMP_LIM_754	SOO	0X2	
2378	BUCK0	0X400C	html	BUCK0_DIG_MDSW_CNTRL_1	CFG_PFM_IPEAK	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_PFM_IPEAK_755	SOO	0X2	
2379	BUCK0	0X400C	html	BUCK0_DIG_MDSW_CNTRL_1	CFG_LOW_POWER_MODE	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_LOW_POWER_MODE_755	SOO	0X1	
2380	BUCK0	0X400C	html	BUCK0_DIG_MDSW_CNTRL_1	CFG_LOW_LATENCY_MODE	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_LOW_LATENCY_MODE_755	SOO	0X0	
2381	BUCK0	0X400C	html	BUCK0_DIG_MDSW_CNTRL_1	CFG_PFM2PWM_FILTER	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_PFM2PWM_FILTER_755	SOO	0X1	
2382	BUCK0	0X400D	html	BUCK0_DIG_MDSW_CNTRL_2	CFG_PFM_PULSE_CNT	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_PFM_PULSE_CNT_756	SOO	0X3	
2383	BUCK0	0X400D	html	BUCK0_DIG_MDSW_CNTRL_2	CFG_FORCE_PWM_CNT_RES	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_FORCE_PWM_CNT_RES_756	SOO	0X1	
2384	BUCK0	0X400E	html	BUCK0_DIG_MDSW_CNTRL_3	CFG_2PFM	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_2PFM_757	SOO	0X0	
2385	BUCK0	0X400E	html	BUCK0_DIG_MDSW_CNTRL_3	CFG_PH_DN_TIMER	5	3	7:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_PH_DN_TIMER_757	SOO	0X7	
2386	BUCK0	0X400F	html	BUCK0_DIG_MDSW_CNTRL_4	CFG_BLANK_VUP0_SET	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_BLANK_VUP0_SET_758	SOO	0XA	
2387	BUCK0	0X400F	html	BUCK0_DIG_MDSW_CNTRL_4	CFG_COMP_STBY	3	5	7:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_COMP_STBY_758	SOO	0X3	
2388	BUCK0	0X4010	html	BUCK0_DIG_MDSW_CNTRL_5	CFG_PANIC_IN_PFM	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_PANIC_IN_PFM_759	SOO	0X0	
2389	BUCK0	0X4010	html	BUCK0_DIG_MDSW_CNTRL_5	CFG_PANIC_IN_PWM1	2	3	4:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_PANIC_IN_PWM1_759	SOO	0X0	
2390	BUCK0	0X4010	html	BUCK0_DIG_MDSW_CNTRL_5	CFG_LP_PWM_MODE	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_LP_PWM_MODE_759	SOO	0X1	
2391	BUCK0	0X4011	html	BUCK0_DIG_MDSW_CNTRL_6	CFG_DISABLE_PH_ADD	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_DISABLE_PH_ADD_760	SOO	0X0	
2392	BUCK0	0X4011	html	BUCK0_DIG_MDSW_CNTRL_6	CFG_DISABLE_PH_SHED	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_DISABLE_PH_SHED_760	SOO	0X0	
2393	BUCK0	0X4011	html	BUCK0_DIG_MDSW_CNTRL_6	CFG_DISABLE_MODE_PFM	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_DISABLE_MODE_PFM_760	SOO	0X0	
2394	BUCK0	0X4011	html	BUCK0_DIG_MDSW_CNTRL_6	CFG_DISABLE_MODE_PWM1	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_DISABLE_MODE_PWM1_760	SOO	0X0	
2395	BUCK0	0X4011	html	BUCK0_DIG_MDSW_CNTRL_6	CFG_DISABLE_MODE_PWM3	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_DISABLE_MODE_PWM3_760	SOO	0X0	
2396	BUCK0	0X4011	html	BUCK0_DIG_MDSW_CNTRL_6	CFG_DISABLE_MODE_PWM5	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_DISABLE_MODE_PWM5_760	SOO	0X0	
2397	BUCK0	0X4012	html	BUCK0_DIG_MDSW_CNTRL_7	CFG_EN_RST_FILTER	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_EN_RST_FILTER_761	SOO	0X0	
2398	BUCK0	0X4012	html	BUCK0_DIG_MDSW_CNTRL_7	CFG_FORCE_CCM_MODE	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_FORCE_CCM_MODE_761	SOO	0X0	
2399	BUCK0	0X4012	html	BUCK0_DIG_MDSW_CNTRL_7	CFG_FORCE_CCM_TRIG	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_FORCE_CCM_TRIG_761	SOO	0X0	
2400	BUCK0	0X4012	html	BUCK0_DIG_MDSW_CNTRL_7	CFG_ZXC_FREE_RUN	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_ZXC_FREE_RUN_761	SOO	0X0	
2401	BUCK0	0X4012	html	BUCK0_DIG_MDSW_CNTRL_7	CFG_PWM3_DN	2	4	5:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_PWM3_DN_761	SOO	0X3	
2402	BUCK0	0X4012	html	BUCK0_DIG_MDSW_CNTRL_7	CFG_PWM5_DN	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_PWM5_DN_761	SOO	0X0	
2403	BUCK0	0X4013	html	BUCK0_DIG_MDSW_CNTRL_8	CFG_PH_ZXC_LIM	6	0	5:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_PH_ZXC_LIM_762	SOO	0X10	
2404	BUCK0	0X4013	html	BUCK0_DIG_MDSW_CNTRL_8	CFG_PWM_STARTUP	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_PWM_STARTUP_762	SOO	0X0	
2405	BUCK0	0X4014	html	BUCK0_DIG_MDSW_CNTRL_9	ZXC_COUNT_PWM35	6	0	5:0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
2406	BUCK0	0X4015	html	BUCK0_DIG_MDSW_CNTRL_10	ZXC_COUNT_PWM5	6	0	5:0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
2407	BUCK0	0X4016	html	BUCK0_DIG_MDSW_CNTRL_11	CFG_PWM1_OV_MODE	3	0	2:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_CFG_PWM1_OV_MODE_763	SOO	0X0	
2408	BUCK0	0X4016	html	BUCK0_DIG_MDSW_CNTRL_11	CFG_PWM3_OV_MODE	3	3	5:3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_CFG_PWM3_OV_MODE_763	SOO	0X0	
2409	BUCK0	0X4017	html	BUCK0_DIG_FA_CNTRL_0	CFG_LFSR_EN	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_CFG_LFSR_EN_764	SOO	0X0	
2410	BUCK0	0X4017	html	BUCK0_DIG_FA_CNTRL_0	CFG_FREQ_AVOID_EN	1	1	1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_CFG_FREQ_AVOID_EN_764	SOO	0X0	
2411	BUCK0	0X4017	html	BUCK0_DIG_FA_CNTRL_0	FREQ_LFSR_IP_EN	1	2	2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_FREQ_LFSR_IP_EN_764	SOO	0X0	
2412	BUCK0	0X4017	html	BUCK0_DIG_FA_CNTRL_0	FREQ_LFSR_NP_EN	1	3	3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_FREQ_LFSR_NP_EN_764	SOO	0X0	
2413	BUCK0	0X4017	html	BUCK0_DIG_FA_CNTRL_0	CFG_ADC_PULSE_CNT_EN	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_ADC_PULSE_CNT_EN_764	SOO	0X1	
2414	BUCK0	0X4018	html	BUCK0_DIG_FA_CNTRL_1	RTC_TIME_WINDOW_CFG	6	0	5:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_RTC_TIME_WINDOW_CFG_765	SOO	0X0	
2415	BUCK0	0X4019	html	BUCK0_DIG_FA_CNTRL_2	FREQ_IP_REL_MIN_CFG	3	0	2:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_FREQ_IP_REL_MIN_CFG_766	SOO	0X7	
2416	BUCK0	0X4019	html	BUCK0_DIG_FA_CNTRL_2	FREQ_IP_REL_MAX_CFG	3	3	5:3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_FREQ_IP_REL_MAX_CFG_766	SOO	0X7	
2417	BUCK0	0X4019	html	BUCK0_DIG_FA_CNTRL_2	FREQ_NP_REL_MIN_CFG	2	6	7:6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_FREQ_NP_REL_MIN_CFG_766	SOO	0X3	
2418	BUCK0	0X401A	html	BUCK0_DIG_FA_CNTRL_3	FREQ_NP_REL_MAX_CFG	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_FREQ_NP_REL_MAX_CFG_767	SOO	0X3	
2419	BUCK0	0X401A	html	BUCK0_DIG_FA_CNTRL_3	FREQ_0_IP_REL_CFG	3	2	4:2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_FREQ_0_IP_REL_CFG_767	SOO	0X0	
2420	BUCK0	0X401A	html	BUCK0_DIG_FA_CNTRL_3	FREQ_1_IP_REL_CFG	3	5	7:5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_FREQ_1_IP_REL_CFG_767	SOO	0X0	
2421	BUCK0	0X401B	html	BUCK0_DIG_FA_CNTRL_4	FREQ_2_IP_REL_CFG	3	2	4:2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_FREQ_2_IP_REL_CFG_768	SOO	0X0	
2422	BUCK0	0X401B	html	BUCK0_DIG_FA_CNTRL_4	FREQ_3_IP_REL_CFG	3	5	7:5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_FREQ_3_IP_REL_CFG_768	SOO	0X0	
2423	BUCK0	0X401C	html	BUCK0_DIG_FA_CNTRL_5	FREQ_0_NP_REL_CFG	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_FREQ_0_NP_REL_CFG_769	SOO	0X0	
2424	BUCK0	0X401C	html	BUCK0_DIG_FA_CNTRL_5	FREQ_1_NP_REL_CFG	2	2	3:2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_FREQ_1_NP_REL_CFG_769	SOO	0X0	
2425	BUCK0	0X401C	html	BUCK0_DIG_FA_CNTRL_5	FREQ_2_NP_REL_CFG	2	4	5:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_FREQ_2_NP_REL_CFG_769	SOO	0X0	
2426	BUCK0	0X401C	html	BUCK0_DIG_FA_CNTRL_5	FREQ_3_NP_REL_CFG	2	6	7:6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_FREQ_3_NP_REL_CFG_769	SOO	0X0	
2427	BUCK0	0X401D	html	BUCK0_DIG_FA_CNTRL_6	FREQ_0_OFFSET_CFG	3	0	2:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_FREQ_0_OFFSET_CFG_770	SOO	0X0	
2428	BUCK0	0X401D	html	BUCK0_DIG_FA_CNTRL_6	FREQ_1_OFFSET_CFG	3	5	7:5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_FREQ_1_OFFSET_CFG_770	SOO	0X0	
2429	BUCK0	0X401E	html	BUCK0_DIG_FA_CNTRL_7	FREQ_2_OFFSET_CFG	3	0	2:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_FREQ_2_OFFSET_CFG_771	SOO	0X0	
2430	BUCK0	0X401E	html	BUCK0_DIG_FA_CNTRL_7	FREQ_3_OFFSET_CFG	3	5	7:5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_FREQ_3_OFFSET_CFG_771	SOO	0X0	
2431	BUCK0	0X401F	html	BUCK0_DIG_FA_CNTRL_8	FREQ_0_MIN_COUNT_CFG	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_FREQ_0_MIN_COUNT_CFG_772	SOO	0X0	
2432	BUCK0	0X4020	html	BUCK0_DIG_FA_CNTRL_9	FREQ_1_MIN_COUNT_CFG	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_FREQ_1_MIN_COUNT_CFG_773	SOO	0X0	
2433	BUCK0	0X4021	html	BUCK0_DIG_FA_CNTRL_10	FREQ_2_MIN_COUNT_CFG	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_FREQ_2_MIN_COUNT_CFG_774	SOO	0X0	
2434	BUCK0	0X4022	html	BUCK0_DIG_FA_CNTRL_11	FREQ_3_MIN_COUNT_CFG	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_FREQ_3_MIN_COUNT_CFG_775	SOO	0X0	
2435	BUCK0	0X4023	html	BUCK0_DIG_SERVO_CNTRL_0	CFG_SERVO_CLK	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_SERVO_CLK_776	SOO	0X1	
2436	BUCK0	0X4023	html	BUCK0_DIG_SERVO_CNTRL_0	CFG_SERVO_BLANK_TIME	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_SERVO_BLANK_TIME_776	SOO	0X3	
2437	BUCK0	0X4024	html	BUCK0_DIG_SERVO_CNTRL_1	CFG_SERVO_PRESET	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_SERVO_PRESET_777	SOO	0X0	
2438	BUCK0	0X4025	html	BUCK0_DIG_SERVO_CNTRL_2	CFG_EN_SERVO	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_CFG_EN_SERVO_778	SOO	0X0	
2439	BUCK0	0X4025	html	BUCK0_DIG_SERVO_CNTRL_2	CFG_DISABLE_SERVO_MSB	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_DISABLE_SERVO_MSB_778	SOO	0X0	
2440	BUCK0	0X4026	html	BUCK0_DIG_OT_CTRL_0	CFG_OT_ABS_EN_PWM1	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_OT_ABS_EN_PWM1_779	SOO	0X0	
2441	BUCK0	0X4026	html	BUCK0_DIG_OT_CTRL_0	CFG_OT_ABS_EN_PWM3	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_OT_ABS_EN_PWM3_779	SOO	0X0	
2442	BUCK0	0X4026	html	BUCK0_DIG_OT_CTRL_0	CFG_OT_ABS_EN_PWM5	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_OT_ABS_EN_PWM5_779	SOO	0X0	
2443	BUCK0	0X4026	html	BUCK0_DIG_OT_CTRL_0	CFG_OT_ABS_EN	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_OT_ABS_EN_779	SOO	0X0	
2444	BUCK0	0X4026	html	BUCK0_DIG_OT_CTRL_0	CFG_OT_WARN_EN_PWM1	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_OT_WARN_EN_PWM1_779	SOO	0X0	
2445	BUCK0	0X4026	html	BUCK0_DIG_OT_CTRL_0	CFG_OT_WARN_EN_PWM3	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_OT_WARN_EN_PWM3_779	SOO	0X0	
2446	BUCK0	0X4026	html	BUCK0_DIG_OT_CTRL_0	CFG_OT_WARN_EN_PWM5	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_OT_WARN_EN_PWM5_779	SOO	0X0	
2447	BUCK0	0X4026	html	BUCK0_DIG_OT_CTRL_0	CFG_OT_WARN_EN	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_OT_WARN_EN_779	SOO	0X0	
2448	BUCK0	0X4027	html	BUCK0_DIG_OT_CTRL_1	CFG_OT_WARN_BLANK	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_OT_WARN_BLANK_780	SOO	0X1	
2449	BUCK0	0X4027	html	BUCK0_DIG_OT_CTRL_1	CFG_OT_WARN_DEB	2	2	3:2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_OT_WARN_DEB_780	SOO	0X1	
2450	BUCK0	0X4027	html	BUCK0_DIG_OT_CTRL_1	CFG_OT_ABS_BLANK	2	4	5:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_OT_ABS_BLANK_780	SOO	0X1	
2451	BUCK0	0X4027	html	BUCK0_DIG_OT_CTRL_1	CFG_OT_ABS_DEB	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_OT_ABS_DEB_780	SOO	0X1	
2452	BUCK0	0X4028	html	BUCK0_DIG_OT_CTRL_2	CFG_OT_WARN_THR_LO	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_OT_WARN_THR_LO_781	SOO	0X4	
2453	BUCK0	0X4028	html	BUCK0_DIG_OT_CTRL_2	CFG_OT_WARN_THR_HI	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_OT_WARN_THR_HI_781	SOO	0X6	
2454	BUCK0	0X4029	html	BUCK0_DIG_OT_CTRL_3	CFG_OT_ABS_THR_LO	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_OT_ABS_THR_LO_782	SOO	0XA	
2455	BUCK0	0X4029	html	BUCK0_DIG_OT_CTRL_3	CFG_OT_ABS_THR_HI	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_OT_ABS_THR_HI_782	SOO	0XC	
2456	BUCK0	0X402A	html	BUCK0_DIG_EVTS_0	ILIM_POS_MASK	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_ILIM_POS_MASK_783	SOO	0X0	
2457	BUCK0	0X402A	html	BUCK0_DIG_EVTS_0	ILIM_NEG_MASK	3	5	7:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_ILIM_NEG_MASK_783	SOO	0X0	
2458	BUCK0	0X402B	html	BUCK0_DIG_TS_0	DTBO_MUX_SEL1	6	0	5:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2459	BUCK0	0X402C	html	BUCK0_DIG_TS_1	DTBO_MUX_SEL0	6	0	5:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2460	BUCK0	0X402D	html	BUCK0_DIG_TS_2	STATE_BYP_STRB	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2461	BUCK0	0X402D	html	BUCK0_DIG_TS_2	STATE_BYP	6	2	7:2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2462	BUCK0	0X402E	html	BUCK0_DIG_TS_3	TST_SPARE	2	0	1:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2463	BUCK0	0X402E	html	BUCK0_DIG_TS_3	TST_OT_ABS_EN	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2464	BUCK0	0X402E	html	BUCK0_DIG_TS_3	TST_OT_WARN_EN	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2465	BUCK0	0X402E	html	BUCK0_DIG_TS_3	TST_SINGLE_SHOT_DVC	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2466	BUCK0	0X402E	html	BUCK0_DIG_TS_3	TST_ACKNOWLEDGE	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2467	BUCK0	0X402E	html	BUCK0_DIG_TS_3	TST_DISABLE_UP01_HYST	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2468	BUCK0	0X402F	html	BUCK0_DIG_TS_4	DFT_STATEMON	4	0	3:0	WU	NA	TRUE	C	TRUE	FALSE	NA	NA	TBD	0X0	
2469	BUCK0	0X4030	html	BUCK0_REF_CFG_0	CFG_VCOMMON_TRIM	7	1	7:1	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_CFG_VCOMMON_TRIM_784	SOO	0X54	
2470	BUCK0	0X4031	html	BUCK0_REF_CFG_1	CFG_VID_RTRIM	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_CFG_VID_RTRIM_785	SOO	0X0	
2471	BUCK0	0X4032	html	BUCK0_REF_CFG_2	CFG_EN_VD_COMP_0	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_EN_VD_COMP_0_786	SOO	0X0	
2472	BUCK0	0X4032	html	BUCK0_REF_CFG_2	CFG_VDROOP0_BLANK_SEL	3	5	7:5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_CFG_VDROOP0_BLANK_SEL_786	SOO	0X0	
2473	BUCK0	0X4033	html	BUCK0_REF_CFG_3	CFG_EN_VD_COMP_1	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_EN_VD_COMP_1_787	SOO	0X0	
2474	BUCK0	0X4033	html	BUCK0_REF_CFG_3	CFG_VDROOP1_BLANK_SEL	3	5	7:5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_CFG_VDROOP1_BLANK_SEL_787	SOO	0X0	
2475	BUCK0	0X4034	html	BUCK0_REF_CFG_4	CFG_VD_CMP1_R	4	0	3:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_CFG_VD_CMP1_R_788	SOO	0X0	
2476	BUCK0	0X4034	html	BUCK0_REF_CFG_4	CFG_VD_CMP0_R	4	4	7:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_CFG_VD_CMP0_R_788	SOO	0X0	
2477	BUCK0	0X4035	html	BUCK0_REF_CFG_5	CFG_VD_CMP1_C	5	0	4:0	RW	F(X) = 305+21.4*X F FOR X IN [0:31]	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_CFG_VD_CMP1_C_789	SOO	0X0	
2478	BUCK0	0X4036	html	BUCK0_REF_CFG_6	CFG_VD_CMP0_C	5	0	4:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_CFG_VD_CMP0_C_790	SOO	0X0	
2479	BUCK0	0X4037	html	BUCK0_REF_CFG_7	CFG_VD_CMP0_TR	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_CFG_VD_CMP0_TR_791	SOO	0X0	
2480	BUCK0	0X4038	html	BUCK0_REF_CFG_8	CFG_VD_CMP1_TR	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_CFG_VD_CMP1_TR_792	SOO	0X0	
2481	BUCK0	0X4039	html	BUCK0_REF_CFG_9	CFG_GM_LL_SET	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_GM_LL_SET_793	SOO	0X6	
2482	BUCK0	0X4039	html	BUCK0_REF_CFG_9	CFG_GM_BIAS	3	5	7:5	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_CFG_GM_BIAS_793	SOO	0X5	
2483	BUCK0	0X403A	html	BUCK0_REF_CFG_10	CFG_GM_GAIN	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_GM_GAIN_794	SOO	0XF	
2484	BUCK0	0X403A	html	BUCK0_REF_CFG_10	CFG_GAIN_ADJUST_PWM3	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_GAIN_ADJUST_PWM3_794	SOO	0X4	
2485	BUCK0	0X403B	html	BUCK0_REF_CFG_11	CFG_MIRROR_RATIO5	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_MIRROR_RATIO5_795	SOO	0X3	
2486	BUCK0	0X403B	html	BUCK0_REF_CFG_11	CFG_SEL_SC_EA_CAS	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_SEL_SC_EA_CAS_795	SOO	0X0	
2487	BUCK0	0X403B	html	BUCK0_REF_CFG_11	CFG_MIRROR_RATIO3	3	4	6:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_MIRROR_RATIO3_795	SOO	0X3	
2488	BUCK0	0X403B	html	BUCK0_REF_CFG_11	CFG_SEL_PWM35_STARTUP_MODE	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_SEL_PWM35_STARTUP_MODE_795	SOO	0X0	
2489	BUCK0	0X403C	html	BUCK0_REF_CFG_12	CFG_MIRROR_RATIO1	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_MIRROR_RATIO1_796	SOO	0X4	
2490	BUCK0	0X403C	html	BUCK0_REF_CFG_12	CFG_IMAX_SET	5	3	7:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_IMAX_SET_796	SOO	0X8	
2491	BUCK0	0X403D	html	BUCK0_REF_CFG_13	CFG_EN_UVP_CMP	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_EN_UVP_CMP_797	SOO	0X1	
2492	BUCK0	0X403D	html	BUCK0_REF_CFG_13	CFG_EN_OVP_CMP	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_EN_OVP_CMP_797	SOO	0X1	
2493	BUCK0	0X403D	html	BUCK0_REF_CFG_13	CFG_PFM_OS_SET	5	3	7:3	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_CFG_PFM_OS_SET_797	SOO	0XE	
2494	BUCK0	0X403E	html	BUCK0_REF_CFG_14	CFG_EN_IMAX_ALARM_COMP	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_CFG_EN_IMAX_ALARM_COMP_798	SOO	0X1	
2495	BUCK0	0X403E	html	BUCK0_REF_CFG_14	CFG_EN_IMAX_ALARM_DAC	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_EN_IMAX_ALARM_DAC_798	SOO	0X1	
2496	BUCK0	0X403E	html	BUCK0_REF_CFG_14	CFG_PANIC_OS_SET	5	3	7:3	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_CFG_PANIC_OS_SET_798	SOO	0XE	
2497	BUCK0	0X403F	html	BUCK0_REF_CFG_15	CFG_OUVP_SET	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_OUVP_SET_799	SOO	0X0	
2498	BUCK0	0X403F	html	BUCK0_REF_CFG_15	CFG_SERVO_OS_SET	5	3	7:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_SERVO_OS_SET_799	SOO	0XC	
2499	BUCK0	0X4040	html	BUCK0_REF_CFG_16	CFG_SC_OS_SET	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_CFG_SC_OS_SET_800	SOO	0X0	
2500	BUCK0	0X4040	html	BUCK0_REF_CFG_16	CFG_IMAX_ALARM_SET	4	4	7:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_CFG_IMAX_ALARM_SET_800	SOO	0XC	
2501	BUCK0	0X4041	html	BUCK0_REF_CFG_17	CFG_SC_L_SET	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_SC_L_SET_801	SOO	0X0	
2502	BUCK0	0X4041	html	BUCK0_REF_CFG_17	CFG_SC_R0_TRIM	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_CFG_SC_R0_TRIM_801	SOO	0X0	
2503	BUCK0	0X4042	html	BUCK0_REF_CFG_18	CFG_STBY_IMAX_ALARM_DAC	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_STBY_IMAX_ALARM_DAC_802	SOO	0X1	
2504	BUCK0	0X4042	html	BUCK0_REF_CFG_18	CFG_UPSTATE0_SET	6	2	7:2	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_CFG_UPSTATE0_SET_802	SOO	0X1D	
2505	BUCK0	0X4043	html	BUCK0_REF_CFG_19	CFG_STBY_IMAX_ALARM_COMP	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_STBY_IMAX_ALARM_COMP_803	SOO	0X1	
2506	BUCK0	0X4043	html	BUCK0_REF_CFG_19	CFG_UPSTATE1_SET	6	2	7:2	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_CFG_UPSTATE1_SET_803	SOO	0X18	
2507	BUCK0	0X4044	html	BUCK0_REF_CFG_20	CFG_BLANK_IMAX_ABS	1	0	0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_CFG_BLANK_IMAX_ABS_804	SOO	0X1	
2508	BUCK0	0X4044	html	BUCK0_REF_CFG_20	CFG_BLANK_IMAX_ALARM	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_BLANK_IMAX_ALARM_804	SOO	0X0	
2509	BUCK0	0X4044	html	BUCK0_REF_CFG_20	CFG_DNSTATE0_SET	6	2	7:2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_DNSTATE0_SET_804	SOO	0XE	
2510	BUCK0	0X4045	html	BUCK0_REF_CFG_21	CFG_DNSTATE1_SET	6	2	7:2	RW	F(X) = 45+0.833*X UA FOR X IN [0:63]	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_CFG_DNSTATE1_SET_805	SOO	0X17	
2511	BUCK0	0X4046	html	BUCK0_REF_CFG_22	CFG_DNSTATE2_SET	6	2	7:2	RW	F(X) = 45+1.677*X UA FOR X IN [0:63]	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_CFG_DNSTATE2_SET_806	SOO	0X14	
2512	BUCK0	0X4047	html	BUCK0_REF_CFG_23	CFG_CAL_DAC_SET_1	8	0	7:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_CFG_CAL_DAC_SET_1_807	SOO	0X18	
2513	BUCK0	0X4048	html	BUCK0_REF_CFG_24	CFG_CAL_DAC_SET_3	8	0	7:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_CFG_CAL_DAC_SET_3_808	SOO	0X23	
2514	BUCK0	0X4049	html	BUCK0_REF_CFG_25	CFG_CAL_DAC_SET_5	8	0	7:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_CFG_CAL_DAC_SET_5_809	SOO	0X1E	
2515	BUCK0	0X404A	html	BUCK0_REF_CFG_26	I_TEST_EN	3	0	2:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2516	BUCK0	0X404A	html	BUCK0_REF_CFG_26	TEST_MODE_EN	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2517	BUCK0	0X404A	html	BUCK0_REF_CFG_26	CFG_EN_IREFV	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
2518	BUCK0	0X404A	html	BUCK0_REF_CFG_26	CFG_EN_IREF	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
2519	BUCK0	0X404A	html	BUCK0_REF_CFG_26	CFG_EN_VID	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
2520	BUCK0	0X404A	html	BUCK0_REF_CFG_26	CFG_EN_OS	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
2521	BUCK0	0X404B	html	BUCK0_REF_CFG_27	CFG_EN_VCOM	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
2522	BUCK0	0X404B	html	BUCK0_REF_CFG_27	CFG_EN_PFMPANIC_FBK	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
2523	BUCK0	0X404B	html	BUCK0_REF_CFG_27	CFG_EN_GM_LCLB	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
2524	BUCK0	0X404B	html	BUCK0_REF_CFG_27	CFG_EN_CLD_DAC	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
2525	BUCK0	0X404B	html	BUCK0_REF_CFG_27	CFG_EN_GM	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
2526	BUCK0	0X404B	html	BUCK0_REF_CFG_27	CFG_STBY_GM	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
2527	BUCK0	0X404B	html	BUCK0_REF_CFG_27	CFG_EN_GM_MIRROR	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
2528	BUCK0	0X404B	html	BUCK0_REF_CFG_27	CFG_STBY_GMM	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
2529	BUCK0	0X404C	html	BUCK0_REF_CFG_28	CFG_EN_SC	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
2530	BUCK0	0X404C	html	BUCK0_REF_CFG_28	CFG_EN_SC_OS	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
2531	BUCK0	0X404C	html	BUCK0_REF_CFG_28	CFG_EN_PANIC_COMP	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
2532	BUCK0	0X404C	html	BUCK0_REF_CFG_28	CFG_EN_PFM_COMP	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
2533	BUCK0	0X404C	html	BUCK0_REF_CFG_28	CFG_EN_UPSTATE0_COMP	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
2534	BUCK0	0X404C	html	BUCK0_REF_CFG_28	CFG_EN_UPSTATE1_COMP	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
2535	BUCK0	0X404C	html	BUCK0_REF_CFG_28	CFG_EN_DNSTATE1_COMP	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
2536	BUCK0	0X404C	html	BUCK0_REF_CFG_28	CFG_EN_DNSTATE2_COMP	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
2537	BUCK0	0X404D	html	BUCK0_REF_CFG_29	CFG_EN_UPSTATE0_DAC	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
2538	BUCK0	0X404D	html	BUCK0_REF_CFG_29	CFG_EN_UPSTATE1_DAC	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
2539	BUCK0	0X404D	html	BUCK0_REF_CFG_29	CFG_EN_DNSTATE1_DAC	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
2540	BUCK0	0X404D	html	BUCK0_REF_CFG_29	CFG_EN_DNSTATE2_DAC	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
2541	BUCK0	0X404D	html	BUCK0_REF_CFG_29	CFG_STBY_UPSTATE0_DAC	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
2542	BUCK0	0X404D	html	BUCK0_REF_CFG_29	CFG_STBY_UPSTATE1_DAC	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
2543	BUCK0	0X404D	html	BUCK0_REF_CFG_29	CFG_STBY_DNSTATE1_DAC	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
2544	BUCK0	0X404D	html	BUCK0_REF_CFG_29	CFG_STBY_DNSTATE2_DAC	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
2545	BUCK0	0X404E	html	BUCK0_REF_CFG_30	EN_RES_PD	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2546	BUCK0	0X404E	html	BUCK0_REF_CFG_30	EN_IDEM_MEAS	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2547	BUCK0	0X404E	html	BUCK0_REF_CFG_30	EN_RDAC_HZ	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2548	BUCK0	0X404E	html	BUCK0_REF_CFG_30	EN_VDAC_TEST	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2549	BUCK0	0X404E	html	BUCK0_REF_CFG_30	EN_VCTAT_TEST	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2550	BUCK0	0X404E	html	BUCK0_REF_CFG_30	TST_STBY_BYPASS	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2551	BUCK0	0X404F	html	BUCK0_REF_CFG_31	IDEM_REF_GTRIM	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_IDEM_REF_GTRIM_810	SOO	0X0	
2552	BUCK0	0X404F	html	BUCK0_REF_CFG_31	IDEM_REF_OTRIM	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_IDEM_REF_OTRIM_810	SOO	0X0	
2553	BUCK0	0X4050	html	BUCK0_REF_CFG_32	CFG_DN2_PWM1	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_DN2_PWM1_811	SOO	0X1	
2554	BUCK0	0X4050	html	BUCK0_REF_CFG_32	CFG_DN2_PWM1_SET	3	1	3:1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_DN2_PWM1_SET_811	SOO	0X2	
2555	BUCK0	0X4050	html	BUCK0_REF_CFG_32	CFG_EN_DN1_FULLRANGE	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_EN_DN1_FULLRANGE_811	SOO	0X1	
2556	BUCK0	0X4050	html	BUCK0_REF_CFG_32	CFG_PANIC_PWM1_OS	2	5	6:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_PANIC_PWM1_OS_811	SOO	0X2	
2557	BUCK0	0X4051	html	BUCK0_REF_CFG_33	CFG_GM_IOFF_TRIM	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_CFG_GM_IOFF_TRIM_812	SOO	0X12	
2558	BUCK0	0X4051	html	BUCK0_REF_CFG_33	DIS_GM_BST	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_DIS_GM_BST_812	SOO	0X0	
2559	BUCK0	0X4051	html	BUCK0_REF_CFG_33	EN_IMAX_LRANGE	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_EN_IMAX_LRANGE_812	SOO	0X0	
2560	BUCK0	0X4052	html	BUCK0_REF_CFG_34	CFG_GM_BOOST	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_GM_BOOST_813	SOO	0X3	
2561	BUCK0	0X4053	html	BUCK0_REF_CFG_35	CFG_GM_CLAMP	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_GM_CLAMP_814	SOO	0X1	
2562	BUCK0	0X4053	html	BUCK0_REF_CFG_35	CFG_IMAX_ALARM_EXT	1	3	3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_CFG_IMAX_ALARM_EXT_814	SOO	0X0	
2563	BUCK0	0X4053	html	BUCK0_REF_CFG_35	CFG_IMAX_ABS_THR_SET	4	4	7:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_CFG_IMAX_ABS_THR_SET_814	SOO	0XA	
2564	BUCK0	0X4054	html	BUCK0_REF_CFG_36	CFG_IN_PWM_STARTUP_SET	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_IN_PWM_STARTUP_SET_815	SOO	0X0	
2565	BUCK0	0X4055	html	BUCK0_REF_CFG_37	OTP_SPARE3	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_OTP_SPARE3_816	SOO	0X0	
2566	BUCK0	0X4056	html	BUCK0_REF_CFG_38	VCOMMON_DEBUG_OFFSET	7	0	6:0	RW	F(X) = 400+(63-X)*3.125 MV FOR X IN [0:127]	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2567	BUCK0	0X4057	html	BUCK0_REF_CFG_39	IMAX_ALARM_OFFSET_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_IMAX_ALARM_OFFSET_TRIM_817	SOO	0X4	
2568	BUCK0	0X4057	html	BUCK0_REF_CFG_39	IMAX_ABS_THR_TRIM	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_IMAX_ABS_THR_TRIM_817	SOO	0XC	
2569	BUCK0	0X4058	html	BUCK0_REF_CFG_40	PWM_STUP_OFFSET	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_PWM_STUP_OFFSET_818	SOO	0X4	
2570	BUCK0	0X4058	html	BUCK0_REF_CFG_40	CFG_OT_GAIN_TR	5	3	7:3	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_CFG_OT_GAIN_TR_818	SOO	0XF	
2571	BUCK0	0X4059	html	BUCK0_REF_CFG_41	CFG_VDROOP0_VID_BAND0	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_CFG_VDROOP0_VID_BAND0_819	SOO	0X0	
2572	BUCK0	0X405A	html	BUCK0_REF_CFG_42	CFG_VDROOP0_VID_BAND1	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_CFG_VDROOP0_VID_BAND1_820	SOO	0X0	
2573	BUCK0	0X405B	html	BUCK0_REF_CFG_43	CFG_VDROOP0_VID_BAND2	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_CFG_VDROOP0_VID_BAND2_821	SOO	0X0	
2574	BUCK0	0X405C	html	BUCK0_REF_CFG_44	CFG_VDROOP0_VID_BAND3	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_CFG_VDROOP0_VID_BAND3_822	SOO	0X0	
2575	BUCK0	0X405D	html	BUCK0_REF_CFG_45	CFG_VDROOP1_VID_BAND0	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_CFG_VDROOP1_VID_BAND0_823	SOO	0X0	
2576	BUCK0	0X405E	html	BUCK0_REF_CFG_46	CFG_VDROOP1_VID_BAND1	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_CFG_VDROOP1_VID_BAND1_824	SOO	0X0	
2577	BUCK0	0X405F	html	BUCK0_REF_CFG_47	CFG_VDROOP1_VID_BAND2	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_CFG_VDROOP1_VID_BAND2_825	SOO	0X0	
2578	BUCK0	0X4060	html	BUCK0_REF_CFG_48	CFG_VDROOP1_VID_BAND3	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_CFG_VDROOP1_VID_BAND3_826	SOO	0X0	
2579	BUCK0	0X4061	html	BUCK0_REF_CFG_49	CFG_VDROOP0_THR0	5	0	4:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_CFG_VDROOP0_THR0_827	SOO	0X0	
2580	BUCK0	0X4062	html	BUCK0_REF_CFG_50	CFG_VDROOP0_THR1	5	0	4:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_CFG_VDROOP0_THR1_828	SOO	0X0	
2581	BUCK0	0X4063	html	BUCK0_REF_CFG_51	CFG_VDROOP0_THR2	5	0	4:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_CFG_VDROOP0_THR2_829	SOO	0X0	
2582	BUCK0	0X4064	html	BUCK0_REF_CFG_52	CFG_VDROOP0_THR3	5	0	4:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_CFG_VDROOP0_THR3_830	SOO	0X0	
2583	BUCK0	0X4065	html	BUCK0_REF_CFG_53	CFG_VDROOP1_THR0	5	0	4:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_CFG_VDROOP1_THR0_831	SOO	0X0	
2584	BUCK0	0X4066	html	BUCK0_REF_CFG_54	CFG_VDROOP1_THR1	5	0	4:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_CFG_VDROOP1_THR1_832	SOO	0X0	
2585	BUCK0	0X4067	html	BUCK0_REF_CFG_56	CFG_VDROOP1_THR2	5	0	4:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_CFG_VDROOP1_THR2_833	SOO	0X0	
2586	BUCK0	0X4068	html	BUCK0_REF_CFG_57	CFG_VDROOP1_THR3	5	0	4:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_CFG_VDROOP1_THR3_834	SOO	0X0	
2587	BUCK0	0X4069	html	BUCK0_REF_CFG_58	CFG_UP_STEP	4	0	3:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_CFG_UP_STEP_835	SOO	0X0	
2588	BUCK0	0X4069	html	BUCK0_REF_CFG_58	CFG_DN_STEP	4	4	7:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_CFG_DN_STEP_835	SOO	0X0	
2589	BUCK0	0X406A	html	BUCK0_REF_CFG_59	CFG_SET_TRIG7T0	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_CFG_SET_TRIG7T0_836	SOO	0X0	
2590	BUCK0	0X406B	html	BUCK0_REF_CFG_60	CFG_CLEAR_TRIG7T0	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_CFG_CLEAR_TRIG7T0_837	SOO	0X0	
2591	BUCK0	0X406C	html	BUCK0_REF_CFG_61	CFG_SET_TRIG11T8	4	0	3:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_CFG_SET_TRIG11T8_838	SOO	0X0	
2592	BUCK0	0X406C	html	BUCK0_REF_CFG_61	CFG_CLEAR_TRIG11T8	4	4	7:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_CFG_CLEAR_TRIG11T8_838	SOO	0X0	
2593	BUCK0	0X406D	html	BUCK0_REF_CFG_62	OTP_SPARE1	1	0	0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_OTP_SPARE1_839	SOO	0X0	
2594	BUCK0	0X406D	html	BUCK0_REF_CFG_62	OTP_SPARE2	1	1	1	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_OTP_SPARE2_839	SOO	0X1	
2595	BUCK0	0X406D	html	BUCK0_REF_CFG_62	EN_LP_OT_COMP	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_EN_LP_OT_COMP_839	SOO	0X1	
2596	BUCK0	0X406D	html	BUCK0_REF_CFG_62	EN_IMAX_ABS_COMP	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_EN_IMAX_ABS_COMP_839	SOO	0X0	
2597	BUCK0	0X406D	html	BUCK0_REF_CFG_62	CFG_SC_RDAC_CLAMP_TR	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_CFG_SC_RDAC_CLAMP_TR_839	SOO	0X8	
2598	BUCK0	0X406E	html	BUCK0_REF_CFG_63	CFG_OT_WARN_TR	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_CFG_OT_WARN_TR_840	SOO	0X10	
2599	BUCK0	0X406E	html	BUCK0_REF_CFG_63	CFG_OT_IDAC_TR	3	5	7:5	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_CFG_OT_IDAC_TR_840	SOO	0X4	
2600	BUCK0	0X406F	html	BUCK0_REF_CFG_64	CFG_OT_ABS_TR	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_CFG_OT_ABS_TR_841	SOO	0X10	
2601	BUCK0	0X4070	html	BUCK0_LP_CFG_0	CFG_ENABLE_LP	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_ENABLE_LP_842	SOO	0X1	
2602	BUCK0	0X4071	html	BUCK0_LP_CFG_1	CFG_ISOFT_START	4	0	3:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK0_CFG_ISOFT_START_843	SOO	0X4	
2603	BUCK0	0X4071	html	BUCK0_LP_CFG_1	CFG_FAST_STARTUP_CURRENT_LIMIT	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_CFG_FAST_STARTUP_CURRENT_LIMIT_843	SOO	0XC	
2604	BUCK0	0X4072	html	BUCK0_LP_CFG_2	TR_CSA_GAIN	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_TR_CSA_GAIN_844	SOO	0X0	
2605	BUCK0	0X4072	html	BUCK0_LP_CFG_2	TR_LS_CS_OS	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_TR_LS_CS_OS_844	SOO	0X7	
2606	BUCK0	0X4073	html	BUCK0_LP_CFG_3	CFG_INEG_LIMIT_SET	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_INEG_LIMIT_SET_845	SOO	0X4	
2607	BUCK0	0X4073	html	BUCK0_LP_CFG_3	TR_LSON_BLANK	2	6	7:6	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_TR_LSON_BLANK_845	SOO	0X2	
2608	BUCK0	0X4074	html	BUCK0_LP_CFG_4	CFG_HS_ILIM_SET	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_CFG_HS_ILIM_SET_846	SOO	0X0	
2609	BUCK0	0X4074	html	BUCK0_LP_CFG_4	CFG_CSA_OUT_HIGH_LSOFF	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_CSA_OUT_HIGH_LSOFF_846	SOO	0X1	
2610	BUCK0	0X4074	html	BUCK0_LP_CFG_4	CFG_HS_ILIM_DISABLE	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_HS_ILIM_DISABLE_846	SOO	0X1	
2611	BUCK0	0X4075	html	BUCK0_LP_CFG_5	CFG_HS_ILIM_TRIM	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_CFG_HS_ILIM_TRIM_847	SOO	0X0	
2612	BUCK0	0X4075	html	BUCK0_LP_CFG_5	TR_LSOFF_BLANK	2	6	7:6	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_TR_LSOFF_BLANK_847	SOO	0X1	
2613	BUCK0	0X4076	html	BUCK0_LP_CFG_6	TR_ZD_OS	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_TR_ZD_OS_848	SOO	0X6	
2614	BUCK0	0X4076	html	BUCK0_LP_CFG_6	CFG_CS_LS_ON_DLY	3	5	7:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_CS_LS_ON_DLY_848	SOO	0X0	
2615	BUCK0	0X4077	html	BUCK0_LP_CFG_7	CFG_LP_FREQ_SEL	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_LP_FREQ_SEL_849	SOO	0X3	
2616	BUCK0	0X4077	html	BUCK0_LP_CFG_7	CFG_CSA_OS_SET_LOW	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_CSA_OS_SET_LOW_849	SOO	0X1	
2617	BUCK0	0X4078	html	BUCK0_LP_CFG_8	TR_LP_FREQ	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_TR_LP_FREQ_850	SOO	0X31	
2618	BUCK0	0X4078	html	BUCK0_LP_CFG_8	CFG_FLOCK_EN	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_FLOCK_EN_850	SOO	0X1	
2619	BUCK0	0X4078	html	BUCK0_LP_CFG_8	CFG_TON_START	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_TON_START_850	SOO	0X0	
2620	BUCK0	0X4079	html	BUCK0_LP_CFG_9	TR_LP_TON_DEL	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_TR_LP_TON_DEL_851	SOO	0X6	
2621	BUCK0	0X4079	html	BUCK0_LP_CFG_9	TR_HSON_BLANK	2	6	7:6	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_TR_HSON_BLANK_851	SOO	0X0	
2622	BUCK0	0X407A	html	BUCK0_LP_CFG_10	CFG_LS_ROW_EN	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_LS_ROW_EN_852	SOO	0XFF	
2623	BUCK0	0X407B	html	BUCK0_LP_CFG_11	CFG_HS_ROW_EN	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_HS_ROW_EN_853	SOO	0XFF	
2624	BUCK0	0X407C	html	BUCK0_LP_CFG_12	CFG_HS_PREDRV_PUN_STR	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_HS_PREDRV_PUN_STR_854	SOO	0XF	
2625	BUCK0	0X407C	html	BUCK0_LP_CFG_12	CFG_CSA_CAP_SET	3	5	7:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_CSA_CAP_SET_854	SOO	0X2	
2626	BUCK0	0X407D	html	BUCK0_LP_CFG_13	CFG_DTC_LX_RISE_SEL	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_DTC_LX_RISE_SEL_855	SOO	0X0	
2627	BUCK0	0X407D	html	BUCK0_LP_CFG_13	CFG_DTC_LX_FALL_SEL	2	2	3:2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_DTC_LX_FALL_SEL_855	SOO	0X0	
2628	BUCK0	0X407D	html	BUCK0_LP_CFG_13	CFG_ZCD_SYS_OS_MODE	2	4	5:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_ZCD_SYS_OS_MODE_855	SOO	0X0	
2629	BUCK0	0X407D	html	BUCK0_LP_CFG_13	CFG_ZCD_OS_AZCAL_EN	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_ZCD_OS_AZCAL_EN_855	SOO	0X1	
2630	BUCK0	0X407E	html	BUCK0_LP_CFG_14	CFG_ZVS_EN	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_ZVS_EN_856	SOO	0X0	
2631	BUCK0	0X407E	html	BUCK0_LP_CFG_14	CFG_ZVS_REL_DEL	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_ZVS_REL_DEL_856	SOO	0XF	
2632	BUCK0	0X407F	html	BUCK0_LP_CFG_15	CFG_LP_SC_TR	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_CFG_LP_SC_TR_857	SOO	0X20	
2633	BUCK0	0X407F	html	BUCK0_LP_CFG_15	CFG_EN_LP_SC	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_EN_LP_SC_857	SOO	0X1	
2634	BUCK0	0X407F	html	BUCK0_LP_CFG_15	CFG_EN_LP_SC_MODE	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_EN_LP_SC_MODE_857	SOO	0X1	
2635	BUCK0	0X4083	html	BUCK0_LP_CFG_19	DTB_EN	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2636	BUCK0	0X4083	html	BUCK0_LP_CFG_19	DTB_SEL	3	1	3:1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2637	BUCK0	0X4084	html	BUCK0_LP_CFG_20	TEST_BYPASS_EN	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2638	BUCK0	0X4084	html	BUCK0_LP_CFG_20	TEST_FORCE_LX	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2639	BUCK0	0X4084	html	BUCK0_LP_CFG_20	TEST_FORCE_EN	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2640	BUCK0	0X4084	html	BUCK0_LP_CFG_20	TEST_FORCE_PWM	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2641	BUCK0	0X4084	html	BUCK0_LP_CFG_20	TEST_BYPASS_SEL	2	4	5:4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2642	BUCK0	0X4084	html	BUCK0_LP_CFG_20	TEST_EN_SC	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2643	BUCK0	0X4084	html	BUCK0_LP_CFG_20	TEST_BYPASS_DCM	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2644	BUCK0	0X4085	html	BUCK0_LP_CFG_21	I_TEST_SWITCH_EN	2	0	1:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2645	BUCK0	0X4085	html	BUCK0_LP_CFG_21	TEST_RON_ATB	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2646	BUCK0	0X4085	html	BUCK0_LP_CFG_21	TEST_EN_HS_ILIM	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2647	BUCK0	0X4085	html	BUCK0_LP_CFG_21	TEST_EN_TON	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2648	BUCK0	0X4085	html	BUCK0_LP_CFG_21	CFG_LP_EN_SELFOSC	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2649	BUCK0	0X4085	html	BUCK0_LP_CFG_21	TEST_EN_ZCD	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2650	BUCK0	0X4085	html	BUCK0_LP_CFG_21	TEST_EN_CSA	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2651	BUCK0	0X4086	html	BUCK0_LP_CFG_22	CFG_LP_SC_OS_TR	3	0	2:0	RW	NA	FALSE	T	FALSE	TRUE	trim	OTP_BUCK0_CFG_LP_SC_OS_TR_858	SOO	0X4	
2652	BUCK0	0X4086	html	BUCK0_LP_CFG_22	CFG_LP_SC_GAIN	3	4	6:4	RW	NA	TRUE	C	FALSE	TRUE	design	OTP_BUCK0_CFG_LP_SC_GAIN_858	SOO	0X2	
2653	BUCK0	0X4086	html	BUCK0_LP_CFG_22	CFG_LP_COMP_GAIN	1	7	7	RW	NA	TRUE	C	FALSE	TRUE	design	OTP_BUCK0_CFG_LP_COMP_GAIN_858	SOO	0X0	
2654	BUCK0	0X4087	html	BUCK0_LP_CFG_23	CFG_I2V_TR	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_CFG_I2V_TR_859	SOO	0XB	
2655	BUCK0	0X4087	html	BUCK0_LP_CFG_23	DIS_PWM_ZXC	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_DIS_PWM_ZXC_859	SOO	0X0	
2656	BUCK0	0X4087	html	BUCK0_LP_CFG_23	CFG_VTUNE_LOW	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_VTUNE_LOW_859	SOO	0X0	
2657	BUCK0	0X4088	html	BUCK0_LP_CFG_24	TM_CC_COMP_RES	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_TM_CC_COMP_RES_860	SOO	0X0	
2658	BUCK0	0X4088	html	BUCK0_LP_CFG_24	CFG_ATB_EXTENSION_SEL	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_ATB_EXTENSION_SEL_860	SOO	0X1	
2659	BUCK0	0X4088	html	BUCK0_LP_CFG_24	OTP_SPARE	6	2	7:2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_OTP_SPARE_860	SOO	0X0	
2660	BUCK0	0X4089	html	BUCK0_LP_CFG_25	OTP_SPARE2	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_OTP_SPARE2_861	SOO	0X0	
2661	BUCK0	0X4090	html	BUCK0_HP1_CFG_0	CFG_EN_HP	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_EN_HP_862	SOO	0X1	
2662	BUCK0	0X4090	html	BUCK0_HP1_CFG_0	CFG_SC_EN_220NH	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_SC_EN_220NH_862	SOO	0X0	
2663	BUCK0	0X4090	html	BUCK0_HP1_CFG_0	CFG_HS_ILIM_POS_UP_SET	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_HS_ILIM_POS_UP_SET_862	SOO	0X0	
2664	BUCK0	0X4090	html	BUCK0_HP1_CFG_0	CFG_CC_BLK_SET	2	3	4:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_CC_BLK_SET_862	SOO	0X0	
2665	BUCK0	0X4090	html	BUCK0_HP1_CFG_0	CFG_WIDTH_SEL	2	5	6:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_WIDTH_SEL_862	SOO	0X0	
2666	BUCK0	0X4090	html	BUCK0_HP1_CFG_0	CFG_VE_RST_EN	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_VE_RST_EN_862	SOO	0X0	
2667	BUCK0	0X4091	html	BUCK0_HP1_CFG_1	CFG_LS_NILIM_SET	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_CFG_LS_NILIM_SET_863	SOO	0X14	
2668	BUCK0	0X4091	html	BUCK0_HP1_CFG_1	CFG_LS_CS_SWITCH_EN	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_LS_CS_SWITCH_EN_863	SOO	0X1	
2669	BUCK0	0X4091	html	BUCK0_HP1_CFG_1	CFG_PWM_1SHOT_SEL_SPARE	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_PWM_1SHOT_SEL_SPARE_863	SOO	0X0	
2670	BUCK0	0X4092	html	BUCK0_HP1_CFG_2	CFG_CS_OS_TRIM	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_CFG_CS_OS_TRIM_864	SOO	0XE	
2671	BUCK0	0X4092	html	BUCK0_HP1_CFG_2	CFG_CS_GAIN_TRIM	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_CFG_CS_GAIN_TRIM_864	SOO	0X0	
2672	BUCK0	0X4093	html	BUCK0_HP1_CFG_3	CFG_LS_BLK_SET	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_LS_BLK_SET_865	SOO	0X0	
2673	BUCK0	0X4093	html	BUCK0_HP1_CFG_3	CFG_ZD_TRIM	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_CFG_ZD_TRIM_865	SOO	0X0	
2674	BUCK0	0X4094	html	BUCK0_HP1_CFG_4	IADC_OS_TRIM	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_IADC_OS_TRIM_866	SOO	0X0	
2675	BUCK0	0X4094	html	BUCK0_HP1_CFG_4	CFG_PWM_1SHOT_SEL	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_PWM_1SHOT_SEL_866	SOO	0X3	
2676	BUCK0	0X4095	html	BUCK0_HP1_CFG_5	CFG_SC_OFFSET_SET	6	0	5:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_SC_OFFSET_SET_867	SOO	0X30	
2677	BUCK0	0X4095	html	BUCK0_HP1_CFG_5	CFG_SC_EN_1U	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_SC_EN_1U_867	SOO	0X0	
2678	BUCK0	0X4096	html	BUCK0_HP1_CFG_6	CFG_SC_TRIM	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_CFG_SC_TRIM_868	SOO	0X18	
2679	BUCK0	0X4096	html	BUCK0_HP1_CFG_6	CFG_DENOTCH_SEL	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_DENOTCH_SEL_868	SOO	0X0	
2680	BUCK0	0X4097	html	BUCK0_HP1_CFG_7	CFG_HS_ILIM_POS_SET	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_CFG_HS_ILIM_POS_SET_869	SOO	0X0	
2681	BUCK0	0X4097	html	BUCK0_HP1_CFG_7	ILIM_NEG_PWM_EN	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_ILIM_NEG_PWM_EN_869	SOO	0X0	
2682	BUCK0	0X4097	html	BUCK0_HP1_CFG_7	ILIM_POS_PWM_EN	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_ILIM_POS_PWM_EN_869	SOO	0X1	
2683	BUCK0	0X4098	html	BUCK0_HP1_CFG_8	CFG_HS_ILIM_NEG_SET	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_HS_ILIM_NEG_SET_870	SOO	0X0	
2684	BUCK0	0X4098	html	BUCK0_HP1_CFG_8	CFG_HS_BLK_SET	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_HS_BLK_SET_870	SOO	0X0	
2685	BUCK0	0X409A	html	BUCK0_HP1_CFG_10	CFG_LS_ROW_EN	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_LS_ROW_EN_871	SOO	0XFF	
2686	BUCK0	0X409B	html	BUCK0_HP1_CFG_11	CFG_HS_ROW_EN	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_HS_ROW_EN_872	SOO	0XFF	
2687	BUCK0	0X409C	html	BUCK0_HP1_CFG_12	CFG_HS_PREDRV_PUN_STR	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_HS_PREDRV_PUN_STR_873	SOO	0XF	
2688	BUCK0	0X409C	html	BUCK0_HP1_CFG_12	CFG_CSA_CAP_SET	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_CSA_CAP_SET_873	SOO	0X4	
2689	BUCK0	0X409E	html	BUCK0_HP1_CFG_14	CFG_DTC_LX_RISE_SEL	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_DTC_LX_RISE_SEL_874	SOO	0X3	
2690	BUCK0	0X409E	html	BUCK0_HP1_CFG_14	CFG_DTC_LX_FALL_SEL	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_DTC_LX_FALL_SEL_874	SOO	0X3	
2691	BUCK0	0X409F	html	BUCK0_HP1_CFG_15	CFG_ZVS_EN	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_ZVS_EN_875	SOO	0X0	
2692	BUCK0	0X409F	html	BUCK0_HP1_CFG_15	CFG_ZVS_REL_DEL	4	1	4:1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_ZVS_REL_DEL_875	SOO	0XF	
2693	BUCK0	0X409F	html	BUCK0_HP1_CFG_15	CFG_MIR_GAIN	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_MIR_GAIN_875	SOO	0X0	
2694	BUCK0	0X40A0	html	BUCK0_HP1_CFG_16	OTP_SPARE0	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_OTP_SPARE0_876	SOO	0X0	
2695	BUCK0	0X40A1	html	BUCK0_HP1_CFG_17	OTP_SPARE1	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_OTP_SPARE1_877	SOO	0X0	
2696	BUCK0	0X40A3	html	BUCK0_HP1_CFG_19	BIAS_EN_SEL	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2697	BUCK0	0X40A3	html	BUCK0_HP1_CFG_19	BIAS_EN_EXT	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2698	BUCK0	0X40A3	html	BUCK0_HP1_CFG_19	TEST_EN_CS	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2699	BUCK0	0X40A3	html	BUCK0_HP1_CFG_19	TEST_CS_LS_EN_SEL	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2700	BUCK0	0X40A3	html	BUCK0_HP1_CFG_19	TEST_SET_ZD_LOW	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2701	BUCK0	0X40A3	html	BUCK0_HP1_CFG_19	TEST_SET_NILIM_LOW	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2702	BUCK0	0X40A3	html	BUCK0_HP1_CFG_19	TEST_CS_LS_ON_BYPASS	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2703	BUCK0	0X40A3	html	BUCK0_HP1_CFG_19	TEST_EN_HS_ILIM	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2704	BUCK0	0X40A4	html	BUCK0_HP1_CFG_20	HS_ILIM_EN_SEL	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2705	BUCK0	0X40A4	html	BUCK0_HP1_CFG_20	SET_HS_ILIM_LOW	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2706	BUCK0	0X40A4	html	BUCK0_HP1_CFG_20	TEST_EN_SC	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2707	BUCK0	0X40A4	html	BUCK0_HP1_CFG_20	TEST_SC_EN_SEL	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2708	BUCK0	0X40A4	html	BUCK0_HP1_CFG_20	TEST_SC_RST_SEL	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2709	BUCK0	0X40A4	html	BUCK0_HP1_CFG_20	TEST_EN_CC	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2710	BUCK0	0X40A4	html	BUCK0_HP1_CFG_20	TEST_CC_EN_SEL	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2711	BUCK0	0X40A5	html	BUCK0_HP1_CFG_21	TEST_BYPASS_EN	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2712	BUCK0	0X40A5	html	BUCK0_HP1_CFG_21	TEST_FORCE_LX	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2713	BUCK0	0X40A5	html	BUCK0_HP1_CFG_21	TEST_FORCE_EN	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2714	BUCK0	0X40A5	html	BUCK0_HP1_CFG_21	TEST_FORCE_PWM	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2715	BUCK0	0X40A5	html	BUCK0_HP1_CFG_21	TEST_BYPASS_SEL	2	4	5:4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2716	BUCK0	0X40A5	html	BUCK0_HP1_CFG_21	CFG_PWM_PWRTILE_ENABLE	2	6	7:6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X3	
2717	BUCK0	0X40A6	html	BUCK0_HP1_CFG_22	I_TEST_SWITCH_EN	3	0	2:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2718	BUCK0	0X40A6	html	BUCK0_HP1_CFG_22	TEST_DTBO_PWM	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2719	BUCK0	0X40A6	html	BUCK0_HP1_CFG_22	DTB_EN	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2720	BUCK0	0X40A6	html	BUCK0_HP1_CFG_22	DTB_SEL	3	5	7:5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2721	BUCK0	0X40A7	html	BUCK0_HP1_CFG_23	LX_SNS_EN	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2722	BUCK0	0X40A8	html	BUCK0_HP2_CFG_0	CFG_EN_HP	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_EN_HP_878	SOO	0X1	
2723	BUCK0	0X40A8	html	BUCK0_HP2_CFG_0	CFG_SC_EN_220NH	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_SC_EN_220NH_878	SOO	0X0	
2724	BUCK0	0X40A8	html	BUCK0_HP2_CFG_0	CFG_HS_ILIM_POS_UP_SET	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_HS_ILIM_POS_UP_SET_878	SOO	0X0	
2725	BUCK0	0X40A8	html	BUCK0_HP2_CFG_0	CFG_CC_BLK_SET	2	3	4:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_CC_BLK_SET_878	SOO	0X0	
2726	BUCK0	0X40A8	html	BUCK0_HP2_CFG_0	CFG_WIDTH_SEL	2	5	6:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_WIDTH_SEL_878	SOO	0X0	
2727	BUCK0	0X40A8	html	BUCK0_HP2_CFG_0	CFG_VE_RST_EN	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_VE_RST_EN_878	SOO	0X0	
2728	BUCK0	0X40A9	html	BUCK0_HP2_CFG_1	CFG_LS_NILIM_SET	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_CFG_LS_NILIM_SET_879	SOO	0X14	
2729	BUCK0	0X40A9	html	BUCK0_HP2_CFG_1	CFG_LS_CS_SWITCH_EN	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_LS_CS_SWITCH_EN_879	SOO	0X1	
2730	BUCK0	0X40A9	html	BUCK0_HP2_CFG_1	CFG_PWM_1SHOT_SEL_SPARE	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_PWM_1SHOT_SEL_SPARE_879	SOO	0X0	
2731	BUCK0	0X40AA	html	BUCK0_HP2_CFG_2	CFG_CS_OS_TRIM	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_CFG_CS_OS_TRIM_880	SOO	0XE	
2732	BUCK0	0X40AA	html	BUCK0_HP2_CFG_2	CFG_CS_GAIN_TRIM	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_CFG_CS_GAIN_TRIM_880	SOO	0X0	
2733	BUCK0	0X40AB	html	BUCK0_HP2_CFG_3	CFG_LS_BLK_SET	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_LS_BLK_SET_881	SOO	0X0	
2734	BUCK0	0X40AB	html	BUCK0_HP2_CFG_3	CFG_ZD_TRIM	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_CFG_ZD_TRIM_881	SOO	0X0	
2735	BUCK0	0X40AC	html	BUCK0_HP2_CFG_4	IADC_OS_TRIM	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_IADC_OS_TRIM_882	SOO	0X0	
2736	BUCK0	0X40AC	html	BUCK0_HP2_CFG_4	CFG_PWM_1SHOT_SEL	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_PWM_1SHOT_SEL_882	SOO	0X3	
2737	BUCK0	0X40AD	html	BUCK0_HP2_CFG_5	CFG_SC_OFFSET_SET	6	0	5:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_SC_OFFSET_SET_883	SOO	0X30	
2738	BUCK0	0X40AD	html	BUCK0_HP2_CFG_5	CFG_SC_EN_1U	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_SC_EN_1U_883	SOO	0X0	
2739	BUCK0	0X40AE	html	BUCK0_HP2_CFG_6	CFG_SC_TRIM	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_CFG_SC_TRIM_884	SOO	0X18	
2740	BUCK0	0X40AE	html	BUCK0_HP2_CFG_6	CFG_DENOTCH_SEL	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_DENOTCH_SEL_884	SOO	0X0	
2741	BUCK0	0X40AF	html	BUCK0_HP2_CFG_7	CFG_HS_ILIM_POS_SET	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_CFG_HS_ILIM_POS_SET_885	SOO	0X0	
2742	BUCK0	0X40AF	html	BUCK0_HP2_CFG_7	ILIM_NEG_PWM_EN	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_ILIM_NEG_PWM_EN_885	SOO	0X0	
2743	BUCK0	0X40AF	html	BUCK0_HP2_CFG_7	ILIM_POS_PWM_EN	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_ILIM_POS_PWM_EN_885	SOO	0X1	
2744	BUCK0	0X40B0	html	BUCK0_HP2_CFG_8	CFG_HS_ILIM_NEG_SET	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_HS_ILIM_NEG_SET_886	SOO	0X0	
2745	BUCK0	0X40B0	html	BUCK0_HP2_CFG_8	CFG_HS_BLK_SET	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_HS_BLK_SET_886	SOO	0X0	
2746	BUCK0	0X40B2	html	BUCK0_HP2_CFG_10	CFG_LS_ROW_EN	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_LS_ROW_EN_887	SOO	0XFF	
2747	BUCK0	0X40B3	html	BUCK0_HP2_CFG_11	CFG_HS_ROW_EN	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_HS_ROW_EN_888	SOO	0XFF	
2748	BUCK0	0X40B4	html	BUCK0_HP2_CFG_12	CFG_HS_PREDRV_PUN_STR	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_HS_PREDRV_PUN_STR_889	SOO	0XF	
2749	BUCK0	0X40B4	html	BUCK0_HP2_CFG_12	CFG_CSA_CAP_SET	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_CSA_CAP_SET_889	SOO	0X4	
2750	BUCK0	0X40B6	html	BUCK0_HP2_CFG_14	CFG_DTC_LX_RISE_SEL	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_DTC_LX_RISE_SEL_890	SOO	0X3	
2751	BUCK0	0X40B6	html	BUCK0_HP2_CFG_14	CFG_DTC_LX_FALL_SEL	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_DTC_LX_FALL_SEL_890	SOO	0X3	
2752	BUCK0	0X40B7	html	BUCK0_HP2_CFG_15	CFG_ZVS_EN	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_ZVS_EN_891	SOO	0X0	
2753	BUCK0	0X40B7	html	BUCK0_HP2_CFG_15	CFG_ZVS_REL_DEL	4	1	4:1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_ZVS_REL_DEL_891	SOO	0XF	
2754	BUCK0	0X40B7	html	BUCK0_HP2_CFG_15	CFG_MIR_GAIN	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_MIR_GAIN_891	SOO	0X0	
2755	BUCK0	0X40B8	html	BUCK0_HP2_CFG_16	OTP_SPARE0	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_OTP_SPARE0_892	SOO	0X0	
2756	BUCK0	0X40B9	html	BUCK0_HP2_CFG_17	OTP_SPARE1	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_OTP_SPARE1_893	SOO	0X0	
2757	BUCK0	0X40BB	html	BUCK0_HP2_CFG_19	BIAS_EN_SEL	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2758	BUCK0	0X40BB	html	BUCK0_HP2_CFG_19	BIAS_EN_EXT	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2759	BUCK0	0X40BB	html	BUCK0_HP2_CFG_19	TEST_EN_CS	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2760	BUCK0	0X40BB	html	BUCK0_HP2_CFG_19	TEST_CS_LS_EN_SEL	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2761	BUCK0	0X40BB	html	BUCK0_HP2_CFG_19	TEST_SET_ZD_LOW	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2762	BUCK0	0X40BB	html	BUCK0_HP2_CFG_19	TEST_SET_NILIM_LOW	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2763	BUCK0	0X40BB	html	BUCK0_HP2_CFG_19	TEST_CS_LS_ON_BYPASS	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2764	BUCK0	0X40BB	html	BUCK0_HP2_CFG_19	TEST_EN_HS_ILIM	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2765	BUCK0	0X40BC	html	BUCK0_HP2_CFG_20	HS_ILIM_EN_SEL	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2766	BUCK0	0X40BC	html	BUCK0_HP2_CFG_20	SET_HS_ILIM_LOW	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2767	BUCK0	0X40BC	html	BUCK0_HP2_CFG_20	TEST_EN_SC	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2768	BUCK0	0X40BC	html	BUCK0_HP2_CFG_20	TEST_SC_EN_SEL	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2769	BUCK0	0X40BC	html	BUCK0_HP2_CFG_20	TEST_SC_RST_SEL	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2770	BUCK0	0X40BC	html	BUCK0_HP2_CFG_20	TEST_EN_CC	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2771	BUCK0	0X40BC	html	BUCK0_HP2_CFG_20	TEST_CC_EN_SEL	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2772	BUCK0	0X40BD	html	BUCK0_HP2_CFG_21	TEST_BYPASS_EN	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2773	BUCK0	0X40BD	html	BUCK0_HP2_CFG_21	TEST_FORCE_LX	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2774	BUCK0	0X40BD	html	BUCK0_HP2_CFG_21	TEST_FORCE_EN	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2775	BUCK0	0X40BD	html	BUCK0_HP2_CFG_21	TEST_FORCE_PWM	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2776	BUCK0	0X40BD	html	BUCK0_HP2_CFG_21	TEST_BYPASS_SEL	2	4	5:4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2777	BUCK0	0X40BD	html	BUCK0_HP2_CFG_21	CFG_PWM_PWRTILE_ENABLE	2	6	7:6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X3	
2778	BUCK0	0X40BE	html	BUCK0_HP2_CFG_22	I_TEST_SWITCH_EN	3	0	2:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2779	BUCK0	0X40BE	html	BUCK0_HP2_CFG_22	TEST_DTBO_PWM	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2780	BUCK0	0X40BE	html	BUCK0_HP2_CFG_22	DTB_EN	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2781	BUCK0	0X40BE	html	BUCK0_HP2_CFG_22	DTB_SEL	3	5	7:5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2782	BUCK0	0X40BF	html	BUCK0_HP2_CFG_23	LX_SNS_EN	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2783	BUCK0	0X40C0	html	BUCK0_HP3_CFG_0	CFG_EN_HP	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_EN_HP_894	SOO	0X1	
2784	BUCK0	0X40C0	html	BUCK0_HP3_CFG_0	CFG_SC_EN_220NH	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_SC_EN_220NH_894	SOO	0X0	
2785	BUCK0	0X40C0	html	BUCK0_HP3_CFG_0	CFG_HS_ILIM_POS_UP_SET	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_HS_ILIM_POS_UP_SET_894	SOO	0X0	
2786	BUCK0	0X40C0	html	BUCK0_HP3_CFG_0	CFG_CC_BLK_SET	2	3	4:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_CC_BLK_SET_894	SOO	0X0	
2787	BUCK0	0X40C0	html	BUCK0_HP3_CFG_0	CFG_WIDTH_SEL	2	5	6:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_WIDTH_SEL_894	SOO	0X0	
2788	BUCK0	0X40C0	html	BUCK0_HP3_CFG_0	CFG_VE_RST_EN	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_VE_RST_EN_894	SOO	0X0	
2789	BUCK0	0X40C1	html	BUCK0_HP3_CFG_1	CFG_LS_NILIM_SET	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_CFG_LS_NILIM_SET_895	SOO	0X14	
2790	BUCK0	0X40C1	html	BUCK0_HP3_CFG_1	CFG_LS_CS_SWITCH_EN	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_LS_CS_SWITCH_EN_895	SOO	0X1	
2791	BUCK0	0X40C1	html	BUCK0_HP3_CFG_1	CFG_PWM_1SHOT_SEL_SPARE	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_PWM_1SHOT_SEL_SPARE_895	SOO	0X0	
2792	BUCK0	0X40C2	html	BUCK0_HP3_CFG_2	CFG_CS_OS_TRIM	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_CFG_CS_OS_TRIM_896	SOO	0XE	
2793	BUCK0	0X40C2	html	BUCK0_HP3_CFG_2	CFG_CS_GAIN_TRIM	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_CFG_CS_GAIN_TRIM_896	SOO	0X0	
2794	BUCK0	0X40C3	html	BUCK0_HP3_CFG_3	CFG_LS_BLK_SET	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_LS_BLK_SET_897	SOO	0X0	
2795	BUCK0	0X40C3	html	BUCK0_HP3_CFG_3	CFG_ZD_TRIM	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_CFG_ZD_TRIM_897	SOO	0X0	
2796	BUCK0	0X40C4	html	BUCK0_HP3_CFG_4	IADC_OS_TRIM	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_IADC_OS_TRIM_898	SOO	0X0	
2797	BUCK0	0X40C4	html	BUCK0_HP3_CFG_4	CFG_PWM_1SHOT_SEL	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_PWM_1SHOT_SEL_898	SOO	0X3	
2798	BUCK0	0X40C5	html	BUCK0_HP3_CFG_5	CFG_SC_OFFSET_SET	6	0	5:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_SC_OFFSET_SET_899	SOO	0X30	
2799	BUCK0	0X40C5	html	BUCK0_HP3_CFG_5	CFG_SC_EN_1U	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_SC_EN_1U_899	SOO	0X0	
2800	BUCK0	0X40C6	html	BUCK0_HP3_CFG_6	CFG_SC_TRIM	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_CFG_SC_TRIM_900	SOO	0X18	
2801	BUCK0	0X40C6	html	BUCK0_HP3_CFG_6	CFG_DENOTCH_SEL	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_DENOTCH_SEL_900	SOO	0X0	
2802	BUCK0	0X40C7	html	BUCK0_HP3_CFG_7	CFG_HS_ILIM_POS_SET	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_CFG_HS_ILIM_POS_SET_901	SOO	0X0	
2803	BUCK0	0X40C7	html	BUCK0_HP3_CFG_7	ILIM_NEG_PWM_EN	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_ILIM_NEG_PWM_EN_901	SOO	0X0	
2804	BUCK0	0X40C7	html	BUCK0_HP3_CFG_7	ILIM_POS_PWM_EN	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_ILIM_POS_PWM_EN_901	SOO	0X1	
2805	BUCK0	0X40C8	html	BUCK0_HP3_CFG_8	CFG_HS_ILIM_NEG_SET	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_HS_ILIM_NEG_SET_902	SOO	0X0	
2806	BUCK0	0X40C8	html	BUCK0_HP3_CFG_8	CFG_HS_BLK_SET	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_HS_BLK_SET_902	SOO	0X0	
2807	BUCK0	0X40CA	html	BUCK0_HP3_CFG_10	CFG_LS_ROW_EN	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_LS_ROW_EN_903	SOO	0XFF	
2808	BUCK0	0X40CB	html	BUCK0_HP3_CFG_11	CFG_HS_ROW_EN	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_HS_ROW_EN_904	SOO	0XFF	
2809	BUCK0	0X40CC	html	BUCK0_HP3_CFG_12	CFG_HS_PREDRV_PUN_STR	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_HS_PREDRV_PUN_STR_905	SOO	0XF	
2810	BUCK0	0X40CC	html	BUCK0_HP3_CFG_12	CFG_CSA_CAP_SET	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_CSA_CAP_SET_905	SOO	0X4	
2811	BUCK0	0X40CE	html	BUCK0_HP3_CFG_14	CFG_DTC_LX_RISE_SEL	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_DTC_LX_RISE_SEL_906	SOO	0X3	
2812	BUCK0	0X40CE	html	BUCK0_HP3_CFG_14	CFG_DTC_LX_FALL_SEL	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_DTC_LX_FALL_SEL_906	SOO	0X3	
2813	BUCK0	0X40CF	html	BUCK0_HP3_CFG_15	CFG_ZVS_EN	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_ZVS_EN_907	SOO	0X0	
2814	BUCK0	0X40CF	html	BUCK0_HP3_CFG_15	CFG_ZVS_REL_DEL	4	1	4:1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_ZVS_REL_DEL_907	SOO	0XF	
2815	BUCK0	0X40CF	html	BUCK0_HP3_CFG_15	CFG_MIR_GAIN	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_MIR_GAIN_907	SOO	0X0	
2816	BUCK0	0X40D0	html	BUCK0_HP3_CFG_16	OTP_SPARE0	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_OTP_SPARE0_908	SOO	0X0	
2817	BUCK0	0X40D1	html	BUCK0_HP3_CFG_17	OTP_SPARE1	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_OTP_SPARE1_909	SOO	0X0	
2818	BUCK0	0X40D3	html	BUCK0_HP3_CFG_19	BIAS_EN_SEL	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2819	BUCK0	0X40D3	html	BUCK0_HP3_CFG_19	BIAS_EN_EXT	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2820	BUCK0	0X40D3	html	BUCK0_HP3_CFG_19	TEST_EN_CS	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2821	BUCK0	0X40D3	html	BUCK0_HP3_CFG_19	TEST_CS_LS_EN_SEL	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2822	BUCK0	0X40D3	html	BUCK0_HP3_CFG_19	TEST_SET_ZD_LOW	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2823	BUCK0	0X40D3	html	BUCK0_HP3_CFG_19	TEST_SET_NILIM_LOW	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2824	BUCK0	0X40D3	html	BUCK0_HP3_CFG_19	TEST_CS_LS_ON_BYPASS	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2825	BUCK0	0X40D3	html	BUCK0_HP3_CFG_19	TEST_EN_HS_ILIM	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2826	BUCK0	0X40D4	html	BUCK0_HP3_CFG_20	HS_ILIM_EN_SEL	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2827	BUCK0	0X40D4	html	BUCK0_HP3_CFG_20	SET_HS_ILIM_LOW	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2828	BUCK0	0X40D4	html	BUCK0_HP3_CFG_20	TEST_EN_SC	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2829	BUCK0	0X40D4	html	BUCK0_HP3_CFG_20	TEST_SC_EN_SEL	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2830	BUCK0	0X40D4	html	BUCK0_HP3_CFG_20	TEST_SC_RST_SEL	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2831	BUCK0	0X40D4	html	BUCK0_HP3_CFG_20	TEST_EN_CC	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2832	BUCK0	0X40D4	html	BUCK0_HP3_CFG_20	TEST_CC_EN_SEL	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2833	BUCK0	0X40D5	html	BUCK0_HP3_CFG_21	TEST_BYPASS_EN	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2834	BUCK0	0X40D5	html	BUCK0_HP3_CFG_21	TEST_FORCE_LX	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2835	BUCK0	0X40D5	html	BUCK0_HP3_CFG_21	TEST_FORCE_EN	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2836	BUCK0	0X40D5	html	BUCK0_HP3_CFG_21	TEST_FORCE_PWM	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2837	BUCK0	0X40D5	html	BUCK0_HP3_CFG_21	TEST_BYPASS_SEL	2	4	5:4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2838	BUCK0	0X40D5	html	BUCK0_HP3_CFG_21	CFG_PWM_PWRTILE_ENABLE	2	6	7:6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X3	
2839	BUCK0	0X40D6	html	BUCK0_HP3_CFG_22	I_TEST_SWITCH_EN	3	0	2:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2840	BUCK0	0X40D6	html	BUCK0_HP3_CFG_22	TEST_DTBO_PWM	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2841	BUCK0	0X40D6	html	BUCK0_HP3_CFG_22	DTB_EN	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2842	BUCK0	0X40D6	html	BUCK0_HP3_CFG_22	DTB_SEL	3	5	7:5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2843	BUCK0	0X40D7	html	BUCK0_HP3_CFG_23	LX_SNS_EN	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2844	BUCK0	0X40D8	html	BUCK0_HP4_CFG_0	CFG_EN_HP	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_EN_HP_910	SOO	0X1	
2845	BUCK0	0X40D8	html	BUCK0_HP4_CFG_0	CFG_SC_EN_220NH	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_SC_EN_220NH_910	SOO	0X0	
2846	BUCK0	0X40D8	html	BUCK0_HP4_CFG_0	CFG_HS_ILIM_POS_UP_SET	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_HS_ILIM_POS_UP_SET_910	SOO	0X0	
2847	BUCK0	0X40D8	html	BUCK0_HP4_CFG_0	CFG_CC_BLK_SET	2	3	4:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_CC_BLK_SET_910	SOO	0X0	
2848	BUCK0	0X40D8	html	BUCK0_HP4_CFG_0	CFG_WIDTH_SEL	2	5	6:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_WIDTH_SEL_910	SOO	0X0	
2849	BUCK0	0X40D8	html	BUCK0_HP4_CFG_0	CFG_VE_RST_EN	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_VE_RST_EN_910	SOO	0X0	
2850	BUCK0	0X40D9	html	BUCK0_HP4_CFG_1	CFG_LS_NILIM_SET	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_CFG_LS_NILIM_SET_911	SOO	0X14	
2851	BUCK0	0X40D9	html	BUCK0_HP4_CFG_1	CFG_LS_CS_SWITCH_EN	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_LS_CS_SWITCH_EN_911	SOO	0X1	
2852	BUCK0	0X40D9	html	BUCK0_HP4_CFG_1	CFG_PWM_1SHOT_SEL_SPARE	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_PWM_1SHOT_SEL_SPARE_911	SOO	0X0	
2853	BUCK0	0X40DA	html	BUCK0_HP4_CFG_2	CFG_CS_OS_TRIM	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_CFG_CS_OS_TRIM_912	SOO	0XE	
2854	BUCK0	0X40DA	html	BUCK0_HP4_CFG_2	CFG_CS_GAIN_TRIM	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_CFG_CS_GAIN_TRIM_912	SOO	0X0	
2855	BUCK0	0X40DB	html	BUCK0_HP4_CFG_3	CFG_LS_BLK_SET	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_LS_BLK_SET_913	SOO	0X0	
2856	BUCK0	0X40DB	html	BUCK0_HP4_CFG_3	CFG_ZD_TRIM	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_CFG_ZD_TRIM_913	SOO	0X0	
2857	BUCK0	0X40DC	html	BUCK0_HP4_CFG_4	IADC_OS_TRIM	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_IADC_OS_TRIM_914	SOO	0X0	
2858	BUCK0	0X40DC	html	BUCK0_HP4_CFG_4	CFG_PWM_1SHOT_SEL	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_PWM_1SHOT_SEL_914	SOO	0X3	
2859	BUCK0	0X40DD	html	BUCK0_HP4_CFG_5	CFG_SC_OFFSET_SET	6	0	5:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_SC_OFFSET_SET_915	SOO	0X30	
2860	BUCK0	0X40DD	html	BUCK0_HP4_CFG_5	CFG_SC_EN_1U	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_SC_EN_1U_915	SOO	0X0	
2861	BUCK0	0X40DE	html	BUCK0_HP4_CFG_6	CFG_SC_TRIM	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_CFG_SC_TRIM_916	SOO	0X18	
2862	BUCK0	0X40DE	html	BUCK0_HP4_CFG_6	CFG_DENOTCH_SEL	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_DENOTCH_SEL_916	SOO	0X0	
2863	BUCK0	0X40DF	html	BUCK0_HP4_CFG_7	CFG_HS_ILIM_POS_SET	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK0_CFG_HS_ILIM_POS_SET_917	SOO	0X0	
2864	BUCK0	0X40DF	html	BUCK0_HP4_CFG_7	ILIM_NEG_PWM_EN	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_ILIM_NEG_PWM_EN_917	SOO	0X0	
2865	BUCK0	0X40DF	html	BUCK0_HP4_CFG_7	ILIM_POS_PWM_EN	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_ILIM_POS_PWM_EN_917	SOO	0X1	
2866	BUCK0	0X40E0	html	BUCK0_HP4_CFG_8	CFG_HS_ILIM_NEG_SET	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_HS_ILIM_NEG_SET_918	SOO	0X0	
2867	BUCK0	0X40E0	html	BUCK0_HP4_CFG_8	CFG_HS_BLK_SET	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_HS_BLK_SET_918	SOO	0X0	
2868	BUCK0	0X40E2	html	BUCK0_HP4_CFG_10	CFG_LS_ROW_EN	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_LS_ROW_EN_919	SOO	0XFF	
2869	BUCK0	0X40E3	html	BUCK0_HP4_CFG_11	CFG_HS_ROW_EN	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_HS_ROW_EN_920	SOO	0XFF	
2870	BUCK0	0X40E4	html	BUCK0_HP4_CFG_12	CFG_HS_PREDRV_PUN_STR	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_HS_PREDRV_PUN_STR_921	SOO	0XF	
2871	BUCK0	0X40E4	html	BUCK0_HP4_CFG_12	CFG_CSA_CAP_SET	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_CSA_CAP_SET_921	SOO	0X4	
2872	BUCK0	0X40E6	html	BUCK0_HP4_CFG_14	CFG_DTC_LX_RISE_SEL	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_DTC_LX_RISE_SEL_922	SOO	0X3	
2873	BUCK0	0X40E6	html	BUCK0_HP4_CFG_14	CFG_DTC_LX_FALL_SEL	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_DTC_LX_FALL_SEL_922	SOO	0X3	
2874	BUCK0	0X40E7	html	BUCK0_HP4_CFG_15	CFG_ZVS_EN	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_ZVS_EN_923	SOO	0X0	
2875	BUCK0	0X40E7	html	BUCK0_HP4_CFG_15	CFG_ZVS_REL_DEL	4	1	4:1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_ZVS_REL_DEL_923	SOO	0XF	
2876	BUCK0	0X40E7	html	BUCK0_HP4_CFG_15	CFG_MIR_GAIN	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_CFG_MIR_GAIN_923	SOO	0X0	
2877	BUCK0	0X40E8	html	BUCK0_HP4_CFG_16	OTP_SPARE0	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_OTP_SPARE0_924	SOO	0X0	
2878	BUCK0	0X40E9	html	BUCK0_HP4_CFG_17	OTP_SPARE1	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK0_OTP_SPARE1_925	SOO	0X0	
2879	BUCK0	0X40EB	html	BUCK0_HP4_CFG_19	BIAS_EN_SEL	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2880	BUCK0	0X40EB	html	BUCK0_HP4_CFG_19	BIAS_EN_EXT	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2881	BUCK0	0X40EB	html	BUCK0_HP4_CFG_19	TEST_EN_CS	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2882	BUCK0	0X40EB	html	BUCK0_HP4_CFG_19	TEST_CS_LS_EN_SEL	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2883	BUCK0	0X40EB	html	BUCK0_HP4_CFG_19	TEST_SET_ZD_LOW	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2884	BUCK0	0X40EB	html	BUCK0_HP4_CFG_19	TEST_SET_NILIM_LOW	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2885	BUCK0	0X40EB	html	BUCK0_HP4_CFG_19	TEST_CS_LS_ON_BYPASS	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2886	BUCK0	0X40EB	html	BUCK0_HP4_CFG_19	TEST_EN_HS_ILIM	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2887	BUCK0	0X40EC	html	BUCK0_HP4_CFG_20	HS_ILIM_EN_SEL	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2888	BUCK0	0X40EC	html	BUCK0_HP4_CFG_20	SET_HS_ILIM_LOW	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2889	BUCK0	0X40EC	html	BUCK0_HP4_CFG_20	TEST_EN_SC	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2890	BUCK0	0X40EC	html	BUCK0_HP4_CFG_20	TEST_SC_EN_SEL	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2891	BUCK0	0X40EC	html	BUCK0_HP4_CFG_20	TEST_SC_RST_SEL	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2892	BUCK0	0X40EC	html	BUCK0_HP4_CFG_20	TEST_EN_CC	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2893	BUCK0	0X40EC	html	BUCK0_HP4_CFG_20	TEST_CC_EN_SEL	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2894	BUCK0	0X40ED	html	BUCK0_HP4_CFG_21	TEST_BYPASS_EN	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2895	BUCK0	0X40ED	html	BUCK0_HP4_CFG_21	TEST_FORCE_LX	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2896	BUCK0	0X40ED	html	BUCK0_HP4_CFG_21	TEST_FORCE_EN	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2897	BUCK0	0X40ED	html	BUCK0_HP4_CFG_21	TEST_FORCE_PWM	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2898	BUCK0	0X40ED	html	BUCK0_HP4_CFG_21	TEST_BYPASS_SEL	2	4	5:4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2899	BUCK0	0X40ED	html	BUCK0_HP4_CFG_21	CFG_PWM_PWRTILE_ENABLE	2	6	7:6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X3	
2900	BUCK0	0X40EE	html	BUCK0_HP4_CFG_22	I_TEST_SWITCH_EN	3	0	2:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2901	BUCK0	0X40EE	html	BUCK0_HP4_CFG_22	TEST_DTBO_PWM	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2902	BUCK0	0X40EE	html	BUCK0_HP4_CFG_22	DTB_EN	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2903	BUCK0	0X40EE	html	BUCK0_HP4_CFG_22	DTB_SEL	3	5	7:5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2904	BUCK0	0X40EF	html	BUCK0_HP4_CFG_23	LX_SNS_EN	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
2905	BUCK0	0X40FC	html	BUCK0_STATUS_EVENTS_REG_0	STATUS_REG_0	8	0	7:0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
2906	BUCK0	0X40FD	html	BUCK0_STATUS_EVENTS_REG_1	STATUS_REG_1	8	0	7:0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
2907	BUCK1	0X4100	html	BUCK1_DIG_DVC_1	PWRUP	1	0	0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
2908	BUCK1	0X4100	html	BUCK1_DIG_DVC_1	DVC_CMD	1	2	2	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
2909	BUCK1	0X4100	html	BUCK1_DIG_DVC_1	FAST_STARTUP	1	3	3	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
2910	BUCK1	0X4100	html	BUCK1_DIG_DVC_1	CFG_DVC_SR	4	4	7:4	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2911	BUCK1	0X4101	html	BUCK1_DIG_DVC_2	VSEL_TARGET	8	0	7:0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
2912	BUCK1	0X4102	html	BUCK1_DIG_CNTRL_0	DEEP_SLEEP_OFF	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_DEEP_SLEEP_OFF_926	SOO	0X3	
2913	BUCK1	0X4102	html	BUCK1_DIG_CNTRL_0	DEEP_SLEEP_S2R	2	2	3:2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_DEEP_SLEEP_S2R_926	SOO	0X3	
2914	BUCK1	0X4102	html	BUCK1_DIG_CNTRL_0	DEEP_SLEEP_DDR	2	4	5:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_DEEP_SLEEP_DDR_926	SOO	0X3	
2915	BUCK1	0X4102	html	BUCK1_DIG_CNTRL_0	DEEP_SLEEP_ACT	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_DEEP_SLEEP_ACT_926	SOO	0X1	
2916	BUCK1	0X4103	html	BUCK1_DIG_CNTRL_1	CFG_PH_CLK_MODE	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_PH_CLK_MODE_927	SOO	0X0	
2917	BUCK1	0X4103	html	BUCK1_DIG_CNTRL_1	CFG_SAFEGUARD_TURN_OFF	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_SAFEGUARD_TURN_OFF_927	SOO	0X1	
2918	BUCK1	0X4103	html	BUCK1_DIG_CNTRL_1	CFG_EN_FILTER	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_EN_FILTER_927	SOO	0X0	
2919	BUCK1	0X4103	html	BUCK1_DIG_CNTRL_1	CFG_FORCE_CLK_GATE	3	3	5:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_FORCE_CLK_GATE_927	SOO	0X0	
2920	BUCK1	0X4103	html	BUCK1_DIG_CNTRL_1	CFG_OV_DISCHARGE_MODE	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_OV_DISCHARGE_MODE_927	SOO	0X0	
2921	BUCK1	0X4104	html	BUCK1_DIG_CNTRL_2	CFG_PULLDN_DIS	4	0	3:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_CFG_PULLDN_DIS_928	SOO	0X0	
2922	BUCK1	0X4104	html	BUCK1_DIG_CNTRL_2	CFG_BLANK_OV_EVT_DIS	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_BLANK_OV_EVT_DIS_928	SOO	0X0	
2923	BUCK1	0X4104	html	BUCK1_DIG_CNTRL_2	CFG_BLANK_UV_EVT_DIS	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_BLANK_UV_EVT_DIS_928	SOO	0X0	
2924	BUCK1	0X4104	html	BUCK1_DIG_CNTRL_2	CFG_BLANK_EVT_DLY	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_BLANK_EVT_DLY_928	SOO	0X0	
2925	BUCK1	0X4104	html	BUCK1_DIG_CNTRL_2	CFG_THROTTLE_COMP_ON	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_THROTTLE_COMP_ON_928	SOO	0X0	
2926	BUCK1	0X4105	html	BUCK1_DIG_DVC_CNTRL_0	CFG_DVC_WAIT_TIME	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_DVC_WAIT_TIME_929	SOO	0X4	
2927	BUCK1	0X4105	html	BUCK1_DIG_DVC_CNTRL_0	CFG_USE_SERVOCOMP_FOR_OV	1	3	3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_CFG_USE_SERVOCOMP_FOR_OV_929	SOO	0X0	
2928	BUCK1	0X4105	html	BUCK1_DIG_DVC_CNTRL_0	CFG_DVC_DONE_CONDITION	2	4	5:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_DVC_DONE_CONDITION_929	SOO	0X0	
2929	BUCK1	0X4105	html	BUCK1_DIG_DVC_CNTRL_0	CFG_DYN_PWM5	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_DYN_PWM5_929	SOO	0X0	
2930	BUCK1	0X4106	html	BUCK1_DIG_DVC_CNTRL_1	CFG_OPEN_DVC_UP	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_CFG_OPEN_DVC_UP_930	SOO	0X1	
2931	BUCK1	0X4106	html	BUCK1_DIG_DVC_CNTRL_1	CFG_DVC_DONE_DLY	2	2	3:2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_DVC_DONE_DLY_930	SOO	0X0	
2932	BUCK1	0X4106	html	BUCK1_DIG_DVC_CNTRL_1	CFG_SLEWDIS	4	4	7:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_CFG_SLEWDIS_930	SOO	0X0	
2933	BUCK1	0X4107	html	BUCK1_DIG_DVC_CNTRL_2	CFG_NO_DISCHARGE_SINGLE_DVC	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_CFG_NO_DISCHARGE_SINGLE_DVC_931	SOO	0X0	
2934	BUCK1	0X4107	html	BUCK1_DIG_DVC_CNTRL_2	CFG_NO_DISCHARGE_GROUP_DVC	2	2	3:2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_CFG_NO_DISCHARGE_GROUP_DVC_931	SOO	0X0	
2935	BUCK1	0X4107	html	BUCK1_DIG_DVC_CNTRL_2	CFG_DIS_DVC_DN_PH_SHED	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_DIS_DVC_DN_PH_SHED_931	SOO	0X0	
2936	BUCK1	0X4107	html	BUCK1_DIG_DVC_CNTRL_2	CFG_DIS_DVC_UP_PH_SHED	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_DIS_DVC_UP_PH_SHED_931	SOO	0X0	
2937	BUCK1	0X4107	html	BUCK1_DIG_DVC_CNTRL_2	CFG_PFM_DVCDN_OV_MODE	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_PFM_DVCDN_OV_MODE_931	SOO	0X0	
2938	BUCK1	0X4107	html	BUCK1_DIG_DVC_CNTRL_2	CFG_NO_SHED_PFM_DVC_FIX	1	7	7	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_CFG_NO_SHED_PFM_DVC_FIX_931	SOO	0X0	
2939	BUCK1	0X4108	html	BUCK1_DIG_DVC_CNTRL_3	CFG_DVC_FAST_STARTUP_SR_UP	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_DVC_FAST_STARTUP_SR_UP_932	SOO	0X0	
2940	BUCK1	0X4108	html	BUCK1_DIG_DVC_CNTRL_3	CFG_DVC_FAST_STARTUP_SR_DN	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_DVC_FAST_STARTUP_SR_DN_932	SOO	0X0	
2941	BUCK1	0X4109	html	BUCK1_DIG_STARTUP_CNTRL_0	CFG_STARTUP_IREF_TIMER	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_STARTUP_IREF_TIMER_933	SOO	0XF	
2942	BUCK1	0X4109	html	BUCK1_DIG_STARTUP_CNTRL_0	CFG_FAST_STARTUP_MODE	2	5	6:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_FAST_STARTUP_MODE_933	SOO	0X1	
2943	BUCK1	0X410A	html	BUCK1_DIG_STARTUP_CNTRL_1	CFG_STARTUP_TIMER	6	0	5:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_CFG_STARTUP_TIMER_934	SOO	0X14	
2944	BUCK1	0X410A	html	BUCK1_DIG_STARTUP_CNTRL_1	CFG_DIG_SPARE	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_DIG_SPARE_934	SOO	0X0	
2945	BUCK1	0X410B	html	BUCK1_DIG_MDSW_CNTRL_0	CFG_PWM2PFM_CMP_LIM	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_PWM2PFM_CMP_LIM_935	SOO	0X2	
2946	BUCK1	0X410B	html	BUCK1_DIG_MDSW_CNTRL_0	CFG_PFM2PWM_CMP_LIM	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_PFM2PWM_CMP_LIM_935	SOO	0X2	
2947	BUCK1	0X410C	html	BUCK1_DIG_MDSW_CNTRL_1	CFG_PFM_IPEAK	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_PFM_IPEAK_936	SOO	0X2	
2948	BUCK1	0X410C	html	BUCK1_DIG_MDSW_CNTRL_1	CFG_LOW_POWER_MODE	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_LOW_POWER_MODE_936	SOO	0X1	
2949	BUCK1	0X410C	html	BUCK1_DIG_MDSW_CNTRL_1	CFG_LOW_LATENCY_MODE	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_LOW_LATENCY_MODE_936	SOO	0X0	
2950	BUCK1	0X410C	html	BUCK1_DIG_MDSW_CNTRL_1	CFG_PFM2PWM_FILTER	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_PFM2PWM_FILTER_936	SOO	0X1	
2951	BUCK1	0X410D	html	BUCK1_DIG_MDSW_CNTRL_2	CFG_PFM_PULSE_CNT	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_PFM_PULSE_CNT_937	SOO	0X3	
2952	BUCK1	0X410D	html	BUCK1_DIG_MDSW_CNTRL_2	CFG_FORCE_PWM_CNT_RES	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_FORCE_PWM_CNT_RES_937	SOO	0X1	
2953	BUCK1	0X410E	html	BUCK1_DIG_MDSW_CNTRL_3	CFG_2PFM	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_2PFM_938	SOO	0X0	
2954	BUCK1	0X410E	html	BUCK1_DIG_MDSW_CNTRL_3	CFG_PH_DN_TIMER	5	3	7:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_PH_DN_TIMER_938	SOO	0X7	
2955	BUCK1	0X410F	html	BUCK1_DIG_MDSW_CNTRL_4	CFG_BLANK_VUP0_SET	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_BLANK_VUP0_SET_939	SOO	0XA	
2956	BUCK1	0X410F	html	BUCK1_DIG_MDSW_CNTRL_4	CFG_COMP_STBY	3	5	7:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_COMP_STBY_939	SOO	0X3	
2957	BUCK1	0X4110	html	BUCK1_DIG_MDSW_CNTRL_5	CFG_PANIC_IN_PFM	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_PANIC_IN_PFM_940	SOO	0X0	
2958	BUCK1	0X4110	html	BUCK1_DIG_MDSW_CNTRL_5	CFG_PANIC_IN_PWM1	2	3	4:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_PANIC_IN_PWM1_940	SOO	0X0	
2959	BUCK1	0X4110	html	BUCK1_DIG_MDSW_CNTRL_5	CFG_LP_PWM_MODE	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_LP_PWM_MODE_940	SOO	0X1	
2960	BUCK1	0X4111	html	BUCK1_DIG_MDSW_CNTRL_6	CFG_DISABLE_PH_ADD	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_DISABLE_PH_ADD_941	SOO	0X0	
2961	BUCK1	0X4111	html	BUCK1_DIG_MDSW_CNTRL_6	CFG_DISABLE_PH_SHED	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_DISABLE_PH_SHED_941	SOO	0X0	
2962	BUCK1	0X4111	html	BUCK1_DIG_MDSW_CNTRL_6	CFG_DISABLE_MODE_PFM	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_DISABLE_MODE_PFM_941	SOO	0X0	
2963	BUCK1	0X4111	html	BUCK1_DIG_MDSW_CNTRL_6	CFG_DISABLE_MODE_PWM1	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_DISABLE_MODE_PWM1_941	SOO	0X0	
2964	BUCK1	0X4111	html	BUCK1_DIG_MDSW_CNTRL_6	CFG_DISABLE_MODE_PWM3	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_DISABLE_MODE_PWM3_941	SOO	0X0	
2965	BUCK1	0X4111	html	BUCK1_DIG_MDSW_CNTRL_6	CFG_DISABLE_MODE_PWM5	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_DISABLE_MODE_PWM5_941	SOO	0X0	
2966	BUCK1	0X4112	html	BUCK1_DIG_MDSW_CNTRL_7	CFG_EN_RST_FILTER	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_EN_RST_FILTER_942	SOO	0X0	
2967	BUCK1	0X4112	html	BUCK1_DIG_MDSW_CNTRL_7	CFG_FORCE_CCM_MODE	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_FORCE_CCM_MODE_942	SOO	0X0	
2968	BUCK1	0X4112	html	BUCK1_DIG_MDSW_CNTRL_7	CFG_FORCE_CCM_TRIG	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_FORCE_CCM_TRIG_942	SOO	0X0	
2969	BUCK1	0X4112	html	BUCK1_DIG_MDSW_CNTRL_7	CFG_ZXC_FREE_RUN	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_ZXC_FREE_RUN_942	SOO	0X0	
2970	BUCK1	0X4112	html	BUCK1_DIG_MDSW_CNTRL_7	CFG_PWM3_DN	2	4	5:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_PWM3_DN_942	SOO	0X3	
2971	BUCK1	0X4112	html	BUCK1_DIG_MDSW_CNTRL_7	CFG_PWM5_DN	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_PWM5_DN_942	SOO	0X0	
2972	BUCK1	0X4113	html	BUCK1_DIG_MDSW_CNTRL_8	CFG_PH_ZXC_LIM	6	0	5:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_PH_ZXC_LIM_943	SOO	0X10	
2973	BUCK1	0X4113	html	BUCK1_DIG_MDSW_CNTRL_8	CFG_PWM_STARTUP	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_PWM_STARTUP_943	SOO	0X0	
2974	BUCK1	0X4114	html	BUCK1_DIG_MDSW_CNTRL_9	ZXC_COUNT_PWM35	6	0	5:0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
2975	BUCK1	0X4115	html	BUCK1_DIG_MDSW_CNTRL_10	ZXC_COUNT_PWM5	6	0	5:0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
2976	BUCK1	0X4116	html	BUCK1_DIG_MDSW_CNTRL_11	CFG_PWM1_OV_MODE	3	0	2:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_CFG_PWM1_OV_MODE_944	SOO	0X0	
2977	BUCK1	0X4116	html	BUCK1_DIG_MDSW_CNTRL_11	CFG_PWM3_OV_MODE	3	3	5:3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_CFG_PWM3_OV_MODE_944	SOO	0X0	
2978	BUCK1	0X4117	html	BUCK1_DIG_FA_CNTRL_0	CFG_LFSR_EN	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_CFG_LFSR_EN_945	SOO	0X0	
2979	BUCK1	0X4117	html	BUCK1_DIG_FA_CNTRL_0	CFG_FREQ_AVOID_EN	1	1	1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_CFG_FREQ_AVOID_EN_945	SOO	0X0	
2980	BUCK1	0X4117	html	BUCK1_DIG_FA_CNTRL_0	FREQ_LFSR_IP_EN	1	2	2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_FREQ_LFSR_IP_EN_945	SOO	0X0	
2981	BUCK1	0X4117	html	BUCK1_DIG_FA_CNTRL_0	FREQ_LFSR_NP_EN	1	3	3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_FREQ_LFSR_NP_EN_945	SOO	0X0	
2982	BUCK1	0X4117	html	BUCK1_DIG_FA_CNTRL_0	CFG_ADC_PULSE_CNT_EN	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_ADC_PULSE_CNT_EN_945	SOO	0X1	
2983	BUCK1	0X4118	html	BUCK1_DIG_FA_CNTRL_1	RTC_TIME_WINDOW_CFG	6	0	5:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_RTC_TIME_WINDOW_CFG_946	SOO	0X0	
2984	BUCK1	0X4119	html	BUCK1_DIG_FA_CNTRL_2	FREQ_IP_REL_MIN_CFG	3	0	2:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_FREQ_IP_REL_MIN_CFG_947	SOO	0X7	
2985	BUCK1	0X4119	html	BUCK1_DIG_FA_CNTRL_2	FREQ_IP_REL_MAX_CFG	3	3	5:3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_FREQ_IP_REL_MAX_CFG_947	SOO	0X7	
2986	BUCK1	0X4119	html	BUCK1_DIG_FA_CNTRL_2	FREQ_NP_REL_MIN_CFG	2	6	7:6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_FREQ_NP_REL_MIN_CFG_947	SOO	0X3	
2987	BUCK1	0X411A	html	BUCK1_DIG_FA_CNTRL_3	FREQ_NP_REL_MAX_CFG	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_FREQ_NP_REL_MAX_CFG_948	SOO	0X3	
2988	BUCK1	0X411A	html	BUCK1_DIG_FA_CNTRL_3	FREQ_0_IP_REL_CFG	3	2	4:2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_FREQ_0_IP_REL_CFG_948	SOO	0X0	
2989	BUCK1	0X411A	html	BUCK1_DIG_FA_CNTRL_3	FREQ_1_IP_REL_CFG	3	5	7:5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_FREQ_1_IP_REL_CFG_948	SOO	0X0	
2990	BUCK1	0X411B	html	BUCK1_DIG_FA_CNTRL_4	FREQ_2_IP_REL_CFG	3	2	4:2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_FREQ_2_IP_REL_CFG_949	SOO	0X0	
2991	BUCK1	0X411B	html	BUCK1_DIG_FA_CNTRL_4	FREQ_3_IP_REL_CFG	3	5	7:5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_FREQ_3_IP_REL_CFG_949	SOO	0X0	
2992	BUCK1	0X411C	html	BUCK1_DIG_FA_CNTRL_5	FREQ_0_NP_REL_CFG	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_FREQ_0_NP_REL_CFG_950	SOO	0X0	
2993	BUCK1	0X411C	html	BUCK1_DIG_FA_CNTRL_5	FREQ_1_NP_REL_CFG	2	2	3:2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_FREQ_1_NP_REL_CFG_950	SOO	0X0	
2994	BUCK1	0X411C	html	BUCK1_DIG_FA_CNTRL_5	FREQ_2_NP_REL_CFG	2	4	5:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_FREQ_2_NP_REL_CFG_950	SOO	0X0	
2995	BUCK1	0X411C	html	BUCK1_DIG_FA_CNTRL_5	FREQ_3_NP_REL_CFG	2	6	7:6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_FREQ_3_NP_REL_CFG_950	SOO	0X0	
2996	BUCK1	0X411D	html	BUCK1_DIG_FA_CNTRL_6	FREQ_0_OFFSET_CFG	3	0	2:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_FREQ_0_OFFSET_CFG_951	SOO	0X0	
2997	BUCK1	0X411D	html	BUCK1_DIG_FA_CNTRL_6	FREQ_1_OFFSET_CFG	3	5	7:5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_FREQ_1_OFFSET_CFG_951	SOO	0X0	
2998	BUCK1	0X411E	html	BUCK1_DIG_FA_CNTRL_7	FREQ_2_OFFSET_CFG	3	0	2:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_FREQ_2_OFFSET_CFG_952	SOO	0X0	
2999	BUCK1	0X411E	html	BUCK1_DIG_FA_CNTRL_7	FREQ_3_OFFSET_CFG	3	5	7:5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_FREQ_3_OFFSET_CFG_952	SOO	0X0	
3000	BUCK1	0X411F	html	BUCK1_DIG_FA_CNTRL_8	FREQ_0_MIN_COUNT_CFG	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_FREQ_0_MIN_COUNT_CFG_953	SOO	0X0	
3001	BUCK1	0X4120	html	BUCK1_DIG_FA_CNTRL_9	FREQ_1_MIN_COUNT_CFG	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_FREQ_1_MIN_COUNT_CFG_954	SOO	0X0	
3002	BUCK1	0X4121	html	BUCK1_DIG_FA_CNTRL_10	FREQ_2_MIN_COUNT_CFG	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_FREQ_2_MIN_COUNT_CFG_955	SOO	0X0	
3003	BUCK1	0X4122	html	BUCK1_DIG_FA_CNTRL_11	FREQ_3_MIN_COUNT_CFG	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_FREQ_3_MIN_COUNT_CFG_956	SOO	0X0	
3004	BUCK1	0X4123	html	BUCK1_DIG_SERVO_CNTRL_0	CFG_SERVO_CLK	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_SERVO_CLK_957	SOO	0X1	
3005	BUCK1	0X4123	html	BUCK1_DIG_SERVO_CNTRL_0	CFG_SERVO_BLANK_TIME	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_SERVO_BLANK_TIME_957	SOO	0X3	
3006	BUCK1	0X4124	html	BUCK1_DIG_SERVO_CNTRL_1	CFG_SERVO_PRESET	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_SERVO_PRESET_958	SOO	0X0	
3007	BUCK1	0X4125	html	BUCK1_DIG_SERVO_CNTRL_2	CFG_EN_SERVO	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_CFG_EN_SERVO_959	SOO	0X0	
3008	BUCK1	0X4125	html	BUCK1_DIG_SERVO_CNTRL_2	CFG_DISABLE_SERVO_MSB	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_DISABLE_SERVO_MSB_959	SOO	0X0	
3009	BUCK1	0X4126	html	BUCK1_DIG_OT_CTRL_0	CFG_OT_ABS_EN_PWM1	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_OT_ABS_EN_PWM1_960	SOO	0X0	
3010	BUCK1	0X4126	html	BUCK1_DIG_OT_CTRL_0	CFG_OT_ABS_EN_PWM3	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_OT_ABS_EN_PWM3_960	SOO	0X0	
3011	BUCK1	0X4126	html	BUCK1_DIG_OT_CTRL_0	CFG_OT_ABS_EN_PWM5	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_OT_ABS_EN_PWM5_960	SOO	0X0	
3012	BUCK1	0X4126	html	BUCK1_DIG_OT_CTRL_0	CFG_OT_ABS_EN	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_OT_ABS_EN_960	SOO	0X0	
3013	BUCK1	0X4126	html	BUCK1_DIG_OT_CTRL_0	CFG_OT_WARN_EN_PWM1	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_OT_WARN_EN_PWM1_960	SOO	0X0	
3014	BUCK1	0X4126	html	BUCK1_DIG_OT_CTRL_0	CFG_OT_WARN_EN_PWM3	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_OT_WARN_EN_PWM3_960	SOO	0X0	
3015	BUCK1	0X4126	html	BUCK1_DIG_OT_CTRL_0	CFG_OT_WARN_EN_PWM5	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_OT_WARN_EN_PWM5_960	SOO	0X0	
3016	BUCK1	0X4126	html	BUCK1_DIG_OT_CTRL_0	CFG_OT_WARN_EN	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_OT_WARN_EN_960	SOO	0X0	
3017	BUCK1	0X4127	html	BUCK1_DIG_OT_CTRL_1	CFG_OT_WARN_BLANK	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_OT_WARN_BLANK_961	SOO	0X1	
3018	BUCK1	0X4127	html	BUCK1_DIG_OT_CTRL_1	CFG_OT_WARN_DEB	2	2	3:2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_OT_WARN_DEB_961	SOO	0X1	
3019	BUCK1	0X4127	html	BUCK1_DIG_OT_CTRL_1	CFG_OT_ABS_BLANK	2	4	5:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_OT_ABS_BLANK_961	SOO	0X1	
3020	BUCK1	0X4127	html	BUCK1_DIG_OT_CTRL_1	CFG_OT_ABS_DEB	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_OT_ABS_DEB_961	SOO	0X1	
3021	BUCK1	0X4128	html	BUCK1_DIG_OT_CTRL_2	CFG_OT_WARN_THR_LO	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_OT_WARN_THR_LO_962	SOO	0X4	
3022	BUCK1	0X4128	html	BUCK1_DIG_OT_CTRL_2	CFG_OT_WARN_THR_HI	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_OT_WARN_THR_HI_962	SOO	0X6	
3023	BUCK1	0X4129	html	BUCK1_DIG_OT_CTRL_3	CFG_OT_ABS_THR_LO	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_OT_ABS_THR_LO_963	SOO	0XA	
3024	BUCK1	0X4129	html	BUCK1_DIG_OT_CTRL_3	CFG_OT_ABS_THR_HI	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_OT_ABS_THR_HI_963	SOO	0XC	
3025	BUCK1	0X412A	html	BUCK1_DIG_EVTS_0	ILIM_POS_MASK	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_ILIM_POS_MASK_964	SOO	0X0	
3026	BUCK1	0X412A	html	BUCK1_DIG_EVTS_0	ILIM_NEG_MASK	3	5	7:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_ILIM_NEG_MASK_964	SOO	0X0	
3027	BUCK1	0X412B	html	BUCK1_DIG_TS_0	DTBO_MUX_SEL1	6	0	5:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3028	BUCK1	0X412C	html	BUCK1_DIG_TS_1	DTBO_MUX_SEL0	6	0	5:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3029	BUCK1	0X412D	html	BUCK1_DIG_TS_2	STATE_BYP_STRB	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3030	BUCK1	0X412D	html	BUCK1_DIG_TS_2	STATE_BYP	6	2	7:2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3031	BUCK1	0X412E	html	BUCK1_DIG_TS_3	TST_SPARE	2	0	1:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3032	BUCK1	0X412E	html	BUCK1_DIG_TS_3	TST_OT_ABS_EN	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3033	BUCK1	0X412E	html	BUCK1_DIG_TS_3	TST_OT_WARN_EN	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3034	BUCK1	0X412E	html	BUCK1_DIG_TS_3	TST_SINGLE_SHOT_DVC	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3035	BUCK1	0X412E	html	BUCK1_DIG_TS_3	TST_ACKNOWLEDGE	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3036	BUCK1	0X412E	html	BUCK1_DIG_TS_3	TST_DISABLE_UP01_HYST	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3037	BUCK1	0X412F	html	BUCK1_DIG_TS_4	DFT_STATEMON	4	0	3:0	WU	NA	TRUE	C	TRUE	FALSE	NA	NA	TBD	0X0	
3038	BUCK1	0X4130	html	BUCK1_REF_CFG_0	CFG_VCOMMON_TRIM	7	1	7:1	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_CFG_VCOMMON_TRIM_965	SOO	0X54	
3039	BUCK1	0X4131	html	BUCK1_REF_CFG_1	CFG_VID_RTRIM	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_CFG_VID_RTRIM_966	SOO	0X0	
3040	BUCK1	0X4132	html	BUCK1_REF_CFG_2	CFG_EN_VD_COMP_0	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_EN_VD_COMP_0_967	SOO	0X0	
3041	BUCK1	0X4132	html	BUCK1_REF_CFG_2	CFG_VDROOP0_BLANK_SEL	3	5	7:5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_CFG_VDROOP0_BLANK_SEL_967	SOO	0X0	
3042	BUCK1	0X4133	html	BUCK1_REF_CFG_3	CFG_EN_VD_COMP_1	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_EN_VD_COMP_1_968	SOO	0X0	
3043	BUCK1	0X4133	html	BUCK1_REF_CFG_3	CFG_VDROOP1_BLANK_SEL	3	5	7:5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_CFG_VDROOP1_BLANK_SEL_968	SOO	0X0	
3044	BUCK1	0X4134	html	BUCK1_REF_CFG_4	CFG_VD_CMP1_R	4	0	3:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_CFG_VD_CMP1_R_969	SOO	0X0	
3045	BUCK1	0X4134	html	BUCK1_REF_CFG_4	CFG_VD_CMP0_R	4	4	7:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_CFG_VD_CMP0_R_969	SOO	0X0	
3046	BUCK1	0X4135	html	BUCK1_REF_CFG_5	CFG_VD_CMP1_C	5	0	4:0	RW	F(X) = 305+21.4*X F FOR X IN [0:31]	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_CFG_VD_CMP1_C_970	SOO	0X0	
3047	BUCK1	0X4136	html	BUCK1_REF_CFG_6	CFG_VD_CMP0_C	5	0	4:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_CFG_VD_CMP0_C_971	SOO	0X0	
3048	BUCK1	0X4137	html	BUCK1_REF_CFG_7	CFG_VD_CMP0_TR	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_CFG_VD_CMP0_TR_972	SOO	0X0	
3049	BUCK1	0X4138	html	BUCK1_REF_CFG_8	CFG_VD_CMP1_TR	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_CFG_VD_CMP1_TR_973	SOO	0X0	
3050	BUCK1	0X4139	html	BUCK1_REF_CFG_9	CFG_GM_LL_SET	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_GM_LL_SET_974	SOO	0X6	
3051	BUCK1	0X4139	html	BUCK1_REF_CFG_9	CFG_GM_BIAS	3	5	7:5	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_CFG_GM_BIAS_974	SOO	0X5	
3052	BUCK1	0X413A	html	BUCK1_REF_CFG_10	CFG_GM_GAIN	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_GM_GAIN_975	SOO	0XF	
3053	BUCK1	0X413A	html	BUCK1_REF_CFG_10	CFG_GAIN_ADJUST_PWM3	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_GAIN_ADJUST_PWM3_975	SOO	0X4	
3054	BUCK1	0X413B	html	BUCK1_REF_CFG_11	CFG_MIRROR_RATIO5	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_MIRROR_RATIO5_976	SOO	0X3	
3055	BUCK1	0X413B	html	BUCK1_REF_CFG_11	CFG_SEL_SC_EA_CAS	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_SEL_SC_EA_CAS_976	SOO	0X0	
3056	BUCK1	0X413B	html	BUCK1_REF_CFG_11	CFG_MIRROR_RATIO3	3	4	6:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_MIRROR_RATIO3_976	SOO	0X3	
3057	BUCK1	0X413B	html	BUCK1_REF_CFG_11	CFG_SEL_PWM35_STARTUP_MODE	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_SEL_PWM35_STARTUP_MODE_976	SOO	0X0	
3058	BUCK1	0X413C	html	BUCK1_REF_CFG_12	CFG_MIRROR_RATIO1	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_MIRROR_RATIO1_977	SOO	0X4	
3059	BUCK1	0X413C	html	BUCK1_REF_CFG_12	CFG_IMAX_SET	5	3	7:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_IMAX_SET_977	SOO	0X8	
3060	BUCK1	0X413D	html	BUCK1_REF_CFG_13	CFG_EN_UVP_CMP	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_EN_UVP_CMP_978	SOO	0X1	
3061	BUCK1	0X413D	html	BUCK1_REF_CFG_13	CFG_EN_OVP_CMP	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_EN_OVP_CMP_978	SOO	0X1	
3062	BUCK1	0X413D	html	BUCK1_REF_CFG_13	CFG_PFM_OS_SET	5	3	7:3	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_CFG_PFM_OS_SET_978	SOO	0XE	
3063	BUCK1	0X413E	html	BUCK1_REF_CFG_14	CFG_EN_IMAX_ALARM_COMP	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_CFG_EN_IMAX_ALARM_COMP_979	SOO	0X1	
3064	BUCK1	0X413E	html	BUCK1_REF_CFG_14	CFG_EN_IMAX_ALARM_DAC	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_EN_IMAX_ALARM_DAC_979	SOO	0X1	
3065	BUCK1	0X413E	html	BUCK1_REF_CFG_14	CFG_PANIC_OS_SET	5	3	7:3	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_CFG_PANIC_OS_SET_979	SOO	0XE	
3066	BUCK1	0X413F	html	BUCK1_REF_CFG_15	CFG_OUVP_SET	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_OUVP_SET_980	SOO	0X0	
3067	BUCK1	0X413F	html	BUCK1_REF_CFG_15	CFG_SERVO_OS_SET	5	3	7:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_SERVO_OS_SET_980	SOO	0XC	
3068	BUCK1	0X4140	html	BUCK1_REF_CFG_16	CFG_SC_OS_SET	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_CFG_SC_OS_SET_981	SOO	0X0	
3069	BUCK1	0X4140	html	BUCK1_REF_CFG_16	CFG_IMAX_ALARM_SET	4	4	7:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_CFG_IMAX_ALARM_SET_981	SOO	0XC	
3070	BUCK1	0X4141	html	BUCK1_REF_CFG_17	CFG_SC_L_SET	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_SC_L_SET_982	SOO	0X0	
3071	BUCK1	0X4141	html	BUCK1_REF_CFG_17	CFG_SC_R0_TRIM	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_CFG_SC_R0_TRIM_982	SOO	0X0	
3072	BUCK1	0X4142	html	BUCK1_REF_CFG_18	CFG_STBY_IMAX_ALARM_DAC	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_STBY_IMAX_ALARM_DAC_983	SOO	0X1	
3073	BUCK1	0X4142	html	BUCK1_REF_CFG_18	CFG_UPSTATE0_SET	6	2	7:2	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_CFG_UPSTATE0_SET_983	SOO	0X1D	
3074	BUCK1	0X4143	html	BUCK1_REF_CFG_19	CFG_STBY_IMAX_ALARM_COMP	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_STBY_IMAX_ALARM_COMP_984	SOO	0X1	
3075	BUCK1	0X4143	html	BUCK1_REF_CFG_19	CFG_UPSTATE1_SET	6	2	7:2	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_CFG_UPSTATE1_SET_984	SOO	0X18	
3076	BUCK1	0X4144	html	BUCK1_REF_CFG_20	CFG_BLANK_IMAX_ABS	1	0	0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_CFG_BLANK_IMAX_ABS_985	SOO	0X1	
3077	BUCK1	0X4144	html	BUCK1_REF_CFG_20	CFG_BLANK_IMAX_ALARM	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_BLANK_IMAX_ALARM_985	SOO	0X0	
3078	BUCK1	0X4144	html	BUCK1_REF_CFG_20	CFG_DNSTATE0_SET	6	2	7:2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_DNSTATE0_SET_985	SOO	0XE	
3079	BUCK1	0X4145	html	BUCK1_REF_CFG_21	CFG_DNSTATE1_SET	6	2	7:2	RW	F(X) = 45+0.833*X UA FOR X IN [0:63]	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_CFG_DNSTATE1_SET_986	SOO	0X17	
3080	BUCK1	0X4146	html	BUCK1_REF_CFG_22	CFG_DNSTATE2_SET	6	2	7:2	RW	F(X) = 45+1.677*X UA FOR X IN [0:63]	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_CFG_DNSTATE2_SET_987	SOO	0X14	
3081	BUCK1	0X4147	html	BUCK1_REF_CFG_23	CFG_CAL_DAC_SET_1	8	0	7:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_CFG_CAL_DAC_SET_1_988	SOO	0X18	
3082	BUCK1	0X4148	html	BUCK1_REF_CFG_24	CFG_CAL_DAC_SET_3	8	0	7:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_CFG_CAL_DAC_SET_3_989	SOO	0X23	
3083	BUCK1	0X4149	html	BUCK1_REF_CFG_25	CFG_CAL_DAC_SET_5	8	0	7:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_CFG_CAL_DAC_SET_5_990	SOO	0X1E	
3084	BUCK1	0X414A	html	BUCK1_REF_CFG_26	I_TEST_EN	3	0	2:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3085	BUCK1	0X414A	html	BUCK1_REF_CFG_26	TEST_MODE_EN	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3086	BUCK1	0X414A	html	BUCK1_REF_CFG_26	CFG_EN_IREFV	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
3087	BUCK1	0X414A	html	BUCK1_REF_CFG_26	CFG_EN_IREF	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
3088	BUCK1	0X414A	html	BUCK1_REF_CFG_26	CFG_EN_VID	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
3089	BUCK1	0X414A	html	BUCK1_REF_CFG_26	CFG_EN_OS	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
3090	BUCK1	0X414B	html	BUCK1_REF_CFG_27	CFG_EN_VCOM	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
3091	BUCK1	0X414B	html	BUCK1_REF_CFG_27	CFG_EN_PFMPANIC_FBK	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
3092	BUCK1	0X414B	html	BUCK1_REF_CFG_27	CFG_EN_GM_LCLB	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
3093	BUCK1	0X414B	html	BUCK1_REF_CFG_27	CFG_EN_CLD_DAC	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
3094	BUCK1	0X414B	html	BUCK1_REF_CFG_27	CFG_EN_GM	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
3095	BUCK1	0X414B	html	BUCK1_REF_CFG_27	CFG_STBY_GM	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
3096	BUCK1	0X414B	html	BUCK1_REF_CFG_27	CFG_EN_GM_MIRROR	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
3097	BUCK1	0X414B	html	BUCK1_REF_CFG_27	CFG_STBY_GMM	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
3098	BUCK1	0X414C	html	BUCK1_REF_CFG_28	CFG_EN_SC	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
3099	BUCK1	0X414C	html	BUCK1_REF_CFG_28	CFG_EN_SC_OS	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
3100	BUCK1	0X414C	html	BUCK1_REF_CFG_28	CFG_EN_PANIC_COMP	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
3101	BUCK1	0X414C	html	BUCK1_REF_CFG_28	CFG_EN_PFM_COMP	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
3102	BUCK1	0X414C	html	BUCK1_REF_CFG_28	CFG_EN_UPSTATE0_COMP	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
3103	BUCK1	0X414C	html	BUCK1_REF_CFG_28	CFG_EN_UPSTATE1_COMP	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
3104	BUCK1	0X414C	html	BUCK1_REF_CFG_28	CFG_EN_DNSTATE1_COMP	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
3105	BUCK1	0X414C	html	BUCK1_REF_CFG_28	CFG_EN_DNSTATE2_COMP	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
3106	BUCK1	0X414D	html	BUCK1_REF_CFG_29	CFG_EN_UPSTATE0_DAC	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
3107	BUCK1	0X414D	html	BUCK1_REF_CFG_29	CFG_EN_UPSTATE1_DAC	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
3108	BUCK1	0X414D	html	BUCK1_REF_CFG_29	CFG_EN_DNSTATE1_DAC	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
3109	BUCK1	0X414D	html	BUCK1_REF_CFG_29	CFG_EN_DNSTATE2_DAC	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
3110	BUCK1	0X414D	html	BUCK1_REF_CFG_29	CFG_STBY_UPSTATE0_DAC	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
3111	BUCK1	0X414D	html	BUCK1_REF_CFG_29	CFG_STBY_UPSTATE1_DAC	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
3112	BUCK1	0X414D	html	BUCK1_REF_CFG_29	CFG_STBY_DNSTATE1_DAC	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
3113	BUCK1	0X414D	html	BUCK1_REF_CFG_29	CFG_STBY_DNSTATE2_DAC	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
3114	BUCK1	0X414E	html	BUCK1_REF_CFG_30	EN_RES_PD	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3115	BUCK1	0X414E	html	BUCK1_REF_CFG_30	EN_IDEM_MEAS	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3116	BUCK1	0X414E	html	BUCK1_REF_CFG_30	EN_RDAC_HZ	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3117	BUCK1	0X414E	html	BUCK1_REF_CFG_30	EN_VDAC_TEST	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3118	BUCK1	0X414E	html	BUCK1_REF_CFG_30	EN_VCTAT_TEST	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3119	BUCK1	0X414E	html	BUCK1_REF_CFG_30	TST_STBY_BYPASS	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3120	BUCK1	0X414F	html	BUCK1_REF_CFG_31	IDEM_REF_GTRIM	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_IDEM_REF_GTRIM_991	SOO	0X0	
3121	BUCK1	0X414F	html	BUCK1_REF_CFG_31	IDEM_REF_OTRIM	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_IDEM_REF_OTRIM_991	SOO	0X0	
3122	BUCK1	0X4150	html	BUCK1_REF_CFG_32	CFG_DN2_PWM1	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_DN2_PWM1_992	SOO	0X1	
3123	BUCK1	0X4150	html	BUCK1_REF_CFG_32	CFG_DN2_PWM1_SET	3	1	3:1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_DN2_PWM1_SET_992	SOO	0X2	
3124	BUCK1	0X4150	html	BUCK1_REF_CFG_32	CFG_EN_DN1_FULLRANGE	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_EN_DN1_FULLRANGE_992	SOO	0X1	
3125	BUCK1	0X4150	html	BUCK1_REF_CFG_32	CFG_PANIC_PWM1_OS	2	5	6:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_PANIC_PWM1_OS_992	SOO	0X2	
3126	BUCK1	0X4151	html	BUCK1_REF_CFG_33	CFG_GM_IOFF_TRIM	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_CFG_GM_IOFF_TRIM_993	SOO	0X12	
3127	BUCK1	0X4151	html	BUCK1_REF_CFG_33	DIS_GM_BST	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_DIS_GM_BST_993	SOO	0X0	
3128	BUCK1	0X4151	html	BUCK1_REF_CFG_33	EN_IMAX_LRANGE	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_EN_IMAX_LRANGE_993	SOO	0X0	
3129	BUCK1	0X4152	html	BUCK1_REF_CFG_34	CFG_GM_BOOST	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_GM_BOOST_994	SOO	0X3	
3130	BUCK1	0X4153	html	BUCK1_REF_CFG_35	CFG_GM_CLAMP	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_GM_CLAMP_995	SOO	0X1	
3131	BUCK1	0X4153	html	BUCK1_REF_CFG_35	CFG_IMAX_ALARM_EXT	1	3	3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_CFG_IMAX_ALARM_EXT_995	SOO	0X0	
3132	BUCK1	0X4153	html	BUCK1_REF_CFG_35	CFG_IMAX_ABS_THR_SET	4	4	7:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_CFG_IMAX_ABS_THR_SET_995	SOO	0XA	
3133	BUCK1	0X4154	html	BUCK1_REF_CFG_36	CFG_IN_PWM_STARTUP_SET	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_IN_PWM_STARTUP_SET_996	SOO	0X0	
3134	BUCK1	0X4155	html	BUCK1_REF_CFG_37	OTP_SPARE3	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_OTP_SPARE3_997	SOO	0X0	
3135	BUCK1	0X4156	html	BUCK1_REF_CFG_38	VCOMMON_DEBUG_OFFSET	7	0	6:0	RW	F(X) = 400+(63-X)*3.125 MV FOR X IN [0:127]	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
3136	BUCK1	0X4157	html	BUCK1_REF_CFG_39	IMAX_ALARM_OFFSET_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_IMAX_ALARM_OFFSET_TRIM_998	SOO	0X4	
3137	BUCK1	0X4157	html	BUCK1_REF_CFG_39	IMAX_ABS_THR_TRIM	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_IMAX_ABS_THR_TRIM_998	SOO	0XC	
3138	BUCK1	0X4158	html	BUCK1_REF_CFG_40	PWM_STUP_OFFSET	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_PWM_STUP_OFFSET_999	SOO	0X4	
3139	BUCK1	0X4158	html	BUCK1_REF_CFG_40	CFG_OT_GAIN_TR	5	3	7:3	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_CFG_OT_GAIN_TR_999	SOO	0XF	
3140	BUCK1	0X4159	html	BUCK1_REF_CFG_41	CFG_VDROOP0_VID_BAND0	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_CFG_VDROOP0_VID_BAND0_1000	SOO	0X0	
3141	BUCK1	0X415A	html	BUCK1_REF_CFG_42	CFG_VDROOP0_VID_BAND1	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_CFG_VDROOP0_VID_BAND1_1001	SOO	0X0	
3142	BUCK1	0X415B	html	BUCK1_REF_CFG_43	CFG_VDROOP0_VID_BAND2	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_CFG_VDROOP0_VID_BAND2_1002	SOO	0X0	
3143	BUCK1	0X415C	html	BUCK1_REF_CFG_44	CFG_VDROOP0_VID_BAND3	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_CFG_VDROOP0_VID_BAND3_1003	SOO	0X0	
3144	BUCK1	0X415D	html	BUCK1_REF_CFG_45	CFG_VDROOP1_VID_BAND0	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_CFG_VDROOP1_VID_BAND0_1004	SOO	0X0	
3145	BUCK1	0X415E	html	BUCK1_REF_CFG_46	CFG_VDROOP1_VID_BAND1	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_CFG_VDROOP1_VID_BAND1_1005	SOO	0X0	
3146	BUCK1	0X415F	html	BUCK1_REF_CFG_47	CFG_VDROOP1_VID_BAND2	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_CFG_VDROOP1_VID_BAND2_1006	SOO	0X0	
3147	BUCK1	0X4160	html	BUCK1_REF_CFG_48	CFG_VDROOP1_VID_BAND3	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_CFG_VDROOP1_VID_BAND3_1007	SOO	0X0	
3148	BUCK1	0X4161	html	BUCK1_REF_CFG_49	CFG_VDROOP0_THR0	5	0	4:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_CFG_VDROOP0_THR0_1008	SOO	0X0	
3149	BUCK1	0X4162	html	BUCK1_REF_CFG_50	CFG_VDROOP0_THR1	5	0	4:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_CFG_VDROOP0_THR1_1009	SOO	0X0	
3150	BUCK1	0X4163	html	BUCK1_REF_CFG_51	CFG_VDROOP0_THR2	5	0	4:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_CFG_VDROOP0_THR2_1010	SOO	0X0	
3151	BUCK1	0X4164	html	BUCK1_REF_CFG_52	CFG_VDROOP0_THR3	5	0	4:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_CFG_VDROOP0_THR3_1011	SOO	0X0	
3152	BUCK1	0X4165	html	BUCK1_REF_CFG_53	CFG_VDROOP1_THR0	5	0	4:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_CFG_VDROOP1_THR0_1012	SOO	0X0	
3153	BUCK1	0X4166	html	BUCK1_REF_CFG_54	CFG_VDROOP1_THR1	5	0	4:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_CFG_VDROOP1_THR1_1013	SOO	0X0	
3154	BUCK1	0X4167	html	BUCK1_REF_CFG_56	CFG_VDROOP1_THR2	5	0	4:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_CFG_VDROOP1_THR2_1014	SOO	0X0	
3155	BUCK1	0X4168	html	BUCK1_REF_CFG_57	CFG_VDROOP1_THR3	5	0	4:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_CFG_VDROOP1_THR3_1015	SOO	0X0	
3156	BUCK1	0X4169	html	BUCK1_REF_CFG_58	CFG_UP_STEP	4	0	3:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_CFG_UP_STEP_1016	SOO	0X0	
3157	BUCK1	0X4169	html	BUCK1_REF_CFG_58	CFG_DN_STEP	4	4	7:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_CFG_DN_STEP_1016	SOO	0X0	
3158	BUCK1	0X416A	html	BUCK1_REF_CFG_59	CFG_SET_TRIG7T0	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_CFG_SET_TRIG7T0_1017	SOO	0X0	
3159	BUCK1	0X416B	html	BUCK1_REF_CFG_60	CFG_CLEAR_TRIG7T0	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_CFG_CLEAR_TRIG7T0_1018	SOO	0X0	
3160	BUCK1	0X416C	html	BUCK1_REF_CFG_61	CFG_SET_TRIG11T8	4	0	3:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_CFG_SET_TRIG11T8_1019	SOO	0X0	
3161	BUCK1	0X416C	html	BUCK1_REF_CFG_61	CFG_CLEAR_TRIG11T8	4	4	7:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_CFG_CLEAR_TRIG11T8_1019	SOO	0X0	
3162	BUCK1	0X416D	html	BUCK1_REF_CFG_62	OTP_SPARE1	1	0	0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_OTP_SPARE1_1020	SOO	0X0	
3163	BUCK1	0X416D	html	BUCK1_REF_CFG_62	OTP_SPARE2	1	1	1	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_OTP_SPARE2_1020	SOO	0X1	
3164	BUCK1	0X416D	html	BUCK1_REF_CFG_62	EN_LP_OT_COMP	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_EN_LP_OT_COMP_1020	SOO	0X1	
3165	BUCK1	0X416D	html	BUCK1_REF_CFG_62	EN_IMAX_ABS_COMP	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_EN_IMAX_ABS_COMP_1020	SOO	0X0	
3166	BUCK1	0X416D	html	BUCK1_REF_CFG_62	CFG_SC_RDAC_CLAMP_TR	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_CFG_SC_RDAC_CLAMP_TR_1020	SOO	0X8	
3167	BUCK1	0X416E	html	BUCK1_REF_CFG_63	CFG_OT_WARN_TR	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_CFG_OT_WARN_TR_1021	SOO	0X10	
3168	BUCK1	0X416E	html	BUCK1_REF_CFG_63	CFG_OT_IDAC_TR	3	5	7:5	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_CFG_OT_IDAC_TR_1021	SOO	0X4	
3169	BUCK1	0X416F	html	BUCK1_REF_CFG_64	CFG_OT_ABS_TR	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_CFG_OT_ABS_TR_1022	SOO	0X10	
3170	BUCK1	0X4170	html	BUCK1_LP_CFG_0	CFG_ENABLE_LP	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_ENABLE_LP_1023	SOO	0X1	
3171	BUCK1	0X4171	html	BUCK1_LP_CFG_1	CFG_ISOFT_START	4	0	3:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK1_CFG_ISOFT_START_1024	SOO	0X4	
3172	BUCK1	0X4171	html	BUCK1_LP_CFG_1	CFG_FAST_STARTUP_CURRENT_LIMIT	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_CFG_FAST_STARTUP_CURRENT_LIMIT_1024	SOO	0XC	
3173	BUCK1	0X4172	html	BUCK1_LP_CFG_2	TR_CSA_GAIN	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_TR_CSA_GAIN_1025	SOO	0X0	
3174	BUCK1	0X4172	html	BUCK1_LP_CFG_2	TR_LS_CS_OS	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_TR_LS_CS_OS_1025	SOO	0X7	
3175	BUCK1	0X4173	html	BUCK1_LP_CFG_3	CFG_INEG_LIMIT_SET	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_INEG_LIMIT_SET_1026	SOO	0X4	
3176	BUCK1	0X4173	html	BUCK1_LP_CFG_3	TR_LSON_BLANK	2	6	7:6	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_TR_LSON_BLANK_1026	SOO	0X2	
3177	BUCK1	0X4174	html	BUCK1_LP_CFG_4	CFG_HS_ILIM_SET	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_CFG_HS_ILIM_SET_1027	SOO	0X0	
3178	BUCK1	0X4174	html	BUCK1_LP_CFG_4	CFG_CSA_OUT_HIGH_LSOFF	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_CSA_OUT_HIGH_LSOFF_1027	SOO	0X1	
3179	BUCK1	0X4174	html	BUCK1_LP_CFG_4	CFG_HS_ILIM_DISABLE	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_HS_ILIM_DISABLE_1027	SOO	0X1	
3180	BUCK1	0X4175	html	BUCK1_LP_CFG_5	CFG_HS_ILIM_TRIM	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_CFG_HS_ILIM_TRIM_1028	SOO	0X0	
3181	BUCK1	0X4175	html	BUCK1_LP_CFG_5	TR_LSOFF_BLANK	2	6	7:6	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_TR_LSOFF_BLANK_1028	SOO	0X1	
3182	BUCK1	0X4176	html	BUCK1_LP_CFG_6	TR_ZD_OS	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_TR_ZD_OS_1029	SOO	0X6	
3183	BUCK1	0X4176	html	BUCK1_LP_CFG_6	CFG_CS_LS_ON_DLY	3	5	7:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_CS_LS_ON_DLY_1029	SOO	0X0	
3184	BUCK1	0X4177	html	BUCK1_LP_CFG_7	CFG_LP_FREQ_SEL	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_LP_FREQ_SEL_1030	SOO	0X3	
3185	BUCK1	0X4177	html	BUCK1_LP_CFG_7	CFG_CSA_OS_SET_LOW	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_CSA_OS_SET_LOW_1030	SOO	0X1	
3186	BUCK1	0X4178	html	BUCK1_LP_CFG_8	TR_LP_FREQ	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_TR_LP_FREQ_1031	SOO	0X31	
3187	BUCK1	0X4178	html	BUCK1_LP_CFG_8	CFG_FLOCK_EN	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_FLOCK_EN_1031	SOO	0X1	
3188	BUCK1	0X4178	html	BUCK1_LP_CFG_8	CFG_TON_START	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_TON_START_1031	SOO	0X0	
3189	BUCK1	0X4179	html	BUCK1_LP_CFG_9	TR_LP_TON_DEL	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_TR_LP_TON_DEL_1032	SOO	0X6	
3190	BUCK1	0X4179	html	BUCK1_LP_CFG_9	TR_HSON_BLANK	2	6	7:6	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_TR_HSON_BLANK_1032	SOO	0X0	
3191	BUCK1	0X417A	html	BUCK1_LP_CFG_10	CFG_LS_ROW_EN	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_LS_ROW_EN_1033	SOO	0XFF	
3192	BUCK1	0X417B	html	BUCK1_LP_CFG_11	CFG_HS_ROW_EN	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_HS_ROW_EN_1034	SOO	0XFF	
3193	BUCK1	0X417C	html	BUCK1_LP_CFG_12	CFG_HS_PREDRV_PUN_STR	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_HS_PREDRV_PUN_STR_1035	SOO	0XF	
3194	BUCK1	0X417C	html	BUCK1_LP_CFG_12	CFG_CSA_CAP_SET	3	5	7:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_CSA_CAP_SET_1035	SOO	0X2	
3195	BUCK1	0X417D	html	BUCK1_LP_CFG_13	CFG_DTC_LX_RISE_SEL	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_DTC_LX_RISE_SEL_1036	SOO	0X0	
3196	BUCK1	0X417D	html	BUCK1_LP_CFG_13	CFG_DTC_LX_FALL_SEL	2	2	3:2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_DTC_LX_FALL_SEL_1036	SOO	0X0	
3197	BUCK1	0X417D	html	BUCK1_LP_CFG_13	CFG_ZCD_SYS_OS_MODE	2	4	5:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_ZCD_SYS_OS_MODE_1036	SOO	0X0	
3198	BUCK1	0X417D	html	BUCK1_LP_CFG_13	CFG_ZCD_OS_AZCAL_EN	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_ZCD_OS_AZCAL_EN_1036	SOO	0X1	
3199	BUCK1	0X417E	html	BUCK1_LP_CFG_14	CFG_ZVS_EN	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_ZVS_EN_1037	SOO	0X0	
3200	BUCK1	0X417E	html	BUCK1_LP_CFG_14	CFG_ZVS_REL_DEL	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_ZVS_REL_DEL_1037	SOO	0XF	
3201	BUCK1	0X417F	html	BUCK1_LP_CFG_15	CFG_LP_SC_TR	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_CFG_LP_SC_TR_1038	SOO	0X20	
3202	BUCK1	0X417F	html	BUCK1_LP_CFG_15	CFG_EN_LP_SC	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_EN_LP_SC_1038	SOO	0X1	
3203	BUCK1	0X417F	html	BUCK1_LP_CFG_15	CFG_EN_LP_SC_MODE	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_EN_LP_SC_MODE_1038	SOO	0X1	
3204	BUCK1	0X4183	html	BUCK1_LP_CFG_19	DTB_EN	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3205	BUCK1	0X4183	html	BUCK1_LP_CFG_19	DTB_SEL	3	1	3:1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3206	BUCK1	0X4184	html	BUCK1_LP_CFG_20	TEST_BYPASS_EN	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3207	BUCK1	0X4184	html	BUCK1_LP_CFG_20	TEST_FORCE_LX	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3208	BUCK1	0X4184	html	BUCK1_LP_CFG_20	TEST_FORCE_EN	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3209	BUCK1	0X4184	html	BUCK1_LP_CFG_20	TEST_FORCE_PWM	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3210	BUCK1	0X4184	html	BUCK1_LP_CFG_20	TEST_BYPASS_SEL	2	4	5:4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3211	BUCK1	0X4184	html	BUCK1_LP_CFG_20	TEST_EN_SC	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3212	BUCK1	0X4184	html	BUCK1_LP_CFG_20	TEST_BYPASS_DCM	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3213	BUCK1	0X4185	html	BUCK1_LP_CFG_21	I_TEST_SWITCH_EN	2	0	1:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3214	BUCK1	0X4185	html	BUCK1_LP_CFG_21	TEST_RON_ATB	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3215	BUCK1	0X4185	html	BUCK1_LP_CFG_21	TEST_EN_HS_ILIM	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3216	BUCK1	0X4185	html	BUCK1_LP_CFG_21	TEST_EN_TON	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3217	BUCK1	0X4185	html	BUCK1_LP_CFG_21	CFG_LP_EN_SELFOSC	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3218	BUCK1	0X4185	html	BUCK1_LP_CFG_21	TEST_EN_ZCD	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3219	BUCK1	0X4185	html	BUCK1_LP_CFG_21	TEST_EN_CSA	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3220	BUCK1	0X4186	html	BUCK1_LP_CFG_22	CFG_LP_SC_OS_TR	3	0	2:0	RW	NA	FALSE	T	FALSE	TRUE	trim	OTP_BUCK1_CFG_LP_SC_OS_TR_1039	SOO	0X4	
3221	BUCK1	0X4186	html	BUCK1_LP_CFG_22	CFG_LP_SC_GAIN	3	4	6:4	RW	NA	TRUE	C	FALSE	TRUE	design	OTP_BUCK1_CFG_LP_SC_GAIN_1039	SOO	0X2	
3222	BUCK1	0X4186	html	BUCK1_LP_CFG_22	CFG_LP_COMP_GAIN	1	7	7	RW	NA	TRUE	C	FALSE	TRUE	design	OTP_BUCK1_CFG_LP_COMP_GAIN_1039	SOO	0X0	
3223	BUCK1	0X4187	html	BUCK1_LP_CFG_23	CFG_I2V_TR	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_CFG_I2V_TR_1040	SOO	0XB	
3224	BUCK1	0X4187	html	BUCK1_LP_CFG_23	DIS_PWM_ZXC	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_DIS_PWM_ZXC_1040	SOO	0X0	
3225	BUCK1	0X4187	html	BUCK1_LP_CFG_23	CFG_VTUNE_LOW	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_VTUNE_LOW_1040	SOO	0X0	
3226	BUCK1	0X4188	html	BUCK1_LP_CFG_24	TM_CC_COMP_RES	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_TM_CC_COMP_RES_1041	SOO	0X0	
3227	BUCK1	0X4188	html	BUCK1_LP_CFG_24	CFG_ATB_EXTENSION_SEL	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_ATB_EXTENSION_SEL_1041	SOO	0X1	
3228	BUCK1	0X4188	html	BUCK1_LP_CFG_24	OTP_SPARE	6	2	7:2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_OTP_SPARE_1041	SOO	0X0	
3229	BUCK1	0X4189	html	BUCK1_LP_CFG_25	OTP_SPARE2	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_OTP_SPARE2_1042	SOO	0X0	
3230	BUCK1	0X4190	html	BUCK1_HP1_CFG_0	CFG_EN_HP	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_EN_HP_1043	SOO	0X1	
3231	BUCK1	0X4190	html	BUCK1_HP1_CFG_0	CFG_SC_EN_220NH	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_SC_EN_220NH_1043	SOO	0X0	
3232	BUCK1	0X4190	html	BUCK1_HP1_CFG_0	CFG_HS_ILIM_POS_UP_SET	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_HS_ILIM_POS_UP_SET_1043	SOO	0X0	
3233	BUCK1	0X4190	html	BUCK1_HP1_CFG_0	CFG_CC_BLK_SET	2	3	4:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_CC_BLK_SET_1043	SOO	0X0	
3234	BUCK1	0X4190	html	BUCK1_HP1_CFG_0	CFG_WIDTH_SEL	2	5	6:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_WIDTH_SEL_1043	SOO	0X0	
3235	BUCK1	0X4190	html	BUCK1_HP1_CFG_0	CFG_VE_RST_EN	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_VE_RST_EN_1043	SOO	0X0	
3236	BUCK1	0X4191	html	BUCK1_HP1_CFG_1	CFG_LS_NILIM_SET	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_CFG_LS_NILIM_SET_1044	SOO	0X14	
3237	BUCK1	0X4191	html	BUCK1_HP1_CFG_1	CFG_LS_CS_SWITCH_EN	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_LS_CS_SWITCH_EN_1044	SOO	0X1	
3238	BUCK1	0X4191	html	BUCK1_HP1_CFG_1	CFG_PWM_1SHOT_SEL_SPARE	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_PWM_1SHOT_SEL_SPARE_1044	SOO	0X0	
3239	BUCK1	0X4192	html	BUCK1_HP1_CFG_2	CFG_CS_OS_TRIM	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_CFG_CS_OS_TRIM_1045	SOO	0XE	
3240	BUCK1	0X4192	html	BUCK1_HP1_CFG_2	CFG_CS_GAIN_TRIM	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_CFG_CS_GAIN_TRIM_1045	SOO	0X0	
3241	BUCK1	0X4193	html	BUCK1_HP1_CFG_3	CFG_LS_BLK_SET	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_LS_BLK_SET_1046	SOO	0X0	
3242	BUCK1	0X4193	html	BUCK1_HP1_CFG_3	CFG_ZD_TRIM	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_CFG_ZD_TRIM_1046	SOO	0X0	
3243	BUCK1	0X4194	html	BUCK1_HP1_CFG_4	IADC_OS_TRIM	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_IADC_OS_TRIM_1047	SOO	0X0	
3244	BUCK1	0X4194	html	BUCK1_HP1_CFG_4	CFG_PWM_1SHOT_SEL	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_PWM_1SHOT_SEL_1047	SOO	0X3	
3245	BUCK1	0X4195	html	BUCK1_HP1_CFG_5	CFG_SC_OFFSET_SET	6	0	5:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_SC_OFFSET_SET_1048	SOO	0X30	
3246	BUCK1	0X4195	html	BUCK1_HP1_CFG_5	CFG_SC_EN_1U	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_SC_EN_1U_1048	SOO	0X0	
3247	BUCK1	0X4196	html	BUCK1_HP1_CFG_6	CFG_SC_TRIM	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_CFG_SC_TRIM_1049	SOO	0X18	
3248	BUCK1	0X4196	html	BUCK1_HP1_CFG_6	CFG_DENOTCH_SEL	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_DENOTCH_SEL_1049	SOO	0X0	
3249	BUCK1	0X4197	html	BUCK1_HP1_CFG_7	CFG_HS_ILIM_POS_SET	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_CFG_HS_ILIM_POS_SET_1050	SOO	0X0	
3250	BUCK1	0X4197	html	BUCK1_HP1_CFG_7	ILIM_NEG_PWM_EN	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_ILIM_NEG_PWM_EN_1050	SOO	0X0	
3251	BUCK1	0X4197	html	BUCK1_HP1_CFG_7	ILIM_POS_PWM_EN	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_ILIM_POS_PWM_EN_1050	SOO	0X1	
3252	BUCK1	0X4198	html	BUCK1_HP1_CFG_8	CFG_HS_ILIM_NEG_SET	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_HS_ILIM_NEG_SET_1051	SOO	0X0	
3253	BUCK1	0X4198	html	BUCK1_HP1_CFG_8	CFG_HS_BLK_SET	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_HS_BLK_SET_1051	SOO	0X0	
3254	BUCK1	0X419A	html	BUCK1_HP1_CFG_10	CFG_LS_ROW_EN	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_LS_ROW_EN_1052	SOO	0XFF	
3255	BUCK1	0X419B	html	BUCK1_HP1_CFG_11	CFG_HS_ROW_EN	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_HS_ROW_EN_1053	SOO	0XFF	
3256	BUCK1	0X419C	html	BUCK1_HP1_CFG_12	CFG_HS_PREDRV_PUN_STR	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_HS_PREDRV_PUN_STR_1054	SOO	0XF	
3257	BUCK1	0X419C	html	BUCK1_HP1_CFG_12	CFG_CSA_CAP_SET	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_CSA_CAP_SET_1054	SOO	0X4	
3258	BUCK1	0X419E	html	BUCK1_HP1_CFG_14	CFG_DTC_LX_RISE_SEL	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_DTC_LX_RISE_SEL_1055	SOO	0X3	
3259	BUCK1	0X419E	html	BUCK1_HP1_CFG_14	CFG_DTC_LX_FALL_SEL	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_DTC_LX_FALL_SEL_1055	SOO	0X3	
3260	BUCK1	0X419F	html	BUCK1_HP1_CFG_15	CFG_ZVS_EN	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_ZVS_EN_1056	SOO	0X0	
3261	BUCK1	0X419F	html	BUCK1_HP1_CFG_15	CFG_ZVS_REL_DEL	4	1	4:1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_ZVS_REL_DEL_1056	SOO	0XF	
3262	BUCK1	0X419F	html	BUCK1_HP1_CFG_15	CFG_MIR_GAIN	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_MIR_GAIN_1056	SOO	0X0	
3263	BUCK1	0X41A0	html	BUCK1_HP1_CFG_16	OTP_SPARE0	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_OTP_SPARE0_1057	SOO	0X0	
3264	BUCK1	0X41A1	html	BUCK1_HP1_CFG_17	OTP_SPARE1	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_OTP_SPARE1_1058	SOO	0X0	
3265	BUCK1	0X41A3	html	BUCK1_HP1_CFG_19	BIAS_EN_SEL	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3266	BUCK1	0X41A3	html	BUCK1_HP1_CFG_19	BIAS_EN_EXT	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3267	BUCK1	0X41A3	html	BUCK1_HP1_CFG_19	TEST_EN_CS	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3268	BUCK1	0X41A3	html	BUCK1_HP1_CFG_19	TEST_CS_LS_EN_SEL	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3269	BUCK1	0X41A3	html	BUCK1_HP1_CFG_19	TEST_SET_ZD_LOW	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3270	BUCK1	0X41A3	html	BUCK1_HP1_CFG_19	TEST_SET_NILIM_LOW	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3271	BUCK1	0X41A3	html	BUCK1_HP1_CFG_19	TEST_CS_LS_ON_BYPASS	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3272	BUCK1	0X41A3	html	BUCK1_HP1_CFG_19	TEST_EN_HS_ILIM	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3273	BUCK1	0X41A4	html	BUCK1_HP1_CFG_20	HS_ILIM_EN_SEL	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3274	BUCK1	0X41A4	html	BUCK1_HP1_CFG_20	SET_HS_ILIM_LOW	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3275	BUCK1	0X41A4	html	BUCK1_HP1_CFG_20	TEST_EN_SC	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3276	BUCK1	0X41A4	html	BUCK1_HP1_CFG_20	TEST_SC_EN_SEL	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3277	BUCK1	0X41A4	html	BUCK1_HP1_CFG_20	TEST_SC_RST_SEL	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3278	BUCK1	0X41A4	html	BUCK1_HP1_CFG_20	TEST_EN_CC	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3279	BUCK1	0X41A4	html	BUCK1_HP1_CFG_20	TEST_CC_EN_SEL	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3280	BUCK1	0X41A5	html	BUCK1_HP1_CFG_21	TEST_BYPASS_EN	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3281	BUCK1	0X41A5	html	BUCK1_HP1_CFG_21	TEST_FORCE_LX	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3282	BUCK1	0X41A5	html	BUCK1_HP1_CFG_21	TEST_FORCE_EN	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3283	BUCK1	0X41A5	html	BUCK1_HP1_CFG_21	TEST_FORCE_PWM	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3284	BUCK1	0X41A5	html	BUCK1_HP1_CFG_21	TEST_BYPASS_SEL	2	4	5:4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3285	BUCK1	0X41A5	html	BUCK1_HP1_CFG_21	CFG_PWM_PWRTILE_ENABLE	2	6	7:6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X3	
3286	BUCK1	0X41A6	html	BUCK1_HP1_CFG_22	I_TEST_SWITCH_EN	3	0	2:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3287	BUCK1	0X41A6	html	BUCK1_HP1_CFG_22	TEST_DTBO_PWM	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3288	BUCK1	0X41A6	html	BUCK1_HP1_CFG_22	DTB_EN	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3289	BUCK1	0X41A6	html	BUCK1_HP1_CFG_22	DTB_SEL	3	5	7:5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3290	BUCK1	0X41A7	html	BUCK1_HP1_CFG_23	LX_SNS_EN	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3291	BUCK1	0X41A8	html	BUCK1_HP2_CFG_0	CFG_EN_HP	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_EN_HP_1059	SOO	0X1	
3292	BUCK1	0X41A8	html	BUCK1_HP2_CFG_0	CFG_SC_EN_220NH	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_SC_EN_220NH_1059	SOO	0X0	
3293	BUCK1	0X41A8	html	BUCK1_HP2_CFG_0	CFG_HS_ILIM_POS_UP_SET	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_HS_ILIM_POS_UP_SET_1059	SOO	0X0	
3294	BUCK1	0X41A8	html	BUCK1_HP2_CFG_0	CFG_CC_BLK_SET	2	3	4:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_CC_BLK_SET_1059	SOO	0X0	
3295	BUCK1	0X41A8	html	BUCK1_HP2_CFG_0	CFG_WIDTH_SEL	2	5	6:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_WIDTH_SEL_1059	SOO	0X0	
3296	BUCK1	0X41A8	html	BUCK1_HP2_CFG_0	CFG_VE_RST_EN	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_VE_RST_EN_1059	SOO	0X0	
3297	BUCK1	0X41A9	html	BUCK1_HP2_CFG_1	CFG_LS_NILIM_SET	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_CFG_LS_NILIM_SET_1060	SOO	0X14	
3298	BUCK1	0X41A9	html	BUCK1_HP2_CFG_1	CFG_LS_CS_SWITCH_EN	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_LS_CS_SWITCH_EN_1060	SOO	0X1	
3299	BUCK1	0X41A9	html	BUCK1_HP2_CFG_1	CFG_PWM_1SHOT_SEL_SPARE	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_PWM_1SHOT_SEL_SPARE_1060	SOO	0X0	
3300	BUCK1	0X41AA	html	BUCK1_HP2_CFG_2	CFG_CS_OS_TRIM	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_CFG_CS_OS_TRIM_1061	SOO	0XE	
3301	BUCK1	0X41AA	html	BUCK1_HP2_CFG_2	CFG_CS_GAIN_TRIM	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_CFG_CS_GAIN_TRIM_1061	SOO	0X0	
3302	BUCK1	0X41AB	html	BUCK1_HP2_CFG_3	CFG_LS_BLK_SET	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_LS_BLK_SET_1062	SOO	0X0	
3303	BUCK1	0X41AB	html	BUCK1_HP2_CFG_3	CFG_ZD_TRIM	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_CFG_ZD_TRIM_1062	SOO	0X0	
3304	BUCK1	0X41AC	html	BUCK1_HP2_CFG_4	IADC_OS_TRIM	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_IADC_OS_TRIM_1063	SOO	0X0	
3305	BUCK1	0X41AC	html	BUCK1_HP2_CFG_4	CFG_PWM_1SHOT_SEL	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_PWM_1SHOT_SEL_1063	SOO	0X3	
3306	BUCK1	0X41AD	html	BUCK1_HP2_CFG_5	CFG_SC_OFFSET_SET	6	0	5:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_SC_OFFSET_SET_1064	SOO	0X30	
3307	BUCK1	0X41AD	html	BUCK1_HP2_CFG_5	CFG_SC_EN_1U	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_SC_EN_1U_1064	SOO	0X0	
3308	BUCK1	0X41AE	html	BUCK1_HP2_CFG_6	CFG_SC_TRIM	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_CFG_SC_TRIM_1065	SOO	0X18	
3309	BUCK1	0X41AE	html	BUCK1_HP2_CFG_6	CFG_DENOTCH_SEL	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_DENOTCH_SEL_1065	SOO	0X0	
3310	BUCK1	0X41AF	html	BUCK1_HP2_CFG_7	CFG_HS_ILIM_POS_SET	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_CFG_HS_ILIM_POS_SET_1066	SOO	0X0	
3311	BUCK1	0X41AF	html	BUCK1_HP2_CFG_7	ILIM_NEG_PWM_EN	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_ILIM_NEG_PWM_EN_1066	SOO	0X0	
3312	BUCK1	0X41AF	html	BUCK1_HP2_CFG_7	ILIM_POS_PWM_EN	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_ILIM_POS_PWM_EN_1066	SOO	0X1	
3313	BUCK1	0X41B0	html	BUCK1_HP2_CFG_8	CFG_HS_ILIM_NEG_SET	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_HS_ILIM_NEG_SET_1067	SOO	0X0	
3314	BUCK1	0X41B0	html	BUCK1_HP2_CFG_8	CFG_HS_BLK_SET	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_HS_BLK_SET_1067	SOO	0X0	
3315	BUCK1	0X41B2	html	BUCK1_HP2_CFG_10	CFG_LS_ROW_EN	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_LS_ROW_EN_1068	SOO	0XFF	
3316	BUCK1	0X41B3	html	BUCK1_HP2_CFG_11	CFG_HS_ROW_EN	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_HS_ROW_EN_1069	SOO	0XFF	
3317	BUCK1	0X41B4	html	BUCK1_HP2_CFG_12	CFG_HS_PREDRV_PUN_STR	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_HS_PREDRV_PUN_STR_1070	SOO	0XF	
3318	BUCK1	0X41B4	html	BUCK1_HP2_CFG_12	CFG_CSA_CAP_SET	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_CSA_CAP_SET_1070	SOO	0X4	
3319	BUCK1	0X41B6	html	BUCK1_HP2_CFG_14	CFG_DTC_LX_RISE_SEL	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_DTC_LX_RISE_SEL_1071	SOO	0X3	
3320	BUCK1	0X41B6	html	BUCK1_HP2_CFG_14	CFG_DTC_LX_FALL_SEL	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_DTC_LX_FALL_SEL_1071	SOO	0X3	
3321	BUCK1	0X41B7	html	BUCK1_HP2_CFG_15	CFG_ZVS_EN	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_ZVS_EN_1072	SOO	0X0	
3322	BUCK1	0X41B7	html	BUCK1_HP2_CFG_15	CFG_ZVS_REL_DEL	4	1	4:1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_ZVS_REL_DEL_1072	SOO	0XF	
3323	BUCK1	0X41B7	html	BUCK1_HP2_CFG_15	CFG_MIR_GAIN	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_MIR_GAIN_1072	SOO	0X0	
3324	BUCK1	0X41B8	html	BUCK1_HP2_CFG_16	OTP_SPARE0	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_OTP_SPARE0_1073	SOO	0X0	
3325	BUCK1	0X41B9	html	BUCK1_HP2_CFG_17	OTP_SPARE1	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_OTP_SPARE1_1074	SOO	0X0	
3326	BUCK1	0X41BB	html	BUCK1_HP2_CFG_19	BIAS_EN_SEL	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3327	BUCK1	0X41BB	html	BUCK1_HP2_CFG_19	BIAS_EN_EXT	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3328	BUCK1	0X41BB	html	BUCK1_HP2_CFG_19	TEST_EN_CS	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3329	BUCK1	0X41BB	html	BUCK1_HP2_CFG_19	TEST_CS_LS_EN_SEL	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3330	BUCK1	0X41BB	html	BUCK1_HP2_CFG_19	TEST_SET_ZD_LOW	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3331	BUCK1	0X41BB	html	BUCK1_HP2_CFG_19	TEST_SET_NILIM_LOW	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3332	BUCK1	0X41BB	html	BUCK1_HP2_CFG_19	TEST_CS_LS_ON_BYPASS	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3333	BUCK1	0X41BB	html	BUCK1_HP2_CFG_19	TEST_EN_HS_ILIM	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3334	BUCK1	0X41BC	html	BUCK1_HP2_CFG_20	HS_ILIM_EN_SEL	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3335	BUCK1	0X41BC	html	BUCK1_HP2_CFG_20	SET_HS_ILIM_LOW	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3336	BUCK1	0X41BC	html	BUCK1_HP2_CFG_20	TEST_EN_SC	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3337	BUCK1	0X41BC	html	BUCK1_HP2_CFG_20	TEST_SC_EN_SEL	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3338	BUCK1	0X41BC	html	BUCK1_HP2_CFG_20	TEST_SC_RST_SEL	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3339	BUCK1	0X41BC	html	BUCK1_HP2_CFG_20	TEST_EN_CC	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3340	BUCK1	0X41BC	html	BUCK1_HP2_CFG_20	TEST_CC_EN_SEL	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3341	BUCK1	0X41BD	html	BUCK1_HP2_CFG_21	TEST_BYPASS_EN	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3342	BUCK1	0X41BD	html	BUCK1_HP2_CFG_21	TEST_FORCE_LX	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3343	BUCK1	0X41BD	html	BUCK1_HP2_CFG_21	TEST_FORCE_EN	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3344	BUCK1	0X41BD	html	BUCK1_HP2_CFG_21	TEST_FORCE_PWM	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3345	BUCK1	0X41BD	html	BUCK1_HP2_CFG_21	TEST_BYPASS_SEL	2	4	5:4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3346	BUCK1	0X41BD	html	BUCK1_HP2_CFG_21	CFG_PWM_PWRTILE_ENABLE	2	6	7:6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X3	
3347	BUCK1	0X41BE	html	BUCK1_HP2_CFG_22	I_TEST_SWITCH_EN	3	0	2:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3348	BUCK1	0X41BE	html	BUCK1_HP2_CFG_22	TEST_DTBO_PWM	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3349	BUCK1	0X41BE	html	BUCK1_HP2_CFG_22	DTB_EN	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3350	BUCK1	0X41BE	html	BUCK1_HP2_CFG_22	DTB_SEL	3	5	7:5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3351	BUCK1	0X41BF	html	BUCK1_HP2_CFG_23	LX_SNS_EN	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3352	BUCK1	0X41C0	html	BUCK1_HP3_CFG_0	CFG_EN_HP	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_EN_HP_1075	SOO	0X1	
3353	BUCK1	0X41C0	html	BUCK1_HP3_CFG_0	CFG_SC_EN_220NH	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_SC_EN_220NH_1075	SOO	0X0	
3354	BUCK1	0X41C0	html	BUCK1_HP3_CFG_0	CFG_HS_ILIM_POS_UP_SET	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_HS_ILIM_POS_UP_SET_1075	SOO	0X0	
3355	BUCK1	0X41C0	html	BUCK1_HP3_CFG_0	CFG_CC_BLK_SET	2	3	4:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_CC_BLK_SET_1075	SOO	0X0	
3356	BUCK1	0X41C0	html	BUCK1_HP3_CFG_0	CFG_WIDTH_SEL	2	5	6:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_WIDTH_SEL_1075	SOO	0X0	
3357	BUCK1	0X41C0	html	BUCK1_HP3_CFG_0	CFG_VE_RST_EN	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_VE_RST_EN_1075	SOO	0X0	
3358	BUCK1	0X41C1	html	BUCK1_HP3_CFG_1	CFG_LS_NILIM_SET	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_CFG_LS_NILIM_SET_1076	SOO	0X14	
3359	BUCK1	0X41C1	html	BUCK1_HP3_CFG_1	CFG_LS_CS_SWITCH_EN	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_LS_CS_SWITCH_EN_1076	SOO	0X1	
3360	BUCK1	0X41C1	html	BUCK1_HP3_CFG_1	CFG_PWM_1SHOT_SEL_SPARE	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_PWM_1SHOT_SEL_SPARE_1076	SOO	0X0	
3361	BUCK1	0X41C2	html	BUCK1_HP3_CFG_2	CFG_CS_OS_TRIM	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_CFG_CS_OS_TRIM_1077	SOO	0XE	
3362	BUCK1	0X41C2	html	BUCK1_HP3_CFG_2	CFG_CS_GAIN_TRIM	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_CFG_CS_GAIN_TRIM_1077	SOO	0X0	
3363	BUCK1	0X41C3	html	BUCK1_HP3_CFG_3	CFG_LS_BLK_SET	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_LS_BLK_SET_1078	SOO	0X0	
3364	BUCK1	0X41C3	html	BUCK1_HP3_CFG_3	CFG_ZD_TRIM	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_CFG_ZD_TRIM_1078	SOO	0X0	
3365	BUCK1	0X41C4	html	BUCK1_HP3_CFG_4	IADC_OS_TRIM	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_IADC_OS_TRIM_1079	SOO	0X0	
3366	BUCK1	0X41C4	html	BUCK1_HP3_CFG_4	CFG_PWM_1SHOT_SEL	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_PWM_1SHOT_SEL_1079	SOO	0X3	
3367	BUCK1	0X41C5	html	BUCK1_HP3_CFG_5	CFG_SC_OFFSET_SET	6	0	5:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_SC_OFFSET_SET_1080	SOO	0X30	
3368	BUCK1	0X41C5	html	BUCK1_HP3_CFG_5	CFG_SC_EN_1U	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_SC_EN_1U_1080	SOO	0X0	
3369	BUCK1	0X41C6	html	BUCK1_HP3_CFG_6	CFG_SC_TRIM	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_CFG_SC_TRIM_1081	SOO	0X18	
3370	BUCK1	0X41C6	html	BUCK1_HP3_CFG_6	CFG_DENOTCH_SEL	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_DENOTCH_SEL_1081	SOO	0X0	
3371	BUCK1	0X41C7	html	BUCK1_HP3_CFG_7	CFG_HS_ILIM_POS_SET	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_CFG_HS_ILIM_POS_SET_1082	SOO	0X0	
3372	BUCK1	0X41C7	html	BUCK1_HP3_CFG_7	ILIM_NEG_PWM_EN	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_ILIM_NEG_PWM_EN_1082	SOO	0X0	
3373	BUCK1	0X41C7	html	BUCK1_HP3_CFG_7	ILIM_POS_PWM_EN	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_ILIM_POS_PWM_EN_1082	SOO	0X1	
3374	BUCK1	0X41C8	html	BUCK1_HP3_CFG_8	CFG_HS_ILIM_NEG_SET	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_HS_ILIM_NEG_SET_1083	SOO	0X0	
3375	BUCK1	0X41C8	html	BUCK1_HP3_CFG_8	CFG_HS_BLK_SET	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_HS_BLK_SET_1083	SOO	0X0	
3376	BUCK1	0X41CA	html	BUCK1_HP3_CFG_10	CFG_LS_ROW_EN	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_LS_ROW_EN_1084	SOO	0XFF	
3377	BUCK1	0X41CB	html	BUCK1_HP3_CFG_11	CFG_HS_ROW_EN	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_HS_ROW_EN_1085	SOO	0XFF	
3378	BUCK1	0X41CC	html	BUCK1_HP3_CFG_12	CFG_HS_PREDRV_PUN_STR	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_HS_PREDRV_PUN_STR_1086	SOO	0XF	
3379	BUCK1	0X41CC	html	BUCK1_HP3_CFG_12	CFG_CSA_CAP_SET	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_CSA_CAP_SET_1086	SOO	0X4	
3380	BUCK1	0X41CE	html	BUCK1_HP3_CFG_14	CFG_DTC_LX_RISE_SEL	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_DTC_LX_RISE_SEL_1087	SOO	0X3	
3381	BUCK1	0X41CE	html	BUCK1_HP3_CFG_14	CFG_DTC_LX_FALL_SEL	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_DTC_LX_FALL_SEL_1087	SOO	0X3	
3382	BUCK1	0X41CF	html	BUCK1_HP3_CFG_15	CFG_ZVS_EN	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_ZVS_EN_1088	SOO	0X0	
3383	BUCK1	0X41CF	html	BUCK1_HP3_CFG_15	CFG_ZVS_REL_DEL	4	1	4:1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_ZVS_REL_DEL_1088	SOO	0XF	
3384	BUCK1	0X41CF	html	BUCK1_HP3_CFG_15	CFG_MIR_GAIN	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_MIR_GAIN_1088	SOO	0X0	
3385	BUCK1	0X41D0	html	BUCK1_HP3_CFG_16	OTP_SPARE0	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_OTP_SPARE0_1089	SOO	0X0	
3386	BUCK1	0X41D1	html	BUCK1_HP3_CFG_17	OTP_SPARE1	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_OTP_SPARE1_1090	SOO	0X0	
3387	BUCK1	0X41D3	html	BUCK1_HP3_CFG_19	BIAS_EN_SEL	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3388	BUCK1	0X41D3	html	BUCK1_HP3_CFG_19	BIAS_EN_EXT	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3389	BUCK1	0X41D3	html	BUCK1_HP3_CFG_19	TEST_EN_CS	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3390	BUCK1	0X41D3	html	BUCK1_HP3_CFG_19	TEST_CS_LS_EN_SEL	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3391	BUCK1	0X41D3	html	BUCK1_HP3_CFG_19	TEST_SET_ZD_LOW	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3392	BUCK1	0X41D3	html	BUCK1_HP3_CFG_19	TEST_SET_NILIM_LOW	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3393	BUCK1	0X41D3	html	BUCK1_HP3_CFG_19	TEST_CS_LS_ON_BYPASS	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3394	BUCK1	0X41D3	html	BUCK1_HP3_CFG_19	TEST_EN_HS_ILIM	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3395	BUCK1	0X41D4	html	BUCK1_HP3_CFG_20	HS_ILIM_EN_SEL	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3396	BUCK1	0X41D4	html	BUCK1_HP3_CFG_20	SET_HS_ILIM_LOW	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3397	BUCK1	0X41D4	html	BUCK1_HP3_CFG_20	TEST_EN_SC	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3398	BUCK1	0X41D4	html	BUCK1_HP3_CFG_20	TEST_SC_EN_SEL	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3399	BUCK1	0X41D4	html	BUCK1_HP3_CFG_20	TEST_SC_RST_SEL	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3400	BUCK1	0X41D4	html	BUCK1_HP3_CFG_20	TEST_EN_CC	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3401	BUCK1	0X41D4	html	BUCK1_HP3_CFG_20	TEST_CC_EN_SEL	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3402	BUCK1	0X41D5	html	BUCK1_HP3_CFG_21	TEST_BYPASS_EN	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3403	BUCK1	0X41D5	html	BUCK1_HP3_CFG_21	TEST_FORCE_LX	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3404	BUCK1	0X41D5	html	BUCK1_HP3_CFG_21	TEST_FORCE_EN	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3405	BUCK1	0X41D5	html	BUCK1_HP3_CFG_21	TEST_FORCE_PWM	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3406	BUCK1	0X41D5	html	BUCK1_HP3_CFG_21	TEST_BYPASS_SEL	2	4	5:4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3407	BUCK1	0X41D5	html	BUCK1_HP3_CFG_21	CFG_PWM_PWRTILE_ENABLE	2	6	7:6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X3	
3408	BUCK1	0X41D6	html	BUCK1_HP3_CFG_22	I_TEST_SWITCH_EN	3	0	2:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3409	BUCK1	0X41D6	html	BUCK1_HP3_CFG_22	TEST_DTBO_PWM	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3410	BUCK1	0X41D6	html	BUCK1_HP3_CFG_22	DTB_EN	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3411	BUCK1	0X41D6	html	BUCK1_HP3_CFG_22	DTB_SEL	3	5	7:5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3412	BUCK1	0X41D7	html	BUCK1_HP3_CFG_23	LX_SNS_EN	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3413	BUCK1	0X41D8	html	BUCK1_HP4_CFG_0	CFG_EN_HP	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_EN_HP_1091	SOO	0X1	
3414	BUCK1	0X41D8	html	BUCK1_HP4_CFG_0	CFG_SC_EN_220NH	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_SC_EN_220NH_1091	SOO	0X0	
3415	BUCK1	0X41D8	html	BUCK1_HP4_CFG_0	CFG_HS_ILIM_POS_UP_SET	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_HS_ILIM_POS_UP_SET_1091	SOO	0X0	
3416	BUCK1	0X41D8	html	BUCK1_HP4_CFG_0	CFG_CC_BLK_SET	2	3	4:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_CC_BLK_SET_1091	SOO	0X0	
3417	BUCK1	0X41D8	html	BUCK1_HP4_CFG_0	CFG_WIDTH_SEL	2	5	6:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_WIDTH_SEL_1091	SOO	0X0	
3418	BUCK1	0X41D8	html	BUCK1_HP4_CFG_0	CFG_VE_RST_EN	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_VE_RST_EN_1091	SOO	0X0	
3419	BUCK1	0X41D9	html	BUCK1_HP4_CFG_1	CFG_LS_NILIM_SET	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_CFG_LS_NILIM_SET_1092	SOO	0X14	
3420	BUCK1	0X41D9	html	BUCK1_HP4_CFG_1	CFG_LS_CS_SWITCH_EN	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_LS_CS_SWITCH_EN_1092	SOO	0X1	
3421	BUCK1	0X41D9	html	BUCK1_HP4_CFG_1	CFG_PWM_1SHOT_SEL_SPARE	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_PWM_1SHOT_SEL_SPARE_1092	SOO	0X0	
3422	BUCK1	0X41DA	html	BUCK1_HP4_CFG_2	CFG_CS_OS_TRIM	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_CFG_CS_OS_TRIM_1093	SOO	0XE	
3423	BUCK1	0X41DA	html	BUCK1_HP4_CFG_2	CFG_CS_GAIN_TRIM	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_CFG_CS_GAIN_TRIM_1093	SOO	0X0	
3424	BUCK1	0X41DB	html	BUCK1_HP4_CFG_3	CFG_LS_BLK_SET	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_LS_BLK_SET_1094	SOO	0X0	
3425	BUCK1	0X41DB	html	BUCK1_HP4_CFG_3	CFG_ZD_TRIM	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_CFG_ZD_TRIM_1094	SOO	0X0	
3426	BUCK1	0X41DC	html	BUCK1_HP4_CFG_4	IADC_OS_TRIM	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_IADC_OS_TRIM_1095	SOO	0X0	
3427	BUCK1	0X41DC	html	BUCK1_HP4_CFG_4	CFG_PWM_1SHOT_SEL	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_PWM_1SHOT_SEL_1095	SOO	0X3	
3428	BUCK1	0X41DD	html	BUCK1_HP4_CFG_5	CFG_SC_OFFSET_SET	6	0	5:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_SC_OFFSET_SET_1096	SOO	0X30	
3429	BUCK1	0X41DD	html	BUCK1_HP4_CFG_5	CFG_SC_EN_1U	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_SC_EN_1U_1096	SOO	0X0	
3430	BUCK1	0X41DE	html	BUCK1_HP4_CFG_6	CFG_SC_TRIM	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_CFG_SC_TRIM_1097	SOO	0X18	
3431	BUCK1	0X41DE	html	BUCK1_HP4_CFG_6	CFG_DENOTCH_SEL	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_DENOTCH_SEL_1097	SOO	0X0	
3432	BUCK1	0X41DF	html	BUCK1_HP4_CFG_7	CFG_HS_ILIM_POS_SET	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK1_CFG_HS_ILIM_POS_SET_1098	SOO	0X0	
3433	BUCK1	0X41DF	html	BUCK1_HP4_CFG_7	ILIM_NEG_PWM_EN	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_ILIM_NEG_PWM_EN_1098	SOO	0X0	
3434	BUCK1	0X41DF	html	BUCK1_HP4_CFG_7	ILIM_POS_PWM_EN	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_ILIM_POS_PWM_EN_1098	SOO	0X1	
3435	BUCK1	0X41E0	html	BUCK1_HP4_CFG_8	CFG_HS_ILIM_NEG_SET	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_HS_ILIM_NEG_SET_1099	SOO	0X0	
3436	BUCK1	0X41E0	html	BUCK1_HP4_CFG_8	CFG_HS_BLK_SET	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_HS_BLK_SET_1099	SOO	0X0	
3437	BUCK1	0X41E2	html	BUCK1_HP4_CFG_10	CFG_LS_ROW_EN	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_LS_ROW_EN_1100	SOO	0XFF	
3438	BUCK1	0X41E3	html	BUCK1_HP4_CFG_11	CFG_HS_ROW_EN	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_HS_ROW_EN_1101	SOO	0XFF	
3439	BUCK1	0X41E4	html	BUCK1_HP4_CFG_12	CFG_HS_PREDRV_PUN_STR	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_HS_PREDRV_PUN_STR_1102	SOO	0XF	
3440	BUCK1	0X41E4	html	BUCK1_HP4_CFG_12	CFG_CSA_CAP_SET	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_CSA_CAP_SET_1102	SOO	0X4	
3441	BUCK1	0X41E6	html	BUCK1_HP4_CFG_14	CFG_DTC_LX_RISE_SEL	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_DTC_LX_RISE_SEL_1103	SOO	0X3	
3442	BUCK1	0X41E6	html	BUCK1_HP4_CFG_14	CFG_DTC_LX_FALL_SEL	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_DTC_LX_FALL_SEL_1103	SOO	0X3	
3443	BUCK1	0X41E7	html	BUCK1_HP4_CFG_15	CFG_ZVS_EN	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_ZVS_EN_1104	SOO	0X0	
3444	BUCK1	0X41E7	html	BUCK1_HP4_CFG_15	CFG_ZVS_REL_DEL	4	1	4:1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_ZVS_REL_DEL_1104	SOO	0XF	
3445	BUCK1	0X41E7	html	BUCK1_HP4_CFG_15	CFG_MIR_GAIN	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_CFG_MIR_GAIN_1104	SOO	0X0	
3446	BUCK1	0X41E8	html	BUCK1_HP4_CFG_16	OTP_SPARE0	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_OTP_SPARE0_1105	SOO	0X0	
3447	BUCK1	0X41E9	html	BUCK1_HP4_CFG_17	OTP_SPARE1	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK1_OTP_SPARE1_1106	SOO	0X0	
3448	BUCK1	0X41EB	html	BUCK1_HP4_CFG_19	BIAS_EN_SEL	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3449	BUCK1	0X41EB	html	BUCK1_HP4_CFG_19	BIAS_EN_EXT	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3450	BUCK1	0X41EB	html	BUCK1_HP4_CFG_19	TEST_EN_CS	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3451	BUCK1	0X41EB	html	BUCK1_HP4_CFG_19	TEST_CS_LS_EN_SEL	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3452	BUCK1	0X41EB	html	BUCK1_HP4_CFG_19	TEST_SET_ZD_LOW	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3453	BUCK1	0X41EB	html	BUCK1_HP4_CFG_19	TEST_SET_NILIM_LOW	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3454	BUCK1	0X41EB	html	BUCK1_HP4_CFG_19	TEST_CS_LS_ON_BYPASS	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3455	BUCK1	0X41EB	html	BUCK1_HP4_CFG_19	TEST_EN_HS_ILIM	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3456	BUCK1	0X41EC	html	BUCK1_HP4_CFG_20	HS_ILIM_EN_SEL	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3457	BUCK1	0X41EC	html	BUCK1_HP4_CFG_20	SET_HS_ILIM_LOW	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3458	BUCK1	0X41EC	html	BUCK1_HP4_CFG_20	TEST_EN_SC	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3459	BUCK1	0X41EC	html	BUCK1_HP4_CFG_20	TEST_SC_EN_SEL	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3460	BUCK1	0X41EC	html	BUCK1_HP4_CFG_20	TEST_SC_RST_SEL	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3461	BUCK1	0X41EC	html	BUCK1_HP4_CFG_20	TEST_EN_CC	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3462	BUCK1	0X41EC	html	BUCK1_HP4_CFG_20	TEST_CC_EN_SEL	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3463	BUCK1	0X41ED	html	BUCK1_HP4_CFG_21	TEST_BYPASS_EN	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3464	BUCK1	0X41ED	html	BUCK1_HP4_CFG_21	TEST_FORCE_LX	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3465	BUCK1	0X41ED	html	BUCK1_HP4_CFG_21	TEST_FORCE_EN	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3466	BUCK1	0X41ED	html	BUCK1_HP4_CFG_21	TEST_FORCE_PWM	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3467	BUCK1	0X41ED	html	BUCK1_HP4_CFG_21	TEST_BYPASS_SEL	2	4	5:4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3468	BUCK1	0X41ED	html	BUCK1_HP4_CFG_21	CFG_PWM_PWRTILE_ENABLE	2	6	7:6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X3	
3469	BUCK1	0X41EE	html	BUCK1_HP4_CFG_22	I_TEST_SWITCH_EN	3	0	2:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3470	BUCK1	0X41EE	html	BUCK1_HP4_CFG_22	TEST_DTBO_PWM	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3471	BUCK1	0X41EE	html	BUCK1_HP4_CFG_22	DTB_EN	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3472	BUCK1	0X41EE	html	BUCK1_HP4_CFG_22	DTB_SEL	3	5	7:5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3473	BUCK1	0X41EF	html	BUCK1_HP4_CFG_23	LX_SNS_EN	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3474	BUCK1	0X41FC	html	BUCK1_STATUS_EVENTS_REG_0	STATUS_REG_0	8	0	7:0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
3475	BUCK1	0X41FD	html	BUCK1_STATUS_EVENTS_REG_1	STATUS_REG_1	8	0	7:0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
3476	BUCK2	0X4200	html	BUCK2_DIG_DVC_1	PWRUP	1	0	0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
3477	BUCK2	0X4200	html	BUCK2_DIG_DVC_1	DVC_CMD	1	2	2	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
3478	BUCK2	0X4200	html	BUCK2_DIG_DVC_1	FAST_STARTUP	1	3	3	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
3479	BUCK2	0X4200	html	BUCK2_DIG_DVC_1	CFG_DVC_SR	4	4	7:4	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
3480	BUCK2	0X4201	html	BUCK2_DIG_DVC_2	VSEL_TARGET	8	0	7:0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
3481	BUCK2	0X4202	html	BUCK2_DIG_CNTRL_0	DEEP_SLEEP_OFF	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_DEEP_SLEEP_OFF_1107	SOO	0X3	
3482	BUCK2	0X4202	html	BUCK2_DIG_CNTRL_0	DEEP_SLEEP_S2R	2	2	3:2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_DEEP_SLEEP_S2R_1107	SOO	0X3	
3483	BUCK2	0X4202	html	BUCK2_DIG_CNTRL_0	DEEP_SLEEP_DDR	2	4	5:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_DEEP_SLEEP_DDR_1107	SOO	0X3	
3484	BUCK2	0X4202	html	BUCK2_DIG_CNTRL_0	DEEP_SLEEP_ACT	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_DEEP_SLEEP_ACT_1107	SOO	0X1	
3485	BUCK2	0X4203	html	BUCK2_DIG_CNTRL_1	CFG_PH_CLK_MODE	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_PH_CLK_MODE_1108	SOO	0X0	
3486	BUCK2	0X4203	html	BUCK2_DIG_CNTRL_1	CFG_SAFEGUARD_TURN_OFF	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_SAFEGUARD_TURN_OFF_1108	SOO	0X1	
3487	BUCK2	0X4203	html	BUCK2_DIG_CNTRL_1	CFG_EN_FILTER	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_EN_FILTER_1108	SOO	0X0	
3488	BUCK2	0X4203	html	BUCK2_DIG_CNTRL_1	CFG_FORCE_CLK_GATE	3	3	5:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_FORCE_CLK_GATE_1108	SOO	0X0	
3489	BUCK2	0X4203	html	BUCK2_DIG_CNTRL_1	CFG_OV_DISCHARGE_MODE	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_OV_DISCHARGE_MODE_1108	SOO	0X0	
3490	BUCK2	0X4204	html	BUCK2_DIG_CNTRL_2	CFG_PULLDN_DIS	4	0	3:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_CFG_PULLDN_DIS_1109	SOO	0X0	
3491	BUCK2	0X4204	html	BUCK2_DIG_CNTRL_2	CFG_BLANK_OV_EVT_DIS	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_BLANK_OV_EVT_DIS_1109	SOO	0X0	
3492	BUCK2	0X4204	html	BUCK2_DIG_CNTRL_2	CFG_BLANK_UV_EVT_DIS	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_BLANK_UV_EVT_DIS_1109	SOO	0X0	
3493	BUCK2	0X4204	html	BUCK2_DIG_CNTRL_2	CFG_BLANK_EVT_DLY	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_BLANK_EVT_DLY_1109	SOO	0X0	
3494	BUCK2	0X4204	html	BUCK2_DIG_CNTRL_2	CFG_THROTTLE_COMP_ON	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_THROTTLE_COMP_ON_1109	SOO	0X0	
3495	BUCK2	0X4205	html	BUCK2_DIG_DVC_CNTRL_0	CFG_DVC_WAIT_TIME	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_DVC_WAIT_TIME_1110	SOO	0X4	
3496	BUCK2	0X4205	html	BUCK2_DIG_DVC_CNTRL_0	CFG_USE_SERVOCOMP_FOR_OV	1	3	3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_CFG_USE_SERVOCOMP_FOR_OV_1110	SOO	0X0	
3497	BUCK2	0X4205	html	BUCK2_DIG_DVC_CNTRL_0	CFG_DVC_DONE_CONDITION	2	4	5:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_DVC_DONE_CONDITION_1110	SOO	0X0	
3498	BUCK2	0X4205	html	BUCK2_DIG_DVC_CNTRL_0	CFG_DYN_PWM5	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_DYN_PWM5_1110	SOO	0X0	
3499	BUCK2	0X4206	html	BUCK2_DIG_DVC_CNTRL_1	CFG_OPEN_DVC_UP	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_CFG_OPEN_DVC_UP_1111	SOO	0X1	
3500	BUCK2	0X4206	html	BUCK2_DIG_DVC_CNTRL_1	CFG_DVC_DONE_DLY	2	2	3:2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_DVC_DONE_DLY_1111	SOO	0X0	
3501	BUCK2	0X4206	html	BUCK2_DIG_DVC_CNTRL_1	CFG_SLEWDIS	4	4	7:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_CFG_SLEWDIS_1111	SOO	0X0	
3502	BUCK2	0X4207	html	BUCK2_DIG_DVC_CNTRL_2	CFG_NO_DISCHARGE_SINGLE_DVC	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_CFG_NO_DISCHARGE_SINGLE_DVC_1112	SOO	0X0	
3503	BUCK2	0X4207	html	BUCK2_DIG_DVC_CNTRL_2	CFG_NO_DISCHARGE_GROUP_DVC	2	2	3:2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_CFG_NO_DISCHARGE_GROUP_DVC_1112	SOO	0X0	
3504	BUCK2	0X4207	html	BUCK2_DIG_DVC_CNTRL_2	CFG_DIS_DVC_DN_PH_SHED	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_DIS_DVC_DN_PH_SHED_1112	SOO	0X0	
3505	BUCK2	0X4207	html	BUCK2_DIG_DVC_CNTRL_2	CFG_DIS_DVC_UP_PH_SHED	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_DIS_DVC_UP_PH_SHED_1112	SOO	0X0	
3506	BUCK2	0X4207	html	BUCK2_DIG_DVC_CNTRL_2	CFG_PFM_DVCDN_OV_MODE	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_PFM_DVCDN_OV_MODE_1112	SOO	0X0	
3507	BUCK2	0X4207	html	BUCK2_DIG_DVC_CNTRL_2	CFG_NO_SHED_PFM_DVC_FIX	1	7	7	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_CFG_NO_SHED_PFM_DVC_FIX_1112	SOO	0X0	
3508	BUCK2	0X4208	html	BUCK2_DIG_DVC_CNTRL_3	CFG_DVC_FAST_STARTUP_SR_UP	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_DVC_FAST_STARTUP_SR_UP_1113	SOO	0X0	
3509	BUCK2	0X4208	html	BUCK2_DIG_DVC_CNTRL_3	CFG_DVC_FAST_STARTUP_SR_DN	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_DVC_FAST_STARTUP_SR_DN_1113	SOO	0X0	
3510	BUCK2	0X4209	html	BUCK2_DIG_STARTUP_CNTRL_0	CFG_STARTUP_IREF_TIMER	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_STARTUP_IREF_TIMER_1114	SOO	0XF	
3511	BUCK2	0X4209	html	BUCK2_DIG_STARTUP_CNTRL_0	CFG_FAST_STARTUP_MODE	2	5	6:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_FAST_STARTUP_MODE_1114	SOO	0X1	
3512	BUCK2	0X420A	html	BUCK2_DIG_STARTUP_CNTRL_1	CFG_STARTUP_TIMER	6	0	5:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_CFG_STARTUP_TIMER_1115	SOO	0X14	
3513	BUCK2	0X420A	html	BUCK2_DIG_STARTUP_CNTRL_1	CFG_DIG_SPARE	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_DIG_SPARE_1115	SOO	0X0	
3514	BUCK2	0X420B	html	BUCK2_DIG_MDSW_CNTRL_0	CFG_PWM2PFM_CMP_LIM	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_PWM2PFM_CMP_LIM_1116	SOO	0X2	
3515	BUCK2	0X420B	html	BUCK2_DIG_MDSW_CNTRL_0	CFG_PFM2PWM_CMP_LIM	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_PFM2PWM_CMP_LIM_1116	SOO	0X2	
3516	BUCK2	0X420C	html	BUCK2_DIG_MDSW_CNTRL_1	CFG_PFM_IPEAK	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_PFM_IPEAK_1117	SOO	0X2	
3517	BUCK2	0X420C	html	BUCK2_DIG_MDSW_CNTRL_1	CFG_LOW_POWER_MODE	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_LOW_POWER_MODE_1117	SOO	0X1	
3518	BUCK2	0X420C	html	BUCK2_DIG_MDSW_CNTRL_1	CFG_LOW_LATENCY_MODE	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_LOW_LATENCY_MODE_1117	SOO	0X0	
3519	BUCK2	0X420C	html	BUCK2_DIG_MDSW_CNTRL_1	CFG_PFM2PWM_FILTER	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_PFM2PWM_FILTER_1117	SOO	0X1	
3520	BUCK2	0X420D	html	BUCK2_DIG_MDSW_CNTRL_2	CFG_PFM_PULSE_CNT	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_PFM_PULSE_CNT_1118	SOO	0X3	
3521	BUCK2	0X420D	html	BUCK2_DIG_MDSW_CNTRL_2	CFG_FORCE_PWM_CNT_RES	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_FORCE_PWM_CNT_RES_1118	SOO	0X1	
3522	BUCK2	0X420E	html	BUCK2_DIG_MDSW_CNTRL_3	CFG_2PFM	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_2PFM_1119	SOO	0X0	
3523	BUCK2	0X420E	html	BUCK2_DIG_MDSW_CNTRL_3	CFG_PH_DN_TIMER	5	3	7:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_PH_DN_TIMER_1119	SOO	0X7	
3524	BUCK2	0X420F	html	BUCK2_DIG_MDSW_CNTRL_4	CFG_BLANK_VUP0_SET	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_BLANK_VUP0_SET_1120	SOO	0XA	
3525	BUCK2	0X420F	html	BUCK2_DIG_MDSW_CNTRL_4	CFG_COMP_STBY	3	5	7:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_COMP_STBY_1120	SOO	0X3	
3526	BUCK2	0X4210	html	BUCK2_DIG_MDSW_CNTRL_5	CFG_PANIC_IN_PFM	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_PANIC_IN_PFM_1121	SOO	0X0	
3527	BUCK2	0X4210	html	BUCK2_DIG_MDSW_CNTRL_5	CFG_PANIC_IN_PWM1	2	3	4:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_PANIC_IN_PWM1_1121	SOO	0X0	
3528	BUCK2	0X4210	html	BUCK2_DIG_MDSW_CNTRL_5	CFG_LP_PWM_MODE	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_LP_PWM_MODE_1121	SOO	0X1	
3529	BUCK2	0X4211	html	BUCK2_DIG_MDSW_CNTRL_6	CFG_DISABLE_PH_ADD	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_DISABLE_PH_ADD_1122	SOO	0X0	
3530	BUCK2	0X4211	html	BUCK2_DIG_MDSW_CNTRL_6	CFG_DISABLE_PH_SHED	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_DISABLE_PH_SHED_1122	SOO	0X0	
3531	BUCK2	0X4211	html	BUCK2_DIG_MDSW_CNTRL_6	CFG_DISABLE_MODE_PFM	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_DISABLE_MODE_PFM_1122	SOO	0X0	
3532	BUCK2	0X4211	html	BUCK2_DIG_MDSW_CNTRL_6	CFG_DISABLE_MODE_PWM1	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_DISABLE_MODE_PWM1_1122	SOO	0X0	
3533	BUCK2	0X4211	html	BUCK2_DIG_MDSW_CNTRL_6	CFG_DISABLE_MODE_PWM3	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_DISABLE_MODE_PWM3_1122	SOO	0X0	
3534	BUCK2	0X4211	html	BUCK2_DIG_MDSW_CNTRL_6	CFG_DISABLE_MODE_PWM5	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_DISABLE_MODE_PWM5_1122	SOO	0X0	
3535	BUCK2	0X4212	html	BUCK2_DIG_MDSW_CNTRL_7	CFG_EN_RST_FILTER	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_EN_RST_FILTER_1123	SOO	0X0	
3536	BUCK2	0X4212	html	BUCK2_DIG_MDSW_CNTRL_7	CFG_FORCE_CCM_MODE	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_FORCE_CCM_MODE_1123	SOO	0X0	
3537	BUCK2	0X4212	html	BUCK2_DIG_MDSW_CNTRL_7	CFG_FORCE_CCM_TRIG	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_FORCE_CCM_TRIG_1123	SOO	0X0	
3538	BUCK2	0X4212	html	BUCK2_DIG_MDSW_CNTRL_7	CFG_ZXC_FREE_RUN	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_ZXC_FREE_RUN_1123	SOO	0X0	
3539	BUCK2	0X4212	html	BUCK2_DIG_MDSW_CNTRL_7	CFG_PWM3_DN	2	4	5:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_PWM3_DN_1123	SOO	0X3	
3540	BUCK2	0X4212	html	BUCK2_DIG_MDSW_CNTRL_7	CFG_PWM5_DN	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_PWM5_DN_1123	SOO	0X0	
3541	BUCK2	0X4213	html	BUCK2_DIG_MDSW_CNTRL_8	CFG_PH_ZXC_LIM	6	0	5:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_PH_ZXC_LIM_1124	SOO	0X10	
3542	BUCK2	0X4213	html	BUCK2_DIG_MDSW_CNTRL_8	CFG_PWM_STARTUP	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_PWM_STARTUP_1124	SOO	0X0	
3543	BUCK2	0X4214	html	BUCK2_DIG_MDSW_CNTRL_9	ZXC_COUNT_PWM35	6	0	5:0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
3544	BUCK2	0X4215	html	BUCK2_DIG_MDSW_CNTRL_10	ZXC_COUNT_PWM5	6	0	5:0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
3545	BUCK2	0X4216	html	BUCK2_DIG_MDSW_CNTRL_11	CFG_PWM1_OV_MODE	3	0	2:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_CFG_PWM1_OV_MODE_1125	SOO	0X0	
3546	BUCK2	0X4216	html	BUCK2_DIG_MDSW_CNTRL_11	CFG_PWM3_OV_MODE	3	3	5:3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_CFG_PWM3_OV_MODE_1125	SOO	0X0	
3547	BUCK2	0X4217	html	BUCK2_DIG_FA_CNTRL_0	CFG_LFSR_EN	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_CFG_LFSR_EN_1126	SOO	0X0	
3548	BUCK2	0X4217	html	BUCK2_DIG_FA_CNTRL_0	CFG_FREQ_AVOID_EN	1	1	1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_CFG_FREQ_AVOID_EN_1126	SOO	0X0	
3549	BUCK2	0X4217	html	BUCK2_DIG_FA_CNTRL_0	FREQ_LFSR_IP_EN	1	2	2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_FREQ_LFSR_IP_EN_1126	SOO	0X0	
3550	BUCK2	0X4217	html	BUCK2_DIG_FA_CNTRL_0	FREQ_LFSR_NP_EN	1	3	3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_FREQ_LFSR_NP_EN_1126	SOO	0X0	
3551	BUCK2	0X4217	html	BUCK2_DIG_FA_CNTRL_0	CFG_ADC_PULSE_CNT_EN	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_ADC_PULSE_CNT_EN_1126	SOO	0X1	
3552	BUCK2	0X4218	html	BUCK2_DIG_FA_CNTRL_1	RTC_TIME_WINDOW_CFG	6	0	5:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_RTC_TIME_WINDOW_CFG_1127	SOO	0X0	
3553	BUCK2	0X4219	html	BUCK2_DIG_FA_CNTRL_2	FREQ_IP_REL_MIN_CFG	3	0	2:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_FREQ_IP_REL_MIN_CFG_1128	SOO	0X7	
3554	BUCK2	0X4219	html	BUCK2_DIG_FA_CNTRL_2	FREQ_IP_REL_MAX_CFG	3	3	5:3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_FREQ_IP_REL_MAX_CFG_1128	SOO	0X7	
3555	BUCK2	0X4219	html	BUCK2_DIG_FA_CNTRL_2	FREQ_NP_REL_MIN_CFG	2	6	7:6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_FREQ_NP_REL_MIN_CFG_1128	SOO	0X3	
3556	BUCK2	0X421A	html	BUCK2_DIG_FA_CNTRL_3	FREQ_NP_REL_MAX_CFG	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_FREQ_NP_REL_MAX_CFG_1129	SOO	0X3	
3557	BUCK2	0X421A	html	BUCK2_DIG_FA_CNTRL_3	FREQ_0_IP_REL_CFG	3	2	4:2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_FREQ_0_IP_REL_CFG_1129	SOO	0X0	
3558	BUCK2	0X421A	html	BUCK2_DIG_FA_CNTRL_3	FREQ_1_IP_REL_CFG	3	5	7:5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_FREQ_1_IP_REL_CFG_1129	SOO	0X0	
3559	BUCK2	0X421B	html	BUCK2_DIG_FA_CNTRL_4	FREQ_2_IP_REL_CFG	3	2	4:2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_FREQ_2_IP_REL_CFG_1130	SOO	0X0	
3560	BUCK2	0X421B	html	BUCK2_DIG_FA_CNTRL_4	FREQ_3_IP_REL_CFG	3	5	7:5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_FREQ_3_IP_REL_CFG_1130	SOO	0X0	
3561	BUCK2	0X421C	html	BUCK2_DIG_FA_CNTRL_5	FREQ_0_NP_REL_CFG	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_FREQ_0_NP_REL_CFG_1131	SOO	0X0	
3562	BUCK2	0X421C	html	BUCK2_DIG_FA_CNTRL_5	FREQ_1_NP_REL_CFG	2	2	3:2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_FREQ_1_NP_REL_CFG_1131	SOO	0X0	
3563	BUCK2	0X421C	html	BUCK2_DIG_FA_CNTRL_5	FREQ_2_NP_REL_CFG	2	4	5:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_FREQ_2_NP_REL_CFG_1131	SOO	0X0	
3564	BUCK2	0X421C	html	BUCK2_DIG_FA_CNTRL_5	FREQ_3_NP_REL_CFG	2	6	7:6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_FREQ_3_NP_REL_CFG_1131	SOO	0X0	
3565	BUCK2	0X421D	html	BUCK2_DIG_FA_CNTRL_6	FREQ_0_OFFSET_CFG	3	0	2:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_FREQ_0_OFFSET_CFG_1132	SOO	0X0	
3566	BUCK2	0X421D	html	BUCK2_DIG_FA_CNTRL_6	FREQ_1_OFFSET_CFG	3	5	7:5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_FREQ_1_OFFSET_CFG_1132	SOO	0X0	
3567	BUCK2	0X421E	html	BUCK2_DIG_FA_CNTRL_7	FREQ_2_OFFSET_CFG	3	0	2:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_FREQ_2_OFFSET_CFG_1133	SOO	0X0	
3568	BUCK2	0X421E	html	BUCK2_DIG_FA_CNTRL_7	FREQ_3_OFFSET_CFG	3	5	7:5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_FREQ_3_OFFSET_CFG_1133	SOO	0X0	
3569	BUCK2	0X421F	html	BUCK2_DIG_FA_CNTRL_8	FREQ_0_MIN_COUNT_CFG	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_FREQ_0_MIN_COUNT_CFG_1134	SOO	0X0	
3570	BUCK2	0X4220	html	BUCK2_DIG_FA_CNTRL_9	FREQ_1_MIN_COUNT_CFG	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_FREQ_1_MIN_COUNT_CFG_1135	SOO	0X0	
3571	BUCK2	0X4221	html	BUCK2_DIG_FA_CNTRL_10	FREQ_2_MIN_COUNT_CFG	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_FREQ_2_MIN_COUNT_CFG_1136	SOO	0X0	
3572	BUCK2	0X4222	html	BUCK2_DIG_FA_CNTRL_11	FREQ_3_MIN_COUNT_CFG	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_FREQ_3_MIN_COUNT_CFG_1137	SOO	0X0	
3573	BUCK2	0X4223	html	BUCK2_DIG_SERVO_CNTRL_0	CFG_SERVO_CLK	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_SERVO_CLK_1138	SOO	0X1	
3574	BUCK2	0X4223	html	BUCK2_DIG_SERVO_CNTRL_0	CFG_SERVO_BLANK_TIME	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_SERVO_BLANK_TIME_1138	SOO	0X3	
3575	BUCK2	0X4224	html	BUCK2_DIG_SERVO_CNTRL_1	CFG_SERVO_PRESET	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_SERVO_PRESET_1139	SOO	0X0	
3576	BUCK2	0X4225	html	BUCK2_DIG_SERVO_CNTRL_2	CFG_EN_SERVO	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_CFG_EN_SERVO_1140	SOO	0X0	
3577	BUCK2	0X4225	html	BUCK2_DIG_SERVO_CNTRL_2	CFG_DISABLE_SERVO_MSB	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_DISABLE_SERVO_MSB_1140	SOO	0X0	
3578	BUCK2	0X4226	html	BUCK2_DIG_OT_CTRL_0	CFG_OT_ABS_EN_PWM1	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_OT_ABS_EN_PWM1_1141	SOO	0X0	
3579	BUCK2	0X4226	html	BUCK2_DIG_OT_CTRL_0	CFG_OT_ABS_EN_PWM3	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_OT_ABS_EN_PWM3_1141	SOO	0X0	
3580	BUCK2	0X4226	html	BUCK2_DIG_OT_CTRL_0	CFG_OT_ABS_EN_PWM5	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_OT_ABS_EN_PWM5_1141	SOO	0X0	
3581	BUCK2	0X4226	html	BUCK2_DIG_OT_CTRL_0	CFG_OT_ABS_EN	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_OT_ABS_EN_1141	SOO	0X0	
3582	BUCK2	0X4226	html	BUCK2_DIG_OT_CTRL_0	CFG_OT_WARN_EN_PWM1	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_OT_WARN_EN_PWM1_1141	SOO	0X0	
3583	BUCK2	0X4226	html	BUCK2_DIG_OT_CTRL_0	CFG_OT_WARN_EN_PWM3	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_OT_WARN_EN_PWM3_1141	SOO	0X0	
3584	BUCK2	0X4226	html	BUCK2_DIG_OT_CTRL_0	CFG_OT_WARN_EN_PWM5	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_OT_WARN_EN_PWM5_1141	SOO	0X0	
3585	BUCK2	0X4226	html	BUCK2_DIG_OT_CTRL_0	CFG_OT_WARN_EN	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_OT_WARN_EN_1141	SOO	0X0	
3586	BUCK2	0X4227	html	BUCK2_DIG_OT_CTRL_1	CFG_OT_WARN_BLANK	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_OT_WARN_BLANK_1142	SOO	0X1	
3587	BUCK2	0X4227	html	BUCK2_DIG_OT_CTRL_1	CFG_OT_WARN_DEB	2	2	3:2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_OT_WARN_DEB_1142	SOO	0X1	
3588	BUCK2	0X4227	html	BUCK2_DIG_OT_CTRL_1	CFG_OT_ABS_BLANK	2	4	5:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_OT_ABS_BLANK_1142	SOO	0X1	
3589	BUCK2	0X4227	html	BUCK2_DIG_OT_CTRL_1	CFG_OT_ABS_DEB	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_OT_ABS_DEB_1142	SOO	0X1	
3590	BUCK2	0X4228	html	BUCK2_DIG_OT_CTRL_2	CFG_OT_WARN_THR_LO	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_OT_WARN_THR_LO_1143	SOO	0X4	
3591	BUCK2	0X4228	html	BUCK2_DIG_OT_CTRL_2	CFG_OT_WARN_THR_HI	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_OT_WARN_THR_HI_1143	SOO	0X6	
3592	BUCK2	0X4229	html	BUCK2_DIG_OT_CTRL_3	CFG_OT_ABS_THR_LO	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_OT_ABS_THR_LO_1144	SOO	0XA	
3593	BUCK2	0X4229	html	BUCK2_DIG_OT_CTRL_3	CFG_OT_ABS_THR_HI	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_OT_ABS_THR_HI_1144	SOO	0XC	
3594	BUCK2	0X422A	html	BUCK2_DIG_EVTS_0	ILIM_POS_MASK	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_ILIM_POS_MASK_1145	SOO	0X0	
3595	BUCK2	0X422A	html	BUCK2_DIG_EVTS_0	ILIM_NEG_MASK	3	5	7:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_ILIM_NEG_MASK_1145	SOO	0X0	
3596	BUCK2	0X422B	html	BUCK2_DIG_TS_0	DTBO_MUX_SEL1	6	0	5:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3597	BUCK2	0X422C	html	BUCK2_DIG_TS_1	DTBO_MUX_SEL0	6	0	5:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3598	BUCK2	0X422D	html	BUCK2_DIG_TS_2	STATE_BYP_STRB	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3599	BUCK2	0X422D	html	BUCK2_DIG_TS_2	STATE_BYP	6	2	7:2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3600	BUCK2	0X422E	html	BUCK2_DIG_TS_3	TST_SPARE	2	0	1:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3601	BUCK2	0X422E	html	BUCK2_DIG_TS_3	TST_OT_ABS_EN	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3602	BUCK2	0X422E	html	BUCK2_DIG_TS_3	TST_OT_WARN_EN	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3603	BUCK2	0X422E	html	BUCK2_DIG_TS_3	TST_SINGLE_SHOT_DVC	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3604	BUCK2	0X422E	html	BUCK2_DIG_TS_3	TST_ACKNOWLEDGE	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3605	BUCK2	0X422E	html	BUCK2_DIG_TS_3	TST_DISABLE_UP01_HYST	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3606	BUCK2	0X422F	html	BUCK2_DIG_TS_4	DFT_STATEMON	4	0	3:0	WU	NA	TRUE	C	TRUE	FALSE	NA	NA	TBD	0X0	
3607	BUCK2	0X4230	html	BUCK2_REF_CFG_0	CFG_VCOMMON_TRIM	7	1	7:1	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_CFG_VCOMMON_TRIM_1146	SOO	0X54	
3608	BUCK2	0X4231	html	BUCK2_REF_CFG_1	CFG_VID_RTRIM	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_CFG_VID_RTRIM_1147	SOO	0X0	
3609	BUCK2	0X4232	html	BUCK2_REF_CFG_2	CFG_EN_VD_COMP_0	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_EN_VD_COMP_0_1148	SOO	0X0	
3610	BUCK2	0X4232	html	BUCK2_REF_CFG_2	CFG_VDROOP0_BLANK_SEL	3	5	7:5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_CFG_VDROOP0_BLANK_SEL_1148	SOO	0X0	
3611	BUCK2	0X4233	html	BUCK2_REF_CFG_3	CFG_EN_VD_COMP_1	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_EN_VD_COMP_1_1149	SOO	0X0	
3612	BUCK2	0X4233	html	BUCK2_REF_CFG_3	CFG_VDROOP1_BLANK_SEL	3	5	7:5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_CFG_VDROOP1_BLANK_SEL_1149	SOO	0X0	
3613	BUCK2	0X4234	html	BUCK2_REF_CFG_4	CFG_VD_CMP1_R	4	0	3:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_CFG_VD_CMP1_R_1150	SOO	0X0	
3614	BUCK2	0X4234	html	BUCK2_REF_CFG_4	CFG_VD_CMP0_R	4	4	7:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_CFG_VD_CMP0_R_1150	SOO	0X0	
3615	BUCK2	0X4235	html	BUCK2_REF_CFG_5	CFG_VD_CMP1_C	5	0	4:0	RW	F(X) = 305+21.4*X F FOR X IN [0:31]	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_CFG_VD_CMP1_C_1151	SOO	0X0	
3616	BUCK2	0X4236	html	BUCK2_REF_CFG_6	CFG_VD_CMP0_C	5	0	4:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_CFG_VD_CMP0_C_1152	SOO	0X0	
3617	BUCK2	0X4237	html	BUCK2_REF_CFG_7	CFG_VD_CMP0_TR	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_CFG_VD_CMP0_TR_1153	SOO	0X0	
3618	BUCK2	0X4238	html	BUCK2_REF_CFG_8	CFG_VD_CMP1_TR	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_CFG_VD_CMP1_TR_1154	SOO	0X0	
3619	BUCK2	0X4239	html	BUCK2_REF_CFG_9	CFG_GM_LL_SET	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_CFG_GM_LL_SET_1155	SOO	0XD	
3620	BUCK2	0X4239	html	BUCK2_REF_CFG_9	CFG_GM_BIAS	3	5	7:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_GM_BIAS_1155	SOO	0X5	
3621	BUCK2	0X423A	html	BUCK2_REF_CFG_10	CFG_GM_GAIN	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_GM_GAIN_1156	SOO	0XF	
3622	BUCK2	0X423A	html	BUCK2_REF_CFG_10	CFG_GAIN_ADJUST_PWM3	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_GAIN_ADJUST_PWM3_1156	SOO	0X0	
3623	BUCK2	0X423B	html	BUCK2_REF_CFG_11	CFG_MIRROR_RATIO5	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_MIRROR_RATIO5_1157	SOO	0X3	
3624	BUCK2	0X423B	html	BUCK2_REF_CFG_11	CFG_SEL_SC_EA_CAS	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_SEL_SC_EA_CAS_1157	SOO	0X0	
3625	BUCK2	0X423B	html	BUCK2_REF_CFG_11	CFG_MIRROR_RATIO3	3	4	6:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_MIRROR_RATIO3_1157	SOO	0X3	
3626	BUCK2	0X423B	html	BUCK2_REF_CFG_11	CFG_SEL_PWM35_STARTUP_MODE	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_SEL_PWM35_STARTUP_MODE_1157	SOO	0X0	
3627	BUCK2	0X423C	html	BUCK2_REF_CFG_12	CFG_MIRROR_RATIO1	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_MIRROR_RATIO1_1158	SOO	0X4	
3628	BUCK2	0X423C	html	BUCK2_REF_CFG_12	CFG_IMAX_SET	5	3	7:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_IMAX_SET_1158	SOO	0X12	
3629	BUCK2	0X423D	html	BUCK2_REF_CFG_13	CFG_EN_UVP_CMP	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_EN_UVP_CMP_1159	SOO	0X1	
3630	BUCK2	0X423D	html	BUCK2_REF_CFG_13	CFG_EN_OVP_CMP	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_EN_OVP_CMP_1159	SOO	0X1	
3631	BUCK2	0X423D	html	BUCK2_REF_CFG_13	CFG_PFM_OS_SET	5	3	7:3	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_CFG_PFM_OS_SET_1159	SOO	0XE	
3632	BUCK2	0X423E	html	BUCK2_REF_CFG_14	CFG_EN_IMAX_ALARM_COMP	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_CFG_EN_IMAX_ALARM_COMP_1160	SOO	0X1	
3633	BUCK2	0X423E	html	BUCK2_REF_CFG_14	CFG_EN_IMAX_ALARM_DAC	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_EN_IMAX_ALARM_DAC_1160	SOO	0X1	
3634	BUCK2	0X423E	html	BUCK2_REF_CFG_14	CFG_PANIC_OS_SET	5	3	7:3	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_CFG_PANIC_OS_SET_1160	SOO	0XE	
3635	BUCK2	0X423F	html	BUCK2_REF_CFG_15	CFG_OUVP_SET	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_OUVP_SET_1161	SOO	0X0	
3636	BUCK2	0X423F	html	BUCK2_REF_CFG_15	CFG_SERVO_OS_SET	5	3	7:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_SERVO_OS_SET_1161	SOO	0XC	
3637	BUCK2	0X4240	html	BUCK2_REF_CFG_16	CFG_SC_OS_SET	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_CFG_SC_OS_SET_1162	SOO	0X0	
3638	BUCK2	0X4240	html	BUCK2_REF_CFG_16	CFG_IMAX_ALARM_SET	4	4	7:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_CFG_IMAX_ALARM_SET_1162	SOO	0XF	
3639	BUCK2	0X4241	html	BUCK2_REF_CFG_17	CFG_SC_L_SET	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_SC_L_SET_1163	SOO	0X0	
3640	BUCK2	0X4241	html	BUCK2_REF_CFG_17	CFG_SC_R0_TRIM	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_CFG_SC_R0_TRIM_1163	SOO	0X0	
3641	BUCK2	0X4242	html	BUCK2_REF_CFG_18	CFG_STBY_IMAX_ALARM_DAC	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_STBY_IMAX_ALARM_DAC_1164	SOO	0X1	
3642	BUCK2	0X4242	html	BUCK2_REF_CFG_18	CFG_UPSTATE0_SET	6	2	7:2	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_CFG_UPSTATE0_SET_1164	SOO	0X1D	
3643	BUCK2	0X4243	html	BUCK2_REF_CFG_19	CFG_STBY_IMAX_ALARM_COMP	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_STBY_IMAX_ALARM_COMP_1165	SOO	0X1	
3644	BUCK2	0X4243	html	BUCK2_REF_CFG_19	CFG_UPSTATE1_SET	6	2	7:2	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_CFG_UPSTATE1_SET_1165	SOO	0X18	
3645	BUCK2	0X4244	html	BUCK2_REF_CFG_20	CFG_BLANK_IMAX_ABS	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_BLANK_IMAX_ABS_1166	SOO	0X1	
3646	BUCK2	0X4244	html	BUCK2_REF_CFG_20	CFG_BLANK_IMAX_ALARM	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_BLANK_IMAX_ALARM_1166	SOO	0X0	
3647	BUCK2	0X4244	html	BUCK2_REF_CFG_20	CFG_DNSTATE0_SET	6	2	7:2	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_CFG_DNSTATE0_SET_1166	SOO	0XE	
3648	BUCK2	0X4245	html	BUCK2_REF_CFG_21	CFG_DNSTATE1_SET	6	2	7:2	RW	F(X) = 45+0.833*X UA FOR X IN [0:63]	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_CFG_DNSTATE1_SET_1167	SOO	0X17	
3649	BUCK2	0X4246	html	BUCK2_REF_CFG_22	CFG_DNSTATE2_SET	6	2	7:2	RW	F(X) = 45+1.677*X UA FOR X IN [0:63]	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_CFG_DNSTATE2_SET_1168	SOO	0X14	
3650	BUCK2	0X4247	html	BUCK2_REF_CFG_23	CFG_CAL_DAC_SET_1	8	0	7:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_CFG_CAL_DAC_SET_1_1169	SOO	0X7	
3651	BUCK2	0X4248	html	BUCK2_REF_CFG_24	CFG_CAL_DAC_SET_3	8	0	7:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_CFG_CAL_DAC_SET_3_1170	SOO	0X15	
3652	BUCK2	0X4249	html	BUCK2_REF_CFG_25	CFG_CAL_DAC_SET_5	8	0	7:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_CFG_CAL_DAC_SET_5_1171	SOO	0X7	
3653	BUCK2	0X424A	html	BUCK2_REF_CFG_26	I_TEST_EN	3	0	2:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3654	BUCK2	0X424A	html	BUCK2_REF_CFG_26	TEST_MODE_EN	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3655	BUCK2	0X424A	html	BUCK2_REF_CFG_26	CFG_EN_IREFV	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
3656	BUCK2	0X424A	html	BUCK2_REF_CFG_26	CFG_EN_IREF	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
3657	BUCK2	0X424A	html	BUCK2_REF_CFG_26	CFG_EN_VID	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
3658	BUCK2	0X424A	html	BUCK2_REF_CFG_26	CFG_EN_OS	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
3659	BUCK2	0X424B	html	BUCK2_REF_CFG_27	CFG_EN_VCOM	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
3660	BUCK2	0X424B	html	BUCK2_REF_CFG_27	CFG_EN_PFMPANIC_FBK	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
3661	BUCK2	0X424B	html	BUCK2_REF_CFG_27	CFG_EN_GM_LCLB	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
3662	BUCK2	0X424B	html	BUCK2_REF_CFG_27	CFG_EN_CLD_DAC	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
3663	BUCK2	0X424B	html	BUCK2_REF_CFG_27	CFG_EN_GM	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
3664	BUCK2	0X424B	html	BUCK2_REF_CFG_27	CFG_STBY_GM	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
3665	BUCK2	0X424B	html	BUCK2_REF_CFG_27	CFG_EN_GM_MIRROR	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
3666	BUCK2	0X424B	html	BUCK2_REF_CFG_27	CFG_STBY_GMM	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
3667	BUCK2	0X424C	html	BUCK2_REF_CFG_28	CFG_EN_SC	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
3668	BUCK2	0X424C	html	BUCK2_REF_CFG_28	CFG_EN_SC_OS	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
3669	BUCK2	0X424C	html	BUCK2_REF_CFG_28	CFG_EN_PANIC_COMP	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
3670	BUCK2	0X424C	html	BUCK2_REF_CFG_28	CFG_EN_PFM_COMP	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
3671	BUCK2	0X424C	html	BUCK2_REF_CFG_28	CFG_EN_UPSTATE0_COMP	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
3672	BUCK2	0X424C	html	BUCK2_REF_CFG_28	CFG_EN_UPSTATE1_COMP	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
3673	BUCK2	0X424C	html	BUCK2_REF_CFG_28	CFG_EN_DNSTATE1_COMP	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
3674	BUCK2	0X424C	html	BUCK2_REF_CFG_28	CFG_EN_DNSTATE2_COMP	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
3675	BUCK2	0X424D	html	BUCK2_REF_CFG_29	CFG_EN_UPSTATE0_DAC	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
3676	BUCK2	0X424D	html	BUCK2_REF_CFG_29	CFG_EN_UPSTATE1_DAC	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
3677	BUCK2	0X424D	html	BUCK2_REF_CFG_29	CFG_EN_DNSTATE1_DAC	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
3678	BUCK2	0X424D	html	BUCK2_REF_CFG_29	CFG_EN_DNSTATE2_DAC	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
3679	BUCK2	0X424D	html	BUCK2_REF_CFG_29	CFG_STBY_UPSTATE0_DAC	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
3680	BUCK2	0X424D	html	BUCK2_REF_CFG_29	CFG_STBY_UPSTATE1_DAC	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
3681	BUCK2	0X424D	html	BUCK2_REF_CFG_29	CFG_STBY_DNSTATE1_DAC	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
3682	BUCK2	0X424D	html	BUCK2_REF_CFG_29	CFG_STBY_DNSTATE2_DAC	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
3683	BUCK2	0X424E	html	BUCK2_REF_CFG_30	EN_RES_PD	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3684	BUCK2	0X424E	html	BUCK2_REF_CFG_30	EN_IDEM_MEAS	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3685	BUCK2	0X424E	html	BUCK2_REF_CFG_30	EN_RDAC_HZ	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3686	BUCK2	0X424E	html	BUCK2_REF_CFG_30	EN_VDAC_TEST	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3687	BUCK2	0X424E	html	BUCK2_REF_CFG_30	EN_VCTAT_TEST	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3688	BUCK2	0X424E	html	BUCK2_REF_CFG_30	TST_STBY_BYPASS	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3689	BUCK2	0X424F	html	BUCK2_REF_CFG_31	IDEM_REF_GTRIM	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_IDEM_REF_GTRIM_1172	SOO	0X0	
3690	BUCK2	0X424F	html	BUCK2_REF_CFG_31	IDEM_REF_OTRIM	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_IDEM_REF_OTRIM_1172	SOO	0X0	
3691	BUCK2	0X4250	html	BUCK2_REF_CFG_32	CFG_DN2_PWM1	1	0	0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_CFG_DN2_PWM1_1173	SOO	0X1	
3692	BUCK2	0X4250	html	BUCK2_REF_CFG_32	CFG_DN2_PWM1_SET	3	1	3:1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_DN2_PWM1_SET_1173	SOO	0X2	
3693	BUCK2	0X4250	html	BUCK2_REF_CFG_32	CFG_EN_DN1_FULLRANGE	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_EN_DN1_FULLRANGE_1173	SOO	0X1	
3694	BUCK2	0X4250	html	BUCK2_REF_CFG_32	CFG_PANIC_PWM1_OS	2	5	6:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_PANIC_PWM1_OS_1173	SOO	0X2	
3695	BUCK2	0X4251	html	BUCK2_REF_CFG_33	CFG_GM_IOFF_TRIM	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_CFG_GM_IOFF_TRIM_1174	SOO	0X8	
3696	BUCK2	0X4251	html	BUCK2_REF_CFG_33	DIS_GM_BST	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_DIS_GM_BST_1174	SOO	0X0	
3697	BUCK2	0X4251	html	BUCK2_REF_CFG_33	EN_IMAX_LRANGE	1	7	7	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_EN_IMAX_LRANGE_1174	SOO	0X0	
3698	BUCK2	0X4252	html	BUCK2_REF_CFG_34	CFG_GM_BOOST	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_GM_BOOST_1175	SOO	0X3	
3699	BUCK2	0X4253	html	BUCK2_REF_CFG_35	CFG_GM_CLAMP	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_GM_CLAMP_1176	SOO	0X4	
3700	BUCK2	0X4253	html	BUCK2_REF_CFG_35	CFG_IMAX_ALARM_EXT	1	3	3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_CFG_IMAX_ALARM_EXT_1176	SOO	0X0	
3701	BUCK2	0X4253	html	BUCK2_REF_CFG_35	CFG_IMAX_ABS_THR_SET	4	4	7:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_CFG_IMAX_ABS_THR_SET_1176	SOO	0XC	
3702	BUCK2	0X4254	html	BUCK2_REF_CFG_36	CFG_IN_PWM_STARTUP_SET	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_IN_PWM_STARTUP_SET_1177	SOO	0X0	
3703	BUCK2	0X4255	html	BUCK2_REF_CFG_37	OTP_SPARE3	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_OTP_SPARE3_1178	SOO	0X0	
3704	BUCK2	0X4256	html	BUCK2_REF_CFG_38	VCOMMON_DEBUG_OFFSET	7	0	6:0	RW	F(X) = 400+(63-X)*3.125 MV FOR X IN [0:127]	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
3705	BUCK2	0X4257	html	BUCK2_REF_CFG_39	IMAX_ALARM_OFFSET_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_IMAX_ALARM_OFFSET_TRIM_1179	SOO	0X4	
3706	BUCK2	0X4257	html	BUCK2_REF_CFG_39	IMAX_ABS_THR_TRIM	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_IMAX_ABS_THR_TRIM_1179	SOO	0X6	
3707	BUCK2	0X4258	html	BUCK2_REF_CFG_40	PWM_STUP_OFFSET	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_PWM_STUP_OFFSET_1180	SOO	0X4	
3708	BUCK2	0X4258	html	BUCK2_REF_CFG_40	CFG_OT_GAIN_TR	5	3	7:3	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_CFG_OT_GAIN_TR_1180	SOO	0XF	
3709	BUCK2	0X4259	html	BUCK2_REF_CFG_41	CFG_VDROOP0_VID_BAND0	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_CFG_VDROOP0_VID_BAND0_1181	SOO	0X0	
3710	BUCK2	0X425A	html	BUCK2_REF_CFG_42	CFG_VDROOP0_VID_BAND1	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_CFG_VDROOP0_VID_BAND1_1182	SOO	0X0	
3711	BUCK2	0X425B	html	BUCK2_REF_CFG_43	CFG_VDROOP0_VID_BAND2	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_CFG_VDROOP0_VID_BAND2_1183	SOO	0X0	
3712	BUCK2	0X425C	html	BUCK2_REF_CFG_44	CFG_VDROOP0_VID_BAND3	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_CFG_VDROOP0_VID_BAND3_1184	SOO	0X0	
3713	BUCK2	0X425D	html	BUCK2_REF_CFG_45	CFG_VDROOP1_VID_BAND0	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_CFG_VDROOP1_VID_BAND0_1185	SOO	0X0	
3714	BUCK2	0X425E	html	BUCK2_REF_CFG_46	CFG_VDROOP1_VID_BAND1	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_CFG_VDROOP1_VID_BAND1_1186	SOO	0X0	
3715	BUCK2	0X425F	html	BUCK2_REF_CFG_47	CFG_VDROOP1_VID_BAND2	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_CFG_VDROOP1_VID_BAND2_1187	SOO	0X0	
3716	BUCK2	0X4260	html	BUCK2_REF_CFG_48	CFG_VDROOP1_VID_BAND3	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_CFG_VDROOP1_VID_BAND3_1188	SOO	0X0	
3717	BUCK2	0X4261	html	BUCK2_REF_CFG_49	CFG_VDROOP0_THR0	5	0	4:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_CFG_VDROOP0_THR0_1189	SOO	0X0	
3718	BUCK2	0X4262	html	BUCK2_REF_CFG_50	CFG_VDROOP0_THR1	5	0	4:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_CFG_VDROOP0_THR1_1190	SOO	0X0	
3719	BUCK2	0X4263	html	BUCK2_REF_CFG_51	CFG_VDROOP0_THR2	5	0	4:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_CFG_VDROOP0_THR2_1191	SOO	0X0	
3720	BUCK2	0X4264	html	BUCK2_REF_CFG_52	CFG_VDROOP0_THR3	5	0	4:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_CFG_VDROOP0_THR3_1192	SOO	0X0	
3721	BUCK2	0X4265	html	BUCK2_REF_CFG_53	CFG_VDROOP1_THR0	5	0	4:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_CFG_VDROOP1_THR0_1193	SOO	0X0	
3722	BUCK2	0X4266	html	BUCK2_REF_CFG_54	CFG_VDROOP1_THR1	5	0	4:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_CFG_VDROOP1_THR1_1194	SOO	0X0	
3723	BUCK2	0X4267	html	BUCK2_REF_CFG_56	CFG_VDROOP1_THR2	5	0	4:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_CFG_VDROOP1_THR2_1195	SOO	0X0	
3724	BUCK2	0X4268	html	BUCK2_REF_CFG_57	CFG_VDROOP1_THR3	5	0	4:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_CFG_VDROOP1_THR3_1196	SOO	0X0	
3725	BUCK2	0X4269	html	BUCK2_REF_CFG_58	CFG_UP_STEP	4	0	3:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_CFG_UP_STEP_1197	SOO	0X0	
3726	BUCK2	0X4269	html	BUCK2_REF_CFG_58	CFG_DN_STEP	4	4	7:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_CFG_DN_STEP_1197	SOO	0X0	
3727	BUCK2	0X426A	html	BUCK2_REF_CFG_59	CFG_SET_TRIG7T0	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_CFG_SET_TRIG7T0_1198	SOO	0X0	
3728	BUCK2	0X426B	html	BUCK2_REF_CFG_60	CFG_CLEAR_TRIG7T0	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_CFG_CLEAR_TRIG7T0_1199	SOO	0X0	
3729	BUCK2	0X426C	html	BUCK2_REF_CFG_61	CFG_SET_TRIG11T8	4	0	3:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_CFG_SET_TRIG11T8_1200	SOO	0X0	
3730	BUCK2	0X426C	html	BUCK2_REF_CFG_61	CFG_CLEAR_TRIG11T8	4	4	7:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_CFG_CLEAR_TRIG11T8_1200	SOO	0X0	
3731	BUCK2	0X426D	html	BUCK2_REF_CFG_62	OTP_SPARE1	1	0	0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_OTP_SPARE1_1201	SOO	0X0	
3732	BUCK2	0X426D	html	BUCK2_REF_CFG_62	OTP_SPARE2	1	1	1	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_OTP_SPARE2_1201	SOO	0X1	
3733	BUCK2	0X426D	html	BUCK2_REF_CFG_62	EN_LP_OT_COMP	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_EN_LP_OT_COMP_1201	SOO	0X1	
3734	BUCK2	0X426D	html	BUCK2_REF_CFG_62	EN_IMAX_ABS_COMP	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_EN_IMAX_ABS_COMP_1201	SOO	0X0	
3735	BUCK2	0X426D	html	BUCK2_REF_CFG_62	CFG_SC_RDAC_CLAMP_TR	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_CFG_SC_RDAC_CLAMP_TR_1201	SOO	0X8	
3736	BUCK2	0X426E	html	BUCK2_REF_CFG_63	CFG_OT_WARN_TR	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_CFG_OT_WARN_TR_1202	SOO	0X10	
3737	BUCK2	0X426E	html	BUCK2_REF_CFG_63	CFG_OT_IDAC_TR	3	5	7:5	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_CFG_OT_IDAC_TR_1202	SOO	0X4	
3738	BUCK2	0X426F	html	BUCK2_REF_CFG_64	CFG_OT_ABS_TR	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_CFG_OT_ABS_TR_1203	SOO	0X10	
3739	BUCK2	0X4270	html	BUCK2_LP_CFG_0	CFG_ENABLE_LP	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_ENABLE_LP_1204	SOO	0X1	
3740	BUCK2	0X4271	html	BUCK2_LP_CFG_1	CFG_ISOFT_START	4	0	3:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK2_CFG_ISOFT_START_1205	SOO	0X4	
3741	BUCK2	0X4271	html	BUCK2_LP_CFG_1	CFG_FAST_STARTUP_CURRENT_LIMIT	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_CFG_FAST_STARTUP_CURRENT_LIMIT_1205	SOO	0XC	
3742	BUCK2	0X4272	html	BUCK2_LP_CFG_2	TR_CSA_GAIN	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_TR_CSA_GAIN_1206	SOO	0X0	
3743	BUCK2	0X4272	html	BUCK2_LP_CFG_2	TR_LS_CS_OS	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_TR_LS_CS_OS_1206	SOO	0X7	
3744	BUCK2	0X4273	html	BUCK2_LP_CFG_3	CFG_INEG_LIMIT_SET	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_CFG_INEG_LIMIT_SET_1207	SOO	0X4	
3745	BUCK2	0X4273	html	BUCK2_LP_CFG_3	TR_LSON_BLANK	2	6	7:6	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_TR_LSON_BLANK_1207	SOO	0X2	
3746	BUCK2	0X4274	html	BUCK2_LP_CFG_4	CFG_HS_ILIM_SET	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_CFG_HS_ILIM_SET_1208	SOO	0X0	
3747	BUCK2	0X4274	html	BUCK2_LP_CFG_4	CFG_CSA_OUT_HIGH_LSOFF	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_CSA_OUT_HIGH_LSOFF_1208	SOO	0X0	
3748	BUCK2	0X4274	html	BUCK2_LP_CFG_4	CFG_HS_ILIM_DISABLE	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_HS_ILIM_DISABLE_1208	SOO	0X1	
3749	BUCK2	0X4275	html	BUCK2_LP_CFG_5	CFG_HS_ILIM_TRIM	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_CFG_HS_ILIM_TRIM_1209	SOO	0X0	
3750	BUCK2	0X4275	html	BUCK2_LP_CFG_5	TR_LSOFF_BLANK	2	6	7:6	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_TR_LSOFF_BLANK_1209	SOO	0X1	
3751	BUCK2	0X4276	html	BUCK2_LP_CFG_6	TR_ZD_OS	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_TR_ZD_OS_1210	SOO	0X6	
3752	BUCK2	0X4276	html	BUCK2_LP_CFG_6	CFG_CS_LS_ON_DLY	3	5	7:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_CS_LS_ON_DLY_1210	SOO	0X0	
3753	BUCK2	0X4277	html	BUCK2_LP_CFG_7	CFG_LP_FREQ_SEL	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_LP_FREQ_SEL_1211	SOO	0X3	
3754	BUCK2	0X4277	html	BUCK2_LP_CFG_7	CFG_CSA_OS_SET_LOW	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_CSA_OS_SET_LOW_1211	SOO	0X1	
3755	BUCK2	0X4278	html	BUCK2_LP_CFG_8	TR_LP_FREQ	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_TR_LP_FREQ_1212	SOO	0X31	
3756	BUCK2	0X4278	html	BUCK2_LP_CFG_8	CFG_FLOCK_EN	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_FLOCK_EN_1212	SOO	0X1	
3757	BUCK2	0X4278	html	BUCK2_LP_CFG_8	CFG_TON_START	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_TON_START_1212	SOO	0X0	
3758	BUCK2	0X4279	html	BUCK2_LP_CFG_9	TR_LP_TON_DEL	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_TR_LP_TON_DEL_1213	SOO	0X6	
3759	BUCK2	0X4279	html	BUCK2_LP_CFG_9	TR_HSON_BLANK	2	6	7:6	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_TR_HSON_BLANK_1213	SOO	0X0	
3760	BUCK2	0X427A	html	BUCK2_LP_CFG_10	CFG_LS_ROW_EN	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_LS_ROW_EN_1214	SOO	0XFF	
3761	BUCK2	0X427B	html	BUCK2_LP_CFG_11	CFG_HS_ROW_EN	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_HS_ROW_EN_1215	SOO	0XFF	
3762	BUCK2	0X427C	html	BUCK2_LP_CFG_12	CFG_HS_PREDRV_PUN_STR	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_HS_PREDRV_PUN_STR_1216	SOO	0XF	
3763	BUCK2	0X427C	html	BUCK2_LP_CFG_12	CFG_CSA_CAP_SET	3	5	7:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_CSA_CAP_SET_1216	SOO	0X2	
3764	BUCK2	0X427D	html	BUCK2_LP_CFG_13	CFG_DTC_LX_RISE_SEL	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_DTC_LX_RISE_SEL_1217	SOO	0X0	
3765	BUCK2	0X427D	html	BUCK2_LP_CFG_13	CFG_DTC_LX_FALL_SEL	2	2	3:2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_DTC_LX_FALL_SEL_1217	SOO	0X0	
3766	BUCK2	0X427D	html	BUCK2_LP_CFG_13	CFG_ZCD_SYS_OS_MODE	2	4	5:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_ZCD_SYS_OS_MODE_1217	SOO	0X0	
3767	BUCK2	0X427D	html	BUCK2_LP_CFG_13	CFG_ZCD_OS_AZCAL_EN	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_ZCD_OS_AZCAL_EN_1217	SOO	0X1	
3768	BUCK2	0X427E	html	BUCK2_LP_CFG_14	CFG_ZVS_EN	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_ZVS_EN_1218	SOO	0X0	
3769	BUCK2	0X427E	html	BUCK2_LP_CFG_14	CFG_ZVS_REL_DEL	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_ZVS_REL_DEL_1218	SOO	0XF	
3770	BUCK2	0X427F	html	BUCK2_LP_CFG_15	CFG_LP_SC_TR	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_CFG_LP_SC_TR_1219	SOO	0X20	
3771	BUCK2	0X427F	html	BUCK2_LP_CFG_15	CFG_EN_LP_SC	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_EN_LP_SC_1219	SOO	0X1	
3772	BUCK2	0X427F	html	BUCK2_LP_CFG_15	CFG_EN_LP_SC_MODE	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_EN_LP_SC_MODE_1219	SOO	0X1	
3773	BUCK2	0X4283	html	BUCK2_LP_CFG_19	DTB_EN	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3774	BUCK2	0X4283	html	BUCK2_LP_CFG_19	DTB_SEL	3	1	3:1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3775	BUCK2	0X4284	html	BUCK2_LP_CFG_20	TEST_BYPASS_EN	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3776	BUCK2	0X4284	html	BUCK2_LP_CFG_20	TEST_FORCE_LX	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3777	BUCK2	0X4284	html	BUCK2_LP_CFG_20	TEST_FORCE_EN	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3778	BUCK2	0X4284	html	BUCK2_LP_CFG_20	TEST_FORCE_PWM	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3779	BUCK2	0X4284	html	BUCK2_LP_CFG_20	TEST_BYPASS_SEL	2	4	5:4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3780	BUCK2	0X4284	html	BUCK2_LP_CFG_20	TEST_EN_SC	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3781	BUCK2	0X4284	html	BUCK2_LP_CFG_20	TEST_BYPASS_DCM	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3782	BUCK2	0X4285	html	BUCK2_LP_CFG_21	I_TEST_SWITCH_EN	2	0	1:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3783	BUCK2	0X4285	html	BUCK2_LP_CFG_21	TEST_RON_ATB	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3784	BUCK2	0X4285	html	BUCK2_LP_CFG_21	TEST_EN_HS_ILIM	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3785	BUCK2	0X4285	html	BUCK2_LP_CFG_21	TEST_EN_TON	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3786	BUCK2	0X4285	html	BUCK2_LP_CFG_21	CFG_LP_EN_SELFOSC	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3787	BUCK2	0X4285	html	BUCK2_LP_CFG_21	TEST_EN_ZCD	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3788	BUCK2	0X4285	html	BUCK2_LP_CFG_21	TEST_EN_CSA	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3789	BUCK2	0X4286	html	BUCK2_LP_CFG_22	CFG_LP_SC_OS_TR	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_CFG_LP_SC_OS_TR_1220	SOO	0X4	
3790	BUCK2	0X4286	html	BUCK2_LP_CFG_22	CFG_LP_SC_GAIN	3	4	6:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_LP_SC_GAIN_1220	SOO	0X2	
3791	BUCK2	0X4286	html	BUCK2_LP_CFG_22	CFG_LP_COMP_GAIN	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_LP_COMP_GAIN_1220	SOO	0X0	
3792	BUCK2	0X4287	html	BUCK2_LP_CFG_23	CFG_I2V_TR	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_CFG_I2V_TR_1221	SOO	0XB	
3793	BUCK2	0X4287	html	BUCK2_LP_CFG_23	DIS_PWM_ZXC	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_DIS_PWM_ZXC_1221	SOO	0X0	
3794	BUCK2	0X4287	html	BUCK2_LP_CFG_23	CFG_VTUNE_LOW	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_VTUNE_LOW_1221	SOO	0X0	
3795	BUCK2	0X4288	html	BUCK2_LP_CFG_24	TM_CC_COMP_RES	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_TM_CC_COMP_RES_1222	SOO	0X0	
3796	BUCK2	0X4288	html	BUCK2_LP_CFG_24	CFG_ATB_EXTENSION_SEL	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_ATB_EXTENSION_SEL_1222	SOO	0X1	
3797	BUCK2	0X4288	html	BUCK2_LP_CFG_24	OTP_SPARE	6	2	7:2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_OTP_SPARE_1222	SOO	0X0	
3798	BUCK2	0X4289	html	BUCK2_LP_CFG_25	OTP_SPARE2	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_OTP_SPARE2_1223	SOO	0X0	
3799	BUCK2	0X4290	html	BUCK2_HP1_CFG_0	CFG_EN_HP	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_EN_HP_1224	SOO	0X1	
3800	BUCK2	0X4290	html	BUCK2_HP1_CFG_0	CFG_SC_EN_220NH	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_SC_EN_220NH_1224	SOO	0X0	
3801	BUCK2	0X4290	html	BUCK2_HP1_CFG_0	CFG_HS_ILIM_POS_UP_SET	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_HS_ILIM_POS_UP_SET_1224	SOO	0X0	
3802	BUCK2	0X4290	html	BUCK2_HP1_CFG_0	CFG_CC_BLK_SET	2	3	4:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_CC_BLK_SET_1224	SOO	0X0	
3803	BUCK2	0X4290	html	BUCK2_HP1_CFG_0	CFG_WIDTH_SEL	2	5	6:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_WIDTH_SEL_1224	SOO	0X0	
3804	BUCK2	0X4290	html	BUCK2_HP1_CFG_0	CFG_VE_RST_EN	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_VE_RST_EN_1224	SOO	0X0	
3805	BUCK2	0X4291	html	BUCK2_HP1_CFG_1	CFG_LS_NILIM_SET	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_CFG_LS_NILIM_SET_1225	SOO	0X14	
3806	BUCK2	0X4291	html	BUCK2_HP1_CFG_1	CFG_LS_CS_SWITCH_EN	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_LS_CS_SWITCH_EN_1225	SOO	0X1	
3807	BUCK2	0X4291	html	BUCK2_HP1_CFG_1	CFG_PWM_1SHOT_SEL_SPARE	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_PWM_1SHOT_SEL_SPARE_1225	SOO	0X0	
3808	BUCK2	0X4292	html	BUCK2_HP1_CFG_2	CFG_CS_OS_TRIM	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_CFG_CS_OS_TRIM_1226	SOO	0XE	
3809	BUCK2	0X4292	html	BUCK2_HP1_CFG_2	CFG_CS_GAIN_TRIM	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_CFG_CS_GAIN_TRIM_1226	SOO	0X0	
3810	BUCK2	0X4293	html	BUCK2_HP1_CFG_3	CFG_LS_BLK_SET	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_LS_BLK_SET_1227	SOO	0X0	
3811	BUCK2	0X4293	html	BUCK2_HP1_CFG_3	CFG_ZD_TRIM	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_CFG_ZD_TRIM_1227	SOO	0X0	
3812	BUCK2	0X4294	html	BUCK2_HP1_CFG_4	IADC_OS_TRIM	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_IADC_OS_TRIM_1228	SOO	0X0	
3813	BUCK2	0X4294	html	BUCK2_HP1_CFG_4	CFG_PWM_1SHOT_SEL	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_PWM_1SHOT_SEL_1228	SOO	0X3	
3814	BUCK2	0X4295	html	BUCK2_HP1_CFG_5	CFG_SC_OFFSET_SET	6	0	5:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_SC_OFFSET_SET_1229	SOO	0X30	
3815	BUCK2	0X4295	html	BUCK2_HP1_CFG_5	CFG_SC_EN_1U	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_SC_EN_1U_1229	SOO	0X0	
3816	BUCK2	0X4296	html	BUCK2_HP1_CFG_6	CFG_SC_TRIM	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_CFG_SC_TRIM_1230	SOO	0X18	
3817	BUCK2	0X4296	html	BUCK2_HP1_CFG_6	CFG_DENOTCH_SEL	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_DENOTCH_SEL_1230	SOO	0X0	
3818	BUCK2	0X4297	html	BUCK2_HP1_CFG_7	CFG_HS_ILIM_POS_SET	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_CFG_HS_ILIM_POS_SET_1231	SOO	0X0	
3819	BUCK2	0X4297	html	BUCK2_HP1_CFG_7	ILIM_NEG_PWM_EN	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_ILIM_NEG_PWM_EN_1231	SOO	0X0	
3820	BUCK2	0X4297	html	BUCK2_HP1_CFG_7	ILIM_POS_PWM_EN	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_ILIM_POS_PWM_EN_1231	SOO	0X1	
3821	BUCK2	0X4298	html	BUCK2_HP1_CFG_8	CFG_HS_ILIM_NEG_SET	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_HS_ILIM_NEG_SET_1232	SOO	0X0	
3822	BUCK2	0X4298	html	BUCK2_HP1_CFG_8	CFG_HS_BLK_SET	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_HS_BLK_SET_1232	SOO	0X0	
3823	BUCK2	0X429A	html	BUCK2_HP1_CFG_10	CFG_LS_ROW_EN	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_LS_ROW_EN_1233	SOO	0XFF	
3824	BUCK2	0X429B	html	BUCK2_HP1_CFG_11	CFG_HS_ROW_EN	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_HS_ROW_EN_1234	SOO	0XFF	
3825	BUCK2	0X429C	html	BUCK2_HP1_CFG_12	CFG_HS_PREDRV_PUN_STR	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_HS_PREDRV_PUN_STR_1235	SOO	0XF	
3826	BUCK2	0X429C	html	BUCK2_HP1_CFG_12	CFG_CSA_CAP_SET	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_CSA_CAP_SET_1235	SOO	0X4	
3827	BUCK2	0X429E	html	BUCK2_HP1_CFG_14	CFG_DTC_LX_RISE_SEL	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_DTC_LX_RISE_SEL_1236	SOO	0X3	
3828	BUCK2	0X429E	html	BUCK2_HP1_CFG_14	CFG_DTC_LX_FALL_SEL	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_DTC_LX_FALL_SEL_1236	SOO	0X3	
3829	BUCK2	0X429F	html	BUCK2_HP1_CFG_15	CFG_ZVS_EN	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_ZVS_EN_1237	SOO	0X0	
3830	BUCK2	0X429F	html	BUCK2_HP1_CFG_15	CFG_ZVS_REL_DEL	4	1	4:1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_ZVS_REL_DEL_1237	SOO	0XF	
3831	BUCK2	0X429F	html	BUCK2_HP1_CFG_15	CFG_MIR_GAIN	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_MIR_GAIN_1237	SOO	0X0	
3832	BUCK2	0X42A3	html	BUCK2_HP1_CFG_19	OTP_SPARE0	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_OTP_SPARE0_1238	SOO	0X0	
3833	BUCK2	0X42A4	html	BUCK2_HP1_CFG_20	OTP_SPARE1	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_OTP_SPARE1_1239	SOO	0X0	
3834	BUCK2	0X42A6	html	BUCK2_HP1_CFG_22	BIAS_EN_SEL	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3835	BUCK2	0X42A6	html	BUCK2_HP1_CFG_22	BIAS_EN_EXT	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3836	BUCK2	0X42A6	html	BUCK2_HP1_CFG_22	TEST_EN_CS	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3837	BUCK2	0X42A6	html	BUCK2_HP1_CFG_22	TEST_CS_LS_EN_SEL	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3838	BUCK2	0X42A6	html	BUCK2_HP1_CFG_22	TEST_SET_ZD_LOW	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3839	BUCK2	0X42A6	html	BUCK2_HP1_CFG_22	TEST_SET_NILIM_LOW	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3840	BUCK2	0X42A6	html	BUCK2_HP1_CFG_22	TEST_CS_LS_ON_BYPASS	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3841	BUCK2	0X42A6	html	BUCK2_HP1_CFG_22	TEST_EN_HS_ILIM	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3842	BUCK2	0X42A7	html	BUCK2_HP1_CFG_23	HS_ILIM_EN_SEL	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3843	BUCK2	0X42A7	html	BUCK2_HP1_CFG_23	SET_HS_ILIM_LOW	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3844	BUCK2	0X42A7	html	BUCK2_HP1_CFG_23	TEST_EN_SC	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3845	BUCK2	0X42A7	html	BUCK2_HP1_CFG_23	TEST_SC_EN_SEL	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3846	BUCK2	0X42A7	html	BUCK2_HP1_CFG_23	TEST_SC_RST_SEL	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3847	BUCK2	0X42A7	html	BUCK2_HP1_CFG_23	TEST_EN_CC	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3848	BUCK2	0X42A7	html	BUCK2_HP1_CFG_23	TEST_CC_EN_SEL	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3849	BUCK2	0X42A8	html	BUCK2_HP1_CFG_24	TEST_BYPASS_EN	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3850	BUCK2	0X42A8	html	BUCK2_HP1_CFG_24	TEST_FORCE_LX	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3851	BUCK2	0X42A8	html	BUCK2_HP1_CFG_24	TEST_FORCE_EN	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3852	BUCK2	0X42A8	html	BUCK2_HP1_CFG_24	TEST_FORCE_PWM	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3853	BUCK2	0X42A8	html	BUCK2_HP1_CFG_24	TEST_BYPASS_SEL	2	4	5:4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3854	BUCK2	0X42A8	html	BUCK2_HP1_CFG_24	CFG_PWM_PWRTILE_ENABLE	2	6	7:6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X3	
3855	BUCK2	0X42A9	html	BUCK2_HP1_CFG_25	I_TEST_SWITCH_EN	3	0	2:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3856	BUCK2	0X42A9	html	BUCK2_HP1_CFG_25	TEST_DTBO_PWM	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3857	BUCK2	0X42A9	html	BUCK2_HP1_CFG_25	DTB_EN	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3858	BUCK2	0X42A9	html	BUCK2_HP1_CFG_25	DTB_SEL	3	5	7:5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3859	BUCK2	0X42AA	html	BUCK2_HP1_CFG_26	LX_SNS_EN	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3860	BUCK2	0X42AC	html	BUCK2_HP2_CFG_0	CFG_EN_HP	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_EN_HP_1240	SOO	0X1	
3861	BUCK2	0X42AC	html	BUCK2_HP2_CFG_0	CFG_SC_EN_220NH	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_SC_EN_220NH_1240	SOO	0X0	
3862	BUCK2	0X42AC	html	BUCK2_HP2_CFG_0	CFG_HS_ILIM_POS_UP_SET	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_HS_ILIM_POS_UP_SET_1240	SOO	0X0	
3863	BUCK2	0X42AC	html	BUCK2_HP2_CFG_0	CFG_CC_BLK_SET	2	3	4:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_CC_BLK_SET_1240	SOO	0X0	
3864	BUCK2	0X42AC	html	BUCK2_HP2_CFG_0	CFG_WIDTH_SEL	2	5	6:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_WIDTH_SEL_1240	SOO	0X0	
3865	BUCK2	0X42AC	html	BUCK2_HP2_CFG_0	CFG_VE_RST_EN	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_VE_RST_EN_1240	SOO	0X0	
3866	BUCK2	0X42AD	html	BUCK2_HP2_CFG_1	CFG_LS_NILIM_SET	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_CFG_LS_NILIM_SET_1241	SOO	0X14	
3867	BUCK2	0X42AD	html	BUCK2_HP2_CFG_1	CFG_LS_CS_SWITCH_EN	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_LS_CS_SWITCH_EN_1241	SOO	0X1	
3868	BUCK2	0X42AD	html	BUCK2_HP2_CFG_1	CFG_PWM_1SHOT_SEL_SPARE	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_PWM_1SHOT_SEL_SPARE_1241	SOO	0X0	
3869	BUCK2	0X42AE	html	BUCK2_HP2_CFG_2	CFG_CS_OS_TRIM	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_CFG_CS_OS_TRIM_1242	SOO	0XE	
3870	BUCK2	0X42AE	html	BUCK2_HP2_CFG_2	CFG_CS_GAIN_TRIM	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_CFG_CS_GAIN_TRIM_1242	SOO	0X0	
3871	BUCK2	0X42AF	html	BUCK2_HP2_CFG_3	CFG_LS_BLK_SET	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_LS_BLK_SET_1243	SOO	0X0	
3872	BUCK2	0X42AF	html	BUCK2_HP2_CFG_3	CFG_ZD_TRIM	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_CFG_ZD_TRIM_1243	SOO	0X0	
3873	BUCK2	0X42B0	html	BUCK2_HP2_CFG_4	IADC_OS_TRIM	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_IADC_OS_TRIM_1244	SOO	0X0	
3874	BUCK2	0X42B0	html	BUCK2_HP2_CFG_4	CFG_PWM_1SHOT_SEL	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_PWM_1SHOT_SEL_1244	SOO	0X3	
3875	BUCK2	0X42B1	html	BUCK2_HP2_CFG_5	CFG_SC_OFFSET_SET	6	0	5:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_SC_OFFSET_SET_1245	SOO	0X30	
3876	BUCK2	0X42B1	html	BUCK2_HP2_CFG_5	CFG_SC_EN_1U	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_SC_EN_1U_1245	SOO	0X0	
3877	BUCK2	0X42B2	html	BUCK2_HP2_CFG_6	CFG_SC_TRIM	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_CFG_SC_TRIM_1246	SOO	0X18	
3878	BUCK2	0X42B2	html	BUCK2_HP2_CFG_6	CFG_DENOTCH_SEL	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_DENOTCH_SEL_1246	SOO	0X0	
3879	BUCK2	0X42B3	html	BUCK2_HP2_CFG_7	CFG_HS_ILIM_POS_SET	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK2_CFG_HS_ILIM_POS_SET_1247	SOO	0X0	
3880	BUCK2	0X42B3	html	BUCK2_HP2_CFG_7	ILIM_NEG_PWM_EN	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_ILIM_NEG_PWM_EN_1247	SOO	0X0	
3881	BUCK2	0X42B3	html	BUCK2_HP2_CFG_7	ILIM_POS_PWM_EN	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_ILIM_POS_PWM_EN_1247	SOO	0X1	
3882	BUCK2	0X42B4	html	BUCK2_HP2_CFG_8	CFG_HS_ILIM_NEG_SET	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_HS_ILIM_NEG_SET_1248	SOO	0X0	
3883	BUCK2	0X42B4	html	BUCK2_HP2_CFG_8	CFG_HS_BLK_SET	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_HS_BLK_SET_1248	SOO	0X0	
3884	BUCK2	0X42B6	html	BUCK2_HP2_CFG_10	CFG_LS_ROW_EN	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_LS_ROW_EN_1249	SOO	0XFF	
3885	BUCK2	0X42B7	html	BUCK2_HP2_CFG_11	CFG_HS_ROW_EN	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_HS_ROW_EN_1250	SOO	0XFF	
3886	BUCK2	0X42B8	html	BUCK2_HP2_CFG_12	CFG_HS_PREDRV_PUN_STR	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_HS_PREDRV_PUN_STR_1251	SOO	0XF	
3887	BUCK2	0X42B8	html	BUCK2_HP2_CFG_12	CFG_CSA_CAP_SET	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_CSA_CAP_SET_1251	SOO	0X4	
3888	BUCK2	0X42BA	html	BUCK2_HP2_CFG_14	CFG_DTC_LX_RISE_SEL	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_DTC_LX_RISE_SEL_1252	SOO	0X3	
3889	BUCK2	0X42BA	html	BUCK2_HP2_CFG_14	CFG_DTC_LX_FALL_SEL	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_DTC_LX_FALL_SEL_1252	SOO	0X3	
3890	BUCK2	0X42BB	html	BUCK2_HP2_CFG_15	CFG_ZVS_EN	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_ZVS_EN_1253	SOO	0X0	
3891	BUCK2	0X42BB	html	BUCK2_HP2_CFG_15	CFG_ZVS_REL_DEL	4	1	4:1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_ZVS_REL_DEL_1253	SOO	0XF	
3892	BUCK2	0X42BB	html	BUCK2_HP2_CFG_15	CFG_MIR_GAIN	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_CFG_MIR_GAIN_1253	SOO	0X0	
3893	BUCK2	0X42BF	html	BUCK2_HP2_CFG_19	OTP_SPARE0	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_OTP_SPARE0_1254	SOO	0X0	
3894	BUCK2	0X42C0	html	BUCK2_HP2_CFG_20	OTP_SPARE1	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK2_OTP_SPARE1_1255	SOO	0X0	
3895	BUCK2	0X42C2	html	BUCK2_HP2_CFG_22	BIAS_EN_SEL	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3896	BUCK2	0X42C2	html	BUCK2_HP2_CFG_22	BIAS_EN_EXT	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3897	BUCK2	0X42C2	html	BUCK2_HP2_CFG_22	TEST_EN_CS	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3898	BUCK2	0X42C2	html	BUCK2_HP2_CFG_22	TEST_CS_LS_EN_SEL	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3899	BUCK2	0X42C2	html	BUCK2_HP2_CFG_22	TEST_SET_ZD_LOW	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3900	BUCK2	0X42C2	html	BUCK2_HP2_CFG_22	TEST_SET_NILIM_LOW	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3901	BUCK2	0X42C2	html	BUCK2_HP2_CFG_22	TEST_CS_LS_ON_BYPASS	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3902	BUCK2	0X42C2	html	BUCK2_HP2_CFG_22	TEST_EN_HS_ILIM	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3903	BUCK2	0X42C3	html	BUCK2_HP2_CFG_23	HS_ILIM_EN_SEL	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3904	BUCK2	0X42C3	html	BUCK2_HP2_CFG_23	SET_HS_ILIM_LOW	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3905	BUCK2	0X42C3	html	BUCK2_HP2_CFG_23	TEST_EN_SC	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3906	BUCK2	0X42C3	html	BUCK2_HP2_CFG_23	TEST_SC_EN_SEL	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3907	BUCK2	0X42C3	html	BUCK2_HP2_CFG_23	TEST_SC_RST_SEL	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3908	BUCK2	0X42C3	html	BUCK2_HP2_CFG_23	TEST_EN_CC	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3909	BUCK2	0X42C3	html	BUCK2_HP2_CFG_23	TEST_CC_EN_SEL	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3910	BUCK2	0X42C4	html	BUCK2_HP2_CFG_24	TEST_BYPASS_EN	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3911	BUCK2	0X42C4	html	BUCK2_HP2_CFG_24	TEST_FORCE_LX	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3912	BUCK2	0X42C4	html	BUCK2_HP2_CFG_24	TEST_FORCE_EN	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3913	BUCK2	0X42C4	html	BUCK2_HP2_CFG_24	TEST_FORCE_PWM	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3914	BUCK2	0X42C4	html	BUCK2_HP2_CFG_24	TEST_BYPASS_SEL	2	4	5:4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3915	BUCK2	0X42C4	html	BUCK2_HP2_CFG_24	CFG_PWM_PWRTILE_ENABLE	2	6	7:6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X3	
3916	BUCK2	0X42C5	html	BUCK2_HP2_CFG_25	I_TEST_SWITCH_EN	3	0	2:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3917	BUCK2	0X42C5	html	BUCK2_HP2_CFG_25	TEST_DTBO_PWM	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3918	BUCK2	0X42C5	html	BUCK2_HP2_CFG_25	DTB_EN	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3919	BUCK2	0X42C5	html	BUCK2_HP2_CFG_25	DTB_SEL	3	5	7:5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3920	BUCK2	0X42C6	html	BUCK2_HP2_CFG_26	LX_SNS_EN	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3921	BUCK2	0X42FC	html	BUCK2_STATUS_EVENTS_REG_0	STATUS_REG_0	8	0	7:0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
3922	BUCK2	0X42FD	html	BUCK2_STATUS_EVENTS_REG_1	STATUS_REG_1	8	0	7:0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
3923	BUCK3	0X4300	html	BUCK3_DIG_DVC_1	PWRUP	1	0	0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
3924	BUCK3	0X4300	html	BUCK3_DIG_DVC_1	DVC_CMD	1	2	2	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
3925	BUCK3	0X4300	html	BUCK3_DIG_DVC_1	FAST_STARTUP	1	3	3	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
3926	BUCK3	0X4300	html	BUCK3_DIG_DVC_1	CFG_DVC_SR	4	4	7:4	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
3927	BUCK3	0X4301	html	BUCK3_DIG_DVC_2	VSEL_TARGET	8	0	7:0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
3928	BUCK3	0X4302	html	BUCK3_DIG_CNTRL_0	DEEP_SLEEP_S2R	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_DEEP_SLEEP_S2R_1256	SOO	0X0	
3929	BUCK3	0X4302	html	BUCK3_DIG_CNTRL_0	DEEP_SLEEP_DDR	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_DEEP_SLEEP_DDR_1256	SOO	0X0	
3930	BUCK3	0X4302	html	BUCK3_DIG_CNTRL_0	DEEP_SLEEP_ACT	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_DEEP_SLEEP_ACT_1256	SOO	0X0	
3931	BUCK3	0X4303	html	BUCK3_DIG_CNTRL_1	CFG_FORCE_CLK_GATE	3	3	5:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_CFG_FORCE_CLK_GATE_1257	SOO	0X0	
3932	BUCK3	0X4303	html	BUCK3_DIG_CNTRL_1	CFG_OV_DISCHARGE_MODE	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_CFG_OV_DISCHARGE_MODE_1257	SOO	0X0	
3933	BUCK3	0X4304	html	BUCK3_DIG_CNTRL_2	CFG_PULLDN_DIS	4	0	3:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK3_CFG_PULLDN_DIS_1258	SOO	0X0	
3934	BUCK3	0X4304	html	BUCK3_DIG_CNTRL_2	CFG_BLANK_OV_EVT_DIS	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_CFG_BLANK_OV_EVT_DIS_1258	SOO	0X0	
3935	BUCK3	0X4304	html	BUCK3_DIG_CNTRL_2	CFG_BLANK_UV_EVT_DIS	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_CFG_BLANK_UV_EVT_DIS_1258	SOO	0X0	
3936	BUCK3	0X4304	html	BUCK3_DIG_CNTRL_2	CFG_BLANK_EVT_DLY	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_CFG_BLANK_EVT_DLY_1258	SOO	0X0	
3937	BUCK3	0X4305	html	BUCK3_DIG_CNTRL_3	CFG_EN_ALT_IPEAK_S2R	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_CFG_EN_ALT_IPEAK_S2R_1259	SOO	0X1	
3938	BUCK3	0X4306	html	BUCK3_DIG_CNTRL_4	BYPASS_ACTIVE	1	0	0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
3939	BUCK3	0X4307	html	BUCK3_DIG_CNTRL_5	SELECTED_IPEAK	4	0	3:0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X8	
3940	BUCK3	0X4308	html	BUCK3_DIG_CNTRL_6	CFG_OTP_SPARE	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_CFG_OTP_SPARE_1260	SOO	0X0	
3941	BUCK3	0X430B	html	BUCK3_DIG_DVC_CNTRL_0	CFG_DVC_WAIT_TIME	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_CFG_DVC_WAIT_TIME_1261	SOO	0X2	
3942	BUCK3	0X430B	html	BUCK3_DIG_DVC_CNTRL_0	CFG_NO_DISCHARGE_DVC	1	3	3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK3_CFG_NO_DISCHARGE_DVC_1261	SOO	0X1	
3943	BUCK3	0X430B	html	BUCK3_DIG_DVC_CNTRL_0	CFG_DVC_DONE_CONDITION	2	4	5:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK3_CFG_DVC_DONE_CONDITION_1261	SOO	0X0	
3944	BUCK3	0X430C	html	BUCK3_DIG_DVC_CNTRL_1	CFG_OPEN_DVC_UP	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK3_CFG_OPEN_DVC_UP_1262	SOO	0X1	
3945	BUCK3	0X430C	html	BUCK3_DIG_DVC_CNTRL_1	CFG_DVC_DONE_DLY	2	2	3:2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_CFG_DVC_DONE_DLY_1262	SOO	0X0	
3946	BUCK3	0X430C	html	BUCK3_DIG_DVC_CNTRL_1	CFG_SLEWDIS	4	4	7:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK3_CFG_SLEWDIS_1262	SOO	0X0	
3947	BUCK3	0X430D	html	BUCK3_DIG_DVC_CNTRL_2	CFG_DVC_FAST_STARTUP_SR_UP	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_CFG_DVC_FAST_STARTUP_SR_UP_1263	SOO	0X0	
3948	BUCK3	0X430D	html	BUCK3_DIG_DVC_CNTRL_2	CFG_DVC_FAST_STARTUP_SR_DN	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_CFG_DVC_FAST_STARTUP_SR_DN_1263	SOO	0X0	
3949	BUCK3	0X430E	html	BUCK3_DIG_STARTUP_CNTRL_0	CFG_STARTUP_IREF_TIMER	6	0	5:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_CFG_STARTUP_IREF_TIMER_1264	SOO	0XF	
3950	BUCK3	0X430F	html	BUCK3_DIG_STARTUP_CNTRL_1	CFG_STARTUP_TIMER	7	0	6:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK3_CFG_STARTUP_TIMER_1265	SOO	0X3F	
3951	BUCK3	0X4310	html	BUCK3_DIG_STARTUP_CNTRL_2	CFG_FAST_STARTUP_MODE	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_CFG_FAST_STARTUP_MODE_1266	SOO	0X0	
3952	BUCK3	0X4310	html	BUCK3_DIG_STARTUP_CNTRL_2	CFG_DIS_VIN_BLNK	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_CFG_DIS_VIN_BLNK_1266	SOO	0X0	
3953	BUCK3	0X4310	html	BUCK3_DIG_STARTUP_CNTRL_2	CFG_DIG_SPARE	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_CFG_DIG_SPARE_1266	SOO	0X0	
3954	BUCK3	0X4311	html	BUCK3_DIG_MDSW_CNTRL_0	CFG_FORCE_CCM_TRIG	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_CFG_FORCE_CCM_TRIG_1267	SOO	0X0	
3955	BUCK3	0X4313	html	BUCK3_DIG_FA_CNTRL_0	CFG_LFSR_EN	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK3_CFG_LFSR_EN_1268	SOO	0X0	
3956	BUCK3	0X4313	html	BUCK3_DIG_FA_CNTRL_0	CFG_FREQ_AVOID_EN	1	1	1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK3_CFG_FREQ_AVOID_EN_1268	SOO	0X0	
3957	BUCK3	0X4313	html	BUCK3_DIG_FA_CNTRL_0	FREQ_LFSR_IP_EN	1	2	2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK3_FREQ_LFSR_IP_EN_1268	SOO	0X0	
3958	BUCK3	0X4313	html	BUCK3_DIG_FA_CNTRL_0	CFG_FREQ_RETRY	3	4	6:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK3_CFG_FREQ_RETRY_1268	SOO	0X0	
3959	BUCK3	0X4313	html	BUCK3_DIG_FA_CNTRL_0	CFG_ADC_PULSE_CNT_EN	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_CFG_ADC_PULSE_CNT_EN_1268	SOO	0X1	
3960	BUCK3	0X4314	html	BUCK3_DIG_FA_CNTRL_1	RTC_TIME_WINDOW_CFG	6	0	5:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK3_RTC_TIME_WINDOW_CFG_1269	SOO	0X0	
3961	BUCK3	0X4315	html	BUCK3_DIG_FA_CNTRL_2	FREQ_IP_REL_MIN_CFG	3	0	2:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK3_FREQ_IP_REL_MIN_CFG_1270	SOO	0X7	
3962	BUCK3	0X4315	html	BUCK3_DIG_FA_CNTRL_2	FREQ_IP_REL_MAX_CFG	3	3	5:3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK3_FREQ_IP_REL_MAX_CFG_1270	SOO	0X7	
3963	BUCK3	0X4316	html	BUCK3_DIG_FA_CNTRL_3	FREQ_0_IP_REL_CFG	3	2	4:2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK3_FREQ_0_IP_REL_CFG_1271	SOO	0X0	
3964	BUCK3	0X4316	html	BUCK3_DIG_FA_CNTRL_3	FREQ_1_IP_REL_CFG	3	5	7:5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK3_FREQ_1_IP_REL_CFG_1271	SOO	0X0	
3965	BUCK3	0X4317	html	BUCK3_DIG_FA_CNTRL_4	FREQ_2_IP_REL_CFG	3	2	4:2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK3_FREQ_2_IP_REL_CFG_1272	SOO	0X0	
3966	BUCK3	0X4317	html	BUCK3_DIG_FA_CNTRL_4	FREQ_3_IP_REL_CFG	3	5	7:5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK3_FREQ_3_IP_REL_CFG_1272	SOO	0X0	
3967	BUCK3	0X4318	html	BUCK3_DIG_FA_CNTRL_5	FREQ_0_OFFSET_CFG	3	0	2:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK3_FREQ_0_OFFSET_CFG_1273	SOO	0X0	
3968	BUCK3	0X4318	html	BUCK3_DIG_FA_CNTRL_5	FREQ_1_OFFSET_CFG	3	5	7:5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK3_FREQ_1_OFFSET_CFG_1273	SOO	0X0	
3969	BUCK3	0X4319	html	BUCK3_DIG_FA_CNTRL_6	FREQ_2_OFFSET_CFG	3	0	2:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK3_FREQ_2_OFFSET_CFG_1274	SOO	0X0	
3970	BUCK3	0X4319	html	BUCK3_DIG_FA_CNTRL_6	FREQ_3_OFFSET_CFG	3	5	7:5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK3_FREQ_3_OFFSET_CFG_1274	SOO	0X0	
3971	BUCK3	0X431A	html	BUCK3_DIG_FA_CNTRL_7	FREQ_0_MIN_COUNT_CFG	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK3_FREQ_0_MIN_COUNT_CFG_1275	SOO	0X0	
3972	BUCK3	0X431B	html	BUCK3_DIG_FA_CNTRL_8	FREQ_1_MIN_COUNT_CFG	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK3_FREQ_1_MIN_COUNT_CFG_1276	SOO	0X0	
3973	BUCK3	0X431C	html	BUCK3_DIG_FA_CNTRL_9	FREQ_2_MIN_COUNT_CFG	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK3_FREQ_2_MIN_COUNT_CFG_1277	SOO	0X0	
3974	BUCK3	0X431D	html	BUCK3_DIG_FA_CNTRL_10	FREQ_3_MIN_COUNT_CFG	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK3_FREQ_3_MIN_COUNT_CFG_1278	SOO	0X0	
3975	BUCK3	0X431E	html	BUCK3_DIG_FA_CNTRL_11	CFG_FA_RETRY_PWM	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_CFG_FA_RETRY_PWM_1279	SOO	0X2	
3976	BUCK3	0X431E	html	BUCK3_DIG_FA_CNTRL_11	CFG_FA_EN_PWM	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_CFG_FA_EN_PWM_1279	SOO	0X0	
3977	BUCK3	0X431E	html	BUCK3_DIG_FA_CNTRL_11	CFG_BYPASS_PCLK_OFF	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_CFG_BYPASS_PCLK_OFF_1279	SOO	0X0	
3978	BUCK3	0X431E	html	BUCK3_DIG_FA_CNTRL_11	CFG_BYPASS_MASK_OVUV	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_CFG_BYPASS_MASK_OVUV_1279	SOO	0X1	
3979	BUCK3	0X431F	html	BUCK3_DIG_EVTS_0	ILIM_POS_MASK	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_ILIM_POS_MASK_1280	SOO	0X0	
3980	BUCK3	0X431F	html	BUCK3_DIG_EVTS_0	ILIM_NEG_MASK	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_ILIM_NEG_MASK_1280	SOO	0X0	
3981	BUCK3	0X4320	html	BUCK3_DIG_TS_0	STATE_BYP_STRB	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3982	BUCK3	0X4320	html	BUCK3_DIG_TS_0	STATE_BYP	3	4	6:4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3983	BUCK3	0X4321	html	BUCK3_DIG_TS_1	TST_SPARE	2	0	1:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3984	BUCK3	0X4321	html	BUCK3_DIG_TS_1	TST_SINGLE_SHOT_DVC	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3985	BUCK3	0X4321	html	BUCK3_DIG_TS_1	TST_ACKNOWLEDGE	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3986	BUCK3	0X4321	html	BUCK3_DIG_TS_1	CFG_FORCE_PCLK_OFF	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3987	BUCK3	0X4321	html	BUCK3_DIG_TS_1	TEST_MODE_EN	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
3988	BUCK3	0X4322	html	BUCK3_DIG_TS_4	DFT_STATEMON	4	0	3:0	WU	NA	TRUE	C	TRUE	FALSE	NA	NA	TBD	0X0	
3989	BUCK3	0X432C	html	BUCK3_REF_CFG_0	DCFG_OTP_SPARE_0	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_DCFG_OTP_SPARE_0_1281	SOO	0X0	
3990	BUCK3	0X432D	html	BUCK3_REF_CFG_1	TR_VDAC	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK3_TR_VDAC_1282	SOO	0X0	
3991	BUCK3	0X432E	html	BUCK3_REF_CFG_2	SEL_OV	5	0	4:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK3_SEL_OV_1283	SOO	0X10	
3992	BUCK3	0X432F	html	BUCK3_REF_CFG_3	SEL_UV	5	0	4:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK3_SEL_UV_1284	SOO	0X10	
3993	BUCK3	0X4330	html	BUCK3_REF_CFG_4	TR_VIN_CMP	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK3_TR_VIN_CMP_1285	SOO	0X0	
3994	BUCK3	0X4330	html	BUCK3_REF_CFG_4	TR_OTA_GAIN	3	5	7:5	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK3_TR_OTA_GAIN_1285	SOO	0X2	
3995	BUCK3	0X4331	html	BUCK3_REF_CFG_5	TR_ILIM_PFM	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK3_TR_ILIM_PFM_1286	SOO	0X0	
3996	BUCK3	0X4332	html	BUCK3_REF_CFG_6	TR_COMP_CAP	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK3_TR_COMP_CAP_1287	SOO	0X0	
3997	BUCK3	0X4332	html	BUCK3_REF_CFG_6	TR_COMP_RES	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK3_TR_COMP_RES_1287	SOO	0X0	
3998	BUCK3	0X4333	html	BUCK3_REF_CFG_7	TR_LOADLINE	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK3_TR_LOADLINE_1288	SOO	0X0	
3999	BUCK3	0X4334	html	BUCK3_REF_CFG_8	TR_ILIM_PEAK	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK3_TR_ILIM_PEAK_1289	SOO	0X0	
4000	BUCK3	0X4335	html	BUCK3_REF_CFG_9	TR_ILIM_NEG	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK3_TR_ILIM_NEG_1290	SOO	0X0	
4001	BUCK3	0X4336	html	BUCK3_REF_CFG_10	PROG_ILIM_NEG	4	0	3:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK3_PROG_ILIM_NEG_1291	SOO	0X4	
4002	BUCK3	0X4336	html	BUCK3_REF_CFG_10	OPT_SEL_V2I_GAIN	2	4	5:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK3_OPT_SEL_V2I_GAIN_1291	SOO	0X3	
4003	BUCK3	0X4337	html	BUCK3_REF_CFG_11	OPT_VDAC_PLUS_OFFSET	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK3_OPT_VDAC_PLUS_OFFSET_1292	SOO	0X0	
4004	BUCK3	0X4337	html	BUCK3_REF_CFG_11	OPT_EN_VREF_V2I	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_OPT_EN_VREF_V2I_1292	SOO	0X1	
4005	BUCK3	0X4337	html	BUCK3_REF_CFG_11	OPT_EN_LOADLINE	1	2	2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK3_OPT_EN_LOADLINE_1292	SOO	0X0	
4006	BUCK3	0X4337	html	BUCK3_REF_CFG_11	OPT_EN_SNS	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_OPT_EN_SNS_1292	SOO	0X0	
4007	BUCK3	0X4337	html	BUCK3_REF_CFG_11	OPT_MASK_VIN_CMP	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_OPT_MASK_VIN_CMP_1292	SOO	0X0	
4008	BUCK3	0X4337	html	BUCK3_REF_CFG_11	OPT_MASK_PFM_CMP	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_OPT_MASK_PFM_CMP_1292	SOO	0X0	
4009	BUCK3	0X4337	html	BUCK3_REF_CFG_11	OPT_MASK_PWM_RQST	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_OPT_MASK_PWM_RQST_1292	SOO	0X0	
4010	BUCK3	0X4338	html	BUCK3_REF_CFG_12	TM_SNS_ITARGET	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_TM_SNS_ITARGET_1293	SOO	0X0	
4011	BUCK3	0X4338	html	BUCK3_REF_CFG_12	TM_SPARE0	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_TM_SPARE0_1293	SOO	0X0	
4012	BUCK3	0X4338	html	BUCK3_REF_CFG_12	EN_HI_CAP	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_EN_HI_CAP_1293	SOO	0X1	
4013	BUCK3	0X4338	html	BUCK3_REF_CFG_12	OPT_SPARE0	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_OPT_SPARE0_1293	SOO	0X0	
4014	BUCK3	0X4338	html	BUCK3_REF_CFG_12	OPT_EN_LOW_IPEAK_HIGH_DC	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_OPT_EN_LOW_IPEAK_HIGH_DC_1293	SOO	0X1	
4015	BUCK3	0X433A	html	BUCK3_REF_CFG_14	TM_OV_CMP	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4016	BUCK3	0X433A	html	BUCK3_REF_CFG_14	TM_UV_CMP	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4017	BUCK3	0X433A	html	BUCK3_REF_CFG_14	TM_VIN_CMP	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4018	BUCK3	0X433A	html	BUCK3_REF_CFG_14	TM_DAC	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4019	BUCK3	0X433A	html	BUCK3_REF_CFG_14	TM_COMPENSATION	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4020	BUCK3	0X433A	html	BUCK3_REF_CFG_14	TM_SPARE1	2	5	6:5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4021	BUCK3	0X433A	html	BUCK3_REF_CFG_14	TM_OTA	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4022	BUCK3	0X433B	html	BUCK3_REF_CFG_15	TM_IBIAS	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4023	BUCK3	0X433C	html	BUCK3_REF_CFG_16	ENABLE_SPARE_1	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_ENABLE_SPARE_1_1294	SOO	0X1	
4024	BUCK3	0X433D	html	BUCK3_REF_CFG_17	TR_RES_ADC_MEAS	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK3_TR_RES_ADC_MEAS_1295	SOO	0X0	
4025	BUCK3	0X433D	html	BUCK3_REF_CFG_17	OPT_SEL_LOADLINE	3	4	6:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK3_OPT_SEL_LOADLINE_1295	SOO	0X0	
4026	BUCK3	0X433E	html	BUCK3_REF_CFG_18	TR_LDO_OFFSET	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK3_TR_LDO_OFFSET_1296	SOO	0XD	
4027	BUCK3	0X4340	html	BUCK3_REF_CFG_20	OPT_SEL_LDO_IVINVOUT	3	0	2:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK3_OPT_SEL_LDO_IVINVOUT_1297	SOO	0X2	
4028	BUCK3	0X4340	html	BUCK3_REF_CFG_20	OPT_DIS_EXT_OV_UV_BLANK	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_OPT_DIS_EXT_OV_UV_BLANK_1297	SOO	0X0	
4029	BUCK3	0X4340	html	BUCK3_REF_CFG_20	OPT_PWM_RQST	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_OPT_PWM_RQST_1297	SOO	0X4	
4030	BUCK3	0X4341	html	BUCK3_REF_CFG_21	TR_OTP_SPARE_1	7	0	6:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK3_TR_OTP_SPARE_1_1298	SOO	0X0	
4031	BUCK3	0X4342	html	BUCK3_REF_CFG_22	TR_PFM_PWM_DIFF	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK3_TR_PFM_PWM_DIFF_1299	SOO	0X1	
4032	BUCK3	0X4343	html	BUCK3_REF_CFG_23	OPT_LOW_IPEAK_HIGH_DC	6	0	5:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_OPT_LOW_IPEAK_HIGH_DC_1300	SOO	0X29	
4033	BUCK3	0X4343	html	BUCK3_REF_CFG_23	OPT_SPARE_1	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_OPT_SPARE_1_1300	SOO	0X0	
4034	BUCK3	0X4346	html	BUCK3_REF_CFG_26	CFG_ENABLE_UV_CMP	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_CFG_ENABLE_UV_CMP_1301	SOO	0X0	
4035	BUCK3	0X4346	html	BUCK3_REF_CFG_26	CFG_ENABLE_OV_CMP	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_CFG_ENABLE_OV_CMP_1301	SOO	0X0	
4036	BUCK3	0X4346	html	BUCK3_REF_CFG_26	CFG_ENABLE_PWM_RQST	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_CFG_ENABLE_PWM_RQST_1301	SOO	0X1	
4037	BUCK3	0X4346	html	BUCK3_REF_CFG_26	CFG_ENABLE_TCM	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_CFG_ENABLE_TCM_1301	SOO	0X1	
4038	BUCK3	0X4346	html	BUCK3_REF_CFG_26	CFG_ENABLE_IBIAS	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_CFG_ENABLE_IBIAS_1301	SOO	0X1	
4039	BUCK3	0X4347	html	BUCK3_REF_CFG_27	CFG_ENABLE_TCM_ILIM_PFM	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_CFG_ENABLE_TCM_ILIM_PFM_1302	SOO	0X1	
4040	BUCK3	0X4347	html	BUCK3_REF_CFG_27	CFG_ENABLE_TCM_ILIM_NEG	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_CFG_ENABLE_TCM_ILIM_NEG_1302	SOO	0X1	
4041	BUCK3	0X4347	html	BUCK3_REF_CFG_27	CFG_ENABLE_TCM_ILIM_PEAK	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_CFG_ENABLE_TCM_ILIM_PEAK_1302	SOO	0X1	
4042	BUCK3	0X4347	html	BUCK3_REF_CFG_27	CFG_ENABLE_OTA	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_CFG_ENABLE_OTA_1302	SOO	0X1	
4043	BUCK3	0X4347	html	BUCK3_REF_CFG_27	CFG_ENABLE_VIN_CMP	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_CFG_ENABLE_VIN_CMP_1302	SOO	0X1	
4044	BUCK3	0X434B	html	BUCK3_REF_CFG_31	CFG_DCFG_MASK_UV_COMP	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4045	BUCK3	0X434B	html	BUCK3_REF_CFG_31	CFG_DCFG_MASK_OV_COMP	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4046	BUCK3	0X434D	html	BUCK3_REF_CFG_33	CFG_PFM_IPEAK	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCK3_CFG_PFM_IPEAK_1303	SOO	0X8	
4047	BUCK3	0X434D	html	BUCK3_REF_CFG_33	CFG_ISOFT_START	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCK3_CFG_ISOFT_START_1303	SOO	0X8	
4048	BUCK3	0X434E	html	BUCK3_REF_CFG_34	CFG_ALT_IPEAK_S2R	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCK3_CFG_ALT_IPEAK_S2R_1304	SOO	0X8	
4049	BUCK3	0X434E	html	BUCK3_REF_CFG_34	CFG_EN_IPFM_VINVOUT_STARTUP	1	4	4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCK3_CFG_EN_IPFM_VINVOUT_STARTUP_1304	SOO	0X0	
4050	BUCK3	0X434E	html	BUCK3_REF_CFG_34	CFG_EN_IPFM_VINVOUT	1	5	5	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCK3_CFG_EN_IPFM_VINVOUT_1304	SOO	0X1	
4051	BUCK3	0X434F	html	BUCK3_REF_CFG_35	CFG_ILIM_PEAK_STARTUP	6	0	5:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCK3_CFG_ILIM_PEAK_STARTUP_1305	SOO	0X20	
4052	BUCK3	0X4350	html	BUCK3_REF_CFG_36	CFG_ILIM_PEAK	6	0	5:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCK3_CFG_ILIM_PEAK_1306	SOO	0X30	
4053	BUCK3	0X4364	html	BUCK3_LP_CFG_0	TR_PROP_CUR	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK3_TR_PROP_CUR_1307	SOO	0X0	
4054	BUCK3	0X4364	html	BUCK3_LP_CFG_0	TR_TOFF_UPRAMP	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK3_TR_TOFF_UPRAMP_1307	SOO	0X0	
4055	BUCK3	0X4365	html	BUCK3_LP_CFG_1	TR_HSCS_GAIN	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK3_TR_HSCS_GAIN_1308	SOO	0X0	
4056	BUCK3	0X4365	html	BUCK3_LP_CFG_1	OPT_SEL_MAXTON	2	5	6:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_OPT_SEL_MAXTON_1308	SOO	0X1	
4057	BUCK3	0X4365	html	BUCK3_LP_CFG_1	OPT_EN_PFMPULSE	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_OPT_EN_PFMPULSE_1308	SOO	0X0	
4058	BUCK3	0X4366	html	BUCK3_LP_CFG_2	TR_ZCD_OFFSET	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK3_TR_ZCD_OFFSET_1309	SOO	0X5	
4059	BUCK3	0X4366	html	BUCK3_LP_CFG_2	TR_TOFF_DNRAMP_PLL	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK3_TR_TOFF_DNRAMP_PLL_1309	SOO	0X0	
4060	BUCK3	0X4367	html	BUCK3_LP_CFG_3	TR_HSCS_OFFSET	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK3_TR_HSCS_OFFSET_1310	SOO	0X0	
4061	BUCK3	0X4367	html	BUCK3_LP_CFG_3	OPT_EN_ZCD_OFFSET	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_OPT_EN_ZCD_OFFSET_1310	SOO	0X1	
4062	BUCK3	0X4367	html	BUCK3_LP_CFG_3	TM_SKIP_PWM_SYNC	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_TM_SKIP_PWM_SYNC_1310	SOO	0X0	
4063	BUCK3	0X4368	html	BUCK3_LP_CFG_4	OPT_ZCD_BLANKING	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_OPT_ZCD_BLANKING_1311	SOO	0X1	
4064	BUCK3	0X4368	html	BUCK3_LP_CFG_4	OPT_SEL_MINOFF	2	2	3:2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_OPT_SEL_MINOFF_1311	SOO	0X1	
4065	BUCK3	0X4368	html	BUCK3_LP_CFG_4	TR_TOFF_DNRAMP_FIX	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK3_TR_TOFF_DNRAMP_FIX_1311	SOO	0X0	
4066	BUCK3	0X4369	html	BUCK3_LP_CFG_5	OPT_HS_TILES	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_OPT_HS_TILES_1312	SOO	0XFF	
4067	BUCK3	0X436A	html	BUCK3_LP_CFG_6	OPT_LS_TILES	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_OPT_LS_TILES_1313	SOO	0XFF	
4068	BUCK3	0X436B	html	BUCK3_LP_CFG_7	TR_TOFF_MIN	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK3_TR_TOFF_MIN_1314	SOO	0X0	
4069	BUCK3	0X436B	html	BUCK3_LP_CFG_7	TR_TON_MIN	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK3_TR_TON_MIN_1314	SOO	0X0	
4070	BUCK3	0X436C	html	BUCK3_LP_CFG_8	TR_DUTY_CYC_DET	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK3_TR_DUTY_CYC_DET_1315	SOO	0X0	
4071	BUCK3	0X436D	html	BUCK3_LP_CFG_9	OPT_ZCD_LOWPWR_MODE	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_OPT_ZCD_LOWPWR_MODE_1316	SOO	0X0	
4072	BUCK3	0X436D	html	BUCK3_LP_CFG_9	OPT_DIS_ZCD_PWM	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_OPT_DIS_ZCD_PWM_1316	SOO	0X0	
4073	BUCK3	0X436D	html	BUCK3_LP_CFG_9	OPT_MASK_ZCD	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_OPT_MASK_ZCD_1316	SOO	0X0	
4074	BUCK3	0X436D	html	BUCK3_LP_CFG_9	OPT_DIS_MAXTON	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_OPT_DIS_MAXTON_1316	SOO	0X0	
4075	BUCK3	0X436D	html	BUCK3_LP_CFG_9	OPT_MASK_PEAK_CMP	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_OPT_MASK_PEAK_CMP_1316	SOO	0X0	
4076	BUCK3	0X436D	html	BUCK3_LP_CFG_9	OPT_MASK_DUTYCYCLE_CMP	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_OPT_MASK_DUTYCYCLE_CMP_1316	SOO	0X0	
4077	BUCK3	0X436D	html	BUCK3_LP_CFG_9	OPT_IDLE_AFTER_OV	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_OPT_IDLE_AFTER_OV_1316	SOO	0X0	
4078	BUCK3	0X436D	html	BUCK3_LP_CFG_9	OPT_IDLE_AFTER_MAXTON	1	7	7	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK3_OPT_IDLE_AFTER_MAXTON_1316	SOO	0X1	
4079	BUCK3	0X436E	html	BUCK3_LP_CFG_10	TR_HS_SNS_BLANKING	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK3_TR_HS_SNS_BLANKING_1317	SOO	0X0	
4080	BUCK3	0X436E	html	BUCK3_LP_CFG_10	OPT_EN_EXTRA_DELAY	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_OPT_EN_EXTRA_DELAY_1317	SOO	0X1	
4081	BUCK3	0X436F	html	BUCK3_LP_CFG_11	TR_LSOFF_BLANKING	2	0	1:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK3_TR_LSOFF_BLANKING_1318	SOO	0X0	
4082	BUCK3	0X436F	html	BUCK3_LP_CFG_11	TM_SEL_LX	2	2	3:2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_TM_SEL_LX_1318	SOO	0X0	
4083	BUCK3	0X4370	html	BUCK3_LP_CFG_12	OPT_HS_DRV_STRENGTH	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_OPT_HS_DRV_STRENGTH_1319	SOO	0X0	
4084	BUCK3	0X4370	html	BUCK3_LP_CFG_12	OPT_EN_PLL_TOFF	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_OPT_EN_PLL_TOFF_1319	SOO	0X1	
4085	BUCK3	0X4370	html	BUCK3_LP_CFG_12	OPT_SMALL_FSHIFT	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_OPT_SMALL_FSHIFT_1319	SOO	0X0	
4086	BUCK3	0X4371	html	BUCK3_LP_CFG_13	TR_OTP_SPARE	1	0	0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK3_TR_OTP_SPARE_1320	SOO	0X0	
4087	BUCK3	0X4372	html	BUCK3_LP_CFG_14	OPT_SEL_ZCD_PWM_COUNTER	3	4	6:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_OPT_SEL_ZCD_PWM_COUNTER_1321	SOO	0X3	
4088	BUCK3	0X4374	html	BUCK3_LP_CFG_16	ENABLE_SPARE_0	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_ENABLE_SPARE_0_1322	SOO	0X0	
4089	BUCK3	0X4377	html	BUCK3_LP_CFG_19	CFG_ENABLE_VOUT_REPLICA	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_CFG_ENABLE_VOUT_REPLICA_1323	SOO	0X1	
4090	BUCK3	0X4377	html	BUCK3_LP_CFG_19	CFG_ENABLE_DUTY_CYCLE_DET	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_CFG_ENABLE_DUTY_CYCLE_DET_1323	SOO	0X1	
4091	BUCK3	0X4377	html	BUCK3_LP_CFG_19	CFG_ENABLE_PT	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_CFG_ENABLE_PT_1323	SOO	0X1	
4092	BUCK3	0X4377	html	BUCK3_LP_CFG_19	CFG_ENABLE_DIG	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_CFG_ENABLE_DIG_1323	SOO	0X1	
4093	BUCK3	0X4377	html	BUCK3_LP_CFG_19	CFG_ENABLE_IBIAS	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_CFG_ENABLE_IBIAS_1323	SOO	0X1	
4094	BUCK3	0X4378	html	BUCK3_LP_CFG_20	CFG_ENABLE_TOFF_MIN	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_CFG_ENABLE_TOFF_MIN_1324	SOO	0X1	
4095	BUCK3	0X4378	html	BUCK3_LP_CFG_20	CFG_ENABLE_PEAK_CMP	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_CFG_ENABLE_PEAK_CMP_1324	SOO	0X1	
4096	BUCK3	0X4378	html	BUCK3_LP_CFG_20	CFG_ENABLE_ZCD	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_CFG_ENABLE_ZCD_1324	SOO	0X1	
4097	BUCK3	0X4378	html	BUCK3_LP_CFG_20	CFG_ENABLE_CUR_SENSE	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_CFG_ENABLE_CUR_SENSE_1324	SOO	0X1	
4098	BUCK3	0X4378	html	BUCK3_LP_CFG_20	CFG_ENABLE_PROP_CURRENT	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_CFG_ENABLE_PROP_CURRENT_1324	SOO	0X1	
4099	BUCK3	0X4378	html	BUCK3_LP_CFG_20	CFG_ENABLE_TOFF	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_CFG_ENABLE_TOFF_1324	SOO	0X1	
4100	BUCK3	0X437A	html	BUCK3_LP_CFG_22	TM_DUTY_CYC_DET	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4101	BUCK3	0X437A	html	BUCK3_LP_CFG_22	TM_ZCD	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4102	BUCK3	0X437A	html	BUCK3_LP_CFG_22	TM_PROP_CURRENT	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4103	BUCK3	0X437A	html	BUCK3_LP_CFG_22	TM_EXT_CLK	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4104	BUCK3	0X437A	html	BUCK3_LP_CFG_22	TM_TOFF	2	4	5:4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4105	BUCK3	0X437A	html	BUCK3_LP_CFG_22	TM_EN_SNS_LP	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4106	BUCK3	0X437A	html	BUCK3_LP_CFG_22	TM_EN_HSCS	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4107	BUCK3	0X437B	html	BUCK3_LP_CFG_23	TM_DIS_HALF_HS_PT	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4108	BUCK3	0X437B	html	BUCK3_LP_CFG_23	TM_MINTOFF	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4109	BUCK3	0X437B	html	BUCK3_LP_CFG_23	TM_MINTON	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4110	BUCK3	0X437B	html	BUCK3_LP_CFG_23	TM_EN_LS	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4111	BUCK3	0X437B	html	BUCK3_LP_CFG_23	TM_EN_HS	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4112	BUCK3	0X437B	html	BUCK3_LP_CFG_23	TM_DIS_PT	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4113	BUCK3	0X437B	html	BUCK3_LP_CFG_23	TM_EN_CS_SNS	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4114	BUCK3	0X437C	html	BUCK3_LP_CFG_24	CFG_DCFG_FREQ_HOP_PWM	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4115	BUCK3	0X437C	html	BUCK3_LP_CFG_24	CFG_DCFG_EN_BUCK	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4116	BUCK3	0X437D	html	BUCK3_LP_CFG_25	DCFG_REGSPARE_0	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_DCFG_REGSPARE_0_1325	SOO	0X0	
4117	BUCK3	0X437D	html	BUCK3_LP_CFG_25	OPT_EN_FSM_COND_ST	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_OPT_EN_FSM_COND_ST_1325	SOO	0X1	
4118	BUCK3	0X437D	html	BUCK3_LP_CFG_25	TM_PWM_MODE	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_TM_PWM_MODE_1325	SOO	0X0	
4119	BUCK3	0X437E	html	BUCK3_LP_CFG_26	DCFG_REGSPARE_1	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_DCFG_REGSPARE_1_1326	SOO	0X0	
4120	BUCK3	0X437F	html	BUCK3_LP_CFG_27	OPT_SPARE_1	6	0	5:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_OPT_SPARE_1_1327	SOO	0X0	
4121	BUCK3	0X4380	html	BUCK3_LP_CFG_28	CFG_FORCE_PFM_STARTUP	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK3_CFG_FORCE_PFM_STARTUP_1328	SOO	0X1	
4122	BUCK3	0X4380	html	BUCK3_LP_CFG_28	CFG_FORCE_PFM	1	1	1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK3_CFG_FORCE_PFM_1328	SOO	0X0	
4123	BUCK3	0X4380	html	BUCK3_LP_CFG_28	CFG_FORCE_PWM	1	2	2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK3_CFG_FORCE_PWM_1328	SOO	0X0	
4124	BUCK3	0X4398	html	BUCK3_HP1_CFG_0	ENABLE_IBIAS	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_ENABLE_IBIAS_1329	SOO	0X1	
4125	BUCK3	0X4398	html	BUCK3_HP1_CFG_0	ENABLE_LDO	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_ENABLE_LDO_1329	SOO	0X1	
4126	BUCK3	0X4398	html	BUCK3_HP1_CFG_0	TM_EN_VOUT_LOAD	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_TM_EN_VOUT_LOAD_1329	SOO	0X0	
4127	BUCK3	0X4398	html	BUCK3_HP1_CFG_0	TM_DIS_PWRSTAGE	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_TM_DIS_PWRSTAGE_1329	SOO	0X0	
4128	BUCK3	0X4399	html	BUCK3_HP1_CFG_1	TR_ILIM	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK3_TR_ILIM_1330	SOO	0X9	
4129	BUCK3	0X439A	html	BUCK3_HP1_CFG_2	TR_OTP_SPARE_0	8	0	7:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK3_TR_OTP_SPARE_0_1331	SOO	0X0	
4130	BUCK3	0X439B	html	BUCK3_HP1_CFG_3	TR_OTP_SPARE_1	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK3_TR_OTP_SPARE_1_1332	SOO	0X0	
4131	BUCK3	0X439B	html	BUCK3_HP1_CFG_3	ENABLE_SPARE_0	5	3	7:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_ENABLE_SPARE_0_1332	SOO	0X0	
4132	BUCK3	0X439C	html	BUCK3_HP1_CFG_4	TM_SENSE	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_TM_SENSE_1333	SOO	0X0	
4133	BUCK3	0X439D	html	BUCK3_HP1_CFG_5	OPT_DIS_LOWPWR	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK3_OPT_DIS_LOWPWR_1334	SOO	0X0	
4134	BUCK3	0X439D	html	BUCK3_HP1_CFG_5	OPT_EN_BYPASS	1	1	1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK3_OPT_EN_BYPASS_1334	SOO	0X1	
4135	BUCK3	0X439D	html	BUCK3_HP1_CFG_5	OPT_INCREASE_COMP_RES	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_OPT_INCREASE_COMP_RES_1334	SOO	0X0	
4136	BUCK3	0X439D	html	BUCK3_HP1_CFG_5	OPT_SPARE_2	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_OPT_SPARE_2_1334	SOO	0X0	
4137	BUCK3	0X439D	html	BUCK3_HP1_CFG_5	OPT_EN_IF_PWM_HSON	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_OPT_EN_IF_PWM_HSON_1334	SOO	0X0	
4138	BUCK3	0X439D	html	BUCK3_HP1_CFG_5	OPT_EN_ILIM	1	5	5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK3_OPT_EN_ILIM_1334	SOO	0X1	
4139	BUCK3	0X439E	html	BUCK3_HP1_CFG_6	OPT_SPARE_0	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK3_OPT_SPARE_0_1335	SOO	0X0	
4140	BUCK3	0X43FC	html	BUCK3_STATUS_EVENTS_REG_0	STATUS_REG_0	8	0	7:0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
4141	BUCK3	0X43FD	html	BUCK3_STATUS_EVENTS_REG_1	STATUS_REG_1	8	0	7:0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X80	
4142	BUCK7	0X4700	html	BUCK7_DIG_DVC_1	PWRUP	1	0	0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
4143	BUCK7	0X4700	html	BUCK7_DIG_DVC_1	DVC_CMD	1	2	2	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
4144	BUCK7	0X4700	html	BUCK7_DIG_DVC_1	FAST_STARTUP	1	3	3	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
4145	BUCK7	0X4700	html	BUCK7_DIG_DVC_1	CFG_DVC_SR	4	4	7:4	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
4146	BUCK7	0X4701	html	BUCK7_DIG_DVC_2	VSEL_TARGET	8	0	7:0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
4147	BUCK7	0X4702	html	BUCK7_DIG_CNTRL_0	DEEP_SLEEP_OFF	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_DEEP_SLEEP_OFF_1336	SOO	0X1	
4148	BUCK7	0X4702	html	BUCK7_DIG_CNTRL_0	DEEP_SLEEP_S2R	2	2	3:2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_DEEP_SLEEP_S2R_1336	SOO	0X1	
4149	BUCK7	0X4702	html	BUCK7_DIG_CNTRL_0	DEEP_SLEEP_DDR	2	4	5:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_DEEP_SLEEP_DDR_1336	SOO	0X1	
4150	BUCK7	0X4702	html	BUCK7_DIG_CNTRL_0	DEEP_SLEEP_ACT	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_DEEP_SLEEP_ACT_1336	SOO	0X1	
4151	BUCK7	0X4703	html	BUCK7_DIG_CNTRL_1	CFG_PH_CLK_MODE	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_PH_CLK_MODE_1337	SOO	0X0	
4152	BUCK7	0X4703	html	BUCK7_DIG_CNTRL_1	CFG_SAFEGUARD_TURN_OFF	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_SAFEGUARD_TURN_OFF_1337	SOO	0X1	
4153	BUCK7	0X4703	html	BUCK7_DIG_CNTRL_1	CFG_EN_FILTER	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_EN_FILTER_1337	SOO	0X0	
4154	BUCK7	0X4703	html	BUCK7_DIG_CNTRL_1	CFG_FORCE_CLK_GATE	3	3	5:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_FORCE_CLK_GATE_1337	SOO	0X0	
4155	BUCK7	0X4703	html	BUCK7_DIG_CNTRL_1	CFG_OV_DISCHARGE_MODE	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_OV_DISCHARGE_MODE_1337	SOO	0X0	
4156	BUCK7	0X4704	html	BUCK7_DIG_CNTRL_2	CFG_PULLDN_DIS	4	0	3:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK7_CFG_PULLDN_DIS_1338	SOO	0XF	
4157	BUCK7	0X4704	html	BUCK7_DIG_CNTRL_2	CFG_BLANK_OV_EVT_DIS	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_BLANK_OV_EVT_DIS_1338	SOO	0X0	
4158	BUCK7	0X4704	html	BUCK7_DIG_CNTRL_2	CFG_BLANK_UV_EVT_DIS	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_BLANK_UV_EVT_DIS_1338	SOO	0X0	
4159	BUCK7	0X4704	html	BUCK7_DIG_CNTRL_2	CFG_BLANK_EVT_DLY	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_BLANK_EVT_DLY_1338	SOO	0X0	
4160	BUCK7	0X4704	html	BUCK7_DIG_CNTRL_2	CFG_THROTTLE_COMP_ON	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_THROTTLE_COMP_ON_1338	SOO	0X0	
4161	BUCK7	0X4705	html	BUCK7_DIG_DVC_CNTRL_0	CFG_DVC_WAIT_TIME	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_DVC_WAIT_TIME_1339	SOO	0X1	
4162	BUCK7	0X4705	html	BUCK7_DIG_DVC_CNTRL_0	CFG_USE_SERVOCOMP_FOR_OV	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_USE_SERVOCOMP_FOR_OV_1339	SOO	0X0	
4163	BUCK7	0X4705	html	BUCK7_DIG_DVC_CNTRL_0	CFG_DVC_DONE_CONDITION	2	4	5:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_DVC_DONE_CONDITION_1339	SOO	0X0	
4164	BUCK7	0X4705	html	BUCK7_DIG_DVC_CNTRL_0	CFG_DYN_PWM5	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_DYN_PWM5_1339	SOO	0X0	
4165	BUCK7	0X4706	html	BUCK7_DIG_DVC_CNTRL_1	CFG_OPEN_DVC_UP	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK7_CFG_OPEN_DVC_UP_1340	SOO	0X0	
4166	BUCK7	0X4706	html	BUCK7_DIG_DVC_CNTRL_1	CFG_DVC_DONE_DLY	2	2	3:2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_DVC_DONE_DLY_1340	SOO	0X0	
4167	BUCK7	0X4706	html	BUCK7_DIG_DVC_CNTRL_1	CFG_SLEWDIS	4	4	7:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK7_CFG_SLEWDIS_1340	SOO	0X0	
4168	BUCK7	0X4707	html	BUCK7_DIG_DVC_CNTRL_2	CFG_NO_DISCHARGE_SINGLE_DVC	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK7_CFG_NO_DISCHARGE_SINGLE_DVC_1341	SOO	0X0	
4169	BUCK7	0X4707	html	BUCK7_DIG_DVC_CNTRL_2	CFG_NO_DISCHARGE_GROUP_DVC	2	2	3:2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK7_CFG_NO_DISCHARGE_GROUP_DVC_1341	SOO	0X0	
4170	BUCK7	0X4707	html	BUCK7_DIG_DVC_CNTRL_2	CFG_DIS_DVC_DN_PH_SHED	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_DIS_DVC_DN_PH_SHED_1341	SOO	0X0	
4171	BUCK7	0X4707	html	BUCK7_DIG_DVC_CNTRL_2	CFG_DIS_DVC_UP_PH_SHED	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_DIS_DVC_UP_PH_SHED_1341	SOO	0X0	
4172	BUCK7	0X4707	html	BUCK7_DIG_DVC_CNTRL_2	CFG_PFM_DVCDN_OV_MODE	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_PFM_DVCDN_OV_MODE_1341	SOO	0X0	
4173	BUCK7	0X4707	html	BUCK7_DIG_DVC_CNTRL_2	CFG_NO_SHED_PFM_DVC_FIX	1	7	7	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK7_CFG_NO_SHED_PFM_DVC_FIX_1341	SOO	0X0	
4174	BUCK7	0X4708	html	BUCK7_DIG_DVC_CNTRL_3	CFG_DVC_FAST_STARTUP_SR_UP	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_DVC_FAST_STARTUP_SR_UP_1342	SOO	0X0	
4175	BUCK7	0X4708	html	BUCK7_DIG_DVC_CNTRL_3	CFG_DVC_FAST_STARTUP_SR_DN	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_DVC_FAST_STARTUP_SR_DN_1342	SOO	0X0	
4176	BUCK7	0X4709	html	BUCK7_DIG_STARTUP_CNTRL_0	CFG_STARTUP_IREF_TIMER	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_STARTUP_IREF_TIMER_1343	SOO	0X8	
4177	BUCK7	0X4709	html	BUCK7_DIG_STARTUP_CNTRL_0	CFG_FAST_STARTUP_MODE	2	5	6:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_FAST_STARTUP_MODE_1343	SOO	0X1	
4178	BUCK7	0X470A	html	BUCK7_DIG_STARTUP_CNTRL_1	CFG_STARTUP_TIMER	6	0	5:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK7_CFG_STARTUP_TIMER_1344	SOO	0X14	
4179	BUCK7	0X470A	html	BUCK7_DIG_STARTUP_CNTRL_1	CFG_DIG_SPARE	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_DIG_SPARE_1344	SOO	0X0	
4180	BUCK7	0X470B	html	BUCK7_DIG_MDSW_CNTRL_0	CFG_PWM2PFM_CMP_LIM	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_PWM2PFM_CMP_LIM_1345	SOO	0X4	
4181	BUCK7	0X470B	html	BUCK7_DIG_MDSW_CNTRL_0	CFG_PFM2PWM_CMP_LIM	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_PFM2PWM_CMP_LIM_1345	SOO	0X2	
4182	BUCK7	0X470C	html	BUCK7_DIG_MDSW_CNTRL_1	CFG_PFM_IPEAK	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_PFM_IPEAK_1346	SOO	0X4	
4183	BUCK7	0X470C	html	BUCK7_DIG_MDSW_CNTRL_1	CFG_LOW_POWER_MODE	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_LOW_POWER_MODE_1346	SOO	0X1	
4184	BUCK7	0X470C	html	BUCK7_DIG_MDSW_CNTRL_1	CFG_LOW_LATENCY_MODE	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_LOW_LATENCY_MODE_1346	SOO	0X0	
4185	BUCK7	0X470C	html	BUCK7_DIG_MDSW_CNTRL_1	CFG_PFM2PWM_FILTER	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_PFM2PWM_FILTER_1346	SOO	0X1	
4186	BUCK7	0X470D	html	BUCK7_DIG_MDSW_CNTRL_2	CFG_PFM_PULSE_CNT	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_PFM_PULSE_CNT_1347	SOO	0X2	
4187	BUCK7	0X470D	html	BUCK7_DIG_MDSW_CNTRL_2	CFG_FORCE_PWM_CNT_RES	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_FORCE_PWM_CNT_RES_1347	SOO	0X1	
4188	BUCK7	0X470E	html	BUCK7_DIG_MDSW_CNTRL_3	CFG_2PFM	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_2PFM_1348	SOO	0X0	
4189	BUCK7	0X470E	html	BUCK7_DIG_MDSW_CNTRL_3	CFG_PH_DN_TIMER	5	3	7:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_PH_DN_TIMER_1348	SOO	0XC	
4190	BUCK7	0X470F	html	BUCK7_DIG_MDSW_CNTRL_4	CFG_BLANK_VUP0_SET	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_BLANK_VUP0_SET_1349	SOO	0XC	
4191	BUCK7	0X470F	html	BUCK7_DIG_MDSW_CNTRL_4	CFG_COMP_STBY	3	5	7:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_COMP_STBY_1349	SOO	0X3	
4192	BUCK7	0X4710	html	BUCK7_DIG_MDSW_CNTRL_5	CFG_PANIC_IN_PFM	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_PANIC_IN_PFM_1350	SOO	0X0	
4193	BUCK7	0X4710	html	BUCK7_DIG_MDSW_CNTRL_5	CFG_PANIC_IN_PWM1	2	3	4:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_PANIC_IN_PWM1_1350	SOO	0X0	
4194	BUCK7	0X4710	html	BUCK7_DIG_MDSW_CNTRL_5	CFG_LP_PWM_MODE	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_LP_PWM_MODE_1350	SOO	0X1	
4195	BUCK7	0X4711	html	BUCK7_DIG_MDSW_CNTRL_6	CFG_DISABLE_PH_ADD	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_DISABLE_PH_ADD_1351	SOO	0X0	
4196	BUCK7	0X4711	html	BUCK7_DIG_MDSW_CNTRL_6	CFG_DISABLE_PH_SHED	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_DISABLE_PH_SHED_1351	SOO	0X0	
4197	BUCK7	0X4711	html	BUCK7_DIG_MDSW_CNTRL_6	CFG_DISABLE_MODE_PFM	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_DISABLE_MODE_PFM_1351	SOO	0X0	
4198	BUCK7	0X4711	html	BUCK7_DIG_MDSW_CNTRL_6	CFG_DISABLE_MODE_PWM1	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_DISABLE_MODE_PWM1_1351	SOO	0X0	
4199	BUCK7	0X4711	html	BUCK7_DIG_MDSW_CNTRL_6	CFG_DISABLE_MODE_PWM3	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_DISABLE_MODE_PWM3_1351	SOO	0X0	
4200	BUCK7	0X4711	html	BUCK7_DIG_MDSW_CNTRL_6	CFG_DISABLE_MODE_PWM5	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_DISABLE_MODE_PWM5_1351	SOO	0X0	
4201	BUCK7	0X4712	html	BUCK7_DIG_MDSW_CNTRL_7	CFG_EN_RST_FILTER	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_EN_RST_FILTER_1352	SOO	0X0	
4202	BUCK7	0X4712	html	BUCK7_DIG_MDSW_CNTRL_7	CFG_FORCE_CCM_MODE	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_FORCE_CCM_MODE_1352	SOO	0X0	
4203	BUCK7	0X4712	html	BUCK7_DIG_MDSW_CNTRL_7	CFG_FORCE_CCM_TRIG	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_FORCE_CCM_TRIG_1352	SOO	0X0	
4204	BUCK7	0X4712	html	BUCK7_DIG_MDSW_CNTRL_7	CFG_ZXC_FREE_RUN	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_ZXC_FREE_RUN_1352	SOO	0X0	
4205	BUCK7	0X4712	html	BUCK7_DIG_MDSW_CNTRL_7	CFG_PWM3_DN	2	4	5:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_PWM3_DN_1352	SOO	0X3	
4206	BUCK7	0X4712	html	BUCK7_DIG_MDSW_CNTRL_7	CFG_PWM5_DN	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_PWM5_DN_1352	SOO	0X0	
4207	BUCK7	0X4713	html	BUCK7_DIG_MDSW_CNTRL_8	CFG_PH_ZXC_LIM	6	0	5:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_PH_ZXC_LIM_1353	SOO	0X10	
4208	BUCK7	0X4713	html	BUCK7_DIG_MDSW_CNTRL_8	CFG_PWM_STARTUP	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_PWM_STARTUP_1353	SOO	0X0	
4209	BUCK7	0X4714	html	BUCK7_DIG_MDSW_CNTRL_9	ZXC_COUNT_PWM35	6	0	5:0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
4210	BUCK7	0X4715	html	BUCK7_DIG_MDSW_CNTRL_10	ZXC_COUNT_PWM5	6	0	5:0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
4211	BUCK7	0X4716	html	BUCK7_DIG_MDSW_CNTRL_11	CFG_PWM1_OV_MODE	3	0	2:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK7_CFG_PWM1_OV_MODE_1354	SOO	0X0	
4212	BUCK7	0X4716	html	BUCK7_DIG_MDSW_CNTRL_11	CFG_PWM3_OV_MODE	3	3	5:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_PWM3_OV_MODE_1354	SOO	0X0	
4213	BUCK7	0X4717	html	BUCK7_DIG_FA_CNTRL_0	CFG_LFSR_EN	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK7_CFG_LFSR_EN_1355	SOO	0X0	
4214	BUCK7	0X4717	html	BUCK7_DIG_FA_CNTRL_0	CFG_FREQ_AVOID_EN	1	1	1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK7_CFG_FREQ_AVOID_EN_1355	SOO	0X0	
4215	BUCK7	0X4717	html	BUCK7_DIG_FA_CNTRL_0	FREQ_LFSR_IP_EN	1	2	2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK7_FREQ_LFSR_IP_EN_1355	SOO	0X0	
4216	BUCK7	0X4717	html	BUCK7_DIG_FA_CNTRL_0	FREQ_LFSR_NP_EN	1	3	3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK7_FREQ_LFSR_NP_EN_1355	SOO	0X0	
4217	BUCK7	0X4717	html	BUCK7_DIG_FA_CNTRL_0	CFG_ADC_PULSE_CNT_EN	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_ADC_PULSE_CNT_EN_1355	SOO	0X1	
4218	BUCK7	0X4718	html	BUCK7_DIG_FA_CNTRL_1	RTC_TIME_WINDOW_CFG	6	0	5:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK7_RTC_TIME_WINDOW_CFG_1356	SOO	0X0	
4219	BUCK7	0X4719	html	BUCK7_DIG_FA_CNTRL_2	FREQ_IP_REL_MIN_CFG	3	0	2:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK7_FREQ_IP_REL_MIN_CFG_1357	SOO	0X7	
4220	BUCK7	0X4719	html	BUCK7_DIG_FA_CNTRL_2	FREQ_IP_REL_MAX_CFG	3	3	5:3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK7_FREQ_IP_REL_MAX_CFG_1357	SOO	0X7	
4221	BUCK7	0X4719	html	BUCK7_DIG_FA_CNTRL_2	FREQ_NP_REL_MIN_CFG	2	6	7:6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK7_FREQ_NP_REL_MIN_CFG_1357	SOO	0X3	
4222	BUCK7	0X471A	html	BUCK7_DIG_FA_CNTRL_3	FREQ_NP_REL_MAX_CFG	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK7_FREQ_NP_REL_MAX_CFG_1358	SOO	0X3	
4223	BUCK7	0X471A	html	BUCK7_DIG_FA_CNTRL_3	FREQ_0_IP_REL_CFG	3	2	4:2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK7_FREQ_0_IP_REL_CFG_1358	SOO	0X0	
4224	BUCK7	0X471A	html	BUCK7_DIG_FA_CNTRL_3	FREQ_1_IP_REL_CFG	3	5	7:5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK7_FREQ_1_IP_REL_CFG_1358	SOO	0X0	
4225	BUCK7	0X471B	html	BUCK7_DIG_FA_CNTRL_4	FREQ_2_IP_REL_CFG	3	2	4:2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK7_FREQ_2_IP_REL_CFG_1359	SOO	0X0	
4226	BUCK7	0X471B	html	BUCK7_DIG_FA_CNTRL_4	FREQ_3_IP_REL_CFG	3	5	7:5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK7_FREQ_3_IP_REL_CFG_1359	SOO	0X0	
4227	BUCK7	0X471C	html	BUCK7_DIG_FA_CNTRL_5	FREQ_0_NP_REL_CFG	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK7_FREQ_0_NP_REL_CFG_1360	SOO	0X0	
4228	BUCK7	0X471C	html	BUCK7_DIG_FA_CNTRL_5	FREQ_1_NP_REL_CFG	2	2	3:2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK7_FREQ_1_NP_REL_CFG_1360	SOO	0X0	
4229	BUCK7	0X471C	html	BUCK7_DIG_FA_CNTRL_5	FREQ_2_NP_REL_CFG	2	4	5:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK7_FREQ_2_NP_REL_CFG_1360	SOO	0X0	
4230	BUCK7	0X471C	html	BUCK7_DIG_FA_CNTRL_5	FREQ_3_NP_REL_CFG	2	6	7:6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK7_FREQ_3_NP_REL_CFG_1360	SOO	0X0	
4231	BUCK7	0X471D	html	BUCK7_DIG_FA_CNTRL_6	FREQ_0_OFFSET_CFG	3	0	2:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK7_FREQ_0_OFFSET_CFG_1361	SOO	0X0	
4232	BUCK7	0X471D	html	BUCK7_DIG_FA_CNTRL_6	FREQ_1_OFFSET_CFG	3	5	7:5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK7_FREQ_1_OFFSET_CFG_1361	SOO	0X0	
4233	BUCK7	0X471E	html	BUCK7_DIG_FA_CNTRL_7	FREQ_2_OFFSET_CFG	3	0	2:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK7_FREQ_2_OFFSET_CFG_1362	SOO	0X0	
4234	BUCK7	0X471E	html	BUCK7_DIG_FA_CNTRL_7	FREQ_3_OFFSET_CFG	3	5	7:5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK7_FREQ_3_OFFSET_CFG_1362	SOO	0X0	
4235	BUCK7	0X471F	html	BUCK7_DIG_FA_CNTRL_8	FREQ_0_MIN_COUNT_CFG	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK7_FREQ_0_MIN_COUNT_CFG_1363	SOO	0X0	
4236	BUCK7	0X4720	html	BUCK7_DIG_FA_CNTRL_9	FREQ_1_MIN_COUNT_CFG	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK7_FREQ_1_MIN_COUNT_CFG_1364	SOO	0X0	
4237	BUCK7	0X4721	html	BUCK7_DIG_FA_CNTRL_10	FREQ_2_MIN_COUNT_CFG	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK7_FREQ_2_MIN_COUNT_CFG_1365	SOO	0X0	
4238	BUCK7	0X4722	html	BUCK7_DIG_FA_CNTRL_11	FREQ_3_MIN_COUNT_CFG	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK7_FREQ_3_MIN_COUNT_CFG_1366	SOO	0X0	
4239	BUCK7	0X4723	html	BUCK7_DIG_SERVO_CNTRL_0	CFG_SERVO_CLK	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_SERVO_CLK_1367	SOO	0X1	
4240	BUCK7	0X4723	html	BUCK7_DIG_SERVO_CNTRL_0	CFG_SERVO_BLANK_TIME	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_SERVO_BLANK_TIME_1367	SOO	0X3	
4241	BUCK7	0X4724	html	BUCK7_DIG_SERVO_CNTRL_1	CFG_SERVO_PRESET	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_SERVO_PRESET_1368	SOO	0X0	
4242	BUCK7	0X4725	html	BUCK7_DIG_SERVO_CNTRL_2	CFG_EN_SERVO	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK7_CFG_EN_SERVO_1369	SOO	0X0	
4243	BUCK7	0X4725	html	BUCK7_DIG_SERVO_CNTRL_2	CFG_DISABLE_SERVO_MSB	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_DISABLE_SERVO_MSB_1369	SOO	0X0	
4244	BUCK7	0X4726	html	BUCK7_DIG_OT_CTRL_0	CFG_OT_ABS_EN_PWM1	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_OT_ABS_EN_PWM1_1370	SOO	0X0	
4245	BUCK7	0X4726	html	BUCK7_DIG_OT_CTRL_0	CFG_OT_ABS_EN_PWM3	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_OT_ABS_EN_PWM3_1370	SOO	0X0	
4246	BUCK7	0X4726	html	BUCK7_DIG_OT_CTRL_0	CFG_OT_ABS_EN_PWM5	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_OT_ABS_EN_PWM5_1370	SOO	0X0	
4247	BUCK7	0X4726	html	BUCK7_DIG_OT_CTRL_0	CFG_OT_ABS_EN	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_OT_ABS_EN_1370	SOO	0X0	
4248	BUCK7	0X4726	html	BUCK7_DIG_OT_CTRL_0	CFG_OT_WARN_EN_PWM1	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_OT_WARN_EN_PWM1_1370	SOO	0X0	
4249	BUCK7	0X4726	html	BUCK7_DIG_OT_CTRL_0	CFG_OT_WARN_EN_PWM3	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_OT_WARN_EN_PWM3_1370	SOO	0X0	
4250	BUCK7	0X4726	html	BUCK7_DIG_OT_CTRL_0	CFG_OT_WARN_EN_PWM5	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_OT_WARN_EN_PWM5_1370	SOO	0X0	
4251	BUCK7	0X4726	html	BUCK7_DIG_OT_CTRL_0	CFG_OT_WARN_EN	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_OT_WARN_EN_1370	SOO	0X0	
4252	BUCK7	0X4727	html	BUCK7_DIG_OT_CTRL_1	CFG_OT_WARN_BLANK	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_OT_WARN_BLANK_1371	SOO	0X1	
4253	BUCK7	0X4727	html	BUCK7_DIG_OT_CTRL_1	CFG_OT_WARN_DEB	2	2	3:2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_OT_WARN_DEB_1371	SOO	0X1	
4254	BUCK7	0X4727	html	BUCK7_DIG_OT_CTRL_1	CFG_OT_ABS_BLANK	2	4	5:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_OT_ABS_BLANK_1371	SOO	0X1	
4255	BUCK7	0X4727	html	BUCK7_DIG_OT_CTRL_1	CFG_OT_ABS_DEB	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_OT_ABS_DEB_1371	SOO	0X1	
4256	BUCK7	0X4728	html	BUCK7_DIG_OT_CTRL_2	CFG_OT_WARN_THR_LO	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_OT_WARN_THR_LO_1372	SOO	0X4	
4257	BUCK7	0X4728	html	BUCK7_DIG_OT_CTRL_2	CFG_OT_WARN_THR_HI	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_OT_WARN_THR_HI_1372	SOO	0X6	
4258	BUCK7	0X4729	html	BUCK7_DIG_OT_CTRL_3	CFG_OT_ABS_THR_LO	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_OT_ABS_THR_LO_1373	SOO	0XA	
4259	BUCK7	0X4729	html	BUCK7_DIG_OT_CTRL_3	CFG_OT_ABS_THR_HI	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_OT_ABS_THR_HI_1373	SOO	0XC	
4260	BUCK7	0X472A	html	BUCK7_DIG_EVTS_0	ILIM_POS_MASK	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_ILIM_POS_MASK_1374	SOO	0X0	
4261	BUCK7	0X472A	html	BUCK7_DIG_EVTS_0	ILIM_NEG_MASK	3	5	7:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_ILIM_NEG_MASK_1374	SOO	0X0	
4262	BUCK7	0X472B	html	BUCK7_DIG_TS_0	DTBO_MUX_SEL1	6	0	5:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4263	BUCK7	0X472C	html	BUCK7_DIG_TS_1	DTBO_MUX_SEL0	6	0	5:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4264	BUCK7	0X472D	html	BUCK7_DIG_TS_2	STATE_BYP_STRB	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4265	BUCK7	0X472D	html	BUCK7_DIG_TS_2	STATE_BYP	6	2	7:2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4266	BUCK7	0X472E	html	BUCK7_DIG_TS_3	TST_SPARE	2	0	1:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4267	BUCK7	0X472E	html	BUCK7_DIG_TS_3	TST_OT_ABS_EN	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4268	BUCK7	0X472E	html	BUCK7_DIG_TS_3	TST_OT_WARN_EN	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4269	BUCK7	0X472E	html	BUCK7_DIG_TS_3	TST_SINGLE_SHOT_DVC	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4270	BUCK7	0X472E	html	BUCK7_DIG_TS_3	TST_ACKNOWLEDGE	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4271	BUCK7	0X472E	html	BUCK7_DIG_TS_3	TST_DISABLE_UP01_HYST	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4272	BUCK7	0X472F	html	BUCK7_DIG_TS_4	DFT_STATEMON	4	0	3:0	WU	NA	TRUE	C	TRUE	FALSE	NA	NA	TBD	0X0	
4273	BUCK7	0X4730	html	BUCK7_REF_CFG_0	CFG_VCOMMON_TRIM	7	1	7:1	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK7_CFG_VCOMMON_TRIM_1375	SOO	0X54	
4274	BUCK7	0X4731	html	BUCK7_REF_CFG_1	CFG_VID_RTRIM	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK7_CFG_VID_RTRIM_1376	SOO	0X0	
4275	BUCK7	0X4732	html	BUCK7_REF_CFG_2	CFG_EN_VD_COMP_0	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_EN_VD_COMP_0_1377	SOO	0X0	
4276	BUCK7	0X4732	html	BUCK7_REF_CFG_2	CFG_VDROOP0_BLANK_SEL	3	5	7:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_VDROOP0_BLANK_SEL_1377	SOO	0X0	
4277	BUCK7	0X4733	html	BUCK7_REF_CFG_3	CFG_EN_VD_COMP_1	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_EN_VD_COMP_1_1378	SOO	0X0	
4278	BUCK7	0X4733	html	BUCK7_REF_CFG_3	CFG_VDROOP1_BLANK_SEL	3	5	7:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_VDROOP1_BLANK_SEL_1378	SOO	0X0	
4279	BUCK7	0X4734	html	BUCK7_REF_CFG_4	CFG_VD_CMP1_R	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_VD_CMP1_R_1379	SOO	0X0	
4280	BUCK7	0X4734	html	BUCK7_REF_CFG_4	CFG_VD_CMP0_R	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_VD_CMP0_R_1379	SOO	0X0	
4281	BUCK7	0X4735	html	BUCK7_REF_CFG_5	CFG_VD_CMP1_C	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_VD_CMP1_C_1380	SOO	0X0	
4282	BUCK7	0X4736	html	BUCK7_REF_CFG_6	CFG_VD_CMP0_C	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_VD_CMP0_C_1381	SOO	0X0	
4283	BUCK7	0X4737	html	BUCK7_REF_CFG_7	CFG_VD_CMP0_TR	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK7_CFG_VD_CMP0_TR_1382	SOO	0X0	
4284	BUCK7	0X4738	html	BUCK7_REF_CFG_8	CFG_VD_CMP1_TR	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK7_CFG_VD_CMP1_TR_1383	SOO	0X0	
4285	BUCK7	0X4739	html	BUCK7_REF_CFG_9	CFG_GM_LL_SET	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK7_CFG_GM_LL_SET_1384	SOO	0XB	
4286	BUCK7	0X4739	html	BUCK7_REF_CFG_9	CFG_GM_BIAS	3	5	7:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_GM_BIAS_1384	SOO	0X5	
4287	BUCK7	0X473A	html	BUCK7_REF_CFG_10	CFG_GM_GAIN_1	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_GM_GAIN_1_1385	SOO	0X5	
4288	BUCK7	0X473A	html	BUCK7_REF_CFG_10	CFG_GM_GAIN_2	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_GM_GAIN_2_1385	SOO	0X5	
4289	BUCK7	0X473B	html	BUCK7_REF_CFG_11	TR_IMAX_ALARM	3	1	3:1	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK7_TR_IMAX_ALARM_1386	SOO	0X4	
4290	BUCK7	0X473B	html	BUCK7_REF_CFG_11	CFG_MIRROR_RATIO3	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_MIRROR_RATIO3_1386	SOO	0X1	
4291	BUCK7	0X473C	html	BUCK7_REF_CFG_12	CFG_MIRROR_RATIO1	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_MIRROR_RATIO1_1387	SOO	0X1	
4292	BUCK7	0X473C	html	BUCK7_REF_CFG_12	CFG_IMAX_SET	5	3	7:3	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK7_CFG_IMAX_SET_1387	SOO	0X16	
4293	BUCK7	0X473D	html	BUCK7_REF_CFG_13	CFG_EN_UVP_CMP	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_EN_UVP_CMP_1388	SOO	0X0	
4294	BUCK7	0X473D	html	BUCK7_REF_CFG_13	CFG_EN_OVP_CMP	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_EN_OVP_CMP_1388	SOO	0X0	
4295	BUCK7	0X473D	html	BUCK7_REF_CFG_13	CFG_PFM_OS_SET	5	3	7:3	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK7_CFG_PFM_OS_SET_1388	SOO	0XF	
4296	BUCK7	0X473E	html	BUCK7_REF_CFG_14	CFG_EN_IMAX_ALARM_COMP	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_EN_IMAX_ALARM_COMP_1389	SOO	0X1	
4297	BUCK7	0X473E	html	BUCK7_REF_CFG_14	CFG_EN_IMAX_ALARM_DAC	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_EN_IMAX_ALARM_DAC_1389	SOO	0X1	
4298	BUCK7	0X473E	html	BUCK7_REF_CFG_14	CFG_PANIC_OS_SET	5	3	7:3	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK7_CFG_PANIC_OS_SET_1389	SOO	0X10	
4299	BUCK7	0X473F	html	BUCK7_REF_CFG_15	CFG_OUVP_SET	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_OUVP_SET_1390	SOO	0X3	
4300	BUCK7	0X473F	html	BUCK7_REF_CFG_15	CFG_SERVO_OS_SET	5	3	7:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_SERVO_OS_SET_1390	SOO	0XC	
4301	BUCK7	0X4740	html	BUCK7_REF_CFG_16	CFG_SC_OS_SET	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK7_CFG_SC_OS_SET_1391	SOO	0X0	
4302	BUCK7	0X4740	html	BUCK7_REF_CFG_16	CFG_IMAX_ALARM_SET	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK7_CFG_IMAX_ALARM_SET_1391	SOO	0X8	
4303	BUCK7	0X4741	html	BUCK7_REF_CFG_17	CFG_SC_L_SET	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_SC_L_SET_1392	SOO	0X0	
4304	BUCK7	0X4741	html	BUCK7_REF_CFG_17	CFG_SC_R0_TRIM	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK7_CFG_SC_R0_TRIM_1392	SOO	0X0	
4305	BUCK7	0X4742	html	BUCK7_REF_CFG_18	CFG_STBY_IMAX_ALARM_DAC	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_STBY_IMAX_ALARM_DAC_1393	SOO	0X1	
4306	BUCK7	0X4742	html	BUCK7_REF_CFG_18	CFG_UPSTATE0_SET	6	2	7:2	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK7_CFG_UPSTATE0_SET_1393	SOO	0X10	
4307	BUCK7	0X4743	html	BUCK7_REF_CFG_19	CFG_STBY_IMAX_ALARM_COMP	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_STBY_IMAX_ALARM_COMP_1394	SOO	0X1	
4308	BUCK7	0X4743	html	BUCK7_REF_CFG_19	CFG_IMAX_ABS_SET	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_IMAX_ABS_SET_1394	SOO	0XC	
4309	BUCK7	0X4744	html	BUCK7_REF_CFG_20	CFG_BLANK_IMAX_ABS	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_BLANK_IMAX_ABS_1395	SOO	0X0	
4310	BUCK7	0X4744	html	BUCK7_REF_CFG_20	CFG_DNSTATE0_SET	6	2	7:2	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK7_CFG_DNSTATE0_SET_1395	SOO	0X10	
4311	BUCK7	0X4745	html	BUCK7_REF_CFG_21	CFG_DNSTATE1_SET	6	2	7:2	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK7_CFG_DNSTATE1_SET_1396	SOO	0X10	
4312	BUCK7	0X4747	html	BUCK7_REF_CFG_23	CFG_CAL_DAC_SET_1	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_CAL_DAC_SET_1_1397	SOO	0X0	
4313	BUCK7	0X4748	html	BUCK7_REF_CFG_24	CFG_CAL_DAC_SET_3	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_CAL_DAC_SET_3_1398	SOO	0X0	
4314	BUCK7	0X4749	html	BUCK7_REF_CFG_25	OTP_SPARE0	6	0	5:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_OTP_SPARE0_1399	SOO	0X0	
4315	BUCK7	0X474A	html	BUCK7_REF_CFG_26	CSR_SPARE0	3	0	2:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4316	BUCK7	0X474A	html	BUCK7_REF_CFG_26	TEST_MODE_EN	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4317	BUCK7	0X474A	html	BUCK7_REF_CFG_26	CFG_EN_IREFV	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
4318	BUCK7	0X474A	html	BUCK7_REF_CFG_26	CFG_EN_IREF	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
4319	BUCK7	0X474A	html	BUCK7_REF_CFG_26	CFG_EN_VID	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
4320	BUCK7	0X474A	html	BUCK7_REF_CFG_26	CFG_EN_OS	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
4321	BUCK7	0X474B	html	BUCK7_REF_CFG_27	CFG_EN_VCOM	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
4322	BUCK7	0X474B	html	BUCK7_REF_CFG_27	CFG_EN_PFMPANIC_FBK	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
4323	BUCK7	0X474B	html	BUCK7_REF_CFG_27	CFG_EN_GM_LCLB	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
4324	BUCK7	0X474B	html	BUCK7_REF_CFG_27	CFG_EN_CLD_DAC	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
4325	BUCK7	0X474B	html	BUCK7_REF_CFG_27	CFG_EN_GM	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
4326	BUCK7	0X474B	html	BUCK7_REF_CFG_27	CFG_STBY_GM	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
4327	BUCK7	0X474B	html	BUCK7_REF_CFG_27	CFG_EN_GM_MIRROR	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
4328	BUCK7	0X474B	html	BUCK7_REF_CFG_27	CFG_STBY_GMM	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
4329	BUCK7	0X474C	html	BUCK7_REF_CFG_28	CFG_EN_SC	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
4330	BUCK7	0X474C	html	BUCK7_REF_CFG_28	CFG_EN_SC_OS	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
4331	BUCK7	0X474C	html	BUCK7_REF_CFG_28	CFG_EN_PANIC_COMP	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
4332	BUCK7	0X474C	html	BUCK7_REF_CFG_28	CFG_EN_PFM_COMP	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
4333	BUCK7	0X474C	html	BUCK7_REF_CFG_28	CFG_EN_UPSTATE0_COMP	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
4334	BUCK7	0X474C	html	BUCK7_REF_CFG_28	CFG_EN_DNSTATE1_COMP	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
4335	BUCK7	0X474D	html	BUCK7_REF_CFG_29	CFG_EN_UPSTATE0_DAC	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
4336	BUCK7	0X474D	html	BUCK7_REF_CFG_29	CFG_EN_DNSTATE1_DAC	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
4337	BUCK7	0X474D	html	BUCK7_REF_CFG_29	CFG_STBY_UPSTATE0_DAC	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
4338	BUCK7	0X474D	html	BUCK7_REF_CFG_29	CFG_STBY_DNSTATE1_DAC	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
4339	BUCK7	0X474E	html	BUCK7_REF_CFG_30	CFG_EN_DN1_FULLRANGE	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
4340	BUCK7	0X474E	html	BUCK7_REF_CFG_30	TST_STBY_BYPASS	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4341	BUCK7	0X474F	html	BUCK7_REF_CFG_31	CFG_VCOM_X	3	0	2:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4342	BUCK7	0X474F	html	BUCK7_REF_CFG_31	CFG_IDEM_REF_ATB	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4343	BUCK7	0X4750	html	BUCK7_REF_CFG_32	CFG_IMAX_PWM1_STUP	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_IMAX_PWM1_STUP_1400	SOO	0X8	
4344	BUCK7	0X4750	html	BUCK7_REF_CFG_32	CFG_IMAX_PWM2_STUP	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_IMAX_PWM2_STUP_1400	SOO	0X8	
4345	BUCK7	0X4751	html	BUCK7_REF_CFG_33	CFG_GM_IOFF_TRIM	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_GM_IOFF_TRIM_1401	SOO	0X0	
4346	BUCK7	0X4751	html	BUCK7_REF_CFG_33	TR_IMAX_ABS_DAC	3	5	7:5	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK7_TR_IMAX_ABS_DAC_1401	SOO	0X4	
4347	BUCK7	0X4752	html	BUCK7_REF_CFG_34	TR_IGM_CLAMP	3	1	3:1	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK7_TR_IGM_CLAMP_1402	SOO	0X0	
4348	BUCK7	0X4752	html	BUCK7_REF_CFG_34	CFG_GM_BOOST	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_GM_BOOST_1402	SOO	0X0	
4349	BUCK7	0X4753	html	BUCK7_REF_CFG_35	PWM_STUP_OFFSET	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_PWM_STUP_OFFSET_1403	SOO	0X4	
4350	BUCK7	0X4753	html	BUCK7_REF_CFG_35	OTP_SPARE2	5	3	7:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_OTP_SPARE2_1403	SOO	0X0	
4351	BUCK7	0X4754	html	BUCK7_REF_CFG_36	CFG_SC_VEA_CAS_SEL	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_SC_VEA_CAS_SEL_1404	SOO	0X0	
4352	BUCK7	0X4754	html	BUCK7_REF_CFG_36	TR_SC_V2I_STARTUP_RDAC	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK7_TR_SC_V2I_STARTUP_RDAC_1404	SOO	0X0	
4353	BUCK7	0X4755	html	BUCK7_REF_CFG_37	OTP_SPARE1	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_OTP_SPARE1_1405	SOO	0X0	
4354	BUCK7	0X4756	html	BUCK7_REF_CFG_38	VCOMMON_DEBUG_OFFSET	7	0	6:0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
4355	BUCK7	0X4757	html	BUCK7_REF_CFG_39	CFG_VDROOP0_VID_BAND0	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_VDROOP0_VID_BAND0_1406	SOO	0X0	
4356	BUCK7	0X4758	html	BUCK7_REF_CFG_40	CFG_VDROOP0_VID_BAND1	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_VDROOP0_VID_BAND1_1407	SOO	0X0	
4357	BUCK7	0X4759	html	BUCK7_REF_CFG_41	CFG_VDROOP0_VID_BAND2	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_VDROOP0_VID_BAND2_1408	SOO	0X0	
4358	BUCK7	0X475A	html	BUCK7_REF_CFG_42	CFG_VDROOP0_VID_BAND3	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_VDROOP0_VID_BAND3_1409	SOO	0X0	
4359	BUCK7	0X475B	html	BUCK7_REF_CFG_43	CFG_VDROOP1_VID_BAND0	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_VDROOP1_VID_BAND0_1410	SOO	0X0	
4360	BUCK7	0X475C	html	BUCK7_REF_CFG_44	CFG_VDROOP1_VID_BAND1	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_VDROOP1_VID_BAND1_1411	SOO	0X0	
4361	BUCK7	0X475D	html	BUCK7_REF_CFG_45	CFG_VDROOP1_VID_BAND2	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_VDROOP1_VID_BAND2_1412	SOO	0X0	
4362	BUCK7	0X475E	html	BUCK7_REF_CFG_46	CFG_VDROOP1_VID_BAND3	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_VDROOP1_VID_BAND3_1413	SOO	0X0	
4363	BUCK7	0X475F	html	BUCK7_REF_CFG_47	CFG_VDROOP0_THR0	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_VDROOP0_THR0_1414	SOO	0X0	
4364	BUCK7	0X4760	html	BUCK7_REF_CFG_48	CFG_VDROOP0_THR1	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_VDROOP0_THR1_1415	SOO	0X0	
4365	BUCK7	0X4761	html	BUCK7_REF_CFG_49	CFG_VDROOP0_THR2	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_VDROOP0_THR2_1416	SOO	0X0	
4366	BUCK7	0X4762	html	BUCK7_REF_CFG_50	CFG_VDROOP0_THR3	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_VDROOP0_THR3_1417	SOO	0X0	
4367	BUCK7	0X4763	html	BUCK7_REF_CFG_51	CFG_VDROOP1_THR0	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_VDROOP1_THR0_1418	SOO	0X0	
4368	BUCK7	0X4764	html	BUCK7_REF_CFG_52	CFG_VDROOP1_THR1	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_VDROOP1_THR1_1419	SOO	0X0	
4369	BUCK7	0X4765	html	BUCK7_REF_CFG_53	CFG_VDROOP1_THR2	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_VDROOP1_THR2_1420	SOO	0X0	
4370	BUCK7	0X4766	html	BUCK7_REF_CFG_54	CFG_VDROOP1_THR3	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_VDROOP1_THR3_1421	SOO	0X0	
4371	BUCK7	0X4768	html	BUCK7_LP_CFG_0	CFG_ENABLE_LP	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_ENABLE_LP_1422	SOO	0X1	
4372	BUCK7	0X4769	html	BUCK7_LP_CFG_1	CFG_ISOFT_START	4	0	3:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK7_CFG_ISOFT_START_1423	SOO	0X9	
4373	BUCK7	0X4769	html	BUCK7_LP_CFG_1	CFG_FAST_STARTUP_CURRENT_LIMIT	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_FAST_STARTUP_CURRENT_LIMIT_1423	SOO	0X6	
4374	BUCK7	0X476A	html	BUCK7_LP_CFG_2	TR_CSA_GAIN	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK7_TR_CSA_GAIN_1424	SOO	0X8	
4375	BUCK7	0X476A	html	BUCK7_LP_CFG_2	TR_LS_CS_OS	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK7_TR_LS_CS_OS_1424	SOO	0X8	
4376	BUCK7	0X476B	html	BUCK7_LP_CFG_3	CS_OS_SET	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CS_OS_SET_1425	SOO	0XD	
4377	BUCK7	0X476B	html	BUCK7_LP_CFG_3	CFG_VTUNE_LOW	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_VTUNE_LOW_1425	SOO	0X0	
4378	BUCK7	0X476B	html	BUCK7_LP_CFG_3	TR_LSON_BLANK	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_TR_LSON_BLANK_1425	SOO	0X2	
4379	BUCK7	0X476C	html	BUCK7_LP_CFG_4	CFG_HS_ILIM_SET	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK7_CFG_HS_ILIM_SET_1426	SOO	0X3D	
4380	BUCK7	0X476C	html	BUCK7_LP_CFG_4	CFG_HS_ILIM_DISABLE	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_HS_ILIM_DISABLE_1426	SOO	0X0	
4381	BUCK7	0X476D	html	BUCK7_LP_CFG_5	CFG_HS_ILIM_TRIM	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_HS_ILIM_TRIM_1427	SOO	0X8	
4382	BUCK7	0X476D	html	BUCK7_LP_CFG_5	CFG_LP_SC_EN	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_LP_SC_EN_1427	SOO	0X1	
4383	BUCK7	0X476D	html	BUCK7_LP_CFG_5	TR_LP_SC_OS	3	5	7:5	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK7_TR_LP_SC_OS_1427	SOO	0X4	
4384	BUCK7	0X476E	html	BUCK7_LP_CFG_6	TM_LP_SC	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_TM_LP_SC_1428	SOO	0X0	
4385	BUCK7	0X476E	html	BUCK7_LP_CFG_6	CFG_CC_PREAMP	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_CC_PREAMP_1428	SOO	0X0	
4386	BUCK7	0X476E	html	BUCK7_LP_CFG_6	TR_ZD_OS	4	2	5:2	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK7_TR_ZD_OS_1428	SOO	0X6	
4387	BUCK7	0X476E	html	BUCK7_LP_CFG_6	CFG_CS_LS_ON_DLY	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_CS_LS_ON_DLY_1428	SOO	0X0	
4388	BUCK7	0X476F	html	BUCK7_LP_CFG_7	CFG_LP_FREQ_SEL	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_LP_FREQ_SEL_1429	SOO	0X3	
4389	BUCK7	0X476F	html	BUCK7_LP_CFG_7	CFG_DIS_CC_RES	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_DIS_CC_RES_1429	SOO	0X0	
4390	BUCK7	0X4770	html	BUCK7_LP_CFG_8	TR_LP_FREQ	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK7_TR_LP_FREQ_1430	SOO	0X31	
4391	BUCK7	0X4770	html	BUCK7_LP_CFG_8	CFG_FLOCK_EN	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_FLOCK_EN_1430	SOO	0X1	
4392	BUCK7	0X4770	html	BUCK7_LP_CFG_8	CFG_TON_START	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_TON_START_1430	SOO	0X0	
4393	BUCK7	0X4771	html	BUCK7_LP_CFG_9	TR_LP_TON_DEL	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_TR_LP_TON_DEL_1431	SOO	0X6	
4394	BUCK7	0X4771	html	BUCK7_LP_CFG_9	TR_HSON_BLANK	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_TR_HSON_BLANK_1431	SOO	0X0	
4395	BUCK7	0X4772	html	BUCK7_LP_CFG_10	CFG_HS_ROW_EN	3	2	4:2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_HS_ROW_EN_1432	SOO	0X7	
4396	BUCK7	0X4772	html	BUCK7_LP_CFG_10	CFG_LS_ROW_EN	3	5	7:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_LS_ROW_EN_1432	SOO	0X7	
4397	BUCK7	0X4773	html	BUCK7_LP_CFG_11	TR_LP_SC	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK7_TR_LP_SC_1433	SOO	0X30	
4398	BUCK7	0X4773	html	BUCK7_LP_CFG_11	TR_LSOFF_BLANK	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_TR_LSOFF_BLANK_1433	SOO	0X1	
4399	BUCK7	0X4774	html	BUCK7_LP_CFG_12	CFG_HS_PREDRV_PUN_STR	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_HS_PREDRV_PUN_STR_1434	SOO	0X7	
4400	BUCK7	0X4774	html	BUCK7_LP_CFG_12	CFG_SNSFET_CTRL	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_SNSFET_CTRL_1434	SOO	0X0	
4401	BUCK7	0X4774	html	BUCK7_LP_CFG_12	CFG_DIS_PWM_ZXC	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_DIS_PWM_ZXC_1434	SOO	0X0	
4402	BUCK7	0X4774	html	BUCK7_LP_CFG_12	CFG_CSA_CAP_SET	3	5	7:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_CSA_CAP_SET_1434	SOO	0X2	
4403	BUCK7	0X4775	html	BUCK7_LP_CFG_13	CFG_DTC_LX_RISE_SEL	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_DTC_LX_RISE_SEL_1435	SOO	0X3	
4404	BUCK7	0X4775	html	BUCK7_LP_CFG_13	CFG_DTC_LX_FALL_SEL	2	2	3:2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_DTC_LX_FALL_SEL_1435	SOO	0X1	
4405	BUCK7	0X4775	html	BUCK7_LP_CFG_13	CFG_ZCD_SYS_OS_MODE	2	4	5:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_ZCD_SYS_OS_MODE_1435	SOO	0X0	
4406	BUCK7	0X4775	html	BUCK7_LP_CFG_13	CFG_ZCD_OS_AZCAL_EN	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_ZCD_OS_AZCAL_EN_1435	SOO	0X1	
4407	BUCK7	0X4776	html	BUCK7_LP_CFG_14	CFG_ZVS_EN	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_ZVS_EN_1436	SOO	0X0	
4408	BUCK7	0X4776	html	BUCK7_LP_CFG_14	CFG_LP_SC_GAIN_SET	3	1	3:1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_LP_SC_GAIN_SET_1436	SOO	0X5	
4409	BUCK7	0X4776	html	BUCK7_LP_CFG_14	CFG_ZVS_REL_DEL	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_ZVS_REL_DEL_1436	SOO	0XF	
4410	BUCK7	0X477B	html	BUCK7_LP_CFG_19	DTB_EN	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4411	BUCK7	0X477B	html	BUCK7_LP_CFG_19	DTB_SEL	3	1	3:1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4412	BUCK7	0X477B	html	BUCK7_LP_CFG_19	TST_MUX_CTRL	2	4	5:4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4413	BUCK7	0X477B	html	BUCK7_LP_CFG_19	TST_ATB_CTRL	2	6	7:6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4414	BUCK7	0X477C	html	BUCK7_LP_CFG_20	TEST_BYPASS_EN	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4415	BUCK7	0X477C	html	BUCK7_LP_CFG_20	TEST_FORCE_LX	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4416	BUCK7	0X477C	html	BUCK7_LP_CFG_20	TEST_FORCE_EN	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4417	BUCK7	0X477C	html	BUCK7_LP_CFG_20	TEST_FORCE_PWM	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4418	BUCK7	0X477C	html	BUCK7_LP_CFG_20	TEST_BYPASS_SEL	2	4	5:4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4419	BUCK7	0X477C	html	BUCK7_LP_CFG_20	TEST_BYPASS_DCM	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4420	BUCK7	0X477D	html	BUCK7_LP_CFG_21	CSR_SPARE	2	0	1:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4421	BUCK7	0X477D	html	BUCK7_LP_CFG_21	TEST_RON_ATB	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4422	BUCK7	0X477D	html	BUCK7_LP_CFG_21	TEST_EN_HS_ILIM	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4423	BUCK7	0X477D	html	BUCK7_LP_CFG_21	TEST_EN_TON	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4424	BUCK7	0X477D	html	BUCK7_LP_CFG_21	CFG_LP_EN_EXT_CLK	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4425	BUCK7	0X477D	html	BUCK7_LP_CFG_21	TEST_EN_ZCD	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4426	BUCK7	0X477D	html	BUCK7_LP_CFG_21	TEST_EN_CSA	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4427	BUCK7	0X477F	html	BUCK7_LP_CFG_23	TRIM_I2V_ADC	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK7_TRIM_I2V_ADC_1437	SOO	0XF	
4428	BUCK7	0X477F	html	BUCK7_LP_CFG_23	CFG_470NH	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_470NH_1437	SOO	0X0	
4429	BUCK7	0X4780	html	BUCK7_LP_CFG_24	OTP_SPARE1	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_OTP_SPARE1_1438	SOO	0X0	
4430	BUCK7	0X479C	html	BUCK7_HP1_CFG_0	CFG_EN_HP	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_EN_HP_1439	SOO	0X1	
4431	BUCK7	0X479C	html	BUCK7_HP1_CFG_0	CFG_SC_EN_220NH	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_SC_EN_220NH_1439	SOO	0X1	
4432	BUCK7	0X479C	html	BUCK7_HP1_CFG_0	CFG_CC_BLK_SET	2	3	4:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_CC_BLK_SET_1439	SOO	0X0	
4433	BUCK7	0X479C	html	BUCK7_HP1_CFG_0	CFG_WIDTH_SEL	2	5	6:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_WIDTH_SEL_1439	SOO	0X0	
4434	BUCK7	0X479D	html	BUCK7_HP1_CFG_1	CFG_CS_OS_SET	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_CS_OS_SET_1440	SOO	0XA	
4435	BUCK7	0X479D	html	BUCK7_HP1_CFG_1	CS_SPARE	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CS_SPARE_1440	SOO	0X0	
4436	BUCK7	0X479D	html	BUCK7_HP1_CFG_1	CFG_PWM_1SHOT_SEL	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_PWM_1SHOT_SEL_1440	SOO	0X0	
4437	BUCK7	0X479E	html	BUCK7_HP1_CFG_2	CFG_CS_OS_TRIM	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK7_CFG_CS_OS_TRIM_1441	SOO	0X8	
4438	BUCK7	0X479E	html	BUCK7_HP1_CFG_2	CFG_CS_GAIN_TRIM	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK7_CFG_CS_GAIN_TRIM_1441	SOO	0X8	
4439	BUCK7	0X479F	html	BUCK7_HP1_CFG_3	CFG_LS_BLK_SET	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_LS_BLK_SET_1442	SOO	0X0	
4440	BUCK7	0X479F	html	BUCK7_HP1_CFG_3	SET_NILIM_LOW	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_SET_NILIM_LOW_1442	SOO	0X0	
4441	BUCK7	0X479F	html	BUCK7_HP1_CFG_3	CFG_HSILIM_DIFFAMP_PULLUP	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_HSILIM_DIFFAMP_PULLUP_1442	SOO	0X0	
4442	BUCK7	0X479F	html	BUCK7_HP1_CFG_3	CFG_ZD_SET	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK7_CFG_ZD_SET_1442	SOO	0XB	
4443	BUCK7	0X47A0	html	BUCK7_HP1_CFG_4	IADC_OFFSET_SET	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK7_IADC_OFFSET_SET_1443	SOO	0XA	
4444	BUCK7	0X47A1	html	BUCK7_HP1_CFG_5	CFG_SC_OFFSET_SET	6	0	5:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_SC_OFFSET_SET_1444	SOO	0X14	
4445	BUCK7	0X47A2	html	BUCK7_HP1_CFG_6	CFG_SC_TRIM	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK7_CFG_SC_TRIM_1445	SOO	0XC	
4446	BUCK7	0X47A2	html	BUCK7_HP1_CFG_6	CFG_DENOTCH_SEL	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_DENOTCH_SEL_1445	SOO	0X0	
4447	BUCK7	0X47A3	html	BUCK7_HP1_CFG_7	CFG_HS_ILIM_SET	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK7_CFG_HS_ILIM_SET_1446	SOO	0X38	
4448	BUCK7	0X47A3	html	BUCK7_HP1_CFG_7	ILIM_NEG_PWM_EN	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_ILIM_NEG_PWM_EN_1446	SOO	0X0	
4449	BUCK7	0X47A3	html	BUCK7_HP1_CFG_7	ILIM_POS_PWM_EN	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_ILIM_POS_PWM_EN_1446	SOO	0X1	
4450	BUCK7	0X47A4	html	BUCK7_HP1_CFG_8	CFG_CS_LS_CAP	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_CS_LS_CAP_1447	SOO	0X0	
4451	BUCK7	0X47A4	html	BUCK7_HP1_CFG_8	CFG_HS_ILIM_BLK_SET	2	4	5:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_HS_ILIM_BLK_SET_1447	SOO	0X0	
4452	BUCK7	0X47A4	html	BUCK7_HP1_CFG_8	HS_ILIM_SET_LOW	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_HS_ILIM_SET_LOW_1447	SOO	0X0	
4453	BUCK7	0X47A5	html	BUCK7_HP1_CFG_9	PWM_SPARE	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_PWM_SPARE_1448	SOO	0X0	
4454	BUCK7	0X47A6	html	BUCK7_HP1_CFG_10	CFG_LS_ROW_EN	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_LS_ROW_EN_1449	SOO	0XF	
4455	BUCK7	0X47A7	html	BUCK7_HP1_CFG_11	CFG_HS_ROW_EN	6	0	5:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_HS_ROW_EN_1450	SOO	0X3F	
4456	BUCK7	0X47A8	html	BUCK7_HP1_CFG_12	CFG_HS_PREDRV_PUN_STR	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_HS_PREDRV_PUN_STR_1451	SOO	0X7	
4457	BUCK7	0X47A8	html	BUCK7_HP1_CFG_12	SNSFET_CTRL	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_SNSFET_CTRL_1451	SOO	0X0	
4458	BUCK7	0X47AA	html	BUCK7_HP1_CFG_14	CFG_DTC_LX_RISE_SEL	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_DTC_LX_RISE_SEL_1452	SOO	0X3	
4459	BUCK7	0X47AA	html	BUCK7_HP1_CFG_14	CFG_DTC_LX_FALL_SEL	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_DTC_LX_FALL_SEL_1452	SOO	0X1	
4460	BUCK7	0X47AB	html	BUCK7_HP1_CFG_15	CFG_ZVS_EN	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_ZVS_EN_1453	SOO	0X0	
4461	BUCK7	0X47AB	html	BUCK7_HP1_CFG_15	CFG_ZVS_REL_DEL	4	1	4:1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_ZVS_REL_DEL_1453	SOO	0XF	
4462	BUCK7	0X47AB	html	BUCK7_HP1_CFG_15	CFG_MIR_GAIN	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_CFG_MIR_GAIN_1453	SOO	0X1	
4463	BUCK7	0X47AE	html	BUCK7_HP1_CFG_18	OTP_SPARE0	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK7_OTP_SPARE0_1454	SOO	0X0	
4464	BUCK7	0X47B1	html	BUCK7_HP1_CFG_21	TM_EN	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4465	BUCK7	0X47B1	html	BUCK7_HP1_CFG_21	CC_DIS_RES	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4466	BUCK7	0X47B1	html	BUCK7_HP1_CFG_21	CC_EN_EXT	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4467	BUCK7	0X47B1	html	BUCK7_HP1_CFG_21	TEST_EN_CS	1	3	3	RW	NA	FALSE	T	TRUE	FALSE	NA	NA	SOI	0X0	
4468	BUCK7	0X47B1	html	BUCK7_HP1_CFG_21	SC_EN_EXT	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4469	BUCK7	0X47B1	html	BUCK7_HP1_CFG_21	CS_LS_ON_BYPASS	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4470	BUCK7	0X47B1	html	BUCK7_HP1_CFG_21	HS_ILIM_EN_EXT	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4471	BUCK7	0X47B3	html	BUCK7_HP1_CFG_23	TEST_BYPASS_EN	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4472	BUCK7	0X47B3	html	BUCK7_HP1_CFG_23	TEST_FORCE_LX	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4473	BUCK7	0X47B3	html	BUCK7_HP1_CFG_23	TEST_FORCE_EN	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4474	BUCK7	0X47B3	html	BUCK7_HP1_CFG_23	TEST_FORCE_PWM	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4475	BUCK7	0X47B3	html	BUCK7_HP1_CFG_23	TEST_BYPASS_SEL	2	4	5:4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4476	BUCK7	0X47B3	html	BUCK7_HP1_CFG_23	CFG_PWRTILE_ENABLE	2	6	7:6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X3	
4477	BUCK7	0X47B4	html	BUCK7_HP1_CFG_24	TEST_DTBO_PWM	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4478	BUCK7	0X47B4	html	BUCK7_HP1_CFG_24	DTB_EN	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4479	BUCK7	0X47B4	html	BUCK7_HP1_CFG_24	DTB_SEL	3	5	7:5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4480	BUCK7	0X47B5	html	BUCK7_HP1_CFG_25	LX_SNS_EN	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4481	BUCK7	0X47B5	html	BUCK7_HP1_CFG_25	TST_MUX_CTRL	2	1	2:1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4482	BUCK7	0X47B5	html	BUCK7_HP1_CFG_25	TST_ATB_CTRL	2	3	4:3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4483	BUCK7	0X47B6	html	BUCK7_HP1_CFG_26	CSR_SPARE0	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4484	BUCK7	0X47B6	html	BUCK7_HP1_CFG_26	CFG_DIS_ILIM_HYS	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4485	BUCK7	0X47FC	html	BUCK7_STATUS_EVENTS_REG_0	STATUS_REG_0	8	0	7:0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
4486	BUCK7	0X47FD	html	BUCK7_STATUS_EVENTS_REG_1	STATUS_REG_1	8	0	7:0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
4487	BUCK8	0X4800	html	BUCK8_DIG_DVC_1	PWRUP	1	0	0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
4488	BUCK8	0X4800	html	BUCK8_DIG_DVC_1	DVC_CMD	1	2	2	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
4489	BUCK8	0X4800	html	BUCK8_DIG_DVC_1	FAST_STARTUP	1	3	3	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
4490	BUCK8	0X4800	html	BUCK8_DIG_DVC_1	CFG_DVC_SR	4	4	7:4	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
4491	BUCK8	0X4801	html	BUCK8_DIG_DVC_2	VSEL_TARGET	8	0	7:0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
4492	BUCK8	0X4802	html	BUCK8_DIG_CNTRL_0	DEEP_SLEEP_OFF	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_DEEP_SLEEP_OFF_1455	SOO	0X1	
4493	BUCK8	0X4802	html	BUCK8_DIG_CNTRL_0	DEEP_SLEEP_S2R	2	2	3:2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_DEEP_SLEEP_S2R_1455	SOO	0X1	
4494	BUCK8	0X4802	html	BUCK8_DIG_CNTRL_0	DEEP_SLEEP_DDR	2	4	5:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_DEEP_SLEEP_DDR_1455	SOO	0X1	
4495	BUCK8	0X4802	html	BUCK8_DIG_CNTRL_0	DEEP_SLEEP_ACT	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_DEEP_SLEEP_ACT_1455	SOO	0X1	
4496	BUCK8	0X4803	html	BUCK8_DIG_CNTRL_1	CFG_PH_CLK_MODE	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_PH_CLK_MODE_1456	SOO	0X0	
4497	BUCK8	0X4803	html	BUCK8_DIG_CNTRL_1	CFG_SAFEGUARD_TURN_OFF	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_SAFEGUARD_TURN_OFF_1456	SOO	0X1	
4498	BUCK8	0X4803	html	BUCK8_DIG_CNTRL_1	CFG_EN_FILTER	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_EN_FILTER_1456	SOO	0X0	
4499	BUCK8	0X4803	html	BUCK8_DIG_CNTRL_1	CFG_FORCE_CLK_GATE	3	3	5:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_FORCE_CLK_GATE_1456	SOO	0X0	
4500	BUCK8	0X4803	html	BUCK8_DIG_CNTRL_1	CFG_OV_DISCHARGE_MODE	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_OV_DISCHARGE_MODE_1456	SOO	0X0	
4501	BUCK8	0X4804	html	BUCK8_DIG_CNTRL_2	CFG_PULLDN_DIS	4	0	3:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK8_CFG_PULLDN_DIS_1457	SOO	0XF	
4502	BUCK8	0X4804	html	BUCK8_DIG_CNTRL_2	CFG_BLANK_OV_EVT_DIS	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_BLANK_OV_EVT_DIS_1457	SOO	0X0	
4503	BUCK8	0X4804	html	BUCK8_DIG_CNTRL_2	CFG_BLANK_UV_EVT_DIS	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_BLANK_UV_EVT_DIS_1457	SOO	0X0	
4504	BUCK8	0X4804	html	BUCK8_DIG_CNTRL_2	CFG_BLANK_EVT_DLY	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_BLANK_EVT_DLY_1457	SOO	0X0	
4505	BUCK8	0X4804	html	BUCK8_DIG_CNTRL_2	CFG_THROTTLE_COMP_ON	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_THROTTLE_COMP_ON_1457	SOO	0X0	
4506	BUCK8	0X4805	html	BUCK8_DIG_DVC_CNTRL_0	CFG_DVC_WAIT_TIME	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_DVC_WAIT_TIME_1458	SOO	0X1	
4507	BUCK8	0X4805	html	BUCK8_DIG_DVC_CNTRL_0	CFG_USE_SERVOCOMP_FOR_OV	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_USE_SERVOCOMP_FOR_OV_1458	SOO	0X0	
4508	BUCK8	0X4805	html	BUCK8_DIG_DVC_CNTRL_0	CFG_DVC_DONE_CONDITION	2	4	5:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_DVC_DONE_CONDITION_1458	SOO	0X0	
4509	BUCK8	0X4805	html	BUCK8_DIG_DVC_CNTRL_0	CFG_DYN_PWM5	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_DYN_PWM5_1458	SOO	0X0	
4510	BUCK8	0X4806	html	BUCK8_DIG_DVC_CNTRL_1	CFG_OPEN_DVC_UP	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK8_CFG_OPEN_DVC_UP_1459	SOO	0X0	
4511	BUCK8	0X4806	html	BUCK8_DIG_DVC_CNTRL_1	CFG_DVC_DONE_DLY	2	2	3:2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_DVC_DONE_DLY_1459	SOO	0X0	
4512	BUCK8	0X4806	html	BUCK8_DIG_DVC_CNTRL_1	CFG_SLEWDIS	4	4	7:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK8_CFG_SLEWDIS_1459	SOO	0X0	
4513	BUCK8	0X4807	html	BUCK8_DIG_DVC_CNTRL_2	CFG_NO_DISCHARGE_SINGLE_DVC	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK8_CFG_NO_DISCHARGE_SINGLE_DVC_1460	SOO	0X0	
4514	BUCK8	0X4807	html	BUCK8_DIG_DVC_CNTRL_2	CFG_NO_DISCHARGE_GROUP_DVC	2	2	3:2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK8_CFG_NO_DISCHARGE_GROUP_DVC_1460	SOO	0X0	
4515	BUCK8	0X4807	html	BUCK8_DIG_DVC_CNTRL_2	CFG_DIS_DVC_DN_PH_SHED	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_DIS_DVC_DN_PH_SHED_1460	SOO	0X0	
4516	BUCK8	0X4807	html	BUCK8_DIG_DVC_CNTRL_2	CFG_DIS_DVC_UP_PH_SHED	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_DIS_DVC_UP_PH_SHED_1460	SOO	0X0	
4517	BUCK8	0X4807	html	BUCK8_DIG_DVC_CNTRL_2	CFG_PFM_DVCDN_OV_MODE	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_PFM_DVCDN_OV_MODE_1460	SOO	0X0	
4518	BUCK8	0X4807	html	BUCK8_DIG_DVC_CNTRL_2	CFG_NO_SHED_PFM_DVC_FIX	1	7	7	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK8_CFG_NO_SHED_PFM_DVC_FIX_1460	SOO	0X0	
4519	BUCK8	0X4808	html	BUCK8_DIG_DVC_CNTRL_3	CFG_DVC_FAST_STARTUP_SR_UP	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_DVC_FAST_STARTUP_SR_UP_1461	SOO	0X0	
4520	BUCK8	0X4808	html	BUCK8_DIG_DVC_CNTRL_3	CFG_DVC_FAST_STARTUP_SR_DN	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_DVC_FAST_STARTUP_SR_DN_1461	SOO	0X0	
4521	BUCK8	0X4809	html	BUCK8_DIG_STARTUP_CNTRL_0	CFG_STARTUP_IREF_TIMER	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_STARTUP_IREF_TIMER_1462	SOO	0X8	
4522	BUCK8	0X4809	html	BUCK8_DIG_STARTUP_CNTRL_0	CFG_FAST_STARTUP_MODE	2	5	6:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_FAST_STARTUP_MODE_1462	SOO	0X1	
4523	BUCK8	0X480A	html	BUCK8_DIG_STARTUP_CNTRL_1	CFG_STARTUP_TIMER	6	0	5:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK8_CFG_STARTUP_TIMER_1463	SOO	0X14	
4524	BUCK8	0X480A	html	BUCK8_DIG_STARTUP_CNTRL_1	CFG_DIG_SPARE	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_DIG_SPARE_1463	SOO	0X0	
4525	BUCK8	0X480B	html	BUCK8_DIG_MDSW_CNTRL_0	CFG_PWM2PFM_CMP_LIM	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_PWM2PFM_CMP_LIM_1464	SOO	0X4	
4526	BUCK8	0X480B	html	BUCK8_DIG_MDSW_CNTRL_0	CFG_PFM2PWM_CMP_LIM	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_PFM2PWM_CMP_LIM_1464	SOO	0X2	
4527	BUCK8	0X480C	html	BUCK8_DIG_MDSW_CNTRL_1	CFG_PFM_IPEAK	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_PFM_IPEAK_1465	SOO	0X4	
4528	BUCK8	0X480C	html	BUCK8_DIG_MDSW_CNTRL_1	CFG_LOW_POWER_MODE	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_LOW_POWER_MODE_1465	SOO	0X1	
4529	BUCK8	0X480C	html	BUCK8_DIG_MDSW_CNTRL_1	CFG_LOW_LATENCY_MODE	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_LOW_LATENCY_MODE_1465	SOO	0X0	
4530	BUCK8	0X480C	html	BUCK8_DIG_MDSW_CNTRL_1	CFG_PFM2PWM_FILTER	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_PFM2PWM_FILTER_1465	SOO	0X1	
4531	BUCK8	0X480D	html	BUCK8_DIG_MDSW_CNTRL_2	CFG_PFM_PULSE_CNT	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_PFM_PULSE_CNT_1466	SOO	0X2	
4532	BUCK8	0X480D	html	BUCK8_DIG_MDSW_CNTRL_2	CFG_FORCE_PWM_CNT_RES	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_FORCE_PWM_CNT_RES_1466	SOO	0X1	
4533	BUCK8	0X480E	html	BUCK8_DIG_MDSW_CNTRL_3	CFG_2PFM	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_2PFM_1467	SOO	0X0	
4534	BUCK8	0X480E	html	BUCK8_DIG_MDSW_CNTRL_3	CFG_PH_DN_TIMER	5	3	7:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_PH_DN_TIMER_1467	SOO	0XC	
4535	BUCK8	0X480F	html	BUCK8_DIG_MDSW_CNTRL_4	CFG_BLANK_VUP0_SET	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_BLANK_VUP0_SET_1468	SOO	0XC	
4536	BUCK8	0X480F	html	BUCK8_DIG_MDSW_CNTRL_4	CFG_COMP_STBY	3	5	7:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_COMP_STBY_1468	SOO	0X3	
4537	BUCK8	0X4810	html	BUCK8_DIG_MDSW_CNTRL_5	CFG_PANIC_IN_PFM	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_PANIC_IN_PFM_1469	SOO	0X0	
4538	BUCK8	0X4810	html	BUCK8_DIG_MDSW_CNTRL_5	CFG_PANIC_IN_PWM1	2	3	4:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_PANIC_IN_PWM1_1469	SOO	0X0	
4539	BUCK8	0X4810	html	BUCK8_DIG_MDSW_CNTRL_5	CFG_LP_PWM_MODE	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_LP_PWM_MODE_1469	SOO	0X1	
4540	BUCK8	0X4811	html	BUCK8_DIG_MDSW_CNTRL_6	CFG_DISABLE_PH_ADD	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_DISABLE_PH_ADD_1470	SOO	0X0	
4541	BUCK8	0X4811	html	BUCK8_DIG_MDSW_CNTRL_6	CFG_DISABLE_PH_SHED	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_DISABLE_PH_SHED_1470	SOO	0X0	
4542	BUCK8	0X4811	html	BUCK8_DIG_MDSW_CNTRL_6	CFG_DISABLE_MODE_PFM	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_DISABLE_MODE_PFM_1470	SOO	0X0	
4543	BUCK8	0X4811	html	BUCK8_DIG_MDSW_CNTRL_6	CFG_DISABLE_MODE_PWM1	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_DISABLE_MODE_PWM1_1470	SOO	0X0	
4544	BUCK8	0X4811	html	BUCK8_DIG_MDSW_CNTRL_6	CFG_DISABLE_MODE_PWM3	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_DISABLE_MODE_PWM3_1470	SOO	0X0	
4545	BUCK8	0X4811	html	BUCK8_DIG_MDSW_CNTRL_6	CFG_DISABLE_MODE_PWM5	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_DISABLE_MODE_PWM5_1470	SOO	0X0	
4546	BUCK8	0X4812	html	BUCK8_DIG_MDSW_CNTRL_7	CFG_EN_RST_FILTER	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_EN_RST_FILTER_1471	SOO	0X0	
4547	BUCK8	0X4812	html	BUCK8_DIG_MDSW_CNTRL_7	CFG_FORCE_CCM_MODE	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_FORCE_CCM_MODE_1471	SOO	0X0	
4548	BUCK8	0X4812	html	BUCK8_DIG_MDSW_CNTRL_7	CFG_FORCE_CCM_TRIG	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_FORCE_CCM_TRIG_1471	SOO	0X0	
4549	BUCK8	0X4812	html	BUCK8_DIG_MDSW_CNTRL_7	CFG_ZXC_FREE_RUN	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_ZXC_FREE_RUN_1471	SOO	0X0	
4550	BUCK8	0X4812	html	BUCK8_DIG_MDSW_CNTRL_7	CFG_PWM3_DN	2	4	5:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_PWM3_DN_1471	SOO	0X3	
4551	BUCK8	0X4812	html	BUCK8_DIG_MDSW_CNTRL_7	CFG_PWM5_DN	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_PWM5_DN_1471	SOO	0X0	
4552	BUCK8	0X4813	html	BUCK8_DIG_MDSW_CNTRL_8	CFG_PH_ZXC_LIM	6	0	5:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_PH_ZXC_LIM_1472	SOO	0X10	
4553	BUCK8	0X4813	html	BUCK8_DIG_MDSW_CNTRL_8	CFG_PWM_STARTUP	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_PWM_STARTUP_1472	SOO	0X0	
4554	BUCK8	0X4814	html	BUCK8_DIG_MDSW_CNTRL_9	ZXC_COUNT_PWM35	6	0	5:0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
4555	BUCK8	0X4815	html	BUCK8_DIG_MDSW_CNTRL_10	ZXC_COUNT_PWM5	6	0	5:0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
4556	BUCK8	0X4816	html	BUCK8_DIG_MDSW_CNTRL_11	CFG_PWM1_OV_MODE	3	0	2:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK8_CFG_PWM1_OV_MODE_1473	SOO	0X0	
4557	BUCK8	0X4816	html	BUCK8_DIG_MDSW_CNTRL_11	CFG_PWM3_OV_MODE	3	3	5:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_PWM3_OV_MODE_1473	SOO	0X0	
4558	BUCK8	0X4817	html	BUCK8_DIG_FA_CNTRL_0	CFG_LFSR_EN	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK8_CFG_LFSR_EN_1474	SOO	0X0	
4559	BUCK8	0X4817	html	BUCK8_DIG_FA_CNTRL_0	CFG_FREQ_AVOID_EN	1	1	1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK8_CFG_FREQ_AVOID_EN_1474	SOO	0X0	
4560	BUCK8	0X4817	html	BUCK8_DIG_FA_CNTRL_0	FREQ_LFSR_IP_EN	1	2	2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK8_FREQ_LFSR_IP_EN_1474	SOO	0X0	
4561	BUCK8	0X4817	html	BUCK8_DIG_FA_CNTRL_0	FREQ_LFSR_NP_EN	1	3	3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK8_FREQ_LFSR_NP_EN_1474	SOO	0X0	
4562	BUCK8	0X4817	html	BUCK8_DIG_FA_CNTRL_0	CFG_ADC_PULSE_CNT_EN	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_ADC_PULSE_CNT_EN_1474	SOO	0X1	
4563	BUCK8	0X4818	html	BUCK8_DIG_FA_CNTRL_1	RTC_TIME_WINDOW_CFG	6	0	5:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK8_RTC_TIME_WINDOW_CFG_1475	SOO	0X0	
4564	BUCK8	0X4819	html	BUCK8_DIG_FA_CNTRL_2	FREQ_IP_REL_MIN_CFG	3	0	2:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK8_FREQ_IP_REL_MIN_CFG_1476	SOO	0X7	
4565	BUCK8	0X4819	html	BUCK8_DIG_FA_CNTRL_2	FREQ_IP_REL_MAX_CFG	3	3	5:3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK8_FREQ_IP_REL_MAX_CFG_1476	SOO	0X7	
4566	BUCK8	0X4819	html	BUCK8_DIG_FA_CNTRL_2	FREQ_NP_REL_MIN_CFG	2	6	7:6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK8_FREQ_NP_REL_MIN_CFG_1476	SOO	0X3	
4567	BUCK8	0X481A	html	BUCK8_DIG_FA_CNTRL_3	FREQ_NP_REL_MAX_CFG	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK8_FREQ_NP_REL_MAX_CFG_1477	SOO	0X3	
4568	BUCK8	0X481A	html	BUCK8_DIG_FA_CNTRL_3	FREQ_0_IP_REL_CFG	3	2	4:2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK8_FREQ_0_IP_REL_CFG_1477	SOO	0X0	
4569	BUCK8	0X481A	html	BUCK8_DIG_FA_CNTRL_3	FREQ_1_IP_REL_CFG	3	5	7:5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK8_FREQ_1_IP_REL_CFG_1477	SOO	0X0	
4570	BUCK8	0X481B	html	BUCK8_DIG_FA_CNTRL_4	FREQ_2_IP_REL_CFG	3	2	4:2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK8_FREQ_2_IP_REL_CFG_1478	SOO	0X0	
4571	BUCK8	0X481B	html	BUCK8_DIG_FA_CNTRL_4	FREQ_3_IP_REL_CFG	3	5	7:5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK8_FREQ_3_IP_REL_CFG_1478	SOO	0X0	
4572	BUCK8	0X481C	html	BUCK8_DIG_FA_CNTRL_5	FREQ_0_NP_REL_CFG	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK8_FREQ_0_NP_REL_CFG_1479	SOO	0X0	
4573	BUCK8	0X481C	html	BUCK8_DIG_FA_CNTRL_5	FREQ_1_NP_REL_CFG	2	2	3:2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK8_FREQ_1_NP_REL_CFG_1479	SOO	0X0	
4574	BUCK8	0X481C	html	BUCK8_DIG_FA_CNTRL_5	FREQ_2_NP_REL_CFG	2	4	5:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK8_FREQ_2_NP_REL_CFG_1479	SOO	0X0	
4575	BUCK8	0X481C	html	BUCK8_DIG_FA_CNTRL_5	FREQ_3_NP_REL_CFG	2	6	7:6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK8_FREQ_3_NP_REL_CFG_1479	SOO	0X0	
4576	BUCK8	0X481D	html	BUCK8_DIG_FA_CNTRL_6	FREQ_0_OFFSET_CFG	3	0	2:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK8_FREQ_0_OFFSET_CFG_1480	SOO	0X0	
4577	BUCK8	0X481D	html	BUCK8_DIG_FA_CNTRL_6	FREQ_1_OFFSET_CFG	3	5	7:5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK8_FREQ_1_OFFSET_CFG_1480	SOO	0X0	
4578	BUCK8	0X481E	html	BUCK8_DIG_FA_CNTRL_7	FREQ_2_OFFSET_CFG	3	0	2:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK8_FREQ_2_OFFSET_CFG_1481	SOO	0X0	
4579	BUCK8	0X481E	html	BUCK8_DIG_FA_CNTRL_7	FREQ_3_OFFSET_CFG	3	5	7:5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK8_FREQ_3_OFFSET_CFG_1481	SOO	0X0	
4580	BUCK8	0X481F	html	BUCK8_DIG_FA_CNTRL_8	FREQ_0_MIN_COUNT_CFG	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK8_FREQ_0_MIN_COUNT_CFG_1482	SOO	0X0	
4581	BUCK8	0X4820	html	BUCK8_DIG_FA_CNTRL_9	FREQ_1_MIN_COUNT_CFG	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK8_FREQ_1_MIN_COUNT_CFG_1483	SOO	0X0	
4582	BUCK8	0X4821	html	BUCK8_DIG_FA_CNTRL_10	FREQ_2_MIN_COUNT_CFG	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK8_FREQ_2_MIN_COUNT_CFG_1484	SOO	0X0	
4583	BUCK8	0X4822	html	BUCK8_DIG_FA_CNTRL_11	FREQ_3_MIN_COUNT_CFG	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK8_FREQ_3_MIN_COUNT_CFG_1485	SOO	0X0	
4584	BUCK8	0X4823	html	BUCK8_DIG_SERVO_CNTRL_0	CFG_SERVO_CLK	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_SERVO_CLK_1486	SOO	0X1	
4585	BUCK8	0X4823	html	BUCK8_DIG_SERVO_CNTRL_0	CFG_SERVO_BLANK_TIME	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_SERVO_BLANK_TIME_1486	SOO	0X3	
4586	BUCK8	0X4824	html	BUCK8_DIG_SERVO_CNTRL_1	CFG_SERVO_PRESET	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_SERVO_PRESET_1487	SOO	0X0	
4587	BUCK8	0X4825	html	BUCK8_DIG_SERVO_CNTRL_2	CFG_EN_SERVO	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK8_CFG_EN_SERVO_1488	SOO	0X0	
4588	BUCK8	0X4825	html	BUCK8_DIG_SERVO_CNTRL_2	CFG_DISABLE_SERVO_MSB	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_DISABLE_SERVO_MSB_1488	SOO	0X0	
4589	BUCK8	0X4826	html	BUCK8_DIG_OT_CTRL_0	CFG_OT_ABS_EN_PWM1	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_OT_ABS_EN_PWM1_1489	SOO	0X0	
4590	BUCK8	0X4826	html	BUCK8_DIG_OT_CTRL_0	CFG_OT_ABS_EN_PWM3	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_OT_ABS_EN_PWM3_1489	SOO	0X0	
4591	BUCK8	0X4826	html	BUCK8_DIG_OT_CTRL_0	CFG_OT_ABS_EN_PWM5	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_OT_ABS_EN_PWM5_1489	SOO	0X0	
4592	BUCK8	0X4826	html	BUCK8_DIG_OT_CTRL_0	CFG_OT_ABS_EN	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_OT_ABS_EN_1489	SOO	0X0	
4593	BUCK8	0X4826	html	BUCK8_DIG_OT_CTRL_0	CFG_OT_WARN_EN_PWM1	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_OT_WARN_EN_PWM1_1489	SOO	0X0	
4594	BUCK8	0X4826	html	BUCK8_DIG_OT_CTRL_0	CFG_OT_WARN_EN_PWM3	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_OT_WARN_EN_PWM3_1489	SOO	0X0	
4595	BUCK8	0X4826	html	BUCK8_DIG_OT_CTRL_0	CFG_OT_WARN_EN_PWM5	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_OT_WARN_EN_PWM5_1489	SOO	0X0	
4596	BUCK8	0X4826	html	BUCK8_DIG_OT_CTRL_0	CFG_OT_WARN_EN	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_OT_WARN_EN_1489	SOO	0X0	
4597	BUCK8	0X4827	html	BUCK8_DIG_OT_CTRL_1	CFG_OT_WARN_BLANK	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_OT_WARN_BLANK_1490	SOO	0X1	
4598	BUCK8	0X4827	html	BUCK8_DIG_OT_CTRL_1	CFG_OT_WARN_DEB	2	2	3:2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_OT_WARN_DEB_1490	SOO	0X1	
4599	BUCK8	0X4827	html	BUCK8_DIG_OT_CTRL_1	CFG_OT_ABS_BLANK	2	4	5:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_OT_ABS_BLANK_1490	SOO	0X1	
4600	BUCK8	0X4827	html	BUCK8_DIG_OT_CTRL_1	CFG_OT_ABS_DEB	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_OT_ABS_DEB_1490	SOO	0X1	
4601	BUCK8	0X4828	html	BUCK8_DIG_OT_CTRL_2	CFG_OT_WARN_THR_LO	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_OT_WARN_THR_LO_1491	SOO	0X4	
4602	BUCK8	0X4828	html	BUCK8_DIG_OT_CTRL_2	CFG_OT_WARN_THR_HI	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_OT_WARN_THR_HI_1491	SOO	0X6	
4603	BUCK8	0X4829	html	BUCK8_DIG_OT_CTRL_3	CFG_OT_ABS_THR_LO	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_OT_ABS_THR_LO_1492	SOO	0XA	
4604	BUCK8	0X4829	html	BUCK8_DIG_OT_CTRL_3	CFG_OT_ABS_THR_HI	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_OT_ABS_THR_HI_1492	SOO	0XC	
4605	BUCK8	0X482A	html	BUCK8_DIG_EVTS_0	ILIM_POS_MASK	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_ILIM_POS_MASK_1493	SOO	0X0	
4606	BUCK8	0X482A	html	BUCK8_DIG_EVTS_0	ILIM_NEG_MASK	3	5	7:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_ILIM_NEG_MASK_1493	SOO	0X0	
4607	BUCK8	0X482B	html	BUCK8_DIG_TS_0	DTBO_MUX_SEL1	6	0	5:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4608	BUCK8	0X482C	html	BUCK8_DIG_TS_1	DTBO_MUX_SEL0	6	0	5:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4609	BUCK8	0X482D	html	BUCK8_DIG_TS_2	STATE_BYP_STRB	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4610	BUCK8	0X482D	html	BUCK8_DIG_TS_2	STATE_BYP	6	2	7:2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4611	BUCK8	0X482E	html	BUCK8_DIG_TS_3	TST_SPARE	2	0	1:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4612	BUCK8	0X482E	html	BUCK8_DIG_TS_3	TST_OT_ABS_EN	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4613	BUCK8	0X482E	html	BUCK8_DIG_TS_3	TST_OT_WARN_EN	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4614	BUCK8	0X482E	html	BUCK8_DIG_TS_3	TST_SINGLE_SHOT_DVC	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4615	BUCK8	0X482E	html	BUCK8_DIG_TS_3	TST_ACKNOWLEDGE	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4616	BUCK8	0X482E	html	BUCK8_DIG_TS_3	TST_DISABLE_UP01_HYST	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4617	BUCK8	0X482F	html	BUCK8_DIG_TS_4	DFT_STATEMON	4	0	3:0	WU	NA	TRUE	C	TRUE	FALSE	NA	NA	TBD	0X0	
4618	BUCK8	0X4830	html	BUCK8_REF_CFG_0	CFG_VCOMMON_TRIM	7	1	7:1	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK8_CFG_VCOMMON_TRIM_1494	SOO	0X54	
4619	BUCK8	0X4831	html	BUCK8_REF_CFG_1	CFG_VID_RTRIM	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK8_CFG_VID_RTRIM_1495	SOO	0X0	
4620	BUCK8	0X4832	html	BUCK8_REF_CFG_2	CFG_EN_VD_COMP_0	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_EN_VD_COMP_0_1496	SOO	0X0	
4621	BUCK8	0X4832	html	BUCK8_REF_CFG_2	CFG_VDROOP0_BLANK_SEL	3	5	7:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_VDROOP0_BLANK_SEL_1496	SOO	0X0	
4622	BUCK8	0X4833	html	BUCK8_REF_CFG_3	CFG_EN_VD_COMP_1	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_EN_VD_COMP_1_1497	SOO	0X0	
4623	BUCK8	0X4833	html	BUCK8_REF_CFG_3	CFG_VDROOP1_BLANK_SEL	3	5	7:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_VDROOP1_BLANK_SEL_1497	SOO	0X0	
4624	BUCK8	0X4834	html	BUCK8_REF_CFG_4	CFG_VD_CMP1_R	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_VD_CMP1_R_1498	SOO	0X0	
4625	BUCK8	0X4834	html	BUCK8_REF_CFG_4	CFG_VD_CMP0_R	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_VD_CMP0_R_1498	SOO	0X0	
4626	BUCK8	0X4835	html	BUCK8_REF_CFG_5	CFG_VD_CMP1_C	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_VD_CMP1_C_1499	SOO	0X0	
4627	BUCK8	0X4836	html	BUCK8_REF_CFG_6	CFG_VD_CMP0_C	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_VD_CMP0_C_1500	SOO	0X0	
4628	BUCK8	0X4837	html	BUCK8_REF_CFG_7	CFG_VD_CMP0_TR	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK8_CFG_VD_CMP0_TR_1501	SOO	0X0	
4629	BUCK8	0X4838	html	BUCK8_REF_CFG_8	CFG_VD_CMP1_TR	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK8_CFG_VD_CMP1_TR_1502	SOO	0X0	
4630	BUCK8	0X4839	html	BUCK8_REF_CFG_9	CFG_GM_LL_SET	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK8_CFG_GM_LL_SET_1503	SOO	0XB	
4631	BUCK8	0X4839	html	BUCK8_REF_CFG_9	CFG_GM_BIAS	3	5	7:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_GM_BIAS_1503	SOO	0X5	
4632	BUCK8	0X483A	html	BUCK8_REF_CFG_10	CFG_GM_GAIN_1	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_GM_GAIN_1_1504	SOO	0X5	
4633	BUCK8	0X483A	html	BUCK8_REF_CFG_10	CFG_GM_GAIN_2	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_GM_GAIN_2_1504	SOO	0X5	
4634	BUCK8	0X483B	html	BUCK8_REF_CFG_11	TR_IMAX_ALARM	3	1	3:1	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK8_TR_IMAX_ALARM_1505	SOO	0X4	
4635	BUCK8	0X483B	html	BUCK8_REF_CFG_11	CFG_MIRROR_RATIO3	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_MIRROR_RATIO3_1505	SOO	0X1	
4636	BUCK8	0X483C	html	BUCK8_REF_CFG_12	CFG_MIRROR_RATIO1	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_MIRROR_RATIO1_1506	SOO	0X1	
4637	BUCK8	0X483C	html	BUCK8_REF_CFG_12	CFG_IMAX_SET	5	3	7:3	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK8_CFG_IMAX_SET_1506	SOO	0X16	
4638	BUCK8	0X483D	html	BUCK8_REF_CFG_13	CFG_EN_UVP_CMP	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_EN_UVP_CMP_1507	SOO	0X0	
4639	BUCK8	0X483D	html	BUCK8_REF_CFG_13	CFG_EN_OVP_CMP	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_EN_OVP_CMP_1507	SOO	0X0	
4640	BUCK8	0X483D	html	BUCK8_REF_CFG_13	CFG_PFM_OS_SET	5	3	7:3	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK8_CFG_PFM_OS_SET_1507	SOO	0XF	
4641	BUCK8	0X483E	html	BUCK8_REF_CFG_14	CFG_EN_IMAX_ALARM_COMP	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_EN_IMAX_ALARM_COMP_1508	SOO	0X1	
4642	BUCK8	0X483E	html	BUCK8_REF_CFG_14	CFG_EN_IMAX_ALARM_DAC	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_EN_IMAX_ALARM_DAC_1508	SOO	0X1	
4643	BUCK8	0X483E	html	BUCK8_REF_CFG_14	CFG_PANIC_OS_SET	5	3	7:3	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK8_CFG_PANIC_OS_SET_1508	SOO	0X10	
4644	BUCK8	0X483F	html	BUCK8_REF_CFG_15	CFG_OUVP_SET	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_OUVP_SET_1509	SOO	0X3	
4645	BUCK8	0X483F	html	BUCK8_REF_CFG_15	CFG_SERVO_OS_SET	5	3	7:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_SERVO_OS_SET_1509	SOO	0XC	
4646	BUCK8	0X4840	html	BUCK8_REF_CFG_16	CFG_SC_OS_SET	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK8_CFG_SC_OS_SET_1510	SOO	0X0	
4647	BUCK8	0X4840	html	BUCK8_REF_CFG_16	CFG_IMAX_ALARM_SET	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK8_CFG_IMAX_ALARM_SET_1510	SOO	0X8	
4648	BUCK8	0X4841	html	BUCK8_REF_CFG_17	CFG_SC_L_SET	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_SC_L_SET_1511	SOO	0X0	
4649	BUCK8	0X4841	html	BUCK8_REF_CFG_17	CFG_SC_R0_TRIM	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK8_CFG_SC_R0_TRIM_1511	SOO	0X0	
4650	BUCK8	0X4842	html	BUCK8_REF_CFG_18	CFG_STBY_IMAX_ALARM_DAC	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_STBY_IMAX_ALARM_DAC_1512	SOO	0X1	
4651	BUCK8	0X4842	html	BUCK8_REF_CFG_18	CFG_UPSTATE0_SET	6	2	7:2	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK8_CFG_UPSTATE0_SET_1512	SOO	0X10	
4652	BUCK8	0X4843	html	BUCK8_REF_CFG_19	CFG_STBY_IMAX_ALARM_COMP	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_STBY_IMAX_ALARM_COMP_1513	SOO	0X1	
4653	BUCK8	0X4843	html	BUCK8_REF_CFG_19	CFG_IMAX_ABS_SET	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_IMAX_ABS_SET_1513	SOO	0XC	
4654	BUCK8	0X4844	html	BUCK8_REF_CFG_20	CFG_BLANK_IMAX_ABS	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_BLANK_IMAX_ABS_1514	SOO	0X0	
4655	BUCK8	0X4844	html	BUCK8_REF_CFG_20	CFG_DNSTATE0_SET	6	2	7:2	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK8_CFG_DNSTATE0_SET_1514	SOO	0X10	
4656	BUCK8	0X4845	html	BUCK8_REF_CFG_21	CFG_DNSTATE1_SET	6	2	7:2	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK8_CFG_DNSTATE1_SET_1515	SOO	0X10	
4657	BUCK8	0X4847	html	BUCK8_REF_CFG_23	CFG_CAL_DAC_SET_1	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_CAL_DAC_SET_1_1516	SOO	0X0	
4658	BUCK8	0X4848	html	BUCK8_REF_CFG_24	CFG_CAL_DAC_SET_3	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_CAL_DAC_SET_3_1517	SOO	0X0	
4659	BUCK8	0X4849	html	BUCK8_REF_CFG_25	OTP_SPARE0	6	0	5:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_OTP_SPARE0_1518	SOO	0X0	
4660	BUCK8	0X484A	html	BUCK8_REF_CFG_26	CSR_SPARE0	3	0	2:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4661	BUCK8	0X484A	html	BUCK8_REF_CFG_26	TEST_MODE_EN	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4662	BUCK8	0X484A	html	BUCK8_REF_CFG_26	CFG_EN_IREFV	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
4663	BUCK8	0X484A	html	BUCK8_REF_CFG_26	CFG_EN_IREF	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
4664	BUCK8	0X484A	html	BUCK8_REF_CFG_26	CFG_EN_VID	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
4665	BUCK8	0X484A	html	BUCK8_REF_CFG_26	CFG_EN_OS	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
4666	BUCK8	0X484B	html	BUCK8_REF_CFG_27	CFG_EN_VCOM	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
4667	BUCK8	0X484B	html	BUCK8_REF_CFG_27	CFG_EN_PFMPANIC_FBK	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
4668	BUCK8	0X484B	html	BUCK8_REF_CFG_27	CFG_EN_GM_LCLB	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
4669	BUCK8	0X484B	html	BUCK8_REF_CFG_27	CFG_EN_CLD_DAC	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
4670	BUCK8	0X484B	html	BUCK8_REF_CFG_27	CFG_EN_GM	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
4671	BUCK8	0X484B	html	BUCK8_REF_CFG_27	CFG_STBY_GM	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
4672	BUCK8	0X484B	html	BUCK8_REF_CFG_27	CFG_EN_GM_MIRROR	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
4673	BUCK8	0X484B	html	BUCK8_REF_CFG_27	CFG_STBY_GMM	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
4674	BUCK8	0X484C	html	BUCK8_REF_CFG_28	CFG_EN_SC	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
4675	BUCK8	0X484C	html	BUCK8_REF_CFG_28	CFG_EN_SC_OS	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
4676	BUCK8	0X484C	html	BUCK8_REF_CFG_28	CFG_EN_PANIC_COMP	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
4677	BUCK8	0X484C	html	BUCK8_REF_CFG_28	CFG_EN_PFM_COMP	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
4678	BUCK8	0X484C	html	BUCK8_REF_CFG_28	CFG_EN_UPSTATE0_COMP	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
4679	BUCK8	0X484C	html	BUCK8_REF_CFG_28	CFG_EN_DNSTATE1_COMP	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
4680	BUCK8	0X484D	html	BUCK8_REF_CFG_29	CFG_EN_UPSTATE0_DAC	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
4681	BUCK8	0X484D	html	BUCK8_REF_CFG_29	CFG_EN_DNSTATE1_DAC	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
4682	BUCK8	0X484D	html	BUCK8_REF_CFG_29	CFG_STBY_UPSTATE0_DAC	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
4683	BUCK8	0X484D	html	BUCK8_REF_CFG_29	CFG_STBY_DNSTATE1_DAC	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
4684	BUCK8	0X484E	html	BUCK8_REF_CFG_30	CFG_EN_DN1_FULLRANGE	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
4685	BUCK8	0X484E	html	BUCK8_REF_CFG_30	TST_STBY_BYPASS	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4686	BUCK8	0X484F	html	BUCK8_REF_CFG_31	CFG_VCOM_X	3	0	2:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4687	BUCK8	0X484F	html	BUCK8_REF_CFG_31	CFG_IDEM_REF_ATB	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4688	BUCK8	0X4850	html	BUCK8_REF_CFG_32	CFG_IMAX_PWM1_STUP	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_IMAX_PWM1_STUP_1519	SOO	0X8	
4689	BUCK8	0X4850	html	BUCK8_REF_CFG_32	CFG_IMAX_PWM2_STUP	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_IMAX_PWM2_STUP_1519	SOO	0X8	
4690	BUCK8	0X4851	html	BUCK8_REF_CFG_33	CFG_GM_IOFF_TRIM	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_GM_IOFF_TRIM_1520	SOO	0X0	
4691	BUCK8	0X4851	html	BUCK8_REF_CFG_33	TR_IMAX_ABS_DAC	3	5	7:5	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK8_TR_IMAX_ABS_DAC_1520	SOO	0X4	
4692	BUCK8	0X4852	html	BUCK8_REF_CFG_34	TR_IGM_CLAMP	3	1	3:1	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK8_TR_IGM_CLAMP_1521	SOO	0X0	
4693	BUCK8	0X4852	html	BUCK8_REF_CFG_34	CFG_GM_BOOST	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_GM_BOOST_1521	SOO	0X0	
4694	BUCK8	0X4853	html	BUCK8_REF_CFG_35	PWM_STUP_OFFSET	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_PWM_STUP_OFFSET_1522	SOO	0X4	
4695	BUCK8	0X4853	html	BUCK8_REF_CFG_35	OTP_SPARE2	5	3	7:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_OTP_SPARE2_1522	SOO	0X0	
4696	BUCK8	0X4854	html	BUCK8_REF_CFG_36	CFG_SC_VEA_CAS_SEL	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_SC_VEA_CAS_SEL_1523	SOO	0X0	
4697	BUCK8	0X4854	html	BUCK8_REF_CFG_36	TR_SC_V2I_STARTUP_RDAC	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK8_TR_SC_V2I_STARTUP_RDAC_1523	SOO	0X0	
4698	BUCK8	0X4855	html	BUCK8_REF_CFG_37	OTP_SPARE1	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_OTP_SPARE1_1524	SOO	0X0	
4699	BUCK8	0X4856	html	BUCK8_REF_CFG_38	VCOMMON_DEBUG_OFFSET	7	0	6:0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
4700	BUCK8	0X4857	html	BUCK8_REF_CFG_39	CFG_VDROOP0_VID_BAND0	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_VDROOP0_VID_BAND0_1525	SOO	0X0	
4701	BUCK8	0X4858	html	BUCK8_REF_CFG_40	CFG_VDROOP0_VID_BAND1	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_VDROOP0_VID_BAND1_1526	SOO	0X0	
4702	BUCK8	0X4859	html	BUCK8_REF_CFG_41	CFG_VDROOP0_VID_BAND2	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_VDROOP0_VID_BAND2_1527	SOO	0X0	
4703	BUCK8	0X485A	html	BUCK8_REF_CFG_42	CFG_VDROOP0_VID_BAND3	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_VDROOP0_VID_BAND3_1528	SOO	0X0	
4704	BUCK8	0X485B	html	BUCK8_REF_CFG_43	CFG_VDROOP1_VID_BAND0	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_VDROOP1_VID_BAND0_1529	SOO	0X0	
4705	BUCK8	0X485C	html	BUCK8_REF_CFG_44	CFG_VDROOP1_VID_BAND1	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_VDROOP1_VID_BAND1_1530	SOO	0X0	
4706	BUCK8	0X485D	html	BUCK8_REF_CFG_45	CFG_VDROOP1_VID_BAND2	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_VDROOP1_VID_BAND2_1531	SOO	0X0	
4707	BUCK8	0X485E	html	BUCK8_REF_CFG_46	CFG_VDROOP1_VID_BAND3	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_VDROOP1_VID_BAND3_1532	SOO	0X0	
4708	BUCK8	0X485F	html	BUCK8_REF_CFG_47	CFG_VDROOP0_THR0	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_VDROOP0_THR0_1533	SOO	0X0	
4709	BUCK8	0X4860	html	BUCK8_REF_CFG_48	CFG_VDROOP0_THR1	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_VDROOP0_THR1_1534	SOO	0X0	
4710	BUCK8	0X4861	html	BUCK8_REF_CFG_49	CFG_VDROOP0_THR2	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_VDROOP0_THR2_1535	SOO	0X0	
4711	BUCK8	0X4862	html	BUCK8_REF_CFG_50	CFG_VDROOP0_THR3	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_VDROOP0_THR3_1536	SOO	0X0	
4712	BUCK8	0X4863	html	BUCK8_REF_CFG_51	CFG_VDROOP1_THR0	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_VDROOP1_THR0_1537	SOO	0X0	
4713	BUCK8	0X4864	html	BUCK8_REF_CFG_52	CFG_VDROOP1_THR1	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_VDROOP1_THR1_1538	SOO	0X0	
4714	BUCK8	0X4865	html	BUCK8_REF_CFG_53	CFG_VDROOP1_THR2	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_VDROOP1_THR2_1539	SOO	0X0	
4715	BUCK8	0X4866	html	BUCK8_REF_CFG_54	CFG_VDROOP1_THR3	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_VDROOP1_THR3_1540	SOO	0X0	
4716	BUCK8	0X4868	html	BUCK8_LP_CFG_0	CFG_ENABLE_LP	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_ENABLE_LP_1541	SOO	0X1	
4717	BUCK8	0X4869	html	BUCK8_LP_CFG_1	CFG_ISOFT_START	4	0	3:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK8_CFG_ISOFT_START_1542	SOO	0X9	
4718	BUCK8	0X4869	html	BUCK8_LP_CFG_1	CFG_FAST_STARTUP_CURRENT_LIMIT	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_FAST_STARTUP_CURRENT_LIMIT_1542	SOO	0X6	
4719	BUCK8	0X486A	html	BUCK8_LP_CFG_2	TR_CSA_GAIN	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK8_TR_CSA_GAIN_1543	SOO	0X8	
4720	BUCK8	0X486A	html	BUCK8_LP_CFG_2	TR_LS_CS_OS	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK8_TR_LS_CS_OS_1543	SOO	0X8	
4721	BUCK8	0X486B	html	BUCK8_LP_CFG_3	CS_OS_SET	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CS_OS_SET_1544	SOO	0XD	
4722	BUCK8	0X486B	html	BUCK8_LP_CFG_3	CFG_VTUNE_LOW	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_VTUNE_LOW_1544	SOO	0X0	
4723	BUCK8	0X486B	html	BUCK8_LP_CFG_3	TR_LSON_BLANK	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_TR_LSON_BLANK_1544	SOO	0X2	
4724	BUCK8	0X486C	html	BUCK8_LP_CFG_4	CFG_HS_ILIM_SET	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK8_CFG_HS_ILIM_SET_1545	SOO	0X3D	
4725	BUCK8	0X486C	html	BUCK8_LP_CFG_4	CFG_HS_ILIM_DISABLE	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_HS_ILIM_DISABLE_1545	SOO	0X0	
4726	BUCK8	0X486D	html	BUCK8_LP_CFG_5	CFG_HS_ILIM_TRIM	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_HS_ILIM_TRIM_1546	SOO	0X8	
4727	BUCK8	0X486D	html	BUCK8_LP_CFG_5	CFG_LP_SC_EN	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_LP_SC_EN_1546	SOO	0X1	
4728	BUCK8	0X486D	html	BUCK8_LP_CFG_5	TR_LP_SC_OS	3	5	7:5	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK8_TR_LP_SC_OS_1546	SOO	0X4	
4729	BUCK8	0X486E	html	BUCK8_LP_CFG_6	TM_LP_SC	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_TM_LP_SC_1547	SOO	0X0	
4730	BUCK8	0X486E	html	BUCK8_LP_CFG_6	CFG_CC_PREAMP	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_CC_PREAMP_1547	SOO	0X0	
4731	BUCK8	0X486E	html	BUCK8_LP_CFG_6	TR_ZD_OS	4	2	5:2	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK8_TR_ZD_OS_1547	SOO	0X6	
4732	BUCK8	0X486E	html	BUCK8_LP_CFG_6	CFG_CS_LS_ON_DLY	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_CS_LS_ON_DLY_1547	SOO	0X0	
4733	BUCK8	0X486F	html	BUCK8_LP_CFG_7	CFG_LP_FREQ_SEL	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_LP_FREQ_SEL_1548	SOO	0X3	
4734	BUCK8	0X486F	html	BUCK8_LP_CFG_7	CFG_DIS_CC_RES	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_DIS_CC_RES_1548	SOO	0X0	
4735	BUCK8	0X4870	html	BUCK8_LP_CFG_8	TR_LP_FREQ	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK8_TR_LP_FREQ_1549	SOO	0X31	
4736	BUCK8	0X4870	html	BUCK8_LP_CFG_8	CFG_FLOCK_EN	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_FLOCK_EN_1549	SOO	0X1	
4737	BUCK8	0X4870	html	BUCK8_LP_CFG_8	CFG_TON_START	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_TON_START_1549	SOO	0X0	
4738	BUCK8	0X4871	html	BUCK8_LP_CFG_9	TR_LP_TON_DEL	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_TR_LP_TON_DEL_1550	SOO	0X6	
4739	BUCK8	0X4871	html	BUCK8_LP_CFG_9	TR_HSON_BLANK	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_TR_HSON_BLANK_1550	SOO	0X0	
4740	BUCK8	0X4872	html	BUCK8_LP_CFG_10	CFG_HS_ROW_EN	3	2	4:2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_HS_ROW_EN_1551	SOO	0X7	
4741	BUCK8	0X4872	html	BUCK8_LP_CFG_10	CFG_LS_ROW_EN	3	5	7:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_LS_ROW_EN_1551	SOO	0X7	
4742	BUCK8	0X4873	html	BUCK8_LP_CFG_11	TR_LP_SC	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK8_TR_LP_SC_1552	SOO	0X30	
4743	BUCK8	0X4873	html	BUCK8_LP_CFG_11	TR_LSOFF_BLANK	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_TR_LSOFF_BLANK_1552	SOO	0X1	
4744	BUCK8	0X4874	html	BUCK8_LP_CFG_12	CFG_HS_PREDRV_PUN_STR	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_HS_PREDRV_PUN_STR_1553	SOO	0X7	
4745	BUCK8	0X4874	html	BUCK8_LP_CFG_12	CFG_SNSFET_CTRL	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_SNSFET_CTRL_1553	SOO	0X0	
4746	BUCK8	0X4874	html	BUCK8_LP_CFG_12	CFG_DIS_PWM_ZXC	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_DIS_PWM_ZXC_1553	SOO	0X0	
4747	BUCK8	0X4874	html	BUCK8_LP_CFG_12	CFG_CSA_CAP_SET	3	5	7:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_CSA_CAP_SET_1553	SOO	0X2	
4748	BUCK8	0X4875	html	BUCK8_LP_CFG_13	CFG_DTC_LX_RISE_SEL	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_DTC_LX_RISE_SEL_1554	SOO	0X3	
4749	BUCK8	0X4875	html	BUCK8_LP_CFG_13	CFG_DTC_LX_FALL_SEL	2	2	3:2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_DTC_LX_FALL_SEL_1554	SOO	0X1	
4750	BUCK8	0X4875	html	BUCK8_LP_CFG_13	CFG_ZCD_SYS_OS_MODE	2	4	5:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_ZCD_SYS_OS_MODE_1554	SOO	0X0	
4751	BUCK8	0X4875	html	BUCK8_LP_CFG_13	CFG_ZCD_OS_AZCAL_EN	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_ZCD_OS_AZCAL_EN_1554	SOO	0X1	
4752	BUCK8	0X4876	html	BUCK8_LP_CFG_14	CFG_ZVS_EN	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_ZVS_EN_1555	SOO	0X0	
4753	BUCK8	0X4876	html	BUCK8_LP_CFG_14	CFG_LP_SC_GAIN_SET	3	1	3:1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_LP_SC_GAIN_SET_1555	SOO	0X5	
4754	BUCK8	0X4876	html	BUCK8_LP_CFG_14	CFG_ZVS_REL_DEL	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_ZVS_REL_DEL_1555	SOO	0XF	
4755	BUCK8	0X487B	html	BUCK8_LP_CFG_19	DTB_EN	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4756	BUCK8	0X487B	html	BUCK8_LP_CFG_19	DTB_SEL	3	1	3:1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4757	BUCK8	0X487B	html	BUCK8_LP_CFG_19	TST_MUX_CTRL	2	4	5:4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4758	BUCK8	0X487B	html	BUCK8_LP_CFG_19	TST_ATB_CTRL	2	6	7:6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4759	BUCK8	0X487C	html	BUCK8_LP_CFG_20	TEST_BYPASS_EN	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4760	BUCK8	0X487C	html	BUCK8_LP_CFG_20	TEST_FORCE_LX	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4761	BUCK8	0X487C	html	BUCK8_LP_CFG_20	TEST_FORCE_EN	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4762	BUCK8	0X487C	html	BUCK8_LP_CFG_20	TEST_FORCE_PWM	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4763	BUCK8	0X487C	html	BUCK8_LP_CFG_20	TEST_BYPASS_SEL	2	4	5:4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4764	BUCK8	0X487C	html	BUCK8_LP_CFG_20	TEST_BYPASS_DCM	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4765	BUCK8	0X487D	html	BUCK8_LP_CFG_21	CSR_SPARE	2	0	1:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4766	BUCK8	0X487D	html	BUCK8_LP_CFG_21	TEST_RON_ATB	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4767	BUCK8	0X487D	html	BUCK8_LP_CFG_21	TEST_EN_HS_ILIM	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4768	BUCK8	0X487D	html	BUCK8_LP_CFG_21	TEST_EN_TON	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4769	BUCK8	0X487D	html	BUCK8_LP_CFG_21	CFG_LP_EN_EXT_CLK	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4770	BUCK8	0X487D	html	BUCK8_LP_CFG_21	TEST_EN_ZCD	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4771	BUCK8	0X487D	html	BUCK8_LP_CFG_21	TEST_EN_CSA	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4772	BUCK8	0X487F	html	BUCK8_LP_CFG_23	TRIM_I2V_ADC	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK8_TRIM_I2V_ADC_1556	SOO	0XF	
4773	BUCK8	0X487F	html	BUCK8_LP_CFG_23	CFG_470NH	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_470NH_1556	SOO	0X0	
4774	BUCK8	0X4880	html	BUCK8_LP_CFG_24	OTP_SPARE1	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_OTP_SPARE1_1557	SOO	0X0	
4775	BUCK8	0X489C	html	BUCK8_HP1_CFG_0	CFG_EN_HP	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_EN_HP_1558	SOO	0X1	
4776	BUCK8	0X489C	html	BUCK8_HP1_CFG_0	CFG_SC_EN_220NH	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_SC_EN_220NH_1558	SOO	0X1	
4777	BUCK8	0X489C	html	BUCK8_HP1_CFG_0	CFG_CC_BLK_SET	2	3	4:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_CC_BLK_SET_1558	SOO	0X0	
4778	BUCK8	0X489C	html	BUCK8_HP1_CFG_0	CFG_WIDTH_SEL	2	5	6:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_WIDTH_SEL_1558	SOO	0X0	
4779	BUCK8	0X489D	html	BUCK8_HP1_CFG_1	CFG_CS_OS_SET	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_CS_OS_SET_1559	SOO	0XA	
4780	BUCK8	0X489D	html	BUCK8_HP1_CFG_1	CS_SPARE	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CS_SPARE_1559	SOO	0X0	
4781	BUCK8	0X489D	html	BUCK8_HP1_CFG_1	CFG_PWM_1SHOT_SEL	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_PWM_1SHOT_SEL_1559	SOO	0X0	
4782	BUCK8	0X489E	html	BUCK8_HP1_CFG_2	CFG_CS_OS_TRIM	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK8_CFG_CS_OS_TRIM_1560	SOO	0X8	
4783	BUCK8	0X489E	html	BUCK8_HP1_CFG_2	CFG_CS_GAIN_TRIM	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK8_CFG_CS_GAIN_TRIM_1560	SOO	0X8	
4784	BUCK8	0X489F	html	BUCK8_HP1_CFG_3	CFG_LS_BLK_SET	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_LS_BLK_SET_1561	SOO	0X0	
4785	BUCK8	0X489F	html	BUCK8_HP1_CFG_3	SET_NILIM_LOW	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_SET_NILIM_LOW_1561	SOO	0X0	
4786	BUCK8	0X489F	html	BUCK8_HP1_CFG_3	CFG_HSILIM_DIFFAMP_PULLUP	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_HSILIM_DIFFAMP_PULLUP_1561	SOO	0X0	
4787	BUCK8	0X489F	html	BUCK8_HP1_CFG_3	CFG_ZD_SET	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK8_CFG_ZD_SET_1561	SOO	0XB	
4788	BUCK8	0X48A0	html	BUCK8_HP1_CFG_4	IADC_OFFSET_SET	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK8_IADC_OFFSET_SET_1562	SOO	0XA	
4789	BUCK8	0X48A1	html	BUCK8_HP1_CFG_5	CFG_SC_OFFSET_SET	6	0	5:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_SC_OFFSET_SET_1563	SOO	0X14	
4790	BUCK8	0X48A2	html	BUCK8_HP1_CFG_6	CFG_SC_TRIM	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK8_CFG_SC_TRIM_1564	SOO	0XC	
4791	BUCK8	0X48A2	html	BUCK8_HP1_CFG_6	CFG_DENOTCH_SEL	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_DENOTCH_SEL_1564	SOO	0X0	
4792	BUCK8	0X48A3	html	BUCK8_HP1_CFG_7	CFG_HS_ILIM_SET	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK8_CFG_HS_ILIM_SET_1565	SOO	0X38	
4793	BUCK8	0X48A3	html	BUCK8_HP1_CFG_7	ILIM_NEG_PWM_EN	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_ILIM_NEG_PWM_EN_1565	SOO	0X0	
4794	BUCK8	0X48A3	html	BUCK8_HP1_CFG_7	ILIM_POS_PWM_EN	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_ILIM_POS_PWM_EN_1565	SOO	0X1	
4795	BUCK8	0X48A4	html	BUCK8_HP1_CFG_8	CFG_CS_LS_CAP	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_CS_LS_CAP_1566	SOO	0X0	
4796	BUCK8	0X48A4	html	BUCK8_HP1_CFG_8	CFG_HS_ILIM_BLK_SET	2	4	5:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_HS_ILIM_BLK_SET_1566	SOO	0X0	
4797	BUCK8	0X48A4	html	BUCK8_HP1_CFG_8	HS_ILIM_SET_LOW	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_HS_ILIM_SET_LOW_1566	SOO	0X0	
4798	BUCK8	0X48A5	html	BUCK8_HP1_CFG_9	PWM_SPARE	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_PWM_SPARE_1567	SOO	0X0	
4799	BUCK8	0X48A6	html	BUCK8_HP1_CFG_10	CFG_LS_ROW_EN	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_LS_ROW_EN_1568	SOO	0XF	
4800	BUCK8	0X48A7	html	BUCK8_HP1_CFG_11	CFG_HS_ROW_EN	6	0	5:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_HS_ROW_EN_1569	SOO	0X3F	
4801	BUCK8	0X48A8	html	BUCK8_HP1_CFG_12	CFG_HS_PREDRV_PUN_STR	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_HS_PREDRV_PUN_STR_1570	SOO	0X7	
4802	BUCK8	0X48A8	html	BUCK8_HP1_CFG_12	SNSFET_CTRL	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_SNSFET_CTRL_1570	SOO	0X0	
4803	BUCK8	0X48AA	html	BUCK8_HP1_CFG_14	CFG_DTC_LX_RISE_SEL	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_DTC_LX_RISE_SEL_1571	SOO	0X3	
4804	BUCK8	0X48AA	html	BUCK8_HP1_CFG_14	CFG_DTC_LX_FALL_SEL	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_DTC_LX_FALL_SEL_1571	SOO	0X1	
4805	BUCK8	0X48AB	html	BUCK8_HP1_CFG_15	CFG_ZVS_EN	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_ZVS_EN_1572	SOO	0X0	
4806	BUCK8	0X48AB	html	BUCK8_HP1_CFG_15	CFG_ZVS_REL_DEL	4	1	4:1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_ZVS_REL_DEL_1572	SOO	0XF	
4807	BUCK8	0X48AB	html	BUCK8_HP1_CFG_15	CFG_MIR_GAIN	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_CFG_MIR_GAIN_1572	SOO	0X1	
4808	BUCK8	0X48AE	html	BUCK8_HP1_CFG_18	OTP_SPARE0	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK8_OTP_SPARE0_1573	SOO	0X0	
4809	BUCK8	0X48B1	html	BUCK8_HP1_CFG_21	TM_EN	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4810	BUCK8	0X48B1	html	BUCK8_HP1_CFG_21	CC_DIS_RES	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4811	BUCK8	0X48B1	html	BUCK8_HP1_CFG_21	CC_EN_EXT	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4812	BUCK8	0X48B1	html	BUCK8_HP1_CFG_21	TEST_EN_CS	1	3	3	RW	NA	FALSE	T	TRUE	FALSE	NA	NA	SOI	0X0	
4813	BUCK8	0X48B1	html	BUCK8_HP1_CFG_21	SC_EN_EXT	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4814	BUCK8	0X48B1	html	BUCK8_HP1_CFG_21	CS_LS_ON_BYPASS	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4815	BUCK8	0X48B1	html	BUCK8_HP1_CFG_21	HS_ILIM_EN_EXT	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4816	BUCK8	0X48B3	html	BUCK8_HP1_CFG_23	TEST_BYPASS_EN	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4817	BUCK8	0X48B3	html	BUCK8_HP1_CFG_23	TEST_FORCE_LX	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4818	BUCK8	0X48B3	html	BUCK8_HP1_CFG_23	TEST_FORCE_EN	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4819	BUCK8	0X48B3	html	BUCK8_HP1_CFG_23	TEST_FORCE_PWM	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4820	BUCK8	0X48B3	html	BUCK8_HP1_CFG_23	TEST_BYPASS_SEL	2	4	5:4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4821	BUCK8	0X48B3	html	BUCK8_HP1_CFG_23	CFG_PWRTILE_ENABLE	2	6	7:6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X3	
4822	BUCK8	0X48B4	html	BUCK8_HP1_CFG_24	TEST_DTBO_PWM	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4823	BUCK8	0X48B4	html	BUCK8_HP1_CFG_24	DTB_EN	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4824	BUCK8	0X48B4	html	BUCK8_HP1_CFG_24	DTB_SEL	3	5	7:5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4825	BUCK8	0X48B5	html	BUCK8_HP1_CFG_25	LX_SNS_EN	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4826	BUCK8	0X48B5	html	BUCK8_HP1_CFG_25	TST_MUX_CTRL	2	1	2:1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4827	BUCK8	0X48B5	html	BUCK8_HP1_CFG_25	TST_ATB_CTRL	2	3	4:3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4828	BUCK8	0X48B6	html	BUCK8_HP1_CFG_26	CSR_SPARE0	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4829	BUCK8	0X48B6	html	BUCK8_HP1_CFG_26	CFG_DIS_ILIM_HYS	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4830	BUCK8	0X48FC	html	BUCK8_STATUS_EVENTS_REG_0	STATUS_REG_0	8	0	7:0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
4831	BUCK8	0X48FD	html	BUCK8_STATUS_EVENTS_REG_1	STATUS_REG_1	8	0	7:0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
4832	BUCK9	0X4900	html	BUCK9_DIG_PROG_FSM_0	CFG_DISABLE_LP	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_CFG_DISABLE_LP_1574	SOO	0X0	
4833	BUCK9	0X4900	html	BUCK9_DIG_PROG_FSM_0	CFG_STOP_PCLK_IN_S2R	1	1	1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK9_CFG_STOP_PCLK_IN_S2R_1574	SOO	0X0	
4834	BUCK9	0X4900	html	BUCK9_DIG_PROG_FSM_0	CFG_EN_WALLET	1	2	2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK9_CFG_EN_WALLET_1574	SOO	0X0	
4835	BUCK9	0X4900	html	BUCK9_DIG_PROG_FSM_0	CFG_EN_S2R	1	3	3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK9_CFG_EN_S2R_1574	SOO	0X0	
4836	BUCK9	0X4900	html	BUCK9_DIG_PROG_FSM_0	CFG_BLANK_OV_EVT_DIS	1	4	4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK9_CFG_BLANK_OV_EVT_DIS_1574	SOO	0X0	
4837	BUCK9	0X4900	html	BUCK9_DIG_PROG_FSM_0	CFG_BLANK_UV_EVT_DIS	1	5	5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK9_CFG_BLANK_UV_EVT_DIS_1574	SOO	0X0	
4838	BUCK9	0X4900	html	BUCK9_DIG_PROG_FSM_0	CFG_BLANK_OC_EVT_DIS	1	6	6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK9_CFG_BLANK_OC_EVT_DIS_1574	SOO	0X0	
4839	BUCK9	0X4900	html	BUCK9_DIG_PROG_FSM_0	CFG_BLANK_UC_EVT_DIS	1	7	7	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK9_CFG_BLANK_UC_EVT_DIS_1574	SOO	0X0	
4840	BUCK9	0X4901	html	BUCK9_DIG_PROG_FSM_1	CFG_PULLDN_DIS	4	0	3:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK9_CFG_PULLDN_DIS_1575	SOO	0X0	
4841	BUCK9	0X4901	html	BUCK9_DIG_PROG_FSM_1	CFG_EVT_STUP_DLY	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_CFG_EVT_STUP_DLY_1575	SOO	0X0	
4842	BUCK9	0X4901	html	BUCK9_DIG_PROG_FSM_1	CFG_ADC_PULSE_CNT_EN	1	5	5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK9_CFG_ADC_PULSE_CNT_EN_1575	SOO	0X1	
4843	BUCK9	0X4901	html	BUCK9_DIG_PROG_FSM_1	CFG_DVC_DONE_DLY	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_CFG_DVC_DONE_DLY_1575	SOO	0X3	
4844	BUCK9	0X4902	html	BUCK9_DIG_PROG_FSM_2	CFG_PREBIAS_TIME	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_CFG_PREBIAS_TIME_1576	SOO	0X2	
4845	BUCK9	0X4902	html	BUCK9_DIG_PROG_FSM_2	CFG_PFM_S2R_STRETCH_TIME	2	2	3:2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_CFG_PFM_S2R_STRETCH_TIME_1576	SOO	0X3	
4846	BUCK9	0X4902	html	BUCK9_DIG_PROG_FSM_2	CFG_STARTUP_MODE	2	4	5:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK9_CFG_STARTUP_MODE_1576	SOO	0X1	
4847	BUCK9	0X4902	html	BUCK9_DIG_PROG_FSM_2	CFG_DVC_TO_EN	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_CFG_DVC_TO_EN_1576	SOO	0X0	
4848	BUCK9	0X4903	html	BUCK9_DIG_PROG_FSM_3	SPARE	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_SPARE_1577	SOO	0X0	
4849	BUCK9	0X4904	html	BUCK9_DIG_TESTMODE_0	TST_DVC_ACKNOWLEDGE	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4850	BUCK9	0X4904	html	BUCK9_DIG_TESTMODE_0	TST_FORCE_SYNC	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
4851	BUCK9	0X4904	html	BUCK9_DIG_TESTMODE_0	TST_FORCE_SLEEP	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
4852	BUCK9	0X4904	html	BUCK9_DIG_TESTMODE_0	TST_STOP_PCLK	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4853	BUCK9	0X4905	html	BUCK9_DIG_TESTMODE_1	TST_TESTMODE_EN	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4854	BUCK9	0X4905	html	BUCK9_DIG_TESTMODE_1	TST_TEST_FSM	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4855	BUCK9	0X4905	html	BUCK9_DIG_TESTMODE_1	TST_SINGLE_SHOT_DVC	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4856	BUCK9	0X4905	html	BUCK9_DIG_TESTMODE_1	CFG_DIG_TEST_SEL	4	4	7:4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4857	BUCK9	0X4906	html	BUCK9_DIG_OV_CNTRL_0	CFG_OV	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_CFG_OV_1578	SOO	0X10	
4858	BUCK9	0X4907	html	BUCK9_DIG_OV_CNTRL_1	CFG_OV_STUP	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_CFG_OV_STUP_1579	SOO	0X10	
4859	BUCK9	0X4908	html	BUCK9_DIG_UV0_CNTRL_0	CFG_UV0	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_CFG_UV0_1580	SOO	0X10	
4860	BUCK9	0X4909	html	BUCK9_DIG_UV0_CNTRL_1	CFG_UV0_STUP	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_CFG_UV0_STUP_1581	SOO	0X0	
4861	BUCK9	0X490A	html	BUCK9_DIG_DIG_CNTRL_2	CFG_FRQ_0	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK9_CFG_FRQ_0_1582	SOO	0X0	
4862	BUCK9	0X490B	html	BUCK9_DIG_DIG_CNTRL_3	CFG_FRQ_1	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK9_CFG_FRQ_1_1583	SOO	0X0	
4863	BUCK9	0X490C	html	BUCK9_DIG_DIG_CNTRL_4	CFG_FRQ_2	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK9_CFG_FRQ_2_1584	SOO	0X0	
4864	BUCK9	0X490D	html	BUCK9_DIG_DIG_CNTRL_5	CFG_FRQ_3	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK9_CFG_FRQ_3_1585	SOO	0X0	
4865	BUCK9	0X490E	html	BUCK9_DIG_DIG_CNTRL_6	CFG_COUNT_WINDOW_SEL	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK9_CFG_COUNT_WINDOW_SEL_1586	SOO	0X0	
4866	BUCK9	0X490E	html	BUCK9_DIG_DIG_CNTRL_6	CFG_BW_PERC_SEL	1	2	2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK9_CFG_BW_PERC_SEL_1586	SOO	0X0	
4867	BUCK9	0X490E	html	BUCK9_DIG_DIG_CNTRL_6	CFG_FRQ_LFSR_EN	1	3	3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK9_CFG_FRQ_LFSR_EN_1586	SOO	0X0	
4868	BUCK9	0X490E	html	BUCK9_DIG_DIG_CNTRL_6	CFG_EN_FRQ_AVOIDANCE	1	4	4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK9_CFG_EN_FRQ_AVOIDANCE_1586	SOO	0X0	
4869	BUCK9	0X490E	html	BUCK9_DIG_DIG_CNTRL_6	EN_CLK_DITHERING	1	5	5	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK9_EN_CLK_DITHERING_1586	SOO	0X0	
4870	BUCK9	0X490E	html	BUCK9_DIG_DIG_CNTRL_6	SPARE1	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_SPARE1_1586	SOO	0X0	
4871	BUCK9	0X490F	html	BUCK9_DIG_DIG_CNTRL_7	CFG_DVC_DONE_CONDITION	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_CFG_DVC_DONE_CONDITION_1587	SOO	0X0	
4872	BUCK9	0X490F	html	BUCK9_DIG_DIG_CNTRL_7	CFG_DVC_SR_PWRDN	4	4	7:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK9_CFG_DVC_SR_PWRDN_1587	SOO	0X0	
4873	BUCK9	0X4910	html	BUCK9_DIG_DIG_CNTRL_8	CFG_DVC_SR_FAST_STARTUP_UP	4	0	3:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK9_CFG_DVC_SR_FAST_STARTUP_UP_1588	SOO	0X0	
4874	BUCK9	0X4910	html	BUCK9_DIG_DIG_CNTRL_8	CFG_DVC_SR_FAST_STARTUP_DN	4	4	7:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK9_CFG_DVC_SR_FAST_STARTUP_DN_1588	SOO	0X0	
4875	BUCK9	0X4911	html	BUCK9_DIG_DIG_CNTRL_9	CFG_FAST_STARTUP_ILIM	5	0	4:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK9_CFG_FAST_STARTUP_ILIM_1589	SOO	0X0	
4876	BUCK9	0X4912	html	BUCK9_DIG_DIG_CNTRL_10	CFG_STARTUP_ILIM	5	0	4:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK9_CFG_STARTUP_ILIM_1590	SOO	0XB	
4877	BUCK9	0X4913	html	BUCK9_DIG_DIG_CNTRL_11	CFG_DEB_UV	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK9_CFG_DEB_UV_1591	SOO	0X0	
4878	BUCK9	0X4913	html	BUCK9_DIG_DIG_CNTRL_11	CFG_DEB_OV	2	2	3:2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK9_CFG_DEB_OV_1591	SOO	0X0	
4879	BUCK9	0X4913	html	BUCK9_DIG_DIG_CNTRL_11	CFG_DEB_POS_ILIM	2	4	5:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK9_CFG_DEB_POS_ILIM_1591	SOO	0X0	
4880	BUCK9	0X4913	html	BUCK9_DIG_DIG_CNTRL_11	CFG_DEB_NEG_ILIM	2	6	7:6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK9_CFG_DEB_NEG_ILIM_1591	SOO	0X0	
4881	BUCK9	0X4920	html	BUCK9_PFM_CFG_0	PFM_EXIT_TIME	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_PFM_EXIT_TIME_1592	SOO	0X0	
4882	BUCK9	0X4920	html	BUCK9_PFM_CFG_0	EN_PFM_PANIC_EXIT	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_EN_PFM_PANIC_EXIT_1592	SOO	0X0	
4883	BUCK9	0X4920	html	BUCK9_PFM_CFG_0	PFM_ENTRY_CNT	2	3	4:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_PFM_ENTRY_CNT_1592	SOO	0X0	
4884	BUCK9	0X4920	html	BUCK9_PFM_CFG_0	PFM_EXIT_NUMBER_OF_ADJ_PULSES	2	5	6:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_PFM_EXIT_NUMBER_OF_ADJ_PULSES_1592	SOO	0X0	
4885	BUCK9	0X4920	html	BUCK9_PFM_CFG_0	DISABLE_FORCE_PWM_IN_DVC	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_DISABLE_FORCE_PWM_IN_DVC_1592	SOO	0X0	
4886	BUCK9	0X4921	html	BUCK9_PFM_CFG_1	EN_PFM_EXIT_BY_COUNT	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_EN_PFM_EXIT_BY_COUNT_1593	SOO	0X0	
4887	BUCK9	0X4921	html	BUCK9_PFM_CFG_1	BIGGER_PFM_HYST	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_BIGGER_PFM_HYST_1593	SOO	0X1	
4888	BUCK9	0X4921	html	BUCK9_PFM_CFG_1	SPARE	6	2	7:2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_SPARE_1593	SOO	0X0	
4889	BUCK9	0X4928	html	BUCK9_LP_CFG_0	TRIM_DOWN_SLOPE_CURRENT	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK9_TRIM_DOWN_SLOPE_CURRENT_1594	SOO	0X0	
4890	BUCK9	0X4928	html	BUCK9_LP_CFG_0	TRIM_RATIO	3	4	6:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK9_TRIM_RATIO_1594	SOO	0X0	
4891	BUCK9	0X4928	html	BUCK9_LP_CFG_0	ENABLE_PLL_ZERO	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_ENABLE_PLL_ZERO_1594	SOO	0X0	
4892	BUCK9	0X4929	html	BUCK9_LP_CFG_1	TRIM_PERIOD	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK9_TRIM_PERIOD_1595	SOO	0X0	
4893	BUCK9	0X4929	html	BUCK9_LP_CFG_1	TRIM_ZCD	5	3	7:3	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK9_TRIM_ZCD_1595	SOO	0X0	
4894	BUCK9	0X492A	html	BUCK9_LP_CFG_2	TRIM_IFB_RESET	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK9_TRIM_IFB_RESET_1596	SOO	0XE	
4895	BUCK9	0X492A	html	BUCK9_LP_CFG_2	TRIM_ONTIME_GAIN	3	4	6:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK9_TRIM_ONTIME_GAIN_1596	SOO	0X0	
4896	BUCK9	0X492B	html	BUCK9_LP_CFG_3	EN_PARK_IFB	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_EN_PARK_IFB_1597	SOO	0X1	
4897	BUCK9	0X492B	html	BUCK9_LP_CFG_3	EN_DIF_BRANCH	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_EN_DIF_BRANCH_1597	SOO	0X1	
4898	BUCK9	0X492B	html	BUCK9_LP_CFG_3	EN_SH	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_EN_SH_1597	SOO	0X0	
4899	BUCK9	0X492B	html	BUCK9_LP_CFG_3	DIS_EXT_MINOFF	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_DIS_EXT_MINOFF_1597	SOO	0X0	
4900	BUCK9	0X492C	html	BUCK9_LP_CFG_4	EN_VALLEY_BLANK	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_EN_VALLEY_BLANK_1598	SOO	0X1	
4901	BUCK9	0X492C	html	BUCK9_LP_CFG_4	PROG_ZERO	2	1	2:1	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK9_PROG_ZERO_1598	SOO	0X0	
4902	BUCK9	0X492C	html	BUCK9_LP_CFG_4	EN_STRETCHED_MINOFF	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_EN_STRETCHED_MINOFF_1598	SOO	0X0	
4903	BUCK9	0X492C	html	BUCK9_LP_CFG_4	EN_DLL	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_EN_DLL_1598	SOO	0X0	
4904	BUCK9	0X492C	html	BUCK9_LP_CFG_4	PROG_SPEED_DLL	2	5	6:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_PROG_SPEED_DLL_1598	SOO	0X0	
4905	BUCK9	0X492C	html	BUCK9_LP_CFG_4	DISABLE_DRIVER	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_DISABLE_DRIVER_1598	SOO	0X0	
4906	BUCK9	0X492D	html	BUCK9_LP_CFG_5	TRIM_ISNS_GAIN	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK9_TRIM_ISNS_GAIN_1599	SOO	0X0	
4907	BUCK9	0X492D	html	BUCK9_LP_CFG_5	TRIM_MINOFF	3	5	7:5	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK9_TRIM_MINOFF_1599	SOO	0X0	
4908	BUCK9	0X492E	html	BUCK9_LP_CFG_6	TRIM_ISNS_OFF	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK9_TRIM_ISNS_OFF_1600	SOO	0X0	
4909	BUCK9	0X492E	html	BUCK9_LP_CFG_6	SPARE2	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_SPARE2_1600	SOO	0X0	
4910	BUCK9	0X492F	html	BUCK9_LP_CFG_7	TESTMODE_LP	4	0	3:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4911	BUCK9	0X492F	html	BUCK9_LP_CFG_7	TM_FORCE_PFM	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4912	BUCK9	0X492F	html	BUCK9_LP_CFG_7	EN_CTON_CTRL	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4913	BUCK9	0X4930	html	BUCK9_LP_CFG_8	SPARE1	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_SPARE1_1601	SOO	0X0	
4914	BUCK9	0X4948	html	BUCK9_VLOOP_CFG_0	DISABLE_OV	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_DISABLE_OV_1602	SOO	0X0	
4915	BUCK9	0X4948	html	BUCK9_VLOOP_CFG_0	COMPENSATION_TRIMMING	2	1	2:1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_COMPENSATION_TRIMMING_1602	SOO	0X0	
4916	BUCK9	0X4948	html	BUCK9_VLOOP_CFG_0	DIS_OUT_BLANK_S2R	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_DIS_OUT_BLANK_S2R_1602	SOO	0X0	
4917	BUCK9	0X4948	html	BUCK9_VLOOP_CFG_0	PROG_LL	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK9_PROG_LL_1602	SOO	0X0	
4918	BUCK9	0X4949	html	BUCK9_VLOOP_CFG_1	TRIM_CL	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK9_TRIM_CL_1603	SOO	0X0	
4919	BUCK9	0X4949	html	BUCK9_VLOOP_CFG_1	GM_TRIM	3	5	7:5	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK9_GM_TRIM_1603	SOO	0X0	
4920	BUCK9	0X494A	html	BUCK9_VLOOP_CFG_2	TRIM_RES	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK9_TRIM_RES_1604	SOO	0X0	
4921	BUCK9	0X494A	html	BUCK9_VLOOP_CFG_2	TRIM_CLAMPLOW	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK9_TRIM_CLAMPLOW_1604	SOO	0X0	
4922	BUCK9	0X494B	html	BUCK9_VLOOP_CFG_3	TRIM_I2V_ADC	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK9_TRIM_I2V_ADC_1605	SOO	0X0	
4923	BUCK9	0X494B	html	BUCK9_VLOOP_CFG_3	DISABLE_VDROOP	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_DISABLE_VDROOP_1605	SOO	0X0	
4924	BUCK9	0X494B	html	BUCK9_VLOOP_CFG_3	DIS_VREF_PFM	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_DIS_VREF_PFM_1605	SOO	0X0	
4925	BUCK9	0X494C	html	BUCK9_VLOOP_CFG_4	PROG_NEG_ILIM	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK9_PROG_NEG_ILIM_1606	SOO	0X0	
4926	BUCK9	0X494C	html	BUCK9_VLOOP_CFG_4	TRIM_CAP	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK9_TRIM_CAP_1606	SOO	0X0	
4927	BUCK9	0X494D	html	BUCK9_VLOOP_CFG_5	PROG_LL_DELAY	2	0	1:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK9_PROG_LL_DELAY_1607	SOO	0X0	
4928	BUCK9	0X494D	html	BUCK9_VLOOP_CFG_5	TRIM_RLL	2	2	3:2	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK9_TRIM_RLL_1607	SOO	0X0	
4929	BUCK9	0X494D	html	BUCK9_VLOOP_CFG_5	USE_ACTIVEDIS_UNDER_OV	1	4	4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK9_USE_ACTIVEDIS_UNDER_OV_1607	SOO	0X0	
4930	BUCK9	0X494D	html	BUCK9_VLOOP_CFG_5	TEST_300MV	1	5	5	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK9_TEST_300MV_1607	SOO	0X0	
4931	BUCK9	0X494D	html	BUCK9_VLOOP_CFG_5	DISABLE_CLAMP_LO	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_DISABLE_CLAMP_LO_1607	SOO	0X0	
4932	BUCK9	0X494D	html	BUCK9_VLOOP_CFG_5	DISABLE_CLAMP_HI	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_DISABLE_CLAMP_HI_1607	SOO	0X0	
4933	BUCK9	0X494E	html	BUCK9_VLOOP_CFG_6	TRIM_VOUT	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK9_TRIM_VOUT_1608	SOO	0X0	
4934	BUCK9	0X494E	html	BUCK9_VLOOP_CFG_6	EN_BOOST_SLEW	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_EN_BOOST_SLEW_1608	SOO	0X0	
4935	BUCK9	0X494E	html	BUCK9_VLOOP_CFG_6	PLUS_200MV	1	6	6	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK9_PLUS_200MV_1608	SOO	0X0	
4936	BUCK9	0X494E	html	BUCK9_VLOOP_CFG_6	EN_PFM_HI_GM	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_EN_PFM_HI_GM_1608	SOO	0X0	
4937	BUCK9	0X494F	html	BUCK9_VLOOP_CFG_7	PROG_VREF_S2R	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_PROG_VREF_S2R_1609	SOO	0X0	
4938	BUCK9	0X494F	html	BUCK9_VLOOP_CFG_7	PROG_CL	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_PROG_CL_1609	SOO	0XE	
4939	BUCK9	0X4950	html	BUCK9_VLOOP_CFG_8	TESTMODE_VLOOP	4	0	3:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4940	BUCK9	0X4951	html	BUCK9_VLOOP_CFG_9	SPARE1	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_SPARE1_1610	SOO	0X0	
4941	BUCK9	0X4952	html	BUCK9_VLOOP_CFG_10	SPARE2	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_SPARE2_1611	SOO	0X0	
4942	BUCK9	0X4953	html	BUCK9_VLOOP_CFG_11	SPARE3	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_SPARE3_1612	SOO	0X0	
4943	BUCK9	0X4968	html	BUCK9_FSM_CFG_0	TRIM_PROP_CURRENT	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK9_TRIM_PROP_CURRENT_1613	SOO	0X0	
4944	BUCK9	0X4968	html	BUCK9_FSM_CFG_0	OBSERVATION	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_OBSERVATION_1613	SOO	0X0	
4945	BUCK9	0X4968	html	BUCK9_FSM_CFG_0	FORCE_PWM_UNDER_OV	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_FORCE_PWM_UNDER_OV_1613	SOO	0X0	
4946	BUCK9	0X4968	html	BUCK9_FSM_CFG_0	DIS_S2R_EXIT_RESYNC	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_DIS_S2R_EXIT_RESYNC_1613	SOO	0X0	
4947	BUCK9	0X4969	html	BUCK9_FSM_CFG_1	DIS_GD_SIZING_LP	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_DIS_GD_SIZING_LP_1614	SOO	0X0	
4948	BUCK9	0X4969	html	BUCK9_FSM_CFG_1	EN_RLL	1	1	1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK9_EN_RLL_1614	SOO	0X0	
4949	BUCK9	0X4969	html	BUCK9_FSM_CFG_1	PFM_PULSE_HEIGHT	2	4	5:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_PFM_PULSE_HEIGHT_1614	SOO	0X0	
4950	BUCK9	0X4969	html	BUCK9_FSM_CFG_1	TM_EN_RPL	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_TM_EN_RPL_1614	SOO	0X0	
4951	BUCK9	0X4969	html	BUCK9_FSM_CFG_1	TM_REDUCED_LS	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_TM_REDUCED_LS_1614	SOO	0X0	
4952	BUCK9	0X496A	html	BUCK9_FSM_CFG_2	SPARE1	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_SPARE1_1615	SOO	0X0	
4953	BUCK9	0X496A	html	BUCK9_FSM_CFG_2	SPARE2	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_SPARE2_1615	SOO	0X0	
4954	BUCK9	0X496B	html	BUCK9_FSM_CFG_3	EXTRA_RAMP_TRIM	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_EXTRA_RAMP_TRIM_1616	SOO	0X0	
4955	BUCK9	0X496B	html	BUCK9_FSM_CFG_3	TRIM_SPEED	3	3	5:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_TRIM_SPEED_1616	SOO	0X0	
4956	BUCK9	0X496B	html	BUCK9_FSM_CFG_3	TRIM_DELAY	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_TRIM_DELAY_1616	SOO	0X0	
4957	BUCK9	0X496C	html	BUCK9_FSM_CFG_4	EXTRA_RAMP	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_EXTRA_RAMP_1617	SOO	0X0	
4958	BUCK9	0X496C	html	BUCK9_FSM_CFG_4	EN_EXT_ZVS_DEL	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_EN_EXT_ZVS_DEL_1617	SOO	0X0	
4959	BUCK9	0X496C	html	BUCK9_FSM_CFG_4	DIS_BYP_SYNC_PFM_MODE	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_DIS_BYP_SYNC_PFM_MODE_1617	SOO	0X0	
4960	BUCK9	0X496C	html	BUCK9_FSM_CFG_4	DIS_ONTIME_LATCH_S2R	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_DIS_ONTIME_LATCH_S2R_1617	SOO	0X0	
4961	BUCK9	0X496C	html	BUCK9_FSM_CFG_4	DIS_CLK_DELAYED	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_DIS_CLK_DELAYED_1617	SOO	0X0	
4962	BUCK9	0X496C	html	BUCK9_FSM_CFG_4	EN_PANIC_TIMEOUT	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_EN_PANIC_TIMEOUT_1617	SOO	0X0	
4963	BUCK9	0X496C	html	BUCK9_FSM_CFG_4	DIS_PFM_BLANK_AT_ONTIME	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_DIS_PFM_BLANK_AT_ONTIME_1617	SOO	0X0	
4964	BUCK9	0X4978	html	BUCK9_DYN_CFG_0	S2R_PCURR_SET	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK9_S2R_PCURR_SET_1618	SOO	0X0	
4965	BUCK9	0X4979	html	BUCK9_DYN_CFG_1	SPARE	5	0	4:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
4966	BUCK9	0X497C	html	BUCK9_STATUS_EVENTS_REG_0	STAT_NEG_ILIM	1	0	0	RO	NA	TRUE	C	TRUE	FALSE	NA	NA	TBD	0X0	
4967	BUCK9	0X497C	html	BUCK9_STATUS_EVENTS_REG_0	STAT_POS_ILIM	1	1	1	RO	NA	TRUE	C	TRUE	FALSE	NA	NA	TBD	0X0	
4968	BUCK9	0X497C	html	BUCK9_STATUS_EVENTS_REG_0	STAT_UV_COMP	1	2	2	RO	NA	TRUE	C	TRUE	FALSE	NA	NA	TBD	0X0	
4969	BUCK9	0X497C	html	BUCK9_STATUS_EVENTS_REG_0	STAT_OV_COMP	1	3	3	RO	NA	TRUE	C	TRUE	FALSE	NA	NA	TBD	0X0	
4970	BUCK9	0X497D	html	BUCK9_STATUS_EVENTS_REG_1	STAT_BUCK_FSM_STATE	3	0	2:0	RO	NA	TRUE	C	TRUE	FALSE	NA	NA	TBD	0X0	
4971	BUCK9	0X497D	html	BUCK9_STATUS_EVENTS_REG_1	STAT_PWM_MODE	1	3	3	RO	NA	TRUE	C	TRUE	FALSE	NA	NA	TBD	0X0	
4972	BUCK9	0X497D	html	BUCK9_STATUS_EVENTS_REG_1	STAT_DVC_UP	1	4	4	RO	NA	TRUE	C	TRUE	FALSE	NA	NA	TBD	0X0	
4973	BUCK9	0X497D	html	BUCK9_STATUS_EVENTS_REG_1	STAT_DVC_DN	1	5	5	RO	NA	TRUE	C	TRUE	FALSE	NA	NA	TBD	0X0	
4974	BUCK9	0X497E	html	BUCK9_STATUS_EVENTS_REG_2	VSEL_TARGET	8	0	7:0	RO	NA	TRUE	C	TRUE	FALSE	NA	NA	TBD	0X0	
4975	BUCK9	0X497F	html	BUCK9_STATUS_EVENTS_REG_3	STICKY_STATE	2	0	1:0	WU	NA	TRUE	C	TRUE	FALSE	NA	NA	TBD	0X0	
4976	BUCK11	0X4B00	html	BUCK11_DIG_DVC_1	PWRUP	1	0	0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
4977	BUCK11	0X4B00	html	BUCK11_DIG_DVC_1	DVC_CMD	1	2	2	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
4978	BUCK11	0X4B00	html	BUCK11_DIG_DVC_1	FAST_STARTUP	1	3	3	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
4979	BUCK11	0X4B00	html	BUCK11_DIG_DVC_1	CFG_DVC_SR	4	4	7:4	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
4980	BUCK11	0X4B01	html	BUCK11_DIG_DVC_2	VSEL_TARGET	8	0	7:0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
4981	BUCK11	0X4B02	html	BUCK11_DIG_CNTRL_0	DEEP_SLEEP_OFF	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_DEEP_SLEEP_OFF_1619	SOO	0X1	
4982	BUCK11	0X4B02	html	BUCK11_DIG_CNTRL_0	DEEP_SLEEP_S2R	2	2	3:2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_DEEP_SLEEP_S2R_1619	SOO	0X1	
4983	BUCK11	0X4B02	html	BUCK11_DIG_CNTRL_0	DEEP_SLEEP_DDR	2	4	5:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_DEEP_SLEEP_DDR_1619	SOO	0X1	
4984	BUCK11	0X4B02	html	BUCK11_DIG_CNTRL_0	DEEP_SLEEP_ACT	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_DEEP_SLEEP_ACT_1619	SOO	0X1	
4985	BUCK11	0X4B03	html	BUCK11_DIG_CNTRL_1	CFG_PH_CLK_MODE	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_PH_CLK_MODE_1620	SOO	0X0	
4986	BUCK11	0X4B03	html	BUCK11_DIG_CNTRL_1	CFG_SAFEGUARD_TURN_OFF	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_SAFEGUARD_TURN_OFF_1620	SOO	0X1	
4987	BUCK11	0X4B03	html	BUCK11_DIG_CNTRL_1	CFG_EN_FILTER	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_EN_FILTER_1620	SOO	0X0	
4988	BUCK11	0X4B03	html	BUCK11_DIG_CNTRL_1	CFG_FORCE_CLK_GATE	3	3	5:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_FORCE_CLK_GATE_1620	SOO	0X0	
4989	BUCK11	0X4B03	html	BUCK11_DIG_CNTRL_1	CFG_OV_DISCHARGE_MODE	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_OV_DISCHARGE_MODE_1620	SOO	0X0	
4990	BUCK11	0X4B04	html	BUCK11_DIG_CNTRL_2	CFG_PULLDN_DIS	4	0	3:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK11_CFG_PULLDN_DIS_1621	SOO	0XF	
4991	BUCK11	0X4B04	html	BUCK11_DIG_CNTRL_2	CFG_BLANK_OV_EVT_DIS	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_BLANK_OV_EVT_DIS_1621	SOO	0X0	
4992	BUCK11	0X4B04	html	BUCK11_DIG_CNTRL_2	CFG_BLANK_UV_EVT_DIS	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_BLANK_UV_EVT_DIS_1621	SOO	0X0	
4993	BUCK11	0X4B04	html	BUCK11_DIG_CNTRL_2	CFG_BLANK_EVT_DLY	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_BLANK_EVT_DLY_1621	SOO	0X0	
4994	BUCK11	0X4B04	html	BUCK11_DIG_CNTRL_2	CFG_THROTTLE_COMP_ON	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_THROTTLE_COMP_ON_1621	SOO	0X0	
4995	BUCK11	0X4B05	html	BUCK11_DIG_DVC_CNTRL_0	CFG_DVC_WAIT_TIME	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_DVC_WAIT_TIME_1622	SOO	0X1	
4996	BUCK11	0X4B05	html	BUCK11_DIG_DVC_CNTRL_0	CFG_USE_SERVOCOMP_FOR_OV	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_USE_SERVOCOMP_FOR_OV_1622	SOO	0X0	
4997	BUCK11	0X4B05	html	BUCK11_DIG_DVC_CNTRL_0	CFG_DVC_DONE_CONDITION	2	4	5:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_DVC_DONE_CONDITION_1622	SOO	0X0	
4998	BUCK11	0X4B05	html	BUCK11_DIG_DVC_CNTRL_0	CFG_DYN_PWM5	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_DYN_PWM5_1622	SOO	0X0	
4999	BUCK11	0X4B06	html	BUCK11_DIG_DVC_CNTRL_1	CFG_OPEN_DVC_UP	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK11_CFG_OPEN_DVC_UP_1623	SOO	0X0	
5000	BUCK11	0X4B06	html	BUCK11_DIG_DVC_CNTRL_1	CFG_DVC_DONE_DLY	2	2	3:2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_DVC_DONE_DLY_1623	SOO	0X0	
5001	BUCK11	0X4B06	html	BUCK11_DIG_DVC_CNTRL_1	CFG_SLEWDIS	4	4	7:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK11_CFG_SLEWDIS_1623	SOO	0X0	
5002	BUCK11	0X4B07	html	BUCK11_DIG_DVC_CNTRL_2	CFG_NO_DISCHARGE_SINGLE_DVC	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK11_CFG_NO_DISCHARGE_SINGLE_DVC_1624	SOO	0X0	
5003	BUCK11	0X4B07	html	BUCK11_DIG_DVC_CNTRL_2	CFG_NO_DISCHARGE_GROUP_DVC	2	2	3:2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK11_CFG_NO_DISCHARGE_GROUP_DVC_1624	SOO	0X0	
5004	BUCK11	0X4B07	html	BUCK11_DIG_DVC_CNTRL_2	CFG_DIS_DVC_DN_PH_SHED	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_DIS_DVC_DN_PH_SHED_1624	SOO	0X0	
5005	BUCK11	0X4B07	html	BUCK11_DIG_DVC_CNTRL_2	CFG_DIS_DVC_UP_PH_SHED	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_DIS_DVC_UP_PH_SHED_1624	SOO	0X0	
5006	BUCK11	0X4B07	html	BUCK11_DIG_DVC_CNTRL_2	CFG_PFM_DVCDN_OV_MODE	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_PFM_DVCDN_OV_MODE_1624	SOO	0X0	
5007	BUCK11	0X4B07	html	BUCK11_DIG_DVC_CNTRL_2	CFG_NO_SHED_PFM_DVC_FIX	1	7	7	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK11_CFG_NO_SHED_PFM_DVC_FIX_1624	SOO	0X0	
5008	BUCK11	0X4B08	html	BUCK11_DIG_DVC_CNTRL_3	CFG_DVC_FAST_STARTUP_SR_UP	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_DVC_FAST_STARTUP_SR_UP_1625	SOO	0X0	
5009	BUCK11	0X4B08	html	BUCK11_DIG_DVC_CNTRL_3	CFG_DVC_FAST_STARTUP_SR_DN	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_DVC_FAST_STARTUP_SR_DN_1625	SOO	0X0	
5010	BUCK11	0X4B09	html	BUCK11_DIG_STARTUP_CNTRL_0	CFG_STARTUP_IREF_TIMER	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_STARTUP_IREF_TIMER_1626	SOO	0X8	
5011	BUCK11	0X4B09	html	BUCK11_DIG_STARTUP_CNTRL_0	CFG_FAST_STARTUP_MODE	2	5	6:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_FAST_STARTUP_MODE_1626	SOO	0X1	
5012	BUCK11	0X4B0A	html	BUCK11_DIG_STARTUP_CNTRL_1	CFG_STARTUP_TIMER	6	0	5:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK11_CFG_STARTUP_TIMER_1627	SOO	0X14	
5013	BUCK11	0X4B0A	html	BUCK11_DIG_STARTUP_CNTRL_1	CFG_DIG_SPARE	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_DIG_SPARE_1627	SOO	0X0	
5014	BUCK11	0X4B0B	html	BUCK11_DIG_MDSW_CNTRL_0	CFG_PWM2PFM_CMP_LIM	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_PWM2PFM_CMP_LIM_1628	SOO	0X4	
5015	BUCK11	0X4B0B	html	BUCK11_DIG_MDSW_CNTRL_0	CFG_PFM2PWM_CMP_LIM	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_PFM2PWM_CMP_LIM_1628	SOO	0X2	
5016	BUCK11	0X4B0C	html	BUCK11_DIG_MDSW_CNTRL_1	CFG_PFM_IPEAK	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_PFM_IPEAK_1629	SOO	0X4	
5017	BUCK11	0X4B0C	html	BUCK11_DIG_MDSW_CNTRL_1	CFG_LOW_POWER_MODE	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_LOW_POWER_MODE_1629	SOO	0X1	
5018	BUCK11	0X4B0C	html	BUCK11_DIG_MDSW_CNTRL_1	CFG_LOW_LATENCY_MODE	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_LOW_LATENCY_MODE_1629	SOO	0X0	
5019	BUCK11	0X4B0C	html	BUCK11_DIG_MDSW_CNTRL_1	CFG_PFM2PWM_FILTER	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_PFM2PWM_FILTER_1629	SOO	0X1	
5020	BUCK11	0X4B0D	html	BUCK11_DIG_MDSW_CNTRL_2	CFG_PFM_PULSE_CNT	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_PFM_PULSE_CNT_1630	SOO	0X2	
5021	BUCK11	0X4B0D	html	BUCK11_DIG_MDSW_CNTRL_2	CFG_FORCE_PWM_CNT_RES	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_FORCE_PWM_CNT_RES_1630	SOO	0X1	
5022	BUCK11	0X4B0E	html	BUCK11_DIG_MDSW_CNTRL_3	CFG_2PFM	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_2PFM_1631	SOO	0X0	
5023	BUCK11	0X4B0E	html	BUCK11_DIG_MDSW_CNTRL_3	CFG_PH_DN_TIMER	5	3	7:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_PH_DN_TIMER_1631	SOO	0XC	
5024	BUCK11	0X4B0F	html	BUCK11_DIG_MDSW_CNTRL_4	CFG_BLANK_VUP0_SET	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_BLANK_VUP0_SET_1632	SOO	0XC	
5025	BUCK11	0X4B0F	html	BUCK11_DIG_MDSW_CNTRL_4	CFG_COMP_STBY	3	5	7:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_COMP_STBY_1632	SOO	0X3	
5026	BUCK11	0X4B10	html	BUCK11_DIG_MDSW_CNTRL_5	CFG_PANIC_IN_PFM	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_PANIC_IN_PFM_1633	SOO	0X0	
5027	BUCK11	0X4B10	html	BUCK11_DIG_MDSW_CNTRL_5	CFG_PANIC_IN_PWM1	2	3	4:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_PANIC_IN_PWM1_1633	SOO	0X0	
5028	BUCK11	0X4B10	html	BUCK11_DIG_MDSW_CNTRL_5	CFG_LP_PWM_MODE	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_LP_PWM_MODE_1633	SOO	0X1	
5029	BUCK11	0X4B11	html	BUCK11_DIG_MDSW_CNTRL_6	CFG_DISABLE_PH_ADD	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_DISABLE_PH_ADD_1634	SOO	0X0	
5030	BUCK11	0X4B11	html	BUCK11_DIG_MDSW_CNTRL_6	CFG_DISABLE_PH_SHED	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_DISABLE_PH_SHED_1634	SOO	0X0	
5031	BUCK11	0X4B11	html	BUCK11_DIG_MDSW_CNTRL_6	CFG_DISABLE_MODE_PFM	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_DISABLE_MODE_PFM_1634	SOO	0X0	
5032	BUCK11	0X4B11	html	BUCK11_DIG_MDSW_CNTRL_6	CFG_DISABLE_MODE_PWM1	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_DISABLE_MODE_PWM1_1634	SOO	0X0	
5033	BUCK11	0X4B11	html	BUCK11_DIG_MDSW_CNTRL_6	CFG_DISABLE_MODE_PWM3	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_DISABLE_MODE_PWM3_1634	SOO	0X0	
5034	BUCK11	0X4B11	html	BUCK11_DIG_MDSW_CNTRL_6	CFG_DISABLE_MODE_PWM5	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_DISABLE_MODE_PWM5_1634	SOO	0X0	
5035	BUCK11	0X4B12	html	BUCK11_DIG_MDSW_CNTRL_7	CFG_EN_RST_FILTER	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_EN_RST_FILTER_1635	SOO	0X0	
5036	BUCK11	0X4B12	html	BUCK11_DIG_MDSW_CNTRL_7	CFG_FORCE_CCM_MODE	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_FORCE_CCM_MODE_1635	SOO	0X0	
5037	BUCK11	0X4B12	html	BUCK11_DIG_MDSW_CNTRL_7	CFG_FORCE_CCM_TRIG	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_FORCE_CCM_TRIG_1635	SOO	0X0	
5038	BUCK11	0X4B12	html	BUCK11_DIG_MDSW_CNTRL_7	CFG_ZXC_FREE_RUN	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_ZXC_FREE_RUN_1635	SOO	0X0	
5039	BUCK11	0X4B12	html	BUCK11_DIG_MDSW_CNTRL_7	CFG_PWM3_DN	2	4	5:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_PWM3_DN_1635	SOO	0X3	
5040	BUCK11	0X4B12	html	BUCK11_DIG_MDSW_CNTRL_7	CFG_PWM5_DN	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_PWM5_DN_1635	SOO	0X0	
5041	BUCK11	0X4B13	html	BUCK11_DIG_MDSW_CNTRL_8	CFG_PH_ZXC_LIM	6	0	5:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_PH_ZXC_LIM_1636	SOO	0X10	
5042	BUCK11	0X4B13	html	BUCK11_DIG_MDSW_CNTRL_8	CFG_PWM_STARTUP	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_PWM_STARTUP_1636	SOO	0X0	
5043	BUCK11	0X4B14	html	BUCK11_DIG_MDSW_CNTRL_9	ZXC_COUNT_PWM35	6	0	5:0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
5044	BUCK11	0X4B15	html	BUCK11_DIG_MDSW_CNTRL_10	ZXC_COUNT_PWM5	6	0	5:0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
5045	BUCK11	0X4B16	html	BUCK11_DIG_MDSW_CNTRL_11	CFG_PWM1_OV_MODE	3	0	2:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK11_CFG_PWM1_OV_MODE_1637	SOO	0X0	
5046	BUCK11	0X4B16	html	BUCK11_DIG_MDSW_CNTRL_11	CFG_PWM3_OV_MODE	3	3	5:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_PWM3_OV_MODE_1637	SOO	0X0	
5047	BUCK11	0X4B17	html	BUCK11_DIG_FA_CNTRL_0	CFG_LFSR_EN	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK11_CFG_LFSR_EN_1638	SOO	0X0	
5048	BUCK11	0X4B17	html	BUCK11_DIG_FA_CNTRL_0	CFG_FREQ_AVOID_EN	1	1	1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK11_CFG_FREQ_AVOID_EN_1638	SOO	0X0	
5049	BUCK11	0X4B17	html	BUCK11_DIG_FA_CNTRL_0	FREQ_LFSR_IP_EN	1	2	2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK11_FREQ_LFSR_IP_EN_1638	SOO	0X0	
5050	BUCK11	0X4B17	html	BUCK11_DIG_FA_CNTRL_0	FREQ_LFSR_NP_EN	1	3	3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK11_FREQ_LFSR_NP_EN_1638	SOO	0X0	
5051	BUCK11	0X4B17	html	BUCK11_DIG_FA_CNTRL_0	CFG_ADC_PULSE_CNT_EN	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_ADC_PULSE_CNT_EN_1638	SOO	0X1	
5052	BUCK11	0X4B18	html	BUCK11_DIG_FA_CNTRL_1	RTC_TIME_WINDOW_CFG	6	0	5:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK11_RTC_TIME_WINDOW_CFG_1639	SOO	0X0	
5053	BUCK11	0X4B19	html	BUCK11_DIG_FA_CNTRL_2	FREQ_IP_REL_MIN_CFG	3	0	2:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK11_FREQ_IP_REL_MIN_CFG_1640	SOO	0X7	
5054	BUCK11	0X4B19	html	BUCK11_DIG_FA_CNTRL_2	FREQ_IP_REL_MAX_CFG	3	3	5:3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK11_FREQ_IP_REL_MAX_CFG_1640	SOO	0X7	
5055	BUCK11	0X4B19	html	BUCK11_DIG_FA_CNTRL_2	FREQ_NP_REL_MIN_CFG	2	6	7:6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK11_FREQ_NP_REL_MIN_CFG_1640	SOO	0X3	
5056	BUCK11	0X4B1A	html	BUCK11_DIG_FA_CNTRL_3	FREQ_NP_REL_MAX_CFG	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK11_FREQ_NP_REL_MAX_CFG_1641	SOO	0X3	
5057	BUCK11	0X4B1A	html	BUCK11_DIG_FA_CNTRL_3	FREQ_0_IP_REL_CFG	3	2	4:2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK11_FREQ_0_IP_REL_CFG_1641	SOO	0X0	
5058	BUCK11	0X4B1A	html	BUCK11_DIG_FA_CNTRL_3	FREQ_1_IP_REL_CFG	3	5	7:5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK11_FREQ_1_IP_REL_CFG_1641	SOO	0X0	
5059	BUCK11	0X4B1B	html	BUCK11_DIG_FA_CNTRL_4	FREQ_2_IP_REL_CFG	3	2	4:2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK11_FREQ_2_IP_REL_CFG_1642	SOO	0X0	
5060	BUCK11	0X4B1B	html	BUCK11_DIG_FA_CNTRL_4	FREQ_3_IP_REL_CFG	3	5	7:5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK11_FREQ_3_IP_REL_CFG_1642	SOO	0X0	
5061	BUCK11	0X4B1C	html	BUCK11_DIG_FA_CNTRL_5	FREQ_0_NP_REL_CFG	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK11_FREQ_0_NP_REL_CFG_1643	SOO	0X0	
5062	BUCK11	0X4B1C	html	BUCK11_DIG_FA_CNTRL_5	FREQ_1_NP_REL_CFG	2	2	3:2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK11_FREQ_1_NP_REL_CFG_1643	SOO	0X0	
5063	BUCK11	0X4B1C	html	BUCK11_DIG_FA_CNTRL_5	FREQ_2_NP_REL_CFG	2	4	5:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK11_FREQ_2_NP_REL_CFG_1643	SOO	0X0	
5064	BUCK11	0X4B1C	html	BUCK11_DIG_FA_CNTRL_5	FREQ_3_NP_REL_CFG	2	6	7:6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK11_FREQ_3_NP_REL_CFG_1643	SOO	0X0	
5065	BUCK11	0X4B1D	html	BUCK11_DIG_FA_CNTRL_6	FREQ_0_OFFSET_CFG	3	0	2:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK11_FREQ_0_OFFSET_CFG_1644	SOO	0X0	
5066	BUCK11	0X4B1D	html	BUCK11_DIG_FA_CNTRL_6	FREQ_1_OFFSET_CFG	3	5	7:5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK11_FREQ_1_OFFSET_CFG_1644	SOO	0X0	
5067	BUCK11	0X4B1E	html	BUCK11_DIG_FA_CNTRL_7	FREQ_2_OFFSET_CFG	3	0	2:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK11_FREQ_2_OFFSET_CFG_1645	SOO	0X0	
5068	BUCK11	0X4B1E	html	BUCK11_DIG_FA_CNTRL_7	FREQ_3_OFFSET_CFG	3	5	7:5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK11_FREQ_3_OFFSET_CFG_1645	SOO	0X0	
5069	BUCK11	0X4B1F	html	BUCK11_DIG_FA_CNTRL_8	FREQ_0_MIN_COUNT_CFG	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK11_FREQ_0_MIN_COUNT_CFG_1646	SOO	0X0	
5070	BUCK11	0X4B20	html	BUCK11_DIG_FA_CNTRL_9	FREQ_1_MIN_COUNT_CFG	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK11_FREQ_1_MIN_COUNT_CFG_1647	SOO	0X0	
5071	BUCK11	0X4B21	html	BUCK11_DIG_FA_CNTRL_10	FREQ_2_MIN_COUNT_CFG	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK11_FREQ_2_MIN_COUNT_CFG_1648	SOO	0X0	
5072	BUCK11	0X4B22	html	BUCK11_DIG_FA_CNTRL_11	FREQ_3_MIN_COUNT_CFG	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK11_FREQ_3_MIN_COUNT_CFG_1649	SOO	0X0	
5073	BUCK11	0X4B23	html	BUCK11_DIG_SERVO_CNTRL_0	CFG_SERVO_CLK	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_SERVO_CLK_1650	SOO	0X1	
5074	BUCK11	0X4B23	html	BUCK11_DIG_SERVO_CNTRL_0	CFG_SERVO_BLANK_TIME	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_SERVO_BLANK_TIME_1650	SOO	0X3	
5075	BUCK11	0X4B24	html	BUCK11_DIG_SERVO_CNTRL_1	CFG_SERVO_PRESET	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_SERVO_PRESET_1651	SOO	0X0	
5076	BUCK11	0X4B25	html	BUCK11_DIG_SERVO_CNTRL_2	CFG_EN_SERVO	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK11_CFG_EN_SERVO_1652	SOO	0X0	
5077	BUCK11	0X4B25	html	BUCK11_DIG_SERVO_CNTRL_2	CFG_DISABLE_SERVO_MSB	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_DISABLE_SERVO_MSB_1652	SOO	0X0	
5078	BUCK11	0X4B26	html	BUCK11_DIG_OT_CTRL_0	CFG_OT_ABS_EN_PWM1	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_OT_ABS_EN_PWM1_1653	SOO	0X0	
5079	BUCK11	0X4B26	html	BUCK11_DIG_OT_CTRL_0	CFG_OT_ABS_EN_PWM3	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_OT_ABS_EN_PWM3_1653	SOO	0X0	
5080	BUCK11	0X4B26	html	BUCK11_DIG_OT_CTRL_0	CFG_OT_ABS_EN_PWM5	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_OT_ABS_EN_PWM5_1653	SOO	0X0	
5081	BUCK11	0X4B26	html	BUCK11_DIG_OT_CTRL_0	CFG_OT_ABS_EN	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_OT_ABS_EN_1653	SOO	0X0	
5082	BUCK11	0X4B26	html	BUCK11_DIG_OT_CTRL_0	CFG_OT_WARN_EN_PWM1	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_OT_WARN_EN_PWM1_1653	SOO	0X0	
5083	BUCK11	0X4B26	html	BUCK11_DIG_OT_CTRL_0	CFG_OT_WARN_EN_PWM3	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_OT_WARN_EN_PWM3_1653	SOO	0X0	
5084	BUCK11	0X4B26	html	BUCK11_DIG_OT_CTRL_0	CFG_OT_WARN_EN_PWM5	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_OT_WARN_EN_PWM5_1653	SOO	0X0	
5085	BUCK11	0X4B26	html	BUCK11_DIG_OT_CTRL_0	CFG_OT_WARN_EN	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_OT_WARN_EN_1653	SOO	0X0	
5086	BUCK11	0X4B27	html	BUCK11_DIG_OT_CTRL_1	CFG_OT_WARN_BLANK	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_OT_WARN_BLANK_1654	SOO	0X1	
5087	BUCK11	0X4B27	html	BUCK11_DIG_OT_CTRL_1	CFG_OT_WARN_DEB	2	2	3:2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_OT_WARN_DEB_1654	SOO	0X1	
5088	BUCK11	0X4B27	html	BUCK11_DIG_OT_CTRL_1	CFG_OT_ABS_BLANK	2	4	5:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_OT_ABS_BLANK_1654	SOO	0X1	
5089	BUCK11	0X4B27	html	BUCK11_DIG_OT_CTRL_1	CFG_OT_ABS_DEB	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_OT_ABS_DEB_1654	SOO	0X1	
5090	BUCK11	0X4B28	html	BUCK11_DIG_OT_CTRL_2	CFG_OT_WARN_THR_LO	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_OT_WARN_THR_LO_1655	SOO	0X4	
5091	BUCK11	0X4B28	html	BUCK11_DIG_OT_CTRL_2	CFG_OT_WARN_THR_HI	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_OT_WARN_THR_HI_1655	SOO	0X6	
5092	BUCK11	0X4B29	html	BUCK11_DIG_OT_CTRL_3	CFG_OT_ABS_THR_LO	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_OT_ABS_THR_LO_1656	SOO	0XA	
5093	BUCK11	0X4B29	html	BUCK11_DIG_OT_CTRL_3	CFG_OT_ABS_THR_HI	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_OT_ABS_THR_HI_1656	SOO	0XC	
5094	BUCK11	0X4B2A	html	BUCK11_DIG_EVTS_0	ILIM_POS_MASK	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_ILIM_POS_MASK_1657	SOO	0X0	
5095	BUCK11	0X4B2A	html	BUCK11_DIG_EVTS_0	ILIM_NEG_MASK	3	5	7:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_ILIM_NEG_MASK_1657	SOO	0X0	
5096	BUCK11	0X4B2B	html	BUCK11_DIG_TS_0	DTBO_MUX_SEL1	6	0	5:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5097	BUCK11	0X4B2C	html	BUCK11_DIG_TS_1	DTBO_MUX_SEL0	6	0	5:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5098	BUCK11	0X4B2D	html	BUCK11_DIG_TS_2	STATE_BYP_STRB	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5099	BUCK11	0X4B2D	html	BUCK11_DIG_TS_2	STATE_BYP	6	2	7:2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5100	BUCK11	0X4B2E	html	BUCK11_DIG_TS_3	TST_SPARE	2	0	1:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5101	BUCK11	0X4B2E	html	BUCK11_DIG_TS_3	TST_OT_ABS_EN	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5102	BUCK11	0X4B2E	html	BUCK11_DIG_TS_3	TST_OT_WARN_EN	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5103	BUCK11	0X4B2E	html	BUCK11_DIG_TS_3	TST_SINGLE_SHOT_DVC	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5104	BUCK11	0X4B2E	html	BUCK11_DIG_TS_3	TST_ACKNOWLEDGE	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5105	BUCK11	0X4B2E	html	BUCK11_DIG_TS_3	TST_DISABLE_UP01_HYST	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5106	BUCK11	0X4B2F	html	BUCK11_DIG_TS_4	DFT_STATEMON	4	0	3:0	WU	NA	TRUE	C	TRUE	FALSE	NA	NA	TBD	0X0	
5107	BUCK11	0X4B30	html	BUCK11_REF_CFG_0	CFG_VCOMMON_TRIM	7	1	7:1	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK11_CFG_VCOMMON_TRIM_1658	SOO	0X54	
5108	BUCK11	0X4B31	html	BUCK11_REF_CFG_1	CFG_VID_RTRIM	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK11_CFG_VID_RTRIM_1659	SOO	0X0	
5109	BUCK11	0X4B32	html	BUCK11_REF_CFG_2	CFG_EN_VD_COMP_0	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_EN_VD_COMP_0_1660	SOO	0X0	
5110	BUCK11	0X4B32	html	BUCK11_REF_CFG_2	CFG_VDROOP0_BLANK_SEL	3	5	7:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_VDROOP0_BLANK_SEL_1660	SOO	0X0	
5111	BUCK11	0X4B33	html	BUCK11_REF_CFG_3	CFG_EN_VD_COMP_1	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_EN_VD_COMP_1_1661	SOO	0X0	
5112	BUCK11	0X4B33	html	BUCK11_REF_CFG_3	CFG_VDROOP1_BLANK_SEL	3	5	7:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_VDROOP1_BLANK_SEL_1661	SOO	0X0	
5113	BUCK11	0X4B34	html	BUCK11_REF_CFG_4	CFG_VD_CMP1_R	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_VD_CMP1_R_1662	SOO	0X0	
5114	BUCK11	0X4B34	html	BUCK11_REF_CFG_4	CFG_VD_CMP0_R	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_VD_CMP0_R_1662	SOO	0X0	
5115	BUCK11	0X4B35	html	BUCK11_REF_CFG_5	CFG_VD_CMP1_C	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_VD_CMP1_C_1663	SOO	0X0	
5116	BUCK11	0X4B36	html	BUCK11_REF_CFG_6	CFG_VD_CMP0_C	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_VD_CMP0_C_1664	SOO	0X0	
5117	BUCK11	0X4B37	html	BUCK11_REF_CFG_7	CFG_VD_CMP0_TR	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK11_CFG_VD_CMP0_TR_1665	SOO	0X0	
5118	BUCK11	0X4B38	html	BUCK11_REF_CFG_8	CFG_VD_CMP1_TR	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK11_CFG_VD_CMP1_TR_1666	SOO	0X0	
5119	BUCK11	0X4B39	html	BUCK11_REF_CFG_9	CFG_GM_LL_SET	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK11_CFG_GM_LL_SET_1667	SOO	0XB	
5120	BUCK11	0X4B39	html	BUCK11_REF_CFG_9	CFG_GM_BIAS	3	5	7:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_GM_BIAS_1667	SOO	0X5	
5121	BUCK11	0X4B3A	html	BUCK11_REF_CFG_10	CFG_GM_GAIN_1	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_GM_GAIN_1_1668	SOO	0X5	
5122	BUCK11	0X4B3A	html	BUCK11_REF_CFG_10	CFG_GM_GAIN_2	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_GM_GAIN_2_1668	SOO	0X5	
5123	BUCK11	0X4B3B	html	BUCK11_REF_CFG_11	TR_IMAX_ALARM	3	1	3:1	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK11_TR_IMAX_ALARM_1669	SOO	0X4	
5124	BUCK11	0X4B3B	html	BUCK11_REF_CFG_11	CFG_MIRROR_RATIO3	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_MIRROR_RATIO3_1669	SOO	0X1	
5125	BUCK11	0X4B3C	html	BUCK11_REF_CFG_12	CFG_MIRROR_RATIO1	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_MIRROR_RATIO1_1670	SOO	0X1	
5126	BUCK11	0X4B3C	html	BUCK11_REF_CFG_12	CFG_IMAX_SET	5	3	7:3	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK11_CFG_IMAX_SET_1670	SOO	0X16	
5127	BUCK11	0X4B3D	html	BUCK11_REF_CFG_13	CFG_EN_UVP_CMP	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_EN_UVP_CMP_1671	SOO	0X0	
5128	BUCK11	0X4B3D	html	BUCK11_REF_CFG_13	CFG_EN_OVP_CMP	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_EN_OVP_CMP_1671	SOO	0X0	
5129	BUCK11	0X4B3D	html	BUCK11_REF_CFG_13	CFG_PFM_OS_SET	5	3	7:3	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK11_CFG_PFM_OS_SET_1671	SOO	0XF	
5130	BUCK11	0X4B3E	html	BUCK11_REF_CFG_14	CFG_EN_IMAX_ALARM_COMP	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_EN_IMAX_ALARM_COMP_1672	SOO	0X1	
5131	BUCK11	0X4B3E	html	BUCK11_REF_CFG_14	CFG_EN_IMAX_ALARM_DAC	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_EN_IMAX_ALARM_DAC_1672	SOO	0X1	
5132	BUCK11	0X4B3E	html	BUCK11_REF_CFG_14	CFG_PANIC_OS_SET	5	3	7:3	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK11_CFG_PANIC_OS_SET_1672	SOO	0X10	
5133	BUCK11	0X4B3F	html	BUCK11_REF_CFG_15	CFG_OUVP_SET	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_OUVP_SET_1673	SOO	0X3	
5134	BUCK11	0X4B3F	html	BUCK11_REF_CFG_15	CFG_SERVO_OS_SET	5	3	7:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_SERVO_OS_SET_1673	SOO	0XC	
5135	BUCK11	0X4B40	html	BUCK11_REF_CFG_16	CFG_SC_OS_SET	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK11_CFG_SC_OS_SET_1674	SOO	0X0	
5136	BUCK11	0X4B40	html	BUCK11_REF_CFG_16	CFG_IMAX_ALARM_SET	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK11_CFG_IMAX_ALARM_SET_1674	SOO	0X8	
5137	BUCK11	0X4B41	html	BUCK11_REF_CFG_17	CFG_SC_L_SET	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_SC_L_SET_1675	SOO	0X0	
5138	BUCK11	0X4B41	html	BUCK11_REF_CFG_17	CFG_SC_R0_TRIM	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK11_CFG_SC_R0_TRIM_1675	SOO	0X0	
5139	BUCK11	0X4B42	html	BUCK11_REF_CFG_18	CFG_STBY_IMAX_ALARM_DAC	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_STBY_IMAX_ALARM_DAC_1676	SOO	0X1	
5140	BUCK11	0X4B42	html	BUCK11_REF_CFG_18	CFG_UPSTATE0_SET	6	2	7:2	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK11_CFG_UPSTATE0_SET_1676	SOO	0X10	
5141	BUCK11	0X4B43	html	BUCK11_REF_CFG_19	CFG_STBY_IMAX_ALARM_COMP	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_STBY_IMAX_ALARM_COMP_1677	SOO	0X1	
5142	BUCK11	0X4B43	html	BUCK11_REF_CFG_19	CFG_IMAX_ABS_SET	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_IMAX_ABS_SET_1677	SOO	0XC	
5143	BUCK11	0X4B44	html	BUCK11_REF_CFG_20	CFG_BLANK_IMAX_ABS	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_BLANK_IMAX_ABS_1678	SOO	0X0	
5144	BUCK11	0X4B44	html	BUCK11_REF_CFG_20	CFG_DNSTATE0_SET	6	2	7:2	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK11_CFG_DNSTATE0_SET_1678	SOO	0X10	
5145	BUCK11	0X4B45	html	BUCK11_REF_CFG_21	CFG_DNSTATE1_SET	6	2	7:2	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK11_CFG_DNSTATE1_SET_1679	SOO	0X10	
5146	BUCK11	0X4B47	html	BUCK11_REF_CFG_23	CFG_CAL_DAC_SET_1	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_CAL_DAC_SET_1_1680	SOO	0X0	
5147	BUCK11	0X4B48	html	BUCK11_REF_CFG_24	CFG_CAL_DAC_SET_3	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_CAL_DAC_SET_3_1681	SOO	0X0	
5148	BUCK11	0X4B49	html	BUCK11_REF_CFG_25	OTP_SPARE0	6	0	5:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_OTP_SPARE0_1682	SOO	0X0	
5149	BUCK11	0X4B4A	html	BUCK11_REF_CFG_26	CSR_SPARE0	3	0	2:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5150	BUCK11	0X4B4A	html	BUCK11_REF_CFG_26	TEST_MODE_EN	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5151	BUCK11	0X4B4A	html	BUCK11_REF_CFG_26	CFG_EN_IREFV	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
5152	BUCK11	0X4B4A	html	BUCK11_REF_CFG_26	CFG_EN_IREF	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
5153	BUCK11	0X4B4A	html	BUCK11_REF_CFG_26	CFG_EN_VID	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
5154	BUCK11	0X4B4A	html	BUCK11_REF_CFG_26	CFG_EN_OS	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
5155	BUCK11	0X4B4B	html	BUCK11_REF_CFG_27	CFG_EN_VCOM	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
5156	BUCK11	0X4B4B	html	BUCK11_REF_CFG_27	CFG_EN_PFMPANIC_FBK	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
5157	BUCK11	0X4B4B	html	BUCK11_REF_CFG_27	CFG_EN_GM_LCLB	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
5158	BUCK11	0X4B4B	html	BUCK11_REF_CFG_27	CFG_EN_CLD_DAC	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
5159	BUCK11	0X4B4B	html	BUCK11_REF_CFG_27	CFG_EN_GM	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
5160	BUCK11	0X4B4B	html	BUCK11_REF_CFG_27	CFG_STBY_GM	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
5161	BUCK11	0X4B4B	html	BUCK11_REF_CFG_27	CFG_EN_GM_MIRROR	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
5162	BUCK11	0X4B4B	html	BUCK11_REF_CFG_27	CFG_STBY_GMM	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
5163	BUCK11	0X4B4C	html	BUCK11_REF_CFG_28	CFG_EN_SC	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
5164	BUCK11	0X4B4C	html	BUCK11_REF_CFG_28	CFG_EN_SC_OS	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
5165	BUCK11	0X4B4C	html	BUCK11_REF_CFG_28	CFG_EN_PANIC_COMP	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
5166	BUCK11	0X4B4C	html	BUCK11_REF_CFG_28	CFG_EN_PFM_COMP	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
5167	BUCK11	0X4B4C	html	BUCK11_REF_CFG_28	CFG_EN_UPSTATE0_COMP	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
5168	BUCK11	0X4B4C	html	BUCK11_REF_CFG_28	CFG_EN_DNSTATE1_COMP	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
5169	BUCK11	0X4B4D	html	BUCK11_REF_CFG_29	CFG_EN_UPSTATE0_DAC	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
5170	BUCK11	0X4B4D	html	BUCK11_REF_CFG_29	CFG_EN_DNSTATE1_DAC	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
5171	BUCK11	0X4B4D	html	BUCK11_REF_CFG_29	CFG_STBY_UPSTATE0_DAC	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
5172	BUCK11	0X4B4D	html	BUCK11_REF_CFG_29	CFG_STBY_DNSTATE1_DAC	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
5173	BUCK11	0X4B4E	html	BUCK11_REF_CFG_30	CFG_EN_DN1_FULLRANGE	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X1	
5174	BUCK11	0X4B4E	html	BUCK11_REF_CFG_30	TST_STBY_BYPASS	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5175	BUCK11	0X4B4F	html	BUCK11_REF_CFG_31	CFG_VCOM_X	3	0	2:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5176	BUCK11	0X4B4F	html	BUCK11_REF_CFG_31	CFG_IDEM_REF_ATB	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5177	BUCK11	0X4B50	html	BUCK11_REF_CFG_32	CFG_IMAX_PWM1_STUP	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_IMAX_PWM1_STUP_1683	SOO	0X8	
5178	BUCK11	0X4B50	html	BUCK11_REF_CFG_32	CFG_IMAX_PWM2_STUP	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_IMAX_PWM2_STUP_1683	SOO	0X8	
5179	BUCK11	0X4B51	html	BUCK11_REF_CFG_33	CFG_GM_IOFF_TRIM	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_GM_IOFF_TRIM_1684	SOO	0X0	
5180	BUCK11	0X4B51	html	BUCK11_REF_CFG_33	TR_IMAX_ABS_DAC	3	5	7:5	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK11_TR_IMAX_ABS_DAC_1684	SOO	0X4	
5181	BUCK11	0X4B52	html	BUCK11_REF_CFG_34	TR_IGM_CLAMP	3	1	3:1	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK11_TR_IGM_CLAMP_1685	SOO	0X0	
5182	BUCK11	0X4B52	html	BUCK11_REF_CFG_34	CFG_GM_BOOST	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_GM_BOOST_1685	SOO	0X0	
5183	BUCK11	0X4B53	html	BUCK11_REF_CFG_35	PWM_STUP_OFFSET	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_PWM_STUP_OFFSET_1686	SOO	0X4	
5184	BUCK11	0X4B53	html	BUCK11_REF_CFG_35	OTP_SPARE2	5	3	7:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_OTP_SPARE2_1686	SOO	0X0	
5185	BUCK11	0X4B54	html	BUCK11_REF_CFG_36	CFG_SC_VEA_CAS_SEL	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_SC_VEA_CAS_SEL_1687	SOO	0X0	
5186	BUCK11	0X4B54	html	BUCK11_REF_CFG_36	TR_SC_V2I_STARTUP_RDAC	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK11_TR_SC_V2I_STARTUP_RDAC_1687	SOO	0X0	
5187	BUCK11	0X4B55	html	BUCK11_REF_CFG_37	OTP_SPARE1	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_OTP_SPARE1_1688	SOO	0X0	
5188	BUCK11	0X4B56	html	BUCK11_REF_CFG_38	VCOMMON_DEBUG_OFFSET	7	0	6:0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
5189	BUCK11	0X4B57	html	BUCK11_REF_CFG_39	CFG_VDROOP0_VID_BAND0	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_VDROOP0_VID_BAND0_1689	SOO	0X0	
5190	BUCK11	0X4B58	html	BUCK11_REF_CFG_40	CFG_VDROOP0_VID_BAND1	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_VDROOP0_VID_BAND1_1690	SOO	0X0	
5191	BUCK11	0X4B59	html	BUCK11_REF_CFG_41	CFG_VDROOP0_VID_BAND2	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_VDROOP0_VID_BAND2_1691	SOO	0X0	
5192	BUCK11	0X4B5A	html	BUCK11_REF_CFG_42	CFG_VDROOP0_VID_BAND3	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_VDROOP0_VID_BAND3_1692	SOO	0X0	
5193	BUCK11	0X4B5B	html	BUCK11_REF_CFG_43	CFG_VDROOP1_VID_BAND0	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_VDROOP1_VID_BAND0_1693	SOO	0X0	
5194	BUCK11	0X4B5C	html	BUCK11_REF_CFG_44	CFG_VDROOP1_VID_BAND1	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_VDROOP1_VID_BAND1_1694	SOO	0X0	
5195	BUCK11	0X4B5D	html	BUCK11_REF_CFG_45	CFG_VDROOP1_VID_BAND2	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_VDROOP1_VID_BAND2_1695	SOO	0X0	
5196	BUCK11	0X4B5E	html	BUCK11_REF_CFG_46	CFG_VDROOP1_VID_BAND3	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_VDROOP1_VID_BAND3_1696	SOO	0X0	
5197	BUCK11	0X4B5F	html	BUCK11_REF_CFG_47	CFG_VDROOP0_THR0	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_VDROOP0_THR0_1697	SOO	0X0	
5198	BUCK11	0X4B60	html	BUCK11_REF_CFG_48	CFG_VDROOP0_THR1	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_VDROOP0_THR1_1698	SOO	0X0	
5199	BUCK11	0X4B61	html	BUCK11_REF_CFG_49	CFG_VDROOP0_THR2	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_VDROOP0_THR2_1699	SOO	0X0	
5200	BUCK11	0X4B62	html	BUCK11_REF_CFG_50	CFG_VDROOP0_THR3	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_VDROOP0_THR3_1700	SOO	0X0	
5201	BUCK11	0X4B63	html	BUCK11_REF_CFG_51	CFG_VDROOP1_THR0	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_VDROOP1_THR0_1701	SOO	0X0	
5202	BUCK11	0X4B64	html	BUCK11_REF_CFG_52	CFG_VDROOP1_THR1	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_VDROOP1_THR1_1702	SOO	0X0	
5203	BUCK11	0X4B65	html	BUCK11_REF_CFG_53	CFG_VDROOP1_THR2	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_VDROOP1_THR2_1703	SOO	0X0	
5204	BUCK11	0X4B66	html	BUCK11_REF_CFG_54	CFG_VDROOP1_THR3	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_VDROOP1_THR3_1704	SOO	0X0	
5205	BUCK11	0X4B68	html	BUCK11_LP_CFG_0	CFG_ENABLE_LP	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_ENABLE_LP_1705	SOO	0X1	
5206	BUCK11	0X4B69	html	BUCK11_LP_CFG_1	CFG_ISOFT_START	4	0	3:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK11_CFG_ISOFT_START_1706	SOO	0X9	
5207	BUCK11	0X4B69	html	BUCK11_LP_CFG_1	CFG_FAST_STARTUP_CURRENT_LIMIT	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_FAST_STARTUP_CURRENT_LIMIT_1706	SOO	0X6	
5208	BUCK11	0X4B6A	html	BUCK11_LP_CFG_2	TR_CSA_GAIN	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK11_TR_CSA_GAIN_1707	SOO	0X8	
5209	BUCK11	0X4B6A	html	BUCK11_LP_CFG_2	TR_LS_CS_OS	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK11_TR_LS_CS_OS_1707	SOO	0X8	
5210	BUCK11	0X4B6B	html	BUCK11_LP_CFG_3	CS_OS_SET	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CS_OS_SET_1708	SOO	0XD	
5211	BUCK11	0X4B6B	html	BUCK11_LP_CFG_3	CFG_VTUNE_LOW	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_VTUNE_LOW_1708	SOO	0X0	
5212	BUCK11	0X4B6B	html	BUCK11_LP_CFG_3	TR_LSON_BLANK	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_TR_LSON_BLANK_1708	SOO	0X2	
5213	BUCK11	0X4B6C	html	BUCK11_LP_CFG_4	CFG_HS_ILIM_SET	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK11_CFG_HS_ILIM_SET_1709	SOO	0X3D	
5214	BUCK11	0X4B6C	html	BUCK11_LP_CFG_4	CFG_HS_ILIM_DISABLE	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_HS_ILIM_DISABLE_1709	SOO	0X0	
5215	BUCK11	0X4B6D	html	BUCK11_LP_CFG_5	CFG_HS_ILIM_TRIM	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_HS_ILIM_TRIM_1710	SOO	0X8	
5216	BUCK11	0X4B6D	html	BUCK11_LP_CFG_5	CFG_LP_SC_EN	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_LP_SC_EN_1710	SOO	0X1	
5217	BUCK11	0X4B6D	html	BUCK11_LP_CFG_5	TR_LP_SC_OS	3	5	7:5	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK11_TR_LP_SC_OS_1710	SOO	0X4	
5218	BUCK11	0X4B6E	html	BUCK11_LP_CFG_6	TM_LP_SC	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_TM_LP_SC_1711	SOO	0X0	
5219	BUCK11	0X4B6E	html	BUCK11_LP_CFG_6	CFG_CC_PREAMP	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_CC_PREAMP_1711	SOO	0X0	
5220	BUCK11	0X4B6E	html	BUCK11_LP_CFG_6	TR_ZD_OS	4	2	5:2	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK11_TR_ZD_OS_1711	SOO	0X6	
5221	BUCK11	0X4B6E	html	BUCK11_LP_CFG_6	CFG_CS_LS_ON_DLY	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_CS_LS_ON_DLY_1711	SOO	0X0	
5222	BUCK11	0X4B6F	html	BUCK11_LP_CFG_7	CFG_LP_FREQ_SEL	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_LP_FREQ_SEL_1712	SOO	0X3	
5223	BUCK11	0X4B6F	html	BUCK11_LP_CFG_7	CFG_DIS_CC_RES	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_DIS_CC_RES_1712	SOO	0X0	
5224	BUCK11	0X4B70	html	BUCK11_LP_CFG_8	TR_LP_FREQ	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK11_TR_LP_FREQ_1713	SOO	0X31	
5225	BUCK11	0X4B70	html	BUCK11_LP_CFG_8	CFG_FLOCK_EN	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_FLOCK_EN_1713	SOO	0X1	
5226	BUCK11	0X4B70	html	BUCK11_LP_CFG_8	CFG_TON_START	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_TON_START_1713	SOO	0X0	
5227	BUCK11	0X4B71	html	BUCK11_LP_CFG_9	TR_LP_TON_DEL	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_TR_LP_TON_DEL_1714	SOO	0X6	
5228	BUCK11	0X4B71	html	BUCK11_LP_CFG_9	TR_HSON_BLANK	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_TR_HSON_BLANK_1714	SOO	0X0	
5229	BUCK11	0X4B72	html	BUCK11_LP_CFG_10	CFG_HS_ROW_EN	3	2	4:2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_HS_ROW_EN_1715	SOO	0X7	
5230	BUCK11	0X4B72	html	BUCK11_LP_CFG_10	CFG_LS_ROW_EN	3	5	7:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_LS_ROW_EN_1715	SOO	0X7	
5231	BUCK11	0X4B73	html	BUCK11_LP_CFG_11	TR_LP_SC	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK11_TR_LP_SC_1716	SOO	0X30	
5232	BUCK11	0X4B73	html	BUCK11_LP_CFG_11	TR_LSOFF_BLANK	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_TR_LSOFF_BLANK_1716	SOO	0X1	
5233	BUCK11	0X4B74	html	BUCK11_LP_CFG_12	CFG_HS_PREDRV_PUN_STR	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_HS_PREDRV_PUN_STR_1717	SOO	0X7	
5234	BUCK11	0X4B74	html	BUCK11_LP_CFG_12	CFG_SNSFET_CTRL	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_SNSFET_CTRL_1717	SOO	0X0	
5235	BUCK11	0X4B74	html	BUCK11_LP_CFG_12	CFG_DIS_PWM_ZXC	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_DIS_PWM_ZXC_1717	SOO	0X0	
5236	BUCK11	0X4B74	html	BUCK11_LP_CFG_12	CFG_CSA_CAP_SET	3	5	7:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_CSA_CAP_SET_1717	SOO	0X2	
5237	BUCK11	0X4B75	html	BUCK11_LP_CFG_13	CFG_DTC_LX_RISE_SEL	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_DTC_LX_RISE_SEL_1718	SOO	0X3	
5238	BUCK11	0X4B75	html	BUCK11_LP_CFG_13	CFG_DTC_LX_FALL_SEL	2	2	3:2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_DTC_LX_FALL_SEL_1718	SOO	0X1	
5239	BUCK11	0X4B75	html	BUCK11_LP_CFG_13	CFG_ZCD_SYS_OS_MODE	2	4	5:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_ZCD_SYS_OS_MODE_1718	SOO	0X0	
5240	BUCK11	0X4B75	html	BUCK11_LP_CFG_13	CFG_ZCD_OS_AZCAL_EN	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_ZCD_OS_AZCAL_EN_1718	SOO	0X1	
5241	BUCK11	0X4B76	html	BUCK11_LP_CFG_14	CFG_ZVS_EN	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_ZVS_EN_1719	SOO	0X0	
5242	BUCK11	0X4B76	html	BUCK11_LP_CFG_14	CFG_LP_SC_GAIN_SET	3	1	3:1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_LP_SC_GAIN_SET_1719	SOO	0X5	
5243	BUCK11	0X4B76	html	BUCK11_LP_CFG_14	CFG_ZVS_REL_DEL	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_ZVS_REL_DEL_1719	SOO	0XF	
5244	BUCK11	0X4B7B	html	BUCK11_LP_CFG_19	DTB_EN	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5245	BUCK11	0X4B7B	html	BUCK11_LP_CFG_19	DTB_SEL	3	1	3:1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5246	BUCK11	0X4B7B	html	BUCK11_LP_CFG_19	TST_MUX_CTRL	2	4	5:4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5247	BUCK11	0X4B7B	html	BUCK11_LP_CFG_19	TST_ATB_CTRL	2	6	7:6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5248	BUCK11	0X4B7C	html	BUCK11_LP_CFG_20	TEST_BYPASS_EN	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5249	BUCK11	0X4B7C	html	BUCK11_LP_CFG_20	TEST_FORCE_LX	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5250	BUCK11	0X4B7C	html	BUCK11_LP_CFG_20	TEST_FORCE_EN	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5251	BUCK11	0X4B7C	html	BUCK11_LP_CFG_20	TEST_FORCE_PWM	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5252	BUCK11	0X4B7C	html	BUCK11_LP_CFG_20	TEST_BYPASS_SEL	2	4	5:4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5253	BUCK11	0X4B7C	html	BUCK11_LP_CFG_20	TEST_BYPASS_DCM	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5254	BUCK11	0X4B7D	html	BUCK11_LP_CFG_21	CSR_SPARE	2	0	1:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5255	BUCK11	0X4B7D	html	BUCK11_LP_CFG_21	TEST_RON_ATB	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5256	BUCK11	0X4B7D	html	BUCK11_LP_CFG_21	TEST_EN_HS_ILIM	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5257	BUCK11	0X4B7D	html	BUCK11_LP_CFG_21	TEST_EN_TON	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5258	BUCK11	0X4B7D	html	BUCK11_LP_CFG_21	CFG_LP_EN_EXT_CLK	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5259	BUCK11	0X4B7D	html	BUCK11_LP_CFG_21	TEST_EN_ZCD	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5260	BUCK11	0X4B7D	html	BUCK11_LP_CFG_21	TEST_EN_CSA	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5261	BUCK11	0X4B7F	html	BUCK11_LP_CFG_23	TRIM_I2V_ADC	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK11_TRIM_I2V_ADC_1720	SOO	0XF	
5262	BUCK11	0X4B7F	html	BUCK11_LP_CFG_23	CFG_470NH	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_470NH_1720	SOO	0X0	
5263	BUCK11	0X4B80	html	BUCK11_LP_CFG_24	OTP_SPARE1	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_OTP_SPARE1_1721	SOO	0X0	
5264	BUCK11	0X4B9C	html	BUCK11_HP1_CFG_0	CFG_EN_HP	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_EN_HP_1722	SOO	0X1	
5265	BUCK11	0X4B9C	html	BUCK11_HP1_CFG_0	CFG_SC_EN_220NH	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_SC_EN_220NH_1722	SOO	0X1	
5266	BUCK11	0X4B9C	html	BUCK11_HP1_CFG_0	CFG_CC_BLK_SET	2	3	4:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_CC_BLK_SET_1722	SOO	0X0	
5267	BUCK11	0X4B9C	html	BUCK11_HP1_CFG_0	CFG_WIDTH_SEL	2	5	6:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_WIDTH_SEL_1722	SOO	0X0	
5268	BUCK11	0X4B9D	html	BUCK11_HP1_CFG_1	CFG_CS_OS_SET	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_CS_OS_SET_1723	SOO	0XA	
5269	BUCK11	0X4B9D	html	BUCK11_HP1_CFG_1	CS_SPARE	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CS_SPARE_1723	SOO	0X0	
5270	BUCK11	0X4B9D	html	BUCK11_HP1_CFG_1	CFG_PWM_1SHOT_SEL	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_PWM_1SHOT_SEL_1723	SOO	0X0	
5271	BUCK11	0X4B9E	html	BUCK11_HP1_CFG_2	CFG_CS_OS_TRIM	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK11_CFG_CS_OS_TRIM_1724	SOO	0X8	
5272	BUCK11	0X4B9E	html	BUCK11_HP1_CFG_2	CFG_CS_GAIN_TRIM	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK11_CFG_CS_GAIN_TRIM_1724	SOO	0X8	
5273	BUCK11	0X4B9F	html	BUCK11_HP1_CFG_3	CFG_LS_BLK_SET	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_LS_BLK_SET_1725	SOO	0X0	
5274	BUCK11	0X4B9F	html	BUCK11_HP1_CFG_3	SET_NILIM_LOW	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_SET_NILIM_LOW_1725	SOO	0X0	
5275	BUCK11	0X4B9F	html	BUCK11_HP1_CFG_3	CFG_HSILIM_DIFFAMP_PULLUP	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_HSILIM_DIFFAMP_PULLUP_1725	SOO	0X0	
5276	BUCK11	0X4B9F	html	BUCK11_HP1_CFG_3	CFG_ZD_SET	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK11_CFG_ZD_SET_1725	SOO	0XB	
5277	BUCK11	0X4BA0	html	BUCK11_HP1_CFG_4	IADC_OFFSET_SET	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK11_IADC_OFFSET_SET_1726	SOO	0XA	
5278	BUCK11	0X4BA1	html	BUCK11_HP1_CFG_5	CFG_SC_OFFSET_SET	6	0	5:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_SC_OFFSET_SET_1727	SOO	0X14	
5279	BUCK11	0X4BA2	html	BUCK11_HP1_CFG_6	CFG_SC_TRIM	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK11_CFG_SC_TRIM_1728	SOO	0XC	
5280	BUCK11	0X4BA2	html	BUCK11_HP1_CFG_6	CFG_DENOTCH_SEL	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_DENOTCH_SEL_1728	SOO	0X0	
5281	BUCK11	0X4BA3	html	BUCK11_HP1_CFG_7	CFG_HS_ILIM_SET	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK11_CFG_HS_ILIM_SET_1729	SOO	0X38	
5282	BUCK11	0X4BA3	html	BUCK11_HP1_CFG_7	ILIM_NEG_PWM_EN	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_ILIM_NEG_PWM_EN_1729	SOO	0X0	
5283	BUCK11	0X4BA3	html	BUCK11_HP1_CFG_7	ILIM_POS_PWM_EN	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_ILIM_POS_PWM_EN_1729	SOO	0X1	
5284	BUCK11	0X4BA4	html	BUCK11_HP1_CFG_8	CFG_CS_LS_CAP	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_CS_LS_CAP_1730	SOO	0X0	
5285	BUCK11	0X4BA4	html	BUCK11_HP1_CFG_8	CFG_HS_ILIM_BLK_SET	2	4	5:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_HS_ILIM_BLK_SET_1730	SOO	0X0	
5286	BUCK11	0X4BA4	html	BUCK11_HP1_CFG_8	HS_ILIM_SET_LOW	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_HS_ILIM_SET_LOW_1730	SOO	0X0	
5287	BUCK11	0X4BA5	html	BUCK11_HP1_CFG_9	PWM_SPARE	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_PWM_SPARE_1731	SOO	0X0	
5288	BUCK11	0X4BA6	html	BUCK11_HP1_CFG_10	CFG_LS_ROW_EN	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_LS_ROW_EN_1732	SOO	0XF	
5289	BUCK11	0X4BA7	html	BUCK11_HP1_CFG_11	CFG_HS_ROW_EN	6	0	5:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_HS_ROW_EN_1733	SOO	0X3F	
5290	BUCK11	0X4BA8	html	BUCK11_HP1_CFG_12	CFG_HS_PREDRV_PUN_STR	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_HS_PREDRV_PUN_STR_1734	SOO	0X7	
5291	BUCK11	0X4BA8	html	BUCK11_HP1_CFG_12	SNSFET_CTRL	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_SNSFET_CTRL_1734	SOO	0X0	
5292	BUCK11	0X4BAA	html	BUCK11_HP1_CFG_14	CFG_DTC_LX_RISE_SEL	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_DTC_LX_RISE_SEL_1735	SOO	0X3	
5293	BUCK11	0X4BAA	html	BUCK11_HP1_CFG_14	CFG_DTC_LX_FALL_SEL	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_DTC_LX_FALL_SEL_1735	SOO	0X1	
5294	BUCK11	0X4BAB	html	BUCK11_HP1_CFG_15	CFG_ZVS_EN	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_ZVS_EN_1736	SOO	0X0	
5295	BUCK11	0X4BAB	html	BUCK11_HP1_CFG_15	CFG_ZVS_REL_DEL	4	1	4:1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_ZVS_REL_DEL_1736	SOO	0XF	
5296	BUCK11	0X4BAB	html	BUCK11_HP1_CFG_15	CFG_MIR_GAIN	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_CFG_MIR_GAIN_1736	SOO	0X1	
5297	BUCK11	0X4BAE	html	BUCK11_HP1_CFG_18	OTP_SPARE0	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK11_OTP_SPARE0_1737	SOO	0X0	
5298	BUCK11	0X4BB1	html	BUCK11_HP1_CFG_21	TM_EN	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5299	BUCK11	0X4BB1	html	BUCK11_HP1_CFG_21	CC_DIS_RES	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5300	BUCK11	0X4BB1	html	BUCK11_HP1_CFG_21	CC_EN_EXT	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5301	BUCK11	0X4BB1	html	BUCK11_HP1_CFG_21	TEST_EN_CS	1	3	3	RW	NA	FALSE	T	TRUE	FALSE	NA	NA	SOI	0X0	
5302	BUCK11	0X4BB1	html	BUCK11_HP1_CFG_21	SC_EN_EXT	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5303	BUCK11	0X4BB1	html	BUCK11_HP1_CFG_21	CS_LS_ON_BYPASS	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5304	BUCK11	0X4BB1	html	BUCK11_HP1_CFG_21	HS_ILIM_EN_EXT	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5305	BUCK11	0X4BB3	html	BUCK11_HP1_CFG_23	TEST_BYPASS_EN	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5306	BUCK11	0X4BB3	html	BUCK11_HP1_CFG_23	TEST_FORCE_LX	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5307	BUCK11	0X4BB3	html	BUCK11_HP1_CFG_23	TEST_FORCE_EN	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5308	BUCK11	0X4BB3	html	BUCK11_HP1_CFG_23	TEST_FORCE_PWM	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5309	BUCK11	0X4BB3	html	BUCK11_HP1_CFG_23	TEST_BYPASS_SEL	2	4	5:4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5310	BUCK11	0X4BB3	html	BUCK11_HP1_CFG_23	CFG_PWRTILE_ENABLE	2	6	7:6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X3	
5311	BUCK11	0X4BB4	html	BUCK11_HP1_CFG_24	TEST_DTBO_PWM	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5312	BUCK11	0X4BB4	html	BUCK11_HP1_CFG_24	DTB_EN	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5313	BUCK11	0X4BB4	html	BUCK11_HP1_CFG_24	DTB_SEL	3	5	7:5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5314	BUCK11	0X4BB5	html	BUCK11_HP1_CFG_25	LX_SNS_EN	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5315	BUCK11	0X4BB5	html	BUCK11_HP1_CFG_25	TST_MUX_CTRL	2	1	2:1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5316	BUCK11	0X4BB5	html	BUCK11_HP1_CFG_25	TST_ATB_CTRL	2	3	4:3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5317	BUCK11	0X4BB6	html	BUCK11_HP1_CFG_26	CSR_SPARE0	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5318	BUCK11	0X4BB6	html	BUCK11_HP1_CFG_26	CFG_DIS_ILIM_HYS	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5319	BUCK11	0X4BFC	html	BUCK11_STATUS_EVENTS_REG_0	STATUS_REG_0	8	0	7:0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
5320	BUCK11	0X4BFD	html	BUCK11_STATUS_EVENTS_REG_1	STATUS_REG_1	8	0	7:0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
5321	BUCK14	0X4D00	html	BUCK14_DIG_PROG_FSM_0	CFG_DISABLE_LP	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_CFG_DISABLE_LP_1738	SOO	0X0	
5322	BUCK14	0X4D00	html	BUCK14_DIG_PROG_FSM_0	CFG_STOP_PCLK_IN_S2R	1	1	1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK14_CFG_STOP_PCLK_IN_S2R_1738	SOO	0X0	
5323	BUCK14	0X4D00	html	BUCK14_DIG_PROG_FSM_0	CFG_EN_WALLET	1	2	2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK14_CFG_EN_WALLET_1738	SOO	0X0	
5324	BUCK14	0X4D00	html	BUCK14_DIG_PROG_FSM_0	CFG_EN_S2R	1	3	3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK14_CFG_EN_S2R_1738	SOO	0X0	
5325	BUCK14	0X4D00	html	BUCK14_DIG_PROG_FSM_0	CFG_BLANK_OV_EVT_DIS	1	4	4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK14_CFG_BLANK_OV_EVT_DIS_1738	SOO	0X0	
5326	BUCK14	0X4D00	html	BUCK14_DIG_PROG_FSM_0	CFG_BLANK_UV_EVT_DIS	1	5	5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK14_CFG_BLANK_UV_EVT_DIS_1738	SOO	0X0	
5327	BUCK14	0X4D00	html	BUCK14_DIG_PROG_FSM_0	CFG_BLANK_OC_EVT_DIS	1	6	6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK14_CFG_BLANK_OC_EVT_DIS_1738	SOO	0X0	
5328	BUCK14	0X4D00	html	BUCK14_DIG_PROG_FSM_0	CFG_BLANK_UC_EVT_DIS	1	7	7	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK14_CFG_BLANK_UC_EVT_DIS_1738	SOO	0X0	
5329	BUCK14	0X4D01	html	BUCK14_DIG_PROG_FSM_1	CFG_PULLDN_DIS	4	0	3:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK14_CFG_PULLDN_DIS_1739	SOO	0X0	
5330	BUCK14	0X4D01	html	BUCK14_DIG_PROG_FSM_1	CFG_EVT_STUP_DLY	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_CFG_EVT_STUP_DLY_1739	SOO	0X0	
5331	BUCK14	0X4D01	html	BUCK14_DIG_PROG_FSM_1	CFG_ADC_PULSE_CNT_EN	1	5	5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK14_CFG_ADC_PULSE_CNT_EN_1739	SOO	0X1	
5332	BUCK14	0X4D01	html	BUCK14_DIG_PROG_FSM_1	CFG_DVC_DONE_DLY	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_CFG_DVC_DONE_DLY_1739	SOO	0X3	
5333	BUCK14	0X4D02	html	BUCK14_DIG_PROG_FSM_2	CFG_PREBIAS_TIME	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_CFG_PREBIAS_TIME_1740	SOO	0X2	
5334	BUCK14	0X4D02	html	BUCK14_DIG_PROG_FSM_2	CFG_PFM_S2R_STRETCH_TIME	2	2	3:2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_CFG_PFM_S2R_STRETCH_TIME_1740	SOO	0X3	
5335	BUCK14	0X4D02	html	BUCK14_DIG_PROG_FSM_2	CFG_STARTUP_MODE	2	4	5:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK14_CFG_STARTUP_MODE_1740	SOO	0X1	
5336	BUCK14	0X4D02	html	BUCK14_DIG_PROG_FSM_2	CFG_DVC_TO_EN	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_CFG_DVC_TO_EN_1740	SOO	0X0	
5337	BUCK14	0X4D03	html	BUCK14_DIG_PROG_FSM_3	SPARE	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_SPARE_1741	SOO	0X0	
5338	BUCK14	0X4D04	html	BUCK14_DIG_TESTMODE_0	TST_DVC_ACKNOWLEDGE	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5339	BUCK14	0X4D04	html	BUCK14_DIG_TESTMODE_0	TST_FORCE_SYNC	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
5340	BUCK14	0X4D04	html	BUCK14_DIG_TESTMODE_0	TST_FORCE_SLEEP	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
5341	BUCK14	0X4D04	html	BUCK14_DIG_TESTMODE_0	TST_STOP_PCLK	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5342	BUCK14	0X4D05	html	BUCK14_DIG_TESTMODE_1	TST_TESTMODE_EN	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5343	BUCK14	0X4D05	html	BUCK14_DIG_TESTMODE_1	TST_TEST_FSM	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5344	BUCK14	0X4D05	html	BUCK14_DIG_TESTMODE_1	TST_SINGLE_SHOT_DVC	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5345	BUCK14	0X4D05	html	BUCK14_DIG_TESTMODE_1	CFG_DIG_TEST_SEL	4	4	7:4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5346	BUCK14	0X4D06	html	BUCK14_DIG_OV_CNTRL_0	CFG_OV	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_CFG_OV_1742	SOO	0X10	
5347	BUCK14	0X4D07	html	BUCK14_DIG_OV_CNTRL_1	CFG_OV_STUP	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_CFG_OV_STUP_1743	SOO	0X10	
5348	BUCK14	0X4D08	html	BUCK14_DIG_UV0_CNTRL_0	CFG_UV0	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_CFG_UV0_1744	SOO	0X10	
5349	BUCK14	0X4D09	html	BUCK14_DIG_UV0_CNTRL_1	CFG_UV0_STUP	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_CFG_UV0_STUP_1745	SOO	0X0	
5350	BUCK14	0X4D0A	html	BUCK14_DIG_DIG_CNTRL_2	CFG_FRQ_0	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK14_CFG_FRQ_0_1746	SOO	0X0	
5351	BUCK14	0X4D0B	html	BUCK14_DIG_DIG_CNTRL_3	CFG_FRQ_1	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK14_CFG_FRQ_1_1747	SOO	0X0	
5352	BUCK14	0X4D0C	html	BUCK14_DIG_DIG_CNTRL_4	CFG_FRQ_2	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK14_CFG_FRQ_2_1748	SOO	0X0	
5353	BUCK14	0X4D0D	html	BUCK14_DIG_DIG_CNTRL_5	CFG_FRQ_3	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK14_CFG_FRQ_3_1749	SOO	0X0	
5354	BUCK14	0X4D0E	html	BUCK14_DIG_DIG_CNTRL_6	CFG_COUNT_WINDOW_SEL	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK14_CFG_COUNT_WINDOW_SEL_1750	SOO	0X0	
5355	BUCK14	0X4D0E	html	BUCK14_DIG_DIG_CNTRL_6	CFG_BW_PERC_SEL	1	2	2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK14_CFG_BW_PERC_SEL_1750	SOO	0X0	
5356	BUCK14	0X4D0E	html	BUCK14_DIG_DIG_CNTRL_6	CFG_FRQ_LFSR_EN	1	3	3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK14_CFG_FRQ_LFSR_EN_1750	SOO	0X0	
5357	BUCK14	0X4D0E	html	BUCK14_DIG_DIG_CNTRL_6	CFG_EN_FRQ_AVOIDANCE	1	4	4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK14_CFG_EN_FRQ_AVOIDANCE_1750	SOO	0X0	
5358	BUCK14	0X4D0E	html	BUCK14_DIG_DIG_CNTRL_6	EN_CLK_DITHERING	1	5	5	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK14_EN_CLK_DITHERING_1750	SOO	0X0	
5359	BUCK14	0X4D0E	html	BUCK14_DIG_DIG_CNTRL_6	SPARE1	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_SPARE1_1750	SOO	0X0	
5360	BUCK14	0X4D0F	html	BUCK14_DIG_DIG_CNTRL_7	CFG_DVC_DONE_CONDITION	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_CFG_DVC_DONE_CONDITION_1751	SOO	0X0	
5361	BUCK14	0X4D0F	html	BUCK14_DIG_DIG_CNTRL_7	CFG_DVC_SR_PWRDN	4	4	7:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK14_CFG_DVC_SR_PWRDN_1751	SOO	0X0	
5362	BUCK14	0X4D10	html	BUCK14_DIG_DIG_CNTRL_8	CFG_DVC_SR_FAST_STARTUP_UP	4	0	3:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK14_CFG_DVC_SR_FAST_STARTUP_UP_1752	SOO	0X0	
5363	BUCK14	0X4D10	html	BUCK14_DIG_DIG_CNTRL_8	CFG_DVC_SR_FAST_STARTUP_DN	4	4	7:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK14_CFG_DVC_SR_FAST_STARTUP_DN_1752	SOO	0X0	
5364	BUCK14	0X4D11	html	BUCK14_DIG_DIG_CNTRL_9	CFG_FAST_STARTUP_ILIM	5	0	4:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK14_CFG_FAST_STARTUP_ILIM_1753	SOO	0X0	
5365	BUCK14	0X4D12	html	BUCK14_DIG_DIG_CNTRL_10	CFG_STARTUP_ILIM	5	0	4:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK14_CFG_STARTUP_ILIM_1754	SOO	0XB	
5366	BUCK14	0X4D13	html	BUCK14_DIG_DIG_CNTRL_11	CFG_DEB_UV	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK14_CFG_DEB_UV_1755	SOO	0X0	
5367	BUCK14	0X4D13	html	BUCK14_DIG_DIG_CNTRL_11	CFG_DEB_OV	2	2	3:2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK14_CFG_DEB_OV_1755	SOO	0X0	
5368	BUCK14	0X4D13	html	BUCK14_DIG_DIG_CNTRL_11	CFG_DEB_POS_ILIM	2	4	5:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK14_CFG_DEB_POS_ILIM_1755	SOO	0X0	
5369	BUCK14	0X4D13	html	BUCK14_DIG_DIG_CNTRL_11	CFG_DEB_NEG_ILIM	2	6	7:6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK14_CFG_DEB_NEG_ILIM_1755	SOO	0X0	
5370	BUCK14	0X4D20	html	BUCK14_PFM_CFG_0	PFM_EXIT_TIME	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_PFM_EXIT_TIME_1756	SOO	0X0	
5371	BUCK14	0X4D20	html	BUCK14_PFM_CFG_0	EN_PFM_PANIC_EXIT	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_EN_PFM_PANIC_EXIT_1756	SOO	0X0	
5372	BUCK14	0X4D20	html	BUCK14_PFM_CFG_0	PFM_ENTRY_CNT	2	3	4:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_PFM_ENTRY_CNT_1756	SOO	0X0	
5373	BUCK14	0X4D20	html	BUCK14_PFM_CFG_0	PFM_EXIT_NUMBER_OF_ADJ_PULSES	2	5	6:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_PFM_EXIT_NUMBER_OF_ADJ_PULSES_1756	SOO	0X0	
5374	BUCK14	0X4D20	html	BUCK14_PFM_CFG_0	DISABLE_FORCE_PWM_IN_DVC	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_DISABLE_FORCE_PWM_IN_DVC_1756	SOO	0X0	
5375	BUCK14	0X4D21	html	BUCK14_PFM_CFG_1	EN_PFM_EXIT_BY_COUNT	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_EN_PFM_EXIT_BY_COUNT_1757	SOO	0X0	
5376	BUCK14	0X4D21	html	BUCK14_PFM_CFG_1	BIGGER_PFM_HYST	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_BIGGER_PFM_HYST_1757	SOO	0X1	
5377	BUCK14	0X4D21	html	BUCK14_PFM_CFG_1	SPARE	6	2	7:2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_SPARE_1757	SOO	0X0	
5378	BUCK14	0X4D28	html	BUCK14_LP_CFG_0	TRIM_DOWN_SLOPE_CURRENT	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK14_TRIM_DOWN_SLOPE_CURRENT_1758	SOO	0X0	
5379	BUCK14	0X4D28	html	BUCK14_LP_CFG_0	TRIM_RATIO	3	4	6:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK14_TRIM_RATIO_1758	SOO	0X0	
5380	BUCK14	0X4D28	html	BUCK14_LP_CFG_0	ENABLE_PLL_ZERO	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_ENABLE_PLL_ZERO_1758	SOO	0X0	
5381	BUCK14	0X4D29	html	BUCK14_LP_CFG_1	TRIM_PERIOD	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK14_TRIM_PERIOD_1759	SOO	0X0	
5382	BUCK14	0X4D29	html	BUCK14_LP_CFG_1	TRIM_ZCD	5	3	7:3	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK14_TRIM_ZCD_1759	SOO	0X0	
5383	BUCK14	0X4D2A	html	BUCK14_LP_CFG_2	TRIM_IFB_RESET	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK14_TRIM_IFB_RESET_1760	SOO	0XE	
5384	BUCK14	0X4D2A	html	BUCK14_LP_CFG_2	TRIM_ONTIME_GAIN	3	4	6:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK14_TRIM_ONTIME_GAIN_1760	SOO	0X0	
5385	BUCK14	0X4D2B	html	BUCK14_LP_CFG_3	EN_PARK_IFB	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_EN_PARK_IFB_1761	SOO	0X1	
5386	BUCK14	0X4D2B	html	BUCK14_LP_CFG_3	EN_DIF_BRANCH	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_EN_DIF_BRANCH_1761	SOO	0X1	
5387	BUCK14	0X4D2B	html	BUCK14_LP_CFG_3	EN_SH	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_EN_SH_1761	SOO	0X0	
5388	BUCK14	0X4D2B	html	BUCK14_LP_CFG_3	DIS_EXT_MINOFF	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_DIS_EXT_MINOFF_1761	SOO	0X0	
5389	BUCK14	0X4D2C	html	BUCK14_LP_CFG_4	EN_VALLEY_BLANK	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_EN_VALLEY_BLANK_1762	SOO	0X1	
5390	BUCK14	0X4D2C	html	BUCK14_LP_CFG_4	PROG_ZERO	2	1	2:1	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK14_PROG_ZERO_1762	SOO	0X0	
5391	BUCK14	0X4D2C	html	BUCK14_LP_CFG_4	EN_STRETCHED_MINOFF	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_EN_STRETCHED_MINOFF_1762	SOO	0X0	
5392	BUCK14	0X4D2C	html	BUCK14_LP_CFG_4	EN_DLL	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_EN_DLL_1762	SOO	0X0	
5393	BUCK14	0X4D2C	html	BUCK14_LP_CFG_4	PROG_SPEED_DLL	2	5	6:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_PROG_SPEED_DLL_1762	SOO	0X0	
5394	BUCK14	0X4D2C	html	BUCK14_LP_CFG_4	DISABLE_DRIVER	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_DISABLE_DRIVER_1762	SOO	0X0	
5395	BUCK14	0X4D2D	html	BUCK14_LP_CFG_5	TRIM_ISNS_GAIN	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK14_TRIM_ISNS_GAIN_1763	SOO	0X0	
5396	BUCK14	0X4D2D	html	BUCK14_LP_CFG_5	TRIM_MINOFF	3	5	7:5	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK14_TRIM_MINOFF_1763	SOO	0X0	
5397	BUCK14	0X4D2E	html	BUCK14_LP_CFG_6	TRIM_ISNS_OFF	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK14_TRIM_ISNS_OFF_1764	SOO	0X0	
5398	BUCK14	0X4D2E	html	BUCK14_LP_CFG_6	SPARE2	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_SPARE2_1764	SOO	0X0	
5399	BUCK14	0X4D2F	html	BUCK14_LP_CFG_7	TESTMODE_LP	4	0	3:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5400	BUCK14	0X4D2F	html	BUCK14_LP_CFG_7	TM_FORCE_PFM	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5401	BUCK14	0X4D2F	html	BUCK14_LP_CFG_7	EN_CTON_CTRL	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5402	BUCK14	0X4D30	html	BUCK14_LP_CFG_8	SPARE1	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_SPARE1_1765	SOO	0X0	
5403	BUCK14	0X4D48	html	BUCK14_VLOOP_CFG_0	DISABLE_OV	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_DISABLE_OV_1766	SOO	0X0	
5404	BUCK14	0X4D48	html	BUCK14_VLOOP_CFG_0	COMPENSATION_TRIMMING	2	1	2:1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_COMPENSATION_TRIMMING_1766	SOO	0X0	
5405	BUCK14	0X4D48	html	BUCK14_VLOOP_CFG_0	DIS_OUT_BLANK_S2R	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_DIS_OUT_BLANK_S2R_1766	SOO	0X0	
5406	BUCK14	0X4D48	html	BUCK14_VLOOP_CFG_0	PROG_LL	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK14_PROG_LL_1766	SOO	0X0	
5407	BUCK14	0X4D49	html	BUCK14_VLOOP_CFG_1	TRIM_CL	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK14_TRIM_CL_1767	SOO	0X0	
5408	BUCK14	0X4D49	html	BUCK14_VLOOP_CFG_1	GM_TRIM	3	5	7:5	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK14_GM_TRIM_1767	SOO	0X0	
5409	BUCK14	0X4D4A	html	BUCK14_VLOOP_CFG_2	TRIM_RES	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK14_TRIM_RES_1768	SOO	0X0	
5410	BUCK14	0X4D4A	html	BUCK14_VLOOP_CFG_2	TRIM_CLAMPLOW	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK14_TRIM_CLAMPLOW_1768	SOO	0X0	
5411	BUCK14	0X4D4B	html	BUCK14_VLOOP_CFG_3	TRIM_I2V_ADC	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK14_TRIM_I2V_ADC_1769	SOO	0X0	
5412	BUCK14	0X4D4B	html	BUCK14_VLOOP_CFG_3	DISABLE_VDROOP	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_DISABLE_VDROOP_1769	SOO	0X0	
5413	BUCK14	0X4D4B	html	BUCK14_VLOOP_CFG_3	DIS_VREF_PFM	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_DIS_VREF_PFM_1769	SOO	0X0	
5414	BUCK14	0X4D4C	html	BUCK14_VLOOP_CFG_4	PROG_NEG_ILIM	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK14_PROG_NEG_ILIM_1770	SOO	0X0	
5415	BUCK14	0X4D4C	html	BUCK14_VLOOP_CFG_4	TRIM_CAP	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK14_TRIM_CAP_1770	SOO	0X0	
5416	BUCK14	0X4D4D	html	BUCK14_VLOOP_CFG_5	PROG_LL_DELAY	2	0	1:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK14_PROG_LL_DELAY_1771	SOO	0X0	
5417	BUCK14	0X4D4D	html	BUCK14_VLOOP_CFG_5	TRIM_RLL	2	2	3:2	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK14_TRIM_RLL_1771	SOO	0X0	
5418	BUCK14	0X4D4D	html	BUCK14_VLOOP_CFG_5	USE_ACTIVEDIS_UNDER_OV	1	4	4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK14_USE_ACTIVEDIS_UNDER_OV_1771	SOO	0X0	
5419	BUCK14	0X4D4D	html	BUCK14_VLOOP_CFG_5	TEST_300MV	1	5	5	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK14_TEST_300MV_1771	SOO	0X0	
5420	BUCK14	0X4D4D	html	BUCK14_VLOOP_CFG_5	DISABLE_CLAMP_LO	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_DISABLE_CLAMP_LO_1771	SOO	0X0	
5421	BUCK14	0X4D4D	html	BUCK14_VLOOP_CFG_5	DISABLE_CLAMP_HI	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_DISABLE_CLAMP_HI_1771	SOO	0X0	
5422	BUCK14	0X4D4E	html	BUCK14_VLOOP_CFG_6	TRIM_VOUT	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK14_TRIM_VOUT_1772	SOO	0X0	
5423	BUCK14	0X4D4E	html	BUCK14_VLOOP_CFG_6	EN_BOOST_SLEW	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_EN_BOOST_SLEW_1772	SOO	0X0	
5424	BUCK14	0X4D4E	html	BUCK14_VLOOP_CFG_6	PLUS_200MV	1	6	6	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK14_PLUS_200MV_1772	SOO	0X0	
5425	BUCK14	0X4D4E	html	BUCK14_VLOOP_CFG_6	EN_PFM_HI_GM	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_EN_PFM_HI_GM_1772	SOO	0X0	
5426	BUCK14	0X4D4F	html	BUCK14_VLOOP_CFG_7	PROG_VREF_S2R	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_PROG_VREF_S2R_1773	SOO	0X0	
5427	BUCK14	0X4D4F	html	BUCK14_VLOOP_CFG_7	PROG_CL	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_PROG_CL_1773	SOO	0XE	
5428	BUCK14	0X4D50	html	BUCK14_VLOOP_CFG_8	TESTMODE_VLOOP	4	0	3:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5429	BUCK14	0X4D51	html	BUCK14_VLOOP_CFG_9	SPARE1	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_SPARE1_1774	SOO	0X0	
5430	BUCK14	0X4D52	html	BUCK14_VLOOP_CFG_10	SPARE2	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_SPARE2_1775	SOO	0X0	
5431	BUCK14	0X4D53	html	BUCK14_VLOOP_CFG_11	SPARE3	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_SPARE3_1776	SOO	0X0	
5432	BUCK14	0X4D68	html	BUCK14_FSM_CFG_0	TRIM_PROP_CURRENT	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BUCK14_TRIM_PROP_CURRENT_1777	SOO	0X0	
5433	BUCK14	0X4D68	html	BUCK14_FSM_CFG_0	OBSERVATION	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_OBSERVATION_1777	SOO	0X0	
5434	BUCK14	0X4D68	html	BUCK14_FSM_CFG_0	FORCE_PWM_UNDER_OV	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_FORCE_PWM_UNDER_OV_1777	SOO	0X0	
5435	BUCK14	0X4D68	html	BUCK14_FSM_CFG_0	DIS_S2R_EXIT_RESYNC	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_DIS_S2R_EXIT_RESYNC_1777	SOO	0X0	
5436	BUCK14	0X4D69	html	BUCK14_FSM_CFG_1	DIS_GD_SIZING_LP	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_DIS_GD_SIZING_LP_1778	SOO	0X0	
5437	BUCK14	0X4D69	html	BUCK14_FSM_CFG_1	EN_RLL	1	1	1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BUCK14_EN_RLL_1778	SOO	0X0	
5438	BUCK14	0X4D69	html	BUCK14_FSM_CFG_1	PFM_PULSE_HEIGHT	2	4	5:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_PFM_PULSE_HEIGHT_1778	SOO	0X0	
5439	BUCK14	0X4D69	html	BUCK14_FSM_CFG_1	TM_EN_RPL	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_TM_EN_RPL_1778	SOO	0X0	
5440	BUCK14	0X4D69	html	BUCK14_FSM_CFG_1	TM_REDUCED_LS	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_TM_REDUCED_LS_1778	SOO	0X0	
5441	BUCK14	0X4D6A	html	BUCK14_FSM_CFG_2	SPARE1	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_SPARE1_1779	SOO	0X0	
5442	BUCK14	0X4D6A	html	BUCK14_FSM_CFG_2	SPARE2	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_SPARE2_1779	SOO	0X0	
5443	BUCK14	0X4D6B	html	BUCK14_FSM_CFG_3	EXTRA_RAMP_TRIM	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_EXTRA_RAMP_TRIM_1780	SOO	0X0	
5444	BUCK14	0X4D6B	html	BUCK14_FSM_CFG_3	TRIM_SPEED	3	3	5:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_TRIM_SPEED_1780	SOO	0X0	
5445	BUCK14	0X4D6B	html	BUCK14_FSM_CFG_3	TRIM_DELAY	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_TRIM_DELAY_1780	SOO	0X0	
5446	BUCK14	0X4D6C	html	BUCK14_FSM_CFG_4	EXTRA_RAMP	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_EXTRA_RAMP_1781	SOO	0X0	
5447	BUCK14	0X4D6C	html	BUCK14_FSM_CFG_4	EN_EXT_ZVS_DEL	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_EN_EXT_ZVS_DEL_1781	SOO	0X0	
5448	BUCK14	0X4D6C	html	BUCK14_FSM_CFG_4	DIS_BYP_SYNC_PFM_MODE	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_DIS_BYP_SYNC_PFM_MODE_1781	SOO	0X0	
5449	BUCK14	0X4D6C	html	BUCK14_FSM_CFG_4	DIS_ONTIME_LATCH_S2R	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_DIS_ONTIME_LATCH_S2R_1781	SOO	0X0	
5450	BUCK14	0X4D6C	html	BUCK14_FSM_CFG_4	DIS_CLK_DELAYED	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_DIS_CLK_DELAYED_1781	SOO	0X0	
5451	BUCK14	0X4D6C	html	BUCK14_FSM_CFG_4	EN_PANIC_TIMEOUT	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_EN_PANIC_TIMEOUT_1781	SOO	0X0	
5452	BUCK14	0X4D6C	html	BUCK14_FSM_CFG_4	DIS_PFM_BLANK_AT_ONTIME	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_DIS_PFM_BLANK_AT_ONTIME_1781	SOO	0X0	
5453	BUCK14	0X4D78	html	BUCK14_DYN_CFG_0	S2R_PCURR_SET	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BUCK14_S2R_PCURR_SET_1782	SOO	0X0	
5454	BUCK14	0X4D79	html	BUCK14_DYN_CFG_1	SPARE	5	0	4:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5455	BUCK14	0X4D7C	html	BUCK14_STATUS_EVENTS_REG_0	STAT_NEG_ILIM	1	0	0	RO	NA	TRUE	C	TRUE	FALSE	NA	NA	TBD	0X0	
5456	BUCK14	0X4D7C	html	BUCK14_STATUS_EVENTS_REG_0	STAT_POS_ILIM	1	1	1	RO	NA	TRUE	C	TRUE	FALSE	NA	NA	TBD	0X0	
5457	BUCK14	0X4D7C	html	BUCK14_STATUS_EVENTS_REG_0	STAT_UV_COMP	1	2	2	RO	NA	TRUE	C	TRUE	FALSE	NA	NA	TBD	0X0	
5458	BUCK14	0X4D7C	html	BUCK14_STATUS_EVENTS_REG_0	STAT_OV_COMP	1	3	3	RO	NA	TRUE	C	TRUE	FALSE	NA	NA	TBD	0X0	
5459	BUCK14	0X4D7D	html	BUCK14_STATUS_EVENTS_REG_1	STAT_BUCK_FSM_STATE	3	0	2:0	RO	NA	TRUE	C	TRUE	FALSE	NA	NA	TBD	0X0	
5460	BUCK14	0X4D7D	html	BUCK14_STATUS_EVENTS_REG_1	STAT_PWM_MODE	1	3	3	RO	NA	TRUE	C	TRUE	FALSE	NA	NA	TBD	0X0	
5461	BUCK14	0X4D7D	html	BUCK14_STATUS_EVENTS_REG_1	STAT_DVC_UP	1	4	4	RO	NA	TRUE	C	TRUE	FALSE	NA	NA	TBD	0X0	
5462	BUCK14	0X4D7D	html	BUCK14_STATUS_EVENTS_REG_1	STAT_DVC_DN	1	5	5	RO	NA	TRUE	C	TRUE	FALSE	NA	NA	TBD	0X0	
5463	BUCK14	0X4D7E	html	BUCK14_STATUS_EVENTS_REG_2	VSEL_TARGET	8	0	7:0	RO	NA	TRUE	C	TRUE	FALSE	NA	NA	TBD	0X0	
5464	BUCK14	0X4D7F	html	BUCK14_STATUS_EVENTS_REG_3	STICKY_STATE	2	0	1:0	WU	NA	TRUE	C	TRUE	FALSE	NA	NA	TBD	0X0	
5465	LDO	0X4E00	html	LDO_LDO1_CNTRL_0	EN_LDO	1	0	0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
5466	LDO	0X4E01	html	LDO_LDO1_CNTRL_1	VSEL_LDO	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X60	
5467	LDO	0X4E02	html	LDO_LDO1_CNTRL_2	EN_50MA	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_EN_50MA_1783	SOO	0X0	
5468	LDO	0X4E02	html	LDO_LDO1_CNTRL_2	ALLOW_S2R	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_ALLOW_S2R_1783	SOO	0X1	
5469	LDO	0X4E02	html	LDO_LDO1_CNTRL_2	ALLOW_DDR	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_ALLOW_DDR_1783	SOO	0X1	
5470	LDO	0X4E02	html	LDO_LDO1_CNTRL_2	EN_DO	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_EN_DO_1783	SOO	0X1	
5471	LDO	0X4E02	html	LDO_LDO1_CNTRL_2	SOFT_LDO	3	5	7:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_SOFT_LDO_1783	SOO	0X7	
5472	LDO	0X4E03	html	LDO_LDO1_CNTRL_3	DO_SET	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_DO_SET_1784	SOO	0X0	
5473	LDO	0X4E04	html	LDO_LDO1_OVP_0	EN_OVP	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_EN_OVP_1785	SOO	0X1	
5474	LDO	0X4E05	html	LDO_LDO1_TRIM_0	REFTRIM_LDO	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_LDO_REFTRIM_LDO_1786	SOO	0XF	
5475	LDO	0X4E05	html	LDO_LDO1_TRIM_0	ADC_TRIM	3	5	7:5	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_LDO_ADC_TRIM_1786	SOO	0X0	
5476	LDO	0X4E06	html	LDO_LDO1_TRIM_1	OVP_TRIM	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_LDO_OVP_TRIM_1787	SOO	0X8	
5477	LDO	0X4E07	html	LDO_LDO1_SPARE	DCFG_SPR	2	0	1:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5478	LDO	0X4E08	html	LDO_LDO2_CNTRL_0	EN_LDO	1	0	0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
5479	LDO	0X4E09	html	LDO_LDO2_CNTRL_1	VSEL_LDO	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X4	
5480	LDO	0X4E0A	html	LDO_LDO2_CNTRL_2	EN_50MA	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_EN_50MA_1788	SOO	0X1	
5481	LDO	0X4E0A	html	LDO_LDO2_CNTRL_2	ALLOW_S2R	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_ALLOW_S2R_1788	SOO	0X1	
5482	LDO	0X4E0A	html	LDO_LDO2_CNTRL_2	ALLOW_DDR	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_ALLOW_DDR_1788	SOO	0X1	
5483	LDO	0X4E0A	html	LDO_LDO2_CNTRL_2	EN_DO	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_EN_DO_1788	SOO	0X1	
5484	LDO	0X4E0A	html	LDO_LDO2_CNTRL_2	SOFT_LDO	3	5	7:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_SOFT_LDO_1788	SOO	0X7	
5485	LDO	0X4E0B	html	LDO_LDO2_CNTRL_3	DO_SET	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_DO_SET_1789	SOO	0X0	
5486	LDO	0X4E0C	html	LDO_LDO2_OVP_0	EN_OVP	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_EN_OVP_1790	SOO	0X1	
5487	LDO	0X4E0D	html	LDO_LDO2_TRIM_0	REFTRIM_LDO	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_LDO_REFTRIM_LDO_1791	SOO	0XF	
5488	LDO	0X4E0D	html	LDO_LDO2_TRIM_0	ADC_TRIM	3	5	7:5	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_LDO_ADC_TRIM_1791	SOO	0X0	
5489	LDO	0X4E0E	html	LDO_LDO2_TRIM_1	OVP_TRIM	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_LDO_OVP_TRIM_1792	SOO	0X8	
5490	LDO	0X4E0F	html	LDO_LDO2_SPARE	DCFG_SPR	2	0	1:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5491	LDO	0X4E10	html	LDO_LDO3_CNTRL_0	EN_LDO	1	0	0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
5492	LDO	0X4E11	html	LDO_LDO3_CNTRL_1	VSEL_LDO	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0XBC	
5493	LDO	0X4E12	html	LDO_LDO3_CNTRL_2	EN_DO	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_EN_DO_1793	SOO	0X1	
5494	LDO	0X4E12	html	LDO_LDO3_CNTRL_2	EN_TM	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_EN_TM_1793	SOO	0X0	
5495	LDO	0X4E12	html	LDO_LDO3_CNTRL_2	EN_OVP	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_EN_OVP_1793	SOO	0X1	
5496	LDO	0X4E12	html	LDO_LDO3_CNTRL_2	EN_ILIM_SNS	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_EN_ILIM_SNS_1793	SOO	0X1	
5497	LDO	0X4E12	html	LDO_LDO3_CNTRL_2	EN_ILIM_GM	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_EN_ILIM_GM_1793	SOO	0X1	
5498	LDO	0X4E12	html	LDO_LDO3_CNTRL_2	DIS_PDRV	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_DIS_PDRV_1793	SOO	0X1	
5499	LDO	0X4E12	html	LDO_LDO3_CNTRL_2	EN_ATB_VPRE	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_EN_ATB_VPRE_1793	SOO	0X0	
5500	LDO	0X4E13	html	LDO_LDO3_CNTRL_3	I_DRV_SET	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_I_DRV_SET_1794	SOO	0X1	
5501	LDO	0X4E13	html	LDO_LDO3_CNTRL_3	ILIM_SET	2	2	3:2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_ILIM_SET_1794	SOO	0X0	
5502	LDO	0X4E13	html	LDO_LDO3_CNTRL_3	VOS_CSAMP_SET	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_VOS_CSAMP_SET_1794	SOO	0X0	
5503	LDO	0X4E13	html	LDO_LDO3_CNTRL_3	SOFT_LDO	3	5	7:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_SOFT_LDO_1794	SOO	0X7	
5504	LDO	0X4E14	html	LDO_LDO3_CNTRL_4	EN_ILIM_SRE	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_EN_ILIM_SRE_1795	SOO	0X1	
5505	LDO	0X4E14	html	LDO_LDO3_CNTRL_4	DIS_PD	1	1	1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_LDO_DIS_PD_1795	SOO	0X0	
5506	LDO	0X4E14	html	LDO_LDO3_CNTRL_4	VPREREG_SET	3	4	6:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_VPREREG_SET_1795	SOO	0X1	
5507	LDO	0X4E14	html	LDO_LDO3_CNTRL_4	FORCE_DO	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_FORCE_DO_1795	SOO	0X0	
5508	LDO	0X4E15	html	LDO_LDO3_TRIM_0	REFTRIM_LDO	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_LDO_REFTRIM_LDO_1796	SOO	0X0	
5509	LDO	0X4E15	html	LDO_LDO3_TRIM_0	ADC_TRIM	3	5	7:5	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_LDO_ADC_TRIM_1796	SOO	0X4	
5510	LDO	0X4E16	html	LDO_LDO3_TRIM_1	RANGE_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_LDO_RANGE_TRIM_1797	SOO	0X0	
5511	LDO	0X4E16	html	LDO_LDO3_TRIM_1	OVP_TRIM	3	3	5:3	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_LDO_OVP_TRIM_1797	SOO	0X4	
5512	LDO	0X4E17	html	LDO_LDO3_TRIM_2	ILIM_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_LDO_ILIM_TRIM_1798	SOO	0X4	
5513	LDO	0X4E18	html	LDO_LDO5_CNTRL_0	EN_LDO	1	0	0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
5514	LDO	0X4E19	html	LDO_LDO5_CNTRL_1	VSEL_LDO	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X52	
5515	LDO	0X4E1A	html	LDO_LDO5_CNTRL_2	EN_50MA	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_EN_50MA_1799	SOO	0X0	
5516	LDO	0X4E1A	html	LDO_LDO5_CNTRL_2	ALLOW_S2R	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_ALLOW_S2R_1799	SOO	0X1	
5517	LDO	0X4E1A	html	LDO_LDO5_CNTRL_2	ALLOW_DDR	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_ALLOW_DDR_1799	SOO	0X1	
5518	LDO	0X4E1A	html	LDO_LDO5_CNTRL_2	EN_DO	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_EN_DO_1799	SOO	0X1	
5519	LDO	0X4E1A	html	LDO_LDO5_CNTRL_2	SOFT_LDO	3	5	7:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_SOFT_LDO_1799	SOO	0X7	
5520	LDO	0X4E1B	html	LDO_LDO5_CNTRL_3	DO_SET	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_DO_SET_1800	SOO	0X0	
5521	LDO	0X4E1C	html	LDO_LDO5_OVP_0	EN_OVP	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_EN_OVP_1801	SOO	0X1	
5522	LDO	0X4E1D	html	LDO_LDO5_TRIM_0	REFTRIM_LDO	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_LDO_REFTRIM_LDO_1802	SOO	0XF	
5523	LDO	0X4E1D	html	LDO_LDO5_TRIM_0	ADC_TRIM	3	5	7:5	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_LDO_ADC_TRIM_1802	SOO	0X0	
5524	LDO	0X4E1E	html	LDO_LDO5_TRIM_1	OVP_TRIM	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_LDO_OVP_TRIM_1803	SOO	0X8	
5525	LDO	0X4E1F	html	LDO_LDO5_SPARE	DCFG_SPR	2	0	1:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5526	LDO	0X4E20	html	LDO_LDO7_CNTRL_0	EN_LDO	1	0	0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
5527	LDO	0X4E21	html	LDO_LDO7_CNTRL_1	VSEL_LDO	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X60	
5528	LDO	0X4E22	html	LDO_LDO7_CNTRL_2	EN_50MA	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_EN_50MA_1804	SOO	0X0	
5529	LDO	0X4E22	html	LDO_LDO7_CNTRL_2	ALLOW_S2R	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_ALLOW_S2R_1804	SOO	0X1	
5530	LDO	0X4E22	html	LDO_LDO7_CNTRL_2	ALLOW_DDR	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_ALLOW_DDR_1804	SOO	0X1	
5531	LDO	0X4E22	html	LDO_LDO7_CNTRL_2	EN_DO	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_EN_DO_1804	SOO	0X1	
5532	LDO	0X4E22	html	LDO_LDO7_CNTRL_2	SOFT_LDO	3	5	7:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_SOFT_LDO_1804	SOO	0X7	
5533	LDO	0X4E23	html	LDO_LDO7_CNTRL_3	DO_SET	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_DO_SET_1805	SOO	0X0	
5534	LDO	0X4E24	html	LDO_LDO7_OVP_0	EN_OVP	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_EN_OVP_1806	SOO	0X1	
5535	LDO	0X4E25	html	LDO_LDO7_TRIM_0	REFTRIM_LDO	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_LDO_REFTRIM_LDO_1807	SOO	0XF	
5536	LDO	0X4E25	html	LDO_LDO7_TRIM_0	ADC_TRIM	3	5	7:5	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_LDO_ADC_TRIM_1807	SOO	0X0	
5537	LDO	0X4E26	html	LDO_LDO7_TRIM_1	OVP_TRIM	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_LDO_OVP_TRIM_1808	SOO	0X8	
5538	LDO	0X4E27	html	LDO_LDO7_SPARE	DCFG_SPR	2	0	1:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5539	LDO	0X4E28	html	LDO_LDO9_CNTRL_0	EN_LDO	1	0	0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X1	
5540	LDO	0X4E29	html	LDO_LDO9_CNTRL_1	VSEL_LDO	8	0	7:0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X4	
5541	LDO	0X4E2A	html	LDO_LDO9_CNTRL_2	ALLOW_RESET	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_ALLOW_RESET_1809	SOO	0X0	
5542	LDO	0X4E2A	html	LDO_LDO9_CNTRL_2	ALLOW_OFF	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_ALLOW_OFF_1809	SOO	0X0	
5543	LDO	0X4E2A	html	LDO_LDO9_CNTRL_2	ALLOW_S2R	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_ALLOW_S2R_1809	SOO	0X1	
5544	LDO	0X4E2A	html	LDO_LDO9_CNTRL_2	ALLOW_DDR	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_ALLOW_DDR_1809	SOO	0X1	
5545	LDO	0X4E2A	html	LDO_LDO9_CNTRL_2	SOFT_LDO	3	5	7:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_SOFT_LDO_1809	SOO	0X7	
5546	LDO	0X4E2B	html	LDO_LDO9_TRIM_0	REFTRIM_LDO	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_LDO_REFTRIM_LDO_1810	SOO	0X0	
5547	LDO	0X4E2B	html	LDO_LDO9_TRIM_0	ADC_TRIM	3	5	7:5	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_LDO_ADC_TRIM_1810	SOO	0X0	
5548	LDO	0X4E2C	html	LDO_LDO9_SPARE	DCFG_SPR	2	0	1:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5549	LDO	0X4E30	html	LDO_LDO10_CNTRL_0	EN_LDO	1	0	0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
5550	LDO	0X4E31	html	LDO_LDO10_CNTRL_1	VSEL_LDO	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X60	
5551	LDO	0X4E32	html	LDO_LDO10_CNTRL_2	EN_50MA	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_EN_50MA_1811	SOO	0X0	
5552	LDO	0X4E32	html	LDO_LDO10_CNTRL_2	ALLOW_S2R	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_ALLOW_S2R_1811	SOO	0X1	
5553	LDO	0X4E32	html	LDO_LDO10_CNTRL_2	ALLOW_DDR	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_ALLOW_DDR_1811	SOO	0X1	
5554	LDO	0X4E32	html	LDO_LDO10_CNTRL_2	EN_DO	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_EN_DO_1811	SOO	0X1	
5555	LDO	0X4E32	html	LDO_LDO10_CNTRL_2	SOFT_LDO	3	5	7:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_SOFT_LDO_1811	SOO	0X7	
5556	LDO	0X4E33	html	LDO_LDO10_CNTRL_3	DO_SET	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_DO_SET_1812	SOO	0X0	
5557	LDO	0X4E34	html	LDO_LDO10_OVP_0	EN_OVP	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_EN_OVP_1813	SOO	0X1	
5558	LDO	0X4E35	html	LDO_LDO10_TRIM_0	REFTRIM_LDO	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_LDO_REFTRIM_LDO_1814	SOO	0XF	
5559	LDO	0X4E35	html	LDO_LDO10_TRIM_0	ADC_TRIM	3	5	7:5	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_LDO_ADC_TRIM_1814	SOO	0X0	
5560	LDO	0X4E36	html	LDO_LDO10_TRIM_1	OVP_TRIM	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_LDO_OVP_TRIM_1815	SOO	0X8	
5561	LDO	0X4E37	html	LDO_LDO10_SPARE	DCFG_SPR	2	0	1:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5562	LDO	0X4E38	html	LDO_LDO13_CNTRL_0	EN_LDO	1	0	0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
5563	LDO	0X4E39	html	LDO_LDO13_CNTRL_1	VSEL_LDO	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X60	
5564	LDO	0X4E3A	html	LDO_LDO13_CNTRL_2	EN_50MA	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_EN_50MA_1816	SOO	0X0	
5565	LDO	0X4E3A	html	LDO_LDO13_CNTRL_2	ALLOW_S2R	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_ALLOW_S2R_1816	SOO	0X1	
5566	LDO	0X4E3A	html	LDO_LDO13_CNTRL_2	ALLOW_DDR	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_ALLOW_DDR_1816	SOO	0X1	
5567	LDO	0X4E3A	html	LDO_LDO13_CNTRL_2	EN_DO	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_EN_DO_1816	SOO	0X1	
5568	LDO	0X4E3A	html	LDO_LDO13_CNTRL_2	SOFT_LDO	3	5	7:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_SOFT_LDO_1816	SOO	0X7	
5569	LDO	0X4E3B	html	LDO_LDO13_CNTRL_3	DO_SET	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_DO_SET_1817	SOO	0X0	
5570	LDO	0X4E3C	html	LDO_LDO13_OVP_0	EN_OVP	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_EN_OVP_1818	SOO	0X1	
5571	LDO	0X4E3D	html	LDO_LDO13_TRIM_0	REFTRIM_LDO	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_LDO_REFTRIM_LDO_1819	SOO	0XF	
5572	LDO	0X4E3D	html	LDO_LDO13_TRIM_0	ADC_TRIM	3	5	7:5	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_LDO_ADC_TRIM_1819	SOO	0X0	
5573	LDO	0X4E3E	html	LDO_LDO13_TRIM_1	OVP_TRIM	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_LDO_OVP_TRIM_1820	SOO	0X8	
5574	LDO	0X4E3F	html	LDO_LDO13_SPARE	DCFG_SPR	2	0	1:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5575	LDO	0X4E40	html	LDO_LDO14_CNTRL_0	EN_LDO	1	0	0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
5576	LDO	0X4E41	html	LDO_LDO14_CNTRL_1	VSEL_LDO	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0XBC	
5577	LDO	0X4E42	html	LDO_LDO14_CNTRL_2	EN_DO	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_EN_DO_1821	SOO	0X1	
5578	LDO	0X4E42	html	LDO_LDO14_CNTRL_2	EN_TM	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_EN_TM_1821	SOO	0X0	
5579	LDO	0X4E42	html	LDO_LDO14_CNTRL_2	EN_OVP	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_EN_OVP_1821	SOO	0X1	
5580	LDO	0X4E42	html	LDO_LDO14_CNTRL_2	EN_ILIM_SNS	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_EN_ILIM_SNS_1821	SOO	0X1	
5581	LDO	0X4E42	html	LDO_LDO14_CNTRL_2	EN_ILIM_GM	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_EN_ILIM_GM_1821	SOO	0X1	
5582	LDO	0X4E42	html	LDO_LDO14_CNTRL_2	DIS_PDRV	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_DIS_PDRV_1821	SOO	0X1	
5583	LDO	0X4E42	html	LDO_LDO14_CNTRL_2	EN_ATB_VPRE	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_EN_ATB_VPRE_1821	SOO	0X0	
5584	LDO	0X4E43	html	LDO_LDO14_CNTRL_3	I_DRV_SET	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_I_DRV_SET_1822	SOO	0X1	
5585	LDO	0X4E43	html	LDO_LDO14_CNTRL_3	ILIM_SET	2	2	3:2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_ILIM_SET_1822	SOO	0X0	
5586	LDO	0X4E43	html	LDO_LDO14_CNTRL_3	VOS_CSAMP_SET	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_VOS_CSAMP_SET_1822	SOO	0X0	
5587	LDO	0X4E43	html	LDO_LDO14_CNTRL_3	SOFT_LDO	3	5	7:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_SOFT_LDO_1822	SOO	0X7	
5588	LDO	0X4E44	html	LDO_LDO14_CNTRL_4	EN_ILIM_SRE	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_EN_ILIM_SRE_1823	SOO	0X1	
5589	LDO	0X4E44	html	LDO_LDO14_CNTRL_4	DIS_PD	1	1	1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_LDO_DIS_PD_1823	SOO	0X0	
5590	LDO	0X4E44	html	LDO_LDO14_CNTRL_4	VPREREG_SET	3	4	6:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_VPREREG_SET_1823	SOO	0X1	
5591	LDO	0X4E44	html	LDO_LDO14_CNTRL_4	FORCE_DO	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_FORCE_DO_1823	SOO	0X0	
5592	LDO	0X4E45	html	LDO_LDO14_TRIM_0	REFTRIM_LDO	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_LDO_REFTRIM_LDO_1824	SOO	0X0	
5593	LDO	0X4E45	html	LDO_LDO14_TRIM_0	ADC_TRIM	3	5	7:5	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_LDO_ADC_TRIM_1824	SOO	0X4	
5594	LDO	0X4E46	html	LDO_LDO14_TRIM_1	RANGE_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_LDO_RANGE_TRIM_1825	SOO	0X0	
5595	LDO	0X4E46	html	LDO_LDO14_TRIM_1	OVP_TRIM	3	3	5:3	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_LDO_OVP_TRIM_1825	SOO	0X4	
5596	LDO	0X4E47	html	LDO_LDO14_TRIM_2	ILIM_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_LDO_ILIM_TRIM_1826	SOO	0X4	
5597	LDO	0X4E48	html	LDO_LDO16_CNTRL_0	EN_LDO	1	0	0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
5598	LDO	0X4E49	html	LDO_LDO16_CNTRL_1	VSEL_LDO	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X60	
5599	LDO	0X4E4A	html	LDO_LDO16_CNTRL_2	EN_50MA	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_EN_50MA_1827	SOO	0X0	
5600	LDO	0X4E4A	html	LDO_LDO16_CNTRL_2	ALLOW_S2R	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_ALLOW_S2R_1827	SOO	0X1	
5601	LDO	0X4E4A	html	LDO_LDO16_CNTRL_2	ALLOW_DDR	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_ALLOW_DDR_1827	SOO	0X1	
5602	LDO	0X4E4A	html	LDO_LDO16_CNTRL_2	EN_DO	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_EN_DO_1827	SOO	0X1	
5603	LDO	0X4E4A	html	LDO_LDO16_CNTRL_2	SOFT_LDO	3	5	7:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_SOFT_LDO_1827	SOO	0X7	
5604	LDO	0X4E4B	html	LDO_LDO16_CNTRL_3	DO_SET	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_DO_SET_1828	SOO	0X0	
5605	LDO	0X4E4C	html	LDO_LDO16_OVP_0	EN_OVP	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_EN_OVP_1829	SOO	0X1	
5606	LDO	0X4E4D	html	LDO_LDO16_TRIM_0	REFTRIM_LDO	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_LDO_REFTRIM_LDO_1830	SOO	0XF	
5607	LDO	0X4E4D	html	LDO_LDO16_TRIM_0	ADC_TRIM	3	5	7:5	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_LDO_ADC_TRIM_1830	SOO	0X0	
5608	LDO	0X4E4E	html	LDO_LDO16_TRIM_1	OVP_TRIM	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_LDO_OVP_TRIM_1831	SOO	0X8	
5609	LDO	0X4E4F	html	LDO_LDO16_SPARE	DCFG_SPR	2	0	1:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5610	LDO	0X4E50	html	LDO_LDO19_CNTRL_0	EN_LDO	1	0	0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
5611	LDO	0X4E51	html	LDO_LDO19_CNTRL_1	VSEL_LDO	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X2C	
5612	LDO	0X4E52	html	LDO_LDO19_CNTRL_2	EN_DO	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_EN_DO_1832	SOO	0X1	
5613	LDO	0X4E52	html	LDO_LDO19_CNTRL_2	EN_TM	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_EN_TM_1832	SOO	0X0	
5614	LDO	0X4E52	html	LDO_LDO19_CNTRL_2	EN_OVP	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_EN_OVP_1832	SOO	0X1	
5615	LDO	0X4E52	html	LDO_LDO19_CNTRL_2	EN_ILIM_SNS	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_EN_ILIM_SNS_1832	SOO	0X1	
5616	LDO	0X4E52	html	LDO_LDO19_CNTRL_2	EN_ILIM_GM	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_EN_ILIM_GM_1832	SOO	0X1	
5617	LDO	0X4E52	html	LDO_LDO19_CNTRL_2	DIS_PDRV	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_DIS_PDRV_1832	SOO	0X1	
5618	LDO	0X4E52	html	LDO_LDO19_CNTRL_2	EN_ATB_VPRE	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_EN_ATB_VPRE_1832	SOO	0X0	
5619	LDO	0X4E53	html	LDO_LDO19_CNTRL_3	I_DRV_SET	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_I_DRV_SET_1833	SOO	0X1	
5620	LDO	0X4E53	html	LDO_LDO19_CNTRL_3	ILIM_SET	2	2	3:2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_ILIM_SET_1833	SOO	0X0	
5621	LDO	0X4E53	html	LDO_LDO19_CNTRL_3	VOS_CSAMP_SET	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_VOS_CSAMP_SET_1833	SOO	0X0	
5622	LDO	0X4E53	html	LDO_LDO19_CNTRL_3	SOFT_LDO	3	5	7:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_SOFT_LDO_1833	SOO	0X7	
5623	LDO	0X4E54	html	LDO_LDO19_CNTRL_4	EN_ILIM_SRE	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_EN_ILIM_SRE_1834	SOO	0X1	
5624	LDO	0X4E54	html	LDO_LDO19_CNTRL_4	DIS_PD	1	1	1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_LDO_DIS_PD_1834	SOO	0X0	
5625	LDO	0X4E54	html	LDO_LDO19_CNTRL_4	VPREREG_SET	3	4	6:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_VPREREG_SET_1834	SOO	0X1	
5626	LDO	0X4E54	html	LDO_LDO19_CNTRL_4	FORCE_DO	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_FORCE_DO_1834	SOO	0X0	
5627	LDO	0X4E55	html	LDO_LDO19_TRIM_0	REFTRIM_LDO	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_LDO_REFTRIM_LDO_1835	SOO	0X0	
5628	LDO	0X4E55	html	LDO_LDO19_TRIM_0	ADC_TRIM	3	5	7:5	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_LDO_ADC_TRIM_1835	SOO	0X4	
5629	LDO	0X4E56	html	LDO_LDO19_TRIM_1	RANGE_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_LDO_RANGE_TRIM_1836	SOO	0X0	
5630	LDO	0X4E56	html	LDO_LDO19_TRIM_1	OVP_TRIM	3	3	5:3	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_LDO_OVP_TRIM_1836	SOO	0X4	
5631	LDO	0X4E57	html	LDO_LDO19_TRIM_2	ILIM_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_LDO_ILIM_TRIM_1837	SOO	0X4	
5632	LDO	0X4E58	html	LDO_LDO_INT_CNTRL_0	VOUTPROG_LDO	2	3	4:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_VOUTPROG_LDO_1838	SOO	0X0	
5633	LDO	0X4E59	html	LDO_LDO_INT_TRIM_0	REFTRIM_LDO	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_LDO_REFTRIM_LDO_1839	SOO	0X0	
5634	LDO	0X4E59	html	LDO_LDO_INT_TRIM_0	ADC_TRIM	3	5	7:5	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_LDO_ADC_TRIM_1839	SOO	0X0	
5635	LDO	0X4E5A	html	LDO_LDO_INT_SPARE	DCFG_SPR	2	0	1:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5636	LDO	0X4E60	html	LDO_DIG_IN_DIG_CNTRL_TST	TST_DVC_DONE_IMMEDIATE	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_LDO_TST_DVC_DONE_IMMEDIATE_1840	SOO	0X0	
5637	LDO	0X4E61	html	LDO_DIG_IN_ATB_CNTRL_NORTH	ATBMUX_CFG_NORTH_GRLDO	3	0	2:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5638	LDO	0X4E61	html	LDO_DIG_IN_ATB_CNTRL_NORTH	ATBMUX_REMAP_NORTH_GRLDO	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5639	LDO	0X4E61	html	LDO_DIG_IN_ATB_CNTRL_NORTH	ATBMUX_EN_NORTH_GRLDO	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5640	LDO	0X4E62	html	LDO_DIG_IN_ATB_CNTRL_SOUTH	ATBMUX_CFG_SOUTH_GRLDO	3	0	2:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5641	LDO	0X4E62	html	LDO_DIG_IN_ATB_CNTRL_SOUTH	ATBMUX_REMAP_SOUTH_GRLDO	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5642	LDO	0X4E62	html	LDO_DIG_IN_ATB_CNTRL_SOUTH	ATBMUX_EN_SOUTH_GRLDO	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5643	LDO	0X4E63	html	LDO_DIG_IN_TRIM_0	TRIM_RADC_GRLDO	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_LDO_TRIM_RADC_GRLDO_1841	SOO	0X0	
5644	LDO	0X4E64	html	LDO_DIG_IN_CNTRL_0	CFG_RADC_5XGAIN_GRLDO	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
5645	LDO	0X4E65	html	LDO_DIG_IN_CNTRL_1	LDO19_ALWAYS_ON	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_LDO_LDO19_ALWAYS_ON_1842	SOO	0X0	
5646	BSWI	0X4F00	html	BSWI_DIG_PULLUP_SW1	SW1_SELECT_DELAY	4	0	3:0	RW	NA	TRUE	C	FALSE	TRUE	design	OTP_BSWI_SW1_SELECT_DELAY_1843	SOO	0XA	
5647	BSWI	0X4F01	html	BSWI_DIG_PULLUP_SW2	SW2_SELECT_DELAY	4	0	3:0	RW	NA	TRUE	C	FALSE	TRUE	design	OTP_BSWI_SW2_SELECT_DELAY_1844	SOO	0XA	
5648	BSWI	0X4F02	html	BSWI_DIG_PULLUP_SW3	SW3_SELECT_DELAY	4	0	3:0	RW	NA	TRUE	C	FALSE	TRUE	design	OTP_BSWI_SW3_SELECT_DELAY_1845	SOO	0XA	
5649	BSWI	0X4F03	html	BSWI_DIG_CP5V_TEST_CFG1	CFG_CP_DISABLE	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BSWI_CFG_CP_DISABLE_1846	SOO	0X1	
5650	BSWI	0X4F03	html	BSWI_DIG_CP5V_TEST_CFG1	SPARE1	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BSWI_SPARE1_1846	SOO	0X1	
5651	BSWI	0X4F04	html	BSWI_DIG_CP5V_TEST_CFG2	FORCE_CLK_4MHZ	1	0	0	WU	NA	TRUE	C	TRUE	FALSE	NA	NA	TBD	0X0	
5652	BSWI	0X4F04	html	BSWI_DIG_CP5V_TEST_CFG2	FORCE_CLK_32KHZ	1	1	1	WU	NA	TRUE	C	TRUE	FALSE	NA	NA	TBD	0X0	
5653	BSWI	0X4F2C	html	BSWI_SW_BUCK_SW1	SEL_ILIM_SW1	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BSWI_SEL_ILIM_SW1_1847	SOO	0X2	
5654	BSWI	0X4F2C	html	BSWI_SW_BUCK_SW1	CFG_DISABLE_PD_SW1	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BSWI_CFG_DISABLE_PD_SW1_1847	SOO	0X0	
5655	BSWI	0X4F2C	html	BSWI_SW_BUCK_SW1	TRIM_ILIM_SW1	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BSWI_TRIM_ILIM_SW1_1847	SOO	0X8	
5656	BSWI	0X4F2D	html	BSWI_SW_BUCK_SW2	SEL_ILIM_SW2	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BSWI_SEL_ILIM_SW2_1848	SOO	0X0	
5657	BSWI	0X4F2D	html	BSWI_SW_BUCK_SW2	CFG_DISABLE_PD_SW2	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BSWI_CFG_DISABLE_PD_SW2_1848	SOO	0X0	
5658	BSWI	0X4F2D	html	BSWI_SW_BUCK_SW2	TRIM_ILIM_SW2	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BSWI_TRIM_ILIM_SW2_1848	SOO	0X8	
5659	BSWI	0X4F2E	html	BSWI_SW_BUCK_SW3	SEL_ILIM_SW3	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_BSWI_SEL_ILIM_SW3_1849	SOO	0X2	
5660	BSWI	0X4F2E	html	BSWI_SW_BUCK_SW3	CFG_DISABLE_PD_SW3	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BSWI_CFG_DISABLE_PD_SW3_1849	SOO	0X0	
5661	BSWI	0X4F2E	html	BSWI_SW_BUCK_SW3	TRIM_ILIM_SW3	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_BSWI_TRIM_ILIM_SW3_1849	SOO	0X8	
5662	BSWI	0X4F2F	html	BSWI_SW_CFG_SPARE0	CSR_SPARE0	6	0	5:0	RW	NA	TRUE	C	FALSE	TRUE	design	OTP_BSWI_CSR_SPARE0_1850	SOO	0X0	
5663	BSWI	0X4F30	html	BSWI_SW_BUCKSW_DTB1	DTB_EN	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5664	BSWI	0X4F30	html	BSWI_SW_BUCKSW_DTB1	DTB_SEL_0	3	1	3:1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5665	BSWI	0X4F30	html	BSWI_SW_BUCKSW_DTB1	DTB_SEL_1	3	5	7:5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5666	BSWI	0X4F31	html	BSWI_SW_BUCKSW_DTB2	DTB_SEL_2	3	1	3:1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5667	BSWI	0X4F31	html	BSWI_SW_BUCKSW_DTB2	DTB_SEL_3	3	5	7:5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5668	BSWI	0X4F32	html	BSWI_SW_TEST1	TESTMODE	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5669	BSWI	0X4F33	html	BSWI_SW_CFG_SPARE1	CSR_SPARE1	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BSWI_CSR_SPARE1_1851	SOO	0X0	
5670	BSWI	0X4F34	html	BSWI_SW_CFG_SPARE2	CSR_SPARE2	7	0	6:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BSWI_CSR_SPARE2_1852	SOO	0X0	
5671	BSWI	0X4F35	html	BSWI_SW_CFG_SPARE3	CSR_SPARE3	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BSWI_CSR_SPARE3_1853	SOO	0X0	
5672	BSWI	0X4F36	html	BSWI_SW_CP_CFG	SEL_CPOUT	3	0	2:0	RW	NA	TRUE	C	FALSE	TRUE	design	OTP_BSWI_SEL_CPOUT_1854	SOO	0X0	
5673	BSWI	0X4F36	html	BSWI_SW_CP_CFG	EN_DISCHARGE_CP	1	3	3	RW	NA	TRUE	C	FALSE	TRUE	design	OTP_BSWI_EN_DISCHARGE_CP_1854	SOO	0X0	
5674	BSWI	0X4F37	html	BSWI_SW_CP_TEST	DTB_EN_CP	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5675	BSWI	0X4F37	html	BSWI_SW_CP_TEST	DTB_SEL_0_CP	3	1	3:1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5676	BSWI	0X4F37	html	BSWI_SW_CP_TEST	DTB_SEL_1_CP	3	5	7:5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
5677	BSWI	0X4F6C	html	BSWI_STATUS_EVENTS_REG_0	STATUS_REG_0	8	0	7:0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
5678	DVC_SCHEDULER	0X5000	html	DVC_SCHEDULER_BUCK_VSEL_FAST_BUCK_VSEL_FAST_EN_CFG_0	BUCK0_VSEL_FAST_EN	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_BUCK0_VSEL_FAST_EN_1855	SOO	0X0	
5679	DVC_SCHEDULER	0X5000	html	DVC_SCHEDULER_BUCK_VSEL_FAST_BUCK_VSEL_FAST_EN_CFG_0	BUCK1_VSEL_FAST_EN	1	1	1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_BUCK1_VSEL_FAST_EN_1855	SOO	0X0	
5680	DVC_SCHEDULER	0X5000	html	DVC_SCHEDULER_BUCK_VSEL_FAST_BUCK_VSEL_FAST_EN_CFG_0	BUCK2_VSEL_FAST_EN	1	2	2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_BUCK2_VSEL_FAST_EN_1855	SOO	0X0	
5681	DVC_SCHEDULER	0X5000	html	DVC_SCHEDULER_BUCK_VSEL_FAST_BUCK_VSEL_FAST_EN_CFG_0	BUCK3_VSEL_FAST_EN	1	3	3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_BUCK3_VSEL_FAST_EN_1855	SOO	0X0	
5682	DVC_SCHEDULER	0X5000	html	DVC_SCHEDULER_BUCK_VSEL_FAST_BUCK_VSEL_FAST_EN_CFG_0	BUCK7_VSEL_FAST_EN	1	7	7	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_BUCK7_VSEL_FAST_EN_1855	SOO	0X0	
5683	DVC_SCHEDULER	0X5001	html	DVC_SCHEDULER_BUCK_VSEL_FAST_BUCK_VSEL_FAST_EN_CFG_1	BUCK8_VSEL_FAST_EN	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_BUCK8_VSEL_FAST_EN_1856	SOO	0X0	
5684	DVC_SCHEDULER	0X5001	html	DVC_SCHEDULER_BUCK_VSEL_FAST_BUCK_VSEL_FAST_EN_CFG_1	BUCK9_VSEL_FAST_EN	1	1	1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_BUCK9_VSEL_FAST_EN_1856	SOO	0X0	
5685	DVC_SCHEDULER	0X5001	html	DVC_SCHEDULER_BUCK_VSEL_FAST_BUCK_VSEL_FAST_EN_CFG_1	BUCK11_VSEL_FAST_EN	1	3	3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_BUCK11_VSEL_FAST_EN_1856	SOO	0X0	
5686	DVC_SCHEDULER	0X5001	html	DVC_SCHEDULER_BUCK_VSEL_FAST_BUCK_VSEL_FAST_EN_CFG_1	BUCK14_VSEL_FAST_EN	1	6	6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_BUCK14_VSEL_FAST_EN_1856	SOO	0X0	
5687	DVC_SCHEDULER	0X5002	html	DVC_SCHEDULER_BUCK_VSEL_FAST_BUCK_VSEL_IGNORE_OTP_CFG_0	BUCK0_VSEL_IGNORE_OTP	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_BUCK0_VSEL_IGNORE_OTP_1857	SOO	0X0	
5688	DVC_SCHEDULER	0X5002	html	DVC_SCHEDULER_BUCK_VSEL_FAST_BUCK_VSEL_IGNORE_OTP_CFG_0	BUCK1_VSEL_IGNORE_OTP	1	1	1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_BUCK1_VSEL_IGNORE_OTP_1857	SOO	0X0	
5689	DVC_SCHEDULER	0X5002	html	DVC_SCHEDULER_BUCK_VSEL_FAST_BUCK_VSEL_IGNORE_OTP_CFG_0	BUCK2_VSEL_IGNORE_OTP	1	2	2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_BUCK2_VSEL_IGNORE_OTP_1857	SOO	0X0	
5690	DVC_SCHEDULER	0X5002	html	DVC_SCHEDULER_BUCK_VSEL_FAST_BUCK_VSEL_IGNORE_OTP_CFG_0	BUCK3_VSEL_IGNORE_OTP	1	3	3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_BUCK3_VSEL_IGNORE_OTP_1857	SOO	0X0	
5691	DVC_SCHEDULER	0X5002	html	DVC_SCHEDULER_BUCK_VSEL_FAST_BUCK_VSEL_IGNORE_OTP_CFG_0	BUCK7_VSEL_IGNORE_OTP	1	7	7	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_BUCK7_VSEL_IGNORE_OTP_1857	SOO	0X0	
5692	DVC_SCHEDULER	0X5003	html	DVC_SCHEDULER_BUCK_VSEL_FAST_BUCK_VSEL_IGNORE_OTP_CFG_1	BUCK8_VSEL_IGNORE_OTP	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_BUCK8_VSEL_IGNORE_OTP_1858	SOO	0X0	
5693	DVC_SCHEDULER	0X5003	html	DVC_SCHEDULER_BUCK_VSEL_FAST_BUCK_VSEL_IGNORE_OTP_CFG_1	BUCK9_VSEL_IGNORE_OTP	1	1	1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_BUCK9_VSEL_IGNORE_OTP_1858	SOO	0X0	
5694	DVC_SCHEDULER	0X5003	html	DVC_SCHEDULER_BUCK_VSEL_FAST_BUCK_VSEL_IGNORE_OTP_CFG_1	BUCK11_VSEL_IGNORE_OTP	1	3	3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_BUCK11_VSEL_IGNORE_OTP_1858	SOO	0X0	
5695	DVC_SCHEDULER	0X5003	html	DVC_SCHEDULER_BUCK_VSEL_FAST_BUCK_VSEL_IGNORE_OTP_CFG_1	BUCK14_VSEL_IGNORE_OTP	1	6	6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_BUCK14_VSEL_IGNORE_OTP_1858	SOO	0X0	
5696	DVC_SCHEDULER	0X5004	html	DVC_SCHEDULER_BUCK_VSEL_FAST_BUCK_AUTO_FAST_START_S2R_DDR_0	BUCK0_AUTO_FAST_START_S2R_DDR_EN	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_BUCK0_AUTO_FAST_START_S2R_DDR_EN_1859	SOO	0X1	
5697	DVC_SCHEDULER	0X5004	html	DVC_SCHEDULER_BUCK_VSEL_FAST_BUCK_AUTO_FAST_START_S2R_DDR_0	BUCK1_AUTO_FAST_START_S2R_DDR_EN	1	1	1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_BUCK1_AUTO_FAST_START_S2R_DDR_EN_1859	SOO	0X1	
5698	DVC_SCHEDULER	0X5004	html	DVC_SCHEDULER_BUCK_VSEL_FAST_BUCK_AUTO_FAST_START_S2R_DDR_0	BUCK2_AUTO_FAST_START_S2R_DDR_EN	1	2	2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_BUCK2_AUTO_FAST_START_S2R_DDR_EN_1859	SOO	0X1	
5699	DVC_SCHEDULER	0X5004	html	DVC_SCHEDULER_BUCK_VSEL_FAST_BUCK_AUTO_FAST_START_S2R_DDR_0	BUCK3_AUTO_FAST_START_S2R_DDR_EN	1	3	3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_BUCK3_AUTO_FAST_START_S2R_DDR_EN_1859	SOO	0X1	
5700	DVC_SCHEDULER	0X5004	html	DVC_SCHEDULER_BUCK_VSEL_FAST_BUCK_AUTO_FAST_START_S2R_DDR_0	BUCK7_AUTO_FAST_START_S2R_DDR_EN	1	7	7	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_BUCK7_AUTO_FAST_START_S2R_DDR_EN_1859	SOO	0X1	
5701	DVC_SCHEDULER	0X5005	html	DVC_SCHEDULER_BUCK_VSEL_FAST_BUCK_AUTO_FAST_START_S2R_DDR_1	BUCK8_AUTO_FAST_START_S2R_DDR_EN	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_BUCK8_AUTO_FAST_START_S2R_DDR_EN_1860	SOO	0X1	
5702	DVC_SCHEDULER	0X5005	html	DVC_SCHEDULER_BUCK_VSEL_FAST_BUCK_AUTO_FAST_START_S2R_DDR_1	BUCK9_AUTO_FAST_START_S2R_DDR_EN	1	1	1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_BUCK9_AUTO_FAST_START_S2R_DDR_EN_1860	SOO	0X1	
5703	DVC_SCHEDULER	0X5005	html	DVC_SCHEDULER_BUCK_VSEL_FAST_BUCK_AUTO_FAST_START_S2R_DDR_1	BUCK11_AUTO_FAST_START_S2R_DDR_EN	1	3	3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_BUCK11_AUTO_FAST_START_S2R_DDR_EN_1860	SOO	0X1	
5704	DVC_SCHEDULER	0X5005	html	DVC_SCHEDULER_BUCK_VSEL_FAST_BUCK_AUTO_FAST_START_S2R_DDR_1	BUCK14_AUTO_FAST_START_S2R_DDR_EN	1	6	6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_BUCK14_AUTO_FAST_START_S2R_DDR_EN_1860	SOO	0X1	
5705	DVC_SCHEDULER	0X5010	html	DVC_SCHEDULER_BUCK_VSEL_SR_BUCK0_SLEWRATE	UP_SLEWRATE	4	0	3:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_UP_SLEWRATE_1861	SOO	0X0	
5706	DVC_SCHEDULER	0X5010	html	DVC_SCHEDULER_BUCK_VSEL_SR_BUCK0_SLEWRATE	DN_SLEWRATE	4	4	7:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_DN_SLEWRATE_1861	SOO	0X0	
5707	DVC_SCHEDULER	0X5011	html	DVC_SCHEDULER_BUCK_VSEL_SR_BUCK1_SLEWRATE	UP_SLEWRATE	4	0	3:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_UP_SLEWRATE_1862	SOO	0X0	
5708	DVC_SCHEDULER	0X5011	html	DVC_SCHEDULER_BUCK_VSEL_SR_BUCK1_SLEWRATE	DN_SLEWRATE	4	4	7:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_DN_SLEWRATE_1862	SOO	0X0	
5709	DVC_SCHEDULER	0X5012	html	DVC_SCHEDULER_BUCK_VSEL_SR_BUCK2_SLEWRATE	UP_SLEWRATE	4	0	3:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_UP_SLEWRATE_1863	SOO	0X0	
5710	DVC_SCHEDULER	0X5012	html	DVC_SCHEDULER_BUCK_VSEL_SR_BUCK2_SLEWRATE	DN_SLEWRATE	4	4	7:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_DN_SLEWRATE_1863	SOO	0X0	
5711	DVC_SCHEDULER	0X5013	html	DVC_SCHEDULER_BUCK_VSEL_SR_BUCK3_SLEWRATE	UP_SLEWRATE	4	0	3:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_UP_SLEWRATE_1864	SOO	0X0	
5712	DVC_SCHEDULER	0X5013	html	DVC_SCHEDULER_BUCK_VSEL_SR_BUCK3_SLEWRATE	DN_SLEWRATE	4	4	7:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_DN_SLEWRATE_1864	SOO	0X0	
5713	DVC_SCHEDULER	0X5014	html	DVC_SCHEDULER_BUCK_VSEL_SR_BUCK7_SLEWRATE	UP_SLEWRATE	4	0	3:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_UP_SLEWRATE_1865	SOO	0X0	
5714	DVC_SCHEDULER	0X5014	html	DVC_SCHEDULER_BUCK_VSEL_SR_BUCK7_SLEWRATE	DN_SLEWRATE	4	4	7:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_DN_SLEWRATE_1865	SOO	0X0	
5715	DVC_SCHEDULER	0X5015	html	DVC_SCHEDULER_BUCK_VSEL_SR_BUCK8_SLEWRATE	UP_SLEWRATE	4	0	3:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_UP_SLEWRATE_1866	SOO	0X0	
5716	DVC_SCHEDULER	0X5015	html	DVC_SCHEDULER_BUCK_VSEL_SR_BUCK8_SLEWRATE	DN_SLEWRATE	4	4	7:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_DN_SLEWRATE_1866	SOO	0X0	
5717	DVC_SCHEDULER	0X5016	html	DVC_SCHEDULER_BUCK_VSEL_SR_BUCK9_SLEWRATE	UP_SLEWRATE	4	0	3:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_UP_SLEWRATE_1867	SOO	0X0	
5718	DVC_SCHEDULER	0X5016	html	DVC_SCHEDULER_BUCK_VSEL_SR_BUCK9_SLEWRATE	DN_SLEWRATE	4	4	7:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_DN_SLEWRATE_1867	SOO	0X0	
5719	DVC_SCHEDULER	0X5017	html	DVC_SCHEDULER_BUCK_VSEL_SR_BUCK11_SLEWRATE	UP_SLEWRATE	4	0	3:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_UP_SLEWRATE_1868	SOO	0X0	
5720	DVC_SCHEDULER	0X5017	html	DVC_SCHEDULER_BUCK_VSEL_SR_BUCK11_SLEWRATE	DN_SLEWRATE	4	4	7:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_DN_SLEWRATE_1868	SOO	0X0	
5721	DVC_SCHEDULER	0X5018	html	DVC_SCHEDULER_BUCK_VSEL_SR_BUCK14_SLEWRATE	UP_SLEWRATE	4	0	3:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_UP_SLEWRATE_1869	SOO	0X0	
5722	DVC_SCHEDULER	0X5018	html	DVC_SCHEDULER_BUCK_VSEL_SR_BUCK14_SLEWRATE	DN_SLEWRATE	4	4	7:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_DN_SLEWRATE_1869	SOO	0X0	
5723	DVC_SCHEDULER	0X5020	html	DVC_SCHEDULER_BUCK_VSEL_OFFSET_BUCK0_VSEL_OFFSET	BUCK0_VSEL_OFFSET	7	0	6:0	RW	F(X) = X*0.003125 V FOR X IN [0:63] F(X) = X*0.003125-0.4 V FOR X IN [64:127]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_BUCK0_VSEL_OFFSET_1870	SOO	0X0	
5724	DVC_SCHEDULER	0X5021	html	DVC_SCHEDULER_BUCK_VSEL_OFFSET_BUCK1_VSEL_OFFSET	BUCK1_VSEL_OFFSET	7	0	6:0	RW	F(X) = X*0.003125 V FOR X IN [0:63] F(X) = X*0.003125-0.4 V FOR X IN [64:127]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_BUCK1_VSEL_OFFSET_1871	SOO	0X0	
5725	DVC_SCHEDULER	0X5022	html	DVC_SCHEDULER_BUCK_VSEL_OFFSET_BUCK2_VSEL_OFFSET	BUCK2_VSEL_OFFSET	7	0	6:0	RW	F(X) = X*0.003125 V FOR X IN [0:63] F(X) = X*0.003125-0.4 V FOR X IN [64:127]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_BUCK2_VSEL_OFFSET_1872	SOO	0X0	
5726	DVC_SCHEDULER	0X5023	html	DVC_SCHEDULER_BUCK_VSEL_OFFSET_BUCK3_VSEL_OFFSET	BUCK3_VSEL_OFFSET	7	0	6:0	RW	F(X) = X*0.003125 V FOR X IN [0:63] F(X) = X*0.003125-0.4 V FOR X IN [64:127]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_BUCK3_VSEL_OFFSET_1873	SOO	0X0	
5727	DVC_SCHEDULER	0X5024	html	DVC_SCHEDULER_BUCK_VSEL_OFFSET_BUCK7_VSEL_OFFSET	BUCK7_VSEL_OFFSET	7	0	6:0	RW	F(X) = X*0.003125 V FOR X IN [0:63] F(X) = X*0.003125-0.4 V FOR X IN [64:127]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_BUCK7_VSEL_OFFSET_1874	SOO	0X0	
5728	DVC_SCHEDULER	0X5025	html	DVC_SCHEDULER_BUCK_VSEL_OFFSET_BUCK8_VSEL_OFFSET	BUCK8_VSEL_OFFSET	7	0	6:0	RW	F(X) = X*0.003125 V FOR X IN [0:63] F(X) = X*0.003125-0.4 V FOR X IN [64:127]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_BUCK8_VSEL_OFFSET_1875	SOO	0X0	
5729	DVC_SCHEDULER	0X5026	html	DVC_SCHEDULER_BUCK_VSEL_OFFSET_BUCK9_VSEL_OFFSET	BUCK9_VSEL_OFFSET	7	0	6:0	RW	F(X) = X*0.003125 V FOR X IN [0:63] F(X) = X*0.003125-0.4 V FOR X IN [64:127]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_BUCK9_VSEL_OFFSET_1876	SOO	0X0	
5730	DVC_SCHEDULER	0X5027	html	DVC_SCHEDULER_BUCK_VSEL_OFFSET_BUCK11_VSEL_OFFSET	BUCK11_VSEL_OFFSET	7	0	6:0	RW	F(X) = X*0.003125 V FOR X IN [0:63] F(X) = X*0.003125-0.4 V FOR X IN [64:127]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_BUCK11_VSEL_OFFSET_1877	SOO	0X0	
5731	DVC_SCHEDULER	0X5028	html	DVC_SCHEDULER_BUCK_VSEL_OFFSET_BUCK14_VSEL_OFFSET	BUCK14_VSEL_OFFSET	7	0	6:0	RW	F(X) = X*0.003125 V FOR X IN [0:63] F(X) = X*0.003125-0.4 V FOR X IN [64:127]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_BUCK14_VSEL_OFFSET_1878	SOO	0X0	
5732	DVC_SCHEDULER	0X5030	html	DVC_SCHEDULER_BUCK_VSEL_THR_BUCK0_VSEL_MAX	VSEL_MAX	8	0	7:0	RW	F(X) = 0.4+X*0.003125 V FOR X IN [0:255]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_VSEL_MAX_1879	SOO	0XFF	
5733	DVC_SCHEDULER	0X5031	html	DVC_SCHEDULER_BUCK_VSEL_THR_BUCK0_VSEL_MIN	VSEL_MIN	8	0	7:0	RW	F(X) = 0.4+X*0.003125 V FOR X IN [0:255]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_VSEL_MIN_1880	SOO	0X0	
5734	DVC_SCHEDULER	0X5032	html	DVC_SCHEDULER_BUCK_VSEL_THR_BUCK1_VSEL_MAX	VSEL_MAX	8	0	7:0	RW	F(X) = 0.4+X*0.003125 V FOR X IN [0:255]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_VSEL_MAX_1881	SOO	0XFF	
5735	DVC_SCHEDULER	0X5033	html	DVC_SCHEDULER_BUCK_VSEL_THR_BUCK1_VSEL_MIN	VSEL_MIN	8	0	7:0	RW	F(X) = 0.4+X*0.003125 V FOR X IN [0:255]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_VSEL_MIN_1882	SOO	0X0	
5736	DVC_SCHEDULER	0X5034	html	DVC_SCHEDULER_BUCK_VSEL_THR_BUCK2_VSEL_MAX	VSEL_MAX	8	0	7:0	RW	F(X) = 0.4+X*0.003125 V FOR X IN [0:255]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_VSEL_MAX_1883	SOO	0XFF	
5737	DVC_SCHEDULER	0X5035	html	DVC_SCHEDULER_BUCK_VSEL_THR_BUCK2_VSEL_MIN	VSEL_MIN	8	0	7:0	RW	F(X) = 0.4+X*0.003125 V FOR X IN [0:255]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_VSEL_MIN_1884	SOO	0X0	
5738	DVC_SCHEDULER	0X5036	html	DVC_SCHEDULER_BUCK_VSEL_THR_BUCK3_VSEL_MAX	VSEL_MAX	8	0	7:0	RW	F(X) = 1.1766+X*0.003128 V FOR X IN [0:255]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_VSEL_MAX_1885	SOO	0XFF	
5739	DVC_SCHEDULER	0X5037	html	DVC_SCHEDULER_BUCK_VSEL_THR_BUCK3_VSEL_MIN	VSEL_MIN	8	0	7:0	RW	F(X) = 1.1766+X*0.003128 V FOR X IN [0:255]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_VSEL_MIN_1886	SOO	0X0	
5740	DVC_SCHEDULER	0X5038	html	DVC_SCHEDULER_BUCK_VSEL_THR_BUCK7_VSEL_MAX	VSEL_MAX	8	0	7:0	RW	F(X) = 0.4+X*0.003125 V FOR X IN [0:255]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_VSEL_MAX_1887	SOO	0XFF	
5741	DVC_SCHEDULER	0X5039	html	DVC_SCHEDULER_BUCK_VSEL_THR_BUCK7_VSEL_MIN	VSEL_MIN	8	0	7:0	RW	F(X) = 0.4+X*0.003125 V FOR X IN [0:255]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_VSEL_MIN_1888	SOO	0X0	
5742	DVC_SCHEDULER	0X503A	html	DVC_SCHEDULER_BUCK_VSEL_THR_BUCK8_VSEL_MAX	VSEL_MAX	8	0	7:0	RW	F(X) = 0.4+X*0.003125 V FOR X IN [0:255]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_VSEL_MAX_1889	SOO	0XFF	
5743	DVC_SCHEDULER	0X503B	html	DVC_SCHEDULER_BUCK_VSEL_THR_BUCK8_VSEL_MIN	VSEL_MIN	8	0	7:0	RW	F(X) = 0.4+X*0.003125 V FOR X IN [0:255]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_VSEL_MIN_1890	SOO	0X0	
5744	DVC_SCHEDULER	0X503C	html	DVC_SCHEDULER_BUCK_VSEL_THR_BUCK9_VSEL_MAX	VSEL_MAX	8	0	7:0	RW	F(X) = 0.4+X*0.003125 V FOR X IN [0:255]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_VSEL_MAX_1891	SOO	0XFF	
5745	DVC_SCHEDULER	0X503D	html	DVC_SCHEDULER_BUCK_VSEL_THR_BUCK9_VSEL_MIN	VSEL_MIN	8	0	7:0	RW	F(X) = 0.4+X*0.003125 V FOR X IN [0:255]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_VSEL_MIN_1892	SOO	0X0	
5746	DVC_SCHEDULER	0X503E	html	DVC_SCHEDULER_BUCK_VSEL_THR_BUCK11_VSEL_MAX	VSEL_MAX	8	0	7:0	RW	F(X) = 0.4+X*0.003125 V FOR X IN [0:255]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_VSEL_MAX_1893	SOO	0XFF	
5747	DVC_SCHEDULER	0X503F	html	DVC_SCHEDULER_BUCK_VSEL_THR_BUCK11_VSEL_MIN	VSEL_MIN	8	0	7:0	RW	F(X) = 0.4+X*0.003125 V FOR X IN [0:255]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_VSEL_MIN_1894	SOO	0X0	
5748	DVC_SCHEDULER	0X5040	html	DVC_SCHEDULER_BUCK_VSEL_THR_BUCK14_VSEL_MAX	VSEL_MAX	8	0	7:0	RW	F(X) = 0.4+X*0.003125 V FOR X IN [0:255]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_VSEL_MAX_1895	SOO	0XFF	
5749	DVC_SCHEDULER	0X5041	html	DVC_SCHEDULER_BUCK_VSEL_THR_BUCK14_VSEL_MIN	VSEL_MIN	8	0	7:0	RW	F(X) = 0.4+X*0.003125 V FOR X IN [0:255]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_VSEL_MIN_1896	SOO	0X0	
5750	DVC_SCHEDULER	0X5050	html	DVC_SCHEDULER_BUCK_VSEL_ALT_BUCK3_VSEL_ALT	BUCK3_VSEL_ALT	8	0	7:0	RW	F(X) = 1.1766+X*0.003128 V FOR X IN [0:255]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_BUCK3_VSEL_ALT_1897	SOO	0X0	
5751	DVC_SCHEDULER	0X5051	html	DVC_SCHEDULER_BUCK_VSEL_ALT_BUCK14_VSEL_ALT	BUCK14_VSEL_ALT	8	0	7:0	RW	F(X) = 0.4+X*0.003125 V FOR X IN [0:255]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_BUCK14_VSEL_ALT_1898	SOO	0X0	
5752	DVC_SCHEDULER	0X5060	html	DVC_SCHEDULER_BUCK_VSEL_ALT_RESP_BUCK_CFG_ALT_RESP_0	BUCK3_VSEL_ALT_RESP	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_BUCK3_VSEL_ALT_RESP_1899	SOO	0X0	
5753	DVC_SCHEDULER	0X5060	html	DVC_SCHEDULER_BUCK_VSEL_ALT_RESP_BUCK_CFG_ALT_RESP_0	BUCK14_VSEL_ALT_RESP	1	1	1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_BUCK14_VSEL_ALT_RESP_1899	SOO	0X0	
5754	DVC_SCHEDULER	0X5068	html	DVC_SCHEDULER_BUCK_VSEL_TARGET_BUCK0_VSEL_TARGET	BUCK0_VSEL_TARGET	8	0	7:0	WU	F(X) = 0.4+X*0.003125 V FOR X IN [0:255]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_BUCK0_VSEL_TARGET_1900	TBD	0XD3	
5755	DVC_SCHEDULER	0X5069	html	DVC_SCHEDULER_BUCK_VSEL_TARGET_BUCK1_VSEL_TARGET	BUCK1_VSEL_TARGET	8	0	7:0	WU	F(X) = 0.4+X*0.003125 V FOR X IN [0:255]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_BUCK1_VSEL_TARGET_1901	TBD	0XD3	
5756	DVC_SCHEDULER	0X506A	html	DVC_SCHEDULER_BUCK_VSEL_TARGET_BUCK2_VSEL_TARGET	BUCK2_VSEL_TARGET	8	0	7:0	WU	F(X) = 0.4+X*0.003125 V FOR X IN [0:255]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_BUCK2_VSEL_TARGET_1902	TBD	0X92	
5757	DVC_SCHEDULER	0X506B	html	DVC_SCHEDULER_BUCK_VSEL_TARGET_BUCK3_VSEL_TARGET	BUCK3_VSEL_TARGET	8	0	7:0	WU	F(X) = 1.1766+X*0.003128 V FOR X IN [0:255]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_BUCK3_VSEL_TARGET_1903	TBD	0XC8	
5758	DVC_SCHEDULER	0X506F	html	DVC_SCHEDULER_BUCK_VSEL_TARGET_BUCK7_VSEL_TARGET	BUCK7_VSEL_TARGET	8	0	7:0	WU	F(X) = 0.4+X*0.003125 V FOR X IN [0:255]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_BUCK7_VSEL_TARGET_1904	TBD	0XD3	
5759	DVC_SCHEDULER	0X5070	html	DVC_SCHEDULER_BUCK_VSEL_TARGET_BUCK8_VSEL_TARGET	BUCK8_VSEL_TARGET	8	0	7:0	WU	F(X) = 0.4+X*0.003125 V FOR X IN [0:255]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_BUCK8_VSEL_TARGET_1905	TBD	0XB0	
5760	DVC_SCHEDULER	0X5071	html	DVC_SCHEDULER_BUCK_VSEL_TARGET_BUCK9_VSEL_TARGET	BUCK9_VSEL_TARGET	8	0	7:0	WU	F(X) = 0.4+X*0.003125 V FOR X IN [0:255]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_BUCK9_VSEL_TARGET_1906	TBD	0X8D	
5761	DVC_SCHEDULER	0X5073	html	DVC_SCHEDULER_BUCK_VSEL_TARGET_BUCK11_VSEL_TARGET	BUCK11_VSEL_TARGET	8	0	7:0	WU	F(X) = 0.4+X*0.003125 V FOR X IN [0:255]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_BUCK11_VSEL_TARGET_1907	TBD	0XD3	
5762	DVC_SCHEDULER	0X5076	html	DVC_SCHEDULER_BUCK_VSEL_TARGET_BUCK14_VSEL_TARGET	BUCK14_VSEL_TARGET	8	0	7:0	WU	F(X) = 0.4+X*0.003125 V FOR X IN [0:255]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_BUCK14_VSEL_TARGET_1908	TBD	0XC8	
5763	DVC_SCHEDULER	0X5078	html	DVC_SCHEDULER_BUCK_VSEL_ACTUAL_BUCK0_VSEL_ACTUAL	BUCK0_VSEL_ACTUAL	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
5764	DVC_SCHEDULER	0X5079	html	DVC_SCHEDULER_BUCK_VSEL_ACTUAL_BUCK1_VSEL_ACTUAL	BUCK1_VSEL_ACTUAL	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
5765	DVC_SCHEDULER	0X507A	html	DVC_SCHEDULER_BUCK_VSEL_ACTUAL_BUCK2_VSEL_ACTUAL	BUCK2_VSEL_ACTUAL	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
5766	DVC_SCHEDULER	0X507B	html	DVC_SCHEDULER_BUCK_VSEL_ACTUAL_BUCK3_VSEL_ACTUAL	BUCK3_VSEL_ACTUAL	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
5767	DVC_SCHEDULER	0X507C	html	DVC_SCHEDULER_BUCK_VSEL_ACTUAL_BUCK7_VSEL_ACTUAL	BUCK7_VSEL_ACTUAL	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
5768	DVC_SCHEDULER	0X507D	html	DVC_SCHEDULER_BUCK_VSEL_ACTUAL_BUCK8_VSEL_ACTUAL	BUCK8_VSEL_ACTUAL	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
5769	DVC_SCHEDULER	0X507E	html	DVC_SCHEDULER_BUCK_VSEL_ACTUAL_BUCK9_VSEL_ACTUAL	BUCK9_VSEL_ACTUAL	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
5770	DVC_SCHEDULER	0X507F	html	DVC_SCHEDULER_BUCK_VSEL_ACTUAL_BUCK11_VSEL_ACTUAL	BUCK11_VSEL_ACTUAL	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
5771	DVC_SCHEDULER	0X5080	html	DVC_SCHEDULER_BUCK_VSEL_ACTUAL_BUCK14_VSEL_ACTUAL	BUCK14_VSEL_ACTUAL	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
5772	DVC_SCHEDULER	0X5088	html	DVC_SCHEDULER_BUCK_GROUP_CONFIG_DVC_GROUP0_CONFIG0	DVC_GROUP0_PD_A	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
5773	DVC_SCHEDULER	0X5088	html	DVC_SCHEDULER_BUCK_GROUP_CONFIG_DVC_GROUP0_CONFIG0	DVC_GROUP0_PD_A_EN	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
5774	DVC_SCHEDULER	0X5089	html	DVC_SCHEDULER_BUCK_GROUP_CONFIG_DVC_GROUP0_CONFIG1	DVC_GROUP0_PD_B	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X7	
5775	DVC_SCHEDULER	0X5089	html	DVC_SCHEDULER_BUCK_GROUP_CONFIG_DVC_GROUP0_CONFIG1	DVC_GROUP0_PD_B_EN	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
5776	DVC_SCHEDULER	0X508A	html	DVC_SCHEDULER_BUCK_GROUP_CONFIG_DVC_GROUP1_CONFIG0	DVC_GROUP1_PD_A	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X7	
5777	DVC_SCHEDULER	0X508A	html	DVC_SCHEDULER_BUCK_GROUP_CONFIG_DVC_GROUP1_CONFIG0	DVC_GROUP1_PD_A_EN	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
5778	DVC_SCHEDULER	0X508B	html	DVC_SCHEDULER_BUCK_GROUP_CONFIG_DVC_GROUP1_CONFIG1	DVC_GROUP1_PD_B	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XB	
5779	DVC_SCHEDULER	0X508B	html	DVC_SCHEDULER_BUCK_GROUP_CONFIG_DVC_GROUP1_CONFIG1	DVC_GROUP1_PD_B_EN	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
5780	DVC_SCHEDULER	0X50A8	html	DVC_SCHEDULER_BUCK_GROUP_VSEL_TARGET_DVC_GROUP0_VSEL_TARGETA	DVC_GROUP0_VSEL_TARGETA	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0XD3	
5781	DVC_SCHEDULER	0X50A9	html	DVC_SCHEDULER_BUCK_GROUP_VSEL_TARGET_DVC_GROUP0_VSEL_TARGETB	DVC_GROUP0_VSEL_TARGETB	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0XD3	
5782	DVC_SCHEDULER	0X50AA	html	DVC_SCHEDULER_BUCK_GROUP_VSEL_TARGET_DVC_GROUP1_VSEL_TARGETA	DVC_GROUP1_VSEL_TARGETA	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0XD3	
5783	DVC_SCHEDULER	0X50AB	html	DVC_SCHEDULER_BUCK_GROUP_VSEL_TARGET_DVC_GROUP1_VSEL_TARGETB	DVC_GROUP1_VSEL_TARGETB	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0XD3	
5784	DVC_SCHEDULER	0X50C8	html	DVC_SCHEDULER_LDO_VSEL_FAST_LDO_VSEL_FAST_EN_CFG_0	LDO1_VSEL_FAST_EN	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_LDO1_VSEL_FAST_EN_1909	SOO	0X0	
5785	DVC_SCHEDULER	0X50C8	html	DVC_SCHEDULER_LDO_VSEL_FAST_LDO_VSEL_FAST_EN_CFG_0	LDO2_VSEL_FAST_EN	1	1	1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_LDO2_VSEL_FAST_EN_1909	SOO	0X0	
5786	DVC_SCHEDULER	0X50C8	html	DVC_SCHEDULER_LDO_VSEL_FAST_LDO_VSEL_FAST_EN_CFG_0	LDO3_VSEL_FAST_EN	1	2	2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_LDO3_VSEL_FAST_EN_1909	SOO	0X0	
5787	DVC_SCHEDULER	0X50C8	html	DVC_SCHEDULER_LDO_VSEL_FAST_LDO_VSEL_FAST_EN_CFG_0	LDO5_VSEL_FAST_EN	1	4	4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_LDO5_VSEL_FAST_EN_1909	SOO	0X0	
5788	DVC_SCHEDULER	0X50C8	html	DVC_SCHEDULER_LDO_VSEL_FAST_LDO_VSEL_FAST_EN_CFG_0	LDO7_VSEL_FAST_EN	1	6	6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_LDO7_VSEL_FAST_EN_1909	SOO	0X0	
5789	DVC_SCHEDULER	0X50C9	html	DVC_SCHEDULER_LDO_VSEL_FAST_LDO_VSEL_FAST_EN_CFG_1	LDO10_VSEL_FAST_EN	1	1	1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_LDO10_VSEL_FAST_EN_1910	SOO	0X0	
5790	DVC_SCHEDULER	0X50C9	html	DVC_SCHEDULER_LDO_VSEL_FAST_LDO_VSEL_FAST_EN_CFG_1	LDO13_VSEL_FAST_EN	1	4	4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_LDO13_VSEL_FAST_EN_1910	SOO	0X0	
5791	DVC_SCHEDULER	0X50C9	html	DVC_SCHEDULER_LDO_VSEL_FAST_LDO_VSEL_FAST_EN_CFG_1	LDO14_VSEL_FAST_EN	1	5	5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_LDO14_VSEL_FAST_EN_1910	SOO	0X0	
5792	DVC_SCHEDULER	0X50C9	html	DVC_SCHEDULER_LDO_VSEL_FAST_LDO_VSEL_FAST_EN_CFG_1	LDO16_VSEL_FAST_EN	1	7	7	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_LDO16_VSEL_FAST_EN_1910	SOO	0X0	
5793	DVC_SCHEDULER	0X50CA	html	DVC_SCHEDULER_LDO_VSEL_FAST_LDO_VSEL_FAST_EN_CFG_2	LDO19_VSEL_FAST_EN	1	2	2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_LDO19_VSEL_FAST_EN_1911	SOO	0X0	
5794	DVC_SCHEDULER	0X50CB	html	DVC_SCHEDULER_LDO_VSEL_FAST_LDO_VSEL_IGNORE_OTP_CFG_0	LDO1_VSEL_IGNORE_OTP	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_LDO1_VSEL_IGNORE_OTP_1912	SOO	0X0	
5795	DVC_SCHEDULER	0X50CB	html	DVC_SCHEDULER_LDO_VSEL_FAST_LDO_VSEL_IGNORE_OTP_CFG_0	LDO2_VSEL_IGNORE_OTP	1	1	1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_LDO2_VSEL_IGNORE_OTP_1912	SOO	0X0	
5796	DVC_SCHEDULER	0X50CB	html	DVC_SCHEDULER_LDO_VSEL_FAST_LDO_VSEL_IGNORE_OTP_CFG_0	LDO3_VSEL_IGNORE_OTP	1	2	2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_LDO3_VSEL_IGNORE_OTP_1912	SOO	0X0	
5797	DVC_SCHEDULER	0X50CB	html	DVC_SCHEDULER_LDO_VSEL_FAST_LDO_VSEL_IGNORE_OTP_CFG_0	LDO5_VSEL_IGNORE_OTP	1	4	4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_LDO5_VSEL_IGNORE_OTP_1912	SOO	0X0	
5798	DVC_SCHEDULER	0X50CB	html	DVC_SCHEDULER_LDO_VSEL_FAST_LDO_VSEL_IGNORE_OTP_CFG_0	LDO7_VSEL_IGNORE_OTP	1	6	6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_LDO7_VSEL_IGNORE_OTP_1912	SOO	0X0	
5799	DVC_SCHEDULER	0X50CC	html	DVC_SCHEDULER_LDO_VSEL_FAST_LDO_VSEL_IGNORE_OTP_CFG_1	LDO9_VSEL_IGNORE_OTP	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_LDO9_VSEL_IGNORE_OTP_1913	SOO	0X0	
5800	DVC_SCHEDULER	0X50CC	html	DVC_SCHEDULER_LDO_VSEL_FAST_LDO_VSEL_IGNORE_OTP_CFG_1	LDO10_VSEL_IGNORE_OTP	1	1	1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_LDO10_VSEL_IGNORE_OTP_1913	SOO	0X0	
5801	DVC_SCHEDULER	0X50CC	html	DVC_SCHEDULER_LDO_VSEL_FAST_LDO_VSEL_IGNORE_OTP_CFG_1	LDO13_VSEL_IGNORE_OTP	1	4	4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_LDO13_VSEL_IGNORE_OTP_1913	SOO	0X0	
5802	DVC_SCHEDULER	0X50CC	html	DVC_SCHEDULER_LDO_VSEL_FAST_LDO_VSEL_IGNORE_OTP_CFG_1	LDO14_VSEL_IGNORE_OTP	1	5	5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_LDO14_VSEL_IGNORE_OTP_1913	SOO	0X0	
5803	DVC_SCHEDULER	0X50CC	html	DVC_SCHEDULER_LDO_VSEL_FAST_LDO_VSEL_IGNORE_OTP_CFG_1	LDO16_VSEL_IGNORE_OTP	1	7	7	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_LDO16_VSEL_IGNORE_OTP_1913	SOO	0X0	
5804	DVC_SCHEDULER	0X50CD	html	DVC_SCHEDULER_LDO_VSEL_FAST_LDO_VSEL_IGNORE_OTP_CFG_2	LDO19_VSEL_IGNORE_OTP	1	2	2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_LDO19_VSEL_IGNORE_OTP_1914	SOO	0X0	
5805	DVC_SCHEDULER	0X50D8	html	DVC_SCHEDULER_LDO_VSEL_THR_LDO1_VSEL_MAX	VSEL_MAX	8	0	7:0	RW	F(X) = 1.7+X*0.025 V FOR X IN [0:63] F(X) = 2.5+(X-64)*0.025 V FOR X IN [64:104] F(X) = 3.5 V FOR X IN [105:127]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_VSEL_MAX_1915	SOO	0X68	
5806	DVC_SCHEDULER	0X50D9	html	DVC_SCHEDULER_LDO_VSEL_THR_LDO1_VSEL_MIN	VSEL_MIN	8	0	7:0	RW	F(X) = 1.7+X*0.025 V FOR X IN [0:63] F(X) = 2.5+(X-64)*0.025 V FOR X IN [64:104] F(X) = 3.5 V FOR X IN [105:127]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_VSEL_MIN_1916	SOO	0X40	
5807	DVC_SCHEDULER	0X50DA	html	DVC_SCHEDULER_LDO_VSEL_THR_LDO2_VSEL_MAX	VSEL_MAX	8	0	7:0	RW	F(X) = 1.7+X*0.025 V FOR X IN [0:63] F(X) = 2.5+(X-64)*0.025 V FOR X IN [64:104] F(X) = 3.5 V FOR X IN [105:127]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_VSEL_MAX_1917	SOO	0X8	
5808	DVC_SCHEDULER	0X50DB	html	DVC_SCHEDULER_LDO_VSEL_THR_LDO2_VSEL_MIN	VSEL_MIN	8	0	7:0	RW	F(X) = 1.7+X*0.025 V FOR X IN [0:63] F(X) = 2.5+(X-64)*0.025 V FOR X IN [64:104] F(X) = 3.5 V FOR X IN [105:127]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_VSEL_MIN_1918	SOO	0X0	
5809	DVC_SCHEDULER	0X50DC	html	DVC_SCHEDULER_LDO_VSEL_THR_LDO3_VSEL_MAX	VSEL_MAX	8	0	7:0	RW	F(X) = 0.5+X*0.005 V FOR X IN [0:127] F(X) = 0.9+(X-128)*0.005 V FOR X IN [128:255]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_VSEL_MAX_1919	SOO	0XE4	
5810	DVC_SCHEDULER	0X50DD	html	DVC_SCHEDULER_LDO_VSEL_THR_LDO3_VSEL_MIN	VSEL_MIN	8	0	7:0	RW	F(X) = 0.5+X*0.005 V FOR X IN [0:127] F(X) = 0.9+(X-128)*0.005 V FOR X IN [128:255]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_VSEL_MIN_1920	SOO	0X3C	
5811	DVC_SCHEDULER	0X50DE	html	DVC_SCHEDULER_LDO_VSEL_THR_LDO5_VSEL_MAX	VSEL_MAX	8	0	7:0	RW	F(X) = 1.7+X*0.025 V FOR X IN [0:63] F(X) = 2.5+(X-64)*0.025 V FOR X IN [64:104] F(X) = 3.5 V FOR X IN [105:127]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_VSEL_MAX_1921	SOO	0X7F	
5812	DVC_SCHEDULER	0X50DF	html	DVC_SCHEDULER_LDO_VSEL_THR_LDO5_VSEL_MIN	VSEL_MIN	8	0	7:0	RW	F(X) = 1.7+X*0.025 V FOR X IN [0:63] F(X) = 2.5+(X-64)*0.025 V FOR X IN [64:104] F(X) = 3.5 V FOR X IN [105:127]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_VSEL_MIN_1922	SOO	0X40	
5813	DVC_SCHEDULER	0X50E0	html	DVC_SCHEDULER_LDO_VSEL_THR_LDO7_VSEL_MAX	VSEL_MAX	8	0	7:0	RW	F(X) = 1.7+X*0.025 V FOR X IN [0:63] F(X) = 2.5+(X-64)*0.025 V FOR X IN [64:104] F(X) = 3.5 V FOR X IN [105:127]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_VSEL_MAX_1923	SOO	0X68	
5814	DVC_SCHEDULER	0X50E1	html	DVC_SCHEDULER_LDO_VSEL_THR_LDO7_VSEL_MIN	VSEL_MIN	8	0	7:0	RW	F(X) = 1.7+X*0.025 V FOR X IN [0:63] F(X) = 2.5+(X-64)*0.025 V FOR X IN [64:104] F(X) = 3.5 V FOR X IN [105:127]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_VSEL_MIN_1924	SOO	0X40	
5815	DVC_SCHEDULER	0X50E2	html	DVC_SCHEDULER_LDO_VSEL_THR_LDO9_VSEL_MAX	VSEL_MAX	8	0	7:0	RW	F(X) = 1.7+X*0.025 V FOR X IN [0:44] F(X) = 2.8 V FOR X IN [45:63] F(X) = 2.5+(X-64)*0.025 V FOR X IN [64:108] F(X) = 3.6 V FOR X IN [109:127]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_VSEL_MAX_1925	SOO	0X3F	
5816	DVC_SCHEDULER	0X50E3	html	DVC_SCHEDULER_LDO_VSEL_THR_LDO9_VSEL_MIN	VSEL_MIN	8	0	7:0	RW	F(X) = 1.7+X*0.025 V FOR X IN [0:44] F(X) = 2.8 V FOR X IN [45:63] F(X) = 2.5+(X-64)*0.025 V FOR X IN [64:108] F(X) = 3.6 V FOR X IN [109:127]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_VSEL_MIN_1926	SOO	0X0	
5817	DVC_SCHEDULER	0X50E4	html	DVC_SCHEDULER_LDO_VSEL_THR_LDO10_VSEL_MAX	VSEL_MAX	8	0	7:0	RW	F(X) = 1.7+X*0.025 V FOR X IN [0:63] F(X) = 2.5+(X-64)*0.025 V FOR X IN [64:104] F(X) = 3.5 V FOR X IN [105:127]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_VSEL_MAX_1927	SOO	0X68	
5818	DVC_SCHEDULER	0X50E5	html	DVC_SCHEDULER_LDO_VSEL_THR_LDO10_VSEL_MIN	VSEL_MIN	8	0	7:0	RW	F(X) = 1.7+X*0.025 V FOR X IN [0:63] F(X) = 2.5+(X-64)*0.025 V FOR X IN [64:104] F(X) = 3.5 V FOR X IN [105:127]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_VSEL_MIN_1928	SOO	0X40	
5819	DVC_SCHEDULER	0X50E6	html	DVC_SCHEDULER_LDO_VSEL_THR_LDO13_VSEL_MAX	VSEL_MAX	8	0	7:0	RW	F(X) = 1.7+X*0.025 V FOR X IN [0:63] F(X) = 2.5+(X-64)*0.025 V FOR X IN [64:104] F(X) = 3.5 V FOR X IN [105:127]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_VSEL_MAX_1929	SOO	0X68	
5820	DVC_SCHEDULER	0X50E7	html	DVC_SCHEDULER_LDO_VSEL_THR_LDO13_VSEL_MIN	VSEL_MIN	8	0	7:0	RW	F(X) = 1.7+X*0.025 V FOR X IN [0:63] F(X) = 2.5+(X-64)*0.025 V FOR X IN [64:104] F(X) = 3.5 V FOR X IN [105:127]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_VSEL_MIN_1930	SOO	0X40	
5821	DVC_SCHEDULER	0X50E8	html	DVC_SCHEDULER_LDO_VSEL_THR_LDO14_VSEL_MAX	VSEL_MAX	8	0	7:0	RW	F(X) = 0.5+X*0.005 V FOR X IN [0:127] F(X) = 0.9+(X-128)*0.005 V FOR X IN [128:255]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_VSEL_MAX_1931	SOO	0XE4	
5822	DVC_SCHEDULER	0X50E9	html	DVC_SCHEDULER_LDO_VSEL_THR_LDO14_VSEL_MIN	VSEL_MIN	8	0	7:0	RW	F(X) = 0.5+X*0.005 V FOR X IN [0:127] F(X) = 0.9+(X-128)*0.005 V FOR X IN [128:255]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_VSEL_MIN_1932	SOO	0X3C	
5823	DVC_SCHEDULER	0X50EA	html	DVC_SCHEDULER_LDO_VSEL_THR_LDO16_VSEL_MAX	VSEL_MAX	8	0	7:0	RW	F(X) = 1.7+X*0.025 V FOR X IN [0:63] F(X) = 2.5+(X-64)*0.025 V FOR X IN [64:104] F(X) = 3.5 V FOR X IN [105:127]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_VSEL_MAX_1933	SOO	0X68	
5824	DVC_SCHEDULER	0X50EB	html	DVC_SCHEDULER_LDO_VSEL_THR_LDO16_VSEL_MIN	VSEL_MIN	8	0	7:0	RW	F(X) = 1.7+X*0.025 V FOR X IN [0:63] F(X) = 2.5+(X-64)*0.025 V FOR X IN [64:104] F(X) = 3.5 V FOR X IN [105:127]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_VSEL_MIN_1934	SOO	0X40	
5825	DVC_SCHEDULER	0X50EC	html	DVC_SCHEDULER_LDO_VSEL_THR_LDO19_VSEL_MAX	VSEL_MAX	8	0	7:0	RW	F(X) = 0.5+X*0.005 V FOR X IN [0:127] F(X) = 0.9+(X-128)*0.005 V FOR X IN [128:255]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_VSEL_MAX_1935	SOO	0X64	
5826	DVC_SCHEDULER	0X50ED	html	DVC_SCHEDULER_LDO_VSEL_THR_LDO19_VSEL_MIN	VSEL_MIN	8	0	7:0	RW	F(X) = 0.5+X*0.005 V FOR X IN [0:127] F(X) = 0.9+(X-128)*0.005 V FOR X IN [128:255]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_VSEL_MIN_1936	SOO	0X0	
5827	DVC_SCHEDULER	0X5100	html	DVC_SCHEDULER_LDO_VSEL_ALT_LDO13_VSEL_ALT	LDO13_VSEL_ALT	8	0	7:0	RW	F(X) = 1.7+X*0.025 V FOR X IN [0:63] F(X) = 2.5+(X-64)*0.025 V FOR X IN [64:104] F(X) = 3.5 V FOR X IN [105:127]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_LDO13_VSEL_ALT_1937	SOO	0X0	
5828	DVC_SCHEDULER	0X5101	html	DVC_SCHEDULER_LDO_VSEL_ALT_LDO14_VSEL_ALT	LDO14_VSEL_ALT	8	0	7:0	RW	F(X) = 0.5+X*0.005 V FOR X IN [0:127] F(X) = 0.9+(X-128)*0.005 V FOR X IN [128:255]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_LDO14_VSEL_ALT_1938	SOO	0X0	
5829	DVC_SCHEDULER	0X5110	html	DVC_SCHEDULER_LDO_VSEL_ALT_RESP_LDO_CFG_ALT_RESP_0	LDO13_VSEL_ALT_RESP	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_LDO13_VSEL_ALT_RESP_1939	SOO	0X0	
5830	DVC_SCHEDULER	0X5110	html	DVC_SCHEDULER_LDO_VSEL_ALT_RESP_LDO_CFG_ALT_RESP_0	LDO14_VSEL_ALT_RESP	1	1	1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_LDO14_VSEL_ALT_RESP_1939	SOO	0X0	
5831	DVC_SCHEDULER	0X5118	html	DVC_SCHEDULER_LDO_VSEL_TARGET_LDO1_VSEL_TARGET	LDO1_VSEL_TARGET	8	0	7:0	WU	F(X) = 1.7+X*0.025 V FOR X IN [0:63] F(X) = 2.5+(X-64)*0.025 V FOR X IN [64:104] F(X) = 3.5 V FOR X IN [105:127]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_LDO1_VSEL_TARGET_1940	TBD	0X60	
5832	DVC_SCHEDULER	0X5119	html	DVC_SCHEDULER_LDO_VSEL_TARGET_LDO2_VSEL_TARGET	LDO2_VSEL_TARGET	8	0	7:0	WU	F(X) = 1.7+X*0.025 V FOR X IN [0:63] F(X) = 2.5+(X-64)*0.025 V FOR X IN [64:104] F(X) = 3.5 V FOR X IN [105:127]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_LDO2_VSEL_TARGET_1941	TBD	0X4	
5833	DVC_SCHEDULER	0X511A	html	DVC_SCHEDULER_LDO_VSEL_TARGET_LDO3_VSEL_TARGET	LDO3_VSEL_TARGET	8	0	7:0	WU	F(X) = 0.5+X*0.005 V FOR X IN [0:127] F(X) = 0.9+(X-128)*0.005 V FOR X IN [128:255]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_LDO3_VSEL_TARGET_1942	TBD	0XBC	
5834	DVC_SCHEDULER	0X511C	html	DVC_SCHEDULER_LDO_VSEL_TARGET_LDO5_VSEL_TARGET	LDO5_VSEL_TARGET	8	0	7:0	WU	F(X) = 1.7+X*0.025 V FOR X IN [0:63] F(X) = 2.5+(X-64)*0.025 V FOR X IN [64:104] F(X) = 3.5 V FOR X IN [105:127]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_LDO5_VSEL_TARGET_1943	TBD	0X52	
5835	DVC_SCHEDULER	0X511E	html	DVC_SCHEDULER_LDO_VSEL_TARGET_LDO7_VSEL_TARGET	LDO7_VSEL_TARGET	8	0	7:0	WU	F(X) = 1.7+X*0.025 V FOR X IN [0:63] F(X) = 2.5+(X-64)*0.025 V FOR X IN [64:104] F(X) = 3.5 V FOR X IN [105:127]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_LDO7_VSEL_TARGET_1944	TBD	0X60	
5836	DVC_SCHEDULER	0X5120	html	DVC_SCHEDULER_LDO_VSEL_TARGET_LDO9_VSEL_TARGET	LDO9_VSEL_TARGET	8	0	7:0	WU	F(X) = 1.7+X*0.025 V FOR X IN [0:44] F(X) = 2.8 V FOR X IN [45:63] F(X) = 2.5+(X-64)*0.025 V FOR X IN [64:108] F(X) = 3.6 V FOR X IN [109:127]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_LDO9_VSEL_TARGET_1945	TBD	0X4	
5837	DVC_SCHEDULER	0X5121	html	DVC_SCHEDULER_LDO_VSEL_TARGET_LDO10_VSEL_TARGET	LDO10_VSEL_TARGET	8	0	7:0	WU	F(X) = 1.7+X*0.025 V FOR X IN [0:63] F(X) = 2.5+(X-64)*0.025 V FOR X IN [64:104] F(X) = 3.5 V FOR X IN [105:127]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_LDO10_VSEL_TARGET_1946	TBD	0X60	
5838	DVC_SCHEDULER	0X5124	html	DVC_SCHEDULER_LDO_VSEL_TARGET_LDO13_VSEL_TARGET	LDO13_VSEL_TARGET	8	0	7:0	WU	F(X) = 1.7+X*0.025 V FOR X IN [0:63] F(X) = 2.5+(X-64)*0.025 V FOR X IN [64:104] F(X) = 3.5 V FOR X IN [105:127]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_LDO13_VSEL_TARGET_1947	TBD	0X60	
5839	DVC_SCHEDULER	0X5125	html	DVC_SCHEDULER_LDO_VSEL_TARGET_LDO14_VSEL_TARGET	LDO14_VSEL_TARGET	8	0	7:0	WU	F(X) = 0.5+X*0.005 V FOR X IN [0:127] F(X) = 0.9+(X-128)*0.005 V FOR X IN [128:255]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_LDO14_VSEL_TARGET_1948	TBD	0XBC	
5840	DVC_SCHEDULER	0X5127	html	DVC_SCHEDULER_LDO_VSEL_TARGET_LDO16_VSEL_TARGET	LDO16_VSEL_TARGET	8	0	7:0	WU	F(X) = 1.7+X*0.025 V FOR X IN [0:63] F(X) = 2.5+(X-64)*0.025 V FOR X IN [64:104] F(X) = 3.5 V FOR X IN [105:127]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_LDO16_VSEL_TARGET_1949	TBD	0X60	
5841	DVC_SCHEDULER	0X512A	html	DVC_SCHEDULER_LDO_VSEL_TARGET_LDO19_VSEL_TARGET	LDO19_VSEL_TARGET	8	0	7:0	WU	F(X) = 0.5+X*0.005 V FOR X IN [0:127] F(X) = 0.9+(X-128)*0.005 V FOR X IN [128:255]	TRUE	TBD	FALSE	TRUE	system	OTP_DVC_SCHEDULER_LDO19_VSEL_TARGET_1950	TBD	0X2C	
5842	DVC_SCHEDULER	0X5138	html	DVC_SCHEDULER_LDO_VSEL_ACTUAL_LDO1_VSEL_ACTUAL	LDO1_VSEL_ACTUAL	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
5843	DVC_SCHEDULER	0X5139	html	DVC_SCHEDULER_LDO_VSEL_ACTUAL_LDO2_VSEL_ACTUAL	LDO2_VSEL_ACTUAL	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
5844	DVC_SCHEDULER	0X513A	html	DVC_SCHEDULER_LDO_VSEL_ACTUAL_LDO3_VSEL_ACTUAL	LDO3_VSEL_ACTUAL	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
5845	DVC_SCHEDULER	0X513B	html	DVC_SCHEDULER_LDO_VSEL_ACTUAL_LDO5_VSEL_ACTUAL	LDO5_VSEL_ACTUAL	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
5846	DVC_SCHEDULER	0X513C	html	DVC_SCHEDULER_LDO_VSEL_ACTUAL_LDO7_VSEL_ACTUAL	LDO7_VSEL_ACTUAL	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
5847	DVC_SCHEDULER	0X513D	html	DVC_SCHEDULER_LDO_VSEL_ACTUAL_LDO9_VSEL_ACTUAL	LDO9_VSEL_ACTUAL	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X4	
5848	DVC_SCHEDULER	0X513E	html	DVC_SCHEDULER_LDO_VSEL_ACTUAL_LDO10_VSEL_ACTUAL	LDO10_VSEL_ACTUAL	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
5849	DVC_SCHEDULER	0X513F	html	DVC_SCHEDULER_LDO_VSEL_ACTUAL_LDO13_VSEL_ACTUAL	LDO13_VSEL_ACTUAL	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
5850	DVC_SCHEDULER	0X5140	html	DVC_SCHEDULER_LDO_VSEL_ACTUAL_LDO14_VSEL_ACTUAL	LDO14_VSEL_ACTUAL	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
5851	DVC_SCHEDULER	0X5141	html	DVC_SCHEDULER_LDO_VSEL_ACTUAL_LDO16_VSEL_ACTUAL	LDO16_VSEL_ACTUAL	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
5852	DVC_SCHEDULER	0X5142	html	DVC_SCHEDULER_LDO_VSEL_ACTUAL_LDO19_VSEL_ACTUAL	LDO19_VSEL_ACTUAL	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
5853	DVC_SCHEDULER	0X5148	html	DVC_SCHEDULER_DVC_DEBUG_BUCK_DVC_PENDING_0	BUCK0_DVC_PENDING	1	0	0	RO	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
5854	DVC_SCHEDULER	0X5148	html	DVC_SCHEDULER_DVC_DEBUG_BUCK_DVC_PENDING_0	BUCK1_DVC_PENDING	1	1	1	RO	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
5855	DVC_SCHEDULER	0X5148	html	DVC_SCHEDULER_DVC_DEBUG_BUCK_DVC_PENDING_0	BUCK2_DVC_PENDING	1	2	2	RO	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
5856	DVC_SCHEDULER	0X5148	html	DVC_SCHEDULER_DVC_DEBUG_BUCK_DVC_PENDING_0	BUCK3_DVC_PENDING	1	3	3	RO	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
5857	DVC_SCHEDULER	0X5148	html	DVC_SCHEDULER_DVC_DEBUG_BUCK_DVC_PENDING_0	BUCK7_DVC_PENDING	1	7	7	RO	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
5858	DVC_SCHEDULER	0X5149	html	DVC_SCHEDULER_DVC_DEBUG_BUCK_DVC_PENDING_1	BUCK8_DVC_PENDING	1	0	0	RO	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
5859	DVC_SCHEDULER	0X5149	html	DVC_SCHEDULER_DVC_DEBUG_BUCK_DVC_PENDING_1	BUCK9_DVC_PENDING	1	1	1	RO	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
5860	DVC_SCHEDULER	0X5149	html	DVC_SCHEDULER_DVC_DEBUG_BUCK_DVC_PENDING_1	BUCK11_DVC_PENDING	1	3	3	RO	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
5861	DVC_SCHEDULER	0X5149	html	DVC_SCHEDULER_DVC_DEBUG_BUCK_DVC_PENDING_1	BUCK14_DVC_PENDING	1	6	6	RO	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
5862	DVC_SCHEDULER	0X514A	html	DVC_SCHEDULER_DVC_DEBUG_GROUP_DVC_PENDING	GROUP0_DVC_PENDING	1	0	0	RO	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
5863	DVC_SCHEDULER	0X514A	html	DVC_SCHEDULER_DVC_DEBUG_GROUP_DVC_PENDING	GROUP1_DVC_PENDING	1	1	1	RO	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
5864	DVC_SCHEDULER	0X5150	html	DVC_SCHEDULER_DVC_IRQMASK_BUCK_DVC_DONE_IRQMASK_0	BUCK0_DVC_DONE_IRQMASK	1	0	0	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
5865	DVC_SCHEDULER	0X5150	html	DVC_SCHEDULER_DVC_IRQMASK_BUCK_DVC_DONE_IRQMASK_0	BUCK1_DVC_DONE_IRQMASK	1	1	1	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
5866	DVC_SCHEDULER	0X5150	html	DVC_SCHEDULER_DVC_IRQMASK_BUCK_DVC_DONE_IRQMASK_0	BUCK2_DVC_DONE_IRQMASK	1	2	2	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
5867	DVC_SCHEDULER	0X5150	html	DVC_SCHEDULER_DVC_IRQMASK_BUCK_DVC_DONE_IRQMASK_0	BUCK3_DVC_DONE_IRQMASK	1	3	3	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
5868	DVC_SCHEDULER	0X5150	html	DVC_SCHEDULER_DVC_IRQMASK_BUCK_DVC_DONE_IRQMASK_0	BUCK7_DVC_DONE_IRQMASK	1	7	7	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
5869	DVC_SCHEDULER	0X5151	html	DVC_SCHEDULER_DVC_IRQMASK_BUCK_DVC_DONE_IRQMASK_1	BUCK8_DVC_DONE_IRQMASK	1	0	0	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
5870	DVC_SCHEDULER	0X5151	html	DVC_SCHEDULER_DVC_IRQMASK_BUCK_DVC_DONE_IRQMASK_1	BUCK9_DVC_DONE_IRQMASK	1	1	1	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
5871	DVC_SCHEDULER	0X5151	html	DVC_SCHEDULER_DVC_IRQMASK_BUCK_DVC_DONE_IRQMASK_1	BUCK11_DVC_DONE_IRQMASK	1	3	3	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
5872	DVC_SCHEDULER	0X5151	html	DVC_SCHEDULER_DVC_IRQMASK_BUCK_DVC_DONE_IRQMASK_1	BUCK14_DVC_DONE_IRQMASK	1	6	6	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
5873	DVC_SCHEDULER	0X5152	html	DVC_SCHEDULER_DVC_IRQMASK_GROUP_DVC_DONE_IRQMASK_0	GROUP0_DVC_DONE_IRQMASK	1	0	0	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
5874	DVC_SCHEDULER	0X5152	html	DVC_SCHEDULER_DVC_IRQMASK_GROUP_DVC_DONE_IRQMASK_0	GROUP1_DVC_DONE_IRQMASK	1	1	1	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
5875	DVC_SCHEDULER	0X5153	html	DVC_SCHEDULER_DVC_IRQMASK_BUCK_LDO_DVC_ERROR_IRQMASK	BUCK_DVC_ERROR_IRQMASK	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
5876	DVC_SCHEDULER	0X5153	html	DVC_SCHEDULER_DVC_IRQMASK_BUCK_LDO_DVC_ERROR_IRQMASK	BUCK_GRP_DVC_ERROR_IRQMASK	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
5877	DVC_SCHEDULER	0X5160	html	DVC_SCHEDULER_PD_VSEL_TARGET_PD0_VSEL_TARGET	PD0_VSEL_TARGET	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0XD3	
5878	DVC_SCHEDULER	0X5161	html	DVC_SCHEDULER_PD_VSEL_TARGET_PD1_VSEL_TARGET	PD1_VSEL_TARGET	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0XD3	
5879	DVC_SCHEDULER	0X5162	html	DVC_SCHEDULER_PD_VSEL_TARGET_PD2_VSEL_TARGET	PD2_VSEL_TARGET	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X92	
5880	DVC_SCHEDULER	0X5163	html	DVC_SCHEDULER_PD_VSEL_TARGET_PD3_VSEL_TARGET	PD3_VSEL_TARGET	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0XC8	
5881	DVC_SCHEDULER	0X5164	html	DVC_SCHEDULER_PD_VSEL_TARGET_PD4_VSEL_TARGET	PD4_VSEL_TARGET	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
5882	DVC_SCHEDULER	0X5165	html	DVC_SCHEDULER_PD_VSEL_TARGET_PD5_VSEL_TARGET	PD5_VSEL_TARGET	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
5883	DVC_SCHEDULER	0X5166	html	DVC_SCHEDULER_PD_VSEL_TARGET_PD6_VSEL_TARGET	PD6_VSEL_TARGET	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
5884	DVC_SCHEDULER	0X5167	html	DVC_SCHEDULER_PD_VSEL_TARGET_PD7_VSEL_TARGET	PD7_VSEL_TARGET	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0XD3	
5885	DVC_SCHEDULER	0X5168	html	DVC_SCHEDULER_PD_VSEL_TARGET_PD8_VSEL_TARGET	PD8_VSEL_TARGET	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0XB0	
5886	DVC_SCHEDULER	0X5169	html	DVC_SCHEDULER_PD_VSEL_TARGET_PD9_VSEL_TARGET	PD9_VSEL_TARGET	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X8D	
5887	DVC_SCHEDULER	0X516A	html	DVC_SCHEDULER_PD_VSEL_TARGET_PD10_VSEL_TARGET	PD10_VSEL_TARGET	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
5888	DVC_SCHEDULER	0X516B	html	DVC_SCHEDULER_PD_VSEL_TARGET_PD11_VSEL_TARGET	PD11_VSEL_TARGET	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0XD3	
5889	DVC_SCHEDULER	0X516C	html	DVC_SCHEDULER_PD_VSEL_TARGET_PD12_VSEL_TARGET	PD12_VSEL_TARGET	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
5890	DVC_SCHEDULER	0X516D	html	DVC_SCHEDULER_PD_VSEL_TARGET_PD13_VSEL_TARGET	PD13_VSEL_TARGET	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
5891	DVC_SCHEDULER	0X516E	html	DVC_SCHEDULER_PD_VSEL_TARGET_PD14_VSEL_TARGET	PD14_VSEL_TARGET	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0XC8	
5892	DVC_SCHEDULER	0X516F	html	DVC_SCHEDULER_PD_VSEL_TARGET_PD15_VSEL_TARGET	PD15_VSEL_TARGET	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
5893	DVC_SCHEDULER	0X5170	html	DVC_SCHEDULER_PD_VSEL_TARGET_PD16_VSEL_TARGET	PD16_VSEL_TARGET	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X60	
5894	DVC_SCHEDULER	0X5171	html	DVC_SCHEDULER_PD_VSEL_TARGET_PD17_VSEL_TARGET	PD17_VSEL_TARGET	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X4	
5895	DVC_SCHEDULER	0X5172	html	DVC_SCHEDULER_PD_VSEL_TARGET_PD18_VSEL_TARGET	PD18_VSEL_TARGET	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0XBC	
5896	DVC_SCHEDULER	0X5173	html	DVC_SCHEDULER_PD_VSEL_TARGET_PD19_VSEL_TARGET	PD19_VSEL_TARGET	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X52	
5897	DVC_SCHEDULER	0X5174	html	DVC_SCHEDULER_PD_VSEL_TARGET_PD20_VSEL_TARGET	PD20_VSEL_TARGET	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X60	
5898	DVC_SCHEDULER	0X5175	html	DVC_SCHEDULER_PD_VSEL_TARGET_PD21_VSEL_TARGET	PD21_VSEL_TARGET	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X4	
5899	DVC_SCHEDULER	0X5176	html	DVC_SCHEDULER_PD_VSEL_TARGET_PD22_VSEL_TARGET	PD22_VSEL_TARGET	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X60	
5900	DVC_SCHEDULER	0X5177	html	DVC_SCHEDULER_PD_VSEL_TARGET_PD23_VSEL_TARGET	PD23_VSEL_TARGET	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X60	
5901	DVC_SCHEDULER	0X5178	html	DVC_SCHEDULER_PD_VSEL_TARGET_PD24_VSEL_TARGET	PD24_VSEL_TARGET	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0XBC	
5902	DVC_SCHEDULER	0X5179	html	DVC_SCHEDULER_PD_VSEL_TARGET_PD25_VSEL_TARGET	PD25_VSEL_TARGET	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X60	
5903	DVC_SCHEDULER	0X517A	html	DVC_SCHEDULER_PD_VSEL_TARGET_PD26_VSEL_TARGET	PD26_VSEL_TARGET	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X2C	
5904	DVC_SCHEDULER	0X517B	html	DVC_SCHEDULER_PD_VSEL_TARGET_PD27_VSEL_TARGET	PD27_VSEL_TARGET	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
5905	DVC_SCHEDULER	0X517C	html	DVC_SCHEDULER_PD_VSEL_TARGET_PD28_VSEL_TARGET	PD28_VSEL_TARGET	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
5906	DVC_SCHEDULER	0X517D	html	DVC_SCHEDULER_PD_VSEL_TARGET_PD29_VSEL_TARGET	PD29_VSEL_TARGET	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
5907	DVC_SCHEDULER	0X517E	html	DVC_SCHEDULER_PD_VSEL_TARGET_PD30_VSEL_TARGET	PD30_VSEL_TARGET	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
5908	DVC_SCHEDULER	0X5180	html	DVC_SCHEDULER_PD_MAPPING_BUCK0_PD_MAPPING	BUCK0_PD_MAPPING	5	0	4:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_BUCK0_PD_MAPPING_1951	SOO	0X0	
5909	DVC_SCHEDULER	0X5181	html	DVC_SCHEDULER_PD_MAPPING_BUCK1_PD_MAPPING	BUCK1_PD_MAPPING	5	0	4:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_BUCK1_PD_MAPPING_1952	SOO	0X1	
5910	DVC_SCHEDULER	0X5182	html	DVC_SCHEDULER_PD_MAPPING_BUCK2_PD_MAPPING	BUCK2_PD_MAPPING	5	0	4:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_BUCK2_PD_MAPPING_1953	SOO	0X2	
5911	DVC_SCHEDULER	0X5183	html	DVC_SCHEDULER_PD_MAPPING_BUCK3_PD_MAPPING	BUCK3_PD_MAPPING	5	0	4:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_BUCK3_PD_MAPPING_1954	SOO	0X3	
5912	DVC_SCHEDULER	0X5184	html	DVC_SCHEDULER_PD_MAPPING_BUCK7_PD_MAPPING	BUCK7_PD_MAPPING	5	0	4:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_BUCK7_PD_MAPPING_1955	SOO	0X7	
5913	DVC_SCHEDULER	0X5185	html	DVC_SCHEDULER_PD_MAPPING_BUCK8_PD_MAPPING	BUCK8_PD_MAPPING	5	0	4:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_BUCK8_PD_MAPPING_1956	SOO	0X8	
5914	DVC_SCHEDULER	0X5186	html	DVC_SCHEDULER_PD_MAPPING_BUCK9_PD_MAPPING	BUCK9_PD_MAPPING	5	0	4:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_BUCK9_PD_MAPPING_1957	SOO	0X9	
5915	DVC_SCHEDULER	0X5187	html	DVC_SCHEDULER_PD_MAPPING_BUCK11_PD_MAPPING	BUCK11_PD_MAPPING	5	0	4:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_BUCK11_PD_MAPPING_1958	SOO	0XB	
5916	DVC_SCHEDULER	0X5188	html	DVC_SCHEDULER_PD_MAPPING_BUCK14_PD_MAPPING	BUCK14_PD_MAPPING	5	0	4:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_BUCK14_PD_MAPPING_1959	SOO	0XE	
5917	DVC_SCHEDULER	0X5189	html	DVC_SCHEDULER_PD_MAPPING_LDO1_PD_MAPPING	LDO1_PD_MAPPING	5	0	4:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_LDO1_PD_MAPPING_1960	SOO	0X10	
5918	DVC_SCHEDULER	0X518A	html	DVC_SCHEDULER_PD_MAPPING_LDO2_PD_MAPPING	LDO2_PD_MAPPING	5	0	4:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_LDO2_PD_MAPPING_1961	SOO	0X11	
5919	DVC_SCHEDULER	0X518B	html	DVC_SCHEDULER_PD_MAPPING_LDO3_PD_MAPPING	LDO3_PD_MAPPING	5	0	4:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_LDO3_PD_MAPPING_1962	SOO	0X12	
5920	DVC_SCHEDULER	0X518C	html	DVC_SCHEDULER_PD_MAPPING_LDO5_PD_MAPPING	LDO5_PD_MAPPING	5	0	4:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_LDO5_PD_MAPPING_1963	SOO	0X13	
5921	DVC_SCHEDULER	0X518D	html	DVC_SCHEDULER_PD_MAPPING_LDO7_PD_MAPPING	LDO7_PD_MAPPING	5	0	4:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_LDO7_PD_MAPPING_1964	SOO	0X14	
5922	DVC_SCHEDULER	0X518E	html	DVC_SCHEDULER_PD_MAPPING_LDO9_PD_MAPPING	LDO9_PD_MAPPING	5	0	4:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_LDO9_PD_MAPPING_1965	SOO	0X15	
5923	DVC_SCHEDULER	0X518F	html	DVC_SCHEDULER_PD_MAPPING_LDO10_PD_MAPPING	LDO10_PD_MAPPING	5	0	4:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_LDO10_PD_MAPPING_1966	SOO	0X16	
5924	DVC_SCHEDULER	0X5190	html	DVC_SCHEDULER_PD_MAPPING_LDO13_PD_MAPPING	LDO13_PD_MAPPING	5	0	4:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_LDO13_PD_MAPPING_1967	SOO	0X17	
5925	DVC_SCHEDULER	0X5191	html	DVC_SCHEDULER_PD_MAPPING_LDO14_PD_MAPPING	LDO14_PD_MAPPING	5	0	4:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_LDO14_PD_MAPPING_1968	SOO	0X18	
5926	DVC_SCHEDULER	0X5192	html	DVC_SCHEDULER_PD_MAPPING_LDO16_PD_MAPPING	LDO16_PD_MAPPING	5	0	4:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_LDO16_PD_MAPPING_1969	SOO	0X19	
5927	DVC_SCHEDULER	0X5193	html	DVC_SCHEDULER_PD_MAPPING_LDO19_PD_MAPPING	LDO19_PD_MAPPING	5	0	4:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_LDO19_PD_MAPPING_1970	SOO	0X1A	
5928	DVC_SCHEDULER	0X51A0	html	DVC_SCHEDULER_BUCK_GROUP_DVC2_EN_BUCK_DVC_GROUP_DVC2_EN	BUCK_DVC_GROUP0_DVC2_EN	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_BUCK_DVC_GROUP0_DVC2_EN_1971	SOO	0X0	
5929	DVC_SCHEDULER	0X51A0	html	DVC_SCHEDULER_BUCK_GROUP_DVC2_EN_BUCK_DVC_GROUP_DVC2_EN	BUCK_DVC_GROUP1_DVC2_EN	1	1	1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_DVC_SCHEDULER_BUCK_DVC_GROUP1_DVC2_EN_1971	SOO	0X0	
5930	DVC_SCHEDULER	0X51A8	html	DVC_SCHEDULER_DVC_TEST_FORCE_ALT_VALUE_EN	TEST_BUCK3_ALT_VALUE_EN	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
5931	DVC_SCHEDULER	0X51A8	html	DVC_SCHEDULER_DVC_TEST_FORCE_ALT_VALUE_EN	TEST_BUCK14_ALT_VALUE_EN	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
5932	DVC_SCHEDULER	0X51A8	html	DVC_SCHEDULER_DVC_TEST_FORCE_ALT_VALUE_EN	TEST_LDO13_ALT_VALUE_EN	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
5933	DVC_SCHEDULER	0X51A8	html	DVC_SCHEDULER_DVC_TEST_FORCE_ALT_VALUE_EN	TEST_LDO14_ALT_VALUE_EN	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
5934	DVC_SCHEDULER	0X51A9	html	DVC_SCHEDULER_DVC_TEST_ALLOW_VSEL_WRITE_WHEN_DISABLED	TEST_ALLOW_VSEL_WRITE_WHEN_DISABLED	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
5935	APC_EVENTS	0X6000	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_INFO	SYSCTL_GRP_MISC	1	0	0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
5936	APC_EVENTS	0X6000	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_INFO	SYSCTL_GRP_BUCK_UV	1	3	3	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
5937	APC_EVENTS	0X6000	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_INFO	SYSCTL_GRP_BUCK_OV	1	4	4	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
5938	APC_EVENTS	0X6001	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_MISC_EVENT	EVT_TWO_FINGER	1	0	0	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
5939	APC_EVENTS	0X6001	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_MISC_EVENT	EVT_BTN_SEQ_START	1	1	1	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
5940	APC_EVENTS	0X6002	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_RESET_WARN_EVENT	RESET_WARN_EVENT	1	0	0	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
5941	APC_EVENTS	0X6003	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_UV_EVENT_0	EVENT_BUCK_UV_0	1	0	0	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
5942	APC_EVENTS	0X6003	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_UV_EVENT_0	EVENT_BUCK_UV_1	1	1	1	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
5943	APC_EVENTS	0X6003	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_UV_EVENT_0	EVENT_BUCK_UV_2	1	2	2	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
5944	APC_EVENTS	0X6003	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_UV_EVENT_0	EVENT_BUCK_UV_3	1	3	3	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
5945	APC_EVENTS	0X6003	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_UV_EVENT_0	EVENT_BUCK_UV_7	1	4	4	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
5946	APC_EVENTS	0X6003	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_UV_EVENT_0	EVENT_BUCK_UV_8	1	5	5	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
5947	APC_EVENTS	0X6003	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_UV_EVENT_0	EVENT_BUCK_UV_9	1	6	6	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
5948	APC_EVENTS	0X6003	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_UV_EVENT_0	EVENT_BUCK_UV_11	1	7	7	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
5949	APC_EVENTS	0X6004	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_UV_EVENT_1	EVENT_BUCK_UV_14	1	0	0	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
5950	APC_EVENTS	0X6005	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_OV_EVENT_0	EVENT_BUCK_OV_0	1	0	0	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
5951	APC_EVENTS	0X6005	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_OV_EVENT_0	EVENT_BUCK_OV_1	1	1	1	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
5952	APC_EVENTS	0X6005	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_OV_EVENT_0	EVENT_BUCK_OV_2	1	2	2	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
5953	APC_EVENTS	0X6005	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_OV_EVENT_0	EVENT_BUCK_OV_3	1	3	3	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
5954	APC_EVENTS	0X6005	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_OV_EVENT_0	EVENT_BUCK_OV_7	1	4	4	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
5955	APC_EVENTS	0X6005	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_OV_EVENT_0	EVENT_BUCK_OV_8	1	5	5	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
5956	APC_EVENTS	0X6005	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_OV_EVENT_0	EVENT_BUCK_OV_9	1	6	6	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
5957	APC_EVENTS	0X6005	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_OV_EVENT_0	EVENT_BUCK_OV_11	1	7	7	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
5958	APC_EVENTS	0X6006	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_OV_EVENT_1	EVENT_BUCK_OV_14	1	0	0	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
5959	APC_EVENTS	0X6007	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_POS_EVENT_0	EVENT_BUCK_POS_OC_0	1	0	0	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
5960	APC_EVENTS	0X6007	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_POS_EVENT_0	EVENT_BUCK_POS_OC_1	1	1	1	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
5961	APC_EVENTS	0X6007	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_POS_EVENT_0	EVENT_BUCK_POS_OC_2	1	2	2	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
5962	APC_EVENTS	0X6007	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_POS_EVENT_0	EVENT_BUCK_POS_OC_3	1	3	3	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
5963	APC_EVENTS	0X6007	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_POS_EVENT_0	EVENT_BUCK_POS_OC_7	1	4	4	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
5964	APC_EVENTS	0X6007	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_POS_EVENT_0	EVENT_BUCK_POS_OC_8	1	5	5	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
5965	APC_EVENTS	0X6007	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_POS_EVENT_0	EVENT_BUCK_POS_OC_9	1	6	6	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
5966	APC_EVENTS	0X6007	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_POS_EVENT_0	EVENT_BUCK_POS_OC_11	1	7	7	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
5967	APC_EVENTS	0X6008	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_POS_EVENT_1	EVENT_BUCK_POS_OC_14	1	0	0	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
5968	APC_EVENTS	0X6009	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_NEG_EVENT_0	EVENT_BUCK_NEG_OC_0	1	0	0	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
5969	APC_EVENTS	0X6009	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_NEG_EVENT_0	EVENT_BUCK_NEG_OC_1	1	1	1	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
5970	APC_EVENTS	0X6009	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_NEG_EVENT_0	EVENT_BUCK_NEG_OC_2	1	2	2	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
5971	APC_EVENTS	0X6009	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_NEG_EVENT_0	EVENT_BUCK_NEG_OC_3	1	3	3	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
5972	APC_EVENTS	0X6009	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_NEG_EVENT_0	EVENT_BUCK_NEG_OC_7	1	4	4	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
5973	APC_EVENTS	0X6009	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_NEG_EVENT_0	EVENT_BUCK_NEG_OC_8	1	5	5	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
5974	APC_EVENTS	0X6009	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_NEG_EVENT_0	EVENT_BUCK_NEG_OC_9	1	6	6	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
5975	APC_EVENTS	0X6009	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_NEG_EVENT_0	EVENT_BUCK_NEG_OC_11	1	7	7	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
5976	APC_EVENTS	0X600A	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_NEG_EVENT_1	EVENT_BUCK_NEG_OC_14	1	0	0	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
5977	APC_EVENTS	0X600B	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_STARTUP_TIMER_EVENT_0	EVENT_BUCK_STARTUP_EXP_0	1	0	0	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
5978	APC_EVENTS	0X600B	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_STARTUP_TIMER_EVENT_0	EVENT_BUCK_STARTUP_EXP_1	1	1	1	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
5979	APC_EVENTS	0X600B	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_STARTUP_TIMER_EVENT_0	EVENT_BUCK_STARTUP_EXP_2	1	2	2	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
5980	APC_EVENTS	0X600B	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_STARTUP_TIMER_EVENT_0	EVENT_BUCK_STARTUP_EXP_3	1	3	3	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
5981	APC_EVENTS	0X600B	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_STARTUP_TIMER_EVENT_0	EVENT_BUCK_STARTUP_EXP_7	1	4	4	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
5982	APC_EVENTS	0X600B	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_STARTUP_TIMER_EVENT_0	EVENT_BUCK_STARTUP_EXP_8	1	5	5	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
5983	APC_EVENTS	0X600B	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_STARTUP_TIMER_EVENT_0	EVENT_BUCK_STARTUP_EXP_9	1	6	6	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
5984	APC_EVENTS	0X600B	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_STARTUP_TIMER_EVENT_0	EVENT_BUCK_STARTUP_EXP_11	1	7	7	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
5985	APC_EVENTS	0X600C	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_STARTUP_TIMER_EVENT_1	EVENT_BUCK_STARTUP_EXP_14	1	0	0	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
5986	APC_EVENTS	0X600D	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_MISC_MASK	EVT_TWO_FINGER	1	0	0	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
5987	APC_EVENTS	0X600D	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_MISC_MASK	EVT_BTN_SEQ_START	1	1	1	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
5988	APC_EVENTS	0X600E	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_RESET_WARN_MASK	RESET_WARN_MASK	1	0	0	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
5989	APC_EVENTS	0X600F	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_UV_MASK_0	MASK_BUCK_UV_0	1	0	0	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
5990	APC_EVENTS	0X600F	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_UV_MASK_0	MASK_BUCK_UV_1	1	1	1	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
5991	APC_EVENTS	0X600F	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_UV_MASK_0	MASK_BUCK_UV_2	1	2	2	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
5992	APC_EVENTS	0X600F	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_UV_MASK_0	MASK_BUCK_UV_3	1	3	3	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
5993	APC_EVENTS	0X600F	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_UV_MASK_0	MASK_BUCK_UV_7	1	4	4	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
5994	APC_EVENTS	0X600F	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_UV_MASK_0	MASK_BUCK_UV_8	1	5	5	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
5995	APC_EVENTS	0X600F	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_UV_MASK_0	MASK_BUCK_UV_9	1	6	6	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
5996	APC_EVENTS	0X600F	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_UV_MASK_0	MASK_BUCK_UV_11	1	7	7	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
5997	APC_EVENTS	0X6010	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_UV_MASK_1	MASK_BUCK_UV_14	1	0	0	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
5998	APC_EVENTS	0X6011	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_OV_MASK_0	MASK_BUCK_OV_0	1	0	0	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
5999	APC_EVENTS	0X6011	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_OV_MASK_0	MASK_BUCK_OV_1	1	1	1	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
6000	APC_EVENTS	0X6011	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_OV_MASK_0	MASK_BUCK_OV_2	1	2	2	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
6001	APC_EVENTS	0X6011	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_OV_MASK_0	MASK_BUCK_OV_3	1	3	3	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
6002	APC_EVENTS	0X6011	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_OV_MASK_0	MASK_BUCK_OV_7	1	4	4	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
6003	APC_EVENTS	0X6011	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_OV_MASK_0	MASK_BUCK_OV_8	1	5	5	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
6004	APC_EVENTS	0X6011	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_OV_MASK_0	MASK_BUCK_OV_9	1	6	6	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
6005	APC_EVENTS	0X6011	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_OV_MASK_0	MASK_BUCK_OV_11	1	7	7	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
6006	APC_EVENTS	0X6012	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_OV_MASK_1	MASK_BUCK_OV_14	1	0	0	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
6007	APC_EVENTS	0X6013	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_POS_MASK_0	MASK_BUCK_POS_OC_0	1	0	0	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
6008	APC_EVENTS	0X6013	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_POS_MASK_0	MASK_BUCK_POS_OC_1	1	1	1	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
6009	APC_EVENTS	0X6013	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_POS_MASK_0	MASK_BUCK_POS_OC_2	1	2	2	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
6010	APC_EVENTS	0X6013	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_POS_MASK_0	MASK_BUCK_POS_OC_3	1	3	3	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
6011	APC_EVENTS	0X6013	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_POS_MASK_0	MASK_BUCK_POS_OC_7	1	4	4	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
6012	APC_EVENTS	0X6013	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_POS_MASK_0	MASK_BUCK_POS_OC_8	1	5	5	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
6013	APC_EVENTS	0X6013	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_POS_MASK_0	MASK_BUCK_POS_OC_9	1	6	6	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
6014	APC_EVENTS	0X6013	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_POS_MASK_0	MASK_BUCK_POS_OC_11	1	7	7	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
6015	APC_EVENTS	0X6014	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_POS_MASK_1	MASK_BUCK_POS_OC_14	1	0	0	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
6016	APC_EVENTS	0X6015	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_NEG_MASK_0	MASK_BUCK_NEG_OC_0	1	0	0	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
6017	APC_EVENTS	0X6015	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_NEG_MASK_0	MASK_BUCK_NEG_OC_1	1	1	1	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
6018	APC_EVENTS	0X6015	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_NEG_MASK_0	MASK_BUCK_NEG_OC_2	1	2	2	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
6019	APC_EVENTS	0X6015	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_NEG_MASK_0	MASK_BUCK_NEG_OC_3	1	3	3	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
6020	APC_EVENTS	0X6015	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_NEG_MASK_0	MASK_BUCK_NEG_OC_7	1	4	4	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
6021	APC_EVENTS	0X6015	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_NEG_MASK_0	MASK_BUCK_NEG_OC_8	1	5	5	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
6022	APC_EVENTS	0X6015	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_NEG_MASK_0	MASK_BUCK_NEG_OC_9	1	6	6	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
6023	APC_EVENTS	0X6015	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_NEG_MASK_0	MASK_BUCK_NEG_OC_11	1	7	7	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
6024	APC_EVENTS	0X6016	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_NEG_MASK_1	MASK_BUCK_NEG_OC_14	1	0	0	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
6025	APC_EVENTS	0X6017	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_STARTUP_TIMER_MASK_0	MASK_BUCK_STARTUP_EXP_0	1	0	0	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
6026	APC_EVENTS	0X6017	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_STARTUP_TIMER_MASK_0	MASK_BUCK_STARTUP_EXP_1	1	1	1	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
6027	APC_EVENTS	0X6017	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_STARTUP_TIMER_MASK_0	MASK_BUCK_STARTUP_EXP_2	1	2	2	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
6028	APC_EVENTS	0X6017	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_STARTUP_TIMER_MASK_0	MASK_BUCK_STARTUP_EXP_3	1	3	3	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
6029	APC_EVENTS	0X6017	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_STARTUP_TIMER_MASK_0	MASK_BUCK_STARTUP_EXP_7	1	4	4	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
6030	APC_EVENTS	0X6017	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_STARTUP_TIMER_MASK_0	MASK_BUCK_STARTUP_EXP_8	1	5	5	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
6031	APC_EVENTS	0X6017	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_STARTUP_TIMER_MASK_0	MASK_BUCK_STARTUP_EXP_9	1	6	6	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
6032	APC_EVENTS	0X6017	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_STARTUP_TIMER_MASK_0	MASK_BUCK_STARTUP_EXP_11	1	7	7	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
6033	APC_EVENTS	0X6018	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_STARTUP_TIMER_MASK_1	MASK_BUCK_STARTUP_EXP_14	1	0	0	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
6034	APC_EVENTS	0X601A	html	APC_EVENTS_SYSCTL_EVENT_REGISTERS_RESET_WARN_STATUS	RESET_WARN_STATUS	1	0	0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
6035	TST_CTRL	0X6400	html	TST_CTRL_ATB_NORTH_44_HI_BUCK1_REF	CTRLIN	2	0	1:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6036	TST_CTRL	0X6401	html	TST_CTRL_ATB_NORTH_44_LO_BUCK1_REF	CTRLOUT	8	0	7:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6037	TST_CTRL	0X6402	html	TST_CTRL_ATB_NORTH_44_HI_BUCK3_REF	CTRLIN	2	0	1:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6038	TST_CTRL	0X6403	html	TST_CTRL_ATB_NORTH_44_LO_BUCK3_REF	CTRLOUT	8	0	7:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6039	TST_CTRL	0X6404	html	TST_CTRL_ATB_NORTH_44_HI_BUCK3_LP	CTRLIN	2	0	1:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6040	TST_CTRL	0X6405	html	TST_CTRL_ATB_NORTH_44_LO_BUCK3_LP	CTRLOUT	8	0	7:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6041	TST_CTRL	0X6406	html	TST_CTRL_ATB_NORTH_44_HI_BUCK9	CTRLIN	2	0	1:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6042	TST_CTRL	0X6407	html	TST_CTRL_ATB_NORTH_44_LO_BUCK9	CTRLOUT	8	0	7:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6043	TST_CTRL	0X6408	html	TST_CTRL_ATB_NORTH_44_HI_BUCK14	CTRLIN	2	0	1:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6044	TST_CTRL	0X6409	html	TST_CTRL_ATB_NORTH_44_LO_BUCK14	CTRLOUT	8	0	7:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6045	TST_CTRL	0X640A	html	TST_CTRL_ATB_NORTH_44_HI_WLED_BST2	CTRLIN	2	0	1:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6046	TST_CTRL	0X640B	html	TST_CTRL_ATB_NORTH_44_LO_WLED_BST2	CTRLOUT	8	0	7:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6047	TST_CTRL	0X640C	html	TST_CTRL_ATB_NORTH_44_HI_WLED_IDAC2	CTRLIN	2	0	1:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6048	TST_CTRL	0X640D	html	TST_CTRL_ATB_NORTH_44_LO_WLED_IDAC2	CTRLOUT	8	0	7:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6049	TST_CTRL	0X640E	html	TST_CTRL_ATB_NORTH_44_HI_WLED_BST3	CTRLIN	2	0	1:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6050	TST_CTRL	0X640F	html	TST_CTRL_ATB_NORTH_44_LO_WLED_BST3	CTRLOUT	8	0	7:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6051	TST_CTRL	0X6410	html	TST_CTRL_ATB_NORTH_44_HI_WLED_IDAC3	CTRLIN	2	0	1:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6052	TST_CTRL	0X6411	html	TST_CTRL_ATB_NORTH_44_LO_WLED_IDAC3	CTRLOUT	8	0	7:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6053	TST_CTRL	0X6412	html	TST_CTRL_ATB_NORTH_44_HI_ACORE	CTRLIN	2	0	1:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6054	TST_CTRL	0X6413	html	TST_CTRL_ATB_NORTH_44_LO_ACORE	CTRLOUT	8	0	7:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6055	TST_CTRL	0X6440	html	TST_CTRL_ATB_NORTH_42_HI_BUCK1_LP	CTRLIN	1	0	0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6056	TST_CTRL	0X6441	html	TST_CTRL_ATB_NORTH_42_LO_BUCK1_LP	CTRLOUT	6	0	5:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6057	TST_CTRL	0X6442	html	TST_CTRL_ATB_NORTH_42_HI_BUCK1_HP1	CTRLIN	1	0	0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6058	TST_CTRL	0X6443	html	TST_CTRL_ATB_NORTH_42_LO_BUCK1_HP1	CTRLOUT	6	0	5:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6059	TST_CTRL	0X6444	html	TST_CTRL_ATB_NORTH_42_HI_BUCK1_HP2	CTRLIN	1	0	0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6060	TST_CTRL	0X6445	html	TST_CTRL_ATB_NORTH_42_LO_BUCK1_HP2	CTRLOUT	6	0	5:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6061	TST_CTRL	0X6446	html	TST_CTRL_ATB_NORTH_42_HI_BUCK1_HP3	CTRLIN	1	0	0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6062	TST_CTRL	0X6447	html	TST_CTRL_ATB_NORTH_42_LO_BUCK1_HP3	CTRLOUT	6	0	5:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6063	TST_CTRL	0X6448	html	TST_CTRL_ATB_NORTH_42_HI_BUCK1_HP4	CTRLIN	1	0	0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6064	TST_CTRL	0X6449	html	TST_CTRL_ATB_NORTH_42_LO_BUCK1_HP4	CTRLOUT	6	0	5:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6065	TST_CTRL	0X644A	html	TST_CTRL_ATB_NORTH_42_HI_BUCK8_REF	CTRLIN	1	0	0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6066	TST_CTRL	0X644B	html	TST_CTRL_ATB_NORTH_42_LO_BUCK8_REF	CTRLOUT	6	0	5:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6067	TST_CTRL	0X644C	html	TST_CTRL_ATB_NORTH_42_HI_BUCK8_LP	CTRLIN	1	0	0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6068	TST_CTRL	0X644D	html	TST_CTRL_ATB_NORTH_42_LO_BUCK8_LP	CTRLOUT	6	0	5:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6069	TST_CTRL	0X644E	html	TST_CTRL_ATB_NORTH_42_HI_BUCK8_HP	CTRLIN	1	0	0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6070	TST_CTRL	0X644F	html	TST_CTRL_ATB_NORTH_42_LO_BUCK8_HP	CTRLOUT	6	0	5:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6071	TST_CTRL	0X6480	html	TST_CTRL_ATB_NORTH_CFG_STATUS_CFG	HIZ_EN	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X1	
6072	TST_CTRL	0X6481	html	TST_CTRL_ATB_NORTH_CFG_STATUS_LANE_0	DEV	8	0	7:0	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0XFF	
6073	TST_CTRL	0X6482	html	TST_CTRL_ATB_NORTH_CFG_STATUS_LANE_1	DEV	8	0	7:0	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0XFF	
6074	TST_CTRL	0X6483	html	TST_CTRL_ATB_NORTH_CFG_STATUS_LANE_2	DEV	8	0	7:0	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0XFF	
6075	TST_CTRL	0X6484	html	TST_CTRL_ATB_NORTH_CFG_STATUS_LANE_3	DEV	8	0	7:0	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0XFF	
6076	TST_CTRL	0X6485	html	TST_CTRL_ATB_NORTH_CFG_STATUS_ERROR	CNT	4	0	3:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6077	TST_CTRL	0X6485	html	TST_CTRL_ATB_NORTH_CFG_STATUS_ERROR	EXT_FORCE_DIS	1	7	7	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6078	TST_CTRL	0X64C0	html	TST_CTRL_ATB_SOUTH_44_HI_BUCK0_REF	CTRLIN	2	0	1:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6079	TST_CTRL	0X64C1	html	TST_CTRL_ATB_SOUTH_44_LO_BUCK0_REF	CTRLOUT	8	0	7:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6080	TST_CTRL	0X64C2	html	TST_CTRL_ATB_SOUTH_44_HI_BUCK2_REF	CTRLIN	2	0	1:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6081	TST_CTRL	0X64C3	html	TST_CTRL_ATB_SOUTH_44_LO_BUCK2_REF	CTRLOUT	8	0	7:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6082	TST_CTRL	0X64C4	html	TST_CTRL_ATB_SOUTH_44_HI_GRSW_CP	CTRLIN	2	0	1:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6083	TST_CTRL	0X64C5	html	TST_CTRL_ATB_SOUTH_44_LO_GRSW_CP	CTRLOUT	8	0	7:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6084	TST_CTRL	0X64C6	html	TST_CTRL_ATB_SOUTH_44_HI_GRSW_TOP	CTRLIN	2	0	1:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6085	TST_CTRL	0X64C7	html	TST_CTRL_ATB_SOUTH_44_LO_GRSW_TOP	CTRLOUT	8	0	7:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6086	TST_CTRL	0X64C8	html	TST_CTRL_ATB_SOUTH_44_HI_WLED_BST1	CTRLIN	2	0	1:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6087	TST_CTRL	0X64C9	html	TST_CTRL_ATB_SOUTH_44_LO_WLED_BST1	CTRLOUT	8	0	7:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6088	TST_CTRL	0X64CA	html	TST_CTRL_ATB_SOUTH_44_HI_WLED_IDAC1	CTRLIN	2	0	1:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6089	TST_CTRL	0X64CB	html	TST_CTRL_ATB_SOUTH_44_LO_WLED_IDAC1	CTRLOUT	8	0	7:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6090	TST_CTRL	0X6500	html	TST_CTRL_ATB_SOUTH_42_HI_BUCK0_LP	CTRLIN	1	0	0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6091	TST_CTRL	0X6501	html	TST_CTRL_ATB_SOUTH_42_LO_BUCK0_LP	CTRLOUT	6	0	5:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6092	TST_CTRL	0X6502	html	TST_CTRL_ATB_SOUTH_42_HI_BUCK0_HP1	CTRLIN	1	0	0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6093	TST_CTRL	0X6503	html	TST_CTRL_ATB_SOUTH_42_LO_BUCK0_HP1	CTRLOUT	6	0	5:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6094	TST_CTRL	0X6504	html	TST_CTRL_ATB_SOUTH_42_HI_BUCK0_HP2	CTRLIN	1	0	0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6095	TST_CTRL	0X6505	html	TST_CTRL_ATB_SOUTH_42_LO_BUCK0_HP2	CTRLOUT	6	0	5:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6096	TST_CTRL	0X6506	html	TST_CTRL_ATB_SOUTH_42_HI_BUCK0_HP3	CTRLIN	1	0	0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6097	TST_CTRL	0X6507	html	TST_CTRL_ATB_SOUTH_42_LO_BUCK0_HP3	CTRLOUT	6	0	5:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6098	TST_CTRL	0X6508	html	TST_CTRL_ATB_SOUTH_42_HI_BUCK0_HP4	CTRLIN	1	0	0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6099	TST_CTRL	0X6509	html	TST_CTRL_ATB_SOUTH_42_LO_BUCK0_HP4	CTRLOUT	6	0	5:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6100	TST_CTRL	0X650A	html	TST_CTRL_ATB_SOUTH_42_HI_BUCK2_LP	CTRLIN	1	0	0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6101	TST_CTRL	0X650B	html	TST_CTRL_ATB_SOUTH_42_LO_BUCK2_LP	CTRLOUT	6	0	5:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6102	TST_CTRL	0X650C	html	TST_CTRL_ATB_SOUTH_42_HI_BUCK2_HP1	CTRLIN	1	0	0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6103	TST_CTRL	0X650D	html	TST_CTRL_ATB_SOUTH_42_LO_BUCK2_HP1	CTRLOUT	6	0	5:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6104	TST_CTRL	0X650E	html	TST_CTRL_ATB_SOUTH_42_HI_BUCK2_HP2	CTRLIN	1	0	0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6105	TST_CTRL	0X650F	html	TST_CTRL_ATB_SOUTH_42_LO_BUCK2_HP2	CTRLOUT	6	0	5:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6106	TST_CTRL	0X6510	html	TST_CTRL_ATB_SOUTH_42_HI_BUCK7_REF	CTRLIN	1	0	0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6107	TST_CTRL	0X6511	html	TST_CTRL_ATB_SOUTH_42_LO_BUCK7_REF	CTRLOUT	6	0	5:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6108	TST_CTRL	0X6512	html	TST_CTRL_ATB_SOUTH_42_HI_BUCK7_LP	CTRLIN	1	0	0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6109	TST_CTRL	0X6513	html	TST_CTRL_ATB_SOUTH_42_LO_BUCK7_LP	CTRLOUT	6	0	5:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6110	TST_CTRL	0X6514	html	TST_CTRL_ATB_SOUTH_42_HI_BUCK7_HP	CTRLIN	1	0	0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6111	TST_CTRL	0X6515	html	TST_CTRL_ATB_SOUTH_42_LO_BUCK7_HP	CTRLOUT	6	0	5:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6112	TST_CTRL	0X6516	html	TST_CTRL_ATB_SOUTH_42_HI_BUCK11_REF	CTRLIN	1	0	0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6113	TST_CTRL	0X6517	html	TST_CTRL_ATB_SOUTH_42_LO_BUCK11_REF	CTRLOUT	6	0	5:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6114	TST_CTRL	0X6518	html	TST_CTRL_ATB_SOUTH_42_HI_BUCK11_LP	CTRLIN	1	0	0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6115	TST_CTRL	0X6519	html	TST_CTRL_ATB_SOUTH_42_LO_BUCK11_LP	CTRLOUT	6	0	5:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6116	TST_CTRL	0X651A	html	TST_CTRL_ATB_SOUTH_42_HI_BUCK11_HP	CTRLIN	1	0	0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6117	TST_CTRL	0X651B	html	TST_CTRL_ATB_SOUTH_42_LO_BUCK11_HP	CTRLOUT	6	0	5:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6118	TST_CTRL	0X651C	html	TST_CTRL_ATB_SOUTH_42_HI_BSTLQ	CTRLIN	1	0	0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6119	TST_CTRL	0X651D	html	TST_CTRL_ATB_SOUTH_42_LO_BSTLQ	CTRLOUT	6	0	5:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6120	TST_CTRL	0X6540	html	TST_CTRL_ATB_SOUTH_CFG_STATUS_CFG	HIZ_EN	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X1	
6121	TST_CTRL	0X6541	html	TST_CTRL_ATB_SOUTH_CFG_STATUS_LANE_0	DEV	8	0	7:0	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0XFF	
6122	TST_CTRL	0X6542	html	TST_CTRL_ATB_SOUTH_CFG_STATUS_LANE_1	DEV	8	0	7:0	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0XFF	
6123	TST_CTRL	0X6543	html	TST_CTRL_ATB_SOUTH_CFG_STATUS_LANE_2	DEV	8	0	7:0	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0XFF	
6124	TST_CTRL	0X6544	html	TST_CTRL_ATB_SOUTH_CFG_STATUS_LANE_3	DEV	8	0	7:0	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0XFF	
6125	TST_CTRL	0X6545	html	TST_CTRL_ATB_SOUTH_CFG_STATUS_ERROR	CNT	4	0	3:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6126	TST_CTRL	0X6545	html	TST_CTRL_ATB_SOUTH_CFG_STATUS_ERROR	EXT_FORCE_DIS	1	7	7	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6127	TST_CTRL	0X6580	html	TST_CTRL_DTBI_SEL_0	CHANNEL	5	0	4:0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6128	TST_CTRL	0X6581	html	TST_CTRL_DTBI_SEL_1	CHANNEL	5	0	4:0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6129	TST_CTRL	0X6582	html	TST_CTRL_DTBI_SEL_2	CHANNEL	5	0	4:0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6130	TST_CTRL	0X6583	html	TST_CTRL_DTBI_SEL_3	CHANNEL	5	0	4:0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6131	TST_CTRL	0X6584	html	TST_CTRL_DTBI_CTRL	EN_0	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6132	TST_CTRL	0X6584	html	TST_CTRL_DTBI_CTRL	EN_1	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6133	TST_CTRL	0X6584	html	TST_CTRL_DTBI_CTRL	EN_2	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6134	TST_CTRL	0X6584	html	TST_CTRL_DTBI_CTRL	EN_3	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6135	TST_CTRL	0X6584	html	TST_CTRL_DTBI_CTRL	REG_EN_0	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6136	TST_CTRL	0X6584	html	TST_CTRL_DTBI_CTRL	REG_EN_1	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6137	TST_CTRL	0X6584	html	TST_CTRL_DTBI_CTRL	REG_EN_2	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6138	TST_CTRL	0X6584	html	TST_CTRL_DTBI_CTRL	REG_EN_3	1	7	7	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6139	TST_CTRL	0X6585	html	TST_CTRL_DTBI_CTRL2	PULSE_CFG_0	2	0	1:0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6140	TST_CTRL	0X6585	html	TST_CTRL_DTBI_CTRL2	PULSE_CFG_1	2	2	3:2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6141	TST_CTRL	0X6585	html	TST_CTRL_DTBI_CTRL2	PULSE_CFG_2	2	4	5:4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6142	TST_CTRL	0X6585	html	TST_CTRL_DTBI_CTRL2	PULSE_CFG_3	2	6	7:6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6143	TST_CTRL	0X6586	html	TST_CTRL_DTBI_DATA0	VAL_3_0	4	0	3:0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6144	TST_CTRL	0X6586	html	TST_CTRL_DTBI_DATA0	VAL_7_4	4	4	7:4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6145	TST_CTRL	0X6587	html	TST_CTRL_DTBI_DATA1	VAL_11_8	4	0	3:0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6146	TST_CTRL	0X6587	html	TST_CTRL_DTBI_DATA1	VAL_15_12	4	4	7:4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6147	TST_CTRL	0X65C0	html	TST_CTRL_DTBO_SEL_MAIN_0_LSB	CHANNEL	8	0	7:0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6148	TST_CTRL	0X65C1	html	TST_CTRL_DTBO_SEL_MAIN_0_MSB	CHANNEL	3	0	2:0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6149	TST_CTRL	0X65C2	html	TST_CTRL_DTBO_SEL_MAIN_1_LSB	CHANNEL	8	0	7:0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6150	TST_CTRL	0X65C3	html	TST_CTRL_DTBO_SEL_MAIN_1_MSB	CHANNEL	3	0	2:0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6151	TST_CTRL	0X65C4	html	TST_CTRL_DTBO_SEL_MAIN_2_LSB	CHANNEL	8	0	7:0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6152	TST_CTRL	0X65C5	html	TST_CTRL_DTBO_SEL_MAIN_2_MSB	CHANNEL	3	0	2:0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6153	TST_CTRL	0X65C6	html	TST_CTRL_DTBO_SEL_MAIN_3_LSB	CHANNEL	8	0	7:0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6154	TST_CTRL	0X65C7	html	TST_CTRL_DTBO_SEL_MAIN_3_MSB	CHANNEL	3	0	2:0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6155	TST_CTRL	0X65C8	html	TST_CTRL_DTBO_SEL_STROBE_LSB	CHANNEL	8	0	7:0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6156	TST_CTRL	0X65C9	html	TST_CTRL_DTBO_SEL_STROBE_MSB	CHANNEL	3	0	2:0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6157	TST_CTRL	0X65CA	html	TST_CTRL_DTBO_SEL_STROBE_0	BIT	5	0	4:0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6158	TST_CTRL	0X65CB	html	TST_CTRL_DTBO_SEL_STROBE_1	BIT	5	0	4:0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6159	TST_CTRL	0X65CC	html	TST_CTRL_DTBO_SEL_STROBE_2	BIT	5	0	4:0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6160	TST_CTRL	0X65CD	html	TST_CTRL_DTBO_SEL_STROBE_3	BIT	5	0	4:0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6161	TST_CTRL	0X65CE	html	TST_CTRL_DTBO_CAPTURE_CFG	STROBE_SEL_0	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6162	TST_CTRL	0X65CE	html	TST_CTRL_DTBO_CAPTURE_CFG	STROBE_SEL_1	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6163	TST_CTRL	0X65CE	html	TST_CTRL_DTBO_CAPTURE_CFG	STROBE_SEL_2	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6164	TST_CTRL	0X65CE	html	TST_CTRL_DTBO_CAPTURE_CFG	STROBE_SEL_3	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6165	TST_CTRL	0X65CE	html	TST_CTRL_DTBO_CAPTURE_CFG	STROBE_EDGE_0	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6166	TST_CTRL	0X65CE	html	TST_CTRL_DTBO_CAPTURE_CFG	STROBE_EDGE_1	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6167	TST_CTRL	0X65CE	html	TST_CTRL_DTBO_CAPTURE_CFG	STROBE_EDGE_2	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6168	TST_CTRL	0X65CE	html	TST_CTRL_DTBO_CAPTURE_CFG	STROBE_EDGE_3	1	7	7	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6169	TST_CTRL	0X65CF	html	TST_CTRL_DTBO_CAPTURE_CLR	STROBE_0	1	0	0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6170	TST_CTRL	0X65CF	html	TST_CTRL_DTBO_CAPTURE_CLR	STROBE_1	1	1	1	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6171	TST_CTRL	0X65CF	html	TST_CTRL_DTBO_CAPTURE_CLR	STROBE_2	1	2	2	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6172	TST_CTRL	0X65CF	html	TST_CTRL_DTBO_CAPTURE_CLR	STROBE_3	1	3	3	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6173	TST_CTRL	0X65D0	html	TST_CTRL_DTBO_CTRL	MAIN_EN_0	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6174	TST_CTRL	0X65D0	html	TST_CTRL_DTBO_CTRL	MAIN_EN_1	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6175	TST_CTRL	0X65D0	html	TST_CTRL_DTBO_CTRL	MAIN_EN_2	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6176	TST_CTRL	0X65D0	html	TST_CTRL_DTBO_CTRL	MAIN_EN_3	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6177	TST_CTRL	0X65D0	html	TST_CTRL_DTBO_CTRL	STROBE_EN_0	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6178	TST_CTRL	0X65D0	html	TST_CTRL_DTBO_CTRL	STROBE_EN_1	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6179	TST_CTRL	0X65D0	html	TST_CTRL_DTBO_CTRL	STROBE_EN_2	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6180	TST_CTRL	0X65D0	html	TST_CTRL_DTBO_CTRL	STROBE_EN_3	1	7	7	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6181	TST_CTRL	0X65D1	html	TST_CTRL_DTBO_STATUS_MAIN	SEL_ERROR	1	0	0	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6182	TST_CTRL	0X65D2	html	TST_CTRL_DTBO_STATUS_ERROR0	SEL_ERROR_HUB	1	0	0	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6183	TST_CTRL	0X65D2	html	TST_CTRL_DTBO_STATUS_ERROR0	SEL_ERROR_NORTHE	1	1	1	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6184	TST_CTRL	0X65D2	html	TST_CTRL_DTBO_STATUS_ERROR0	SEL_ERROR_NORTHW	1	2	2	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6185	TST_CTRL	0X65D2	html	TST_CTRL_DTBO_STATUS_ERROR0	SEL_ERROR_SOUTH	1	3	3	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6186	TST_CTRL	0X65D2	html	TST_CTRL_DTBO_STATUS_ERROR0	SEL_ERROR_CENTER	1	4	4	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6187	TST_CTRL	0X65D3	html	TST_CTRL_DTBO_STATUS_ERROR1	SEL_ERROR_DEEP_CLKGEN	1	0	0	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6188	TST_CTRL	0X65D3	html	TST_CTRL_DTBO_STATUS_ERROR1	SEL_ERROR_DEEP_PWRCTRL	1	1	1	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6189	TST_CTRL	0X65D3	html	TST_CTRL_DTBO_STATUS_ERROR1	SEL_ERROR_DEEP_PD_RTC	1	2	2	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6190	TST_CTRL	0X65D3	html	TST_CTRL_DTBO_STATUS_ERROR1	SEL_ERROR_DEEP_ACORE_CTRL	1	3	3	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6191	TST_CTRL	0X65D3	html	TST_CTRL_DTBO_STATUS_ERROR1	SEL_ERROR_DEEP_BUCK0	1	4	4	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6192	TST_CTRL	0X65D3	html	TST_CTRL_DTBO_STATUS_ERROR1	SEL_ERROR_DEEP_BUCK1	1	5	5	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6193	TST_CTRL	0X65D3	html	TST_CTRL_DTBO_STATUS_ERROR1	SEL_ERROR_DEEP_BUCK2	1	6	6	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6194	TST_CTRL	0X65D3	html	TST_CTRL_DTBO_STATUS_ERROR1	SEL_ERROR_DEEP_BUCK3	1	7	7	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6195	TST_CTRL	0X65D4	html	TST_CTRL_DTBO_STATUS_ERROR2	SEL_ERROR_DEEP_BUCK7	1	0	0	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6196	TST_CTRL	0X65D4	html	TST_CTRL_DTBO_STATUS_ERROR2	SEL_ERROR_DEEP_BUCK8	1	1	1	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6197	TST_CTRL	0X65D4	html	TST_CTRL_DTBO_STATUS_ERROR2	SEL_ERROR_DEEP_BUCK9	1	2	2	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6198	TST_CTRL	0X65D4	html	TST_CTRL_DTBO_STATUS_ERROR2	SEL_ERROR_DEEP_BUCK11	1	3	3	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6199	TST_CTRL	0X65D4	html	TST_CTRL_DTBO_STATUS_ERROR2	SEL_ERROR_DEEP_BUCK14	1	4	4	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6200	TST_CTRL	0X65D4	html	TST_CTRL_DTBO_STATUS_ERROR2	SEL_ERROR_DEEP_WLED_DIG	1	5	5	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6201	TST_CTRL	0X65D4	html	TST_CTRL_DTBO_STATUS_ERROR2	SEL_ERROR_GRLDO_NORTH	1	6	6	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6202	TST_CTRL	0X65D4	html	TST_CTRL_DTBO_STATUS_ERROR2	SEL_ERROR_GRLDO_SOUTH	1	7	7	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6203	TST_CTRL	0X65D5	html	TST_CTRL_DTBO_STATUS_ERROR3	SEL_ERROR_DEEP_LDO_DIG	1	0	0	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6204	TST_CTRL	0X65D5	html	TST_CTRL_DTBO_STATUS_ERROR3	SEL_ERROR_DEEP_GRANA	1	1	1	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6205	TST_CTRL	0X65D5	html	TST_CTRL_DTBO_STATUS_ERROR3	SEL_ERROR_DEEP_GRWLED_BST	1	2	2	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6206	TST_CTRL	0X65D5	html	TST_CTRL_DTBO_STATUS_ERROR3	SEL_ERROR_DEEP_GRWLED_IDAC	1	3	3	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6207	TST_CTRL	0X65D5	html	TST_CTRL_DTBO_STATUS_ERROR3	SEL_ERROR_DEEP_BSTLQ_DIG	1	4	4	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6208	TST_CTRL	0X65D5	html	TST_CTRL_DTBO_STATUS_ERROR3	SEL_ERROR_DEEP_BSTLQ_ANA	1	5	5	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6209	TST_CTRL	0X65D5	html	TST_CTRL_DTBO_STATUS_ERROR3	SEL_ERROR_DEEP_BUCK3	1	6	6	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6210	TST_CTRL	0X65D6	html	TST_CTRL_DTBO_DATA_CTRL	ENABLE	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6211	TST_CTRL	0X65D7	html	TST_CTRL_DTBO_STROBE_DATA	VALUE	4	0	3:0	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6212	TST_CTRL	0X65D8	html	TST_CTRL_DTBO_MAIN_DATA_0	VALUE	8	0	7:0	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6213	TST_CTRL	0X65D9	html	TST_CTRL_DTBO_MAIN_DATA_1	VALUE	8	0	7:0	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6214	TST_CTRL	0X65DA	html	TST_CTRL_DTBO_STROBE_STABLE	VALUE	4	0	3:0	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6215	TST_CTRL	0X65DB	html	TST_CTRL_DTBO_MAIN_STABLE_0	VALUE	8	0	7:0	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6216	TST_CTRL	0X65DC	html	TST_CTRL_DTBO_MAIN_STABLE_1	VALUE	8	0	7:0	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6217	TST_CTRL	0X6600	html	TST_CTRL_SPARE_RW_0	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
6218	TST_CTRL	0X6601	html	TST_CTRL_SPARE_RW_1	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
6219	TST_CTRL	0X6602	html	TST_CTRL_SPARE_RW_2	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
6220	TST_CTRL	0X6603	html	TST_CTRL_SPARE_RWT_0	DATA	8	0	7:0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6221	TST_CTRL	0X6604	html	TST_CTRL_SPARE_RWT_1	DATA	8	0	7:0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6222	TST_CTRL	0X6605	html	TST_CTRL_SPARE_RWT_2	DATA	8	0	7:0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6223	TST_CTRL	0X6606	html	TST_CTRL_SPARE_RW_OTP_0	DATA	8	0	7:0	RW	NA	TRUE	C	FALSE	TRUE	design	OTP_TST_CTRL_DATA_1972	SOO	0X0	
6224	TST_CTRL	0X6607	html	TST_CTRL_SPARE_RW_OTP_1	DATA	8	0	7:0	RW	NA	TRUE	C	FALSE	TRUE	design	OTP_TST_CTRL_DATA_1973	SOO	0X0	
6225	TST_CTRL	0X6608	html	TST_CTRL_SPARE_RW_OTP_2	DATA	8	0	7:0	RW	NA	TRUE	C	FALSE	TRUE	design	OTP_TST_CTRL_DATA_1974	SOO	0X0	
6226	TST_CTRL	0X6609	html	TST_CTRL_SPARE_RWT_OTP_0	DATA	8	0	7:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_TST_CTRL_DATA_1975	SOO	0X0	
6227	TST_CTRL	0X660A	html	TST_CTRL_SPARE_RWT_OTP_1	DATA	8	0	7:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_TST_CTRL_DATA_1976	SOO	0X0	
6228	TST_CTRL	0X660B	html	TST_CTRL_SPARE_RWT_OTP_2	DATA	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_TST_CTRL_DATA_1977	SOO	0X0	
6229	TST_CTRL	0X6620	html	TST_CTRL_DFT_FORCE	GCB_OTPLOAD_SUPRESS	1	0	0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6230	TST_CTRL	0X6620	html	TST_CTRL_DFT_FORCE	POWERSEQ_BUCKS_OFF	1	1	1	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6231	TST_CTRL	0X6620	html	TST_CTRL_DFT_FORCE	POWERSEQ_RESOURCES_OFF	1	2	2	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6232	TST_CTRL	0X6620	html	TST_CTRL_DFT_FORCE	POWERSEQ_TIMERS_MIN	1	3	3	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6233	TST_CTRL	0X6620	html	TST_CTRL_DFT_FORCE	RESERVED1	1	4	4	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6234	TST_CTRL	0X6620	html	TST_CTRL_DFT_FORCE	RESERVED2	1	5	5	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6235	TST_CTRL	0X6620	html	TST_CTRL_DFT_FORCE	RESERVED3	1	6	6	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6236	TST_CTRL	0X6620	html	TST_CTRL_DFT_FORCE	RESERVED4	1	7	7	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
6237	TST_CTRL	0X6640	html	TST_CTRL_OVERRIDE_FORCE_OVR0_SYS1	VMAIN_UVLO	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6238	TST_CTRL	0X6640	html	TST_CTRL_OVERRIDE_FORCE_OVR0_SYS1	VMAIN_OVLO	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6239	TST_CTRL	0X6640	html	TST_CTRL_OVERRIDE_FORCE_OVR0_SYS1	OVERTEMP	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6240	TST_CTRL	0X6640	html	TST_CTRL_OVERRIDE_FORCE_OVR0_SYS1	VMAIN_UVWARN0	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6241	TST_CTRL	0X6640	html	TST_CTRL_OVERRIDE_FORCE_OVR0_SYS1	VMAIN_UVWARN1	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6242	TST_CTRL	0X6640	html	TST_CTRL_OVERRIDE_FORCE_OVR0_SYS1	VDD_BOOST_UVLO	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6243	TST_CTRL	0X6640	html	TST_CTRL_OVERRIDE_FORCE_OVR0_SYS1	VDD_BOOST_UVWARN	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6244	TST_CTRL	0X6640	html	TST_CTRL_OVERRIDE_FORCE_OVR0_SYS1	ISMAX_VDDMAIN	1	7	7	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6245	TST_CTRL	0X6641	html	TST_CTRL_OVERRIDE_FORCE_OVR1_SYS1	COMP_ADC	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6246	TST_CTRL	0X6642	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK0	UV_COMP	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6247	TST_CTRL	0X6642	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK0	OV_COMP	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6248	TST_CTRL	0X6642	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK0	SRV_COMP1	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6249	TST_CTRL	0X6642	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK0	SRV_COMP0	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6250	TST_CTRL	0X6642	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK0	COMP_PHDN_2	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6251	TST_CTRL	0X6642	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK0	COMP_PHDN_1	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6252	TST_CTRL	0X6642	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK0	COMP_PHUP_1	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6253	TST_CTRL	0X6642	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK0	COMP_PHUP_0	1	7	7	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6254	TST_CTRL	0X6643	html	TST_CTRL_OVERRIDE_FORCE_OVR1_BUCK0	PANIC_COMP	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6255	TST_CTRL	0X6643	html	TST_CTRL_OVERRIDE_FORCE_OVR1_BUCK0	PFM_COMP	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6256	TST_CTRL	0X6643	html	TST_CTRL_OVERRIDE_FORCE_OVR1_BUCK0	PWM_UNUSED	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6257	TST_CTRL	0X6643	html	TST_CTRL_OVERRIDE_FORCE_OVR1_BUCK0	ZX_BLANK_UNUSED	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6258	TST_CTRL	0X6643	html	TST_CTRL_OVERRIDE_FORCE_OVR1_BUCK0	TRISTATE_D_UNUSED	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6259	TST_CTRL	0X6643	html	TST_CTRL_OVERRIDE_FORCE_OVR1_BUCK0	ZX_BLANK	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6260	TST_CTRL	0X6643	html	TST_CTRL_OVERRIDE_FORCE_OVR1_BUCK0	IMAX_ALARM	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6261	TST_CTRL	0X6643	html	TST_CTRL_OVERRIDE_FORCE_OVR1_BUCK0	IMAX_ABS	1	7	7	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6262	TST_CTRL	0X6644	html	TST_CTRL_OVERRIDE_FORCE_OVR2_BUCK0	VDROOP0	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6263	TST_CTRL	0X6644	html	TST_CTRL_OVERRIDE_FORCE_OVR2_BUCK0	VDROOP1	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6264	TST_CTRL	0X6644	html	TST_CTRL_OVERRIDE_FORCE_OVR2_BUCK0	ZX_HP1_UNUSED	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6265	TST_CTRL	0X6644	html	TST_CTRL_OVERRIDE_FORCE_OVR2_BUCK0	ZX_HP2_UNUSED	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6266	TST_CTRL	0X6644	html	TST_CTRL_OVERRIDE_FORCE_OVR2_BUCK0	ZX_HP3_UNUSED	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6267	TST_CTRL	0X6644	html	TST_CTRL_OVERRIDE_FORCE_OVR2_BUCK0	ZX_HP4_UNUSED	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6268	TST_CTRL	0X6644	html	TST_CTRL_OVERRIDE_FORCE_OVR2_BUCK0	OT_WARN	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6269	TST_CTRL	0X6644	html	TST_CTRL_OVERRIDE_FORCE_OVR2_BUCK0	OT_ABS	1	7	7	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6270	TST_CTRL	0X6645	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK1	UV_COMP	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6271	TST_CTRL	0X6645	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK1	OV_COMP	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6272	TST_CTRL	0X6645	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK1	SRV_COMP1	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6273	TST_CTRL	0X6645	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK1	SRV_COMP0	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6274	TST_CTRL	0X6645	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK1	COMP_PHDN_2	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6275	TST_CTRL	0X6645	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK1	COMP_PHDN_1	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6276	TST_CTRL	0X6645	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK1	COMP_PHUP_1	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6277	TST_CTRL	0X6645	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK1	COMP_PHUP_0	1	7	7	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6278	TST_CTRL	0X6646	html	TST_CTRL_OVERRIDE_FORCE_OVR1_BUCK1	PANIC_COMP	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6279	TST_CTRL	0X6646	html	TST_CTRL_OVERRIDE_FORCE_OVR1_BUCK1	PFM_COMP	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6280	TST_CTRL	0X6646	html	TST_CTRL_OVERRIDE_FORCE_OVR1_BUCK1	PWM_UNUSED	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6281	TST_CTRL	0X6646	html	TST_CTRL_OVERRIDE_FORCE_OVR1_BUCK1	ZX_BLANK_UNUSED	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6282	TST_CTRL	0X6646	html	TST_CTRL_OVERRIDE_FORCE_OVR1_BUCK1	TRISTATE_D_UNUSED	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6283	TST_CTRL	0X6646	html	TST_CTRL_OVERRIDE_FORCE_OVR1_BUCK1	ZX_BLANK	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6284	TST_CTRL	0X6646	html	TST_CTRL_OVERRIDE_FORCE_OVR1_BUCK1	IMAX_ALARM	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6285	TST_CTRL	0X6646	html	TST_CTRL_OVERRIDE_FORCE_OVR1_BUCK1	IMAX_ABS	1	7	7	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6286	TST_CTRL	0X6647	html	TST_CTRL_OVERRIDE_FORCE_OVR2_BUCK1	VDROOP0	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6287	TST_CTRL	0X6647	html	TST_CTRL_OVERRIDE_FORCE_OVR2_BUCK1	VDROOP1	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6288	TST_CTRL	0X6647	html	TST_CTRL_OVERRIDE_FORCE_OVR2_BUCK1	ZX_HP1_UNUSED	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6289	TST_CTRL	0X6647	html	TST_CTRL_OVERRIDE_FORCE_OVR2_BUCK1	ZX_HP2_UNUSED	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6290	TST_CTRL	0X6647	html	TST_CTRL_OVERRIDE_FORCE_OVR2_BUCK1	ZX_HP3_UNUSED	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6291	TST_CTRL	0X6647	html	TST_CTRL_OVERRIDE_FORCE_OVR2_BUCK1	ZX_HP4_UNUSED	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6292	TST_CTRL	0X6647	html	TST_CTRL_OVERRIDE_FORCE_OVR2_BUCK1	OT_WARN	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6293	TST_CTRL	0X6647	html	TST_CTRL_OVERRIDE_FORCE_OVR2_BUCK1	OT_ABS	1	7	7	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6294	TST_CTRL	0X6648	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK2	UV_COMP	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6295	TST_CTRL	0X6648	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK2	OV_COMP	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6296	TST_CTRL	0X6648	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK2	SRV_COMP1	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6297	TST_CTRL	0X6648	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK2	SRV_COMP0	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6298	TST_CTRL	0X6648	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK2	COMP_PHDN_2	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6299	TST_CTRL	0X6648	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK2	COMP_PHDN_1	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6300	TST_CTRL	0X6648	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK2	COMP_PHUP_1	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6301	TST_CTRL	0X6648	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK2	COMP_PHUP_0	1	7	7	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6302	TST_CTRL	0X6649	html	TST_CTRL_OVERRIDE_FORCE_OVR1_BUCK2	PANIC_COMP	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6303	TST_CTRL	0X6649	html	TST_CTRL_OVERRIDE_FORCE_OVR1_BUCK2	PFM_COMP	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6304	TST_CTRL	0X6649	html	TST_CTRL_OVERRIDE_FORCE_OVR1_BUCK2	PWM_UNUSED	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6305	TST_CTRL	0X6649	html	TST_CTRL_OVERRIDE_FORCE_OVR1_BUCK2	ZX_BLANK_UNUSED	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6306	TST_CTRL	0X6649	html	TST_CTRL_OVERRIDE_FORCE_OVR1_BUCK2	TRISTATE_D_UNUSED	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6307	TST_CTRL	0X6649	html	TST_CTRL_OVERRIDE_FORCE_OVR1_BUCK2	ZX_BLAN	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6308	TST_CTRL	0X6649	html	TST_CTRL_OVERRIDE_FORCE_OVR1_BUCK2	IMAX_ALARM	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6309	TST_CTRL	0X6649	html	TST_CTRL_OVERRIDE_FORCE_OVR1_BUCK2	IMAX_ABS	1	7	7	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6310	TST_CTRL	0X664A	html	TST_CTRL_OVERRIDE_FORCE_OVR2_BUCK2	VDROOP0	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6311	TST_CTRL	0X664A	html	TST_CTRL_OVERRIDE_FORCE_OVR2_BUCK2	VDROOP1	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6312	TST_CTRL	0X664A	html	TST_CTRL_OVERRIDE_FORCE_OVR2_BUCK2	ZX_HP1_UNUSED	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6313	TST_CTRL	0X664A	html	TST_CTRL_OVERRIDE_FORCE_OVR2_BUCK2	ZX_HP2_UNUSED	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6314	TST_CTRL	0X664A	html	TST_CTRL_OVERRIDE_FORCE_OVR2_BUCK2	OT_WARN	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6315	TST_CTRL	0X664A	html	TST_CTRL_OVERRIDE_FORCE_OVR2_BUCK2	OT_ABS	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6316	TST_CTRL	0X664B	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK3	UV_COMP_UNUSED	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6317	TST_CTRL	0X664B	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK3	VIN_COMP	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6318	TST_CTRL	0X664B	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK3	VIN_COMP_UNUSED	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6319	TST_CTRL	0X664B	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK3	BYPASS_ASYNC_UNUSED	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6320	TST_CTRL	0X664B	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK3	PT_EN_UNUSED	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6321	TST_CTRL	0X664B	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK3	PWM_UNUSED	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6322	TST_CTRL	0X664B	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK3	PWM_MODE_ACTIVE_UNUSED	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6323	TST_CTRL	0X664B	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK3	FORCE_PFM_ACTIVE_UNUSED	1	7	7	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6324	TST_CTRL	0X664C	html	TST_CTRL_OVERRIDE_FORCE_OVR1_BUCK3	PWM_MODE_ACTIVE_UNUSED	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6325	TST_CTRL	0X664C	html	TST_CTRL_OVERRIDE_FORCE_OVR1_BUCK3	FORCE_PFM_ACTIVE_UNUSED	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6326	TST_CTRL	0X664D	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK7	UV_COMP	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6327	TST_CTRL	0X664D	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK7	OV_COMP	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6328	TST_CTRL	0X664D	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK7	SRV_COMP1	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6329	TST_CTRL	0X664D	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK7	SRV_COMP0	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6330	TST_CTRL	0X664D	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK7	COMP_PHDN_2	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6331	TST_CTRL	0X664D	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK7	COMP_PHDN_1	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6332	TST_CTRL	0X664D	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK7	COMP_PHUP_1	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6333	TST_CTRL	0X664D	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK7	COMP_PHUP_0	1	7	7	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6334	TST_CTRL	0X664E	html	TST_CTRL_OVERRIDE_FORCE_OVR1_BUCK7	PANIC_COMP	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6335	TST_CTRL	0X664E	html	TST_CTRL_OVERRIDE_FORCE_OVR1_BUCK7	PFM_COMP	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6336	TST_CTRL	0X664E	html	TST_CTRL_OVERRIDE_FORCE_OVR1_BUCK7	PWM_UNUSED	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6337	TST_CTRL	0X664E	html	TST_CTRL_OVERRIDE_FORCE_OVR1_BUCK7	ZX_BLANK_UNUSED	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6338	TST_CTRL	0X664E	html	TST_CTRL_OVERRIDE_FORCE_OVR1_BUCK7	TRISTATE_D_UNUSED	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6339	TST_CTRL	0X664E	html	TST_CTRL_OVERRIDE_FORCE_OVR1_BUCK7	ZX_BLANK	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6340	TST_CTRL	0X664E	html	TST_CTRL_OVERRIDE_FORCE_OVR1_BUCK7	IMAX_ALARM	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6341	TST_CTRL	0X664E	html	TST_CTRL_OVERRIDE_FORCE_OVR1_BUCK7	IMAX_ABS	1	7	7	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6342	TST_CTRL	0X664F	html	TST_CTRL_OVERRIDE_FORCE_OVR2_BUCK7	VDROOP0	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6343	TST_CTRL	0X664F	html	TST_CTRL_OVERRIDE_FORCE_OVR2_BUCK7	VDROOP1	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6344	TST_CTRL	0X664F	html	TST_CTRL_OVERRIDE_FORCE_OVR2_BUCK7	ZX_HP1_UNUSED	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6345	TST_CTRL	0X6650	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK8	UV_COMP	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6346	TST_CTRL	0X6650	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK8	OV_COMP	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6347	TST_CTRL	0X6650	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK8	SRV_COMP1	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6348	TST_CTRL	0X6650	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK8	SRV_COMP0	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6349	TST_CTRL	0X6650	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK8	COMP_PHDN_2	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6350	TST_CTRL	0X6650	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK8	COMP_PHDN_1	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6351	TST_CTRL	0X6650	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK8	COMP_PHUP_1	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6352	TST_CTRL	0X6650	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK8	COMP_PHUP_0	1	7	7	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6353	TST_CTRL	0X6651	html	TST_CTRL_OVERRIDE_FORCE_OVR1_BUCK8	PANIC_COMP	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6354	TST_CTRL	0X6651	html	TST_CTRL_OVERRIDE_FORCE_OVR1_BUCK8	PFM_COMP	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6355	TST_CTRL	0X6651	html	TST_CTRL_OVERRIDE_FORCE_OVR1_BUCK8	PWM_UNUSED	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6356	TST_CTRL	0X6651	html	TST_CTRL_OVERRIDE_FORCE_OVR1_BUCK8	ZX_BLANK_UNUSED	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6357	TST_CTRL	0X6651	html	TST_CTRL_OVERRIDE_FORCE_OVR1_BUCK8	TRISTATE_D_UNUSED	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6358	TST_CTRL	0X6651	html	TST_CTRL_OVERRIDE_FORCE_OVR1_BUCK8	ZX_BLANK	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6359	TST_CTRL	0X6651	html	TST_CTRL_OVERRIDE_FORCE_OVR1_BUCK8	IMAX_ALARM	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6360	TST_CTRL	0X6651	html	TST_CTRL_OVERRIDE_FORCE_OVR1_BUCK8	IMAX_ABS	1	7	7	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6361	TST_CTRL	0X6652	html	TST_CTRL_OVERRIDE_FORCE_OVR2_BUCK8	VDROOP0	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6362	TST_CTRL	0X6652	html	TST_CTRL_OVERRIDE_FORCE_OVR2_BUCK8	VDROOP1	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6363	TST_CTRL	0X6652	html	TST_CTRL_OVERRIDE_FORCE_OVR2_BUCK8	ZX_HP1_UNUSED	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6364	TST_CTRL	0X6653	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK11	UV_COMP	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6365	TST_CTRL	0X6653	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK11	OV_COMP	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6366	TST_CTRL	0X6653	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK11	SRV_COMP1	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6367	TST_CTRL	0X6653	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK11	SRV_COMP0	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6368	TST_CTRL	0X6653	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK11	COMP_PHDN_2	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6369	TST_CTRL	0X6653	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK11	COMP_PHDN_1	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6370	TST_CTRL	0X6653	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK11	COMP_PHUP_1	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6371	TST_CTRL	0X6653	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK11	COMP_PHUP_0	1	7	7	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6372	TST_CTRL	0X6654	html	TST_CTRL_OVERRIDE_FORCE_OVR1_BUCK11	PANIC_COMP	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6373	TST_CTRL	0X6654	html	TST_CTRL_OVERRIDE_FORCE_OVR1_BUCK11	PFM_COMP	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6374	TST_CTRL	0X6654	html	TST_CTRL_OVERRIDE_FORCE_OVR1_BUCK11	PWM_UNUSED	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6375	TST_CTRL	0X6654	html	TST_CTRL_OVERRIDE_FORCE_OVR1_BUCK11	ZX_BLANK_UNUSED	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6376	TST_CTRL	0X6654	html	TST_CTRL_OVERRIDE_FORCE_OVR1_BUCK11	TRISTATE_D_UNUSED	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6377	TST_CTRL	0X6654	html	TST_CTRL_OVERRIDE_FORCE_OVR1_BUCK11	ZX_BLANK	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6378	TST_CTRL	0X6654	html	TST_CTRL_OVERRIDE_FORCE_OVR1_BUCK11	IMAX_ALARM	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6379	TST_CTRL	0X6654	html	TST_CTRL_OVERRIDE_FORCE_OVR1_BUCK11	IMAX_ABS	1	7	7	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6380	TST_CTRL	0X6655	html	TST_CTRL_OVERRIDE_FORCE_OVR2_BUCK11	VDROOP0	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6381	TST_CTRL	0X6655	html	TST_CTRL_OVERRIDE_FORCE_OVR2_BUCK11	VDROOP1	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6382	TST_CTRL	0X6655	html	TST_CTRL_OVERRIDE_FORCE_OVR2_BUCK11	ZX_HP1_UNUSED	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6383	TST_CTRL	0X6656	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK9	PWM_MODE	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6384	TST_CTRL	0X6656	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK9	PFM_S2R	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6385	TST_CTRL	0X6656	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK9	OV_COMP	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6386	TST_CTRL	0X6656	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK9	UV_COMP	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6387	TST_CTRL	0X6656	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK9	POS_ILIM	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6388	TST_CTRL	0X6656	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK9	NEG_ILIM	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6389	TST_CTRL	0X6656	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK9	NEG_ILIM_UNUSED	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6390	TST_CTRL	0X6657	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK14	PWM_MODE	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6391	TST_CTRL	0X6657	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK14	PFM_S2R	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6392	TST_CTRL	0X6657	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK14	OV_COMP	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6393	TST_CTRL	0X6657	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK14	UV_COMP	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6394	TST_CTRL	0X6657	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK14	POS_ILIM	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6395	TST_CTRL	0X6657	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK14	NEG_ILIM	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6396	TST_CTRL	0X6657	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BUCK14	NEG_ILIM_UNUSED	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6397	TST_CTRL	0X6658	html	TST_CTRL_OVERRIDE_FORCE_OVR0_WLED1	BOOST_START_UP_EN	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6398	TST_CTRL	0X6658	html	TST_CTRL_OVERRIDE_FORCE_OVR0_WLED1	BOOST_OVC_LP	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6399	TST_CTRL	0X6658	html	TST_CTRL_OVERRIDE_FORCE_OVR0_WLED1	BOOST_OVC_HP1	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6400	TST_CTRL	0X6658	html	TST_CTRL_OVERRIDE_FORCE_OVR0_WLED1	BOOST_OVC_HP2	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6401	TST_CTRL	0X6658	html	TST_CTRL_OVERRIDE_FORCE_OVR0_WLED1	BOOST_OV	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6402	TST_CTRL	0X6658	html	TST_CTRL_OVERRIDE_FORCE_OVR0_WLED1	BOOST_PFM_PULSE	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6403	TST_CTRL	0X6658	html	TST_CTRL_OVERRIDE_FORCE_OVR0_WLED1	BOOST_THROTTLE	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6404	TST_CTRL	0X6658	html	TST_CTRL_OVERRIDE_FORCE_OVR0_WLED1	BOOST_OVL	1	7	7	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6405	TST_CTRL	0X6659	html	TST_CTRL_OVERRIDE_FORCE_OVR1_WLED1	BOOST_PFM_COMP	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6406	TST_CTRL	0X665A	html	TST_CTRL_OVERRIDE_FORCE_OVR2_WLED1	IDAC_MIN_SEL_STR0	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6407	TST_CTRL	0X665A	html	TST_CTRL_OVERRIDE_FORCE_OVR2_WLED1	IDAC_MIN_SEL_STR1	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6408	TST_CTRL	0X665A	html	TST_CTRL_OVERRIDE_FORCE_OVR2_WLED1	IDAC_MIN_SEL_STR2	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6409	TST_CTRL	0X665A	html	TST_CTRL_OVERRIDE_FORCE_OVR2_WLED1	IDAC_MIN_SEL_STR3	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6410	TST_CTRL	0X665A	html	TST_CTRL_OVERRIDE_FORCE_OVR2_WLED1	IDAC_MIN_SEL_STR4	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6411	TST_CTRL	0X665A	html	TST_CTRL_OVERRIDE_FORCE_OVR2_WLED1	IDAC_MIN_SEL_STR5	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6412	TST_CTRL	0X665A	html	TST_CTRL_OVERRIDE_FORCE_OVR2_WLED1	IDAC_MIN_SEL_STR6	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6413	TST_CTRL	0X665A	html	TST_CTRL_OVERRIDE_FORCE_OVR2_WLED1	IDAC_MIN_SEL_STR7	1	7	7	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6414	TST_CTRL	0X665B	html	TST_CTRL_OVERRIDE_FORCE_OVR3_WLED1	IDAC_MIN_SEL_STR8	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6415	TST_CTRL	0X665B	html	TST_CTRL_OVERRIDE_FORCE_OVR3_WLED1	IDAC_MIN_SEL_STR9	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6416	TST_CTRL	0X665B	html	TST_CTRL_OVERRIDE_FORCE_OVR3_WLED1	IDAC_MIN_SEL_STR10	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6417	TST_CTRL	0X665B	html	TST_CTRL_OVERRIDE_FORCE_OVR3_WLED1	IDAC_MIN_SEL_STR11	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6418	TST_CTRL	0X665B	html	TST_CTRL_OVERRIDE_FORCE_OVR3_WLED1	IDAC_MIN_SEL_STR12	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6419	TST_CTRL	0X665B	html	TST_CTRL_OVERRIDE_FORCE_OVR3_WLED1	IDAC_MIN_SEL_STR13	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6420	TST_CTRL	0X665B	html	TST_CTRL_OVERRIDE_FORCE_OVR3_WLED1	IDAC_MIN_SEL_STR14	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6421	TST_CTRL	0X665B	html	TST_CTRL_OVERRIDE_FORCE_OVR3_WLED1	IDAC_MIN_SEL_STR15	1	7	7	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6422	TST_CTRL	0X665C	html	TST_CTRL_OVERRIDE_FORCE_OVR4_WLED1	IDAC_MIN_SEL_STR16	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6423	TST_CTRL	0X665C	html	TST_CTRL_OVERRIDE_FORCE_OVR4_WLED1	IDAC_MIN_SEL_STR17	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6424	TST_CTRL	0X665C	html	TST_CTRL_OVERRIDE_FORCE_OVR4_WLED1	IDAC_UV_STR	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6425	TST_CTRL	0X665D	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BSTLQ1	BSTLQ_VOUT_OK	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6426	TST_CTRL	0X665D	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BSTLQ1	BSTLQ_BYPASS_ACTIVE	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6427	TST_CTRL	0X665D	html	TST_CTRL_OVERRIDE_FORCE_OVR0_BSTLQ1	BSTLQ_PFM_CLK	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6428	TST_CTRL	0X665E	html	TST_CTRL_OVERRIDE_FORCE_INV0_SYS1	VMAIN_UVLO	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6429	TST_CTRL	0X665E	html	TST_CTRL_OVERRIDE_FORCE_INV0_SYS1	VMAIN_OVLO	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6430	TST_CTRL	0X665E	html	TST_CTRL_OVERRIDE_FORCE_INV0_SYS1	OVERTEMP	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6431	TST_CTRL	0X665E	html	TST_CTRL_OVERRIDE_FORCE_INV0_SYS1	VMAIN_UVWARN0	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6432	TST_CTRL	0X665E	html	TST_CTRL_OVERRIDE_FORCE_INV0_SYS1	VMAIN_UVWARN1	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6433	TST_CTRL	0X665E	html	TST_CTRL_OVERRIDE_FORCE_INV0_SYS1	VDD_BOOST_UVLO	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6434	TST_CTRL	0X665E	html	TST_CTRL_OVERRIDE_FORCE_INV0_SYS1	VDD_BOOST_UVWARN	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6435	TST_CTRL	0X665E	html	TST_CTRL_OVERRIDE_FORCE_INV0_SYS1	ISMAX_VDDMAIN	1	7	7	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6436	TST_CTRL	0X665F	html	TST_CTRL_OVERRIDE_FORCE_INV1_SYS1	COMP_ADC	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6437	TST_CTRL	0X6660	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK0	UV_COMP	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6438	TST_CTRL	0X6660	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK0	OV_COMP	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6439	TST_CTRL	0X6660	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK0	SRV_COMP1	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6440	TST_CTRL	0X6660	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK0	SRV_COMP0	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6441	TST_CTRL	0X6660	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK0	COMP_PHDN_2	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6442	TST_CTRL	0X6660	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK0	COMP_PHDN_1	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6443	TST_CTRL	0X6660	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK0	COMP_PHUP_1	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6444	TST_CTRL	0X6660	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK0	COMP_PHUP_0	1	7	7	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6445	TST_CTRL	0X6661	html	TST_CTRL_OVERRIDE_FORCE_INV1_BUCK0	PANIC_COMP	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6446	TST_CTRL	0X6661	html	TST_CTRL_OVERRIDE_FORCE_INV1_BUCK0	PFM_COMP	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6447	TST_CTRL	0X6661	html	TST_CTRL_OVERRIDE_FORCE_INV1_BUCK0	PWM_UNUSED	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6448	TST_CTRL	0X6661	html	TST_CTRL_OVERRIDE_FORCE_INV1_BUCK0	ZX_BLANK_UNUSED	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6449	TST_CTRL	0X6661	html	TST_CTRL_OVERRIDE_FORCE_INV1_BUCK0	TRISTATE_D_UNUSED	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6450	TST_CTRL	0X6661	html	TST_CTRL_OVERRIDE_FORCE_INV1_BUCK0	ZX_BLANK	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6451	TST_CTRL	0X6661	html	TST_CTRL_OVERRIDE_FORCE_INV1_BUCK0	IMAX_ALARM	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6452	TST_CTRL	0X6661	html	TST_CTRL_OVERRIDE_FORCE_INV1_BUCK0	IMAX_ABS	1	7	7	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6453	TST_CTRL	0X6662	html	TST_CTRL_OVERRIDE_FORCE_INV2_BUCK0	VDROOP0	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6454	TST_CTRL	0X6662	html	TST_CTRL_OVERRIDE_FORCE_INV2_BUCK0	VDROOP1	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6455	TST_CTRL	0X6662	html	TST_CTRL_OVERRIDE_FORCE_INV2_BUCK0	ZX_HP1_UNUSED	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6456	TST_CTRL	0X6662	html	TST_CTRL_OVERRIDE_FORCE_INV2_BUCK0	ZX_HP2_UNUSED	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6457	TST_CTRL	0X6662	html	TST_CTRL_OVERRIDE_FORCE_INV2_BUCK0	ZX_HP3_UNUSED	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6458	TST_CTRL	0X6662	html	TST_CTRL_OVERRIDE_FORCE_INV2_BUCK0	ZX_HP4_UNUSED	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6459	TST_CTRL	0X6662	html	TST_CTRL_OVERRIDE_FORCE_INV2_BUCK0	OT_WARN	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6460	TST_CTRL	0X6662	html	TST_CTRL_OVERRIDE_FORCE_INV2_BUCK0	OT_ABS	1	7	7	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6461	TST_CTRL	0X6663	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK1	UV_COMP	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6462	TST_CTRL	0X6663	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK1	OV_COMP	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6463	TST_CTRL	0X6663	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK1	SRV_COMP1	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6464	TST_CTRL	0X6663	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK1	SRV_COMP0	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6465	TST_CTRL	0X6663	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK1	COMP_PHDN_2	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6466	TST_CTRL	0X6663	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK1	COMP_PHDN_1	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6467	TST_CTRL	0X6663	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK1	COMP_PHUP_1	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6468	TST_CTRL	0X6663	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK1	COMP_PHUP_0	1	7	7	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6469	TST_CTRL	0X6664	html	TST_CTRL_OVERRIDE_FORCE_INV1_BUCK1	PANIC_COMP	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6470	TST_CTRL	0X6664	html	TST_CTRL_OVERRIDE_FORCE_INV1_BUCK1	PFM_COMP	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6471	TST_CTRL	0X6664	html	TST_CTRL_OVERRIDE_FORCE_INV1_BUCK1	PWM_UNUSED	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6472	TST_CTRL	0X6664	html	TST_CTRL_OVERRIDE_FORCE_INV1_BUCK1	ZX_BLANK_UNUSED	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6473	TST_CTRL	0X6664	html	TST_CTRL_OVERRIDE_FORCE_INV1_BUCK1	TRISTATE_D_UNUSED	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6474	TST_CTRL	0X6664	html	TST_CTRL_OVERRIDE_FORCE_INV1_BUCK1	ZX_BLANK	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6475	TST_CTRL	0X6664	html	TST_CTRL_OVERRIDE_FORCE_INV1_BUCK1	IMAX_ALARM	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6476	TST_CTRL	0X6664	html	TST_CTRL_OVERRIDE_FORCE_INV1_BUCK1	IMAX_ABS	1	7	7	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6477	TST_CTRL	0X6665	html	TST_CTRL_OVERRIDE_FORCE_INV2_BUCK1	VDROOP0	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6478	TST_CTRL	0X6665	html	TST_CTRL_OVERRIDE_FORCE_INV2_BUCK1	VDROOP1	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6479	TST_CTRL	0X6665	html	TST_CTRL_OVERRIDE_FORCE_INV2_BUCK1	ZX_HP1_UNUSED	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6480	TST_CTRL	0X6665	html	TST_CTRL_OVERRIDE_FORCE_INV2_BUCK1	ZX_HP2_UNUSED	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6481	TST_CTRL	0X6665	html	TST_CTRL_OVERRIDE_FORCE_INV2_BUCK1	ZX_HP3_UNUSED	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6482	TST_CTRL	0X6665	html	TST_CTRL_OVERRIDE_FORCE_INV2_BUCK1	ZX_HP4_UNUSED	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6483	TST_CTRL	0X6665	html	TST_CTRL_OVERRIDE_FORCE_INV2_BUCK1	OT_WARN	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6484	TST_CTRL	0X6665	html	TST_CTRL_OVERRIDE_FORCE_INV2_BUCK1	OT_ABS	1	7	7	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6485	TST_CTRL	0X6666	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK2	UV_COMP	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6486	TST_CTRL	0X6666	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK2	OV_COMP	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6487	TST_CTRL	0X6666	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK2	SRV_COMP1	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6488	TST_CTRL	0X6666	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK2	SRV_COMP0	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6489	TST_CTRL	0X6666	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK2	COMP_PHDN_2	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6490	TST_CTRL	0X6666	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK2	COMP_PHDN_1	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6491	TST_CTRL	0X6666	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK2	COMP_PHUP_1	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6492	TST_CTRL	0X6666	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK2	COMP_PHUP_0	1	7	7	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6493	TST_CTRL	0X6667	html	TST_CTRL_OVERRIDE_FORCE_INV1_BUCK2	PANIC_COMP	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6494	TST_CTRL	0X6667	html	TST_CTRL_OVERRIDE_FORCE_INV1_BUCK2	PFM_COMP	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6495	TST_CTRL	0X6667	html	TST_CTRL_OVERRIDE_FORCE_INV1_BUCK2	PWM_UNUSED	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6496	TST_CTRL	0X6667	html	TST_CTRL_OVERRIDE_FORCE_INV1_BUCK2	ZX_BLANK_UNUSED	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6497	TST_CTRL	0X6667	html	TST_CTRL_OVERRIDE_FORCE_INV1_BUCK2	TRISTATE_D_UNUSED	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6498	TST_CTRL	0X6667	html	TST_CTRL_OVERRIDE_FORCE_INV1_BUCK2	ZX_BLAN	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6499	TST_CTRL	0X6667	html	TST_CTRL_OVERRIDE_FORCE_INV1_BUCK2	IMAX_ALARM	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6500	TST_CTRL	0X6667	html	TST_CTRL_OVERRIDE_FORCE_INV1_BUCK2	IMAX_ABS	1	7	7	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6501	TST_CTRL	0X6668	html	TST_CTRL_OVERRIDE_FORCE_INV2_BUCK2	VDROOP0	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6502	TST_CTRL	0X6668	html	TST_CTRL_OVERRIDE_FORCE_INV2_BUCK2	VDROOP1	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6503	TST_CTRL	0X6668	html	TST_CTRL_OVERRIDE_FORCE_INV2_BUCK2	ZX_HP1_UNUSED	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6504	TST_CTRL	0X6668	html	TST_CTRL_OVERRIDE_FORCE_INV2_BUCK2	ZX_HP2_UNUSED	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6505	TST_CTRL	0X6668	html	TST_CTRL_OVERRIDE_FORCE_INV2_BUCK2	OT_WARN	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6506	TST_CTRL	0X6668	html	TST_CTRL_OVERRIDE_FORCE_INV2_BUCK2	OT_ABS	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6507	TST_CTRL	0X6669	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK3	UV_COMP_UNUSED	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6508	TST_CTRL	0X6669	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK3	VIN_COMP	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6509	TST_CTRL	0X6669	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK3	VIN_COMP_UNUSED	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6510	TST_CTRL	0X6669	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK3	BYPASS_ASYNC_UNUSED	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6511	TST_CTRL	0X6669	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK3	PT_EN_UNUSED	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6512	TST_CTRL	0X6669	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK3	PWM_UNUSED	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6513	TST_CTRL	0X6669	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK3	PWM_MODE_ACTIVE_UNUSED	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6514	TST_CTRL	0X6669	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK3	FORCE_PFM_ACTIVE_UNUSED	1	7	7	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6515	TST_CTRL	0X666A	html	TST_CTRL_OVERRIDE_FORCE_INV1_BUCK3	PWM_MODE_ACTIVE_UNUSED	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6516	TST_CTRL	0X666A	html	TST_CTRL_OVERRIDE_FORCE_INV1_BUCK3	FORCE_PFM_ACTIVE_UNUSED	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6517	TST_CTRL	0X666B	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK7	UV_COMP	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6518	TST_CTRL	0X666B	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK7	OV_COMP	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6519	TST_CTRL	0X666B	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK7	SRV_COMP1	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6520	TST_CTRL	0X666B	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK7	SRV_COMP0	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6521	TST_CTRL	0X666B	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK7	COMP_PHDN_2	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6522	TST_CTRL	0X666B	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK7	COMP_PHDN_1	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6523	TST_CTRL	0X666B	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK7	COMP_PHUP_1	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6524	TST_CTRL	0X666B	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK7	COMP_PHUP_0	1	7	7	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6525	TST_CTRL	0X666C	html	TST_CTRL_OVERRIDE_FORCE_INV1_BUCK7	PANIC_COMP	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6526	TST_CTRL	0X666C	html	TST_CTRL_OVERRIDE_FORCE_INV1_BUCK7	PFM_COMP	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6527	TST_CTRL	0X666C	html	TST_CTRL_OVERRIDE_FORCE_INV1_BUCK7	PWM_UNUSED	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6528	TST_CTRL	0X666C	html	TST_CTRL_OVERRIDE_FORCE_INV1_BUCK7	ZX_BLANK_UNUSED	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6529	TST_CTRL	0X666C	html	TST_CTRL_OVERRIDE_FORCE_INV1_BUCK7	TRISTATE_D_UNUSED	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6530	TST_CTRL	0X666C	html	TST_CTRL_OVERRIDE_FORCE_INV1_BUCK7	ZX_BLANK	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6531	TST_CTRL	0X666C	html	TST_CTRL_OVERRIDE_FORCE_INV1_BUCK7	IMAX_ALARM	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6532	TST_CTRL	0X666C	html	TST_CTRL_OVERRIDE_FORCE_INV1_BUCK7	IMAX_ABS	1	7	7	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6533	TST_CTRL	0X666D	html	TST_CTRL_OVERRIDE_FORCE_INV2_BUCK7	VDROOP0	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6534	TST_CTRL	0X666D	html	TST_CTRL_OVERRIDE_FORCE_INV2_BUCK7	VDROOP1	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6535	TST_CTRL	0X666D	html	TST_CTRL_OVERRIDE_FORCE_INV2_BUCK7	ZX_HP1_UNUSED	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6536	TST_CTRL	0X666E	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK8	UV_COMP	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6537	TST_CTRL	0X666E	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK8	OV_COMP	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6538	TST_CTRL	0X666E	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK8	SRV_COMP1	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6539	TST_CTRL	0X666E	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK8	SRV_COMP0	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6540	TST_CTRL	0X666E	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK8	COMP_PHDN_2	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6541	TST_CTRL	0X666E	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK8	COMP_PHDN_1	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6542	TST_CTRL	0X666E	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK8	COMP_PHUP_1	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6543	TST_CTRL	0X666E	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK8	COMP_PHUP_0	1	7	7	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6544	TST_CTRL	0X666F	html	TST_CTRL_OVERRIDE_FORCE_INV1_BUCK8	PANIC_COMP	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6545	TST_CTRL	0X666F	html	TST_CTRL_OVERRIDE_FORCE_INV1_BUCK8	PFM_COMP	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6546	TST_CTRL	0X666F	html	TST_CTRL_OVERRIDE_FORCE_INV1_BUCK8	PWM_UNUSED	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6547	TST_CTRL	0X666F	html	TST_CTRL_OVERRIDE_FORCE_INV1_BUCK8	ZX_BLANK_UNUSED	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6548	TST_CTRL	0X666F	html	TST_CTRL_OVERRIDE_FORCE_INV1_BUCK8	TRISTATE_D_UNUSED	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6549	TST_CTRL	0X666F	html	TST_CTRL_OVERRIDE_FORCE_INV1_BUCK8	ZX_BLANK	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6550	TST_CTRL	0X666F	html	TST_CTRL_OVERRIDE_FORCE_INV1_BUCK8	IMAX_ALARM	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6551	TST_CTRL	0X666F	html	TST_CTRL_OVERRIDE_FORCE_INV1_BUCK8	IMAX_ABS	1	7	7	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6552	TST_CTRL	0X6670	html	TST_CTRL_OVERRIDE_FORCE_INV2_BUCK8	VDROOP0	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6553	TST_CTRL	0X6670	html	TST_CTRL_OVERRIDE_FORCE_INV2_BUCK8	VDROOP1	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6554	TST_CTRL	0X6670	html	TST_CTRL_OVERRIDE_FORCE_INV2_BUCK8	ZX_HP1_UNUSED	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6555	TST_CTRL	0X6671	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK11	UV_COMP	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6556	TST_CTRL	0X6671	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK11	OV_COMP	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6557	TST_CTRL	0X6671	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK11	SRV_COMP1	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6558	TST_CTRL	0X6671	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK11	SRV_COMP0	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6559	TST_CTRL	0X6671	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK11	COMP_PHDN_2	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6560	TST_CTRL	0X6671	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK11	COMP_PHDN_1	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6561	TST_CTRL	0X6671	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK11	COMP_PHUP_1	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6562	TST_CTRL	0X6671	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK11	COMP_PHUP_0	1	7	7	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6563	TST_CTRL	0X6672	html	TST_CTRL_OVERRIDE_FORCE_INV1_BUCK11	PANIC_COMP	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6564	TST_CTRL	0X6672	html	TST_CTRL_OVERRIDE_FORCE_INV1_BUCK11	PFM_COMP	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6565	TST_CTRL	0X6672	html	TST_CTRL_OVERRIDE_FORCE_INV1_BUCK11	PWM_UNUSED	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6566	TST_CTRL	0X6672	html	TST_CTRL_OVERRIDE_FORCE_INV1_BUCK11	ZX_BLANK_UNUSED	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6567	TST_CTRL	0X6672	html	TST_CTRL_OVERRIDE_FORCE_INV1_BUCK11	TRISTATE_D_UNUSED	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6568	TST_CTRL	0X6672	html	TST_CTRL_OVERRIDE_FORCE_INV1_BUCK11	ZX_BLANK	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6569	TST_CTRL	0X6672	html	TST_CTRL_OVERRIDE_FORCE_INV1_BUCK11	IMAX_ALARM	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6570	TST_CTRL	0X6672	html	TST_CTRL_OVERRIDE_FORCE_INV1_BUCK11	IMAX_ABS	1	7	7	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6571	TST_CTRL	0X6673	html	TST_CTRL_OVERRIDE_FORCE_INV2_BUCK11	VDROOP0	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6572	TST_CTRL	0X6673	html	TST_CTRL_OVERRIDE_FORCE_INV2_BUCK11	VDROOP1	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6573	TST_CTRL	0X6673	html	TST_CTRL_OVERRIDE_FORCE_INV2_BUCK11	ZX_HP1_UNUSED	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6574	TST_CTRL	0X6674	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK9	PWM_MODE	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6575	TST_CTRL	0X6674	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK9	PFM_S2R	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6576	TST_CTRL	0X6674	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK9	OV_COMP	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6577	TST_CTRL	0X6674	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK9	UV_COMP	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6578	TST_CTRL	0X6674	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK9	POS_ILIM	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6579	TST_CTRL	0X6674	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK9	NEG_ILIM	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6580	TST_CTRL	0X6674	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK9	NEG_ILIM_UNUSED	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6581	TST_CTRL	0X6675	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK14	PWM_MODE	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6582	TST_CTRL	0X6675	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK14	PFM_S2R	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6583	TST_CTRL	0X6675	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK14	OV_COMP	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6584	TST_CTRL	0X6675	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK14	UV_COMP	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6585	TST_CTRL	0X6675	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK14	POS_ILIM	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6586	TST_CTRL	0X6675	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK14	NEG_ILIM	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6587	TST_CTRL	0X6675	html	TST_CTRL_OVERRIDE_FORCE_INV0_BUCK14	NEG_ILIM_UNUSED	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6588	TST_CTRL	0X6676	html	TST_CTRL_OVERRIDE_FORCE_INV0_WLED1	BOOST_START_UP_EN	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6589	TST_CTRL	0X6676	html	TST_CTRL_OVERRIDE_FORCE_INV0_WLED1	BOOST_OVC_LP	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6590	TST_CTRL	0X6676	html	TST_CTRL_OVERRIDE_FORCE_INV0_WLED1	BOOST_OVC_HP1	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6591	TST_CTRL	0X6676	html	TST_CTRL_OVERRIDE_FORCE_INV0_WLED1	BOOST_OVC_HP2	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6592	TST_CTRL	0X6676	html	TST_CTRL_OVERRIDE_FORCE_INV0_WLED1	BOOST_OV	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6593	TST_CTRL	0X6676	html	TST_CTRL_OVERRIDE_FORCE_INV0_WLED1	BOOST_PFM_PULSE	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6594	TST_CTRL	0X6676	html	TST_CTRL_OVERRIDE_FORCE_INV0_WLED1	BOOST_THROTTLE	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6595	TST_CTRL	0X6676	html	TST_CTRL_OVERRIDE_FORCE_INV0_WLED1	BOOST_OVL	1	7	7	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6596	TST_CTRL	0X6677	html	TST_CTRL_OVERRIDE_FORCE_INV1_WLED1	BOOST_PFM_COMP	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6597	TST_CTRL	0X6678	html	TST_CTRL_OVERRIDE_FORCE_INV2_WLED1	IDAC_MIN_SEL_STR0	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6598	TST_CTRL	0X6678	html	TST_CTRL_OVERRIDE_FORCE_INV2_WLED1	IDAC_MIN_SEL_STR1	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6599	TST_CTRL	0X6678	html	TST_CTRL_OVERRIDE_FORCE_INV2_WLED1	IDAC_MIN_SEL_STR2	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6600	TST_CTRL	0X6678	html	TST_CTRL_OVERRIDE_FORCE_INV2_WLED1	IDAC_MIN_SEL_STR3	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6601	TST_CTRL	0X6678	html	TST_CTRL_OVERRIDE_FORCE_INV2_WLED1	IDAC_MIN_SEL_STR4	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6602	TST_CTRL	0X6678	html	TST_CTRL_OVERRIDE_FORCE_INV2_WLED1	IDAC_MIN_SEL_STR5	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6603	TST_CTRL	0X6678	html	TST_CTRL_OVERRIDE_FORCE_INV2_WLED1	IDAC_MIN_SEL_STR6	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6604	TST_CTRL	0X6678	html	TST_CTRL_OVERRIDE_FORCE_INV2_WLED1	IDAC_MIN_SEL_STR7	1	7	7	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6605	TST_CTRL	0X6679	html	TST_CTRL_OVERRIDE_FORCE_INV3_WLED1	IDAC_MIN_SEL_STR8	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6606	TST_CTRL	0X6679	html	TST_CTRL_OVERRIDE_FORCE_INV3_WLED1	IDAC_MIN_SEL_STR9	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6607	TST_CTRL	0X6679	html	TST_CTRL_OVERRIDE_FORCE_INV3_WLED1	IDAC_MIN_SEL_STR10	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6608	TST_CTRL	0X6679	html	TST_CTRL_OVERRIDE_FORCE_INV3_WLED1	IDAC_MIN_SEL_STR11	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6609	TST_CTRL	0X6679	html	TST_CTRL_OVERRIDE_FORCE_INV3_WLED1	IDAC_MIN_SEL_STR12	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6610	TST_CTRL	0X6679	html	TST_CTRL_OVERRIDE_FORCE_INV3_WLED1	IDAC_MIN_SEL_STR13	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6611	TST_CTRL	0X6679	html	TST_CTRL_OVERRIDE_FORCE_INV3_WLED1	IDAC_MIN_SEL_STR14	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6612	TST_CTRL	0X6679	html	TST_CTRL_OVERRIDE_FORCE_INV3_WLED1	IDAC_MIN_SEL_STR15	1	7	7	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6613	TST_CTRL	0X667A	html	TST_CTRL_OVERRIDE_FORCE_INV4_WLED1	IDAC_MIN_SEL_STR16	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6614	TST_CTRL	0X667A	html	TST_CTRL_OVERRIDE_FORCE_INV4_WLED1	IDAC_MIN_SEL_STR17	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6615	TST_CTRL	0X667A	html	TST_CTRL_OVERRIDE_FORCE_INV4_WLED1	IDAC_UV_STR	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6616	TST_CTRL	0X667B	html	TST_CTRL_OVERRIDE_FORCE_INV0_BSTLQ1	BSTLQ_VOUT_OK	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6617	TST_CTRL	0X667B	html	TST_CTRL_OVERRIDE_FORCE_INV0_BSTLQ1	BSTLQ_BYPASS_ACTIVE	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6618	TST_CTRL	0X667B	html	TST_CTRL_OVERRIDE_FORCE_INV0_BSTLQ1	BSTLQ_PFM_CLK	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
6619	WLED	0X6800	html	WLED_DIG_CNTRL_0	STRING_EN_7_0	8	0	7:0	WU	NA	TRUE	TBD	TRUE	TRUE	system	OTP_WLED_STRING_EN_7_0_1978	TBD	0X0	
6620	WLED	0X6801	html	WLED_DIG_CNTRL_1	STRING_EN_15_8	8	0	7:0	WU	NA	TRUE	TBD	TRUE	TRUE	system	OTP_WLED_STRING_EN_15_8_1979	TBD	0X0	
6621	WLED	0X6802	html	WLED_DIG_CNTRL_2	STRING_EN_17_16	2	0	1:0	WU	NA	TRUE	TBD	TRUE	TRUE	system	OTP_WLED_STRING_EN_17_16_1980	TBD	0X0	
6622	WLED	0X6803	html	WLED_DIG_CNTRL_3	LED_IMAX	3	0	2:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_WLED_LED_IMAX_1981	SOO	0X6	
6623	WLED	0X6804	html	WLED_DIG_CNTRL_4	ISET_MAX_7_0	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_WLED_ISET_MAX_7_0_1982	SOO	0XFF	
6624	WLED	0X6805	html	WLED_DIG_CNTRL_5	ISET_MAX_10_8	3	0	2:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_WLED_ISET_MAX_10_8_1983	SOO	0X7	
6625	WLED	0X6806	html	WLED_DIG_CNTRL_6	ISET_7_0	8	0	7:0	WU	NA	TRUE	TBD	FALSE	TRUE	system	OTP_WLED_ISET_7_0_1984	TBD	0X0	
6626	WLED	0X6807	html	WLED_DIG_CNTRL_7	ISET_10_8	3	0	2:0	WU	NA	TRUE	TBD	FALSE	TRUE	system	OTP_WLED_ISET_10_8_1985	TBD	0X0	
6627	WLED	0X6808	html	WLED_DIG_CNTRL_8	ISET_SWITCHOVER_7_0	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_WLED_ISET_SWITCHOVER_7_0_1986	SOO	0X32	
6628	WLED	0X6809	html	WLED_DIG_CNTRL_9	ISET_SWITCHOVER_10_8	3	0	2:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_WLED_ISET_SWITCHOVER_10_8_1987	SOO	0X3	
6629	WLED	0X680A	html	WLED_DIG_CNTRL_10	ISET_START_7_0	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_WLED_ISET_START_7_0_1988	SOO	0X0	
6630	WLED	0X680B	html	WLED_DIG_CNTRL_11	ISET_START_10_8	3	0	2:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_WLED_ISET_START_10_8_1989	SOO	0X0	
6631	WLED	0X680C	html	WLED_DIG_PWM_CNTRL_0	CFG_PWM_FREQ_OFFS_7_0	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_WLED_CFG_PWM_FREQ_OFFS_7_0_1990	SOO	0XF4	
6632	WLED	0X680D	html	WLED_DIG_PWM_CNTRL_1	CFG_PWM_FREQ_OFFS_10_8	3	0	2:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_WLED_CFG_PWM_FREQ_OFFS_10_8_1991	SOO	0X0	
6633	WLED	0X680E	html	WLED_DIG_PWM_CNTRL_2	CFG_PWM_T_CYC_7_0	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_WLED_CFG_PWM_T_CYC_7_0_1992	SOO	0XF5	
6634	WLED	0X680F	html	WLED_DIG_PWM_CNTRL_3	CFG_PWM_T_CYC_11_8	4	0	3:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_WLED_CFG_PWM_T_CYC_11_8_1993	SOO	0X5	
6635	WLED	0X6810	html	WLED_DIG_PWM_CNTRL_4	CFG_PWM_PH_SHIFT_7_0	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_WLED_CFG_PWM_PH_SHIFT_7_0_1994	SOO	0X0	
6636	WLED	0X6811	html	WLED_DIG_PWM_CNTRL_5	CFG_PWM_PH_SHIFT_11_8	4	0	3:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_WLED_CFG_PWM_PH_SHIFT_11_8_1995	SOO	0X0	
6637	WLED	0X6812	html	WLED_DIG_PWM_CNTRL_6	CFG_TMASK_ON	6	0	5:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_TMASK_ON_1996	SOO	0X10	
6638	WLED	0X6813	html	WLED_DIG_PWM_CNTRL_7	CFG_TMASK_OFF	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_TMASK_OFF_1997	SOO	0X3	
6639	WLED	0X6814	html	WLED_DIG_RAMP_CNTRL_0	CFG_RAMP_TON_EN	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_WLED_CFG_RAMP_TON_EN_1998	SOO	0X0	
6640	WLED	0X6815	html	WLED_DIG_RAMP_CNTRL_1	CFG_MAX_RAMP_RATE_TON	3	0	2:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_WLED_CFG_MAX_RAMP_RATE_TON_1999	SOO	0X0	
6641	WLED	0X6815	html	WLED_DIG_RAMP_CNTRL_1	CFG_MAX_STEP_SIZE_TON	3	4	6:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_WLED_CFG_MAX_STEP_SIZE_TON_1999	SOO	0X0	
6642	WLED	0X6816	html	WLED_DIG_RAMP_CNTRL_2	CFG_INCREMENT_TIME_TON	3	0	2:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_WLED_CFG_INCREMENT_TIME_TON_2000	SOO	0X0	
6643	WLED	0X6817	html	WLED_DIG_RAMP_CNTRL_3	CFG_RAMP_UP_EN	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_WLED_CFG_RAMP_UP_EN_2001	SOO	0X0	
6644	WLED	0X6818	html	WLED_DIG_RAMP_CNTRL_4	CFG_MAX_RAMP_RATE_UP	3	0	2:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_WLED_CFG_MAX_RAMP_RATE_UP_2002	SOO	0X0	
6645	WLED	0X6818	html	WLED_DIG_RAMP_CNTRL_4	CFG_MAX_STEP_SIZE_UP	3	4	6:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_WLED_CFG_MAX_STEP_SIZE_UP_2002	SOO	0X0	
6646	WLED	0X6819	html	WLED_DIG_RAMP_CNTRL_5	CFG_INCREMENT_TIME_UP	3	0	2:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_WLED_CFG_INCREMENT_TIME_UP_2003	SOO	0X0	
6647	WLED	0X681A	html	WLED_DIG_RAMP_CNTRL_6	CFG_RAMP_DN_EN	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_WLED_CFG_RAMP_DN_EN_2004	SOO	0X0	
6648	WLED	0X681B	html	WLED_DIG_RAMP_CNTRL_7	CFG_MAX_RAMP_RATE_DN	3	0	2:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_WLED_CFG_MAX_RAMP_RATE_DN_2005	SOO	0X0	
6649	WLED	0X681B	html	WLED_DIG_RAMP_CNTRL_7	CFG_MAX_STEP_SIZE_DN	3	4	6:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_WLED_CFG_MAX_STEP_SIZE_DN_2005	SOO	0X0	
6650	WLED	0X681C	html	WLED_DIG_RAMP_CNTRL_8	CFG_INCREMENT_TIME_DN	3	0	2:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_WLED_CFG_INCREMENT_TIME_DN_2006	SOO	0X0	
6651	WLED	0X681D	html	WLED_DIG_RAMP_CNTRL_9	CFG_RAMP_TOFF_EN	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_WLED_CFG_RAMP_TOFF_EN_2007	SOO	0X0	
6652	WLED	0X681E	html	WLED_DIG_RAMP_CNTRL_10	CFG_MAX_RAMP_RATE_TOFF	3	0	2:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_WLED_CFG_MAX_RAMP_RATE_TOFF_2008	SOO	0X0	
6653	WLED	0X681E	html	WLED_DIG_RAMP_CNTRL_10	CFG_MAX_STEP_SIZE_TOFF	3	4	6:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_WLED_CFG_MAX_STEP_SIZE_TOFF_2008	SOO	0X0	
6654	WLED	0X681F	html	WLED_DIG_RAMP_CNTRL_11	CFG_INCREMENT_TIME_TOFF	3	0	2:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_WLED_CFG_INCREMENT_TIME_TOFF_2009	SOO	0X0	
6655	WLED	0X6820	html	WLED_DIG_RAMP_CNTRL_12	AUTO_RAMP_TOFF_DIS_ISET_7_0	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_AUTO_RAMP_TOFF_DIS_ISET_7_0_2010	SOO	0X0	
6656	WLED	0X6821	html	WLED_DIG_RAMP_CNTRL_13	AUTO_RAMP_TOFF_DIS_ISET_10_8	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_AUTO_RAMP_TOFF_DIS_ISET_10_8_2011	SOO	0X0	
6657	WLED	0X6822	html	WLED_DIG_RAMP_CNTRL_14	AUTO_RAMP_UP_DN_DIS_ISET_7_0	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_AUTO_RAMP_UP_DN_DIS_ISET_7_0_2012	SOO	0X0	
6658	WLED	0X6823	html	WLED_DIG_RAMP_CNTRL_15	AUTO_RAMP_UP_DN_DIS_ISET_10_8	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_AUTO_RAMP_UP_DN_DIS_ISET_10_8_2013	SOO	0X0	
6659	WLED	0X6823	html	WLED_DIG_RAMP_CNTRL_15	CFG_FAST_RAMP	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_FAST_RAMP_2013	SOO	0X0	
6660	WLED	0X6824	html	WLED_DIG_BST_CLK_0	CFG_FREQ_SEL_LP	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_FREQ_SEL_LP_2014	SOO	0XF	
6661	WLED	0X6824	html	WLED_DIG_BST_CLK_0	CFG_TON_MIN_LP	3	5	7:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_TON_MIN_LP_2014	SOO	0X2	
6662	WLED	0X6825	html	WLED_DIG_BST_CLK_1	CFG_FREQ_SEL_HP	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_FREQ_SEL_HP_2015	SOO	0X8	
6663	WLED	0X6825	html	WLED_DIG_BST_CLK_1	CFG_TON_MIN_HP	3	5	7:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_TON_MIN_HP_2015	SOO	0X2	
6664	WLED	0X6826	html	WLED_DIG_BST_CLK_2	CFG_TOFF_MIN_LP	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_TOFF_MIN_LP_2016	SOO	0X1	
6665	WLED	0X6826	html	WLED_DIG_BST_CLK_2	CFG_TOFF_MIN_HP	2	2	3:2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_TOFF_MIN_HP_2016	SOO	0X1	
6666	WLED	0X6826	html	WLED_DIG_BST_CLK_2	CFG_SHIFT_HP	2	4	5:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_SHIFT_HP_2016	SOO	0X2	
6667	WLED	0X6826	html	WLED_DIG_BST_CLK_2	CFG_CLOCKS_DLY	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_CLOCKS_DLY_2016	SOO	0X0	
6668	WLED	0X6827	html	WLED_DIG_BST_CLK_3	CFG_SLOPE_COMP_LP	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_SLOPE_COMP_LP_2017	SOO	0X1	
6669	WLED	0X6827	html	WLED_DIG_BST_CLK_3	CFG_SLOPE_COMP_HP	3	4	6:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_SLOPE_COMP_HP_2017	SOO	0X1	
6670	WLED	0X6828	html	WLED_DIG_BST_PH_0	CFG_MAX_NUM_PHASES	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_MAX_NUM_PHASES_2018	SOO	0X3	
6671	WLED	0X6829	html	WLED_DIG_BST_PH_1	CFG_ISET_HP1_EN	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_ISET_HP1_EN_2019	SOO	0X6	
6672	WLED	0X6829	html	WLED_DIG_BST_PH_1	CFG_ISET_HP2_EN	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_ISET_HP2_EN_2019	SOO	0X5	
6673	WLED	0X682A	html	WLED_DIG_BST_PH_2	CFG_ISET_HP1_EN_HYS	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_ISET_HP1_EN_HYS_2020	SOO	0X1	
6674	WLED	0X682A	html	WLED_DIG_BST_PH_2	CFG_ISET_HP2_EN_HYS	2	4	5:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_ISET_HP2_EN_HYS_2020	SOO	0X1	
6675	WLED	0X682B	html	WLED_DIG_BST_CURR_LIM	CFG_CURRENT_LIMIT_STARTUP	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_CURRENT_LIMIT_STARTUP_2021	SOO	0X4	
6676	WLED	0X682B	html	WLED_DIG_BST_CURR_LIM	CFG_CURRENT_LIMIT	3	4	6:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_CURRENT_LIMIT_2021	SOO	0X0	
6677	WLED	0X682C	html	WLED_DIG_STARTUP_CFG_0	CFG_TBIAS_EN	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_TBIAS_EN_2022	SOO	0X2	
6678	WLED	0X682C	html	WLED_DIG_STARTUP_CFG_0	CFG_START_UP_MODE	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_START_UP_MODE_2022	SOO	0X0	
6679	WLED	0X682D	html	WLED_DIG_TURN_OFF_CFG_0	CFG_ACTIVE_PD_EN	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_ACTIVE_PD_EN_2023	SOO	0X0	
6680	WLED	0X682D	html	WLED_DIG_TURN_OFF_CFG_0	CFG_TPULL_DOWN	2	1	2:1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_TPULL_DOWN_2023	SOO	0X1	
6681	WLED	0X682D	html	WLED_DIG_TURN_OFF_CFG_0	CFG_TBIAS_DIS	2	3	4:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_TBIAS_DIS_2023	SOO	0X1	
6682	WLED	0X682E	html	WLED_DIG_THROTTLE_CFG_0	CFG_THROTTLE_EN	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_THROTTLE_EN_2024	SOO	0X1	
6683	WLED	0X682E	html	WLED_DIG_THROTTLE_CFG_0	CFG_THROTTLE_RATE	2	1	2:1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_THROTTLE_RATE_2024	SOO	0X0	
6684	WLED	0X682F	html	WLED_DIG_THROTTLE_CFG_1	CFG_THROTTLE_ASSERT_TIME	7	0	6:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_THROTTLE_ASSERT_TIME_2025	SOO	0X0	
6685	WLED	0X6830	html	WLED_DIG_THROTTLE_CFG_2	CFG_THROTTLE_DEASSERT_TIME	7	0	6:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_THROTTLE_DEASSERT_TIME_2026	SOO	0X0	
6686	WLED	0X6831	html	WLED_DIG_THROTTLE_CFG_3	CFG_ISET_AUTO_DIS_THROTTLE_7_0	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_ISET_AUTO_DIS_THROTTLE_7_0_2027	SOO	0X0	
6687	WLED	0X6832	html	WLED_DIG_THROTTLE_CFG_4	CFG_ISET_AUTO_DIS_THROTTLE_10_8	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_ISET_AUTO_DIS_THROTTLE_10_8_2028	SOO	0X0	
6688	WLED	0X6833	html	WLED_DIG_THROTTLE_CFG_5	NUM_THROTTLE_EXECUTED	4	0	3:0	WU	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_NUM_THROTTLE_EXECUTED_2029	TBD	0X0	
6689	WLED	0X6834	html	WLED_DIG_FILT_DEB_CFG_0	CFG_OVC_FILT_PULSES	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_OVC_FILT_PULSES_2030	SOO	0X1	
6690	WLED	0X6834	html	WLED_DIG_FILT_DEB_CFG_0	CFG_OV_DEB_TIME	3	2	4:2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_OV_DEB_TIME_2030	SOO	0X5	
6691	WLED	0X6834	html	WLED_DIG_FILT_DEB_CFG_0	CFG_WLED_THROTTLE_DEB_TIME	2	5	6:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_WLED_THROTTLE_DEB_TIME_2030	SOO	0X1	
6692	WLED	0X6835	html	WLED_DIG_FILT_DEB_CFG_1	CFG_START_UP_END_DEB_TIME	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_START_UP_END_DEB_TIME_2031	SOO	0X0	
6693	WLED	0X6835	html	WLED_DIG_FILT_DEB_CFG_1	CFG_STE_EXTEND_BLANK_TIME	2	2	3:2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_STE_EXTEND_BLANK_TIME_2031	SOO	0X1	
6694	WLED	0X6835	html	WLED_DIG_FILT_DEB_CFG_1	CFG_FORCE_STARTUP_END_TIME	3	4	6:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_FORCE_STARTUP_END_TIME_2031	SOO	0X5	
6695	WLED	0X6836	html	WLED_DIG_PFM_CNTRL_0	CFG_ISET_PFM_EN	6	0	5:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_ISET_PFM_EN_2032	SOO	0X10	
6696	WLED	0X6836	html	WLED_DIG_PFM_CNTRL_0	CFG_ISET_PFM_EN_HYS	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_ISET_PFM_EN_HYS_2032	SOO	0X0	
6697	WLED	0X6837	html	WLED_DIG_PFM_CNTRL_1	CFG_PFM_BURST_LIMIT	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_PFM_BURST_LIMIT_2033	SOO	0X32	
6698	WLED	0X6838	html	WLED_DIG_PFM_IPEAK	CFG_PFM_IPEAK	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_PFM_IPEAK_2034	SOO	0X3	
6699	WLED	0X6839	html	WLED_DIG_PFM_NUM_PULSE	CFG_PFM_NUM_PULSES	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_PFM_NUM_PULSES_2035	SOO	0X3	
6700	WLED	0X683A	html	WLED_DIG_FREQ_MOD_CFG_0	CFG_LFSR_EN	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_LFSR_EN_2036	SOO	0X0	
6701	WLED	0X683A	html	WLED_DIG_FREQ_MOD_CFG_0	CFG_FREQ_AVOID_EN	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_FREQ_AVOID_EN_2036	SOO	0X0	
6702	WLED	0X683A	html	WLED_DIG_FREQ_MOD_CFG_0	CFG_FREQ_LFSR_IP_EN	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_FREQ_LFSR_IP_EN_2036	SOO	0X0	
6703	WLED	0X683A	html	WLED_DIG_FREQ_MOD_CFG_0	CFG_FREQ_LFSR_NP_EN	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_FREQ_LFSR_NP_EN_2036	SOO	0X0	
6704	WLED	0X683A	html	WLED_DIG_FREQ_MOD_CFG_0	CFG_FREQ_RETRY	3	4	6:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_FREQ_RETRY_2036	SOO	0X0	
6705	WLED	0X683B	html	WLED_DIG_FREQ_MOD_CFG_1	CFG_RTC_TIME_WINDOW	6	0	5:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_RTC_TIME_WINDOW_2037	SOO	0X0	
6706	WLED	0X683C	html	WLED_DIG_FREQ_MOD_CFG_2	CFG_FREQ_IP_REL_MIN	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_FREQ_IP_REL_MIN_2038	SOO	0X0	
6707	WLED	0X683C	html	WLED_DIG_FREQ_MOD_CFG_2	CFG_FREQ_IP_REL_MAX	3	4	6:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_FREQ_IP_REL_MAX_2038	SOO	0X0	
6708	WLED	0X683D	html	WLED_DIG_FREQ_MOD_CFG_3	CFG_FREQ_NP_REL_MIN	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_FREQ_NP_REL_MIN_2039	SOO	0X0	
6709	WLED	0X683D	html	WLED_DIG_FREQ_MOD_CFG_3	CFG_FREQ_NP_REL_MAX	2	4	5:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_FREQ_NP_REL_MAX_2039	SOO	0X0	
6710	WLED	0X683E	html	WLED_DIG_FREQ_MOD_CFG_4	CFG_FREQ_0_IP_REL	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_FREQ_0_IP_REL_2040	SOO	0X0	
6711	WLED	0X683E	html	WLED_DIG_FREQ_MOD_CFG_4	CFG_FREQ_1_IP_REL	3	4	6:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_FREQ_1_IP_REL_2040	SOO	0X0	
6712	WLED	0X683F	html	WLED_DIG_FREQ_MOD_CFG_5	CFG_FREQ_2_IP_REL	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_FREQ_2_IP_REL_2041	SOO	0X0	
6713	WLED	0X683F	html	WLED_DIG_FREQ_MOD_CFG_5	CFG_FREQ_3_IP_REL	3	4	6:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_FREQ_3_IP_REL_2041	SOO	0X0	
6714	WLED	0X6840	html	WLED_DIG_FREQ_MOD_CFG_6	CFG_FREQ_0_NP_REL	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_FREQ_0_NP_REL_2042	SOO	0X0	
6715	WLED	0X6840	html	WLED_DIG_FREQ_MOD_CFG_6	CFG_FREQ_1_NP_REL	2	4	5:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_FREQ_1_NP_REL_2042	SOO	0X0	
6716	WLED	0X6841	html	WLED_DIG_FREQ_MOD_CFG_7	CFG_FREQ_2_NP_REL	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_FREQ_2_NP_REL_2043	SOO	0X0	
6717	WLED	0X6841	html	WLED_DIG_FREQ_MOD_CFG_7	CFG_FREQ_3_NP_REL	2	4	5:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_FREQ_3_NP_REL_2043	SOO	0X0	
6718	WLED	0X6842	html	WLED_DIG_FREQ_MOD_CFG_8	CFG_FREQ_0_OFFSET	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_FREQ_0_OFFSET_2044	SOO	0X0	
6719	WLED	0X6842	html	WLED_DIG_FREQ_MOD_CFG_8	CFG_FREQ_1_OFFSET	3	4	6:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_FREQ_1_OFFSET_2044	SOO	0X0	
6720	WLED	0X6843	html	WLED_DIG_FREQ_MOD_CFG_9	CFG_FREQ_2_OFFSET	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_FREQ_2_OFFSET_2045	SOO	0X0	
6721	WLED	0X6843	html	WLED_DIG_FREQ_MOD_CFG_9	CFG_FREQ_3_OFFSET	3	4	6:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_FREQ_3_OFFSET_2045	SOO	0X0	
6722	WLED	0X6844	html	WLED_DIG_FREQ_MOD_CFG_10	CFG_FREQ_0_MIN_COUNT	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_FREQ_0_MIN_COUNT_2046	SOO	0X0	
6723	WLED	0X6845	html	WLED_DIG_FREQ_MOD_CFG_11	CFG_FREQ_1_MIN_COUNT	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_FREQ_1_MIN_COUNT_2047	SOO	0X0	
6724	WLED	0X6846	html	WLED_DIG_FREQ_MOD_CFG_12	CFG_FREQ_2_MIN_COUNT	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_FREQ_2_MIN_COUNT_2048	SOO	0X0	
6725	WLED	0X6847	html	WLED_DIG_FREQ_MOD_CFG_13	CFG_FREQ_3_MIN_COUNT	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_FREQ_3_MIN_COUNT_2049	SOO	0X0	
6726	WLED	0X6848	html	WLED_DIG_SPREAD_SPECT_LP_CFG_0	CFG_SPREAD_SPECT_CCM_LP_AMOUNT	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_SPREAD_SPECT_CCM_LP_AMOUNT_2050	SOO	0X0	
6727	WLED	0X6848	html	WLED_DIG_SPREAD_SPECT_LP_CFG_0	CFG_SPREAD_SPECT_CCM_LP_INTERVAL	3	3	5:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_SPREAD_SPECT_CCM_LP_INTERVAL_2050	SOO	0X2	
6728	WLED	0X6848	html	WLED_DIG_SPREAD_SPECT_LP_CFG_0	CFG_SPREAD_SPECT_CCM_LP_FADE_IN	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_SPREAD_SPECT_CCM_LP_FADE_IN_2050	SOO	0X2	
6729	WLED	0X6849	html	WLED_DIG_SPREAD_SPECT_HP_CFG_0	CFG_SPREAD_SPECT_CCM_HP_AMOUNT	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_SPREAD_SPECT_CCM_HP_AMOUNT_2051	SOO	0X0	
6730	WLED	0X6849	html	WLED_DIG_SPREAD_SPECT_HP_CFG_0	CFG_SPREAD_SPECT_CCM_HP_INTERVAL	3	3	5:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_SPREAD_SPECT_CCM_HP_INTERVAL_2051	SOO	0X2	
6731	WLED	0X6849	html	WLED_DIG_SPREAD_SPECT_HP_CFG_0	CFG_SPREAD_SPECT_CCM_HP_FADE_IN	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_SPREAD_SPECT_CCM_HP_FADE_IN_2051	SOO	0X2	
6732	WLED	0X684A	html	WLED_DIG_OPEN_SHORT_CFG_0	CFG_IDAC_UV_OVL_DEB_IN_PWM	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_IDAC_UV_OVL_DEB_IN_PWM_2052	SOO	0X2	
6733	WLED	0X684A	html	WLED_DIG_OPEN_SHORT_CFG_0	CFG_IDAC_UV_OVL_DEB_IN_IDAC	2	3	4:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_IDAC_UV_OVL_DEB_IN_IDAC_2052	SOO	0X0	
6734	WLED	0X684A	html	WLED_DIG_OPEN_SHORT_CFG_0	CFG_IDAC_UV_OVL_BLANK	3	5	7:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_IDAC_UV_OVL_BLANK_2052	SOO	0X0	
6735	WLED	0X684B	html	WLED_DIG_OPEN_SHORT_CFG_1	CFG_OPEN_EN	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_OPEN_EN_2053	SOO	0X1	
6736	WLED	0X684B	html	WLED_DIG_OPEN_SHORT_CFG_1	CFG_SHORT_IN_STARTUP_EN	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_SHORT_IN_STARTUP_EN_2053	SOO	0X1	
6737	WLED	0X684B	html	WLED_DIG_OPEN_SHORT_CFG_1	CFG_SHORT_IN_OP_EN	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_SHORT_IN_OP_EN_2053	SOO	0X1	
6738	WLED	0X684B	html	WLED_DIG_OPEN_SHORT_CFG_1	CFG_IDAC_PULL_UP	2	3	4:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_IDAC_PULL_UP_2053	SOO	0X1	
6739	WLED	0X684B	html	WLED_DIG_OPEN_SHORT_CFG_1	CFG_AUTOZERO_BLANK	3	5	7:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_AUTOZERO_BLANK_2053	SOO	0X0	
6740	WLED	0X684C	html	WLED_DIG_OPEN_SHORT_CFG_2	CFG_OTA_AUTOZERO_EN	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_OTA_AUTOZERO_EN_2054	SOO	0X1	
6741	WLED	0X684C	html	WLED_DIG_OPEN_SHORT_CFG_2	CFG_BLANK_OTA_AZ_POST_STUP_END	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_BLANK_OTA_AZ_POST_STUP_END_2054	SOO	0X0	
6742	WLED	0X684C	html	WLED_DIG_OPEN_SHORT_CFG_2	CFG_BLANK_AZ_WITH_STUP_END	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_BLANK_AZ_WITH_STUP_END_2054	SOO	0X1	
6743	WLED	0X684C	html	WLED_DIG_OPEN_SHORT_CFG_2	CFG_AZ_LFSR_EN	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_AZ_LFSR_EN_2054	SOO	0X1	
6744	WLED	0X684C	html	WLED_DIG_OPEN_SHORT_CFG_2	CFG_EN_OS_WITH_UV	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_EN_OS_WITH_UV_2054	SOO	0X1	
6745	WLED	0X684C	html	WLED_DIG_OPEN_SHORT_CFG_2	CFG_UV_DEB_TIME	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_UV_DEB_TIME_2054	SOO	0X0	
6746	WLED	0X684D	html	WLED_DIG_CCAP_CFG1	CFG_GM_CCAP_SEL_PFM	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_GM_CCAP_SEL_PFM_2055	SOO	0X17	
6747	WLED	0X684E	html	WLED_DIG_CCAP_CFG2	CFG_GM_CCAP_SEL_PWM	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_GM_CCAP_SEL_PWM_2056	SOO	0X17	
6748	WLED	0X684F	html	WLED_DIG_CCAP_CFG3	CFG_GM_CCAP_SEL_HP1	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_GM_CCAP_SEL_HP1_2057	SOO	0X17	
6749	WLED	0X6850	html	WLED_DIG_CCAP_CFG4	CFG_GM_CCAP_SEL_HP2	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_GM_CCAP_SEL_HP2_2058	SOO	0X17	
6750	WLED	0X6851	html	WLED_DIG_CRES_CFG1	CFG_GM_CRES_SEL_PFM	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_GM_CRES_SEL_PFM_2059	SOO	0XF	
6751	WLED	0X6852	html	WLED_DIG_CRES_CFG2	CFG_GM_CRES_SEL_PWM	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_GM_CRES_SEL_PWM_2060	SOO	0X10	
6752	WLED	0X6853	html	WLED_DIG_CRES_CFG3	CFG_GM_CRES_SEL_HP1	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_GM_CRES_SEL_HP1_2061	SOO	0XB	
6753	WLED	0X6854	html	WLED_DIG_CRES_CFG4	CFG_GM_CRES_SEL_HP2	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_GM_CRES_SEL_HP2_2062	SOO	0X8	
6754	WLED	0X6855	html	WLED_DIG_TEST_CFG_0	TST_WLED_ON_WHEN_NO_STRING_EN	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_TST_WLED_ON_WHEN_NO_STRING_EN_2063	SOO	0X0	
6755	WLED	0X6855	html	WLED_DIG_TEST_CFG_0	TST_IDAC_CNTRL_OVERWRITE_EN	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_TST_IDAC_CNTRL_OVERWRITE_EN_2063	SOO	0X0	
6756	WLED	0X6856	html	WLED_DIG_TEST_CFG_1	TST_IDAC_CNTRL_OVERWRITE_DATA_7_0	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_TST_IDAC_CNTRL_OVERWRITE_DATA_7_0_2064	SOO	0X0	
6757	WLED	0X6857	html	WLED_DIG_TEST_CFG_2	TST_IDAC_CNTRL_OVERWRITE_DATA_14_8	7	0	6:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_TST_IDAC_CNTRL_OVERWRITE_DATA_14_8_2065	SOO	0X0	
6758	WLED	0X6858	html	WLED_DIG_TEST_CFG_3	TST_EN_IDAC_MAIN_OVERWRITE_EN	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_TST_EN_IDAC_MAIN_OVERWRITE_EN_2066	SOO	0X0	
6759	WLED	0X6858	html	WLED_DIG_TEST_CFG_3	TST_EN_IDAC_MAIN_OVERWRITE_DATA	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_TST_EN_IDAC_MAIN_OVERWRITE_DATA_2066	SOO	0X0	
6760	WLED	0X6858	html	WLED_DIG_TEST_CFG_3	TST_EN_PWM_OVERWRITE_EN	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_TST_EN_PWM_OVERWRITE_EN_2066	SOO	0X0	
6761	WLED	0X6858	html	WLED_DIG_TEST_CFG_3	TST_EN_PWM_OVERWRITE_DATA	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_TST_EN_PWM_OVERWRITE_DATA_2066	SOO	0X0	
6762	WLED	0X6858	html	WLED_DIG_TEST_CFG_3	TST_STARTUP_END_OVERWRITE_EN	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_TST_STARTUP_END_OVERWRITE_EN_2066	SOO	0X0	
6763	WLED	0X6858	html	WLED_DIG_TEST_CFG_3	TST_STARTUP_END_OVERWRITE_DATA	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_TST_STARTUP_END_OVERWRITE_DATA_2066	SOO	0X0	
6764	WLED	0X6859	html	WLED_DIG_TEST_CFG_4	TST_PWM_STRING_OVERWRITE_DATA_7_0	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_TST_PWM_STRING_OVERWRITE_DATA_7_0_2067	SOO	0X0	
6765	WLED	0X685A	html	WLED_DIG_TEST_CFG_5	TST_PWM_STRING_OVERWRITE_DATA_15_8	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_TST_PWM_STRING_OVERWRITE_DATA_15_8_2068	SOO	0X0	
6766	WLED	0X685B	html	WLED_DIG_TEST_CFG_6	TST_PWM_STRING_OVERWRITE_DATA_17_16	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_TST_PWM_STRING_OVERWRITE_DATA_17_16_2069	SOO	0X0	
6767	WLED	0X685B	html	WLED_DIG_TEST_CFG_6	TST_PWM_STRING_OVERWRITE_EN	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_TST_PWM_STRING_OVERWRITE_EN_2069	SOO	0X0	
6768	WLED	0X685C	html	WLED_DIG_TEST_CFG_7	TST_MVS_SH_OVERWRITE_DATA_7_0	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_TST_MVS_SH_OVERWRITE_DATA_7_0_2070	SOO	0X0	
6769	WLED	0X685D	html	WLED_DIG_TEST_CFG_8	TST_MVS_SH_OVERWRITE_DATA_15_8	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_TST_MVS_SH_OVERWRITE_DATA_15_8_2071	SOO	0X0	
6770	WLED	0X685E	html	WLED_DIG_TEST_CFG_9	TST_MVS_SH_OVERWRITE_DATA_17_16	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_TST_MVS_SH_OVERWRITE_DATA_17_16_2072	SOO	0X0	
6771	WLED	0X685E	html	WLED_DIG_TEST_CFG_9	TST_MVS_SH_OVERWRITE_EN	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_TST_MVS_SH_OVERWRITE_EN_2072	SOO	0X0	
6772	WLED	0X685F	html	WLED_DIG_TEST_CFG_10	TST_AUTOZERO_OVERWRITE_DATA_7_0	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_TST_AUTOZERO_OVERWRITE_DATA_7_0_2073	SOO	0X0	
6773	WLED	0X6860	html	WLED_DIG_TEST_CFG_11	TST_AUTOZERO_OVERWRITE_DATA_15_8	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_TST_AUTOZERO_OVERWRITE_DATA_15_8_2074	SOO	0X0	
6774	WLED	0X6861	html	WLED_DIG_TEST_CFG_12	TST_AUTOZERO_OVERWRITE_DATA_17_16	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_TST_AUTOZERO_OVERWRITE_DATA_17_16_2075	SOO	0X0	
6775	WLED	0X6861	html	WLED_DIG_TEST_CFG_12	TST_AUTOZERO_OVERWRITE_EN	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_TST_AUTOZERO_OVERWRITE_EN_2075	SOO	0X0	
6776	WLED	0X6862	html	WLED_DIG_TEST_CFG_13	TST_EN_BST_MAIN_OVERWRITE_EN	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_TST_EN_BST_MAIN_OVERWRITE_EN_2076	SOO	0X0	
6777	WLED	0X6862	html	WLED_DIG_TEST_CFG_13	TST_EN_BST_MAIN_OVERWRITE_DATA	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_TST_EN_BST_MAIN_OVERWRITE_DATA_2076	SOO	0X0	
6778	WLED	0X6862	html	WLED_DIG_TEST_CFG_13	TST_BST_START_SW_OVERWRITE_EN	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_TST_BST_START_SW_OVERWRITE_EN_2076	SOO	0X0	
6779	WLED	0X6862	html	WLED_DIG_TEST_CFG_13	TST_BST_START_SW_OVERWRITE_DATA	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_TST_BST_START_SW_OVERWRITE_DATA_2076	SOO	0X0	
6780	WLED	0X6862	html	WLED_DIG_TEST_CFG_13	TST_EN_WLED_THROTTLE_OVERWRITE_EN	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_TST_EN_WLED_THROTTLE_OVERWRITE_EN_2076	SOO	0X0	
6781	WLED	0X6862	html	WLED_DIG_TEST_CFG_13	TST_EN_WLED_THROTTLE_OVERWRITE_DATA	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_TST_EN_WLED_THROTTLE_OVERWRITE_DATA_2076	SOO	0X0	
6782	WLED	0X6862	html	WLED_DIG_TEST_CFG_13	TST_EN_HP1_OVERWRITE_EN	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_TST_EN_HP1_OVERWRITE_EN_2076	SOO	0X0	
6783	WLED	0X6862	html	WLED_DIG_TEST_CFG_13	TST_EN_HP1_OVERWRITE_DATA	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_TST_EN_HP1_OVERWRITE_DATA_2076	SOO	0X0	
6784	WLED	0X6863	html	WLED_DIG_TEST_CFG_14	TST_EN_HP2_OVERWRITE_EN	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_TST_EN_HP2_OVERWRITE_EN_2077	SOO	0X0	
6785	WLED	0X6863	html	WLED_DIG_TEST_CFG_14	TST_EN_HP2_OVERWRITE_DATA	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_TST_EN_HP2_OVERWRITE_DATA_2077	SOO	0X0	
6786	WLED	0X6863	html	WLED_DIG_TEST_CFG_14	TST_ACTIVE_PD_OVERWRITE_EN	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_TST_ACTIVE_PD_OVERWRITE_EN_2077	SOO	0X0	
6787	WLED	0X6863	html	WLED_DIG_TEST_CFG_14	TST_ACTIVE_PD_OVERWRITE_DATA	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_TST_ACTIVE_PD_OVERWRITE_DATA_2077	SOO	0X0	
6788	WLED	0X6863	html	WLED_DIG_TEST_CFG_14	TST_EN_PFM_OVERWRITE_EN	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_TST_EN_PFM_OVERWRITE_EN_2077	SOO	0X0	
6789	WLED	0X6863	html	WLED_DIG_TEST_CFG_14	TST_EN_PFM_OVERWRITE_DATA	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_TST_EN_PFM_OVERWRITE_DATA_2077	SOO	0X0	
6790	WLED	0X6863	html	WLED_DIG_TEST_CFG_14	TST_EN_PFM_PULSE_OVERWRITE_EN	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_TST_EN_PFM_PULSE_OVERWRITE_EN_2077	SOO	0X0	
6791	WLED	0X6863	html	WLED_DIG_TEST_CFG_14	TST_EN_PFM_PULSE_OVERWRITE_DATA	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_TST_EN_PFM_PULSE_OVERWRITE_DATA_2077	SOO	0X0	
6792	WLED	0X6864	html	WLED_DIG_TEST_CFG_15	TST_EN_STRING_OVERWRITE_DATA_7_0	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_TST_EN_STRING_OVERWRITE_DATA_7_0_2078	SOO	0X0	
6793	WLED	0X6865	html	WLED_DIG_TEST_CFG_16	TST_EN_STRING_OVERWRITE_DATA_15_8	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_TST_EN_STRING_OVERWRITE_DATA_15_8_2079	SOO	0X0	
6794	WLED	0X6866	html	WLED_DIG_TEST_CFG_17	TST_EN_STRING_OVERWRITE_DATA_17_16	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_TST_EN_STRING_OVERWRITE_DATA_17_16_2080	SOO	0X0	
6795	WLED	0X6866	html	WLED_DIG_TEST_CFG_17	TST_EN_STRING_OVERWRITE_EN	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_TST_EN_STRING_OVERWRITE_EN_2080	SOO	0X0	
6796	WLED	0X6867	html	WLED_DIG_TEST_CFG_18	TST_PWM_DUTY_OVERWRITE_EN	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_TST_PWM_DUTY_OVERWRITE_EN_2081	SOO	0X0	
6797	WLED	0X6868	html	WLED_DIG_TEST_CFG_19	TST_PWM_DUTY_OVERWRITE_DATA_7_0	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_TST_PWM_DUTY_OVERWRITE_DATA_7_0_2082	SOO	0X0	
6798	WLED	0X6869	html	WLED_DIG_TEST_CFG_20	TST_PWM_DUTY_OVERWRITE_DATA_12_8	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_TST_PWM_DUTY_OVERWRITE_DATA_12_8_2083	SOO	0X0	
6799	WLED	0X686A	html	WLED_DIG_SPARE	SPARE	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_SPARE_2084	SOO	0X0	
6800	WLED	0X686C	html	WLED_BOOST_CFG_0	CFG_SC_ICHRG_SEL_LP	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_SC_ICHRG_SEL_LP_2085	SOO	0X3	
6801	WLED	0X686C	html	WLED_BOOST_CFG_0	CFG_SC_CAP_SEL_LP	2	3	4:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_SC_CAP_SEL_LP_2085	SOO	0X1	
6802	WLED	0X686D	html	WLED_BOOST_CFG_1	SPARE_CFG5	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_SPARE_CFG5_2086	SOO	0X0	
6803	WLED	0X686D	html	WLED_BOOST_CFG_1	SPARE_CFG2	2	4	5:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_SPARE_CFG2_2086	SOO	0X0	
6804	WLED	0X686D	html	WLED_BOOST_CFG_1	SPARE_CFG1	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_SPARE_CFG1_2086	SOO	0X0	
6805	WLED	0X686E	html	WLED_BOOST_CFG_2	CFG_SC_MIRR_TRIM_LP	8	0	7:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_SC_MIRR_TRIM_LP_2087	SOO	0X30	
6806	WLED	0X686F	html	WLED_BOOST_CFG_3	CFG_SC_OS_TRIM_LP	8	0	7:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_SC_OS_TRIM_LP_2088	SOO	0X30	
6807	WLED	0X6870	html	WLED_BOOST_CFG_4	CFG_DAC_REF_LP_TRIM	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_DAC_REF_LP_TRIM_2089	SOO	0X0	
6808	WLED	0X6871	html	WLED_BOOST_CFG_5	CFG_DAC_FB_LP_TRIM	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_DAC_FB_LP_TRIM_2090	SOO	0X0	
6809	WLED	0X6872	html	WLED_BOOST_CFG_6	CFG_OVC_EN	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_OVC_EN_2091	SOO	0X1	
6810	WLED	0X6872	html	WLED_BOOST_CFG_6	CFG_OVC_LP_SEL	4	1	4:1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_OVC_LP_SEL_2091	SOO	0X0	
6811	WLED	0X6873	html	WLED_BOOST_CFG_7	CFG_OVC_LP_TRIM	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_OVC_LP_TRIM_2092	SOO	0X0	
6812	WLED	0X6874	html	WLED_BOOST_CFG_8	CFG_IDEM_GAIN_LP_TRIM	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDEM_GAIN_LP_TRIM_2093	SOO	0X8	
6813	WLED	0X6875	html	WLED_BOOST_CFG_9	CFG_IDEM_OFFSET_LP_TRIM	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDEM_OFFSET_LP_TRIM_2094	SOO	0X8	
6814	WLED	0X6876	html	WLED_BOOST_CFG_10	CFG_IDEM_MAX_LP_TRIM	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDEM_MAX_LP_TRIM_2095	SOO	0X20	
6815	WLED	0X6877	html	WLED_BOOST_CFG_11	CFG_IDEM_M0P4_TRIM	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDEM_M0P4_TRIM_2096	SOO	0X20	
6816	WLED	0X6878	html	WLED_BOOST_CFG_12	CFG_SC_ICHRG_SEL_HP1	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_SC_ICHRG_SEL_HP1_2097	SOO	0X4	
6817	WLED	0X6878	html	WLED_BOOST_CFG_12	CFG_SC_CAP_SEL_HP1	2	3	4:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_SC_CAP_SEL_HP1_2097	SOO	0X1	
6818	WLED	0X6879	html	WLED_BOOST_CFG_13	SPARE_CFG0	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_SPARE_CFG0_2098	SOO	0X0	
6819	WLED	0X687A	html	WLED_BOOST_CFG_14	CFG_SC_MIRR_TRIM_HP1	8	0	7:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_SC_MIRR_TRIM_HP1_2099	SOO	0X40	
6820	WLED	0X687B	html	WLED_BOOST_CFG_15	CFG_SC_OS_TRIM_HP1	8	0	7:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_SC_OS_TRIM_HP1_2100	SOO	0X40	
6821	WLED	0X687C	html	WLED_BOOST_CFG_16	SPARE_CFG3	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_SPARE_CFG3_2101	SOO	0X0	
6822	WLED	0X687D	html	WLED_BOOST_CFG_17	CFG_DAC_REF_HP1_TRIM	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_DAC_REF_HP1_TRIM_2102	SOO	0X0	
6823	WLED	0X687E	html	WLED_BOOST_CFG_18	CFG_DAC_FB_HP1_TRIM	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_DAC_FB_HP1_TRIM_2103	SOO	0X0	
6824	WLED	0X687F	html	WLED_BOOST_CFG_19	CFG_OVC_HP1_SEL	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_OVC_HP1_SEL_2104	SOO	0XC	
6825	WLED	0X6880	html	WLED_BOOST_CFG_20	CFG_OVC_HP1_TRIM	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_OVC_HP1_TRIM_2105	SOO	0X0	
6826	WLED	0X6881	html	WLED_BOOST_CFG_21	CFG_IDEM_GAIN_HP1_TRIM	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDEM_GAIN_HP1_TRIM_2106	SOO	0X8	
6827	WLED	0X6882	html	WLED_BOOST_CFG_22	CFG_IDEM_OFFSET_HP1_TRIM	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDEM_OFFSET_HP1_TRIM_2107	SOO	0X8	
6828	WLED	0X6883	html	WLED_BOOST_CFG_23	CFG_IDEM_MAX_HP1_TRIM	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDEM_MAX_HP1_TRIM_2108	SOO	0X20	
6829	WLED	0X6883	html	WLED_BOOST_CFG_23	CFG_EN_PFM_MODE_2	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_EN_PFM_MODE_2_2108	SOO	0X1	
6830	WLED	0X6884	html	WLED_BOOST_CFG_24	CFG_ITH_MIN_CLAMP_0V45_SEL_PFM2	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_ITH_MIN_CLAMP_0V45_SEL_PFM2_2109	SOO	0XD	
6831	WLED	0X6884	html	WLED_BOOST_CFG_24	CFG_VREF_PFM_0V25_SEL_PFM2	3	5	7:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_VREF_PFM_0V25_SEL_PFM2_2109	SOO	0X3	
6832	WLED	0X6885	html	WLED_BOOST_CFG_25	CFG_ITH_MIN_CLAMP_0V45_SEL_NON_PFM2	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_ITH_MIN_CLAMP_0V45_SEL_NON_PFM2_2110	SOO	0X0	
6833	WLED	0X6885	html	WLED_BOOST_CFG_25	CFG_VREF_PFM_0V25_SEL_NON_PFM2	3	5	7:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_VREF_PFM_0V25_SEL_NON_PFM2_2110	SOO	0X0	
6834	WLED	0X6887	html	WLED_BOOST_CFG_27	CFG_SC_ICHRG_SEL_HP2	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_SC_ICHRG_SEL_HP2_2111	SOO	0X4	
6835	WLED	0X6887	html	WLED_BOOST_CFG_27	CFG_SC_CAP_SEL_HP2	2	3	4:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_SC_CAP_SEL_HP2_2111	SOO	0X1	
6836	WLED	0X6888	html	WLED_BOOST_CFG_28	CFG_SC_MIRR_TRIM_HP2	8	0	7:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_SC_MIRR_TRIM_HP2_2112	SOO	0X40	
6837	WLED	0X6889	html	WLED_BOOST_CFG_29	CFG_SC_OS_TRIM_HP2	8	0	7:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_SC_OS_TRIM_HP2_2113	SOO	0X40	
6838	WLED	0X688A	html	WLED_BOOST_CFG_30	CFG_DAC_REF_HP2_TRIM	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_DAC_REF_HP2_TRIM_2114	SOO	0X0	
6839	WLED	0X688B	html	WLED_BOOST_CFG_31	CFG_DAC_FB_HP2_TRIM	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_DAC_FB_HP2_TRIM_2115	SOO	0X0	
6840	WLED	0X688C	html	WLED_BOOST_CFG_32	CFG_OVC_HP2_SEL	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_OVC_HP2_SEL_2116	SOO	0XC	
6841	WLED	0X688D	html	WLED_BOOST_CFG_33	CFG_OVC_HP2_TRIM	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_OVC_HP2_TRIM_2117	SOO	0X0	
6842	WLED	0X688E	html	WLED_BOOST_CFG_34	CFG_IDEM_GAIN_HP2_TRIM	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDEM_GAIN_HP2_TRIM_2118	SOO	0X8	
6843	WLED	0X688F	html	WLED_BOOST_CFG_35	CFG_IDEM_OFFSET_HP2_TRIM	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDEM_OFFSET_HP2_TRIM_2119	SOO	0X8	
6844	WLED	0X6890	html	WLED_BOOST_CFG_36	CFG_IDEM_MAX_HP2_TRIM	6	0	5:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDEM_MAX_HP2_TRIM_2120	SOO	0X20	
6845	WLED	0X6891	html	WLED_BOOST_CFG_37	SPARE_CFG4	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_SPARE_CFG4_2121	SOO	0X0	
6846	WLED	0X6892	html	WLED_BOOST_CFG_38	CFG_REF_GM_GAIN_SEL	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_REF_GM_GAIN_SEL_2122	SOO	0X0	
6847	WLED	0X6892	html	WLED_BOOST_CFG_38	CFG_REF_GM_GAIN_TRIM	3	4	6:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_REF_GM_GAIN_TRIM_2122	SOO	0X0	
6848	WLED	0X6893	html	WLED_BOOST_CFG_39	CFG_ZERO_X_SEL_LP	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_ZERO_X_SEL_LP_2123	SOO	0X0	
6849	WLED	0X6893	html	WLED_BOOST_CFG_39	CFG_ZERO_X_SEL_HP1	2	2	3:2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_ZERO_X_SEL_HP1_2123	SOO	0X0	
6850	WLED	0X6893	html	WLED_BOOST_CFG_39	CFG_ZERO_X_SEL_HP2	2	4	5:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_ZERO_X_SEL_HP2_2123	SOO	0X0	
6851	WLED	0X6894	html	WLED_BOOST_CFG_40	CFG_PFM_TRIG_LP	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_PFM_TRIG_LP_2124	SOO	0X0	
6852	WLED	0X6894	html	WLED_BOOST_CFG_40	CFG_PFM_TRIG_HP1	2	2	3:2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_PFM_TRIG_HP1_2124	SOO	0X0	
6853	WLED	0X6894	html	WLED_BOOST_CFG_40	CFG_PFM_TRIG_HP2	2	4	5:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_PFM_TRIG_HP2_2124	SOO	0X0	
6854	WLED	0X6895	html	WLED_BOOST_CFG_41	CFG_OPEN_SHORT_UV_0V1_SEL	3	5	7:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_OPEN_SHORT_UV_0V1_SEL_2125	SOO	0X0	
6855	WLED	0X6896	html	WLED_BOOST_CFG_42	CFG_VREF_REG_0V25_TRIM	5	3	7:3	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_VREF_REG_0V25_TRIM_2126	SOO	0X0	
6856	WLED	0X6897	html	WLED_BOOST_CFG_43	CFG_OV_THR_SEL	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_OV_THR_SEL_2127	SOO	0X4	
6857	WLED	0X6897	html	WLED_BOOST_CFG_43	CFG_OV_0V5_TRIM	3	3	5:3	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_OV_0V5_TRIM_2127	SOO	0X0	
6858	WLED	0X6897	html	WLED_BOOST_CFG_43	CFG_OV_HYST_SEL	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_OV_HYST_SEL_2127	SOO	0X1	
6859	WLED	0X6898	html	WLED_BOOST_CFG_44	CFG_OV_EN	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_OV_EN_2128	SOO	0X1	
6860	WLED	0X6898	html	WLED_BOOST_CFG_44	CFG_OVL_0V46_SEL	2	1	2:1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_OVL_0V46_SEL_2128	SOO	0X1	
6861	WLED	0X6898	html	WLED_BOOST_CFG_44	CFG_OVL_0V46_TRIM	3	3	5:3	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_OVL_0V46_TRIM_2128	SOO	0X4	
6862	WLED	0X6898	html	WLED_BOOST_CFG_44	CFG_OVL_HYST_SEL	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_OVL_HYST_SEL_2128	SOO	0X1	
6863	WLED	0X6899	html	WLED_BOOST_CFG_45	CFG_THROTTLE_THR_SEL	6	0	5:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_THROTTLE_THR_SEL_2129	SOO	0X0	
6864	WLED	0X689A	html	WLED_BOOST_CFG_46	CFG_THROTTLE_THR_TRIM	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_THROTTLE_THR_TRIM_2130	SOO	0X0	
6865	WLED	0X689B	html	WLED_BOOST_CFG_47	CFG_DRV_TON_SEL_LP	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_DRV_TON_SEL_LP_2131	SOO	0X2	
6866	WLED	0X689B	html	WLED_BOOST_CFG_47	CFG_DRV_TOFF_SEL_LP	2	2	3:2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_DRV_TOFF_SEL_LP_2131	SOO	0X0	
6867	WLED	0X689B	html	WLED_BOOST_CFG_47	CFG_DRV_DET_TRIM_LP	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_DRV_DET_TRIM_LP_2131	SOO	0X1	
6868	WLED	0X689C	html	WLED_BOOST_CFG_48	CFG_DRV_HB_EN_LP	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_DRV_HB_EN_LP_2132	SOO	0X0	
6869	WLED	0X689D	html	WLED_BOOST_CFG_49	CFG_DRV_TON_SEL_HP1	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_DRV_TON_SEL_HP1_2133	SOO	0X2	
6870	WLED	0X689D	html	WLED_BOOST_CFG_49	CFG_DRV_TOFF_SEL_HP1	2	2	3:2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_DRV_TOFF_SEL_HP1_2133	SOO	0X0	
6871	WLED	0X689D	html	WLED_BOOST_CFG_49	CFG_DRV_DET_TRIM_HP1	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_DRV_DET_TRIM_HP1_2133	SOO	0X2	
6872	WLED	0X689E	html	WLED_BOOST_CFG_50	CFG_DRV_HB_EN_HP1	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_DRV_HB_EN_HP1_2134	SOO	0X0	
6873	WLED	0X689F	html	WLED_BOOST_CFG_51	CFG_DRV_TON_SEL_HP2	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_DRV_TON_SEL_HP2_2135	SOO	0X2	
6874	WLED	0X689F	html	WLED_BOOST_CFG_51	CFG_DRV_TOFF_SEL_HP2	2	2	3:2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_DRV_TOFF_SEL_HP2_2135	SOO	0X0	
6875	WLED	0X689F	html	WLED_BOOST_CFG_51	CFG_DRV_DET_TRIM_HP2	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_DRV_DET_TRIM_HP2_2135	SOO	0X2	
6876	WLED	0X68A0	html	WLED_BOOST_CFG_52	CFG_DRV_HB_EN_HP2	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_DRV_HB_EN_HP2_2136	SOO	0X0	
6877	WLED	0X68A1	html	WLED_BOOST_CFG_53	CFG_IDEM_PFM_IPEAK_LP_TRIM	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDEM_PFM_IPEAK_LP_TRIM_2137	SOO	0X8	
6878	WLED	0X68A2	html	WLED_BOOST_CFG_54	CFG_IDEM_MAX_LP_SEL	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_IDEM_MAX_LP_SEL_2138	SOO	0X1	
6879	WLED	0X68A2	html	WLED_BOOST_CFG_54	CFG_IDEM_MAX_HP1_SEL	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_IDEM_MAX_HP1_SEL_2138	SOO	0X5	
6880	WLED	0X68A3	html	WLED_BOOST_CFG_55	CFG_IDEM_MAX_HP2_SEL	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_IDEM_MAX_HP2_SEL_2139	SOO	0X5	
6881	WLED	0X68A4	html	WLED_BOOST_CFG_56	CFG_OC_DLY1_LP_SEL	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_OC_DLY1_LP_SEL_2140	SOO	0X0	
6882	WLED	0X68A4	html	WLED_BOOST_CFG_56	CFG_OC_DLY2_LP_SEL	2	2	3:2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_OC_DLY2_LP_SEL_2140	SOO	0X0	
6883	WLED	0X68A4	html	WLED_BOOST_CFG_56	CFG_PWM_DLY1_HP_SEL	2	4	5:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_PWM_DLY1_HP_SEL_2140	SOO	0X0	
6884	WLED	0X68A4	html	WLED_BOOST_CFG_56	CFG_OC_DLY2_HP_SEL	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_OC_DLY2_HP_SEL_2140	SOO	0X0	
6885	WLED	0X68A5	html	WLED_BOOST_CFG_57	CFG_PWM_DLY1_LP_SEL	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_PWM_DLY1_LP_SEL_2141	SOO	0X0	
6886	WLED	0X68A5	html	WLED_BOOST_CFG_57	CFG_PWM_DLY2_LP_SEL	2	2	3:2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_PWM_DLY2_LP_SEL_2141	SOO	0X0	
6887	WLED	0X68A5	html	WLED_BOOST_CFG_57	CFG_OC_DLY1_HP_SEL	2	4	5:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_OC_DLY1_HP_SEL_2141	SOO	0X0	
6888	WLED	0X68A5	html	WLED_BOOST_CFG_57	CFG_PWM_DLY2_HP_SEL	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_PWM_DLY2_HP_SEL_2141	SOO	0X0	
6889	WLED	0X68A6	html	WLED_BOOST_CFG_58	CFG_THROTTLE_HYST_SEL	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_THROTTLE_HYST_SEL_2142	SOO	0X0	
6890	WLED	0X68A6	html	WLED_BOOST_CFG_58	EN_PFM_HYST	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_EN_PFM_HYST_2142	SOO	0X1	
6891	WLED	0X68A7	html	WLED_BOOST_TST_0	TST_EN_SC_LP	2	0	1:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6892	WLED	0X68A7	html	WLED_BOOST_TST_0	TST_EN_SC_HP1	2	2	3:2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6893	WLED	0X68A7	html	WLED_BOOST_TST_0	TST_EN_SC_HP2	2	4	5:4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6894	WLED	0X68A7	html	WLED_BOOST_TST_0	TST_EN_OVC_COMP_LP	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6895	WLED	0X68A7	html	WLED_BOOST_TST_0	TST_EN_OVC_COMP_HP1	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6896	WLED	0X68A8	html	WLED_BOOST_TST_1	TST_EN_OVC_COMP_HP2	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6897	WLED	0X68A8	html	WLED_BOOST_TST_1	TST_EN_EA	3	1	3:1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6898	WLED	0X68A8	html	WLED_BOOST_TST_1	TST_EN_PWM_COMP_LP	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6899	WLED	0X68A9	html	WLED_BOOST_TST_2	TST_EN_PWM_COMP_HP1	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6900	WLED	0X68A9	html	WLED_BOOST_TST_2	TST_EN_PWM_COMP_HP2	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6901	WLED	0X68A9	html	WLED_BOOST_TST_2	TST_EN_DRV_LP	2	2	3:2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6902	WLED	0X68A9	html	WLED_BOOST_TST_2	TST_EN_DRV_HP1	2	4	5:4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6903	WLED	0X68A9	html	WLED_BOOST_TST_2	TST_EN_DRV_HP2	2	6	7:6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6904	WLED	0X68AA	html	WLED_BOOST_TST_3	TST_EN_LOGIC_LP	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6905	WLED	0X68AA	html	WLED_BOOST_TST_3	TST_EN_LOGIC_HP1	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6906	WLED	0X68AA	html	WLED_BOOST_TST_3	TST_EN_LOGIC_HP2	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6907	WLED	0X68AA	html	WLED_BOOST_TST_3	TST_EN_VREF	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6908	WLED	0X68AA	html	WLED_BOOST_TST_3	TST_EN_THROTTLE	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6909	WLED	0X68AA	html	WLED_BOOST_TST_3	TST_EN_PFM_COMP	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6910	WLED	0X68AA	html	WLED_BOOST_TST_3	TST_EN_START_UP_END	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6911	WLED	0X68AA	html	WLED_BOOST_TST_3	TST_EN_PWR_SW_LP	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6912	WLED	0X68AB	html	WLED_BOOST_TST_4	TST_EN_PWR_SW_HP1	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6913	WLED	0X68AB	html	WLED_BOOST_TST_4	TST_EN_PWR_SW_HP2	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6914	WLED	0X68AB	html	WLED_BOOST_TST_4	TST_EN_OV	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6915	WLED	0X68AB	html	WLED_BOOST_TST_4	TST_EN_IBIAS	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6916	WLED	0X68AB	html	WLED_BOOST_TST_4	TST_EN_SC_OS_LP	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6917	WLED	0X68AB	html	WLED_BOOST_TST_4	TST_EN_SC_OS_HP1	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6918	WLED	0X68AB	html	WLED_BOOST_TST_4	TST_EN_SC_OS_HP2	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6919	WLED	0X68AC	html	WLED_BOOST_TST_5	TST_OVC_COMP_RST_LP	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6920	WLED	0X68AC	html	WLED_BOOST_TST_5	TST_OVC_COMP_RST_HP1	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6921	WLED	0X68AC	html	WLED_BOOST_TST_5	TST_OVC_COMP_RST_HP2	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6922	WLED	0X68AC	html	WLED_BOOST_TST_5	TST_SPARE1	3	3	5:3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6923	WLED	0X68AD	html	WLED_BOOST_TST_6	TST_DIS_EA_PFM_PD	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6924	WLED	0X68AD	html	WLED_BOOST_TST_6	TST_RON_LP	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6925	WLED	0X68AD	html	WLED_BOOST_TST_6	TST_RON_HP1	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6926	WLED	0X68AD	html	WLED_BOOST_TST_6	TST_RON_HP2	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6927	WLED	0X68AD	html	WLED_BOOST_TST_6	TST_EN_IDEM	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6928	WLED	0X68AE	html	WLED_BOOST_TST_7	TST_SPARE0	8	0	7:0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6929	WLED	0X68B4	html	WLED_IDAC_MAIN_CFG_0	CFG_UV_HYS	2	0	1:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_CFG_UV_HYS_2143	SOO	0X0	
6930	WLED	0X68B5	html	WLED_IDAC_MAIN_CFG_1	CFG_IDAC_REF_RES_TRIM	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_REF_RES_TRIM_2144	SOO	0X10	
6931	WLED	0X68B6	html	WLED_IDAC_MAIN_CFG_2	CFG_IDAC_DEF_RES_TRIM	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_DEF_RES_TRIM_2145	SOO	0X8	
6932	WLED	0X68B7	html	WLED_IDAC_MAIN_CFG_3	CFG_IDAC_BIT6_BIN_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT6_BIN_TRIM_2146	SOO	0X4	
6933	WLED	0X68B8	html	WLED_IDAC_MAIN_CFG_4	CFG_IDAC_BIT0_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT0_THERMO_TRIM_2147	SOO	0X4	
6934	WLED	0X68B9	html	WLED_IDAC_MAIN_CFG_5	CFG_IDAC_BIT1_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT1_THERMO_TRIM_2148	SOO	0X4	
6935	WLED	0X68BA	html	WLED_IDAC_MAIN_CFG_6	CFG_IDAC_BIT2_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT2_THERMO_TRIM_2149	SOO	0X4	
6936	WLED	0X68BB	html	WLED_IDAC_MAIN_CFG_7	CFG_IDAC_BIT3_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT3_THERMO_TRIM_2150	SOO	0X4	
6937	WLED	0X68BC	html	WLED_IDAC_MAIN_TST_0	TST_EN_UV_COMP	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6938	WLED	0X68BC	html	WLED_IDAC_MAIN_TST_0	TST_EN_IBIAS	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6939	WLED	0X68BC	html	WLED_IDAC_MAIN_TST_0	TST_EN_ISWITCHOVER	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6940	WLED	0X68BC	html	WLED_IDAC_MAIN_TST_0	TST_EN_DECODER	1	3	3	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6941	WLED	0X68BC	html	WLED_IDAC_MAIN_TST_0	TST_EN_MIN_SEL	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6942	WLED	0X68BD	html	WLED_IDAC_MAIN_TST_1	TST_EN_OPEN_SHORT	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6943	WLED	0X68BD	html	WLED_IDAC_MAIN_TST_1	TST_EN_DAC_CORE	1	1	1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6944	WLED	0X68BD	html	WLED_IDAC_MAIN_TST_1	TST_EN_DIS_RDEF	1	2	2	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6945	WLED	0X68BE	html	WLED_IDAC_MAIN_SPARE_0	OTP_SPARE0	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_OTP_SPARE0_2151	SOO	0X0	
6946	WLED	0X68BF	html	WLED_IDAC_MAIN_SPARE_1	OTP_SPARE1	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_OTP_SPARE1_2152	SOO	0X0	
6947	WLED	0X68BF	html	WLED_IDAC_MAIN_SPARE_1	OTP_SPARE2	3	1	3:1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_OTP_SPARE2_2152	SOO	0X0	
6948	WLED	0X68C0	html	WLED_IDAC_MAIN_SPARE_2	OTP_SPARE3	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_OTP_SPARE3_2153	SOO	0X0	
6949	WLED	0X68C1	html	WLED_IDAC_MAIN_SPARE_3	OTP_SPARE4	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_OTP_SPARE4_2154	SOO	0X0	
6950	WLED	0X68C2	html	WLED_IDAC_MAIN_SPARE_4	OTP_SPARE5	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_OTP_SPARE5_2155	SOO	0X0	
6951	WLED	0X68C3	html	WLED_IDAC_MAIN_SPARE_5	OTP_SPARE6	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_WLED_OTP_SPARE6_2156	SOO	0X0	
6952	WLED	0X68C4	html	WLED_IDAC_1_CFG_0	CFG_IDAC_REF_RES_TRIM	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_REF_RES_TRIM_2157	SOO	0X10	
6953	WLED	0X68C5	html	WLED_IDAC_1_CFG_1	CFG_IDAC_DEF_RES_TRIM	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_DEF_RES_TRIM_2158	SOO	0X8	
6954	WLED	0X68C6	html	WLED_IDAC_1_CFG_2	CFG_IDAC_BIT6_BIN_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT6_BIN_TRIM_2159	SOO	0X4	
6955	WLED	0X68C7	html	WLED_IDAC_1_CFG_3	CFG_IDAC_BIT0_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT0_THERMO_TRIM_2160	SOO	0X4	
6956	WLED	0X68C8	html	WLED_IDAC_1_CFG_4	CFG_IDAC_BIT1_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT1_THERMO_TRIM_2161	SOO	0X4	
6957	WLED	0X68C9	html	WLED_IDAC_1_CFG_5	CFG_IDAC_BIT2_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT2_THERMO_TRIM_2162	SOO	0X4	
6958	WLED	0X68CA	html	WLED_IDAC_1_CFG_6	CFG_IDAC_BIT3_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT3_THERMO_TRIM_2163	SOO	0X4	
6959	WLED	0X68CB	html	WLED_IDAC_1_TST_0	TST_EN_DIS_RDEF	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6960	WLED	0X68CB	html	WLED_IDAC_1_TST_0	TST_EN_DAC_CORE	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6961	WLED	0X68CB	html	WLED_IDAC_1_TST_0	TST_EN_MIN_SEL	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6962	WLED	0X68CB	html	WLED_IDAC_1_TST_0	TST_EN_OPEN_SHORT	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6963	WLED	0X68CC	html	WLED_IDAC_2_CFG_0	CFG_IDAC_REF_RES_TRIM	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_REF_RES_TRIM_2164	SOO	0X10	
6964	WLED	0X68CD	html	WLED_IDAC_2_CFG_1	CFG_IDAC_DEF_RES_TRIM	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_DEF_RES_TRIM_2165	SOO	0X8	
6965	WLED	0X68CE	html	WLED_IDAC_2_CFG_2	CFG_IDAC_BIT6_BIN_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT6_BIN_TRIM_2166	SOO	0X4	
6966	WLED	0X68CF	html	WLED_IDAC_2_CFG_3	CFG_IDAC_BIT0_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT0_THERMO_TRIM_2167	SOO	0X4	
6967	WLED	0X68D0	html	WLED_IDAC_2_CFG_4	CFG_IDAC_BIT1_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT1_THERMO_TRIM_2168	SOO	0X4	
6968	WLED	0X68D1	html	WLED_IDAC_2_CFG_5	CFG_IDAC_BIT2_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT2_THERMO_TRIM_2169	SOO	0X4	
6969	WLED	0X68D2	html	WLED_IDAC_2_CFG_6	CFG_IDAC_BIT3_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT3_THERMO_TRIM_2170	SOO	0X4	
6970	WLED	0X68D3	html	WLED_IDAC_2_TST_0	TST_EN_DIS_RDEF	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6971	WLED	0X68D3	html	WLED_IDAC_2_TST_0	TST_EN_DAC_CORE	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6972	WLED	0X68D3	html	WLED_IDAC_2_TST_0	TST_EN_MIN_SEL	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6973	WLED	0X68D3	html	WLED_IDAC_2_TST_0	TST_EN_OPEN_SHORT	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6974	WLED	0X68D4	html	WLED_IDAC_3_CFG_0	CFG_IDAC_REF_RES_TRIM	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_REF_RES_TRIM_2171	SOO	0X10	
6975	WLED	0X68D5	html	WLED_IDAC_3_CFG_1	CFG_IDAC_DEF_RES_TRIM	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_DEF_RES_TRIM_2172	SOO	0X8	
6976	WLED	0X68D6	html	WLED_IDAC_3_CFG_2	CFG_IDAC_BIT6_BIN_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT6_BIN_TRIM_2173	SOO	0X4	
6977	WLED	0X68D7	html	WLED_IDAC_3_CFG_3	CFG_IDAC_BIT0_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT0_THERMO_TRIM_2174	SOO	0X4	
6978	WLED	0X68D8	html	WLED_IDAC_3_CFG_4	CFG_IDAC_BIT1_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT1_THERMO_TRIM_2175	SOO	0X4	
6979	WLED	0X68D9	html	WLED_IDAC_3_CFG_5	CFG_IDAC_BIT2_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT2_THERMO_TRIM_2176	SOO	0X4	
6980	WLED	0X68DA	html	WLED_IDAC_3_CFG_6	CFG_IDAC_BIT3_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT3_THERMO_TRIM_2177	SOO	0X4	
6981	WLED	0X68DB	html	WLED_IDAC_3_TST_0	TST_EN_DIS_RDEF	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6982	WLED	0X68DB	html	WLED_IDAC_3_TST_0	TST_EN_DAC_CORE	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6983	WLED	0X68DB	html	WLED_IDAC_3_TST_0	TST_EN_MIN_SEL	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6984	WLED	0X68DB	html	WLED_IDAC_3_TST_0	TST_EN_OPEN_SHORT	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6985	WLED	0X68DC	html	WLED_IDAC_4_CFG_0	CFG_IDAC_REF_RES_TRIM	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_REF_RES_TRIM_2178	SOO	0X10	
6986	WLED	0X68DD	html	WLED_IDAC_4_CFG_1	CFG_IDAC_DEF_RES_TRIM	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_DEF_RES_TRIM_2179	SOO	0X8	
6987	WLED	0X68DE	html	WLED_IDAC_4_CFG_2	CFG_IDAC_BIT6_BIN_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT6_BIN_TRIM_2180	SOO	0X4	
6988	WLED	0X68DF	html	WLED_IDAC_4_CFG_3	CFG_IDAC_BIT0_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT0_THERMO_TRIM_2181	SOO	0X4	
6989	WLED	0X68E0	html	WLED_IDAC_4_CFG_4	CFG_IDAC_BIT1_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT1_THERMO_TRIM_2182	SOO	0X4	
6990	WLED	0X68E1	html	WLED_IDAC_4_CFG_5	CFG_IDAC_BIT2_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT2_THERMO_TRIM_2183	SOO	0X4	
6991	WLED	0X68E2	html	WLED_IDAC_4_CFG_6	CFG_IDAC_BIT3_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT3_THERMO_TRIM_2184	SOO	0X4	
6992	WLED	0X68E3	html	WLED_IDAC_4_TST_0	TST_EN_DIS_RDEF	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6993	WLED	0X68E3	html	WLED_IDAC_4_TST_0	TST_EN_DAC_CORE	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6994	WLED	0X68E3	html	WLED_IDAC_4_TST_0	TST_EN_MIN_SEL	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6995	WLED	0X68E3	html	WLED_IDAC_4_TST_0	TST_EN_OPEN_SHORT	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
6996	WLED	0X68E4	html	WLED_IDAC_5_CFG_0	CFG_IDAC_REF_RES_TRIM	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_REF_RES_TRIM_2185	SOO	0X10	
6997	WLED	0X68E5	html	WLED_IDAC_5_CFG_1	CFG_IDAC_DEF_RES_TRIM	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_DEF_RES_TRIM_2186	SOO	0X8	
6998	WLED	0X68E6	html	WLED_IDAC_5_CFG_2	CFG_IDAC_BIT6_BIN_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT6_BIN_TRIM_2187	SOO	0X4	
6999	WLED	0X68E7	html	WLED_IDAC_5_CFG_3	CFG_IDAC_BIT0_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT0_THERMO_TRIM_2188	SOO	0X4	
7000	WLED	0X68E8	html	WLED_IDAC_5_CFG_4	CFG_IDAC_BIT1_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT1_THERMO_TRIM_2189	SOO	0X4	
7001	WLED	0X68E9	html	WLED_IDAC_5_CFG_5	CFG_IDAC_BIT2_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT2_THERMO_TRIM_2190	SOO	0X4	
7002	WLED	0X68EA	html	WLED_IDAC_5_CFG_6	CFG_IDAC_BIT3_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT3_THERMO_TRIM_2191	SOO	0X4	
7003	WLED	0X68EB	html	WLED_IDAC_5_TST_0	TST_EN_DIS_RDEF	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
7004	WLED	0X68EB	html	WLED_IDAC_5_TST_0	TST_EN_DAC_CORE	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
7005	WLED	0X68EB	html	WLED_IDAC_5_TST_0	TST_EN_MIN_SEL	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
7006	WLED	0X68EB	html	WLED_IDAC_5_TST_0	TST_EN_OPEN_SHORT	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
7007	WLED	0X68EC	html	WLED_IDAC_6_CFG_0	CFG_IDAC_REF_RES_TRIM	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_REF_RES_TRIM_2192	SOO	0X10	
7008	WLED	0X68ED	html	WLED_IDAC_6_CFG_1	CFG_IDAC_DEF_RES_TRIM	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_DEF_RES_TRIM_2193	SOO	0X8	
7009	WLED	0X68EE	html	WLED_IDAC_6_CFG_2	CFG_IDAC_BIT6_BIN_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT6_BIN_TRIM_2194	SOO	0X4	
7010	WLED	0X68EF	html	WLED_IDAC_6_CFG_3	CFG_IDAC_BIT0_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT0_THERMO_TRIM_2195	SOO	0X4	
7011	WLED	0X68F0	html	WLED_IDAC_6_CFG_4	CFG_IDAC_BIT1_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT1_THERMO_TRIM_2196	SOO	0X4	
7012	WLED	0X68F1	html	WLED_IDAC_6_CFG_5	CFG_IDAC_BIT2_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT2_THERMO_TRIM_2197	SOO	0X4	
7013	WLED	0X68F2	html	WLED_IDAC_6_CFG_6	CFG_IDAC_BIT3_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT3_THERMO_TRIM_2198	SOO	0X4	
7014	WLED	0X68F3	html	WLED_IDAC_6_TST_0	TST_EN_DIS_RDEF	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
7015	WLED	0X68F3	html	WLED_IDAC_6_TST_0	TST_EN_DAC_CORE	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
7016	WLED	0X68F3	html	WLED_IDAC_6_TST_0	TST_EN_MIN_SEL	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
7017	WLED	0X68F3	html	WLED_IDAC_6_TST_0	TST_EN_OPEN_SHORT	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
7018	WLED	0X68F4	html	WLED_IDAC_7_CFG_0	CFG_IDAC_REF_RES_TRIM	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_REF_RES_TRIM_2199	SOO	0X10	
7019	WLED	0X68F5	html	WLED_IDAC_7_CFG_1	CFG_IDAC_DEF_RES_TRIM	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_DEF_RES_TRIM_2200	SOO	0X8	
7020	WLED	0X68F6	html	WLED_IDAC_7_CFG_2	CFG_IDAC_BIT6_BIN_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT6_BIN_TRIM_2201	SOO	0X4	
7021	WLED	0X68F7	html	WLED_IDAC_7_CFG_3	CFG_IDAC_BIT0_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT0_THERMO_TRIM_2202	SOO	0X4	
7022	WLED	0X68F8	html	WLED_IDAC_7_CFG_4	CFG_IDAC_BIT1_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT1_THERMO_TRIM_2203	SOO	0X4	
7023	WLED	0X68F9	html	WLED_IDAC_7_CFG_5	CFG_IDAC_BIT2_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT2_THERMO_TRIM_2204	SOO	0X4	
7024	WLED	0X68FA	html	WLED_IDAC_7_CFG_6	CFG_IDAC_BIT3_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT3_THERMO_TRIM_2205	SOO	0X4	
7025	WLED	0X68FB	html	WLED_IDAC_7_TST_0	TST_EN_DIS_RDEF	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
7026	WLED	0X68FB	html	WLED_IDAC_7_TST_0	TST_EN_DAC_CORE	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
7027	WLED	0X68FB	html	WLED_IDAC_7_TST_0	TST_EN_MIN_SEL	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
7028	WLED	0X68FB	html	WLED_IDAC_7_TST_0	TST_EN_OPEN_SHORT	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
7029	WLED	0X68FC	html	WLED_IDAC_8_CFG_0	CFG_IDAC_REF_RES_TRIM	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_REF_RES_TRIM_2206	SOO	0X10	
7030	WLED	0X68FD	html	WLED_IDAC_8_CFG_1	CFG_IDAC_DEF_RES_TRIM	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_DEF_RES_TRIM_2207	SOO	0X8	
7031	WLED	0X68FE	html	WLED_IDAC_8_CFG_2	CFG_IDAC_BIT6_BIN_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT6_BIN_TRIM_2208	SOO	0X4	
7032	WLED	0X68FF	html	WLED_IDAC_8_CFG_3	CFG_IDAC_BIT0_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT0_THERMO_TRIM_2209	SOO	0X4	
7033	WLED	0X6900	html	WLED_IDAC_8_CFG_4	CFG_IDAC_BIT1_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT1_THERMO_TRIM_2210	SOO	0X4	
7034	WLED	0X6901	html	WLED_IDAC_8_CFG_5	CFG_IDAC_BIT2_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT2_THERMO_TRIM_2211	SOO	0X4	
7035	WLED	0X6902	html	WLED_IDAC_8_CFG_6	CFG_IDAC_BIT3_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT3_THERMO_TRIM_2212	SOO	0X4	
7036	WLED	0X6903	html	WLED_IDAC_8_TST_0	TST_EN_DIS_RDEF	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
7037	WLED	0X6903	html	WLED_IDAC_8_TST_0	TST_EN_DAC_CORE	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
7038	WLED	0X6903	html	WLED_IDAC_8_TST_0	TST_EN_MIN_SEL	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
7039	WLED	0X6903	html	WLED_IDAC_8_TST_0	TST_EN_OPEN_SHORT	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
7040	WLED	0X6904	html	WLED_IDAC_9_CFG_0	CFG_IDAC_REF_RES_TRIM	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_REF_RES_TRIM_2213	SOO	0X10	
7041	WLED	0X6905	html	WLED_IDAC_9_CFG_1	CFG_IDAC_DEF_RES_TRIM	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_DEF_RES_TRIM_2214	SOO	0X8	
7042	WLED	0X6906	html	WLED_IDAC_9_CFG_2	CFG_IDAC_BIT6_BIN_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT6_BIN_TRIM_2215	SOO	0X4	
7043	WLED	0X6907	html	WLED_IDAC_9_CFG_3	CFG_IDAC_BIT0_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT0_THERMO_TRIM_2216	SOO	0X4	
7044	WLED	0X6908	html	WLED_IDAC_9_CFG_4	CFG_IDAC_BIT1_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT1_THERMO_TRIM_2217	SOO	0X4	
7045	WLED	0X6909	html	WLED_IDAC_9_CFG_5	CFG_IDAC_BIT2_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT2_THERMO_TRIM_2218	SOO	0X4	
7046	WLED	0X690A	html	WLED_IDAC_9_CFG_6	CFG_IDAC_BIT3_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT3_THERMO_TRIM_2219	SOO	0X4	
7047	WLED	0X690B	html	WLED_IDAC_9_TST_0	TST_EN_DIS_RDEF	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
7048	WLED	0X690B	html	WLED_IDAC_9_TST_0	TST_EN_DAC_CORE	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
7049	WLED	0X690B	html	WLED_IDAC_9_TST_0	TST_EN_MIN_SEL	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
7050	WLED	0X690B	html	WLED_IDAC_9_TST_0	TST_EN_OPEN_SHORT	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
7051	WLED	0X690C	html	WLED_IDAC_10_CFG_0	CFG_IDAC_REF_RES_TRIM	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_REF_RES_TRIM_2220	SOO	0X10	
7052	WLED	0X690D	html	WLED_IDAC_10_CFG_1	CFG_IDAC_DEF_RES_TRIM	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_DEF_RES_TRIM_2221	SOO	0X8	
7053	WLED	0X690E	html	WLED_IDAC_10_CFG_2	CFG_IDAC_BIT6_BIN_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT6_BIN_TRIM_2222	SOO	0X4	
7054	WLED	0X690F	html	WLED_IDAC_10_CFG_3	CFG_IDAC_BIT0_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT0_THERMO_TRIM_2223	SOO	0X4	
7055	WLED	0X6910	html	WLED_IDAC_10_CFG_4	CFG_IDAC_BIT1_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT1_THERMO_TRIM_2224	SOO	0X4	
7056	WLED	0X6911	html	WLED_IDAC_10_CFG_5	CFG_IDAC_BIT2_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT2_THERMO_TRIM_2225	SOO	0X4	
7057	WLED	0X6912	html	WLED_IDAC_10_CFG_6	CFG_IDAC_BIT3_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT3_THERMO_TRIM_2226	SOO	0X4	
7058	WLED	0X6913	html	WLED_IDAC_10_TST_0	TST_EN_DIS_RDEF	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
7059	WLED	0X6913	html	WLED_IDAC_10_TST_0	TST_EN_DAC_CORE	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
7060	WLED	0X6913	html	WLED_IDAC_10_TST_0	TST_EN_MIN_SEL	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
7061	WLED	0X6913	html	WLED_IDAC_10_TST_0	TST_EN_OPEN_SHORT	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
7062	WLED	0X6914	html	WLED_IDAC_11_CFG_0	CFG_IDAC_REF_RES_TRIM	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_REF_RES_TRIM_2227	SOO	0X10	
7063	WLED	0X6915	html	WLED_IDAC_11_CFG_1	CFG_IDAC_DEF_RES_TRIM	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_DEF_RES_TRIM_2228	SOO	0X8	
7064	WLED	0X6916	html	WLED_IDAC_11_CFG_2	CFG_IDAC_BIT6_BIN_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT6_BIN_TRIM_2229	SOO	0X4	
7065	WLED	0X6917	html	WLED_IDAC_11_CFG_3	CFG_IDAC_BIT0_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT0_THERMO_TRIM_2230	SOO	0X4	
7066	WLED	0X6918	html	WLED_IDAC_11_CFG_4	CFG_IDAC_BIT1_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT1_THERMO_TRIM_2231	SOO	0X4	
7067	WLED	0X6919	html	WLED_IDAC_11_CFG_5	CFG_IDAC_BIT2_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT2_THERMO_TRIM_2232	SOO	0X4	
7068	WLED	0X691A	html	WLED_IDAC_11_CFG_6	CFG_IDAC_BIT3_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT3_THERMO_TRIM_2233	SOO	0X4	
7069	WLED	0X691B	html	WLED_IDAC_11_TST_0	TST_EN_DIS_RDEF	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
7070	WLED	0X691B	html	WLED_IDAC_11_TST_0	TST_EN_DAC_CORE	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
7071	WLED	0X691B	html	WLED_IDAC_11_TST_0	TST_EN_MIN_SEL	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
7072	WLED	0X691B	html	WLED_IDAC_11_TST_0	TST_EN_OPEN_SHORT	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
7073	WLED	0X691C	html	WLED_IDAC_12_CFG_0	CFG_IDAC_REF_RES_TRIM	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_REF_RES_TRIM_2234	SOO	0X10	
7074	WLED	0X691D	html	WLED_IDAC_12_CFG_1	CFG_IDAC_DEF_RES_TRIM	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_DEF_RES_TRIM_2235	SOO	0X8	
7075	WLED	0X691E	html	WLED_IDAC_12_CFG_2	CFG_IDAC_BIT6_BIN_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT6_BIN_TRIM_2236	SOO	0X4	
7076	WLED	0X691F	html	WLED_IDAC_12_CFG_3	CFG_IDAC_BIT0_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT0_THERMO_TRIM_2237	SOO	0X4	
7077	WLED	0X6920	html	WLED_IDAC_12_CFG_4	CFG_IDAC_BIT1_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT1_THERMO_TRIM_2238	SOO	0X4	
7078	WLED	0X6921	html	WLED_IDAC_12_CFG_5	CFG_IDAC_BIT2_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT2_THERMO_TRIM_2239	SOO	0X4	
7079	WLED	0X6922	html	WLED_IDAC_12_CFG_6	CFG_IDAC_BIT3_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT3_THERMO_TRIM_2240	SOO	0X4	
7080	WLED	0X6923	html	WLED_IDAC_12_TST_0	TST_EN_DIS_RDEF	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
7081	WLED	0X6923	html	WLED_IDAC_12_TST_0	TST_EN_DAC_CORE	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
7082	WLED	0X6923	html	WLED_IDAC_12_TST_0	TST_EN_MIN_SEL	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
7083	WLED	0X6923	html	WLED_IDAC_12_TST_0	TST_EN_OPEN_SHORT	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
7084	WLED	0X6924	html	WLED_IDAC_13_CFG_0	CFG_IDAC_REF_RES_TRIM	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_REF_RES_TRIM_2241	SOO	0X10	
7085	WLED	0X6925	html	WLED_IDAC_13_CFG_1	CFG_IDAC_DEF_RES_TRIM	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_DEF_RES_TRIM_2242	SOO	0X8	
7086	WLED	0X6926	html	WLED_IDAC_13_CFG_2	CFG_IDAC_BIT6_BIN_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT6_BIN_TRIM_2243	SOO	0X4	
7087	WLED	0X6927	html	WLED_IDAC_13_CFG_3	CFG_IDAC_BIT0_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT0_THERMO_TRIM_2244	SOO	0X4	
7088	WLED	0X6928	html	WLED_IDAC_13_CFG_4	CFG_IDAC_BIT1_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT1_THERMO_TRIM_2245	SOO	0X4	
7089	WLED	0X6929	html	WLED_IDAC_13_CFG_5	CFG_IDAC_BIT2_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT2_THERMO_TRIM_2246	SOO	0X4	
7090	WLED	0X692A	html	WLED_IDAC_13_CFG_6	CFG_IDAC_BIT3_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT3_THERMO_TRIM_2247	SOO	0X4	
7091	WLED	0X692B	html	WLED_IDAC_13_TST_0	TST_EN_DIS_RDEF	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
7092	WLED	0X692B	html	WLED_IDAC_13_TST_0	TST_EN_DAC_CORE	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
7093	WLED	0X692B	html	WLED_IDAC_13_TST_0	TST_EN_MIN_SEL	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
7094	WLED	0X692B	html	WLED_IDAC_13_TST_0	TST_EN_OPEN_SHORT	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
7095	WLED	0X692C	html	WLED_IDAC_14_CFG_0	CFG_IDAC_REF_RES_TRIM	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_REF_RES_TRIM_2248	SOO	0X10	
7096	WLED	0X692D	html	WLED_IDAC_14_CFG_1	CFG_IDAC_DEF_RES_TRIM	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_DEF_RES_TRIM_2249	SOO	0X8	
7097	WLED	0X692E	html	WLED_IDAC_14_CFG_2	CFG_IDAC_BIT6_BIN_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT6_BIN_TRIM_2250	SOO	0X4	
7098	WLED	0X692F	html	WLED_IDAC_14_CFG_3	CFG_IDAC_BIT0_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT0_THERMO_TRIM_2251	SOO	0X4	
7099	WLED	0X6930	html	WLED_IDAC_14_CFG_4	CFG_IDAC_BIT1_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT1_THERMO_TRIM_2252	SOO	0X4	
7100	WLED	0X6931	html	WLED_IDAC_14_CFG_5	CFG_IDAC_BIT2_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT2_THERMO_TRIM_2253	SOO	0X4	
7101	WLED	0X6932	html	WLED_IDAC_14_CFG_6	CFG_IDAC_BIT3_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT3_THERMO_TRIM_2254	SOO	0X4	
7102	WLED	0X6933	html	WLED_IDAC_14_TST_0	TST_EN_DIS_RDEF	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
7103	WLED	0X6933	html	WLED_IDAC_14_TST_0	TST_EN_DAC_CORE	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
7104	WLED	0X6933	html	WLED_IDAC_14_TST_0	TST_EN_MIN_SEL	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
7105	WLED	0X6933	html	WLED_IDAC_14_TST_0	TST_EN_OPEN_SHORT	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
7106	WLED	0X6934	html	WLED_IDAC_15_CFG_0	CFG_IDAC_REF_RES_TRIM	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_REF_RES_TRIM_2255	SOO	0X10	
7107	WLED	0X6935	html	WLED_IDAC_15_CFG_1	CFG_IDAC_DEF_RES_TRIM	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_DEF_RES_TRIM_2256	SOO	0X8	
7108	WLED	0X6936	html	WLED_IDAC_15_CFG_2	CFG_IDAC_BIT6_BIN_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT6_BIN_TRIM_2257	SOO	0X4	
7109	WLED	0X6937	html	WLED_IDAC_15_CFG_3	CFG_IDAC_BIT0_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT0_THERMO_TRIM_2258	SOO	0X4	
7110	WLED	0X6938	html	WLED_IDAC_15_CFG_4	CFG_IDAC_BIT1_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT1_THERMO_TRIM_2259	SOO	0X4	
7111	WLED	0X6939	html	WLED_IDAC_15_CFG_5	CFG_IDAC_BIT2_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT2_THERMO_TRIM_2260	SOO	0X4	
7112	WLED	0X693A	html	WLED_IDAC_15_CFG_6	CFG_IDAC_BIT3_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT3_THERMO_TRIM_2261	SOO	0X4	
7113	WLED	0X693B	html	WLED_IDAC_15_TST_0	TST_EN_DIS_RDEF	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
7114	WLED	0X693B	html	WLED_IDAC_15_TST_0	TST_EN_DAC_CORE	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
7115	WLED	0X693B	html	WLED_IDAC_15_TST_0	TST_EN_MIN_SEL	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
7116	WLED	0X693B	html	WLED_IDAC_15_TST_0	TST_EN_OPEN_SHORT	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
7117	WLED	0X693C	html	WLED_IDAC_16_CFG_0	CFG_IDAC_REF_RES_TRIM	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_REF_RES_TRIM_2262	SOO	0X10	
7118	WLED	0X693D	html	WLED_IDAC_16_CFG_1	CFG_IDAC_DEF_RES_TRIM	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_DEF_RES_TRIM_2263	SOO	0X8	
7119	WLED	0X693E	html	WLED_IDAC_16_CFG_2	CFG_IDAC_BIT6_BIN_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT6_BIN_TRIM_2264	SOO	0X4	
7120	WLED	0X693F	html	WLED_IDAC_16_CFG_3	CFG_IDAC_BIT0_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT0_THERMO_TRIM_2265	SOO	0X4	
7121	WLED	0X6940	html	WLED_IDAC_16_CFG_4	CFG_IDAC_BIT1_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT1_THERMO_TRIM_2266	SOO	0X4	
7122	WLED	0X6941	html	WLED_IDAC_16_CFG_5	CFG_IDAC_BIT2_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT2_THERMO_TRIM_2267	SOO	0X4	
7123	WLED	0X6942	html	WLED_IDAC_16_CFG_6	CFG_IDAC_BIT3_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT3_THERMO_TRIM_2268	SOO	0X4	
7124	WLED	0X6943	html	WLED_IDAC_16_TST_0	TST_EN_DIS_RDEF	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
7125	WLED	0X6943	html	WLED_IDAC_16_TST_0	TST_EN_DAC_CORE	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
7126	WLED	0X6943	html	WLED_IDAC_16_TST_0	TST_EN_MIN_SEL	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
7127	WLED	0X6943	html	WLED_IDAC_16_TST_0	TST_EN_OPEN_SHORT	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
7128	WLED	0X6944	html	WLED_IDAC_17_CFG_0	CFG_IDAC_REF_RES_TRIM	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_REF_RES_TRIM_2269	SOO	0X10	
7129	WLED	0X6945	html	WLED_IDAC_17_CFG_1	CFG_IDAC_DEF_RES_TRIM	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_DEF_RES_TRIM_2270	SOO	0X8	
7130	WLED	0X6946	html	WLED_IDAC_17_CFG_2	CFG_IDAC_BIT6_BIN_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT6_BIN_TRIM_2271	SOO	0X4	
7131	WLED	0X6947	html	WLED_IDAC_17_CFG_3	CFG_IDAC_BIT0_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT0_THERMO_TRIM_2272	SOO	0X4	
7132	WLED	0X6948	html	WLED_IDAC_17_CFG_4	CFG_IDAC_BIT1_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT1_THERMO_TRIM_2273	SOO	0X4	
7133	WLED	0X6949	html	WLED_IDAC_17_CFG_5	CFG_IDAC_BIT2_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT2_THERMO_TRIM_2274	SOO	0X4	
7134	WLED	0X694A	html	WLED_IDAC_17_CFG_6	CFG_IDAC_BIT3_THERMO_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_WLED_CFG_IDAC_BIT3_THERMO_TRIM_2275	SOO	0X4	
7135	WLED	0X694B	html	WLED_IDAC_17_TST_0	TST_EN_DIS_RDEF	1	4	4	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
7136	WLED	0X694B	html	WLED_IDAC_17_TST_0	TST_EN_DAC_CORE	1	5	5	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
7137	WLED	0X694B	html	WLED_IDAC_17_TST_0	TST_EN_MIN_SEL	1	6	6	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
7138	WLED	0X694B	html	WLED_IDAC_17_TST_0	TST_EN_OPEN_SHORT	1	7	7	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
7139	WLED	0X694C	html	WLED_STATUS_EVENTS_WLED_EVENT0	EVENT_0	8	0	7:0	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
7140	WLED	0X694D	html	WLED_STATUS_EVENTS_WLED_EVENT1	EVENT_1	8	0	7:0	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
7141	WLED	0X694E	html	WLED_STATUS_EVENTS_WLED_EVENT2	EVENT_2	2	0	1:0	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
7142	WLED	0X694F	html	WLED_STATUS_EVENTS_WLED_EVENT3	EVENT_3	8	0	7:0	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
7143	WLED	0X6950	html	WLED_STATUS_EVENTS_WLED_EVENT4	EVENT_4	8	0	7:0	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
7144	WLED	0X6951	html	WLED_STATUS_EVENTS_WLED_EVENT5	EVENT_5	7	0	6:0	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
7145	WLED	0X6952	html	WLED_STATUS_EVENTS_WLED_EVENT7	EVENT_7	2	0	1:0	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
7146	WLED	0X6953	html	WLED_STATUS_EVENTS_WLED_IRQMSK0	IRQ_MASK_EVENT_0	8	0	7:0	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
7147	WLED	0X6954	html	WLED_STATUS_EVENTS_WLED_IRQMSK1	IRQ_MASK_EVENT_1	8	0	7:0	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
7148	WLED	0X6955	html	WLED_STATUS_EVENTS_WLED_IRQMSK2	IRQ_MASK_EVENT_2	2	0	1:0	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
7149	WLED	0X6956	html	WLED_STATUS_EVENTS_WLED_IRQMSK3	IRQ_MASK_EVENT_3	8	0	7:0	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
7150	WLED	0X6957	html	WLED_STATUS_EVENTS_WLED_IRQMSK4	IRQ_MASK_EVENT_4	8	0	7:0	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
7151	WLED	0X6958	html	WLED_STATUS_EVENTS_WLED_IRQMSK5	IRQ_MASK_EVENT_5	7	0	6:0	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
7152	WLED	0X6959	html	WLED_STATUS_EVENTS_WLED_IRQMSK7	IRQ_MASK_EVENT_7	2	0	1:0	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
7153	WLED	0X695A	html	WLED_STATUS_EVENTS_WLED_STATUS0	STATUS_0	8	0	7:0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
7154	WLED	0X695B	html	WLED_STATUS_EVENTS_WLED_STATUS1	STATUS_1	8	0	7:0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
7155	WLED	0X695C	html	WLED_STATUS_EVENTS_WLED_STATUS2	STATUS_2	2	0	1:0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
7156	WLED	0X695D	html	WLED_STATUS_EVENTS_WLED_STATUS3	STATUS_3	8	0	7:0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
7157	WLED	0X695E	html	WLED_STATUS_EVENTS_WLED_STATUS4	STATUS_4	8	0	7:0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
7158	WLED	0X695F	html	WLED_STATUS_EVENTS_WLED_STATUS5	STATUS_5	7	0	6:0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
7159	WLED	0X6960	html	WLED_STATUS_EVENTS_WLED_STATUS7	STATUS_7	2	0	1:0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
7160	BSTLQ	0X6A00	html	BSTLQ_DIG_LOCAL_1	SPARE1	1	0	0	RW	NA	TRUE	C	FALSE	TRUE	design	OTP_BSTLQ_SPARE1_2276	SOO	0X0	
7161	BSTLQ	0X6A00	html	BSTLQ_DIG_LOCAL_1	SYS_BOOST_DISABLE	1	1	1	RW	NA	TRUE	C	FALSE	TRUE	design	OTP_BSTLQ_SYS_BOOST_DISABLE_2276	SOO	0X0	
7162	BSTLQ	0X6A00	html	BSTLQ_DIG_LOCAL_1	EN_WATCHDOG	1	2	2	RW	NA	TRUE	C	FALSE	TRUE	design	OTP_BSTLQ_EN_WATCHDOG_2276	SOO	0X1	
7163	BSTLQ	0X6A00	html	BSTLQ_DIG_LOCAL_1	SEL_SOFT_START	2	3	4:3	RW	NA	TRUE	C	FALSE	TRUE	design	OTP_BSTLQ_SEL_SOFT_START_2276	SOO	0X0	
7164	BSTLQ	0X6A00	html	BSTLQ_DIG_LOCAL_1	EN_LP_MODE	1	5	5	RW	NA	TRUE	C	FALSE	TRUE	design	OTP_BSTLQ_EN_LP_MODE_2276	SOO	0X0	
7165	BSTLQ	0X6A00	html	BSTLQ_DIG_LOCAL_1	CFG_ON_IN_OFF	1	6	6	RW	NA	TRUE	C	FALSE	TRUE	design	OTP_BSTLQ_CFG_ON_IN_OFF_2276	SOO	0X0	
7166	BSTLQ	0X6A00	html	BSTLQ_DIG_LOCAL_1	SPARE2	1	7	7	RW	NA	TRUE	C	FALSE	TRUE	design	OTP_BSTLQ_SPARE2_2276	SOO	0X0	
7167	BSTLQ	0X6A01	html	BSTLQ_DIG_LOCAL_2	SEL_SHUTDOWN_DELAY	2	0	1:0	RW	NA	TRUE	C	FALSE	TRUE	design	OTP_BSTLQ_SEL_SHUTDOWN_DELAY_2277	SOO	0X3	
7168	BSTLQ	0X6A01	html	BSTLQ_DIG_LOCAL_2	CFG_DIS_IN_WALLETOFF	1	2	2	RW	NA	TRUE	C	FALSE	TRUE	design	OTP_BSTLQ_CFG_DIS_IN_WALLETOFF_2277	SOO	0X0	
7169	BSTLQ	0X6A01	html	BSTLQ_DIG_LOCAL_2	CFG_BLANK_TIME	1	3	3	RW	NA	TRUE	C	FALSE	TRUE	design	OTP_BSTLQ_CFG_BLANK_TIME_2277	SOO	0X1	
7170	BSTLQ	0X6A01	html	BSTLQ_DIG_LOCAL_2	CFG_DEBOUNCE_TIME	2	4	5:4	RW	NA	TRUE	C	FALSE	TRUE	design	OTP_BSTLQ_CFG_DEBOUNCE_TIME_2277	SOO	0X0	
7171	BSTLQ	0X6A01	html	BSTLQ_DIG_LOCAL_2	CFG_DIS_VOUT_OK_FAULT	1	6	6	RW	NA	TRUE	C	FALSE	TRUE	design	OTP_BSTLQ_CFG_DIS_VOUT_OK_FAULT_2277	SOO	0X1	
7172	BSTLQ	0X6A02	html	BSTLQ_DIG_LOCAL_3	CFG_TON_OFFSET_SETUP	6	0	5:0	RW	NA	TRUE	C	FALSE	TRUE	design	OTP_BSTLQ_CFG_TON_OFFSET_SETUP_2278	SOO	0X0	
7173	BSTLQ	0X6A03	html	BSTLQ_DIG_LOCAL_4	BSTLQ_BYPASS_ACTIVE	1	0	0	RO	NA	TRUE	C	FALSE	FALSE	NA	NA	TBD	0X0	
7174	BSTLQ	0X6A04	html	BSTLQ_DIG_FA_CNTRL_0	EN_FREQ_LFSR	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BSTLQ_EN_FREQ_LFSR_2279	SOO	0X0	
7175	BSTLQ	0X6A04	html	BSTLQ_DIG_FA_CNTRL_0	EN_FREQ_AVOID	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BSTLQ_EN_FREQ_AVOID_2279	SOO	0X0	
7176	BSTLQ	0X6A04	html	BSTLQ_DIG_FA_CNTRL_0	SEL_TON_CFG	6	2	7:2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BSTLQ_SEL_TON_CFG_2279	SOO	0X26	
7177	BSTLQ	0X6A05	html	BSTLQ_DIG_FA_CNTRL_1	RTC_TIME_WINDOW_CFG	6	0	5:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BSTLQ_RTC_TIME_WINDOW_CFG_2280	SOO	0X0	
7178	BSTLQ	0X6A06	html	BSTLQ_DIG_FA_CNTRL_2	FREQ_IP_LSB_POS_CFG	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BSTLQ_FREQ_IP_LSB_POS_CFG_2281	SOO	0X0	
7179	BSTLQ	0X6A06	html	BSTLQ_DIG_FA_CNTRL_2	CFG_FREQ_RETRY	3	3	5:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BSTLQ_CFG_FREQ_RETRY_2281	SOO	0X0	
7180	BSTLQ	0X6A07	html	BSTLQ_DIG_FA_CNTRL_3	FREQ_0_IP_REL_CFG	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BSTLQ_FREQ_0_IP_REL_CFG_2282	SOO	0X0	
7181	BSTLQ	0X6A08	html	BSTLQ_DIG_FA_CNTRL_4	FREQ_1_IP_REL_CFG	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BSTLQ_FREQ_1_IP_REL_CFG_2283	SOO	0X0	
7182	BSTLQ	0X6A09	html	BSTLQ_DIG_FA_CNTRL_5	FREQ_2_IP_REL_CFG	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BSTLQ_FREQ_2_IP_REL_CFG_2284	SOO	0X0	
7183	BSTLQ	0X6A0A	html	BSTLQ_DIG_FA_CNTRL_6	FREQ_3_IP_REL_CFG	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BSTLQ_FREQ_3_IP_REL_CFG_2285	SOO	0X0	
7184	BSTLQ	0X6A0B	html	BSTLQ_DIG_FA_CNTRL_7	FREQ_IP_REL_MAX_CFG	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BSTLQ_FREQ_IP_REL_MAX_CFG_2286	SOO	0X0	
7185	BSTLQ	0X6A0C	html	BSTLQ_DIG_FA_CNTRL_8	FREQ_IP_REL_MIN_CFG	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BSTLQ_FREQ_IP_REL_MIN_CFG_2287	SOO	0X0	
7186	BSTLQ	0X6A0D	html	BSTLQ_DIG_FA_CNTRL_9	FREQ_0_OFFSET_CFG	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BSTLQ_FREQ_0_OFFSET_CFG_2288	SOO	0X0	
7187	BSTLQ	0X6A0D	html	BSTLQ_DIG_FA_CNTRL_9	FREQ_1_OFFSET_CFG	3	3	5:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BSTLQ_FREQ_1_OFFSET_CFG_2288	SOO	0X0	
7188	BSTLQ	0X6A0E	html	BSTLQ_DIG_FA_CNTRL_10	FREQ_2_OFFSET_CFG	3	0	2:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BSTLQ_FREQ_2_OFFSET_CFG_2289	SOO	0X0	
7189	BSTLQ	0X6A0E	html	BSTLQ_DIG_FA_CNTRL_10	FREQ_3_OFFSET_CFG	3	3	5:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BSTLQ_FREQ_3_OFFSET_CFG_2289	SOO	0X0	
7190	BSTLQ	0X6A0F	html	BSTLQ_DIG_FA_CNTRL_11	FREQ_0_MIN_COUNT_CFG	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BSTLQ_FREQ_0_MIN_COUNT_CFG_2290	SOO	0X0	
7191	BSTLQ	0X6A10	html	BSTLQ_DIG_FA_CNTRL_12	FREQ_1_MIN_COUNT_CFG	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BSTLQ_FREQ_1_MIN_COUNT_CFG_2291	SOO	0X0	
7192	BSTLQ	0X6A11	html	BSTLQ_DIG_FA_CNTRL_13	FREQ_2_MIN_COUNT_CFG	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BSTLQ_FREQ_2_MIN_COUNT_CFG_2292	SOO	0X0	
7193	BSTLQ	0X6A12	html	BSTLQ_DIG_FA_CNTRL_14	FREQ_3_MIN_COUNT_CFG	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BSTLQ_FREQ_3_MIN_COUNT_CFG_2293	SOO	0X0	
7194	BSTLQ	0X6A13	html	BSTLQ_DIG_FA_CNTRL_15	CFG_SPARE_FREQ	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BSTLQ_CFG_SPARE_FREQ_2294	SOO	0X0	
7195	BSTLQ	0X6A2C	html	BSTLQ_ANA_EN_0	EN_HI_RANGE	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BSTLQ_EN_HI_RANGE_2295	SOO	0X0	
7196	BSTLQ	0X6A2C	html	BSTLQ_ANA_EN_0	DIS_PD	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BSTLQ_DIS_PD_2295	SOO	0X0	
7197	BSTLQ	0X6A2D	html	BSTLQ_ANA_DCFG_0	FORCE_BYPASS	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BSTLQ_FORCE_BYPASS_2296	SOO	0X0	
7198	BSTLQ	0X6A30	html	BSTLQ_ANA_CFG_1	SEL_VOUT	5	0	4:0	RW	F(X) = 3.3+0.05*X V FOR X IN [0:31]	TRUE	C	TRUE	TRUE	design	OTP_BSTLQ_SEL_VOUT_2297	SOO	0X1C	
7199	BSTLQ	0X6A30	html	BSTLQ_ANA_CFG_1	SEL_BLK_TIME	3	5	7:5	RW	F(X) = 12.5*X NSTBD FOR X IN [0:7]	TRUE	C	TRUE	TRUE	design	OTP_BSTLQ_SEL_BLK_TIME_2297	SOO	0X2	
7200	BSTLQ	0X6A31	html	BSTLQ_ANA_CFG_2	TRIM_VOUT	5	0	4:0	RW	F(X) = 6.25*X MV FOR X IN [0:31]	FALSE	T	TRUE	TRUE	trim	OTP_BSTLQ_TRIM_VOUT_2298	SOO	0XF	
7201	BSTLQ	0X6A32	html	BSTLQ_ANA_CFG_3	SEL_VIN_BP_HYST	3	0	2:0	RW	F(X) = -25*X MV FOR X IN [0:15]	TRUE	C	TRUE	TRUE	design	OTP_BSTLQ_SEL_VIN_BP_HYST_2299	SOO	0X1	
7202	BSTLQ	0X6A32	html	BSTLQ_ANA_CFG_3	FORCE_LP_COMP	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BSTLQ_FORCE_LP_COMP_2299	SOO	0X0	
7203	BSTLQ	0X6A32	html	BSTLQ_ANA_CFG_3	FORCE_FUNC	4	4	7:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BSTLQ_FORCE_FUNC_2299	SOO	0X0	
7204	BSTLQ	0X6A33	html	BSTLQ_ANA_CFG_4	SEL_BP_OFFS	3	0	2:0	RW	F(X) = -25*X MV FOR X IN [0:15]	TRUE	C	TRUE	TRUE	design	OTP_BSTLQ_SEL_BP_OFFS_2300	SOO	0X0	
7205	BSTLQ	0X6A33	html	BSTLQ_ANA_CFG_4	SEL_FB_FLTR	2	3	4:3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BSTLQ_SEL_FB_FLTR_2300	SOO	0X0	
7206	BSTLQ	0X6A33	html	BSTLQ_ANA_CFG_4	SEL_N_PFM_PULSES	3	5	7:5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BSTLQ_SEL_N_PFM_PULSES_2300	SOO	0X0	
7207	BSTLQ	0X6A34	html	BSTLQ_ANA_CFG_5	SEL_BP_RESP	3	0	2:0	RW	F(X) = 0.3+0.25*X TBD FOR X IN [0:15]	TRUE	C	TRUE	TRUE	design	OTP_BSTLQ_SEL_BP_RESP_2301	SOO	0X0	
7208	BSTLQ	0X6A34	html	BSTLQ_ANA_CFG_5	SEL_1U_IND	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BSTLQ_SEL_1U_IND_2301	SOO	0X0	
7209	BSTLQ	0X6A34	html	BSTLQ_ANA_CFG_5	EN_CLAMP	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BSTLQ_EN_CLAMP_2301	SOO	0X0	
7210	BSTLQ	0X6A34	html	BSTLQ_ANA_CFG_5	FORCE_FAST_COMP	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BSTLQ_FORCE_FAST_COMP_2301	SOO	0X0	
7211	BSTLQ	0X6A34	html	BSTLQ_ANA_CFG_5	FORCE_TIMER1_OFF	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BSTLQ_FORCE_TIMER1_OFF_2301	SOO	0X0	
7212	BSTLQ	0X6A34	html	BSTLQ_ANA_CFG_5	SEL_RMT	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BSTLQ_SEL_RMT_2301	SOO	0X1	
7213	BSTLQ	0X6A35	html	BSTLQ_ANA_CFG_6	SEL_TON_GAIN	4	0	3:0	RW	F(X) = -20+2.5*X PCT FOR X IN [0:15]	TRUE	C	TRUE	TRUE	design	OTP_BSTLQ_SEL_TON_GAIN_2302	SOO	0X8	
7214	BSTLQ	0X6A35	html	BSTLQ_ANA_CFG_6	SEL_P_TIMEOUT	3	4	6:4	RW	F(X) = 0.3+0.25*X US FOR X IN [0:7]	TRUE	C	TRUE	TRUE	design	OTP_BSTLQ_SEL_P_TIMEOUT_2302	SOO	0X7	
7215	BSTLQ	0X6A35	html	BSTLQ_ANA_CFG_6	RAMP_DISABLE	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BSTLQ_RAMP_DISABLE_2302	SOO	0X1	
7216	BSTLQ	0X6A36	html	BSTLQ_ANA_CFG_7	SEL_VOS_ZXP	6	0	5:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BSTLQ_SEL_VOS_ZXP_2303	SOO	0X4	
7217	BSTLQ	0X6A36	html	BSTLQ_ANA_CFG_7	SEL_DRV_STR	2	6	7:6	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BSTLQ_SEL_DRV_STR_2303	SOO	0X0	
7218	BSTLQ	0X6A37	html	BSTLQ_ANA_CFG_8	EN_TM	1	0	0	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
7219	BSTLQ	0X6A37	html	BSTLQ_ANA_CFG_8	SEL_TM	4	1	4:1	RW	NA	TRUE	C	TRUE	FALSE	NA	NA	SOI	0X0	
7220	BSTLQ	0X6A38	html	BSTLQ_ANA_CFG_9	EN_ZXP_SUPPLY_COMP	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BSTLQ_EN_ZXP_SUPPLY_COMP_2304	SOO	0X0	
7221	BSTLQ	0X6A38	html	BSTLQ_ANA_CFG_9	SEL_TON_LOW_RANGE	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BSTLQ_SEL_TON_LOW_RANGE_2304	SOO	0X1	
7222	BSTLQ	0X6A38	html	BSTLQ_ANA_CFG_9	SPARES	6	2	7:2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_BSTLQ_SPARES_2304	SOO	0X0	
7223	GPADC	0X7E00	html	GPADC_ADC_CFG_SLEEP_STATE_EN	VDD_MON	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPADC_VDD_MON_2305	SOO	0X0	
7224	GPADC	0X7E00	html	GPADC_ADC_CFG_SLEEP_STATE_EN	TEMP_MON	1	1	1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPADC_TEMP_MON_2305	SOO	0X0	
7225	GPADC	0X7E00	html	GPADC_ADC_CFG_SLEEP_STATE_EN	FW_AGENT_0	1	2	2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPADC_FW_AGENT_0_2305	SOO	0X0	
7226	GPADC	0X7E00	html	GPADC_ADC_CFG_SLEEP_STATE_EN	FW_AGENT_1	1	3	3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPADC_FW_AGENT_1_2305	SOO	0X0	
7227	GPADC	0X7E00	html	GPADC_ADC_CFG_SLEEP_STATE_EN	FW_AGENT_2	1	4	4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPADC_FW_AGENT_2_2305	SOO	0X0	
7228	GPADC	0X7E01	html	GPADC_ADC_CFG_MANUAL_1_CONV_CFG	CH_SEL	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7229	GPADC	0X7E02	html	GPADC_ADC_CFG_MANUAL_1_CONV_RES_LSB	DATA_LSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7230	GPADC	0X7E02	html	GPADC_ADC_CFG_MANUAL_1_CONV_RES_LSB	DATA_VALID	1	7	7	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7231	GPADC	0X7E03	html	GPADC_ADC_CFG_MANUAL_1_CONV_RES_MSB	DATA_MSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7232	GPADC	0X7E04	html	GPADC_ADC_CFG_MANUAL_2_CONV_CFG	CH_SEL	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7233	GPADC	0X7E05	html	GPADC_ADC_CFG_MANUAL_2_CONV_RES_LSB	DATA_LSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7234	GPADC	0X7E05	html	GPADC_ADC_CFG_MANUAL_2_CONV_RES_LSB	DATA_VALID	1	7	7	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7235	GPADC	0X7E06	html	GPADC_ADC_CFG_MANUAL_2_CONV_RES_MSB	DATA_MSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7236	GPADC	0X7E07	html	GPADC_ADC_CFG_SCH_1_CFG	ACQ_CFG	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7237	GPADC	0X7E07	html	GPADC_ADC_CFG_SCH_1_CFG	TRIG_MODE	2	2	3:2	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7238	GPADC	0X7E07	html	GPADC_ADC_CFG_SCH_1_CFG	SCH_RATE	3	4	6:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7239	GPADC	0X7E07	html	GPADC_ADC_CFG_SCH_1_CFG	ACC_EN	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7240	GPADC	0X7E08	html	GPADC_ADC_CFG_SCH_1_RES_CLEAR	RES_CLEAR	1	0	0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7241	GPADC	0X7E09	html	GPADC_ADC_CFG_SCH_1_ACCUM_CLEAR	ACCUM_CLEAR	1	0	0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7242	GPADC	0X7E0A	html	GPADC_ADC_CFG_SCH_2_CFG	ACQ_CFG	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7243	GPADC	0X7E0A	html	GPADC_ADC_CFG_SCH_2_CFG	TRIG_MODE	2	2	3:2	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7244	GPADC	0X7E0A	html	GPADC_ADC_CFG_SCH_2_CFG	SCH_RATE	3	4	6:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7245	GPADC	0X7E0A	html	GPADC_ADC_CFG_SCH_2_CFG	ACC_EN	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7246	GPADC	0X7E0B	html	GPADC_ADC_CFG_SCH_2_RES_CLEAR	RES_CLEAR	1	0	0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7247	GPADC	0X7E0C	html	GPADC_ADC_CFG_SCH_2_ACCUM_CLEAR	ACCUM_CLEAR	1	0	0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7248	GPADC	0X7E0D	html	GPADC_ADC_CFG_HW_TRIG_CTL	HW_TRIG_EN	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7249	GPADC	0X7E0D	html	GPADC_ADC_CFG_HW_TRIG_CTL	SLEEP	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7250	GPADC	0X7E0E	html	GPADC_ADC_CFG_FW_STATUS	STATUS_MIRROR	5	0	4:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7251	GPADC	0X7E0F	html	GPADC_ADC_CFG_PBUCK_CFG	SCH_RATE	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X5	
7252	GPADC	0X7E10	html	GPADC_ADC_CFG_PBUCK_ACC_EN_0	BUCK0	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7253	GPADC	0X7E10	html	GPADC_ADC_CFG_PBUCK_ACC_EN_0	BUCK1	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7254	GPADC	0X7E10	html	GPADC_ADC_CFG_PBUCK_ACC_EN_0	BUCK2	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7255	GPADC	0X7E10	html	GPADC_ADC_CFG_PBUCK_ACC_EN_0	BUCK3	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7256	GPADC	0X7E10	html	GPADC_ADC_CFG_PBUCK_ACC_EN_0	BUCK4	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7257	GPADC	0X7E10	html	GPADC_ADC_CFG_PBUCK_ACC_EN_0	BUCK5	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7258	GPADC	0X7E10	html	GPADC_ADC_CFG_PBUCK_ACC_EN_0	BUCK6	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7259	GPADC	0X7E10	html	GPADC_ADC_CFG_PBUCK_ACC_EN_0	BUCK7	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7260	GPADC	0X7E11	html	GPADC_ADC_CFG_PBUCK_ACC_EN_1	BUCK8	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7261	GPADC	0X7E11	html	GPADC_ADC_CFG_PBUCK_ACC_EN_1	BUCK9	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7262	GPADC	0X7E11	html	GPADC_ADC_CFG_PBUCK_ACC_EN_1	BUCK10	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7263	GPADC	0X7E11	html	GPADC_ADC_CFG_PBUCK_ACC_EN_1	BUCK11	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7264	GPADC	0X7E11	html	GPADC_ADC_CFG_PBUCK_ACC_EN_1	BUCK12	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7265	GPADC	0X7E11	html	GPADC_ADC_CFG_PBUCK_ACC_EN_1	BUCK13	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7266	GPADC	0X7E11	html	GPADC_ADC_CFG_PBUCK_ACC_EN_1	BUCK14	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7267	GPADC	0X7E12	html	GPADC_ADC_CFG_NTC_SHUTDOWN_CFG	MODE	2	0	1:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPADC_MODE_2306	SOO	0X0	
7268	GPADC	0X7E13	html	GPADC_ADC_CFG_TEMP_MON_CFG	SCH_RATE	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
7269	GPADC	0X7E14	html	GPADC_ADC_CFG_TEMP_MON_SLOT_EN0	TDEV1	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7270	GPADC	0X7E14	html	GPADC_ADC_CFG_TEMP_MON_SLOT_EN0	TDEV2	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7271	GPADC	0X7E14	html	GPADC_ADC_CFG_TEMP_MON_SLOT_EN0	TDEV3	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7272	GPADC	0X7E14	html	GPADC_ADC_CFG_TEMP_MON_SLOT_EN0	TDEV4	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7273	GPADC	0X7E14	html	GPADC_ADC_CFG_TEMP_MON_SLOT_EN0	TDEV5	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7274	GPADC	0X7E14	html	GPADC_ADC_CFG_TEMP_MON_SLOT_EN0	TDEV6	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7275	GPADC	0X7E14	html	GPADC_ADC_CFG_TEMP_MON_SLOT_EN0	TDEV7	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7276	GPADC	0X7E14	html	GPADC_ADC_CFG_TEMP_MON_SLOT_EN0	TDEV8	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7277	GPADC	0X7E15	html	GPADC_ADC_CFG_TEMP_MON_SLOT_EN1	TDIE1	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7278	GPADC	0X7E15	html	GPADC_ADC_CFG_TEMP_MON_SLOT_EN1	TDIE2	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7279	GPADC	0X7E15	html	GPADC_ADC_CFG_TEMP_MON_SLOT_EN1	TDIE3	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7280	GPADC	0X7E15	html	GPADC_ADC_CFG_TEMP_MON_SLOT_EN1	TDIE4	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7281	GPADC	0X7E15	html	GPADC_ADC_CFG_TEMP_MON_SLOT_EN1	TDIE5	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7282	GPADC	0X7E15	html	GPADC_ADC_CFG_TEMP_MON_SLOT_EN1	TDIE6	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7283	GPADC	0X7E15	html	GPADC_ADC_CFG_TEMP_MON_SLOT_EN1	TDIE7	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7284	GPADC	0X7E15	html	GPADC_ADC_CFG_TEMP_MON_SLOT_EN1	TDIE8	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7285	GPADC	0X7E16	html	GPADC_ADC_CFG_TEMP_MON_SLOT0_RISE_THRES	THRES	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPADC_THRES_2307	SOO	0X0	
7286	GPADC	0X7E17	html	GPADC_ADC_CFG_TEMP_MON_SLOT1_RISE_THRES	THRES	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPADC_THRES_2308	SOO	0X0	
7287	GPADC	0X7E18	html	GPADC_ADC_CFG_TEMP_MON_SLOT2_RISE_THRES	THRES	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPADC_THRES_2309	SOO	0X0	
7288	GPADC	0X7E19	html	GPADC_ADC_CFG_TEMP_MON_SLOT3_RISE_THRES	THRES	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPADC_THRES_2310	SOO	0X0	
7289	GPADC	0X7E1A	html	GPADC_ADC_CFG_TEMP_MON_SLOT4_RISE_THRES	THRES	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPADC_THRES_2311	SOO	0X0	
7290	GPADC	0X7E1B	html	GPADC_ADC_CFG_TEMP_MON_SLOT5_RISE_THRES	THRES	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPADC_THRES_2312	SOO	0X0	
7291	GPADC	0X7E1C	html	GPADC_ADC_CFG_TEMP_MON_SLOT6_RISE_THRES	THRES	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPADC_THRES_2313	SOO	0X0	
7292	GPADC	0X7E1D	html	GPADC_ADC_CFG_TEMP_MON_SLOT7_RISE_THRES	THRES	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPADC_THRES_2314	SOO	0X0	
7293	GPADC	0X7E1E	html	GPADC_ADC_CFG_TEMP_MON_SLOT8_RISE_THRES	THRES	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPADC_THRES_2315	SOO	0XFF	
7294	GPADC	0X7E1F	html	GPADC_ADC_CFG_TEMP_MON_SLOT9_RISE_THRES	THRES	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPADC_THRES_2316	SOO	0XFF	
7295	GPADC	0X7E20	html	GPADC_ADC_CFG_TEMP_MON_SLOT10_RISE_THRES	THRES	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPADC_THRES_2317	SOO	0XFF	
7296	GPADC	0X7E21	html	GPADC_ADC_CFG_TEMP_MON_SLOT11_RISE_THRES	THRES	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPADC_THRES_2318	SOO	0XFF	
7297	GPADC	0X7E22	html	GPADC_ADC_CFG_TEMP_MON_SLOT12_RISE_THRES	THRES	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPADC_THRES_2319	SOO	0XFF	
7298	GPADC	0X7E23	html	GPADC_ADC_CFG_TEMP_MON_SLOT13_RISE_THRES	THRES	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPADC_THRES_2320	SOO	0XFF	
7299	GPADC	0X7E24	html	GPADC_ADC_CFG_TEMP_MON_SLOT14_RISE_THRES	THRES	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPADC_THRES_2321	SOO	0XFF	
7300	GPADC	0X7E25	html	GPADC_ADC_CFG_TEMP_MON_SLOT15_RISE_THRES	THRES	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPADC_THRES_2322	SOO	0XFF	
7301	GPADC	0X7E26	html	GPADC_ADC_CFG_TEMP_MON_SLOT0_FALL_THRES	THRES	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPADC_THRES_2323	SOO	0XFF	
7302	GPADC	0X7E27	html	GPADC_ADC_CFG_TEMP_MON_SLOT1_FALL_THRES	THRES	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPADC_THRES_2324	SOO	0XFF	
7303	GPADC	0X7E28	html	GPADC_ADC_CFG_TEMP_MON_SLOT2_FALL_THRES	THRES	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPADC_THRES_2325	SOO	0XFF	
7304	GPADC	0X7E29	html	GPADC_ADC_CFG_TEMP_MON_SLOT3_FALL_THRES	THRES	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPADC_THRES_2326	SOO	0XFF	
7305	GPADC	0X7E2A	html	GPADC_ADC_CFG_TEMP_MON_SLOT4_FALL_THRES	THRES	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPADC_THRES_2327	SOO	0XFF	
7306	GPADC	0X7E2B	html	GPADC_ADC_CFG_TEMP_MON_SLOT5_FALL_THRES	THRES	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPADC_THRES_2328	SOO	0XFF	
7307	GPADC	0X7E2C	html	GPADC_ADC_CFG_TEMP_MON_SLOT6_FALL_THRES	THRES	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPADC_THRES_2329	SOO	0XFF	
7308	GPADC	0X7E2D	html	GPADC_ADC_CFG_TEMP_MON_SLOT7_FALL_THRES	THRES	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPADC_THRES_2330	SOO	0XFF	
7309	GPADC	0X7E2E	html	GPADC_ADC_CFG_TEMP_MON_SLOT8_FALL_THRES	THRES	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPADC_THRES_2331	SOO	0X0	
7310	GPADC	0X7E2F	html	GPADC_ADC_CFG_TEMP_MON_SLOT9_FALL_THRES	THRES	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPADC_THRES_2332	SOO	0X0	
7311	GPADC	0X7E30	html	GPADC_ADC_CFG_TEMP_MON_SLOT10_FALL_THRES	THRES	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPADC_THRES_2333	SOO	0X0	
7312	GPADC	0X7E31	html	GPADC_ADC_CFG_TEMP_MON_SLOT11_FALL_THRES	THRES	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPADC_THRES_2334	SOO	0X0	
7313	GPADC	0X7E32	html	GPADC_ADC_CFG_TEMP_MON_SLOT12_FALL_THRES	THRES	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPADC_THRES_2335	SOO	0X0	
7314	GPADC	0X7E33	html	GPADC_ADC_CFG_TEMP_MON_SLOT13_FALL_THRES	THRES	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPADC_THRES_2336	SOO	0X0	
7315	GPADC	0X7E34	html	GPADC_ADC_CFG_TEMP_MON_SLOT14_FALL_THRES	THRES	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPADC_THRES_2337	SOO	0X0	
7316	GPADC	0X7E35	html	GPADC_ADC_CFG_TEMP_MON_SLOT15_FALL_THRES	THRES	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPADC_THRES_2338	SOO	0X0	
7317	GPADC	0X7E36	html	GPADC_ADC_CFG_MAN_1_COMP	CONV_COMPLETE	1	0	0	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
7318	GPADC	0X7E37	html	GPADC_ADC_CFG_MAN_2_COMP	CONV_COMPLETE	1	0	0	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
7319	GPADC	0X7E38	html	GPADC_ADC_CFG_SCH_1_COMP	CONV_COMPLETE	1	0	0	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
7320	GPADC	0X7E39	html	GPADC_ADC_CFG_SCH_2_COMP	CONV_COMPLETE	1	0	0	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
7321	GPADC	0X7E3A	html	GPADC_ADC_CFG_MISC_ADC_FW_GRP_EVENT0	EVT	8	0	7:0	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
7322	GPADC	0X7E3B	html	GPADC_ADC_CFG_MISC_ADC_FW_GRP_EVENT1	EVT	8	0	7:0	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
7323	GPADC	0X7E3C	html	GPADC_ADC_CFG_MISC_ADC_GRP_EVENT1	VDDMON_FALL	1	0	0	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
7324	GPADC	0X7E3C	html	GPADC_ADC_CFG_MISC_ADC_GRP_EVENT1	ADC_ERROR	1	1	1	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
7325	GPADC	0X7E3D	html	GPADC_ADC_CFG_TEMP_MON_RISE_EVENT0	TDEV1	1	0	0	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
7326	GPADC	0X7E3D	html	GPADC_ADC_CFG_TEMP_MON_RISE_EVENT0	TDEV2	1	1	1	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
7327	GPADC	0X7E3D	html	GPADC_ADC_CFG_TEMP_MON_RISE_EVENT0	TDEV3	1	2	2	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
7328	GPADC	0X7E3D	html	GPADC_ADC_CFG_TEMP_MON_RISE_EVENT0	TDEV4	1	3	3	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
7329	GPADC	0X7E3D	html	GPADC_ADC_CFG_TEMP_MON_RISE_EVENT0	TDEV5	1	4	4	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
7330	GPADC	0X7E3D	html	GPADC_ADC_CFG_TEMP_MON_RISE_EVENT0	TDEV6	1	5	5	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
7331	GPADC	0X7E3D	html	GPADC_ADC_CFG_TEMP_MON_RISE_EVENT0	TDEV7	1	6	6	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
7332	GPADC	0X7E3D	html	GPADC_ADC_CFG_TEMP_MON_RISE_EVENT0	TDEV8	1	7	7	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
7333	GPADC	0X7E3E	html	GPADC_ADC_CFG_TEMP_MON_RISE_EVENT1	TDIE1	1	0	0	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
7334	GPADC	0X7E3E	html	GPADC_ADC_CFG_TEMP_MON_RISE_EVENT1	TDIE2	1	1	1	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
7335	GPADC	0X7E3E	html	GPADC_ADC_CFG_TEMP_MON_RISE_EVENT1	TDIE3	1	2	2	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
7336	GPADC	0X7E3E	html	GPADC_ADC_CFG_TEMP_MON_RISE_EVENT1	TDIE4	1	3	3	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
7337	GPADC	0X7E3E	html	GPADC_ADC_CFG_TEMP_MON_RISE_EVENT1	TDIE5	1	4	4	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
7338	GPADC	0X7E3E	html	GPADC_ADC_CFG_TEMP_MON_RISE_EVENT1	TDIE6	1	5	5	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
7339	GPADC	0X7E3E	html	GPADC_ADC_CFG_TEMP_MON_RISE_EVENT1	TDIE7	1	6	6	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
7340	GPADC	0X7E3E	html	GPADC_ADC_CFG_TEMP_MON_RISE_EVENT1	TDIE8	1	7	7	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
7341	GPADC	0X7E3F	html	GPADC_ADC_CFG_TEMP_MON_FALL_EVENT0	TDEV1	1	0	0	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
7342	GPADC	0X7E3F	html	GPADC_ADC_CFG_TEMP_MON_FALL_EVENT0	TDEV2	1	1	1	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
7343	GPADC	0X7E3F	html	GPADC_ADC_CFG_TEMP_MON_FALL_EVENT0	TDEV3	1	2	2	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
7344	GPADC	0X7E3F	html	GPADC_ADC_CFG_TEMP_MON_FALL_EVENT0	TDEV4	1	3	3	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
7345	GPADC	0X7E3F	html	GPADC_ADC_CFG_TEMP_MON_FALL_EVENT0	TDEV5	1	4	4	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
7346	GPADC	0X7E3F	html	GPADC_ADC_CFG_TEMP_MON_FALL_EVENT0	TDEV6	1	5	5	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
7347	GPADC	0X7E3F	html	GPADC_ADC_CFG_TEMP_MON_FALL_EVENT0	TDEV7	1	6	6	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
7348	GPADC	0X7E3F	html	GPADC_ADC_CFG_TEMP_MON_FALL_EVENT0	TDEV8	1	7	7	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
7349	GPADC	0X7E40	html	GPADC_ADC_CFG_TEMP_MON_FALL_EVENT1	TDIE1	1	0	0	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
7350	GPADC	0X7E40	html	GPADC_ADC_CFG_TEMP_MON_FALL_EVENT1	TDIE2	1	1	1	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
7351	GPADC	0X7E40	html	GPADC_ADC_CFG_TEMP_MON_FALL_EVENT1	TDIE3	1	2	2	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
7352	GPADC	0X7E40	html	GPADC_ADC_CFG_TEMP_MON_FALL_EVENT1	TDIE4	1	3	3	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
7353	GPADC	0X7E40	html	GPADC_ADC_CFG_TEMP_MON_FALL_EVENT1	TDIE5	1	4	4	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
7354	GPADC	0X7E40	html	GPADC_ADC_CFG_TEMP_MON_FALL_EVENT1	TDIE6	1	5	5	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
7355	GPADC	0X7E40	html	GPADC_ADC_CFG_TEMP_MON_FALL_EVENT1	TDIE7	1	6	6	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
7356	GPADC	0X7E40	html	GPADC_ADC_CFG_TEMP_MON_FALL_EVENT1	TDIE8	1	7	7	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
7357	GPADC	0X7E47	html	GPADC_ADC_CFG_MISC_ADC_GRP_STATUS1	VDDMON	1	0	0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7358	GPADC	0X7E48	html	GPADC_ADC_CFG_TEMP_MON_HIGH_STATUS0	TDEV1	1	0	0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7359	GPADC	0X7E48	html	GPADC_ADC_CFG_TEMP_MON_HIGH_STATUS0	TDEV2	1	1	1	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7360	GPADC	0X7E48	html	GPADC_ADC_CFG_TEMP_MON_HIGH_STATUS0	TDEV3	1	2	2	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7361	GPADC	0X7E48	html	GPADC_ADC_CFG_TEMP_MON_HIGH_STATUS0	TDEV4	1	3	3	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7362	GPADC	0X7E48	html	GPADC_ADC_CFG_TEMP_MON_HIGH_STATUS0	TDEV5	1	4	4	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7363	GPADC	0X7E48	html	GPADC_ADC_CFG_TEMP_MON_HIGH_STATUS0	TDEV6	1	5	5	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7364	GPADC	0X7E48	html	GPADC_ADC_CFG_TEMP_MON_HIGH_STATUS0	TDEV7	1	6	6	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7365	GPADC	0X7E48	html	GPADC_ADC_CFG_TEMP_MON_HIGH_STATUS0	TDEV8	1	7	7	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7366	GPADC	0X7E49	html	GPADC_ADC_CFG_TEMP_MON_HIGH_STATUS1	TDIE1	1	0	0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7367	GPADC	0X7E49	html	GPADC_ADC_CFG_TEMP_MON_HIGH_STATUS1	TDIE2	1	1	1	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7368	GPADC	0X7E49	html	GPADC_ADC_CFG_TEMP_MON_HIGH_STATUS1	TDIE3	1	2	2	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7369	GPADC	0X7E49	html	GPADC_ADC_CFG_TEMP_MON_HIGH_STATUS1	TDIE4	1	3	3	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7370	GPADC	0X7E49	html	GPADC_ADC_CFG_TEMP_MON_HIGH_STATUS1	TDIE5	1	4	4	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7371	GPADC	0X7E49	html	GPADC_ADC_CFG_TEMP_MON_HIGH_STATUS1	TDIE6	1	5	5	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7372	GPADC	0X7E49	html	GPADC_ADC_CFG_TEMP_MON_HIGH_STATUS1	TDIE7	1	6	6	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7373	GPADC	0X7E49	html	GPADC_ADC_CFG_TEMP_MON_HIGH_STATUS1	TDIE8	1	7	7	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7374	GPADC	0X7E4A	html	GPADC_ADC_CFG_TEMP_MON_LOW_STATUS0	TDEV1	1	0	0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7375	GPADC	0X7E4A	html	GPADC_ADC_CFG_TEMP_MON_LOW_STATUS0	TDEV2	1	1	1	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7376	GPADC	0X7E4A	html	GPADC_ADC_CFG_TEMP_MON_LOW_STATUS0	TDEV3	1	2	2	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7377	GPADC	0X7E4A	html	GPADC_ADC_CFG_TEMP_MON_LOW_STATUS0	TDEV4	1	3	3	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7378	GPADC	0X7E4A	html	GPADC_ADC_CFG_TEMP_MON_LOW_STATUS0	TDEV5	1	4	4	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7379	GPADC	0X7E4A	html	GPADC_ADC_CFG_TEMP_MON_LOW_STATUS0	TDEV6	1	5	5	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7380	GPADC	0X7E4A	html	GPADC_ADC_CFG_TEMP_MON_LOW_STATUS0	TDEV7	1	6	6	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7381	GPADC	0X7E4A	html	GPADC_ADC_CFG_TEMP_MON_LOW_STATUS0	TDEV8	1	7	7	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7382	GPADC	0X7E4B	html	GPADC_ADC_CFG_TEMP_MON_LOW_STATUS1	TDIE1	1	0	0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7383	GPADC	0X7E4B	html	GPADC_ADC_CFG_TEMP_MON_LOW_STATUS1	TDIE2	1	1	1	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7384	GPADC	0X7E4B	html	GPADC_ADC_CFG_TEMP_MON_LOW_STATUS1	TDIE3	1	2	2	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7385	GPADC	0X7E4B	html	GPADC_ADC_CFG_TEMP_MON_LOW_STATUS1	TDIE4	1	3	3	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7386	GPADC	0X7E4B	html	GPADC_ADC_CFG_TEMP_MON_LOW_STATUS1	TDIE5	1	4	4	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7387	GPADC	0X7E4B	html	GPADC_ADC_CFG_TEMP_MON_LOW_STATUS1	TDIE6	1	5	5	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7388	GPADC	0X7E4B	html	GPADC_ADC_CFG_TEMP_MON_LOW_STATUS1	TDIE7	1	6	6	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7389	GPADC	0X7E4B	html	GPADC_ADC_CFG_TEMP_MON_LOW_STATUS1	TDIE8	1	7	7	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7390	GPADC	0X7E4C	html	GPADC_ADC_CFG_MAN_1_COMP_IRQ_MASK	MASK	1	0	0	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
7391	GPADC	0X7E4D	html	GPADC_ADC_CFG_MAN_2_COMP_IRQ_MASK	MASK	1	0	0	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
7392	GPADC	0X7E4E	html	GPADC_ADC_CFG_SCH_1_COMP_IRQ_MASK	MASK	1	0	0	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
7393	GPADC	0X7E4F	html	GPADC_ADC_CFG_SCH_2_COMP_IRQ_MASK	MASK	1	0	0	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
7394	GPADC	0X7E50	html	GPADC_ADC_CFG_MISC_ADC_FW_GRP_IRQ_MASK0	EVT_MASK	8	0	7:0	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
7395	GPADC	0X7E51	html	GPADC_ADC_CFG_MISC_ADC_FW_GRP_IRQ_MASK1	EVT_MASK	8	0	7:0	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
7396	GPADC	0X7E52	html	GPADC_ADC_CFG_MISC_ADC_GRP_IRQ_MASK1	VDDMON_FALL	1	0	0	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
7397	GPADC	0X7E52	html	GPADC_ADC_CFG_MISC_ADC_GRP_IRQ_MASK1	ADC_ERROR	1	1	1	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
7398	GPADC	0X7E53	html	GPADC_ADC_CFG_TEMP_MON_RISE_IRQ_MASK0	TDEV1	1	0	0	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
7399	GPADC	0X7E53	html	GPADC_ADC_CFG_TEMP_MON_RISE_IRQ_MASK0	TDEV2	1	1	1	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
7400	GPADC	0X7E53	html	GPADC_ADC_CFG_TEMP_MON_RISE_IRQ_MASK0	TDEV3	1	2	2	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
7401	GPADC	0X7E53	html	GPADC_ADC_CFG_TEMP_MON_RISE_IRQ_MASK0	TDEV4	1	3	3	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
7402	GPADC	0X7E53	html	GPADC_ADC_CFG_TEMP_MON_RISE_IRQ_MASK0	TDEV5	1	4	4	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
7403	GPADC	0X7E53	html	GPADC_ADC_CFG_TEMP_MON_RISE_IRQ_MASK0	TDEV6	1	5	5	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
7404	GPADC	0X7E53	html	GPADC_ADC_CFG_TEMP_MON_RISE_IRQ_MASK0	TDEV7	1	6	6	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
7405	GPADC	0X7E53	html	GPADC_ADC_CFG_TEMP_MON_RISE_IRQ_MASK0	TDEV8	1	7	7	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
7406	GPADC	0X7E54	html	GPADC_ADC_CFG_TEMP_MON_RISE_IRQ_MASK1	TDIE1	1	0	0	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
7407	GPADC	0X7E54	html	GPADC_ADC_CFG_TEMP_MON_RISE_IRQ_MASK1	TDIE2	1	1	1	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
7408	GPADC	0X7E54	html	GPADC_ADC_CFG_TEMP_MON_RISE_IRQ_MASK1	TDIE3	1	2	2	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
7409	GPADC	0X7E54	html	GPADC_ADC_CFG_TEMP_MON_RISE_IRQ_MASK1	TDIE4	1	3	3	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
7410	GPADC	0X7E54	html	GPADC_ADC_CFG_TEMP_MON_RISE_IRQ_MASK1	TDIE5	1	4	4	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
7411	GPADC	0X7E54	html	GPADC_ADC_CFG_TEMP_MON_RISE_IRQ_MASK1	TDIE6	1	5	5	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
7412	GPADC	0X7E54	html	GPADC_ADC_CFG_TEMP_MON_RISE_IRQ_MASK1	TDIE7	1	6	6	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
7413	GPADC	0X7E54	html	GPADC_ADC_CFG_TEMP_MON_RISE_IRQ_MASK1	TDIE8	1	7	7	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
7414	GPADC	0X7E55	html	GPADC_ADC_CFG_TEMP_MON_FALL_IRQ_MASK0	TDEV1	1	0	0	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
7415	GPADC	0X7E55	html	GPADC_ADC_CFG_TEMP_MON_FALL_IRQ_MASK0	TDEV2	1	1	1	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
7416	GPADC	0X7E55	html	GPADC_ADC_CFG_TEMP_MON_FALL_IRQ_MASK0	TDEV3	1	2	2	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
7417	GPADC	0X7E55	html	GPADC_ADC_CFG_TEMP_MON_FALL_IRQ_MASK0	TDEV4	1	3	3	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
7418	GPADC	0X7E55	html	GPADC_ADC_CFG_TEMP_MON_FALL_IRQ_MASK0	TDEV5	1	4	4	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
7419	GPADC	0X7E55	html	GPADC_ADC_CFG_TEMP_MON_FALL_IRQ_MASK0	TDEV6	1	5	5	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
7420	GPADC	0X7E55	html	GPADC_ADC_CFG_TEMP_MON_FALL_IRQ_MASK0	TDEV7	1	6	6	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
7421	GPADC	0X7E55	html	GPADC_ADC_CFG_TEMP_MON_FALL_IRQ_MASK0	TDEV8	1	7	7	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
7422	GPADC	0X7E56	html	GPADC_ADC_CFG_TEMP_MON_FALL_IRQ_MASK1	TDIE1	1	0	0	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
7423	GPADC	0X7E56	html	GPADC_ADC_CFG_TEMP_MON_FALL_IRQ_MASK1	TDIE2	1	1	1	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
7424	GPADC	0X7E56	html	GPADC_ADC_CFG_TEMP_MON_FALL_IRQ_MASK1	TDIE3	1	2	2	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
7425	GPADC	0X7E56	html	GPADC_ADC_CFG_TEMP_MON_FALL_IRQ_MASK1	TDIE4	1	3	3	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
7426	GPADC	0X7E56	html	GPADC_ADC_CFG_TEMP_MON_FALL_IRQ_MASK1	TDIE5	1	4	4	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
7427	GPADC	0X7E56	html	GPADC_ADC_CFG_TEMP_MON_FALL_IRQ_MASK1	TDIE6	1	5	5	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
7428	GPADC	0X7E56	html	GPADC_ADC_CFG_TEMP_MON_FALL_IRQ_MASK1	TDIE7	1	6	6	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
7429	GPADC	0X7E56	html	GPADC_ADC_CFG_TEMP_MON_FALL_IRQ_MASK1	TDIE8	1	7	7	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
7430	GPADC	0X7E57	html	GPADC_ADC_CFG_VDDMON_FALL_THRES	THRES	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPADC_THRES_2339	SOO	0X0	
7431	GPADC	0X7E58	html	GPADC_ADC_CFG_VDDMON_CFG	CNT_THRES	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
7432	GPADC	0X7E58	html	GPADC_ADC_CFG_VDDMON_CFG	INTERVAL	3	2	4:2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7433	GPADC	0X7E59	html	GPADC_ADC_CFG_INTF_OVERRIDE_1	BLANK_DIS	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7434	GPADC	0X7E59	html	GPADC_ADC_CFG_INTF_OVERRIDE_1	ADC_CLK_ON	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7435	GPADC	0X7E5A	html	GPADC_ADC_CFG_MUXCTRL_OVERRIDE_EN_0	MUXCTRL_3_0	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
7436	GPADC	0X7E5A	html	GPADC_ADC_CFG_MUXCTRL_OVERRIDE_EN_0	MUXCTRL_9_4	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
7437	GPADC	0X7E5A	html	GPADC_ADC_CFG_MUXCTRL_OVERRIDE_EN_0	MUXCTRL_12_10	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
7438	GPADC	0X7E5A	html	GPADC_ADC_CFG_MUXCTRL_OVERRIDE_EN_0	MUXCTRL_15_13	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
7439	GPADC	0X7E5A	html	GPADC_ADC_CFG_MUXCTRL_OVERRIDE_EN_0	MUXCTRL_17_16	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
7440	GPADC	0X7E5A	html	GPADC_ADC_CFG_MUXCTRL_OVERRIDE_EN_0	MUXCTRL_19_18	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
7441	GPADC	0X7E5A	html	GPADC_ADC_CFG_MUXCTRL_OVERRIDE_EN_0	MUXCTRL_21_20	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
7442	GPADC	0X7E5A	html	GPADC_ADC_CFG_MUXCTRL_OVERRIDE_EN_0	MUXCTRL_23_22	1	7	7	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
7443	GPADC	0X7E5B	html	GPADC_ADC_CFG_MUXCTRL_OVERRIDE_EN_1	MUXCTRL_24_24	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
7444	GPADC	0X7E5B	html	GPADC_ADC_CFG_MUXCTRL_OVERRIDE_EN_1	MUXCTRL_25_25	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
7445	GPADC	0X7E5B	html	GPADC_ADC_CFG_MUXCTRL_OVERRIDE_EN_1	MUXCTRL_26_26	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
7446	GPADC	0X7E5B	html	GPADC_ADC_CFG_MUXCTRL_OVERRIDE_EN_1	MUXCTRL_27_27	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
7447	GPADC	0X7E5B	html	GPADC_ADC_CFG_MUXCTRL_OVERRIDE_EN_1	MUXCTRL_28_28	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
7448	GPADC	0X7E5B	html	GPADC_ADC_CFG_MUXCTRL_OVERRIDE_EN_1	MUXCTRL_29_29	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
7449	GPADC	0X7E5B	html	GPADC_ADC_CFG_MUXCTRL_OVERRIDE_EN_1	MUXCTRL_30_30	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
7450	GPADC	0X7E5B	html	GPADC_ADC_CFG_MUXCTRL_OVERRIDE_EN_1	MUXCTRL_31_31	1	7	7	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
7451	GPADC	0X7E5C	html	GPADC_ADC_CFG_MUXCTRL_OVERRIDE_VAL0	BYTE0	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7452	GPADC	0X7E5D	html	GPADC_ADC_CFG_MUXCTRL_OVERRIDE_VAL1	BYTE1	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7453	GPADC	0X7E5E	html	GPADC_ADC_CFG_MUXCTRL_OVERRIDE_VAL2	BYTE2	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7454	GPADC	0X7E5F	html	GPADC_ADC_CFG_MUXCTRL_OVERRIDE_VAL3	BYTE3	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X60	
7455	GPADC	0X7E60	html	GPADC_ADC_CFG_FLEXICHNL_MUXCTRL0	BYTE0	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_GPADC_BYTE0_2340	SOO	0X0	
7456	GPADC	0X7E61	html	GPADC_ADC_CFG_FLEXICHNL_MUXCTRL1	BYTE1	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_GPADC_BYTE1_2341	SOO	0X0	
7457	GPADC	0X7E62	html	GPADC_ADC_CFG_FLEXICHNL_MUXCTRL2	BYTE2	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_GPADC_BYTE2_2342	SOO	0X0	
7458	GPADC	0X7E63	html	GPADC_ADC_CFG_FLEXICHNL_MUXCTRL3	BYTE3	8	0	7:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_GPADC_BYTE3_2343	SOO	0X0	
7459	GPADC	0X7E64	html	GPADC_ADC_CFG_ICTRL_OVERRIDE	VAL	2	0	1:0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
7460	GPADC	0X7E64	html	GPADC_ADC_CFG_ICTRL_OVERRIDE	EN	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
7461	GPADC	0X7E65	html	GPADC_ADC_CFG_ATB_OVERRIDE	ATB_EXTRA	6	0	5:0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
7462	GPADC	0X7E66	html	GPADC_ADC_CFG_ATB_1P5_OVERRIDE	ATB_1P5_EN	4	0	3:0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
7463	GPADC	0X7E67	html	GPADC_ADC_CFG_BUCK_I2V_OVERRIDE0	VAL	8	0	7:0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
7464	GPADC	0X7E68	html	GPADC_ADC_CFG_BUCK_I2V_OVERRIDE1	VAL	7	0	6:0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
7465	GPADC	0X7E69	html	GPADC_ADC_CFG_ADC_ERROR_DIAG	AGENT	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7466	GPADC	0X7E6A	html	GPADC_ADC_CFG_TDEV_SAMP_DLY	DLY	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPADC_DLY_2344	SOO	0X3	
7467	GPADC	0X7E6B	html	GPADC_ADC_CFG_ALL_SAMP_DLY	DLY	7	0	6:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X6	
7468	GPADC	0X7E6C	html	GPADC_ADC_CFG_SLEEP_CFG	LDO_OFF_DLY	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X4	
7469	GPADC	0X7E6C	html	GPADC_ADC_CFG_SLEEP_CFG	ACTIVE	2	3	4:3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7470	GPADC	0X7E6C	html	GPADC_ADC_CFG_SLEEP_CFG	LEVEL	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
7471	GPADC	0X7E6C	html	GPADC_ADC_CFG_SLEEP_CFG	AMP_OFF_DLY	2	6	7:6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7472	GPADC	0X7E6D	html	GPADC_ADC_CFG_TDEV_CFG	ICTRL	2	4	5:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPADC_ICTRL_2345	SOO	0X1	
7473	GPADC	0X7E6D	html	GPADC_ADC_CFG_TDEV_CFG	GAIN_0P3	1	6	6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPADC_GAIN_0P3_2345	SOO	0X1	
7474	GPADC	0X7E6E	html	GPADC_ADC_CFG_IBAT_CFG	EN_HICUR_IBAT	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7475	GPADC	0X7E6F	html	GPADC_ADC_CFG_ADC_TRIM_IF_0	CLK_LOW_CNT	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_GPADC_CLK_LOW_CNT_2346	SOO	0X6	
7476	GPADC	0X7E70	html	GPADC_ADC_CFG_ADC_TRIM_IF_1	CLK_HIGH_CNT	5	0	4:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_GPADC_CLK_HIGH_CNT_2347	SOO	0X6	
7477	GPADC	0X7E71	html	GPADC_ADC_CFG_ADC_TRIM_IF_2	HOLD_CNT	4	0	3:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_GPADC_HOLD_CNT_2348	SOO	0X4	
7478	GPADC	0X7E71	html	GPADC_ADC_CFG_ADC_TRIM_IF_2	COMP_SYNC	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_GPADC_COMP_SYNC_2348	SOO	0X1	
7479	GPADC	0X7E72	html	GPADC_ADC_CFG_ADC_TRIM_IF_3	AMP_START_CNT	7	0	6:0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_GPADC_AMP_START_CNT_2349	SOO	0X11	
7480	GPADC	0X7E73	html	GPADC_ADC_CFG_VREF_TRIM	LDO_VREF_TRIM	5	0	4:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_GPADC_LDO_VREF_TRIM_2350	SOO	0X0	
7481	GPADC	0X7E73	html	GPADC_ADC_CFG_VREF_TRIM	LDO_VREF_DIS	1	5	5	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_GPADC_LDO_VREF_DIS_2350	SOO	0X0	
7482	GPADC	0X7E74	html	GPADC_ADC_CFG_CDAC_TRIM	CDAC_TRIM	3	0	2:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_GPADC_CDAC_TRIM_2351	SOO	0X0	
7483	GPADC	0X7E75	html	GPADC_ADC_CFG_ADC_GAIN_1V5_LSB	VAL	8	0	7:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_GPADC_VAL_2352	SOO	0X0	
7484	GPADC	0X7E76	html	GPADC_ADC_CFG_ADC_GAIN_1V5_MSB	VAL	8	0	7:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_GPADC_VAL_2353	SOO	0X0	
7485	GPADC	0X7E77	html	GPADC_ADC_CFG_ADC_GAIN_5V_LSB	VAL	8	0	7:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_GPADC_VAL_2354	SOO	0X0	
7486	GPADC	0X7E78	html	GPADC_ADC_CFG_ADC_GAIN_5V_MSB	VAL	8	0	7:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_GPADC_VAL_2355	SOO	0X0	
7487	GPADC	0X7E79	html	GPADC_ADC_CFG_ADC_GAIN_LC_IBAT_LSB	VAL	8	0	7:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_GPADC_VAL_2356	SOO	0X0	
7488	GPADC	0X7E7A	html	GPADC_ADC_CFG_ADC_GAIN_LC_IBAT_MSB	VAL	8	0	7:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_GPADC_VAL_2357	SOO	0X0	
7489	GPADC	0X7E7B	html	GPADC_ADC_CFG_ADC_GAIN_HC_IBAT_LSB	VAL	8	0	7:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_GPADC_VAL_2358	SOO	0X0	
7490	GPADC	0X7E7C	html	GPADC_ADC_CFG_ADC_GAIN_HC_IBAT_MSB	VAL	8	0	7:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_GPADC_VAL_2359	SOO	0X0	
7491	GPADC	0X7E7D	html	GPADC_ADC_CFG_ADC_OFFSET_1V5_LSB	VAL	8	0	7:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_GPADC_VAL_2360	SOO	0X0	
7492	GPADC	0X7E7E	html	GPADC_ADC_CFG_ADC_OFFSET_1V5_MSB	VAL	8	0	7:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_GPADC_VAL_2361	SOO	0X0	
7493	GPADC	0X7E7F	html	GPADC_ADC_CFG_ADC_OFFSET_5V_LSB	VAL	8	0	7:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_GPADC_VAL_2362	SOO	0X0	
7494	GPADC	0X7E80	html	GPADC_ADC_CFG_ADC_OFFSET_5V_MSB	VAL	8	0	7:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_GPADC_VAL_2363	SOO	0X0	
7495	GPADC	0X7E81	html	GPADC_ADC_CFG_ADC_OFFSET_LC_IBAT_LSB	VAL	8	0	7:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_GPADC_VAL_2364	SOO	0X0	
7496	GPADC	0X7E82	html	GPADC_ADC_CFG_ADC_OFFSET_LC_IBAT_MSB	VAL	8	0	7:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_GPADC_VAL_2365	SOO	0X0	
7497	GPADC	0X7E83	html	GPADC_ADC_CFG_ADC_OFFSET_HC_IBAT_LSB	VAL	8	0	7:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_GPADC_VAL_2366	SOO	0X0	
7498	GPADC	0X7E84	html	GPADC_ADC_CFG_ADC_OFFSET_HC_IBAT_MSB	VAL	8	0	7:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_GPADC_VAL_2367	SOO	0X0	
7499	GPADC	0X7E85	html	GPADC_ADC_CFG_AMUX_IO_CFG	AMUXAY_PULLDOWN	1	0	0	RW	NA	FALSE	T	TRUE	FALSE	NA	NA	SOI	0X0	
7500	GPADC	0X7E85	html	GPADC_ADC_CFG_AMUX_IO_CFG	AMUXBY_PULLDOWN	1	1	1	RW	NA	FALSE	T	TRUE	FALSE	NA	NA	SOI	0X0	
7501	GPADC_BUF	0X8000	html	GPADC_BUF_PTMU0_SCH_1_SLOT0	SLOT0	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7502	GPADC_BUF	0X8001	html	GPADC_BUF_PTMU0_SCH_1_SLOT1	SLOT1	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7503	GPADC_BUF	0X8002	html	GPADC_BUF_PTMU0_SCH_1_SLOT2	SLOT2	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7504	GPADC_BUF	0X8003	html	GPADC_BUF_PTMU0_SCH_1_SLOT3	SLOT3	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7505	GPADC_BUF	0X8004	html	GPADC_BUF_PTMU0_SCH_1_SLOT4	SLOT4	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7506	GPADC_BUF	0X8005	html	GPADC_BUF_PTMU0_SCH_1_SLOT5	SLOT5	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7507	GPADC_BUF	0X8006	html	GPADC_BUF_PTMU0_SCH_1_SLOT6	SLOT6	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7508	GPADC_BUF	0X8007	html	GPADC_BUF_PTMU0_SCH_1_SLOT7	SLOT7	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7509	GPADC_BUF	0X8008	html	GPADC_BUF_PTMU0_SCH_1_SLOT8	SLOT8	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7510	GPADC_BUF	0X8009	html	GPADC_BUF_PTMU0_SCH_1_SLOT9	SLOT9	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7511	GPADC_BUF	0X800A	html	GPADC_BUF_PTMU0_SCH_1_SLOT10	SLOT10	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7512	GPADC_BUF	0X800B	html	GPADC_BUF_PTMU0_SCH_1_SLOT11	SLOT11	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7513	GPADC_BUF	0X800C	html	GPADC_BUF_PTMU0_SCH_1_SLOT12	SLOT12	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7514	GPADC_BUF	0X800D	html	GPADC_BUF_PTMU0_SCH_1_SLOT13	SLOT13	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7515	GPADC_BUF	0X800E	html	GPADC_BUF_PTMU0_SCH_1_SLOT14	SLOT14	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7516	GPADC_BUF	0X800F	html	GPADC_BUF_PTMU0_SCH_1_SLOT15	SLOT15	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7517	GPADC_BUF	0X8010	html	GPADC_BUF_PTMU0_SCH_1_CTRL	MINMAX	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7518	GPADC_BUF	0X8040	html	GPADC_BUF_PTMU1_SCH_2_SLOT0	SLOT0	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7519	GPADC_BUF	0X8041	html	GPADC_BUF_PTMU1_SCH_2_SLOT1	SLOT1	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7520	GPADC_BUF	0X8042	html	GPADC_BUF_PTMU1_SCH_2_SLOT2	SLOT2	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7521	GPADC_BUF	0X8043	html	GPADC_BUF_PTMU1_SCH_2_SLOT3	SLOT3	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7522	GPADC_BUF	0X8044	html	GPADC_BUF_PTMU1_SCH_2_SLOT4	SLOT4	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7523	GPADC_BUF	0X8045	html	GPADC_BUF_PTMU1_SCH_2_SLOT5	SLOT5	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7524	GPADC_BUF	0X8046	html	GPADC_BUF_PTMU1_SCH_2_SLOT6	SLOT6	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7525	GPADC_BUF	0X8047	html	GPADC_BUF_PTMU1_SCH_2_SLOT7	SLOT7	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7526	GPADC_BUF	0X8048	html	GPADC_BUF_PTMU1_SCH_2_SLOT8	SLOT8	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7527	GPADC_BUF	0X8049	html	GPADC_BUF_PTMU1_SCH_2_SLOT9	SLOT9	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7528	GPADC_BUF	0X804A	html	GPADC_BUF_PTMU1_SCH_2_SLOT10	SLOT10	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7529	GPADC_BUF	0X804B	html	GPADC_BUF_PTMU1_SCH_2_SLOT11	SLOT11	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7530	GPADC_BUF	0X804C	html	GPADC_BUF_PTMU1_SCH_2_SLOT12	SLOT12	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7531	GPADC_BUF	0X804D	html	GPADC_BUF_PTMU1_SCH_2_SLOT13	SLOT13	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7532	GPADC_BUF	0X804E	html	GPADC_BUF_PTMU1_SCH_2_SLOT14	SLOT14	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7533	GPADC_BUF	0X804F	html	GPADC_BUF_PTMU1_SCH_2_SLOT15	SLOT15	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7534	GPADC_BUF	0X8050	html	GPADC_BUF_PTMU1_SCH_2_CTRL	MINMAX	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7535	GPADC_BUF	0X8200	html	GPADC_BUF_PTMU8_SCH_1_CONV_RES_LSB_SLOT0	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7536	GPADC_BUF	0X8201	html	GPADC_BUF_PTMU8_SCH_1_CONV_RES_MSB_SLOT0	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7537	GPADC_BUF	0X8202	html	GPADC_BUF_PTMU8_SCH_1_CONV_RES_LSB_SLOT1	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7538	GPADC_BUF	0X8203	html	GPADC_BUF_PTMU8_SCH_1_CONV_RES_MSB_SLOT1	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7539	GPADC_BUF	0X8204	html	GPADC_BUF_PTMU8_SCH_1_CONV_RES_LSB_SLOT2	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7540	GPADC_BUF	0X8205	html	GPADC_BUF_PTMU8_SCH_1_CONV_RES_MSB_SLOT2	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7541	GPADC_BUF	0X8206	html	GPADC_BUF_PTMU8_SCH_1_CONV_RES_LSB_SLOT3	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7542	GPADC_BUF	0X8207	html	GPADC_BUF_PTMU8_SCH_1_CONV_RES_MSB_SLOT3	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7543	GPADC_BUF	0X8208	html	GPADC_BUF_PTMU8_SCH_1_CONV_RES_LSB_SLOT4	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7544	GPADC_BUF	0X8209	html	GPADC_BUF_PTMU8_SCH_1_CONV_RES_MSB_SLOT4	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7545	GPADC_BUF	0X820A	html	GPADC_BUF_PTMU8_SCH_1_CONV_RES_LSB_SLOT5	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7546	GPADC_BUF	0X820B	html	GPADC_BUF_PTMU8_SCH_1_CONV_RES_MSB_SLOT5	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7547	GPADC_BUF	0X820C	html	GPADC_BUF_PTMU8_SCH_1_CONV_RES_LSB_SLOT6	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7548	GPADC_BUF	0X820D	html	GPADC_BUF_PTMU8_SCH_1_CONV_RES_MSB_SLOT6	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7549	GPADC_BUF	0X820E	html	GPADC_BUF_PTMU8_SCH_1_CONV_RES_LSB_SLOT7	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7550	GPADC_BUF	0X820F	html	GPADC_BUF_PTMU8_SCH_1_CONV_RES_MSB_SLOT7	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7551	GPADC_BUF	0X8210	html	GPADC_BUF_PTMU8_SCH_1_CONV_RES_LSB_SLOT8	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7552	GPADC_BUF	0X8211	html	GPADC_BUF_PTMU8_SCH_1_CONV_RES_MSB_SLOT8	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7553	GPADC_BUF	0X8212	html	GPADC_BUF_PTMU8_SCH_1_CONV_RES_LSB_SLOT9	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7554	GPADC_BUF	0X8213	html	GPADC_BUF_PTMU8_SCH_1_CONV_RES_MSB_SLOT9	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7555	GPADC_BUF	0X8214	html	GPADC_BUF_PTMU8_SCH_1_CONV_RES_LSB_SLOT10	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7556	GPADC_BUF	0X8215	html	GPADC_BUF_PTMU8_SCH_1_CONV_RES_MSB_SLOT10	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7557	GPADC_BUF	0X8216	html	GPADC_BUF_PTMU8_SCH_1_CONV_RES_LSB_SLOT11	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7558	GPADC_BUF	0X8217	html	GPADC_BUF_PTMU8_SCH_1_CONV_RES_MSB_SLOT11	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7559	GPADC_BUF	0X8218	html	GPADC_BUF_PTMU8_SCH_1_CONV_RES_LSB_SLOT12	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7560	GPADC_BUF	0X8219	html	GPADC_BUF_PTMU8_SCH_1_CONV_RES_MSB_SLOT12	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7561	GPADC_BUF	0X821A	html	GPADC_BUF_PTMU8_SCH_1_CONV_RES_LSB_SLOT13	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7562	GPADC_BUF	0X821B	html	GPADC_BUF_PTMU8_SCH_1_CONV_RES_MSB_SLOT13	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7563	GPADC_BUF	0X821C	html	GPADC_BUF_PTMU8_SCH_1_CONV_RES_LSB_SLOT14	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7564	GPADC_BUF	0X821D	html	GPADC_BUF_PTMU8_SCH_1_CONV_RES_MSB_SLOT14	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7565	GPADC_BUF	0X821E	html	GPADC_BUF_PTMU8_SCH_1_CONV_RES_LSB_SLOT15	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7566	GPADC_BUF	0X821F	html	GPADC_BUF_PTMU8_SCH_1_CONV_RES_MSB_SLOT15	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7567	GPADC_BUF	0X8280	html	GPADC_BUF_PTMU9_SCH_1_MIN_LSB_SLOT0	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7568	GPADC_BUF	0X8281	html	GPADC_BUF_PTMU9_SCH_1_MIN_MSB_SLOT0	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7569	GPADC_BUF	0X8282	html	GPADC_BUF_PTMU9_SCH_1_MIN_LSB_SLOT1	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7570	GPADC_BUF	0X8283	html	GPADC_BUF_PTMU9_SCH_1_MIN_MSB_SLOT1	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7571	GPADC_BUF	0X8284	html	GPADC_BUF_PTMU9_SCH_1_MIN_LSB_SLOT2	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7572	GPADC_BUF	0X8285	html	GPADC_BUF_PTMU9_SCH_1_MIN_MSB_SLOT2	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7573	GPADC_BUF	0X8286	html	GPADC_BUF_PTMU9_SCH_1_MIN_LSB_SLOT3	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7574	GPADC_BUF	0X8287	html	GPADC_BUF_PTMU9_SCH_1_MIN_MSB_SLOT3	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7575	GPADC_BUF	0X8288	html	GPADC_BUF_PTMU9_SCH_1_MIN_LSB_SLOT4	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7576	GPADC_BUF	0X8289	html	GPADC_BUF_PTMU9_SCH_1_MIN_MSB_SLOT4	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7577	GPADC_BUF	0X828A	html	GPADC_BUF_PTMU9_SCH_1_MIN_LSB_SLOT5	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7578	GPADC_BUF	0X828B	html	GPADC_BUF_PTMU9_SCH_1_MIN_MSB_SLOT5	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7579	GPADC_BUF	0X828C	html	GPADC_BUF_PTMU9_SCH_1_MIN_LSB_SLOT6	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7580	GPADC_BUF	0X828D	html	GPADC_BUF_PTMU9_SCH_1_MIN_MSB_SLOT6	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7581	GPADC_BUF	0X828E	html	GPADC_BUF_PTMU9_SCH_1_MIN_LSB_SLOT7	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7582	GPADC_BUF	0X828F	html	GPADC_BUF_PTMU9_SCH_1_MIN_MSB_SLOT7	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7583	GPADC_BUF	0X8290	html	GPADC_BUF_PTMU9_SCH_1_MIN_LSB_SLOT8	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7584	GPADC_BUF	0X8291	html	GPADC_BUF_PTMU9_SCH_1_MIN_MSB_SLOT8	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7585	GPADC_BUF	0X8292	html	GPADC_BUF_PTMU9_SCH_1_MIN_LSB_SLOT9	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7586	GPADC_BUF	0X8293	html	GPADC_BUF_PTMU9_SCH_1_MIN_MSB_SLOT9	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7587	GPADC_BUF	0X8294	html	GPADC_BUF_PTMU9_SCH_1_MIN_LSB_SLOT10	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7588	GPADC_BUF	0X8295	html	GPADC_BUF_PTMU9_SCH_1_MIN_MSB_SLOT10	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7589	GPADC_BUF	0X8296	html	GPADC_BUF_PTMU9_SCH_1_MIN_LSB_SLOT11	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7590	GPADC_BUF	0X8297	html	GPADC_BUF_PTMU9_SCH_1_MIN_MSB_SLOT11	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7591	GPADC_BUF	0X8298	html	GPADC_BUF_PTMU9_SCH_1_MIN_LSB_SLOT12	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7592	GPADC_BUF	0X8299	html	GPADC_BUF_PTMU9_SCH_1_MIN_MSB_SLOT12	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7593	GPADC_BUF	0X829A	html	GPADC_BUF_PTMU9_SCH_1_MIN_LSB_SLOT13	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7594	GPADC_BUF	0X829B	html	GPADC_BUF_PTMU9_SCH_1_MIN_MSB_SLOT13	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7595	GPADC_BUF	0X829C	html	GPADC_BUF_PTMU9_SCH_1_MIN_LSB_SLOT14	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7596	GPADC_BUF	0X829D	html	GPADC_BUF_PTMU9_SCH_1_MIN_MSB_SLOT14	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7597	GPADC_BUF	0X829E	html	GPADC_BUF_PTMU9_SCH_1_MAX_LSB_SLOT0	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7598	GPADC_BUF	0X829F	html	GPADC_BUF_PTMU9_SCH_1_MAX_MSB_SLOT0	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7599	GPADC_BUF	0X82A0	html	GPADC_BUF_PTMU9_SCH_1_MAX_LSB_SLOT1	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7600	GPADC_BUF	0X82A1	html	GPADC_BUF_PTMU9_SCH_1_MAX_MSB_SLOT1	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7601	GPADC_BUF	0X82A2	html	GPADC_BUF_PTMU9_SCH_1_MAX_LSB_SLOT2	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7602	GPADC_BUF	0X82A3	html	GPADC_BUF_PTMU9_SCH_1_MAX_MSB_SLOT2	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7603	GPADC_BUF	0X82A4	html	GPADC_BUF_PTMU9_SCH_1_MAX_LSB_SLOT3	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7604	GPADC_BUF	0X82A5	html	GPADC_BUF_PTMU9_SCH_1_MAX_MSB_SLOT3	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7605	GPADC_BUF	0X82A6	html	GPADC_BUF_PTMU9_SCH_1_MAX_LSB_SLOT4	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7606	GPADC_BUF	0X82A7	html	GPADC_BUF_PTMU9_SCH_1_MAX_MSB_SLOT4	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7607	GPADC_BUF	0X82A8	html	GPADC_BUF_PTMU9_SCH_1_MAX_LSB_SLOT5	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7608	GPADC_BUF	0X82A9	html	GPADC_BUF_PTMU9_SCH_1_MAX_MSB_SLOT5	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7609	GPADC_BUF	0X82AA	html	GPADC_BUF_PTMU9_SCH_1_MAX_LSB_SLOT6	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7610	GPADC_BUF	0X82AB	html	GPADC_BUF_PTMU9_SCH_1_MAX_MSB_SLOT6	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7611	GPADC_BUF	0X82AC	html	GPADC_BUF_PTMU9_SCH_1_MAX_LSB_SLOT7	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7612	GPADC_BUF	0X82AD	html	GPADC_BUF_PTMU9_SCH_1_MAX_MSB_SLOT7	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7613	GPADC_BUF	0X82AE	html	GPADC_BUF_PTMU9_SCH_1_MAX_LSB_SLOT8	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7614	GPADC_BUF	0X82AF	html	GPADC_BUF_PTMU9_SCH_1_MAX_MSB_SLOT8	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7615	GPADC_BUF	0X82B0	html	GPADC_BUF_PTMU9_SCH_1_MAX_LSB_SLOT9	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7616	GPADC_BUF	0X82B1	html	GPADC_BUF_PTMU9_SCH_1_MAX_MSB_SLOT9	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7617	GPADC_BUF	0X82B2	html	GPADC_BUF_PTMU9_SCH_1_MAX_LSB_SLOT10	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7618	GPADC_BUF	0X82B3	html	GPADC_BUF_PTMU9_SCH_1_MAX_MSB_SLOT10	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7619	GPADC_BUF	0X82B4	html	GPADC_BUF_PTMU9_SCH_1_MAX_LSB_SLOT11	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7620	GPADC_BUF	0X82B5	html	GPADC_BUF_PTMU9_SCH_1_MAX_MSB_SLOT11	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7621	GPADC_BUF	0X82B6	html	GPADC_BUF_PTMU9_SCH_1_MAX_LSB_SLOT12	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7622	GPADC_BUF	0X82B7	html	GPADC_BUF_PTMU9_SCH_1_MAX_MSB_SLOT12	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7623	GPADC_BUF	0X82B8	html	GPADC_BUF_PTMU9_SCH_1_MAX_LSB_SLOT13	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7624	GPADC_BUF	0X82B9	html	GPADC_BUF_PTMU9_SCH_1_MAX_MSB_SLOT13	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7625	GPADC_BUF	0X82BA	html	GPADC_BUF_PTMU9_SCH_1_MAX_LSB_SLOT14	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7626	GPADC_BUF	0X82BB	html	GPADC_BUF_PTMU9_SCH_1_MAX_MSB_SLOT14	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7627	GPADC_BUF	0X82BC	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM0_SLOT0	BYTE0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7628	GPADC_BUF	0X82BD	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM1_SLOT0	BYTE1	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7629	GPADC_BUF	0X82BE	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM2_SLOT0	BYTE2	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7630	GPADC_BUF	0X82BF	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM3_SLOT0	BYTE3	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7631	GPADC_BUF	0X82C0	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM0_SLOT1	BYTE0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7632	GPADC_BUF	0X82C1	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM1_SLOT1	BYTE1	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7633	GPADC_BUF	0X82C2	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM2_SLOT1	BYTE2	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7634	GPADC_BUF	0X82C3	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM3_SLOT1	BYTE3	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7635	GPADC_BUF	0X82C4	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM0_SLOT2	BYTE0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7636	GPADC_BUF	0X82C5	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM1_SLOT2	BYTE1	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7637	GPADC_BUF	0X82C6	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM2_SLOT2	BYTE2	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7638	GPADC_BUF	0X82C7	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM3_SLOT2	BYTE3	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7639	GPADC_BUF	0X82C8	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM0_SLOT3	BYTE0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7640	GPADC_BUF	0X82C9	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM1_SLOT3	BYTE1	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7641	GPADC_BUF	0X82CA	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM2_SLOT3	BYTE2	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7642	GPADC_BUF	0X82CB	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM3_SLOT3	BYTE3	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7643	GPADC_BUF	0X82CC	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM0_SLOT4	BYTE0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7644	GPADC_BUF	0X82CD	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM1_SLOT4	BYTE1	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7645	GPADC_BUF	0X82CE	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM2_SLOT4	BYTE2	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7646	GPADC_BUF	0X82CF	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM3_SLOT4	BYTE3	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7647	GPADC_BUF	0X82D0	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM0_SLOT5	BYTE0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7648	GPADC_BUF	0X82D1	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM1_SLOT5	BYTE1	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7649	GPADC_BUF	0X82D2	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM2_SLOT5	BYTE2	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7650	GPADC_BUF	0X82D3	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM3_SLOT5	BYTE3	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7651	GPADC_BUF	0X82D4	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM0_SLOT6	BYTE0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7652	GPADC_BUF	0X82D5	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM1_SLOT6	BYTE1	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7653	GPADC_BUF	0X82D6	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM2_SLOT6	BYTE2	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7654	GPADC_BUF	0X82D7	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM3_SLOT6	BYTE3	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7655	GPADC_BUF	0X82D8	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM0_SLOT7	BYTE0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7656	GPADC_BUF	0X82D9	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM1_SLOT7	BYTE1	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7657	GPADC_BUF	0X82DA	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM2_SLOT7	BYTE2	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7658	GPADC_BUF	0X82DB	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM3_SLOT7	BYTE3	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7659	GPADC_BUF	0X82DC	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM0_SLOT8	BYTE0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7660	GPADC_BUF	0X82DD	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM1_SLOT8	BYTE1	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7661	GPADC_BUF	0X82DE	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM2_SLOT8	BYTE2	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7662	GPADC_BUF	0X82DF	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM3_SLOT8	BYTE3	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7663	GPADC_BUF	0X82E0	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM0_SLOT9	BYTE0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7664	GPADC_BUF	0X82E1	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM1_SLOT9	BYTE1	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7665	GPADC_BUF	0X82E2	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM2_SLOT9	BYTE2	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7666	GPADC_BUF	0X82E3	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM3_SLOT9	BYTE3	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7667	GPADC_BUF	0X82E4	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM0_SLOT10	BYTE0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7668	GPADC_BUF	0X82E5	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM1_SLOT10	BYTE1	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7669	GPADC_BUF	0X82E6	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM2_SLOT10	BYTE2	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7670	GPADC_BUF	0X82E7	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM3_SLOT10	BYTE3	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7671	GPADC_BUF	0X82E8	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM0_SLOT11	BYTE0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7672	GPADC_BUF	0X82E9	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM1_SLOT11	BYTE1	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7673	GPADC_BUF	0X82EA	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM2_SLOT11	BYTE2	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7674	GPADC_BUF	0X82EB	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM3_SLOT11	BYTE3	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7675	GPADC_BUF	0X82EC	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM0_SLOT12	BYTE0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7676	GPADC_BUF	0X82ED	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM1_SLOT12	BYTE1	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7677	GPADC_BUF	0X82EE	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM2_SLOT12	BYTE2	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7678	GPADC_BUF	0X82EF	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM3_SLOT12	BYTE3	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7679	GPADC_BUF	0X82F0	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM0_SLOT13	BYTE0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7680	GPADC_BUF	0X82F1	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM1_SLOT13	BYTE1	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7681	GPADC_BUF	0X82F2	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM2_SLOT13	BYTE2	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7682	GPADC_BUF	0X82F3	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM3_SLOT13	BYTE3	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7683	GPADC_BUF	0X82F4	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM0_SLOT14	BYTE0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7684	GPADC_BUF	0X82F5	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM1_SLOT14	BYTE1	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7685	GPADC_BUF	0X82F6	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM2_SLOT14	BYTE2	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7686	GPADC_BUF	0X82F7	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM3_SLOT14	BYTE3	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7687	GPADC_BUF	0X82F8	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM0_SLOT15	BYTE0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7688	GPADC_BUF	0X82F9	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM1_SLOT15	BYTE1	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7689	GPADC_BUF	0X82FA	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM2_SLOT15	BYTE2	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7690	GPADC_BUF	0X82FB	html	GPADC_BUF_PTMU9_SCH_1_CONV_ACCUM3_SLOT15	BYTE3	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7691	GPADC_BUF	0X82FC	html	GPADC_BUF_PTMU9_SCH_1_COUNTER_BYTE0	BYTE0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7692	GPADC_BUF	0X82FD	html	GPADC_BUF_PTMU9_SCH_1_COUNTER_BYTE1	BYTE1	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7693	GPADC_BUF	0X82FE	html	GPADC_BUF_PTMU9_SCH_1_COUNTER_BYTE2	BYTE2	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7694	GPADC_BUF	0X82FF	html	GPADC_BUF_PTMU9_SCH_1_COUNTER_BYTE3	BYTE3	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7695	GPADC_BUF	0X8300	html	GPADC_BUF_PTMU10_SCH_2_CONV_RES_LSB_SLOT0	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7696	GPADC_BUF	0X8301	html	GPADC_BUF_PTMU10_SCH_2_CONV_RES_MSB_SLOT0	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7697	GPADC_BUF	0X8302	html	GPADC_BUF_PTMU10_SCH_2_CONV_RES_LSB_SLOT1	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7698	GPADC_BUF	0X8303	html	GPADC_BUF_PTMU10_SCH_2_CONV_RES_MSB_SLOT1	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7699	GPADC_BUF	0X8304	html	GPADC_BUF_PTMU10_SCH_2_CONV_RES_LSB_SLOT2	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7700	GPADC_BUF	0X8305	html	GPADC_BUF_PTMU10_SCH_2_CONV_RES_MSB_SLOT2	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7701	GPADC_BUF	0X8306	html	GPADC_BUF_PTMU10_SCH_2_CONV_RES_LSB_SLOT3	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7702	GPADC_BUF	0X8307	html	GPADC_BUF_PTMU10_SCH_2_CONV_RES_MSB_SLOT3	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7703	GPADC_BUF	0X8308	html	GPADC_BUF_PTMU10_SCH_2_CONV_RES_LSB_SLOT4	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7704	GPADC_BUF	0X8309	html	GPADC_BUF_PTMU10_SCH_2_CONV_RES_MSB_SLOT4	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7705	GPADC_BUF	0X830A	html	GPADC_BUF_PTMU10_SCH_2_CONV_RES_LSB_SLOT5	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7706	GPADC_BUF	0X830B	html	GPADC_BUF_PTMU10_SCH_2_CONV_RES_MSB_SLOT5	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7707	GPADC_BUF	0X830C	html	GPADC_BUF_PTMU10_SCH_2_CONV_RES_LSB_SLOT6	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7708	GPADC_BUF	0X830D	html	GPADC_BUF_PTMU10_SCH_2_CONV_RES_MSB_SLOT6	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7709	GPADC_BUF	0X830E	html	GPADC_BUF_PTMU10_SCH_2_CONV_RES_LSB_SLOT7	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7710	GPADC_BUF	0X830F	html	GPADC_BUF_PTMU10_SCH_2_CONV_RES_MSB_SLOT7	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7711	GPADC_BUF	0X8310	html	GPADC_BUF_PTMU10_SCH_2_CONV_RES_LSB_SLOT8	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7712	GPADC_BUF	0X8311	html	GPADC_BUF_PTMU10_SCH_2_CONV_RES_MSB_SLOT8	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7713	GPADC_BUF	0X8312	html	GPADC_BUF_PTMU10_SCH_2_CONV_RES_LSB_SLOT9	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7714	GPADC_BUF	0X8313	html	GPADC_BUF_PTMU10_SCH_2_CONV_RES_MSB_SLOT9	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7715	GPADC_BUF	0X8314	html	GPADC_BUF_PTMU10_SCH_2_CONV_RES_LSB_SLOT10	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7716	GPADC_BUF	0X8315	html	GPADC_BUF_PTMU10_SCH_2_CONV_RES_MSB_SLOT10	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7717	GPADC_BUF	0X8316	html	GPADC_BUF_PTMU10_SCH_2_CONV_RES_LSB_SLOT11	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7718	GPADC_BUF	0X8317	html	GPADC_BUF_PTMU10_SCH_2_CONV_RES_MSB_SLOT11	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7719	GPADC_BUF	0X8318	html	GPADC_BUF_PTMU10_SCH_2_CONV_RES_LSB_SLOT12	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7720	GPADC_BUF	0X8319	html	GPADC_BUF_PTMU10_SCH_2_CONV_RES_MSB_SLOT12	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7721	GPADC_BUF	0X831A	html	GPADC_BUF_PTMU10_SCH_2_CONV_RES_LSB_SLOT13	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7722	GPADC_BUF	0X831B	html	GPADC_BUF_PTMU10_SCH_2_CONV_RES_MSB_SLOT13	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7723	GPADC_BUF	0X831C	html	GPADC_BUF_PTMU10_SCH_2_CONV_RES_LSB_SLOT14	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7724	GPADC_BUF	0X831D	html	GPADC_BUF_PTMU10_SCH_2_CONV_RES_MSB_SLOT14	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7725	GPADC_BUF	0X831E	html	GPADC_BUF_PTMU10_SCH_2_CONV_RES_LSB_SLOT15	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7726	GPADC_BUF	0X831F	html	GPADC_BUF_PTMU10_SCH_2_CONV_RES_MSB_SLOT15	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7727	GPADC_BUF	0X8380	html	GPADC_BUF_PTMU11_SCH_2_MIN_LSB_SLOT0	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7728	GPADC_BUF	0X8381	html	GPADC_BUF_PTMU11_SCH_2_MIN_MSB_SLOT0	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7729	GPADC_BUF	0X8382	html	GPADC_BUF_PTMU11_SCH_2_MIN_LSB_SLOT1	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7730	GPADC_BUF	0X8383	html	GPADC_BUF_PTMU11_SCH_2_MIN_MSB_SLOT1	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7731	GPADC_BUF	0X8384	html	GPADC_BUF_PTMU11_SCH_2_MIN_LSB_SLOT2	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7732	GPADC_BUF	0X8385	html	GPADC_BUF_PTMU11_SCH_2_MIN_MSB_SLOT2	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7733	GPADC_BUF	0X8386	html	GPADC_BUF_PTMU11_SCH_2_MIN_LSB_SLOT3	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7734	GPADC_BUF	0X8387	html	GPADC_BUF_PTMU11_SCH_2_MIN_MSB_SLOT3	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7735	GPADC_BUF	0X8388	html	GPADC_BUF_PTMU11_SCH_2_MIN_LSB_SLOT4	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7736	GPADC_BUF	0X8389	html	GPADC_BUF_PTMU11_SCH_2_MIN_MSB_SLOT4	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7737	GPADC_BUF	0X838A	html	GPADC_BUF_PTMU11_SCH_2_MIN_LSB_SLOT5	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7738	GPADC_BUF	0X838B	html	GPADC_BUF_PTMU11_SCH_2_MIN_MSB_SLOT5	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7739	GPADC_BUF	0X838C	html	GPADC_BUF_PTMU11_SCH_2_MIN_LSB_SLOT6	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7740	GPADC_BUF	0X838D	html	GPADC_BUF_PTMU11_SCH_2_MIN_MSB_SLOT6	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7741	GPADC_BUF	0X838E	html	GPADC_BUF_PTMU11_SCH_2_MIN_LSB_SLOT7	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7742	GPADC_BUF	0X838F	html	GPADC_BUF_PTMU11_SCH_2_MIN_MSB_SLOT7	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7743	GPADC_BUF	0X8390	html	GPADC_BUF_PTMU11_SCH_2_MIN_LSB_SLOT8	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7744	GPADC_BUF	0X8391	html	GPADC_BUF_PTMU11_SCH_2_MIN_MSB_SLOT8	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7745	GPADC_BUF	0X8392	html	GPADC_BUF_PTMU11_SCH_2_MIN_LSB_SLOT9	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7746	GPADC_BUF	0X8393	html	GPADC_BUF_PTMU11_SCH_2_MIN_MSB_SLOT9	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7747	GPADC_BUF	0X8394	html	GPADC_BUF_PTMU11_SCH_2_MIN_LSB_SLOT10	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7748	GPADC_BUF	0X8395	html	GPADC_BUF_PTMU11_SCH_2_MIN_MSB_SLOT10	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7749	GPADC_BUF	0X8396	html	GPADC_BUF_PTMU11_SCH_2_MIN_LSB_SLOT11	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7750	GPADC_BUF	0X8397	html	GPADC_BUF_PTMU11_SCH_2_MIN_MSB_SLOT11	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7751	GPADC_BUF	0X8398	html	GPADC_BUF_PTMU11_SCH_2_MIN_LSB_SLOT12	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7752	GPADC_BUF	0X8399	html	GPADC_BUF_PTMU11_SCH_2_MIN_MSB_SLOT12	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7753	GPADC_BUF	0X839A	html	GPADC_BUF_PTMU11_SCH_2_MIN_LSB_SLOT13	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7754	GPADC_BUF	0X839B	html	GPADC_BUF_PTMU11_SCH_2_MIN_MSB_SLOT13	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7755	GPADC_BUF	0X839C	html	GPADC_BUF_PTMU11_SCH_2_MIN_LSB_SLOT14	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7756	GPADC_BUF	0X839D	html	GPADC_BUF_PTMU11_SCH_2_MIN_MSB_SLOT14	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7757	GPADC_BUF	0X839E	html	GPADC_BUF_PTMU11_SCH_2_MAX_LSB_SLOT0	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7758	GPADC_BUF	0X839F	html	GPADC_BUF_PTMU11_SCH_2_MAX_MSB_SLOT0	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7759	GPADC_BUF	0X83A0	html	GPADC_BUF_PTMU11_SCH_2_MAX_LSB_SLOT1	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7760	GPADC_BUF	0X83A1	html	GPADC_BUF_PTMU11_SCH_2_MAX_MSB_SLOT1	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7761	GPADC_BUF	0X83A2	html	GPADC_BUF_PTMU11_SCH_2_MAX_LSB_SLOT2	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7762	GPADC_BUF	0X83A3	html	GPADC_BUF_PTMU11_SCH_2_MAX_MSB_SLOT2	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7763	GPADC_BUF	0X83A4	html	GPADC_BUF_PTMU11_SCH_2_MAX_LSB_SLOT3	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7764	GPADC_BUF	0X83A5	html	GPADC_BUF_PTMU11_SCH_2_MAX_MSB_SLOT3	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7765	GPADC_BUF	0X83A6	html	GPADC_BUF_PTMU11_SCH_2_MAX_LSB_SLOT4	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7766	GPADC_BUF	0X83A7	html	GPADC_BUF_PTMU11_SCH_2_MAX_MSB_SLOT4	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7767	GPADC_BUF	0X83A8	html	GPADC_BUF_PTMU11_SCH_2_MAX_LSB_SLOT5	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7768	GPADC_BUF	0X83A9	html	GPADC_BUF_PTMU11_SCH_2_MAX_MSB_SLOT5	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7769	GPADC_BUF	0X83AA	html	GPADC_BUF_PTMU11_SCH_2_MAX_LSB_SLOT6	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7770	GPADC_BUF	0X83AB	html	GPADC_BUF_PTMU11_SCH_2_MAX_MSB_SLOT6	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7771	GPADC_BUF	0X83AC	html	GPADC_BUF_PTMU11_SCH_2_MAX_LSB_SLOT7	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7772	GPADC_BUF	0X83AD	html	GPADC_BUF_PTMU11_SCH_2_MAX_MSB_SLOT7	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7773	GPADC_BUF	0X83AE	html	GPADC_BUF_PTMU11_SCH_2_MAX_LSB_SLOT8	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7774	GPADC_BUF	0X83AF	html	GPADC_BUF_PTMU11_SCH_2_MAX_MSB_SLOT8	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7775	GPADC_BUF	0X83B0	html	GPADC_BUF_PTMU11_SCH_2_MAX_LSB_SLOT9	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7776	GPADC_BUF	0X83B1	html	GPADC_BUF_PTMU11_SCH_2_MAX_MSB_SLOT9	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7777	GPADC_BUF	0X83B2	html	GPADC_BUF_PTMU11_SCH_2_MAX_LSB_SLOT10	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7778	GPADC_BUF	0X83B3	html	GPADC_BUF_PTMU11_SCH_2_MAX_MSB_SLOT10	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7779	GPADC_BUF	0X83B4	html	GPADC_BUF_PTMU11_SCH_2_MAX_LSB_SLOT11	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7780	GPADC_BUF	0X83B5	html	GPADC_BUF_PTMU11_SCH_2_MAX_MSB_SLOT11	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7781	GPADC_BUF	0X83B6	html	GPADC_BUF_PTMU11_SCH_2_MAX_LSB_SLOT12	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7782	GPADC_BUF	0X83B7	html	GPADC_BUF_PTMU11_SCH_2_MAX_MSB_SLOT12	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7783	GPADC_BUF	0X83B8	html	GPADC_BUF_PTMU11_SCH_2_MAX_LSB_SLOT13	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7784	GPADC_BUF	0X83B9	html	GPADC_BUF_PTMU11_SCH_2_MAX_MSB_SLOT13	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7785	GPADC_BUF	0X83BA	html	GPADC_BUF_PTMU11_SCH_2_MAX_LSB_SLOT14	DATA_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7786	GPADC_BUF	0X83BB	html	GPADC_BUF_PTMU11_SCH_2_MAX_MSB_SLOT14	DATA_MSB	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7787	GPADC_BUF	0X83BC	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM0_SLOT0	BYTE0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7788	GPADC_BUF	0X83BD	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM1_SLOT0	BYTE1	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7789	GPADC_BUF	0X83BE	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM2_SLOT0	BYTE2	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7790	GPADC_BUF	0X83BF	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM3_SLOT0	BYTE3	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7791	GPADC_BUF	0X83C0	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM0_SLOT1	BYTE0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7792	GPADC_BUF	0X83C1	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM1_SLOT1	BYTE1	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7793	GPADC_BUF	0X83C2	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM2_SLOT1	BYTE2	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7794	GPADC_BUF	0X83C3	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM3_SLOT1	BYTE3	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7795	GPADC_BUF	0X83C4	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM0_SLOT2	BYTE0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7796	GPADC_BUF	0X83C5	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM1_SLOT2	BYTE1	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7797	GPADC_BUF	0X83C6	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM2_SLOT2	BYTE2	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7798	GPADC_BUF	0X83C7	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM3_SLOT2	BYTE3	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7799	GPADC_BUF	0X83C8	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM0_SLOT3	BYTE0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7800	GPADC_BUF	0X83C9	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM1_SLOT3	BYTE1	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7801	GPADC_BUF	0X83CA	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM2_SLOT3	BYTE2	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7802	GPADC_BUF	0X83CB	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM3_SLOT3	BYTE3	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7803	GPADC_BUF	0X83CC	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM0_SLOT4	BYTE0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7804	GPADC_BUF	0X83CD	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM1_SLOT4	BYTE1	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7805	GPADC_BUF	0X83CE	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM2_SLOT4	BYTE2	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7806	GPADC_BUF	0X83CF	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM3_SLOT4	BYTE3	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7807	GPADC_BUF	0X83D0	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM0_SLOT5	BYTE0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7808	GPADC_BUF	0X83D1	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM1_SLOT5	BYTE1	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7809	GPADC_BUF	0X83D2	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM2_SLOT5	BYTE2	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7810	GPADC_BUF	0X83D3	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM3_SLOT5	BYTE3	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7811	GPADC_BUF	0X83D4	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM0_SLOT6	BYTE0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7812	GPADC_BUF	0X83D5	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM1_SLOT6	BYTE1	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7813	GPADC_BUF	0X83D6	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM2_SLOT6	BYTE2	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7814	GPADC_BUF	0X83D7	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM3_SLOT6	BYTE3	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7815	GPADC_BUF	0X83D8	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM0_SLOT7	BYTE0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7816	GPADC_BUF	0X83D9	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM1_SLOT7	BYTE1	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7817	GPADC_BUF	0X83DA	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM2_SLOT7	BYTE2	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7818	GPADC_BUF	0X83DB	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM3_SLOT7	BYTE3	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7819	GPADC_BUF	0X83DC	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM0_SLOT8	BYTE0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7820	GPADC_BUF	0X83DD	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM1_SLOT8	BYTE1	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7821	GPADC_BUF	0X83DE	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM2_SLOT8	BYTE2	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7822	GPADC_BUF	0X83DF	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM3_SLOT8	BYTE3	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7823	GPADC_BUF	0X83E0	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM0_SLOT9	BYTE0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7824	GPADC_BUF	0X83E1	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM1_SLOT9	BYTE1	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7825	GPADC_BUF	0X83E2	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM2_SLOT9	BYTE2	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7826	GPADC_BUF	0X83E3	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM3_SLOT9	BYTE3	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7827	GPADC_BUF	0X83E4	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM0_SLOT10	BYTE0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7828	GPADC_BUF	0X83E5	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM1_SLOT10	BYTE1	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7829	GPADC_BUF	0X83E6	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM2_SLOT10	BYTE2	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7830	GPADC_BUF	0X83E7	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM3_SLOT10	BYTE3	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7831	GPADC_BUF	0X83E8	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM0_SLOT11	BYTE0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7832	GPADC_BUF	0X83E9	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM1_SLOT11	BYTE1	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7833	GPADC_BUF	0X83EA	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM2_SLOT11	BYTE2	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7834	GPADC_BUF	0X83EB	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM3_SLOT11	BYTE3	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7835	GPADC_BUF	0X83EC	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM0_SLOT12	BYTE0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7836	GPADC_BUF	0X83ED	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM1_SLOT12	BYTE1	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7837	GPADC_BUF	0X83EE	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM2_SLOT12	BYTE2	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7838	GPADC_BUF	0X83EF	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM3_SLOT12	BYTE3	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7839	GPADC_BUF	0X83F0	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM0_SLOT13	BYTE0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7840	GPADC_BUF	0X83F1	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM1_SLOT13	BYTE1	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7841	GPADC_BUF	0X83F2	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM2_SLOT13	BYTE2	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7842	GPADC_BUF	0X83F3	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM3_SLOT13	BYTE3	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7843	GPADC_BUF	0X83F4	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM0_SLOT14	BYTE0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7844	GPADC_BUF	0X83F5	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM1_SLOT14	BYTE1	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7845	GPADC_BUF	0X83F6	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM2_SLOT14	BYTE2	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7846	GPADC_BUF	0X83F7	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM3_SLOT14	BYTE3	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7847	GPADC_BUF	0X83F8	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM0_SLOT15	BYTE0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7848	GPADC_BUF	0X83F9	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM1_SLOT15	BYTE1	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7849	GPADC_BUF	0X83FA	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM2_SLOT15	BYTE2	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7850	GPADC_BUF	0X83FB	html	GPADC_BUF_PTMU11_SCH_2_CONV_ACCUM3_SLOT15	BYTE3	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7851	GPADC_BUF	0X83FC	html	GPADC_BUF_PTMU11_SCH_2_COUNTER_BYTE0	BYTE0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7852	GPADC_BUF	0X83FD	html	GPADC_BUF_PTMU11_SCH_2_COUNTER_BYTE1	BYTE1	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7853	GPADC_BUF	0X83FE	html	GPADC_BUF_PTMU11_SCH_2_COUNTER_BYTE2	BYTE2	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7854	GPADC_BUF	0X83FF	html	GPADC_BUF_PTMU11_SCH_2_COUNTER_BYTE3	BYTE3	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7855	GPADC_BUF	0X8418	html	GPADC_BUF_PTMU12_PBUCK0_ACC0	BYTE0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7856	GPADC_BUF	0X8419	html	GPADC_BUF_PTMU12_PBUCK0_ACC1	BYTE1	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7857	GPADC_BUF	0X841A	html	GPADC_BUF_PTMU12_PBUCK0_ACC2	BYTE2	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7858	GPADC_BUF	0X841B	html	GPADC_BUF_PTMU12_PBUCK0_ACC3	BYTE3	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7859	GPADC_BUF	0X841C	html	GPADC_BUF_PTMU12_PBUCK0_PFM_ACC_BYTE0	VAL	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7860	GPADC_BUF	0X841D	html	GPADC_BUF_PTMU12_PBUCK0_PFM_ACC_BYTE1	VAL	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7861	GPADC_BUF	0X841E	html	GPADC_BUF_PTMU12_PBUCK0_ACC_CNT_BYTE0	CNT_7_0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7862	GPADC_BUF	0X841F	html	GPADC_BUF_PTMU12_PBUCK0_ACC_CNT_BYTE1	CNT_9_8	2	0	1:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7863	GPADC_BUF	0X8420	html	GPADC_BUF_PTMU12_PBUCK1_ACC0	BYTE0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7864	GPADC_BUF	0X8421	html	GPADC_BUF_PTMU12_PBUCK1_ACC1	BYTE1	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7865	GPADC_BUF	0X8422	html	GPADC_BUF_PTMU12_PBUCK1_ACC2	BYTE2	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7866	GPADC_BUF	0X8423	html	GPADC_BUF_PTMU12_PBUCK1_ACC3	BYTE3	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7867	GPADC_BUF	0X8424	html	GPADC_BUF_PTMU12_PBUCK1_PFM_ACC_BYTE0	VAL	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7868	GPADC_BUF	0X8425	html	GPADC_BUF_PTMU12_PBUCK1_PFM_ACC_BYTE1	VAL	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7869	GPADC_BUF	0X8426	html	GPADC_BUF_PTMU12_PBUCK1_ACC_CNT_BYTE0	CNT_7_0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7870	GPADC_BUF	0X8427	html	GPADC_BUF_PTMU12_PBUCK1_ACC_CNT_BYTE1	CNT_9_8	2	0	1:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7871	GPADC_BUF	0X8428	html	GPADC_BUF_PTMU12_PBUCK2_ACC0	BYTE0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7872	GPADC_BUF	0X8429	html	GPADC_BUF_PTMU12_PBUCK2_ACC1	BYTE1	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7873	GPADC_BUF	0X842A	html	GPADC_BUF_PTMU12_PBUCK2_ACC2	BYTE2	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7874	GPADC_BUF	0X842B	html	GPADC_BUF_PTMU12_PBUCK2_ACC3	BYTE3	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7875	GPADC_BUF	0X842C	html	GPADC_BUF_PTMU12_PBUCK2_PFM_ACC_BYTE0	VAL	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7876	GPADC_BUF	0X842D	html	GPADC_BUF_PTMU12_PBUCK2_PFM_ACC_BYTE1	VAL	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7877	GPADC_BUF	0X842E	html	GPADC_BUF_PTMU12_PBUCK2_ACC_CNT_BYTE0	CNT_7_0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7878	GPADC_BUF	0X842F	html	GPADC_BUF_PTMU12_PBUCK2_ACC_CNT_BYTE1	CNT_9_8	2	0	1:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7879	GPADC_BUF	0X8430	html	GPADC_BUF_PTMU12_PBUCK3_ACC0	BYTE0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7880	GPADC_BUF	0X8431	html	GPADC_BUF_PTMU12_PBUCK3_ACC1	BYTE1	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7881	GPADC_BUF	0X8432	html	GPADC_BUF_PTMU12_PBUCK3_ACC2	BYTE2	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7882	GPADC_BUF	0X8433	html	GPADC_BUF_PTMU12_PBUCK3_ACC3	BYTE3	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7883	GPADC_BUF	0X8434	html	GPADC_BUF_PTMU12_PBUCK3_PFM_ACC_BYTE0	VAL	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7884	GPADC_BUF	0X8435	html	GPADC_BUF_PTMU12_PBUCK3_PFM_ACC_BYTE1	VAL	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7885	GPADC_BUF	0X8436	html	GPADC_BUF_PTMU12_PBUCK3_ACC_CNT_BYTE0	CNT_7_0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7886	GPADC_BUF	0X8437	html	GPADC_BUF_PTMU12_PBUCK3_ACC_CNT_BYTE1	CNT_9_8	2	0	1:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7887	GPADC_BUF	0X8438	html	GPADC_BUF_PTMU12_PBUCK4_ACC0	BYTE0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7888	GPADC_BUF	0X8439	html	GPADC_BUF_PTMU12_PBUCK4_ACC1	BYTE1	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7889	GPADC_BUF	0X843A	html	GPADC_BUF_PTMU12_PBUCK4_ACC2	BYTE2	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7890	GPADC_BUF	0X843B	html	GPADC_BUF_PTMU12_PBUCK4_ACC3	BYTE3	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7891	GPADC_BUF	0X843C	html	GPADC_BUF_PTMU12_PBUCK4_PFM_ACC_BYTE0	VAL	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7892	GPADC_BUF	0X843D	html	GPADC_BUF_PTMU12_PBUCK4_PFM_ACC_BYTE1	VAL	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7893	GPADC_BUF	0X843E	html	GPADC_BUF_PTMU12_PBUCK4_ACC_CNT_BYTE0	CNT_7_0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7894	GPADC_BUF	0X843F	html	GPADC_BUF_PTMU12_PBUCK4_ACC_CNT_BYTE1	CNT_9_8	2	0	1:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7895	GPADC_BUF	0X8440	html	GPADC_BUF_PTMU12_PBUCK5_ACC0	BYTE0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7896	GPADC_BUF	0X8441	html	GPADC_BUF_PTMU12_PBUCK5_ACC1	BYTE1	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7897	GPADC_BUF	0X8442	html	GPADC_BUF_PTMU12_PBUCK5_ACC2	BYTE2	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7898	GPADC_BUF	0X8443	html	GPADC_BUF_PTMU12_PBUCK5_ACC3	BYTE3	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7899	GPADC_BUF	0X8444	html	GPADC_BUF_PTMU12_PBUCK5_PFM_ACC_BYTE0	VAL	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7900	GPADC_BUF	0X8445	html	GPADC_BUF_PTMU12_PBUCK5_PFM_ACC_BYTE1	VAL	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7901	GPADC_BUF	0X8446	html	GPADC_BUF_PTMU12_PBUCK5_ACC_CNT_BYTE0	CNT_7_0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7902	GPADC_BUF	0X8447	html	GPADC_BUF_PTMU12_PBUCK5_ACC_CNT_BYTE1	CNT_9_8	2	0	1:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7903	GPADC_BUF	0X8448	html	GPADC_BUF_PTMU12_PBUCK6_ACC0	BYTE0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7904	GPADC_BUF	0X8449	html	GPADC_BUF_PTMU12_PBUCK6_ACC1	BYTE1	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7905	GPADC_BUF	0X844A	html	GPADC_BUF_PTMU12_PBUCK6_ACC2	BYTE2	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7906	GPADC_BUF	0X844B	html	GPADC_BUF_PTMU12_PBUCK6_ACC3	BYTE3	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7907	GPADC_BUF	0X844C	html	GPADC_BUF_PTMU12_PBUCK6_PFM_ACC_BYTE0	VAL	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7908	GPADC_BUF	0X844D	html	GPADC_BUF_PTMU12_PBUCK6_PFM_ACC_BYTE1	VAL	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7909	GPADC_BUF	0X844E	html	GPADC_BUF_PTMU12_PBUCK6_ACC_CNT_BYTE0	CNT_7_0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7910	GPADC_BUF	0X844F	html	GPADC_BUF_PTMU12_PBUCK6_ACC_CNT_BYTE1	CNT_9_8	2	0	1:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7911	GPADC_BUF	0X8450	html	GPADC_BUF_PTMU12_PBUCK7_ACC0	BYTE0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7912	GPADC_BUF	0X8451	html	GPADC_BUF_PTMU12_PBUCK7_ACC1	BYTE1	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7913	GPADC_BUF	0X8452	html	GPADC_BUF_PTMU12_PBUCK7_ACC2	BYTE2	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7914	GPADC_BUF	0X8453	html	GPADC_BUF_PTMU12_PBUCK7_ACC3	BYTE3	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7915	GPADC_BUF	0X8454	html	GPADC_BUF_PTMU12_PBUCK7_PFM_ACC_BYTE0	VAL	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7916	GPADC_BUF	0X8455	html	GPADC_BUF_PTMU12_PBUCK7_PFM_ACC_BYTE1	VAL	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7917	GPADC_BUF	0X8456	html	GPADC_BUF_PTMU12_PBUCK7_ACC_CNT_BYTE0	CNT_7_0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7918	GPADC_BUF	0X8457	html	GPADC_BUF_PTMU12_PBUCK7_ACC_CNT_BYTE1	CNT_9_8	2	0	1:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7919	GPADC_BUF	0X8458	html	GPADC_BUF_PTMU12_PBUCK8_ACC0	BYTE0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7920	GPADC_BUF	0X8459	html	GPADC_BUF_PTMU12_PBUCK8_ACC1	BYTE1	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7921	GPADC_BUF	0X845A	html	GPADC_BUF_PTMU12_PBUCK8_ACC2	BYTE2	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7922	GPADC_BUF	0X845B	html	GPADC_BUF_PTMU12_PBUCK8_ACC3	BYTE3	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7923	GPADC_BUF	0X845C	html	GPADC_BUF_PTMU12_PBUCK8_PFM_ACC_BYTE0	VAL	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7924	GPADC_BUF	0X845D	html	GPADC_BUF_PTMU12_PBUCK8_PFM_ACC_BYTE1	VAL	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7925	GPADC_BUF	0X845E	html	GPADC_BUF_PTMU12_PBUCK8_ACC_CNT_BYTE0	CNT_7_0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7926	GPADC_BUF	0X845F	html	GPADC_BUF_PTMU12_PBUCK8_ACC_CNT_BYTE1	CNT_9_8	2	0	1:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7927	GPADC_BUF	0X8460	html	GPADC_BUF_PTMU12_PBUCK9_ACC0	BYTE0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7928	GPADC_BUF	0X8461	html	GPADC_BUF_PTMU12_PBUCK9_ACC1	BYTE1	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7929	GPADC_BUF	0X8462	html	GPADC_BUF_PTMU12_PBUCK9_ACC2	BYTE2	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7930	GPADC_BUF	0X8463	html	GPADC_BUF_PTMU12_PBUCK9_ACC3	BYTE3	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7931	GPADC_BUF	0X8464	html	GPADC_BUF_PTMU12_PBUCK9_PFM_ACC_BYTE0	VAL	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7932	GPADC_BUF	0X8465	html	GPADC_BUF_PTMU12_PBUCK9_PFM_ACC_BYTE1	VAL	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7933	GPADC_BUF	0X8466	html	GPADC_BUF_PTMU12_PBUCK9_ACC_CNT_BYTE0	CNT_7_0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7934	GPADC_BUF	0X8467	html	GPADC_BUF_PTMU12_PBUCK9_ACC_CNT_BYTE1	CNT_9_8	2	0	1:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7935	GPADC_BUF	0X8468	html	GPADC_BUF_PTMU12_PBUCK10_ACC0	BYTE0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7936	GPADC_BUF	0X8469	html	GPADC_BUF_PTMU12_PBUCK10_ACC1	BYTE1	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7937	GPADC_BUF	0X846A	html	GPADC_BUF_PTMU12_PBUCK10_ACC2	BYTE2	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7938	GPADC_BUF	0X846B	html	GPADC_BUF_PTMU12_PBUCK10_ACC3	BYTE3	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7939	GPADC_BUF	0X846C	html	GPADC_BUF_PTMU12_PBUCK10_PFM_ACC_BYTE0	VAL	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7940	GPADC_BUF	0X846D	html	GPADC_BUF_PTMU12_PBUCK10_PFM_ACC_BYTE1	VAL	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7941	GPADC_BUF	0X846E	html	GPADC_BUF_PTMU12_PBUCK10_ACC_CNT_BYTE0	CNT_7_0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7942	GPADC_BUF	0X846F	html	GPADC_BUF_PTMU12_PBUCK10_ACC_CNT_BYTE1	CNT_9_8	2	0	1:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7943	GPADC_BUF	0X8470	html	GPADC_BUF_PTMU12_PBUCK11_ACC0	BYTE0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7944	GPADC_BUF	0X8471	html	GPADC_BUF_PTMU12_PBUCK11_ACC1	BYTE1	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7945	GPADC_BUF	0X8472	html	GPADC_BUF_PTMU12_PBUCK11_ACC2	BYTE2	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7946	GPADC_BUF	0X8473	html	GPADC_BUF_PTMU12_PBUCK11_ACC3	BYTE3	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7947	GPADC_BUF	0X8474	html	GPADC_BUF_PTMU12_PBUCK11_PFM_ACC_BYTE0	VAL	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7948	GPADC_BUF	0X8475	html	GPADC_BUF_PTMU12_PBUCK11_PFM_ACC_BYTE1	VAL	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7949	GPADC_BUF	0X8476	html	GPADC_BUF_PTMU12_PBUCK11_ACC_CNT_BYTE0	CNT_7_0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7950	GPADC_BUF	0X8477	html	GPADC_BUF_PTMU12_PBUCK11_ACC_CNT_BYTE1	CNT_9_8	2	0	1:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7951	GPADC_BUF	0X8478	html	GPADC_BUF_PTMU12_PBUCK12_ACC0	BYTE0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7952	GPADC_BUF	0X8479	html	GPADC_BUF_PTMU12_PBUCK12_ACC1	BYTE1	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7953	GPADC_BUF	0X847A	html	GPADC_BUF_PTMU12_PBUCK12_ACC2	BYTE2	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7954	GPADC_BUF	0X847B	html	GPADC_BUF_PTMU12_PBUCK12_ACC3	BYTE3	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7955	GPADC_BUF	0X847C	html	GPADC_BUF_PTMU12_PBUCK12_PFM_ACC_BYTE0	VAL	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7956	GPADC_BUF	0X847D	html	GPADC_BUF_PTMU12_PBUCK12_PFM_ACC_BYTE1	VAL	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7957	GPADC_BUF	0X847E	html	GPADC_BUF_PTMU12_PBUCK12_ACC_CNT_BYTE0	CNT_7_0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7958	GPADC_BUF	0X847F	html	GPADC_BUF_PTMU12_PBUCK12_ACC_CNT_BYTE1	CNT_9_8	2	0	1:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7959	GPADC_BUF	0X8480	html	GPADC_BUF_PTMU12_PBUCK13_ACC0	BYTE0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7960	GPADC_BUF	0X8481	html	GPADC_BUF_PTMU12_PBUCK13_ACC1	BYTE1	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7961	GPADC_BUF	0X8482	html	GPADC_BUF_PTMU12_PBUCK13_ACC2	BYTE2	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7962	GPADC_BUF	0X8483	html	GPADC_BUF_PTMU12_PBUCK13_ACC3	BYTE3	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7963	GPADC_BUF	0X8484	html	GPADC_BUF_PTMU12_PBUCK13_PFM_ACC_BYTE0	VAL	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7964	GPADC_BUF	0X8485	html	GPADC_BUF_PTMU12_PBUCK13_PFM_ACC_BYTE1	VAL	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7965	GPADC_BUF	0X8486	html	GPADC_BUF_PTMU12_PBUCK13_ACC_CNT_BYTE0	CNT_7_0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7966	GPADC_BUF	0X8487	html	GPADC_BUF_PTMU12_PBUCK13_ACC_CNT_BYTE1	CNT_9_8	2	0	1:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7967	GPADC_BUF	0X8488	html	GPADC_BUF_PTMU12_PBUCK14_ACC0	BYTE0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7968	GPADC_BUF	0X8489	html	GPADC_BUF_PTMU12_PBUCK14_ACC1	BYTE1	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7969	GPADC_BUF	0X848A	html	GPADC_BUF_PTMU12_PBUCK14_ACC2	BYTE2	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7970	GPADC_BUF	0X848B	html	GPADC_BUF_PTMU12_PBUCK14_ACC3	BYTE3	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7971	GPADC_BUF	0X848C	html	GPADC_BUF_PTMU12_PBUCK14_PFM_ACC_BYTE0	VAL	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7972	GPADC_BUF	0X848D	html	GPADC_BUF_PTMU12_PBUCK14_PFM_ACC_BYTE1	VAL	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7973	GPADC_BUF	0X848E	html	GPADC_BUF_PTMU12_PBUCK14_ACC_CNT_BYTE0	CNT_7_0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7974	GPADC_BUF	0X848F	html	GPADC_BUF_PTMU12_PBUCK14_ACC_CNT_BYTE1	CNT_9_8	2	0	1:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7975	SCRATCHPAD	0X9F00	html	SCRATCHPAD_SCRATCH_0	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7976	SCRATCHPAD	0X9F01	html	SCRATCHPAD_SCRATCH_1	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7977	SCRATCHPAD	0X9F02	html	SCRATCHPAD_SCRATCH_2	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7978	SCRATCHPAD	0X9F03	html	SCRATCHPAD_SCRATCH_3	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7979	SCRATCHPAD	0X9F04	html	SCRATCHPAD_SCRATCH_4	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7980	SCRATCHPAD	0X9F05	html	SCRATCHPAD_SCRATCH_5	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7981	SCRATCHPAD	0X9F06	html	SCRATCHPAD_SCRATCH_6	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7982	SCRATCHPAD	0X9F07	html	SCRATCHPAD_SCRATCH_7	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7983	SCRATCHPAD	0X9F08	html	SCRATCHPAD_SCRATCH_8	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7984	SCRATCHPAD	0X9F09	html	SCRATCHPAD_SCRATCH_9	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7985	SCRATCHPAD	0X9F0A	html	SCRATCHPAD_SCRATCH_10	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7986	SCRATCHPAD	0X9F0B	html	SCRATCHPAD_SCRATCH_11	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7987	SCRATCHPAD	0X9F0C	html	SCRATCHPAD_SCRATCH_12	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7988	SCRATCHPAD	0X9F0D	html	SCRATCHPAD_SCRATCH_13	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7989	SCRATCHPAD	0X9F0E	html	SCRATCHPAD_SCRATCH_14	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7990	SCRATCHPAD	0X9F0F	html	SCRATCHPAD_SCRATCH_15	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7991	SCRATCHPAD	0X9F10	html	SCRATCHPAD_SCRATCH_16	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7992	SCRATCHPAD	0X9F11	html	SCRATCHPAD_SCRATCH_17	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7993	SCRATCHPAD	0X9F12	html	SCRATCHPAD_SCRATCH_18	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7994	SCRATCHPAD	0X9F13	html	SCRATCHPAD_SCRATCH_19	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7995	SCRATCHPAD	0X9F14	html	SCRATCHPAD_SCRATCH_20	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7996	SCRATCHPAD	0X9F15	html	SCRATCHPAD_SCRATCH_21	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7997	SCRATCHPAD	0X9F16	html	SCRATCHPAD_SCRATCH_22	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7998	SCRATCHPAD	0X9F17	html	SCRATCHPAD_SCRATCH_23	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
7999	SCRATCHPAD	0X9F18	html	SCRATCHPAD_SCRATCH_24	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
8000	SCRATCHPAD	0X9F19	html	SCRATCHPAD_SCRATCH_25	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
8001	SCRATCHPAD	0X9F1A	html	SCRATCHPAD_SCRATCH_26	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
8002	SCRATCHPAD	0X9F1B	html	SCRATCHPAD_SCRATCH_27	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
8003	SCRATCHPAD	0X9F1C	html	SCRATCHPAD_SCRATCH_28	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
8004	SCRATCHPAD	0X9F1D	html	SCRATCHPAD_SCRATCH_29	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
8005	SCRATCHPAD	0X9F1E	html	SCRATCHPAD_SCRATCH_30	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
8006	SCRATCHPAD	0X9F1F	html	SCRATCHPAD_SCRATCH_31	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
8007	SCRATCHPAD	0X9F20	html	SCRATCHPAD_SCRATCH_32	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
8008	SCRATCHPAD	0X9F21	html	SCRATCHPAD_SCRATCH_33	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
8009	SCRATCHPAD	0X9F22	html	SCRATCHPAD_SCRATCH_34	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
8010	SCRATCHPAD	0X9F23	html	SCRATCHPAD_SCRATCH_35	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
8011	SCRATCHPAD	0X9F24	html	SCRATCHPAD_SCRATCH_36	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
8012	SCRATCHPAD	0X9F25	html	SCRATCHPAD_SCRATCH_37	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
8013	SCRATCHPAD	0X9F26	html	SCRATCHPAD_SCRATCH_38	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
8014	SCRATCHPAD	0X9F27	html	SCRATCHPAD_SCRATCH_39	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
8015	SGPIO_LUT	0XB000	html	SGPIO_LUT_ENTRY_0	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2368	SOO	0X0	
8016	SGPIO_LUT	0XB001	html	SGPIO_LUT_ENTRY_1	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2369	SOO	0X0	
8017	SGPIO_LUT	0XB002	html	SGPIO_LUT_ENTRY_2	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2370	SOO	0X0	
8018	SGPIO_LUT	0XB003	html	SGPIO_LUT_ENTRY_3	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2371	SOO	0X0	
8019	SGPIO_LUT	0XB004	html	SGPIO_LUT_ENTRY_4	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2372	SOO	0X0	
8020	SGPIO_LUT	0XB005	html	SGPIO_LUT_ENTRY_5	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2373	SOO	0X0	
8021	SGPIO_LUT	0XB006	html	SGPIO_LUT_ENTRY_6	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2374	SOO	0X0	
8022	SGPIO_LUT	0XB007	html	SGPIO_LUT_ENTRY_7	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2375	SOO	0X0	
8023	SGPIO_LUT	0XB008	html	SGPIO_LUT_ENTRY_8	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2376	SOO	0X0	
8024	SGPIO_LUT	0XB009	html	SGPIO_LUT_ENTRY_9	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2377	SOO	0X0	
8025	SGPIO_LUT	0XB00A	html	SGPIO_LUT_ENTRY_10	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2378	SOO	0X0	
8026	SGPIO_LUT	0XB00B	html	SGPIO_LUT_ENTRY_11	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2379	SOO	0X0	
8027	SGPIO_LUT	0XB00C	html	SGPIO_LUT_ENTRY_12	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2380	SOO	0X0	
8028	SGPIO_LUT	0XB00D	html	SGPIO_LUT_ENTRY_13	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2381	SOO	0X0	
8029	SGPIO_LUT	0XB00E	html	SGPIO_LUT_ENTRY_14	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2382	SOO	0X0	
8030	SGPIO_LUT	0XB00F	html	SGPIO_LUT_ENTRY_15	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2383	SOO	0X0	
8031	SGPIO_LUT	0XB010	html	SGPIO_LUT_ENTRY_16	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2384	SOO	0X0	
8032	SGPIO_LUT	0XB011	html	SGPIO_LUT_ENTRY_17	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2385	SOO	0X0	
8033	SGPIO_LUT	0XB012	html	SGPIO_LUT_ENTRY_18	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2386	SOO	0X0	
8034	SGPIO_LUT	0XB013	html	SGPIO_LUT_ENTRY_19	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2387	SOO	0X0	
8035	SGPIO_LUT	0XB014	html	SGPIO_LUT_ENTRY_20	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2388	SOO	0X0	
8036	SGPIO_LUT	0XB015	html	SGPIO_LUT_ENTRY_21	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2389	SOO	0X0	
8037	SGPIO_LUT	0XB016	html	SGPIO_LUT_ENTRY_22	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2390	SOO	0X0	
8038	SGPIO_LUT	0XB017	html	SGPIO_LUT_ENTRY_23	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2391	SOO	0X0	
8039	SGPIO_LUT	0XB018	html	SGPIO_LUT_ENTRY_24	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2392	SOO	0X0	
8040	SGPIO_LUT	0XB019	html	SGPIO_LUT_ENTRY_25	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2393	SOO	0X0	
8041	SGPIO_LUT	0XB01A	html	SGPIO_LUT_ENTRY_26	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2394	SOO	0X0	
8042	SGPIO_LUT	0XB01B	html	SGPIO_LUT_ENTRY_27	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2395	SOO	0X0	
8043	SGPIO_LUT	0XB01C	html	SGPIO_LUT_ENTRY_28	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2396	SOO	0X0	
8044	SGPIO_LUT	0XB01D	html	SGPIO_LUT_ENTRY_29	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2397	SOO	0X0	
8045	SGPIO_LUT	0XB01E	html	SGPIO_LUT_ENTRY_30	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2398	SOO	0X0	
8046	SGPIO_LUT	0XB01F	html	SGPIO_LUT_ENTRY_31	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2399	SOO	0X0	
8047	SGPIO_LUT	0XB020	html	SGPIO_LUT_ENTRY_32	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2400	SOO	0X0	
8048	SGPIO_LUT	0XB021	html	SGPIO_LUT_ENTRY_33	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2401	SOO	0X0	
8049	SGPIO_LUT	0XB022	html	SGPIO_LUT_ENTRY_34	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2402	SOO	0X0	
8050	SGPIO_LUT	0XB023	html	SGPIO_LUT_ENTRY_35	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2403	SOO	0X0	
8051	SGPIO_LUT	0XB024	html	SGPIO_LUT_ENTRY_36	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2404	SOO	0X0	
8052	SGPIO_LUT	0XB025	html	SGPIO_LUT_ENTRY_37	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2405	SOO	0X0	
8053	SGPIO_LUT	0XB026	html	SGPIO_LUT_ENTRY_38	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2406	SOO	0X0	
8054	SGPIO_LUT	0XB027	html	SGPIO_LUT_ENTRY_39	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2407	SOO	0X0	
8055	SGPIO_LUT	0XB028	html	SGPIO_LUT_ENTRY_40	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2408	SOO	0X0	
8056	SGPIO_LUT	0XB029	html	SGPIO_LUT_ENTRY_41	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2409	SOO	0X0	
8057	SGPIO_LUT	0XB02A	html	SGPIO_LUT_ENTRY_42	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2410	SOO	0X0	
8058	SGPIO_LUT	0XB02B	html	SGPIO_LUT_ENTRY_43	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2411	SOO	0X0	
8059	SGPIO_LUT	0XB02C	html	SGPIO_LUT_ENTRY_44	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2412	SOO	0X0	
8060	SGPIO_LUT	0XB02D	html	SGPIO_LUT_ENTRY_45	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2413	SOO	0X0	
8061	SGPIO_LUT	0XB02E	html	SGPIO_LUT_ENTRY_46	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2414	SOO	0X0	
8062	SGPIO_LUT	0XB02F	html	SGPIO_LUT_ENTRY_47	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2415	SOO	0X0	
8063	SGPIO_LUT	0XB030	html	SGPIO_LUT_ENTRY_48	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2416	SOO	0X0	
8064	SGPIO_LUT	0XB031	html	SGPIO_LUT_ENTRY_49	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2417	SOO	0X0	
8065	SGPIO_LUT	0XB032	html	SGPIO_LUT_ENTRY_50	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2418	SOO	0X0	
8066	SGPIO_LUT	0XB033	html	SGPIO_LUT_ENTRY_51	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2419	SOO	0X0	
8067	SGPIO_LUT	0XB034	html	SGPIO_LUT_ENTRY_52	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2420	SOO	0X0	
8068	SGPIO_LUT	0XB035	html	SGPIO_LUT_ENTRY_53	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2421	SOO	0X0	
8069	SGPIO_LUT	0XB036	html	SGPIO_LUT_ENTRY_54	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2422	SOO	0X0	
8070	SGPIO_LUT	0XB037	html	SGPIO_LUT_ENTRY_55	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2423	SOO	0X0	
8071	SGPIO_LUT	0XB038	html	SGPIO_LUT_ENTRY_56	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2424	SOO	0X0	
8072	SGPIO_LUT	0XB039	html	SGPIO_LUT_ENTRY_57	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2425	SOO	0X0	
8073	SGPIO_LUT	0XB03A	html	SGPIO_LUT_ENTRY_58	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2426	SOO	0X0	
8074	SGPIO_LUT	0XB03B	html	SGPIO_LUT_ENTRY_59	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2427	SOO	0X0	
8075	SGPIO_LUT	0XB03C	html	SGPIO_LUT_ENTRY_60	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2428	SOO	0X0	
8076	SGPIO_LUT	0XB03D	html	SGPIO_LUT_ENTRY_61	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2429	SOO	0X0	
8077	SGPIO_LUT	0XB03E	html	SGPIO_LUT_ENTRY_62	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2430	SOO	0X0	
8078	SGPIO_LUT	0XB03F	html	SGPIO_LUT_ENTRY_63	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2431	SOO	0X0	
8079	SGPIO_LUT	0XB040	html	SGPIO_LUT_ENTRY_64	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2432	SOO	0X0	
8080	SGPIO_LUT	0XB041	html	SGPIO_LUT_ENTRY_65	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2433	SOO	0X0	
8081	SGPIO_LUT	0XB042	html	SGPIO_LUT_ENTRY_66	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2434	SOO	0X0	
8082	SGPIO_LUT	0XB043	html	SGPIO_LUT_ENTRY_67	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2435	SOO	0X0	
8083	SGPIO_LUT	0XB044	html	SGPIO_LUT_ENTRY_68	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2436	SOO	0X0	
8084	SGPIO_LUT	0XB045	html	SGPIO_LUT_ENTRY_69	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2437	SOO	0X0	
8085	SGPIO_LUT	0XB046	html	SGPIO_LUT_ENTRY_70	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2438	SOO	0X0	
8086	SGPIO_LUT	0XB047	html	SGPIO_LUT_ENTRY_71	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2439	SOO	0X0	
8087	SGPIO_LUT	0XB048	html	SGPIO_LUT_ENTRY_72	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2440	SOO	0X0	
8088	SGPIO_LUT	0XB049	html	SGPIO_LUT_ENTRY_73	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2441	SOO	0X0	
8089	SGPIO_LUT	0XB04A	html	SGPIO_LUT_ENTRY_74	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2442	SOO	0X0	
8090	SGPIO_LUT	0XB04B	html	SGPIO_LUT_ENTRY_75	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2443	SOO	0X0	
8091	SGPIO_LUT	0XB04C	html	SGPIO_LUT_ENTRY_76	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2444	SOO	0X0	
8092	SGPIO_LUT	0XB04D	html	SGPIO_LUT_ENTRY_77	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2445	SOO	0X0	
8093	SGPIO_LUT	0XB04E	html	SGPIO_LUT_ENTRY_78	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2446	SOO	0X0	
8094	SGPIO_LUT	0XB04F	html	SGPIO_LUT_ENTRY_79	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2447	SOO	0X0	
8095	SGPIO_LUT	0XB050	html	SGPIO_LUT_ENTRY_80	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2448	SOO	0X0	
8096	SGPIO_LUT	0XB051	html	SGPIO_LUT_ENTRY_81	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2449	SOO	0X0	
8097	SGPIO_LUT	0XB052	html	SGPIO_LUT_ENTRY_82	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2450	SOO	0X0	
8098	SGPIO_LUT	0XB053	html	SGPIO_LUT_ENTRY_83	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2451	SOO	0X0	
8099	SGPIO_LUT	0XB054	html	SGPIO_LUT_ENTRY_84	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2452	SOO	0X0	
8100	SGPIO_LUT	0XB055	html	SGPIO_LUT_ENTRY_85	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2453	SOO	0X0	
8101	SGPIO_LUT	0XB056	html	SGPIO_LUT_ENTRY_86	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2454	SOO	0X0	
8102	SGPIO_LUT	0XB057	html	SGPIO_LUT_ENTRY_87	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2455	SOO	0X0	
8103	SGPIO_LUT	0XB058	html	SGPIO_LUT_ENTRY_88	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2456	SOO	0X0	
8104	SGPIO_LUT	0XB059	html	SGPIO_LUT_ENTRY_89	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2457	SOO	0X0	
8105	SGPIO_LUT	0XB05A	html	SGPIO_LUT_ENTRY_90	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2458	SOO	0X0	
8106	SGPIO_LUT	0XB05B	html	SGPIO_LUT_ENTRY_91	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2459	SOO	0X0	
8107	SGPIO_LUT	0XB05C	html	SGPIO_LUT_ENTRY_92	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2460	SOO	0X0	
8108	SGPIO_LUT	0XB05D	html	SGPIO_LUT_ENTRY_93	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2461	SOO	0X0	
8109	SGPIO_LUT	0XB05E	html	SGPIO_LUT_ENTRY_94	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2462	SOO	0X0	
8110	SGPIO_LUT	0XB05F	html	SGPIO_LUT_ENTRY_95	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2463	SOO	0X0	
8111	SGPIO_LUT	0XB060	html	SGPIO_LUT_ENTRY_96	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2464	SOO	0X0	
8112	SGPIO_LUT	0XB061	html	SGPIO_LUT_ENTRY_97	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2465	SOO	0X0	
8113	SGPIO_LUT	0XB062	html	SGPIO_LUT_ENTRY_98	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2466	SOO	0X0	
8114	SGPIO_LUT	0XB063	html	SGPIO_LUT_ENTRY_99	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2467	SOO	0X0	
8115	SGPIO_LUT	0XB064	html	SGPIO_LUT_ENTRY_100	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2468	SOO	0X0	
8116	SGPIO_LUT	0XB065	html	SGPIO_LUT_ENTRY_101	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2469	SOO	0X0	
8117	SGPIO_LUT	0XB066	html	SGPIO_LUT_ENTRY_102	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2470	SOO	0X0	
8118	SGPIO_LUT	0XB067	html	SGPIO_LUT_ENTRY_103	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2471	SOO	0X0	
8119	SGPIO_LUT	0XB068	html	SGPIO_LUT_ENTRY_104	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2472	SOO	0X0	
8120	SGPIO_LUT	0XB069	html	SGPIO_LUT_ENTRY_105	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2473	SOO	0X0	
8121	SGPIO_LUT	0XB06A	html	SGPIO_LUT_ENTRY_106	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2474	SOO	0X0	
8122	SGPIO_LUT	0XB06B	html	SGPIO_LUT_ENTRY_107	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2475	SOO	0X0	
8123	SGPIO_LUT	0XB06C	html	SGPIO_LUT_ENTRY_108	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2476	SOO	0X0	
8124	SGPIO_LUT	0XB06D	html	SGPIO_LUT_ENTRY_109	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2477	SOO	0X0	
8125	SGPIO_LUT	0XB06E	html	SGPIO_LUT_ENTRY_110	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2478	SOO	0X0	
8126	SGPIO_LUT	0XB06F	html	SGPIO_LUT_ENTRY_111	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2479	SOO	0X0	
8127	SGPIO_LUT	0XB070	html	SGPIO_LUT_ENTRY_112	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2480	SOO	0X0	
8128	SGPIO_LUT	0XB071	html	SGPIO_LUT_ENTRY_113	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2481	SOO	0X0	
8129	SGPIO_LUT	0XB072	html	SGPIO_LUT_ENTRY_114	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2482	SOO	0X0	
8130	SGPIO_LUT	0XB073	html	SGPIO_LUT_ENTRY_115	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2483	SOO	0X0	
8131	SGPIO_LUT	0XB074	html	SGPIO_LUT_ENTRY_116	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2484	SOO	0X0	
8132	SGPIO_LUT	0XB075	html	SGPIO_LUT_ENTRY_117	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2485	SOO	0X0	
8133	SGPIO_LUT	0XB076	html	SGPIO_LUT_ENTRY_118	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2486	SOO	0X0	
8134	SGPIO_LUT	0XB077	html	SGPIO_LUT_ENTRY_119	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2487	SOO	0X0	
8135	SGPIO_LUT	0XB078	html	SGPIO_LUT_ENTRY_120	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2488	SOO	0X0	
8136	SGPIO_LUT	0XB079	html	SGPIO_LUT_ENTRY_121	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2489	SOO	0X0	
8137	SGPIO_LUT	0XB07A	html	SGPIO_LUT_ENTRY_122	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2490	SOO	0X0	
8138	SGPIO_LUT	0XB07B	html	SGPIO_LUT_ENTRY_123	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2491	SOO	0X0	
8139	SGPIO_LUT	0XB07C	html	SGPIO_LUT_ENTRY_124	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2492	SOO	0X0	
8140	SGPIO_LUT	0XB07D	html	SGPIO_LUT_ENTRY_125	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2493	SOO	0X0	
8141	SGPIO_LUT	0XB07E	html	SGPIO_LUT_ENTRY_126	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2494	SOO	0X0	
8142	SGPIO_LUT	0XB07F	html	SGPIO_LUT_ENTRY_127	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2495	SOO	0X0	
8143	SGPIO_LUT	0XB080	html	SGPIO_LUT_ENTRY_128	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2496	SOO	0X0	
8144	SGPIO_LUT	0XB081	html	SGPIO_LUT_ENTRY_129	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2497	SOO	0X0	
8145	SGPIO_LUT	0XB082	html	SGPIO_LUT_ENTRY_130	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2498	SOO	0X0	
8146	SGPIO_LUT	0XB083	html	SGPIO_LUT_ENTRY_131	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2499	SOO	0X0	
8147	SGPIO_LUT	0XB084	html	SGPIO_LUT_ENTRY_132	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2500	SOO	0X0	
8148	SGPIO_LUT	0XB085	html	SGPIO_LUT_ENTRY_133	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2501	SOO	0X0	
8149	SGPIO_LUT	0XB086	html	SGPIO_LUT_ENTRY_134	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2502	SOO	0X0	
8150	SGPIO_LUT	0XB087	html	SGPIO_LUT_ENTRY_135	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2503	SOO	0X0	
8151	SGPIO_LUT	0XB088	html	SGPIO_LUT_ENTRY_136	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2504	SOO	0X0	
8152	SGPIO_LUT	0XB089	html	SGPIO_LUT_ENTRY_137	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2505	SOO	0X0	
8153	SGPIO_LUT	0XB08A	html	SGPIO_LUT_ENTRY_138	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2506	SOO	0X0	
8154	SGPIO_LUT	0XB08B	html	SGPIO_LUT_ENTRY_139	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2507	SOO	0X0	
8155	SGPIO_LUT	0XB08C	html	SGPIO_LUT_ENTRY_140	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2508	SOO	0X0	
8156	SGPIO_LUT	0XB08D	html	SGPIO_LUT_ENTRY_141	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2509	SOO	0X0	
8157	SGPIO_LUT	0XB08E	html	SGPIO_LUT_ENTRY_142	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2510	SOO	0X0	
8158	SGPIO_LUT	0XB08F	html	SGPIO_LUT_ENTRY_143	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2511	SOO	0X0	
8159	SGPIO_LUT	0XB090	html	SGPIO_LUT_ENTRY_144	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2512	SOO	0X0	
8160	SGPIO_LUT	0XB091	html	SGPIO_LUT_ENTRY_145	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2513	SOO	0X0	
8161	SGPIO_LUT	0XB092	html	SGPIO_LUT_ENTRY_146	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2514	SOO	0X0	
8162	SGPIO_LUT	0XB093	html	SGPIO_LUT_ENTRY_147	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2515	SOO	0X0	
8163	SGPIO_LUT	0XB094	html	SGPIO_LUT_ENTRY_148	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2516	SOO	0X0	
8164	SGPIO_LUT	0XB095	html	SGPIO_LUT_ENTRY_149	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2517	SOO	0X0	
8165	SGPIO_LUT	0XB096	html	SGPIO_LUT_ENTRY_150	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2518	SOO	0X0	
8166	SGPIO_LUT	0XB097	html	SGPIO_LUT_ENTRY_151	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2519	SOO	0X0	
8167	SGPIO_LUT	0XB098	html	SGPIO_LUT_ENTRY_152	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2520	SOO	0X0	
8168	SGPIO_LUT	0XB099	html	SGPIO_LUT_ENTRY_153	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2521	SOO	0X0	
8169	SGPIO_LUT	0XB09A	html	SGPIO_LUT_ENTRY_154	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2522	SOO	0X0	
8170	SGPIO_LUT	0XB09B	html	SGPIO_LUT_ENTRY_155	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2523	SOO	0X0	
8171	SGPIO_LUT	0XB09C	html	SGPIO_LUT_ENTRY_156	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2524	SOO	0X0	
8172	SGPIO_LUT	0XB09D	html	SGPIO_LUT_ENTRY_157	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2525	SOO	0X0	
8173	SGPIO_LUT	0XB09E	html	SGPIO_LUT_ENTRY_158	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2526	SOO	0X0	
8174	SGPIO_LUT	0XB09F	html	SGPIO_LUT_ENTRY_159	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2527	SOO	0X0	
8175	SGPIO_LUT	0XB0A0	html	SGPIO_LUT_ENTRY_160	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2528	SOO	0X0	
8176	SGPIO_LUT	0XB0A1	html	SGPIO_LUT_ENTRY_161	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2529	SOO	0X0	
8177	SGPIO_LUT	0XB0A2	html	SGPIO_LUT_ENTRY_162	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2530	SOO	0X0	
8178	SGPIO_LUT	0XB0A3	html	SGPIO_LUT_ENTRY_163	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2531	SOO	0X0	
8179	SGPIO_LUT	0XB0A4	html	SGPIO_LUT_ENTRY_164	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2532	SOO	0X0	
8180	SGPIO_LUT	0XB0A5	html	SGPIO_LUT_ENTRY_165	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2533	SOO	0X0	
8181	SGPIO_LUT	0XB0A6	html	SGPIO_LUT_ENTRY_166	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2534	SOO	0X0	
8182	SGPIO_LUT	0XB0A7	html	SGPIO_LUT_ENTRY_167	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2535	SOO	0X0	
8183	SGPIO_LUT	0XB0A8	html	SGPIO_LUT_ENTRY_168	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2536	SOO	0X0	
8184	SGPIO_LUT	0XB0A9	html	SGPIO_LUT_ENTRY_169	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2537	SOO	0X0	
8185	SGPIO_LUT	0XB0AA	html	SGPIO_LUT_ENTRY_170	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2538	SOO	0X0	
8186	SGPIO_LUT	0XB0AB	html	SGPIO_LUT_ENTRY_171	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2539	SOO	0X0	
8187	SGPIO_LUT	0XB0AC	html	SGPIO_LUT_ENTRY_172	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2540	SOO	0X0	
8188	SGPIO_LUT	0XB0AD	html	SGPIO_LUT_ENTRY_173	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2541	SOO	0X0	
8189	SGPIO_LUT	0XB0AE	html	SGPIO_LUT_ENTRY_174	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2542	SOO	0X0	
8190	SGPIO_LUT	0XB0AF	html	SGPIO_LUT_ENTRY_175	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2543	SOO	0X0	
8191	SGPIO_LUT	0XB0B0	html	SGPIO_LUT_ENTRY_176	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2544	SOO	0X0	
8192	SGPIO_LUT	0XB0B1	html	SGPIO_LUT_ENTRY_177	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2545	SOO	0X0	
8193	SGPIO_LUT	0XB0B2	html	SGPIO_LUT_ENTRY_178	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2546	SOO	0X0	
8194	SGPIO_LUT	0XB0B3	html	SGPIO_LUT_ENTRY_179	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2547	SOO	0X0	
8195	SGPIO_LUT	0XB0B4	html	SGPIO_LUT_ENTRY_180	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2548	SOO	0X0	
8196	SGPIO_LUT	0XB0B5	html	SGPIO_LUT_ENTRY_181	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2549	SOO	0X0	
8197	SGPIO_LUT	0XB0B6	html	SGPIO_LUT_ENTRY_182	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2550	SOO	0X0	
8198	SGPIO_LUT	0XB0B7	html	SGPIO_LUT_ENTRY_183	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2551	SOO	0X0	
8199	SGPIO_LUT	0XB0B8	html	SGPIO_LUT_ENTRY_184	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2552	SOO	0X0	
8200	SGPIO_LUT	0XB0B9	html	SGPIO_LUT_ENTRY_185	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2553	SOO	0X0	
8201	SGPIO_LUT	0XB0BA	html	SGPIO_LUT_ENTRY_186	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2554	SOO	0X0	
8202	SGPIO_LUT	0XB0BB	html	SGPIO_LUT_ENTRY_187	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2555	SOO	0X0	
8203	SGPIO_LUT	0XB0BC	html	SGPIO_LUT_ENTRY_188	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2556	SOO	0X0	
8204	SGPIO_LUT	0XB0BD	html	SGPIO_LUT_ENTRY_189	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2557	SOO	0X0	
8205	SGPIO_LUT	0XB0BE	html	SGPIO_LUT_ENTRY_190	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2558	SOO	0X0	
8206	SGPIO_LUT	0XB0BF	html	SGPIO_LUT_ENTRY_191	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2559	SOO	0X0	
8207	SGPIO_LUT	0XB0C0	html	SGPIO_LUT_ENTRY_192	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2560	SOO	0X0	
8208	SGPIO_LUT	0XB0C1	html	SGPIO_LUT_ENTRY_193	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2561	SOO	0X0	
8209	SGPIO_LUT	0XB0C2	html	SGPIO_LUT_ENTRY_194	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2562	SOO	0X0	
8210	SGPIO_LUT	0XB0C3	html	SGPIO_LUT_ENTRY_195	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2563	SOO	0X0	
8211	SGPIO_LUT	0XB0C4	html	SGPIO_LUT_ENTRY_196	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2564	SOO	0X0	
8212	SGPIO_LUT	0XB0C5	html	SGPIO_LUT_ENTRY_197	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2565	SOO	0X0	
8213	SGPIO_LUT	0XB0C6	html	SGPIO_LUT_ENTRY_198	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2566	SOO	0X0	
8214	SGPIO_LUT	0XB0C7	html	SGPIO_LUT_ENTRY_199	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2567	SOO	0X0	
8215	SGPIO_LUT	0XB0C8	html	SGPIO_LUT_ENTRY_200	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2568	SOO	0X0	
8216	SGPIO_LUT	0XB0C9	html	SGPIO_LUT_ENTRY_201	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2569	SOO	0X0	
8217	SGPIO_LUT	0XB0CA	html	SGPIO_LUT_ENTRY_202	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2570	SOO	0X0	
8218	SGPIO_LUT	0XB0CB	html	SGPIO_LUT_ENTRY_203	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2571	SOO	0X0	
8219	SGPIO_LUT	0XB0CC	html	SGPIO_LUT_ENTRY_204	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2572	SOO	0X0	
8220	SGPIO_LUT	0XB0CD	html	SGPIO_LUT_ENTRY_205	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2573	SOO	0X0	
8221	SGPIO_LUT	0XB0CE	html	SGPIO_LUT_ENTRY_206	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2574	SOO	0X0	
8222	SGPIO_LUT	0XB0CF	html	SGPIO_LUT_ENTRY_207	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2575	SOO	0X0	
8223	SGPIO_LUT	0XB0D0	html	SGPIO_LUT_ENTRY_208	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2576	SOO	0X0	
8224	SGPIO_LUT	0XB0D1	html	SGPIO_LUT_ENTRY_209	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2577	SOO	0X0	
8225	SGPIO_LUT	0XB0D2	html	SGPIO_LUT_ENTRY_210	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2578	SOO	0X0	
8226	SGPIO_LUT	0XB0D3	html	SGPIO_LUT_ENTRY_211	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2579	SOO	0X0	
8227	SGPIO_LUT	0XB0D4	html	SGPIO_LUT_ENTRY_212	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2580	SOO	0X0	
8228	SGPIO_LUT	0XB0D5	html	SGPIO_LUT_ENTRY_213	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2581	SOO	0X0	
8229	SGPIO_LUT	0XB0D6	html	SGPIO_LUT_ENTRY_214	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2582	SOO	0X0	
8230	SGPIO_LUT	0XB0D7	html	SGPIO_LUT_ENTRY_215	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2583	SOO	0X0	
8231	SGPIO_LUT	0XB0D8	html	SGPIO_LUT_ENTRY_216	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2584	SOO	0X0	
8232	SGPIO_LUT	0XB0D9	html	SGPIO_LUT_ENTRY_217	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2585	SOO	0X0	
8233	SGPIO_LUT	0XB0DA	html	SGPIO_LUT_ENTRY_218	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2586	SOO	0X0	
8234	SGPIO_LUT	0XB0DB	html	SGPIO_LUT_ENTRY_219	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2587	SOO	0X0	
8235	SGPIO_LUT	0XB0DC	html	SGPIO_LUT_ENTRY_220	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2588	SOO	0X0	
8236	SGPIO_LUT	0XB0DD	html	SGPIO_LUT_ENTRY_221	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2589	SOO	0X0	
8237	SGPIO_LUT	0XB0DE	html	SGPIO_LUT_ENTRY_222	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2590	SOO	0X0	
8238	SGPIO_LUT	0XB0DF	html	SGPIO_LUT_ENTRY_223	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2591	SOO	0X0	
8239	SGPIO_LUT	0XB0E0	html	SGPIO_LUT_ENTRY_224	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2592	SOO	0X0	
8240	SGPIO_LUT	0XB0E1	html	SGPIO_LUT_ENTRY_225	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2593	SOO	0X0	
8241	SGPIO_LUT	0XB0E2	html	SGPIO_LUT_ENTRY_226	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2594	SOO	0X0	
8242	SGPIO_LUT	0XB0E3	html	SGPIO_LUT_ENTRY_227	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2595	SOO	0X0	
8243	SGPIO_LUT	0XB0E4	html	SGPIO_LUT_ENTRY_228	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2596	SOO	0X0	
8244	SGPIO_LUT	0XB0E5	html	SGPIO_LUT_ENTRY_229	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2597	SOO	0X0	
8245	SGPIO_LUT	0XB0E6	html	SGPIO_LUT_ENTRY_230	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2598	SOO	0X0	
8246	SGPIO_LUT	0XB0E7	html	SGPIO_LUT_ENTRY_231	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2599	SOO	0X0	
8247	SGPIO_LUT	0XB0E8	html	SGPIO_LUT_ENTRY_232	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2600	SOO	0X0	
8248	SGPIO_LUT	0XB0E9	html	SGPIO_LUT_ENTRY_233	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2601	SOO	0X0	
8249	SGPIO_LUT	0XB0EA	html	SGPIO_LUT_ENTRY_234	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2602	SOO	0X0	
8250	SGPIO_LUT	0XB0EB	html	SGPIO_LUT_ENTRY_235	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2603	SOO	0X0	
8251	SGPIO_LUT	0XB0EC	html	SGPIO_LUT_ENTRY_236	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2604	SOO	0X0	
8252	SGPIO_LUT	0XB0ED	html	SGPIO_LUT_ENTRY_237	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2605	SOO	0X0	
8253	SGPIO_LUT	0XB0EE	html	SGPIO_LUT_ENTRY_238	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2606	SOO	0X0	
8254	SGPIO_LUT	0XB0EF	html	SGPIO_LUT_ENTRY_239	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2607	SOO	0X0	
8255	SGPIO_LUT	0XB0F0	html	SGPIO_LUT_ENTRY_240	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2608	SOO	0X0	
8256	SGPIO_LUT	0XB0F1	html	SGPIO_LUT_ENTRY_241	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2609	SOO	0X0	
8257	SGPIO_LUT	0XB0F2	html	SGPIO_LUT_ENTRY_242	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2610	SOO	0X0	
8258	SGPIO_LUT	0XB0F3	html	SGPIO_LUT_ENTRY_243	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2611	SOO	0X0	
8259	SGPIO_LUT	0XB0F4	html	SGPIO_LUT_ENTRY_244	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2612	SOO	0X0	
8260	SGPIO_LUT	0XB0F5	html	SGPIO_LUT_ENTRY_245	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2613	SOO	0X0	
8261	SGPIO_LUT	0XB0F6	html	SGPIO_LUT_ENTRY_246	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2614	SOO	0X0	
8262	SGPIO_LUT	0XB0F7	html	SGPIO_LUT_ENTRY_247	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2615	SOO	0X0	
8263	SGPIO_LUT	0XB0F8	html	SGPIO_LUT_ENTRY_248	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2616	SOO	0X0	
8264	SGPIO_LUT	0XB0F9	html	SGPIO_LUT_ENTRY_249	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2617	SOO	0X0	
8265	SGPIO_LUT	0XB0FA	html	SGPIO_LUT_ENTRY_250	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2618	SOO	0X0	
8266	SGPIO_LUT	0XB0FB	html	SGPIO_LUT_ENTRY_251	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2619	SOO	0X0	
8267	SGPIO_LUT	0XB0FC	html	SGPIO_LUT_ENTRY_252	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2620	SOO	0X0	
8268	SGPIO_LUT	0XB0FD	html	SGPIO_LUT_ENTRY_253	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2621	SOO	0X0	
8269	SGPIO_LUT	0XB0FE	html	SGPIO_LUT_ENTRY_254	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2622	SOO	0X0	
8270	SGPIO_LUT	0XB0FF	html	SGPIO_LUT_ENTRY_255	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2623	SOO	0X0	
8271	SGPIO_LUT	0XB100	html	SGPIO_LUT_ENTRY_256	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2624	SOO	0X0	
8272	SGPIO_LUT	0XB101	html	SGPIO_LUT_ENTRY_257	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2625	SOO	0X0	
8273	SGPIO_LUT	0XB102	html	SGPIO_LUT_ENTRY_258	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2626	SOO	0X0	
8274	SGPIO_LUT	0XB103	html	SGPIO_LUT_ENTRY_259	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2627	SOO	0X0	
8275	SGPIO_LUT	0XB104	html	SGPIO_LUT_ENTRY_260	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2628	SOO	0X0	
8276	SGPIO_LUT	0XB105	html	SGPIO_LUT_ENTRY_261	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2629	SOO	0X0	
8277	SGPIO_LUT	0XB106	html	SGPIO_LUT_ENTRY_262	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2630	SOO	0X0	
8278	SGPIO_LUT	0XB107	html	SGPIO_LUT_ENTRY_263	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2631	SOO	0X0	
8279	SGPIO_LUT	0XB108	html	SGPIO_LUT_ENTRY_264	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2632	SOO	0X0	
8280	SGPIO_LUT	0XB109	html	SGPIO_LUT_ENTRY_265	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2633	SOO	0X0	
8281	SGPIO_LUT	0XB10A	html	SGPIO_LUT_ENTRY_266	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2634	SOO	0X0	
8282	SGPIO_LUT	0XB10B	html	SGPIO_LUT_ENTRY_267	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2635	SOO	0X0	
8283	SGPIO_LUT	0XB10C	html	SGPIO_LUT_ENTRY_268	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2636	SOO	0X0	
8284	SGPIO_LUT	0XB10D	html	SGPIO_LUT_ENTRY_269	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2637	SOO	0X0	
8285	SGPIO_LUT	0XB10E	html	SGPIO_LUT_ENTRY_270	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2638	SOO	0X0	
8286	SGPIO_LUT	0XB10F	html	SGPIO_LUT_ENTRY_271	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2639	SOO	0X0	
8287	SGPIO_LUT	0XB110	html	SGPIO_LUT_ENTRY_272	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2640	SOO	0X0	
8288	SGPIO_LUT	0XB111	html	SGPIO_LUT_ENTRY_273	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2641	SOO	0X0	
8289	SGPIO_LUT	0XB112	html	SGPIO_LUT_ENTRY_274	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2642	SOO	0X0	
8290	SGPIO_LUT	0XB113	html	SGPIO_LUT_ENTRY_275	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2643	SOO	0X0	
8291	SGPIO_LUT	0XB114	html	SGPIO_LUT_ENTRY_276	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2644	SOO	0X0	
8292	SGPIO_LUT	0XB115	html	SGPIO_LUT_ENTRY_277	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2645	SOO	0X0	
8293	SGPIO_LUT	0XB116	html	SGPIO_LUT_ENTRY_278	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2646	SOO	0X0	
8294	SGPIO_LUT	0XB117	html	SGPIO_LUT_ENTRY_279	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2647	SOO	0X0	
8295	SGPIO_LUT	0XB118	html	SGPIO_LUT_ENTRY_280	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2648	SOO	0X0	
8296	SGPIO_LUT	0XB119	html	SGPIO_LUT_ENTRY_281	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2649	SOO	0X0	
8297	SGPIO_LUT	0XB11A	html	SGPIO_LUT_ENTRY_282	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2650	SOO	0X0	
8298	SGPIO_LUT	0XB11B	html	SGPIO_LUT_ENTRY_283	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2651	SOO	0X0	
8299	SGPIO_LUT	0XB11C	html	SGPIO_LUT_ENTRY_284	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2652	SOO	0X0	
8300	SGPIO_LUT	0XB11D	html	SGPIO_LUT_ENTRY_285	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2653	SOO	0X0	
8301	SGPIO_LUT	0XB11E	html	SGPIO_LUT_ENTRY_286	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2654	SOO	0X0	
8302	SGPIO_LUT	0XB11F	html	SGPIO_LUT_ENTRY_287	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2655	SOO	0X0	
8303	SGPIO_LUT	0XB120	html	SGPIO_LUT_ENTRY_288	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2656	SOO	0X0	
8304	SGPIO_LUT	0XB121	html	SGPIO_LUT_ENTRY_289	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2657	SOO	0X0	
8305	SGPIO_LUT	0XB122	html	SGPIO_LUT_ENTRY_290	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2658	SOO	0X0	
8306	SGPIO_LUT	0XB123	html	SGPIO_LUT_ENTRY_291	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2659	SOO	0X0	
8307	SGPIO_LUT	0XB124	html	SGPIO_LUT_ENTRY_292	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2660	SOO	0X0	
8308	SGPIO_LUT	0XB125	html	SGPIO_LUT_ENTRY_293	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2661	SOO	0X0	
8309	SGPIO_LUT	0XB126	html	SGPIO_LUT_ENTRY_294	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2662	SOO	0X0	
8310	SGPIO_LUT	0XB127	html	SGPIO_LUT_ENTRY_295	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2663	SOO	0X0	
8311	SGPIO_LUT	0XB128	html	SGPIO_LUT_ENTRY_296	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2664	SOO	0X0	
8312	SGPIO_LUT	0XB129	html	SGPIO_LUT_ENTRY_297	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2665	SOO	0X0	
8313	SGPIO_LUT	0XB12A	html	SGPIO_LUT_ENTRY_298	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2666	SOO	0X0	
8314	SGPIO_LUT	0XB12B	html	SGPIO_LUT_ENTRY_299	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2667	SOO	0X0	
8315	SGPIO_LUT	0XB12C	html	SGPIO_LUT_ENTRY_300	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2668	SOO	0X0	
8316	SGPIO_LUT	0XB12D	html	SGPIO_LUT_ENTRY_301	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2669	SOO	0X0	
8317	SGPIO_LUT	0XB12E	html	SGPIO_LUT_ENTRY_302	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2670	SOO	0X0	
8318	SGPIO_LUT	0XB12F	html	SGPIO_LUT_ENTRY_303	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2671	SOO	0X0	
8319	SGPIO_LUT	0XB130	html	SGPIO_LUT_ENTRY_304	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2672	SOO	0X0	
8320	SGPIO_LUT	0XB131	html	SGPIO_LUT_ENTRY_305	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2673	SOO	0X0	
8321	SGPIO_LUT	0XB132	html	SGPIO_LUT_ENTRY_306	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2674	SOO	0X0	
8322	SGPIO_LUT	0XB133	html	SGPIO_LUT_ENTRY_307	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2675	SOO	0X0	
8323	SGPIO_LUT	0XB134	html	SGPIO_LUT_ENTRY_308	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2676	SOO	0X0	
8324	SGPIO_LUT	0XB135	html	SGPIO_LUT_ENTRY_309	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2677	SOO	0X0	
8325	SGPIO_LUT	0XB136	html	SGPIO_LUT_ENTRY_310	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2678	SOO	0X0	
8326	SGPIO_LUT	0XB137	html	SGPIO_LUT_ENTRY_311	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2679	SOO	0X0	
8327	SGPIO_LUT	0XB138	html	SGPIO_LUT_ENTRY_312	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2680	SOO	0X0	
8328	SGPIO_LUT	0XB139	html	SGPIO_LUT_ENTRY_313	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2681	SOO	0X0	
8329	SGPIO_LUT	0XB13A	html	SGPIO_LUT_ENTRY_314	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2682	SOO	0X0	
8330	SGPIO_LUT	0XB13B	html	SGPIO_LUT_ENTRY_315	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2683	SOO	0X0	
8331	SGPIO_LUT	0XB13C	html	SGPIO_LUT_ENTRY_316	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2684	SOO	0X0	
8332	SGPIO_LUT	0XB13D	html	SGPIO_LUT_ENTRY_317	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2685	SOO	0X0	
8333	SGPIO_LUT	0XB13E	html	SGPIO_LUT_ENTRY_318	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2686	SOO	0X0	
8334	SGPIO_LUT	0XB13F	html	SGPIO_LUT_ENTRY_319	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2687	SOO	0X0	
8335	SGPIO_LUT	0XB140	html	SGPIO_LUT_ENTRY_320	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2688	SOO	0X0	
8336	SGPIO_LUT	0XB141	html	SGPIO_LUT_ENTRY_321	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2689	SOO	0X0	
8337	SGPIO_LUT	0XB142	html	SGPIO_LUT_ENTRY_322	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2690	SOO	0X0	
8338	SGPIO_LUT	0XB143	html	SGPIO_LUT_ENTRY_323	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2691	SOO	0X0	
8339	SGPIO_LUT	0XB144	html	SGPIO_LUT_ENTRY_324	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2692	SOO	0X0	
8340	SGPIO_LUT	0XB145	html	SGPIO_LUT_ENTRY_325	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2693	SOO	0X0	
8341	SGPIO_LUT	0XB146	html	SGPIO_LUT_ENTRY_326	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2694	SOO	0X0	
8342	SGPIO_LUT	0XB147	html	SGPIO_LUT_ENTRY_327	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2695	SOO	0X0	
8343	SGPIO_LUT	0XB148	html	SGPIO_LUT_ENTRY_328	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2696	SOO	0X0	
8344	SGPIO_LUT	0XB149	html	SGPIO_LUT_ENTRY_329	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2697	SOO	0X0	
8345	SGPIO_LUT	0XB14A	html	SGPIO_LUT_ENTRY_330	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2698	SOO	0X0	
8346	SGPIO_LUT	0XB14B	html	SGPIO_LUT_ENTRY_331	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2699	SOO	0X0	
8347	SGPIO_LUT	0XB14C	html	SGPIO_LUT_ENTRY_332	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2700	SOO	0X0	
8348	SGPIO_LUT	0XB14D	html	SGPIO_LUT_ENTRY_333	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2701	SOO	0X0	
8349	SGPIO_LUT	0XB14E	html	SGPIO_LUT_ENTRY_334	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2702	SOO	0X0	
8350	SGPIO_LUT	0XB14F	html	SGPIO_LUT_ENTRY_335	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2703	SOO	0X0	
8351	SGPIO_LUT	0XB150	html	SGPIO_LUT_ENTRY_336	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2704	SOO	0X0	
8352	SGPIO_LUT	0XB151	html	SGPIO_LUT_ENTRY_337	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2705	SOO	0X0	
8353	SGPIO_LUT	0XB152	html	SGPIO_LUT_ENTRY_338	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2706	SOO	0X0	
8354	SGPIO_LUT	0XB153	html	SGPIO_LUT_ENTRY_339	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2707	SOO	0X0	
8355	SGPIO_LUT	0XB154	html	SGPIO_LUT_ENTRY_340	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2708	SOO	0X0	
8356	SGPIO_LUT	0XB155	html	SGPIO_LUT_ENTRY_341	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2709	SOO	0X0	
8357	SGPIO_LUT	0XB156	html	SGPIO_LUT_ENTRY_342	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2710	SOO	0X0	
8358	SGPIO_LUT	0XB157	html	SGPIO_LUT_ENTRY_343	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2711	SOO	0X0	
8359	SGPIO_LUT	0XB158	html	SGPIO_LUT_ENTRY_344	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2712	SOO	0X0	
8360	SGPIO_LUT	0XB159	html	SGPIO_LUT_ENTRY_345	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2713	SOO	0X0	
8361	SGPIO_LUT	0XB15A	html	SGPIO_LUT_ENTRY_346	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2714	SOO	0X0	
8362	SGPIO_LUT	0XB15B	html	SGPIO_LUT_ENTRY_347	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2715	SOO	0X0	
8363	SGPIO_LUT	0XB15C	html	SGPIO_LUT_ENTRY_348	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2716	SOO	0X0	
8364	SGPIO_LUT	0XB15D	html	SGPIO_LUT_ENTRY_349	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2717	SOO	0X0	
8365	SGPIO_LUT	0XB15E	html	SGPIO_LUT_ENTRY_350	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2718	SOO	0X0	
8366	SGPIO_LUT	0XB15F	html	SGPIO_LUT_ENTRY_351	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2719	SOO	0X0	
8367	SGPIO_LUT	0XB160	html	SGPIO_LUT_ENTRY_352	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2720	SOO	0X0	
8368	SGPIO_LUT	0XB161	html	SGPIO_LUT_ENTRY_353	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2721	SOO	0X0	
8369	SGPIO_LUT	0XB162	html	SGPIO_LUT_ENTRY_354	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2722	SOO	0X0	
8370	SGPIO_LUT	0XB163	html	SGPIO_LUT_ENTRY_355	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2723	SOO	0X0	
8371	SGPIO_LUT	0XB164	html	SGPIO_LUT_ENTRY_356	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2724	SOO	0X0	
8372	SGPIO_LUT	0XB165	html	SGPIO_LUT_ENTRY_357	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2725	SOO	0X0	
8373	SGPIO_LUT	0XB166	html	SGPIO_LUT_ENTRY_358	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2726	SOO	0X0	
8374	SGPIO_LUT	0XB167	html	SGPIO_LUT_ENTRY_359	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2727	SOO	0X0	
8375	SGPIO_LUT	0XB168	html	SGPIO_LUT_ENTRY_360	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2728	SOO	0X0	
8376	SGPIO_LUT	0XB169	html	SGPIO_LUT_ENTRY_361	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2729	SOO	0X0	
8377	SGPIO_LUT	0XB16A	html	SGPIO_LUT_ENTRY_362	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2730	SOO	0X0	
8378	SGPIO_LUT	0XB16B	html	SGPIO_LUT_ENTRY_363	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2731	SOO	0X0	
8379	SGPIO_LUT	0XB16C	html	SGPIO_LUT_ENTRY_364	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2732	SOO	0X0	
8380	SGPIO_LUT	0XB16D	html	SGPIO_LUT_ENTRY_365	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2733	SOO	0X0	
8381	SGPIO_LUT	0XB16E	html	SGPIO_LUT_ENTRY_366	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2734	SOO	0X0	
8382	SGPIO_LUT	0XB16F	html	SGPIO_LUT_ENTRY_367	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2735	SOO	0X0	
8383	SGPIO_LUT	0XB170	html	SGPIO_LUT_ENTRY_368	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2736	SOO	0X0	
8384	SGPIO_LUT	0XB171	html	SGPIO_LUT_ENTRY_369	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2737	SOO	0X0	
8385	SGPIO_LUT	0XB172	html	SGPIO_LUT_ENTRY_370	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2738	SOO	0X0	
8386	SGPIO_LUT	0XB173	html	SGPIO_LUT_ENTRY_371	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2739	SOO	0X0	
8387	SGPIO_LUT	0XB174	html	SGPIO_LUT_ENTRY_372	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2740	SOO	0X0	
8388	SGPIO_LUT	0XB175	html	SGPIO_LUT_ENTRY_373	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2741	SOO	0X0	
8389	SGPIO_LUT	0XB176	html	SGPIO_LUT_ENTRY_374	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2742	SOO	0X0	
8390	SGPIO_LUT	0XB177	html	SGPIO_LUT_ENTRY_375	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2743	SOO	0X0	
8391	SGPIO_LUT	0XB178	html	SGPIO_LUT_ENTRY_376	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2744	SOO	0X0	
8392	SGPIO_LUT	0XB179	html	SGPIO_LUT_ENTRY_377	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2745	SOO	0X0	
8393	SGPIO_LUT	0XB17A	html	SGPIO_LUT_ENTRY_378	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2746	SOO	0X0	
8394	SGPIO_LUT	0XB17B	html	SGPIO_LUT_ENTRY_379	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2747	SOO	0X0	
8395	SGPIO_LUT	0XB17C	html	SGPIO_LUT_ENTRY_380	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2748	SOO	0X0	
8396	SGPIO_LUT	0XB17D	html	SGPIO_LUT_ENTRY_381	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2749	SOO	0X0	
8397	SGPIO_LUT	0XB17E	html	SGPIO_LUT_ENTRY_382	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2750	SOO	0X0	
8398	SGPIO_LUT	0XB17F	html	SGPIO_LUT_ENTRY_383	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2751	SOO	0X0	
8399	SGPIO_LUT	0XB180	html	SGPIO_LUT_ENTRY_384	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2752	SOO	0X0	
8400	SGPIO_LUT	0XB181	html	SGPIO_LUT_ENTRY_385	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2753	SOO	0X0	
8401	SGPIO_LUT	0XB182	html	SGPIO_LUT_ENTRY_386	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2754	SOO	0X0	
8402	SGPIO_LUT	0XB183	html	SGPIO_LUT_ENTRY_387	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2755	SOO	0X0	
8403	SGPIO_LUT	0XB184	html	SGPIO_LUT_ENTRY_388	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2756	SOO	0X0	
8404	SGPIO_LUT	0XB185	html	SGPIO_LUT_ENTRY_389	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2757	SOO	0X0	
8405	SGPIO_LUT	0XB186	html	SGPIO_LUT_ENTRY_390	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2758	SOO	0X0	
8406	SGPIO_LUT	0XB187	html	SGPIO_LUT_ENTRY_391	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2759	SOO	0X0	
8407	SGPIO_LUT	0XB188	html	SGPIO_LUT_ENTRY_392	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2760	SOO	0X0	
8408	SGPIO_LUT	0XB189	html	SGPIO_LUT_ENTRY_393	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2761	SOO	0X0	
8409	SGPIO_LUT	0XB18A	html	SGPIO_LUT_ENTRY_394	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2762	SOO	0X0	
8410	SGPIO_LUT	0XB18B	html	SGPIO_LUT_ENTRY_395	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2763	SOO	0X0	
8411	SGPIO_LUT	0XB18C	html	SGPIO_LUT_ENTRY_396	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2764	SOO	0X0	
8412	SGPIO_LUT	0XB18D	html	SGPIO_LUT_ENTRY_397	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2765	SOO	0X0	
8413	SGPIO_LUT	0XB18E	html	SGPIO_LUT_ENTRY_398	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2766	SOO	0X0	
8414	SGPIO_LUT	0XB18F	html	SGPIO_LUT_ENTRY_399	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2767	SOO	0X0	
8415	SGPIO_LUT	0XB190	html	SGPIO_LUT_ENTRY_400	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2768	SOO	0X0	
8416	SGPIO_LUT	0XB191	html	SGPIO_LUT_ENTRY_401	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2769	SOO	0X0	
8417	SGPIO_LUT	0XB192	html	SGPIO_LUT_ENTRY_402	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2770	SOO	0X0	
8418	SGPIO_LUT	0XB193	html	SGPIO_LUT_ENTRY_403	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2771	SOO	0X0	
8419	SGPIO_LUT	0XB194	html	SGPIO_LUT_ENTRY_404	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2772	SOO	0X0	
8420	SGPIO_LUT	0XB195	html	SGPIO_LUT_ENTRY_405	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2773	SOO	0X0	
8421	SGPIO_LUT	0XB196	html	SGPIO_LUT_ENTRY_406	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2774	SOO	0X0	
8422	SGPIO_LUT	0XB197	html	SGPIO_LUT_ENTRY_407	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2775	SOO	0X0	
8423	SGPIO_LUT	0XB198	html	SGPIO_LUT_ENTRY_408	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2776	SOO	0X0	
8424	SGPIO_LUT	0XB199	html	SGPIO_LUT_ENTRY_409	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2777	SOO	0X0	
8425	SGPIO_LUT	0XB19A	html	SGPIO_LUT_ENTRY_410	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2778	SOO	0X0	
8426	SGPIO_LUT	0XB19B	html	SGPIO_LUT_ENTRY_411	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2779	SOO	0X0	
8427	SGPIO_LUT	0XB19C	html	SGPIO_LUT_ENTRY_412	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2780	SOO	0X0	
8428	SGPIO_LUT	0XB19D	html	SGPIO_LUT_ENTRY_413	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2781	SOO	0X0	
8429	SGPIO_LUT	0XB19E	html	SGPIO_LUT_ENTRY_414	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2782	SOO	0X0	
8430	SGPIO_LUT	0XB19F	html	SGPIO_LUT_ENTRY_415	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2783	SOO	0X0	
8431	SGPIO_LUT	0XB1A0	html	SGPIO_LUT_ENTRY_416	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2784	SOO	0X0	
8432	SGPIO_LUT	0XB1A1	html	SGPIO_LUT_ENTRY_417	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2785	SOO	0X0	
8433	SGPIO_LUT	0XB1A2	html	SGPIO_LUT_ENTRY_418	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2786	SOO	0X0	
8434	SGPIO_LUT	0XB1A3	html	SGPIO_LUT_ENTRY_419	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2787	SOO	0X0	
8435	SGPIO_LUT	0XB1A4	html	SGPIO_LUT_ENTRY_420	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2788	SOO	0X0	
8436	SGPIO_LUT	0XB1A5	html	SGPIO_LUT_ENTRY_421	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2789	SOO	0X0	
8437	SGPIO_LUT	0XB1A6	html	SGPIO_LUT_ENTRY_422	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2790	SOO	0X0	
8438	SGPIO_LUT	0XB1A7	html	SGPIO_LUT_ENTRY_423	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2791	SOO	0X0	
8439	SGPIO_LUT	0XB1A8	html	SGPIO_LUT_ENTRY_424	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2792	SOO	0X0	
8440	SGPIO_LUT	0XB1A9	html	SGPIO_LUT_ENTRY_425	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2793	SOO	0X0	
8441	SGPIO_LUT	0XB1AA	html	SGPIO_LUT_ENTRY_426	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2794	SOO	0X0	
8442	SGPIO_LUT	0XB1AB	html	SGPIO_LUT_ENTRY_427	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2795	SOO	0X0	
8443	SGPIO_LUT	0XB1AC	html	SGPIO_LUT_ENTRY_428	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2796	SOO	0X0	
8444	SGPIO_LUT	0XB1AD	html	SGPIO_LUT_ENTRY_429	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2797	SOO	0X0	
8445	SGPIO_LUT	0XB1AE	html	SGPIO_LUT_ENTRY_430	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2798	SOO	0X0	
8446	SGPIO_LUT	0XB1AF	html	SGPIO_LUT_ENTRY_431	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2799	SOO	0X0	
8447	SGPIO_LUT	0XB1B0	html	SGPIO_LUT_ENTRY_432	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2800	SOO	0X0	
8448	SGPIO_LUT	0XB1B1	html	SGPIO_LUT_ENTRY_433	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2801	SOO	0X0	
8449	SGPIO_LUT	0XB1B2	html	SGPIO_LUT_ENTRY_434	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2802	SOO	0X0	
8450	SGPIO_LUT	0XB1B3	html	SGPIO_LUT_ENTRY_435	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2803	SOO	0X0	
8451	SGPIO_LUT	0XB1B4	html	SGPIO_LUT_ENTRY_436	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2804	SOO	0X0	
8452	SGPIO_LUT	0XB1B5	html	SGPIO_LUT_ENTRY_437	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2805	SOO	0X0	
8453	SGPIO_LUT	0XB1B6	html	SGPIO_LUT_ENTRY_438	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2806	SOO	0X0	
8454	SGPIO_LUT	0XB1B7	html	SGPIO_LUT_ENTRY_439	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2807	SOO	0X0	
8455	SGPIO_LUT	0XB1B8	html	SGPIO_LUT_ENTRY_440	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2808	SOO	0X0	
8456	SGPIO_LUT	0XB1B9	html	SGPIO_LUT_ENTRY_441	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2809	SOO	0X0	
8457	SGPIO_LUT	0XB1BA	html	SGPIO_LUT_ENTRY_442	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2810	SOO	0X0	
8458	SGPIO_LUT	0XB1BB	html	SGPIO_LUT_ENTRY_443	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2811	SOO	0X0	
8459	SGPIO_LUT	0XB1BC	html	SGPIO_LUT_ENTRY_444	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2812	SOO	0X0	
8460	SGPIO_LUT	0XB1BD	html	SGPIO_LUT_ENTRY_445	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2813	SOO	0X0	
8461	SGPIO_LUT	0XB1BE	html	SGPIO_LUT_ENTRY_446	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2814	SOO	0X0	
8462	SGPIO_LUT	0XB1BF	html	SGPIO_LUT_ENTRY_447	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2815	SOO	0X0	
8463	SGPIO_LUT	0XB1C0	html	SGPIO_LUT_ENTRY_448	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2816	SOO	0X0	
8464	SGPIO_LUT	0XB1C1	html	SGPIO_LUT_ENTRY_449	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2817	SOO	0X0	
8465	SGPIO_LUT	0XB1C2	html	SGPIO_LUT_ENTRY_450	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2818	SOO	0X0	
8466	SGPIO_LUT	0XB1C3	html	SGPIO_LUT_ENTRY_451	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2819	SOO	0X0	
8467	SGPIO_LUT	0XB1C4	html	SGPIO_LUT_ENTRY_452	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2820	SOO	0X0	
8468	SGPIO_LUT	0XB1C5	html	SGPIO_LUT_ENTRY_453	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2821	SOO	0X0	
8469	SGPIO_LUT	0XB1C6	html	SGPIO_LUT_ENTRY_454	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2822	SOO	0X0	
8470	SGPIO_LUT	0XB1C7	html	SGPIO_LUT_ENTRY_455	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2823	SOO	0X0	
8471	SGPIO_LUT	0XB1C8	html	SGPIO_LUT_ENTRY_456	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2824	SOO	0X0	
8472	SGPIO_LUT	0XB1C9	html	SGPIO_LUT_ENTRY_457	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2825	SOO	0X0	
8473	SGPIO_LUT	0XB1CA	html	SGPIO_LUT_ENTRY_458	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2826	SOO	0X0	
8474	SGPIO_LUT	0XB1CB	html	SGPIO_LUT_ENTRY_459	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2827	SOO	0X0	
8475	SGPIO_LUT	0XB1CC	html	SGPIO_LUT_ENTRY_460	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2828	SOO	0X0	
8476	SGPIO_LUT	0XB1CD	html	SGPIO_LUT_ENTRY_461	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2829	SOO	0X0	
8477	SGPIO_LUT	0XB1CE	html	SGPIO_LUT_ENTRY_462	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2830	SOO	0X0	
8478	SGPIO_LUT	0XB1CF	html	SGPIO_LUT_ENTRY_463	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2831	SOO	0X0	
8479	SGPIO_LUT	0XB1D0	html	SGPIO_LUT_ENTRY_464	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2832	SOO	0X0	
8480	SGPIO_LUT	0XB1D1	html	SGPIO_LUT_ENTRY_465	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2833	SOO	0X0	
8481	SGPIO_LUT	0XB1D2	html	SGPIO_LUT_ENTRY_466	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2834	SOO	0X0	
8482	SGPIO_LUT	0XB1D3	html	SGPIO_LUT_ENTRY_467	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2835	SOO	0X0	
8483	SGPIO_LUT	0XB1D4	html	SGPIO_LUT_ENTRY_468	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2836	SOO	0X0	
8484	SGPIO_LUT	0XB1D5	html	SGPIO_LUT_ENTRY_469	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2837	SOO	0X0	
8485	SGPIO_LUT	0XB1D6	html	SGPIO_LUT_ENTRY_470	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2838	SOO	0X0	
8486	SGPIO_LUT	0XB1D7	html	SGPIO_LUT_ENTRY_471	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2839	SOO	0X0	
8487	SGPIO_LUT	0XB1D8	html	SGPIO_LUT_ENTRY_472	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2840	SOO	0X0	
8488	SGPIO_LUT	0XB1D9	html	SGPIO_LUT_ENTRY_473	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2841	SOO	0X0	
8489	SGPIO_LUT	0XB1DA	html	SGPIO_LUT_ENTRY_474	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2842	SOO	0X0	
8490	SGPIO_LUT	0XB1DB	html	SGPIO_LUT_ENTRY_475	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2843	SOO	0X0	
8491	SGPIO_LUT	0XB1DC	html	SGPIO_LUT_ENTRY_476	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2844	SOO	0X0	
8492	SGPIO_LUT	0XB1DD	html	SGPIO_LUT_ENTRY_477	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2845	SOO	0X0	
8493	SGPIO_LUT	0XB1DE	html	SGPIO_LUT_ENTRY_478	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2846	SOO	0X0	
8494	SGPIO_LUT	0XB1DF	html	SGPIO_LUT_ENTRY_479	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2847	SOO	0X0	
8495	SGPIO_LUT	0XB1E0	html	SGPIO_LUT_ENTRY_480	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2848	SOO	0X0	
8496	SGPIO_LUT	0XB1E1	html	SGPIO_LUT_ENTRY_481	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2849	SOO	0X0	
8497	SGPIO_LUT	0XB1E2	html	SGPIO_LUT_ENTRY_482	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2850	SOO	0X0	
8498	SGPIO_LUT	0XB1E3	html	SGPIO_LUT_ENTRY_483	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2851	SOO	0X0	
8499	SGPIO_LUT	0XB1E4	html	SGPIO_LUT_ENTRY_484	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2852	SOO	0X0	
8500	SGPIO_LUT	0XB1E5	html	SGPIO_LUT_ENTRY_485	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2853	SOO	0X0	
8501	SGPIO_LUT	0XB1E6	html	SGPIO_LUT_ENTRY_486	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2854	SOO	0X0	
8502	SGPIO_LUT	0XB1E7	html	SGPIO_LUT_ENTRY_487	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2855	SOO	0X0	
8503	SGPIO_LUT	0XB1E8	html	SGPIO_LUT_ENTRY_488	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2856	SOO	0X0	
8504	SGPIO_LUT	0XB1E9	html	SGPIO_LUT_ENTRY_489	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2857	SOO	0X0	
8505	SGPIO_LUT	0XB1EA	html	SGPIO_LUT_ENTRY_490	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2858	SOO	0X0	
8506	SGPIO_LUT	0XB1EB	html	SGPIO_LUT_ENTRY_491	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2859	SOO	0X0	
8507	SGPIO_LUT	0XB1EC	html	SGPIO_LUT_ENTRY_492	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2860	SOO	0X0	
8508	SGPIO_LUT	0XB1ED	html	SGPIO_LUT_ENTRY_493	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2861	SOO	0X0	
8509	SGPIO_LUT	0XB1EE	html	SGPIO_LUT_ENTRY_494	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2862	SOO	0X0	
8510	SGPIO_LUT	0XB1EF	html	SGPIO_LUT_ENTRY_495	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2863	SOO	0X0	
8511	SGPIO_LUT	0XB1F0	html	SGPIO_LUT_ENTRY_496	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2864	SOO	0X0	
8512	SGPIO_LUT	0XB1F1	html	SGPIO_LUT_ENTRY_497	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2865	SOO	0X0	
8513	SGPIO_LUT	0XB1F2	html	SGPIO_LUT_ENTRY_498	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2866	SOO	0X0	
8514	SGPIO_LUT	0XB1F3	html	SGPIO_LUT_ENTRY_499	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2867	SOO	0X0	
8515	SGPIO_LUT	0XB1F4	html	SGPIO_LUT_ENTRY_500	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2868	SOO	0X0	
8516	SGPIO_LUT	0XB1F5	html	SGPIO_LUT_ENTRY_501	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2869	SOO	0X0	
8517	SGPIO_LUT	0XB1F6	html	SGPIO_LUT_ENTRY_502	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2870	SOO	0X0	
8518	SGPIO_LUT	0XB1F7	html	SGPIO_LUT_ENTRY_503	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2871	SOO	0X0	
8519	SGPIO_LUT	0XB1F8	html	SGPIO_LUT_ENTRY_504	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2872	SOO	0X0	
8520	SGPIO_LUT	0XB1F9	html	SGPIO_LUT_ENTRY_505	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2873	SOO	0X0	
8521	SGPIO_LUT	0XB1FA	html	SGPIO_LUT_ENTRY_506	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2874	SOO	0X0	
8522	SGPIO_LUT	0XB1FB	html	SGPIO_LUT_ENTRY_507	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2875	SOO	0X0	
8523	SGPIO_LUT	0XB1FC	html	SGPIO_LUT_ENTRY_508	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2876	SOO	0X0	
8524	SGPIO_LUT	0XB1FD	html	SGPIO_LUT_ENTRY_509	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2877	SOO	0X0	
8525	SGPIO_LUT	0XB1FE	html	SGPIO_LUT_ENTRY_510	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2878	SOO	0X0	
8526	SGPIO_LUT	0XB1FF	html	SGPIO_LUT_ENTRY_511	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2879	SOO	0X0	
8527	SGPIO_LUT	0XB200	html	SGPIO_LUT_ENTRY_512	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2880	SOO	0X0	
8528	SGPIO_LUT	0XB201	html	SGPIO_LUT_ENTRY_513	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2881	SOO	0X0	
8529	SGPIO_LUT	0XB202	html	SGPIO_LUT_ENTRY_514	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2882	SOO	0X0	
8530	SGPIO_LUT	0XB203	html	SGPIO_LUT_ENTRY_515	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2883	SOO	0X0	
8531	SGPIO_LUT	0XB204	html	SGPIO_LUT_ENTRY_516	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2884	SOO	0X0	
8532	SGPIO_LUT	0XB205	html	SGPIO_LUT_ENTRY_517	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2885	SOO	0X0	
8533	SGPIO_LUT	0XB206	html	SGPIO_LUT_ENTRY_518	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2886	SOO	0X0	
8534	SGPIO_LUT	0XB207	html	SGPIO_LUT_ENTRY_519	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2887	SOO	0X0	
8535	SGPIO_LUT	0XB208	html	SGPIO_LUT_ENTRY_520	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2888	SOO	0X0	
8536	SGPIO_LUT	0XB209	html	SGPIO_LUT_ENTRY_521	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2889	SOO	0X0	
8537	SGPIO_LUT	0XB20A	html	SGPIO_LUT_ENTRY_522	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2890	SOO	0X0	
8538	SGPIO_LUT	0XB20B	html	SGPIO_LUT_ENTRY_523	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2891	SOO	0X0	
8539	SGPIO_LUT	0XB20C	html	SGPIO_LUT_ENTRY_524	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2892	SOO	0X0	
8540	SGPIO_LUT	0XB20D	html	SGPIO_LUT_ENTRY_525	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2893	SOO	0X0	
8541	SGPIO_LUT	0XB20E	html	SGPIO_LUT_ENTRY_526	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2894	SOO	0X0	
8542	SGPIO_LUT	0XB20F	html	SGPIO_LUT_ENTRY_527	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2895	SOO	0X0	
8543	SGPIO_LUT	0XB210	html	SGPIO_LUT_ENTRY_528	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2896	SOO	0X0	
8544	SGPIO_LUT	0XB211	html	SGPIO_LUT_ENTRY_529	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2897	SOO	0X0	
8545	SGPIO_LUT	0XB212	html	SGPIO_LUT_ENTRY_530	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2898	SOO	0X0	
8546	SGPIO_LUT	0XB213	html	SGPIO_LUT_ENTRY_531	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2899	SOO	0X0	
8547	SGPIO_LUT	0XB214	html	SGPIO_LUT_ENTRY_532	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2900	SOO	0X0	
8548	SGPIO_LUT	0XB215	html	SGPIO_LUT_ENTRY_533	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2901	SOO	0X0	
8549	SGPIO_LUT	0XB216	html	SGPIO_LUT_ENTRY_534	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2902	SOO	0X0	
8550	SGPIO_LUT	0XB217	html	SGPIO_LUT_ENTRY_535	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2903	SOO	0X0	
8551	SGPIO_LUT	0XB218	html	SGPIO_LUT_ENTRY_536	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2904	SOO	0X0	
8552	SGPIO_LUT	0XB219	html	SGPIO_LUT_ENTRY_537	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2905	SOO	0X0	
8553	SGPIO_LUT	0XB21A	html	SGPIO_LUT_ENTRY_538	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2906	SOO	0X0	
8554	SGPIO_LUT	0XB21B	html	SGPIO_LUT_ENTRY_539	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2907	SOO	0X0	
8555	SGPIO_LUT	0XB21C	html	SGPIO_LUT_ENTRY_540	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2908	SOO	0X0	
8556	SGPIO_LUT	0XB21D	html	SGPIO_LUT_ENTRY_541	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2909	SOO	0X0	
8557	SGPIO_LUT	0XB21E	html	SGPIO_LUT_ENTRY_542	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2910	SOO	0X0	
8558	SGPIO_LUT	0XB21F	html	SGPIO_LUT_ENTRY_543	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2911	SOO	0X0	
8559	SGPIO_LUT	0XB220	html	SGPIO_LUT_ENTRY_544	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2912	SOO	0X0	
8560	SGPIO_LUT	0XB221	html	SGPIO_LUT_ENTRY_545	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2913	SOO	0X0	
8561	SGPIO_LUT	0XB222	html	SGPIO_LUT_ENTRY_546	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2914	SOO	0X0	
8562	SGPIO_LUT	0XB223	html	SGPIO_LUT_ENTRY_547	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2915	SOO	0X0	
8563	SGPIO_LUT	0XB224	html	SGPIO_LUT_ENTRY_548	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2916	SOO	0X0	
8564	SGPIO_LUT	0XB225	html	SGPIO_LUT_ENTRY_549	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2917	SOO	0X0	
8565	SGPIO_LUT	0XB226	html	SGPIO_LUT_ENTRY_550	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2918	SOO	0X0	
8566	SGPIO_LUT	0XB227	html	SGPIO_LUT_ENTRY_551	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2919	SOO	0X0	
8567	SGPIO_LUT	0XB228	html	SGPIO_LUT_ENTRY_552	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2920	SOO	0X0	
8568	SGPIO_LUT	0XB229	html	SGPIO_LUT_ENTRY_553	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2921	SOO	0X0	
8569	SGPIO_LUT	0XB22A	html	SGPIO_LUT_ENTRY_554	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2922	SOO	0X0	
8570	SGPIO_LUT	0XB22B	html	SGPIO_LUT_ENTRY_555	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2923	SOO	0X0	
8571	SGPIO_LUT	0XB22C	html	SGPIO_LUT_ENTRY_556	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2924	SOO	0X0	
8572	SGPIO_LUT	0XB22D	html	SGPIO_LUT_ENTRY_557	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2925	SOO	0X0	
8573	SGPIO_LUT	0XB22E	html	SGPIO_LUT_ENTRY_558	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2926	SOO	0X0	
8574	SGPIO_LUT	0XB22F	html	SGPIO_LUT_ENTRY_559	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2927	SOO	0X0	
8575	SGPIO_LUT	0XB230	html	SGPIO_LUT_ENTRY_560	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2928	SOO	0X0	
8576	SGPIO_LUT	0XB231	html	SGPIO_LUT_ENTRY_561	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2929	SOO	0X0	
8577	SGPIO_LUT	0XB232	html	SGPIO_LUT_ENTRY_562	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2930	SOO	0X0	
8578	SGPIO_LUT	0XB233	html	SGPIO_LUT_ENTRY_563	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2931	SOO	0X0	
8579	SGPIO_LUT	0XB234	html	SGPIO_LUT_ENTRY_564	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2932	SOO	0X0	
8580	SGPIO_LUT	0XB235	html	SGPIO_LUT_ENTRY_565	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2933	SOO	0X0	
8581	SGPIO_LUT	0XB236	html	SGPIO_LUT_ENTRY_566	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2934	SOO	0X0	
8582	SGPIO_LUT	0XB237	html	SGPIO_LUT_ENTRY_567	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2935	SOO	0X0	
8583	SGPIO_LUT	0XB238	html	SGPIO_LUT_ENTRY_568	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2936	SOO	0X0	
8584	SGPIO_LUT	0XB239	html	SGPIO_LUT_ENTRY_569	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2937	SOO	0X0	
8585	SGPIO_LUT	0XB23A	html	SGPIO_LUT_ENTRY_570	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2938	SOO	0X0	
8586	SGPIO_LUT	0XB23B	html	SGPIO_LUT_ENTRY_571	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2939	SOO	0X0	
8587	SGPIO_LUT	0XB23C	html	SGPIO_LUT_ENTRY_572	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2940	SOO	0X0	
8588	SGPIO_LUT	0XB23D	html	SGPIO_LUT_ENTRY_573	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2941	SOO	0X0	
8589	SGPIO_LUT	0XB23E	html	SGPIO_LUT_ENTRY_574	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2942	SOO	0X0	
8590	SGPIO_LUT	0XB23F	html	SGPIO_LUT_ENTRY_575	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2943	SOO	0X0	
8591	SGPIO_LUT	0XB240	html	SGPIO_LUT_ENTRY_576	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2944	SOO	0X0	
8592	SGPIO_LUT	0XB241	html	SGPIO_LUT_ENTRY_577	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2945	SOO	0X0	
8593	SGPIO_LUT	0XB242	html	SGPIO_LUT_ENTRY_578	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2946	SOO	0X0	
8594	SGPIO_LUT	0XB243	html	SGPIO_LUT_ENTRY_579	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2947	SOO	0X0	
8595	SGPIO_LUT	0XB244	html	SGPIO_LUT_ENTRY_580	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2948	SOO	0X0	
8596	SGPIO_LUT	0XB245	html	SGPIO_LUT_ENTRY_581	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2949	SOO	0X0	
8597	SGPIO_LUT	0XB246	html	SGPIO_LUT_ENTRY_582	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2950	SOO	0X0	
8598	SGPIO_LUT	0XB247	html	SGPIO_LUT_ENTRY_583	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2951	SOO	0X0	
8599	SGPIO_LUT	0XB248	html	SGPIO_LUT_ENTRY_584	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2952	SOO	0X0	
8600	SGPIO_LUT	0XB249	html	SGPIO_LUT_ENTRY_585	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2953	SOO	0X0	
8601	SGPIO_LUT	0XB24A	html	SGPIO_LUT_ENTRY_586	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2954	SOO	0X0	
8602	SGPIO_LUT	0XB24B	html	SGPIO_LUT_ENTRY_587	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2955	SOO	0X0	
8603	SGPIO_LUT	0XB24C	html	SGPIO_LUT_ENTRY_588	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2956	SOO	0X0	
8604	SGPIO_LUT	0XB24D	html	SGPIO_LUT_ENTRY_589	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2957	SOO	0X0	
8605	SGPIO_LUT	0XB24E	html	SGPIO_LUT_ENTRY_590	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2958	SOO	0X0	
8606	SGPIO_LUT	0XB24F	html	SGPIO_LUT_ENTRY_591	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2959	SOO	0X0	
8607	SGPIO_LUT	0XB250	html	SGPIO_LUT_ENTRY_592	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2960	SOO	0X0	
8608	SGPIO_LUT	0XB251	html	SGPIO_LUT_ENTRY_593	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2961	SOO	0X0	
8609	SGPIO_LUT	0XB252	html	SGPIO_LUT_ENTRY_594	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2962	SOO	0X0	
8610	SGPIO_LUT	0XB253	html	SGPIO_LUT_ENTRY_595	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2963	SOO	0X0	
8611	SGPIO_LUT	0XB254	html	SGPIO_LUT_ENTRY_596	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2964	SOO	0X0	
8612	SGPIO_LUT	0XB255	html	SGPIO_LUT_ENTRY_597	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2965	SOO	0X0	
8613	SGPIO_LUT	0XB256	html	SGPIO_LUT_ENTRY_598	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2966	SOO	0X0	
8614	SGPIO_LUT	0XB257	html	SGPIO_LUT_ENTRY_599	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2967	SOO	0X0	
8615	SGPIO_LUT	0XB258	html	SGPIO_LUT_ENTRY_600	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2968	SOO	0X0	
8616	SGPIO_LUT	0XB259	html	SGPIO_LUT_ENTRY_601	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2969	SOO	0X0	
8617	SGPIO_LUT	0XB25A	html	SGPIO_LUT_ENTRY_602	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2970	SOO	0X0	
8618	SGPIO_LUT	0XB25B	html	SGPIO_LUT_ENTRY_603	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2971	SOO	0X0	
8619	SGPIO_LUT	0XB25C	html	SGPIO_LUT_ENTRY_604	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2972	SOO	0X0	
8620	SGPIO_LUT	0XB25D	html	SGPIO_LUT_ENTRY_605	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2973	SOO	0X0	
8621	SGPIO_LUT	0XB25E	html	SGPIO_LUT_ENTRY_606	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2974	SOO	0X0	
8622	SGPIO_LUT	0XB25F	html	SGPIO_LUT_ENTRY_607	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2975	SOO	0X0	
8623	SGPIO_LUT	0XB260	html	SGPIO_LUT_ENTRY_608	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2976	SOO	0X0	
8624	SGPIO_LUT	0XB261	html	SGPIO_LUT_ENTRY_609	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2977	SOO	0X0	
8625	SGPIO_LUT	0XB262	html	SGPIO_LUT_ENTRY_610	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2978	SOO	0X0	
8626	SGPIO_LUT	0XB263	html	SGPIO_LUT_ENTRY_611	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2979	SOO	0X0	
8627	SGPIO_LUT	0XB264	html	SGPIO_LUT_ENTRY_612	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2980	SOO	0X0	
8628	SGPIO_LUT	0XB265	html	SGPIO_LUT_ENTRY_613	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2981	SOO	0X0	
8629	SGPIO_LUT	0XB266	html	SGPIO_LUT_ENTRY_614	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2982	SOO	0X0	
8630	SGPIO_LUT	0XB267	html	SGPIO_LUT_ENTRY_615	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2983	SOO	0X0	
8631	SGPIO_LUT	0XB268	html	SGPIO_LUT_ENTRY_616	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2984	SOO	0X0	
8632	SGPIO_LUT	0XB269	html	SGPIO_LUT_ENTRY_617	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2985	SOO	0X0	
8633	SGPIO_LUT	0XB26A	html	SGPIO_LUT_ENTRY_618	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2986	SOO	0X0	
8634	SGPIO_LUT	0XB26B	html	SGPIO_LUT_ENTRY_619	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2987	SOO	0X0	
8635	SGPIO_LUT	0XB26C	html	SGPIO_LUT_ENTRY_620	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2988	SOO	0X0	
8636	SGPIO_LUT	0XB26D	html	SGPIO_LUT_ENTRY_621	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2989	SOO	0X0	
8637	SGPIO_LUT	0XB26E	html	SGPIO_LUT_ENTRY_622	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2990	SOO	0X0	
8638	SGPIO_LUT	0XB26F	html	SGPIO_LUT_ENTRY_623	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2991	SOO	0X0	
8639	SGPIO_LUT	0XB270	html	SGPIO_LUT_ENTRY_624	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2992	SOO	0X0	
8640	SGPIO_LUT	0XB271	html	SGPIO_LUT_ENTRY_625	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2993	SOO	0X0	
8641	SGPIO_LUT	0XB272	html	SGPIO_LUT_ENTRY_626	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2994	SOO	0X0	
8642	SGPIO_LUT	0XB273	html	SGPIO_LUT_ENTRY_627	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2995	SOO	0X0	
8643	SGPIO_LUT	0XB274	html	SGPIO_LUT_ENTRY_628	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2996	SOO	0X0	
8644	SGPIO_LUT	0XB275	html	SGPIO_LUT_ENTRY_629	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2997	SOO	0X0	
8645	SGPIO_LUT	0XB276	html	SGPIO_LUT_ENTRY_630	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2998	SOO	0X0	
8646	SGPIO_LUT	0XB277	html	SGPIO_LUT_ENTRY_631	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_2999	SOO	0X0	
8647	SGPIO_LUT	0XB278	html	SGPIO_LUT_ENTRY_632	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3000	SOO	0X0	
8648	SGPIO_LUT	0XB279	html	SGPIO_LUT_ENTRY_633	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3001	SOO	0X0	
8649	SGPIO_LUT	0XB27A	html	SGPIO_LUT_ENTRY_634	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3002	SOO	0X0	
8650	SGPIO_LUT	0XB27B	html	SGPIO_LUT_ENTRY_635	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3003	SOO	0X0	
8651	SGPIO_LUT	0XB27C	html	SGPIO_LUT_ENTRY_636	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3004	SOO	0X0	
8652	SGPIO_LUT	0XB27D	html	SGPIO_LUT_ENTRY_637	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3005	SOO	0X0	
8653	SGPIO_LUT	0XB27E	html	SGPIO_LUT_ENTRY_638	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3006	SOO	0X0	
8654	SGPIO_LUT	0XB27F	html	SGPIO_LUT_ENTRY_639	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3007	SOO	0X0	
8655	SGPIO_LUT	0XB280	html	SGPIO_LUT_ENTRY_640	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3008	SOO	0X0	
8656	SGPIO_LUT	0XB281	html	SGPIO_LUT_ENTRY_641	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3009	SOO	0X0	
8657	SGPIO_LUT	0XB282	html	SGPIO_LUT_ENTRY_642	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3010	SOO	0X0	
8658	SGPIO_LUT	0XB283	html	SGPIO_LUT_ENTRY_643	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3011	SOO	0X0	
8659	SGPIO_LUT	0XB284	html	SGPIO_LUT_ENTRY_644	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3012	SOO	0X0	
8660	SGPIO_LUT	0XB285	html	SGPIO_LUT_ENTRY_645	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3013	SOO	0X0	
8661	SGPIO_LUT	0XB286	html	SGPIO_LUT_ENTRY_646	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3014	SOO	0X0	
8662	SGPIO_LUT	0XB287	html	SGPIO_LUT_ENTRY_647	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3015	SOO	0X0	
8663	SGPIO_LUT	0XB288	html	SGPIO_LUT_ENTRY_648	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3016	SOO	0X0	
8664	SGPIO_LUT	0XB289	html	SGPIO_LUT_ENTRY_649	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3017	SOO	0X0	
8665	SGPIO_LUT	0XB28A	html	SGPIO_LUT_ENTRY_650	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3018	SOO	0X0	
8666	SGPIO_LUT	0XB28B	html	SGPIO_LUT_ENTRY_651	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3019	SOO	0X0	
8667	SGPIO_LUT	0XB28C	html	SGPIO_LUT_ENTRY_652	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3020	SOO	0X0	
8668	SGPIO_LUT	0XB28D	html	SGPIO_LUT_ENTRY_653	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3021	SOO	0X0	
8669	SGPIO_LUT	0XB28E	html	SGPIO_LUT_ENTRY_654	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3022	SOO	0X0	
8670	SGPIO_LUT	0XB28F	html	SGPIO_LUT_ENTRY_655	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3023	SOO	0X0	
8671	SGPIO_LUT	0XB290	html	SGPIO_LUT_ENTRY_656	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3024	SOO	0X0	
8672	SGPIO_LUT	0XB291	html	SGPIO_LUT_ENTRY_657	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3025	SOO	0X0	
8673	SGPIO_LUT	0XB292	html	SGPIO_LUT_ENTRY_658	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3026	SOO	0X0	
8674	SGPIO_LUT	0XB293	html	SGPIO_LUT_ENTRY_659	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3027	SOO	0X0	
8675	SGPIO_LUT	0XB294	html	SGPIO_LUT_ENTRY_660	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3028	SOO	0X0	
8676	SGPIO_LUT	0XB295	html	SGPIO_LUT_ENTRY_661	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3029	SOO	0X0	
8677	SGPIO_LUT	0XB296	html	SGPIO_LUT_ENTRY_662	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3030	SOO	0X0	
8678	SGPIO_LUT	0XB297	html	SGPIO_LUT_ENTRY_663	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3031	SOO	0X0	
8679	SGPIO_LUT	0XB298	html	SGPIO_LUT_ENTRY_664	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3032	SOO	0X0	
8680	SGPIO_LUT	0XB299	html	SGPIO_LUT_ENTRY_665	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3033	SOO	0X0	
8681	SGPIO_LUT	0XB29A	html	SGPIO_LUT_ENTRY_666	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3034	SOO	0X0	
8682	SGPIO_LUT	0XB29B	html	SGPIO_LUT_ENTRY_667	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3035	SOO	0X0	
8683	SGPIO_LUT	0XB29C	html	SGPIO_LUT_ENTRY_668	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3036	SOO	0X0	
8684	SGPIO_LUT	0XB29D	html	SGPIO_LUT_ENTRY_669	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3037	SOO	0X0	
8685	SGPIO_LUT	0XB29E	html	SGPIO_LUT_ENTRY_670	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3038	SOO	0X0	
8686	SGPIO_LUT	0XB29F	html	SGPIO_LUT_ENTRY_671	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3039	SOO	0X0	
8687	SGPIO_LUT	0XB2A0	html	SGPIO_LUT_ENTRY_672	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3040	SOO	0X0	
8688	SGPIO_LUT	0XB2A1	html	SGPIO_LUT_ENTRY_673	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3041	SOO	0X0	
8689	SGPIO_LUT	0XB2A2	html	SGPIO_LUT_ENTRY_674	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3042	SOO	0X0	
8690	SGPIO_LUT	0XB2A3	html	SGPIO_LUT_ENTRY_675	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3043	SOO	0X0	
8691	SGPIO_LUT	0XB2A4	html	SGPIO_LUT_ENTRY_676	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3044	SOO	0X0	
8692	SGPIO_LUT	0XB2A5	html	SGPIO_LUT_ENTRY_677	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3045	SOO	0X0	
8693	SGPIO_LUT	0XB2A6	html	SGPIO_LUT_ENTRY_678	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3046	SOO	0X0	
8694	SGPIO_LUT	0XB2A7	html	SGPIO_LUT_ENTRY_679	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3047	SOO	0X0	
8695	SGPIO_LUT	0XB2A8	html	SGPIO_LUT_ENTRY_680	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3048	SOO	0X0	
8696	SGPIO_LUT	0XB2A9	html	SGPIO_LUT_ENTRY_681	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3049	SOO	0X0	
8697	SGPIO_LUT	0XB2AA	html	SGPIO_LUT_ENTRY_682	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3050	SOO	0X0	
8698	SGPIO_LUT	0XB2AB	html	SGPIO_LUT_ENTRY_683	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3051	SOO	0X0	
8699	SGPIO_LUT	0XB2AC	html	SGPIO_LUT_ENTRY_684	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3052	SOO	0X0	
8700	SGPIO_LUT	0XB2AD	html	SGPIO_LUT_ENTRY_685	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3053	SOO	0X0	
8701	SGPIO_LUT	0XB2AE	html	SGPIO_LUT_ENTRY_686	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3054	SOO	0X0	
8702	SGPIO_LUT	0XB2AF	html	SGPIO_LUT_ENTRY_687	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3055	SOO	0X0	
8703	SGPIO_LUT	0XB2B0	html	SGPIO_LUT_ENTRY_688	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3056	SOO	0X0	
8704	SGPIO_LUT	0XB2B1	html	SGPIO_LUT_ENTRY_689	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3057	SOO	0X0	
8705	SGPIO_LUT	0XB2B2	html	SGPIO_LUT_ENTRY_690	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3058	SOO	0X0	
8706	SGPIO_LUT	0XB2B3	html	SGPIO_LUT_ENTRY_691	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3059	SOO	0X0	
8707	SGPIO_LUT	0XB2B4	html	SGPIO_LUT_ENTRY_692	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3060	SOO	0X0	
8708	SGPIO_LUT	0XB2B5	html	SGPIO_LUT_ENTRY_693	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3061	SOO	0X0	
8709	SGPIO_LUT	0XB2B6	html	SGPIO_LUT_ENTRY_694	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3062	SOO	0X0	
8710	SGPIO_LUT	0XB2B7	html	SGPIO_LUT_ENTRY_695	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3063	SOO	0X0	
8711	SGPIO_LUT	0XB2B8	html	SGPIO_LUT_ENTRY_696	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3064	SOO	0X0	
8712	SGPIO_LUT	0XB2B9	html	SGPIO_LUT_ENTRY_697	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3065	SOO	0X0	
8713	SGPIO_LUT	0XB2BA	html	SGPIO_LUT_ENTRY_698	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3066	SOO	0X0	
8714	SGPIO_LUT	0XB2BB	html	SGPIO_LUT_ENTRY_699	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3067	SOO	0X0	
8715	SGPIO_LUT	0XB2BC	html	SGPIO_LUT_ENTRY_700	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3068	SOO	0X0	
8716	SGPIO_LUT	0XB2BD	html	SGPIO_LUT_ENTRY_701	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3069	SOO	0X0	
8717	SGPIO_LUT	0XB2BE	html	SGPIO_LUT_ENTRY_702	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3070	SOO	0X0	
8718	SGPIO_LUT	0XB2BF	html	SGPIO_LUT_ENTRY_703	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3071	SOO	0X0	
8719	SGPIO_LUT	0XB2C0	html	SGPIO_LUT_ENTRY_704	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3072	SOO	0X0	
8720	SGPIO_LUT	0XB2C1	html	SGPIO_LUT_ENTRY_705	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3073	SOO	0X0	
8721	SGPIO_LUT	0XB2C2	html	SGPIO_LUT_ENTRY_706	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3074	SOO	0X0	
8722	SGPIO_LUT	0XB2C3	html	SGPIO_LUT_ENTRY_707	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3075	SOO	0X0	
8723	SGPIO_LUT	0XB2C4	html	SGPIO_LUT_ENTRY_708	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3076	SOO	0X0	
8724	SGPIO_LUT	0XB2C5	html	SGPIO_LUT_ENTRY_709	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3077	SOO	0X0	
8725	SGPIO_LUT	0XB2C6	html	SGPIO_LUT_ENTRY_710	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3078	SOO	0X0	
8726	SGPIO_LUT	0XB2C7	html	SGPIO_LUT_ENTRY_711	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3079	SOO	0X0	
8727	SGPIO_LUT	0XB2C8	html	SGPIO_LUT_ENTRY_712	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3080	SOO	0X0	
8728	SGPIO_LUT	0XB2C9	html	SGPIO_LUT_ENTRY_713	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3081	SOO	0X0	
8729	SGPIO_LUT	0XB2CA	html	SGPIO_LUT_ENTRY_714	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3082	SOO	0X0	
8730	SGPIO_LUT	0XB2CB	html	SGPIO_LUT_ENTRY_715	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3083	SOO	0X0	
8731	SGPIO_LUT	0XB2CC	html	SGPIO_LUT_ENTRY_716	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3084	SOO	0X0	
8732	SGPIO_LUT	0XB2CD	html	SGPIO_LUT_ENTRY_717	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3085	SOO	0X0	
8733	SGPIO_LUT	0XB2CE	html	SGPIO_LUT_ENTRY_718	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3086	SOO	0X0	
8734	SGPIO_LUT	0XB2CF	html	SGPIO_LUT_ENTRY_719	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3087	SOO	0X0	
8735	SGPIO_LUT	0XB2D0	html	SGPIO_LUT_ENTRY_720	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3088	SOO	0X0	
8736	SGPIO_LUT	0XB2D1	html	SGPIO_LUT_ENTRY_721	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3089	SOO	0X0	
8737	SGPIO_LUT	0XB2D2	html	SGPIO_LUT_ENTRY_722	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3090	SOO	0X0	
8738	SGPIO_LUT	0XB2D3	html	SGPIO_LUT_ENTRY_723	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3091	SOO	0X0	
8739	SGPIO_LUT	0XB2D4	html	SGPIO_LUT_ENTRY_724	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3092	SOO	0X0	
8740	SGPIO_LUT	0XB2D5	html	SGPIO_LUT_ENTRY_725	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3093	SOO	0X0	
8741	SGPIO_LUT	0XB2D6	html	SGPIO_LUT_ENTRY_726	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3094	SOO	0X0	
8742	SGPIO_LUT	0XB2D7	html	SGPIO_LUT_ENTRY_727	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3095	SOO	0X0	
8743	SGPIO_LUT	0XB2D8	html	SGPIO_LUT_ENTRY_728	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3096	SOO	0X0	
8744	SGPIO_LUT	0XB2D9	html	SGPIO_LUT_ENTRY_729	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3097	SOO	0X0	
8745	SGPIO_LUT	0XB2DA	html	SGPIO_LUT_ENTRY_730	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3098	SOO	0X0	
8746	SGPIO_LUT	0XB2DB	html	SGPIO_LUT_ENTRY_731	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3099	SOO	0X0	
8747	SGPIO_LUT	0XB2DC	html	SGPIO_LUT_ENTRY_732	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3100	SOO	0X0	
8748	SGPIO_LUT	0XB2DD	html	SGPIO_LUT_ENTRY_733	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3101	SOO	0X0	
8749	SGPIO_LUT	0XB2DE	html	SGPIO_LUT_ENTRY_734	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3102	SOO	0X0	
8750	SGPIO_LUT	0XB2DF	html	SGPIO_LUT_ENTRY_735	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3103	SOO	0X0	
8751	SGPIO_LUT	0XB2E0	html	SGPIO_LUT_ENTRY_736	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3104	SOO	0X0	
8752	SGPIO_LUT	0XB2E1	html	SGPIO_LUT_ENTRY_737	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3105	SOO	0X0	
8753	SGPIO_LUT	0XB2E2	html	SGPIO_LUT_ENTRY_738	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3106	SOO	0X0	
8754	SGPIO_LUT	0XB2E3	html	SGPIO_LUT_ENTRY_739	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3107	SOO	0X0	
8755	SGPIO_LUT	0XB2E4	html	SGPIO_LUT_ENTRY_740	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3108	SOO	0X0	
8756	SGPIO_LUT	0XB2E5	html	SGPIO_LUT_ENTRY_741	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3109	SOO	0X0	
8757	SGPIO_LUT	0XB2E6	html	SGPIO_LUT_ENTRY_742	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3110	SOO	0X0	
8758	SGPIO_LUT	0XB2E7	html	SGPIO_LUT_ENTRY_743	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3111	SOO	0X0	
8759	SGPIO_LUT	0XB2E8	html	SGPIO_LUT_ENTRY_744	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3112	SOO	0X0	
8760	SGPIO_LUT	0XB2E9	html	SGPIO_LUT_ENTRY_745	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3113	SOO	0X0	
8761	SGPIO_LUT	0XB2EA	html	SGPIO_LUT_ENTRY_746	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3114	SOO	0X0	
8762	SGPIO_LUT	0XB2EB	html	SGPIO_LUT_ENTRY_747	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3115	SOO	0X0	
8763	SGPIO_LUT	0XB2EC	html	SGPIO_LUT_ENTRY_748	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3116	SOO	0X0	
8764	SGPIO_LUT	0XB2ED	html	SGPIO_LUT_ENTRY_749	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3117	SOO	0X0	
8765	SGPIO_LUT	0XB2EE	html	SGPIO_LUT_ENTRY_750	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3118	SOO	0X0	
8766	SGPIO_LUT	0XB2EF	html	SGPIO_LUT_ENTRY_751	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3119	SOO	0X0	
8767	SGPIO_LUT	0XB2F0	html	SGPIO_LUT_ENTRY_752	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3120	SOO	0X0	
8768	SGPIO_LUT	0XB2F1	html	SGPIO_LUT_ENTRY_753	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3121	SOO	0X0	
8769	SGPIO_LUT	0XB2F2	html	SGPIO_LUT_ENTRY_754	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3122	SOO	0X0	
8770	SGPIO_LUT	0XB2F3	html	SGPIO_LUT_ENTRY_755	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3123	SOO	0X0	
8771	SGPIO_LUT	0XB2F4	html	SGPIO_LUT_ENTRY_756	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3124	SOO	0X0	
8772	SGPIO_LUT	0XB2F5	html	SGPIO_LUT_ENTRY_757	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3125	SOO	0X0	
8773	SGPIO_LUT	0XB2F6	html	SGPIO_LUT_ENTRY_758	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3126	SOO	0X0	
8774	SGPIO_LUT	0XB2F7	html	SGPIO_LUT_ENTRY_759	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3127	SOO	0X0	
8775	SGPIO_LUT	0XB2F8	html	SGPIO_LUT_ENTRY_760	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3128	SOO	0X0	
8776	SGPIO_LUT	0XB2F9	html	SGPIO_LUT_ENTRY_761	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3129	SOO	0X0	
8777	SGPIO_LUT	0XB2FA	html	SGPIO_LUT_ENTRY_762	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3130	SOO	0X0	
8778	SGPIO_LUT	0XB2FB	html	SGPIO_LUT_ENTRY_763	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3131	SOO	0X0	
8779	SGPIO_LUT	0XB2FC	html	SGPIO_LUT_ENTRY_764	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3132	SOO	0X0	
8780	SGPIO_LUT	0XB2FD	html	SGPIO_LUT_ENTRY_765	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3133	SOO	0X0	
8781	SGPIO_LUT	0XB2FE	html	SGPIO_LUT_ENTRY_766	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3134	SOO	0X0	
8782	SGPIO_LUT	0XB2FF	html	SGPIO_LUT_ENTRY_767	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3135	SOO	0X0	
8783	SGPIO_LUT	0XB300	html	SGPIO_LUT_ENTRY_768	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3136	SOO	0X0	
8784	SGPIO_LUT	0XB301	html	SGPIO_LUT_ENTRY_769	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3137	SOO	0X0	
8785	SGPIO_LUT	0XB302	html	SGPIO_LUT_ENTRY_770	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3138	SOO	0X0	
8786	SGPIO_LUT	0XB303	html	SGPIO_LUT_ENTRY_771	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3139	SOO	0X0	
8787	SGPIO_LUT	0XB304	html	SGPIO_LUT_ENTRY_772	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3140	SOO	0X0	
8788	SGPIO_LUT	0XB305	html	SGPIO_LUT_ENTRY_773	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3141	SOO	0X0	
8789	SGPIO_LUT	0XB306	html	SGPIO_LUT_ENTRY_774	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3142	SOO	0X0	
8790	SGPIO_LUT	0XB307	html	SGPIO_LUT_ENTRY_775	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3143	SOO	0X0	
8791	SGPIO_LUT	0XB308	html	SGPIO_LUT_ENTRY_776	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3144	SOO	0X0	
8792	SGPIO_LUT	0XB309	html	SGPIO_LUT_ENTRY_777	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3145	SOO	0X0	
8793	SGPIO_LUT	0XB30A	html	SGPIO_LUT_ENTRY_778	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3146	SOO	0X0	
8794	SGPIO_LUT	0XB30B	html	SGPIO_LUT_ENTRY_779	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3147	SOO	0X0	
8795	SGPIO_LUT	0XB30C	html	SGPIO_LUT_ENTRY_780	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3148	SOO	0X0	
8796	SGPIO_LUT	0XB30D	html	SGPIO_LUT_ENTRY_781	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3149	SOO	0X0	
8797	SGPIO_LUT	0XB30E	html	SGPIO_LUT_ENTRY_782	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3150	SOO	0X0	
8798	SGPIO_LUT	0XB30F	html	SGPIO_LUT_ENTRY_783	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3151	SOO	0X0	
8799	SGPIO_LUT	0XB310	html	SGPIO_LUT_ENTRY_784	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3152	SOO	0X0	
8800	SGPIO_LUT	0XB311	html	SGPIO_LUT_ENTRY_785	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3153	SOO	0X0	
8801	SGPIO_LUT	0XB312	html	SGPIO_LUT_ENTRY_786	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3154	SOO	0X0	
8802	SGPIO_LUT	0XB313	html	SGPIO_LUT_ENTRY_787	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3155	SOO	0X0	
8803	SGPIO_LUT	0XB314	html	SGPIO_LUT_ENTRY_788	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3156	SOO	0X0	
8804	SGPIO_LUT	0XB315	html	SGPIO_LUT_ENTRY_789	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3157	SOO	0X0	
8805	SGPIO_LUT	0XB316	html	SGPIO_LUT_ENTRY_790	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3158	SOO	0X0	
8806	SGPIO_LUT	0XB317	html	SGPIO_LUT_ENTRY_791	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3159	SOO	0X0	
8807	SGPIO_LUT	0XB318	html	SGPIO_LUT_ENTRY_792	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3160	SOO	0X0	
8808	SGPIO_LUT	0XB319	html	SGPIO_LUT_ENTRY_793	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3161	SOO	0X0	
8809	SGPIO_LUT	0XB31A	html	SGPIO_LUT_ENTRY_794	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3162	SOO	0X0	
8810	SGPIO_LUT	0XB31B	html	SGPIO_LUT_ENTRY_795	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3163	SOO	0X0	
8811	SGPIO_LUT	0XB31C	html	SGPIO_LUT_ENTRY_796	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3164	SOO	0X0	
8812	SGPIO_LUT	0XB31D	html	SGPIO_LUT_ENTRY_797	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3165	SOO	0X0	
8813	SGPIO_LUT	0XB31E	html	SGPIO_LUT_ENTRY_798	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3166	SOO	0X0	
8814	SGPIO_LUT	0XB31F	html	SGPIO_LUT_ENTRY_799	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3167	SOO	0X0	
8815	SGPIO_LUT	0XB320	html	SGPIO_LUT_ENTRY_800	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3168	SOO	0X0	
8816	SGPIO_LUT	0XB321	html	SGPIO_LUT_ENTRY_801	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3169	SOO	0X0	
8817	SGPIO_LUT	0XB322	html	SGPIO_LUT_ENTRY_802	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3170	SOO	0X0	
8818	SGPIO_LUT	0XB323	html	SGPIO_LUT_ENTRY_803	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3171	SOO	0X0	
8819	SGPIO_LUT	0XB324	html	SGPIO_LUT_ENTRY_804	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3172	SOO	0X0	
8820	SGPIO_LUT	0XB325	html	SGPIO_LUT_ENTRY_805	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3173	SOO	0X0	
8821	SGPIO_LUT	0XB326	html	SGPIO_LUT_ENTRY_806	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3174	SOO	0X0	
8822	SGPIO_LUT	0XB327	html	SGPIO_LUT_ENTRY_807	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3175	SOO	0X0	
8823	SGPIO_LUT	0XB328	html	SGPIO_LUT_ENTRY_808	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3176	SOO	0X0	
8824	SGPIO_LUT	0XB329	html	SGPIO_LUT_ENTRY_809	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3177	SOO	0X0	
8825	SGPIO_LUT	0XB32A	html	SGPIO_LUT_ENTRY_810	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3178	SOO	0X0	
8826	SGPIO_LUT	0XB32B	html	SGPIO_LUT_ENTRY_811	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3179	SOO	0X0	
8827	SGPIO_LUT	0XB32C	html	SGPIO_LUT_ENTRY_812	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3180	SOO	0X0	
8828	SGPIO_LUT	0XB32D	html	SGPIO_LUT_ENTRY_813	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3181	SOO	0X0	
8829	SGPIO_LUT	0XB32E	html	SGPIO_LUT_ENTRY_814	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3182	SOO	0X0	
8830	SGPIO_LUT	0XB32F	html	SGPIO_LUT_ENTRY_815	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3183	SOO	0X0	
8831	SGPIO_LUT	0XB330	html	SGPIO_LUT_ENTRY_816	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3184	SOO	0X0	
8832	SGPIO_LUT	0XB331	html	SGPIO_LUT_ENTRY_817	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3185	SOO	0X0	
8833	SGPIO_LUT	0XB332	html	SGPIO_LUT_ENTRY_818	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3186	SOO	0X0	
8834	SGPIO_LUT	0XB333	html	SGPIO_LUT_ENTRY_819	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3187	SOO	0X0	
8835	SGPIO_LUT	0XB334	html	SGPIO_LUT_ENTRY_820	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3188	SOO	0X0	
8836	SGPIO_LUT	0XB335	html	SGPIO_LUT_ENTRY_821	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3189	SOO	0X0	
8837	SGPIO_LUT	0XB336	html	SGPIO_LUT_ENTRY_822	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3190	SOO	0X0	
8838	SGPIO_LUT	0XB337	html	SGPIO_LUT_ENTRY_823	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3191	SOO	0X0	
8839	SGPIO_LUT	0XB338	html	SGPIO_LUT_ENTRY_824	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3192	SOO	0X0	
8840	SGPIO_LUT	0XB339	html	SGPIO_LUT_ENTRY_825	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3193	SOO	0X0	
8841	SGPIO_LUT	0XB33A	html	SGPIO_LUT_ENTRY_826	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3194	SOO	0X0	
8842	SGPIO_LUT	0XB33B	html	SGPIO_LUT_ENTRY_827	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3195	SOO	0X0	
8843	SGPIO_LUT	0XB33C	html	SGPIO_LUT_ENTRY_828	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3196	SOO	0X0	
8844	SGPIO_LUT	0XB33D	html	SGPIO_LUT_ENTRY_829	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3197	SOO	0X0	
8845	SGPIO_LUT	0XB33E	html	SGPIO_LUT_ENTRY_830	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3198	SOO	0X0	
8846	SGPIO_LUT	0XB33F	html	SGPIO_LUT_ENTRY_831	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3199	SOO	0X0	
8847	SGPIO_LUT	0XB340	html	SGPIO_LUT_ENTRY_832	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3200	SOO	0X0	
8848	SGPIO_LUT	0XB341	html	SGPIO_LUT_ENTRY_833	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3201	SOO	0X0	
8849	SGPIO_LUT	0XB342	html	SGPIO_LUT_ENTRY_834	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3202	SOO	0X0	
8850	SGPIO_LUT	0XB343	html	SGPIO_LUT_ENTRY_835	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3203	SOO	0X0	
8851	SGPIO_LUT	0XB344	html	SGPIO_LUT_ENTRY_836	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3204	SOO	0X0	
8852	SGPIO_LUT	0XB345	html	SGPIO_LUT_ENTRY_837	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3205	SOO	0X0	
8853	SGPIO_LUT	0XB346	html	SGPIO_LUT_ENTRY_838	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3206	SOO	0X0	
8854	SGPIO_LUT	0XB347	html	SGPIO_LUT_ENTRY_839	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3207	SOO	0X0	
8855	SGPIO_LUT	0XB348	html	SGPIO_LUT_ENTRY_840	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3208	SOO	0X0	
8856	SGPIO_LUT	0XB349	html	SGPIO_LUT_ENTRY_841	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3209	SOO	0X0	
8857	SGPIO_LUT	0XB34A	html	SGPIO_LUT_ENTRY_842	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3210	SOO	0X0	
8858	SGPIO_LUT	0XB34B	html	SGPIO_LUT_ENTRY_843	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3211	SOO	0X0	
8859	SGPIO_LUT	0XB34C	html	SGPIO_LUT_ENTRY_844	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3212	SOO	0X0	
8860	SGPIO_LUT	0XB34D	html	SGPIO_LUT_ENTRY_845	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3213	SOO	0X0	
8861	SGPIO_LUT	0XB34E	html	SGPIO_LUT_ENTRY_846	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3214	SOO	0X0	
8862	SGPIO_LUT	0XB34F	html	SGPIO_LUT_ENTRY_847	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3215	SOO	0X0	
8863	SGPIO_LUT	0XB350	html	SGPIO_LUT_ENTRY_848	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3216	SOO	0X0	
8864	SGPIO_LUT	0XB351	html	SGPIO_LUT_ENTRY_849	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3217	SOO	0X0	
8865	SGPIO_LUT	0XB352	html	SGPIO_LUT_ENTRY_850	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3218	SOO	0X0	
8866	SGPIO_LUT	0XB353	html	SGPIO_LUT_ENTRY_851	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3219	SOO	0X0	
8867	SGPIO_LUT	0XB354	html	SGPIO_LUT_ENTRY_852	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3220	SOO	0X0	
8868	SGPIO_LUT	0XB355	html	SGPIO_LUT_ENTRY_853	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3221	SOO	0X0	
8869	SGPIO_LUT	0XB356	html	SGPIO_LUT_ENTRY_854	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3222	SOO	0X0	
8870	SGPIO_LUT	0XB357	html	SGPIO_LUT_ENTRY_855	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3223	SOO	0X0	
8871	SGPIO_LUT	0XB358	html	SGPIO_LUT_ENTRY_856	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3224	SOO	0X0	
8872	SGPIO_LUT	0XB359	html	SGPIO_LUT_ENTRY_857	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3225	SOO	0X0	
8873	SGPIO_LUT	0XB35A	html	SGPIO_LUT_ENTRY_858	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3226	SOO	0X0	
8874	SGPIO_LUT	0XB35B	html	SGPIO_LUT_ENTRY_859	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3227	SOO	0X0	
8875	SGPIO_LUT	0XB35C	html	SGPIO_LUT_ENTRY_860	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3228	SOO	0X0	
8876	SGPIO_LUT	0XB35D	html	SGPIO_LUT_ENTRY_861	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3229	SOO	0X0	
8877	SGPIO_LUT	0XB35E	html	SGPIO_LUT_ENTRY_862	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3230	SOO	0X0	
8878	SGPIO_LUT	0XB35F	html	SGPIO_LUT_ENTRY_863	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3231	SOO	0X0	
8879	SGPIO_LUT	0XB360	html	SGPIO_LUT_ENTRY_864	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3232	SOO	0X0	
8880	SGPIO_LUT	0XB361	html	SGPIO_LUT_ENTRY_865	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3233	SOO	0X0	
8881	SGPIO_LUT	0XB362	html	SGPIO_LUT_ENTRY_866	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3234	SOO	0X0	
8882	SGPIO_LUT	0XB363	html	SGPIO_LUT_ENTRY_867	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3235	SOO	0X0	
8883	SGPIO_LUT	0XB364	html	SGPIO_LUT_ENTRY_868	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3236	SOO	0X0	
8884	SGPIO_LUT	0XB365	html	SGPIO_LUT_ENTRY_869	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3237	SOO	0X0	
8885	SGPIO_LUT	0XB366	html	SGPIO_LUT_ENTRY_870	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3238	SOO	0X0	
8886	SGPIO_LUT	0XB367	html	SGPIO_LUT_ENTRY_871	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3239	SOO	0X0	
8887	SGPIO_LUT	0XB368	html	SGPIO_LUT_ENTRY_872	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3240	SOO	0X0	
8888	SGPIO_LUT	0XB369	html	SGPIO_LUT_ENTRY_873	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3241	SOO	0X0	
8889	SGPIO_LUT	0XB36A	html	SGPIO_LUT_ENTRY_874	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3242	SOO	0X0	
8890	SGPIO_LUT	0XB36B	html	SGPIO_LUT_ENTRY_875	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3243	SOO	0X0	
8891	SGPIO_LUT	0XB36C	html	SGPIO_LUT_ENTRY_876	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3244	SOO	0X0	
8892	SGPIO_LUT	0XB36D	html	SGPIO_LUT_ENTRY_877	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3245	SOO	0X0	
8893	SGPIO_LUT	0XB36E	html	SGPIO_LUT_ENTRY_878	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3246	SOO	0X0	
8894	SGPIO_LUT	0XB36F	html	SGPIO_LUT_ENTRY_879	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3247	SOO	0X0	
8895	SGPIO_LUT	0XB370	html	SGPIO_LUT_ENTRY_880	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3248	SOO	0X0	
8896	SGPIO_LUT	0XB371	html	SGPIO_LUT_ENTRY_881	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3249	SOO	0X0	
8897	SGPIO_LUT	0XB372	html	SGPIO_LUT_ENTRY_882	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3250	SOO	0X0	
8898	SGPIO_LUT	0XB373	html	SGPIO_LUT_ENTRY_883	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3251	SOO	0X0	
8899	SGPIO_LUT	0XB374	html	SGPIO_LUT_ENTRY_884	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3252	SOO	0X0	
8900	SGPIO_LUT	0XB375	html	SGPIO_LUT_ENTRY_885	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3253	SOO	0X0	
8901	SGPIO_LUT	0XB376	html	SGPIO_LUT_ENTRY_886	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3254	SOO	0X0	
8902	SGPIO_LUT	0XB377	html	SGPIO_LUT_ENTRY_887	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3255	SOO	0X0	
8903	SGPIO_LUT	0XB378	html	SGPIO_LUT_ENTRY_888	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3256	SOO	0X0	
8904	SGPIO_LUT	0XB379	html	SGPIO_LUT_ENTRY_889	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3257	SOO	0X0	
8905	SGPIO_LUT	0XB37A	html	SGPIO_LUT_ENTRY_890	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3258	SOO	0X0	
8906	SGPIO_LUT	0XB37B	html	SGPIO_LUT_ENTRY_891	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3259	SOO	0X0	
8907	SGPIO_LUT	0XB37C	html	SGPIO_LUT_ENTRY_892	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3260	SOO	0X0	
8908	SGPIO_LUT	0XB37D	html	SGPIO_LUT_ENTRY_893	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3261	SOO	0X0	
8909	SGPIO_LUT	0XB37E	html	SGPIO_LUT_ENTRY_894	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3262	SOO	0X0	
8910	SGPIO_LUT	0XB37F	html	SGPIO_LUT_ENTRY_895	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3263	SOO	0X0	
8911	SGPIO_LUT	0XB380	html	SGPIO_LUT_ENTRY_896	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3264	SOO	0X0	
8912	SGPIO_LUT	0XB381	html	SGPIO_LUT_ENTRY_897	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3265	SOO	0X0	
8913	SGPIO_LUT	0XB382	html	SGPIO_LUT_ENTRY_898	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3266	SOO	0X0	
8914	SGPIO_LUT	0XB383	html	SGPIO_LUT_ENTRY_899	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3267	SOO	0X0	
8915	SGPIO_LUT	0XB384	html	SGPIO_LUT_ENTRY_900	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3268	SOO	0X0	
8916	SGPIO_LUT	0XB385	html	SGPIO_LUT_ENTRY_901	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3269	SOO	0X0	
8917	SGPIO_LUT	0XB386	html	SGPIO_LUT_ENTRY_902	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3270	SOO	0X0	
8918	SGPIO_LUT	0XB387	html	SGPIO_LUT_ENTRY_903	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3271	SOO	0X0	
8919	SGPIO_LUT	0XB388	html	SGPIO_LUT_ENTRY_904	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3272	SOO	0X0	
8920	SGPIO_LUT	0XB389	html	SGPIO_LUT_ENTRY_905	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3273	SOO	0X0	
8921	SGPIO_LUT	0XB38A	html	SGPIO_LUT_ENTRY_906	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3274	SOO	0X0	
8922	SGPIO_LUT	0XB38B	html	SGPIO_LUT_ENTRY_907	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3275	SOO	0X0	
8923	SGPIO_LUT	0XB38C	html	SGPIO_LUT_ENTRY_908	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3276	SOO	0X0	
8924	SGPIO_LUT	0XB38D	html	SGPIO_LUT_ENTRY_909	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3277	SOO	0X0	
8925	SGPIO_LUT	0XB38E	html	SGPIO_LUT_ENTRY_910	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3278	SOO	0X0	
8926	SGPIO_LUT	0XB38F	html	SGPIO_LUT_ENTRY_911	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3279	SOO	0X0	
8927	SGPIO_LUT	0XB390	html	SGPIO_LUT_ENTRY_912	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3280	SOO	0X0	
8928	SGPIO_LUT	0XB391	html	SGPIO_LUT_ENTRY_913	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3281	SOO	0X0	
8929	SGPIO_LUT	0XB392	html	SGPIO_LUT_ENTRY_914	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3282	SOO	0X0	
8930	SGPIO_LUT	0XB393	html	SGPIO_LUT_ENTRY_915	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3283	SOO	0X0	
8931	SGPIO_LUT	0XB394	html	SGPIO_LUT_ENTRY_916	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3284	SOO	0X0	
8932	SGPIO_LUT	0XB395	html	SGPIO_LUT_ENTRY_917	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3285	SOO	0X0	
8933	SGPIO_LUT	0XB396	html	SGPIO_LUT_ENTRY_918	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3286	SOO	0X0	
8934	SGPIO_LUT	0XB397	html	SGPIO_LUT_ENTRY_919	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3287	SOO	0X0	
8935	SGPIO_LUT	0XB398	html	SGPIO_LUT_ENTRY_920	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3288	SOO	0X0	
8936	SGPIO_LUT	0XB399	html	SGPIO_LUT_ENTRY_921	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3289	SOO	0X0	
8937	SGPIO_LUT	0XB39A	html	SGPIO_LUT_ENTRY_922	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3290	SOO	0X0	
8938	SGPIO_LUT	0XB39B	html	SGPIO_LUT_ENTRY_923	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3291	SOO	0X0	
8939	SGPIO_LUT	0XB39C	html	SGPIO_LUT_ENTRY_924	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3292	SOO	0X0	
8940	SGPIO_LUT	0XB39D	html	SGPIO_LUT_ENTRY_925	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3293	SOO	0X0	
8941	SGPIO_LUT	0XB39E	html	SGPIO_LUT_ENTRY_926	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3294	SOO	0X0	
8942	SGPIO_LUT	0XB39F	html	SGPIO_LUT_ENTRY_927	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3295	SOO	0X0	
8943	SGPIO_LUT	0XB3A0	html	SGPIO_LUT_ENTRY_928	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3296	SOO	0X0	
8944	SGPIO_LUT	0XB3A1	html	SGPIO_LUT_ENTRY_929	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3297	SOO	0X0	
8945	SGPIO_LUT	0XB3A2	html	SGPIO_LUT_ENTRY_930	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3298	SOO	0X0	
8946	SGPIO_LUT	0XB3A3	html	SGPIO_LUT_ENTRY_931	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3299	SOO	0X0	
8947	SGPIO_LUT	0XB3A4	html	SGPIO_LUT_ENTRY_932	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3300	SOO	0X0	
8948	SGPIO_LUT	0XB3A5	html	SGPIO_LUT_ENTRY_933	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3301	SOO	0X0	
8949	SGPIO_LUT	0XB3A6	html	SGPIO_LUT_ENTRY_934	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3302	SOO	0X0	
8950	SGPIO_LUT	0XB3A7	html	SGPIO_LUT_ENTRY_935	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3303	SOO	0X0	
8951	SGPIO_LUT	0XB3A8	html	SGPIO_LUT_ENTRY_936	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3304	SOO	0X0	
8952	SGPIO_LUT	0XB3A9	html	SGPIO_LUT_ENTRY_937	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3305	SOO	0X0	
8953	SGPIO_LUT	0XB3AA	html	SGPIO_LUT_ENTRY_938	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3306	SOO	0X0	
8954	SGPIO_LUT	0XB3AB	html	SGPIO_LUT_ENTRY_939	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3307	SOO	0X0	
8955	SGPIO_LUT	0XB3AC	html	SGPIO_LUT_ENTRY_940	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3308	SOO	0X0	
8956	SGPIO_LUT	0XB3AD	html	SGPIO_LUT_ENTRY_941	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3309	SOO	0X0	
8957	SGPIO_LUT	0XB3AE	html	SGPIO_LUT_ENTRY_942	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3310	SOO	0X0	
8958	SGPIO_LUT	0XB3AF	html	SGPIO_LUT_ENTRY_943	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3311	SOO	0X0	
8959	SGPIO_LUT	0XB3B0	html	SGPIO_LUT_ENTRY_944	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3312	SOO	0X0	
8960	SGPIO_LUT	0XB3B1	html	SGPIO_LUT_ENTRY_945	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3313	SOO	0X0	
8961	SGPIO_LUT	0XB3B2	html	SGPIO_LUT_ENTRY_946	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3314	SOO	0X0	
8962	SGPIO_LUT	0XB3B3	html	SGPIO_LUT_ENTRY_947	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3315	SOO	0X0	
8963	SGPIO_LUT	0XB3B4	html	SGPIO_LUT_ENTRY_948	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3316	SOO	0X0	
8964	SGPIO_LUT	0XB3B5	html	SGPIO_LUT_ENTRY_949	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3317	SOO	0X0	
8965	SGPIO_LUT	0XB3B6	html	SGPIO_LUT_ENTRY_950	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3318	SOO	0X0	
8966	SGPIO_LUT	0XB3B7	html	SGPIO_LUT_ENTRY_951	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3319	SOO	0X0	
8967	SGPIO_LUT	0XB3B8	html	SGPIO_LUT_ENTRY_952	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3320	SOO	0X0	
8968	SGPIO_LUT	0XB3B9	html	SGPIO_LUT_ENTRY_953	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3321	SOO	0X0	
8969	SGPIO_LUT	0XB3BA	html	SGPIO_LUT_ENTRY_954	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3322	SOO	0X0	
8970	SGPIO_LUT	0XB3BB	html	SGPIO_LUT_ENTRY_955	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3323	SOO	0X0	
8971	SGPIO_LUT	0XB3BC	html	SGPIO_LUT_ENTRY_956	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3324	SOO	0X0	
8972	SGPIO_LUT	0XB3BD	html	SGPIO_LUT_ENTRY_957	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3325	SOO	0X0	
8973	SGPIO_LUT	0XB3BE	html	SGPIO_LUT_ENTRY_958	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3326	SOO	0X0	
8974	SGPIO_LUT	0XB3BF	html	SGPIO_LUT_ENTRY_959	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3327	SOO	0X0	
8975	SGPIO_LUT	0XB3C0	html	SGPIO_LUT_ENTRY_960	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3328	SOO	0X0	
8976	SGPIO_LUT	0XB3C1	html	SGPIO_LUT_ENTRY_961	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3329	SOO	0X0	
8977	SGPIO_LUT	0XB3C2	html	SGPIO_LUT_ENTRY_962	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3330	SOO	0X0	
8978	SGPIO_LUT	0XB3C3	html	SGPIO_LUT_ENTRY_963	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3331	SOO	0X0	
8979	SGPIO_LUT	0XB3C4	html	SGPIO_LUT_ENTRY_964	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3332	SOO	0X0	
8980	SGPIO_LUT	0XB3C5	html	SGPIO_LUT_ENTRY_965	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3333	SOO	0X0	
8981	SGPIO_LUT	0XB3C6	html	SGPIO_LUT_ENTRY_966	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3334	SOO	0X0	
8982	SGPIO_LUT	0XB3C7	html	SGPIO_LUT_ENTRY_967	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3335	SOO	0X0	
8983	SGPIO_LUT	0XB3C8	html	SGPIO_LUT_ENTRY_968	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3336	SOO	0X0	
8984	SGPIO_LUT	0XB3C9	html	SGPIO_LUT_ENTRY_969	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3337	SOO	0X0	
8985	SGPIO_LUT	0XB3CA	html	SGPIO_LUT_ENTRY_970	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3338	SOO	0X0	
8986	SGPIO_LUT	0XB3CB	html	SGPIO_LUT_ENTRY_971	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3339	SOO	0X0	
8987	SGPIO_LUT	0XB3CC	html	SGPIO_LUT_ENTRY_972	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3340	SOO	0X0	
8988	SGPIO_LUT	0XB3CD	html	SGPIO_LUT_ENTRY_973	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3341	SOO	0X0	
8989	SGPIO_LUT	0XB3CE	html	SGPIO_LUT_ENTRY_974	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3342	SOO	0X0	
8990	SGPIO_LUT	0XB3CF	html	SGPIO_LUT_ENTRY_975	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3343	SOO	0X0	
8991	SGPIO_LUT	0XB3D0	html	SGPIO_LUT_ENTRY_976	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3344	SOO	0X0	
8992	SGPIO_LUT	0XB3D1	html	SGPIO_LUT_ENTRY_977	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3345	SOO	0X0	
8993	SGPIO_LUT	0XB3D2	html	SGPIO_LUT_ENTRY_978	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3346	SOO	0X0	
8994	SGPIO_LUT	0XB3D3	html	SGPIO_LUT_ENTRY_979	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3347	SOO	0X0	
8995	SGPIO_LUT	0XB3D4	html	SGPIO_LUT_ENTRY_980	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3348	SOO	0X0	
8996	SGPIO_LUT	0XB3D5	html	SGPIO_LUT_ENTRY_981	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3349	SOO	0X0	
8997	SGPIO_LUT	0XB3D6	html	SGPIO_LUT_ENTRY_982	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3350	SOO	0X0	
8998	SGPIO_LUT	0XB3D7	html	SGPIO_LUT_ENTRY_983	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3351	SOO	0X0	
8999	SGPIO_LUT	0XB3D8	html	SGPIO_LUT_ENTRY_984	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3352	SOO	0X0	
9000	SGPIO_LUT	0XB3D9	html	SGPIO_LUT_ENTRY_985	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3353	SOO	0X0	
9001	SGPIO_LUT	0XB3DA	html	SGPIO_LUT_ENTRY_986	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3354	SOO	0X0	
9002	SGPIO_LUT	0XB3DB	html	SGPIO_LUT_ENTRY_987	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3355	SOO	0X0	
9003	SGPIO_LUT	0XB3DC	html	SGPIO_LUT_ENTRY_988	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3356	SOO	0X0	
9004	SGPIO_LUT	0XB3DD	html	SGPIO_LUT_ENTRY_989	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3357	SOO	0X0	
9005	SGPIO_LUT	0XB3DE	html	SGPIO_LUT_ENTRY_990	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3358	SOO	0X0	
9006	SGPIO_LUT	0XB3DF	html	SGPIO_LUT_ENTRY_991	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3359	SOO	0X0	
9007	SGPIO_LUT	0XB3E0	html	SGPIO_LUT_ENTRY_992	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3360	SOO	0X0	
9008	SGPIO_LUT	0XB3E1	html	SGPIO_LUT_ENTRY_993	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3361	SOO	0X0	
9009	SGPIO_LUT	0XB3E2	html	SGPIO_LUT_ENTRY_994	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3362	SOO	0X0	
9010	SGPIO_LUT	0XB3E3	html	SGPIO_LUT_ENTRY_995	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3363	SOO	0X0	
9011	SGPIO_LUT	0XB3E4	html	SGPIO_LUT_ENTRY_996	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3364	SOO	0X0	
9012	SGPIO_LUT	0XB3E5	html	SGPIO_LUT_ENTRY_997	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3365	SOO	0X0	
9013	SGPIO_LUT	0XB3E6	html	SGPIO_LUT_ENTRY_998	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3366	SOO	0X0	
9014	SGPIO_LUT	0XB3E7	html	SGPIO_LUT_ENTRY_999	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3367	SOO	0X0	
9015	SGPIO_LUT	0XB3E8	html	SGPIO_LUT_ENTRY_1000	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3368	SOO	0X0	
9016	SGPIO_LUT	0XB3E9	html	SGPIO_LUT_ENTRY_1001	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3369	SOO	0X0	
9017	SGPIO_LUT	0XB3EA	html	SGPIO_LUT_ENTRY_1002	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3370	SOO	0X0	
9018	SGPIO_LUT	0XB3EB	html	SGPIO_LUT_ENTRY_1003	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3371	SOO	0X0	
9019	SGPIO_LUT	0XB3EC	html	SGPIO_LUT_ENTRY_1004	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3372	SOO	0X0	
9020	SGPIO_LUT	0XB3ED	html	SGPIO_LUT_ENTRY_1005	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3373	SOO	0X0	
9021	SGPIO_LUT	0XB3EE	html	SGPIO_LUT_ENTRY_1006	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3374	SOO	0X0	
9022	SGPIO_LUT	0XB3EF	html	SGPIO_LUT_ENTRY_1007	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3375	SOO	0X0	
9023	SGPIO_LUT	0XB3F0	html	SGPIO_LUT_ENTRY_1008	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3376	SOO	0X0	
9024	SGPIO_LUT	0XB3F1	html	SGPIO_LUT_ENTRY_1009	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3377	SOO	0X0	
9025	SGPIO_LUT	0XB3F2	html	SGPIO_LUT_ENTRY_1010	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3378	SOO	0X0	
9026	SGPIO_LUT	0XB3F3	html	SGPIO_LUT_ENTRY_1011	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3379	SOO	0X0	
9027	SGPIO_LUT	0XB3F4	html	SGPIO_LUT_ENTRY_1012	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3380	SOO	0X0	
9028	SGPIO_LUT	0XB3F5	html	SGPIO_LUT_ENTRY_1013	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3381	SOO	0X0	
9029	SGPIO_LUT	0XB3F6	html	SGPIO_LUT_ENTRY_1014	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3382	SOO	0X0	
9030	SGPIO_LUT	0XB3F7	html	SGPIO_LUT_ENTRY_1015	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3383	SOO	0X0	
9031	SGPIO_LUT	0XB3F8	html	SGPIO_LUT_ENTRY_1016	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3384	SOO	0X0	
9032	SGPIO_LUT	0XB3F9	html	SGPIO_LUT_ENTRY_1017	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3385	SOO	0X0	
9033	SGPIO_LUT	0XB3FA	html	SGPIO_LUT_ENTRY_1018	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3386	SOO	0X0	
9034	SGPIO_LUT	0XB3FB	html	SGPIO_LUT_ENTRY_1019	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3387	SOO	0X0	
9035	SGPIO_LUT	0XB3FC	html	SGPIO_LUT_ENTRY_1020	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3388	SOO	0X0	
9036	SGPIO_LUT	0XB3FD	html	SGPIO_LUT_ENTRY_1021	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3389	SOO	0X0	
9037	SGPIO_LUT	0XB3FE	html	SGPIO_LUT_ENTRY_1022	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3390	SOO	0X0	
9038	SGPIO_LUT	0XB3FF	html	SGPIO_LUT_ENTRY_1023	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3391	SOO	0X0	
9039	SGPIO_LUT	0XB400	html	SGPIO_LUT_ENTRY_1024	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3392	SOO	0X0	
9040	SGPIO_LUT	0XB401	html	SGPIO_LUT_ENTRY_1025	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3393	SOO	0X0	
9041	SGPIO_LUT	0XB402	html	SGPIO_LUT_ENTRY_1026	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3394	SOO	0X0	
9042	SGPIO_LUT	0XB403	html	SGPIO_LUT_ENTRY_1027	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3395	SOO	0X0	
9043	SGPIO_LUT	0XB404	html	SGPIO_LUT_ENTRY_1028	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3396	SOO	0X0	
9044	SGPIO_LUT	0XB405	html	SGPIO_LUT_ENTRY_1029	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3397	SOO	0X0	
9045	SGPIO_LUT	0XB406	html	SGPIO_LUT_ENTRY_1030	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3398	SOO	0X0	
9046	SGPIO_LUT	0XB407	html	SGPIO_LUT_ENTRY_1031	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3399	SOO	0X0	
9047	SGPIO_LUT	0XB408	html	SGPIO_LUT_ENTRY_1032	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3400	SOO	0X0	
9048	SGPIO_LUT	0XB409	html	SGPIO_LUT_ENTRY_1033	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3401	SOO	0X0	
9049	SGPIO_LUT	0XB40A	html	SGPIO_LUT_ENTRY_1034	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3402	SOO	0X0	
9050	SGPIO_LUT	0XB40B	html	SGPIO_LUT_ENTRY_1035	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3403	SOO	0X0	
9051	SGPIO_LUT	0XB40C	html	SGPIO_LUT_ENTRY_1036	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3404	SOO	0X0	
9052	SGPIO_LUT	0XB40D	html	SGPIO_LUT_ENTRY_1037	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3405	SOO	0X0	
9053	SGPIO_LUT	0XB40E	html	SGPIO_LUT_ENTRY_1038	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3406	SOO	0X0	
9054	SGPIO_LUT	0XB40F	html	SGPIO_LUT_ENTRY_1039	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3407	SOO	0X0	
9055	SGPIO_LUT	0XB410	html	SGPIO_LUT_ENTRY_1040	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3408	SOO	0X0	
9056	SGPIO_LUT	0XB411	html	SGPIO_LUT_ENTRY_1041	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3409	SOO	0X0	
9057	SGPIO_LUT	0XB412	html	SGPIO_LUT_ENTRY_1042	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3410	SOO	0X0	
9058	SGPIO_LUT	0XB413	html	SGPIO_LUT_ENTRY_1043	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3411	SOO	0X0	
9059	SGPIO_LUT	0XB414	html	SGPIO_LUT_ENTRY_1044	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3412	SOO	0X0	
9060	SGPIO_LUT	0XB415	html	SGPIO_LUT_ENTRY_1045	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3413	SOO	0X0	
9061	SGPIO_LUT	0XB416	html	SGPIO_LUT_ENTRY_1046	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3414	SOO	0X0	
9062	SGPIO_LUT	0XB417	html	SGPIO_LUT_ENTRY_1047	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3415	SOO	0X0	
9063	SGPIO_LUT	0XB418	html	SGPIO_LUT_ENTRY_1048	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3416	SOO	0X0	
9064	SGPIO_LUT	0XB419	html	SGPIO_LUT_ENTRY_1049	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3417	SOO	0X0	
9065	SGPIO_LUT	0XB41A	html	SGPIO_LUT_ENTRY_1050	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3418	SOO	0X0	
9066	SGPIO_LUT	0XB41B	html	SGPIO_LUT_ENTRY_1051	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3419	SOO	0X0	
9067	SGPIO_LUT	0XB41C	html	SGPIO_LUT_ENTRY_1052	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3420	SOO	0X0	
9068	SGPIO_LUT	0XB41D	html	SGPIO_LUT_ENTRY_1053	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3421	SOO	0X0	
9069	SGPIO_LUT	0XB41E	html	SGPIO_LUT_ENTRY_1054	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3422	SOO	0X0	
9070	SGPIO_LUT	0XB41F	html	SGPIO_LUT_ENTRY_1055	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3423	SOO	0X0	
9071	SGPIO_LUT	0XB420	html	SGPIO_LUT_ENTRY_1056	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3424	SOO	0X0	
9072	SGPIO_LUT	0XB421	html	SGPIO_LUT_ENTRY_1057	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3425	SOO	0X0	
9073	SGPIO_LUT	0XB422	html	SGPIO_LUT_ENTRY_1058	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3426	SOO	0X0	
9074	SGPIO_LUT	0XB423	html	SGPIO_LUT_ENTRY_1059	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3427	SOO	0X0	
9075	SGPIO_LUT	0XB424	html	SGPIO_LUT_ENTRY_1060	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3428	SOO	0X0	
9076	SGPIO_LUT	0XB425	html	SGPIO_LUT_ENTRY_1061	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3429	SOO	0X0	
9077	SGPIO_LUT	0XB426	html	SGPIO_LUT_ENTRY_1062	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3430	SOO	0X0	
9078	SGPIO_LUT	0XB427	html	SGPIO_LUT_ENTRY_1063	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3431	SOO	0X0	
9079	SGPIO_LUT	0XB428	html	SGPIO_LUT_ENTRY_1064	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3432	SOO	0X0	
9080	SGPIO_LUT	0XB429	html	SGPIO_LUT_ENTRY_1065	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3433	SOO	0X0	
9081	SGPIO_LUT	0XB42A	html	SGPIO_LUT_ENTRY_1066	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3434	SOO	0X0	
9082	SGPIO_LUT	0XB42B	html	SGPIO_LUT_ENTRY_1067	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3435	SOO	0X0	
9083	SGPIO_LUT	0XB42C	html	SGPIO_LUT_ENTRY_1068	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3436	SOO	0X0	
9084	SGPIO_LUT	0XB42D	html	SGPIO_LUT_ENTRY_1069	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3437	SOO	0X0	
9085	SGPIO_LUT	0XB42E	html	SGPIO_LUT_ENTRY_1070	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3438	SOO	0X0	
9086	SGPIO_LUT	0XB42F	html	SGPIO_LUT_ENTRY_1071	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3439	SOO	0X0	
9087	SGPIO_LUT	0XB430	html	SGPIO_LUT_ENTRY_1072	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3440	SOO	0X0	
9088	SGPIO_LUT	0XB431	html	SGPIO_LUT_ENTRY_1073	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3441	SOO	0X0	
9089	SGPIO_LUT	0XB432	html	SGPIO_LUT_ENTRY_1074	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3442	SOO	0X0	
9090	SGPIO_LUT	0XB433	html	SGPIO_LUT_ENTRY_1075	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3443	SOO	0X0	
9091	SGPIO_LUT	0XB434	html	SGPIO_LUT_ENTRY_1076	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3444	SOO	0X0	
9092	SGPIO_LUT	0XB435	html	SGPIO_LUT_ENTRY_1077	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3445	SOO	0X0	
9093	SGPIO_LUT	0XB436	html	SGPIO_LUT_ENTRY_1078	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3446	SOO	0X0	
9094	SGPIO_LUT	0XB437	html	SGPIO_LUT_ENTRY_1079	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3447	SOO	0X0	
9095	SGPIO_LUT	0XB438	html	SGPIO_LUT_ENTRY_1080	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3448	SOO	0X0	
9096	SGPIO_LUT	0XB439	html	SGPIO_LUT_ENTRY_1081	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3449	SOO	0X0	
9097	SGPIO_LUT	0XB43A	html	SGPIO_LUT_ENTRY_1082	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3450	SOO	0X0	
9098	SGPIO_LUT	0XB43B	html	SGPIO_LUT_ENTRY_1083	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3451	SOO	0X0	
9099	SGPIO_LUT	0XB43C	html	SGPIO_LUT_ENTRY_1084	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3452	SOO	0X0	
9100	SGPIO_LUT	0XB43D	html	SGPIO_LUT_ENTRY_1085	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3453	SOO	0X0	
9101	SGPIO_LUT	0XB43E	html	SGPIO_LUT_ENTRY_1086	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3454	SOO	0X0	
9102	SGPIO_LUT	0XB43F	html	SGPIO_LUT_ENTRY_1087	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3455	SOO	0X0	
9103	SGPIO_LUT	0XB440	html	SGPIO_LUT_ENTRY_1088	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3456	SOO	0X0	
9104	SGPIO_LUT	0XB441	html	SGPIO_LUT_ENTRY_1089	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3457	SOO	0X0	
9105	SGPIO_LUT	0XB442	html	SGPIO_LUT_ENTRY_1090	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3458	SOO	0X0	
9106	SGPIO_LUT	0XB443	html	SGPIO_LUT_ENTRY_1091	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3459	SOO	0X0	
9107	SGPIO_LUT	0XB444	html	SGPIO_LUT_ENTRY_1092	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3460	SOO	0X0	
9108	SGPIO_LUT	0XB445	html	SGPIO_LUT_ENTRY_1093	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3461	SOO	0X0	
9109	SGPIO_LUT	0XB446	html	SGPIO_LUT_ENTRY_1094	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3462	SOO	0X0	
9110	SGPIO_LUT	0XB447	html	SGPIO_LUT_ENTRY_1095	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3463	SOO	0X0	
9111	SGPIO_LUT	0XB448	html	SGPIO_LUT_ENTRY_1096	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3464	SOO	0X0	
9112	SGPIO_LUT	0XB449	html	SGPIO_LUT_ENTRY_1097	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3465	SOO	0X0	
9113	SGPIO_LUT	0XB44A	html	SGPIO_LUT_ENTRY_1098	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3466	SOO	0X0	
9114	SGPIO_LUT	0XB44B	html	SGPIO_LUT_ENTRY_1099	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3467	SOO	0X0	
9115	SGPIO_LUT	0XB44C	html	SGPIO_LUT_ENTRY_1100	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3468	SOO	0X0	
9116	SGPIO_LUT	0XB44D	html	SGPIO_LUT_ENTRY_1101	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3469	SOO	0X0	
9117	SGPIO_LUT	0XB44E	html	SGPIO_LUT_ENTRY_1102	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3470	SOO	0X0	
9118	SGPIO_LUT	0XB44F	html	SGPIO_LUT_ENTRY_1103	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3471	SOO	0X0	
9119	SGPIO_LUT	0XB450	html	SGPIO_LUT_ENTRY_1104	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3472	SOO	0X0	
9120	SGPIO_LUT	0XB451	html	SGPIO_LUT_ENTRY_1105	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3473	SOO	0X0	
9121	SGPIO_LUT	0XB452	html	SGPIO_LUT_ENTRY_1106	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3474	SOO	0X0	
9122	SGPIO_LUT	0XB453	html	SGPIO_LUT_ENTRY_1107	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3475	SOO	0X0	
9123	SGPIO_LUT	0XB454	html	SGPIO_LUT_ENTRY_1108	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3476	SOO	0X0	
9124	SGPIO_LUT	0XB455	html	SGPIO_LUT_ENTRY_1109	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3477	SOO	0X0	
9125	SGPIO_LUT	0XB456	html	SGPIO_LUT_ENTRY_1110	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3478	SOO	0X0	
9126	SGPIO_LUT	0XB457	html	SGPIO_LUT_ENTRY_1111	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3479	SOO	0X0	
9127	SGPIO_LUT	0XB458	html	SGPIO_LUT_ENTRY_1112	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3480	SOO	0X0	
9128	SGPIO_LUT	0XB459	html	SGPIO_LUT_ENTRY_1113	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3481	SOO	0X0	
9129	SGPIO_LUT	0XB45A	html	SGPIO_LUT_ENTRY_1114	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3482	SOO	0X0	
9130	SGPIO_LUT	0XB45B	html	SGPIO_LUT_ENTRY_1115	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3483	SOO	0X0	
9131	SGPIO_LUT	0XB45C	html	SGPIO_LUT_ENTRY_1116	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3484	SOO	0X0	
9132	SGPIO_LUT	0XB45D	html	SGPIO_LUT_ENTRY_1117	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3485	SOO	0X0	
9133	SGPIO_LUT	0XB45E	html	SGPIO_LUT_ENTRY_1118	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3486	SOO	0X0	
9134	SGPIO_LUT	0XB45F	html	SGPIO_LUT_ENTRY_1119	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3487	SOO	0X0	
9135	SGPIO_LUT	0XB460	html	SGPIO_LUT_ENTRY_1120	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3488	SOO	0X0	
9136	SGPIO_LUT	0XB461	html	SGPIO_LUT_ENTRY_1121	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3489	SOO	0X0	
9137	SGPIO_LUT	0XB462	html	SGPIO_LUT_ENTRY_1122	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3490	SOO	0X0	
9138	SGPIO_LUT	0XB463	html	SGPIO_LUT_ENTRY_1123	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3491	SOO	0X0	
9139	SGPIO_LUT	0XB464	html	SGPIO_LUT_ENTRY_1124	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3492	SOO	0X0	
9140	SGPIO_LUT	0XB465	html	SGPIO_LUT_ENTRY_1125	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3493	SOO	0X0	
9141	SGPIO_LUT	0XB466	html	SGPIO_LUT_ENTRY_1126	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3494	SOO	0X0	
9142	SGPIO_LUT	0XB467	html	SGPIO_LUT_ENTRY_1127	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3495	SOO	0X0	
9143	SGPIO_LUT	0XB468	html	SGPIO_LUT_ENTRY_1128	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3496	SOO	0X0	
9144	SGPIO_LUT	0XB469	html	SGPIO_LUT_ENTRY_1129	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3497	SOO	0X0	
9145	SGPIO_LUT	0XB46A	html	SGPIO_LUT_ENTRY_1130	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3498	SOO	0X0	
9146	SGPIO_LUT	0XB46B	html	SGPIO_LUT_ENTRY_1131	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3499	SOO	0X0	
9147	SGPIO_LUT	0XB46C	html	SGPIO_LUT_ENTRY_1132	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3500	SOO	0X0	
9148	SGPIO_LUT	0XB46D	html	SGPIO_LUT_ENTRY_1133	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3501	SOO	0X0	
9149	SGPIO_LUT	0XB46E	html	SGPIO_LUT_ENTRY_1134	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3502	SOO	0X0	
9150	SGPIO_LUT	0XB46F	html	SGPIO_LUT_ENTRY_1135	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3503	SOO	0X0	
9151	SGPIO_LUT	0XB470	html	SGPIO_LUT_ENTRY_1136	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3504	SOO	0X0	
9152	SGPIO_LUT	0XB471	html	SGPIO_LUT_ENTRY_1137	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3505	SOO	0X0	
9153	SGPIO_LUT	0XB472	html	SGPIO_LUT_ENTRY_1138	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3506	SOO	0X0	
9154	SGPIO_LUT	0XB473	html	SGPIO_LUT_ENTRY_1139	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3507	SOO	0X0	
9155	SGPIO_LUT	0XB474	html	SGPIO_LUT_ENTRY_1140	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3508	SOO	0X0	
9156	SGPIO_LUT	0XB475	html	SGPIO_LUT_ENTRY_1141	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3509	SOO	0X0	
9157	SGPIO_LUT	0XB476	html	SGPIO_LUT_ENTRY_1142	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3510	SOO	0X0	
9158	SGPIO_LUT	0XB477	html	SGPIO_LUT_ENTRY_1143	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3511	SOO	0X0	
9159	SGPIO_LUT	0XB478	html	SGPIO_LUT_ENTRY_1144	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3512	SOO	0X0	
9160	SGPIO_LUT	0XB479	html	SGPIO_LUT_ENTRY_1145	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3513	SOO	0X0	
9161	SGPIO_LUT	0XB47A	html	SGPIO_LUT_ENTRY_1146	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3514	SOO	0X0	
9162	SGPIO_LUT	0XB47B	html	SGPIO_LUT_ENTRY_1147	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3515	SOO	0X0	
9163	SGPIO_LUT	0XB47C	html	SGPIO_LUT_ENTRY_1148	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3516	SOO	0X0	
9164	SGPIO_LUT	0XB47D	html	SGPIO_LUT_ENTRY_1149	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3517	SOO	0X0	
9165	SGPIO_LUT	0XB47E	html	SGPIO_LUT_ENTRY_1150	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3518	SOO	0X0	
9166	SGPIO_LUT	0XB47F	html	SGPIO_LUT_ENTRY_1151	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3519	SOO	0X0	
9167	SGPIO_LUT	0XB480	html	SGPIO_LUT_ENTRY_1152	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3520	SOO	0X0	
9168	SGPIO_LUT	0XB481	html	SGPIO_LUT_ENTRY_1153	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3521	SOO	0X0	
9169	SGPIO_LUT	0XB482	html	SGPIO_LUT_ENTRY_1154	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3522	SOO	0X0	
9170	SGPIO_LUT	0XB483	html	SGPIO_LUT_ENTRY_1155	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3523	SOO	0X0	
9171	SGPIO_LUT	0XB484	html	SGPIO_LUT_ENTRY_1156	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3524	SOO	0X0	
9172	SGPIO_LUT	0XB485	html	SGPIO_LUT_ENTRY_1157	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3525	SOO	0X0	
9173	SGPIO_LUT	0XB486	html	SGPIO_LUT_ENTRY_1158	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3526	SOO	0X0	
9174	SGPIO_LUT	0XB487	html	SGPIO_LUT_ENTRY_1159	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3527	SOO	0X0	
9175	SGPIO_LUT	0XB488	html	SGPIO_LUT_ENTRY_1160	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3528	SOO	0X0	
9176	SGPIO_LUT	0XB489	html	SGPIO_LUT_ENTRY_1161	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3529	SOO	0X0	
9177	SGPIO_LUT	0XB48A	html	SGPIO_LUT_ENTRY_1162	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3530	SOO	0X0	
9178	SGPIO_LUT	0XB48B	html	SGPIO_LUT_ENTRY_1163	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3531	SOO	0X0	
9179	SGPIO_LUT	0XB48C	html	SGPIO_LUT_ENTRY_1164	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3532	SOO	0X0	
9180	SGPIO_LUT	0XB48D	html	SGPIO_LUT_ENTRY_1165	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3533	SOO	0X0	
9181	SGPIO_LUT	0XB48E	html	SGPIO_LUT_ENTRY_1166	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3534	SOO	0X0	
9182	SGPIO_LUT	0XB48F	html	SGPIO_LUT_ENTRY_1167	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3535	SOO	0X0	
9183	SGPIO_LUT	0XB490	html	SGPIO_LUT_ENTRY_1168	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3536	SOO	0X0	
9184	SGPIO_LUT	0XB491	html	SGPIO_LUT_ENTRY_1169	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3537	SOO	0X0	
9185	SGPIO_LUT	0XB492	html	SGPIO_LUT_ENTRY_1170	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3538	SOO	0X0	
9186	SGPIO_LUT	0XB493	html	SGPIO_LUT_ENTRY_1171	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3539	SOO	0X0	
9187	SGPIO_LUT	0XB494	html	SGPIO_LUT_ENTRY_1172	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3540	SOO	0X0	
9188	SGPIO_LUT	0XB495	html	SGPIO_LUT_ENTRY_1173	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3541	SOO	0X0	
9189	SGPIO_LUT	0XB496	html	SGPIO_LUT_ENTRY_1174	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3542	SOO	0X0	
9190	SGPIO_LUT	0XB497	html	SGPIO_LUT_ENTRY_1175	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3543	SOO	0X0	
9191	SGPIO_LUT	0XB498	html	SGPIO_LUT_ENTRY_1176	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3544	SOO	0X0	
9192	SGPIO_LUT	0XB499	html	SGPIO_LUT_ENTRY_1177	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3545	SOO	0X0	
9193	SGPIO_LUT	0XB49A	html	SGPIO_LUT_ENTRY_1178	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3546	SOO	0X0	
9194	SGPIO_LUT	0XB49B	html	SGPIO_LUT_ENTRY_1179	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3547	SOO	0X0	
9195	SGPIO_LUT	0XB49C	html	SGPIO_LUT_ENTRY_1180	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3548	SOO	0X0	
9196	SGPIO_LUT	0XB49D	html	SGPIO_LUT_ENTRY_1181	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3549	SOO	0X0	
9197	SGPIO_LUT	0XB49E	html	SGPIO_LUT_ENTRY_1182	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3550	SOO	0X0	
9198	SGPIO_LUT	0XB49F	html	SGPIO_LUT_ENTRY_1183	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3551	SOO	0X0	
9199	SGPIO_LUT	0XB4A0	html	SGPIO_LUT_ENTRY_1184	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3552	SOO	0X0	
9200	SGPIO_LUT	0XB4A1	html	SGPIO_LUT_ENTRY_1185	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3553	SOO	0X0	
9201	SGPIO_LUT	0XB4A2	html	SGPIO_LUT_ENTRY_1186	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3554	SOO	0X0	
9202	SGPIO_LUT	0XB4A3	html	SGPIO_LUT_ENTRY_1187	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3555	SOO	0X0	
9203	SGPIO_LUT	0XB4A4	html	SGPIO_LUT_ENTRY_1188	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3556	SOO	0X0	
9204	SGPIO_LUT	0XB4A5	html	SGPIO_LUT_ENTRY_1189	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3557	SOO	0X0	
9205	SGPIO_LUT	0XB4A6	html	SGPIO_LUT_ENTRY_1190	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3558	SOO	0X0	
9206	SGPIO_LUT	0XB4A7	html	SGPIO_LUT_ENTRY_1191	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3559	SOO	0X0	
9207	SGPIO_LUT	0XB4A8	html	SGPIO_LUT_ENTRY_1192	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3560	SOO	0X0	
9208	SGPIO_LUT	0XB4A9	html	SGPIO_LUT_ENTRY_1193	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3561	SOO	0X0	
9209	SGPIO_LUT	0XB4AA	html	SGPIO_LUT_ENTRY_1194	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3562	SOO	0X0	
9210	SGPIO_LUT	0XB4AB	html	SGPIO_LUT_ENTRY_1195	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3563	SOO	0X0	
9211	SGPIO_LUT	0XB4AC	html	SGPIO_LUT_ENTRY_1196	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3564	SOO	0X0	
9212	SGPIO_LUT	0XB4AD	html	SGPIO_LUT_ENTRY_1197	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3565	SOO	0X0	
9213	SGPIO_LUT	0XB4AE	html	SGPIO_LUT_ENTRY_1198	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3566	SOO	0X0	
9214	SGPIO_LUT	0XB4AF	html	SGPIO_LUT_ENTRY_1199	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3567	SOO	0X0	
9215	SGPIO_LUT	0XB4B0	html	SGPIO_LUT_ENTRY_1200	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3568	SOO	0X0	
9216	SGPIO_LUT	0XB4B1	html	SGPIO_LUT_ENTRY_1201	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3569	SOO	0X0	
9217	SGPIO_LUT	0XB4B2	html	SGPIO_LUT_ENTRY_1202	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3570	SOO	0X0	
9218	SGPIO_LUT	0XB4B3	html	SGPIO_LUT_ENTRY_1203	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3571	SOO	0X0	
9219	SGPIO_LUT	0XB4B4	html	SGPIO_LUT_ENTRY_1204	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3572	SOO	0X0	
9220	SGPIO_LUT	0XB4B5	html	SGPIO_LUT_ENTRY_1205	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3573	SOO	0X0	
9221	SGPIO_LUT	0XB4B6	html	SGPIO_LUT_ENTRY_1206	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3574	SOO	0X0	
9222	SGPIO_LUT	0XB4B7	html	SGPIO_LUT_ENTRY_1207	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3575	SOO	0X0	
9223	SGPIO_LUT	0XB4B8	html	SGPIO_LUT_ENTRY_1208	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3576	SOO	0X0	
9224	SGPIO_LUT	0XB4B9	html	SGPIO_LUT_ENTRY_1209	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3577	SOO	0X0	
9225	SGPIO_LUT	0XB4BA	html	SGPIO_LUT_ENTRY_1210	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3578	SOO	0X0	
9226	SGPIO_LUT	0XB4BB	html	SGPIO_LUT_ENTRY_1211	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3579	SOO	0X0	
9227	SGPIO_LUT	0XB4BC	html	SGPIO_LUT_ENTRY_1212	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3580	SOO	0X0	
9228	SGPIO_LUT	0XB4BD	html	SGPIO_LUT_ENTRY_1213	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3581	SOO	0X0	
9229	SGPIO_LUT	0XB4BE	html	SGPIO_LUT_ENTRY_1214	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3582	SOO	0X0	
9230	SGPIO_LUT	0XB4BF	html	SGPIO_LUT_ENTRY_1215	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3583	SOO	0X0	
9231	SGPIO_LUT	0XB4C0	html	SGPIO_LUT_ENTRY_1216	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3584	SOO	0X0	
9232	SGPIO_LUT	0XB4C1	html	SGPIO_LUT_ENTRY_1217	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3585	SOO	0X0	
9233	SGPIO_LUT	0XB4C2	html	SGPIO_LUT_ENTRY_1218	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3586	SOO	0X0	
9234	SGPIO_LUT	0XB4C3	html	SGPIO_LUT_ENTRY_1219	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3587	SOO	0X0	
9235	SGPIO_LUT	0XB4C4	html	SGPIO_LUT_ENTRY_1220	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3588	SOO	0X0	
9236	SGPIO_LUT	0XB4C5	html	SGPIO_LUT_ENTRY_1221	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3589	SOO	0X0	
9237	SGPIO_LUT	0XB4C6	html	SGPIO_LUT_ENTRY_1222	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3590	SOO	0X0	
9238	SGPIO_LUT	0XB4C7	html	SGPIO_LUT_ENTRY_1223	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3591	SOO	0X0	
9239	SGPIO_LUT	0XB4C8	html	SGPIO_LUT_ENTRY_1224	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3592	SOO	0X0	
9240	SGPIO_LUT	0XB4C9	html	SGPIO_LUT_ENTRY_1225	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3593	SOO	0X0	
9241	SGPIO_LUT	0XB4CA	html	SGPIO_LUT_ENTRY_1226	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3594	SOO	0X0	
9242	SGPIO_LUT	0XB4CB	html	SGPIO_LUT_ENTRY_1227	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3595	SOO	0X0	
9243	SGPIO_LUT	0XB4CC	html	SGPIO_LUT_ENTRY_1228	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3596	SOO	0X0	
9244	SGPIO_LUT	0XB4CD	html	SGPIO_LUT_ENTRY_1229	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3597	SOO	0X0	
9245	SGPIO_LUT	0XB4CE	html	SGPIO_LUT_ENTRY_1230	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3598	SOO	0X0	
9246	SGPIO_LUT	0XB4CF	html	SGPIO_LUT_ENTRY_1231	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3599	SOO	0X0	
9247	SGPIO_LUT	0XB4D0	html	SGPIO_LUT_ENTRY_1232	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3600	SOO	0X0	
9248	SGPIO_LUT	0XB4D1	html	SGPIO_LUT_ENTRY_1233	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3601	SOO	0X0	
9249	SGPIO_LUT	0XB4D2	html	SGPIO_LUT_ENTRY_1234	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3602	SOO	0X0	
9250	SGPIO_LUT	0XB4D3	html	SGPIO_LUT_ENTRY_1235	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3603	SOO	0X0	
9251	SGPIO_LUT	0XB4D4	html	SGPIO_LUT_ENTRY_1236	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3604	SOO	0X0	
9252	SGPIO_LUT	0XB4D5	html	SGPIO_LUT_ENTRY_1237	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3605	SOO	0X0	
9253	SGPIO_LUT	0XB4D6	html	SGPIO_LUT_ENTRY_1238	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3606	SOO	0X0	
9254	SGPIO_LUT	0XB4D7	html	SGPIO_LUT_ENTRY_1239	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3607	SOO	0X0	
9255	SGPIO_LUT	0XB4D8	html	SGPIO_LUT_ENTRY_1240	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3608	SOO	0X0	
9256	SGPIO_LUT	0XB4D9	html	SGPIO_LUT_ENTRY_1241	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3609	SOO	0X0	
9257	SGPIO_LUT	0XB4DA	html	SGPIO_LUT_ENTRY_1242	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3610	SOO	0X0	
9258	SGPIO_LUT	0XB4DB	html	SGPIO_LUT_ENTRY_1243	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3611	SOO	0X0	
9259	SGPIO_LUT	0XB4DC	html	SGPIO_LUT_ENTRY_1244	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3612	SOO	0X0	
9260	SGPIO_LUT	0XB4DD	html	SGPIO_LUT_ENTRY_1245	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3613	SOO	0X0	
9261	SGPIO_LUT	0XB4DE	html	SGPIO_LUT_ENTRY_1246	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3614	SOO	0X0	
9262	SGPIO_LUT	0XB4DF	html	SGPIO_LUT_ENTRY_1247	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3615	SOO	0X0	
9263	SGPIO_LUT	0XB4E0	html	SGPIO_LUT_ENTRY_1248	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3616	SOO	0X0	
9264	SGPIO_LUT	0XB4E1	html	SGPIO_LUT_ENTRY_1249	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3617	SOO	0X0	
9265	SGPIO_LUT	0XB4E2	html	SGPIO_LUT_ENTRY_1250	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3618	SOO	0X0	
9266	SGPIO_LUT	0XB4E3	html	SGPIO_LUT_ENTRY_1251	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3619	SOO	0X0	
9267	SGPIO_LUT	0XB4E4	html	SGPIO_LUT_ENTRY_1252	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3620	SOO	0X0	
9268	SGPIO_LUT	0XB4E5	html	SGPIO_LUT_ENTRY_1253	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3621	SOO	0X0	
9269	SGPIO_LUT	0XB4E6	html	SGPIO_LUT_ENTRY_1254	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3622	SOO	0X0	
9270	SGPIO_LUT	0XB4E7	html	SGPIO_LUT_ENTRY_1255	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3623	SOO	0X0	
9271	SGPIO_LUT	0XB4E8	html	SGPIO_LUT_ENTRY_1256	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3624	SOO	0X0	
9272	SGPIO_LUT	0XB4E9	html	SGPIO_LUT_ENTRY_1257	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3625	SOO	0X0	
9273	SGPIO_LUT	0XB4EA	html	SGPIO_LUT_ENTRY_1258	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3626	SOO	0X0	
9274	SGPIO_LUT	0XB4EB	html	SGPIO_LUT_ENTRY_1259	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3627	SOO	0X0	
9275	SGPIO_LUT	0XB4EC	html	SGPIO_LUT_ENTRY_1260	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3628	SOO	0X0	
9276	SGPIO_LUT	0XB4ED	html	SGPIO_LUT_ENTRY_1261	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3629	SOO	0X0	
9277	SGPIO_LUT	0XB4EE	html	SGPIO_LUT_ENTRY_1262	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3630	SOO	0X0	
9278	SGPIO_LUT	0XB4EF	html	SGPIO_LUT_ENTRY_1263	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3631	SOO	0X0	
9279	SGPIO_LUT	0XB4F0	html	SGPIO_LUT_ENTRY_1264	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3632	SOO	0X0	
9280	SGPIO_LUT	0XB4F1	html	SGPIO_LUT_ENTRY_1265	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3633	SOO	0X0	
9281	SGPIO_LUT	0XB4F2	html	SGPIO_LUT_ENTRY_1266	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3634	SOO	0X0	
9282	SGPIO_LUT	0XB4F3	html	SGPIO_LUT_ENTRY_1267	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3635	SOO	0X0	
9283	SGPIO_LUT	0XB4F4	html	SGPIO_LUT_ENTRY_1268	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3636	SOO	0X0	
9284	SGPIO_LUT	0XB4F5	html	SGPIO_LUT_ENTRY_1269	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3637	SOO	0X0	
9285	SGPIO_LUT	0XB4F6	html	SGPIO_LUT_ENTRY_1270	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3638	SOO	0X0	
9286	SGPIO_LUT	0XB4F7	html	SGPIO_LUT_ENTRY_1271	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3639	SOO	0X0	
9287	SGPIO_LUT	0XB4F8	html	SGPIO_LUT_ENTRY_1272	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3640	SOO	0X0	
9288	SGPIO_LUT	0XB4F9	html	SGPIO_LUT_ENTRY_1273	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3641	SOO	0X0	
9289	SGPIO_LUT	0XB4FA	html	SGPIO_LUT_ENTRY_1274	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3642	SOO	0X0	
9290	SGPIO_LUT	0XB4FB	html	SGPIO_LUT_ENTRY_1275	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3643	SOO	0X0	
9291	SGPIO_LUT	0XB4FC	html	SGPIO_LUT_ENTRY_1276	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3644	SOO	0X0	
9292	SGPIO_LUT	0XB4FD	html	SGPIO_LUT_ENTRY_1277	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3645	SOO	0X0	
9293	SGPIO_LUT	0XB4FE	html	SGPIO_LUT_ENTRY_1278	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3646	SOO	0X0	
9294	SGPIO_LUT	0XB4FF	html	SGPIO_LUT_ENTRY_1279	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3647	SOO	0X0	
9295	SGPIO_LUT	0XB500	html	SGPIO_LUT_ENTRY_1280	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3648	SOO	0X0	
9296	SGPIO_LUT	0XB501	html	SGPIO_LUT_ENTRY_1281	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3649	SOO	0X0	
9297	SGPIO_LUT	0XB502	html	SGPIO_LUT_ENTRY_1282	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3650	SOO	0X0	
9298	SGPIO_LUT	0XB503	html	SGPIO_LUT_ENTRY_1283	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3651	SOO	0X0	
9299	SGPIO_LUT	0XB504	html	SGPIO_LUT_ENTRY_1284	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3652	SOO	0X0	
9300	SGPIO_LUT	0XB505	html	SGPIO_LUT_ENTRY_1285	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3653	SOO	0X0	
9301	SGPIO_LUT	0XB506	html	SGPIO_LUT_ENTRY_1286	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3654	SOO	0X0	
9302	SGPIO_LUT	0XB507	html	SGPIO_LUT_ENTRY_1287	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3655	SOO	0X0	
9303	SGPIO_LUT	0XB508	html	SGPIO_LUT_ENTRY_1288	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3656	SOO	0X0	
9304	SGPIO_LUT	0XB509	html	SGPIO_LUT_ENTRY_1289	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3657	SOO	0X0	
9305	SGPIO_LUT	0XB50A	html	SGPIO_LUT_ENTRY_1290	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3658	SOO	0X0	
9306	SGPIO_LUT	0XB50B	html	SGPIO_LUT_ENTRY_1291	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3659	SOO	0X0	
9307	SGPIO_LUT	0XB50C	html	SGPIO_LUT_ENTRY_1292	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3660	SOO	0X0	
9308	SGPIO_LUT	0XB50D	html	SGPIO_LUT_ENTRY_1293	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3661	SOO	0X0	
9309	SGPIO_LUT	0XB50E	html	SGPIO_LUT_ENTRY_1294	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3662	SOO	0X0	
9310	SGPIO_LUT	0XB50F	html	SGPIO_LUT_ENTRY_1295	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3663	SOO	0X0	
9311	SGPIO_LUT	0XB510	html	SGPIO_LUT_ENTRY_1296	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3664	SOO	0X0	
9312	SGPIO_LUT	0XB511	html	SGPIO_LUT_ENTRY_1297	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3665	SOO	0X0	
9313	SGPIO_LUT	0XB512	html	SGPIO_LUT_ENTRY_1298	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3666	SOO	0X0	
9314	SGPIO_LUT	0XB513	html	SGPIO_LUT_ENTRY_1299	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3667	SOO	0X0	
9315	SGPIO_LUT	0XB514	html	SGPIO_LUT_ENTRY_1300	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3668	SOO	0X0	
9316	SGPIO_LUT	0XB515	html	SGPIO_LUT_ENTRY_1301	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3669	SOO	0X0	
9317	SGPIO_LUT	0XB516	html	SGPIO_LUT_ENTRY_1302	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3670	SOO	0X0	
9318	SGPIO_LUT	0XB517	html	SGPIO_LUT_ENTRY_1303	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3671	SOO	0X0	
9319	SGPIO_LUT	0XB518	html	SGPIO_LUT_ENTRY_1304	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3672	SOO	0X0	
9320	SGPIO_LUT	0XB519	html	SGPIO_LUT_ENTRY_1305	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3673	SOO	0X0	
9321	SGPIO_LUT	0XB51A	html	SGPIO_LUT_ENTRY_1306	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3674	SOO	0X0	
9322	SGPIO_LUT	0XB51B	html	SGPIO_LUT_ENTRY_1307	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3675	SOO	0X0	
9323	SGPIO_LUT	0XB51C	html	SGPIO_LUT_ENTRY_1308	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3676	SOO	0X0	
9324	SGPIO_LUT	0XB51D	html	SGPIO_LUT_ENTRY_1309	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3677	SOO	0X0	
9325	SGPIO_LUT	0XB51E	html	SGPIO_LUT_ENTRY_1310	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3678	SOO	0X0	
9326	SGPIO_LUT	0XB51F	html	SGPIO_LUT_ENTRY_1311	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3679	SOO	0X0	
9327	SGPIO_LUT	0XB520	html	SGPIO_LUT_ENTRY_1312	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3680	SOO	0X0	
9328	SGPIO_LUT	0XB521	html	SGPIO_LUT_ENTRY_1313	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3681	SOO	0X0	
9329	SGPIO_LUT	0XB522	html	SGPIO_LUT_ENTRY_1314	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3682	SOO	0X0	
9330	SGPIO_LUT	0XB523	html	SGPIO_LUT_ENTRY_1315	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3683	SOO	0X0	
9331	SGPIO_LUT	0XB524	html	SGPIO_LUT_ENTRY_1316	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3684	SOO	0X0	
9332	SGPIO_LUT	0XB525	html	SGPIO_LUT_ENTRY_1317	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3685	SOO	0X0	
9333	SGPIO_LUT	0XB526	html	SGPIO_LUT_ENTRY_1318	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3686	SOO	0X0	
9334	SGPIO_LUT	0XB527	html	SGPIO_LUT_ENTRY_1319	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3687	SOO	0X0	
9335	SGPIO_LUT	0XB528	html	SGPIO_LUT_ENTRY_1320	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3688	SOO	0X0	
9336	SGPIO_LUT	0XB529	html	SGPIO_LUT_ENTRY_1321	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3689	SOO	0X0	
9337	SGPIO_LUT	0XB52A	html	SGPIO_LUT_ENTRY_1322	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3690	SOO	0X0	
9338	SGPIO_LUT	0XB52B	html	SGPIO_LUT_ENTRY_1323	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3691	SOO	0X0	
9339	SGPIO_LUT	0XB52C	html	SGPIO_LUT_ENTRY_1324	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3692	SOO	0X0	
9340	SGPIO_LUT	0XB52D	html	SGPIO_LUT_ENTRY_1325	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3693	SOO	0X0	
9341	SGPIO_LUT	0XB52E	html	SGPIO_LUT_ENTRY_1326	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3694	SOO	0X0	
9342	SGPIO_LUT	0XB52F	html	SGPIO_LUT_ENTRY_1327	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3695	SOO	0X0	
9343	SGPIO_LUT	0XB530	html	SGPIO_LUT_ENTRY_1328	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3696	SOO	0X0	
9344	SGPIO_LUT	0XB531	html	SGPIO_LUT_ENTRY_1329	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3697	SOO	0X0	
9345	SGPIO_LUT	0XB532	html	SGPIO_LUT_ENTRY_1330	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3698	SOO	0X0	
9346	SGPIO_LUT	0XB533	html	SGPIO_LUT_ENTRY_1331	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3699	SOO	0X0	
9347	SGPIO_LUT	0XB534	html	SGPIO_LUT_ENTRY_1332	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3700	SOO	0X0	
9348	SGPIO_LUT	0XB535	html	SGPIO_LUT_ENTRY_1333	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3701	SOO	0X0	
9349	SGPIO_LUT	0XB536	html	SGPIO_LUT_ENTRY_1334	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3702	SOO	0X0	
9350	SGPIO_LUT	0XB537	html	SGPIO_LUT_ENTRY_1335	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3703	SOO	0X0	
9351	SGPIO_LUT	0XB538	html	SGPIO_LUT_ENTRY_1336	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3704	SOO	0X0	
9352	SGPIO_LUT	0XB539	html	SGPIO_LUT_ENTRY_1337	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3705	SOO	0X0	
9353	SGPIO_LUT	0XB53A	html	SGPIO_LUT_ENTRY_1338	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3706	SOO	0X0	
9354	SGPIO_LUT	0XB53B	html	SGPIO_LUT_ENTRY_1339	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3707	SOO	0X0	
9355	SGPIO_LUT	0XB53C	html	SGPIO_LUT_ENTRY_1340	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3708	SOO	0X0	
9356	SGPIO_LUT	0XB53D	html	SGPIO_LUT_ENTRY_1341	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3709	SOO	0X0	
9357	SGPIO_LUT	0XB53E	html	SGPIO_LUT_ENTRY_1342	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3710	SOO	0X0	
9358	SGPIO_LUT	0XB53F	html	SGPIO_LUT_ENTRY_1343	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3711	SOO	0X0	
9359	SGPIO_LUT	0XB540	html	SGPIO_LUT_ENTRY_1344	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3712	SOO	0X0	
9360	SGPIO_LUT	0XB541	html	SGPIO_LUT_ENTRY_1345	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3713	SOO	0X0	
9361	SGPIO_LUT	0XB542	html	SGPIO_LUT_ENTRY_1346	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3714	SOO	0X0	
9362	SGPIO_LUT	0XB543	html	SGPIO_LUT_ENTRY_1347	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3715	SOO	0X0	
9363	SGPIO_LUT	0XB544	html	SGPIO_LUT_ENTRY_1348	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3716	SOO	0X0	
9364	SGPIO_LUT	0XB545	html	SGPIO_LUT_ENTRY_1349	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3717	SOO	0X0	
9365	SGPIO_LUT	0XB546	html	SGPIO_LUT_ENTRY_1350	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3718	SOO	0X0	
9366	SGPIO_LUT	0XB547	html	SGPIO_LUT_ENTRY_1351	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3719	SOO	0X0	
9367	SGPIO_LUT	0XB548	html	SGPIO_LUT_ENTRY_1352	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3720	SOO	0X0	
9368	SGPIO_LUT	0XB549	html	SGPIO_LUT_ENTRY_1353	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3721	SOO	0X0	
9369	SGPIO_LUT	0XB54A	html	SGPIO_LUT_ENTRY_1354	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3722	SOO	0X0	
9370	SGPIO_LUT	0XB54B	html	SGPIO_LUT_ENTRY_1355	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3723	SOO	0X0	
9371	SGPIO_LUT	0XB54C	html	SGPIO_LUT_ENTRY_1356	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3724	SOO	0X0	
9372	SGPIO_LUT	0XB54D	html	SGPIO_LUT_ENTRY_1357	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3725	SOO	0X0	
9373	SGPIO_LUT	0XB54E	html	SGPIO_LUT_ENTRY_1358	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3726	SOO	0X0	
9374	SGPIO_LUT	0XB54F	html	SGPIO_LUT_ENTRY_1359	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3727	SOO	0X0	
9375	SGPIO_LUT	0XB550	html	SGPIO_LUT_ENTRY_1360	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3728	SOO	0X0	
9376	SGPIO_LUT	0XB551	html	SGPIO_LUT_ENTRY_1361	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3729	SOO	0X0	
9377	SGPIO_LUT	0XB552	html	SGPIO_LUT_ENTRY_1362	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3730	SOO	0X0	
9378	SGPIO_LUT	0XB553	html	SGPIO_LUT_ENTRY_1363	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3731	SOO	0X0	
9379	SGPIO_LUT	0XB554	html	SGPIO_LUT_ENTRY_1364	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3732	SOO	0X0	
9380	SGPIO_LUT	0XB555	html	SGPIO_LUT_ENTRY_1365	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3733	SOO	0X0	
9381	SGPIO_LUT	0XB556	html	SGPIO_LUT_ENTRY_1366	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3734	SOO	0X0	
9382	SGPIO_LUT	0XB557	html	SGPIO_LUT_ENTRY_1367	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3735	SOO	0X0	
9383	SGPIO_LUT	0XB558	html	SGPIO_LUT_ENTRY_1368	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3736	SOO	0X0	
9384	SGPIO_LUT	0XB559	html	SGPIO_LUT_ENTRY_1369	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3737	SOO	0X0	
9385	SGPIO_LUT	0XB55A	html	SGPIO_LUT_ENTRY_1370	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3738	SOO	0X0	
9386	SGPIO_LUT	0XB55B	html	SGPIO_LUT_ENTRY_1371	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3739	SOO	0X0	
9387	SGPIO_LUT	0XB55C	html	SGPIO_LUT_ENTRY_1372	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3740	SOO	0X0	
9388	SGPIO_LUT	0XB55D	html	SGPIO_LUT_ENTRY_1373	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3741	SOO	0X0	
9389	SGPIO_LUT	0XB55E	html	SGPIO_LUT_ENTRY_1374	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3742	SOO	0X0	
9390	SGPIO_LUT	0XB55F	html	SGPIO_LUT_ENTRY_1375	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3743	SOO	0X0	
9391	SGPIO_LUT	0XB560	html	SGPIO_LUT_ENTRY_1376	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3744	SOO	0X0	
9392	SGPIO_LUT	0XB561	html	SGPIO_LUT_ENTRY_1377	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3745	SOO	0X0	
9393	SGPIO_LUT	0XB562	html	SGPIO_LUT_ENTRY_1378	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3746	SOO	0X0	
9394	SGPIO_LUT	0XB563	html	SGPIO_LUT_ENTRY_1379	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3747	SOO	0X0	
9395	SGPIO_LUT	0XB564	html	SGPIO_LUT_ENTRY_1380	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3748	SOO	0X0	
9396	SGPIO_LUT	0XB565	html	SGPIO_LUT_ENTRY_1381	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3749	SOO	0X0	
9397	SGPIO_LUT	0XB566	html	SGPIO_LUT_ENTRY_1382	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3750	SOO	0X0	
9398	SGPIO_LUT	0XB567	html	SGPIO_LUT_ENTRY_1383	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3751	SOO	0X0	
9399	SGPIO_LUT	0XB568	html	SGPIO_LUT_ENTRY_1384	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3752	SOO	0X0	
9400	SGPIO_LUT	0XB569	html	SGPIO_LUT_ENTRY_1385	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3753	SOO	0X0	
9401	SGPIO_LUT	0XB56A	html	SGPIO_LUT_ENTRY_1386	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3754	SOO	0X0	
9402	SGPIO_LUT	0XB56B	html	SGPIO_LUT_ENTRY_1387	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3755	SOO	0X0	
9403	SGPIO_LUT	0XB56C	html	SGPIO_LUT_ENTRY_1388	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3756	SOO	0X0	
9404	SGPIO_LUT	0XB56D	html	SGPIO_LUT_ENTRY_1389	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3757	SOO	0X0	
9405	SGPIO_LUT	0XB56E	html	SGPIO_LUT_ENTRY_1390	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3758	SOO	0X0	
9406	SGPIO_LUT	0XB56F	html	SGPIO_LUT_ENTRY_1391	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3759	SOO	0X0	
9407	SGPIO_LUT	0XB570	html	SGPIO_LUT_ENTRY_1392	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3760	SOO	0X0	
9408	SGPIO_LUT	0XB571	html	SGPIO_LUT_ENTRY_1393	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3761	SOO	0X0	
9409	SGPIO_LUT	0XB572	html	SGPIO_LUT_ENTRY_1394	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3762	SOO	0X0	
9410	SGPIO_LUT	0XB573	html	SGPIO_LUT_ENTRY_1395	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3763	SOO	0X0	
9411	SGPIO_LUT	0XB574	html	SGPIO_LUT_ENTRY_1396	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3764	SOO	0X0	
9412	SGPIO_LUT	0XB575	html	SGPIO_LUT_ENTRY_1397	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3765	SOO	0X0	
9413	SGPIO_LUT	0XB576	html	SGPIO_LUT_ENTRY_1398	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3766	SOO	0X0	
9414	SGPIO_LUT	0XB577	html	SGPIO_LUT_ENTRY_1399	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3767	SOO	0X0	
9415	SGPIO_LUT	0XB578	html	SGPIO_LUT_ENTRY_1400	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3768	SOO	0X0	
9416	SGPIO_LUT	0XB579	html	SGPIO_LUT_ENTRY_1401	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3769	SOO	0X0	
9417	SGPIO_LUT	0XB57A	html	SGPIO_LUT_ENTRY_1402	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3770	SOO	0X0	
9418	SGPIO_LUT	0XB57B	html	SGPIO_LUT_ENTRY_1403	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3771	SOO	0X0	
9419	SGPIO_LUT	0XB57C	html	SGPIO_LUT_ENTRY_1404	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3772	SOO	0X0	
9420	SGPIO_LUT	0XB57D	html	SGPIO_LUT_ENTRY_1405	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3773	SOO	0X0	
9421	SGPIO_LUT	0XB57E	html	SGPIO_LUT_ENTRY_1406	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3774	SOO	0X0	
9422	SGPIO_LUT	0XB57F	html	SGPIO_LUT_ENTRY_1407	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3775	SOO	0X0	
9423	SGPIO_LUT	0XB580	html	SGPIO_LUT_ENTRY_1408	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3776	SOO	0X0	
9424	SGPIO_LUT	0XB581	html	SGPIO_LUT_ENTRY_1409	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3777	SOO	0X0	
9425	SGPIO_LUT	0XB582	html	SGPIO_LUT_ENTRY_1410	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3778	SOO	0X0	
9426	SGPIO_LUT	0XB583	html	SGPIO_LUT_ENTRY_1411	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3779	SOO	0X0	
9427	SGPIO_LUT	0XB584	html	SGPIO_LUT_ENTRY_1412	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3780	SOO	0X0	
9428	SGPIO_LUT	0XB585	html	SGPIO_LUT_ENTRY_1413	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3781	SOO	0X0	
9429	SGPIO_LUT	0XB586	html	SGPIO_LUT_ENTRY_1414	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3782	SOO	0X0	
9430	SGPIO_LUT	0XB587	html	SGPIO_LUT_ENTRY_1415	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3783	SOO	0X0	
9431	SGPIO_LUT	0XB588	html	SGPIO_LUT_ENTRY_1416	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3784	SOO	0X0	
9432	SGPIO_LUT	0XB589	html	SGPIO_LUT_ENTRY_1417	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3785	SOO	0X0	
9433	SGPIO_LUT	0XB58A	html	SGPIO_LUT_ENTRY_1418	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3786	SOO	0X0	
9434	SGPIO_LUT	0XB58B	html	SGPIO_LUT_ENTRY_1419	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3787	SOO	0X0	
9435	SGPIO_LUT	0XB58C	html	SGPIO_LUT_ENTRY_1420	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3788	SOO	0X0	
9436	SGPIO_LUT	0XB58D	html	SGPIO_LUT_ENTRY_1421	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3789	SOO	0X0	
9437	SGPIO_LUT	0XB58E	html	SGPIO_LUT_ENTRY_1422	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3790	SOO	0X0	
9438	SGPIO_LUT	0XB58F	html	SGPIO_LUT_ENTRY_1423	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3791	SOO	0X0	
9439	SGPIO_LUT	0XB590	html	SGPIO_LUT_ENTRY_1424	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3792	SOO	0X0	
9440	SGPIO_LUT	0XB591	html	SGPIO_LUT_ENTRY_1425	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3793	SOO	0X0	
9441	SGPIO_LUT	0XB592	html	SGPIO_LUT_ENTRY_1426	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3794	SOO	0X0	
9442	SGPIO_LUT	0XB593	html	SGPIO_LUT_ENTRY_1427	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3795	SOO	0X0	
9443	SGPIO_LUT	0XB594	html	SGPIO_LUT_ENTRY_1428	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3796	SOO	0X0	
9444	SGPIO_LUT	0XB595	html	SGPIO_LUT_ENTRY_1429	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3797	SOO	0X0	
9445	SGPIO_LUT	0XB596	html	SGPIO_LUT_ENTRY_1430	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3798	SOO	0X0	
9446	SGPIO_LUT	0XB597	html	SGPIO_LUT_ENTRY_1431	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3799	SOO	0X0	
9447	SGPIO_LUT	0XB598	html	SGPIO_LUT_ENTRY_1432	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3800	SOO	0X0	
9448	SGPIO_LUT	0XB599	html	SGPIO_LUT_ENTRY_1433	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3801	SOO	0X0	
9449	SGPIO_LUT	0XB59A	html	SGPIO_LUT_ENTRY_1434	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3802	SOO	0X0	
9450	SGPIO_LUT	0XB59B	html	SGPIO_LUT_ENTRY_1435	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3803	SOO	0X0	
9451	SGPIO_LUT	0XB59C	html	SGPIO_LUT_ENTRY_1436	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3804	SOO	0X0	
9452	SGPIO_LUT	0XB59D	html	SGPIO_LUT_ENTRY_1437	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3805	SOO	0X0	
9453	SGPIO_LUT	0XB59E	html	SGPIO_LUT_ENTRY_1438	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3806	SOO	0X0	
9454	SGPIO_LUT	0XB59F	html	SGPIO_LUT_ENTRY_1439	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3807	SOO	0X0	
9455	SGPIO_LUT	0XB5A0	html	SGPIO_LUT_ENTRY_1440	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3808	SOO	0X0	
9456	SGPIO_LUT	0XB5A1	html	SGPIO_LUT_ENTRY_1441	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3809	SOO	0X0	
9457	SGPIO_LUT	0XB5A2	html	SGPIO_LUT_ENTRY_1442	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3810	SOO	0X0	
9458	SGPIO_LUT	0XB5A3	html	SGPIO_LUT_ENTRY_1443	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3811	SOO	0X0	
9459	SGPIO_LUT	0XB5A4	html	SGPIO_LUT_ENTRY_1444	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3812	SOO	0X0	
9460	SGPIO_LUT	0XB5A5	html	SGPIO_LUT_ENTRY_1445	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3813	SOO	0X0	
9461	SGPIO_LUT	0XB5A6	html	SGPIO_LUT_ENTRY_1446	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3814	SOO	0X0	
9462	SGPIO_LUT	0XB5A7	html	SGPIO_LUT_ENTRY_1447	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3815	SOO	0X0	
9463	SGPIO_LUT	0XB5A8	html	SGPIO_LUT_ENTRY_1448	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3816	SOO	0X0	
9464	SGPIO_LUT	0XB5A9	html	SGPIO_LUT_ENTRY_1449	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3817	SOO	0X0	
9465	SGPIO_LUT	0XB5AA	html	SGPIO_LUT_ENTRY_1450	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3818	SOO	0X0	
9466	SGPIO_LUT	0XB5AB	html	SGPIO_LUT_ENTRY_1451	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3819	SOO	0X0	
9467	SGPIO_LUT	0XB5AC	html	SGPIO_LUT_ENTRY_1452	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3820	SOO	0X0	
9468	SGPIO_LUT	0XB5AD	html	SGPIO_LUT_ENTRY_1453	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3821	SOO	0X0	
9469	SGPIO_LUT	0XB5AE	html	SGPIO_LUT_ENTRY_1454	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3822	SOO	0X0	
9470	SGPIO_LUT	0XB5AF	html	SGPIO_LUT_ENTRY_1455	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3823	SOO	0X0	
9471	SGPIO_LUT	0XB5B0	html	SGPIO_LUT_ENTRY_1456	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3824	SOO	0X0	
9472	SGPIO_LUT	0XB5B1	html	SGPIO_LUT_ENTRY_1457	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3825	SOO	0X0	
9473	SGPIO_LUT	0XB5B2	html	SGPIO_LUT_ENTRY_1458	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3826	SOO	0X0	
9474	SGPIO_LUT	0XB5B3	html	SGPIO_LUT_ENTRY_1459	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3827	SOO	0X0	
9475	SGPIO_LUT	0XB5B4	html	SGPIO_LUT_ENTRY_1460	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3828	SOO	0X0	
9476	SGPIO_LUT	0XB5B5	html	SGPIO_LUT_ENTRY_1461	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3829	SOO	0X0	
9477	SGPIO_LUT	0XB5B6	html	SGPIO_LUT_ENTRY_1462	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3830	SOO	0X0	
9478	SGPIO_LUT	0XB5B7	html	SGPIO_LUT_ENTRY_1463	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3831	SOO	0X0	
9479	SGPIO_LUT	0XB5B8	html	SGPIO_LUT_ENTRY_1464	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3832	SOO	0X0	
9480	SGPIO_LUT	0XB5B9	html	SGPIO_LUT_ENTRY_1465	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3833	SOO	0X0	
9481	SGPIO_LUT	0XB5BA	html	SGPIO_LUT_ENTRY_1466	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3834	SOO	0X0	
9482	SGPIO_LUT	0XB5BB	html	SGPIO_LUT_ENTRY_1467	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3835	SOO	0X0	
9483	SGPIO_LUT	0XB5BC	html	SGPIO_LUT_ENTRY_1468	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3836	SOO	0X0	
9484	SGPIO_LUT	0XB5BD	html	SGPIO_LUT_ENTRY_1469	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3837	SOO	0X0	
9485	SGPIO_LUT	0XB5BE	html	SGPIO_LUT_ENTRY_1470	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3838	SOO	0X0	
9486	SGPIO_LUT	0XB5BF	html	SGPIO_LUT_ENTRY_1471	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3839	SOO	0X0	
9487	SGPIO_LUT	0XB5C0	html	SGPIO_LUT_ENTRY_1472	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3840	SOO	0X0	
9488	SGPIO_LUT	0XB5C1	html	SGPIO_LUT_ENTRY_1473	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3841	SOO	0X0	
9489	SGPIO_LUT	0XB5C2	html	SGPIO_LUT_ENTRY_1474	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3842	SOO	0X0	
9490	SGPIO_LUT	0XB5C3	html	SGPIO_LUT_ENTRY_1475	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3843	SOO	0X0	
9491	SGPIO_LUT	0XB5C4	html	SGPIO_LUT_ENTRY_1476	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3844	SOO	0X0	
9492	SGPIO_LUT	0XB5C5	html	SGPIO_LUT_ENTRY_1477	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3845	SOO	0X0	
9493	SGPIO_LUT	0XB5C6	html	SGPIO_LUT_ENTRY_1478	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3846	SOO	0X0	
9494	SGPIO_LUT	0XB5C7	html	SGPIO_LUT_ENTRY_1479	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3847	SOO	0X0	
9495	SGPIO_LUT	0XB5C8	html	SGPIO_LUT_ENTRY_1480	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3848	SOO	0X0	
9496	SGPIO_LUT	0XB5C9	html	SGPIO_LUT_ENTRY_1481	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3849	SOO	0X0	
9497	SGPIO_LUT	0XB5CA	html	SGPIO_LUT_ENTRY_1482	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3850	SOO	0X0	
9498	SGPIO_LUT	0XB5CB	html	SGPIO_LUT_ENTRY_1483	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3851	SOO	0X0	
9499	SGPIO_LUT	0XB5CC	html	SGPIO_LUT_ENTRY_1484	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3852	SOO	0X0	
9500	SGPIO_LUT	0XB5CD	html	SGPIO_LUT_ENTRY_1485	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3853	SOO	0X0	
9501	SGPIO_LUT	0XB5CE	html	SGPIO_LUT_ENTRY_1486	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3854	SOO	0X0	
9502	SGPIO_LUT	0XB5CF	html	SGPIO_LUT_ENTRY_1487	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3855	SOO	0X0	
9503	SGPIO_LUT	0XB5D0	html	SGPIO_LUT_ENTRY_1488	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3856	SOO	0X0	
9504	SGPIO_LUT	0XB5D1	html	SGPIO_LUT_ENTRY_1489	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3857	SOO	0X0	
9505	SGPIO_LUT	0XB5D2	html	SGPIO_LUT_ENTRY_1490	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3858	SOO	0X0	
9506	SGPIO_LUT	0XB5D3	html	SGPIO_LUT_ENTRY_1491	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3859	SOO	0X0	
9507	SGPIO_LUT	0XB5D4	html	SGPIO_LUT_ENTRY_1492	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3860	SOO	0X0	
9508	SGPIO_LUT	0XB5D5	html	SGPIO_LUT_ENTRY_1493	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3861	SOO	0X0	
9509	SGPIO_LUT	0XB5D6	html	SGPIO_LUT_ENTRY_1494	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3862	SOO	0X0	
9510	SGPIO_LUT	0XB5D7	html	SGPIO_LUT_ENTRY_1495	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3863	SOO	0X0	
9511	SGPIO_LUT	0XB5D8	html	SGPIO_LUT_ENTRY_1496	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3864	SOO	0X0	
9512	SGPIO_LUT	0XB5D9	html	SGPIO_LUT_ENTRY_1497	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3865	SOO	0X0	
9513	SGPIO_LUT	0XB5DA	html	SGPIO_LUT_ENTRY_1498	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3866	SOO	0X0	
9514	SGPIO_LUT	0XB5DB	html	SGPIO_LUT_ENTRY_1499	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3867	SOO	0X0	
9515	SGPIO_LUT	0XB5DC	html	SGPIO_LUT_ENTRY_1500	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3868	SOO	0X0	
9516	SGPIO_LUT	0XB5DD	html	SGPIO_LUT_ENTRY_1501	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3869	SOO	0X0	
9517	SGPIO_LUT	0XB5DE	html	SGPIO_LUT_ENTRY_1502	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3870	SOO	0X0	
9518	SGPIO_LUT	0XB5DF	html	SGPIO_LUT_ENTRY_1503	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3871	SOO	0X0	
9519	SGPIO_LUT	0XB5E0	html	SGPIO_LUT_ENTRY_1504	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3872	SOO	0X0	
9520	SGPIO_LUT	0XB5E1	html	SGPIO_LUT_ENTRY_1505	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3873	SOO	0X0	
9521	SGPIO_LUT	0XB5E2	html	SGPIO_LUT_ENTRY_1506	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3874	SOO	0X0	
9522	SGPIO_LUT	0XB5E3	html	SGPIO_LUT_ENTRY_1507	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3875	SOO	0X0	
9523	SGPIO_LUT	0XB5E4	html	SGPIO_LUT_ENTRY_1508	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3876	SOO	0X0	
9524	SGPIO_LUT	0XB5E5	html	SGPIO_LUT_ENTRY_1509	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3877	SOO	0X0	
9525	SGPIO_LUT	0XB5E6	html	SGPIO_LUT_ENTRY_1510	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3878	SOO	0X0	
9526	SGPIO_LUT	0XB5E7	html	SGPIO_LUT_ENTRY_1511	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3879	SOO	0X0	
9527	SGPIO_LUT	0XB5E8	html	SGPIO_LUT_ENTRY_1512	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3880	SOO	0X0	
9528	SGPIO_LUT	0XB5E9	html	SGPIO_LUT_ENTRY_1513	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3881	SOO	0X0	
9529	SGPIO_LUT	0XB5EA	html	SGPIO_LUT_ENTRY_1514	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3882	SOO	0X0	
9530	SGPIO_LUT	0XB5EB	html	SGPIO_LUT_ENTRY_1515	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3883	SOO	0X0	
9531	SGPIO_LUT	0XB5EC	html	SGPIO_LUT_ENTRY_1516	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3884	SOO	0X0	
9532	SGPIO_LUT	0XB5ED	html	SGPIO_LUT_ENTRY_1517	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3885	SOO	0X0	
9533	SGPIO_LUT	0XB5EE	html	SGPIO_LUT_ENTRY_1518	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3886	SOO	0X0	
9534	SGPIO_LUT	0XB5EF	html	SGPIO_LUT_ENTRY_1519	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3887	SOO	0X0	
9535	SGPIO_LUT	0XB5F0	html	SGPIO_LUT_ENTRY_1520	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3888	SOO	0X0	
9536	SGPIO_LUT	0XB5F1	html	SGPIO_LUT_ENTRY_1521	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3889	SOO	0X0	
9537	SGPIO_LUT	0XB5F2	html	SGPIO_LUT_ENTRY_1522	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3890	SOO	0X0	
9538	SGPIO_LUT	0XB5F3	html	SGPIO_LUT_ENTRY_1523	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3891	SOO	0X0	
9539	SGPIO_LUT	0XB5F4	html	SGPIO_LUT_ENTRY_1524	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3892	SOO	0X0	
9540	SGPIO_LUT	0XB5F5	html	SGPIO_LUT_ENTRY_1525	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3893	SOO	0X0	
9541	SGPIO_LUT	0XB5F6	html	SGPIO_LUT_ENTRY_1526	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3894	SOO	0X0	
9542	SGPIO_LUT	0XB5F7	html	SGPIO_LUT_ENTRY_1527	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3895	SOO	0X0	
9543	SGPIO_LUT	0XB5F8	html	SGPIO_LUT_ENTRY_1528	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3896	SOO	0X0	
9544	SGPIO_LUT	0XB5F9	html	SGPIO_LUT_ENTRY_1529	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3897	SOO	0X0	
9545	SGPIO_LUT	0XB5FA	html	SGPIO_LUT_ENTRY_1530	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3898	SOO	0X0	
9546	SGPIO_LUT	0XB5FB	html	SGPIO_LUT_ENTRY_1531	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3899	SOO	0X0	
9547	SGPIO_LUT	0XB5FC	html	SGPIO_LUT_ENTRY_1532	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3900	SOO	0X0	
9548	SGPIO_LUT	0XB5FD	html	SGPIO_LUT_ENTRY_1533	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3901	SOO	0X0	
9549	SGPIO_LUT	0XB5FE	html	SGPIO_LUT_ENTRY_1534	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3902	SOO	0X0	
9550	SGPIO_LUT	0XB5FF	html	SGPIO_LUT_ENTRY_1535	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3903	SOO	0X0	
9551	SGPIO_LUT	0XB600	html	SGPIO_LUT_ENTRY_1536	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3904	SOO	0X0	
9552	SGPIO_LUT	0XB601	html	SGPIO_LUT_ENTRY_1537	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3905	SOO	0X0	
9553	SGPIO_LUT	0XB602	html	SGPIO_LUT_ENTRY_1538	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3906	SOO	0X0	
9554	SGPIO_LUT	0XB603	html	SGPIO_LUT_ENTRY_1539	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3907	SOO	0X0	
9555	SGPIO_LUT	0XB604	html	SGPIO_LUT_ENTRY_1540	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3908	SOO	0X0	
9556	SGPIO_LUT	0XB605	html	SGPIO_LUT_ENTRY_1541	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3909	SOO	0X0	
9557	SGPIO_LUT	0XB606	html	SGPIO_LUT_ENTRY_1542	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3910	SOO	0X0	
9558	SGPIO_LUT	0XB607	html	SGPIO_LUT_ENTRY_1543	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3911	SOO	0X0	
9559	SGPIO_LUT	0XB608	html	SGPIO_LUT_ENTRY_1544	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3912	SOO	0X0	
9560	SGPIO_LUT	0XB609	html	SGPIO_LUT_ENTRY_1545	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3913	SOO	0X0	
9561	SGPIO_LUT	0XB60A	html	SGPIO_LUT_ENTRY_1546	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3914	SOO	0X0	
9562	SGPIO_LUT	0XB60B	html	SGPIO_LUT_ENTRY_1547	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3915	SOO	0X0	
9563	SGPIO_LUT	0XB60C	html	SGPIO_LUT_ENTRY_1548	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3916	SOO	0X0	
9564	SGPIO_LUT	0XB60D	html	SGPIO_LUT_ENTRY_1549	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3917	SOO	0X0	
9565	SGPIO_LUT	0XB60E	html	SGPIO_LUT_ENTRY_1550	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3918	SOO	0X0	
9566	SGPIO_LUT	0XB60F	html	SGPIO_LUT_ENTRY_1551	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3919	SOO	0X0	
9567	SGPIO_LUT	0XB610	html	SGPIO_LUT_ENTRY_1552	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3920	SOO	0X0	
9568	SGPIO_LUT	0XB611	html	SGPIO_LUT_ENTRY_1553	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3921	SOO	0X0	
9569	SGPIO_LUT	0XB612	html	SGPIO_LUT_ENTRY_1554	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3922	SOO	0X0	
9570	SGPIO_LUT	0XB613	html	SGPIO_LUT_ENTRY_1555	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3923	SOO	0X0	
9571	SGPIO_LUT	0XB614	html	SGPIO_LUT_ENTRY_1556	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3924	SOO	0X0	
9572	SGPIO_LUT	0XB615	html	SGPIO_LUT_ENTRY_1557	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3925	SOO	0X0	
9573	SGPIO_LUT	0XB616	html	SGPIO_LUT_ENTRY_1558	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3926	SOO	0X0	
9574	SGPIO_LUT	0XB617	html	SGPIO_LUT_ENTRY_1559	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3927	SOO	0X0	
9575	SGPIO_LUT	0XB618	html	SGPIO_LUT_ENTRY_1560	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3928	SOO	0X0	
9576	SGPIO_LUT	0XB619	html	SGPIO_LUT_ENTRY_1561	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3929	SOO	0X0	
9577	SGPIO_LUT	0XB61A	html	SGPIO_LUT_ENTRY_1562	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3930	SOO	0X0	
9578	SGPIO_LUT	0XB61B	html	SGPIO_LUT_ENTRY_1563	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3931	SOO	0X0	
9579	SGPIO_LUT	0XB61C	html	SGPIO_LUT_ENTRY_1564	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3932	SOO	0X0	
9580	SGPIO_LUT	0XB61D	html	SGPIO_LUT_ENTRY_1565	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3933	SOO	0X0	
9581	SGPIO_LUT	0XB61E	html	SGPIO_LUT_ENTRY_1566	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3934	SOO	0X0	
9582	SGPIO_LUT	0XB61F	html	SGPIO_LUT_ENTRY_1567	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3935	SOO	0X0	
9583	SGPIO_LUT	0XB620	html	SGPIO_LUT_ENTRY_1568	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3936	SOO	0X0	
9584	SGPIO_LUT	0XB621	html	SGPIO_LUT_ENTRY_1569	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3937	SOO	0X0	
9585	SGPIO_LUT	0XB622	html	SGPIO_LUT_ENTRY_1570	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3938	SOO	0X0	
9586	SGPIO_LUT	0XB623	html	SGPIO_LUT_ENTRY_1571	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3939	SOO	0X0	
9587	SGPIO_LUT	0XB624	html	SGPIO_LUT_ENTRY_1572	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3940	SOO	0X0	
9588	SGPIO_LUT	0XB625	html	SGPIO_LUT_ENTRY_1573	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3941	SOO	0X0	
9589	SGPIO_LUT	0XB626	html	SGPIO_LUT_ENTRY_1574	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3942	SOO	0X0	
9590	SGPIO_LUT	0XB627	html	SGPIO_LUT_ENTRY_1575	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3943	SOO	0X0	
9591	SGPIO_LUT	0XB628	html	SGPIO_LUT_ENTRY_1576	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3944	SOO	0X0	
9592	SGPIO_LUT	0XB629	html	SGPIO_LUT_ENTRY_1577	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3945	SOO	0X0	
9593	SGPIO_LUT	0XB62A	html	SGPIO_LUT_ENTRY_1578	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3946	SOO	0X0	
9594	SGPIO_LUT	0XB62B	html	SGPIO_LUT_ENTRY_1579	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3947	SOO	0X0	
9595	SGPIO_LUT	0XB62C	html	SGPIO_LUT_ENTRY_1580	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3948	SOO	0X0	
9596	SGPIO_LUT	0XB62D	html	SGPIO_LUT_ENTRY_1581	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3949	SOO	0X0	
9597	SGPIO_LUT	0XB62E	html	SGPIO_LUT_ENTRY_1582	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3950	SOO	0X0	
9598	SGPIO_LUT	0XB62F	html	SGPIO_LUT_ENTRY_1583	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3951	SOO	0X0	
9599	SGPIO_LUT	0XB630	html	SGPIO_LUT_ENTRY_1584	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3952	SOO	0X0	
9600	SGPIO_LUT	0XB631	html	SGPIO_LUT_ENTRY_1585	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3953	SOO	0X0	
9601	SGPIO_LUT	0XB632	html	SGPIO_LUT_ENTRY_1586	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3954	SOO	0X0	
9602	SGPIO_LUT	0XB633	html	SGPIO_LUT_ENTRY_1587	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3955	SOO	0X0	
9603	SGPIO_LUT	0XB634	html	SGPIO_LUT_ENTRY_1588	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3956	SOO	0X0	
9604	SGPIO_LUT	0XB635	html	SGPIO_LUT_ENTRY_1589	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3957	SOO	0X0	
9605	SGPIO_LUT	0XB636	html	SGPIO_LUT_ENTRY_1590	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3958	SOO	0X0	
9606	SGPIO_LUT	0XB637	html	SGPIO_LUT_ENTRY_1591	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3959	SOO	0X0	
9607	SGPIO_LUT	0XB638	html	SGPIO_LUT_ENTRY_1592	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3960	SOO	0X0	
9608	SGPIO_LUT	0XB639	html	SGPIO_LUT_ENTRY_1593	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3961	SOO	0X0	
9609	SGPIO_LUT	0XB63A	html	SGPIO_LUT_ENTRY_1594	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3962	SOO	0X0	
9610	SGPIO_LUT	0XB63B	html	SGPIO_LUT_ENTRY_1595	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3963	SOO	0X0	
9611	SGPIO_LUT	0XB63C	html	SGPIO_LUT_ENTRY_1596	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3964	SOO	0X0	
9612	SGPIO_LUT	0XB63D	html	SGPIO_LUT_ENTRY_1597	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3965	SOO	0X0	
9613	SGPIO_LUT	0XB63E	html	SGPIO_LUT_ENTRY_1598	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3966	SOO	0X0	
9614	SGPIO_LUT	0XB63F	html	SGPIO_LUT_ENTRY_1599	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3967	SOO	0X0	
9615	SGPIO_LUT	0XB640	html	SGPIO_LUT_ENTRY_1600	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3968	SOO	0X0	
9616	SGPIO_LUT	0XB641	html	SGPIO_LUT_ENTRY_1601	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3969	SOO	0X0	
9617	SGPIO_LUT	0XB642	html	SGPIO_LUT_ENTRY_1602	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3970	SOO	0X0	
9618	SGPIO_LUT	0XB643	html	SGPIO_LUT_ENTRY_1603	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3971	SOO	0X0	
9619	SGPIO_LUT	0XB644	html	SGPIO_LUT_ENTRY_1604	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3972	SOO	0X0	
9620	SGPIO_LUT	0XB645	html	SGPIO_LUT_ENTRY_1605	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3973	SOO	0X0	
9621	SGPIO_LUT	0XB646	html	SGPIO_LUT_ENTRY_1606	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3974	SOO	0X0	
9622	SGPIO_LUT	0XB647	html	SGPIO_LUT_ENTRY_1607	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3975	SOO	0X0	
9623	SGPIO_LUT	0XB648	html	SGPIO_LUT_ENTRY_1608	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3976	SOO	0X0	
9624	SGPIO_LUT	0XB649	html	SGPIO_LUT_ENTRY_1609	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3977	SOO	0X0	
9625	SGPIO_LUT	0XB64A	html	SGPIO_LUT_ENTRY_1610	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3978	SOO	0X0	
9626	SGPIO_LUT	0XB64B	html	SGPIO_LUT_ENTRY_1611	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3979	SOO	0X0	
9627	SGPIO_LUT	0XB64C	html	SGPIO_LUT_ENTRY_1612	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3980	SOO	0X0	
9628	SGPIO_LUT	0XB64D	html	SGPIO_LUT_ENTRY_1613	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3981	SOO	0X0	
9629	SGPIO_LUT	0XB64E	html	SGPIO_LUT_ENTRY_1614	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3982	SOO	0X0	
9630	SGPIO_LUT	0XB64F	html	SGPIO_LUT_ENTRY_1615	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3983	SOO	0X0	
9631	SGPIO_LUT	0XB650	html	SGPIO_LUT_ENTRY_1616	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3984	SOO	0X0	
9632	SGPIO_LUT	0XB651	html	SGPIO_LUT_ENTRY_1617	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3985	SOO	0X0	
9633	SGPIO_LUT	0XB652	html	SGPIO_LUT_ENTRY_1618	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3986	SOO	0X0	
9634	SGPIO_LUT	0XB653	html	SGPIO_LUT_ENTRY_1619	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3987	SOO	0X0	
9635	SGPIO_LUT	0XB654	html	SGPIO_LUT_ENTRY_1620	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3988	SOO	0X0	
9636	SGPIO_LUT	0XB655	html	SGPIO_LUT_ENTRY_1621	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3989	SOO	0X0	
9637	SGPIO_LUT	0XB656	html	SGPIO_LUT_ENTRY_1622	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3990	SOO	0X0	
9638	SGPIO_LUT	0XB657	html	SGPIO_LUT_ENTRY_1623	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3991	SOO	0X0	
9639	SGPIO_LUT	0XB658	html	SGPIO_LUT_ENTRY_1624	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3992	SOO	0X0	
9640	SGPIO_LUT	0XB659	html	SGPIO_LUT_ENTRY_1625	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3993	SOO	0X0	
9641	SGPIO_LUT	0XB65A	html	SGPIO_LUT_ENTRY_1626	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3994	SOO	0X0	
9642	SGPIO_LUT	0XB65B	html	SGPIO_LUT_ENTRY_1627	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3995	SOO	0X0	
9643	SGPIO_LUT	0XB65C	html	SGPIO_LUT_ENTRY_1628	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3996	SOO	0X0	
9644	SGPIO_LUT	0XB65D	html	SGPIO_LUT_ENTRY_1629	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3997	SOO	0X0	
9645	SGPIO_LUT	0XB65E	html	SGPIO_LUT_ENTRY_1630	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3998	SOO	0X0	
9646	SGPIO_LUT	0XB65F	html	SGPIO_LUT_ENTRY_1631	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_3999	SOO	0X0	
9647	SGPIO_LUT	0XB660	html	SGPIO_LUT_ENTRY_1632	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4000	SOO	0X0	
9648	SGPIO_LUT	0XB661	html	SGPIO_LUT_ENTRY_1633	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4001	SOO	0X0	
9649	SGPIO_LUT	0XB662	html	SGPIO_LUT_ENTRY_1634	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4002	SOO	0X0	
9650	SGPIO_LUT	0XB663	html	SGPIO_LUT_ENTRY_1635	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4003	SOO	0X0	
9651	SGPIO_LUT	0XB664	html	SGPIO_LUT_ENTRY_1636	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4004	SOO	0X0	
9652	SGPIO_LUT	0XB665	html	SGPIO_LUT_ENTRY_1637	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4005	SOO	0X0	
9653	SGPIO_LUT	0XB666	html	SGPIO_LUT_ENTRY_1638	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4006	SOO	0X0	
9654	SGPIO_LUT	0XB667	html	SGPIO_LUT_ENTRY_1639	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4007	SOO	0X0	
9655	SGPIO_LUT	0XB668	html	SGPIO_LUT_ENTRY_1640	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4008	SOO	0X0	
9656	SGPIO_LUT	0XB669	html	SGPIO_LUT_ENTRY_1641	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4009	SOO	0X0	
9657	SGPIO_LUT	0XB66A	html	SGPIO_LUT_ENTRY_1642	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4010	SOO	0X0	
9658	SGPIO_LUT	0XB66B	html	SGPIO_LUT_ENTRY_1643	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4011	SOO	0X0	
9659	SGPIO_LUT	0XB66C	html	SGPIO_LUT_ENTRY_1644	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4012	SOO	0X0	
9660	SGPIO_LUT	0XB66D	html	SGPIO_LUT_ENTRY_1645	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4013	SOO	0X0	
9661	SGPIO_LUT	0XB66E	html	SGPIO_LUT_ENTRY_1646	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4014	SOO	0X0	
9662	SGPIO_LUT	0XB66F	html	SGPIO_LUT_ENTRY_1647	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4015	SOO	0X0	
9663	SGPIO_LUT	0XB670	html	SGPIO_LUT_ENTRY_1648	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4016	SOO	0X0	
9664	SGPIO_LUT	0XB671	html	SGPIO_LUT_ENTRY_1649	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4017	SOO	0X0	
9665	SGPIO_LUT	0XB672	html	SGPIO_LUT_ENTRY_1650	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4018	SOO	0X0	
9666	SGPIO_LUT	0XB673	html	SGPIO_LUT_ENTRY_1651	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4019	SOO	0X0	
9667	SGPIO_LUT	0XB674	html	SGPIO_LUT_ENTRY_1652	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4020	SOO	0X0	
9668	SGPIO_LUT	0XB675	html	SGPIO_LUT_ENTRY_1653	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4021	SOO	0X0	
9669	SGPIO_LUT	0XB676	html	SGPIO_LUT_ENTRY_1654	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4022	SOO	0X0	
9670	SGPIO_LUT	0XB677	html	SGPIO_LUT_ENTRY_1655	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4023	SOO	0X0	
9671	SGPIO_LUT	0XB678	html	SGPIO_LUT_ENTRY_1656	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4024	SOO	0X0	
9672	SGPIO_LUT	0XB679	html	SGPIO_LUT_ENTRY_1657	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4025	SOO	0X0	
9673	SGPIO_LUT	0XB67A	html	SGPIO_LUT_ENTRY_1658	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4026	SOO	0X0	
9674	SGPIO_LUT	0XB67B	html	SGPIO_LUT_ENTRY_1659	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4027	SOO	0X0	
9675	SGPIO_LUT	0XB67C	html	SGPIO_LUT_ENTRY_1660	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4028	SOO	0X0	
9676	SGPIO_LUT	0XB67D	html	SGPIO_LUT_ENTRY_1661	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4029	SOO	0X0	
9677	SGPIO_LUT	0XB67E	html	SGPIO_LUT_ENTRY_1662	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4030	SOO	0X0	
9678	SGPIO_LUT	0XB67F	html	SGPIO_LUT_ENTRY_1663	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4031	SOO	0X0	
9679	SGPIO_LUT	0XB680	html	SGPIO_LUT_ENTRY_1664	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4032	SOO	0X0	
9680	SGPIO_LUT	0XB681	html	SGPIO_LUT_ENTRY_1665	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4033	SOO	0X0	
9681	SGPIO_LUT	0XB682	html	SGPIO_LUT_ENTRY_1666	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4034	SOO	0X0	
9682	SGPIO_LUT	0XB683	html	SGPIO_LUT_ENTRY_1667	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4035	SOO	0X0	
9683	SGPIO_LUT	0XB684	html	SGPIO_LUT_ENTRY_1668	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4036	SOO	0X0	
9684	SGPIO_LUT	0XB685	html	SGPIO_LUT_ENTRY_1669	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4037	SOO	0X0	
9685	SGPIO_LUT	0XB686	html	SGPIO_LUT_ENTRY_1670	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4038	SOO	0X0	
9686	SGPIO_LUT	0XB687	html	SGPIO_LUT_ENTRY_1671	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4039	SOO	0X0	
9687	SGPIO_LUT	0XB688	html	SGPIO_LUT_ENTRY_1672	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4040	SOO	0X0	
9688	SGPIO_LUT	0XB689	html	SGPIO_LUT_ENTRY_1673	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4041	SOO	0X0	
9689	SGPIO_LUT	0XB68A	html	SGPIO_LUT_ENTRY_1674	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4042	SOO	0X0	
9690	SGPIO_LUT	0XB68B	html	SGPIO_LUT_ENTRY_1675	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4043	SOO	0X0	
9691	SGPIO_LUT	0XB68C	html	SGPIO_LUT_ENTRY_1676	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4044	SOO	0X0	
9692	SGPIO_LUT	0XB68D	html	SGPIO_LUT_ENTRY_1677	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4045	SOO	0X0	
9693	SGPIO_LUT	0XB68E	html	SGPIO_LUT_ENTRY_1678	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4046	SOO	0X0	
9694	SGPIO_LUT	0XB68F	html	SGPIO_LUT_ENTRY_1679	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4047	SOO	0X0	
9695	SGPIO_LUT	0XB690	html	SGPIO_LUT_ENTRY_1680	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4048	SOO	0X0	
9696	SGPIO_LUT	0XB691	html	SGPIO_LUT_ENTRY_1681	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4049	SOO	0X0	
9697	SGPIO_LUT	0XB692	html	SGPIO_LUT_ENTRY_1682	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4050	SOO	0X0	
9698	SGPIO_LUT	0XB693	html	SGPIO_LUT_ENTRY_1683	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4051	SOO	0X0	
9699	SGPIO_LUT	0XB694	html	SGPIO_LUT_ENTRY_1684	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4052	SOO	0X0	
9700	SGPIO_LUT	0XB695	html	SGPIO_LUT_ENTRY_1685	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4053	SOO	0X0	
9701	SGPIO_LUT	0XB696	html	SGPIO_LUT_ENTRY_1686	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4054	SOO	0X0	
9702	SGPIO_LUT	0XB697	html	SGPIO_LUT_ENTRY_1687	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4055	SOO	0X0	
9703	SGPIO_LUT	0XB698	html	SGPIO_LUT_ENTRY_1688	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4056	SOO	0X0	
9704	SGPIO_LUT	0XB699	html	SGPIO_LUT_ENTRY_1689	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4057	SOO	0X0	
9705	SGPIO_LUT	0XB69A	html	SGPIO_LUT_ENTRY_1690	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4058	SOO	0X0	
9706	SGPIO_LUT	0XB69B	html	SGPIO_LUT_ENTRY_1691	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4059	SOO	0X0	
9707	SGPIO_LUT	0XB69C	html	SGPIO_LUT_ENTRY_1692	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4060	SOO	0X0	
9708	SGPIO_LUT	0XB69D	html	SGPIO_LUT_ENTRY_1693	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4061	SOO	0X0	
9709	SGPIO_LUT	0XB69E	html	SGPIO_LUT_ENTRY_1694	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4062	SOO	0X0	
9710	SGPIO_LUT	0XB69F	html	SGPIO_LUT_ENTRY_1695	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4063	SOO	0X0	
9711	SGPIO_LUT	0XB6A0	html	SGPIO_LUT_ENTRY_1696	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4064	SOO	0X0	
9712	SGPIO_LUT	0XB6A1	html	SGPIO_LUT_ENTRY_1697	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4065	SOO	0X0	
9713	SGPIO_LUT	0XB6A2	html	SGPIO_LUT_ENTRY_1698	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4066	SOO	0X0	
9714	SGPIO_LUT	0XB6A3	html	SGPIO_LUT_ENTRY_1699	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4067	SOO	0X0	
9715	SGPIO_LUT	0XB6A4	html	SGPIO_LUT_ENTRY_1700	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4068	SOO	0X0	
9716	SGPIO_LUT	0XB6A5	html	SGPIO_LUT_ENTRY_1701	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4069	SOO	0X0	
9717	SGPIO_LUT	0XB6A6	html	SGPIO_LUT_ENTRY_1702	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4070	SOO	0X0	
9718	SGPIO_LUT	0XB6A7	html	SGPIO_LUT_ENTRY_1703	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4071	SOO	0X0	
9719	SGPIO_LUT	0XB6A8	html	SGPIO_LUT_ENTRY_1704	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4072	SOO	0X0	
9720	SGPIO_LUT	0XB6A9	html	SGPIO_LUT_ENTRY_1705	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4073	SOO	0X0	
9721	SGPIO_LUT	0XB6AA	html	SGPIO_LUT_ENTRY_1706	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4074	SOO	0X0	
9722	SGPIO_LUT	0XB6AB	html	SGPIO_LUT_ENTRY_1707	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4075	SOO	0X0	
9723	SGPIO_LUT	0XB6AC	html	SGPIO_LUT_ENTRY_1708	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4076	SOO	0X0	
9724	SGPIO_LUT	0XB6AD	html	SGPIO_LUT_ENTRY_1709	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4077	SOO	0X0	
9725	SGPIO_LUT	0XB6AE	html	SGPIO_LUT_ENTRY_1710	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4078	SOO	0X0	
9726	SGPIO_LUT	0XB6AF	html	SGPIO_LUT_ENTRY_1711	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4079	SOO	0X0	
9727	SGPIO_LUT	0XB6B0	html	SGPIO_LUT_ENTRY_1712	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4080	SOO	0X0	
9728	SGPIO_LUT	0XB6B1	html	SGPIO_LUT_ENTRY_1713	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4081	SOO	0X0	
9729	SGPIO_LUT	0XB6B2	html	SGPIO_LUT_ENTRY_1714	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4082	SOO	0X0	
9730	SGPIO_LUT	0XB6B3	html	SGPIO_LUT_ENTRY_1715	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4083	SOO	0X0	
9731	SGPIO_LUT	0XB6B4	html	SGPIO_LUT_ENTRY_1716	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4084	SOO	0X0	
9732	SGPIO_LUT	0XB6B5	html	SGPIO_LUT_ENTRY_1717	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4085	SOO	0X0	
9733	SGPIO_LUT	0XB6B6	html	SGPIO_LUT_ENTRY_1718	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4086	SOO	0X0	
9734	SGPIO_LUT	0XB6B7	html	SGPIO_LUT_ENTRY_1719	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4087	SOO	0X0	
9735	SGPIO_LUT	0XB6B8	html	SGPIO_LUT_ENTRY_1720	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4088	SOO	0X0	
9736	SGPIO_LUT	0XB6B9	html	SGPIO_LUT_ENTRY_1721	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4089	SOO	0X0	
9737	SGPIO_LUT	0XB6BA	html	SGPIO_LUT_ENTRY_1722	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4090	SOO	0X0	
9738	SGPIO_LUT	0XB6BB	html	SGPIO_LUT_ENTRY_1723	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4091	SOO	0X0	
9739	SGPIO_LUT	0XB6BC	html	SGPIO_LUT_ENTRY_1724	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4092	SOO	0X0	
9740	SGPIO_LUT	0XB6BD	html	SGPIO_LUT_ENTRY_1725	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4093	SOO	0X0	
9741	SGPIO_LUT	0XB6BE	html	SGPIO_LUT_ENTRY_1726	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4094	SOO	0X0	
9742	SGPIO_LUT	0XB6BF	html	SGPIO_LUT_ENTRY_1727	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4095	SOO	0X0	
9743	SGPIO_LUT	0XB6C0	html	SGPIO_LUT_ENTRY_1728	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4096	SOO	0X0	
9744	SGPIO_LUT	0XB6C1	html	SGPIO_LUT_ENTRY_1729	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4097	SOO	0X0	
9745	SGPIO_LUT	0XB6C2	html	SGPIO_LUT_ENTRY_1730	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4098	SOO	0X0	
9746	SGPIO_LUT	0XB6C3	html	SGPIO_LUT_ENTRY_1731	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4099	SOO	0X0	
9747	SGPIO_LUT	0XB6C4	html	SGPIO_LUT_ENTRY_1732	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4100	SOO	0X0	
9748	SGPIO_LUT	0XB6C5	html	SGPIO_LUT_ENTRY_1733	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4101	SOO	0X0	
9749	SGPIO_LUT	0XB6C6	html	SGPIO_LUT_ENTRY_1734	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4102	SOO	0X0	
9750	SGPIO_LUT	0XB6C7	html	SGPIO_LUT_ENTRY_1735	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4103	SOO	0X0	
9751	SGPIO_LUT	0XB6C8	html	SGPIO_LUT_ENTRY_1736	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4104	SOO	0X0	
9752	SGPIO_LUT	0XB6C9	html	SGPIO_LUT_ENTRY_1737	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4105	SOO	0X0	
9753	SGPIO_LUT	0XB6CA	html	SGPIO_LUT_ENTRY_1738	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4106	SOO	0X0	
9754	SGPIO_LUT	0XB6CB	html	SGPIO_LUT_ENTRY_1739	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4107	SOO	0X0	
9755	SGPIO_LUT	0XB6CC	html	SGPIO_LUT_ENTRY_1740	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4108	SOO	0X0	
9756	SGPIO_LUT	0XB6CD	html	SGPIO_LUT_ENTRY_1741	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4109	SOO	0X0	
9757	SGPIO_LUT	0XB6CE	html	SGPIO_LUT_ENTRY_1742	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4110	SOO	0X0	
9758	SGPIO_LUT	0XB6CF	html	SGPIO_LUT_ENTRY_1743	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4111	SOO	0X0	
9759	SGPIO_LUT	0XB6D0	html	SGPIO_LUT_ENTRY_1744	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4112	SOO	0X0	
9760	SGPIO_LUT	0XB6D1	html	SGPIO_LUT_ENTRY_1745	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4113	SOO	0X0	
9761	SGPIO_LUT	0XB6D2	html	SGPIO_LUT_ENTRY_1746	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4114	SOO	0X0	
9762	SGPIO_LUT	0XB6D3	html	SGPIO_LUT_ENTRY_1747	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4115	SOO	0X0	
9763	SGPIO_LUT	0XB6D4	html	SGPIO_LUT_ENTRY_1748	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4116	SOO	0X0	
9764	SGPIO_LUT	0XB6D5	html	SGPIO_LUT_ENTRY_1749	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4117	SOO	0X0	
9765	SGPIO_LUT	0XB6D6	html	SGPIO_LUT_ENTRY_1750	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4118	SOO	0X0	
9766	SGPIO_LUT	0XB6D7	html	SGPIO_LUT_ENTRY_1751	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4119	SOO	0X0	
9767	SGPIO_LUT	0XB6D8	html	SGPIO_LUT_ENTRY_1752	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4120	SOO	0X0	
9768	SGPIO_LUT	0XB6D9	html	SGPIO_LUT_ENTRY_1753	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4121	SOO	0X0	
9769	SGPIO_LUT	0XB6DA	html	SGPIO_LUT_ENTRY_1754	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4122	SOO	0X0	
9770	SGPIO_LUT	0XB6DB	html	SGPIO_LUT_ENTRY_1755	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4123	SOO	0X0	
9771	SGPIO_LUT	0XB6DC	html	SGPIO_LUT_ENTRY_1756	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4124	SOO	0X0	
9772	SGPIO_LUT	0XB6DD	html	SGPIO_LUT_ENTRY_1757	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4125	SOO	0X0	
9773	SGPIO_LUT	0XB6DE	html	SGPIO_LUT_ENTRY_1758	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4126	SOO	0X0	
9774	SGPIO_LUT	0XB6DF	html	SGPIO_LUT_ENTRY_1759	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4127	SOO	0X0	
9775	SGPIO_LUT	0XB6E0	html	SGPIO_LUT_ENTRY_1760	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4128	SOO	0X0	
9776	SGPIO_LUT	0XB6E1	html	SGPIO_LUT_ENTRY_1761	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4129	SOO	0X0	
9777	SGPIO_LUT	0XB6E2	html	SGPIO_LUT_ENTRY_1762	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4130	SOO	0X0	
9778	SGPIO_LUT	0XB6E3	html	SGPIO_LUT_ENTRY_1763	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4131	SOO	0X0	
9779	SGPIO_LUT	0XB6E4	html	SGPIO_LUT_ENTRY_1764	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4132	SOO	0X0	
9780	SGPIO_LUT	0XB6E5	html	SGPIO_LUT_ENTRY_1765	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4133	SOO	0X0	
9781	SGPIO_LUT	0XB6E6	html	SGPIO_LUT_ENTRY_1766	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4134	SOO	0X0	
9782	SGPIO_LUT	0XB6E7	html	SGPIO_LUT_ENTRY_1767	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4135	SOO	0X0	
9783	SGPIO_LUT	0XB6E8	html	SGPIO_LUT_ENTRY_1768	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4136	SOO	0X0	
9784	SGPIO_LUT	0XB6E9	html	SGPIO_LUT_ENTRY_1769	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4137	SOO	0X0	
9785	SGPIO_LUT	0XB6EA	html	SGPIO_LUT_ENTRY_1770	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4138	SOO	0X0	
9786	SGPIO_LUT	0XB6EB	html	SGPIO_LUT_ENTRY_1771	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4139	SOO	0X0	
9787	SGPIO_LUT	0XB6EC	html	SGPIO_LUT_ENTRY_1772	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4140	SOO	0X0	
9788	SGPIO_LUT	0XB6ED	html	SGPIO_LUT_ENTRY_1773	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4141	SOO	0X0	
9789	SGPIO_LUT	0XB6EE	html	SGPIO_LUT_ENTRY_1774	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4142	SOO	0X0	
9790	SGPIO_LUT	0XB6EF	html	SGPIO_LUT_ENTRY_1775	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4143	SOO	0X0	
9791	SGPIO_LUT	0XB6F0	html	SGPIO_LUT_ENTRY_1776	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4144	SOO	0X0	
9792	SGPIO_LUT	0XB6F1	html	SGPIO_LUT_ENTRY_1777	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4145	SOO	0X0	
9793	SGPIO_LUT	0XB6F2	html	SGPIO_LUT_ENTRY_1778	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4146	SOO	0X0	
9794	SGPIO_LUT	0XB6F3	html	SGPIO_LUT_ENTRY_1779	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4147	SOO	0X0	
9795	SGPIO_LUT	0XB6F4	html	SGPIO_LUT_ENTRY_1780	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4148	SOO	0X0	
9796	SGPIO_LUT	0XB6F5	html	SGPIO_LUT_ENTRY_1781	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4149	SOO	0X0	
9797	SGPIO_LUT	0XB6F6	html	SGPIO_LUT_ENTRY_1782	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4150	SOO	0X0	
9798	SGPIO_LUT	0XB6F7	html	SGPIO_LUT_ENTRY_1783	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4151	SOO	0X0	
9799	SGPIO_LUT	0XB6F8	html	SGPIO_LUT_ENTRY_1784	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4152	SOO	0X0	
9800	SGPIO_LUT	0XB6F9	html	SGPIO_LUT_ENTRY_1785	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4153	SOO	0X0	
9801	SGPIO_LUT	0XB6FA	html	SGPIO_LUT_ENTRY_1786	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4154	SOO	0X0	
9802	SGPIO_LUT	0XB6FB	html	SGPIO_LUT_ENTRY_1787	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4155	SOO	0X0	
9803	SGPIO_LUT	0XB6FC	html	SGPIO_LUT_ENTRY_1788	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4156	SOO	0X0	
9804	SGPIO_LUT	0XB6FD	html	SGPIO_LUT_ENTRY_1789	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4157	SOO	0X0	
9805	SGPIO_LUT	0XB6FE	html	SGPIO_LUT_ENTRY_1790	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4158	SOO	0X0	
9806	SGPIO_LUT	0XB6FF	html	SGPIO_LUT_ENTRY_1791	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4159	SOO	0X0	
9807	SGPIO_LUT	0XB700	html	SGPIO_LUT_ENTRY_1792	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4160	SOO	0X0	
9808	SGPIO_LUT	0XB701	html	SGPIO_LUT_ENTRY_1793	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4161	SOO	0X0	
9809	SGPIO_LUT	0XB702	html	SGPIO_LUT_ENTRY_1794	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4162	SOO	0X0	
9810	SGPIO_LUT	0XB703	html	SGPIO_LUT_ENTRY_1795	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4163	SOO	0X0	
9811	SGPIO_LUT	0XB704	html	SGPIO_LUT_ENTRY_1796	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4164	SOO	0X0	
9812	SGPIO_LUT	0XB705	html	SGPIO_LUT_ENTRY_1797	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4165	SOO	0X0	
9813	SGPIO_LUT	0XB706	html	SGPIO_LUT_ENTRY_1798	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4166	SOO	0X0	
9814	SGPIO_LUT	0XB707	html	SGPIO_LUT_ENTRY_1799	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4167	SOO	0X0	
9815	SGPIO_LUT	0XB708	html	SGPIO_LUT_ENTRY_1800	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4168	SOO	0X0	
9816	SGPIO_LUT	0XB709	html	SGPIO_LUT_ENTRY_1801	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4169	SOO	0X0	
9817	SGPIO_LUT	0XB70A	html	SGPIO_LUT_ENTRY_1802	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4170	SOO	0X0	
9818	SGPIO_LUT	0XB70B	html	SGPIO_LUT_ENTRY_1803	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4171	SOO	0X0	
9819	SGPIO_LUT	0XB70C	html	SGPIO_LUT_ENTRY_1804	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4172	SOO	0X0	
9820	SGPIO_LUT	0XB70D	html	SGPIO_LUT_ENTRY_1805	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4173	SOO	0X0	
9821	SGPIO_LUT	0XB70E	html	SGPIO_LUT_ENTRY_1806	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4174	SOO	0X0	
9822	SGPIO_LUT	0XB70F	html	SGPIO_LUT_ENTRY_1807	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4175	SOO	0X0	
9823	SGPIO_LUT	0XB710	html	SGPIO_LUT_ENTRY_1808	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4176	SOO	0X0	
9824	SGPIO_LUT	0XB711	html	SGPIO_LUT_ENTRY_1809	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4177	SOO	0X0	
9825	SGPIO_LUT	0XB712	html	SGPIO_LUT_ENTRY_1810	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4178	SOO	0X0	
9826	SGPIO_LUT	0XB713	html	SGPIO_LUT_ENTRY_1811	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4179	SOO	0X0	
9827	SGPIO_LUT	0XB714	html	SGPIO_LUT_ENTRY_1812	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4180	SOO	0X0	
9828	SGPIO_LUT	0XB715	html	SGPIO_LUT_ENTRY_1813	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4181	SOO	0X0	
9829	SGPIO_LUT	0XB716	html	SGPIO_LUT_ENTRY_1814	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4182	SOO	0X0	
9830	SGPIO_LUT	0XB717	html	SGPIO_LUT_ENTRY_1815	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4183	SOO	0X0	
9831	SGPIO_LUT	0XB718	html	SGPIO_LUT_ENTRY_1816	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4184	SOO	0X0	
9832	SGPIO_LUT	0XB719	html	SGPIO_LUT_ENTRY_1817	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4185	SOO	0X0	
9833	SGPIO_LUT	0XB71A	html	SGPIO_LUT_ENTRY_1818	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4186	SOO	0X0	
9834	SGPIO_LUT	0XB71B	html	SGPIO_LUT_ENTRY_1819	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4187	SOO	0X0	
9835	SGPIO_LUT	0XB71C	html	SGPIO_LUT_ENTRY_1820	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4188	SOO	0X0	
9836	SGPIO_LUT	0XB71D	html	SGPIO_LUT_ENTRY_1821	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4189	SOO	0X0	
9837	SGPIO_LUT	0XB71E	html	SGPIO_LUT_ENTRY_1822	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4190	SOO	0X0	
9838	SGPIO_LUT	0XB71F	html	SGPIO_LUT_ENTRY_1823	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4191	SOO	0X0	
9839	SGPIO_LUT	0XB720	html	SGPIO_LUT_ENTRY_1824	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4192	SOO	0X0	
9840	SGPIO_LUT	0XB721	html	SGPIO_LUT_ENTRY_1825	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4193	SOO	0X0	
9841	SGPIO_LUT	0XB722	html	SGPIO_LUT_ENTRY_1826	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4194	SOO	0X0	
9842	SGPIO_LUT	0XB723	html	SGPIO_LUT_ENTRY_1827	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4195	SOO	0X0	
9843	SGPIO_LUT	0XB724	html	SGPIO_LUT_ENTRY_1828	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4196	SOO	0X0	
9844	SGPIO_LUT	0XB725	html	SGPIO_LUT_ENTRY_1829	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4197	SOO	0X0	
9845	SGPIO_LUT	0XB726	html	SGPIO_LUT_ENTRY_1830	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4198	SOO	0X0	
9846	SGPIO_LUT	0XB727	html	SGPIO_LUT_ENTRY_1831	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4199	SOO	0X0	
9847	SGPIO_LUT	0XB728	html	SGPIO_LUT_ENTRY_1832	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4200	SOO	0X0	
9848	SGPIO_LUT	0XB729	html	SGPIO_LUT_ENTRY_1833	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4201	SOO	0X0	
9849	SGPIO_LUT	0XB72A	html	SGPIO_LUT_ENTRY_1834	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4202	SOO	0X0	
9850	SGPIO_LUT	0XB72B	html	SGPIO_LUT_ENTRY_1835	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4203	SOO	0X0	
9851	SGPIO_LUT	0XB72C	html	SGPIO_LUT_ENTRY_1836	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4204	SOO	0X0	
9852	SGPIO_LUT	0XB72D	html	SGPIO_LUT_ENTRY_1837	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4205	SOO	0X0	
9853	SGPIO_LUT	0XB72E	html	SGPIO_LUT_ENTRY_1838	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4206	SOO	0X0	
9854	SGPIO_LUT	0XB72F	html	SGPIO_LUT_ENTRY_1839	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4207	SOO	0X0	
9855	SGPIO_LUT	0XB730	html	SGPIO_LUT_ENTRY_1840	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4208	SOO	0X0	
9856	SGPIO_LUT	0XB731	html	SGPIO_LUT_ENTRY_1841	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4209	SOO	0X0	
9857	SGPIO_LUT	0XB732	html	SGPIO_LUT_ENTRY_1842	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4210	SOO	0X0	
9858	SGPIO_LUT	0XB733	html	SGPIO_LUT_ENTRY_1843	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4211	SOO	0X0	
9859	SGPIO_LUT	0XB734	html	SGPIO_LUT_ENTRY_1844	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4212	SOO	0X0	
9860	SGPIO_LUT	0XB735	html	SGPIO_LUT_ENTRY_1845	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4213	SOO	0X0	
9861	SGPIO_LUT	0XB736	html	SGPIO_LUT_ENTRY_1846	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4214	SOO	0X0	
9862	SGPIO_LUT	0XB737	html	SGPIO_LUT_ENTRY_1847	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4215	SOO	0X0	
9863	SGPIO_LUT	0XB738	html	SGPIO_LUT_ENTRY_1848	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4216	SOO	0X0	
9864	SGPIO_LUT	0XB739	html	SGPIO_LUT_ENTRY_1849	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4217	SOO	0X0	
9865	SGPIO_LUT	0XB73A	html	SGPIO_LUT_ENTRY_1850	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4218	SOO	0X0	
9866	SGPIO_LUT	0XB73B	html	SGPIO_LUT_ENTRY_1851	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4219	SOO	0X0	
9867	SGPIO_LUT	0XB73C	html	SGPIO_LUT_ENTRY_1852	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4220	SOO	0X0	
9868	SGPIO_LUT	0XB73D	html	SGPIO_LUT_ENTRY_1853	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4221	SOO	0X0	
9869	SGPIO_LUT	0XB73E	html	SGPIO_LUT_ENTRY_1854	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4222	SOO	0X0	
9870	SGPIO_LUT	0XB73F	html	SGPIO_LUT_ENTRY_1855	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4223	SOO	0X0	
9871	SGPIO_LUT	0XB740	html	SGPIO_LUT_ENTRY_1856	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4224	SOO	0X0	
9872	SGPIO_LUT	0XB741	html	SGPIO_LUT_ENTRY_1857	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4225	SOO	0X0	
9873	SGPIO_LUT	0XB742	html	SGPIO_LUT_ENTRY_1858	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4226	SOO	0X0	
9874	SGPIO_LUT	0XB743	html	SGPIO_LUT_ENTRY_1859	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4227	SOO	0X0	
9875	SGPIO_LUT	0XB744	html	SGPIO_LUT_ENTRY_1860	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4228	SOO	0X0	
9876	SGPIO_LUT	0XB745	html	SGPIO_LUT_ENTRY_1861	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4229	SOO	0X0	
9877	SGPIO_LUT	0XB746	html	SGPIO_LUT_ENTRY_1862	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4230	SOO	0X0	
9878	SGPIO_LUT	0XB747	html	SGPIO_LUT_ENTRY_1863	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4231	SOO	0X0	
9879	SGPIO_LUT	0XB748	html	SGPIO_LUT_ENTRY_1864	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4232	SOO	0X0	
9880	SGPIO_LUT	0XB749	html	SGPIO_LUT_ENTRY_1865	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4233	SOO	0X0	
9881	SGPIO_LUT	0XB74A	html	SGPIO_LUT_ENTRY_1866	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4234	SOO	0X0	
9882	SGPIO_LUT	0XB74B	html	SGPIO_LUT_ENTRY_1867	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4235	SOO	0X0	
9883	SGPIO_LUT	0XB74C	html	SGPIO_LUT_ENTRY_1868	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4236	SOO	0X0	
9884	SGPIO_LUT	0XB74D	html	SGPIO_LUT_ENTRY_1869	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4237	SOO	0X0	
9885	SGPIO_LUT	0XB74E	html	SGPIO_LUT_ENTRY_1870	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4238	SOO	0X0	
9886	SGPIO_LUT	0XB74F	html	SGPIO_LUT_ENTRY_1871	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4239	SOO	0X0	
9887	SGPIO_LUT	0XB750	html	SGPIO_LUT_ENTRY_1872	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4240	SOO	0X0	
9888	SGPIO_LUT	0XB751	html	SGPIO_LUT_ENTRY_1873	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4241	SOO	0X0	
9889	SGPIO_LUT	0XB752	html	SGPIO_LUT_ENTRY_1874	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4242	SOO	0X0	
9890	SGPIO_LUT	0XB753	html	SGPIO_LUT_ENTRY_1875	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4243	SOO	0X0	
9891	SGPIO_LUT	0XB754	html	SGPIO_LUT_ENTRY_1876	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4244	SOO	0X0	
9892	SGPIO_LUT	0XB755	html	SGPIO_LUT_ENTRY_1877	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4245	SOO	0X0	
9893	SGPIO_LUT	0XB756	html	SGPIO_LUT_ENTRY_1878	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4246	SOO	0X0	
9894	SGPIO_LUT	0XB757	html	SGPIO_LUT_ENTRY_1879	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4247	SOO	0X0	
9895	SGPIO_LUT	0XB758	html	SGPIO_LUT_ENTRY_1880	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4248	SOO	0X0	
9896	SGPIO_LUT	0XB759	html	SGPIO_LUT_ENTRY_1881	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4249	SOO	0X0	
9897	SGPIO_LUT	0XB75A	html	SGPIO_LUT_ENTRY_1882	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4250	SOO	0X0	
9898	SGPIO_LUT	0XB75B	html	SGPIO_LUT_ENTRY_1883	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4251	SOO	0X0	
9899	SGPIO_LUT	0XB75C	html	SGPIO_LUT_ENTRY_1884	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4252	SOO	0X0	
9900	SGPIO_LUT	0XB75D	html	SGPIO_LUT_ENTRY_1885	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4253	SOO	0X0	
9901	SGPIO_LUT	0XB75E	html	SGPIO_LUT_ENTRY_1886	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4254	SOO	0X0	
9902	SGPIO_LUT	0XB75F	html	SGPIO_LUT_ENTRY_1887	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4255	SOO	0X0	
9903	SGPIO_LUT	0XB760	html	SGPIO_LUT_ENTRY_1888	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4256	SOO	0X0	
9904	SGPIO_LUT	0XB761	html	SGPIO_LUT_ENTRY_1889	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4257	SOO	0X0	
9905	SGPIO_LUT	0XB762	html	SGPIO_LUT_ENTRY_1890	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4258	SOO	0X0	
9906	SGPIO_LUT	0XB763	html	SGPIO_LUT_ENTRY_1891	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4259	SOO	0X0	
9907	SGPIO_LUT	0XB764	html	SGPIO_LUT_ENTRY_1892	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4260	SOO	0X0	
9908	SGPIO_LUT	0XB765	html	SGPIO_LUT_ENTRY_1893	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4261	SOO	0X0	
9909	SGPIO_LUT	0XB766	html	SGPIO_LUT_ENTRY_1894	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4262	SOO	0X0	
9910	SGPIO_LUT	0XB767	html	SGPIO_LUT_ENTRY_1895	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4263	SOO	0X0	
9911	SGPIO_LUT	0XB768	html	SGPIO_LUT_ENTRY_1896	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4264	SOO	0X0	
9912	SGPIO_LUT	0XB769	html	SGPIO_LUT_ENTRY_1897	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4265	SOO	0X0	
9913	SGPIO_LUT	0XB76A	html	SGPIO_LUT_ENTRY_1898	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4266	SOO	0X0	
9914	SGPIO_LUT	0XB76B	html	SGPIO_LUT_ENTRY_1899	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4267	SOO	0X0	
9915	SGPIO_LUT	0XB76C	html	SGPIO_LUT_ENTRY_1900	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4268	SOO	0X0	
9916	SGPIO_LUT	0XB76D	html	SGPIO_LUT_ENTRY_1901	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4269	SOO	0X0	
9917	SGPIO_LUT	0XB76E	html	SGPIO_LUT_ENTRY_1902	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4270	SOO	0X0	
9918	SGPIO_LUT	0XB76F	html	SGPIO_LUT_ENTRY_1903	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4271	SOO	0X0	
9919	SGPIO_LUT	0XB770	html	SGPIO_LUT_ENTRY_1904	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4272	SOO	0X0	
9920	SGPIO_LUT	0XB771	html	SGPIO_LUT_ENTRY_1905	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4273	SOO	0X0	
9921	SGPIO_LUT	0XB772	html	SGPIO_LUT_ENTRY_1906	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4274	SOO	0X0	
9922	SGPIO_LUT	0XB773	html	SGPIO_LUT_ENTRY_1907	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4275	SOO	0X0	
9923	SGPIO_LUT	0XB774	html	SGPIO_LUT_ENTRY_1908	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4276	SOO	0X0	
9924	SGPIO_LUT	0XB775	html	SGPIO_LUT_ENTRY_1909	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4277	SOO	0X0	
9925	SGPIO_LUT	0XB776	html	SGPIO_LUT_ENTRY_1910	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4278	SOO	0X0	
9926	SGPIO_LUT	0XB777	html	SGPIO_LUT_ENTRY_1911	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4279	SOO	0X0	
9927	SGPIO_LUT	0XB778	html	SGPIO_LUT_ENTRY_1912	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4280	SOO	0X0	
9928	SGPIO_LUT	0XB779	html	SGPIO_LUT_ENTRY_1913	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4281	SOO	0X0	
9929	SGPIO_LUT	0XB77A	html	SGPIO_LUT_ENTRY_1914	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4282	SOO	0X0	
9930	SGPIO_LUT	0XB77B	html	SGPIO_LUT_ENTRY_1915	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4283	SOO	0X0	
9931	SGPIO_LUT	0XB77C	html	SGPIO_LUT_ENTRY_1916	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4284	SOO	0X0	
9932	SGPIO_LUT	0XB77D	html	SGPIO_LUT_ENTRY_1917	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4285	SOO	0X0	
9933	SGPIO_LUT	0XB77E	html	SGPIO_LUT_ENTRY_1918	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4286	SOO	0X0	
9934	SGPIO_LUT	0XB77F	html	SGPIO_LUT_ENTRY_1919	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4287	SOO	0X0	
9935	SGPIO_LUT	0XB780	html	SGPIO_LUT_ENTRY_1920	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4288	SOO	0X0	
9936	SGPIO_LUT	0XB781	html	SGPIO_LUT_ENTRY_1921	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4289	SOO	0X0	
9937	SGPIO_LUT	0XB782	html	SGPIO_LUT_ENTRY_1922	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4290	SOO	0X0	
9938	SGPIO_LUT	0XB783	html	SGPIO_LUT_ENTRY_1923	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4291	SOO	0X0	
9939	SGPIO_LUT	0XB784	html	SGPIO_LUT_ENTRY_1924	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4292	SOO	0X0	
9940	SGPIO_LUT	0XB785	html	SGPIO_LUT_ENTRY_1925	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4293	SOO	0X0	
9941	SGPIO_LUT	0XB786	html	SGPIO_LUT_ENTRY_1926	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4294	SOO	0X0	
9942	SGPIO_LUT	0XB787	html	SGPIO_LUT_ENTRY_1927	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4295	SOO	0X0	
9943	SGPIO_LUT	0XB788	html	SGPIO_LUT_ENTRY_1928	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4296	SOO	0X0	
9944	SGPIO_LUT	0XB789	html	SGPIO_LUT_ENTRY_1929	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4297	SOO	0X0	
9945	SGPIO_LUT	0XB78A	html	SGPIO_LUT_ENTRY_1930	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4298	SOO	0X0	
9946	SGPIO_LUT	0XB78B	html	SGPIO_LUT_ENTRY_1931	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4299	SOO	0X0	
9947	SGPIO_LUT	0XB78C	html	SGPIO_LUT_ENTRY_1932	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4300	SOO	0X0	
9948	SGPIO_LUT	0XB78D	html	SGPIO_LUT_ENTRY_1933	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4301	SOO	0X0	
9949	SGPIO_LUT	0XB78E	html	SGPIO_LUT_ENTRY_1934	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4302	SOO	0X0	
9950	SGPIO_LUT	0XB78F	html	SGPIO_LUT_ENTRY_1935	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4303	SOO	0X0	
9951	SGPIO_LUT	0XB790	html	SGPIO_LUT_ENTRY_1936	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4304	SOO	0X0	
9952	SGPIO_LUT	0XB791	html	SGPIO_LUT_ENTRY_1937	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4305	SOO	0X0	
9953	SGPIO_LUT	0XB792	html	SGPIO_LUT_ENTRY_1938	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4306	SOO	0X0	
9954	SGPIO_LUT	0XB793	html	SGPIO_LUT_ENTRY_1939	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4307	SOO	0X0	
9955	SGPIO_LUT	0XB794	html	SGPIO_LUT_ENTRY_1940	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4308	SOO	0X0	
9956	SGPIO_LUT	0XB795	html	SGPIO_LUT_ENTRY_1941	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4309	SOO	0X0	
9957	SGPIO_LUT	0XB796	html	SGPIO_LUT_ENTRY_1942	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4310	SOO	0X0	
9958	SGPIO_LUT	0XB797	html	SGPIO_LUT_ENTRY_1943	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4311	SOO	0X0	
9959	SGPIO_LUT	0XB798	html	SGPIO_LUT_ENTRY_1944	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4312	SOO	0X0	
9960	SGPIO_LUT	0XB799	html	SGPIO_LUT_ENTRY_1945	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4313	SOO	0X0	
9961	SGPIO_LUT	0XB79A	html	SGPIO_LUT_ENTRY_1946	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4314	SOO	0X0	
9962	SGPIO_LUT	0XB79B	html	SGPIO_LUT_ENTRY_1947	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4315	SOO	0X0	
9963	SGPIO_LUT	0XB79C	html	SGPIO_LUT_ENTRY_1948	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4316	SOO	0X0	
9964	SGPIO_LUT	0XB79D	html	SGPIO_LUT_ENTRY_1949	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4317	SOO	0X0	
9965	SGPIO_LUT	0XB79E	html	SGPIO_LUT_ENTRY_1950	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4318	SOO	0X0	
9966	SGPIO_LUT	0XB79F	html	SGPIO_LUT_ENTRY_1951	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4319	SOO	0X0	
9967	SGPIO_LUT	0XB7A0	html	SGPIO_LUT_ENTRY_1952	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4320	SOO	0X0	
9968	SGPIO_LUT	0XB7A1	html	SGPIO_LUT_ENTRY_1953	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4321	SOO	0X0	
9969	SGPIO_LUT	0XB7A2	html	SGPIO_LUT_ENTRY_1954	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4322	SOO	0X0	
9970	SGPIO_LUT	0XB7A3	html	SGPIO_LUT_ENTRY_1955	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4323	SOO	0X0	
9971	SGPIO_LUT	0XB7A4	html	SGPIO_LUT_ENTRY_1956	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4324	SOO	0X0	
9972	SGPIO_LUT	0XB7A5	html	SGPIO_LUT_ENTRY_1957	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4325	SOO	0X0	
9973	SGPIO_LUT	0XB7A6	html	SGPIO_LUT_ENTRY_1958	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4326	SOO	0X0	
9974	SGPIO_LUT	0XB7A7	html	SGPIO_LUT_ENTRY_1959	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4327	SOO	0X0	
9975	SGPIO_LUT	0XB7A8	html	SGPIO_LUT_ENTRY_1960	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4328	SOO	0X0	
9976	SGPIO_LUT	0XB7A9	html	SGPIO_LUT_ENTRY_1961	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4329	SOO	0X0	
9977	SGPIO_LUT	0XB7AA	html	SGPIO_LUT_ENTRY_1962	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4330	SOO	0X0	
9978	SGPIO_LUT	0XB7AB	html	SGPIO_LUT_ENTRY_1963	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4331	SOO	0X0	
9979	SGPIO_LUT	0XB7AC	html	SGPIO_LUT_ENTRY_1964	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4332	SOO	0X0	
9980	SGPIO_LUT	0XB7AD	html	SGPIO_LUT_ENTRY_1965	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4333	SOO	0X0	
9981	SGPIO_LUT	0XB7AE	html	SGPIO_LUT_ENTRY_1966	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4334	SOO	0X0	
9982	SGPIO_LUT	0XB7AF	html	SGPIO_LUT_ENTRY_1967	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4335	SOO	0X0	
9983	SGPIO_LUT	0XB7B0	html	SGPIO_LUT_ENTRY_1968	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4336	SOO	0X0	
9984	SGPIO_LUT	0XB7B1	html	SGPIO_LUT_ENTRY_1969	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4337	SOO	0X0	
9985	SGPIO_LUT	0XB7B2	html	SGPIO_LUT_ENTRY_1970	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4338	SOO	0X0	
9986	SGPIO_LUT	0XB7B3	html	SGPIO_LUT_ENTRY_1971	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4339	SOO	0X0	
9987	SGPIO_LUT	0XB7B4	html	SGPIO_LUT_ENTRY_1972	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4340	SOO	0X0	
9988	SGPIO_LUT	0XB7B5	html	SGPIO_LUT_ENTRY_1973	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4341	SOO	0X0	
9989	SGPIO_LUT	0XB7B6	html	SGPIO_LUT_ENTRY_1974	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4342	SOO	0X0	
9990	SGPIO_LUT	0XB7B7	html	SGPIO_LUT_ENTRY_1975	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4343	SOO	0X0	
9991	SGPIO_LUT	0XB7B8	html	SGPIO_LUT_ENTRY_1976	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4344	SOO	0X0	
9992	SGPIO_LUT	0XB7B9	html	SGPIO_LUT_ENTRY_1977	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4345	SOO	0X0	
9993	SGPIO_LUT	0XB7BA	html	SGPIO_LUT_ENTRY_1978	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4346	SOO	0X0	
9994	SGPIO_LUT	0XB7BB	html	SGPIO_LUT_ENTRY_1979	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4347	SOO	0X0	
9995	SGPIO_LUT	0XB7BC	html	SGPIO_LUT_ENTRY_1980	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4348	SOO	0X0	
9996	SGPIO_LUT	0XB7BD	html	SGPIO_LUT_ENTRY_1981	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4349	SOO	0X0	
9997	SGPIO_LUT	0XB7BE	html	SGPIO_LUT_ENTRY_1982	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4350	SOO	0X0	
9998	SGPIO_LUT	0XB7BF	html	SGPIO_LUT_ENTRY_1983	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4351	SOO	0X0	
9999	SGPIO_LUT	0XB7C0	html	SGPIO_LUT_ENTRY_1984	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4352	SOO	0X0	
10000	SGPIO_LUT	0XB7C1	html	SGPIO_LUT_ENTRY_1985	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4353	SOO	0X0	
10001	SGPIO_LUT	0XB7C2	html	SGPIO_LUT_ENTRY_1986	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4354	SOO	0X0	
10002	SGPIO_LUT	0XB7C3	html	SGPIO_LUT_ENTRY_1987	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4355	SOO	0X0	
10003	SGPIO_LUT	0XB7C4	html	SGPIO_LUT_ENTRY_1988	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4356	SOO	0X0	
10004	SGPIO_LUT	0XB7C5	html	SGPIO_LUT_ENTRY_1989	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4357	SOO	0X0	
10005	SGPIO_LUT	0XB7C6	html	SGPIO_LUT_ENTRY_1990	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4358	SOO	0X0	
10006	SGPIO_LUT	0XB7C7	html	SGPIO_LUT_ENTRY_1991	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4359	SOO	0X0	
10007	SGPIO_LUT	0XB7C8	html	SGPIO_LUT_ENTRY_1992	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4360	SOO	0X0	
10008	SGPIO_LUT	0XB7C9	html	SGPIO_LUT_ENTRY_1993	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4361	SOO	0X0	
10009	SGPIO_LUT	0XB7CA	html	SGPIO_LUT_ENTRY_1994	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4362	SOO	0X0	
10010	SGPIO_LUT	0XB7CB	html	SGPIO_LUT_ENTRY_1995	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4363	SOO	0X0	
10011	SGPIO_LUT	0XB7CC	html	SGPIO_LUT_ENTRY_1996	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4364	SOO	0X0	
10012	SGPIO_LUT	0XB7CD	html	SGPIO_LUT_ENTRY_1997	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4365	SOO	0X0	
10013	SGPIO_LUT	0XB7CE	html	SGPIO_LUT_ENTRY_1998	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4366	SOO	0X0	
10014	SGPIO_LUT	0XB7CF	html	SGPIO_LUT_ENTRY_1999	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4367	SOO	0X0	
10015	SGPIO_LUT	0XB7D0	html	SGPIO_LUT_ENTRY_2000	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4368	SOO	0X0	
10016	SGPIO_LUT	0XB7D1	html	SGPIO_LUT_ENTRY_2001	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4369	SOO	0X0	
10017	SGPIO_LUT	0XB7D2	html	SGPIO_LUT_ENTRY_2002	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4370	SOO	0X0	
10018	SGPIO_LUT	0XB7D3	html	SGPIO_LUT_ENTRY_2003	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4371	SOO	0X0	
10019	SGPIO_LUT	0XB7D4	html	SGPIO_LUT_ENTRY_2004	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4372	SOO	0X0	
10020	SGPIO_LUT	0XB7D5	html	SGPIO_LUT_ENTRY_2005	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4373	SOO	0X0	
10021	SGPIO_LUT	0XB7D6	html	SGPIO_LUT_ENTRY_2006	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4374	SOO	0X0	
10022	SGPIO_LUT	0XB7D7	html	SGPIO_LUT_ENTRY_2007	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4375	SOO	0X0	
10023	SGPIO_LUT	0XB7D8	html	SGPIO_LUT_ENTRY_2008	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4376	SOO	0X0	
10024	SGPIO_LUT	0XB7D9	html	SGPIO_LUT_ENTRY_2009	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4377	SOO	0X0	
10025	SGPIO_LUT	0XB7DA	html	SGPIO_LUT_ENTRY_2010	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4378	SOO	0X0	
10026	SGPIO_LUT	0XB7DB	html	SGPIO_LUT_ENTRY_2011	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4379	SOO	0X0	
10027	SGPIO_LUT	0XB7DC	html	SGPIO_LUT_ENTRY_2012	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4380	SOO	0X0	
10028	SGPIO_LUT	0XB7DD	html	SGPIO_LUT_ENTRY_2013	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4381	SOO	0X0	
10029	SGPIO_LUT	0XB7DE	html	SGPIO_LUT_ENTRY_2014	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4382	SOO	0X0	
10030	SGPIO_LUT	0XB7DF	html	SGPIO_LUT_ENTRY_2015	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4383	SOO	0X0	
10031	SGPIO_LUT	0XB7E0	html	SGPIO_LUT_ENTRY_2016	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4384	SOO	0X0	
10032	SGPIO_LUT	0XB7E1	html	SGPIO_LUT_ENTRY_2017	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4385	SOO	0X0	
10033	SGPIO_LUT	0XB7E2	html	SGPIO_LUT_ENTRY_2018	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4386	SOO	0X0	
10034	SGPIO_LUT	0XB7E3	html	SGPIO_LUT_ENTRY_2019	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4387	SOO	0X0	
10035	SGPIO_LUT	0XB7E4	html	SGPIO_LUT_ENTRY_2020	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4388	SOO	0X0	
10036	SGPIO_LUT	0XB7E5	html	SGPIO_LUT_ENTRY_2021	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4389	SOO	0X0	
10037	SGPIO_LUT	0XB7E6	html	SGPIO_LUT_ENTRY_2022	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4390	SOO	0X0	
10038	SGPIO_LUT	0XB7E7	html	SGPIO_LUT_ENTRY_2023	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4391	SOO	0X0	
10039	SGPIO_LUT	0XB7E8	html	SGPIO_LUT_ENTRY_2024	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4392	SOO	0X0	
10040	SGPIO_LUT	0XB7E9	html	SGPIO_LUT_ENTRY_2025	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4393	SOO	0X0	
10041	SGPIO_LUT	0XB7EA	html	SGPIO_LUT_ENTRY_2026	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4394	SOO	0X0	
10042	SGPIO_LUT	0XB7EB	html	SGPIO_LUT_ENTRY_2027	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4395	SOO	0X0	
10043	SGPIO_LUT	0XB7EC	html	SGPIO_LUT_ENTRY_2028	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4396	SOO	0X0	
10044	SGPIO_LUT	0XB7ED	html	SGPIO_LUT_ENTRY_2029	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4397	SOO	0X0	
10045	SGPIO_LUT	0XB7EE	html	SGPIO_LUT_ENTRY_2030	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4398	SOO	0X0	
10046	SGPIO_LUT	0XB7EF	html	SGPIO_LUT_ENTRY_2031	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4399	SOO	0X0	
10047	SGPIO_LUT	0XB7F0	html	SGPIO_LUT_ENTRY_2032	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4400	SOO	0X0	
10048	SGPIO_LUT	0XB7F1	html	SGPIO_LUT_ENTRY_2033	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4401	SOO	0X0	
10049	SGPIO_LUT	0XB7F2	html	SGPIO_LUT_ENTRY_2034	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4402	SOO	0X0	
10050	SGPIO_LUT	0XB7F3	html	SGPIO_LUT_ENTRY_2035	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4403	SOO	0X0	
10051	SGPIO_LUT	0XB7F4	html	SGPIO_LUT_ENTRY_2036	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4404	SOO	0X0	
10052	SGPIO_LUT	0XB7F5	html	SGPIO_LUT_ENTRY_2037	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4405	SOO	0X0	
10053	SGPIO_LUT	0XB7F6	html	SGPIO_LUT_ENTRY_2038	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4406	SOO	0X0	
10054	SGPIO_LUT	0XB7F7	html	SGPIO_LUT_ENTRY_2039	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4407	SOO	0X0	
10055	SGPIO_LUT	0XB7F8	html	SGPIO_LUT_ENTRY_2040	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4408	SOO	0X0	
10056	SGPIO_LUT	0XB7F9	html	SGPIO_LUT_ENTRY_2041	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4409	SOO	0X0	
10057	SGPIO_LUT	0XB7FA	html	SGPIO_LUT_ENTRY_2042	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4410	SOO	0X0	
10058	SGPIO_LUT	0XB7FB	html	SGPIO_LUT_ENTRY_2043	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4411	SOO	0X0	
10059	SGPIO_LUT	0XB7FC	html	SGPIO_LUT_ENTRY_2044	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4412	SOO	0X0	
10060	SGPIO_LUT	0XB7FD	html	SGPIO_LUT_ENTRY_2045	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4413	SOO	0X0	
10061	SGPIO_LUT	0XB7FE	html	SGPIO_LUT_ENTRY_2046	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4414	SOO	0X0	
10062	SGPIO_LUT	0XB7FF	html	SGPIO_LUT_ENTRY_2047	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_LUT_DATA_4415	SOO	0X0	
10063	SGPIO_MSTR	0XB800	html	SGPIO_MSTR_SPMI_REGISTERS_SPMI_MSTR_CFG	SCLK_DIVIDER	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_SGPIO_MSTR_SCLK_DIVIDER_4416	SOO	0X0	
10064	SGPIO_MSTR	0XB800	html	SGPIO_MSTR_SPMI_REGISTERS_SPMI_MSTR_CFG	MASTER_ID	2	2	3:2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_SGPIO_MSTR_MASTER_ID_4416	SOO	0X0	
10065	SGPIO_MSTR	0XB801	html	SGPIO_MSTR_SPMI_REGISTERS_SPMI_MSTR_PAUSE	SPMI_MSTR_PAUSE	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_SGPIO_MSTR_SPMI_MSTR_PAUSE_4417	SOO	0X80	
10066	SGPIO_MSTR	0XB802	html	SGPIO_MSTR_SPMI_REGISTERS_SPMI_CTRL	MY_SLAVE_ID	4	0	3:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_SGPIO_MSTR_MY_SLAVE_ID_4418	SOO	0X0	
10067	SGPIO_MSTR	0XB820	html	SGPIO_MSTR_SPMI_REGISTERS_ARB_REQ_HOLD_CTRL	SR_HOLD_EN	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_SGPIO_MSTR_SR_HOLD_EN_4419	SOO	0X0	
10068	SGPIO_MSTR	0XB820	html	SGPIO_MSTR_SPMI_REGISTERS_ARB_REQ_HOLD_CTRL	A_HOLD_EN	1	1	1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_SGPIO_MSTR_A_HOLD_EN_4419	SOO	0X0	
10069	SGPIO_MSTR	0XB821	html	SGPIO_MSTR_SPMI_REGISTERS_SPMI_DUAL_SLAVE_ID	SLAVE_ID2	4	0	3:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_SGPIO_MSTR_SLAVE_ID2_4420	SOO	0X0	
10070	SGPIO_MSTR	0XB821	html	SGPIO_MSTR_SPMI_REGISTERS_SPMI_DUAL_SLAVE_ID	SLAVE_ID2_EN	1	4	4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_SGPIO_MSTR_SLAVE_ID2_EN_4420	SOO	0X0	
10071	SGPIO_MSTR	0XB821	html	SGPIO_MSTR_SPMI_REGISTERS_SPMI_DUAL_SLAVE_ID	SLAVE_ID2_RCS	1	5	5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_SGPIO_MSTR_SLAVE_ID2_RCS_4420	SOO	0X0	
10072	SGPIO_MSTR	0XB821	html	SGPIO_MSTR_SPMI_REGISTERS_SPMI_DUAL_SLAVE_ID	SLAVE_ID2_GSID	1	6	6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_SGPIO_MSTR_SLAVE_ID2_GSID_4420	SOO	0X0	
10073	SGPIO_MSTR	0XB822	html	SGPIO_MSTR_SPMI_REGISTERS_ERROR_CTRL	TO_CRASH_EN	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_SGPIO_MSTR_TO_CRASH_EN_4421	SOO	0X0	
10074	SGPIO_MSTR	0XB822	html	SGPIO_MSTR_SPMI_REGISTERS_ERROR_CTRL	NACK_CRASH_EN	1	1	1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_SGPIO_MSTR_NACK_CRASH_EN_4421	SOO	0X0	
10075	SGPIO_MSTR	0XB822	html	SGPIO_MSTR_SPMI_REGISTERS_ERROR_CTRL	NACK_RETRY_CNT	2	2	3:2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_SGPIO_MSTR_NACK_RETRY_CNT_4421	SOO	0X3	
10076	SGPIO_MSTR	0XB822	html	SGPIO_MSTR_SPMI_REGISTERS_ERROR_CTRL	CMD_PARITY_CRASH_EN	1	4	4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_SGPIO_MSTR_CMD_PARITY_CRASH_EN_4421	SOO	0X0	
10077	SGPIO_MSTR	0XB823	html	SGPIO_MSTR_SPMI_REGISTERS_SPMI_ERR_EVENT	SCLK_TIMEOUT	1	0	0	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
10078	SGPIO_MSTR	0XB823	html	SGPIO_MSTR_SPMI_REGISTERS_SPMI_ERR_EVENT	DATA_PARITY	1	1	1	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
10079	SGPIO_MSTR	0XB823	html	SGPIO_MSTR_SPMI_REGISTERS_SPMI_ERR_EVENT	ADDR_PARITY	1	2	2	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
10080	SGPIO_MSTR	0XB823	html	SGPIO_MSTR_SPMI_REGISTERS_SPMI_ERR_EVENT	CMD_PARITY	1	3	3	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
10081	SGPIO_MSTR	0XB823	html	SGPIO_MSTR_SPMI_REGISTERS_SPMI_ERR_EVENT	UNKNOWN_CMD	1	4	4	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
10082	SGPIO_MSTR	0XB823	html	SGPIO_MSTR_SPMI_REGISTERS_SPMI_ERR_EVENT	NACK_ON_MASTER_WRITE	1	5	5	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
10083	SGPIO_MSTR	0XB823	html	SGPIO_MSTR_SPMI_REGISTERS_SPMI_ERR_EVENT	AHB_HRESP	1	6	6	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
10084	SGPIO_MSTR	0XB823	html	SGPIO_MSTR_SPMI_REGISTERS_SPMI_ERR_EVENT	SPMI_INTERNAL_ERR	1	7	7	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
10085	SGPIO_MSTR	0XB824	html	SGPIO_MSTR_SPMI_REGISTERS_SPMI_ERR_MASK	SCLK_TIMEOUT	1	0	0	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
10086	SGPIO_MSTR	0XB824	html	SGPIO_MSTR_SPMI_REGISTERS_SPMI_ERR_MASK	DATA_PARITY	1	1	1	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
10087	SGPIO_MSTR	0XB824	html	SGPIO_MSTR_SPMI_REGISTERS_SPMI_ERR_MASK	ADDR_PARITY	1	2	2	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
10088	SGPIO_MSTR	0XB824	html	SGPIO_MSTR_SPMI_REGISTERS_SPMI_ERR_MASK	CMD_PARITY	1	3	3	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
10089	SGPIO_MSTR	0XB824	html	SGPIO_MSTR_SPMI_REGISTERS_SPMI_ERR_MASK	UNKNOWN_CMD	1	4	4	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
10090	SGPIO_MSTR	0XB824	html	SGPIO_MSTR_SPMI_REGISTERS_SPMI_ERR_MASK	NACK_ON_MASTER_WRITE	1	5	5	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
10091	SGPIO_MSTR	0XB824	html	SGPIO_MSTR_SPMI_REGISTERS_SPMI_ERR_MASK	AHB_HRESP	1	6	6	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
10092	SGPIO_MSTR	0XB824	html	SGPIO_MSTR_SPMI_REGISTERS_SPMI_ERR_MASK	SPMI_INTERNAL_ERR	1	7	7	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
10093	SGPIO_MSTR	0XB826	html	SGPIO_MSTR_SPMI_REGISTERS_NACK_ERR_CNT	NACK_ERR_CNT	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10094	SGPIO_MSTR	0XB827	html	SGPIO_MSTR_SPMI_REGISTERS_SPMI_ERR_CNT	SPMI_ERR_CNT	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10095	SGPIO_MSTR	0XB828	html	SGPIO_MSTR_SPMI_REGISTERS_COUNTER_THRESH	COUNTER_THRESH	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_SGPIO_MSTR_COUNTER_THRESH_4422	SOO	0XC1	
10096	SGPIO_MSTR	0XB829	html	SGPIO_MSTR_SPMI_REGISTERS_INTERNAL_ERR	WFIFO_OVERFLOW	1	0	0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10097	SGPIO_MSTR	0XB829	html	SGPIO_MSTR_SPMI_REGISTERS_INTERNAL_ERR	WFIFO_UNDERFLOW	1	1	1	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10098	SGPIO_MSTR	0XB829	html	SGPIO_MSTR_SPMI_REGISTERS_INTERNAL_ERR	RFIFO_OVERFLOW	1	2	2	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10099	SGPIO_MSTR	0XB829	html	SGPIO_MSTR_SPMI_REGISTERS_INTERNAL_ERR	RFIFO_UNDERFLOW	1	3	3	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10100	SGPIO_MSTR	0XB82A	html	SGPIO_MSTR_SPMI_REGISTERS_AHB_BAD_ADDR_LO	AHB_BAD_ADDR_LO	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10101	SGPIO_MSTR	0XB82B	html	SGPIO_MSTR_SPMI_REGISTERS_AHB_BAD_ADDR_HI	AHB_BAD_ADDR_HI	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10102	SGPIO_MSTR	0XB82C	html	SGPIO_MSTR_SPMI_REGISTERS_SPMI_MISC	FORCE_SGPIO_ENABLE	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_SGPIO_MSTR_FORCE_SGPIO_ENABLE_4423	SOO	0X0	
10103	SGPIO_MSTR	0XB82C	html	SGPIO_MSTR_SPMI_REGISTERS_SPMI_MISC	FORCE_SGPIO_ENABLE_VAL	1	1	1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_SGPIO_MSTR_FORCE_SGPIO_ENABLE_VAL_4423	SOO	0X0	
10104	SGPIO_MSTR	0XB82C	html	SGPIO_MSTR_SPMI_REGISTERS_SPMI_MISC	FORCE_SGPIO_DISABLE	1	4	4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_SGPIO_MSTR_FORCE_SGPIO_DISABLE_4423	SOO	0X0	
10105	SGPIO_MSTR	0XB82D	html	SGPIO_MSTR_SPMI_REGISTERS_SPMI_TEST	FORCE_SDAT_OE	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_SGPIO_MSTR_FORCE_SDAT_OE_4424	SOO	0X0	
10106	SGPIO_MSTR	0XB82D	html	SGPIO_MSTR_SPMI_REGISTERS_SPMI_TEST	FORCE_SDAT_OUT	1	1	1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_SGPIO_MSTR_FORCE_SDAT_OUT_4424	SOO	0X0	
10107	SGPIO_MSTR	0XB82E	html	SGPIO_MSTR_SPMI_REGISTERS_SPMI_MASTER_FAULTLOG0	SPMI_MASTER_FAULTLOG0	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10108	SGPIO_MSTR	0XB82F	html	SGPIO_MSTR_SPMI_REGISTERS_SPMI_MASTER_FAULTLOG1	SPMI_MASTER_FAULTLOG1	7	0	6:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10109	SGPIO_MSTR	0XB830	html	SGPIO_MSTR_SPMI_REGISTERS_SPMI_MASTER_FAULTLOG2	SPMI_MASTER_FAULTLOG2	7	0	6:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10110	SGPIO_MSTR	0XB830	html	SGPIO_MSTR_SPMI_REGISTERS_SPMI_MASTER_FAULTLOG2	FAULTLOG_PENDING	1	7	7	W1C	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10111	SGPIO_MSTR	0XB840	html	SGPIO_MSTR_SGPIO_MSTR_HANDLER_SGPIO_CFG	SW_MODE	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_SGPIO_MSTR_SW_MODE_4425	SOO	0X0	
10112	SGPIO_MSTR	0XB840	html	SGPIO_MSTR_SGPIO_MSTR_HANDLER_SGPIO_CFG	SGPIO_SPMI_PRIO	1	1	1	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_SGPIO_MSTR_SGPIO_SPMI_PRIO_4425	SOO	0X0	
10113	SGPIO_MSTR	0XB840	html	SGPIO_MSTR_SGPIO_MSTR_HANDLER_SGPIO_CFG	SPMI_MASTER_FAULTLOG_MODE	1	2	2	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SGPIO_MSTR_SPMI_MASTER_FAULTLOG_MODE_4425	SOO	0X0	
10114	SGPIO_MSTR	0XB841	html	SGPIO_MSTR_SGPIO_MSTR_HANDLER_SLAVE_ID_IS_GROUP_7_0	SLAVE_ID_IS_GROUP_7_0	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_SGPIO_MSTR_SLAVE_ID_IS_GROUP_7_0_4426	SOO	0X0	
10115	SGPIO_MSTR	0XB842	html	SGPIO_MSTR_SGPIO_MSTR_HANDLER_SLAVE_ID_IS_GROUP_15_8	SLAVE_ID_IS_GROUP_15_8	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_SGPIO_MSTR_SLAVE_ID_IS_GROUP_15_8_4427	SOO	0X0	
10116	SGPIO_MSTR	0XB843	html	SGPIO_MSTR_SGPIO_MSTR_HANDLER_PROTECTED_PAYLOAD	PROTECTED_PAYLOAD	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_SGPIO_MSTR_PROTECTED_PAYLOAD_4428	SOO	0X0	
10117	SGPIO_MSTR	0XB844	html	SGPIO_MSTR_SGPIO_MSTR_HANDLER_SLAVE_WRITE_ADDR_LUT_BITS7_0	SLAVE_WRITE_ADDR_LUT_BITS7_0	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_SGPIO_MSTR_SLAVE_WRITE_ADDR_LUT_BITS7_0_4429	SOO	0X0	
10118	SGPIO_MSTR	0XB845	html	SGPIO_MSTR_SGPIO_MSTR_HANDLER_SLAVE_WRITE_ADDR_LUT_BITS15_8	SLAVE_WRITE_ADDR_LUT_BITS15_8	8	0	7:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_SGPIO_MSTR_SLAVE_WRITE_ADDR_LUT_BITS15_8_4430	SOO	0X5	
10119	SGPIO_MSTR	0XB846	html	SGPIO_MSTR_SGPIO_MSTR_HANDLER_SLAVE_WRITE_ADDR_SW_BITS7_0	SLAVE_WRITE_ADDR_SW_BITS7_0	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_SGPIO_MSTR_SLAVE_WRITE_ADDR_SW_BITS7_0_4431	SOO	0X10	
10120	SGPIO_MSTR	0XB847	html	SGPIO_MSTR_SGPIO_MSTR_HANDLER_SLAVE_WRITE_ADDR_SW_BITS15_8	SLAVE_WRITE_ADDR_SW_BITS15_8	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_SGPIO_MSTR_SLAVE_WRITE_ADDR_SW_BITS15_8_4432	SOO	0X5	
10121	SGPIO_MSTR	0XB848	html	SGPIO_MSTR_SGPIO_MSTR_HANDLER_SW_SGPIO_PAYLOAD_BYTE0	SW_SGPIO_PAYLOAD_BYTE0	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10122	SGPIO_MSTR	0XB849	html	SGPIO_MSTR_SGPIO_MSTR_HANDLER_SW_SGPIO_SLAVE_ID_0_1	SW_SGPIO_SLAVE_ID_1	4	0	3:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10123	SGPIO_MSTR	0XB849	html	SGPIO_MSTR_SGPIO_MSTR_HANDLER_SW_SGPIO_SLAVE_ID_0_1	SW_SGPIO_SLAVE_ID_0	4	4	7:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10124	SGPIO_MSTR	0XB84A	html	SGPIO_MSTR_SGPIO_MSTR_HANDLER_SW_SGPIO_PAYLOAD_BYTE1	SW_SGPIO_PAYLOAD_BYTE1	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10125	SGPIO_MSTR	0XB84B	html	SGPIO_MSTR_SGPIO_MSTR_HANDLER_SW_SGPIO_PAYLOAD_BYTE2	SW_SGPIO_PAYLOAD_BYTE2	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10126	SGPIO_MSTR	0XB84C	html	SGPIO_MSTR_SGPIO_MSTR_HANDLER_SW_SGPIO_SLAVE_ID_2_3	SW_SGPIO_SLAVE_ID_3	4	0	3:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10127	SGPIO_MSTR	0XB84C	html	SGPIO_MSTR_SGPIO_MSTR_HANDLER_SW_SGPIO_SLAVE_ID_2_3	SW_SGPIO_SLAVE_ID_2	4	4	7:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10128	SGPIO_MSTR	0XB84D	html	SGPIO_MSTR_SGPIO_MSTR_HANDLER_SW_SGPIO_PAYLOAD_BYTE3	SW_SGPIO_PAYLOAD_BYTE3	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10129	SGPIO_MSTR	0XB84E	html	SGPIO_MSTR_SGPIO_MSTR_HANDLER_SW_SGPIO_PAYLOAD_BYTE4	SW_SGPIO_PAYLOAD_BYTE4	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10130	SGPIO_MSTR	0XB84F	html	SGPIO_MSTR_SGPIO_MSTR_HANDLER_SW_SGPIO_SLAVE_ID_4_5	SW_SGPIO_SLAVE_ID_5	4	0	3:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10131	SGPIO_MSTR	0XB84F	html	SGPIO_MSTR_SGPIO_MSTR_HANDLER_SW_SGPIO_SLAVE_ID_4_5	SW_SGPIO_SLAVE_ID_4	4	4	7:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10132	SGPIO_MSTR	0XB850	html	SGPIO_MSTR_SGPIO_MSTR_HANDLER_SW_SGPIO_PAYLOAD_BYTE5	SW_SGPIO_PAYLOAD_BYTE5	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10133	SGPIO_MSTR	0XB851	html	SGPIO_MSTR_SGPIO_MSTR_HANDLER_SW_SGPIO_PAYLOAD_BYTE6	SW_SGPIO_PAYLOAD_BYTE6	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10134	SGPIO_MSTR	0XB852	html	SGPIO_MSTR_SGPIO_MSTR_HANDLER_SW_SGPIO_SLAVE_ID_6_7	SW_SGPIO_SLAVE_ID_7	4	0	3:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10135	SGPIO_MSTR	0XB852	html	SGPIO_MSTR_SGPIO_MSTR_HANDLER_SW_SGPIO_SLAVE_ID_6_7	SW_SGPIO_SLAVE_ID_6	4	4	7:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10136	SGPIO_MSTR	0XB853	html	SGPIO_MSTR_SGPIO_MSTR_HANDLER_SW_SGPIO_PAYLOAD_BYTE7	SW_SGPIO_PAYLOAD_BYTE7	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10137	SGPIO_MSTR	0XB854	html	SGPIO_MSTR_SGPIO_MSTR_HANDLER_SW_SGPIO_PAYLOAD_BYTE8	SW_SGPIO_PAYLOAD_BYTE8	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10138	SGPIO_MSTR	0XB855	html	SGPIO_MSTR_SGPIO_MSTR_HANDLER_SW_SGPIO_SLAVE_ID_8_9	SW_SGPIO_SLAVE_ID_9	4	0	3:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10139	SGPIO_MSTR	0XB855	html	SGPIO_MSTR_SGPIO_MSTR_HANDLER_SW_SGPIO_SLAVE_ID_8_9	SW_SGPIO_SLAVE_ID_8	4	4	7:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10140	SGPIO_MSTR	0XB856	html	SGPIO_MSTR_SGPIO_MSTR_HANDLER_SW_SGPIO_PAYLOAD_BYTE9	SW_SGPIO_PAYLOAD_BYTE9	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10141	SGPIO_MSTR	0XB857	html	SGPIO_MSTR_SGPIO_MSTR_HANDLER_SW_SGPIO_PAYLOAD_BYTE10	SW_SGPIO_PAYLOAD_BYTE10	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10142	SGPIO_MSTR	0XB858	html	SGPIO_MSTR_SGPIO_MSTR_HANDLER_SW_SGPIO_SLAVE_ID_10_11	SW_SGPIO_SLAVE_ID_11	4	0	3:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10143	SGPIO_MSTR	0XB858	html	SGPIO_MSTR_SGPIO_MSTR_HANDLER_SW_SGPIO_SLAVE_ID_10_11	SW_SGPIO_SLAVE_ID_10	4	4	7:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10144	SGPIO_MSTR	0XB859	html	SGPIO_MSTR_SGPIO_MSTR_HANDLER_SW_SGPIO_PAYLOAD_BYTE11	SW_SGPIO_PAYLOAD_BYTE11	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10145	SGPIO_MSTR	0XB85A	html	SGPIO_MSTR_SGPIO_MSTR_HANDLER_SW_SGPIO_PAYLOAD_BYTE12	SW_SGPIO_PAYLOAD_BYTE12	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10146	SGPIO_MSTR	0XB85B	html	SGPIO_MSTR_SGPIO_MSTR_HANDLER_SW_SGPIO_SLAVE_ID_12_13	SW_SGPIO_SLAVE_ID_13	4	0	3:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10147	SGPIO_MSTR	0XB85B	html	SGPIO_MSTR_SGPIO_MSTR_HANDLER_SW_SGPIO_SLAVE_ID_12_13	SW_SGPIO_SLAVE_ID_12	4	4	7:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10148	SGPIO_MSTR	0XB85C	html	SGPIO_MSTR_SGPIO_MSTR_HANDLER_SW_SGPIO_PAYLOAD_BYTE13	SW_SGPIO_PAYLOAD_BYTE13	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10149	SGPIO_MSTR	0XB85D	html	SGPIO_MSTR_SGPIO_MSTR_HANDLER_SW_SGPIO_PAYLOAD_BYTE14	SW_SGPIO_PAYLOAD_BYTE14	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10150	SGPIO_MSTR	0XB85E	html	SGPIO_MSTR_SGPIO_MSTR_HANDLER_SW_SGPIO_SLAVE_ID_14_15	SW_SGPIO_SLAVE_ID_15	4	0	3:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10151	SGPIO_MSTR	0XB85E	html	SGPIO_MSTR_SGPIO_MSTR_HANDLER_SW_SGPIO_SLAVE_ID_14_15	SW_SGPIO_SLAVE_ID_14	4	4	7:4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10152	SGPIO_MSTR	0XB85F	html	SGPIO_MSTR_SGPIO_MSTR_HANDLER_SW_SGPIO_PAYLOAD_BYTE15	SW_SGPIO_PAYLOAD_BYTE15	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10153	SGPIO_MSTR	0XB860	html	SGPIO_MSTR_SGPIO_MSTR_HANDLER_SW_SGPIO_EXEC	GO	1	0	0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10154	SGPIO_MSTR	0XB861	html	SGPIO_MSTR_SGPIO_MSTR_HANDLER_SGPIO_STATUS	SGPIO_BUSY	1	0	0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10155	SGPIO_MSTR	0XB861	html	SGPIO_MSTR_SGPIO_MSTR_HANDLER_SGPIO_STATUS	SGPIO_ACK	1	1	1	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10156	SGPIO_MSTR	0XB861	html	SGPIO_MSTR_SGPIO_MSTR_HANDLER_SGPIO_STATUS	SGPIO_BUSY_SW	1	2	2	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10157	SGPIO_MSTR	0XB862	html	SGPIO_MSTR_SGPIO_MSTR_HANDLER_SGPIO_ERR_EVENT	HOST_WRITE_DURING_BUSY	1	0	0	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
10158	SGPIO_MSTR	0XB862	html	SGPIO_MSTR_SGPIO_MSTR_HANDLER_SGPIO_ERR_EVENT	PFSM_WRITE_DURING_BUSY	1	1	1	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
10159	SGPIO_MSTR	0XB862	html	SGPIO_MSTR_SGPIO_MSTR_HANDLER_SGPIO_ERR_EVENT	HOST_NACKED	1	2	2	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
10160	SGPIO_MSTR	0XB862	html	SGPIO_MSTR_SGPIO_MSTR_HANDLER_SGPIO_ERR_EVENT	PFSM_NACKED	1	3	3	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
10161	SGPIO_MSTR	0XB862	html	SGPIO_MSTR_SGPIO_MSTR_HANDLER_SGPIO_ERR_EVENT	SCLK_TIMEOUT	1	4	4	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
10162	SGPIO_MSTR	0XB863	html	SGPIO_MSTR_SGPIO_MSTR_HANDLER_SGPIO_ERR_MASK	HOST_WRITE_DURING_BUSY	1	0	0	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
10163	SGPIO_MSTR	0XB863	html	SGPIO_MSTR_SGPIO_MSTR_HANDLER_SGPIO_ERR_MASK	PFSM_WRITE_DURING_BUSY	1	1	1	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
10164	SGPIO_MSTR	0XB863	html	SGPIO_MSTR_SGPIO_MSTR_HANDLER_SGPIO_ERR_MASK	HOST_NACKED	1	2	2	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
10165	SGPIO_MSTR	0XB863	html	SGPIO_MSTR_SGPIO_MSTR_HANDLER_SGPIO_ERR_MASK	PFSM_NACKED	1	3	3	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
10166	SGPIO_MSTR	0XB863	html	SGPIO_MSTR_SGPIO_MSTR_HANDLER_SGPIO_ERR_MASK	SCLK_TIMEOUT	1	4	4	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
10167	SGPIO_MSTR	0XB865	html	SGPIO_MSTR_SGPIO_MSTR_HANDLER_SGPIO_LUT_EVENT_ID_PROBLEM	SGPIO_LUT_EVENT_ID_PROBLEM	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10168	OTP_SLV	0XC000	html	OTP_SLV_OTP_CFG0	PTR	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
10169	OTP_SLV	0XC000	html	OTP_SLV_OTP_CFG0	PTC	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
10170	OTP_SLV	0XC001	html	OTP_SLV_OTP_CFG1	PTM	3	0	2:0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
10171	OTP_SLV	0XC001	html	OTP_SLV_OTP_CFG1	AUTO_INCR_WR	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
10172	OTP_SLV	0XC001	html	OTP_SLV_OTP_CFG1	AUTO_INCR_RD	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
10173	OTP_SLV	0XC002	html	OTP_SLV_OTP_CFG2	ALLOW_DST	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_OTP_SLV_ALLOW_DST_4433	SOO	0X0	
10174	OTP_SLV	0XC002	html	OTP_SLV_OTP_CFG2	PCLK	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_OTP_SLV_PCLK_4433	SOO	0X0	
10175	OTP_SLV	0XC008	html	OTP_SLV_OTP_ADDR_LO	ADDR_LO	8	0	7:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
10176	OTP_SLV	0XC009	html	OTP_SLV_OTP_ADDR_HI	ADDR_HI	4	0	3:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
10177	OTP_SLV	0XC010	html	OTP_SLV_OTP_DATA0	DATA0	8	0	7:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
10178	OTP_SLV	0XC011	html	OTP_SLV_OTP_DATA1	DATA1	8	0	7:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
10179	OTP_SLV	0XC012	html	OTP_SLV_OTP_DATA2	DATA2	8	0	7:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
10180	OTP_SLV	0XC013	html	OTP_SLV_OTP_DATA3	DATA3	8	0	7:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
10181	OTP_SLV	0XC020	html	OTP_SLV_OTP_CMD	SINGLE_WRITE	1	1	1	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
10182	OTP_SLV	0XC020	html	OTP_SLV_OTP_CMD	SINGLE_READ	1	2	2	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
10183	OTP_SLV	0XC020	html	OTP_SLV_OTP_CMD	FULL_READ	1	5	5	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
10184	OTP_SLV	0XC020	html	OTP_SLV_OTP_CMD	FULL_READ_CRC	1	6	6	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
10185	OTP_SLV	0XC021	html	OTP_SLV_OTP_CM0P_CMD	FORCE_CE	1	0	0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10186	OTP_SLV	0XC022	html	OTP_SLV_OTP_CRC	CRC	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10187	OTP_SLV	0XC028	html	OTP_SLV_OTP_DEBUG0	OTP_STATE	5	0	4:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10188	OTP_SLV	0XC029	html	OTP_SLV_OTP_DEBUG1	CORE_STATE	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10189	OTP_SLV	0XC029	html	OTP_SLV_OTP_DEBUG1	OTP_PROGRAMMED	1	4	4	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10190	OTP_SLV	0XC02C	html	OTP_SLV_OTP_ATE0	MINOR_OTP_VERSION	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_OTP_SLV_MINOR_OTP_VERSION_4434	SOO	0X0	
10191	OTP_SLV	0XC02C	html	OTP_SLV_OTP_ATE0	MAJOR_OTP_VERSION	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_OTP_SLV_MAJOR_OTP_VERSION_4434	SOO	0X0	
10192	OTP_SLV	0XC02D	html	OTP_SLV_OTP_ATE1	LCK0	8	0	7:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_OTP_SLV_LCK0_4435	SOO	0X0	
10193	OTP_SLV	0XC02E	html	OTP_SLV_OTP_ATE2	LCK1	8	0	7:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_OTP_SLV_LCK1_4436	SOO	0X0	
10194	OTP_SLV	0XC02F	html	OTP_SLV_OTP_ATE3	TEST	8	0	7:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_OTP_SLV_TEST_4437	SOO	0X0	
10195	OTP_SLV	0XC037	html	OTP_SLV_OTP_ATE_MAP_READ	READ_EN	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
10196	OTP_SLV	0XC038	html	OTP_SLV_OTP_ATE_MAP0	ATE_MAP_ADD_LSB	8	0	7:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
10197	OTP_SLV	0XC039	html	OTP_SLV_OTP_ATE_MAP1	ATE_MAP_ADD_MSB	8	0	7:0	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
10198	OTP_SLV	0XC03A	html	OTP_SLV_OTP_ATE_MAP2	ATE_MAP_REGMSK	8	0	7:0	RU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
10199	OTP_SLV	0XC03B	html	OTP_SLV_OTP_ATE_MAP3	ATE_MAP_DUMMY	8	0	7:0	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
10200	RTC	0XD000	html	RTC_RTC_SETTINGS	MONITOR	1	0	0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10201	RTC	0XD000	html	RTC_RTC_SETTINGS	ALARM_ST	1	1	1	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10202	RTC	0XD000	html	RTC_RTC_SETTINGS	ALARM_EN	1	6	6	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10203	RTC	0XD001	html	RTC_RTC_TIMEZONE	RTC_TIMEZONE	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
10204	RTC	0XD002	html	RTC_RTC_1HZ_COUNTER_LSB	RTC_1HZ_COUNTER_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10205	RTC	0XD003	html	RTC_RTC_1HZ_COUNTER_MSB	RTC_1HZ_COUNTER_MSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10206	RTC	0XD004	html	RTC_RTC_SECOND_A	RTC_SECOND_A	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10207	RTC	0XD005	html	RTC_RTC_SECOND_B	RTC_SECOND_B	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10208	RTC	0XD006	html	RTC_RTC_SECOND_C	RTC_SECOND_C	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10209	RTC	0XD007	html	RTC_RTC_SECOND_D	RTC_SECOND_D	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10210	RTC	0XD008	html	RTC_RTC_ALARM_A	RTC_ALARM_A	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
10211	RTC	0XD009	html	RTC_RTC_ALARM_B	RTC_ALARM_B	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
10212	RTC	0XD00A	html	RTC_RTC_ALARM_C	RTC_ALARM_C	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
10213	RTC	0XD00B	html	RTC_RTC_ALARM_D	RTC_ALARM_D	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XFF	
10214	RTC	0XD00C	html	RTC_RTC_EVENT	ALARM	1	0	0	WU	NA	TRUE	I	FALSE	FALSE	NA	NA	TBD	0X0	
10215	RTC	0XD00E	html	RTC_RTC_MASK	RTC_EVENT_MASK	1	0	0	RW	NA	TRUE	M	FALSE	FALSE	NA	NA	SOI	0X0	
10216	RTC_SCRATCHPAD	0XD100	html	RTC_SCRATCHPAD_SCRATCHPAD_SCRATCH_0	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
10217	RTC_SCRATCHPAD	0XD101	html	RTC_SCRATCHPAD_SCRATCHPAD_SCRATCH_1	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
10218	RTC_SCRATCHPAD	0XD102	html	RTC_SCRATCHPAD_SCRATCHPAD_SCRATCH_2	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
10219	RTC_SCRATCHPAD	0XD103	html	RTC_SCRATCHPAD_SCRATCHPAD_SCRATCH_3	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
10220	RTC_SCRATCHPAD	0XD104	html	RTC_SCRATCHPAD_SCRATCHPAD_SCRATCH_4	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
10221	RTC_SCRATCHPAD	0XD105	html	RTC_SCRATCHPAD_SCRATCHPAD_SCRATCH_5	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
10222	RTC_SCRATCHPAD	0XD106	html	RTC_SCRATCHPAD_SCRATCHPAD_SCRATCH_6	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
10223	RTC_SCRATCHPAD	0XD107	html	RTC_SCRATCHPAD_SCRATCHPAD_SCRATCH_7	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
10224	RTC_SCRATCHPAD	0XD108	html	RTC_SCRATCHPAD_SCRATCHPAD_SCRATCH_8	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
10225	RTC_SCRATCHPAD	0XD109	html	RTC_SCRATCHPAD_SCRATCHPAD_SCRATCH_9	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
10226	RTC_SCRATCHPAD	0XD10A	html	RTC_SCRATCHPAD_SCRATCHPAD_SCRATCH_10	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
10227	RTC_SCRATCHPAD	0XD10B	html	RTC_SCRATCHPAD_SCRATCHPAD_SCRATCH_11	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
10228	RTC_SCRATCHPAD	0XD10C	html	RTC_SCRATCHPAD_SCRATCHPAD_SCRATCH_12	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
10229	RTC_SCRATCHPAD	0XD10D	html	RTC_SCRATCHPAD_SCRATCHPAD_SCRATCH_13	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
10230	RTC_SCRATCHPAD	0XD10E	html	RTC_SCRATCHPAD_SCRATCHPAD_SCRATCH_14	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
10231	RTC_SCRATCHPAD	0XD10F	html	RTC_SCRATCHPAD_SCRATCHPAD_SCRATCH_15	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
10232	RTC_SCRATCHPAD	0XD110	html	RTC_SCRATCHPAD_SCRATCHPAD_SCRATCH_16	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
10233	RTC_SCRATCHPAD	0XD111	html	RTC_SCRATCHPAD_SCRATCHPAD_SCRATCH_17	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
10234	RTC_SCRATCHPAD	0XD112	html	RTC_SCRATCHPAD_SCRATCHPAD_SCRATCH_18	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
10235	RTC_SCRATCHPAD	0XD113	html	RTC_SCRATCHPAD_SCRATCHPAD_SCRATCH_19	DATA	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
10236	RTC_FAULT_LOG	0XD200	html	RTC_FAULT_LOG_LOG_FAULT1	FLT_POR	1	0	0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X1	
10237	RTC_FAULT_LOG	0XD200	html	RTC_FAULT_LOG_LOG_FAULT1	FLT_RST	1	1	1	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X1	
10238	RTC_FAULT_LOG	0XD200	html	RTC_FAULT_LOG_LOG_FAULT1	FLT_POR_VDDRTC	1	2	2	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X1	
10239	RTC_FAULT_LOG	0XD200	html	RTC_FAULT_LOG_LOG_FAULT1	FLT_RST_VDDRTC	1	3	3	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X1	
10240	RTC_FAULT_LOG	0XD200	html	RTC_FAULT_LOG_LOG_FAULT1	FLT_OVERTEMP	1	4	4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10241	RTC_FAULT_LOG	0XD200	html	RTC_FAULT_LOG_LOG_FAULT1	FLT_POR_WARN	1	5	5	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10242	RTC_FAULT_LOG	0XD200	html	RTC_FAULT_LOG_LOG_FAULT1	FLT_VDDMAIN_UVLO	1	6	6	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10243	RTC_FAULT_LOG	0XD200	html	RTC_FAULT_LOG_LOG_FAULT1	FLT_VDDMAIN_OVLO	1	7	7	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10244	RTC_FAULT_LOG	0XD201	html	RTC_FAULT_LOG_LOG_FAULT2	FLT_TWO_FINGER_RST	1	0	0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10245	RTC_FAULT_LOG	0XD201	html	RTC_FAULT_LOG_LOG_FAULT2	FLT_CRASH_IN	1	1	1	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10246	RTC_FAULT_LOG	0XD201	html	RTC_FAULT_LOG_LOG_FAULT2	FLT_BTN_SEQ_RESET	1	2	2	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10247	RTC_FAULT_LOG	0XD201	html	RTC_FAULT_LOG_LOG_FAULT2	FLT_RESET_IN_1	1	3	3	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10248	RTC_FAULT_LOG	0XD201	html	RTC_FAULT_LOG_LOG_FAULT2	FLT_RESET_IN_2	1	4	4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10249	RTC_FAULT_LOG	0XD201	html	RTC_FAULT_LOG_LOG_FAULT2	FLT_RESET_IN_3	1	5	5	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10250	RTC_FAULT_LOG	0XD201	html	RTC_FAULT_LOG_LOG_FAULT2	FLT_BTN_SHDN	1	6	6	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10251	RTC_FAULT_LOG	0XD201	html	RTC_FAULT_LOG_LOG_FAULT2	FLT_VDD_BOOST_UVLO	1	7	7	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10252	RTC_FAULT_LOG	0XD202	html	RTC_FAULT_LOG_LOG_FAULT3	FLT_SPMI_FAULT	1	0	0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10253	RTC_FAULT_LOG	0XD202	html	RTC_FAULT_LOG_LOG_FAULT3	FLT_NTC_SHDN	1	1	1	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10254	RTC_FAULT_LOG	0XD202	html	RTC_FAULT_LOG_LOG_FAULT3	FLT_DBLCLICK_TIMEOUT	1	2	2	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10255	RTC_FAULT_LOG	0XD202	html	RTC_FAULT_LOG_LOG_FAULT3	FLT_WALLET_CRASH_SEQ	1	3	3	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10256	RTC_FAULT_LOG	0XD202	html	RTC_FAULT_LOG_LOG_FAULT3	FLT_VDDMAIN_UVLO_HOLD	1	4	4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10257	RTC_FAULT_LOG	0XD202	html	RTC_FAULT_LOG_LOG_FAULT3	FLT_WATCHDOG_TIMEOUT	1	5	5	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10258	RTC_FAULT_LOG	0XD202	html	RTC_FAULT_LOG_LOG_FAULT3	FLT_BUTTON_DFU_RECOVER	1	6	6	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10259	RTC_FAULT_LOG	0XD202	html	RTC_FAULT_LOG_LOG_FAULT3	FLT_SCRASH_IN	1	7	7	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10260	RTC_FAULT_LOG	0XD203	html	RTC_FAULT_LOG_LOG_FAULT4	FLT_OTP_CRC	1	0	0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10261	RTC_FAULT_LOG	0XD203	html	RTC_FAULT_LOG_LOG_FAULT4	FLT_SGPIO	1	1	1	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10262	RTC_FAULT_LOG	0XD203	html	RTC_FAULT_LOG_LOG_FAULT4	FLT_TEMP_ABS_BUCK0	1	2	2	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10263	RTC_FAULT_LOG	0XD203	html	RTC_FAULT_LOG_LOG_FAULT4	FLT_TEMP_ABS_BUCK1	1	3	3	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10264	RTC_FAULT_LOG	0XD203	html	RTC_FAULT_LOG_LOG_FAULT4	FLT_BSTLQ_UVLO	1	4	4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10265	RTC_LDO	0XD300	html	RTC_LDO_LDO_RTC_CNTRL_0	ALWAYS_RTC_LDO	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_RTC_LDO_ALWAYS_RTC_LDO_4438	SOO	0X0	
10266	RTC_LDO	0XD300	html	RTC_LDO_LDO_RTC_CNTRL_0	FORCE_OFF	1	1	1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_RTC_LDO_FORCE_OFF_4438	SOO	0X0	
10267	RTC_LDO	0XD300	html	RTC_LDO_LDO_RTC_CNTRL_0	POR_SET	3	4	6:4	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_RTC_LDO_POR_SET_4438	SOO	0X7	
10268	RTC_LDO	0XD301	html	RTC_LDO_LDO_RTC_CNTRL_1	INTERNAL_COMP	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_RTC_LDO_INTERNAL_COMP_4439	SOO	0X0	
10269	RTC_LDO	0XD301	html	RTC_LDO_LDO_RTC_CNTRL_1	SPARE	2	1	2:1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_RTC_LDO_SPARE_4439	SOO	0X0	
10270	RTC_LDO	0XD302	html	RTC_LDO_LDO_RTC_TRIM_0	BG_TRIM	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_RTC_LDO_BG_TRIM_4440	SOO	0X0	
10271	RTC_LDO	0XD302	html	RTC_LDO_LDO_RTC_TRIM_0	TM_BLOCK_BGOK	1	4	4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_RTC_LDO_TM_BLOCK_BGOK_4440	SOO	0X0	
10272	RTC_LDO	0XD302	html	RTC_LDO_LDO_RTC_TRIM_0	TM_FORCE_REF	1	5	5	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_RTC_LDO_TM_FORCE_REF_4440	SOO	0X0	
10273	RTC_LDO	0XD303	html	RTC_LDO_LDO_RTC_ATE_0	TEST_FORCE_ALT	1	0	0	RW	NA	FALSE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
10274	RTC_LDO	0XD380	html	RTC_LDO_PD_RTC_XTAL_TRIM	CSR	2	0	1:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_RTC_LDO_CSR_4441	SOO	0X3	
10275	RTC_LDO	0XD380	html	RTC_LDO_PD_RTC_XTAL_TRIM	ENABLE	1	2	2	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_RTC_LDO_ENABLE_4441	SOO	0X1	
10276	RTC_LDO	0XD380	html	RTC_LDO_PD_RTC_XTAL_TRIM	CSR_BACKUP	2	4	5:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_RTC_LDO_CSR_BACKUP_4441	SOO	0X3	
10277	RTC_LDO	0XD380	html	RTC_LDO_PD_RTC_XTAL_TRIM	CSR_BACKUP_MODE	2	6	7:6	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_RTC_LDO_CSR_BACKUP_MODE_4441	SOO	0X0	
10278	RTC_LDO	0XD381	html	RTC_LDO_PD_RTC_TEST_RST	REQUEST_RST	1	0	0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
10279	RTC_LDO	0XD381	html	RTC_LDO_PD_RTC_TEST_RST	REQUEST_POR	1	1	1	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
10280	RTC_LDO	0XD383	html	RTC_LDO_PD_RTC_TEST_ISO	MASK_ISO	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_RTC_LDO_MASK_ISO_4442	SOO	0X0	
10281	RTC_LDO	0XD383	html	RTC_LDO_PD_RTC_TEST_ISO	MASK_ISO_KEEP	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_RTC_LDO_MASK_ISO_KEEP_4442	SOO	0X0	
10282	RTC_LDO	0XD383	html	RTC_LDO_PD_RTC_TEST_ISO	MASK_ISO_SLAVE_TERM_ACK	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_RTC_LDO_MASK_ISO_SLAVE_TERM_ACK_4442	SOO	0X0	
10283	RTC_LDO	0XD383	html	RTC_LDO_PD_RTC_TEST_ISO	ISOLATE	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_RTC_LDO_ISOLATE_4442	SOO	0X0	
10284	RTC_LDO	0XD384	html	RTC_LDO_PD_RTC_POR_WARN	EN	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_RTC_LDO_EN_4443	SOO	0X0	
10285	RTC_LDO	0XD384	html	RTC_LDO_PD_RTC_POR_WARN	BLANK	3	1	3:1	RW	NA	TRUE	C	FALSE	TRUE	design	OTP_RTC_LDO_BLANK_4443	SOO	0X5	
10286	RTC_LDO	0XD384	html	RTC_LDO_PD_RTC_POR_WARN	VDDRTC_SELECT	2	4	5:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_RTC_LDO_VDDRTC_SELECT_4443	SOO	0X0	
