#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Nov 16 11:04:55 2022
# Process ID: 14868
# Current directory: H:/My Drive/EPFL/Bachelor Semester 5/Digital systems design/Shared with Simon/digital-systems-design/lab04
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19268 H:\My Drive\EPFL\Bachelor Semester 5\Digital systems design\Shared with Simon\digital-systems-design\lab04\project_1.xpr
# Log file: H:/My Drive/EPFL/Bachelor Semester 5/Digital systems design/Shared with Simon/digital-systems-design/lab04/vivado.log
# Journal file: H:/My Drive/EPFL/Bachelor Semester 5/Digital systems design/Shared with Simon/digital-systems-design/lab04\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {H:/My Drive/EPFL/Bachelor Semester 5/Digital systems design/Shared with Simon/digital-systems-design/lab04/project_1.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'H:/My Drive/EPFL/Bachelor Semester 5/Digital systems design/Shared with Simon/digital-systems-design/lab04'
INFO: [Project 1-313] Project file moved from 'C:/Users/thuer/Documents/School/2_EPFL5/digital_systems_design/digital-systems-design/lab04' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'H:/My Drive/EPFL/Bachelor Semester 5/Digital systems design/Shared with Simon/digital-systems-design/lab04/project_1.gen/sources_1', nor could it be found using path 'C:/Users/thuer/Documents/School/2_EPFL5/digital_systems_design/digital-systems-design/lab04/project_1.gen/sources_1'.
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'H:/My Drive/EPFL/Bachelor Semester 5/Digital systems design/Shared with Simon/digital-systems-design/lab04/project_1.ip_user_files', nor could it be found using path 'C:/Users/thuer/Documents/School/2_EPFL5/digital_systems_design/digital-systems-design/lab04/project_1.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 999.555 ; gain = 0.000
update_compile_order -fileset sources_1
lexit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 16 12:03:54 2022...

Run output will be captured here: H:/My Drive/EPFL/Bachelor Semester 5/Digital systems design/Shared with Simon/digital-systems-design/lab04/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/My Drive/EPFL/Bachelor Semester 5/Digital systems design/Shared with Simon/digital-systems-design/lab04/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'arbiter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/My Drive/EPFL/Bachelor Semester 5/Digital systems design/Shared with Simon/digital-systems-design/lab04/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj arbiter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/My Drive/EPFL/Bachelor Semester 5/Digital systems design/Shared with Simon/digital-systems-design/lab04/project_1.srcs/sources_1/new/arbiter.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'arbiter'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/My Drive/EPFL/Bachelor Semester 5/Digital systems design/Shared with Simon/digital-systems-design/lab04/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5f1b9c196aa14cb5a7a91143bd475170 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot arbiter_behav xil_defaultlib.arbiter -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 5f1b9c196aa14cb5a7a91143bd475170 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot arbiter_behav xil_defaultlib.arbiter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
ERROR: [XSIM 43-4187] File "H:/My Drive/EPFL/Bachelor Semester 5/Digital systems design/Shared with Simon/digital-systems-design/lab04/project_1.srcs/sources_1/new/arbiter.vhdl" Line 83 : The "Vhdl 2008 Condition Operator" is not supported yet for simulation.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'H:/My Drive/EPFL/Bachelor Semester 5/Digital systems design/Shared with Simon/digital-systems-design/lab04/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'H:/My Drive/EPFL/Bachelor Semester 5/Digital systems design/Shared with Simon/digital-systems-design/lab04/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 999.555 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 16 12:03:45 2022...
