{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1596186167689 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SPP_MCTL_V1 EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"SPP_MCTL_V1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1596186167770 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1596186167815 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1596186167815 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 2943 9684 10422 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1596186167870 ""}  } { { "db/pll_altpll.v" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 2943 9684 10422 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1596186167870 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1596186168103 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1596186168236 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1596186168236 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1596186168236 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1596186168236 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 15221 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1596186168250 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 15223 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1596186168250 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 15225 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1596186168250 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 15227 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1596186168250 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 15229 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1596186168250 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1596186168250 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1596186168254 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1596186168265 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 100 " "No exact pin location assignment(s) for 1 pins of 100 total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." 0 0 "Fitter" 0 -1 1596186168609 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1596186169719 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1596186169729 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1596186169729 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1596186169729 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1596186169729 ""}
{ "Info" "ISTA_SDC_FOUND" "SPP_MCTL_V1.out_S6.sdc " "Reading SDC File: 'SPP_MCTL_V1.out_S6.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1596186169756 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1596186169757 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1596186169767 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock SDC1.sdc 1 Incorrect assignment for clock.  Source node: clk already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated. " "Ignored create_clock at SDC1.sdc(1): Incorrect assignment for clock.  Source node: clk already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated." { { "Info" "ISTA_SDC_COMMAND" "create_clock -name clk_50m -period 20.000 \[get_ports \{clk\}\] " "create_clock -name clk_50m -period 20.000 \[get_ports \{clk\}\]" {  } { { "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SDC1.sdc" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SDC1.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1596186169769 ""}  } { { "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SDC1.sdc" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SDC1.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1596186169769 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "nRST " "Node: nRST was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|select_not~1 nRST " "Latch ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|select_not~1 is being clocked by nRST" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1596186169790 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1596186169790 "|SPP_MCTL_V1|nRST"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1596186169846 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1596186169846 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1596186169846 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1596186169846 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1596186169847 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1596186169847 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1596186169847 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1596186169847 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      CLK_50M " "  20.000      CLK_50M" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1596186169847 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1596186169847 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1596186169847 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1596186170128 ""}  } { { "db/pll_altpll.v" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/pll_altpll.v" 78 -1 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:PLL_inst|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 2943 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1596186170128 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1596186170128 ""}  } { { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 11374 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1596186170128 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:parameter_analysis\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:parameter_analysis\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1596186170129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:parameter_analysis\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:parameter_analysis\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 13723 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1596186170129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:parameter_analysis\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:parameter_analysis\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 11907 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1596186170129 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1596186170129 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 864 -1 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 12732 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1596186170129 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "EXTRA_FUNCTION:EXTRA_FUNCTION_inst\|process_1~0  " "Automatically promoted node EXTRA_FUNCTION:EXTRA_FUNCTION_inst\|process_1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1596186170129 ""}  } { { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EXTRA_FUNCTION:EXTRA_FUNCTION_inst|process_1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 4221 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1596186170129 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1596186171299 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1596186171308 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1596186171309 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1596186171317 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1596186171332 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1596186171347 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1596186171347 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1596186171353 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1596186172656 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1596186172665 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1596186172665 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVCMOS. " "I/O standards used: 3.3-V LVCMOS." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1596186172688 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1596186172688 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1596186172688 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 16 5 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1596186172690 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 10 9 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1596186172690 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 15 11 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1596186172690 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 20 7 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 20 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1596186172690 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 8 17 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1596186172690 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 6 8 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1596186172690 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 15 11 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1596186172690 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 18 8 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 18 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1596186172690 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1596186172690 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1596186172690 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_LED\[2\] " "Node \"FPGA_LED\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_LED\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1596186172825 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1596186172825 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1596186172825 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1596186172837 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1596186174144 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1596186175441 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1596186175500 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1596186189728 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:14 " "Fitter placement operations ending: elapsed time is 00:00:14" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1596186189728 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1596186191060 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "18 " "Router estimated average interconnect usage is 18% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1596186195055 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1596186195055 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1596186201405 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1596186201407 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1596186201407 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "4.84 " "Total time spent on timing analysis during the Fitter is 4.84 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1596186201575 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1596186201714 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1596186202512 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1596186202573 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1596186203635 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1596186205106 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1596186205470 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "71 Cyclone IV E " "71 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_1A 3.3-V LVCMOS T12 " "Pin X_1A uses I/O standard 3.3-V LVCMOS at T12" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_1A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_1A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 38 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_1A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 174 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_1B 3.3-V LVCMOS R13 " "Pin X_1B uses I/O standard 3.3-V LVCMOS at R13" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_1B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_1B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 39 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_1B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 175 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_2A 3.3-V LVCMOS T4 " "Pin X_2A uses I/O standard 3.3-V LVCMOS at T4" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_2A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_2A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 40 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_2A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 176 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_2B 3.3-V LVCMOS R4 " "Pin X_2B uses I/O standard 3.3-V LVCMOS at R4" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_2B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_2B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 41 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_2B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 177 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_3A 3.3-V LVCMOS T11 " "Pin X_3A uses I/O standard 3.3-V LVCMOS at T11" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_3A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_3A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 42 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_3A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 178 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_3B 3.3-V LVCMOS R12 " "Pin X_3B uses I/O standard 3.3-V LVCMOS at R12" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_3B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_3B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 43 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_3B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 179 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_4A 3.3-V LVCMOS T3 " "Pin X_4A uses I/O standard 3.3-V LVCMOS at T3" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_4A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_4A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 44 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_4A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 180 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_4B 3.3-V LVCMOS R3 " "Pin X_4B uses I/O standard 3.3-V LVCMOS at R3" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_4B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_4B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 45 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_4B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 181 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_5A 3.3-V LVCMOS T10 " "Pin X_5A uses I/O standard 3.3-V LVCMOS at T10" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_5A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_5A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 46 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_5A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 182 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_5B 3.3-V LVCMOS R11 " "Pin X_5B uses I/O standard 3.3-V LVCMOS at R11" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_5B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_5B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 47 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_5B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 183 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_6A 3.3-V LVCMOS T2 " "Pin X_6A uses I/O standard 3.3-V LVCMOS at T2" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_6A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_6A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 48 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_6A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 184 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_6B 3.3-V LVCMOS R1 " "Pin X_6B uses I/O standard 3.3-V LVCMOS at R1" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_6B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_6B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 49 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_6B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 185 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_7A 3.3-V LVCMOS R10 " "Pin X_7A uses I/O standard 3.3-V LVCMOS at R10" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_7A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_7A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 50 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_7A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 186 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_7B 3.3-V LVCMOS T9 " "Pin X_7B uses I/O standard 3.3-V LVCMOS at T9" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_7B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_7B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 51 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_7B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 187 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_8A 3.3-V LVCMOS P1 " "Pin X_8A uses I/O standard 3.3-V LVCMOS at P1" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_8A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_8A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 52 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_8A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 188 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_8B 3.3-V LVCMOS P3 " "Pin X_8B uses I/O standard 3.3-V LVCMOS at P3" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_8B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_8B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 53 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_8B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 189 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_9A 3.3-V LVCMOS A10 " "Pin X_9A uses I/O standard 3.3-V LVCMOS at A10" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_9A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_9A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 54 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_9A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 190 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_9B 3.3-V LVCMOS B10 " "Pin X_9B uses I/O standard 3.3-V LVCMOS at B10" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_9B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_9B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 55 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_9B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 191 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_10A 3.3-V LVCMOS P16 " "Pin X_10A uses I/O standard 3.3-V LVCMOS at P16" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_10A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_10A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 56 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_10A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 192 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_10B 3.3-V LVCMOS P15 " "Pin X_10B uses I/O standard 3.3-V LVCMOS at P15" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_10B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_10B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 57 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_10B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 193 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_11A 3.3-V LVCMOS A11 " "Pin X_11A uses I/O standard 3.3-V LVCMOS at A11" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_11A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_11A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 58 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_11A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 194 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_11B 3.3-V LVCMOS B11 " "Pin X_11B uses I/O standard 3.3-V LVCMOS at B11" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_11B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_11B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 59 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_11B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 195 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_12A 3.3-V LVCMOS R16 " "Pin X_12A uses I/O standard 3.3-V LVCMOS at R16" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_12A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_12A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 60 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_12A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 196 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_12B 3.3-V LVCMOS T15 " "Pin X_12B uses I/O standard 3.3-V LVCMOS at T15" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_12B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_12B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 61 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_12B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 197 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_13A 3.3-V LVCMOS A12 " "Pin X_13A uses I/O standard 3.3-V LVCMOS at A12" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_13A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_13A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 62 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_13A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 198 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_13B 3.3-V LVCMOS B12 " "Pin X_13B uses I/O standard 3.3-V LVCMOS at B12" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_13B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_13B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 63 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_13B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 199 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_14A 3.3-V LVCMOS P14 " "Pin X_14A uses I/O standard 3.3-V LVCMOS at P14" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_14A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_14A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 64 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_14A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 200 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_14B 3.3-V LVCMOS T14 " "Pin X_14B uses I/O standard 3.3-V LVCMOS at T14" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_14B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_14B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 65 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_14B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 201 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_15A 3.3-V LVCMOS B13 " "Pin X_15A uses I/O standard 3.3-V LVCMOS at B13" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_15A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_15A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 66 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_15A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 202 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_15B 3.3-V LVCMOS A13 " "Pin X_15B uses I/O standard 3.3-V LVCMOS at A13" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_15B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_15B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 67 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_15B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 203 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_16A 3.3-V LVCMOS T13 " "Pin X_16A uses I/O standard 3.3-V LVCMOS at T13" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_16A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_16A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 68 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_16A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 204 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_16B 3.3-V LVCMOS R14 " "Pin X_16B uses I/O standard 3.3-V LVCMOS at R14" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_16B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_16B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 69 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_16B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 205 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_17A 3.3-V LVCMOS J1 " "Pin X_17A uses I/O standard 3.3-V LVCMOS at J1" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_17A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_17A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 70 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_17A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 206 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_17B 3.3-V LVCMOS J2 " "Pin X_17B uses I/O standard 3.3-V LVCMOS at J2" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_17B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_17B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 71 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_17B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 207 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_18A 3.3-V LVCMOS A6 " "Pin X_18A uses I/O standard 3.3-V LVCMOS at A6" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_18A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_18A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 72 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_18A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 208 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_18B 3.3-V LVCMOS F7 " "Pin X_18B uses I/O standard 3.3-V LVCMOS at F7" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_18B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_18B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 73 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_18B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 209 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_19A 3.3-V LVCMOS G2 " "Pin X_19A uses I/O standard 3.3-V LVCMOS at G2" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_19A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_19A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 74 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_19A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 210 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_19B 3.3-V LVCMOS G1 " "Pin X_19B uses I/O standard 3.3-V LVCMOS at G1" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_19B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_19B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 75 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_19B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 211 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_20A 3.3-V LVCMOS A7 " "Pin X_20A uses I/O standard 3.3-V LVCMOS at A7" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_20A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_20A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 76 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_20A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 212 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_20B 3.3-V LVCMOS B8 " "Pin X_20B uses I/O standard 3.3-V LVCMOS at B8" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_20B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_20B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 77 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_20B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 213 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_21A 3.3-V LVCMOS F2 " "Pin X_21A uses I/O standard 3.3-V LVCMOS at F2" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_21A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_21A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 78 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_21A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 214 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_21B 3.3-V LVCMOS F1 " "Pin X_21B uses I/O standard 3.3-V LVCMOS at F1" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_21B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_21B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 79 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_21B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 215 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_22A 3.3-V LVCMOS A8 " "Pin X_22A uses I/O standard 3.3-V LVCMOS at A8" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_22A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_22A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 80 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_22A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 216 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_22B 3.3-V LVCMOS B9 " "Pin X_22B uses I/O standard 3.3-V LVCMOS at B9" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_22B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_22B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 81 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_22B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 217 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_23A 3.3-V LVCMOS D3 " "Pin X_23A uses I/O standard 3.3-V LVCMOS at D3" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_23A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_23A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 82 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_23A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 218 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_23B 3.3-V LVCMOS D1 " "Pin X_23B uses I/O standard 3.3-V LVCMOS at D1" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_23B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_23B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 83 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_23B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 219 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_24A 3.3-V LVCMOS A9 " "Pin X_24A uses I/O standard 3.3-V LVCMOS at A9" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_24A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_24A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 84 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_24A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 220 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "X_24B 3.3-V LVCMOS B6 " "Pin X_24B uses I/O standard 3.3-V LVCMOS at B6" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { X_24B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X_24B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 85 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X_24B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 221 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_GPIO_I\[3\] 3.3-V LVCMOS L10 " "Pin F_GPIO_I\[3\] uses I/O standard 3.3-V LVCMOS at L10" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { F_GPIO_I[3] } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_GPIO_I\[3\]" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 97 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F_GPIO_I[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 150 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_GPIO_I\[8\] 3.3-V LVCMOS K9 " "Pin F_GPIO_I\[8\] uses I/O standard 3.3-V LVCMOS at K9" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { F_GPIO_I[8] } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_GPIO_I\[8\]" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 97 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F_GPIO_I[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 155 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_GPIO_I\[10\] 3.3-V LVCMOS L2 " "Pin F_GPIO_I\[10\] uses I/O standard 3.3-V LVCMOS at L2" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { F_GPIO_I[10] } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_GPIO_I\[10\]" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 97 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F_GPIO_I[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 157 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARM_FPGA_DATA 3.3-V LVCMOS N15 " "Pin ARM_FPGA_DATA uses I/O standard 3.3-V LVCMOS at N15" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { ARM_FPGA_DATA } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_FPGA_DATA" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 14 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_FPGA_DATA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 165 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nRST 3.3-V LVCMOS N14 " "Pin nRST uses I/O standard 3.3-V LVCMOS at N14" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { nRST } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nRST" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 9 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nRST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 161 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVCMOS M1 " "Pin clk uses I/O standard 3.3-V LVCMOS at M1" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 10 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 162 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_SW5 3.3-V LVCMOS D5 " "Pin F_SW5 uses I/O standard 3.3-V LVCMOS at D5" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { F_SW5 } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_SW5" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 23 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F_SW5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 171 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_GPIO_I\[9\] 3.3-V LVCMOS L1 " "Pin F_GPIO_I\[9\] uses I/O standard 3.3-V LVCMOS at L1" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { F_GPIO_I[9] } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_GPIO_I\[9\]" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 97 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F_GPIO_I[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 156 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_GPIO_I\[4\] 3.3-V LVCMOS K1 " "Pin F_GPIO_I\[4\] uses I/O standard 3.3-V LVCMOS at K1" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { F_GPIO_I[4] } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_GPIO_I\[4\]" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 97 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F_GPIO_I[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 151 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_GPIO_I\[5\] 3.3-V LVCMOS K2 " "Pin F_GPIO_I\[5\] uses I/O standard 3.3-V LVCMOS at K2" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { F_GPIO_I[5] } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_GPIO_I\[5\]" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 97 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F_GPIO_I[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 152 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_SW4 3.3-V LVCMOS D6 " "Pin F_SW4 uses I/O standard 3.3-V LVCMOS at D6" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { F_SW4 } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_SW4" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 22 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F_SW4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 170 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARM_FPGA_SYNC 3.3-V LVCMOS N16 " "Pin ARM_FPGA_SYNC uses I/O standard 3.3-V LVCMOS at N16" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { ARM_FPGA_SYNC } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_FPGA_SYNC" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 13 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_FPGA_SYNC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 164 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARM_FPGA_CLK 3.3-V LVCMOS N13 " "Pin ARM_FPGA_CLK uses I/O standard 3.3-V LVCMOS at N13" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { ARM_FPGA_CLK } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_FPGA_CLK" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 12 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_FPGA_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 163 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_GPIO_I\[2\] 3.3-V LVCMOS L9 " "Pin F_GPIO_I\[2\] uses I/O standard 3.3-V LVCMOS at L9" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { F_GPIO_I[2] } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_GPIO_I\[2\]" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 97 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F_GPIO_I[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 149 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_GPIO_I\[7\] 3.3-V LVCMOS N6 " "Pin F_GPIO_I\[7\] uses I/O standard 3.3-V LVCMOS at N6" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { F_GPIO_I[7] } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_GPIO_I\[7\]" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 97 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F_GPIO_I[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 154 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_GPIO_I\[1\] 3.3-V LVCMOS K10 " "Pin F_GPIO_I\[1\] uses I/O standard 3.3-V LVCMOS at K10" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { F_GPIO_I[1] } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_GPIO_I\[1\]" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 97 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F_GPIO_I[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 148 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_GPIO_I\[6\] 3.3-V LVCMOS N5 " "Pin F_GPIO_I\[6\] uses I/O standard 3.3-V LVCMOS at N5" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { F_GPIO_I[6] } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_GPIO_I\[6\]" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 97 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F_GPIO_I[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 153 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_SW0 3.3-V LVCMOS C9 " "Pin F_SW0 uses I/O standard 3.3-V LVCMOS at C9" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { F_SW0 } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_SW0" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 18 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F_SW0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 166 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_SW1 3.3-V LVCMOS D9 " "Pin F_SW1 uses I/O standard 3.3-V LVCMOS at D9" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { F_SW1 } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_SW1" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 19 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F_SW1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 167 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_SW2 3.3-V LVCMOS D8 " "Pin F_SW2 uses I/O standard 3.3-V LVCMOS at D8" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { F_SW2 } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_SW2" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 20 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F_SW2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 168 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_SW3 3.3-V LVCMOS C8 " "Pin F_SW3 uses I/O standard 3.3-V LVCMOS at C8" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { F_SW3 } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_SW3" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 21 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F_SW3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 169 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EN1_X_2B 3.3-V LVCMOS M11 " "Pin EN1_X_2B uses I/O standard 3.3-V LVCMOS at M11" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { EN1_X_2B } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EN1_X_2B" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 37 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EN1_X_2B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 173 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EN1_X_2A 3.3-V LVCMOS L11 " "Pin EN1_X_2A uses I/O standard 3.3-V LVCMOS at L11" {  } { { "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/install/altera/14.0/quartus/bin64/pin_planner.ppl" { EN1_X_2A } } } { "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/install/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EN1_X_2A" } } } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 36 0 0 } } { "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EN1_X_2A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/" { { 0 { 0 ""} 0 172 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1596186205513 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1596186205513 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.fit.smsg " "Generated suppressed messages file E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1596186205990 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5582 " "Peak virtual memory: 5582 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1596186207734 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 31 17:03:27 2020 " "Processing ended: Fri Jul 31 17:03:27 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1596186207734 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1596186207734 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1596186207734 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1596186207734 ""}
