sram_128x32.v,verilog,xil_defaultlib,../../../ip/sram_128x32/sim/sram_128x32.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
