# This script segment is generated automatically by AutoPilot

set id 147
set name mnist_mux_104_32_ibs
set corename simcore_mux
set op mux
set stage_num 1
set max_latency -1
set registered_input 1
set din0_width 32
set din0_signed 0
set din1_width 32
set din1_signed 0
set din2_width 32
set din2_signed 0
set din3_width 32
set din3_signed 0
set din4_width 32
set din4_signed 0
set din5_width 32
set din5_signed 0
set din6_width 32
set din6_signed 0
set din7_width 32
set din7_signed 0
set din8_width 32
set din8_signed 0
set din9_width 32
set din9_signed 0
set din10_width 4
set din10_signed 0
set dout_width 32
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mux] == "ap_gen_simcore_mux"} {
eval "ap_gen_simcore_mux { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    din0_width ${din0_width} \
    din0_signed ${din0_signed} \
    din1_width ${din1_width} \
    din1_signed ${din1_signed} \
    din2_width ${din2_width} \
    din2_signed ${din2_signed} \
    din3_width ${din3_width} \
    din3_signed ${din3_signed} \
    din4_width ${din4_width} \
    din4_signed ${din4_signed} \
    din5_width ${din5_width} \
    din5_signed ${din5_signed} \
    din6_width ${din6_width} \
    din6_signed ${din6_signed} \
    din7_width ${din7_width} \
    din7_signed ${din7_signed} \
    din8_width ${din8_width} \
    din8_signed ${din8_signed} \
    din9_width ${din9_width} \
    din9_signed ${din9_signed} \
    din10_width ${din10_width} \
    din10_signed ${din10_signed} \
    dout_width ${dout_width} \
}"
} else {
puts "@W \[IMPL-100\] Cannot find ap_gen_simcore_mux, check your AutoPilot builtin lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ${name}
}


set op mux
set corename MuxnS
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_pipemux] == "::AESL_LIB_VIRTEX::xil_gen_pipemux"} {
eval "::AESL_LIB_VIRTEX::xil_gen_pipemux { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    din0_width ${din0_width} \
    din0_signed ${din0_signed} \
    din1_width ${din1_width} \
    din1_signed ${din1_signed} \
    din2_width ${din2_width} \
    din2_signed ${din2_signed} \
    din3_width ${din3_width} \
    din3_signed ${din3_signed} \
    din4_width ${din4_width} \
    din4_signed ${din4_signed} \
    din5_width ${din5_width} \
    din5_signed ${din5_signed} \
    din6_width ${din6_width} \
    din6_signed ${din6_signed} \
    din7_width ${din7_width} \
    din7_signed ${din7_signed} \
    din8_width ${din8_width} \
    din8_signed ${din8_signed} \
    din9_width ${din9_width} \
    din9_signed ${din9_signed} \
    din10_width ${din10_width} \
    din10_signed ${din10_signed} \
    dout_width ${dout_width} \
}"
} else {
puts "@W \[IMPL-101\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_pipemux, check your platform lib"
}
}


# Memory (RAM/ROM)  definition:
set ID 149
set MemName linear_activationg8j
set CoreName ap_simcore_mem
set PortList { 1 }
set DataWd 80
set AddrRange 128
set AddrWd 7
set TrueReset 0
set IsROM 1
set ROMData { "00000010111110010000001111011000111101101110100000001000111100100000011111111101" "11111110111101101111101111101100000010111110111011111110110100011110001000000010" "11111010110000100000001100000001000010100000101011111110111111011110110011100000" "00000000000000100000010000000011111111110000000111101110111111111110001100000011" "11011010111011010001000000000000000111011110101011110110111111100000001011010000" "00000011000001111111001111111111111110100000010111111110111101000000001111111101" "00001111000000101110010100001111000000011110001011100000111111101111110000000111" "11110010111110000000100000000001111100100000100111010100111101010000111111101001" "00000011000001101111101000000010111110011111101100000100111110011111000000000100" "11110000000001000000011100000000111011100000101000000011111110000000100111100101" "00000010000000010000001111101011110111000000100011110111000001001110111111111100" "11011111111110101110010000010010000011011111111100001100111110000000001011100101" "11011010111101010001100011110010000011101101001011101001111110001101111100010000" "11110010000010011101110100001010000000111111111011100111000000111110001000001001" "11100001000000010000101100001010111111110000001100000010000001101111011111111000" "11110110110110111110011111101100000011000000001111111001111101111111010111110100" "00001000000001000000010111100110000001111101011100000100000010101110111000000010" "11111010111111101110100100000110000001001101110011110100111011010000100000001011" "11101100000001100000101100000100111100111111111011001101111011000000011011110001" "11111001110110111101010111100111000100101111101011100100000100001111011111110100" "11110100000001000000110111110100110110100001010111101110111110111111000011100010" "11001111111100110000000011110111000001011101000111111000000101110000101111111001" "11111000110110111111101111011010000010010001010000001101000000111110011100001011" "00000100000010011110111011011010110111101111000000001010000010111111100011110110" "00000101111110111111110000000110000001110000011111110001111111111100111011110111" "11101110000011001111010011110110000100110001010011000011110111010000100011111110" "11111101110100110000110100000110111100100000010011100011000011101111010111111100" "00001000000001110000001100001100000001001110100011111110111001010000010011110101" "00000111111010101110111000000111111111100000100011011010000100101110100011111101" "11011000110110101111110111111010111100100000000100010001000011111111011011101110" "11100000111001001100101011111110000100011110010011010101110010000001110111101010" "00010111000000001110010000010010111100101111010011011000111110011111101011110111" "00000000111100001111101000010001111000101111001000000001000001000000010100000011" "11101001111000100000111000001011110111111111111011110111111111011111100111101000" "00001010111110111111111011011001111000011111001000001000000010011111110100001000" "11111000111001101111110000001100111100010001101000000111110111010001111011100100" "11111011110001111110001011010010000010111011110000001101111110100000111000000010" "10110011110101110001001111111001110110101110000000001000000101000000000111100100" "00000011000010010000000011111101111111110000010011111111111110001110111011110000" "11011000000010101111111100000001111001011110111111100110000010110000001011111011" "00000100111011001111110011111010111101111110010111111010111011010000110011111110" "11011111111111011111101011111010000001011101010011111111000011100000111011011010" "11111101110111000000011111110110000001011110000100011001111010011111001111111011" "00000111111101111110111111111101111010111111000000001000000000111111000100001110" "00001010000010010000000100000010111100011111111111111100111001101110110000001000" "11111010000110000000011011111100111011010000001111101011000001110000111111011000" "11101001000000111111001000000000111101001110110111111010000000110000111011111011" "11100110000100010000001011101001000001101101100111111111000001101111001100001011" "11111011111011101111000000001001110110110000000000010101111101101111101100000001" "11011110111011001110100011110110111101110000110111101010111110010000111000001001" "00000110000010111110100011101110000000010000110011100011111101111110111011111101" "11111000000001110000001111101001000100011110010011110001000101001110000111101110" "11110010000011101110111111111100111100110000011000001000111111100000001111111011" "00001000111001010000010111001010000001110000101011111101111110001111101011000100" "11101010111100110001010011110100111100011101101000010010111111100000000100000010" "00001000111000100000110111010110110110011110101011101011000011010000110011111000" "11101111110101011111101100010000111110110000100011110010111100010001010000001110" "00000111000001100000001111111110111101001111000111111111111111111110010100000101" "00001101111001010000010111001111111001111110001100010011000000010000101011100011" "00010000111101000000011011110011000110001100100111111010111111001101100111111110" "00000010000010001111111011011111000100001111101000010010110111110000100011100101" "00000110000000101111101111010101111001100000101100000110111100001111010111110001" "11110111111111101111110011111000111100011111010011100001000011000000001111011011" "00010000111100010000001011100101110111110000000011101011000000000001000111011001" "00001010111110010000001011101001111001110000011011101001111110101110100000000000" "00000000110101101110110011100100111111110000110111100000111101100001101100001001" "11101001111111101111101111101001111000100001001100011010111010000000000011011010" "00010000111010001101111111110100111111000000000000001110000000001101000011100001" "00000110000000001110010000001111000001101111100100001000111000011111110000001101" "11111110111101011110110000001101000100011101001111011000111110100000101011001111" "00001100111111100000000111111011111110011110111100010010000000100000001000000111" "00001000111010101110000011110110000101110000101011110111110001010000001110111111" "11011111111111011111100011111111000000100000000100000111000000111111110000000011" "00001000111100101111100000001100000100011110001011110011111001000000100100001101" "11110010000011001101011100000011000000101101111000001000111111001111000111111011" "00000011111111010000000011101001000001101100011000001010000001001111001100001100" "00000110111111110000001011011100110111000000110011110010000011000000010111111010" "11011011110110110001110111110011111011100000010011101100111110011111111100001000" "00000111000001101111101011110100110111110000110000000010111101010000001000000101" "11111101000000111111001100001010111110001111111000001001111110010000010111110001" "11111110000001101111110011011100000001010000101100001101111111101111011100000100" "00000011000010101101001111111011000100001110101100000100111000011110010000000011" "11111010000011101101111011100101000001010000010000000001111110100000000011110111" "11101100111100111101101100000100111111101110000100001001000000101110010100001101" "11110101111101101101100000001010111101010000011111100011111110101101010000001000" "00010000111111111111010000010000111000111110110100000111111111011101110011110001" "00000100111110010000011011001101111101001111110111110010111110000000100000001000" "11011010000000000000011011111101111110101111001011111000000010010000010011011001" "11110110000010001111000100001110000011001111110100000011110100000000000011111111" "00000110111000110000111011100110000011110000110011110001111010111110000000000000" "00000011000001001111100000000111000000011111110100001010000001011111011111101110" "11110111000100001110000011101000000000001110010111111100000010111110000111101010" "11111111111101111111111100001000000101111101001011111101111101011101010111010011" "00010111111001011101110110110111000010101111100000010001111011011111000111001101" "00000010000011001110011111101111000010001111111100000111111100011101011011101010" "00000110111110010000001100011010110110001111101100001010111110100000100111110101" "00000101110101100000100011111001000100101110101011110011111111111110100011101001" "11101100111111000000110011111000111110001101101100000110111101111110000000010100" "11100100000000000000001000001001111110100000011111110111111001111100101100000111" "11111011000001001111111011111100111110101111101100000110111110101110111100001011" "11100100000000000000011011101111111110001100111111111110000100001110000000001011" "00001011000001111111000011011011110100110000010011111110000011010000011111011111" "00000011111101010000100111011111110110111110100000000011000010001110100000001110" "11111101000010100000000011011110000001000000100000000011111101010000100111100010" "00000110111111110000010011011001000000111111101100000001111100011101110100000010" "11011010111100001111110100000111111111010001010100000000111001110001000000000010" "11011011111001100001100111110010000010100000101100001011111010101110011000001111" "00000010111001110000011011010001111111110000101100000010000000001110011111000111" "11101101000001101111111000000100000000010000010000000110111111001111000011111111" "11110011000001111110000000000011000000101111101011111011000001101111111000000101" "11010100000000000000100011110111111010111101111000010001000010100000011111110110" "11110110000100111111101100000100000010010000011011100011000000001101011011111011" "00000010000011111111001000000000000100000000011011101111111100011100011111101101" "00001000111011000000110111110011000011100000000111011111110110111111110111100101" "00000101000001001110110111111110000001111101111111111101111101010000000000000100" "00000001111111101110011011111000111111111111100000000000000011111110001000001000" "11011010111100111111101011101001000010001101001111111100000101001111100011111101" "11100101000011001110111100000001000011101101010100000111111111100000001011101101" "11110010111001110001000011111100111011110010001111011001111110011110100100000111" "11010110111001101111001111111000111111010000001111010010000100010001010011100110" "11010111000000100000101011101111111110111111100111101101000100011111110111100000" "11111110000000101110001100000011111100010000011111110111111111011111011100001000" "11111011000010000000100100000000111010010000010111011110000000011101111100000011" "00000000000001100000000011110111111111110000001011100100111110101110110100000101" "00000111110110111111111000000111111011010000100011111110110111110000101000000001" "11001101111110111111011100000101000110010000000011011101000000100000000000000000" "11101011000001011111011111111011111110010001000100001110111010010000101111011010" "11110011000000101111000000001000000001001101110000001001111110101111110100000011" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 3.254
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM_nP
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 150
set MemName linear_activationhbi
set CoreName ap_simcore_mem
set PortList { 1 }
set DataWd 4
set AddrRange 10
set AddrWd 4
set TrueReset 0
set IsROM 1
set ROMData { "1101" "1111" "1101" "1101" "0010" "1111" "1101" "0000" "0100" "1110" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 3.254
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM_nP
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 151 \
    name data_in_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_in_V_V \
    op interface \
    ports { data_in_V_V_dout { I 32 vector } data_in_V_V_empty_n { I 1 bit } data_in_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 152 \
    name data_out_V_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_data_out_V_V \
    op interface \
    ports { data_out_V_V_din { O 32 vector } data_out_V_V_full_n { I 1 bit } data_out_V_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


