Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Jul 25 22:03:02 2024
| Host         : DESKTOP-TO72V87 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SPI_master_timing_summary_routed.rpt -pb SPI_master_timing_summary_routed.pb -rpx SPI_master_timing_summary_routed.rpx -warn_on_violation
| Design       : SPI_master
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    23          
TIMING-18  Warning           Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (23)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (33)
5. checking no_input_delay (6)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (23)
-------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: divider_instance/sclk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (33)
-------------------------------------------------
 There are 33 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.776        0.000                      0                   58        0.264        0.000                      0                   58        4.500        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.776        0.000                      0                   58        0.264        0.000                      0                   58        4.500        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.776ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.776ns  (required time - arrival time)
  Source:                 divider_instance/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_instance/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 1.515ns (42.928%)  route 2.014ns (57.072%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.627     5.148    divider_instance/clk
    SLICE_X3Y18          FDRE                                         r  divider_instance/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  divider_instance/counter_reg[3]/Q
                         net (fo=5, routed)           0.982     6.586    divider_instance/counter_reg[3]
    SLICE_X5Y20          LUT4 (Prop_lut4_I2_O)        0.124     6.710 r  divider_instance/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.710    divider_instance/counter0_carry_i_7_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.260 r  divider_instance/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.260    divider_instance/counter0_carry_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.374 r  divider_instance/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.374    divider_instance/counter0_carry__0_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.488 r  divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.488    divider_instance/counter0_carry__1_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.645 r  divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          1.033     8.677    divider_instance/clear
    SLICE_X3Y19          FDRE                                         r  divider_instance/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.508    14.849    divider_instance/clk
    SLICE_X3Y19          FDRE                                         r  divider_instance/counter_reg[4]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y19          FDRE (Setup_fdre_C_R)       -0.634    14.454    divider_instance/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.454    
                         arrival time                          -8.677    
  -------------------------------------------------------------------
                         slack                                  5.776    

Slack (MET) :             5.776ns  (required time - arrival time)
  Source:                 divider_instance/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_instance/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 1.515ns (42.928%)  route 2.014ns (57.072%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.627     5.148    divider_instance/clk
    SLICE_X3Y18          FDRE                                         r  divider_instance/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  divider_instance/counter_reg[3]/Q
                         net (fo=5, routed)           0.982     6.586    divider_instance/counter_reg[3]
    SLICE_X5Y20          LUT4 (Prop_lut4_I2_O)        0.124     6.710 r  divider_instance/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.710    divider_instance/counter0_carry_i_7_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.260 r  divider_instance/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.260    divider_instance/counter0_carry_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.374 r  divider_instance/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.374    divider_instance/counter0_carry__0_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.488 r  divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.488    divider_instance/counter0_carry__1_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.645 r  divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          1.033     8.677    divider_instance/clear
    SLICE_X3Y19          FDRE                                         r  divider_instance/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.508    14.849    divider_instance/clk
    SLICE_X3Y19          FDRE                                         r  divider_instance/counter_reg[5]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y19          FDRE (Setup_fdre_C_R)       -0.634    14.454    divider_instance/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.454    
                         arrival time                          -8.677    
  -------------------------------------------------------------------
                         slack                                  5.776    

Slack (MET) :             5.776ns  (required time - arrival time)
  Source:                 divider_instance/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_instance/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 1.515ns (42.928%)  route 2.014ns (57.072%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.627     5.148    divider_instance/clk
    SLICE_X3Y18          FDRE                                         r  divider_instance/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  divider_instance/counter_reg[3]/Q
                         net (fo=5, routed)           0.982     6.586    divider_instance/counter_reg[3]
    SLICE_X5Y20          LUT4 (Prop_lut4_I2_O)        0.124     6.710 r  divider_instance/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.710    divider_instance/counter0_carry_i_7_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.260 r  divider_instance/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.260    divider_instance/counter0_carry_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.374 r  divider_instance/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.374    divider_instance/counter0_carry__0_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.488 r  divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.488    divider_instance/counter0_carry__1_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.645 r  divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          1.033     8.677    divider_instance/clear
    SLICE_X3Y19          FDRE                                         r  divider_instance/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.508    14.849    divider_instance/clk
    SLICE_X3Y19          FDRE                                         r  divider_instance/counter_reg[6]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y19          FDRE (Setup_fdre_C_R)       -0.634    14.454    divider_instance/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.454    
                         arrival time                          -8.677    
  -------------------------------------------------------------------
                         slack                                  5.776    

Slack (MET) :             5.776ns  (required time - arrival time)
  Source:                 divider_instance/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_instance/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 1.515ns (42.928%)  route 2.014ns (57.072%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.627     5.148    divider_instance/clk
    SLICE_X3Y18          FDRE                                         r  divider_instance/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  divider_instance/counter_reg[3]/Q
                         net (fo=5, routed)           0.982     6.586    divider_instance/counter_reg[3]
    SLICE_X5Y20          LUT4 (Prop_lut4_I2_O)        0.124     6.710 r  divider_instance/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.710    divider_instance/counter0_carry_i_7_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.260 r  divider_instance/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.260    divider_instance/counter0_carry_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.374 r  divider_instance/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.374    divider_instance/counter0_carry__0_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.488 r  divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.488    divider_instance/counter0_carry__1_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.645 r  divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          1.033     8.677    divider_instance/clear
    SLICE_X3Y19          FDRE                                         r  divider_instance/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.508    14.849    divider_instance/clk
    SLICE_X3Y19          FDRE                                         r  divider_instance/counter_reg[7]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y19          FDRE (Setup_fdre_C_R)       -0.634    14.454    divider_instance/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.454    
                         arrival time                          -8.677    
  -------------------------------------------------------------------
                         slack                                  5.776    

Slack (MET) :             5.825ns  (required time - arrival time)
  Source:                 divider_instance/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_instance/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 1.515ns (43.532%)  route 1.965ns (56.468%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.627     5.148    divider_instance/clk
    SLICE_X3Y18          FDRE                                         r  divider_instance/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  divider_instance/counter_reg[3]/Q
                         net (fo=5, routed)           0.982     6.586    divider_instance/counter_reg[3]
    SLICE_X5Y20          LUT4 (Prop_lut4_I2_O)        0.124     6.710 r  divider_instance/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.710    divider_instance/counter0_carry_i_7_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.260 r  divider_instance/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.260    divider_instance/counter0_carry_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.374 r  divider_instance/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.374    divider_instance/counter0_carry__0_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.488 r  divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.488    divider_instance/counter0_carry__1_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.645 r  divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.984     8.628    divider_instance/clear
    SLICE_X3Y20          FDRE                                         r  divider_instance/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.508    14.849    divider_instance/clk
    SLICE_X3Y20          FDRE                                         r  divider_instance/counter_reg[10]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y20          FDRE (Setup_fdre_C_R)       -0.634    14.454    divider_instance/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.454    
                         arrival time                          -8.628    
  -------------------------------------------------------------------
                         slack                                  5.825    

Slack (MET) :             5.825ns  (required time - arrival time)
  Source:                 divider_instance/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_instance/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 1.515ns (43.532%)  route 1.965ns (56.468%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.627     5.148    divider_instance/clk
    SLICE_X3Y18          FDRE                                         r  divider_instance/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  divider_instance/counter_reg[3]/Q
                         net (fo=5, routed)           0.982     6.586    divider_instance/counter_reg[3]
    SLICE_X5Y20          LUT4 (Prop_lut4_I2_O)        0.124     6.710 r  divider_instance/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.710    divider_instance/counter0_carry_i_7_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.260 r  divider_instance/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.260    divider_instance/counter0_carry_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.374 r  divider_instance/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.374    divider_instance/counter0_carry__0_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.488 r  divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.488    divider_instance/counter0_carry__1_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.645 r  divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.984     8.628    divider_instance/clear
    SLICE_X3Y20          FDRE                                         r  divider_instance/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.508    14.849    divider_instance/clk
    SLICE_X3Y20          FDRE                                         r  divider_instance/counter_reg[11]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y20          FDRE (Setup_fdre_C_R)       -0.634    14.454    divider_instance/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.454    
                         arrival time                          -8.628    
  -------------------------------------------------------------------
                         slack                                  5.825    

Slack (MET) :             5.825ns  (required time - arrival time)
  Source:                 divider_instance/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_instance/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 1.515ns (43.532%)  route 1.965ns (56.468%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.627     5.148    divider_instance/clk
    SLICE_X3Y18          FDRE                                         r  divider_instance/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  divider_instance/counter_reg[3]/Q
                         net (fo=5, routed)           0.982     6.586    divider_instance/counter_reg[3]
    SLICE_X5Y20          LUT4 (Prop_lut4_I2_O)        0.124     6.710 r  divider_instance/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.710    divider_instance/counter0_carry_i_7_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.260 r  divider_instance/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.260    divider_instance/counter0_carry_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.374 r  divider_instance/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.374    divider_instance/counter0_carry__0_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.488 r  divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.488    divider_instance/counter0_carry__1_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.645 r  divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.984     8.628    divider_instance/clear
    SLICE_X3Y20          FDRE                                         r  divider_instance/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.508    14.849    divider_instance/clk
    SLICE_X3Y20          FDRE                                         r  divider_instance/counter_reg[8]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y20          FDRE (Setup_fdre_C_R)       -0.634    14.454    divider_instance/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.454    
                         arrival time                          -8.628    
  -------------------------------------------------------------------
                         slack                                  5.825    

Slack (MET) :             5.825ns  (required time - arrival time)
  Source:                 divider_instance/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_instance/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 1.515ns (43.532%)  route 1.965ns (56.468%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.627     5.148    divider_instance/clk
    SLICE_X3Y18          FDRE                                         r  divider_instance/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  divider_instance/counter_reg[3]/Q
                         net (fo=5, routed)           0.982     6.586    divider_instance/counter_reg[3]
    SLICE_X5Y20          LUT4 (Prop_lut4_I2_O)        0.124     6.710 r  divider_instance/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.710    divider_instance/counter0_carry_i_7_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.260 r  divider_instance/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.260    divider_instance/counter0_carry_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.374 r  divider_instance/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.374    divider_instance/counter0_carry__0_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.488 r  divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.488    divider_instance/counter0_carry__1_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.645 r  divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.984     8.628    divider_instance/clear
    SLICE_X3Y20          FDRE                                         r  divider_instance/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.508    14.849    divider_instance/clk
    SLICE_X3Y20          FDRE                                         r  divider_instance/counter_reg[9]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y20          FDRE (Setup_fdre_C_R)       -0.634    14.454    divider_instance/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.454    
                         arrival time                          -8.628    
  -------------------------------------------------------------------
                         slack                                  5.825    

Slack (MET) :             5.844ns  (required time - arrival time)
  Source:                 divider_instance/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_instance/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.461ns  (logic 1.515ns (43.775%)  route 1.946ns (56.225%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.627     5.148    divider_instance/clk
    SLICE_X3Y18          FDRE                                         r  divider_instance/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  divider_instance/counter_reg[3]/Q
                         net (fo=5, routed)           0.982     6.586    divider_instance/counter_reg[3]
    SLICE_X5Y20          LUT4 (Prop_lut4_I2_O)        0.124     6.710 r  divider_instance/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.710    divider_instance/counter0_carry_i_7_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.260 r  divider_instance/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.260    divider_instance/counter0_carry_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.374 r  divider_instance/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.374    divider_instance/counter0_carry__0_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.488 r  divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.488    divider_instance/counter0_carry__1_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.645 r  divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.964     8.609    divider_instance/clear
    SLICE_X3Y21          FDRE                                         r  divider_instance/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.507    14.848    divider_instance/clk
    SLICE_X3Y21          FDRE                                         r  divider_instance/counter_reg[12]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X3Y21          FDRE (Setup_fdre_C_R)       -0.634    14.453    divider_instance/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.453    
                         arrival time                          -8.609    
  -------------------------------------------------------------------
                         slack                                  5.844    

Slack (MET) :             5.844ns  (required time - arrival time)
  Source:                 divider_instance/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_instance/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.461ns  (logic 1.515ns (43.775%)  route 1.946ns (56.225%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.627     5.148    divider_instance/clk
    SLICE_X3Y18          FDRE                                         r  divider_instance/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  divider_instance/counter_reg[3]/Q
                         net (fo=5, routed)           0.982     6.586    divider_instance/counter_reg[3]
    SLICE_X5Y20          LUT4 (Prop_lut4_I2_O)        0.124     6.710 r  divider_instance/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.710    divider_instance/counter0_carry_i_7_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.260 r  divider_instance/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.260    divider_instance/counter0_carry_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.374 r  divider_instance/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.374    divider_instance/counter0_carry__0_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.488 r  divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.488    divider_instance/counter0_carry__1_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.645 r  divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.964     8.609    divider_instance/clear
    SLICE_X3Y21          FDRE                                         r  divider_instance/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.507    14.848    divider_instance/clk
    SLICE_X3Y21          FDRE                                         r  divider_instance/counter_reg[13]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X3Y21          FDRE (Setup_fdre_C_R)       -0.634    14.453    divider_instance/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.453    
                         arrival time                          -8.609    
  -------------------------------------------------------------------
                         slack                                  5.844    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 divider_instance/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_instance/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.585     1.468    divider_instance/clk
    SLICE_X3Y21          FDRE                                         r  divider_instance/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  divider_instance/counter_reg[15]/Q
                         net (fo=5, routed)           0.120     1.729    divider_instance/counter_reg[15]
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  divider_instance/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.837    divider_instance/counter_reg[12]_i_1_n_4
    SLICE_X3Y21          FDRE                                         r  divider_instance/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.854     1.981    divider_instance/clk
    SLICE_X3Y21          FDRE                                         r  divider_instance/counter_reg[15]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X3Y21          FDRE (Hold_fdre_C_D)         0.105     1.573    divider_instance/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 divider_instance/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_instance/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.585     1.468    divider_instance/clk
    SLICE_X3Y22          FDRE                                         r  divider_instance/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  divider_instance/counter_reg[19]/Q
                         net (fo=5, routed)           0.120     1.729    divider_instance/counter_reg[19]
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  divider_instance/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.837    divider_instance/counter_reg[16]_i_1_n_4
    SLICE_X3Y22          FDRE                                         r  divider_instance/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.853     1.980    divider_instance/clk
    SLICE_X3Y22          FDRE                                         r  divider_instance/counter_reg[19]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X3Y22          FDRE (Hold_fdre_C_D)         0.105     1.573    divider_instance/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 divider_instance/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_instance/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.587     1.470    divider_instance/clk
    SLICE_X3Y19          FDRE                                         r  divider_instance/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  divider_instance/counter_reg[7]/Q
                         net (fo=5, routed)           0.120     1.731    divider_instance/counter_reg[7]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  divider_instance/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.839    divider_instance/counter_reg[4]_i_1_n_4
    SLICE_X3Y19          FDRE                                         r  divider_instance/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.856     1.983    divider_instance/clk
    SLICE_X3Y19          FDRE                                         r  divider_instance/counter_reg[7]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X3Y19          FDRE (Hold_fdre_C_D)         0.105     1.575    divider_instance/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 divider_instance/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_instance/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.586     1.469    divider_instance/clk
    SLICE_X3Y20          FDRE                                         r  divider_instance/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  divider_instance/counter_reg[11]/Q
                         net (fo=4, routed)           0.120     1.730    divider_instance/counter_reg[11]
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  divider_instance/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.838    divider_instance/counter_reg[8]_i_1_n_4
    SLICE_X3Y20          FDRE                                         r  divider_instance/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.855     1.982    divider_instance/clk
    SLICE_X3Y20          FDRE                                         r  divider_instance/counter_reg[11]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X3Y20          FDRE (Hold_fdre_C_D)         0.105     1.574    divider_instance/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 divider_instance/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_instance/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.583     1.466    divider_instance/clk
    SLICE_X3Y23          FDRE                                         r  divider_instance/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  divider_instance/counter_reg[23]/Q
                         net (fo=5, routed)           0.120     1.727    divider_instance/counter_reg[23]
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  divider_instance/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    divider_instance/counter_reg[20]_i_1_n_4
    SLICE_X3Y23          FDRE                                         r  divider_instance/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.851     1.978    divider_instance/clk
    SLICE_X3Y23          FDRE                                         r  divider_instance/counter_reg[23]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X3Y23          FDRE (Hold_fdre_C_D)         0.105     1.571    divider_instance/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 divider_instance/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_instance/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.588     1.471    divider_instance/clk
    SLICE_X3Y18          FDRE                                         r  divider_instance/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  divider_instance/counter_reg[3]/Q
                         net (fo=5, routed)           0.120     1.732    divider_instance/counter_reg[3]
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  divider_instance/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.840    divider_instance/counter_reg[0]_i_1_n_4
    SLICE_X3Y18          FDRE                                         r  divider_instance/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.857     1.984    divider_instance/clk
    SLICE_X3Y18          FDRE                                         r  divider_instance/counter_reg[3]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X3Y18          FDRE (Hold_fdre_C_D)         0.105     1.576    divider_instance/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 divider_instance/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_instance/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.984%)  route 0.115ns (31.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.587     1.470    divider_instance/clk
    SLICE_X3Y19          FDRE                                         r  divider_instance/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  divider_instance/counter_reg[4]/Q
                         net (fo=4, routed)           0.115     1.726    divider_instance/counter_reg[4]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.841 r  divider_instance/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.841    divider_instance/counter_reg[4]_i_1_n_7
    SLICE_X3Y19          FDRE                                         r  divider_instance/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.856     1.983    divider_instance/clk
    SLICE_X3Y19          FDRE                                         r  divider_instance/counter_reg[4]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X3Y19          FDRE (Hold_fdre_C_D)         0.105     1.575    divider_instance/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 divider_instance/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_instance/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.585     1.468    divider_instance/clk
    SLICE_X3Y21          FDRE                                         r  divider_instance/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  divider_instance/counter_reg[12]/Q
                         net (fo=5, routed)           0.117     1.726    divider_instance/counter_reg[12]
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.841 r  divider_instance/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.841    divider_instance/counter_reg[12]_i_1_n_7
    SLICE_X3Y21          FDRE                                         r  divider_instance/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.854     1.981    divider_instance/clk
    SLICE_X3Y21          FDRE                                         r  divider_instance/counter_reg[12]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X3Y21          FDRE (Hold_fdre_C_D)         0.105     1.573    divider_instance/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 divider_instance/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_instance/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.585     1.468    divider_instance/clk
    SLICE_X3Y22          FDRE                                         r  divider_instance/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  divider_instance/counter_reg[16]/Q
                         net (fo=4, routed)           0.117     1.726    divider_instance/counter_reg[16]
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.841 r  divider_instance/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.841    divider_instance/counter_reg[16]_i_1_n_7
    SLICE_X3Y22          FDRE                                         r  divider_instance/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.853     1.980    divider_instance/clk
    SLICE_X3Y22          FDRE                                         r  divider_instance/counter_reg[16]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X3Y22          FDRE (Hold_fdre_C_D)         0.105     1.573    divider_instance/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 divider_instance/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_instance/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.583     1.466    divider_instance/clk
    SLICE_X3Y23          FDRE                                         r  divider_instance/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  divider_instance/counter_reg[20]/Q
                         net (fo=5, routed)           0.117     1.724    divider_instance/counter_reg[20]
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.839 r  divider_instance/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.839    divider_instance/counter_reg[20]_i_1_n_7
    SLICE_X3Y23          FDRE                                         r  divider_instance/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.851     1.978    divider_instance/clk
    SLICE_X3Y23          FDRE                                         r  divider_instance/counter_reg[20]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X3Y23          FDRE (Hold_fdre_C_D)         0.105     1.571    divider_instance/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y18    divider_instance/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y20    divider_instance/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y20    divider_instance/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y21    divider_instance/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y21    divider_instance/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y21    divider_instance/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y21    divider_instance/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y22    divider_instance/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y22    divider_instance/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y18    divider_instance/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y18    divider_instance/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y20    divider_instance/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y20    divider_instance/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y20    divider_instance/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y20    divider_instance/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y21    divider_instance/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y21    divider_instance/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y21    divider_instance/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y21    divider_instance/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y18    divider_instance/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y18    divider_instance/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y20    divider_instance/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y20    divider_instance/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y20    divider_instance/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y20    divider_instance/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y21    divider_instance/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y21    divider_instance/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y21    divider_instance/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y21    divider_instance/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ready_state
                            (input port)
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.638ns  (logic 5.081ns (47.770%)  route 5.556ns (52.230%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  ready_state (IN)
                         net (fo=0)                   0.000     0.000    ready_state
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  ready_state_IBUF_inst/O
                         net (fo=2, routed)           2.492     3.945    ready_state_IBUF
    SLICE_X28Y29         LUT1 (Prop_lut1_I0_O)        0.124     4.069 r  cs_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.064     7.134    cs_OBUF
    U3                   OBUF (Prop_obuf_I_O)         3.504    10.638 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000    10.638    cs
    U3                                                                r  cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_instance/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.202ns  (logic 3.981ns (55.278%)  route 3.221ns (44.722%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE                         0.000     0.000 r  shift_reg_instance/data_out_reg[7]/C
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  shift_reg_instance/data_out_reg[7]/Q
                         net (fo=1, routed)           3.221     3.677    master_data_out_OBUF[7]
    W3                   OBUF (Prop_obuf_I_O)         3.525     7.202 r  mosi_OBUF_inst/O
                         net (fo=0)                   0.000     7.202    mosi
    W3                                                                r  mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_instance/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master_data_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.525ns  (logic 3.962ns (60.719%)  route 2.563ns (39.281%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE                         0.000     0.000 r  shift_reg_instance/data_out_reg[6]/C
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  shift_reg_instance/data_out_reg[6]/Q
                         net (fo=1, routed)           2.563     3.019    master_data_out_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506     6.525 r  master_data_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.525    master_data_out[6]
    U14                                                               r  master_data_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_instance/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master_data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.479ns  (logic 3.961ns (61.136%)  route 2.518ns (38.864%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE                         0.000     0.000 r  shift_reg_instance/data_out_reg[0]/C
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  shift_reg_instance/data_out_reg[0]/Q
                         net (fo=1, routed)           2.518     2.974    master_data_out_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     6.479 r  master_data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.479    master_data_out[0]
    U16                                                               r  master_data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_instance/data_out_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            master_data_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.479ns  (logic 3.957ns (61.073%)  route 2.522ns (38.927%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE                         0.000     0.000 r  shift_reg_instance/data_out_reg[7]_lopt_replica/C
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  shift_reg_instance/data_out_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.522     2.978    lopt
    V14                  OBUF (Prop_obuf_I_O)         3.501     6.479 r  master_data_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.479    master_data_out[7]
    V14                                                               r  master_data_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_instance/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master_data_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.477ns  (logic 3.970ns (61.298%)  route 2.507ns (38.702%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE                         0.000     0.000 r  shift_reg_instance/data_out_reg[5]/C
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  shift_reg_instance/data_out_reg[5]/Q
                         net (fo=1, routed)           2.507     2.963    master_data_out_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514     6.477 r  master_data_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.477    master_data_out[5]
    U15                                                               r  master_data_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_instance/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master_data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.109ns  (logic 3.986ns (65.242%)  route 2.123ns (34.758%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE                         0.000     0.000 r  shift_reg_instance/data_out_reg[1]/C
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  shift_reg_instance/data_out_reg[1]/Q
                         net (fo=1, routed)           2.123     2.579    master_data_out_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     6.109 r  master_data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.109    master_data_out[1]
    E19                                                               r  master_data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_instance/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master_data_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 3.965ns (67.333%)  route 1.923ns (32.667%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE                         0.000     0.000 r  shift_reg_instance/data_out_reg[4]/C
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  shift_reg_instance/data_out_reg[4]/Q
                         net (fo=1, routed)           1.923     2.379    master_data_out_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509     5.888 r  master_data_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.888    master_data_out[4]
    W18                                                               r  master_data_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_instance/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master_data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.731ns  (logic 3.965ns (69.180%)  route 1.766ns (30.820%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE                         0.000     0.000 r  shift_reg_instance/data_out_reg[3]/C
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  shift_reg_instance/data_out_reg[3]/Q
                         net (fo=1, routed)           1.766     2.222    master_data_out_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509     5.731 r  master_data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.731    master_data_out[3]
    V19                                                               r  master_data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_instance/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master_data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.707ns  (logic 3.957ns (69.331%)  route 1.750ns (30.669%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE                         0.000     0.000 r  shift_reg_instance/data_out_reg[2]/C
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  shift_reg_instance/data_out_reg[2]/Q
                         net (fo=1, routed)           1.750     2.206    master_data_out_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     5.707 r  master_data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.707    master_data_out[2]
    U19                                                               r  master_data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 shift_reg_instance/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shift_reg_instance/data_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE                         0.000     0.000 r  shift_reg_instance/shift_reg_reg[0]/C
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shift_reg_instance/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.122     0.263    shift_reg_instance/shift_reg[0]
    SLICE_X1Y25          FDRE                                         r  shift_reg_instance/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_instance/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shift_reg_instance/data_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.199%)  route 0.129ns (47.801%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE                         0.000     0.000 r  shift_reg_instance/shift_reg_reg[2]/C
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shift_reg_instance/shift_reg_reg[2]/Q
                         net (fo=2, routed)           0.129     0.270    shift_reg_instance/shift_reg[2]
    SLICE_X1Y25          FDRE                                         r  shift_reg_instance/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_instance/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shift_reg_instance/data_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.141ns (47.309%)  route 0.157ns (52.691%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE                         0.000     0.000 r  shift_reg_instance/shift_reg_reg[5]/C
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shift_reg_instance/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.157     0.298    shift_reg_instance/shift_reg[5]
    SLICE_X0Y25          FDRE                                         r  shift_reg_instance/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_master_instance/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fsm_master_instance/FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.227ns (74.934%)  route 0.076ns (25.066%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE                         0.000     0.000 r  fsm_master_instance/FSM_sequential_state_reg[0]/C
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  fsm_master_instance/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.076     0.204    fsm_master_instance/Q[0]
    SLICE_X0Y28          LUT2 (Prop_lut2_I0_O)        0.099     0.303 r  fsm_master_instance/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.303    fsm_master_instance/next_state[1]
    SLICE_X0Y28          FDCE                                         r  fsm_master_instance/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_instance/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shift_reg_instance/data_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.141ns (46.388%)  route 0.163ns (53.612%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE                         0.000     0.000 r  shift_reg_instance/shift_reg_reg[3]/C
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shift_reg_instance/shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.163     0.304    shift_reg_instance/shift_reg[3]
    SLICE_X0Y25          FDRE                                         r  shift_reg_instance/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_master_instance/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_instance/bit_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE                         0.000     0.000 r  fsm_master_instance/FSM_sequential_state_reg[1]/C
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fsm_master_instance/FSM_sequential_state_reg[1]/Q
                         net (fo=7, routed)           0.120     0.261    cnt_instance/Q[1]
    SLICE_X1Y28          LUT3 (Prop_lut3_I1_O)        0.045     0.306 r  cnt_instance/bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.306    cnt_instance/bit_cnt[0]_i_1_n_0
    SLICE_X1Y28          FDRE                                         r  cnt_instance/bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_master_instance/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_instance/bit_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.189ns (61.161%)  route 0.120ns (38.839%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE                         0.000     0.000 r  fsm_master_instance/FSM_sequential_state_reg[1]/C
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fsm_master_instance/FSM_sequential_state_reg[1]/Q
                         net (fo=7, routed)           0.120     0.261    cnt_instance/Q[1]
    SLICE_X1Y28          LUT4 (Prop_lut4_I1_O)        0.048     0.309 r  cnt_instance/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.309    cnt_instance/bit_cnt[1]_i_1_n_0
    SLICE_X1Y28          FDRE                                         r  cnt_instance/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_instance/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shift_reg_instance/shift_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.715%)  route 0.182ns (56.285%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE                         0.000     0.000 r  shift_reg_instance/shift_reg_reg[6]/C
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shift_reg_instance/shift_reg_reg[6]/Q
                         net (fo=2, routed)           0.182     0.323    shift_reg_instance/shift_reg[6]
    SLICE_X1Y27          FDRE                                         r  shift_reg_instance/shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_instance/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shift_reg_instance/data_out_reg[7]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.659%)  route 0.182ns (56.341%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE                         0.000     0.000 r  shift_reg_instance/shift_reg_reg[7]/C
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shift_reg_instance/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.182     0.323    shift_reg_instance/shift_reg[7]
    SLICE_X0Y25          FDRE                                         r  shift_reg_instance/data_out_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_instance/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shift_reg_instance/shift_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.598%)  route 0.182ns (56.402%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE                         0.000     0.000 r  shift_reg_instance/shift_reg_reg[0]/C
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shift_reg_instance/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.182     0.323    shift_reg_instance/shift_reg[0]
    SLICE_X1Y26          FDRE                                         r  shift_reg_instance/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divider_instance/sclk_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.504ns  (logic 3.964ns (52.829%)  route 3.540ns (47.171%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.623     5.144    divider_instance/clk
    SLICE_X5Y30          FDRE                                         r  divider_instance/sclk_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  divider_instance/sclk_reg_lopt_replica/Q
                         net (fo=1, routed)           3.540     9.140    lopt_2
    V3                   OBUF (Prop_obuf_I_O)         3.508    12.648 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000    12.648    sclk
    V3                                                                r  sclk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divider_instance/sclk_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.661ns  (logic 1.350ns (50.745%)  route 1.311ns (49.255%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.585     1.468    divider_instance/clk
    SLICE_X5Y30          FDRE                                         r  divider_instance/sclk_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  divider_instance/sclk_reg_lopt_replica/Q
                         net (fo=1, routed)           1.311     2.920    lopt_2
    V3                   OBUF (Prop_obuf_I_O)         1.209     4.129 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000     4.129    sclk
    V3                                                                r  sclk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 select[0]
                            (input port)
  Destination:            divider_instance/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.765ns  (logic 7.719ns (48.961%)  route 8.046ns (51.039%))
  Logic Levels:           14  (CARRY4=11 IBUF=1 LUT3=2)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  select[0] (IN)
                         net (fo=0)                   0.000     0.000    select[0]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  select_IBUF[0]_inst/O
                         net (fo=39, routed)          4.022     5.475    divider_instance/select_IBUF[0]
    SLICE_X4Y24          LUT3 (Prop_lut3_I1_O)        0.124     5.599 r  divider_instance/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     5.599    divider_instance/counter1_carry_i_3_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.149 r  divider_instance/counter1_carry/CO[3]
                         net (fo=1, routed)           0.009     6.158    divider_instance/counter1_carry_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.315 r  divider_instance/counter1_carry__0/CO[1]
                         net (fo=3, routed)           0.581     6.895    divider_instance/counter1_carry__0_n_2
    SLICE_X6Y20          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     7.695 r  divider_instance/counter0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.695    divider_instance/counter0_carry_i_9_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.949 r  divider_instance/counter0_carry__0_i_10/CO[0]
                         net (fo=7, routed)           0.398     8.347    divider_instance/counter0_carry__0_i_10_n_3
    SLICE_X7Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     9.170 r  divider_instance/counter0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.170    divider_instance/counter0_carry__0_i_9_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.327 r  divider_instance/counter0_carry__1_i_12/CO[1]
                         net (fo=3, routed)           0.352     9.679    divider_instance/counter0_carry__1_i_12_n_2
    SLICE_X6Y22          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.813    10.492 r  divider_instance/counter0_carry__1_i_11/CO[2]
                         net (fo=3, routed)           0.351    10.843    divider_instance/counter0_carry__1_i_11_n_1
    SLICE_X6Y23          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.781    11.624 r  divider_instance/counter0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.624    divider_instance/counter0_carry__1_i_9_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.853 r  divider_instance/counter0_carry__1_i_10/CO[2]
                         net (fo=3, routed)           0.490    12.343    divider_instance/counter0_carry__1_i_10_n_1
    SLICE_X5Y24          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.784    13.127 r  divider_instance/counter0_carry__2_i_5/O[1]
                         net (fo=2, routed)           0.812    13.939    divider_instance/counter1[26]
    SLICE_X5Y23          LUT3 (Prop_lut3_I1_O)        0.303    14.242 r  divider_instance/counter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    14.242    divider_instance/counter0_carry__2_i_3_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    14.733 r  divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          1.033    15.765    divider_instance/clear
    SLICE_X3Y19          FDRE                                         r  divider_instance/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.508     4.849    divider_instance/clk
    SLICE_X3Y19          FDRE                                         r  divider_instance/counter_reg[4]/C

Slack:                    inf
  Source:                 select[0]
                            (input port)
  Destination:            divider_instance/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.765ns  (logic 7.719ns (48.961%)  route 8.046ns (51.039%))
  Logic Levels:           14  (CARRY4=11 IBUF=1 LUT3=2)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  select[0] (IN)
                         net (fo=0)                   0.000     0.000    select[0]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  select_IBUF[0]_inst/O
                         net (fo=39, routed)          4.022     5.475    divider_instance/select_IBUF[0]
    SLICE_X4Y24          LUT3 (Prop_lut3_I1_O)        0.124     5.599 r  divider_instance/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     5.599    divider_instance/counter1_carry_i_3_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.149 r  divider_instance/counter1_carry/CO[3]
                         net (fo=1, routed)           0.009     6.158    divider_instance/counter1_carry_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.315 r  divider_instance/counter1_carry__0/CO[1]
                         net (fo=3, routed)           0.581     6.895    divider_instance/counter1_carry__0_n_2
    SLICE_X6Y20          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     7.695 r  divider_instance/counter0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.695    divider_instance/counter0_carry_i_9_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.949 r  divider_instance/counter0_carry__0_i_10/CO[0]
                         net (fo=7, routed)           0.398     8.347    divider_instance/counter0_carry__0_i_10_n_3
    SLICE_X7Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     9.170 r  divider_instance/counter0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.170    divider_instance/counter0_carry__0_i_9_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.327 r  divider_instance/counter0_carry__1_i_12/CO[1]
                         net (fo=3, routed)           0.352     9.679    divider_instance/counter0_carry__1_i_12_n_2
    SLICE_X6Y22          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.813    10.492 r  divider_instance/counter0_carry__1_i_11/CO[2]
                         net (fo=3, routed)           0.351    10.843    divider_instance/counter0_carry__1_i_11_n_1
    SLICE_X6Y23          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.781    11.624 r  divider_instance/counter0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.624    divider_instance/counter0_carry__1_i_9_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.853 r  divider_instance/counter0_carry__1_i_10/CO[2]
                         net (fo=3, routed)           0.490    12.343    divider_instance/counter0_carry__1_i_10_n_1
    SLICE_X5Y24          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.784    13.127 r  divider_instance/counter0_carry__2_i_5/O[1]
                         net (fo=2, routed)           0.812    13.939    divider_instance/counter1[26]
    SLICE_X5Y23          LUT3 (Prop_lut3_I1_O)        0.303    14.242 r  divider_instance/counter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    14.242    divider_instance/counter0_carry__2_i_3_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    14.733 r  divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          1.033    15.765    divider_instance/clear
    SLICE_X3Y19          FDRE                                         r  divider_instance/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.508     4.849    divider_instance/clk
    SLICE_X3Y19          FDRE                                         r  divider_instance/counter_reg[5]/C

Slack:                    inf
  Source:                 select[0]
                            (input port)
  Destination:            divider_instance/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.765ns  (logic 7.719ns (48.961%)  route 8.046ns (51.039%))
  Logic Levels:           14  (CARRY4=11 IBUF=1 LUT3=2)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  select[0] (IN)
                         net (fo=0)                   0.000     0.000    select[0]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  select_IBUF[0]_inst/O
                         net (fo=39, routed)          4.022     5.475    divider_instance/select_IBUF[0]
    SLICE_X4Y24          LUT3 (Prop_lut3_I1_O)        0.124     5.599 r  divider_instance/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     5.599    divider_instance/counter1_carry_i_3_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.149 r  divider_instance/counter1_carry/CO[3]
                         net (fo=1, routed)           0.009     6.158    divider_instance/counter1_carry_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.315 r  divider_instance/counter1_carry__0/CO[1]
                         net (fo=3, routed)           0.581     6.895    divider_instance/counter1_carry__0_n_2
    SLICE_X6Y20          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     7.695 r  divider_instance/counter0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.695    divider_instance/counter0_carry_i_9_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.949 r  divider_instance/counter0_carry__0_i_10/CO[0]
                         net (fo=7, routed)           0.398     8.347    divider_instance/counter0_carry__0_i_10_n_3
    SLICE_X7Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     9.170 r  divider_instance/counter0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.170    divider_instance/counter0_carry__0_i_9_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.327 r  divider_instance/counter0_carry__1_i_12/CO[1]
                         net (fo=3, routed)           0.352     9.679    divider_instance/counter0_carry__1_i_12_n_2
    SLICE_X6Y22          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.813    10.492 r  divider_instance/counter0_carry__1_i_11/CO[2]
                         net (fo=3, routed)           0.351    10.843    divider_instance/counter0_carry__1_i_11_n_1
    SLICE_X6Y23          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.781    11.624 r  divider_instance/counter0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.624    divider_instance/counter0_carry__1_i_9_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.853 r  divider_instance/counter0_carry__1_i_10/CO[2]
                         net (fo=3, routed)           0.490    12.343    divider_instance/counter0_carry__1_i_10_n_1
    SLICE_X5Y24          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.784    13.127 r  divider_instance/counter0_carry__2_i_5/O[1]
                         net (fo=2, routed)           0.812    13.939    divider_instance/counter1[26]
    SLICE_X5Y23          LUT3 (Prop_lut3_I1_O)        0.303    14.242 r  divider_instance/counter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    14.242    divider_instance/counter0_carry__2_i_3_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    14.733 r  divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          1.033    15.765    divider_instance/clear
    SLICE_X3Y19          FDRE                                         r  divider_instance/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.508     4.849    divider_instance/clk
    SLICE_X3Y19          FDRE                                         r  divider_instance/counter_reg[6]/C

Slack:                    inf
  Source:                 select[0]
                            (input port)
  Destination:            divider_instance/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.765ns  (logic 7.719ns (48.961%)  route 8.046ns (51.039%))
  Logic Levels:           14  (CARRY4=11 IBUF=1 LUT3=2)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  select[0] (IN)
                         net (fo=0)                   0.000     0.000    select[0]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  select_IBUF[0]_inst/O
                         net (fo=39, routed)          4.022     5.475    divider_instance/select_IBUF[0]
    SLICE_X4Y24          LUT3 (Prop_lut3_I1_O)        0.124     5.599 r  divider_instance/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     5.599    divider_instance/counter1_carry_i_3_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.149 r  divider_instance/counter1_carry/CO[3]
                         net (fo=1, routed)           0.009     6.158    divider_instance/counter1_carry_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.315 r  divider_instance/counter1_carry__0/CO[1]
                         net (fo=3, routed)           0.581     6.895    divider_instance/counter1_carry__0_n_2
    SLICE_X6Y20          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     7.695 r  divider_instance/counter0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.695    divider_instance/counter0_carry_i_9_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.949 r  divider_instance/counter0_carry__0_i_10/CO[0]
                         net (fo=7, routed)           0.398     8.347    divider_instance/counter0_carry__0_i_10_n_3
    SLICE_X7Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     9.170 r  divider_instance/counter0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.170    divider_instance/counter0_carry__0_i_9_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.327 r  divider_instance/counter0_carry__1_i_12/CO[1]
                         net (fo=3, routed)           0.352     9.679    divider_instance/counter0_carry__1_i_12_n_2
    SLICE_X6Y22          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.813    10.492 r  divider_instance/counter0_carry__1_i_11/CO[2]
                         net (fo=3, routed)           0.351    10.843    divider_instance/counter0_carry__1_i_11_n_1
    SLICE_X6Y23          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.781    11.624 r  divider_instance/counter0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.624    divider_instance/counter0_carry__1_i_9_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.853 r  divider_instance/counter0_carry__1_i_10/CO[2]
                         net (fo=3, routed)           0.490    12.343    divider_instance/counter0_carry__1_i_10_n_1
    SLICE_X5Y24          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.784    13.127 r  divider_instance/counter0_carry__2_i_5/O[1]
                         net (fo=2, routed)           0.812    13.939    divider_instance/counter1[26]
    SLICE_X5Y23          LUT3 (Prop_lut3_I1_O)        0.303    14.242 r  divider_instance/counter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    14.242    divider_instance/counter0_carry__2_i_3_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    14.733 r  divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          1.033    15.765    divider_instance/clear
    SLICE_X3Y19          FDRE                                         r  divider_instance/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.508     4.849    divider_instance/clk
    SLICE_X3Y19          FDRE                                         r  divider_instance/counter_reg[7]/C

Slack:                    inf
  Source:                 select[0]
                            (input port)
  Destination:            divider_instance/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.716ns  (logic 7.719ns (49.114%)  route 7.997ns (50.886%))
  Logic Levels:           14  (CARRY4=11 IBUF=1 LUT3=2)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  select[0] (IN)
                         net (fo=0)                   0.000     0.000    select[0]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  select_IBUF[0]_inst/O
                         net (fo=39, routed)          4.022     5.475    divider_instance/select_IBUF[0]
    SLICE_X4Y24          LUT3 (Prop_lut3_I1_O)        0.124     5.599 r  divider_instance/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     5.599    divider_instance/counter1_carry_i_3_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.149 r  divider_instance/counter1_carry/CO[3]
                         net (fo=1, routed)           0.009     6.158    divider_instance/counter1_carry_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.315 r  divider_instance/counter1_carry__0/CO[1]
                         net (fo=3, routed)           0.581     6.895    divider_instance/counter1_carry__0_n_2
    SLICE_X6Y20          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     7.695 r  divider_instance/counter0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.695    divider_instance/counter0_carry_i_9_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.949 r  divider_instance/counter0_carry__0_i_10/CO[0]
                         net (fo=7, routed)           0.398     8.347    divider_instance/counter0_carry__0_i_10_n_3
    SLICE_X7Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     9.170 r  divider_instance/counter0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.170    divider_instance/counter0_carry__0_i_9_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.327 r  divider_instance/counter0_carry__1_i_12/CO[1]
                         net (fo=3, routed)           0.352     9.679    divider_instance/counter0_carry__1_i_12_n_2
    SLICE_X6Y22          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.813    10.492 r  divider_instance/counter0_carry__1_i_11/CO[2]
                         net (fo=3, routed)           0.351    10.843    divider_instance/counter0_carry__1_i_11_n_1
    SLICE_X6Y23          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.781    11.624 r  divider_instance/counter0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.624    divider_instance/counter0_carry__1_i_9_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.853 r  divider_instance/counter0_carry__1_i_10/CO[2]
                         net (fo=3, routed)           0.490    12.343    divider_instance/counter0_carry__1_i_10_n_1
    SLICE_X5Y24          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.784    13.127 r  divider_instance/counter0_carry__2_i_5/O[1]
                         net (fo=2, routed)           0.812    13.939    divider_instance/counter1[26]
    SLICE_X5Y23          LUT3 (Prop_lut3_I1_O)        0.303    14.242 r  divider_instance/counter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    14.242    divider_instance/counter0_carry__2_i_3_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    14.733 r  divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.984    15.716    divider_instance/clear
    SLICE_X3Y20          FDRE                                         r  divider_instance/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.508     4.849    divider_instance/clk
    SLICE_X3Y20          FDRE                                         r  divider_instance/counter_reg[10]/C

Slack:                    inf
  Source:                 select[0]
                            (input port)
  Destination:            divider_instance/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.716ns  (logic 7.719ns (49.114%)  route 7.997ns (50.886%))
  Logic Levels:           14  (CARRY4=11 IBUF=1 LUT3=2)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  select[0] (IN)
                         net (fo=0)                   0.000     0.000    select[0]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  select_IBUF[0]_inst/O
                         net (fo=39, routed)          4.022     5.475    divider_instance/select_IBUF[0]
    SLICE_X4Y24          LUT3 (Prop_lut3_I1_O)        0.124     5.599 r  divider_instance/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     5.599    divider_instance/counter1_carry_i_3_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.149 r  divider_instance/counter1_carry/CO[3]
                         net (fo=1, routed)           0.009     6.158    divider_instance/counter1_carry_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.315 r  divider_instance/counter1_carry__0/CO[1]
                         net (fo=3, routed)           0.581     6.895    divider_instance/counter1_carry__0_n_2
    SLICE_X6Y20          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     7.695 r  divider_instance/counter0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.695    divider_instance/counter0_carry_i_9_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.949 r  divider_instance/counter0_carry__0_i_10/CO[0]
                         net (fo=7, routed)           0.398     8.347    divider_instance/counter0_carry__0_i_10_n_3
    SLICE_X7Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     9.170 r  divider_instance/counter0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.170    divider_instance/counter0_carry__0_i_9_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.327 r  divider_instance/counter0_carry__1_i_12/CO[1]
                         net (fo=3, routed)           0.352     9.679    divider_instance/counter0_carry__1_i_12_n_2
    SLICE_X6Y22          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.813    10.492 r  divider_instance/counter0_carry__1_i_11/CO[2]
                         net (fo=3, routed)           0.351    10.843    divider_instance/counter0_carry__1_i_11_n_1
    SLICE_X6Y23          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.781    11.624 r  divider_instance/counter0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.624    divider_instance/counter0_carry__1_i_9_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.853 r  divider_instance/counter0_carry__1_i_10/CO[2]
                         net (fo=3, routed)           0.490    12.343    divider_instance/counter0_carry__1_i_10_n_1
    SLICE_X5Y24          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.784    13.127 r  divider_instance/counter0_carry__2_i_5/O[1]
                         net (fo=2, routed)           0.812    13.939    divider_instance/counter1[26]
    SLICE_X5Y23          LUT3 (Prop_lut3_I1_O)        0.303    14.242 r  divider_instance/counter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    14.242    divider_instance/counter0_carry__2_i_3_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    14.733 r  divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.984    15.716    divider_instance/clear
    SLICE_X3Y20          FDRE                                         r  divider_instance/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.508     4.849    divider_instance/clk
    SLICE_X3Y20          FDRE                                         r  divider_instance/counter_reg[11]/C

Slack:                    inf
  Source:                 select[0]
                            (input port)
  Destination:            divider_instance/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.716ns  (logic 7.719ns (49.114%)  route 7.997ns (50.886%))
  Logic Levels:           14  (CARRY4=11 IBUF=1 LUT3=2)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  select[0] (IN)
                         net (fo=0)                   0.000     0.000    select[0]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  select_IBUF[0]_inst/O
                         net (fo=39, routed)          4.022     5.475    divider_instance/select_IBUF[0]
    SLICE_X4Y24          LUT3 (Prop_lut3_I1_O)        0.124     5.599 r  divider_instance/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     5.599    divider_instance/counter1_carry_i_3_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.149 r  divider_instance/counter1_carry/CO[3]
                         net (fo=1, routed)           0.009     6.158    divider_instance/counter1_carry_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.315 r  divider_instance/counter1_carry__0/CO[1]
                         net (fo=3, routed)           0.581     6.895    divider_instance/counter1_carry__0_n_2
    SLICE_X6Y20          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     7.695 r  divider_instance/counter0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.695    divider_instance/counter0_carry_i_9_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.949 r  divider_instance/counter0_carry__0_i_10/CO[0]
                         net (fo=7, routed)           0.398     8.347    divider_instance/counter0_carry__0_i_10_n_3
    SLICE_X7Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     9.170 r  divider_instance/counter0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.170    divider_instance/counter0_carry__0_i_9_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.327 r  divider_instance/counter0_carry__1_i_12/CO[1]
                         net (fo=3, routed)           0.352     9.679    divider_instance/counter0_carry__1_i_12_n_2
    SLICE_X6Y22          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.813    10.492 r  divider_instance/counter0_carry__1_i_11/CO[2]
                         net (fo=3, routed)           0.351    10.843    divider_instance/counter0_carry__1_i_11_n_1
    SLICE_X6Y23          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.781    11.624 r  divider_instance/counter0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.624    divider_instance/counter0_carry__1_i_9_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.853 r  divider_instance/counter0_carry__1_i_10/CO[2]
                         net (fo=3, routed)           0.490    12.343    divider_instance/counter0_carry__1_i_10_n_1
    SLICE_X5Y24          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.784    13.127 r  divider_instance/counter0_carry__2_i_5/O[1]
                         net (fo=2, routed)           0.812    13.939    divider_instance/counter1[26]
    SLICE_X5Y23          LUT3 (Prop_lut3_I1_O)        0.303    14.242 r  divider_instance/counter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    14.242    divider_instance/counter0_carry__2_i_3_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    14.733 r  divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.984    15.716    divider_instance/clear
    SLICE_X3Y20          FDRE                                         r  divider_instance/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.508     4.849    divider_instance/clk
    SLICE_X3Y20          FDRE                                         r  divider_instance/counter_reg[8]/C

Slack:                    inf
  Source:                 select[0]
                            (input port)
  Destination:            divider_instance/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.716ns  (logic 7.719ns (49.114%)  route 7.997ns (50.886%))
  Logic Levels:           14  (CARRY4=11 IBUF=1 LUT3=2)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  select[0] (IN)
                         net (fo=0)                   0.000     0.000    select[0]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  select_IBUF[0]_inst/O
                         net (fo=39, routed)          4.022     5.475    divider_instance/select_IBUF[0]
    SLICE_X4Y24          LUT3 (Prop_lut3_I1_O)        0.124     5.599 r  divider_instance/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     5.599    divider_instance/counter1_carry_i_3_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.149 r  divider_instance/counter1_carry/CO[3]
                         net (fo=1, routed)           0.009     6.158    divider_instance/counter1_carry_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.315 r  divider_instance/counter1_carry__0/CO[1]
                         net (fo=3, routed)           0.581     6.895    divider_instance/counter1_carry__0_n_2
    SLICE_X6Y20          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     7.695 r  divider_instance/counter0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.695    divider_instance/counter0_carry_i_9_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.949 r  divider_instance/counter0_carry__0_i_10/CO[0]
                         net (fo=7, routed)           0.398     8.347    divider_instance/counter0_carry__0_i_10_n_3
    SLICE_X7Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     9.170 r  divider_instance/counter0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.170    divider_instance/counter0_carry__0_i_9_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.327 r  divider_instance/counter0_carry__1_i_12/CO[1]
                         net (fo=3, routed)           0.352     9.679    divider_instance/counter0_carry__1_i_12_n_2
    SLICE_X6Y22          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.813    10.492 r  divider_instance/counter0_carry__1_i_11/CO[2]
                         net (fo=3, routed)           0.351    10.843    divider_instance/counter0_carry__1_i_11_n_1
    SLICE_X6Y23          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.781    11.624 r  divider_instance/counter0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.624    divider_instance/counter0_carry__1_i_9_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.853 r  divider_instance/counter0_carry__1_i_10/CO[2]
                         net (fo=3, routed)           0.490    12.343    divider_instance/counter0_carry__1_i_10_n_1
    SLICE_X5Y24          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.784    13.127 r  divider_instance/counter0_carry__2_i_5/O[1]
                         net (fo=2, routed)           0.812    13.939    divider_instance/counter1[26]
    SLICE_X5Y23          LUT3 (Prop_lut3_I1_O)        0.303    14.242 r  divider_instance/counter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    14.242    divider_instance/counter0_carry__2_i_3_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    14.733 r  divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.984    15.716    divider_instance/clear
    SLICE_X3Y20          FDRE                                         r  divider_instance/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.508     4.849    divider_instance/clk
    SLICE_X3Y20          FDRE                                         r  divider_instance/counter_reg[9]/C

Slack:                    inf
  Source:                 select[0]
                            (input port)
  Destination:            divider_instance/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.697ns  (logic 7.719ns (49.174%)  route 7.978ns (50.826%))
  Logic Levels:           14  (CARRY4=11 IBUF=1 LUT3=2)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  select[0] (IN)
                         net (fo=0)                   0.000     0.000    select[0]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  select_IBUF[0]_inst/O
                         net (fo=39, routed)          4.022     5.475    divider_instance/select_IBUF[0]
    SLICE_X4Y24          LUT3 (Prop_lut3_I1_O)        0.124     5.599 r  divider_instance/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     5.599    divider_instance/counter1_carry_i_3_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.149 r  divider_instance/counter1_carry/CO[3]
                         net (fo=1, routed)           0.009     6.158    divider_instance/counter1_carry_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.315 r  divider_instance/counter1_carry__0/CO[1]
                         net (fo=3, routed)           0.581     6.895    divider_instance/counter1_carry__0_n_2
    SLICE_X6Y20          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     7.695 r  divider_instance/counter0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.695    divider_instance/counter0_carry_i_9_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.949 r  divider_instance/counter0_carry__0_i_10/CO[0]
                         net (fo=7, routed)           0.398     8.347    divider_instance/counter0_carry__0_i_10_n_3
    SLICE_X7Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     9.170 r  divider_instance/counter0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.170    divider_instance/counter0_carry__0_i_9_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.327 r  divider_instance/counter0_carry__1_i_12/CO[1]
                         net (fo=3, routed)           0.352     9.679    divider_instance/counter0_carry__1_i_12_n_2
    SLICE_X6Y22          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.813    10.492 r  divider_instance/counter0_carry__1_i_11/CO[2]
                         net (fo=3, routed)           0.351    10.843    divider_instance/counter0_carry__1_i_11_n_1
    SLICE_X6Y23          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.781    11.624 r  divider_instance/counter0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.624    divider_instance/counter0_carry__1_i_9_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.853 r  divider_instance/counter0_carry__1_i_10/CO[2]
                         net (fo=3, routed)           0.490    12.343    divider_instance/counter0_carry__1_i_10_n_1
    SLICE_X5Y24          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.784    13.127 r  divider_instance/counter0_carry__2_i_5/O[1]
                         net (fo=2, routed)           0.812    13.939    divider_instance/counter1[26]
    SLICE_X5Y23          LUT3 (Prop_lut3_I1_O)        0.303    14.242 r  divider_instance/counter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    14.242    divider_instance/counter0_carry__2_i_3_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    14.733 r  divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.964    15.697    divider_instance/clear
    SLICE_X3Y21          FDRE                                         r  divider_instance/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.507     4.848    divider_instance/clk
    SLICE_X3Y21          FDRE                                         r  divider_instance/counter_reg[12]/C

Slack:                    inf
  Source:                 select[0]
                            (input port)
  Destination:            divider_instance/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.697ns  (logic 7.719ns (49.174%)  route 7.978ns (50.826%))
  Logic Levels:           14  (CARRY4=11 IBUF=1 LUT3=2)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  select[0] (IN)
                         net (fo=0)                   0.000     0.000    select[0]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  select_IBUF[0]_inst/O
                         net (fo=39, routed)          4.022     5.475    divider_instance/select_IBUF[0]
    SLICE_X4Y24          LUT3 (Prop_lut3_I1_O)        0.124     5.599 r  divider_instance/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     5.599    divider_instance/counter1_carry_i_3_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.149 r  divider_instance/counter1_carry/CO[3]
                         net (fo=1, routed)           0.009     6.158    divider_instance/counter1_carry_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.315 r  divider_instance/counter1_carry__0/CO[1]
                         net (fo=3, routed)           0.581     6.895    divider_instance/counter1_carry__0_n_2
    SLICE_X6Y20          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     7.695 r  divider_instance/counter0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.695    divider_instance/counter0_carry_i_9_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.949 r  divider_instance/counter0_carry__0_i_10/CO[0]
                         net (fo=7, routed)           0.398     8.347    divider_instance/counter0_carry__0_i_10_n_3
    SLICE_X7Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     9.170 r  divider_instance/counter0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.170    divider_instance/counter0_carry__0_i_9_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.327 r  divider_instance/counter0_carry__1_i_12/CO[1]
                         net (fo=3, routed)           0.352     9.679    divider_instance/counter0_carry__1_i_12_n_2
    SLICE_X6Y22          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.813    10.492 r  divider_instance/counter0_carry__1_i_11/CO[2]
                         net (fo=3, routed)           0.351    10.843    divider_instance/counter0_carry__1_i_11_n_1
    SLICE_X6Y23          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.781    11.624 r  divider_instance/counter0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.624    divider_instance/counter0_carry__1_i_9_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.853 r  divider_instance/counter0_carry__1_i_10/CO[2]
                         net (fo=3, routed)           0.490    12.343    divider_instance/counter0_carry__1_i_10_n_1
    SLICE_X5Y24          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.784    13.127 r  divider_instance/counter0_carry__2_i_5/O[1]
                         net (fo=2, routed)           0.812    13.939    divider_instance/counter1[26]
    SLICE_X5Y23          LUT3 (Prop_lut3_I1_O)        0.303    14.242 r  divider_instance/counter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    14.242    divider_instance/counter0_carry__2_i_3_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    14.733 r  divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.964    15.697    divider_instance/clear
    SLICE_X3Y21          FDRE                                         r  divider_instance/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.507     4.848    divider_instance/clk
    SLICE_X3Y21          FDRE                                         r  divider_instance/counter_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 select[0]
                            (input port)
  Destination:            divider_instance/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.143ns  (logic 0.433ns (20.204%)  route 1.710ns (79.796%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  select[0] (IN)
                         net (fo=0)                   0.000     0.000    select[0]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  select_IBUF[0]_inst/O
                         net (fo=39, routed)          1.710     1.931    divider_instance/select_IBUF[0]
    SLICE_X4Y22          LUT4 (Prop_lut4_I0_O)        0.049     1.980 r  divider_instance/sclk0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     1.980    divider_instance/sclk0_carry__1_i_3_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     2.099 r  divider_instance/sclk0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.099    divider_instance/sclk0_carry__1_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.044     2.143 r  divider_instance/sclk0_carry__2/CO[1]
                         net (fo=2, routed)           0.000     2.143    divider_instance/p_0_in
    SLICE_X4Y23          FDRE                                         r  divider_instance/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.849     1.976    divider_instance/clk
    SLICE_X4Y23          FDRE                                         r  divider_instance/sclk_reg/C

Slack:                    inf
  Source:                 select[0]
                            (input port)
  Destination:            divider_instance/sclk_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.436ns  (logic 0.433ns (17.778%)  route 2.003ns (82.222%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  select[0] (IN)
                         net (fo=0)                   0.000     0.000    select[0]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  select_IBUF[0]_inst/O
                         net (fo=39, routed)          1.710     1.931    divider_instance/select_IBUF[0]
    SLICE_X4Y22          LUT4 (Prop_lut4_I0_O)        0.049     1.980 r  divider_instance/sclk0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     1.980    divider_instance/sclk0_carry__1_i_3_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     2.099 r  divider_instance/sclk0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.099    divider_instance/sclk0_carry__1_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.044     2.143 r  divider_instance/sclk0_carry__2/CO[1]
                         net (fo=2, routed)           0.293     2.436    divider_instance/p_0_in
    SLICE_X5Y30          FDRE                                         r  divider_instance/sclk_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.854     1.981    divider_instance/clk
    SLICE_X5Y30          FDRE                                         r  divider_instance/sclk_reg_lopt_replica/C

Slack:                    inf
  Source:                 select[1]
                            (input port)
  Destination:            divider_instance/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.595ns  (logic 0.586ns (22.597%)  route 2.008ns (77.403%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  select[1] (IN)
                         net (fo=0)                   0.000     0.000    select[1]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  select_IBUF[1]_inst/O
                         net (fo=40, routed)          1.670     1.893    divider_instance/select_IBUF[1]
    SLICE_X6Y23          LUT3 (Prop_lut3_I2_O)        0.045     1.938 r  divider_instance/counter0_carry__1_i_14/O
                         net (fo=1, routed)           0.000     1.938    divider_instance/counter0_carry__1_i_14_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.003 f  divider_instance/counter0_carry__1_i_9/O[2]
                         net (fo=2, routed)           0.130     2.132    divider_instance/counter1[21]
    SLICE_X5Y22          LUT4 (Prop_lut4_I2_O)        0.114     2.246 r  divider_instance/counter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.246    divider_instance/counter0_carry__1_i_2_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     2.340 r  divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.340    divider_instance/counter0_carry__1_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.385 r  divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.209     2.595    divider_instance/clear
    SLICE_X3Y23          FDRE                                         r  divider_instance/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.851     1.978    divider_instance/clk
    SLICE_X3Y23          FDRE                                         r  divider_instance/counter_reg[20]/C

Slack:                    inf
  Source:                 select[1]
                            (input port)
  Destination:            divider_instance/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.595ns  (logic 0.586ns (22.597%)  route 2.008ns (77.403%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  select[1] (IN)
                         net (fo=0)                   0.000     0.000    select[1]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  select_IBUF[1]_inst/O
                         net (fo=40, routed)          1.670     1.893    divider_instance/select_IBUF[1]
    SLICE_X6Y23          LUT3 (Prop_lut3_I2_O)        0.045     1.938 r  divider_instance/counter0_carry__1_i_14/O
                         net (fo=1, routed)           0.000     1.938    divider_instance/counter0_carry__1_i_14_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.003 f  divider_instance/counter0_carry__1_i_9/O[2]
                         net (fo=2, routed)           0.130     2.132    divider_instance/counter1[21]
    SLICE_X5Y22          LUT4 (Prop_lut4_I2_O)        0.114     2.246 r  divider_instance/counter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.246    divider_instance/counter0_carry__1_i_2_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     2.340 r  divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.340    divider_instance/counter0_carry__1_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.385 r  divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.209     2.595    divider_instance/clear
    SLICE_X3Y23          FDRE                                         r  divider_instance/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.851     1.978    divider_instance/clk
    SLICE_X3Y23          FDRE                                         r  divider_instance/counter_reg[21]/C

Slack:                    inf
  Source:                 select[1]
                            (input port)
  Destination:            divider_instance/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.595ns  (logic 0.586ns (22.597%)  route 2.008ns (77.403%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  select[1] (IN)
                         net (fo=0)                   0.000     0.000    select[1]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  select_IBUF[1]_inst/O
                         net (fo=40, routed)          1.670     1.893    divider_instance/select_IBUF[1]
    SLICE_X6Y23          LUT3 (Prop_lut3_I2_O)        0.045     1.938 r  divider_instance/counter0_carry__1_i_14/O
                         net (fo=1, routed)           0.000     1.938    divider_instance/counter0_carry__1_i_14_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.003 f  divider_instance/counter0_carry__1_i_9/O[2]
                         net (fo=2, routed)           0.130     2.132    divider_instance/counter1[21]
    SLICE_X5Y22          LUT4 (Prop_lut4_I2_O)        0.114     2.246 r  divider_instance/counter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.246    divider_instance/counter0_carry__1_i_2_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     2.340 r  divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.340    divider_instance/counter0_carry__1_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.385 r  divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.209     2.595    divider_instance/clear
    SLICE_X3Y23          FDRE                                         r  divider_instance/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.851     1.978    divider_instance/clk
    SLICE_X3Y23          FDRE                                         r  divider_instance/counter_reg[22]/C

Slack:                    inf
  Source:                 select[1]
                            (input port)
  Destination:            divider_instance/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.595ns  (logic 0.586ns (22.597%)  route 2.008ns (77.403%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  select[1] (IN)
                         net (fo=0)                   0.000     0.000    select[1]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  select_IBUF[1]_inst/O
                         net (fo=40, routed)          1.670     1.893    divider_instance/select_IBUF[1]
    SLICE_X6Y23          LUT3 (Prop_lut3_I2_O)        0.045     1.938 r  divider_instance/counter0_carry__1_i_14/O
                         net (fo=1, routed)           0.000     1.938    divider_instance/counter0_carry__1_i_14_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.003 f  divider_instance/counter0_carry__1_i_9/O[2]
                         net (fo=2, routed)           0.130     2.132    divider_instance/counter1[21]
    SLICE_X5Y22          LUT4 (Prop_lut4_I2_O)        0.114     2.246 r  divider_instance/counter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.246    divider_instance/counter0_carry__1_i_2_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     2.340 r  divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.340    divider_instance/counter0_carry__1_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.385 r  divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.209     2.595    divider_instance/clear
    SLICE_X3Y23          FDRE                                         r  divider_instance/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.851     1.978    divider_instance/clk
    SLICE_X3Y23          FDRE                                         r  divider_instance/counter_reg[23]/C

Slack:                    inf
  Source:                 select[1]
                            (input port)
  Destination:            divider_instance/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.599ns  (logic 0.586ns (22.561%)  route 2.012ns (77.439%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  select[1] (IN)
                         net (fo=0)                   0.000     0.000    select[1]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  select_IBUF[1]_inst/O
                         net (fo=40, routed)          1.670     1.893    divider_instance/select_IBUF[1]
    SLICE_X6Y23          LUT3 (Prop_lut3_I2_O)        0.045     1.938 r  divider_instance/counter0_carry__1_i_14/O
                         net (fo=1, routed)           0.000     1.938    divider_instance/counter0_carry__1_i_14_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.003 f  divider_instance/counter0_carry__1_i_9/O[2]
                         net (fo=2, routed)           0.130     2.132    divider_instance/counter1[21]
    SLICE_X5Y22          LUT4 (Prop_lut4_I2_O)        0.114     2.246 r  divider_instance/counter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.246    divider_instance/counter0_carry__1_i_2_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     2.340 r  divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.340    divider_instance/counter0_carry__1_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.385 r  divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.213     2.599    divider_instance/clear
    SLICE_X3Y24          FDRE                                         r  divider_instance/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.850     1.977    divider_instance/clk
    SLICE_X3Y24          FDRE                                         r  divider_instance/counter_reg[24]/C

Slack:                    inf
  Source:                 select[1]
                            (input port)
  Destination:            divider_instance/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.599ns  (logic 0.586ns (22.561%)  route 2.012ns (77.439%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  select[1] (IN)
                         net (fo=0)                   0.000     0.000    select[1]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  select_IBUF[1]_inst/O
                         net (fo=40, routed)          1.670     1.893    divider_instance/select_IBUF[1]
    SLICE_X6Y23          LUT3 (Prop_lut3_I2_O)        0.045     1.938 r  divider_instance/counter0_carry__1_i_14/O
                         net (fo=1, routed)           0.000     1.938    divider_instance/counter0_carry__1_i_14_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.003 f  divider_instance/counter0_carry__1_i_9/O[2]
                         net (fo=2, routed)           0.130     2.132    divider_instance/counter1[21]
    SLICE_X5Y22          LUT4 (Prop_lut4_I2_O)        0.114     2.246 r  divider_instance/counter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.246    divider_instance/counter0_carry__1_i_2_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     2.340 r  divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.340    divider_instance/counter0_carry__1_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.385 r  divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.213     2.599    divider_instance/clear
    SLICE_X3Y24          FDRE                                         r  divider_instance/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.850     1.977    divider_instance/clk
    SLICE_X3Y24          FDRE                                         r  divider_instance/counter_reg[25]/C

Slack:                    inf
  Source:                 select[1]
                            (input port)
  Destination:            divider_instance/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.599ns  (logic 0.586ns (22.561%)  route 2.012ns (77.439%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  select[1] (IN)
                         net (fo=0)                   0.000     0.000    select[1]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  select_IBUF[1]_inst/O
                         net (fo=40, routed)          1.670     1.893    divider_instance/select_IBUF[1]
    SLICE_X6Y23          LUT3 (Prop_lut3_I2_O)        0.045     1.938 r  divider_instance/counter0_carry__1_i_14/O
                         net (fo=1, routed)           0.000     1.938    divider_instance/counter0_carry__1_i_14_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.003 f  divider_instance/counter0_carry__1_i_9/O[2]
                         net (fo=2, routed)           0.130     2.132    divider_instance/counter1[21]
    SLICE_X5Y22          LUT4 (Prop_lut4_I2_O)        0.114     2.246 r  divider_instance/counter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.246    divider_instance/counter0_carry__1_i_2_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     2.340 r  divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.340    divider_instance/counter0_carry__1_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.385 r  divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.213     2.599    divider_instance/clear
    SLICE_X3Y24          FDRE                                         r  divider_instance/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.850     1.977    divider_instance/clk
    SLICE_X3Y24          FDRE                                         r  divider_instance/counter_reg[26]/C

Slack:                    inf
  Source:                 select[1]
                            (input port)
  Destination:            divider_instance/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.599ns  (logic 0.586ns (22.561%)  route 2.012ns (77.439%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  select[1] (IN)
                         net (fo=0)                   0.000     0.000    select[1]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  select_IBUF[1]_inst/O
                         net (fo=40, routed)          1.670     1.893    divider_instance/select_IBUF[1]
    SLICE_X6Y23          LUT3 (Prop_lut3_I2_O)        0.045     1.938 r  divider_instance/counter0_carry__1_i_14/O
                         net (fo=1, routed)           0.000     1.938    divider_instance/counter0_carry__1_i_14_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.003 f  divider_instance/counter0_carry__1_i_9/O[2]
                         net (fo=2, routed)           0.130     2.132    divider_instance/counter1[21]
    SLICE_X5Y22          LUT4 (Prop_lut4_I2_O)        0.114     2.246 r  divider_instance/counter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.246    divider_instance/counter0_carry__1_i_2_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     2.340 r  divider_instance/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.340    divider_instance/counter0_carry__1_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.385 r  divider_instance/counter0_carry__2/CO[1]
                         net (fo=28, routed)          0.213     2.599    divider_instance/clear
    SLICE_X3Y24          FDRE                                         r  divider_instance/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.850     1.977    divider_instance/clk
    SLICE_X3Y24          FDRE                                         r  divider_instance/counter_reg[27]/C





