0.6
2019.1
May 24 2019
15:06:07
C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/build/core_params.svh,1594317178,verilog,,,,,,,,,,,,
C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/build/network_params.svh,1594317178,verilog,,,,,,,,,,,,
C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/build/phase_table.sv,1594317178,systemVerilog,,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/build/wave_table_sine.sv,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/build/core_params.svh,phase_table,,,../../../../../../project_files/testbench/testbench.srcs/sources_1/ip/MMCM;../../../../../../src/build,,,,,
C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/build/preamble_params.svh,1594317178,verilog,,,,,,,,,,,,
C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/build/wave_table_sine.sv,1594150969,systemVerilog,,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/sorting/unsort.sv,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/build/core_params.svh,wave_table_sine,,,../../../../../../project_files/testbench/testbench.srcs/sources_1/ip/MMCM;../../../../../../src/build,,,,,
C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/CDC_sync.sv,1594143785,systemVerilog,,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/clock_divider.sv,,CDC_sync,,,../../../../../../project_files/testbench/testbench.srcs/sources_1/ip/MMCM;../../../../../../src/build,,,,,
,,,,,,FIFO_buffer,,,,,,,,
C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/PIPO_buffer.sv,1594143785,systemVerilog,,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/build/phase_table.sv,,PIPO_buffer,,,../../../../../../project_files/testbench/testbench.srcs/sources_1/ip/MMCM;../../../../../../src/build,,,,,
C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/PISO_buffer.sv,1594143785,systemVerilog,,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/ring_buffer.sv,,PISO_buffer,,,../../../../../../project_files/testbench/testbench.srcs/sources_1/ip/MMCM;../../../../../../src/build,,,,,
C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/clock_divider.sv,1594143785,systemVerilog,,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/PISO_buffer.sv,,clock_divider,,,../../../../../../project_files/testbench/testbench.srcs/sources_1/ip/MMCM;../../../../../../src/build,,,,,
C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/edge_pulse.sv,1594143785,systemVerilog,,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/PIPO_buffer.sv,,edge_pulse,,,../../../../../../project_files/testbench/testbench.srcs/sources_1/ip/MMCM;../../../../../../src/build,,,,,
C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/ring_buffer.sv,1594143785,systemVerilog,,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/edge_pulse.sv,,ring_buffer,,,../../../../../../project_files/testbench/testbench.srcs/sources_1/ip/MMCM;../../../../../../src/build,,,,,
C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/modules/reciever.sv,1594143785,systemVerilog,,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/modules/test_data.sv,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/build/core_params.svh,reciever,,,../../../../../../project_files/testbench/testbench.srcs/sources_1/ip/MMCM;../../../../../../src/build,,,,,
C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/modules/test_data.sv,1594143785,systemVerilog,,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/reciever/reciever_buffer.sv,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/build/core_params.svh,test_data,,,../../../../../../project_files/testbench/testbench.srcs/sources_1/ip/MMCM;../../../../../../src/build,,,,,
C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/modules/testbench.sv,1594154989,systemVerilog,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/build/phase_table.sv;C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/build/wave_table_sine.sv;C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/CDC_sync.sv;C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/FIFO_buffer.sv;C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/PIPO_buffer.sv;C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/PISO_buffer.sv;C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/clock_divider.sv;C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/edge_pulse.sv;C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/ring_buffer.sv;C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/modules/reciever.sv;C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/modules/test_data.sv;C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/modules/transmitter.sv;C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/reciever/peak_detection_v2.sv;C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/reciever/reciever_buffer.sv;C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/reciever/signal_demodulator.sv;C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/reciever/uart_fast_write.sv;C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/sorting/register/comparison_base_r.sv;C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/sorting/register/comparison_merge_r.sv;C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/sorting/unsort.sv;C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/transmitter/byte_packet_buffer.sv;C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/transmitter/signal_modulator.sv;C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/transmitter/sorter.sv;C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/transmitter/uart_fast_read.sv,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/transmitter/signal_modulator.sv,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/build/core_params.svh,$unit_testbench_sv;testbench,,,../../../../../../project_files/testbench/testbench.srcs/sources_1/ip/MMCM;../../../../../../src/build,,,,,
C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/modules/transmitter.sv,1594146989,systemVerilog,,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/modules/reciever.sv,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/build/core_params.svh;C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/build/network_params.svh;C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/build/preamble_params.svh,transmitter,,,../../../../../../project_files/testbench/testbench.srcs/sources_1/ip/MMCM;../../../../../../src/build,,,,,
C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/reciever/peak_detection_v2.sv,1594328337,systemVerilog,,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/reciever/uart_fast_write.sv,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/build/core_params.svh;C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/build/preamble_params.svh,peak_detection_v2,,,../../../../../../project_files/testbench/testbench.srcs/sources_1/ip/MMCM;../../../../../../src/build,,,,,
C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/reciever/reciever_buffer.sv,1594152977,systemVerilog,,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/transmitter/byte_packet_buffer.sv,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/build/core_params.svh;C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/build/network_params.svh,reciever_buffer,,,../../../../../../project_files/testbench/testbench.srcs/sources_1/ip/MMCM;../../../../../../src/build,,,,,
C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/reciever/signal_demodulator.sv,1594323761,systemVerilog,,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/reciever/peak_detection_v2.sv,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/build/core_params.svh,signal_demodulator,,,../../../../../../project_files/testbench/testbench.srcs/sources_1/ip/MMCM;../../../../../../src/build,,,,,
C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/reciever/uart_fast_write.sv,1594143785,systemVerilog,,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/modules/transmitter.sv,,uart_fast_write,,,../../../../../../project_files/testbench/testbench.srcs/sources_1/ip/MMCM;../../../../../../src/build,,,,,
C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/sorting/register/comparison_base_r.sv,1594149498,systemVerilog,,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/FIFO_buffer.sv,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/build/core_params.svh;C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/build/network_params.svh,comparison_base_r,,,../../../../../../project_files/testbench/testbench.srcs/sources_1/ip/MMCM;../../../../../../src/build,,,,,
C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/sorting/register/comparison_merge_r.sv,1594149465,systemVerilog,,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/sorting/register/comparison_base_r.sv,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/build/core_params.svh;C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/build/network_params.svh,comparison_merge_r,,,../../../../../../project_files/testbench/testbench.srcs/sources_1/ip/MMCM;../../../../../../src/build,,,,,
C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/sorting/unsort.sv,1594149508,systemVerilog,,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/sorting/register/comparison_merge_r.sv,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/build/core_params.svh;C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/build/network_params.svh,unsort,,,../../../../../../project_files/testbench/testbench.srcs/sources_1/ip/MMCM;../../../../../../src/build,,,,,
C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/transmitter/byte_packet_buffer.sv,1594146521,systemVerilog,,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/CDC_sync.sv,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/build/core_params.svh,byte_packet_buffer,,,../../../../../../project_files/testbench/testbench.srcs/sources_1/ip/MMCM;../../../../../../src/build,,,,,
C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/transmitter/signal_modulator.sv,1594143785,systemVerilog,,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/transmitter/sorter.sv,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/build/core_params.svh;C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/build/preamble_params.svh;C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/build/network_params.svh,signal_modulator,,,../../../../../../project_files/testbench/testbench.srcs/sources_1/ip/MMCM;../../../../../../src/build,,,,,
C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/transmitter/sorter.sv,1594150776,systemVerilog,,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/transmitter/uart_fast_read.sv,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/build/core_params.svh;C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/build/network_params.svh;C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/build/preamble_params.svh,sorter,,,../../../../../../project_files/testbench/testbench.srcs/sources_1/ip/MMCM;../../../../../../src/build,,,,,
C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/transmitter/uart_fast_read.sv,1591064196,systemVerilog,,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/reciever/signal_demodulator.sv,,uart_fast_read,,,../../../../../../project_files/testbench/testbench.srcs/sources_1/ip/MMCM;../../../../../../src/build,,,,,
C:/Users/Steph/Documents/Dev/Verilog/BPSK/xpr/testbench/testbench.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
