library IEEE;
use IEEE.std_logic_1164.all;
use ieee.numeric_std.all;

entity Mod10UpDown is
port ( clk, rst, up : in std_logic;
count: out std_logic_vector (3 downto 0) );
end entity;