Fitter report for forest-risc-v
Thu Sep 19 19:34:17 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. I/O Assignment Warnings
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Fitter RAM Summary
 27. |binding_vendor|cpu:CPU_Inst|fetch_stage:FETCH_STAGE_Inst|program_mem:PROGRAM_MEM_Inst|altsyncram:ALTSYNCRAM_Inst|altsyncram_70s3:auto_generated|ALTSYNCRAM
 28. Routing Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. I/O Rules Summary
 35. I/O Rules Details
 36. I/O Rules Matrix
 37. Fitter Device Options
 38. Operating Settings and Conditions
 39. Fitter Messages
 40. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Fitter Summary                                                                      ;
+------------------------------------+------------------------------------------------+
; Fitter Status                      ; Successful - Thu Sep 19 19:34:17 2024          ;
; Quartus Prime Version              ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                      ; forest-risc-v                                  ;
; Top-level Entity Name              ; binding_vendor                                 ;
; Family                             ; Cyclone IV E                                   ;
; Device                             ; EP4CE6E22C8                                    ;
; Timing Models                      ; Final                                          ;
; Total logic elements               ; 4,669 / 6,272 ( 74 % )                         ;
;     Total combinational functions  ; 4,021 / 6,272 ( 64 % )                         ;
;     Dedicated logic registers      ; 1,988 / 6,272 ( 32 % )                         ;
; Total registers                    ; 1988                                           ;
; Total pins                         ; 12 / 92 ( 13 % )                               ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 8,704 / 276,480 ( 3 % )                        ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                                 ;
; Total PLLs                         ; 1 / 2 ( 50 % )                                 ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE6E22C8                           ;                                       ;
; Nominal Core Supply Voltage                                        ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.13        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.3%      ;
;     Processor 3            ;   4.2%      ;
;     Processor 4            ;   4.2%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                          ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                ; Destination Port ; Destination Port Name ;
+---------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[0] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0 ; PORTBDATAOUT     ;                       ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[1] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a1 ; PORTBDATAOUT     ;                       ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[2] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a2 ; PORTBDATAOUT     ;                       ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[3] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a3 ; PORTBDATAOUT     ;                       ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a4 ; PORTBDATAOUT     ;                       ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a5 ; PORTBDATAOUT     ;                       ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a6 ; PORTBDATAOUT     ;                       ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a7 ; PORTBDATAOUT     ;                       ;
+---------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+----------------------------------------------------------------------------------------+
; Ignored Assignments                                                                    ;
+----------+----------------+--------------+------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+------------+---------------+----------------+
; Location ;                ;              ; pBUZZER    ; PIN_110       ; QSF Assignment ;
; Location ;                ;              ; pUART_RX   ; PIN_115       ; QSF Assignment ;
; Location ;                ;              ; pUART_TX   ; PIN_114       ; QSF Assignment ;
+----------+----------------+--------------+------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 6103 ) ; 0.00 % ( 0 / 6103 )        ; 0.00 % ( 0 / 6103 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 6103 ) ; 0.00 % ( 0 / 6103 )        ; 0.00 % ( 0 / 6103 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 5890 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 201 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 12 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/notforest/Documents/forest-riscv/output_files/forest-risc-v.pin.


+------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                          ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 4,669 / 6,272 ( 74 % )   ;
;     -- Combinational with no register       ; 2681                     ;
;     -- Register only                        ; 648                      ;
;     -- Combinational with a register        ; 1340                     ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 3008                     ;
;     -- 3 input functions                    ; 627                      ;
;     -- <=2 input functions                  ; 386                      ;
;     -- Register only                        ; 648                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 3785                     ;
;     -- arithmetic mode                      ; 236                      ;
;                                             ;                          ;
; Total registers*                            ; 1,988 / 6,684 ( 30 % )   ;
;     -- Dedicated logic registers            ; 1,988 / 6,272 ( 32 % )   ;
;     -- I/O registers                        ; 0 / 412 ( 0 % )          ;
;                                             ;                          ;
; Total LABs:  partially or completely used   ; 346 / 392 ( 88 % )       ;
; Virtual pins                                ; 0                        ;
; I/O pins                                    ; 12 / 92 ( 13 % )         ;
;     -- Clock pins                           ; 4 / 3 ( 133 % )          ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )           ;
;                                             ;                          ;
; M9Ks                                        ; 2 / 30 ( 7 % )           ;
; Total block memory bits                     ; 8,704 / 276,480 ( 3 % )  ;
; Total block memory implementation bits      ; 18,432 / 276,480 ( 7 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )           ;
; PLLs                                        ; 1 / 2 ( 50 % )           ;
; Global signals                              ; 7                        ;
;     -- Global clocks                        ; 7 / 10 ( 70 % )          ;
; JTAGs                                       ; 1 / 1 ( 100 % )          ;
; CRC blocks                                  ; 0 / 1 ( 0 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )            ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )            ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )            ;
; Average interconnect usage (total/H/V)      ; 19.9% / 19.1% / 21.0%    ;
; Peak interconnect usage (total/H/V)         ; 38.7% / 37.4% / 40.5%    ;
; Maximum fan-out                             ; 1310                     ;
; Highest non-global fan-out                  ; 212                      ;
; Total fan-out                               ; 22378                    ;
; Average fan-out                             ; 3.48                     ;
+---------------------------------------------+--------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+--------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                              ;
+---------------------------------------------+----------------------+--------------------+--------------------------------+
; Statistic                                   ; Top                  ; sld_hub:auto_hub   ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                ; Low                            ;
;                                             ;                      ;                    ;                                ;
; Total logic elements                        ; 4530 / 6272 ( 72 % ) ; 139 / 6272 ( 2 % ) ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register       ; 2619                 ; 62                 ; 0                              ;
;     -- Register only                        ; 633                  ; 15                 ; 0                              ;
;     -- Combinational with a register        ; 1278                 ; 62                 ; 0                              ;
;                                             ;                      ;                    ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                    ;                                ;
;     -- 4 input functions                    ; 2953                 ; 55                 ; 0                              ;
;     -- 3 input functions                    ; 596                  ; 31                 ; 0                              ;
;     -- <=2 input functions                  ; 348                  ; 38                 ; 0                              ;
;     -- Register only                        ; 633                  ; 15                 ; 0                              ;
;                                             ;                      ;                    ;                                ;
; Logic elements by mode                      ;                      ;                    ;                                ;
;     -- normal mode                          ; 3669                 ; 116                ; 0                              ;
;     -- arithmetic mode                      ; 228                  ; 8                  ; 0                              ;
;                                             ;                      ;                    ;                                ;
; Total registers                             ; 1911                 ; 77                 ; 0                              ;
;     -- Dedicated logic registers            ; 1911 / 6272 ( 30 % ) ; 77 / 6272 ( 1 % )  ; 0 / 6272 ( 0 % )               ;
;     -- I/O registers                        ; 0                    ; 0                  ; 0                              ;
;                                             ;                      ;                    ;                                ;
; Total LABs:  partially or completely used   ; 336 / 392 ( 86 % )   ; 11 / 392 ( 3 % )   ; 0 / 392 ( 0 % )                ;
;                                             ;                      ;                    ;                                ;
; Virtual pins                                ; 0                    ; 0                  ; 0                              ;
; I/O pins                                    ; 12                   ; 0                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )       ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )                 ;
; Total memory bits                           ; 8704                 ; 0                  ; 0                              ;
; Total RAM block bits                        ; 18432                ; 0                  ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )      ; 1 / 2 ( 50 % )                 ;
; M9K                                         ; 2 / 30 ( 6 % )       ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )                 ;
; Clock control block                         ; 6 / 12 ( 50 % )      ; 0 / 12 ( 0 % )     ; 1 / 12 ( 8 % )                 ;
;                                             ;                      ;                    ;                                ;
; Connections                                 ;                      ;                    ;                                ;
;     -- Input Connections                    ; 730                  ; 113                ; 1                              ;
;     -- Registered Input Connections         ; 605                  ; 87                 ; 0                              ;
;     -- Output Connections                   ; 339                  ; 121                ; 384                            ;
;     -- Registered Output Connections        ; 0                    ; 121                ; 0                              ;
;                                             ;                      ;                    ;                                ;
; Internal Connections                        ;                      ;                    ;                                ;
;     -- Total Connections                    ; 21850                ; 763                ; 392                            ;
;     -- Registered Connections               ; 10687                ; 539                ; 0                              ;
;                                             ;                      ;                    ;                                ;
; External Connections                        ;                      ;                    ;                                ;
;     -- Top                                  ; 450                  ; 234                ; 385                            ;
;     -- sld_hub:auto_hub                     ; 234                  ; 0                  ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 385                  ; 0                  ; 0                              ;
;                                             ;                      ;                    ;                                ;
; Partition Interface                         ;                      ;                    ;                                ;
;     -- Input Ports                          ; 35                   ; 38                 ; 1                              ;
;     -- Output Ports                         ; 10                   ; 55                 ; 1                              ;
;     -- Bidir Ports                          ; 0                    ; 0                  ; 0                              ;
;                                             ;                      ;                    ;                                ;
; Registered Ports                            ;                      ;                    ;                                ;
;     -- Registered Input Ports               ; 0                    ; 3                  ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 22                 ; 0                              ;
;                                             ;                      ;                    ;                                ;
; Port Connectivity                           ;                      ;                    ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 4                  ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 28                 ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                  ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                  ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 25                 ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                  ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 30                 ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 44                 ; 0                              ;
+---------------------------------------------+----------------------+--------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                 ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; pFPGA_CLK ; 23    ; 1        ; 0            ; 11           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; pRESET    ; 25    ; 2        ; 0            ; 11           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; pSW[0]    ; 88    ; 5        ; 34           ; 12           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; pSW[1]    ; 89    ; 5        ; 34           ; 12           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; pSW[2]    ; 90    ; 6        ; 34           ; 12           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; pSW[3]    ; 91    ; 6        ; 34           ; 12           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; pSW[4]    ; 121   ; 7        ; 23           ; 24           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; pLED[0] ; 87    ; 5        ; 34           ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pLED[1] ; 86    ; 5        ; 34           ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pLED[2] ; 85    ; 5        ; 34           ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pLED[3] ; 84    ; 5        ; 34           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pLED[4] ; 125   ; 7        ; 18           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; 6        ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 12       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; 13       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 15       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; 16       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; 18       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; 20       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; 21       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; 86       ; DIFFIO_R7n, DEV_OE          ; Use as regular IO        ; pLED[1]                 ; Dual Purpose Pin          ;
; 87       ; DIFFIO_R7p, DEV_CLRn        ; Use as regular IO        ; pLED[0]                 ; Dual Purpose Pin          ;
; 92       ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 101      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 5 / 11 ( 45 % ) ; 2.5V          ; --           ;
; 2        ; 1 / 8 ( 13 % )  ; 2.5V          ; --           ;
; 3        ; 0 / 11 ( 0 % )  ; 2.5V          ; --           ;
; 4        ; 0 / 14 ( 0 % )  ; 2.5V          ; --           ;
; 5        ; 6 / 13 ( 46 % ) ; 2.5V          ; --           ;
; 6        ; 3 / 10 ( 30 % ) ; 2.5V          ; --           ;
; 7        ; 2 / 13 ( 15 % ) ; 2.5V          ; --           ;
; 8        ; 0 / 12 ( 0 % )  ; 2.5V          ; --           ;
+----------+-----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 2        ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 3        ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 4        ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 7        ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 8        ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 11       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 12       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 16       ; 19         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 17       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 19       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 21       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; pFPGA_CLK                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 24       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ; 26         ; 2        ; pRESET                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 26       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 29       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 31       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 32       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 33       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 34       ; 41         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 35       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 39       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 40       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 43       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 44       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 45       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 47       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 50       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 51       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 52       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 53       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 54       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 55       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 56       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 59       ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 60       ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 65       ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 66       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 67       ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 68       ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 69       ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 70       ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 71       ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 72       ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 73       ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 74       ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 75       ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 76       ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 77       ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 78       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 81       ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 84       ; 118        ; 5        ; pLED[3]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 85       ; 119        ; 5        ; pLED[2]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 86       ; 120        ; 5        ; pLED[1]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 87       ; 121        ; 5        ; pLED[0]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 88       ; 125        ; 5        ; pSW[0]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 89       ; 126        ; 5        ; pSW[1]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 90       ; 127        ; 6        ; pSW[2]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 91       ; 128        ; 6        ; pSW[3]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 92       ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 99       ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 100      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 101      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 104      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 105      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 106      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 107      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 111      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 112      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 113      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 114      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 115      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 116      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 120      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 121      ; 165        ; 7        ; pSW[4]                                                    ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 122      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 125      ; 174        ; 7        ; pLED[4]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 126      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 127      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 128      ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 129      ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 130      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 133      ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 134      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 136      ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 137      ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 138      ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 139      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 142      ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 143      ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 144      ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; EPAD     ;            ;          ; GND                                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                         ;
+-------------------------------+---------------------------------------------------------------------+
; Name                          ; pll:PLL_Inst|altpll:ALTPLL_Inst|clk_pll_altpll1:auto_generated|pll1 ;
+-------------------------------+---------------------------------------------------------------------+
; SDC pin name                  ; PLL_Inst|ALTPLL_Inst|auto_generated|pll1                            ;
; PLL mode                      ; Normal                                                              ;
; Compensate clock              ; clock0                                                              ;
; Compensated input/output pins ; --                                                                  ;
; Switchover type               ; --                                                                  ;
; Input frequency 0             ; 50.0 MHz                                                            ;
; Input frequency 1             ; --                                                                  ;
; Nominal PFD frequency         ; 50.0 MHz                                                            ;
; Nominal VCO frequency         ; 600.0 MHz                                                           ;
; VCO post scale K counter      ; 2                                                                   ;
; VCO frequency control         ; Auto                                                                ;
; VCO phase shift step          ; 208 ps                                                              ;
; VCO multiply                  ; --                                                                  ;
; VCO divide                    ; --                                                                  ;
; Freq min lock                 ; 25.0 MHz                                                            ;
; Freq max lock                 ; 54.18 MHz                                                           ;
; M VCO Tap                     ; 0                                                                   ;
; M Initial                     ; 1                                                                   ;
; M value                       ; 12                                                                  ;
; N value                       ; 1                                                                   ;
; Charge pump current           ; setting 1                                                           ;
; Loop filter resistance        ; setting 27                                                          ;
; Loop filter capacitance       ; setting 0                                                           ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                  ;
; Bandwidth type                ; Medium                                                              ;
; Real time reconfigurable      ; Off                                                                 ;
; Scan chain MIF file           ; --                                                                  ;
; Preserve PLL counter order    ; Off                                                                 ;
; PLL location                  ; PLL_1                                                               ;
; Inclk0 signal                 ; pFPGA_CLK                                                           ;
; Inclk1 signal                 ; --                                                                  ;
; Inclk0 signal type            ; Dedicated Pin                                                       ;
; Inclk1 signal type            ; --                                                                  ;
+-------------------------------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------+
; Name                                                                            ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                    ;
+---------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------+
; pll:PLL_Inst|altpll:ALTPLL_Inst|clk_pll_altpll1:auto_generated|wire_pll1_clk[0] ; clock0       ; 1    ; 1   ; 50.0 MHz         ; 0 (0 ps)    ; 3.75 (208 ps)    ; 50/50      ; C0      ; 12            ; 6/6 Even   ; --            ; 1       ; 0       ; PLL_Inst|ALTPLL_Inst|auto_generated|pll1|clk[0] ;
+---------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------+


+-------------------------------------------+
; I/O Assignment Warnings                   ;
+-----------+-------------------------------+
; Pin Name  ; Reason                        ;
+-----------+-------------------------------+
; pLED[0]   ; Incomplete set of assignments ;
; pLED[1]   ; Incomplete set of assignments ;
; pLED[2]   ; Incomplete set of assignments ;
; pLED[3]   ; Incomplete set of assignments ;
; pLED[4]   ; Incomplete set of assignments ;
; pSW[0]    ; Incomplete set of assignments ;
; pSW[1]    ; Incomplete set of assignments ;
; pSW[2]    ; Incomplete set of assignments ;
; pSW[3]    ; Incomplete set of assignments ;
; pSW[4]    ; Incomplete set of assignments ;
; pFPGA_CLK ; Incomplete set of assignments ;
; pRESET    ; Incomplete set of assignments ;
; pLED[4]   ; Missing location assignment   ;
; pSW[4]    ; Missing location assignment   ;
+-----------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+----------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                        ; Entity Name                                ; Library Name   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+----------------+
; |binding_vendor                                                                                                                         ; 4669 (62)   ; 1988 (2)                  ; 0 (0)         ; 8704        ; 2    ; 0            ; 0       ; 0         ; 12   ; 0            ; 2681 (59)    ; 648 (0)           ; 1340 (9)         ; |binding_vendor                                                                                                                                                                                                                                                                                                                                            ; binding_vendor                             ; work           ;
;    |cpu:CPU_Inst|                                                                                                                       ; 3318 (0)    ; 1307 (0)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2011 (0)     ; 433 (0)           ; 874 (0)          ; |binding_vendor|cpu:CPU_Inst                                                                                                                                                                                                                                                                                                                               ; cpu                                        ; work           ;
;       |dbg_controller:DBG_CONTROLLER_Inst|                                                                                              ; 614 (614)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 606 (606)    ; 0 (0)             ; 8 (8)            ; |binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst                                                                                                                                                                                                                                                                                            ; dbg_controller                             ; work           ;
;       |decode_stage:DECODE_STAGE_Inst|                                                                                                  ; 2013 (57)   ; 1147 (57)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 865 (0)      ; 379 (36)          ; 769 (6)          ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst                                                                                                                                                                                                                                                                                                ; decode_stage                               ; work           ;
;          |decoder:DECODER_Inst|                                                                                                         ; 79 (79)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 64 (64)      ; 0 (0)             ; 15 (15)          ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|decoder:DECODER_Inst                                                                                                                                                                                                                                                                           ; decoder                                    ; work           ;
;          |register_file:FILE_REG_Inst|                                                                                                  ; 1893 (159)  ; 1090 (96)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 801 (62)     ; 343 (0)           ; 749 (97)         ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst                                                                                                                                                                                                                                                                    ; register_file                              ; work           ;
;             |comparator:COMPARATOR_Inst|                                                                                                ; 88 (88)     ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 86 (86)      ; 0 (0)             ; 2 (2)            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|comparator:COMPARATOR_Inst                                                                                                                                                                                                                                         ; comparator                                 ; work           ;
;             |general_reg:\g_REGS_GEN:10:g_GENERAL_REG_Inst|                                                                             ; 32 (0)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 21 (0)            ; 11 (0)           ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:10:g_GENERAL_REG_Inst                                                                                                                                                                                                                      ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 21 (21)           ; 11 (11)          ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:10:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                           ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:11:g_GENERAL_REG_Inst|                                                                             ; 32 (0)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 25 (0)            ; 7 (0)            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:11:g_GENERAL_REG_Inst                                                                                                                                                                                                                      ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 25 (25)           ; 7 (7)            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:11:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                           ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:12:g_GENERAL_REG_Inst|                                                                             ; 32 (0)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 16 (0)           ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:12:g_GENERAL_REG_Inst                                                                                                                                                                                                                      ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 16 (16)          ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:12:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                           ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:13:g_GENERAL_REG_Inst|                                                                             ; 32 (0)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (0)            ; 14 (0)           ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:13:g_GENERAL_REG_Inst                                                                                                                                                                                                                      ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (18)           ; 14 (14)          ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:13:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                           ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:14:g_GENERAL_REG_Inst|                                                                             ; 32 (0)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 19 (0)            ; 13 (0)           ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:14:g_GENERAL_REG_Inst                                                                                                                                                                                                                      ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 19 (19)           ; 13 (13)          ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:14:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                           ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:15:g_GENERAL_REG_Inst|                                                                             ; 32 (0)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (0)            ; 14 (0)           ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:15:g_GENERAL_REG_Inst                                                                                                                                                                                                                      ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (18)           ; 14 (14)          ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:15:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                           ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:16:g_GENERAL_REG_Inst|                                                                             ; 32 (0)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (0)             ; 27 (0)           ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:16:g_GENERAL_REG_Inst                                                                                                                                                                                                                      ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 27 (27)          ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:16:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                           ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:17:g_GENERAL_REG_Inst|                                                                             ; 32 (0)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (0)            ; 20 (0)           ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:17:g_GENERAL_REG_Inst                                                                                                                                                                                                                      ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 20 (20)          ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:17:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                           ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:18:g_GENERAL_REG_Inst|                                                                             ; 32 (0)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (0)             ; 28 (0)           ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:18:g_GENERAL_REG_Inst                                                                                                                                                                                                                      ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 28 (28)          ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:18:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                           ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:19:g_GENERAL_REG_Inst|                                                                             ; 32 (0)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (0)             ; 28 (0)           ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:19:g_GENERAL_REG_Inst                                                                                                                                                                                                                      ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 28 (28)          ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:19:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                           ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:1:g_GENERAL_REG_Inst|                                                                              ; 32 (0)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (0)             ; 28 (0)           ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:1:g_GENERAL_REG_Inst                                                                                                                                                                                                                       ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 28 (28)          ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:1:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                            ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:20:g_GENERAL_REG_Inst|                                                                             ; 32 (0)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (0)             ; 24 (0)           ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:20:g_GENERAL_REG_Inst                                                                                                                                                                                                                      ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 24 (24)          ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:20:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                           ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:21:g_GENERAL_REG_Inst|                                                                             ; 32 (0)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (0)            ; 20 (0)           ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:21:g_GENERAL_REG_Inst                                                                                                                                                                                                                      ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 20 (20)          ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:21:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                           ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:22:g_GENERAL_REG_Inst|                                                                             ; 32 (0)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (0)             ; 27 (0)           ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:22:g_GENERAL_REG_Inst                                                                                                                                                                                                                      ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 27 (27)          ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:22:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                           ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:23:g_GENERAL_REG_Inst|                                                                             ; 32 (0)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (0)             ; 25 (0)           ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:23:g_GENERAL_REG_Inst                                                                                                                                                                                                                      ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 25 (25)          ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:23:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                           ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:24:g_GENERAL_REG_Inst|                                                                             ; 32 (0)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (0)             ; 28 (0)           ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:24:g_GENERAL_REG_Inst                                                                                                                                                                                                                      ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 28 (28)          ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:24:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                           ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:25:g_GENERAL_REG_Inst|                                                                             ; 32 (0)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (0)             ; 23 (0)           ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:25:g_GENERAL_REG_Inst                                                                                                                                                                                                                      ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 23 (23)          ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:25:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                           ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:26:g_GENERAL_REG_Inst|                                                                             ; 32 (0)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (0)             ; 26 (0)           ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:26:g_GENERAL_REG_Inst                                                                                                                                                                                                                      ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 26 (26)          ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:26:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                           ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:27:g_GENERAL_REG_Inst|                                                                             ; 32 (0)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (0)             ; 28 (0)           ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:27:g_GENERAL_REG_Inst                                                                                                                                                                                                                      ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 28 (28)          ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:27:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                           ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:28:g_GENERAL_REG_Inst|                                                                             ; 32 (0)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 30 (0)           ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:28:g_GENERAL_REG_Inst                                                                                                                                                                                                                      ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 30 (30)          ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:28:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                           ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:29:g_GENERAL_REG_Inst|                                                                             ; 32 (0)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (0)            ; 22 (0)           ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:29:g_GENERAL_REG_Inst                                                                                                                                                                                                                      ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 22 (22)          ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:29:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                           ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:2:g_GENERAL_REG_Inst|                                                                              ; 32 (0)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (0)             ; 26 (0)           ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:2:g_GENERAL_REG_Inst                                                                                                                                                                                                                       ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 26 (26)          ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:2:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                            ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:30:g_GENERAL_REG_Inst|                                                                             ; 32 (0)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 29 (0)           ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:30:g_GENERAL_REG_Inst                                                                                                                                                                                                                      ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 29 (29)          ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:30:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                           ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:31:g_GENERAL_REG_Inst|                                                                             ; 32 (0)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (0)             ; 25 (0)           ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:31:g_GENERAL_REG_Inst                                                                                                                                                                                                                      ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 25 (25)          ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:31:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                           ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:3:g_GENERAL_REG_Inst|                                                                              ; 32 (0)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (0)             ; 26 (0)           ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:3:g_GENERAL_REG_Inst                                                                                                                                                                                                                       ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 26 (26)          ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:3:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                            ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:4:g_GENERAL_REG_Inst|                                                                              ; 32 (0)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 23 (0)            ; 9 (0)            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:4:g_GENERAL_REG_Inst                                                                                                                                                                                                                       ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 23 (23)           ; 9 (9)            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:4:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                            ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:5:g_GENERAL_REG_Inst|                                                                              ; 32 (0)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 19 (0)            ; 13 (0)           ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:5:g_GENERAL_REG_Inst                                                                                                                                                                                                                       ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 19 (19)           ; 13 (13)          ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:5:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                            ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:6:g_GENERAL_REG_Inst|                                                                              ; 32 (0)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 23 (0)            ; 9 (0)            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:6:g_GENERAL_REG_Inst                                                                                                                                                                                                                       ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 23 (23)           ; 9 (9)            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:6:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                            ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:7:g_GENERAL_REG_Inst|                                                                              ; 32 (0)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (0)             ; 27 (0)           ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:7:g_GENERAL_REG_Inst                                                                                                                                                                                                                       ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 27 (27)          ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:7:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                            ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:8:g_GENERAL_REG_Inst|                                                                              ; 32 (0)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (0)            ; 19 (0)           ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:8:g_GENERAL_REG_Inst                                                                                                                                                                                                                       ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 19 (19)          ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:8:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                            ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:9:g_GENERAL_REG_Inst|                                                                              ; 32 (0)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 25 (0)            ; 7 (0)            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:9:g_GENERAL_REG_Inst                                                                                                                                                                                                                       ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 25 (25)           ; 7 (7)            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:9:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                            ; reg_interface                              ; work           ;
;             |src_mux:g_SRC_MUX_Inst1|                                                                                                   ; 645 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 356 (0)      ; 0 (0)             ; 289 (0)          ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|src_mux:g_SRC_MUX_Inst1                                                                                                                                                                                                                                            ; src_mux                                    ; work           ;
;                |mux_interface:MUX_INTEFACE_Inst|                                                                                        ; 645 (645)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 356 (356)    ; 0 (0)             ; 289 (289)        ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|src_mux:g_SRC_MUX_Inst1|mux_interface:MUX_INTEFACE_Inst                                                                                                                                                                                                            ; mux_interface                              ; work           ;
;             |src_mux:g_SRC_MUX_Inst2|                                                                                                   ; 645 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 297 (0)      ; 0 (0)             ; 348 (0)          ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|src_mux:g_SRC_MUX_Inst2                                                                                                                                                                                                                                            ; src_mux                                    ; work           ;
;                |mux_interface:MUX_INTEFACE_Inst|                                                                                        ; 645 (645)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 297 (297)    ; 0 (0)             ; 348 (348)        ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|src_mux:g_SRC_MUX_Inst2|mux_interface:MUX_INTEFACE_Inst                                                                                                                                                                                                            ; mux_interface                              ; work           ;
;       |execute_stage:EXECUTE_STAGE_Inst|                                                                                                ; 575 (32)    ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 540 (0)      ; 0 (0)             ; 35 (0)           ; |binding_vendor|cpu:CPU_Inst|execute_stage:EXECUTE_STAGE_Inst                                                                                                                                                                                                                                                                                              ; execute_stage                              ; work           ;
;          |alu:ALU_Inst|                                                                                                                 ; 575 (575)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 540 (540)    ; 0 (0)             ; 35 (35)          ; |binding_vendor|cpu:CPU_Inst|execute_stage:EXECUTE_STAGE_Inst|alu:ALU_Inst                                                                                                                                                                                                                                                                                 ; alu                                        ; work           ;
;       |fetch_stage:FETCH_STAGE_Inst|                                                                                                    ; 128 (64)    ; 128 (64)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 54 (25)           ; 74 (39)          ; |binding_vendor|cpu:CPU_Inst|fetch_stage:FETCH_STAGE_Inst                                                                                                                                                                                                                                                                                                  ; fetch_stage                                ; work           ;
;          |pc_reg:PC_REG_Inst|                                                                                                           ; 64 (32)     ; 64 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 29 (0)            ; 35 (32)          ; |binding_vendor|cpu:CPU_Inst|fetch_stage:FETCH_STAGE_Inst|pc_reg:PC_REG_Inst                                                                                                                                                                                                                                                                               ; pc_reg                                     ; work           ;
;             |reg_interface:REG_INTERFACE_Inst|                                                                                          ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 29 (29)           ; 3 (3)            ; |binding_vendor|cpu:CPU_Inst|fetch_stage:FETCH_STAGE_Inst|pc_reg:PC_REG_Inst|reg_interface:REG_INTERFACE_Inst                                                                                                                                                                                                                                              ; reg_interface                              ; work           ;
;          |program_mem:PROGRAM_MEM_Inst|                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |binding_vendor|cpu:CPU_Inst|fetch_stage:FETCH_STAGE_Inst|program_mem:PROGRAM_MEM_Inst                                                                                                                                                                                                                                                                     ; program_mem                                ; work           ;
;             |altsyncram:ALTSYNCRAM_Inst|                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |binding_vendor|cpu:CPU_Inst|fetch_stage:FETCH_STAGE_Inst|program_mem:PROGRAM_MEM_Inst|altsyncram:ALTSYNCRAM_Inst                                                                                                                                                                                                                                          ; altsyncram                                 ; work           ;
;                |altsyncram_70s3:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |binding_vendor|cpu:CPU_Inst|fetch_stage:FETCH_STAGE_Inst|program_mem:PROGRAM_MEM_Inst|altsyncram:ALTSYNCRAM_Inst|altsyncram_70s3:auto_generated                                                                                                                                                                                                           ; altsyncram_70s3                            ; work           ;
;    |jtag_debug_sys:JTAG_DEBUG_SYS_Inst|                                                                                                 ; 1165 (0)    ; 602 (0)                   ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 549 (0)      ; 200 (0)           ; 416 (0)          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst                                                                                                                                                                                                                                                                                                         ; jtag_debug_sys                             ; jtag_debug_sys ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                              ; altera_reset_controller                    ; jtag_debug_sys ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                   ; altera_reset_synchronizer                  ; jtag_debug_sys ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                  ; altera_reset_controller                    ; jtag_debug_sys ;
;       |jtag_debug_sys_master_0:master_0|                                                                                                ; 808 (0)     ; 428 (0)                   ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 377 (0)      ; 143 (0)           ; 288 (0)          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0                                                                                                                                                                                                                                                                        ; jtag_debug_sys_master_0                    ; jtag_debug_sys ;
;          |altera_avalon_packets_to_master:transacto|                                                                                    ; 263 (0)     ; 118 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 139 (0)      ; 31 (0)            ; 93 (0)           ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                              ; altera_avalon_packets_to_master            ; jtag_debug_sys ;
;             |packets_to_master:p2m|                                                                                                     ; 263 (263)   ; 118 (118)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 139 (139)    ; 31 (31)           ; 93 (93)          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                        ; packets_to_master                          ; jtag_debug_sys ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                   ; 31 (31)     ; 16 (16)                   ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 16 (16)          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                      ; jtag_debug_sys ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                        ; altsyncram                                 ; work           ;
;                |altsyncram_0qg1:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated                                                                                                                                                                                         ; altsyncram_0qg1                            ; work           ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                        ; 22 (22)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 6 (6)             ; 6 (6)            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                  ; altera_avalon_st_bytes_to_packets          ; jtag_debug_sys ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                             ; 462 (0)     ; 264 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 198 (0)      ; 104 (0)           ; 160 (0)          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                       ; altera_avalon_st_jtag_interface            ; jtag_debug_sys ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                         ; 460 (0)     ; 264 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 196 (0)      ; 104 (0)           ; 160 (0)          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                     ; altera_jtag_dc_streaming                   ; jtag_debug_sys ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                            ; 50 (20)     ; 47 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (2)        ; 34 (17)           ; 13 (2)           ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                         ; altera_avalon_st_clock_crosser             ; jtag_debug_sys ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 19 (19)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 8 (8)             ; 10 (10)          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                             ; altera_avalon_st_pipeline_base             ; jtag_debug_sys ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                    ; altera_std_synchronizer_nocut              ; jtag_debug_sys ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 1 (1)            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                    ; altera_std_synchronizer_nocut              ; jtag_debug_sys ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                 ; 27 (18)     ; 27 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 25 (17)           ; 2 (1)            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                              ; altera_jtag_src_crosser                    ; jtag_debug_sys ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                          ; 9 (1)       ; 9 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (1)             ; 1 (1)            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                   ; altera_jtag_control_signal_crosser         ; jtag_debug_sys ;
;                      |altera_std_synchronizer:synchronizer|                                                                             ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 1 (1)            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                              ; altera_std_synchronizer                    ; work           ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                   ; 381 (354)   ; 187 (168)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 193 (186)    ; 43 (27)           ; 145 (136)        ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                ; altera_jtag_streaming                      ; jtag_debug_sys ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                        ; 7 (7)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 1 (1)            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                   ; altera_avalon_st_idle_inserter             ; jtag_debug_sys ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                          ; 8 (8)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                     ; altera_avalon_st_idle_remover              ; jtag_debug_sys ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                            ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 1 (1)            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                       ; altera_std_synchronizer                    ; work           ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                              ; altera_std_synchronizer                    ; work           ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                      ; altera_std_synchronizer                    ; work           ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                           ; altera_std_synchronizer                    ; work           ;
;                |altera_std_synchronizer:synchronizer|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                ; altera_std_synchronizer                    ; work           ;
;             |altera_jtag_sld_node:node|                                                                                                 ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                             ; altera_jtag_sld_node                       ; jtag_debug_sys ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                      ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                           ; sld_virtual_jtag_basic                     ; work           ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                        ; 30 (30)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 15 (15)          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                  ; altera_avalon_st_packets_to_bytes          ; jtag_debug_sys ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                 ; altera_reset_controller                    ; jtag_debug_sys ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                      ; altera_reset_synchronizer                  ; jtag_debug_sys ;
;       |jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|                                                                              ; 161 (0)     ; 99 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (0)       ; 23 (0)            ; 101 (0)          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                      ; jtag_debug_sys_mm_interconnect_0           ; jtag_debug_sys ;
;          |altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo|                                                                              ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo                                                                                                                                                                                                      ; altera_avalon_sc_fifo                      ; jtag_debug_sys ;
;          |altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo|                                                                              ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo                                                                                                                                                                                                      ; altera_avalon_sc_fifo                      ; jtag_debug_sys ;
;          |altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo|                                                                             ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo                                                                                                                                                                                                     ; altera_avalon_sc_fifo                      ; jtag_debug_sys ;
;          |altera_merlin_master_agent:master_0_master_agent|                                                                             ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent                                                                                                                                                                                                     ; altera_merlin_master_agent                 ; jtag_debug_sys ;
;          |altera_merlin_slave_agent:pio_arg_s1_agent|                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_arg_s1_agent                                                                                                                                                                                                           ; altera_merlin_slave_agent                  ; jtag_debug_sys ;
;          |altera_merlin_slave_agent:pio_data_s1_agent|                                                                                  ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_data_s1_agent                                                                                                                                                                                                          ; altera_merlin_slave_agent                  ; jtag_debug_sys ;
;          |altera_merlin_slave_translator:pio_arg_s1_translator|                                                                         ; 39 (39)     ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 35 (35)          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_arg_s1_translator                                                                                                                                                                                                 ; altera_merlin_slave_translator             ; jtag_debug_sys ;
;          |altera_merlin_slave_translator:pio_cmd_s1_translator|                                                                         ; 14 (14)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 11 (11)          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator                                                                                                                                                                                                 ; altera_merlin_slave_translator             ; jtag_debug_sys ;
;          |altera_merlin_slave_translator:pio_data_s1_translator|                                                                        ; 40 (40)     ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 23 (23)           ; 12 (12)          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_data_s1_translator                                                                                                                                                                                                ; altera_merlin_slave_translator             ; jtag_debug_sys ;
;          |altera_merlin_traffic_limiter:master_0_master_limiter|                                                                        ; 11 (11)     ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 6 (6)            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter                                                                                                                                                                                                ; altera_merlin_traffic_limiter              ; jtag_debug_sys ;
;          |jtag_debug_sys_mm_interconnect_0_cmd_demux:cmd_demux|                                                                         ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                 ; jtag_debug_sys_mm_interconnect_0_cmd_demux ; jtag_debug_sys ;
;          |jtag_debug_sys_mm_interconnect_0_router:router|                                                                               ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_router:router                                                                                                                                                                                                       ; jtag_debug_sys_mm_interconnect_0_router    ; jtag_debug_sys ;
;          |jtag_debug_sys_mm_interconnect_0_rsp_mux:rsp_mux|                                                                             ; 39 (39)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 31 (31)          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                     ; jtag_debug_sys_mm_interconnect_0_rsp_mux   ; jtag_debug_sys ;
;       |jtag_debug_sys_pio_arg:pio_arg|                                                                                                  ; 66 (66)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 30 (30)           ; 34 (34)          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_pio_arg:pio_arg                                                                                                                                                                                                                                                                          ; jtag_debug_sys_pio_arg                     ; jtag_debug_sys ;
;       |jtag_debug_sys_pio_cmd:pio_cmd|                                                                                                  ; 19 (19)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 15 (15)          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_pio_cmd:pio_cmd                                                                                                                                                                                                                                                                          ; jtag_debug_sys_pio_cmd                     ; jtag_debug_sys ;
;       |jtag_debug_sys_pio_data:pio_data|                                                                                                ; 176 (176)   ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 131 (131)    ; 0 (0)             ; 45 (45)          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_pio_data:pio_data                                                                                                                                                                                                                                                                        ; jtag_debug_sys_pio_data                    ; jtag_debug_sys ;
;    |pll:PLL_Inst|                                                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |binding_vendor|pll:PLL_Inst                                                                                                                                                                                                                                                                                                                               ; pll                                        ; work           ;
;       |altpll:ALTPLL_Inst|                                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |binding_vendor|pll:PLL_Inst|altpll:ALTPLL_Inst                                                                                                                                                                                                                                                                                                            ; altpll                                     ; work           ;
;          |clk_pll_altpll1:auto_generated|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |binding_vendor|pll:PLL_Inst|altpll:ALTPLL_Inst|clk_pll_altpll1:auto_generated                                                                                                                                                                                                                                                                             ; clk_pll_altpll1                            ; work           ;
;    |sld_hub:auto_hub|                                                                                                                   ; 139 (1)     ; 77 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (1)       ; 15 (0)            ; 62 (0)           ; |binding_vendor|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                    ; altera_sld     ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 138 (0)     ; 77 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (0)       ; 15 (0)            ; 62 (0)           ; |binding_vendor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                ; altera_sld     ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 138 (0)     ; 77 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (0)       ; 15 (0)            ; 62 (0)           ; |binding_vendor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                                ; alt_sld_fab    ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 138 (6)     ; 77 (5)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (1)       ; 15 (1)            ; 62 (0)           ; |binding_vendor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                    ; alt_sld_fab    ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 136 (0)     ; 72 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (0)       ; 14 (0)            ; 62 (0)           ; |binding_vendor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric          ; alt_sld_fab    ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 136 (96)    ; 72 (44)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (48)      ; 14 (13)           ; 62 (36)          ; |binding_vendor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                               ; work           ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 20 (20)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 9 (9)            ; |binding_vendor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                 ; work           ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 18 (18)          ; |binding_vendor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                             ; altera_sld     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                       ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+
; Name      ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+
; pLED[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pLED[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pLED[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pLED[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pLED[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pSW[0]    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; pSW[1]    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; pSW[2]    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; pSW[3]    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; pSW[4]    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; pFPGA_CLK ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; pRESET    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; pSW[0]              ;                   ;         ;
; pSW[1]              ;                   ;         ;
; pSW[2]              ;                   ;         ;
; pSW[3]              ;                   ;         ;
; pSW[4]              ;                   ;         ;
; pFPGA_CLK           ;                   ;         ;
; pRESET              ;                   ;         ;
+---------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; RotateRight0~17                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X9_Y6_N12   ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RotateRight0~31                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X7_Y7_N28   ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; RotateRight0~59                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X7_Y7_N12   ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y12_N0     ; 296     ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y12_N0     ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|o_clk                                                                                                                                                                                                                                                                                                       ; LCCOMB_X1_Y6_N0    ; 1310    ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|ona_clr                                                                                                                                                                                                                                                                                                     ; LCCOMB_X7_Y7_N6    ; 1244    ; Async. clear               ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|decoder:DECODER_Inst|Mux71~8                                                                                                                                                                                                                                                                                    ; LCCOMB_X32_Y13_N20 ; 4       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|decoder:DECODER_Inst|Mux76~4                                                                                                                                                                                                                                                                                    ; LCCOMB_X30_Y16_N4  ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|o_decode.pc_write                                                                                                                                                                                                                                                                                               ; FF_X30_Y16_N17     ; 65      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|comparator:COMPARATOR_Inst|r_cmp.branch_match                                                                                                                                                                                                                                       ; FF_X32_Y13_N3      ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|w_decode.dbus_en                                                                                                                                                                                                                                                                    ; FF_X32_Y13_N29     ; 31      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|w_rd[10]                                                                                                                                                                                                                                                                            ; FF_X19_Y13_N25     ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|w_rd[11]                                                                                                                                                                                                                                                                            ; FF_X18_Y10_N21     ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|w_rd[12]                                                                                                                                                                                                                                                                            ; FF_X18_Y10_N11     ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|w_rd[13]                                                                                                                                                                                                                                                                            ; FF_X18_Y10_N15     ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|w_rd[14]                                                                                                                                                                                                                                                                            ; FF_X18_Y10_N9      ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|w_rd[15]                                                                                                                                                                                                                                                                            ; FF_X18_Y10_N13     ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|w_rd[16]                                                                                                                                                                                                                                                                            ; FF_X19_Y13_N27     ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|w_rd[17]                                                                                                                                                                                                                                                                            ; FF_X19_Y13_N13     ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|w_rd[18]                                                                                                                                                                                                                                                                            ; FF_X19_Y13_N15     ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|w_rd[19]                                                                                                                                                                                                                                                                            ; FF_X18_Y10_N5      ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|w_rd[1]                                                                                                                                                                                                                                                                             ; FF_X19_Y13_N3      ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|w_rd[20]                                                                                                                                                                                                                                                                            ; FF_X19_Y13_N17     ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|w_rd[21]                                                                                                                                                                                                                                                                            ; FF_X19_Y13_N19     ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|w_rd[22]                                                                                                                                                                                                                                                                            ; FF_X19_Y13_N29     ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|w_rd[23]                                                                                                                                                                                                                                                                            ; FF_X19_Y13_N21     ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|w_rd[24]                                                                                                                                                                                                                                                                            ; FF_X18_Y10_N31     ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|w_rd[25]                                                                                                                                                                                                                                                                            ; FF_X18_Y10_N7      ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|w_rd[26]                                                                                                                                                                                                                                                                            ; FF_X18_Y10_N27     ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|w_rd[27]                                                                                                                                                                                                                                                                            ; FF_X18_Y10_N3      ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|w_rd[28]                                                                                                                                                                                                                                                                            ; FF_X18_Y10_N25     ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|w_rd[29]                                                                                                                                                                                                                                                                            ; FF_X18_Y10_N1      ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|w_rd[2]                                                                                                                                                                                                                                                                             ; FF_X19_Y13_N23     ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|w_rd[30]                                                                                                                                                                                                                                                                            ; FF_X18_Y10_N29     ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|w_rd[31]                                                                                                                                                                                                                                                                            ; FF_X18_Y10_N23     ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|w_rd[3]                                                                                                                                                                                                                                                                             ; FF_X19_Y13_N1      ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|w_rd[4]                                                                                                                                                                                                                                                                             ; FF_X19_Y13_N9      ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|w_rd[5]                                                                                                                                                                                                                                                                             ; FF_X19_Y13_N5      ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|w_rd[6]                                                                                                                                                                                                                                                                             ; FF_X19_Y13_N31     ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|w_rd[7]                                                                                                                                                                                                                                                                             ; FF_X19_Y13_N11     ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|w_rd[8]                                                                                                                                                                                                                                                                             ; FF_X18_Y10_N19     ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|w_rd[9]                                                                                                                                                                                                                                                                             ; FF_X18_Y10_N17     ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:CPU_Inst|fetch_stage:FETCH_STAGE_Inst|o_instr[4]                                                                                                                                                                                                                                                                                                        ; FF_X28_Y14_N3      ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                            ; FF_X1_Y8_N1        ; 171     ; Async. clear               ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|altera_reset_controller:rst_controller|merged_reset~0                                                                                                                                                                                                                                                                    ; LCCOMB_X13_Y16_N0  ; 6       ; Async. clear               ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]~3                                                                                                                                                                                                            ; LCCOMB_X10_Y12_N24 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                                                                               ; LCCOMB_X11_Y14_N8  ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]~26                                                                                                                                                                                                           ; LCCOMB_X9_Y17_N24  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]~18                                                                                                                                                                                                           ; LCCOMB_X9_Y17_N18  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]~2                                                                                                                                                                                                       ; LCCOMB_X11_Y14_N18 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|enable~0                                                                                                                                                                                                                ; LCCOMB_X11_Y14_N10 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]~12                                                                                                                                                                                                          ; LCCOMB_X10_Y14_N8  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~6                                                                                                                                                                                                              ; LCCOMB_X11_Y15_N26 ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                    ; FF_X10_Y16_N3      ; 27      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT                                                                                                                                                                                                        ; FF_X10_Y16_N29     ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[0]~0                                                                                                                                                                                                          ; LCCOMB_X10_Y11_N0  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[15]~2                                                                                                                                                                                                         ; LCCOMB_X9_Y11_N16  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]~3                                                                                                                                                                                                         ; LCCOMB_X11_Y14_N20 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[31]~4                                                                                                                                                                                                         ; LCCOMB_X10_Y11_N20 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                           ; LCCOMB_X14_Y18_N2  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                        ; LCCOMB_X13_Y18_N18 ; 8       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[7]~0                                                                                                                                                                                                                                  ; LCCOMB_X11_Y14_N30 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                        ; FF_X11_Y19_N29     ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~0                                                                      ; LCCOMB_X11_Y19_N0  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                             ; LCCOMB_X11_Y16_N8  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                              ; LCCOMB_X12_Y18_N18 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                       ; LCCOMB_X14_Y21_N14 ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~2                                                                                                                       ; LCCOMB_X11_Y18_N22 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                            ; LCCOMB_X8_Y18_N2   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                ; FF_X12_Y21_N1      ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]~13                                                                                                        ; LCCOMB_X16_Y20_N8  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter~12                                                                                                           ; LCCOMB_X16_Y20_N30 ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                             ; FF_X11_Y18_N25     ; 8       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~2                                                                                                                 ; LCCOMB_X14_Y21_N4  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~0                                                                                                                 ; LCCOMB_X8_Y18_N0   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~39                                                                                                               ; LCCOMB_X14_Y21_N28 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~1                                                                                                                   ; LCCOMB_X14_Y21_N2  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~11                                                                                                                   ; LCCOMB_X14_Y21_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]~0                                                                                                                 ; LCCOMB_X8_Y18_N8   ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~5                                                                                                      ; LCCOMB_X16_Y21_N14 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~1                                                                                                     ; LCCOMB_X14_Y20_N8  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                     ; LCCOMB_X8_Y18_N14  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0                                                                                                                     ; LCCOMB_X11_Y18_N2  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~2                                                                                                         ; LCCOMB_X21_Y19_N2  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1                                                                                                      ; LCCOMB_X16_Y21_N18 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]~1                                                                                                           ; LCCOMB_X14_Y20_N28 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state~10                                                                                                                   ; LCCOMB_X12_Y17_N24 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~11                                                                                                  ; LCCOMB_X14_Y19_N26 ; 19      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~2                                                                                       ; LCCOMB_X8_Y18_N22  ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~1                                                                                                     ; LCCOMB_X8_Y18_N26  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~1                                                                                                          ; LCCOMB_X13_Y19_N30 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~19                                                                                                                  ; LCCOMB_X16_Y19_N4  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                         ; FF_X11_Y19_N31     ; 41      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|virtual_state_sdr~0                                                                                                                        ; LCCOMB_X16_Y21_N8  ; 53      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|in_ready~1                                                                                                                                                                                                                                        ; LCCOMB_X11_Y16_N22 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                               ; FF_X30_Y18_N1      ; 200     ; Async. clear               ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|save_dest_id~0                                                                                                                                                                                                  ; LCCOMB_X10_Y8_N10  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_pio_arg:pio_arg|always0~1                                                                                                                                                                                                                                                                                 ; LCCOMB_X9_Y8_N14   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_pio_cmd:pio_cmd|Equal0~0                                                                                                                                                                                                                                                                                  ; LCCOMB_X16_Y9_N0   ; 24      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_pio_cmd:pio_cmd|always0~1                                                                                                                                                                                                                                                                                 ; LCCOMB_X9_Y8_N28   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pFPGA_CLK                                                                                                                                                                                                                                                                                                                                                   ; PIN_23             ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pll:PLL_Inst|altpll:ALTPLL_Inst|clk_pll_altpll1:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                                                                                             ; PLL_1              ; 384     ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                    ; FF_X5_Y19_N31      ; 12      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                         ; LCCOMB_X5_Y11_N16  ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                           ; LCCOMB_X5_Y11_N10  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                         ; LCCOMB_X5_Y19_N2   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1            ; LCCOMB_X6_Y7_N28   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                            ; LCCOMB_X5_Y18_N16  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~14                             ; LCCOMB_X2_Y18_N12  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~18              ; LCCOMB_X5_Y11_N6   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19              ; LCCOMB_X6_Y11_N30  ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~14      ; LCCOMB_X5_Y11_N20  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~22 ; LCCOMB_X2_Y10_N14  ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~23 ; LCCOMB_X5_Y11_N28  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; FF_X5_Y18_N31      ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; FF_X6_Y18_N25      ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                  ; LCCOMB_X6_Y18_N20  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; FF_X2_Y17_N9       ; 45      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                      ; LCCOMB_X6_Y7_N22   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                          ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                  ; JTAG_X1_Y12_N0    ; 296     ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|o_clk                                                                                                                                         ; LCCOMB_X1_Y6_N0   ; 1310    ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|ona_clr                                                                                                                                       ; LCCOMB_X7_Y7_N6   ; 1244    ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; FF_X1_Y8_N1       ; 171     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|altera_reset_controller:rst_controller|merged_reset~0                                                                                                      ; LCCOMB_X13_Y16_N0 ; 6       ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; FF_X30_Y18_N1     ; 200     ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; pll:PLL_Inst|altpll:ALTPLL_Inst|clk_pll_altpll1:auto_generated|wire_pll1_clk[0]                                                                                                               ; PLL_1             ; 384     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                          ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                   ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; cpu:CPU_Inst|fetch_stage:FETCH_STAGE_Inst|program_mem:PROGRAM_MEM_Inst|altsyncram:ALTSYNCRAM_Inst|altsyncram_70s3:auto_generated|ALTSYNCRAM                   ; AUTO ; ROM              ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 8192 ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; ../../asm/program.hex ; M9K_X27_Y14_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512  ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                  ; M9K_X15_Y18_N0 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |binding_vendor|cpu:CPU_Inst|fetch_stage:FETCH_STAGE_Inst|program_mem:PROGRAM_MEM_Inst|altsyncram:ALTSYNCRAM_Inst|altsyncram_70s3:auto_generated|ALTSYNCRAM                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00001111111100000000000010010011) (1774000223) (267387027) (FF00093)    ;(00000000111100000000000100010011) (74000423) (15728915) (F00113)   ;(00000001100100000000000110010011) (144000623) (26214803) (1900193)   ;(00000000001000001000001000110011) (10101063) (2130483) (208233)   ;(01000000001100001000001010110011) (-2133382385) (1076921011) (403082B3)   ;(00000000001000001111001100110011) (10171463) (2159411) (20F333)   ;(00000000001000001110001110110011) (10161663) (2155443) (20E3B3)   ;(00000000001000001100010000110011) (10142063) (2147379) (20C433)   ;
;8;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;16;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;24;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;32;(00000000001000001001010010110011) (10112263) (2135219) (2094B3)    ;(00000000001000001101010100110011) (10152463) (2151731) (20D533)   ;(01000000001000001101010110110011) (-2137330985) (1075893683) (4020D5B3)   ;(00000000001000001010011000110011) (10123063) (2139699) (20A633)   ;(00000000001000001011011010110011) (10133263) (2143923) (20B6B3)   ;(00010000000000001010011100010011) (2000123423) (268478227) (1000A713)   ;(00010000000000001011011110010011) (2000133623) (268482451) (1000B793)   ;(00000000010100001000100000010011) (24104023) (5277715) (508813)   ;
;40;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;48;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;56;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;64;(00000000111100001111100010010011) (74174223) (15792275) (F0F893)    ;(00000001000000001110100100010011) (100164423) (16836883) (100E913)   ;(00000000111100001100100110010011) (74144623) (15780243) (F0C993)   ;(00000000001100010001101000010011) (14215023) (3217939) (311A13)   ;(00000000010000001101101010010011) (20155223) (4250259) (40DA93)   ;(01000000010000001101101100010011) (-2127328225) (1077992211) (4040DB13)   ;(00000000000000001000101110000011) (105603) (35715) (8B83)   ;(00000000000000001001110000000011) (116003) (39939) (9C03)   ;
;72;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;80;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;88;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;96;(00000000000000001010110010000011) (126203) (44163) (AC83)    ;(00000000000000001100110100000011) (146403) (52483) (CD03)   ;(00000000000000001101110110000011) (156603) (56707) (DD83)   ;(00000001110000001000000000100011) (160100043) (29392931) (1C08023)   ;(00000001110100001001000000100011) (164110043) (30445603) (1D09023)   ;(00000001111000001010000000100011) (170120043) (31498275) (1E0A023)   ;(00000010000000101000101001100011) (200505143) (33720931) (2028A63)   ;(00000010000000101001101001100011) (200515143) (33725027) (2029A63)   ;
;104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;128;(00000010000000101100101001100011) (200545143) (33737315) (202CA63)    ;(00000010000000101101101001100011) (200555143) (33741411) (202DA63)   ;(00000010000000101110101001100011) (200565143) (33745507) (202EA63)   ;(00000010000000101111101001100011) (200575143) (33749603) (202FA63)   ;(00000011010000000000000001101111) (320000157) (54526063) (340006F)   ;(00000000000000000000000001100111) (147) (103) (67)   ;(00010000000000000000111110110111) (2000007667) (268439479) (10000FB7)   ;(00010000000000000000111110010111) (2000007627) (268439447) (10000F97)   ;
;136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;160;(00000000000000000000000001110011) (163) (115) (73)    ;(00000000000100000000000001110011) (4000163) (1048691) (100073)   ;(00000010000000000000000001101111) (200000157) (33554543) (200006F)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;
;168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;192;(00000000000000000000000000010011) (23) (19) (13)    ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(11111111110111111111000001101111) (-10007621) (-2101137) (-200-15-9-1)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 7,075 / 32,401 ( 22 % ) ;
; C16 interconnects     ; 73 / 1,326 ( 6 % )      ;
; C4 interconnects      ; 4,550 / 21,816 ( 21 % ) ;
; Direct links          ; 708 / 32,401 ( 2 % )    ;
; Global clocks         ; 7 / 10 ( 70 % )         ;
; Local interconnects   ; 2,650 / 10,320 ( 26 % ) ;
; R24 interconnects     ; 99 / 1,289 ( 8 % )      ;
; R4 interconnects      ; 5,322 / 28,186 ( 19 % ) ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.49) ; Number of LABs  (Total = 346) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 9                             ;
; 2                                           ; 6                             ;
; 3                                           ; 6                             ;
; 4                                           ; 2                             ;
; 5                                           ; 4                             ;
; 6                                           ; 3                             ;
; 7                                           ; 5                             ;
; 8                                           ; 11                            ;
; 9                                           ; 7                             ;
; 10                                          ; 5                             ;
; 11                                          ; 11                            ;
; 12                                          ; 12                            ;
; 13                                          ; 27                            ;
; 14                                          ; 17                            ;
; 15                                          ; 42                            ;
; 16                                          ; 179                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.32) ; Number of LABs  (Total = 346) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 243                           ;
; 1 Clock                            ; 286                           ;
; 1 Clock enable                     ; 61                            ;
; 1 Sync. clear                      ; 5                             ;
; 1 Sync. load                       ; 10                            ;
; 2 Async. clears                    ; 26                            ;
; 2 Clock enables                    ; 155                           ;
; 2 Clocks                           ; 16                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 18.21) ; Number of LABs  (Total = 346) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 3                             ;
; 1                                            ; 7                             ;
; 2                                            ; 6                             ;
; 3                                            ; 5                             ;
; 4                                            ; 4                             ;
; 5                                            ; 1                             ;
; 6                                            ; 4                             ;
; 7                                            ; 1                             ;
; 8                                            ; 7                             ;
; 9                                            ; 5                             ;
; 10                                           ; 6                             ;
; 11                                           ; 4                             ;
; 12                                           ; 5                             ;
; 13                                           ; 15                            ;
; 14                                           ; 8                             ;
; 15                                           ; 22                            ;
; 16                                           ; 19                            ;
; 17                                           ; 18                            ;
; 18                                           ; 24                            ;
; 19                                           ; 14                            ;
; 20                                           ; 24                            ;
; 21                                           ; 18                            ;
; 22                                           ; 27                            ;
; 23                                           ; 25                            ;
; 24                                           ; 17                            ;
; 25                                           ; 13                            ;
; 26                                           ; 15                            ;
; 27                                           ; 5                             ;
; 28                                           ; 6                             ;
; 29                                           ; 4                             ;
; 30                                           ; 4                             ;
; 31                                           ; 4                             ;
; 32                                           ; 6                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 9.41) ; Number of LABs  (Total = 346) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 3                             ;
; 1                                               ; 16                            ;
; 2                                               ; 9                             ;
; 3                                               ; 16                            ;
; 4                                               ; 15                            ;
; 5                                               ; 20                            ;
; 6                                               ; 27                            ;
; 7                                               ; 31                            ;
; 8                                               ; 36                            ;
; 9                                               ; 29                            ;
; 10                                              ; 27                            ;
; 11                                              ; 16                            ;
; 12                                              ; 16                            ;
; 13                                              ; 14                            ;
; 14                                              ; 8                             ;
; 15                                              ; 15                            ;
; 16                                              ; 16                            ;
; 17                                              ; 8                             ;
; 18                                              ; 6                             ;
; 19                                              ; 2                             ;
; 20                                              ; 1                             ;
; 21                                              ; 2                             ;
; 22                                              ; 3                             ;
; 23                                              ; 2                             ;
; 24                                              ; 3                             ;
; 25                                              ; 1                             ;
; 26                                              ; 0                             ;
; 27                                              ; 0                             ;
; 28                                              ; 2                             ;
; 29                                              ; 0                             ;
; 30                                              ; 0                             ;
; 31                                              ; 1                             ;
; 32                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 20.05) ; Number of LABs  (Total = 346) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 4                             ;
; 3                                            ; 6                             ;
; 4                                            ; 7                             ;
; 5                                            ; 3                             ;
; 6                                            ; 3                             ;
; 7                                            ; 4                             ;
; 8                                            ; 7                             ;
; 9                                            ; 5                             ;
; 10                                           ; 8                             ;
; 11                                           ; 7                             ;
; 12                                           ; 9                             ;
; 13                                           ; 14                            ;
; 14                                           ; 14                            ;
; 15                                           ; 11                            ;
; 16                                           ; 11                            ;
; 17                                           ; 11                            ;
; 18                                           ; 19                            ;
; 19                                           ; 10                            ;
; 20                                           ; 22                            ;
; 21                                           ; 9                             ;
; 22                                           ; 16                            ;
; 23                                           ; 19                            ;
; 24                                           ; 11                            ;
; 25                                           ; 10                            ;
; 26                                           ; 12                            ;
; 27                                           ; 14                            ;
; 28                                           ; 15                            ;
; 29                                           ; 17                            ;
; 30                                           ; 12                            ;
; 31                                           ; 7                             ;
; 32                                           ; 7                             ;
; 33                                           ; 9                             ;
; 34                                           ; 5                             ;
; 35                                           ; 3                             ;
; 36                                           ; 2                             ;
; 37                                           ; 0                             ;
; 38                                           ; 0                             ;
; 39                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000002    ; IO_000001    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000047    ; IO_000046    ; IO_000045    ; IO_000027    ; IO_000026    ; IO_000024    ; IO_000023    ; IO_000022    ; IO_000021    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+
; Total Pass          ; 0            ; 10           ; 10           ; 0            ; 0            ; 16        ; 10           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 5            ; 0            ; 0            ; 0            ; 7            ; 5            ; 0            ; 7            ; 0            ; 0            ; 5            ; 0            ; 16        ; 16        ; 16        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 16           ; 6            ; 6            ; 16           ; 16           ; 0         ; 6            ; 16           ; 16           ; 16           ; 16           ; 16           ; 16           ; 11           ; 16           ; 16           ; 16           ; 9            ; 11           ; 16           ; 9            ; 16           ; 16           ; 11           ; 16           ; 0         ; 0         ; 0         ; 16           ; 16           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0         ; 0            ; 0            ;
; pLED[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; pLED[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; pLED[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; pLED[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; pLED[4]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; pSW[0]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; pSW[1]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; pSW[2]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; pSW[3]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; pSW[4]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; pFPGA_CLK           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; pRESET              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE6E22C8 for design "forest-risc-v"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "pll:PLL_Inst|altpll:ALTPLL_Inst|clk_pll_altpll1:auto_generated|pll1" as Cyclone IV E PLL type File: /home/notforest/Documents/forest-riscv/db/clk_pll_altpll1.v Line: 44
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:PLL_Inst|altpll:ALTPLL_Inst|clk_pll_altpll1:auto_generated|wire_pll1_clk[0] port File: /home/notforest/Documents/forest-riscv/db/clk_pll_altpll1.v Line: 44
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10E22C8 is compatible
    Info (176445): Device EP4CE15E22C8 is compatible
    Info (176445): Device EP4CE22E22C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location 101
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 2 pins of 12 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Warning (335093): The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'jtag_debug_sys/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'jtag_debug_sys/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'
Warning (332060): Node: pFPGA_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out is being clocked by pFPGA_CLK
Warning (332060): Node: cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|o_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register cpu:CPU_Inst|fetch_stage:FETCH_STAGE_Inst|o_instr[27] is being clocked by cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|o_clk
Warning (332060): Node: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_pio_cmd:pio_cmd|data_out[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|ona_clr is being clocked by jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_pio_cmd:pio_cmd|data_out[0]
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: PLL_Inst|ALTPLL_Inst|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node pll:PLL_Inst|altpll:ALTPLL_Inst|clk_pll_altpll1:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: /home/notforest/Documents/forest-riscv/db/clk_pll_altpll1.v Line: 78
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|o_clk  File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 41
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|o_clk File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 41
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|ona_clr  File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 42
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|ona_clr File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 42
Info (176353): Automatically promoted node jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_reset_synchronizer.v Line: 62
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1 File: /home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_std_synchronizer.v Line: 45
Info (176353): Automatically promoted node jtag_debug_sys:JTAG_DEBUG_SYS_Inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_reset_synchronizer.v Line: 62
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node jtag_debug_sys:JTAG_DEBUG_SYS_Inst|altera_reset_controller:rst_controller|merged_reset~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 8 registers into blocks of type Block RAM
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 1 input, 1 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  6 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  7 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  7 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "pBUZZER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pUART_RX" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pUART_TX" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 17% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (11888): Total time spent on timing analysis during the Fitter is 0.37 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file /home/notforest/Documents/forest-riscv/output_files/forest-risc-v.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 995 megabytes
    Info: Processing ended: Thu Sep 19 19:34:18 2024
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:16


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/notforest/Documents/forest-riscv/output_files/forest-risc-v.fit.smsg.


