[%General]
%3Csource%3E=D:/LogicDesignExperiment/final_project/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/vga.vhd
%3Cfilename%3E=D:/LogicDesignExperiment/final_project/camera_try/vga.v
%3Cclass%3E=100
%3Cbasename%3E=VGA
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=@Invalid()
%3CportOrder%3E=clk25, clkout, rez_160x120, rez_320x240, hsync, vsync, nblank, activearea, nsync
%3Clabel0%3E\category=113
%3Clabel0%3E\port=0
%3Clabel0%3E\alias=<label0>
%3Clabel1%3E\category=113
%3Clabel1%3E\port=0
%3Clabel1%3E\alias=<label1>
%3Clabel2%3E\category=113
%3Clabel2%3E\port=0
%3Clabel2%3E\alias=<label2>
activearea\category=117
activearea\port=2
activearea\alias=activeArea
activearea\type\Subtype\mark1=ieee::std_logic
activearea\type\Subtype\mark2=ieee::std_logic
behavioral\category=101
behavioral\port=0
behavioral\alias=Behavioral
clk25\category=117
clk25\port=1
clk25\alias=CLK25
clk25\type\Subtype\mark1=ieee::std_logic
clk25\type\Subtype\mark2=ieee::std_logic
clkout\category=117
clkout\port=2
clkout\alias=clkout
clkout\type\Subtype\mark1=ieee::std_logic
clkout\type\Subtype\mark2=ieee::std_logic
hb\category=106
hb\port=0
hb\alias=HB
hb\type\Subtype\mark1=ieee::integer
hb\type\Subtype\mark2=ieee::integer
hb\init\Constant\value=48
hb\init\Constant\units=
hb\init\Constant\typeClass=304
hcnt\category=117
hcnt\port=0
hcnt\alias=Hcnt
hcnt\type\Subtype\mark1=ieee::std_logic_vector
hcnt\type\Subtype\mark2=ieee::std_logic_vector
hcnt\type\Subtype\constraint\0\Range\dir=false
hcnt\type\Subtype\constraint\0\Range\left\Constant\value=9
hcnt\type\Subtype\constraint\0\Range\left\Constant\units=
hcnt\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
hcnt\type\Subtype\constraint\0\Range\right\Constant\value=0
hcnt\type\Subtype\constraint\0\Range\right\Constant\units=
hcnt\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
hcnt\init\Constant\value=0000000000
hcnt\init\Constant\units=
hcnt\init\Constant\typeClass=0
hd\category=106
hd\port=0
hd\alias=HD
hd\type\Subtype\mark1=ieee::integer
hd\type\Subtype\mark2=ieee::integer
hd\init\Constant\value=640
hd\init\Constant\units=
hd\init\Constant\typeClass=304
hf\category=106
hf\port=0
hf\alias=HF
hf\type\Subtype\mark1=ieee::integer
hf\type\Subtype\mark2=ieee::integer
hf\init\Constant\value=16
hf\init\Constant\units=
hf\init\Constant\typeClass=304
hm\category=106
hm\port=0
hm\alias=HM
hm\type\Subtype\mark1=ieee::integer
hm\type\Subtype\mark2=ieee::integer
hm\init\Constant\value=799
hm\init\Constant\units=
hm\init\Constant\typeClass=304
hr\category=106
hr\port=0
hr\alias=HR
hr\type\Subtype\mark1=ieee::integer
hr\type\Subtype\mark2=ieee::integer
hr\init\Constant\value=96
hr\init\Constant\units=
hr\init\Constant\typeClass=304
hsync\category=117
hsync\port=2
hsync\alias=Hsync
hsync\type\Subtype\mark1=ieee::std_logic
hsync\type\Subtype\mark2=ieee::std_logic
nblank\category=117
nblank\port=2
nblank\alias=Nblank
nblank\type\Subtype\mark1=ieee::std_logic
nblank\type\Subtype\mark2=ieee::std_logic
nsync\category=117
nsync\port=2
nsync\alias=Nsync
nsync\type\Subtype\mark1=ieee::std_logic
nsync\type\Subtype\mark2=ieee::std_logic
rez_160x120\category=117
rez_160x120\port=1
rez_160x120\alias=rez_160x120
rez_160x120\type\Subtype\mark1=ieee::std_logic
rez_160x120\type\Subtype\mark2=ieee::std_logic
rez_320x240\category=117
rez_320x240\port=1
rez_320x240\alias=rez_320x240
rez_320x240\type\Subtype\mark1=ieee::std_logic
rez_320x240\type\Subtype\mark2=ieee::std_logic
vb\category=106
vb\port=0
vb\alias=VB
vb\type\Subtype\mark1=ieee::integer
vb\type\Subtype\mark2=ieee::integer
vb\init\Constant\value=33
vb\init\Constant\units=
vb\init\Constant\typeClass=304
vcnt\category=117
vcnt\port=0
vcnt\alias=Vcnt
vcnt\type\Subtype\mark1=ieee::std_logic_vector
vcnt\type\Subtype\mark2=ieee::std_logic_vector
vcnt\type\Subtype\constraint\0\Range\dir=false
vcnt\type\Subtype\constraint\0\Range\left\Constant\value=9
vcnt\type\Subtype\constraint\0\Range\left\Constant\units=
vcnt\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
vcnt\type\Subtype\constraint\0\Range\right\Constant\value=0
vcnt\type\Subtype\constraint\0\Range\right\Constant\units=
vcnt\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
vcnt\init\Constant\value=1000001000
vcnt\init\Constant\units=
vcnt\init\Constant\typeClass=0
vd\category=106
vd\port=0
vd\alias=VD
vd\type\Subtype\mark1=ieee::integer
vd\type\Subtype\mark2=ieee::integer
vd\init\Constant\value=480
vd\init\Constant\units=
vd\init\Constant\typeClass=304
vf\category=106
vf\port=0
vf\alias=VF
vf\type\Subtype\mark1=ieee::integer
vf\type\Subtype\mark2=ieee::integer
vf\init\Constant\value=10
vf\init\Constant\units=
vf\init\Constant\typeClass=304
vga\category=100
vga\port=0
vga\alias=VGA
video\category=117
video\port=0
video\alias=video
video\type\Subtype\mark1=ieee::std_logic
video\type\Subtype\mark2=ieee::std_logic
vm\category=106
vm\port=0
vm\alias=VM
vm\type\Subtype\mark1=ieee::integer
vm\type\Subtype\mark2=ieee::integer
vm\init\Constant\value=524
vm\init\Constant\units=
vm\init\Constant\typeClass=304
vr\category=106
vr\port=0
vr\alias=VR
vr\type\Subtype\mark1=ieee::integer
vr\type\Subtype\mark2=ieee::integer
vr\init\Constant\value=2
vr\init\Constant\units=
vr\init\Constant\typeClass=304
vsync\category=117
vsync\port=2
vsync\alias=Vsync
vsync\type\Subtype\mark1=ieee::std_logic
vsync\type\Subtype\mark2=ieee::std_logic
%3ChasCode%3E=true
