{"vcs1":{"timestamp_begin":1682377706.370361233, "rt":0.15, "ut":0.07, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682377705.989671300}
{"VCS_COMP_START_TIME": 1682377705.989671300}
{"VCS_COMP_END_TIME": 1682377706.583477079}
{"VCS_USER_OPTIONS": "+lint=all -sverilog top.sv chip.sv datapath.sv FSM.sv library.sv IO.sv chip.sv I2C.sv"}
{"vcs1": {"peak_mem": 321848}}
