git clone --depth 1 --no-tags https://github.com/tyler-burkett/CPE584-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/253282209
git clone --depth 1 --no-tags https://github.com/PravallikaNalla/Verilog_MSI_components.git f:/verilog_sva_gh_scraper/data/full_repos/253331150
git clone --depth 1 --no-tags https://github.com/justingafford/CS161L_lab02.git f:/verilog_sva_gh_scraper/data/full_repos/255208249
git clone --depth 1 --no-tags https://github.com/Hameon4/User-Defined-Primitives-UDP-.git f:/verilog_sva_gh_scraper/data/full_repos/255005938
git clone --depth 1 --no-tags https://github.com/vasantharam/xilinx_spartan3e_lcd.git f:/verilog_sva_gh_scraper/data/full_repos/254620399
git clone --depth 1 --no-tags https://github.com/AhmedSadek60/Verilog-describing-ALU-and-Register-file.git f:/verilog_sva_gh_scraper/data/full_repos/254775710
git clone --depth 1 --no-tags https://github.com/devashishTaneja/AES-Encrytion.git f:/verilog_sva_gh_scraper/data/full_repos/254704398
git clone --depth 1 --no-tags https://github.com/Jacobam9/ee260_2020_spring_materials_week_10_repo.git f:/verilog_sva_gh_scraper/data/full_repos/250071154
git clone --depth 1 --no-tags https://github.com/wjdwls0630/2020_1_Digital_Circuit_Lab.git f:/verilog_sva_gh_scraper/data/full_repos/250467229
git clone --depth 1 --no-tags https://github.com/Prom1x2x/PLIS.git f:/verilog_sva_gh_scraper/data/full_repos/250918915
git clone --depth 1 --no-tags https://github.com/anmolharsh/SCLD.git f:/verilog_sva_gh_scraper/data/full_repos/250600702
git clone --depth 1 --no-tags https://github.com/Gerges-Wageh/MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/250393999
git clone --depth 1 --no-tags https://github.com/yxd97/ap_DUFT.git f:/verilog_sva_gh_scraper/data/full_repos/251277166
git clone --depth 1 --no-tags https://github.com/ELINGAP-7545/lab04-grupo-13.git f:/verilog_sva_gh_scraper/data/full_repos/250319214
git clone --depth 1 --no-tags https://github.com/cngai/cs152b-lab0.git f:/verilog_sva_gh_scraper/data/full_repos/252264919
git clone --depth 1 --no-tags https://github.com/Mambasss/LAB_1-PLIS.git f:/verilog_sva_gh_scraper/data/full_repos/251562279
git clone --depth 1 --no-tags https://github.com/lisazaher/Arcade-Basketball.git f:/verilog_sva_gh_scraper/data/full_repos/251545581
git clone --depth 1 --no-tags https://github.com/saiton03/cpu_pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/254028013
git clone --depth 1 --no-tags https://github.com/Hameon4/HDL_Based-Hardware-Testing-2.git f:/verilog_sva_gh_scraper/data/full_repos/254211634
git clone --depth 1 --no-tags https://github.com/unal-edigital1-2020-1/lab02.git f:/verilog_sva_gh_scraper/data/full_repos/249728064
git clone --depth 1 --no-tags https://github.com/unal-edigital1-2020-1/lab01-sumador-grupo-04.git f:/verilog_sva_gh_scraper/data/full_repos/248004097
git clone --depth 1 --no-tags https://github.com/vinevg1996/cpu.git f:/verilog_sva_gh_scraper/data/full_repos/249405917
git clone --depth 1 --no-tags https://github.com/jakhuyen/spi_adxl362.git f:/verilog_sva_gh_scraper/data/full_repos/249098267
git clone --depth 1 --no-tags https://github.com/justinyeh1995/Computer_Organization_NCTU_1082.git f:/verilog_sva_gh_scraper/data/full_repos/253369258
git clone --depth 1 --no-tags https://github.com/Yash6588/32-bit-Pipelined-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/253150845
git clone --depth 1 --no-tags https://github.com/manishgour70/ACAAssignment2.git f:/verilog_sva_gh_scraper/data/full_repos/248665201
git clone --depth 1 --no-tags https://github.com/qian-gu/qian-gu.github.io.git f:/verilog_sva_gh_scraper/data/full_repos/253036551
git clone --depth 1 --no-tags https://github.com/luism013/ARM_Processor_Design.git f:/verilog_sva_gh_scraper/data/full_repos/248400935
git clone --depth 1 --no-tags https://github.com/3amrA7med/ODE-Solver.git f:/verilog_sva_gh_scraper/data/full_repos/248376119
git clone --depth 1 --no-tags https://github.com/TareKhalifa/RISC-V-Pipelined.git f:/verilog_sva_gh_scraper/data/full_repos/247768317
git clone --depth 1 --no-tags https://github.com/chiranjeev-singhal/Verilog-designs.git f:/verilog_sva_gh_scraper/data/full_repos/247981965
git clone --depth 1 --no-tags https://github.com/wgzesg/EE2026.git f:/verilog_sva_gh_scraper/data/full_repos/248758373
git clone --depth 1 --no-tags https://github.com/sedoy-jango-2/SMK_digital_driver.git f:/verilog_sva_gh_scraper/data/full_repos/248957708
git clone --depth 1 --no-tags https://github.com/pablogtzgileta/single-cycle-mips-arqui-p2.git f:/verilog_sva_gh_scraper/data/full_repos/256071296
git clone --depth 1 --no-tags https://github.com/reinwaldebora/Vending-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/253766277
git clone --depth 1 --no-tags https://github.com/Hao-Jiun-Tu/EECS-2070.git f:/verilog_sva_gh_scraper/data/full_repos/253996457
git clone --depth 1 --no-tags https://github.com/josenava4428/ECE-5440-Lab-3.git f:/verilog_sva_gh_scraper/data/full_repos/250050763
git clone --depth 1 --no-tags https://github.com/XMY719/first_loaf.git f:/verilog_sva_gh_scraper/data/full_repos/249728843
git clone --depth 1 --no-tags https://github.com/alvn530/engr378-lab.git f:/verilog_sva_gh_scraper/data/full_repos/249566252
git clone --depth 1 --no-tags https://github.com/gwangjinjeong/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/249423910
git clone --depth 1 --no-tags https://github.com/antmicro/litex-ip-cores.git f:/verilog_sva_gh_scraper/data/full_repos/250746610
git clone --depth 1 --no-tags https://github.com/NightKirie/DIGITAL-IC-DESIGN.git f:/verilog_sva_gh_scraper/data/full_repos/251513969
git clone --depth 1 --no-tags https://github.com/gayu-thri/Verilog-Codes-Computer-Organization-and-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/252106809
git clone --depth 1 --no-tags https://github.com/LigasN/PongFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/253053348
git clone --depth 1 --no-tags https://github.com/sisaphilip/FIR-coefs.git f:/verilog_sva_gh_scraper/data/full_repos/255334942
git clone --depth 1 --no-tags https://github.com/swaelali/uhd.git f:/verilog_sva_gh_scraper/data/full_repos/254640152
git clone --depth 1 --no-tags https://github.com/maxperko/ee180_spr19-20.git f:/verilog_sva_gh_scraper/data/full_repos/255770428
git clone --depth 1 --no-tags https://github.com/popshia/Vending_Machine.git f:/verilog_sva_gh_scraper/data/full_repos/256236439
git clone --depth 1 --no-tags https://github.com/MikeDafi/Lab4CSE140L.git f:/verilog_sva_gh_scraper/data/full_repos/247190750
git clone --depth 1 --no-tags https://github.com/rkumarsingh35/Pair-Wise-Multiplier-verilog-code.git f:/verilog_sva_gh_scraper/data/full_repos/256415872
git clone --depth 1 --no-tags https://github.com/ssimbul/Verilog-Egg-Timer-Project.git f:/verilog_sva_gh_scraper/data/full_repos/256612257
git clone --depth 1 --no-tags https://github.com/alimpk/ce-aut-logic-ta.git f:/verilog_sva_gh_scraper/data/full_repos/256546961
git clone --depth 1 --no-tags https://github.com/MBWlodarczyk/Projekt_SYCY.git f:/verilog_sva_gh_scraper/data/full_repos/247990328
git clone --depth 1 --no-tags https://github.com/pablinza/pld20.git f:/verilog_sva_gh_scraper/data/full_repos/247820243
git clone --depth 1 --no-tags https://github.com/x0pr4nt3s/Proyecto_Arquitectura.git f:/verilog_sva_gh_scraper/data/full_repos/249866840
git clone --depth 1 --no-tags https://github.com/MBakhshi96/reliable-transmitter.git f:/verilog_sva_gh_scraper/data/full_repos/249236852
git clone --depth 1 --no-tags https://github.com/sheershaka/5-Stage-Pipeline-RISC-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/250145177
git clone --depth 1 --no-tags https://github.com/QXX0607/Development-of-32-bit-instruction-system-and-linked-list-sorting-project-based-on-basys3-and-vivado.git f:/verilog_sva_gh_scraper/data/full_repos/249942133
git clone --depth 1 --no-tags https://github.com/valentine9510/CPEN_311_LAB5.git f:/verilog_sva_gh_scraper/data/full_repos/251518671
git clone --depth 1 --no-tags https://github.com/kf7lsu/black-parrot.git f:/verilog_sva_gh_scraper/data/full_repos/253582064
git clone --depth 1 --no-tags https://github.com/lirc572/NECPU-Assembler.git f:/verilog_sva_gh_scraper/data/full_repos/250248470
git clone --depth 1 --no-tags https://github.com/wangzhe2019/wangzhe2019.git f:/verilog_sva_gh_scraper/data/full_repos/251620989
git clone --depth 1 --no-tags https://github.com/CMU-18-500-TeamTensor/SPI-Bus.git f:/verilog_sva_gh_scraper/data/full_repos/252201771
git clone --depth 1 --no-tags https://github.com/whensungoesdown/cpu4.git f:/verilog_sva_gh_scraper/data/full_repos/248265191
git clone --depth 1 --no-tags https://github.com/ranjan-yadav/VERILOG-CODES.git f:/verilog_sva_gh_scraper/data/full_repos/248503552
git clone --depth 1 --no-tags https://github.com/zytyz/Single-Cycle-MIPS-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/248810770
git clone --depth 1 --no-tags https://github.com/cloudree/RetroCon_Front.git f:/verilog_sva_gh_scraper/data/full_repos/248204560
git clone --depth 1 --no-tags https://github.com/alan890104/2020-Computer-Organization-32-bit-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/255553472
git clone --depth 1 --no-tags https://github.com/Lmx2315/project_SDR_tx2.git f:/verilog_sva_gh_scraper/data/full_repos/255345103
git clone --depth 1 --no-tags https://github.com/kmintae/CSED311.git f:/verilog_sva_gh_scraper/data/full_repos/252371275
git clone --depth 1 --no-tags https://github.com/marfer/fpga_snake.git f:/verilog_sva_gh_scraper/data/full_repos/253073142
git clone --depth 1 --no-tags https://github.com/botrote/Archi_Lab_2.git f:/verilog_sva_gh_scraper/data/full_repos/254785738
git clone --depth 1 --no-tags https://github.com/taolixincheng/git.git f:/verilog_sva_gh_scraper/data/full_repos/254584642
git clone --depth 1 --no-tags https://github.com/RebekaHenry/Digital-Circuits.git f:/verilog_sva_gh_scraper/data/full_repos/249533862
git clone --depth 1 --no-tags https://github.com/opensiriusfox/fpga-VGA_blinken.git f:/verilog_sva_gh_scraper/data/full_repos/249236147
git clone --depth 1 --no-tags https://github.com/jsdaniel007/Single-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/247216540
git clone --depth 1 --no-tags https://github.com/josemnr/Tarea8.git f:/verilog_sva_gh_scraper/data/full_repos/247898112
git clone --depth 1 --no-tags https://github.com/unal-edigital1-2020-1/lab01-sumador-grupo-02.git f:/verilog_sva_gh_scraper/data/full_repos/247779020
git clone --depth 1 --no-tags https://github.com/mohit11511/Design-and-FPGA-implementation-of-8-bit-Vedic-Multiplier-using-Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/250451290
git clone --depth 1 --no-tags https://github.com/radonyl/Operation-0.git f:/verilog_sva_gh_scraper/data/full_repos/250441473
git clone --depth 1 --no-tags https://github.com/cole-anderson/ALUProject-4210.git f:/verilog_sva_gh_scraper/data/full_repos/250315733
git clone --depth 1 --no-tags https://github.com/Ivansteinium/EAS_Prac.git f:/verilog_sva_gh_scraper/data/full_repos/250269881
git clone --depth 1 --no-tags https://github.com/FrancoGP12/SisEmb.git f:/verilog_sva_gh_scraper/data/full_repos/250481283
git clone --depth 1 --no-tags https://github.com/aenache99/Circuite-Integrate-Digitale.git f:/verilog_sva_gh_scraper/data/full_repos/250847343
git clone --depth 1 --no-tags https://github.com/courageheart/CortexM0_SOC.git f:/verilog_sva_gh_scraper/data/full_repos/256363078
git clone --depth 1 --no-tags https://github.com/prestonsn/Intel-i7-caches.git f:/verilog_sva_gh_scraper/data/full_repos/255799755
git clone --depth 1 --no-tags https://github.com/owenyjx/CA_lab.git f:/verilog_sva_gh_scraper/data/full_repos/254400062
git clone --depth 1 --no-tags https://github.com/yucheng881111/computer-organization.git f:/verilog_sva_gh_scraper/data/full_repos/255666386
git clone --depth 1 --no-tags https://github.com/zhwang19/verilog-module.git f:/verilog_sva_gh_scraper/data/full_repos/255947023
git clone --depth 1 --no-tags https://github.com/souvicksaha95/Flip-Flop-in-FPGA-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/256103880
git clone --depth 1 --no-tags https://github.com/Hannsel101/ECE176_Semester_Project.git f:/verilog_sva_gh_scraper/data/full_repos/256109816
git clone --depth 1 --no-tags https://github.com/Lee-Juntong/EE2026project.git f:/verilog_sva_gh_scraper/data/full_repos/253196785
git clone --depth 1 --no-tags https://github.com/NuttySalmon/MIPS-Processor-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/253638927
git clone --depth 1 --no-tags https://github.com/Joeyu8863/154blab1.git f:/verilog_sva_gh_scraper/data/full_repos/253916979
git clone --depth 1 --no-tags https://github.com/roryloughrey/CORDIC-Project.git f:/verilog_sva_gh_scraper/data/full_repos/251379453
git clone --depth 1 --no-tags https://github.com/jmathur25/uart.git f:/verilog_sva_gh_scraper/data/full_repos/251162756
git clone --depth 1 --no-tags https://github.com/YuanzhongLi/cpu-exercise.git f:/verilog_sva_gh_scraper/data/full_repos/254529311
git clone --depth 1 --no-tags https://github.com/ElectronicGuy/RiscV-LITE.git f:/verilog_sva_gh_scraper/data/full_repos/252818954
git clone --depth 1 --no-tags https://github.com/x0pr4nt3s/Datapth-Single-cycle.git f:/verilog_sva_gh_scraper/data/full_repos/252895312
git clone --depth 1 --no-tags https://github.com/kobekeo24/Kobe_Keopraseuth_Repo.git f:/verilog_sva_gh_scraper/data/full_repos/254800215
