Reading resource constraints from BULB_resources/r/2Alu2Mul

Available resources:
RES00:		And, Or, Mem, Add, Cmp, Other, Shift, Sub, 
RES01:		And, Or, Mem, Add, Cmp, Other, Shift, Sub, 
RES02:		Mul, Div, 
RES03:		Mul, Div, 

Available operations:
Mem:		RES00, RES01, 
Add:		RES00, RES01, 
Sub:		RES00, RES01, 
Mul:		RES02, RES03, 
Div:		RES02, RES03, 
Shift:		RES00, RES01, 
And:		RES00, RES01, 
Or:		RES00, RES01, 
Cmp:		RES00, RES01, 
Other:		RES00, RES01, 
Slack:		
A:		
B:		

PARSING INPUT GRAPH: graphs/FFT-fft3-387-948.dot
Input graph:

n90 (Sub):
  successors
   n89--777:DMA_STORE64 	0
  predecessors
   n110--773:DMA_LOAD64 	0
   n75--735:DSUB 	0

n92 (Mem):
  successors
   n91--924:DADD 	0

n91 (Add):
  successors
   n108--925:DMA_STORE64 	0
  predecessors
   n92--921:DMA_LOAD64 	0
   n93--865:DADD 	0

n94 (Mem):
  predecessors
   n44--911:DADD 	0

n93 (Add):
  successors
   n69--898:DSUB 	0
   n91--924:DADD 	0
  predecessors
   n0--864:DMUL 	0
   n78--854:DMUL 	0

n96 (Div):
  successors
   n95--673:IFGE 	0

n95 (Cmp):
  predecessors
   n96--672:IDIV 	0
   n86--664:IADD 	0

n10 (Sub):
  successors
   n8--603:DMA_STORE64 	0
  predecessors
   n83--599:DMA_LOAD64 	0
   n54--561:DSUB 	0

n98 (Mem):
  successors
   n13--423:DMA_LOAD64 	0
   n1--703:DMA_LOAD64 	0

n97 (Mem):
  predecessors
   n38--538:DADD 	0

n12 (Mul):
  successors
   n40--479:DADD 	0
  predecessors
   n14--453:DMA_LOAD64 	0
   n13--423:DMA_LOAD64 	0

n11 (Mem):
  successors
   n52--829:DMUL 	0
   n78--854:DMUL 	0
  predecessors
   n7--721:IADD 	0

n99 (Mem):
  successors
   n88--644:DADD 	0

n14 (Mem):
  successors
   n12--478:DMUL 	0
   n34--454:DMUL 	0
  predecessors
   n9--441:IADD 	0

n13 (Mem):
  successors
   n15--584:DMUL 	0
   n12--478:DMUL 	0
   n33--443:DMUL 	0
   n55--549:DMUL 	0
  predecessors
   n36--414:IAND 	0
   n98--418:DMA_LOAD(ref) 	0

n16 (Mem):
  successors
   n15--584:DMUL 	0
   n56--560:DMUL 	0
  predecessors
   n9--441:IADD 	0

n15 (Mul):
  successors
   n25--585:DADD 	0
  predecessors
   n13--423:DMA_LOAD64 	0
   n16--559:DMA_LOAD64 	0

n18 (Mem):
  successors
   n17--711:DMA_LOAD64 	0
   n21--431:DMA_LOAD64 	0

n17 (Mem):
  successors
   n81--840:DMUL 	0
   n60--734:DMUL 	0
   n23--748:DMUL 	0
   n78--854:DMUL 	0
  predecessors
   n18--426:DMA_LOAD(ref) 	0
   n19--694:IAND 	0

n19 (And):
  successors
   n1--703:DMA_LOAD64 	0
   n17--711:DMA_LOAD64 	0
  predecessors
   n85--687:ISHL 	0

n21 (Mem):
  successors
   n47--468:DMUL 	0
   n20--574:DMUL 	0
   n34--454:DMUL 	0
   n56--560:DMUL 	0
  predecessors
   n36--414:IAND 	0
   n18--426:DMA_LOAD(ref) 	0

n20 (Mul):
  successors
   n25--585:DADD 	0
  predecessors
   n21--431:DMA_LOAD64 	0
   n22--548:DMA_LOAD64 	0

n23 (Mul):
  successors
   n5--759:DADD 	0
  predecessors
   n35--722:DMA_LOAD64 	0
   n17--711:DMA_LOAD64 	0

n22 (Mem):
  successors
   n20--574:DMUL 	0
   n55--549:DMUL 	0
  predecessors
   n9--441:IADD 	0

n25 (Add):
  successors
   n58--618:DSUB 	0
   n88--644:DADD 	0
  predecessors
   n15--584:DMUL 	0
   n20--574:DMUL 	0

n24 (Mul):
  successors
   n5--759:DADD 	0
  predecessors
   n1--703:DMA_LOAD64 	0
   n6--733:DMA_LOAD64 	0

n27 (And):
  successors
   n26--654:IFEQ 	0
  predecessors
   n29--646:IADD 	0

n26 (Cmp):
  predecessors
   n27--653:IAND 	0

n29 (Add):
  successors
   n27--653:IAND 	0
   n28--661:IADD 	0

n28 (Add):
  predecessors
   n29--646:IADD 	0

n30 (Mem):
  predecessors
   n9--441:IADD 	0
   n31--512:DSUB 	0

n32 (Sub):
  successors
   n105--496:DSUB 	0
   n62--525:DADD 	0
  predecessors
   n34--454:DMUL 	0
   n33--443:DMUL 	0

n31 (Sub):
  successors
   n30--513:DMA_STORE64 	0
  predecessors
   n80--509:DMA_LOAD64 	0
   n40--479:DADD 	0

n34 (Mul):
  successors
   n32--455:DSUB 	0
  predecessors
   n14--453:DMA_LOAD64 	0
   n21--431:DMA_LOAD64 	0

n33 (Mul):
  successors
   n32--455:DSUB 	0
  predecessors
   n13--423:DMA_LOAD64 	0
   n43--442:DMA_LOAD64 	0

n36 (And):
  successors
   n13--423:DMA_LOAD64 	0
   n21--431:DMA_LOAD64 	0
  predecessors
   n37--407:ISHL 	0

n35 (Mem):
  successors
   n59--723:DMUL 	0
   n23--748:DMUL 	0
  predecessors
   n7--721:IADD 	0

n38 (Add):
  successors
   n97--539:DMA_STORE64 	0
  predecessors
   n39--535:DMA_LOAD64 	0
   n40--479:DADD 	0

n37 (Shift):
  successors
   n36--414:IAND 	0
  predecessors
   n65--406:ISUB 	0

n39 (Mem):
  successors
   n38--538:DADD 	0

n41 (Cmp):
  predecessors
   n42--392:IDIV 	0

n40 (Add):
  successors
   n38--538:DADD 	0
   n31--512:DSUB 	0
  predecessors
   n47--468:DMUL 	0
   n12--478:DMUL 	0

n43 (Mem):
  successors
   n47--468:DMUL 	0
   n33--443:DMUL 	0
  predecessors
   n9--441:IADD 	0

n42 (Div):
  successors
   n41--393:IFGE 	0

n45 (Mem):
  successors
   n44--911:DADD 	0

n44 (Add):
  successors
   n94--912:DMA_STORE64 	0
  predecessors
   n46--841:DSUB 	0
   n45--908:DMA_LOAD64 	0

n47 (Mul):
  successors
   n40--479:DADD 	0
  predecessors
   n21--431:DMA_LOAD64 	0
   n43--442:DMA_LOAD64 	0

n46 (Sub):
  successors
   n50--882:DSUB 	0
   n44--911:DADD 	0
  predecessors
   n81--840:DMUL 	0
   n52--829:DMUL 	0

n49 (Sub):
  successors
   n48--793:DMA_STORE64 	0
  predecessors
   n5--759:DADD 	0
   n53--789:DMA_LOAD64 	0

n48 (Mem):
  predecessors
   n49--792:DSUB 	0
   n7--721:IADD 	0

n0 (Mul):
  successors
   n93--865:DADD 	0
  predecessors
   n1--703:DMA_LOAD64 	0
   n2--839:DMA_LOAD64 	0

n1 (Mem):
  successors
   n24--758:DMUL 	0
   n0--864:DMUL 	0
   n59--723:DMUL 	0
   n52--829:DMUL 	0
  predecessors
   n19--694:IAND 	0
   n98--418:DMA_LOAD(ref) 	0

n2 (Mem):
  successors
   n0--864:DMUL 	0
   n81--840:DMUL 	0
  predecessors
   n7--721:IADD 	0

n3 (Add):
  successors
   n79--819:DMA_STORE64 	0
  predecessors
   n4--815:DMA_LOAD64 	0
   n5--759:DADD 	0

n4 (Mem):
  successors
   n3--818:DADD 	0

n5 (Add):
  successors
   n49--792:DSUB 	0
   n3--818:DADD 	0
  predecessors
   n24--758:DMUL 	0
   n23--748:DMUL 	0

n6 (Mem):
  successors
   n24--758:DMUL 	0
   n60--734:DMUL 	0
  predecessors
   n7--721:IADD 	0

n50 (Sub):
  successors
   n109--883:DMA_STORE64 	0
  predecessors
   n46--841:DSUB 	0
   n51--879:DMA_LOAD64 	0

n7 (Add):
  successors
   n35--722:DMA_LOAD64 	0
   n68--899:DMA_STORE64 	0
   n48--793:DMA_STORE64 	0
   n2--839:DMA_LOAD64 	0
   n6--733:DMA_LOAD64 	0
   n89--777:DMA_STORE64 	0
   n109--883:DMA_STORE64 	0
   n11--828:DMA_LOAD64 	0

n8 (Mem):
  predecessors
   n9--441:IADD 	0
   n10--602:DSUB 	0

n52 (Mul):
  successors
   n46--841:DSUB 	0
  predecessors
   n1--703:DMA_LOAD64 	0
   n11--828:DMA_LOAD64 	0

n9 (Add):
  successors
   n14--453:DMA_LOAD64 	0
   n57--619:DMA_STORE64 	0
   n16--559:DMA_LOAD64 	0
   n107--497:DMA_STORE64 	0
   n8--603:DMA_STORE64 	0
   n30--513:DMA_STORE64 	0
   n43--442:DMA_LOAD64 	0
   n22--548:DMA_LOAD64 	0

n51 (Mem):
  successors
   n50--882:DSUB 	0

n54 (Sub):
  successors
   n70--631:DADD 	0
   n10--602:DSUB 	0
  predecessors
   n56--560:DMUL 	0
   n55--549:DMUL 	0

n53 (Mem):
  successors
   n49--792:DSUB 	0

n56 (Mul):
  successors
   n54--561:DSUB 	0
  predecessors
   n16--559:DMA_LOAD64 	0
   n21--431:DMA_LOAD64 	0

n55 (Mul):
  successors
   n54--561:DSUB 	0
  predecessors
   n13--423:DMA_LOAD64 	0
   n22--548:DMA_LOAD64 	0

n58 (Sub):
  successors
   n57--619:DMA_STORE64 	0
  predecessors
   n25--585:DADD 	0
   n72--615:DMA_LOAD64 	0

n57 (Mem):
  predecessors
   n58--618:DSUB 	0
   n9--441:IADD 	0

n59 (Mul):
  successors
   n75--735:DSUB 	0
  predecessors
   n35--722:DMA_LOAD64 	0
   n1--703:DMA_LOAD64 	0

n61 (Mem):
  predecessors
   n62--525:DADD 	0

n60 (Mul):
  successors
   n75--735:DSUB 	0
  predecessors
   n17--711:DMA_LOAD64 	0
   n6--733:DMA_LOAD64 	0

n63 (Sub):
  successors
   n85--687:ISHL 	0
  predecessors
   n64--683:ISUB 	0

n62 (Add):
  successors
   n61--526:DMA_STORE64 	0
  predecessors
   n102--522:DMA_LOAD64 	0
   n32--455:DSUB 	0

n65 (Sub):
  successors
   n37--407:ISHL 	0
  predecessors
   n66--403:ISUB 	0

n64 (Sub):
  successors
   n63--686:ISUB 	0
  predecessors
   n67--399:DMA_LOAD 	0

n67 (Mem):
  successors
   n64--683:ISUB 	0
   n66--403:ISUB 	0

n66 (Sub):
  successors
   n65--406:ISUB 	0
  predecessors
   n67--399:DMA_LOAD 	0

n69 (Sub):
  successors
   n68--899:DMA_STORE64 	0
  predecessors
   n104--895:DMA_LOAD64 	0
   n93--865:DADD 	0

n68 (Mem):
  predecessors
   n69--898:DSUB 	0
   n7--721:IADD 	0

n70 (Add):
  successors
   n101--632:DMA_STORE64 	0
  predecessors
   n71--628:DMA_LOAD64 	0
   n54--561:DSUB 	0

n72 (Mem):
  successors
   n58--618:DSUB 	0

n71 (Mem):
  successors
   n70--631:DADD 	0

n74 (Mem):
  successors
   n73--805:DADD 	0

n73 (Add):
  successors
   n84--806:DMA_STORE64 	0
  predecessors
   n74--802:DMA_LOAD64 	0
   n75--735:DSUB 	0

n76 (Add):
  predecessors
   n77--926:IADD 	0

n75 (Sub):
  successors
   n90--776:DSUB 	0
   n73--805:DADD 	0
  predecessors
   n59--723:DMUL 	0
   n60--734:DMUL 	0

n78 (Mul):
  successors
   n93--865:DADD 	0
  predecessors
   n17--711:DMA_LOAD64 	0
   n11--828:DMA_LOAD64 	0

n77 (Add):
  successors
   n82--933:IAND 	0
   n76--941:IADD 	0

n110 (Mem):
  successors
   n90--776:DSUB 	0

n79 (Mem):
  predecessors
   n3--818:DADD 	0

n81 (Mul):
  successors
   n46--841:DSUB 	0
  predecessors
   n2--839:DMA_LOAD64 	0
   n17--711:DMA_LOAD64 	0

n80 (Mem):
  successors
   n31--512:DSUB 	0

n83 (Mem):
  successors
   n10--602:DSUB 	0

n82 (And):
  successors
   n100--934:IFEQ 	0
  predecessors
   n77--926:IADD 	0

n85 (Shift):
  successors
   n19--694:IAND 	0
  predecessors
   n63--686:ISUB 	0
   n86--664:IADD 	0

n84 (Mem):
  predecessors
   n73--805:DADD 	0

n87 (Mem):
  predecessors
   n88--644:DADD 	0

n86 (Add):
  successors
   n103--944:IADD 	0
   n85--687:ISHL 	0
   n95--673:IFGE 	0

n89 (Mem):
  predecessors
   n90--776:DSUB 	0
   n7--721:IADD 	0

n88 (Add):
  successors
   n87--645:DMA_STORE64 	0
  predecessors
   n25--585:DADD 	0
   n99--641:DMA_LOAD64 	0

n100 (Cmp):
  predecessors
   n82--933:IAND 	0

n103 (Add):
  predecessors
   n86--664:IADD 	0

n104 (Mem):
  successors
   n69--898:DSUB 	0

n101 (Mem):
  predecessors
   n70--631:DADD 	0

n102 (Mem):
  successors
   n62--525:DADD 	0

n107 (Mem):
  predecessors
   n105--496:DSUB 	0
   n9--441:IADD 	0

n108 (Mem):
  predecessors
   n91--924:DADD 	0

n105 (Sub):
  successors
   n107--497:DMA_STORE64 	0
  predecessors
   n106--493:DMA_LOAD64 	0
   n32--455:DSUB 	0

n106 (Mem):
  successors
   n105--496:DSUB 	0

n109 (Mem):
  predecessors
   n50--882:DSUB 	0
   n7--721:IADD 	0

Nr of Nodes : 111
DOING ASAP SCHEDULE
Found schedule of length 19 with 111 nodes

n92--921:DMA_LOAD64 : [0:1]
n4--815:DMA_LOAD64 : [0:1]
n72--615:DMA_LOAD64 : [0:1]
n7--721:IADD : [0:0]
n71--628:DMA_LOAD64 : [0:1]
n96--672:IDIV : [0:17]
n74--802:DMA_LOAD64 : [0:1]
n9--441:IADD : [0:0]
n51--879:DMA_LOAD64 : [0:1]
n98--418:DMA_LOAD(ref) : [0:1]
n53--789:DMA_LOAD64 : [0:1]
n99--641:DMA_LOAD64 : [0:1]
n77--926:IADD : [0:0]
n110--773:DMA_LOAD64 : [0:1]
n18--426:DMA_LOAD(ref) : [0:1]
n39--535:DMA_LOAD64 : [0:1]
n80--509:DMA_LOAD64 : [0:1]
n83--599:DMA_LOAD64 : [0:1]
n42--392:IDIV : [0:17]
n86--664:IADD : [0:0]
n45--908:DMA_LOAD64 : [0:1]
n67--399:DMA_LOAD : [0:1]
n29--646:IADD : [0:0]
n104--895:DMA_LOAD64 : [0:1]
n102--522:DMA_LOAD64 : [0:1]
n106--493:DMA_LOAD64 : [0:1]
n2--839:DMA_LOAD64 : [1:2]
n6--733:DMA_LOAD64 : [1:2]
n76--941:IADD : [1:1]
n11--828:DMA_LOAD64 : [1:2]
n14--453:DMA_LOAD64 : [1:2]
n35--722:DMA_LOAD64 : [1:2]
n16--559:DMA_LOAD64 : [1:2]
n82--933:IAND : [1:1]
n43--442:DMA_LOAD64 : [1:2]
n22--548:DMA_LOAD64 : [1:2]
n27--653:IAND : [1:1]
n103--944:IADD : [1:1]
n28--661:IADD : [1:1]
n64--683:ISUB : [2:2]
n66--403:ISUB : [2:2]
n100--934:IFEQ : [2:2]
n26--654:IFEQ : [2:2]
n63--686:ISUB : [3:3]
n65--406:ISUB : [3:3]
n37--407:ISHL : [4:4]
n85--687:ISHL : [4:4]
n36--414:IAND : [5:5]
n19--694:IAND : [5:5]
n13--423:DMA_LOAD64 : [6:7]
n1--703:DMA_LOAD64 : [6:7]
n17--711:DMA_LOAD64 : [6:7]
n21--431:DMA_LOAD64 : [6:7]
n0--864:DMUL : [8:11]
n81--840:DMUL : [8:11]
n60--734:DMUL : [8:11]
n52--829:DMUL : [8:11]
n20--574:DMUL : [8:11]
n12--478:DMUL : [8:11]
n23--748:DMUL : [8:11]
n78--854:DMUL : [8:11]
n34--454:DMUL : [8:11]
n56--560:DMUL : [8:11]
n33--443:DMUL : [8:11]
n55--549:DMUL : [8:11]
n47--468:DMUL : [8:11]
n24--758:DMUL : [8:11]
n15--584:DMUL : [8:11]
n59--723:DMUL : [8:11]
n25--585:DADD : [12:12]
n46--841:DSUB : [12:12]
n5--759:DADD : [12:12]
n93--865:DADD : [12:12]
n40--479:DADD : [12:12]
n32--455:DSUB : [12:12]
n54--561:DSUB : [12:12]
n75--735:DSUB : [12:12]
n90--776:DSUB : [13:13]
n3--818:DADD : [13:13]
n70--631:DADD : [13:13]
n91--924:DADD : [13:13]
n50--882:DSUB : [13:13]
n62--525:DADD : [13:13]
n73--805:DADD : [13:13]
n10--602:DSUB : [13:13]
n31--512:DSUB : [13:13]
n88--644:DADD : [13:13]
n44--911:DADD : [13:13]
n58--618:DSUB : [13:13]
n69--898:DSUB : [13:13]
n49--792:DSUB : [13:13]
n38--538:DADD : [13:13]
n105--496:DSUB : [13:13]
n61--526:DMA_STORE64 : [14:15]
n94--912:DMA_STORE64 : [14:15]
n8--603:DMA_STORE64 : [14:15]
n30--513:DMA_STORE64 : [14:15]
n84--806:DMA_STORE64 : [14:15]
n87--645:DMA_STORE64 : [14:15]
n97--539:DMA_STORE64 : [14:15]
n89--777:DMA_STORE64 : [14:15]
n79--819:DMA_STORE64 : [14:15]
n57--619:DMA_STORE64 : [14:15]
n68--899:DMA_STORE64 : [14:15]
n48--793:DMA_STORE64 : [14:15]
n101--632:DMA_STORE64 : [14:15]
n107--497:DMA_STORE64 : [14:15]
n108--925:DMA_STORE64 : [14:15]
n109--883:DMA_STORE64 : [14:15]
n41--393:IFGE : [18:18]
n95--673:IFGE : [18:18]

FINISHED ASAP SCHEDULE

DOING LAZY ALAP SCHEDULE
Found schedule of length 240 with 111 nodes

n96--672:IDIV : [0:17]
n42--392:IDIV : [18:35]
n67--399:DMA_LOAD : [36:37]
n64--683:ISUB : [38:38]
n66--403:ISUB : [39:39]
n63--686:ISUB : [40:40]
n65--406:ISUB : [41:41]
n86--664:IADD : [42:42]
n37--407:ISHL : [43:43]
n18--426:DMA_LOAD(ref) : [44:45]
n85--687:ISHL : [46:46]
n98--418:DMA_LOAD(ref) : [47:48]
n36--414:IAND : [49:49]
n19--694:IAND : [50:50]
n7--721:IADD : [51:51]
n9--441:IADD : [52:52]
n1--703:DMA_LOAD64 : [53:54]
n2--839:DMA_LOAD64 : [55:56]
n6--733:DMA_LOAD64 : [57:58]
n21--431:DMA_LOAD64 : [59:60]
n43--442:DMA_LOAD64 : [61:62]
n11--828:DMA_LOAD64 : [63:64]
n22--548:DMA_LOAD64 : [65:66]
n14--453:DMA_LOAD64 : [67:68]
n35--722:DMA_LOAD64 : [69:70]
n13--423:DMA_LOAD64 : [71:72]
n16--559:DMA_LOAD64 : [73:74]
n17--711:DMA_LOAD64 : [75:76]
n0--864:DMUL : [77:80]
n81--840:DMUL : [81:84]
n60--734:DMUL : [85:88]
n52--829:DMUL : [89:92]
n20--574:DMUL : [93:96]
n23--748:DMUL : [97:100]
n78--854:DMUL : [101:104]
n56--560:DMUL : [105:108]
n34--454:DMUL : [109:112]
n12--478:DMUL : [113:116]
n55--549:DMUL : [117:120]
n33--443:DMUL : [121:124]
n47--468:DMUL : [125:128]
n24--758:DMUL : [129:132]
n59--723:DMUL : [133:136]
n15--584:DMUL : [137:140]
n4--815:DMA_LOAD64 : [141:142]
n92--921:DMA_LOAD64 : [143:144]
n72--615:DMA_LOAD64 : [145:146]
n71--628:DMA_LOAD64 : [147:148]
n74--802:DMA_LOAD64 : [149:150]
n51--879:DMA_LOAD64 : [151:152]
n53--789:DMA_LOAD64 : [153:154]
n99--641:DMA_LOAD64 : [155:156]
n110--773:DMA_LOAD64 : [157:158]
n39--535:DMA_LOAD64 : [159:160]
n80--509:DMA_LOAD64 : [161:162]
n83--599:DMA_LOAD64 : [163:164]
n45--908:DMA_LOAD64 : [165:166]
n104--895:DMA_LOAD64 : [167:168]
n102--522:DMA_LOAD64 : [169:170]
n106--493:DMA_LOAD64 : [171:172]
n5--759:DADD : [173:173]
n93--865:DADD : [174:174]
n54--561:DSUB : [175:175]
n32--455:DSUB : [176:176]
n75--735:DSUB : [177:177]
n40--479:DADD : [178:178]
n25--585:DADD : [179:179]
n46--841:DSUB : [180:180]
n90--776:DSUB : [181:181]
n3--818:DADD : [182:182]
n70--631:DADD : [183:183]
n91--924:DADD : [184:184]
n50--882:DSUB : [185:185]
n62--525:DADD : [186:186]
n73--805:DADD : [187:187]
n10--602:DSUB : [188:188]
n31--512:DSUB : [189:189]
n44--911:DADD : [190:190]
n88--644:DADD : [191:191]
n77--926:IADD : [192:192]
n58--618:DSUB : [193:193]
n69--898:DSUB : [194:194]
n38--538:DADD : [195:195]
n49--792:DSUB : [196:196]
n29--646:IADD : [197:197]
n105--496:DSUB : [198:198]
n94--912:DMA_STORE64 : [199:200]
n61--526:DMA_STORE64 : [201:202]
n82--933:IAND : [203:203]
n30--513:DMA_STORE64 : [204:205]
n8--603:DMA_STORE64 : [206:207]
n84--806:DMA_STORE64 : [208:209]
n87--645:DMA_STORE64 : [210:211]
n97--539:DMA_STORE64 : [212:213]
n89--777:DMA_STORE64 : [214:215]
n57--619:DMA_STORE64 : [216:217]
n68--899:DMA_STORE64 : [218:219]
n79--819:DMA_STORE64 : [220:221]
n27--653:IAND : [222:222]
n48--793:DMA_STORE64 : [223:224]
n101--632:DMA_STORE64 : [225:226]
n107--497:DMA_STORE64 : [227:228]
n108--925:DMA_STORE64 : [229:230]
n109--883:DMA_STORE64 : [231:232]
n41--393:IFGE : [233:233]
n95--673:IFGE : [234:234]
n76--941:IADD : [235:235]
n100--934:IFEQ : [236:236]
n26--654:IFEQ : [237:237]
n103--944:IADD : [238:238]
n28--661:IADD : [239:239]

FINISHED ALAP SCHEDULE

DOING NORMAL ALAP SCHEDULE
Found schedule of length 19 with 111 nodes

n96--672:IDIV : [0:17]
n42--392:IDIV : [0:17]
n67--399:DMA_LOAD : [3:4]
n64--683:ISUB : [5:5]
n66--403:ISUB : [5:5]
n63--686:ISUB : [6:6]
n65--406:ISUB : [6:6]
n86--664:IADD : [6:6]
n37--407:ISHL : [7:7]
n18--426:DMA_LOAD(ref) : [7:8]
n85--687:ISHL : [7:7]
n98--418:DMA_LOAD(ref) : [7:8]
n36--414:IAND : [8:8]
n19--694:IAND : [8:8]
n7--721:IADD : [8:8]
n9--441:IADD : [8:8]
n1--703:DMA_LOAD64 : [9:10]
n2--839:DMA_LOAD64 : [9:10]
n6--733:DMA_LOAD64 : [9:10]
n21--431:DMA_LOAD64 : [9:10]
n43--442:DMA_LOAD64 : [9:10]
n11--828:DMA_LOAD64 : [9:10]
n22--548:DMA_LOAD64 : [9:10]
n14--453:DMA_LOAD64 : [9:10]
n35--722:DMA_LOAD64 : [9:10]
n13--423:DMA_LOAD64 : [9:10]
n16--559:DMA_LOAD64 : [9:10]
n17--711:DMA_LOAD64 : [9:10]
n0--864:DMUL : [11:14]
n81--840:DMUL : [11:14]
n60--734:DMUL : [11:14]
n52--829:DMUL : [11:14]
n20--574:DMUL : [11:14]
n23--748:DMUL : [11:14]
n78--854:DMUL : [11:14]
n56--560:DMUL : [11:14]
n34--454:DMUL : [11:14]
n12--478:DMUL : [11:14]
n55--549:DMUL : [11:14]
n33--443:DMUL : [11:14]
n47--468:DMUL : [11:14]
n24--758:DMUL : [11:14]
n59--723:DMUL : [11:14]
n15--584:DMUL : [11:14]
n4--815:DMA_LOAD64 : [14:15]
n92--921:DMA_LOAD64 : [14:15]
n72--615:DMA_LOAD64 : [14:15]
n71--628:DMA_LOAD64 : [14:15]
n74--802:DMA_LOAD64 : [14:15]
n51--879:DMA_LOAD64 : [14:15]
n53--789:DMA_LOAD64 : [14:15]
n99--641:DMA_LOAD64 : [14:15]
n110--773:DMA_LOAD64 : [14:15]
n39--535:DMA_LOAD64 : [14:15]
n80--509:DMA_LOAD64 : [14:15]
n83--599:DMA_LOAD64 : [14:15]
n45--908:DMA_LOAD64 : [14:15]
n104--895:DMA_LOAD64 : [14:15]
n102--522:DMA_LOAD64 : [14:15]
n106--493:DMA_LOAD64 : [14:15]
n5--759:DADD : [15:15]
n93--865:DADD : [15:15]
n54--561:DSUB : [15:15]
n32--455:DSUB : [15:15]
n75--735:DSUB : [15:15]
n40--479:DADD : [15:15]
n25--585:DADD : [15:15]
n46--841:DSUB : [15:15]
n90--776:DSUB : [16:16]
n3--818:DADD : [16:16]
n70--631:DADD : [16:16]
n91--924:DADD : [16:16]
n50--882:DSUB : [16:16]
n62--525:DADD : [16:16]
n73--805:DADD : [16:16]
n10--602:DSUB : [16:16]
n31--512:DSUB : [16:16]
n44--911:DADD : [16:16]
n88--644:DADD : [16:16]
n77--926:IADD : [16:16]
n58--618:DSUB : [16:16]
n69--898:DSUB : [16:16]
n38--538:DADD : [16:16]
n49--792:DSUB : [16:16]
n29--646:IADD : [16:16]
n105--496:DSUB : [16:16]
n94--912:DMA_STORE64 : [17:18]
n61--526:DMA_STORE64 : [17:18]
n82--933:IAND : [17:17]
n30--513:DMA_STORE64 : [17:18]
n8--603:DMA_STORE64 : [17:18]
n84--806:DMA_STORE64 : [17:18]
n87--645:DMA_STORE64 : [17:18]
n97--539:DMA_STORE64 : [17:18]
n89--777:DMA_STORE64 : [17:18]
n57--619:DMA_STORE64 : [17:18]
n68--899:DMA_STORE64 : [17:18]
n79--819:DMA_STORE64 : [17:18]
n27--653:IAND : [17:17]
n48--793:DMA_STORE64 : [17:18]
n101--632:DMA_STORE64 : [17:18]
n107--497:DMA_STORE64 : [17:18]
n108--925:DMA_STORE64 : [17:18]
n109--883:DMA_STORE64 : [17:18]
n41--393:IFGE : [18:18]
n95--673:IFGE : [18:18]
n76--941:IADD : [18:18]
n100--934:IFEQ : [18:18]
n26--654:IFEQ : [18:18]
n103--944:IADD : [18:18]
n28--661:IADD : [18:18]

FINISHED ALAP SCHEDULE


%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Comparing schedules

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 70
Initial best latency: 70
110 out of 111 DFG nodes could be skipped to find best schedule
It took 16 milliseconds to converge
Scheduling took 16 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 70
Initial best latency: 70
110 out of 111 DFG nodes could be skipped to find best schedule
It took 7 milliseconds to converge
Scheduling took 7 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 70
Initial best latency: 70
110 out of 111 DFG nodes could be skipped to find best schedule
It took 16 milliseconds to converge
Scheduling took 16 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 70
Initial best latency: 70
110 out of 111 DFG nodes could be skipped to find best schedule
It took 8 milliseconds to converge
Scheduling took 8 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 70
Initial best latency: 70
110 out of 111 DFG nodes could be skipped to find best schedule
It took 16 milliseconds to converge
Scheduling took 16 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 70
Initial best latency: 70
110 out of 111 DFG nodes could be skipped to find best schedule
It took 8 milliseconds to converge
Scheduling took 8 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 70
Initial best latency: 70
110 out of 111 DFG nodes could be skipped to find best schedule
It took 7 milliseconds to converge
Scheduling took 7 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 70
Initial best latency: 70
110 out of 111 DFG nodes could be skipped to find best schedule
It took 8 milliseconds to converge
Scheduling took 8 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 70
Initial best latency: 70
110 out of 111 DFG nodes could be skipped to find best schedule
It took 7 milliseconds to converge
Scheduling took 7 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 70
Initial best latency: 70
110 out of 111 DFG nodes could be skipped to find best schedule
It took 8 milliseconds to converge
Scheduling took 8 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 70
Initial best latency: 70
110 out of 111 DFG nodes could be skipped to find best schedule
It took 8 milliseconds to converge
Scheduling took 8 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 70
Initial best latency: 70
110 out of 111 DFG nodes could be skipped to find best schedule
It took 8 milliseconds to converge
Scheduling took 8 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%




%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Printing schedules

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Found schedule of length 70 with 111 nodes

n7--721:IADD : [0:0]
n96--672:IDIV : [0:17]
n42--392:IDIV : [0:17]
n67--399:DMA_LOAD : [0:1]
n9--441:IADD : [1:1]
n86--664:IADD : [2:2]
n64--683:ISUB : [2:2]
n63--686:ISUB : [3:3]
n66--403:ISUB : [3:3]
n85--687:ISHL : [4:4]
n65--406:ISUB : [4:4]
n37--407:ISHL : [5:5]
n18--426:DMA_LOAD(ref) : [5:6]
n36--414:IAND : [6:6]
n19--694:IAND : [7:7]
n98--418:DMA_LOAD(ref) : [7:8]
n17--711:DMA_LOAD64 : [8:9]
n13--423:DMA_LOAD64 : [9:10]
n1--703:DMA_LOAD64 : [10:11]
n21--431:DMA_LOAD64 : [11:12]
n14--453:DMA_LOAD64 : [12:13]
n35--722:DMA_LOAD64 : [13:14]
n16--559:DMA_LOAD64 : [14:15]
n2--839:DMA_LOAD64 : [15:16]
n6--733:DMA_LOAD64 : [16:17]
n43--442:DMA_LOAD64 : [17:18]
n0--864:DMUL : [18:21]
n81--840:DMUL : [18:21]
n11--828:DMA_LOAD64 : [18:19]
n22--548:DMA_LOAD64 : [19:20]
n29--646:IADD : [20:20]
n4--815:DMA_LOAD64 : [21:22]
n77--926:IADD : [21:21]
n92--921:DMA_LOAD64 : [22:23]
n60--734:DMUL : [22:25]
n52--829:DMUL : [22:25]
n80--509:DMA_LOAD64 : [23:24]
n72--615:DMA_LOAD64 : [24:25]
n83--599:DMA_LOAD64 : [25:26]
n46--841:DSUB : [26:26]
n20--574:DMUL : [26:29]
n23--748:DMUL : [26:29]
n71--628:DMA_LOAD64 : [27:28]
n74--802:DMA_LOAD64 : [27:28]
n51--879:DMA_LOAD64 : [29:30]
n53--789:DMA_LOAD64 : [29:30]
n78--854:DMUL : [30:33]
n56--560:DMUL : [30:33]
n45--908:DMA_LOAD64 : [31:32]
n99--641:DMA_LOAD64 : [31:32]
n110--773:DMA_LOAD64 : [33:34]
n39--535:DMA_LOAD64 : [33:34]
n34--454:DMUL : [34:37]
n12--478:DMUL : [34:37]
n104--895:DMA_LOAD64 : [35:36]
n93--865:DADD : [35:35]
n102--522:DMA_LOAD64 : [36:37]
n106--493:DMA_LOAD64 : [37:38]
n91--924:DADD : [38:38]
n55--549:DMUL : [38:41]
n33--443:DMUL : [38:41]
n50--882:DSUB : [39:39]
n82--933:IAND : [39:39]
n69--898:DSUB : [40:40]
n44--911:DADD : [40:40]
n27--653:IAND : [41:41]
n94--912:DMA_STORE64 : [41:42]
n47--468:DMUL : [42:45]
n24--758:DMUL : [42:45]
n54--561:DSUB : [42:42]
n70--631:DADD : [43:43]
n32--455:DSUB : [43:43]
n62--525:DADD : [44:44]
n10--602:DSUB : [44:44]
n61--526:DMA_STORE64 : [45:46]
n105--496:DSUB : [45:45]
n59--723:DMUL : [46:49]
n15--584:DMUL : [46:49]
n5--759:DADD : [46:46]
n3--818:DADD : [47:47]
n40--479:DADD : [47:47]
n38--538:DADD : [48:48]
n31--512:DSUB : [48:48]
n49--792:DSUB : [49:49]
n30--513:DMA_STORE64 : [49:50]
n25--585:DADD : [50:50]
n75--735:DSUB : [51:51]
n88--644:DADD : [51:51]
n90--776:DSUB : [52:52]
n73--805:DADD : [52:52]
n58--618:DSUB : [53:53]
n8--603:DMA_STORE64 : [53:54]
n41--393:IFGE : [54:54]
n84--806:DMA_STORE64 : [55:56]
n95--673:IFGE : [55:55]
n87--645:DMA_STORE64 : [56:57]
n76--941:IADD : [57:57]
n97--539:DMA_STORE64 : [58:59]
n89--777:DMA_STORE64 : [58:59]
n57--619:DMA_STORE64 : [60:61]
n68--899:DMA_STORE64 : [60:61]
n79--819:DMA_STORE64 : [62:63]
n100--934:IFEQ : [62:62]
n48--793:DMA_STORE64 : [63:64]
n26--654:IFEQ : [64:64]
n103--944:IADD : [65:65]
n28--661:IADD : [65:65]
n101--632:DMA_STORE64 : [66:67]
n107--497:DMA_STORE64 : [66:67]
n108--925:DMA_STORE64 : [68:69]
n109--883:DMA_STORE64 : [68:69]

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 70
Initial best latency: 70
110 out of 111 DFG nodes could be skipped to find best schedule
It took 16 milliseconds to converge
Scheduling took 16 milliseconds

Print BULB tree: 
l_bound: 70, u_bound: 70; investigated partial schedule: {}; 
└── l_bound: 70, u_bound: 70; investigated n96--672:IDIV in [0:17]; investigated partial schedule: {0=[n96--672:IDIV], 1=[n96--672:IDIV], 2=[n96--672:IDIV], 3=[n96--672:IDIV], 4=[n96--672:IDIV], 5=[n96--672:IDIV], 6=[n96--672:IDIV], 7=[n96--672:IDIV], 8=[n96--672:IDIV], 9=[n96--672:IDIV], 10=[n96--672:IDIV], 11=[n96--672:IDIV], 12=[n96--672:IDIV], 13=[n96--672:IDIV], 14=[n96--672:IDIV], 15=[n96--672:IDIV], 16=[n96--672:IDIV], 17=[n96--672:IDIV]}; 

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 70
Initial best latency: 70
110 out of 111 DFG nodes could be skipped to find best schedule
It took 7 milliseconds to converge
Scheduling took 7 milliseconds

Print BULB tree: 
l_bound: 70, u_bound: 70; investigated partial schedule: {}; 
└── l_bound: 70, u_bound: 70; investigated n96--672:IDIV in [0:17]; investigated partial schedule: {0=[n96--672:IDIV], 1=[n96--672:IDIV], 2=[n96--672:IDIV], 3=[n96--672:IDIV], 4=[n96--672:IDIV], 5=[n96--672:IDIV], 6=[n96--672:IDIV], 7=[n96--672:IDIV], 8=[n96--672:IDIV], 9=[n96--672:IDIV], 10=[n96--672:IDIV], 11=[n96--672:IDIV], 12=[n96--672:IDIV], 13=[n96--672:IDIV], 14=[n96--672:IDIV], 15=[n96--672:IDIV], 16=[n96--672:IDIV], 17=[n96--672:IDIV]}; 

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 70
Initial best latency: 70
110 out of 111 DFG nodes could be skipped to find best schedule
It took 8 milliseconds to converge
Scheduling took 8 milliseconds

Print BULB tree: 
l_bound: 70, u_bound: 70; investigated partial schedule: {}; 
└── l_bound: 70, u_bound: 70; investigated n96--672:IDIV in [0:17]; investigated partial schedule: {0=[n96--672:IDIV], 1=[n96--672:IDIV], 2=[n96--672:IDIV], 3=[n96--672:IDIV], 4=[n96--672:IDIV], 5=[n96--672:IDIV], 6=[n96--672:IDIV], 7=[n96--672:IDIV], 8=[n96--672:IDIV], 9=[n96--672:IDIV], 10=[n96--672:IDIV], 11=[n96--672:IDIV], 12=[n96--672:IDIV], 13=[n96--672:IDIV], 14=[n96--672:IDIV], 15=[n96--672:IDIV], 16=[n96--672:IDIV], 17=[n96--672:IDIV]}; 

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 70
Initial best latency: 70
110 out of 111 DFG nodes could be skipped to find best schedule
It took 8 milliseconds to converge
Scheduling took 8 milliseconds

Print BULB tree: 
l_bound: 70, u_bound: 70; investigated partial schedule: {}; 
└── l_bound: 70, u_bound: 70; investigated n96--672:IDIV in [0:17]; investigated partial schedule: {0=[n96--672:IDIV], 1=[n96--672:IDIV], 2=[n96--672:IDIV], 3=[n96--672:IDIV], 4=[n96--672:IDIV], 5=[n96--672:IDIV], 6=[n96--672:IDIV], 7=[n96--672:IDIV], 8=[n96--672:IDIV], 9=[n96--672:IDIV], 10=[n96--672:IDIV], 11=[n96--672:IDIV], 12=[n96--672:IDIV], 13=[n96--672:IDIV], 14=[n96--672:IDIV], 15=[n96--672:IDIV], 16=[n96--672:IDIV], 17=[n96--672:IDIV]}; 

