

================================================================
== Vitis HLS Report for 'upsamp6'
================================================================
* Date:           Wed Jan 31 18:22:38 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        LSI_decoder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.888 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    12561|    12561|  0.126 ms|  0.126 ms|  12561|  12561|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- UHeight_UWidth  |    12559|    12559|        32|         16|          1|   784|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 32


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 1
  Pipeline-0 : II = 16, D = 32, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.97>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%cona_col = alloca i32 1"   --->   Operation 35 'alloca' 'cona_col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%cona_row = alloca i32 1"   --->   Operation 36 'alloca' 'cona_row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 37 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %upsamp6_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %conv6_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%upsam_buf6 = alloca i64 1" [decode.cpp:129]   --->   Operation 40 'alloca' 'upsam_buf6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln76 = store i10 0, i10 %indvar_flatten" [decode.cpp:76->decode.cpp:130]   --->   Operation 41 'store' 'store_ln76' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln76 = store i5 0, i5 %cona_row" [decode.cpp:76->decode.cpp:130]   --->   Operation 42 'store' 'store_ln76' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln76 = store i5 0, i5 %cona_col" [decode.cpp:76->decode.cpp:130]   --->   Operation 43 'store' 'store_ln76' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln76 = br void %for.body9.i" [decode.cpp:76->decode.cpp:130]   --->   Operation 44 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [decode.cpp:76->decode.cpp:130]   --->   Operation 45 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.73ns)   --->   "%icmp_ln76 = icmp_eq  i10 %indvar_flatten_load, i10 784" [decode.cpp:76->decode.cpp:130]   --->   Operation 46 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.73ns)   --->   "%add_ln76 = add i10 %indvar_flatten_load, i10 1" [decode.cpp:76->decode.cpp:130]   --->   Operation 47 'add' 'add_ln76' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %for.inc22.loopexit.i, void %_Z9sp_upsampI8ap_fixedILi40ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEEviiiPT_RN3hls6streamIS4_Li0EEES9_.exit" [decode.cpp:76->decode.cpp:130]   --->   Operation 48 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%cona_col_load = load i5 %cona_col" [decode.cpp:77->decode.cpp:130]   --->   Operation 49 'load' 'cona_col_load' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%cona_row_load = load i5 %cona_row" [decode.cpp:76->decode.cpp:130]   --->   Operation 50 'load' 'cona_row_load' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.78ns)   --->   "%icmp_ln77 = icmp_eq  i5 %cona_col_load, i5 28" [decode.cpp:77->decode.cpp:130]   --->   Operation 51 'icmp' 'icmp_ln77' <Predicate = (!icmp_ln76)> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (1.21ns)   --->   "%select_ln76 = select i1 %icmp_ln77, i5 0, i5 %cona_col_load" [decode.cpp:76->decode.cpp:130]   --->   Operation 52 'select' 'select_ln76' <Predicate = (!icmp_ln76)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (1.78ns)   --->   "%add_ln76_1 = add i5 %cona_row_load, i5 1" [decode.cpp:76->decode.cpp:130]   --->   Operation 53 'add' 'add_ln76_1' <Predicate = (!icmp_ln76)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (1.21ns)   --->   "%select_ln76_1 = select i1 %icmp_ln77, i5 %add_ln76_1, i5 %cona_row_load" [decode.cpp:76->decode.cpp:130]   --->   Operation 54 'select' 'select_ln76_1' <Predicate = (!icmp_ln76)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i5 %select_ln76_1" [decode.cpp:76->decode.cpp:130]   --->   Operation 55 'trunc' 'trunc_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i5 %select_ln76" [decode.cpp:77->decode.cpp:130]   --->   Operation 56 'trunc' 'trunc_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%div15_i_udiv = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %select_ln76, i32 1, i32 4" [decode.cpp:76->decode.cpp:130]   --->   Operation 57 'partselect' 'div15_i_udiv' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.97ns)   --->   "%empty = or i1 %trunc_ln77, i1 %trunc_ln76" [decode.cpp:77->decode.cpp:130]   --->   Operation 58 'or' 'empty' <Predicate = (!icmp_ln76)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %empty, void %if.then.i.15, void %for.inc.i.14.thread" [decode.cpp:80->decode.cpp:130]   --->   Operation 59 'br' 'br_ln80' <Predicate = (!icmp_ln76)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.88>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i4 %div15_i_udiv" [decode.cpp:84->decode.cpp:130]   --->   Operation 60 'zext' 'zext_ln84' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%upsam_buf_addr = getelementptr i40 %upsam_buf6, i64 0, i64 %zext_ln84" [decode.cpp:84->decode.cpp:130]   --->   Operation 61 'getelementptr' 'upsam_buf_addr' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (3.63ns)   --->   "%conv6_out_read = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv6_out" [decode.cpp:81->decode.cpp:130]   --->   Operation 62 'read' 'conv6_out_read' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_2 : Operation 63 [1/1] (3.25ns)   --->   "%store_ln82 = store i40 %conv6_out_read, i8 %upsam_buf_addr" [decode.cpp:82->decode.cpp:130]   --->   Operation 63 'store' 'store_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_2 : Operation 64 [2/2] (3.25ns)   --->   "%upsam_buf_load = load i8 %upsam_buf_addr" [decode.cpp:84->decode.cpp:130]   --->   Operation 64 'load' 'upsam_buf_load' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>

State 3 <SV = 2> <Delay = 6.88>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%div15_i_udiv_cast = zext i4 %div15_i_udiv" [decode.cpp:76->decode.cpp:130]   --->   Operation 65 'zext' 'div15_i_udiv_cast' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%div15_i_udiv_cast6 = zext i4 %div15_i_udiv" [decode.cpp:76->decode.cpp:130]   --->   Operation 66 'zext' 'div15_i_udiv_cast6' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.78ns)   --->   "%add_ln84 = add i5 %div15_i_udiv_cast, i5 14" [decode.cpp:84->decode.cpp:130]   --->   Operation 67 'add' 'add_ln84' <Predicate = (!icmp_ln76)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln84_1 = zext i5 %add_ln84" [decode.cpp:84->decode.cpp:130]   --->   Operation 68 'zext' 'zext_ln84_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%upsam_buf_addr_1 = getelementptr i40 %upsam_buf6, i64 0, i64 %zext_ln84_1" [decode.cpp:84->decode.cpp:130]   --->   Operation 69 'getelementptr' 'upsam_buf_addr_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.82ns)   --->   "%add_ln84_1 = add i6 %div15_i_udiv_cast6, i6 28" [decode.cpp:84->decode.cpp:130]   --->   Operation 70 'add' 'add_ln84_1' <Predicate = (!icmp_ln76)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln84_2 = zext i6 %add_ln84_1" [decode.cpp:84->decode.cpp:130]   --->   Operation 71 'zext' 'zext_ln84_2' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%upsam_buf_addr_2 = getelementptr i40 %upsam_buf6, i64 0, i64 %zext_ln84_2" [decode.cpp:84->decode.cpp:130]   --->   Operation 72 'getelementptr' 'upsam_buf_addr_2' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (3.63ns)   --->   "%conv6_out_read_1 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv6_out" [decode.cpp:81->decode.cpp:130]   --->   Operation 73 'read' 'conv6_out_read_1' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_3 : Operation 74 [1/1] (3.25ns)   --->   "%store_ln82 = store i40 %conv6_out_read_1, i8 %upsam_buf_addr_1" [decode.cpp:82->decode.cpp:130]   --->   Operation 74 'store' 'store_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_3 : Operation 75 [1/2] (3.25ns)   --->   "%upsam_buf_load = load i8 %upsam_buf_addr" [decode.cpp:84->decode.cpp:130]   --->   Operation 75 'load' 'upsam_buf_load' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_3 : Operation 76 [2/2] (3.25ns)   --->   "%upsam_buf_load_1 = load i8 %upsam_buf_addr_1" [decode.cpp:84->decode.cpp:130]   --->   Operation 76 'load' 'upsam_buf_load_1' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_3 : Operation 77 [2/2] (3.25ns)   --->   "%upsam_buf_load_2 = load i8 %upsam_buf_addr_2" [decode.cpp:84->decode.cpp:130]   --->   Operation 77 'load' 'upsam_buf_load_2' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>

State 4 <SV = 3> <Delay = 6.88>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%div15_i_udiv_cast7 = zext i4 %div15_i_udiv" [decode.cpp:76->decode.cpp:130]   --->   Operation 78 'zext' 'div15_i_udiv_cast7' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (1.82ns)   --->   "%add_ln84_2 = add i6 %div15_i_udiv_cast6, i6 42" [decode.cpp:84->decode.cpp:130]   --->   Operation 79 'add' 'add_ln84_2' <Predicate = (!icmp_ln76)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln84_3 = zext i6 %add_ln84_2" [decode.cpp:84->decode.cpp:130]   --->   Operation 80 'zext' 'zext_ln84_3' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%upsam_buf_addr_3 = getelementptr i40 %upsam_buf6, i64 0, i64 %zext_ln84_3" [decode.cpp:84->decode.cpp:130]   --->   Operation 81 'getelementptr' 'upsam_buf_addr_3' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (1.87ns)   --->   "%add_ln84_3 = add i7 %div15_i_udiv_cast7, i7 56" [decode.cpp:84->decode.cpp:130]   --->   Operation 82 'add' 'add_ln84_3' <Predicate = (!icmp_ln76)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln84_4 = zext i7 %add_ln84_3" [decode.cpp:84->decode.cpp:130]   --->   Operation 83 'zext' 'zext_ln84_4' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%upsam_buf_addr_4 = getelementptr i40 %upsam_buf6, i64 0, i64 %zext_ln84_4" [decode.cpp:84->decode.cpp:130]   --->   Operation 84 'getelementptr' 'upsam_buf_addr_4' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (3.63ns)   --->   "%conv6_out_read_2 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv6_out" [decode.cpp:81->decode.cpp:130]   --->   Operation 85 'read' 'conv6_out_read_2' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_4 : Operation 86 [1/1] (3.25ns)   --->   "%store_ln82 = store i40 %conv6_out_read_2, i8 %upsam_buf_addr_2" [decode.cpp:82->decode.cpp:130]   --->   Operation 86 'store' 'store_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_4 : Operation 87 [1/2] (3.25ns)   --->   "%upsam_buf_load_1 = load i8 %upsam_buf_addr_1" [decode.cpp:84->decode.cpp:130]   --->   Operation 87 'load' 'upsam_buf_load_1' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_4 : Operation 88 [1/2] (3.25ns)   --->   "%upsam_buf_load_2 = load i8 %upsam_buf_addr_2" [decode.cpp:84->decode.cpp:130]   --->   Operation 88 'load' 'upsam_buf_load_2' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_4 : Operation 89 [2/2] (3.25ns)   --->   "%upsam_buf_load_3 = load i8 %upsam_buf_addr_3" [decode.cpp:84->decode.cpp:130]   --->   Operation 89 'load' 'upsam_buf_load_3' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_4 : Operation 90 [2/2] (3.25ns)   --->   "%upsam_buf_load_4 = load i8 %upsam_buf_addr_4" [decode.cpp:84->decode.cpp:130]   --->   Operation 90 'load' 'upsam_buf_load_4' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>

State 5 <SV = 4> <Delay = 6.88>
ST_5 : Operation 91 [1/1] (1.87ns)   --->   "%add_ln84_4 = add i7 %div15_i_udiv_cast7, i7 70" [decode.cpp:84->decode.cpp:130]   --->   Operation 91 'add' 'add_ln84_4' <Predicate = (!icmp_ln76)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln84_5 = zext i7 %add_ln84_4" [decode.cpp:84->decode.cpp:130]   --->   Operation 92 'zext' 'zext_ln84_5' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%upsam_buf_addr_5 = getelementptr i40 %upsam_buf6, i64 0, i64 %zext_ln84_5" [decode.cpp:84->decode.cpp:130]   --->   Operation 93 'getelementptr' 'upsam_buf_addr_5' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (1.87ns)   --->   "%add_ln84_5 = add i7 %div15_i_udiv_cast7, i7 84" [decode.cpp:84->decode.cpp:130]   --->   Operation 94 'add' 'add_ln84_5' <Predicate = (!icmp_ln76)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln84_6 = zext i7 %add_ln84_5" [decode.cpp:84->decode.cpp:130]   --->   Operation 95 'zext' 'zext_ln84_6' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%upsam_buf_addr_6 = getelementptr i40 %upsam_buf6, i64 0, i64 %zext_ln84_6" [decode.cpp:84->decode.cpp:130]   --->   Operation 96 'getelementptr' 'upsam_buf_addr_6' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (3.63ns)   --->   "%conv6_out_read_3 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv6_out" [decode.cpp:81->decode.cpp:130]   --->   Operation 97 'read' 'conv6_out_read_3' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_5 : Operation 98 [1/1] (3.25ns)   --->   "%store_ln82 = store i40 %conv6_out_read_3, i8 %upsam_buf_addr_3" [decode.cpp:82->decode.cpp:130]   --->   Operation 98 'store' 'store_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_5 : Operation 99 [1/2] (3.25ns)   --->   "%upsam_buf_load_3 = load i8 %upsam_buf_addr_3" [decode.cpp:84->decode.cpp:130]   --->   Operation 99 'load' 'upsam_buf_load_3' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_5 : Operation 100 [1/2] (3.25ns)   --->   "%upsam_buf_load_4 = load i8 %upsam_buf_addr_4" [decode.cpp:84->decode.cpp:130]   --->   Operation 100 'load' 'upsam_buf_load_4' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_5 : Operation 101 [2/2] (3.25ns)   --->   "%upsam_buf_load_5 = load i8 %upsam_buf_addr_5" [decode.cpp:84->decode.cpp:130]   --->   Operation 101 'load' 'upsam_buf_load_5' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_5 : Operation 102 [2/2] (3.25ns)   --->   "%upsam_buf_load_6 = load i8 %upsam_buf_addr_6" [decode.cpp:84->decode.cpp:130]   --->   Operation 102 'load' 'upsam_buf_load_6' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>

State 6 <SV = 5> <Delay = 6.88>
ST_6 : Operation 103 [1/1] (1.82ns)   --->   "%add_ln84_6 = add i6 %div15_i_udiv_cast6, i6 34" [decode.cpp:84->decode.cpp:130]   --->   Operation 103 'add' 'add_ln84_6' <Predicate = (!icmp_ln76)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln84 = sext i6 %add_ln84_6" [decode.cpp:84->decode.cpp:130]   --->   Operation 104 'sext' 'sext_ln84' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln84_7 = zext i7 %sext_ln84" [decode.cpp:84->decode.cpp:130]   --->   Operation 105 'zext' 'zext_ln84_7' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%upsam_buf_addr_7 = getelementptr i40 %upsam_buf6, i64 0, i64 %zext_ln84_7" [decode.cpp:84->decode.cpp:130]   --->   Operation 106 'getelementptr' 'upsam_buf_addr_7' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 1, i4 %div15_i_udiv" [decode.cpp:84->decode.cpp:130]   --->   Operation 107 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln84_1 = sext i5 %or_ln" [decode.cpp:84->decode.cpp:130]   --->   Operation 108 'sext' 'sext_ln84_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln84_8 = zext i7 %sext_ln84_1" [decode.cpp:84->decode.cpp:130]   --->   Operation 109 'zext' 'zext_ln84_8' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%upsam_buf_addr_8 = getelementptr i40 %upsam_buf6, i64 0, i64 %zext_ln84_8" [decode.cpp:84->decode.cpp:130]   --->   Operation 110 'getelementptr' 'upsam_buf_addr_8' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (3.63ns)   --->   "%conv6_out_read_4 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv6_out" [decode.cpp:81->decode.cpp:130]   --->   Operation 111 'read' 'conv6_out_read_4' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_6 : Operation 112 [1/1] (3.25ns)   --->   "%store_ln82 = store i40 %conv6_out_read_4, i8 %upsam_buf_addr_4" [decode.cpp:82->decode.cpp:130]   --->   Operation 112 'store' 'store_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_6 : Operation 113 [1/2] (3.25ns)   --->   "%upsam_buf_load_5 = load i8 %upsam_buf_addr_5" [decode.cpp:84->decode.cpp:130]   --->   Operation 113 'load' 'upsam_buf_load_5' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_6 : Operation 114 [1/2] (3.25ns)   --->   "%upsam_buf_load_6 = load i8 %upsam_buf_addr_6" [decode.cpp:84->decode.cpp:130]   --->   Operation 114 'load' 'upsam_buf_load_6' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_6 : Operation 115 [2/2] (3.25ns)   --->   "%upsam_buf_load_7 = load i8 %upsam_buf_addr_7" [decode.cpp:84->decode.cpp:130]   --->   Operation 115 'load' 'upsam_buf_load_7' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_6 : Operation 116 [2/2] (3.25ns)   --->   "%upsam_buf_load_8 = load i8 %upsam_buf_addr_8" [decode.cpp:84->decode.cpp:130]   --->   Operation 116 'load' 'upsam_buf_load_8' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>

State 7 <SV = 6> <Delay = 6.88>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%div15_i_udiv_cast2 = zext i4 %div15_i_udiv" [decode.cpp:76->decode.cpp:130]   --->   Operation 117 'zext' 'div15_i_udiv_cast2' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (1.91ns)   --->   "%add_ln84_7 = add i8 %div15_i_udiv_cast2, i8 126" [decode.cpp:84->decode.cpp:130]   --->   Operation 118 'add' 'add_ln84_7' <Predicate = (!icmp_ln76)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln84_9 = zext i8 %add_ln84_7" [decode.cpp:84->decode.cpp:130]   --->   Operation 119 'zext' 'zext_ln84_9' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%upsam_buf_addr_9 = getelementptr i40 %upsam_buf6, i64 0, i64 %zext_ln84_9" [decode.cpp:84->decode.cpp:130]   --->   Operation 120 'getelementptr' 'upsam_buf_addr_9' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (1.91ns)   --->   "%add_ln84_8 = add i8 %div15_i_udiv_cast2, i8 140" [decode.cpp:84->decode.cpp:130]   --->   Operation 121 'add' 'add_ln84_8' <Predicate = (!icmp_ln76)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln84_10 = zext i8 %add_ln84_8" [decode.cpp:84->decode.cpp:130]   --->   Operation 122 'zext' 'zext_ln84_10' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%upsam_buf_addr_10 = getelementptr i40 %upsam_buf6, i64 0, i64 %zext_ln84_10" [decode.cpp:84->decode.cpp:130]   --->   Operation 123 'getelementptr' 'upsam_buf_addr_10' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (3.63ns)   --->   "%conv6_out_read_5 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv6_out" [decode.cpp:81->decode.cpp:130]   --->   Operation 124 'read' 'conv6_out_read_5' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_7 : Operation 125 [1/1] (3.25ns)   --->   "%store_ln82 = store i40 %conv6_out_read_5, i8 %upsam_buf_addr_5" [decode.cpp:82->decode.cpp:130]   --->   Operation 125 'store' 'store_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_7 : Operation 126 [1/2] (3.25ns)   --->   "%upsam_buf_load_7 = load i8 %upsam_buf_addr_7" [decode.cpp:84->decode.cpp:130]   --->   Operation 126 'load' 'upsam_buf_load_7' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_7 : Operation 127 [1/2] (3.25ns)   --->   "%upsam_buf_load_8 = load i8 %upsam_buf_addr_8" [decode.cpp:84->decode.cpp:130]   --->   Operation 127 'load' 'upsam_buf_load_8' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_7 : Operation 128 [2/2] (3.25ns)   --->   "%upsam_buf_load_9 = load i8 %upsam_buf_addr_9" [decode.cpp:84->decode.cpp:130]   --->   Operation 128 'load' 'upsam_buf_load_9' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_7 : Operation 129 [2/2] (3.25ns)   --->   "%upsam_buf_load_10 = load i8 %upsam_buf_addr_10" [decode.cpp:84->decode.cpp:130]   --->   Operation 129 'load' 'upsam_buf_load_10' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>

State 8 <SV = 7> <Delay = 6.88>
ST_8 : Operation 130 [1/1] (1.91ns)   --->   "%add_ln84_9 = add i8 %div15_i_udiv_cast2, i8 154" [decode.cpp:84->decode.cpp:130]   --->   Operation 130 'add' 'add_ln84_9' <Predicate = (!icmp_ln76)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln84_11 = zext i8 %add_ln84_9" [decode.cpp:84->decode.cpp:130]   --->   Operation 131 'zext' 'zext_ln84_11' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%upsam_buf_addr_11 = getelementptr i40 %upsam_buf6, i64 0, i64 %zext_ln84_11" [decode.cpp:84->decode.cpp:130]   --->   Operation 132 'getelementptr' 'upsam_buf_addr_11' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (1.91ns)   --->   "%add_ln84_10 = add i8 %div15_i_udiv_cast2, i8 168" [decode.cpp:84->decode.cpp:130]   --->   Operation 133 'add' 'add_ln84_10' <Predicate = (!icmp_ln76)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln84_12 = zext i8 %add_ln84_10" [decode.cpp:84->decode.cpp:130]   --->   Operation 134 'zext' 'zext_ln84_12' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%upsam_buf_addr_12 = getelementptr i40 %upsam_buf6, i64 0, i64 %zext_ln84_12" [decode.cpp:84->decode.cpp:130]   --->   Operation 135 'getelementptr' 'upsam_buf_addr_12' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (3.63ns)   --->   "%conv6_out_read_6 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv6_out" [decode.cpp:81->decode.cpp:130]   --->   Operation 136 'read' 'conv6_out_read_6' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_8 : Operation 137 [1/1] (3.25ns)   --->   "%store_ln82 = store i40 %conv6_out_read_6, i8 %upsam_buf_addr_6" [decode.cpp:82->decode.cpp:130]   --->   Operation 137 'store' 'store_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_8 : Operation 138 [1/2] (3.25ns)   --->   "%upsam_buf_load_9 = load i8 %upsam_buf_addr_9" [decode.cpp:84->decode.cpp:130]   --->   Operation 138 'load' 'upsam_buf_load_9' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_8 : Operation 139 [1/2] (3.25ns)   --->   "%upsam_buf_load_10 = load i8 %upsam_buf_addr_10" [decode.cpp:84->decode.cpp:130]   --->   Operation 139 'load' 'upsam_buf_load_10' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_8 : Operation 140 [2/2] (3.25ns)   --->   "%upsam_buf_load_11 = load i8 %upsam_buf_addr_11" [decode.cpp:84->decode.cpp:130]   --->   Operation 140 'load' 'upsam_buf_load_11' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_8 : Operation 141 [2/2] (3.25ns)   --->   "%upsam_buf_load_12 = load i8 %upsam_buf_addr_12" [decode.cpp:84->decode.cpp:130]   --->   Operation 141 'load' 'upsam_buf_load_12' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>

State 9 <SV = 8> <Delay = 6.88>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @UHeight_UWidth_str"   --->   Operation 142 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784"   --->   Operation 143 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%specpipeline_ln78 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [decode.cpp:78->decode.cpp:130]   --->   Operation 144 'specpipeline' 'specpipeline_ln78' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [decode.cpp:77->decode.cpp:130]   --->   Operation 145 'specloopname' 'specloopname_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (1.91ns)   --->   "%add_ln84_11 = add i8 %div15_i_udiv_cast2, i8 182" [decode.cpp:84->decode.cpp:130]   --->   Operation 146 'add' 'add_ln84_11' <Predicate = (!icmp_ln76)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln84_13 = zext i8 %add_ln84_11" [decode.cpp:84->decode.cpp:130]   --->   Operation 147 'zext' 'zext_ln84_13' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%upsam_buf_addr_13 = getelementptr i40 %upsam_buf6, i64 0, i64 %zext_ln84_13" [decode.cpp:84->decode.cpp:130]   --->   Operation 148 'getelementptr' 'upsam_buf_addr_13' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (1.87ns)   --->   "%add_ln84_12 = add i7 %div15_i_udiv_cast7, i7 68" [decode.cpp:84->decode.cpp:130]   --->   Operation 149 'add' 'add_ln84_12' <Predicate = (!icmp_ln76)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln84_2 = sext i7 %add_ln84_12" [decode.cpp:84->decode.cpp:130]   --->   Operation 150 'sext' 'sext_ln84_2' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln84_14 = zext i8 %sext_ln84_2" [decode.cpp:84->decode.cpp:130]   --->   Operation 151 'zext' 'zext_ln84_14' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%upsam_buf_addr_14 = getelementptr i40 %upsam_buf6, i64 0, i64 %zext_ln84_14" [decode.cpp:84->decode.cpp:130]   --->   Operation 152 'getelementptr' 'upsam_buf_addr_14' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (3.63ns)   --->   "%conv6_out_read_7 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv6_out" [decode.cpp:81->decode.cpp:130]   --->   Operation 153 'read' 'conv6_out_read_7' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_9 : Operation 154 [1/1] (3.25ns)   --->   "%store_ln82 = store i40 %conv6_out_read_7, i8 %upsam_buf_addr_7" [decode.cpp:82->decode.cpp:130]   --->   Operation 154 'store' 'store_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_9 : Operation 155 [1/2] (3.25ns)   --->   "%upsam_buf_load_11 = load i8 %upsam_buf_addr_11" [decode.cpp:84->decode.cpp:130]   --->   Operation 155 'load' 'upsam_buf_load_11' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_9 : Operation 156 [1/2] (3.25ns)   --->   "%upsam_buf_load_12 = load i8 %upsam_buf_addr_12" [decode.cpp:84->decode.cpp:130]   --->   Operation 156 'load' 'upsam_buf_load_12' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_9 : Operation 157 [2/2] (3.25ns)   --->   "%upsam_buf_load_13 = load i8 %upsam_buf_addr_13" [decode.cpp:84->decode.cpp:130]   --->   Operation 157 'load' 'upsam_buf_load_13' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_9 : Operation 158 [2/2] (3.25ns)   --->   "%upsam_buf_load_14 = load i8 %upsam_buf_addr_14" [decode.cpp:84->decode.cpp:130]   --->   Operation 158 'load' 'upsam_buf_load_14' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>

State 10 <SV = 9> <Delay = 6.88>
ST_10 : Operation 159 [1/1] (3.63ns)   --->   "%conv6_out_read_8 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv6_out" [decode.cpp:81->decode.cpp:130]   --->   Operation 159 'read' 'conv6_out_read_8' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_10 : Operation 160 [1/1] (3.25ns)   --->   "%store_ln82 = store i40 %conv6_out_read_8, i8 %upsam_buf_addr_8" [decode.cpp:82->decode.cpp:130]   --->   Operation 160 'store' 'store_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_10 : Operation 161 [1/2] (3.25ns)   --->   "%upsam_buf_load_13 = load i8 %upsam_buf_addr_13" [decode.cpp:84->decode.cpp:130]   --->   Operation 161 'load' 'upsam_buf_load_13' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_10 : Operation 162 [1/2] (3.25ns)   --->   "%upsam_buf_load_14 = load i8 %upsam_buf_addr_14" [decode.cpp:84->decode.cpp:130]   --->   Operation 162 'load' 'upsam_buf_load_14' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_10 : Operation 163 [1/1] (1.58ns)   --->   "%br_ln80 = br void %for.inc.i.15" [decode.cpp:80->decode.cpp:130]   --->   Operation 163 'br' 'br_ln80' <Predicate = (!icmp_ln76 & empty)> <Delay = 1.58>

State 11 <SV = 10> <Delay = 6.88>
ST_11 : Operation 164 [1/1] (3.63ns)   --->   "%conv6_out_read_9 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv6_out" [decode.cpp:81->decode.cpp:130]   --->   Operation 164 'read' 'conv6_out_read_9' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_11 : Operation 165 [1/1] (3.25ns)   --->   "%store_ln82 = store i40 %conv6_out_read_9, i8 %upsam_buf_addr_9" [decode.cpp:82->decode.cpp:130]   --->   Operation 165 'store' 'store_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>

State 12 <SV = 11> <Delay = 6.88>
ST_12 : Operation 166 [1/1] (3.63ns)   --->   "%conv6_out_read_10 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv6_out" [decode.cpp:81->decode.cpp:130]   --->   Operation 166 'read' 'conv6_out_read_10' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_12 : Operation 167 [1/1] (3.25ns)   --->   "%store_ln82 = store i40 %conv6_out_read_10, i8 %upsam_buf_addr_10" [decode.cpp:82->decode.cpp:130]   --->   Operation 167 'store' 'store_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>

State 13 <SV = 12> <Delay = 6.88>
ST_13 : Operation 168 [1/1] (3.63ns)   --->   "%conv6_out_read_11 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv6_out" [decode.cpp:81->decode.cpp:130]   --->   Operation 168 'read' 'conv6_out_read_11' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_13 : Operation 169 [1/1] (3.25ns)   --->   "%store_ln82 = store i40 %conv6_out_read_11, i8 %upsam_buf_addr_11" [decode.cpp:82->decode.cpp:130]   --->   Operation 169 'store' 'store_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>

State 14 <SV = 13> <Delay = 6.88>
ST_14 : Operation 170 [1/1] (3.63ns)   --->   "%conv6_out_read_12 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv6_out" [decode.cpp:81->decode.cpp:130]   --->   Operation 170 'read' 'conv6_out_read_12' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_14 : Operation 171 [1/1] (3.25ns)   --->   "%store_ln82 = store i40 %conv6_out_read_12, i8 %upsam_buf_addr_12" [decode.cpp:82->decode.cpp:130]   --->   Operation 171 'store' 'store_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>

State 15 <SV = 14> <Delay = 6.88>
ST_15 : Operation 172 [1/1] (3.63ns)   --->   "%conv6_out_read_13 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv6_out" [decode.cpp:81->decode.cpp:130]   --->   Operation 172 'read' 'conv6_out_read_13' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_15 : Operation 173 [1/1] (3.25ns)   --->   "%store_ln82 = store i40 %conv6_out_read_13, i8 %upsam_buf_addr_13" [decode.cpp:82->decode.cpp:130]   --->   Operation 173 'store' 'store_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>

State 16 <SV = 15> <Delay = 6.88>
ST_16 : Operation 174 [1/1] (3.63ns)   --->   "%conv6_out_read_14 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv6_out" [decode.cpp:81->decode.cpp:130]   --->   Operation 174 'read' 'conv6_out_read_14' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_16 : Operation 175 [1/1] (3.25ns)   --->   "%store_ln82 = store i40 %conv6_out_read_14, i8 %upsam_buf_addr_14" [decode.cpp:82->decode.cpp:130]   --->   Operation 175 'store' 'store_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_16 : Operation 176 [1/1] (1.58ns)   --->   "%br_ln83 = br void %for.inc.i.15" [decode.cpp:83->decode.cpp:130]   --->   Operation 176 'br' 'br_ln83' <Predicate = (!icmp_ln76 & !empty)> <Delay = 1.58>
ST_16 : Operation 177 [1/1] (1.78ns)   --->   "%cona_col_1 = add i5 %select_ln76, i5 1" [decode.cpp:77->decode.cpp:130]   --->   Operation 177 'add' 'cona_col_1' <Predicate = (!icmp_ln76)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 178 [1/1] (1.58ns)   --->   "%store_ln77 = store i10 %add_ln76, i10 %indvar_flatten" [decode.cpp:77->decode.cpp:130]   --->   Operation 178 'store' 'store_ln77' <Predicate = (!icmp_ln76)> <Delay = 1.58>
ST_16 : Operation 179 [1/1] (1.58ns)   --->   "%store_ln77 = store i5 %select_ln76_1, i5 %cona_row" [decode.cpp:77->decode.cpp:130]   --->   Operation 179 'store' 'store_ln77' <Predicate = (!icmp_ln76)> <Delay = 1.58>
ST_16 : Operation 180 [1/1] (1.58ns)   --->   "%store_ln77 = store i5 %cona_col_1, i5 %cona_col" [decode.cpp:77->decode.cpp:130]   --->   Operation 180 'store' 'store_ln77' <Predicate = (!icmp_ln76)> <Delay = 1.58>
ST_16 : Operation 225 [1/1] (0.00ns)   --->   "%ret_ln131 = ret" [decode.cpp:131]   --->   Operation 225 'ret' 'ret_ln131' <Predicate = (icmp_ln76)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 6.88>
ST_17 : Operation 181 [1/1] (3.63ns)   --->   "%conv6_out_read_15 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv6_out" [decode.cpp:81->decode.cpp:130]   --->   Operation 181 'read' 'conv6_out_read_15' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_17 : Operation 182 [1/1] (1.87ns)   --->   "%add_ln82 = add i7 %div15_i_udiv_cast7, i7 82" [decode.cpp:82->decode.cpp:130]   --->   Operation 182 'add' 'add_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln82 = sext i7 %add_ln82" [decode.cpp:82->decode.cpp:130]   --->   Operation 183 'sext' 'sext_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 0.00>
ST_17 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i8 %sext_ln82" [decode.cpp:82->decode.cpp:130]   --->   Operation 184 'zext' 'zext_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 0.00>
ST_17 : Operation 185 [1/1] (0.00ns)   --->   "%upsam_buf_addr_15 = getelementptr i40 %upsam_buf6, i64 0, i64 %zext_ln82" [decode.cpp:82->decode.cpp:130]   --->   Operation 185 'getelementptr' 'upsam_buf_addr_15' <Predicate = (!icmp_ln76 & !empty)> <Delay = 0.00>
ST_17 : Operation 186 [1/1] (3.25ns)   --->   "%store_ln82 = store i40 %conv6_out_read_15, i8 %upsam_buf_addr_15" [decode.cpp:82->decode.cpp:130]   --->   Operation 186 'store' 'store_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>
ST_17 : Operation 187 [1/1] (0.00ns)   --->   "%arrayidx18_0_0_0_load_i5711152127354353637587101115131 = phi i40 %upsam_buf_load, void %for.inc.i.14.thread, i40 %conv6_out_read, void %if.then.i.15" [decode.cpp:84->decode.cpp:130]   --->   Operation 187 'phi' 'arrayidx18_0_0_0_load_i5711152127354353637587101115131' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 188 [1/1] (3.63ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp6_out, i40 %arrayidx18_0_0_0_load_i5711152127354353637587101115131" [decode.cpp:84->decode.cpp:130]   --->   Operation 188 'write' 'write_ln84' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>

State 18 <SV = 17> <Delay = 5.12>
ST_18 : Operation 189 [1/1] (0.00ns)   --->   "%arrayidx18_0_0_0_load_i_1810162028344452647488100116130 = phi i40 %upsam_buf_load_1, void %for.inc.i.14.thread, i40 %conv6_out_read_1, void %if.then.i.15" [decode.cpp:84->decode.cpp:130]   --->   Operation 189 'phi' 'arrayidx18_0_0_0_load_i_1810162028344452647488100116130' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 190 [1/1] (3.63ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp6_out, i40 %arrayidx18_0_0_0_load_i_1810162028344452647488100116130" [decode.cpp:84->decode.cpp:130]   --->   Operation 190 'write' 'write_ln84' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_18 : Operation 191 [1/1] (1.87ns)   --->   "%add_ln84_13 = add i7 %div15_i_udiv_cast7, i7 82" [decode.cpp:84->decode.cpp:130]   --->   Operation 191 'add' 'add_ln84_13' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln84_3 = sext i7 %add_ln84_13" [decode.cpp:84->decode.cpp:130]   --->   Operation 192 'sext' 'sext_ln84_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln84_15 = zext i8 %sext_ln84_3" [decode.cpp:84->decode.cpp:130]   --->   Operation 193 'zext' 'zext_ln84_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 194 [1/1] (0.00ns)   --->   "%upsam_buf_addr_16 = getelementptr i40 %upsam_buf6, i64 0, i64 %zext_ln84_15" [decode.cpp:84->decode.cpp:130]   --->   Operation 194 'getelementptr' 'upsam_buf_addr_16' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 195 [2/2] (3.25ns)   --->   "%upsam_buf_load_15 = load i8 %upsam_buf_addr_16" [decode.cpp:84->decode.cpp:130]   --->   Operation 195 'load' 'upsam_buf_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>

State 19 <SV = 18> <Delay = 3.63>
ST_19 : Operation 196 [1/1] (0.00ns)   --->   "%arrayidx18_0_0_0_load_i_212142226364254627686102114132 = phi i40 %upsam_buf_load_2, void %for.inc.i.14.thread, i40 %conv6_out_read_2, void %if.then.i.15" [decode.cpp:84->decode.cpp:130]   --->   Operation 196 'phi' 'arrayidx18_0_0_0_load_i_212142226364254627686102114132' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 197 [1/1] (3.63ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp6_out, i40 %arrayidx18_0_0_0_load_i_212142226364254627686102114132" [decode.cpp:84->decode.cpp:130]   --->   Operation 197 'write' 'write_ln84' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_19 : Operation 198 [1/2] (3.25ns)   --->   "%upsam_buf_load_15 = load i8 %upsam_buf_addr_16" [decode.cpp:84->decode.cpp:130]   --->   Operation 198 'load' 'upsam_buf_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 224> <RAM>

State 20 <SV = 19> <Delay = 3.63>
ST_20 : Operation 199 [1/1] (0.00ns)   --->   "%arrayidx18_0_0_0_load_i_317192933455165738999117129 = phi i40 %upsam_buf_load_3, void %for.inc.i.14.thread, i40 %conv6_out_read_3, void %if.then.i.15" [decode.cpp:84->decode.cpp:130]   --->   Operation 199 'phi' 'arrayidx18_0_0_0_load_i_317192933455165738999117129' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 200 [1/1] (3.63ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp6_out, i40 %arrayidx18_0_0_0_load_i_317192933455165738999117129" [decode.cpp:84->decode.cpp:130]   --->   Operation 200 'write' 'write_ln84' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>

State 21 <SV = 20> <Delay = 3.63>
ST_21 : Operation 201 [1/1] (0.00ns)   --->   "%arrayidx18_0_0_0_load_i_42325374155617785103113133 = phi i40 %upsam_buf_load_4, void %for.inc.i.14.thread, i40 %conv6_out_read_4, void %if.then.i.15" [decode.cpp:84->decode.cpp:130]   --->   Operation 201 'phi' 'arrayidx18_0_0_0_load_i_42325374155617785103113133' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 202 [1/1] (3.63ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp6_out, i40 %arrayidx18_0_0_0_load_i_42325374155617785103113133" [decode.cpp:84->decode.cpp:130]   --->   Operation 202 'write' 'write_ln84' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>

State 22 <SV = 21> <Delay = 3.63>
ST_22 : Operation 203 [1/1] (0.00ns)   --->   "%arrayidx18_0_0_0_load_i_53032465066729098118128 = phi i40 %upsam_buf_load_5, void %for.inc.i.14.thread, i40 %conv6_out_read_5, void %if.then.i.15" [decode.cpp:84->decode.cpp:130]   --->   Operation 203 'phi' 'arrayidx18_0_0_0_load_i_53032465066729098118128' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 204 [1/1] (3.63ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp6_out, i40 %arrayidx18_0_0_0_load_i_53032465066729098118128" [decode.cpp:84->decode.cpp:130]   --->   Operation 204 'write' 'write_ln84' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>

State 23 <SV = 22> <Delay = 3.63>
ST_23 : Operation 205 [1/1] (0.00ns)   --->   "%arrayidx18_0_0_0_load_i_6384056607884104112134 = phi i40 %upsam_buf_load_6, void %for.inc.i.14.thread, i40 %conv6_out_read_6, void %if.then.i.15" [decode.cpp:84->decode.cpp:130]   --->   Operation 205 'phi' 'arrayidx18_0_0_0_load_i_6384056607884104112134' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 206 [1/1] (3.63ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp6_out, i40 %arrayidx18_0_0_0_load_i_6384056607884104112134" [decode.cpp:84->decode.cpp:130]   --->   Operation 206 'write' 'write_ln84' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>

State 24 <SV = 23> <Delay = 3.63>
ST_24 : Operation 207 [1/1] (0.00ns)   --->   "%arrayidx18_0_0_0_load_i_7474967719197119127 = phi i40 %upsam_buf_load_7, void %for.inc.i.14.thread, i40 %conv6_out_read_7, void %if.then.i.15" [decode.cpp:84->decode.cpp:130]   --->   Operation 207 'phi' 'arrayidx18_0_0_0_load_i_7474967719197119127' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 208 [1/1] (3.63ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp6_out, i40 %arrayidx18_0_0_0_load_i_7474967719197119127" [decode.cpp:84->decode.cpp:130]   --->   Operation 208 'write' 'write_ln84' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>

State 25 <SV = 24> <Delay = 3.63>
ST_25 : Operation 209 [1/1] (0.00ns)   --->   "%arrayidx18_0_0_0_load_i_857597983105111135 = phi i40 %upsam_buf_load_8, void %for.inc.i.14.thread, i40 %conv6_out_read_8, void %if.then.i.15" [decode.cpp:84->decode.cpp:130]   --->   Operation 209 'phi' 'arrayidx18_0_0_0_load_i_857597983105111135' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 210 [1/1] (3.63ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp6_out, i40 %arrayidx18_0_0_0_load_i_857597983105111135" [decode.cpp:84->decode.cpp:130]   --->   Operation 210 'write' 'write_ln84' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>

State 26 <SV = 25> <Delay = 3.63>
ST_26 : Operation 211 [1/1] (0.00ns)   --->   "%arrayidx18_0_0_0_load_i_968709296120126 = phi i40 %upsam_buf_load_9, void %for.inc.i.14.thread, i40 %conv6_out_read_9, void %if.then.i.15" [decode.cpp:84->decode.cpp:130]   --->   Operation 211 'phi' 'arrayidx18_0_0_0_load_i_968709296120126' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 212 [1/1] (3.63ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp6_out, i40 %arrayidx18_0_0_0_load_i_968709296120126" [decode.cpp:84->decode.cpp:130]   --->   Operation 212 'write' 'write_ln84' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>

State 27 <SV = 26> <Delay = 3.63>
ST_27 : Operation 213 [1/1] (0.00ns)   --->   "%arrayidx18_0_0_0_load_i_108082106110136 = phi i40 %upsam_buf_load_10, void %for.inc.i.14.thread, i40 %conv6_out_read_10, void %if.then.i.15" [decode.cpp:84->decode.cpp:130]   --->   Operation 213 'phi' 'arrayidx18_0_0_0_load_i_108082106110136' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 214 [1/1] (3.63ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp6_out, i40 %arrayidx18_0_0_0_load_i_108082106110136" [decode.cpp:84->decode.cpp:130]   --->   Operation 214 'write' 'write_ln84' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>

State 28 <SV = 27> <Delay = 3.63>
ST_28 : Operation 215 [1/1] (0.00ns)   --->   "%arrayidx18_0_0_0_load_i_119395121125 = phi i40 %upsam_buf_load_11, void %for.inc.i.14.thread, i40 %conv6_out_read_11, void %if.then.i.15" [decode.cpp:84->decode.cpp:130]   --->   Operation 215 'phi' 'arrayidx18_0_0_0_load_i_119395121125' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 216 [1/1] (3.63ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp6_out, i40 %arrayidx18_0_0_0_load_i_119395121125" [decode.cpp:84->decode.cpp:130]   --->   Operation 216 'write' 'write_ln84' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>

State 29 <SV = 28> <Delay = 3.63>
ST_29 : Operation 217 [1/1] (0.00ns)   --->   "%arrayidx18_0_0_0_load_i_12107109137 = phi i40 %upsam_buf_load_12, void %for.inc.i.14.thread, i40 %conv6_out_read_12, void %if.then.i.15" [decode.cpp:84->decode.cpp:130]   --->   Operation 217 'phi' 'arrayidx18_0_0_0_load_i_12107109137' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 218 [1/1] (3.63ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp6_out, i40 %arrayidx18_0_0_0_load_i_12107109137" [decode.cpp:84->decode.cpp:130]   --->   Operation 218 'write' 'write_ln84' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>

State 30 <SV = 29> <Delay = 3.63>
ST_30 : Operation 219 [1/1] (0.00ns)   --->   "%arrayidx18_0_0_0_load_i_13122124 = phi i40 %upsam_buf_load_13, void %for.inc.i.14.thread, i40 %conv6_out_read_13, void %if.then.i.15" [decode.cpp:84->decode.cpp:130]   --->   Operation 219 'phi' 'arrayidx18_0_0_0_load_i_13122124' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 220 [1/1] (3.63ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp6_out, i40 %arrayidx18_0_0_0_load_i_13122124" [decode.cpp:84->decode.cpp:130]   --->   Operation 220 'write' 'write_ln84' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>

State 31 <SV = 30> <Delay = 3.63>
ST_31 : Operation 221 [1/1] (0.00ns)   --->   "%arrayidx18_0_0_0_load_i_14138 = phi i40 %upsam_buf_load_14, void %for.inc.i.14.thread, i40 %conv6_out_read_14, void %if.then.i.15" [decode.cpp:84->decode.cpp:130]   --->   Operation 221 'phi' 'arrayidx18_0_0_0_load_i_14138' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 222 [1/1] (3.63ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp6_out, i40 %arrayidx18_0_0_0_load_i_14138" [decode.cpp:84->decode.cpp:130]   --->   Operation 222 'write' 'write_ln84' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>

State 32 <SV = 31> <Delay = 3.63>
ST_32 : Operation 223 [1/1] (3.63ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp6_out, i40 %upsam_buf_load_15" [decode.cpp:84->decode.cpp:130]   --->   Operation 223 'write' 'write_ln84' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_32 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln77 = br void %for.body9.i" [decode.cpp:77->decode.cpp:130]   --->   Operation 224 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.973ns
The critical path consists of the following:
	'alloca' operation ('cona_col') [3]  (0.000 ns)
	'load' operation ('cona_col_load', decode.cpp:77->decode.cpp:130) on local variable 'cona_col' [19]  (0.000 ns)
	'icmp' operation ('icmp_ln77', decode.cpp:77->decode.cpp:130) [23]  (1.780 ns)
	'select' operation ('select_ln76_1', decode.cpp:76->decode.cpp:130) [26]  (1.215 ns)
	'or' operation ('empty', decode.cpp:77->decode.cpp:130) [36]  (0.978 ns)

 <State 2>: 6.888ns
The critical path consists of the following:
	fifo read operation ('conv6_out_read', decode.cpp:81->decode.cpp:130) on port 'conv6_out' (decode.cpp:81->decode.cpp:130) [86]  (3.634 ns)
	'store' operation ('store_ln82', decode.cpp:82->decode.cpp:130) of variable 'conv6_out_read', decode.cpp:81->decode.cpp:130 on array 'upsam_buf6', decode.cpp:129 [87]  (3.254 ns)

 <State 3>: 6.888ns
The critical path consists of the following:
	fifo read operation ('conv6_out_read_1', decode.cpp:81->decode.cpp:130) on port 'conv6_out' (decode.cpp:81->decode.cpp:130) [88]  (3.634 ns)
	'store' operation ('store_ln82', decode.cpp:82->decode.cpp:130) of variable 'conv6_out_read_1', decode.cpp:81->decode.cpp:130 on array 'upsam_buf6', decode.cpp:129 [89]  (3.254 ns)

 <State 4>: 6.888ns
The critical path consists of the following:
	fifo read operation ('conv6_out_read_2', decode.cpp:81->decode.cpp:130) on port 'conv6_out' (decode.cpp:81->decode.cpp:130) [90]  (3.634 ns)
	'store' operation ('store_ln82', decode.cpp:82->decode.cpp:130) of variable 'conv6_out_read_2', decode.cpp:81->decode.cpp:130 on array 'upsam_buf6', decode.cpp:129 [91]  (3.254 ns)

 <State 5>: 6.888ns
The critical path consists of the following:
	fifo read operation ('conv6_out_read_3', decode.cpp:81->decode.cpp:130) on port 'conv6_out' (decode.cpp:81->decode.cpp:130) [92]  (3.634 ns)
	'store' operation ('store_ln82', decode.cpp:82->decode.cpp:130) of variable 'conv6_out_read_3', decode.cpp:81->decode.cpp:130 on array 'upsam_buf6', decode.cpp:129 [93]  (3.254 ns)

 <State 6>: 6.888ns
The critical path consists of the following:
	fifo read operation ('conv6_out_read_4', decode.cpp:81->decode.cpp:130) on port 'conv6_out' (decode.cpp:81->decode.cpp:130) [94]  (3.634 ns)
	'store' operation ('store_ln82', decode.cpp:82->decode.cpp:130) of variable 'conv6_out_read_4', decode.cpp:81->decode.cpp:130 on array 'upsam_buf6', decode.cpp:129 [95]  (3.254 ns)

 <State 7>: 6.888ns
The critical path consists of the following:
	fifo read operation ('conv6_out_read_5', decode.cpp:81->decode.cpp:130) on port 'conv6_out' (decode.cpp:81->decode.cpp:130) [96]  (3.634 ns)
	'store' operation ('store_ln82', decode.cpp:82->decode.cpp:130) of variable 'conv6_out_read_5', decode.cpp:81->decode.cpp:130 on array 'upsam_buf6', decode.cpp:129 [97]  (3.254 ns)

 <State 8>: 6.888ns
The critical path consists of the following:
	fifo read operation ('conv6_out_read_6', decode.cpp:81->decode.cpp:130) on port 'conv6_out' (decode.cpp:81->decode.cpp:130) [98]  (3.634 ns)
	'store' operation ('store_ln82', decode.cpp:82->decode.cpp:130) of variable 'conv6_out_read_6', decode.cpp:81->decode.cpp:130 on array 'upsam_buf6', decode.cpp:129 [99]  (3.254 ns)

 <State 9>: 6.888ns
The critical path consists of the following:
	fifo read operation ('conv6_out_read_7', decode.cpp:81->decode.cpp:130) on port 'conv6_out' (decode.cpp:81->decode.cpp:130) [100]  (3.634 ns)
	'store' operation ('store_ln82', decode.cpp:82->decode.cpp:130) of variable 'conv6_out_read_7', decode.cpp:81->decode.cpp:130 on array 'upsam_buf6', decode.cpp:129 [101]  (3.254 ns)

 <State 10>: 6.888ns
The critical path consists of the following:
	fifo read operation ('conv6_out_read_8', decode.cpp:81->decode.cpp:130) on port 'conv6_out' (decode.cpp:81->decode.cpp:130) [102]  (3.634 ns)
	'store' operation ('store_ln82', decode.cpp:82->decode.cpp:130) of variable 'conv6_out_read_8', decode.cpp:81->decode.cpp:130 on array 'upsam_buf6', decode.cpp:129 [103]  (3.254 ns)

 <State 11>: 6.888ns
The critical path consists of the following:
	fifo read operation ('conv6_out_read_9', decode.cpp:81->decode.cpp:130) on port 'conv6_out' (decode.cpp:81->decode.cpp:130) [104]  (3.634 ns)
	'store' operation ('store_ln82', decode.cpp:82->decode.cpp:130) of variable 'conv6_out_read_9', decode.cpp:81->decode.cpp:130 on array 'upsam_buf6', decode.cpp:129 [105]  (3.254 ns)

 <State 12>: 6.888ns
The critical path consists of the following:
	fifo read operation ('conv6_out_read_10', decode.cpp:81->decode.cpp:130) on port 'conv6_out' (decode.cpp:81->decode.cpp:130) [106]  (3.634 ns)
	'store' operation ('store_ln82', decode.cpp:82->decode.cpp:130) of variable 'conv6_out_read_10', decode.cpp:81->decode.cpp:130 on array 'upsam_buf6', decode.cpp:129 [107]  (3.254 ns)

 <State 13>: 6.888ns
The critical path consists of the following:
	fifo read operation ('conv6_out_read_11', decode.cpp:81->decode.cpp:130) on port 'conv6_out' (decode.cpp:81->decode.cpp:130) [108]  (3.634 ns)
	'store' operation ('store_ln82', decode.cpp:82->decode.cpp:130) of variable 'conv6_out_read_11', decode.cpp:81->decode.cpp:130 on array 'upsam_buf6', decode.cpp:129 [109]  (3.254 ns)

 <State 14>: 6.888ns
The critical path consists of the following:
	fifo read operation ('conv6_out_read_12', decode.cpp:81->decode.cpp:130) on port 'conv6_out' (decode.cpp:81->decode.cpp:130) [110]  (3.634 ns)
	'store' operation ('store_ln82', decode.cpp:82->decode.cpp:130) of variable 'conv6_out_read_12', decode.cpp:81->decode.cpp:130 on array 'upsam_buf6', decode.cpp:129 [111]  (3.254 ns)

 <State 15>: 6.888ns
The critical path consists of the following:
	fifo read operation ('conv6_out_read_13', decode.cpp:81->decode.cpp:130) on port 'conv6_out' (decode.cpp:81->decode.cpp:130) [112]  (3.634 ns)
	'store' operation ('store_ln82', decode.cpp:82->decode.cpp:130) of variable 'conv6_out_read_13', decode.cpp:81->decode.cpp:130 on array 'upsam_buf6', decode.cpp:129 [113]  (3.254 ns)

 <State 16>: 6.888ns
The critical path consists of the following:
	fifo read operation ('conv6_out_read_14', decode.cpp:81->decode.cpp:130) on port 'conv6_out' (decode.cpp:81->decode.cpp:130) [114]  (3.634 ns)
	'store' operation ('store_ln82', decode.cpp:82->decode.cpp:130) of variable 'conv6_out_read_14', decode.cpp:81->decode.cpp:130 on array 'upsam_buf6', decode.cpp:129 [115]  (3.254 ns)

 <State 17>: 6.888ns
The critical path consists of the following:
	fifo read operation ('conv6_out_read_15', decode.cpp:81->decode.cpp:130) on port 'conv6_out' (decode.cpp:81->decode.cpp:130) [116]  (3.634 ns)
	'store' operation ('store_ln82', decode.cpp:82->decode.cpp:130) of variable 'conv6_out_read_15', decode.cpp:81->decode.cpp:130 on array 'upsam_buf6', decode.cpp:129 [121]  (3.254 ns)

 <State 18>: 5.124ns
The critical path consists of the following:
	'add' operation ('add_ln84_13', decode.cpp:84->decode.cpp:130) [171]  (1.870 ns)
	'getelementptr' operation ('upsam_buf_addr_16', decode.cpp:84->decode.cpp:130) [174]  (0.000 ns)
	'load' operation ('upsam_buf_load_15', decode.cpp:84->decode.cpp:130) on array 'upsam_buf6', decode.cpp:129 [175]  (3.254 ns)

 <State 19>: 3.634ns
The critical path consists of the following:
	'phi' operation ('arrayidx18_0_0_0_load_i_212142226364254627686102114132', decode.cpp:84->decode.cpp:130) with incoming values : ('conv6_out_read_2', decode.cpp:81->decode.cpp:130) ('upsam_buf_load_2', decode.cpp:84->decode.cpp:130) [147]  (0.000 ns)
	fifo write operation ('write_ln84', decode.cpp:84->decode.cpp:130) on port 'upsamp6_out' (decode.cpp:84->decode.cpp:130) [158]  (3.634 ns)

 <State 20>: 3.634ns
The critical path consists of the following:
	'phi' operation ('arrayidx18_0_0_0_load_i_317192933455165738999117129', decode.cpp:84->decode.cpp:130) with incoming values : ('conv6_out_read_3', decode.cpp:81->decode.cpp:130) ('upsam_buf_load_3', decode.cpp:84->decode.cpp:130) [150]  (0.000 ns)
	fifo write operation ('write_ln84', decode.cpp:84->decode.cpp:130) on port 'upsamp6_out' (decode.cpp:84->decode.cpp:130) [159]  (3.634 ns)

 <State 21>: 3.634ns
The critical path consists of the following:
	'phi' operation ('arrayidx18_0_0_0_load_i_42325374155617785103113133', decode.cpp:84->decode.cpp:130) with incoming values : ('conv6_out_read_4', decode.cpp:81->decode.cpp:130) ('upsam_buf_load_4', decode.cpp:84->decode.cpp:130) [146]  (0.000 ns)
	fifo write operation ('write_ln84', decode.cpp:84->decode.cpp:130) on port 'upsamp6_out' (decode.cpp:84->decode.cpp:130) [160]  (3.634 ns)

 <State 22>: 3.634ns
The critical path consists of the following:
	'phi' operation ('arrayidx18_0_0_0_load_i_53032465066729098118128', decode.cpp:84->decode.cpp:130) with incoming values : ('conv6_out_read_5', decode.cpp:81->decode.cpp:130) ('upsam_buf_load_5', decode.cpp:84->decode.cpp:130) [151]  (0.000 ns)
	fifo write operation ('write_ln84', decode.cpp:84->decode.cpp:130) on port 'upsamp6_out' (decode.cpp:84->decode.cpp:130) [161]  (3.634 ns)

 <State 23>: 3.634ns
The critical path consists of the following:
	'phi' operation ('arrayidx18_0_0_0_load_i_6384056607884104112134', decode.cpp:84->decode.cpp:130) with incoming values : ('conv6_out_read_6', decode.cpp:81->decode.cpp:130) ('upsam_buf_load_6', decode.cpp:84->decode.cpp:130) [145]  (0.000 ns)
	fifo write operation ('write_ln84', decode.cpp:84->decode.cpp:130) on port 'upsamp6_out' (decode.cpp:84->decode.cpp:130) [162]  (3.634 ns)

 <State 24>: 3.634ns
The critical path consists of the following:
	'phi' operation ('arrayidx18_0_0_0_load_i_7474967719197119127', decode.cpp:84->decode.cpp:130) with incoming values : ('conv6_out_read_7', decode.cpp:81->decode.cpp:130) ('upsam_buf_load_7', decode.cpp:84->decode.cpp:130) [152]  (0.000 ns)
	fifo write operation ('write_ln84', decode.cpp:84->decode.cpp:130) on port 'upsamp6_out' (decode.cpp:84->decode.cpp:130) [163]  (3.634 ns)

 <State 25>: 3.634ns
The critical path consists of the following:
	'phi' operation ('arrayidx18_0_0_0_load_i_857597983105111135', decode.cpp:84->decode.cpp:130) with incoming values : ('conv6_out_read_8', decode.cpp:81->decode.cpp:130) ('upsam_buf_load_8', decode.cpp:84->decode.cpp:130) [144]  (0.000 ns)
	fifo write operation ('write_ln84', decode.cpp:84->decode.cpp:130) on port 'upsamp6_out' (decode.cpp:84->decode.cpp:130) [164]  (3.634 ns)

 <State 26>: 3.634ns
The critical path consists of the following:
	'phi' operation ('arrayidx18_0_0_0_load_i_968709296120126', decode.cpp:84->decode.cpp:130) with incoming values : ('conv6_out_read_9', decode.cpp:81->decode.cpp:130) ('upsam_buf_load_9', decode.cpp:84->decode.cpp:130) [153]  (0.000 ns)
	fifo write operation ('write_ln84', decode.cpp:84->decode.cpp:130) on port 'upsamp6_out' (decode.cpp:84->decode.cpp:130) [165]  (3.634 ns)

 <State 27>: 3.634ns
The critical path consists of the following:
	'phi' operation ('arrayidx18_0_0_0_load_i_108082106110136', decode.cpp:84->decode.cpp:130) with incoming values : ('conv6_out_read_10', decode.cpp:81->decode.cpp:130) ('upsam_buf_load_10', decode.cpp:84->decode.cpp:130) [143]  (0.000 ns)
	fifo write operation ('write_ln84', decode.cpp:84->decode.cpp:130) on port 'upsamp6_out' (decode.cpp:84->decode.cpp:130) [166]  (3.634 ns)

 <State 28>: 3.634ns
The critical path consists of the following:
	'phi' operation ('arrayidx18_0_0_0_load_i_119395121125', decode.cpp:84->decode.cpp:130) with incoming values : ('conv6_out_read_11', decode.cpp:81->decode.cpp:130) ('upsam_buf_load_11', decode.cpp:84->decode.cpp:130) [154]  (0.000 ns)
	fifo write operation ('write_ln84', decode.cpp:84->decode.cpp:130) on port 'upsamp6_out' (decode.cpp:84->decode.cpp:130) [167]  (3.634 ns)

 <State 29>: 3.634ns
The critical path consists of the following:
	'phi' operation ('arrayidx18_0_0_0_load_i_12107109137', decode.cpp:84->decode.cpp:130) with incoming values : ('conv6_out_read_12', decode.cpp:81->decode.cpp:130) ('upsam_buf_load_12', decode.cpp:84->decode.cpp:130) [142]  (0.000 ns)
	fifo write operation ('write_ln84', decode.cpp:84->decode.cpp:130) on port 'upsamp6_out' (decode.cpp:84->decode.cpp:130) [168]  (3.634 ns)

 <State 30>: 3.634ns
The critical path consists of the following:
	'phi' operation ('arrayidx18_0_0_0_load_i_13122124', decode.cpp:84->decode.cpp:130) with incoming values : ('conv6_out_read_13', decode.cpp:81->decode.cpp:130) ('upsam_buf_load_13', decode.cpp:84->decode.cpp:130) [155]  (0.000 ns)
	fifo write operation ('write_ln84', decode.cpp:84->decode.cpp:130) on port 'upsamp6_out' (decode.cpp:84->decode.cpp:130) [169]  (3.634 ns)

 <State 31>: 3.634ns
The critical path consists of the following:
	'phi' operation ('arrayidx18_0_0_0_load_i_14138', decode.cpp:84->decode.cpp:130) with incoming values : ('conv6_out_read_14', decode.cpp:81->decode.cpp:130) ('upsam_buf_load_14', decode.cpp:84->decode.cpp:130) [141]  (0.000 ns)
	fifo write operation ('write_ln84', decode.cpp:84->decode.cpp:130) on port 'upsamp6_out' (decode.cpp:84->decode.cpp:130) [170]  (3.634 ns)

 <State 32>: 3.634ns
The critical path consists of the following:
	fifo write operation ('write_ln84', decode.cpp:84->decode.cpp:130) on port 'upsamp6_out' (decode.cpp:84->decode.cpp:130) [176]  (3.634 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
