<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8" /><link rel="stylesheet" type="text/css" href="insn.css" /><meta name="generator" content="iform.xsl" /><title>ADD, ADDS (SP plus register) -- AArch32</title></head><body><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h2 class="instruction-section">ADD, ADDS (SP plus register)</h2><p id="desc">
      <p class="aml">Add to SP (register) adds an optionally-shifted register value to the SP value, and writes the result to the destination register.</p>
      <p class="aml">If the destination register is not the PC, the ADDS variant of the instruction updates the condition flags based on the result.</p>
      <p class="aml">The field descriptions for &lt;Rd&gt; identify the encodings where the PC is permitted as the destination register. ARM deprecates any use of these encodings. However, when the destination register is the PC:</p>
      <ul>
        <li>The ADD variant of the instruction is an interworking branch, see <a class="armarm-xref" title="Reference to Armv8 ARM section">Pseudocode description of operations on the AArch32 general-purpose registers and the PC</a>.</li>
        <li>The ADDS variant of the instruction performs an exception return without the use of the stack. In this case:<ul><li>The PE branches to the address written to the PC, and restores <a class="armarm-xref" title="Reference to Armv8 ARM section">PSTATE</a> from SPSR_&lt;current_mode&gt;.</li><li>The PE checks SPSR_&lt;current_mode&gt; for an illegal return event. See <a class="armarm-xref" title="Reference to Armv8 ARM section">Illegal return events from AArch32 state</a>.</li><li>The instruction is <span class="arm-defined-word">undefined</span> in Hyp mode.</li><li>The instruction is <span class="arm-defined-word">constrained unpredictable</span> in User mode and System mode.</li></ul></li>
      </ul>
    </p>
    <p class="desc">
      It has encodings from the following instruction sets:
       A32 (
      <a href="#a1">A1</a>
      )
       and 
       T32 (
      <a href="#t1">T1</a>
      , 
      <a href="#t2">T2</a>
       and 
      <a href="#t3">T3</a>
      )
      .
    </p>
    <h3 class="classheading"><a name="a1" id="a1"></a>A1</h3><p class="desc"></p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td colspan="4" class="lr">!= 1111</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>0</td><td class="r">1</td><td colspan="4" class="lr">Rd</td><td colspan="5" class="lr">imm5</td><td colspan="2" class="lr">type</td><td class="lr">0</td><td colspan="4" class="lr">Rm</td></tr><tr class="secondrow"><td colspan="4" class="droppedname">cond</td><td colspan="4"></td><td colspan="3"></td><td></td><td colspan="4"></td><td colspan="4"></td><td colspan="5"></td><td colspan="2"></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">ADD, rotate right with extend<span class="bitdiff"> (S == 0 &amp;&amp; imm5 == 00000 &amp;&amp; type == 11)</span></h4><p class="asm-code"><a name="ADD_SP_r_A1_RRX" id="ADD_SP_r_A1_RRX"></a>ADD{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} {<a href="#rd_1" title="General-purpose destination register (field &quot;Rd&quot;)">&lt;Rd&gt;</a>,} SP, <a href="#rm" title="Second general-purpose source register (field &quot;Rm&quot;)">&lt;Rm&gt;</a> , RRX</p></div><div class="encoding"><h4 class="encoding">ADD, shift or rotate by value<span class="bitdiff"> (S == 0 &amp;&amp; !(imm5 == 00000 &amp;&amp; type == 11))</span></h4><p class="asm-code"><a name="ADD_SP_r_A1" id="ADD_SP_r_A1"></a>ADD{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} {<a href="#rd_1" title="General-purpose destination register (field &quot;Rd&quot;)">&lt;Rd&gt;</a>,} SP, <a href="#rm" title="Second general-purpose source register (field &quot;Rm&quot;)">&lt;Rm&gt;</a> {, <a href="#shift" title="Type of shift applied to second source register (field &quot;type&quot;) [ASR,LSL,LSR,ROR]">&lt;shift&gt;</a> #<a href="#amount_1" title="Shift amount [1-31 (when &lt;shift&gt; = LSL or ROR) or 1 to 32 (when &lt;shift&gt; = LSR or ASR) (field &quot;imm5&quot;)">&lt;amount&gt;</a>}</p></div><div class="encoding"><h4 class="encoding">ADDS, rotate right with extend<span class="bitdiff"> (S == 1 &amp;&amp; imm5 == 00000 &amp;&amp; type == 11)</span></h4><p class="asm-code"><a name="ADDS_SP_r_A1_RRX" id="ADDS_SP_r_A1_RRX"></a>ADDS{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} {<a href="#rd_1" title="General-purpose destination register (field &quot;Rd&quot;)">&lt;Rd&gt;</a>,} SP, <a href="#rm" title="Second general-purpose source register (field &quot;Rm&quot;)">&lt;Rm&gt;</a> , RRX</p></div><div class="encoding"><h4 class="encoding">ADDS, shift or rotate by value<span class="bitdiff"> (S == 1 &amp;&amp; !(imm5 == 00000 &amp;&amp; type == 11))</span></h4><p class="asm-code"><a name="ADDS_SP_r_A1" id="ADDS_SP_r_A1"></a>ADDS{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} {<a href="#rd_1" title="General-purpose destination register (field &quot;Rd&quot;)">&lt;Rd&gt;</a>,} SP, <a href="#rm" title="Second general-purpose source register (field &quot;Rm&quot;)">&lt;Rm&gt;</a> {, <a href="#shift" title="Type of shift applied to second source register (field &quot;type&quot;) [ASR,LSL,LSR,ROR]">&lt;shift&gt;</a> #<a href="#amount_1" title="Shift amount [1-31 (when &lt;shift&gt; = LSL or ROR) or 1 to 32 (when &lt;shift&gt; = LSR or ASR) (field &quot;imm5&quot;)">&lt;amount&gt;</a>}</p></div><p class="pseudocode">d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rd);  m = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rm);  setflags = (S == '1');
(shift_t, shift_n) = <a href="shared_pseudocode.html#impl-aarch32.DecodeImmShift.2" title="function: (SRType, integer) DecodeImmShift(bits(2) type, bits(5) imm5)">DecodeImmShift</a>(type, imm5);</p>
    <h3 class="classheading"><a name="t1" id="t1"></a>T1</h3><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="l">0</td><td class="r">0</td><td class="lr">DM</td><td class="l">1</td><td>1</td><td>0</td><td class="r">1</td><td colspan="3" class="lr">Rdm</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">T1</h4><p class="asm-code"><a name="ADD_SP_r_T1" id="ADD_SP_r_T1"></a>ADD{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} {<a href="#rdm" title="General-purpose destination and second source register (field &quot;Rdm&quot;)">&lt;Rdm&gt;</a>,} SP, <a href="#rdm" title="General-purpose destination and second source register (field &quot;Rdm&quot;)">&lt;Rdm&gt;</a></p></div><p class="pseudocode">d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(DM:Rdm);  m = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(DM:Rdm);  setflags = FALSE;
(shift_t, shift_n) = (<a href="shared_pseudocode.html#SRType_LSL" title="enumeration SRType {SRType_LSL, SRType_LSR, SRType_ASR, SRType_ROR, SRType_RRX}">SRType_LSL</a>, 0);
if d == 15 &amp;&amp; <a href="shared_pseudocode.html#impl-aarch32.InITBlock.0" title="function: boolean InITBlock()">InITBlock</a>() &amp;&amp; !<a href="shared_pseudocode.html#impl-aarch32.LastInITBlock.0" title="function: boolean LastInITBlock()">LastInITBlock</a>() then UNPREDICTABLE;</p>
    <h3 class="classheading"><a name="t2" id="t2"></a>T2</h3><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="l">0</td><td class="r">0</td><td class="lr">1</td><td colspan="4" class="lr">!= 1101</td><td class="l">1</td><td>0</td><td class="r">1</td></tr><tr class="secondrow"><td colspan="6"></td><td colspan="2"></td><td></td><td colspan="4" class="droppedname">Rm</td><td colspan="3"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">T2</h4><p class="asm-code"><a name="ADD_SP_r_T2" id="ADD_SP_r_T2"></a>ADD{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} <a href="#sp" title="Stack pointer">{SP,}</a> SP, <a href="#rm" title="Second general-purpose source register (field &quot;Rm&quot;)">&lt;Rm&gt;</a></p></div><p class="pseudocode">if Rm == '1101' then SEE "encoding T1";
d = 13;  m = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rm);  setflags = FALSE;
(shift_t, shift_n) = (<a href="shared_pseudocode.html#SRType_LSL" title="enumeration SRType {SRType_LSL, SRType_LSR, SRType_ASR, SRType_ROR, SRType_RRX}">SRType_LSL</a>, 0);</p>
    <h3 class="classheading"><a name="t3" id="t3"></a>T3</h3><p class="desc"></p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="l">1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">(0)</td><td colspan="3" class="lr">imm3</td><td colspan="4" class="lr">Rd</td><td colspan="2" class="lr">imm2</td><td colspan="2" class="lr">type</td><td colspan="4" class="lr">Rm</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">ADD, rotate right with extend<span class="bitdiff"> (S == 0 &amp;&amp; imm3 == 000 &amp;&amp; imm2 == 00 &amp;&amp; type == 11)</span></h4><p class="asm-code"><a name="ADD_SP_r_T3_RRX" id="ADD_SP_r_T3_RRX"></a>ADD{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} {<a href="#rd" title="General-purpose destination register (field &quot;Rd&quot;)">&lt;Rd&gt;</a>,} SP, <a href="#rm_1" title="Second general-purpose source register (field &quot;Rm&quot;)">&lt;Rm&gt;</a>, RRX</p></div><div class="encoding"><h4 class="encoding">ADD, shift or rotate by value<span class="bitdiff"> (S == 0 &amp;&amp; !(imm3 == 000 &amp;&amp; imm2 == 00 &amp;&amp; type == 11))</span></h4><p class="asm-code"><a name="ADD_SP_r_T3" id="ADD_SP_r_T3"></a>ADD{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}.W {<a href="#rd" title="General-purpose destination register (field &quot;Rd&quot;)">&lt;Rd&gt;</a>,} SP, <a href="#rm_1" title="Second general-purpose source register (field &quot;Rm&quot;)">&lt;Rm&gt;</a>
        //
      
        (&lt;Rd&gt;, &lt;Rm&gt; can be represented in T1 or T2)
      </p><p class="asm-code"><a name="ADD_SP_r_T3" id="ADD_SP_r_T3"></a>ADD{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} {<a href="#rd" title="General-purpose destination register (field &quot;Rd&quot;)">&lt;Rd&gt;</a>,} SP, <a href="#rm_1" title="Second general-purpose source register (field &quot;Rm&quot;)">&lt;Rm&gt;</a> {, <a href="#shift" title="Type of shift applied to second source register (field &quot;type&quot;) [ASR,LSL,LSR,ROR]">&lt;shift&gt;</a> #<a href="#amount" title="Shift amount [1-31 (when &lt;shift&gt; = LSL or ROR) or 1 to 32 (when &lt;shift&gt; = LSR or ASR)] (field &quot;imm3:imm2&quot;)">&lt;amount&gt;</a>}</p></div><div class="encoding"><h4 class="encoding">ADDS, rotate right with extend<span class="bitdiff"> (S == 1 &amp;&amp; imm3 == 000 &amp;&amp; Rd != 1111 &amp;&amp; imm2 == 00 &amp;&amp; type == 11)</span></h4><p class="asm-code"><a name="ADDS_SP_r_T3_RRX" id="ADDS_SP_r_T3_RRX"></a>ADDS{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} {<a href="#rd" title="General-purpose destination register (field &quot;Rd&quot;)">&lt;Rd&gt;</a>,} SP, <a href="#rm_1" title="Second general-purpose source register (field &quot;Rm&quot;)">&lt;Rm&gt;</a>, RRX</p></div><div class="encoding"><h4 class="encoding">ADDS, shift or rotate by value<span class="bitdiff"> (S == 1 &amp;&amp; !(imm3 == 000 &amp;&amp; imm2 == 00 &amp;&amp; type == 11) &amp;&amp; Rd != 1111)</span></h4><p class="asm-code"><a name="ADDS_SP_r_T3" id="ADDS_SP_r_T3"></a>ADDS{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} {<a href="#rd" title="General-purpose destination register (field &quot;Rd&quot;)">&lt;Rd&gt;</a>,} SP, <a href="#rm_1" title="Second general-purpose source register (field &quot;Rm&quot;)">&lt;Rm&gt;</a> {, <a href="#shift" title="Type of shift applied to second source register (field &quot;type&quot;) [ASR,LSL,LSR,ROR]">&lt;shift&gt;</a> #<a href="#amount" title="Shift amount [1-31 (when &lt;shift&gt; = LSL or ROR) or 1 to 32 (when &lt;shift&gt; = LSR or ASR)] (field &quot;imm3:imm2&quot;)">&lt;amount&gt;</a>}</p></div><p class="pseudocode">if Rd == '1111' &amp;&amp; S == '1' then SEE "CMN (register)";
d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rd);  m = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rm);  setflags = (S == '1');
(shift_t, shift_n) = <a href="shared_pseudocode.html#impl-aarch32.DecodeImmShift.2" title="function: (SRType, integer) DecodeImmShift(bits(2) type, bits(5) imm5)">DecodeImmShift</a>(type, imm3:imm2);
if (d == 15 &amp;&amp; !setflags) || m == 15 then UNPREDICTABLE; // Armv8-A removes UNPREDICTABLE for R13</p>
  <p class="encoding-notes">
      <p class="aml">For more information about the <span class="arm-defined-word">constrained unpredictable</span> behavior, see <a class="armarm-xref" title="Reference to Armv8 ARM section">Architectural Constraints on UNPREDICTABLE behaviors</a>.</p>
    </p><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;c&gt;</td><td><a name="c" id="c"></a>
        
          <p class="aml">See <a class="armarm-xref" title="Reference to Armv8 ARM section">Standard assembler syntax fields</a>.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;q&gt;</td><td><a name="q" id="q"></a>
        
          <p class="aml">See <a class="armarm-xref" title="Reference to Armv8 ARM section">Standard assembler syntax fields</a>.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>SP,</td><td><a name="sp" id="sp"></a>
        
          <p class="aml">Is the stack pointer.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Rdm&gt;</td><td><a name="rdm" id="rdm"></a>
        
          <p class="aml">Is the general-purpose destination and second source register, encoded in the "Rdm" field. If omitted, this register is the SP. Arm deprecates using the PC as the destination register, but if the PC is used, the instruction is a branch to the address calculated by the operation. This is a simple branch, see <a class="armarm-xref" title="Reference to Armv8 ARM section">Pseudocode description of operations on the AArch32 general-purpose registers and the PC</a>.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Rd&gt;</td><td><a name="rd_1" id="rd_1"></a>
        
          
          
        
        
          <p class="aml">For encoding A1: is the general-purpose destination register, encoded in the "Rd" field. If omitted, this register is the SP. Arm deprecates using the PC as the destination register, but if the PC is used:</p>
          <ul>
            <li>For the ADD variant, the instruction is a branch to the address calculated by the operation. This is an interworking branch, see <a class="armarm-xref" title="Reference to Armv8 ARM section">Pseudocode description of operations on the AArch32 general-purpose registers and the PC</a>.</li>
            <li>For the ADDS variant, the instruction performs an exception return, that restores <a class="armarm-xref" title="Reference to Armv8 ARM section">PSTATE</a> from SPSR_&lt;current_mode&gt;.</li>
          </ul>
        
      </td></tr><tr><td></td><td><a name="rd" id="rd"></a>
        
          
          
        
        
          <p class="aml">For encoding T3: is the general-purpose destination register, encoded in the "Rd" field. If omitted, this register is the SP.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Rm&gt;</td><td><a name="rm" id="rm"></a>
        
          <p class="aml">For encoding A1 and T2: is the second general-purpose source register, encoded in the "Rm" field. The PC can be used, but this is deprecated.</p>
        
      </td></tr><tr><td></td><td><a name="rm_1" id="rm_1"></a>
        
          
          
          
          
        
        
          <p class="aml">For encoding T3: is the second general-purpose source register, encoded in the "Rm" field.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;shift&gt;</td><td><a name="shift" id="shift"></a>
        Is the type of shift to be applied to the second source register, 
    encoded in 
    <q>type</q>:
      
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">type</th>
                <th class="symbol">&lt;shift&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">00</td>
                <td class="symbol">LSL</td>
              </tr>
              <tr>
                <td class="bitfield">01</td>
                <td class="symbol">LSR</td>
              </tr>
              <tr>
                <td class="bitfield">10</td>
                <td class="symbol">ASR</td>
              </tr>
              <tr>
                <td class="bitfield">11</td>
                <td class="symbol">ROR</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;amount&gt;</td><td><a name="amount_1" id="amount_1"></a>
        
          
          
        
        
          <p class="aml">For encoding A1: is the shift amount, in the range 1 to 31 (when &lt;shift&gt; = LSL or ROR) or 1 to 32 (when &lt;shift&gt; = LSR or ASR) encoded in the "imm5" field as &lt;amount&gt; modulo 32.</p>
        
      </td></tr><tr><td></td><td><a name="amount" id="amount"></a>
        
          
          
        
        
          <p class="aml">For encoding T3: is the shift amount, in the range 1 to 31 (when &lt;shift&gt; = LSL or ROR) or 1 to 32 (when &lt;shift&gt; = LSR or ASR), encoded in the "imm3:imm2" field as &lt;amount&gt; modulo 32.</p>
        
      </td></tr></table></div><p class="syntax-notes"></p>
    <div class="ps" psname="commonps"><a name="commonps" id="commonps"></a><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">if <a href="shared_pseudocode.html#impl-aarch32.ConditionPassed.0" title="function: boolean ConditionPassed()">ConditionPassed</a>() then
    EncodingSpecificOperations();
    shifted = <a href="shared_pseudocode.html#impl-aarch32.Shift.4" title="function: bits(N) Shift(bits(N) value, SRType type, integer amount, bit carry_in)">Shift</a>(<a href="shared_pseudocode.html#impl-aarch32.R.read.1" title="accessor: bits(32) R[integer n]">R</a>[m], shift_t, shift_n, PSTATE.C);
    (result, nzcv) = <a href="shared_pseudocode.html#impl-shared.AddWithCarry.3" title="function: (bits(N), bits(4)) AddWithCarry(bits(N) x, bits(N) y, bit carry_in)">AddWithCarry</a>(SP, shifted, '0');
    if d == 15 then
        if setflags then
            <a href="shared_pseudocode.html#impl-aarch32.ALUExceptionReturn.1" title="function: ALUExceptionReturn(bits(32) address)">ALUExceptionReturn</a>(result);
        else
            <a href="shared_pseudocode.html#impl-aarch32.ALUWritePC.1" title="function: ALUWritePC(bits(32) address)">ALUWritePC</a>(result);
    else
        <a href="shared_pseudocode.html#impl-aarch32.R.write.1" title="accessor: R[integer n] = bits(32) value">R</a>[d] = result;
        if setflags then
            PSTATE.&lt;N,Z,C,V&gt; = nzcv;</p>
    </div>
  <hr /><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v00_88, pseudocode v85-xml-00bet9_rc1_1
      ; Build timestamp: 2018-12-12T12:33
    </p><p class="copyconf">
      Copyright Â© 2010-2018 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
