Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 937d7adecbc44640b7224a6d4e71d858 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sort_tb_behav xil_defaultlib.sort_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'clk' [D:/VivadoProject/COD/Lab1/ALU_sort/ALU_sort.srcs/sources_1/new/sort.v:64]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'clk' [D:/VivadoProject/COD/Lab1/ALU_sort/ALU_sort.srcs/sources_1/new/sort.v:65]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'clk' [D:/VivadoProject/COD/Lab1/ALU_sort/ALU_sort.srcs/sources_1/new/sort.v:66]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'clk' [D:/VivadoProject/COD/Lab1/ALU_sort/ALU_sort.srcs/sources_1/new/sort.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.mux3(WIDTH=8)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sort
Compiling module xil_defaultlib.sort_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sort_tb_behav
