<profile>

<section name = "Vivado HLS Report for 'mod_sub_entry23'" level="0">
<item name = "Date">Tue Dec 22 12:50:24 2020
</item>
<item name = "Version">2019.1.2 (Build 2614775 on Fri Aug 09 16:45:44 MDT 2019)</item>
<item name = "Project">mod_sub</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z045-ffg900-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">100.00, 3.401, 12.50</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">0, 0, 0, 0, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 42, -</column>
<column name="Register">-, -, 3, -, -</column>
<specialColumn name="Available">1090, 900, 437200, 218600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 1, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done">3, 2, 1, 2</column>
<column name="i_mod_V_blk_n">3, 2, 1, 2</column>
<column name="i_mod_V_out_blk_n">3, 2, 1, 2</column>
<column name="ix_V_blk_n">3, 2, 1, 2</column>
<column name="ix_V_out_blk_n">3, 2, 1, 2</column>
<column name="mux_V_blk_n">3, 2, 1, 2</column>
<column name="mux_V_out_blk_n">3, 2, 1, 2</column>
<column name="period_V_blk_n">3, 2, 1, 2</column>
<column name="period_V_out_blk_n">3, 2, 1, 2</column>
<column name="q_mod_V_blk_n">3, 2, 1, 2</column>
<column name="q_mod_V_out_blk_n">3, 2, 1, 2</column>
<column name="qx_V_blk_n">3, 2, 1, 2</column>
<column name="qx_V_out_blk_n">3, 2, 1, 2</column>
<column name="real_start">3, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, mod_sub.entry23, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, mod_sub.entry23, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, mod_sub.entry23, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, mod_sub.entry23, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, mod_sub.entry23, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, mod_sub.entry23, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, mod_sub.entry23, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, mod_sub.entry23, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, mod_sub.entry23, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, mod_sub.entry23, return value</column>
<column name="ix_V">in, 32, ap_vld, ix_V, scalar</column>
<column name="ix_V_ap_vld">in, 1, ap_vld, ix_V, scalar</column>
<column name="qx_V">in, 32, ap_vld, qx_V, scalar</column>
<column name="qx_V_ap_vld">in, 1, ap_vld, qx_V, scalar</column>
<column name="i_mod_V">in, 8, ap_vld, i_mod_V, scalar</column>
<column name="i_mod_V_ap_vld">in, 1, ap_vld, i_mod_V, scalar</column>
<column name="q_mod_V">in, 8, ap_vld, q_mod_V, scalar</column>
<column name="q_mod_V_ap_vld">in, 1, ap_vld, q_mod_V, scalar</column>
<column name="period_V">in, 8, ap_vld, period_V, scalar</column>
<column name="period_V_ap_vld">in, 1, ap_vld, period_V, scalar</column>
<column name="mux_V">in, 2, ap_vld, mux_V, scalar</column>
<column name="mux_V_ap_vld">in, 1, ap_vld, mux_V, scalar</column>
<column name="ix_V_out_din">out, 32, ap_fifo, ix_V_out, pointer</column>
<column name="ix_V_out_full_n">in, 1, ap_fifo, ix_V_out, pointer</column>
<column name="ix_V_out_write">out, 1, ap_fifo, ix_V_out, pointer</column>
<column name="qx_V_out_din">out, 32, ap_fifo, qx_V_out, pointer</column>
<column name="qx_V_out_full_n">in, 1, ap_fifo, qx_V_out, pointer</column>
<column name="qx_V_out_write">out, 1, ap_fifo, qx_V_out, pointer</column>
<column name="i_mod_V_out_din">out, 8, ap_fifo, i_mod_V_out, pointer</column>
<column name="i_mod_V_out_full_n">in, 1, ap_fifo, i_mod_V_out, pointer</column>
<column name="i_mod_V_out_write">out, 1, ap_fifo, i_mod_V_out, pointer</column>
<column name="q_mod_V_out_din">out, 8, ap_fifo, q_mod_V_out, pointer</column>
<column name="q_mod_V_out_full_n">in, 1, ap_fifo, q_mod_V_out, pointer</column>
<column name="q_mod_V_out_write">out, 1, ap_fifo, q_mod_V_out, pointer</column>
<column name="period_V_out_din">out, 8, ap_fifo, period_V_out, pointer</column>
<column name="period_V_out_full_n">in, 1, ap_fifo, period_V_out, pointer</column>
<column name="period_V_out_write">out, 1, ap_fifo, period_V_out, pointer</column>
<column name="mux_V_out_din">out, 2, ap_fifo, mux_V_out, pointer</column>
<column name="mux_V_out_full_n">in, 1, ap_fifo, mux_V_out, pointer</column>
<column name="mux_V_out_write">out, 1, ap_fifo, mux_V_out, pointer</column>
</table>
</item>
</section>
</profile>
