INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/Encoder/Encoder.srcs/sources_1/imports/rtl_src/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/Encoder/Encoder.srcs/sources_1/imports/rtl_src/uncenter_coeff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uncenter_coeff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/Encoder/Encoder.srcs/sources_1/imports/rtl_src/zero_strip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zero_strip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/Encoder/Encoder.srcs/sim_1/new/Encoder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_tb
