// SPDX-License-Identifier: Apache-2.0

package freechips.rocketchip.amba.apb

import chisel3.MultiIOModule
import dsptools.tester.MemMasterModel
import freechips.rocketchip.amba.apb._

trait APBMasterModel extends chisel3.iotesters.PeekPokeTester[MultiIOModule] with MemMasterModel {
  def memAPB: APBBundle

  def apbReset(): Unit = {
    poke(memAPB.psel, 0)
    poke(memAPB.penable, 0)
  }

  def apbWrite(addr: Int, data: Int): Unit =
    apbWrite(BigInt(addr), BigInt(data))

  def memWriteWord(addr: BigInt, data: BigInt): Unit = apbWrite(addr, data)
  def apbWrite(addr: BigInt, data: BigInt): Unit = {
    var count = 0
    poke(memAPB.psel, 1)
    poke(memAPB.penable, 0)
    poke(memAPB.pwrite, 1)
    poke(memAPB.pwdata, data)
    poke(memAPB.paddr, addr)
    poke(memAPB.pstrb, 0xff)
    step(1)
    poke(memAPB.psel, 1)
    poke(memAPB.penable, 1)
    step(1)
    while (peek(memAPB.pready) == 0 && count < 1000) {
      step(1)
      count += 1
    }
    poke(memAPB.psel, 0)
    poke(memAPB.penable, 0)
  }

  def memReadWord(addr: BigInt): BigInt = apbRead(addr)
  def apbRead(addr: Int): BigInt =
    apbRead(BigInt(addr))

  def apbRead(addr: BigInt): BigInt = {
    poke(memAPB.psel, 1)
    poke(memAPB.penable, 0)
    poke(memAPB.pwrite, 0)
    poke(memAPB.paddr, addr)
    step(1)
    poke(memAPB.penable, 1)
    while (peek(memAPB.pready) == 0) {
      step(1)
    }
    poke(memAPB.psel, 0)
    poke(memAPB.penable, 0)
    peek(memAPB.prdata)
  }
}

