$date
	Mon May  9 11:30:05 2022
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module ProgCtr_tb $end
$var reg 1 ! Reset $end
$var reg 1 " Start $end
$var reg 1 # Clk $end
$var reg 1 $ Branch $end
$var reg 1 % ALU_flag $end
$var reg 10 & TargetOrOffset [9:0] $end
$var reg 10 ' NextInstructionIndex [9:0] $end
$var integer 32 ( ClockCounter $end

$scope module uut $end
$var parameter 32 ) A $end
$var wire 1 * Reset $end
$var wire 1 + Start $end
$var wire 1 , Clk $end
$var wire 1 - Branch $end
$var wire 1 . ALU_flag $end
$var wire 1 / Target [9] $end
$var wire 1 0 Target [8] $end
$var wire 1 1 Target [7] $end
$var wire 1 2 Target [6] $end
$var wire 1 3 Target [5] $end
$var wire 1 4 Target [4] $end
$var wire 1 5 Target [3] $end
$var wire 1 6 Target [2] $end
$var wire 1 7 Target [1] $end
$var wire 1 8 Target [0] $end
$var reg 10 9 ProgCtr [9:0] $end
$var reg 2 : StartCount [1:0] $end
$var reg 1 ; start_r $end
$upscope $end
$upscope $end

$scope begin std $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
0#
0$
0%
b0 &
bx '
bx 9
bx :
x;
b1010 )
b0 (
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
1*
$end
#1000
1#
1,
b0 9
b0 :
0;
b1 (
b0 '
#2000
0#
0!
0*
0,
#3000
1#
1,
b1 9
b0 9
b10 (
#4000
0#
1"
1+
0,
#5000
1#
1,
b1 9
1;
b1 :
b0 9
b11 (
#6000
0#
0"
0+
0,
#7000
1#
1,
b1 9
0;
b0 9
b100 (
#8000
0#
0,
#9000
1#
1,
b1 9
b101 (
b1 '
#10000
0#
1$
b1010 &
1-
17
15
0,
#11000
1#
1,
b1010 9
b110 (
b1010 '
#12000
0#
0,
