#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu May 11 17:17:28 2023
# Process ID: 49114
# Current directory: /media/jeffee/T7/vivado
# Command line: vivado
# Log file: /media/jeffee/T7/vivado/vivado.log
# Journal file: /media/jeffee/T7/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /media/jeffee/T7/vivado/Final/Final.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 7105.195 ; gain = 30.273 ; free physical = 1036 ; free virtual = 2785
update_compile_order -fileset sources_1
close [ open /media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/brent_kung_16b.v w ]
add_files /media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/brent_kung_16b.v
update_compile_order -fileset sources_1
close [ open /media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/PG.v w ]
add_files /media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/PG.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top mp_adder_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/jeffee/T7/vivado/Final/Final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/media/jeffee/T7/vivado/Final/Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mp_adder_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/jeffee/T7/vivado/Final/Final.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mp_adder_TB_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/Black_Cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Black_Cell
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CLA_16b_EXP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16b_EXP
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSA_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/Gray_Cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gray_Cell
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/PG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PG
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/brent_kung_16b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brent_kung_16b
INFO: [VRFC 10-2458] undeclared symbol r6c1, assumed default net type wire [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/brent_kung_16b.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/mp_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mp_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/partial_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module partial_full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/Final/Final.srcs/sim_1/new/mp_adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mp_adder_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/jeffee/T7/vivado/Final/Final.sim/sim_1/behav/xsim'
xelab -wto 7716563f8bc4431197a47444ccae442a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mp_adder_TB_behav xil_defaultlib.mp_adder_TB xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 7716563f8bc4431197a47444ccae442a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mp_adder_TB_behav xil_defaultlib.mp_adder_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX.v:63]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'r1c' is not permitted [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/brent_kung_16b.v:38]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'r1c' is not permitted [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/brent_kung_16b.v:39]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'r2c1' is not permitted [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/brent_kung_16b.v:42]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'r2c' is not permitted [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/brent_kung_16b.v:43]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'r2c' is not permitted [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/brent_kung_16b.v:44]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'r2c' is not permitted [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/brent_kung_16b.v:45]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'r2c' is not permitted [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/brent_kung_16b.v:46]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'r2c' is not permitted [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/brent_kung_16b.v:47]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'r2c' is not permitted [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/brent_kung_16b.v:48]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'r2c' is not permitted [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/brent_kung_16b.v:49]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'r3c' is not permitted [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/brent_kung_16b.v:51]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'r3c' is not permitted [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/brent_kung_16b.v:52]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'r3c' is not permitted [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/brent_kung_16b.v:53]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'r3c3' is not permitted [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/brent_kung_16b.v:54]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'r4c7' is not permitted [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/brent_kung_16b.v:56]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'r4c15' is not permitted [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/brent_kung_16b.v:57]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'r5c11' is not permitted [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/brent_kung_16b.v:59]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'r5c15' is not permitted [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/brent_kung_16b.v:60]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'r6c5' is not permitted [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/brent_kung_16b.v:62]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/media/jeffee/T7/vivado/Final/Final.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/media/jeffee/T7/vivado/Final/Final.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/jeffee/T7/vivado/Final/Final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/media/jeffee/T7/vivado/Final/Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mp_adder_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/jeffee/T7/vivado/Final/Final.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mp_adder_TB_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/Black_Cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Black_Cell
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CLA_16b_EXP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16b_EXP
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSA_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/Gray_Cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gray_Cell
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/PG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PG
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/brent_kung_16b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brent_kung_16b
INFO: [VRFC 10-2458] undeclared symbol r6c1, assumed default net type wire [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/brent_kung_16b.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/mp_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mp_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/partial_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module partial_full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/Final/Final.srcs/sim_1/new/mp_adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mp_adder_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/jeffee/T7/vivado/Final/Final.sim/sim_1/behav/xsim'
xelab -wto 7716563f8bc4431197a47444ccae442a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mp_adder_TB_behav xil_defaultlib.mp_adder_TB xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 7716563f8bc4431197a47444ccae442a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mp_adder_TB_behav xil_defaultlib.mp_adder_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX.v:63]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.partial_full_adder
Compiling module xil_defaultlib.CLA_16b_EXP
Compiling module xil_defaultlib.PG
Compiling module xil_defaultlib.Gray_Cell
Compiling module xil_defaultlib.Black_Cell
Compiling module xil_defaultlib.brent_kung_16b
Compiling module xil_defaultlib.CSA_MUX_default
Compiling module xil_defaultlib.mp_adder_default
Compiling module xil_defaultlib.mp_adder_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot mp_adder_TB_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /media/jeffee/T7/vivado/Final/Final.sim/sim_1/behav/xsim/xsim.dir/mp_adder_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu May 11 18:55:58 2023...
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7614.082 ; gain = 0.000 ; free physical = 842 ; free virtual = 2717
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/media/jeffee/T7/vivado/Final/Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mp_adder_TB_behav -key {Behavioral:sim_1:Functional:mp_adder_TB} -tclbatch {mp_adder_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source mp_adder_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433648244724645
                                                                                                                                                          X
Test Passed - Correct Addition
$stop called at time : 400 ns : File "/media/jeffee/T7/vivado/Final/Final.srcs/sim_1/new/mp_adder_TB.v" Line 68
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mp_adder_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 7699.754 ; gain = 85.672 ; free physical = 785 ; free virtual = 2670
run 100 us
run 100 us
run 100 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/jeffee/T7/vivado/Final/Final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/media/jeffee/T7/vivado/Final/Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mp_adder_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/jeffee/T7/vivado/Final/Final.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mp_adder_TB_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/Black_Cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Black_Cell
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CLA_16b_EXP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16b_EXP
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSA_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/Gray_Cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gray_Cell
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/PG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PG
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/brent_kung_16b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brent_kung_16b
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/mp_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mp_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/partial_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module partial_full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/Final/Final.srcs/sim_1/new/mp_adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mp_adder_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/jeffee/T7/vivado/Final/Final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/jeffee/T7/vivado/Final/Final.sim/sim_1/behav/xsim'
xelab -wto 7716563f8bc4431197a47444ccae442a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mp_adder_TB_behav xil_defaultlib.mp_adder_TB xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 7716563f8bc4431197a47444ccae442a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mp_adder_TB_behav xil_defaultlib.mp_adder_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX.v:63]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.partial_full_adder
Compiling module xil_defaultlib.CLA_16b_EXP
Compiling module xil_defaultlib.PG
Compiling module xil_defaultlib.Gray_Cell
Compiling module xil_defaultlib.Black_Cell
Compiling module xil_defaultlib.brent_kung_16b
Compiling module xil_defaultlib.CSA_MUX_default
Compiling module xil_defaultlib.mp_adder_default
Compiling module xil_defaultlib.mp_adder_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot mp_adder_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433648244724645
13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433648244724645
Test Passed - Correct Addition
$stop called at time : 400 ns : File "/media/jeffee/T7/vivado/Final/Final.srcs/sim_1/new/mp_adder_TB.v" Line 68
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 7707.754 ; gain = 8.000 ; free physical = 793 ; free virtual = 2680
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top uart_top_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top mp_adder_sub [current_fileset]
set_property top_lib xil_defaultlib [current_fileset]
set_property top_file /media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/mp_adder_sub.v [current_fileset]
set_property top mp_adder_sub_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/jeffee/T7/vivado/Final/Final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/media/jeffee/T7/vivado/Final/Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mp_adder_sub_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/jeffee/T7/vivado/Final/Final.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mp_adder_sub_TB_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/Black_Cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Black_Cell
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CLA_16b_EXP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16b_EXP
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_P.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSA_MUX_P
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/Gray_Cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gray_Cell
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/PG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PG
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/brent_kung_16b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brent_kung_16b
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/mp_adder_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mp_adder_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/partial_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module partial_full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/Final/Final.srcs/sim_1/new/mp_adder_sub_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mp_adder_sub_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/jeffee/T7/vivado/Final/Final.sim/sim_1/behav/xsim'
xelab -wto 7716563f8bc4431197a47444ccae442a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mp_adder_sub_TB_behav xil_defaultlib.mp_adder_sub_TB xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 7716563f8bc4431197a47444ccae442a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mp_adder_sub_TB_behav xil_defaultlib.mp_adder_sub_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'iSub' [/media/jeffee/T7/vivado/Final/Final.srcs/sim_1/new/mp_adder_sub_TB.v:22]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_P.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_P.v:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_P.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_P.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.partial_full_adder
Compiling module xil_defaultlib.CLA_16b_EXP
Compiling module xil_defaultlib.PG
Compiling module xil_defaultlib.Gray_Cell
Compiling module xil_defaultlib.Black_Cell
Compiling module xil_defaultlib.brent_kung_16b
Compiling module xil_defaultlib.CSA_MUX_P_default
Compiling module xil_defaultlib.mp_adder_sub_default
Compiling module xil_defaultlib.mp_adder_sub_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot mp_adder_sub_TB_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /media/jeffee/T7/vivado/Final/Final.sim/sim_1/behav/xsim/xsim.dir/mp_adder_sub_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu May 11 19:04:03 2023...
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7756.973 ; gain = 0.000 ; free physical = 804 ; free virtual = 2693
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/media/jeffee/T7/vivado/Final/Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mp_adder_sub_TB_behav -key {Behavioral:sim_1:Functional:mp_adder_sub_TB} -tclbatch {mp_adder_sub_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source mp_adder_sub_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
rA: 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010010000101010011010100100100
rB: 11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000100010010101111010000001
~rB: 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111011101101010000101111110
rA:                                                                                                                                                   303379748
rB: 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433647941344897
result: 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433650374203043
wRes: 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433650374203043
Test Passed - Correct Addition
$stop called at time : 400 ns : File "/media/jeffee/T7/vivado/Final/Final.srcs/sim_1/new/mp_adder_sub_TB.v" Line 91
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mp_adder_sub_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 7828.820 ; gain = 71.848 ; free physical = 729 ; free virtual = 2619
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_module_reference uart_uart_top_sub_0_0
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.OPERAND_WIDTH')) / 8)" into user parameter "NBYTES".
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Adding component instance block -- xilinx.com:module_ref:Debounce_Switch:1.0 - Debounce_Switch_0
Adding component instance block -- xilinx.com:module_ref:uart_top_sub:1.0 - uart_top_sub_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /iClk(clk) and /uart_top_sub_0/iClk(undef)
Successfully read diagram <uart> from BD file </media/jeffee/T7/vivado/Final/Final.srcs/sources_1/bd/uart/uart.bd>
Upgrading '/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/bd/uart/uart.bd'
INFO: [IP_Flow 19-1972] Upgraded uart_uart_top_sub_0_0 from uart_top_sub_v1_0 1.0 to uart_top_sub_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /iClk(clk) and /uart_top_sub_0_upgraded_ipi/iClk(undef)
Wrote  : </media/jeffee/T7/vivado/Final/Final.srcs/sources_1/bd/uart/uart.bd> 
upgrade_ip: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 7828.820 ; gain = 0.000 ; free physical = 597 ; free virtual = 2549
update_module_reference: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 7828.820 ; gain = 0.000 ; free physical = 597 ; free virtual = 2549
close_bd_design [get_bd_designs uart]
set_property top mp_adder [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu May 11 19:05:16 2023] Launched synth_1...
Run output will be captured here: /media/jeffee/T7/vivado/Final/Final.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7828.820 ; gain = 0.000 ; free physical = 1253 ; free virtual = 2272
WARNING: [Netlist 29-101] Netlist 'mp_adder' is not ideal for floorplanning, since the cellview 'mp_adder' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/jeffee/T7/vivado/Final/Final.srcs/constrs_1/new/pynq-z2.xdc]
WARNING: [Vivado 12-584] No ports matched 'iRx'. [/media/jeffee/T7/vivado/Final/Final.srcs/constrs_1/new/pynq-z2.xdc:152]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/jeffee/T7/vivado/Final/Final.srcs/constrs_1/new/pynq-z2.xdc:152]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oTx'. [/media/jeffee/T7/vivado/Final/Final.srcs/constrs_1/new/pynq-z2.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/jeffee/T7/vivado/Final/Final.srcs/constrs_1/new/pynq-z2.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/media/jeffee/T7/vivado/Final/Final.srcs/constrs_1/new/pynq-z2.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7828.820 ; gain = 0.000 ; free physical = 1156 ; free virtual = 2175
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 7949.809 ; gain = 120.988 ; free physical = 1056 ; free virtual = 2093
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
close_design
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/kogge_stone_adder.v] -no_script -reset -force -quiet
remove_files  /media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/kogge_stone_adder.v
file delete -force /media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/kogge_stone_adder.v
export_ip_user_files -of_objects  [get_files /media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/mux2to1.v] -no_script -reset -force -quiet
remove_files  /media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/mux2to1.v
file delete -force /media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/mux2to1.v
export_ip_user_files -of_objects  [get_files /media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/uart_rx_sub.v] -no_script -reset -force -quiet
remove_files  /media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/uart_rx_sub.v
file delete -force /media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/uart_rx_sub.v
set_property top uart_wrapper [current_fileset]
update_compile_order -fileset sources_1
update_module_reference uart_uart_top_sub_0_0
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.OPERAND_WIDTH')) / 8)" into user parameter "NBYTES".
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Adding component instance block -- xilinx.com:module_ref:Debounce_Switch:1.0 - Debounce_Switch_0
Adding component instance block -- xilinx.com:module_ref:uart_top_sub:1.0 - uart_top_sub_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /iClk(clk) and /uart_top_sub_0/iClk(undef)
Successfully read diagram <uart> from BD file </media/jeffee/T7/vivado/Final/Final.srcs/sources_1/bd/uart/uart.bd>
Upgrading '/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/bd/uart/uart.bd'
INFO: [IP_Flow 19-1972] Upgraded uart_uart_top_sub_0_0 from uart_top_sub_v1_0 1.0 to uart_top_sub_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /iClk(clk) and /uart_top_sub_0_upgraded_ipi/iClk(undef)
Wrote  : </media/jeffee/T7/vivado/Final/Final.srcs/sources_1/bd/uart/uart.bd> 
regenerate_bd_layout
validate_bd_design
save_bd_design
Wrote  : </media/jeffee/T7/vivado/Final/Final.srcs/sources_1/bd/uart/uart.bd> 
Wrote  : </media/jeffee/T7/vivado/Final/Final.srcs/sources_1/bd/uart/ui/bd_d02f786e.ui> 
close_bd_design [get_bd_designs uart]
reset_run synth_1
launch_runs synth_1 -jobs 2
WARNING: [BD 41-1731] Type mismatch between connected pins: /iClk(clk) and /uart_top_sub_0/iClk(undef)
INFO: [BD 41-1662] The design 'uart.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /media/jeffee/T7/vivado/Final/Final.srcs/sources_1/bd/uart/synth/uart.v
VHDL Output written to : /media/jeffee/T7/vivado/Final/Final.srcs/sources_1/bd/uart/sim/uart.v
VHDL Output written to : /media/jeffee/T7/vivado/Final/Final.srcs/sources_1/bd/uart/hdl/uart_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_top_sub_0 .
Exporting to file /media/jeffee/T7/vivado/Final/Final.srcs/sources_1/bd/uart/hw_handoff/uart.hwh
Generated Block Design Tcl file /media/jeffee/T7/vivado/Final/Final.srcs/sources_1/bd/uart/hw_handoff/uart_bd.tcl
Generated Hardware Definition File /media/jeffee/T7/vivado/Final/Final.srcs/sources_1/bd/uart/synth/uart.hwdef
[Thu May 11 19:54:12 2023] Launched uart_uart_top_sub_0_0_synth_1...
Run output will be captured here: /media/jeffee/T7/vivado/Final/Final.runs/uart_uart_top_sub_0_0_synth_1/runme.log
[Thu May 11 19:54:12 2023] Launched synth_1...
Run output will be captured here: /media/jeffee/T7/vivado/Final/Final.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 8658.020 ; gain = 51.016 ; free physical = 627 ; free virtual = 1748
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
launch_runs impl_1 -jobs 2
[Thu May 11 19:56:27 2023] Launched impl_1...
Run output will be captured here: /media/jeffee/T7/vivado/Final/Final.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu May 11 19:58:02 2023] Launched impl_1...
Run output will be captured here: /media/jeffee/T7/vivado/Final/Final.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/bd/uart/ip/uart_Debounce_Switch_0_0/uart_Debounce_Switch_0_0.dcp' for cell 'uart_i/Debounce_Switch_0'
INFO: [Project 1-454] Reading design checkpoint '/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/bd/uart/ip/uart_uart_top_sub_0_0/uart_uart_top_sub_0_0.dcp' for cell 'uart_i/uart_top_sub_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 8715.867 ; gain = 0.000 ; free physical = 1429 ; free virtual = 1726
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/jeffee/T7/vivado/Final/Final.srcs/constrs_1/new/pynq-z2.xdc]
Finished Parsing XDC File [/media/jeffee/T7/vivado/Final/Final.srcs/constrs_1/new/pynq-z2.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8715.867 ; gain = 0.000 ; free physical = 1322 ; free virtual = 1648
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8723.871 ; gain = 8.004 ; free physical = 1210 ; free virtual = 1598
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 11 19:59:52 2023...
