<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="ram_2port_191/sim/suhddpsram512x4_rq_ram_2port_191_gytxvfq.v"
   type="VERILOG"
   library="suhddpsram512x4_rq_ram_2port_191" />
 <file
   path="sim/suhddpsram512x4_rq.v"
   type="VERILOG"
   hasInlineConfiguration="true" />
 <topLevel name="suhddpsram512x4_rq" />
 <deviceFamily name="arria10" />
</simPackage>
