;redcode
;assert 1
	SPL 0, <-2
	SPL -117, @-28
	SUB @121, 103
	SUB @121, 103
	SPL -117, @-28
	SPL -117, @-28
	SPL -117, @-28
	SPL -117, @-28
	MOV -41, <-20
	MOV -41, <-20
	DJN -1, @-20
	SUB @121, 103
	SPL -117, @-28
	SUB @124, -6
	SPL -117, @-28
	MOV -41, <-20
	MOV 194, <-20
	SUB @121, 103
	ADD @121, <106
	ADD @121, <106
	JMN -81, @-22
	MOV -81, <-22
	MOV -81, <-22
	JMP 12, #10
	JMN <127, #-109
	SUB @124, -6
	JMN 12, #10
	SUB -0, -0
	SUB @124, -6
	SUB @121, 103
	SUB @121, @106
	ADD 130, 9
	SPL 0, <-2
	DJN -1, @-20
	JMN -81, @-22
	JMN <127, #-109
	ADD 249, @60
	MOV -81, <-22
	MOV -81, <-22
	MOV -81, <-22
	ADD 249, @60
	SUB @121, 103
	SPL -491, 608
	ADD 249, @60
	SPL -117, @-28
	SUB @126, 9
	SUB @126, 9
	SUB @121, 103
	SUB @126, 9
	SUB @126, 9
	MOV 194, <-20
	SPL 0, <-2
