

================================================================
== Vitis HLS Report for 'dct_Pipeline_Row_DCT_Loop'
================================================================
* Date:           Wed Jul 23 16:04:00 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dct_hls_solution
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.088 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       41|       41|  0.410 us|  0.410 us|   36|   36|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+
        |                     |          |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |       Instance      |  Module  |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_dct_1d_1_fu_154  |dct_1d_1  |        9|        9|  90.000 ns|  90.000 ns|    4|    4|      yes|
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_DCT_Loop  |       39|       39|        12|          4|          1|     8|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     28|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   28|    1257|    945|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     70|    -|
|Register         |        -|    -|     148|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   28|    1405|   1043|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   12|       1|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+----------+---------+----+------+-----+-----+
    |       Instance      |  Module  | BRAM_18K| DSP|  FF  | LUT | URAM|
    +---------------------+----------+---------+----+------+-----+-----+
    |grp_dct_1d_1_fu_154  |dct_1d_1  |        0|  28|  1257|  945|    0|
    +---------------------+----------+---------+----+------+-----+-----+
    |Total                |          |        0|  28|  1257|  945|    0|
    +---------------------+----------+---------+----+------+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln39_fu_195_p2   |         +|   0|  0|  13|           4|           1|
    |icmp_ln39_fu_177_p2  |      icmp|   0|  0|  13|           4|           5|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  28|           9|           8|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  25|          5|    1|          5|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    4|          8|
    |i_fu_46                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  70|         15|   12|         27|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |buf_2d_in_1_load_reg_271          |  16|   0|   16|          0|
    |buf_2d_in_2_load_reg_276          |  16|   0|   16|          0|
    |buf_2d_in_3_load_reg_281          |  16|   0|   16|          0|
    |buf_2d_in_4_load_reg_286          |  16|   0|   16|          0|
    |buf_2d_in_5_load_reg_291          |  16|   0|   16|          0|
    |buf_2d_in_6_load_reg_296          |  16|   0|   16|          0|
    |buf_2d_in_7_load_reg_301          |  16|   0|   16|          0|
    |buf_2d_in_load_reg_266            |  16|   0|   16|          0|
    |grp_dct_1d_1_fu_154_ap_start_reg  |   1|   0|    1|          0|
    |i_1_reg_216                       |   4|   0|    4|          0|
    |i_fu_46                           |   4|   0|    4|          0|
    |icmp_ln39_reg_222                 |   1|   0|    1|          0|
    |icmp_ln39_reg_222_pp0_iter1_reg   |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 148|   0|  148|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+----------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  dct_Pipeline_Row_DCT_Loop|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  dct_Pipeline_Row_DCT_Loop|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  dct_Pipeline_Row_DCT_Loop|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  dct_Pipeline_Row_DCT_Loop|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  dct_Pipeline_Row_DCT_Loop|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  dct_Pipeline_Row_DCT_Loop|  return value|
|buf_2d_in_address0    |  out|    3|   ap_memory|                  buf_2d_in|         array|
|buf_2d_in_ce0         |  out|    1|   ap_memory|                  buf_2d_in|         array|
|buf_2d_in_q0          |   in|   16|   ap_memory|                  buf_2d_in|         array|
|buf_2d_in_1_address0  |  out|    3|   ap_memory|                buf_2d_in_1|         array|
|buf_2d_in_1_ce0       |  out|    1|   ap_memory|                buf_2d_in_1|         array|
|buf_2d_in_1_q0        |   in|   16|   ap_memory|                buf_2d_in_1|         array|
|buf_2d_in_2_address0  |  out|    3|   ap_memory|                buf_2d_in_2|         array|
|buf_2d_in_2_ce0       |  out|    1|   ap_memory|                buf_2d_in_2|         array|
|buf_2d_in_2_q0        |   in|   16|   ap_memory|                buf_2d_in_2|         array|
|buf_2d_in_3_address0  |  out|    3|   ap_memory|                buf_2d_in_3|         array|
|buf_2d_in_3_ce0       |  out|    1|   ap_memory|                buf_2d_in_3|         array|
|buf_2d_in_3_q0        |   in|   16|   ap_memory|                buf_2d_in_3|         array|
|buf_2d_in_4_address0  |  out|    3|   ap_memory|                buf_2d_in_4|         array|
|buf_2d_in_4_ce0       |  out|    1|   ap_memory|                buf_2d_in_4|         array|
|buf_2d_in_4_q0        |   in|   16|   ap_memory|                buf_2d_in_4|         array|
|buf_2d_in_5_address0  |  out|    3|   ap_memory|                buf_2d_in_5|         array|
|buf_2d_in_5_ce0       |  out|    1|   ap_memory|                buf_2d_in_5|         array|
|buf_2d_in_5_q0        |   in|   16|   ap_memory|                buf_2d_in_5|         array|
|buf_2d_in_6_address0  |  out|    3|   ap_memory|                buf_2d_in_6|         array|
|buf_2d_in_6_ce0       |  out|    1|   ap_memory|                buf_2d_in_6|         array|
|buf_2d_in_6_q0        |   in|   16|   ap_memory|                buf_2d_in_6|         array|
|buf_2d_in_7_address0  |  out|    3|   ap_memory|                buf_2d_in_7|         array|
|buf_2d_in_7_ce0       |  out|    1|   ap_memory|                buf_2d_in_7|         array|
|buf_2d_in_7_q0        |   in|   16|   ap_memory|                buf_2d_in_7|         array|
|row_outbuf_address0   |  out|    6|   ap_memory|                 row_outbuf|         array|
|row_outbuf_ce0        |  out|    1|   ap_memory|                 row_outbuf|         array|
|row_outbuf_we0        |  out|    1|   ap_memory|                 row_outbuf|         array|
|row_outbuf_d0         |  out|   16|   ap_memory|                 row_outbuf|         array|
|row_outbuf_address1   |  out|    6|   ap_memory|                 row_outbuf|         array|
|row_outbuf_ce1        |  out|    1|   ap_memory|                 row_outbuf|         array|
|row_outbuf_we1        |  out|    1|   ap_memory|                 row_outbuf|         array|
|row_outbuf_d1         |  out|   16|   ap_memory|                 row_outbuf|         array|
+----------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 4, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.91>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [dct.cpp:35->dct.cpp:103]   --->   Operation 15 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln35 = store i4 0, i4 %i" [dct.cpp:35->dct.cpp:103]   --->   Operation 16 'store' 'store_ln35' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i1"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [dct.cpp:39->dct.cpp:103]   --->   Operation 18 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.73ns)   --->   "%icmp_ln39 = icmp_eq  i4 %i_1, i4 8" [dct.cpp:39->dct.cpp:103]   --->   Operation 19 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %for.inc.i1.split, void %for.inc18.i.preheader.exitStub" [dct.cpp:39->dct.cpp:103]   --->   Operation 20 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i4 %i_1" [dct.cpp:39->dct.cpp:103]   --->   Operation 21 'zext' 'zext_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%buf_2d_in_addr = getelementptr i16 %buf_2d_in, i64 0, i64 %zext_ln39" [dct.cpp:40->dct.cpp:103]   --->   Operation 22 'getelementptr' 'buf_2d_in_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%buf_2d_in_1_addr = getelementptr i16 %buf_2d_in_1, i64 0, i64 %zext_ln39" [dct.cpp:40->dct.cpp:103]   --->   Operation 23 'getelementptr' 'buf_2d_in_1_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%buf_2d_in_2_addr = getelementptr i16 %buf_2d_in_2, i64 0, i64 %zext_ln39" [dct.cpp:40->dct.cpp:103]   --->   Operation 24 'getelementptr' 'buf_2d_in_2_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%buf_2d_in_3_addr = getelementptr i16 %buf_2d_in_3, i64 0, i64 %zext_ln39" [dct.cpp:40->dct.cpp:103]   --->   Operation 25 'getelementptr' 'buf_2d_in_3_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%buf_2d_in_4_addr = getelementptr i16 %buf_2d_in_4, i64 0, i64 %zext_ln39" [dct.cpp:40->dct.cpp:103]   --->   Operation 26 'getelementptr' 'buf_2d_in_4_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%buf_2d_in_5_addr = getelementptr i16 %buf_2d_in_5, i64 0, i64 %zext_ln39" [dct.cpp:40->dct.cpp:103]   --->   Operation 27 'getelementptr' 'buf_2d_in_5_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%buf_2d_in_6_addr = getelementptr i16 %buf_2d_in_6, i64 0, i64 %zext_ln39" [dct.cpp:40->dct.cpp:103]   --->   Operation 28 'getelementptr' 'buf_2d_in_6_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%buf_2d_in_7_addr = getelementptr i16 %buf_2d_in_7, i64 0, i64 %zext_ln39" [dct.cpp:40->dct.cpp:103]   --->   Operation 29 'getelementptr' 'buf_2d_in_7_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (2.32ns)   --->   "%buf_2d_in_load = load i3 %buf_2d_in_addr" [dct.cpp:40->dct.cpp:103]   --->   Operation 30 'load' 'buf_2d_in_load' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 31 [2/2] (2.32ns)   --->   "%buf_2d_in_1_load = load i3 %buf_2d_in_1_addr" [dct.cpp:40->dct.cpp:103]   --->   Operation 31 'load' 'buf_2d_in_1_load' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 32 [2/2] (2.32ns)   --->   "%buf_2d_in_2_load = load i3 %buf_2d_in_2_addr" [dct.cpp:40->dct.cpp:103]   --->   Operation 32 'load' 'buf_2d_in_2_load' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 33 [2/2] (2.32ns)   --->   "%buf_2d_in_3_load = load i3 %buf_2d_in_3_addr" [dct.cpp:40->dct.cpp:103]   --->   Operation 33 'load' 'buf_2d_in_3_load' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 34 [2/2] (2.32ns)   --->   "%buf_2d_in_4_load = load i3 %buf_2d_in_4_addr" [dct.cpp:40->dct.cpp:103]   --->   Operation 34 'load' 'buf_2d_in_4_load' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 35 [2/2] (2.32ns)   --->   "%buf_2d_in_5_load = load i3 %buf_2d_in_5_addr" [dct.cpp:40->dct.cpp:103]   --->   Operation 35 'load' 'buf_2d_in_5_load' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 36 [2/2] (2.32ns)   --->   "%buf_2d_in_6_load = load i3 %buf_2d_in_6_addr" [dct.cpp:40->dct.cpp:103]   --->   Operation 36 'load' 'buf_2d_in_6_load' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 37 [2/2] (2.32ns)   --->   "%buf_2d_in_7_load = load i3 %buf_2d_in_7_addr" [dct.cpp:40->dct.cpp:103]   --->   Operation 37 'load' 'buf_2d_in_7_load' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 38 [1/2] ( I:2.32ns O:2.32ns )   --->   "%buf_2d_in_load = load i3 %buf_2d_in_addr" [dct.cpp:40->dct.cpp:103]   --->   Operation 38 'load' 'buf_2d_in_load' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 39 [1/2] ( I:2.32ns O:2.32ns )   --->   "%buf_2d_in_1_load = load i3 %buf_2d_in_1_addr" [dct.cpp:40->dct.cpp:103]   --->   Operation 39 'load' 'buf_2d_in_1_load' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 40 [1/2] ( I:2.32ns O:2.32ns )   --->   "%buf_2d_in_2_load = load i3 %buf_2d_in_2_addr" [dct.cpp:40->dct.cpp:103]   --->   Operation 40 'load' 'buf_2d_in_2_load' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 41 [1/2] ( I:2.32ns O:2.32ns )   --->   "%buf_2d_in_3_load = load i3 %buf_2d_in_3_addr" [dct.cpp:40->dct.cpp:103]   --->   Operation 41 'load' 'buf_2d_in_3_load' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 42 [1/2] ( I:2.32ns O:2.32ns )   --->   "%buf_2d_in_4_load = load i3 %buf_2d_in_4_addr" [dct.cpp:40->dct.cpp:103]   --->   Operation 42 'load' 'buf_2d_in_4_load' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 43 [1/2] ( I:2.32ns O:2.32ns )   --->   "%buf_2d_in_5_load = load i3 %buf_2d_in_5_addr" [dct.cpp:40->dct.cpp:103]   --->   Operation 43 'load' 'buf_2d_in_5_load' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 44 [1/2] ( I:2.32ns O:2.32ns )   --->   "%buf_2d_in_6_load = load i3 %buf_2d_in_6_addr" [dct.cpp:40->dct.cpp:103]   --->   Operation 44 'load' 'buf_2d_in_6_load' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 45 [1/2] ( I:2.32ns O:2.32ns )   --->   "%buf_2d_in_7_load = load i3 %buf_2d_in_7_addr" [dct.cpp:40->dct.cpp:103]   --->   Operation 45 'load' 'buf_2d_in_7_load' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 6.36>
ST_3 : Operation 46 [1/1] (1.73ns)   --->   "%add_ln39 = add i4 %i_1, i4 1" [dct.cpp:39->dct.cpp:103]   --->   Operation 46 'add' 'add_ln39' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i4 %i_1" [dct.cpp:39->dct.cpp:103]   --->   Operation 47 'trunc' 'trunc_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 48 [10/10] (6.36ns)   --->   "%call_ln40 = call void @dct_1d.1, i16 %buf_2d_in_load, i16 %buf_2d_in_1_load, i16 %buf_2d_in_2_load, i16 %buf_2d_in_3_load, i16 %buf_2d_in_4_load, i16 %buf_2d_in_5_load, i16 %buf_2d_in_6_load, i16 %buf_2d_in_7_load, i16 %row_outbuf, i3 %trunc_ln39" [dct.cpp:40->dct.cpp:103]   --->   Operation 48 'call' 'call_ln40' <Predicate = (!icmp_ln39)> <Delay = 6.36> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln35 = store i4 %add_ln39, i4 %i" [dct.cpp:35->dct.cpp:103]   --->   Operation 49 'store' 'store_ln35' <Predicate = (!icmp_ln39)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 7.08>
ST_4 : Operation 50 [9/10] (7.08ns)   --->   "%call_ln40 = call void @dct_1d.1, i16 %buf_2d_in_load, i16 %buf_2d_in_1_load, i16 %buf_2d_in_2_load, i16 %buf_2d_in_3_load, i16 %buf_2d_in_4_load, i16 %buf_2d_in_5_load, i16 %buf_2d_in_6_load, i16 %buf_2d_in_7_load, i16 %row_outbuf, i3 %trunc_ln39" [dct.cpp:40->dct.cpp:103]   --->   Operation 50 'call' 'call_ln40' <Predicate = (!icmp_ln39)> <Delay = 7.08> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 7.08>
ST_5 : Operation 51 [8/10] (7.08ns)   --->   "%call_ln40 = call void @dct_1d.1, i16 %buf_2d_in_load, i16 %buf_2d_in_1_load, i16 %buf_2d_in_2_load, i16 %buf_2d_in_3_load, i16 %buf_2d_in_4_load, i16 %buf_2d_in_5_load, i16 %buf_2d_in_6_load, i16 %buf_2d_in_7_load, i16 %row_outbuf, i3 %trunc_ln39" [dct.cpp:40->dct.cpp:103]   --->   Operation 51 'call' 'call_ln40' <Predicate = (!icmp_ln39)> <Delay = 7.08> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 7.08>
ST_6 : Operation 52 [7/10] (7.08ns)   --->   "%call_ln40 = call void @dct_1d.1, i16 %buf_2d_in_load, i16 %buf_2d_in_1_load, i16 %buf_2d_in_2_load, i16 %buf_2d_in_3_load, i16 %buf_2d_in_4_load, i16 %buf_2d_in_5_load, i16 %buf_2d_in_6_load, i16 %buf_2d_in_7_load, i16 %row_outbuf, i3 %trunc_ln39" [dct.cpp:40->dct.cpp:103]   --->   Operation 52 'call' 'call_ln40' <Predicate = true> <Delay = 7.08> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 7.08>
ST_7 : Operation 53 [6/10] (7.08ns)   --->   "%call_ln40 = call void @dct_1d.1, i16 %buf_2d_in_load, i16 %buf_2d_in_1_load, i16 %buf_2d_in_2_load, i16 %buf_2d_in_3_load, i16 %buf_2d_in_4_load, i16 %buf_2d_in_5_load, i16 %buf_2d_in_6_load, i16 %buf_2d_in_7_load, i16 %row_outbuf, i3 %trunc_ln39" [dct.cpp:40->dct.cpp:103]   --->   Operation 53 'call' 'call_ln40' <Predicate = true> <Delay = 7.08> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 7.08>
ST_8 : Operation 54 [5/10] (7.08ns)   --->   "%call_ln40 = call void @dct_1d.1, i16 %buf_2d_in_load, i16 %buf_2d_in_1_load, i16 %buf_2d_in_2_load, i16 %buf_2d_in_3_load, i16 %buf_2d_in_4_load, i16 %buf_2d_in_5_load, i16 %buf_2d_in_6_load, i16 %buf_2d_in_7_load, i16 %row_outbuf, i3 %trunc_ln39" [dct.cpp:40->dct.cpp:103]   --->   Operation 54 'call' 'call_ln40' <Predicate = true> <Delay = 7.08> <CoreType = "Generic">   --->   Generic Core
ST_8 : Operation 63 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 63 'ret' 'ret_ln0' <Predicate = (icmp_ln39)> <Delay = 1.58>

State 9 <SV = 8> <Delay = 7.08>
ST_9 : Operation 55 [4/10] (7.08ns)   --->   "%call_ln40 = call void @dct_1d.1, i16 %buf_2d_in_load, i16 %buf_2d_in_1_load, i16 %buf_2d_in_2_load, i16 %buf_2d_in_3_load, i16 %buf_2d_in_4_load, i16 %buf_2d_in_5_load, i16 %buf_2d_in_6_load, i16 %buf_2d_in_7_load, i16 %row_outbuf, i3 %trunc_ln39" [dct.cpp:40->dct.cpp:103]   --->   Operation 55 'call' 'call_ln40' <Predicate = (!icmp_ln39)> <Delay = 7.08> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 9> <Delay = 7.08>
ST_10 : Operation 56 [3/10] (7.08ns)   --->   "%call_ln40 = call void @dct_1d.1, i16 %buf_2d_in_load, i16 %buf_2d_in_1_load, i16 %buf_2d_in_2_load, i16 %buf_2d_in_3_load, i16 %buf_2d_in_4_load, i16 %buf_2d_in_5_load, i16 %buf_2d_in_6_load, i16 %buf_2d_in_7_load, i16 %row_outbuf, i3 %trunc_ln39" [dct.cpp:40->dct.cpp:103]   --->   Operation 56 'call' 'call_ln40' <Predicate = true> <Delay = 7.08> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 7.08>
ST_11 : Operation 57 [2/10] (7.08ns)   --->   "%call_ln40 = call void @dct_1d.1, i16 %buf_2d_in_load, i16 %buf_2d_in_1_load, i16 %buf_2d_in_2_load, i16 %buf_2d_in_3_load, i16 %buf_2d_in_4_load, i16 %buf_2d_in_5_load, i16 %buf_2d_in_6_load, i16 %buf_2d_in_7_load, i16 %row_outbuf, i3 %trunc_ln39" [dct.cpp:40->dct.cpp:103]   --->   Operation 57 'call' 'call_ln40' <Predicate = true> <Delay = 7.08> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln35 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [dct.cpp:35->dct.cpp:103]   --->   Operation 58 'specpipeline' 'specpipeline_ln35' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "%speclooptripcount_ln35 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [dct.cpp:35->dct.cpp:103]   --->   Operation 59 'speclooptripcount' 'speclooptripcount_ln35' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [dct.cpp:39->dct.cpp:103]   --->   Operation 60 'specloopname' 'specloopname_ln39' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 61 [1/10] (0.00ns)   --->   "%call_ln40 = call void @dct_1d.1, i16 %buf_2d_in_load, i16 %buf_2d_in_1_load, i16 %buf_2d_in_2_load, i16 %buf_2d_in_3_load, i16 %buf_2d_in_4_load, i16 %buf_2d_in_5_load, i16 %buf_2d_in_6_load, i16 %buf_2d_in_7_load, i16 %row_outbuf, i3 %trunc_ln39" [dct.cpp:40->dct.cpp:103]   --->   Operation 61 'call' 'call_ln40' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_12 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln39 = br void %for.inc.i1" [dct.cpp:39->dct.cpp:103]   --->   Operation 62 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buf_2d_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf_2d_in_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf_2d_in_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf_2d_in_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf_2d_in_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf_2d_in_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf_2d_in_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf_2d_in_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ row_outbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 0111000000000]
store_ln35             (store            ) [ 0000000000000]
br_ln0                 (br               ) [ 0000000000000]
i_1                    (load             ) [ 0011000000000]
icmp_ln39              (icmp             ) [ 0111111111000]
br_ln39                (br               ) [ 0000000000000]
zext_ln39              (zext             ) [ 0000000000000]
buf_2d_in_addr         (getelementptr    ) [ 0010000000000]
buf_2d_in_1_addr       (getelementptr    ) [ 0010000000000]
buf_2d_in_2_addr       (getelementptr    ) [ 0010000000000]
buf_2d_in_3_addr       (getelementptr    ) [ 0010000000000]
buf_2d_in_4_addr       (getelementptr    ) [ 0010000000000]
buf_2d_in_5_addr       (getelementptr    ) [ 0010000000000]
buf_2d_in_6_addr       (getelementptr    ) [ 0010000000000]
buf_2d_in_7_addr       (getelementptr    ) [ 0010000000000]
buf_2d_in_load         (load             ) [ 0001000000000]
buf_2d_in_1_load       (load             ) [ 0001000000000]
buf_2d_in_2_load       (load             ) [ 0001000000000]
buf_2d_in_3_load       (load             ) [ 0001000000000]
buf_2d_in_4_load       (load             ) [ 0001000000000]
buf_2d_in_5_load       (load             ) [ 0001000000000]
buf_2d_in_6_load       (load             ) [ 0001000000000]
buf_2d_in_7_load       (load             ) [ 0001000000000]
add_ln39               (add              ) [ 0000000000000]
trunc_ln39             (trunc            ) [ 0000100000000]
store_ln35             (store            ) [ 0000000000000]
specpipeline_ln35      (specpipeline     ) [ 0000000000000]
speclooptripcount_ln35 (speclooptripcount) [ 0000000000000]
specloopname_ln39      (specloopname     ) [ 0000000000000]
call_ln40              (call             ) [ 0000000000000]
br_ln39                (br               ) [ 0000000000000]
ret_ln0                (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buf_2d_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buf_2d_in_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_in_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buf_2d_in_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_in_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buf_2d_in_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_in_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buf_2d_in_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_in_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buf_2d_in_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_in_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buf_2d_in_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_in_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="buf_2d_in_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_in_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="row_outbuf">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_outbuf"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d.1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="i_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="buf_2d_in_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="16" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="4" slack="0"/>
<pin id="54" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_addr/1 "/>
</bind>
</comp>

<comp id="57" class="1004" name="buf_2d_in_1_addr_gep_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="16" slack="0"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="0" index="2" bw="4" slack="0"/>
<pin id="61" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_1_addr/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="buf_2d_in_2_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="4" slack="0"/>
<pin id="68" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_2_addr/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="buf_2d_in_3_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="16" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="4" slack="0"/>
<pin id="75" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_3_addr/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="buf_2d_in_4_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="4" slack="0"/>
<pin id="82" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_4_addr/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="buf_2d_in_5_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="16" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="4" slack="0"/>
<pin id="89" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_5_addr/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="buf_2d_in_6_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="4" slack="0"/>
<pin id="96" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_6_addr/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="buf_2d_in_7_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="16" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="4" slack="0"/>
<pin id="103" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_7_addr/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="3" slack="0"/>
<pin id="108" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_2d_in_load/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="3" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_2d_in_1_load/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="3" slack="0"/>
<pin id="120" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_2d_in_2_load/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="3" slack="0"/>
<pin id="126" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_2d_in_3_load/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="3" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_2d_in_4_load/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="3" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_2d_in_5_load/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="3" slack="0"/>
<pin id="144" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_2d_in_6_load/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="3" slack="0"/>
<pin id="150" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_2d_in_7_load/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_dct_1d_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="1"/>
<pin id="157" dir="0" index="2" bw="16" slack="1"/>
<pin id="158" dir="0" index="3" bw="16" slack="1"/>
<pin id="159" dir="0" index="4" bw="16" slack="1"/>
<pin id="160" dir="0" index="5" bw="16" slack="1"/>
<pin id="161" dir="0" index="6" bw="16" slack="1"/>
<pin id="162" dir="0" index="7" bw="16" slack="1"/>
<pin id="163" dir="0" index="8" bw="16" slack="1"/>
<pin id="164" dir="0" index="9" bw="16" slack="0"/>
<pin id="165" dir="0" index="10" bw="3" slack="0"/>
<pin id="166" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln40/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln35_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="4" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="i_1_load_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="4" slack="0"/>
<pin id="176" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="icmp_ln39_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="4" slack="0"/>
<pin id="179" dir="0" index="1" bw="4" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="zext_ln39_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="4" slack="0"/>
<pin id="185" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="add_ln39_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="4" slack="2"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="trunc_ln39_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="2"/>
<pin id="202" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln35_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="0"/>
<pin id="206" dir="0" index="1" bw="4" slack="2"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/3 "/>
</bind>
</comp>

<comp id="209" class="1005" name="i_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="0"/>
<pin id="211" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="216" class="1005" name="i_1_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="2"/>
<pin id="218" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="222" class="1005" name="icmp_ln39_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="1"/>
<pin id="224" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln39 "/>
</bind>
</comp>

<comp id="226" class="1005" name="buf_2d_in_addr_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="3" slack="1"/>
<pin id="228" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_in_addr "/>
</bind>
</comp>

<comp id="231" class="1005" name="buf_2d_in_1_addr_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="3" slack="1"/>
<pin id="233" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_in_1_addr "/>
</bind>
</comp>

<comp id="236" class="1005" name="buf_2d_in_2_addr_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="3" slack="1"/>
<pin id="238" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_in_2_addr "/>
</bind>
</comp>

<comp id="241" class="1005" name="buf_2d_in_3_addr_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="3" slack="1"/>
<pin id="243" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_in_3_addr "/>
</bind>
</comp>

<comp id="246" class="1005" name="buf_2d_in_4_addr_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="3" slack="1"/>
<pin id="248" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_in_4_addr "/>
</bind>
</comp>

<comp id="251" class="1005" name="buf_2d_in_5_addr_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="3" slack="1"/>
<pin id="253" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_in_5_addr "/>
</bind>
</comp>

<comp id="256" class="1005" name="buf_2d_in_6_addr_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="3" slack="1"/>
<pin id="258" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_in_6_addr "/>
</bind>
</comp>

<comp id="261" class="1005" name="buf_2d_in_7_addr_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="3" slack="1"/>
<pin id="263" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_in_7_addr "/>
</bind>
</comp>

<comp id="266" class="1005" name="buf_2d_in_load_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="1"/>
<pin id="268" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_in_load "/>
</bind>
</comp>

<comp id="271" class="1005" name="buf_2d_in_1_load_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="16" slack="1"/>
<pin id="273" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_in_1_load "/>
</bind>
</comp>

<comp id="276" class="1005" name="buf_2d_in_2_load_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="16" slack="1"/>
<pin id="278" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_in_2_load "/>
</bind>
</comp>

<comp id="281" class="1005" name="buf_2d_in_3_load_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="16" slack="1"/>
<pin id="283" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_in_3_load "/>
</bind>
</comp>

<comp id="286" class="1005" name="buf_2d_in_4_load_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="16" slack="1"/>
<pin id="288" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_in_4_load "/>
</bind>
</comp>

<comp id="291" class="1005" name="buf_2d_in_5_load_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="16" slack="1"/>
<pin id="293" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_in_5_load "/>
</bind>
</comp>

<comp id="296" class="1005" name="buf_2d_in_6_load_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="16" slack="1"/>
<pin id="298" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_in_6_load "/>
</bind>
</comp>

<comp id="301" class="1005" name="buf_2d_in_7_load_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="16" slack="1"/>
<pin id="303" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_in_7_load "/>
</bind>
</comp>

<comp id="306" class="1005" name="trunc_ln39_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="3" slack="1"/>
<pin id="308" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln39 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="18" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="24" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="24" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="24" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="6" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="24" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="24" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="10" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="24" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="24" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="14" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="24" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="50" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="117"><net_src comp="57" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="123"><net_src comp="64" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="129"><net_src comp="71" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="78" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="85" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="147"><net_src comp="92" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="153"><net_src comp="99" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="167"><net_src comp="28" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="168"><net_src comp="16" pin="0"/><net_sink comp="154" pin=9"/></net>

<net id="173"><net_src comp="20" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="181"><net_src comp="174" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="22" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="186"><net_src comp="174" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="188"><net_src comp="183" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="189"><net_src comp="183" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="190"><net_src comp="183" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="191"><net_src comp="183" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="192"><net_src comp="183" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="194"><net_src comp="183" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="199"><net_src comp="26" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="203"><net_src comp="200" pin="1"/><net_sink comp="154" pin=10"/></net>

<net id="208"><net_src comp="195" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="46" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="214"><net_src comp="209" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="215"><net_src comp="209" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="219"><net_src comp="174" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="225"><net_src comp="177" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="50" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="234"><net_src comp="57" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="239"><net_src comp="64" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="244"><net_src comp="71" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="249"><net_src comp="78" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="254"><net_src comp="85" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="259"><net_src comp="92" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="264"><net_src comp="99" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="269"><net_src comp="106" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="274"><net_src comp="112" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="279"><net_src comp="118" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="154" pin=3"/></net>

<net id="284"><net_src comp="124" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="154" pin=4"/></net>

<net id="289"><net_src comp="130" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="154" pin=5"/></net>

<net id="294"><net_src comp="136" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="154" pin=6"/></net>

<net id="299"><net_src comp="142" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="154" pin=7"/></net>

<net id="304"><net_src comp="148" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="154" pin=8"/></net>

<net id="309"><net_src comp="200" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="154" pin=10"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: row_outbuf | {4 5 9 10 11 12 }
 - Input state : 
	Port: dct_Pipeline_Row_DCT_Loop : buf_2d_in | {1 2 }
	Port: dct_Pipeline_Row_DCT_Loop : buf_2d_in_1 | {1 2 }
	Port: dct_Pipeline_Row_DCT_Loop : buf_2d_in_2 | {1 2 }
	Port: dct_Pipeline_Row_DCT_Loop : buf_2d_in_3 | {1 2 }
	Port: dct_Pipeline_Row_DCT_Loop : buf_2d_in_4 | {1 2 }
	Port: dct_Pipeline_Row_DCT_Loop : buf_2d_in_5 | {1 2 }
	Port: dct_Pipeline_Row_DCT_Loop : buf_2d_in_6 | {1 2 }
	Port: dct_Pipeline_Row_DCT_Loop : buf_2d_in_7 | {1 2 }
  - Chain level:
	State 1
		store_ln35 : 1
		i_1 : 1
		icmp_ln39 : 2
		br_ln39 : 3
		zext_ln39 : 2
		buf_2d_in_addr : 3
		buf_2d_in_1_addr : 3
		buf_2d_in_2_addr : 3
		buf_2d_in_3_addr : 3
		buf_2d_in_4_addr : 3
		buf_2d_in_5_addr : 3
		buf_2d_in_6_addr : 3
		buf_2d_in_7_addr : 3
		buf_2d_in_load : 4
		buf_2d_in_1_load : 4
		buf_2d_in_2_load : 4
		buf_2d_in_3_load : 4
		buf_2d_in_4_load : 4
		buf_2d_in_5_load : 4
		buf_2d_in_6_load : 4
		buf_2d_in_7_load : 4
	State 2
	State 3
		call_ln40 : 1
		store_ln35 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|---------|
| Operation|   Functional Unit   |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|---------|
|   call   | grp_dct_1d_1_fu_154 |    28   | 36.4869 |   1315  |   1057  |
|----------|---------------------|---------|---------|---------|---------|
|   icmp   |   icmp_ln39_fu_177  |    0    |    0    |    0    |    13   |
|----------|---------------------|---------|---------|---------|---------|
|    add   |   add_ln39_fu_195   |    0    |    0    |    0    |    13   |
|----------|---------------------|---------|---------|---------|---------|
|   zext   |   zext_ln39_fu_183  |    0    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|---------|
|   trunc  |  trunc_ln39_fu_200  |    0    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|---------|
|   Total  |                     |    28   | 36.4869 |   1315  |   1083  |
|----------|---------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|buf_2d_in_1_addr_reg_231|    3   |
|buf_2d_in_1_load_reg_271|   16   |
|buf_2d_in_2_addr_reg_236|    3   |
|buf_2d_in_2_load_reg_276|   16   |
|buf_2d_in_3_addr_reg_241|    3   |
|buf_2d_in_3_load_reg_281|   16   |
|buf_2d_in_4_addr_reg_246|    3   |
|buf_2d_in_4_load_reg_286|   16   |
|buf_2d_in_5_addr_reg_251|    3   |
|buf_2d_in_5_load_reg_291|   16   |
|buf_2d_in_6_addr_reg_256|    3   |
|buf_2d_in_6_load_reg_296|   16   |
|buf_2d_in_7_addr_reg_261|    3   |
|buf_2d_in_7_load_reg_301|   16   |
| buf_2d_in_addr_reg_226 |    3   |
| buf_2d_in_load_reg_266 |   16   |
|       i_1_reg_216      |    4   |
|        i_reg_209       |    4   |
|    icmp_ln39_reg_222   |    1   |
|   trunc_ln39_reg_306   |    3   |
+------------------------+--------+
|          Total         |   164  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|---------------------|------|------|------|--------||---------||---------||---------|
|  grp_access_fu_106  |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|  grp_access_fu_112  |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|  grp_access_fu_118  |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|  grp_access_fu_124  |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|  grp_access_fu_130  |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|  grp_access_fu_136  |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|  grp_access_fu_142  |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|  grp_access_fu_148  |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_dct_1d_1_fu_154 |  p10 |   2  |   3  |    6   ||    0    ||    9    |
|---------------------|------|------|------|--------||---------||---------||---------|
|        Total        |      |      |      |   54   ||  14.292 ||    0    ||    81   |
|---------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   28   |   36   |  1315  |  1083  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    0   |   81   |
|  Register |    -   |    -   |   164  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   28   |   50   |  1479  |  1164  |
+-----------+--------+--------+--------+--------+
