# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do LOyAC_P1_run_msim_gate_vhdl.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {LOyAC_P1.vho}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:41 on Aug 11,2019
# vcom -reportprogress 300 -93 -work work LOyAC_P1.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package fiftyfivenm_atom_pack
# -- Loading package fiftyfivenm_components
# -- Compiling entity hard_block
# -- Compiling architecture structure of hard_block
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Compiling entity LOyAC_P1
# -- Compiling architecture structure of LOyAC_P1
# End time: 14:32:41 on Aug 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.loyac_p1
# vsim work.loyac_p1 
# Start time: 14:32:47 on Aug 11,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading fiftyfivenm.fiftyfivenm_atom_pack(body)
# Loading fiftyfivenm.fiftyfivenm_components
# Loading work.loyac_p1(structure)
# Loading work.hard_block(structure)
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)
# Loading fiftyfivenm.fiftyfivenm_io_obuf(behavior)
# Loading fiftyfivenm.fiftyfivenm_io_ibuf(behavior)
# Loading fiftyfivenm.fiftyfivenm_clkctrl(vital_clkctrl)
# Loading fiftyfivenm.fiftyfivenm_ena_reg(behave)
# Loading altera.dffeas(vital_dffeas)
# Loading fiftyfivenm.fiftyfivenm_unvm(behavior)
# Loading fiftyfivenm.fiftyfivenm_adcblock(behavior)
add wave  \
sim:/loyac_p1/A \
sim:/loyac_p1/RESET \
sim:/loyac_p1/CLK \
sim:/loyac_p1/B \
sim:/loyac_p1/C \
sim:/loyac_p1/D
force -freeze sim:/loyac_p1/RESET 0 0
force -freeze sim:/loyac_p1/CLK 1 0, 0 {50 ps} -r 100
run
run
run
run
force -freeze sim:/loyac_p1/RESET 1 0
run
run
# End time: 15:37:44 on Aug 11,2019, Elapsed time: 1:04:57
# Errors: 0, Warnings: 0
