* ******************************************************************************

* iCEcube Packer

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     Apr 6 2019 11:51:50

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev  C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP17/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2drone  --package  SG48  --outdir  C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP17/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP17/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer\Pc2drone_pl.sdc  --dst_sdc_file  C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP17/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer\Pc2drone_pk.sdc  --devicename  iCE40UP5K  

***** Device Info *****
Chip: iCE40UP5K
Package: SG48
Size: 24 X 30

***** Design Utilization Info *****
Design: Pc2drone
Used Logic Cell: 868/5280
Used Logic Tile: 189/660
Used IO Cell:    8/96
Used Bram Cell For iCE40: 0/30
Used PLL For iCE40: 0/1
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: clk_system_c_g
Clock Source: clk_system 
Clock Driver: clk_system_ibuf_gb_io (ICE_GB_IO)
Driver Position: (12, 31, 1)
Fanout to FF: 397
Fanout to Tile: 135


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . + . . . . 2 . . . . + . 
   ----------------------------------------------------
31|                                                     
30|   3 1 2 3 2 0 3 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
29|   8 8 3 8 5 0 8 5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
28|   8 6 1 6 7 0 8 5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
27|   7 8 8 8 5 0 5 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
26|   8 7 8 8 6 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
25|   6 8 8 7 7 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
24|   8 8 7 7 5 0 4 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
23|   7 5 7 3 4 0 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
22|   3 4 6 3 0 0 5 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
21|   2 4 3 2 1 0 6 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
20|   1 7 3 7 7 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
19|   2 8 4 8 6 0 8 8 8 0 8 2 0 0 0 0 0 0 0 0 0 0 0 0   
18|   3 2 4 8 8 0 8 7 2 2 5 1 0 0 0 0 0 0 0 0 0 0 0 0   
17|   8 4 5 4 8 0 8 7 7 2 2 2 2 2 0 0 0 0 0 0 0 0 0 0   
16|   8 6 4 8 3 0 7 5 4 2 8 5 2 2 0 0 0 0 0 0 0 0 0 0   
15|   8 8 7 5 7 0 5 4 4 8 2 8 6 0 0 0 0 0 0 0 0 0 0 0   
14|   8 8 3 6 5 0 3 3 2 6 8 5 2 0 0 0 0 0 0 0 0 0 0 0   
13|   8 6 5 8 3 0 6 8 8 4 5 1 0 0 0 0 0 0 0 0 0 0 0 0   
12|   1 2 4 8 2 0 0 3 4 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0   
11|   5 1 0 6 1 0 1 2 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
10|   5 5 2 2 1 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 9|   4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 8|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 7|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 6|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 5|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 4|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 3|   0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0   
 2|   0 0 0 0 0 0 2 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 1|   0 0 0 0 0 0 1 3 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 0|                                                     

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 4.59

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
31|                                                                               
30|     8  3  5  4  6  0  6 12  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
29|    17 14  9  9 18  0 16 15  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
28|    18 10  4 15 18  0 16 16  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
27|     9 16 15 14 13  0 12  3  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
26|    14 17 24 19 11  0  6  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
25|    15 16 23 16 15  0  3  3  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
24|    21 17 17 20 12  0 12  0  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
23|    11 15 20  3 13  0  8  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
22|     8 13 17  8  0  0 16  4  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
21|     6 13 10  8  4  0 19  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
20|     1 15  6 12 16  0  2  2  2  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
19|     5 16 10 16 15  0 16 16 16  0 13  5  0  0  0  0  0  0  0  0  0  0  0  0    
18|     3  2  9 16 16  0 14 16  6  5 11  4  0  0  0  0  0  0  0  0  0  0  0  0    
17|     8  9 10 10 20  0 15 21 17  8  4  2  4  5  0  0  0  0  0  0  0  0  0  0    
16|    20 16  4  8  8  0 20 12 12  4 16  9  2  4  0  0  0  0  0  0  0  0  0  0    
15|    19 12 17 16 13  0 14 11 12 16  4 22  6  0  0  0  0  0  0  0  0  0  0  0    
14|    16 12 11 12 10  0  6  7  4  6 22  5  2  0  0  0  0  0  0  0  0  0  0  0    
13|    16 17 10 16 11  0  6 22 16  7  5  1  0  0  0  0  0  0  0  0  0  0  0  0    
12|     2  6  8 16  7  0  0  3  4  1  1  1  0  0  0  0  0  0  0  0  0  0  0  0    
11|     6  4  0 18  2  0  1  2  0  2  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
10|     6 11  6  6  3  0  0  1  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 9|     4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 8|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 7|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 6|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  2  0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  2  2  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  1  3  2  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input nets per logic tile: 24
Average number of input nets per logic tile: 10.05

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
31|                                                                               
30|     8  3  6  5  6  0  6 16  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
29|    17 28 10 15 20  0 16 17  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
28|    18 17  4 19 24  0 17 16  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
27|    20 27 22 28 16  0 17  3  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
26|    25 25 24 28 20  0  8  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
25|    20 25 23 24 25  0  3  3  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
24|    28 28 20 25 16  0 12  0  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
23|    21 18 26  3 15  0  9  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
22|    11 16 21  8  0  0 20  4  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
21|     6 16 12  8  4  0 24  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
20|     1 15 10 23 28  0  2  2  2  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
19|     5 18 13 16 16  0 16 16 16  0 19  6  0  0  0  0  0  0  0  0  0  0  0  0    
18|     3  2 10 17 27  0 29 19  8  5 13  4  0  0  0  0  0  0  0  0  0  0  0  0    
17|     8  9 16 14 28  0 31 26 26  8  4  2  4  6  0  0  0  0  0  0  0  0  0  0    
16|    20 22  4  8 12  0 25 20 14  4 23 11  2  4  0  0  0  0  0  0  0  0  0  0    
15|    19 21 18 17 20  0 19 11 12 23  4 22  6  0  0  0  0  0  0  0  0  0  0  0    
14|    16 19 12 14 14  0  7  7  4  6 22  5  2  0  0  0  0  0  0  0  0  0  0  0    
13|    17 22 20 16 11  0  6 22 23  9  5  1  0  0  0  0  0  0  0  0  0  0  0  0    
12|     2  6 12 16  7  0  0  3  4  1  1  1  0  0  0  0  0  0  0  0  0  0  0  0    
11|    10  4  0 22  2  0  1  4  0  2  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
10|    10 18  8  6  3  0  0  1  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 9|     4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 8|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 7|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 6|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  2  0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  2  2  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  1  3  2  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input pins per logic tile: 31
Average number of input pins per logic tile: 12.71

***** Run Time Info *****
Run Time:  1
