#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x19e6570 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x19af320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x19b66b0 .functor NOT 1, L_0x1a15760, C4<0>, C4<0>, C4<0>;
L_0x1a15540 .functor XOR 2, L_0x1a15400, L_0x1a154a0, C4<00>, C4<00>;
L_0x1a15650 .functor XOR 2, L_0x1a15540, L_0x1a155b0, C4<00>, C4<00>;
v0x1a10470_0 .net *"_ivl_10", 1 0, L_0x1a155b0;  1 drivers
v0x1a10570_0 .net *"_ivl_12", 1 0, L_0x1a15650;  1 drivers
v0x1a10650_0 .net *"_ivl_2", 1 0, L_0x1a15360;  1 drivers
v0x1a10710_0 .net *"_ivl_4", 1 0, L_0x1a15400;  1 drivers
v0x1a107f0_0 .net *"_ivl_6", 1 0, L_0x1a154a0;  1 drivers
v0x1a10920_0 .net *"_ivl_8", 1 0, L_0x1a15540;  1 drivers
v0x1a10a00_0 .net "a", 0 0, v0x1a0cdc0_0;  1 drivers
v0x1a10aa0_0 .net "b", 0 0, v0x1a0ce60_0;  1 drivers
v0x1a10b40_0 .net "c", 0 0, v0x1a0cf00_0;  1 drivers
v0x1a10be0_0 .var "clk", 0 0;
v0x1a10c80_0 .net "d", 0 0, v0x1a0d040_0;  1 drivers
v0x1a10d20_0 .net "out_pos_dut", 0 0, L_0x1a12580;  1 drivers
v0x1a10dc0_0 .net "out_pos_ref", 0 0, L_0x1a122f0;  1 drivers
v0x1a10e60_0 .net "out_sop_dut", 0 0, L_0x1a124a0;  1 drivers
v0x1a10f00_0 .net "out_sop_ref", 0 0, L_0x19e7a80;  1 drivers
v0x1a10fa0_0 .var/2u "stats1", 223 0;
v0x1a11040_0 .var/2u "strobe", 0 0;
v0x1a110e0_0 .net "tb_match", 0 0, L_0x1a15760;  1 drivers
v0x1a111b0_0 .net "tb_mismatch", 0 0, L_0x19b66b0;  1 drivers
v0x1a11250_0 .net "wavedrom_enable", 0 0, v0x1a0d310_0;  1 drivers
v0x1a11320_0 .net "wavedrom_title", 511 0, v0x1a0d3b0_0;  1 drivers
L_0x1a15360 .concat [ 1 1 0 0], L_0x1a122f0, L_0x19e7a80;
L_0x1a15400 .concat [ 1 1 0 0], L_0x1a122f0, L_0x19e7a80;
L_0x1a154a0 .concat [ 1 1 0 0], L_0x1a12580, L_0x1a124a0;
L_0x1a155b0 .concat [ 1 1 0 0], L_0x1a122f0, L_0x19e7a80;
L_0x1a15760 .cmp/eeq 2, L_0x1a15360, L_0x1a15650;
S_0x19b33e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x19af320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x19b6a90 .functor AND 1, v0x1a0cf00_0, v0x1a0d040_0, C4<1>, C4<1>;
L_0x19b6e70 .functor NOT 1, v0x1a0cdc0_0, C4<0>, C4<0>, C4<0>;
L_0x19b7250 .functor NOT 1, v0x1a0ce60_0, C4<0>, C4<0>, C4<0>;
L_0x19b74d0 .functor AND 1, L_0x19b6e70, L_0x19b7250, C4<1>, C4<1>;
L_0x19cee60 .functor AND 1, L_0x19b74d0, v0x1a0cf00_0, C4<1>, C4<1>;
L_0x19e7a80 .functor OR 1, L_0x19b6a90, L_0x19cee60, C4<0>, C4<0>;
L_0x1a11770 .functor NOT 1, v0x1a0ce60_0, C4<0>, C4<0>, C4<0>;
L_0x1a117e0 .functor OR 1, L_0x1a11770, v0x1a0d040_0, C4<0>, C4<0>;
L_0x1a118f0 .functor AND 1, v0x1a0cf00_0, L_0x1a117e0, C4<1>, C4<1>;
L_0x1a119b0 .functor NOT 1, v0x1a0cdc0_0, C4<0>, C4<0>, C4<0>;
L_0x1a11a80 .functor OR 1, L_0x1a119b0, v0x1a0ce60_0, C4<0>, C4<0>;
L_0x1a11af0 .functor AND 1, L_0x1a118f0, L_0x1a11a80, C4<1>, C4<1>;
L_0x1a11c70 .functor NOT 1, v0x1a0ce60_0, C4<0>, C4<0>, C4<0>;
L_0x1a11ce0 .functor OR 1, L_0x1a11c70, v0x1a0d040_0, C4<0>, C4<0>;
L_0x1a11c00 .functor AND 1, v0x1a0cf00_0, L_0x1a11ce0, C4<1>, C4<1>;
L_0x1a11e70 .functor NOT 1, v0x1a0cdc0_0, C4<0>, C4<0>, C4<0>;
L_0x1a11f70 .functor OR 1, L_0x1a11e70, v0x1a0d040_0, C4<0>, C4<0>;
L_0x1a12030 .functor AND 1, L_0x1a11c00, L_0x1a11f70, C4<1>, C4<1>;
L_0x1a121e0 .functor XNOR 1, L_0x1a11af0, L_0x1a12030, C4<0>, C4<0>;
v0x19b5fe0_0 .net *"_ivl_0", 0 0, L_0x19b6a90;  1 drivers
v0x19b63e0_0 .net *"_ivl_12", 0 0, L_0x1a11770;  1 drivers
v0x19b67c0_0 .net *"_ivl_14", 0 0, L_0x1a117e0;  1 drivers
v0x19b6ba0_0 .net *"_ivl_16", 0 0, L_0x1a118f0;  1 drivers
v0x19b6f80_0 .net *"_ivl_18", 0 0, L_0x1a119b0;  1 drivers
v0x19b7360_0 .net *"_ivl_2", 0 0, L_0x19b6e70;  1 drivers
v0x19b75e0_0 .net *"_ivl_20", 0 0, L_0x1a11a80;  1 drivers
v0x1a0b330_0 .net *"_ivl_24", 0 0, L_0x1a11c70;  1 drivers
v0x1a0b410_0 .net *"_ivl_26", 0 0, L_0x1a11ce0;  1 drivers
v0x1a0b4f0_0 .net *"_ivl_28", 0 0, L_0x1a11c00;  1 drivers
v0x1a0b5d0_0 .net *"_ivl_30", 0 0, L_0x1a11e70;  1 drivers
v0x1a0b6b0_0 .net *"_ivl_32", 0 0, L_0x1a11f70;  1 drivers
v0x1a0b790_0 .net *"_ivl_36", 0 0, L_0x1a121e0;  1 drivers
L_0x7f396512e018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1a0b850_0 .net *"_ivl_38", 0 0, L_0x7f396512e018;  1 drivers
v0x1a0b930_0 .net *"_ivl_4", 0 0, L_0x19b7250;  1 drivers
v0x1a0ba10_0 .net *"_ivl_6", 0 0, L_0x19b74d0;  1 drivers
v0x1a0baf0_0 .net *"_ivl_8", 0 0, L_0x19cee60;  1 drivers
v0x1a0bbd0_0 .net "a", 0 0, v0x1a0cdc0_0;  alias, 1 drivers
v0x1a0bc90_0 .net "b", 0 0, v0x1a0ce60_0;  alias, 1 drivers
v0x1a0bd50_0 .net "c", 0 0, v0x1a0cf00_0;  alias, 1 drivers
v0x1a0be10_0 .net "d", 0 0, v0x1a0d040_0;  alias, 1 drivers
v0x1a0bed0_0 .net "out_pos", 0 0, L_0x1a122f0;  alias, 1 drivers
v0x1a0bf90_0 .net "out_sop", 0 0, L_0x19e7a80;  alias, 1 drivers
v0x1a0c050_0 .net "pos0", 0 0, L_0x1a11af0;  1 drivers
v0x1a0c110_0 .net "pos1", 0 0, L_0x1a12030;  1 drivers
L_0x1a122f0 .functor MUXZ 1, L_0x7f396512e018, L_0x1a11af0, L_0x1a121e0, C4<>;
S_0x1a0c290 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x19af320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1a0cdc0_0 .var "a", 0 0;
v0x1a0ce60_0 .var "b", 0 0;
v0x1a0cf00_0 .var "c", 0 0;
v0x1a0cfa0_0 .net "clk", 0 0, v0x1a10be0_0;  1 drivers
v0x1a0d040_0 .var "d", 0 0;
v0x1a0d130_0 .var/2u "fail", 0 0;
v0x1a0d1d0_0 .var/2u "fail1", 0 0;
v0x1a0d270_0 .net "tb_match", 0 0, L_0x1a15760;  alias, 1 drivers
v0x1a0d310_0 .var "wavedrom_enable", 0 0;
v0x1a0d3b0_0 .var "wavedrom_title", 511 0;
E_0x19c2970/0 .event negedge, v0x1a0cfa0_0;
E_0x19c2970/1 .event posedge, v0x1a0cfa0_0;
E_0x19c2970 .event/or E_0x19c2970/0, E_0x19c2970/1;
S_0x1a0c5c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1a0c290;
 .timescale -12 -12;
v0x1a0c800_0 .var/2s "i", 31 0;
E_0x19c2810 .event posedge, v0x1a0cfa0_0;
S_0x1a0c900 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1a0c290;
 .timescale -12 -12;
v0x1a0cb00_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1a0cbe0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1a0c290;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1a0d590 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x19af320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1a124a0 .functor BUFZ 1, L_0x1a13bc0, C4<0>, C4<0>, C4<0>;
L_0x1a12580 .functor BUFZ 1, L_0x1a15130, C4<0>, C4<0>, C4<0>;
L_0x1a12810 .functor AND 1, v0x1a0cdc0_0, L_0x1a12660, C4<1>, C4<1>;
L_0x1a12a80 .functor AND 1, L_0x1a12810, L_0x1a128d0, C4<1>, C4<1>;
L_0x1a12d40 .functor AND 1, L_0x1a12a80, L_0x1a12b90, C4<1>, C4<1>;
L_0x1a130d0 .functor AND 1, L_0x1a12e50, L_0x1a13030, C4<1>, C4<1>;
L_0x1a13220 .functor AND 1, L_0x1a130d0, v0x1a0cf00_0, C4<1>, C4<1>;
L_0x1a133c0 .functor AND 1, L_0x1a13220, L_0x1a132e0, C4<1>, C4<1>;
L_0x1a13520 .functor OR 1, L_0x1a12d40, L_0x1a133c0, C4<0>, C4<0>;
L_0x1a137c0 .functor AND 1, L_0x1a13630, L_0x1a136d0, C4<1>, C4<1>;
L_0x1a139d0 .functor AND 1, L_0x1a137c0, L_0x1a13930, C4<1>, C4<1>;
L_0x1a13a90 .functor AND 1, L_0x1a139d0, v0x1a0d040_0, C4<1>, C4<1>;
L_0x1a13bc0 .functor OR 1, L_0x1a13520, L_0x1a13a90, C4<0>, C4<0>;
L_0x1a13ec0 .functor AND 1, L_0x1a13d20, L_0x1a13e20, C4<1>, C4<1>;
L_0x1a13b50 .functor AND 1, L_0x1a13ec0, L_0x1a14000, C4<1>, C4<1>;
L_0x1a14250 .functor AND 1, L_0x1a13b50, L_0x1a141b0, C4<1>, C4<1>;
L_0x1a140a0 .functor AND 1, L_0x1a143f0, L_0x1a14510, C4<1>, C4<1>;
L_0x1a14650 .functor AND 1, L_0x1a140a0, v0x1a0cf00_0, C4<1>, C4<1>;
L_0x1a148e0 .functor AND 1, L_0x1a14650, L_0x1a147b0, C4<1>, C4<1>;
L_0x1a149f0 .functor AND 1, L_0x1a14250, L_0x1a148e0, C4<1>, C4<1>;
L_0x1a14cf0 .functor AND 1, L_0x1a14710, L_0x1a14bb0, C4<1>, C4<1>;
L_0x1a14ea0 .functor AND 1, L_0x1a14cf0, L_0x1a14e00, C4<1>, C4<1>;
L_0x1a15070 .functor AND 1, L_0x1a14ea0, v0x1a0d040_0, C4<1>, C4<1>;
L_0x1a15130 .functor AND 1, L_0x1a149f0, L_0x1a15070, C4<1>, C4<1>;
v0x1a0d750_0 .net *"_ivl_10", 0 0, L_0x1a12a80;  1 drivers
v0x1a0d830_0 .net *"_ivl_13", 0 0, L_0x1a12b90;  1 drivers
v0x1a0d8f0_0 .net *"_ivl_14", 0 0, L_0x1a12d40;  1 drivers
v0x1a0d9e0_0 .net *"_ivl_17", 0 0, L_0x1a12e50;  1 drivers
v0x1a0daa0_0 .net *"_ivl_19", 0 0, L_0x1a13030;  1 drivers
v0x1a0dbb0_0 .net *"_ivl_20", 0 0, L_0x1a130d0;  1 drivers
v0x1a0dc90_0 .net *"_ivl_22", 0 0, L_0x1a13220;  1 drivers
v0x1a0dd70_0 .net *"_ivl_25", 0 0, L_0x1a132e0;  1 drivers
v0x1a0de30_0 .net *"_ivl_26", 0 0, L_0x1a133c0;  1 drivers
v0x1a0dfa0_0 .net *"_ivl_28", 0 0, L_0x1a13520;  1 drivers
v0x1a0e080_0 .net *"_ivl_31", 0 0, L_0x1a13630;  1 drivers
v0x1a0e140_0 .net *"_ivl_33", 0 0, L_0x1a136d0;  1 drivers
v0x1a0e200_0 .net *"_ivl_34", 0 0, L_0x1a137c0;  1 drivers
v0x1a0e2e0_0 .net *"_ivl_37", 0 0, L_0x1a13930;  1 drivers
v0x1a0e3a0_0 .net *"_ivl_38", 0 0, L_0x1a139d0;  1 drivers
v0x1a0e480_0 .net *"_ivl_40", 0 0, L_0x1a13a90;  1 drivers
v0x1a0e560_0 .net *"_ivl_45", 0 0, L_0x1a13d20;  1 drivers
v0x1a0e730_0 .net *"_ivl_47", 0 0, L_0x1a13e20;  1 drivers
v0x1a0e7f0_0 .net *"_ivl_48", 0 0, L_0x1a13ec0;  1 drivers
v0x1a0e8d0_0 .net *"_ivl_5", 0 0, L_0x1a12660;  1 drivers
v0x1a0e990_0 .net *"_ivl_51", 0 0, L_0x1a14000;  1 drivers
v0x1a0ea50_0 .net *"_ivl_52", 0 0, L_0x1a13b50;  1 drivers
v0x1a0eb30_0 .net *"_ivl_55", 0 0, L_0x1a141b0;  1 drivers
v0x1a0ebf0_0 .net *"_ivl_56", 0 0, L_0x1a14250;  1 drivers
v0x1a0ecd0_0 .net *"_ivl_59", 0 0, L_0x1a143f0;  1 drivers
v0x1a0ed90_0 .net *"_ivl_6", 0 0, L_0x1a12810;  1 drivers
v0x1a0ee70_0 .net *"_ivl_61", 0 0, L_0x1a14510;  1 drivers
v0x1a0ef30_0 .net *"_ivl_62", 0 0, L_0x1a140a0;  1 drivers
v0x1a0f010_0 .net *"_ivl_64", 0 0, L_0x1a14650;  1 drivers
v0x1a0f0f0_0 .net *"_ivl_67", 0 0, L_0x1a147b0;  1 drivers
v0x1a0f1b0_0 .net *"_ivl_68", 0 0, L_0x1a148e0;  1 drivers
v0x1a0f290_0 .net *"_ivl_70", 0 0, L_0x1a149f0;  1 drivers
v0x1a0f370_0 .net *"_ivl_73", 0 0, L_0x1a14710;  1 drivers
v0x1a0f640_0 .net *"_ivl_75", 0 0, L_0x1a14bb0;  1 drivers
v0x1a0f700_0 .net *"_ivl_76", 0 0, L_0x1a14cf0;  1 drivers
v0x1a0f7e0_0 .net *"_ivl_79", 0 0, L_0x1a14e00;  1 drivers
v0x1a0f8a0_0 .net *"_ivl_80", 0 0, L_0x1a14ea0;  1 drivers
v0x1a0f980_0 .net *"_ivl_82", 0 0, L_0x1a15070;  1 drivers
v0x1a0fa60_0 .net *"_ivl_9", 0 0, L_0x1a128d0;  1 drivers
v0x1a0fb20_0 .net "a", 0 0, v0x1a0cdc0_0;  alias, 1 drivers
v0x1a0fbc0_0 .net "b", 0 0, v0x1a0ce60_0;  alias, 1 drivers
v0x1a0fcb0_0 .net "c", 0 0, v0x1a0cf00_0;  alias, 1 drivers
v0x1a0fda0_0 .net "d", 0 0, v0x1a0d040_0;  alias, 1 drivers
v0x1a0fe90_0 .net "out_pos", 0 0, L_0x1a12580;  alias, 1 drivers
v0x1a0ff50_0 .net "out_sop", 0 0, L_0x1a124a0;  alias, 1 drivers
v0x1a10010_0 .net "product_of_sums", 0 0, L_0x1a15130;  1 drivers
v0x1a100d0_0 .net "sum_of_products", 0 0, L_0x1a13bc0;  1 drivers
L_0x1a12660 .reduce/nor v0x1a0ce60_0;
L_0x1a128d0 .reduce/nor v0x1a0cf00_0;
L_0x1a12b90 .reduce/nor v0x1a0d040_0;
L_0x1a12e50 .reduce/nor v0x1a0cdc0_0;
L_0x1a13030 .reduce/nor v0x1a0ce60_0;
L_0x1a132e0 .reduce/nor v0x1a0d040_0;
L_0x1a13630 .reduce/nor v0x1a0cdc0_0;
L_0x1a136d0 .reduce/nor v0x1a0ce60_0;
L_0x1a13930 .reduce/nor v0x1a0cf00_0;
L_0x1a13d20 .reduce/nor v0x1a0cdc0_0;
L_0x1a13e20 .reduce/nor v0x1a0ce60_0;
L_0x1a14000 .reduce/nor v0x1a0cf00_0;
L_0x1a141b0 .reduce/nor v0x1a0d040_0;
L_0x1a143f0 .reduce/nor v0x1a0cdc0_0;
L_0x1a14510 .reduce/nor v0x1a0ce60_0;
L_0x1a147b0 .reduce/nor v0x1a0d040_0;
L_0x1a14710 .reduce/nor v0x1a0cdc0_0;
L_0x1a14bb0 .reduce/nor v0x1a0ce60_0;
L_0x1a14e00 .reduce/nor v0x1a0cf00_0;
S_0x1a10250 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x19af320;
 .timescale -12 -12;
E_0x19ab9f0 .event anyedge, v0x1a11040_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1a11040_0;
    %nor/r;
    %assign/vec4 v0x1a11040_0, 0;
    %wait E_0x19ab9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1a0c290;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a0d130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a0d1d0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1a0c290;
T_4 ;
    %wait E_0x19c2970;
    %load/vec4 v0x1a0d270_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1a0d130_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1a0c290;
T_5 ;
    %wait E_0x19c2810;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a0d040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a0cf00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a0ce60_0, 0;
    %assign/vec4 v0x1a0cdc0_0, 0;
    %wait E_0x19c2810;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a0d040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a0cf00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a0ce60_0, 0;
    %assign/vec4 v0x1a0cdc0_0, 0;
    %wait E_0x19c2810;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a0d040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a0cf00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a0ce60_0, 0;
    %assign/vec4 v0x1a0cdc0_0, 0;
    %wait E_0x19c2810;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a0d040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a0cf00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a0ce60_0, 0;
    %assign/vec4 v0x1a0cdc0_0, 0;
    %wait E_0x19c2810;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a0d040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a0cf00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a0ce60_0, 0;
    %assign/vec4 v0x1a0cdc0_0, 0;
    %wait E_0x19c2810;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a0d040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a0cf00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a0ce60_0, 0;
    %assign/vec4 v0x1a0cdc0_0, 0;
    %wait E_0x19c2810;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a0d040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a0cf00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a0ce60_0, 0;
    %assign/vec4 v0x1a0cdc0_0, 0;
    %wait E_0x19c2810;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a0d040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a0cf00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a0ce60_0, 0;
    %assign/vec4 v0x1a0cdc0_0, 0;
    %wait E_0x19c2810;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a0d040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a0cf00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a0ce60_0, 0;
    %assign/vec4 v0x1a0cdc0_0, 0;
    %wait E_0x19c2810;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a0d040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a0cf00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a0ce60_0, 0;
    %assign/vec4 v0x1a0cdc0_0, 0;
    %wait E_0x19c2810;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a0d040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a0cf00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a0ce60_0, 0;
    %assign/vec4 v0x1a0cdc0_0, 0;
    %wait E_0x19c2810;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a0d040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a0cf00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a0ce60_0, 0;
    %assign/vec4 v0x1a0cdc0_0, 0;
    %wait E_0x19c2810;
    %load/vec4 v0x1a0d130_0;
    %store/vec4 v0x1a0d1d0_0, 0, 1;
    %fork t_1, S_0x1a0c5c0;
    %jmp t_0;
    .scope S_0x1a0c5c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1a0c800_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1a0c800_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x19c2810;
    %load/vec4 v0x1a0c800_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1a0d040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a0cf00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a0ce60_0, 0;
    %assign/vec4 v0x1a0cdc0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a0c800_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1a0c800_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1a0c290;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x19c2970;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1a0d040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a0cf00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a0ce60_0, 0;
    %assign/vec4 v0x1a0cdc0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1a0d130_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1a0d1d0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x19af320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a10be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a11040_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x19af320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1a10be0_0;
    %inv;
    %store/vec4 v0x1a10be0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x19af320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1a0cfa0_0, v0x1a111b0_0, v0x1a10a00_0, v0x1a10aa0_0, v0x1a10b40_0, v0x1a10c80_0, v0x1a10f00_0, v0x1a10e60_0, v0x1a10dc0_0, v0x1a10d20_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x19af320;
T_9 ;
    %load/vec4 v0x1a10fa0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1a10fa0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a10fa0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1a10fa0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1a10fa0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1a10fa0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1a10fa0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1a10fa0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1a10fa0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1a10fa0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x19af320;
T_10 ;
    %wait E_0x19c2970;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a10fa0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a10fa0_0, 4, 32;
    %load/vec4 v0x1a110e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1a10fa0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a10fa0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a10fa0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a10fa0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1a10f00_0;
    %load/vec4 v0x1a10f00_0;
    %load/vec4 v0x1a10e60_0;
    %xor;
    %load/vec4 v0x1a10f00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1a10fa0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a10fa0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1a10fa0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a10fa0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1a10dc0_0;
    %load/vec4 v0x1a10dc0_0;
    %load/vec4 v0x1a10d20_0;
    %xor;
    %load/vec4 v0x1a10dc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1a10fa0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a10fa0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1a10fa0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a10fa0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/ece241_2013_q2/iter0/response38/top_module.sv";
