--- verilog_synth_clean.tmp	2025-07-26 23:51:58.328223290 -0700
+++ uhdm_synth_clean.tmp	2025-07-26 23:51:58.324223578 -0700
@@ -1,8 +1,7 @@
 /* Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3) */
 (* dynports =  1  *)
-(* hdlname = "adder" *)
 (* src = "dut.sv:4.1-12.10" *)
-module \$paramod\adder\WIDTH=s32'00000000000000000000000000001000 (a, b, sum);
+module \$paramod\adder\WIDTH=32'00000000000000000000000000001000 (a, b, sum);
 wire _00_;
 wire _01_;
 wire _02_;
@@ -246,9 +245,8 @@
 );
 endmodule
 (* dynports =  1  *)
-(* hdlname = "subtractor" *)
 (* src = "dut.sv:15.1-23.10" *)
-module \$paramod\subtractor\WIDTH=s32'00000000000000000000000000001000 (a, b, diff);
+module \$paramod\subtractor\WIDTH=32'00000000000000000000000000001000 (a, b, diff);
 wire _00_;
 wire _01_;
 wire _02_;
@@ -491,7 +489,6 @@
 .Y(diff[7])
 );
 endmodule
-(* dynports =  1  *)
 (* top =  1  *)
 (* src = "dut.sv:26.1-110.10" *)
 module generate_test(clk, rst_n, data_in, operand, mode, result, extra_result);
@@ -501,18 +498,13 @@
 (* src = "dut.sv:32.45-32.52" *)
 input [31:0] data_in;
 wire [31:0] data_in;
-(* src = "dut.sv:82.36-82.45" *)
 wire [7:0] \extra_logic.extra_sum ;
 (* src = "dut.sv:36.35-36.47" *)
 output [7:0] extra_result;
 wire [7:0] extra_result;
-(* src = "dut.sv:44.36-44.47" *)
 wire [7:0] \gen_units[0].unit_result ;
-(* src = "dut.sv:44.36-44.47" *)
 wire [7:0] \gen_units[1].unit_result ;
-(* src = "dut.sv:44.36-44.47" *)
 wire [7:0] \gen_units[2].unit_result ;
-(* src = "dut.sv:44.36-44.47" *)
 wire [7:0] \gen_units[3].unit_result ;
 (* src = "dut.sv:34.18-34.22" *)
 input mode;
@@ -854,32 +846,32 @@
 .Q(result[31]),
 .R(rst_n)
 );
-(* src = "dut.sv:86.15-90.14" *)
-\$paramod\adder\WIDTH=s32'00000000000000000000000000001000  \extra_logic.extra_adder  (
+(* src = "dut.sv:84.13-90.15" *)
+\$paramod\adder\WIDTH=32'00000000000000000000000000001000  \extra_logic.extra_adder  (
 .a(result[7:0]),
 .b(result[15:8]),
 .sum(\extra_logic.extra_sum )
 );
-(* src = "dut.sv:51.19-55.18" *)
-\$paramod\adder\WIDTH=s32'00000000000000000000000000001000  \gen_units[0].even_unit.adder_inst  (
+(* src = "dut.sv:49.17-55.19" *)
+\$paramod\adder\WIDTH=32'00000000000000000000000000001000  \gen_units[0].even_unit.adder_inst  (
 .a(data_in[7:0]),
 .b(operand[7:0]),
 .sum(\gen_units[0].unit_result )
 );
-(* src = "dut.sv:60.19-64.18" *)
-\$paramod\subtractor\WIDTH=s32'00000000000000000000000000001000  \gen_units[1].odd_unit.subtractor_inst  (
+(* src = "dut.sv:58.17-64.19" *)
+\$paramod\subtractor\WIDTH=32'00000000000000000000000000001000  \gen_units[1].odd_unit.subtractor_inst  (
 .a(data_in[15:8]),
 .b(operand[15:8]),
 .diff(\gen_units[1].unit_result )
 );
-(* src = "dut.sv:51.19-55.18" *)
-\$paramod\adder\WIDTH=s32'00000000000000000000000000001000  \gen_units[2].even_unit.adder_inst  (
+(* src = "dut.sv:49.17-55.19" *)
+\$paramod\adder\WIDTH=32'00000000000000000000000000001000  \gen_units[2].even_unit.adder_inst  (
 .a(data_in[23:16]),
 .b(operand[23:16]),
 .sum(\gen_units[2].unit_result )
 );
-(* src = "dut.sv:60.19-64.18" *)
-\$paramod\subtractor\WIDTH=s32'00000000000000000000000000001000  \gen_units[3].odd_unit.subtractor_inst  (
+(* src = "dut.sv:58.17-64.19" *)
+\$paramod\subtractor\WIDTH=32'00000000000000000000000000001000  \gen_units[3].odd_unit.subtractor_inst  (
 .a(data_in[31:24]),
 .b(operand[31:24]),
 .diff(\gen_units[3].unit_result )
