
*** Running vivado
    with args -log openmips_min_sopc_board.vds -m64 -mode batch -messageDb vivado.pb -notrace -source openmips_min_sopc_board.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source openmips_min_sopc_board.tcl -notrace
Command: synth_design -top openmips_min_sopc_board -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [D:/desktop/MIPS_CPU/CPU54.runs/synth_1/.Xil/Vivado-28336-LAPTOP-RHBK633D/imem/imem.dcp]
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15208 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 307.309 ; gain = 100.188
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'openmips_min_sopc_board' [D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/openmips_min_sopc_board.v:23]
INFO: [Synth 8-638] synthesizing module 'PIL' [D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/PIL.v:26]
INFO: [Synth 8-256] done synthesizing module 'PIL' (1#1) [D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/PIL.v:26]
INFO: [Synth 8-638] synthesizing module 'openmips' [D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/openmips.v:24]
INFO: [Synth 8-638] synthesizing module 'PC' [D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/pc.v:25]
INFO: [Synth 8-256] done synthesizing module 'PC' (2#1) [D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/pc.v:25]
INFO: [Synth 8-638] synthesizing module 'IF_ID' [D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/IF_ID.v:25]
INFO: [Synth 8-256] done synthesizing module 'IF_ID' (3#1) [D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/IF_ID.v:25]
INFO: [Synth 8-638] synthesizing module 'ID' [D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/ID.v:24]
INFO: [Synth 8-256] done synthesizing module 'ID' (4#1) [D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/ID.v:24]
INFO: [Synth 8-638] synthesizing module 'regfile' [D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/regfile.v:24]
INFO: [Synth 8-256] done synthesizing module 'regfile' (5#1) [D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/regfile.v:24]
INFO: [Synth 8-638] synthesizing module 'ID_EX' [D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/ID_EX.v:24]
INFO: [Synth 8-256] done synthesizing module 'ID_EX' (6#1) [D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/ID_EX.v:24]
INFO: [Synth 8-638] synthesizing module 'EX' [D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/EX.v:23]
INFO: [Synth 8-256] done synthesizing module 'EX' (7#1) [D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/EX.v:23]
INFO: [Synth 8-638] synthesizing module 'EX_MEM' [D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/EX_MEM.v:25]
INFO: [Synth 8-256] done synthesizing module 'EX_MEM' (8#1) [D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/EX_MEM.v:25]
INFO: [Synth 8-638] synthesizing module 'MEM' [D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/MEM.v:24]
INFO: [Synth 8-226] default block is never used [D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/MEM.v:134]
INFO: [Synth 8-226] default block is never used [D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/MEM.v:162]
INFO: [Synth 8-226] default block is never used [D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/MEM.v:239]
INFO: [Synth 8-226] default block is never used [D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/MEM.v:264]
INFO: [Synth 8-226] default block is never used [D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/MEM.v:288]
INFO: [Synth 8-226] default block is never used [D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/MEM.v:339]
INFO: [Synth 8-226] default block is never used [D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/MEM.v:366]
INFO: [Synth 8-256] done synthesizing module 'MEM' (9#1) [D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/MEM.v:24]
INFO: [Synth 8-638] synthesizing module 'MEM_WB' [D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/MEM_WB.v:24]
INFO: [Synth 8-256] done synthesizing module 'MEM_WB' (10#1) [D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/MEM_WB.v:24]
INFO: [Synth 8-638] synthesizing module 'HILO' [D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/HILO.v:24]
INFO: [Synth 8-256] done synthesizing module 'HILO' (11#1) [D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/HILO.v:24]
INFO: [Synth 8-638] synthesizing module 'CTRL' [D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/CTRL.v:23]
INFO: [Synth 8-256] done synthesizing module 'CTRL' (12#1) [D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/CTRL.v:23]
INFO: [Synth 8-638] synthesizing module 'DIV' [D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/DIV.v:24]
INFO: [Synth 8-256] done synthesizing module 'DIV' (13#1) [D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/DIV.v:24]
INFO: [Synth 8-638] synthesizing module 'CP0' [D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/CP0.v:24]
INFO: [Synth 8-256] done synthesizing module 'CP0' (14#1) [D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/CP0.v:24]
WARNING: [Synth 8-350] instance 'CP0_0' of module 'CP0' requires 20 connections, but only 19 given [D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/openmips.v:594]
INFO: [Synth 8-256] done synthesizing module 'openmips' (15#1) [D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/openmips.v:24]
INFO: [Synth 8-638] synthesizing module 'imem' [D:/desktop/MIPS_CPU/CPU54.runs/synth_1/.Xil/Vivado-28336-LAPTOP-RHBK633D/realtime/imem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'imem' (16#1) [D:/desktop/MIPS_CPU/CPU54.runs/synth_1/.Xil/Vivado-28336-LAPTOP-RHBK633D/realtime/imem_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'data_ram' [D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/data_ram.v:24]
INFO: [Synth 8-256] done synthesizing module 'data_ram' (17#1) [D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/data_ram.v:24]
INFO: [Synth 8-638] synthesizing module 'seg7x16' [D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/seg7x16.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/seg7x16.v:86]
INFO: [Synth 8-256] done synthesizing module 'seg7x16' (18#1) [D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/seg7x16.v:21]
INFO: [Synth 8-256] done synthesizing module 'openmips_min_sopc_board' (19#1) [D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/openmips_min_sopc_board.v:23]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[31]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[30]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[29]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[28]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[27]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[26]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[25]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[24]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[23]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[22]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[21]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[20]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[19]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[18]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[17]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[1]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[0]
WARNING: [Synth 8-3331] design MEM_WB has unconnected port stall[3]
WARNING: [Synth 8-3331] design MEM_WB has unconnected port stall[2]
WARNING: [Synth 8-3331] design MEM_WB has unconnected port stall[1]
WARNING: [Synth 8-3331] design MEM_WB has unconnected port stall[0]
WARNING: [Synth 8-3331] design MEM has unconnected port excepttype[31]
WARNING: [Synth 8-3331] design MEM has unconnected port excepttype[30]
WARNING: [Synth 8-3331] design MEM has unconnected port excepttype[29]
WARNING: [Synth 8-3331] design MEM has unconnected port excepttype[28]
WARNING: [Synth 8-3331] design MEM has unconnected port excepttype[27]
WARNING: [Synth 8-3331] design MEM has unconnected port excepttype[26]
WARNING: [Synth 8-3331] design MEM has unconnected port excepttype[25]
WARNING: [Synth 8-3331] design MEM has unconnected port excepttype[24]
WARNING: [Synth 8-3331] design MEM has unconnected port excepttype[23]
WARNING: [Synth 8-3331] design MEM has unconnected port excepttype[22]
WARNING: [Synth 8-3331] design MEM has unconnected port excepttype[21]
WARNING: [Synth 8-3331] design MEM has unconnected port excepttype[20]
WARNING: [Synth 8-3331] design MEM has unconnected port excepttype[19]
WARNING: [Synth 8-3331] design MEM has unconnected port excepttype[18]
WARNING: [Synth 8-3331] design MEM has unconnected port excepttype[17]
WARNING: [Synth 8-3331] design MEM has unconnected port excepttype[16]
WARNING: [Synth 8-3331] design MEM has unconnected port excepttype[15]
WARNING: [Synth 8-3331] design MEM has unconnected port excepttype[14]
WARNING: [Synth 8-3331] design MEM has unconnected port excepttype[7]
WARNING: [Synth 8-3331] design MEM has unconnected port excepttype[6]
WARNING: [Synth 8-3331] design MEM has unconnected port excepttype[5]
WARNING: [Synth 8-3331] design MEM has unconnected port excepttype[4]
WARNING: [Synth 8-3331] design MEM has unconnected port excepttype[3]
WARNING: [Synth 8-3331] design MEM has unconnected port excepttype[2]
WARNING: [Synth 8-3331] design MEM has unconnected port excepttype[1]
WARNING: [Synth 8-3331] design MEM has unconnected port excepttype[0]
WARNING: [Synth 8-3331] design EX_MEM has unconnected port stall[5]
WARNING: [Synth 8-3331] design EX_MEM has unconnected port stall[2]
WARNING: [Synth 8-3331] design EX_MEM has unconnected port stall[1]
WARNING: [Synth 8-3331] design EX_MEM has unconnected port stall[0]
WARNING: [Synth 8-3331] design EX has unconnected port inst[31]
WARNING: [Synth 8-3331] design EX has unconnected port inst[30]
WARNING: [Synth 8-3331] design EX has unconnected port inst[29]
WARNING: [Synth 8-3331] design EX has unconnected port inst[28]
WARNING: [Synth 8-3331] design EX has unconnected port inst[27]
WARNING: [Synth 8-3331] design EX has unconnected port inst[26]
WARNING: [Synth 8-3331] design EX has unconnected port inst[25]
WARNING: [Synth 8-3331] design EX has unconnected port inst[24]
WARNING: [Synth 8-3331] design EX has unconnected port inst[23]
WARNING: [Synth 8-3331] design EX has unconnected port inst[22]
WARNING: [Synth 8-3331] design EX has unconnected port inst[21]
WARNING: [Synth 8-3331] design EX has unconnected port inst[20]
WARNING: [Synth 8-3331] design EX has unconnected port inst[19]
WARNING: [Synth 8-3331] design EX has unconnected port inst[18]
WARNING: [Synth 8-3331] design EX has unconnected port inst[17]
WARNING: [Synth 8-3331] design EX has unconnected port inst[16]
WARNING: [Synth 8-3331] design EX has unconnected port excepttype[11]
WARNING: [Synth 8-3331] design EX has unconnected port excepttype[10]
WARNING: [Synth 8-3331] design EX has unconnected port excepttype[7]
WARNING: [Synth 8-3331] design EX has unconnected port excepttype[6]
WARNING: [Synth 8-3331] design EX has unconnected port excepttype[5]
WARNING: [Synth 8-3331] design EX has unconnected port excepttype[4]
WARNING: [Synth 8-3331] design EX has unconnected port excepttype[3]
WARNING: [Synth 8-3331] design EX has unconnected port excepttype[2]
WARNING: [Synth 8-3331] design EX has unconnected port excepttype[1]
WARNING: [Synth 8-3331] design EX has unconnected port excepttype[0]
WARNING: [Synth 8-3331] design ID_EX has unconnected port stall[5]
WARNING: [Synth 8-3331] design ID_EX has unconnected port stall[4]
WARNING: [Synth 8-3331] design ID_EX has unconnected port stall[1]
WARNING: [Synth 8-3331] design ID_EX has unconnected port stall[0]
WARNING: [Synth 8-3331] design IF_ID has unconnected port stall[5]
WARNING: [Synth 8-3331] design IF_ID has unconnected port stall[4]
WARNING: [Synth 8-3331] design IF_ID has unconnected port stall[3]
WARNING: [Synth 8-3331] design IF_ID has unconnected port stall[0]
WARNING: [Synth 8-3331] design PC has unconnected port stall[5]
WARNING: [Synth 8-3331] design PC has unconnected port stall[4]
WARNING: [Synth 8-3331] design PC has unconnected port stall[3]
WARNING: [Synth 8-3331] design PC has unconnected port stall[2]
WARNING: [Synth 8-3331] design PC has unconnected port stall[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 365.414 ; gain = 158.293
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 365.414 ; gain = 158.293
---------------------------------------------------------------------------------
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [D:/desktop/MIPS_CPU/CPU54.runs/synth_1/.Xil/Vivado-28336-LAPTOP-RHBK633D/imem/imem.dcp]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'imem' instantiated as 'imem0' [D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/openmips_min_sopc_board.v:65]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/desktop/MIPS_CPU/CPU54.runs/synth_1/.Xil/Vivado-28336-LAPTOP-RHBK633D/dcp/imem_in_context.xdc] for cell 'imem0'
Finished Parsing XDC File [D:/desktop/MIPS_CPU/CPU54.runs/synth_1/.Xil/Vivado-28336-LAPTOP-RHBK633D/dcp/imem_in_context.xdc] for cell 'imem0'
Parsing XDC File [D:/desktop/MIPS_CPU/CPU54.srcs/constrs_1/new/icf.xdc]
Finished Parsing XDC File [D:/desktop/MIPS_CPU/CPU54.srcs/constrs_1/new/icf.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/desktop/MIPS_CPU/CPU54.srcs/constrs_1/new/icf.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/openmips_min_sopc_board_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/openmips_min_sopc_board_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 680.480 ; gain = 0.000
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [D:/desktop/MIPS_CPU/CPU54.runs/synth_1/.Xil/Vivado-28336-LAPTOP-RHBK633D/imem/imem.dcp]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 680.480 ; gain = 473.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 680.480 ; gain = 473.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 680.480 ; gain = 473.359
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "reg_reada" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reada" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reada" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "reg_readb" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5587] ROM size for "reg_readb" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "reg_readb" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5545] ROM "alu_op" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5587] ROM size for "alu_op" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "alu_op" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_op" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "alu_sel" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5587] ROM size for "alu_sel" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "alu_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "reg_reada" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "wreg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5587] ROM size for "wreg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5545] ROM "wreg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "wreg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "excepttype_is_break" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "excepttype_is_eret" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst_valid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "excepttype_is_syscall" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_valid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_valid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_valid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "signed_div" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arithmetic_res" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "o_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stall_req_for_madd_msub" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cp0_reg_read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_mem_ce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_mem_ce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "o_mem_sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_mem_sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_mem_sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_mem_sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_mem_sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "t_cp0_cause" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "new_pc" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "o_compare" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_cause" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_epc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_badVAddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_seg_r" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'arithmetic_res_reg' [D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/EX.v:218]
WARNING: [Synth 8-327] inferring latch for variable 'cp0_reg_read_addr_reg' [D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/EX.v:448]
WARNING: [Synth 8-327] inferring latch for variable 'hilo1_reg' [D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/EX.v:324]
WARNING: [Synth 8-327] inferring latch for variable 'o_hilo_reg' [D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/EX.v:314]
WARNING: [Synth 8-327] inferring latch for variable 'o_cnt_reg' [D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/EX.v:315]
WARNING: [Synth 8-327] inferring latch for variable 'stall_req_for_madd_msub_reg' [D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/EX.v:316]
WARNING: [Synth 8-327] inferring latch for variable 't_cp0_cause_reg' [D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/MEM.v:420]
WARNING: [Synth 8-327] inferring latch for variable 'new_pc_reg' [D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/CTRL.v:42]
WARNING: [Synth 8-327] inferring latch for variable 'o_data_reg' [D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/CP0.v:195]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 680.480 ; gain = 473.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 4     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 19    
	   2 Input      6 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 65    
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---RAMs : 
	             255K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 5     
	   4 Input     65 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 10    
	   3 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 96    
	  11 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 7     
	   8 Input     32 Bit        Muxes := 3     
	  13 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 3     
	   8 Input     24 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 2     
	  31 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   4 Input      8 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 1     
	  28 Input      7 Bit        Muxes := 1     
	   9 Input      7 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 24    
	  32 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 15    
	   4 Input      5 Bit        Muxes := 3     
	  11 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	  31 Input      3 Bit        Muxes := 3     
	  28 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	  13 Input      3 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 2     
	  31 Input      2 Bit        Muxes := 3     
	  27 Input      2 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 110   
	  28 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 10    
	  11 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 12    
	   9 Input      1 Bit        Muxes := 6     
	  31 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module openmips_min_sopc_board 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module PIL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module PC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module IF_ID 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ID 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
+---Muxes : 
	  11 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 16    
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  31 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 1     
	  28 Input      7 Bit        Muxes := 1     
	   9 Input      7 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 12    
	   4 Input      5 Bit        Muxes := 3     
	  11 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	  31 Input      3 Bit        Muxes := 3     
	  28 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 2     
	  31 Input      2 Bit        Muxes := 3     
	  27 Input      2 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 2     
	  28 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 3     
	  11 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 6     
	   9 Input      1 Bit        Muxes := 4     
	  31 Input      1 Bit        Muxes := 2     
Module regfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 32    
Module ID_EX 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module EX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 7     
	   3 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 42    
	   4 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 24    
	  32 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
	   3 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
Module EX_MEM 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module MEM 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 5     
	   3 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 12    
	  13 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 2     
Module MEM_WB 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module HILO 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module CTRL 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 1     
Module DIV 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 5     
	   4 Input     65 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 6     
Module CP0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 7     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   7 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   8 Input     24 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   7 Input      1 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 1     
Module data_ram 
Detailed RTL Component Info : 
+---RAMs : 
	             255K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module seg7x16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 680.480 ; gain = 473.359
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "alu_op" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "reg_reada" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_readb" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alu_op" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alu_sel" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "wreg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "wreg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst_valid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "excepttype_is_eret" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "cp0_reg_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arithmetic_res" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arithmetic_res" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_read_addr" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP hilo, operation Mode is: A*B.
DSP Report: operator hilo is absorbed into DSP hilo.
DSP Report: operator hilo is absorbed into DSP hilo.
DSP Report: Generating DSP hilo, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator hilo is absorbed into DSP hilo.
DSP Report: operator hilo is absorbed into DSP hilo.
DSP Report: Generating DSP hilo, operation Mode is: A*B.
DSP Report: operator hilo is absorbed into DSP hilo.
DSP Report: operator hilo is absorbed into DSP hilo.
DSP Report: Generating DSP hilo, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator hilo is absorbed into DSP hilo.
DSP Report: operator hilo is absorbed into DSP hilo.
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design MEM has unconnected port excepttype[31]
WARNING: [Synth 8-3331] design MEM has unconnected port excepttype[30]
WARNING: [Synth 8-3331] design MEM has unconnected port excepttype[29]
WARNING: [Synth 8-3331] design MEM has unconnected port excepttype[28]
WARNING: [Synth 8-3331] design MEM has unconnected port excepttype[27]
WARNING: [Synth 8-3331] design MEM has unconnected port excepttype[26]
WARNING: [Synth 8-3331] design MEM has unconnected port excepttype[25]
WARNING: [Synth 8-3331] design MEM has unconnected port excepttype[24]
WARNING: [Synth 8-3331] design MEM has unconnected port excepttype[23]
WARNING: [Synth 8-3331] design MEM has unconnected port excepttype[22]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 680.480 ; gain = 473.359
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 680.480 ; gain = 473.359

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------------------+-------------------------+-----------+----------------------+------------------------------------------------------------------------------+
|Module Name             | RTL Object              | Inference | Size (Depth x Width) | Primitives                                                                   | 
+------------------------+-------------------------+-----------+----------------------+------------------------------------------------------------------------------+
|openmips_min_sopc_board | data_ram0/data_mem0_reg | Implied   | 32 K x 8             | RAM16X1S x 16  RAM32X1S x 8  RAM64X1S x 8  RAM128X1S x 8  RAM256X1S x 1016   | 
|openmips_min_sopc_board | data_ram0/data_mem1_reg | Implied   | 32 K x 8             | RAM16X1S x 16  RAM32X1S x 8  RAM64X1S x 8  RAM128X1S x 8  RAM256X1S x 1016   | 
|openmips_min_sopc_board | data_ram0/data_mem2_reg | Implied   | 32 K x 8             | RAM16X1S x 16  RAM32X1S x 8  RAM64X1S x 8  RAM128X1S x 8  RAM256X1S x 1016   | 
|openmips_min_sopc_board | data_ram0/data_mem3_reg | Implied   | 32 K x 8             | RAM16X1S x 16  RAM32X1S x 8  RAM64X1S x 8  RAM128X1S x 8  RAM256X1S x 1016   | 
+------------------------+-------------------------+-----------+----------------------+------------------------------------------------------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|EX          | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|EX          | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|EX          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|EX          | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'PIL0/i_reg[28]' (FD) to 'PIL0/i_reg[22]'
INFO: [Synth 8-3886] merging instance 'PIL0/i_reg[29]' (FD) to 'PIL0/i_reg[22]'
INFO: [Synth 8-3886] merging instance 'PIL0/i_reg[30]' (FD) to 'PIL0/i_reg[22]'
INFO: [Synth 8-3886] merging instance 'PIL0/i_reg[31]' (FD) to 'PIL0/i_reg[22]'
INFO: [Synth 8-3886] merging instance 'PIL0/i_reg[22]' (FD) to 'PIL0/i_reg[23]'
INFO: [Synth 8-3886] merging instance 'PIL0/i_reg[23]' (FD) to 'PIL0/i_reg[24]'
INFO: [Synth 8-3886] merging instance 'PIL0/i_reg[24]' (FD) to 'PIL0/i_reg[25]'
INFO: [Synth 8-3886] merging instance 'PIL0/i_reg[25]' (FD) to 'PIL0/i_reg[26]'
INFO: [Synth 8-3886] merging instance 'PIL0/i_reg[26]' (FD) to 'PIL0/i_reg[27]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_config_reg[2]' (FDRE) to 'sccpu/CP0_0/o_config_reg[0]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_prid_reg[2]' (FDRE) to 'sccpu/CP0_0/o_config_reg[0]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_config_reg[1]' (FDRE) to 'sccpu/CP0_0/o_config_reg[0]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_cause_reg[1]' (FDRE) to 'sccpu/CP0_0/o_config_reg[0]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_prid_reg[1]' (FDSE) to 'sccpu/CP0_0/o_config_reg[15]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_config_reg[0]' (FDRE) to 'sccpu/CP0_0/o_config_reg[3]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_cause_reg[0]' (FDRE) to 'sccpu/CP0_0/o_config_reg[3]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_prid_reg[0]' (FDRE) to 'sccpu/CP0_0/o_config_reg[3]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_config_reg[3]' (FDRE) to 'sccpu/CP0_0/o_config_reg[4]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_prid_reg[3]' (FDRE) to 'sccpu/CP0_0/o_config_reg[4]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_config_reg[4]' (FDRE) to 'sccpu/CP0_0/o_config_reg[5]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_prid_reg[4]' (FDRE) to 'sccpu/CP0_0/o_config_reg[5]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_config_reg[5]' (FDRE) to 'sccpu/CP0_0/o_config_reg[6]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_prid_reg[5]' (FDRE) to 'sccpu/CP0_0/o_config_reg[6]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_config_reg[6]' (FDRE) to 'sccpu/CP0_0/o_config_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpu/CP0_0/\o_cause_reg[6] )
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_prid_reg[6]' (FDRE) to 'sccpu/CP0_0/o_config_reg[7]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_config_reg[7]' (FDRE) to 'sccpu/CP0_0/o_config_reg[8]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_cause_reg[7]' (FDRE) to 'sccpu/CP0_0/o_config_reg[8]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_prid_reg[7]' (FDRE) to 'sccpu/CP0_0/o_config_reg[8]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_config_reg[8]' (FDRE) to 'sccpu/CP0_0/o_config_reg[9]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_prid_reg[8]' (FDSE) to 'sccpu/CP0_0/o_config_reg[15]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_config_reg[9]' (FDRE) to 'sccpu/CP0_0/o_config_reg[10]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_prid_reg[9]' (FDRE) to 'sccpu/CP0_0/o_config_reg[10]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_config_reg[10]' (FDRE) to 'sccpu/CP0_0/o_config_reg[11]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_prid_reg[10]' (FDRE) to 'sccpu/CP0_0/o_config_reg[11]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_config_reg[11]' (FDRE) to 'sccpu/CP0_0/o_config_reg[12]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_cause_reg[11]' (FDR) to 'sccpu/CP0_0/o_cause_reg[12]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_prid_reg[11]' (FDRE) to 'sccpu/CP0_0/o_config_reg[12]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_config_reg[12]' (FDRE) to 'sccpu/CP0_0/o_config_reg[13]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_cause_reg[12]' (FDR) to 'sccpu/CP0_0/o_cause_reg[13]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_prid_reg[12]' (FDRE) to 'sccpu/CP0_0/o_config_reg[13]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_config_reg[13]' (FDRE) to 'sccpu/CP0_0/o_config_reg[14]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_cause_reg[13]' (FDR) to 'sccpu/CP0_0/o_cause_reg[14]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_prid_reg[13]' (FDRE) to 'sccpu/CP0_0/o_config_reg[14]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_config_reg[14]' (FDRE) to 'sccpu/CP0_0/o_config_reg[16]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_cause_reg[14]' (FDR) to 'sccpu/CP0_0/o_cause_reg[15]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_prid_reg[14]' (FDRE) to 'sccpu/CP0_0/o_config_reg[16]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_config_reg[15]' (FDSE) to 'sccpu/CP0_0/o_prid_reg[22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpu/CP0_0/\o_cause_reg[15] )
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_prid_reg[15]' (FDRE) to 'sccpu/CP0_0/o_config_reg[16]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_config_reg[16]' (FDRE) to 'sccpu/CP0_0/o_config_reg[17]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_cause_reg[16]' (FDRE) to 'sccpu/CP0_0/o_config_reg[17]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_prid_reg[16]' (FDRE) to 'sccpu/CP0_0/o_config_reg[17]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_config_reg[17]' (FDRE) to 'sccpu/CP0_0/o_config_reg[18]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_cause_reg[17]' (FDRE) to 'sccpu/CP0_0/o_config_reg[18]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_prid_reg[17]' (FDRE) to 'sccpu/CP0_0/o_config_reg[18]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_config_reg[18]' (FDRE) to 'sccpu/CP0_0/o_config_reg[19]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_cause_reg[18]' (FDRE) to 'sccpu/CP0_0/o_config_reg[19]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_prid_reg[18]' (FDSE) to 'sccpu/CP0_0/o_prid_reg[22]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_config_reg[19]' (FDRE) to 'sccpu/CP0_0/o_config_reg[20]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_cause_reg[19]' (FDRE) to 'sccpu/CP0_0/o_config_reg[20]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_prid_reg[19]' (FDSE) to 'sccpu/CP0_0/o_prid_reg[22]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_config_reg[20]' (FDRE) to 'sccpu/CP0_0/o_config_reg[21]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_cause_reg[20]' (FDRE) to 'sccpu/CP0_0/o_config_reg[21]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_prid_reg[20]' (FDRE) to 'sccpu/CP0_0/o_config_reg[21]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_config_reg[21]' (FDRE) to 'sccpu/CP0_0/o_config_reg[22]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_cause_reg[21]' (FDRE) to 'sccpu/CP0_0/o_config_reg[22]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_prid_reg[21]' (FDRE) to 'sccpu/CP0_0/o_config_reg[22]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_config_reg[22]' (FDRE) to 'sccpu/CP0_0/o_config_reg[23]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sccpu/CP0_0/\o_prid_reg[22] )
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_config_reg[23]' (FDRE) to 'sccpu/CP0_0/o_config_reg[24]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_prid_reg[23]' (FDRE) to 'sccpu/CP0_0/o_config_reg[24]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_config_reg[24]' (FDRE) to 'sccpu/CP0_0/o_config_reg[25]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_cause_reg[24]' (FDRE) to 'sccpu/CP0_0/o_config_reg[25]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_prid_reg[24]' (FDRE) to 'sccpu/CP0_0/o_config_reg[25]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_config_reg[25]' (FDRE) to 'sccpu/CP0_0/o_config_reg[26]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_cause_reg[25]' (FDRE) to 'sccpu/CP0_0/o_config_reg[26]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_prid_reg[25]' (FDRE) to 'sccpu/CP0_0/o_config_reg[26]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_config_reg[26]' (FDRE) to 'sccpu/CP0_0/o_config_reg[27]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_cause_reg[26]' (FDRE) to 'sccpu/CP0_0/o_config_reg[27]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_prid_reg[26]' (FDRE) to 'sccpu/CP0_0/o_config_reg[27]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_config_reg[27]' (FDRE) to 'sccpu/CP0_0/o_config_reg[28]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_cause_reg[27]' (FDRE) to 'sccpu/CP0_0/o_config_reg[28]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_prid_reg[27]' (FDRE) to 'sccpu/CP0_0/o_config_reg[28]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_config_reg[28]' (FDRE) to 'sccpu/CP0_0/o_config_reg[29]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_cause_reg[28]' (FDRE) to 'sccpu/CP0_0/o_config_reg[29]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_prid_reg[28]' (FDRE) to 'sccpu/CP0_0/o_config_reg[29]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_config_reg[29]' (FDRE) to 'sccpu/CP0_0/o_config_reg[30]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_cause_reg[29]' (FDRE) to 'sccpu/CP0_0/o_config_reg[30]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_prid_reg[29]' (FDRE) to 'sccpu/CP0_0/o_config_reg[30]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_config_reg[30]' (FDRE) to 'sccpu/CP0_0/o_config_reg[31]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_cause_reg[30]' (FDRE) to 'sccpu/CP0_0/o_config_reg[31]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_prid_reg[30]' (FDRE) to 'sccpu/CP0_0/o_config_reg[31]'
INFO: [Synth 8-3886] merging instance 'sccpu/CP0_0/o_config_reg[31]' (FDRE) to 'sccpu/CP0_0/o_prid_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpu/CP0_0/\o_prid_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\seg7x16_0/o_seg_r_reg[7] )
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[31]) is unused and will be removed from module EX_MEM.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[30]) is unused and will be removed from module EX_MEM.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[29]) is unused and will be removed from module EX_MEM.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[28]) is unused and will be removed from module EX_MEM.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[27]) is unused and will be removed from module EX_MEM.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[26]) is unused and will be removed from module EX_MEM.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[25]) is unused and will be removed from module EX_MEM.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[24]) is unused and will be removed from module EX_MEM.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[23]) is unused and will be removed from module EX_MEM.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[22]) is unused and will be removed from module EX_MEM.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[21]) is unused and will be removed from module EX_MEM.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[20]) is unused and will be removed from module EX_MEM.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[19]) is unused and will be removed from module EX_MEM.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[18]) is unused and will be removed from module EX_MEM.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[17]) is unused and will be removed from module EX_MEM.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[16]) is unused and will be removed from module EX_MEM.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[15]) is unused and will be removed from module EX_MEM.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[14]) is unused and will be removed from module EX_MEM.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[7]) is unused and will be removed from module EX_MEM.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[6]) is unused and will be removed from module EX_MEM.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[5]) is unused and will be removed from module EX_MEM.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[4]) is unused and will be removed from module EX_MEM.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[3]) is unused and will be removed from module EX_MEM.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[2]) is unused and will be removed from module EX_MEM.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[1]) is unused and will be removed from module EX_MEM.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[0]) is unused and will be removed from module EX_MEM.
WARNING: [Synth 8-3332] Sequential element (t_cp0_cause_reg[31]) is unused and will be removed from module MEM.
WARNING: [Synth 8-3332] Sequential element (t_cp0_cause_reg[30]) is unused and will be removed from module MEM.
WARNING: [Synth 8-3332] Sequential element (t_cp0_cause_reg[29]) is unused and will be removed from module MEM.
WARNING: [Synth 8-3332] Sequential element (t_cp0_cause_reg[28]) is unused and will be removed from module MEM.
WARNING: [Synth 8-3332] Sequential element (t_cp0_cause_reg[27]) is unused and will be removed from module MEM.
WARNING: [Synth 8-3332] Sequential element (t_cp0_cause_reg[26]) is unused and will be removed from module MEM.
WARNING: [Synth 8-3332] Sequential element (t_cp0_cause_reg[25]) is unused and will be removed from module MEM.
WARNING: [Synth 8-3332] Sequential element (t_cp0_cause_reg[24]) is unused and will be removed from module MEM.
WARNING: [Synth 8-3332] Sequential element (t_cp0_cause_reg[23]) is unused and will be removed from module MEM.
WARNING: [Synth 8-3332] Sequential element (t_cp0_cause_reg[22]) is unused and will be removed from module MEM.
WARNING: [Synth 8-3332] Sequential element (t_cp0_cause_reg[21]) is unused and will be removed from module MEM.
WARNING: [Synth 8-3332] Sequential element (t_cp0_cause_reg[20]) is unused and will be removed from module MEM.
WARNING: [Synth 8-3332] Sequential element (t_cp0_cause_reg[19]) is unused and will be removed from module MEM.
WARNING: [Synth 8-3332] Sequential element (t_cp0_cause_reg[18]) is unused and will be removed from module MEM.
WARNING: [Synth 8-3332] Sequential element (t_cp0_cause_reg[17]) is unused and will be removed from module MEM.
WARNING: [Synth 8-3332] Sequential element (t_cp0_cause_reg[16]) is unused and will be removed from module MEM.
WARNING: [Synth 8-3332] Sequential element (t_cp0_cause_reg[15]) is unused and will be removed from module MEM.
WARNING: [Synth 8-3332] Sequential element (t_cp0_cause_reg[14]) is unused and will be removed from module MEM.
WARNING: [Synth 8-3332] Sequential element (t_cp0_cause_reg[13]) is unused and will be removed from module MEM.
WARNING: [Synth 8-3332] Sequential element (t_cp0_cause_reg[12]) is unused and will be removed from module MEM.
WARNING: [Synth 8-3332] Sequential element (t_cp0_cause_reg[11]) is unused and will be removed from module MEM.
WARNING: [Synth 8-3332] Sequential element (t_cp0_cause_reg[10]) is unused and will be removed from module MEM.
WARNING: [Synth 8-3332] Sequential element (t_cp0_cause_reg[9]) is unused and will be removed from module MEM.
WARNING: [Synth 8-3332] Sequential element (t_cp0_cause_reg[7]) is unused and will be removed from module MEM.
WARNING: [Synth 8-3332] Sequential element (t_cp0_cause_reg[6]) is unused and will be removed from module MEM.
WARNING: [Synth 8-3332] Sequential element (t_cp0_cause_reg[5]) is unused and will be removed from module MEM.
WARNING: [Synth 8-3332] Sequential element (t_cp0_cause_reg[4]) is unused and will be removed from module MEM.
WARNING: [Synth 8-3332] Sequential element (t_cp0_cause_reg[3]) is unused and will be removed from module MEM.
WARNING: [Synth 8-3332] Sequential element (t_cp0_cause_reg[2]) is unused and will be removed from module MEM.
WARNING: [Synth 8-3332] Sequential element (t_cp0_cause_reg[1]) is unused and will be removed from module MEM.
WARNING: [Synth 8-3332] Sequential element (t_cp0_cause_reg[0]) is unused and will be removed from module MEM.
WARNING: [Synth 8-3332] Sequential element (o_cause_reg[15]) is unused and will be removed from module CP0.
WARNING: [Synth 8-3332] Sequential element (o_cause_reg[14]) is unused and will be removed from module CP0.
WARNING: [Synth 8-3332] Sequential element (o_cause_reg[13]) is unused and will be removed from module CP0.
WARNING: [Synth 8-3332] Sequential element (o_cause_reg[12]) is unused and will be removed from module CP0.
WARNING: [Synth 8-3332] Sequential element (o_cause_reg[11]) is unused and will be removed from module CP0.
WARNING: [Synth 8-3332] Sequential element (o_cause_reg[6]) is unused and will be removed from module CP0.
WARNING: [Synth 8-3332] Sequential element (o_config_reg[2]) is unused and will be removed from module CP0.
WARNING: [Synth 8-3332] Sequential element (o_config_reg[0]) is unused and will be removed from module CP0.
WARNING: [Synth 8-3332] Sequential element (o_prid_reg[2]) is unused and will be removed from module CP0.
WARNING: [Synth 8-3332] Sequential element (o_config_reg[1]) is unused and will be removed from module CP0.
WARNING: [Synth 8-3332] Sequential element (o_cause_reg[1]) is unused and will be removed from module CP0.
WARNING: [Synth 8-3332] Sequential element (o_config_reg[15]) is unused and will be removed from module CP0.
WARNING: [Synth 8-3332] Sequential element (o_prid_reg[1]) is unused and will be removed from module CP0.
WARNING: [Synth 8-3332] Sequential element (o_config_reg[3]) is unused and will be removed from module CP0.
WARNING: [Synth 8-3332] Sequential element (o_cause_reg[0]) is unused and will be removed from module CP0.
WARNING: [Synth 8-3332] Sequential element (o_prid_reg[0]) is unused and will be removed from module CP0.
WARNING: [Synth 8-3332] Sequential element (o_config_reg[4]) is unused and will be removed from module CP0.
WARNING: [Synth 8-3332] Sequential element (o_prid_reg[3]) is unused and will be removed from module CP0.
WARNING: [Synth 8-3332] Sequential element (o_config_reg[5]) is unused and will be removed from module CP0.
WARNING: [Synth 8-3332] Sequential element (o_prid_reg[4]) is unused and will be removed from module CP0.
WARNING: [Synth 8-3332] Sequential element (o_config_reg[6]) is unused and will be removed from module CP0.
WARNING: [Synth 8-3332] Sequential element (o_prid_reg[5]) is unused and will be removed from module CP0.
WARNING: [Synth 8-3332] Sequential element (o_config_reg[7]) is unused and will be removed from module CP0.
WARNING: [Synth 8-3332] Sequential element (o_prid_reg[6]) is unused and will be removed from module CP0.
WARNING: [Synth 8-3332] Sequential element (o_config_reg[8]) is unused and will be removed from module CP0.
WARNING: [Synth 8-3332] Sequential element (o_cause_reg[7]) is unused and will be removed from module CP0.
WARNING: [Synth 8-3332] Sequential element (o_prid_reg[7]) is unused and will be removed from module CP0.
WARNING: [Synth 8-3332] Sequential element (o_config_reg[9]) is unused and will be removed from module CP0.
WARNING: [Synth 8-3332] Sequential element (o_prid_reg[8]) is unused and will be removed from module CP0.
WARNING: [Synth 8-3332] Sequential element (o_config_reg[10]) is unused and will be removed from module CP0.
WARNING: [Synth 8-3332] Sequential element (o_prid_reg[9]) is unused and will be removed from module CP0.
WARNING: [Synth 8-3332] Sequential element (o_config_reg[11]) is unused and will be removed from module CP0.
WARNING: [Synth 8-3332] Sequential element (o_prid_reg[10]) is unused and will be removed from module CP0.
WARNING: [Synth 8-3332] Sequential element (o_config_reg[12]) is unused and will be removed from module CP0.
WARNING: [Synth 8-3332] Sequential element (o_prid_reg[11]) is unused and will be removed from module CP0.
WARNING: [Synth 8-3332] Sequential element (o_config_reg[13]) is unused and will be removed from module CP0.
WARNING: [Synth 8-3332] Sequential element (o_prid_reg[12]) is unused and will be removed from module CP0.
WARNING: [Synth 8-3332] Sequential element (o_config_reg[14]) is unused and will be removed from module CP0.
WARNING: [Synth 8-3332] Sequential element (o_prid_reg[13]) is unused and will be removed from module CP0.
WARNING: [Synth 8-3332] Sequential element (o_config_reg[16]) is unused and will be removed from module CP0.
WARNING: [Synth 8-3332] Sequential element (o_prid_reg[14]) is unused and will be removed from module CP0.
WARNING: [Synth 8-3332] Sequential element (o_prid_reg[22]) is unused and will be removed from module CP0.
WARNING: [Synth 8-3332] Sequential element (o_prid_reg[15]) is unused and will be removed from module CP0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpu/cpu_ref/\array_reg_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpu/cpu_ref/\array_reg_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpu/cpu_ref/\array_reg_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpu/cpu_ref/\array_reg_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpu/cpu_ref/\array_reg_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpu/cpu_ref/\array_reg_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpu/cpu_ref/\array_reg_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpu/cpu_ref/\array_reg_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpu/cpu_ref/\array_reg_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpu/cpu_ref/\array_reg_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpu/cpu_ref/\array_reg_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpu/cpu_ref/\array_reg_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpu/cpu_ref/\array_reg_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpu/cpu_ref/\array_reg_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpu/cpu_ref/\array_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpu/cpu_ref/\array_reg_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpu/cpu_ref/\array_reg_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpu/cpu_ref/\array_reg_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpu/cpu_ref/\array_reg_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpu/cpu_ref/\array_reg_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpu/cpu_ref/\array_reg_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpu/cpu_ref/\array_reg_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpu/cpu_ref/\array_reg_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpu/cpu_ref/\array_reg_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpu/cpu_ref/\array_reg_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpu/cpu_ref/\array_reg_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpu/cpu_ref/\array_reg_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpu/cpu_ref/\array_reg_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpu/cpu_ref/\array_reg_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpu/cpu_ref/\array_reg_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpu/cpu_ref/\array_reg_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpu/cpu_ref/\array_reg_reg[0][30] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 680.480 ; gain = 473.359
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 680.480 ; gain = 473.359

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:05 . Memory (MB): peak = 783.563 ; gain = 576.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:13 . Memory (MB): peak = 832.250 ; gain = 625.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:16 ; elapsed = 00:01:19 . Memory (MB): peak = 976.059 ; gain = 768.938
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:16 ; elapsed = 00:01:19 . Memory (MB): peak = 976.059 ; gain = 768.938

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:16 ; elapsed = 00:01:19 . Memory (MB): peak = 976.059 ; gain = 768.938
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop sccpu/pc0/cs_reg is being inverted and renamed to sccpu/pc0/cs_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 976.059 ; gain = 768.938
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 976.059 ; gain = 768.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:18 ; elapsed = 00:01:22 . Memory (MB): peak = 976.059 ; gain = 768.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 976.059 ; gain = 768.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 976.059 ; gain = 768.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 976.059 ; gain = 768.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |imem          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |imem      |     1|
|2     |BUFG      |     7|
|3     |CARRY4    |   286|
|4     |DSP48E1   |     4|
|5     |LUT1      |   461|
|6     |LUT2      |   549|
|7     |LUT3      |   413|
|8     |LUT4      |   498|
|9     |LUT5      |   970|
|10    |LUT6      |  4006|
|11    |MUXF7     |   874|
|12    |MUXF8     |   374|
|13    |RAM128X1S |    32|
|14    |RAM16X1S  |    64|
|15    |RAM256X1S |  4064|
|16    |RAM32X1S  |    32|
|17    |RAM64X1S  |    32|
|18    |FDCE      |    50|
|19    |FDPE      |     7|
|20    |FDRE      |  2150|
|21    |FDSE      |     1|
|22    |LD        |    69|
|23    |LDC       |   164|
|24    |IBUF      |     2|
|25    |OBUF      |    16|
+------+----------+------+

Report Instance Areas: 
+------+------------+---------+------+
|      |Instance    |Module   |Cells |
+------+------------+---------+------+
|1     |top         |         | 15157|
|2     |  PIL0      |PIL      |   498|
|3     |  data_ram0 |data_ram |  6208|
|4     |  sccpu     |openmips |  8244|
|5     |    CTRL0   |CTRL     |    32|
|6     |    CP0_0   |CP0      |   269|
|7     |    DIV0    |DIV      |   441|
|8     |    EX0     |EX       |   622|
|9     |    EX_MEM0 |EX_MEM   |  1806|
|10    |    HILO0   |HILO     |    64|
|11    |    MEM0    |MEM      |     1|
|12    |    MEM_WB0 |MEM_WB   |   331|
|13    |    cpu_ref |regfile  |  1885|
|14    |    id_ex0  |ID_EX    |  1780|
|15    |    if_id0  |IF_ID    |   914|
|16    |    pc0     |PC       |    99|
|17    |  seg7x16_0 |seg7x16  |   150|
+------+------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 976.059 ; gain = 768.938
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 297 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:09 ; elapsed = 00:01:14 . Memory (MB): peak = 976.059 ; gain = 423.293
Synthesis Optimization Complete : Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 976.059 ; gain = 768.938
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4749 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4457 instances were transformed.
  LD => LDCE: 69 instances
  LDC => LDCE: 164 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 32 instances
  RAM16X1S => RAM32X1S (RAMS32): 64 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 4064 instances
  RAM32X1S => RAM32X1S (RAMS32): 32 instances
  RAM64X1S => RAM64X1S (RAMS64E): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
290 Infos, 214 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:23 ; elapsed = 00:01:24 . Memory (MB): peak = 976.059 ; gain = 744.926
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.185 . Memory (MB): peak = 976.059 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Nov 20 17:00:27 2022...
