	component afifo_8x1 is
		port (
			data    : in  std_logic                    := 'X'; -- datain
			wrreq   : in  std_logic                    := 'X'; -- wrreq
			rdreq   : in  std_logic                    := 'X'; -- rdreq
			wrclk   : in  std_logic                    := 'X'; -- wrclk
			rdclk   : in  std_logic                    := 'X'; -- rdclk
			q       : out std_logic;                           -- dataout
			wrusedw : out std_logic_vector(2 downto 0);        -- wrusedw
			rdempty : out std_logic;                           -- rdempty
			wrfull  : out std_logic                            -- wrfull
		);
	end component afifo_8x1;

