C51 COMPILER V8.02   SERIAL                                                                02/19/2007 12:06:38 PAGE 1   


C51 COMPILER V8.02, COMPILATION OF MODULE SERIAL
OBJECT MODULE PLACED IN serial.OBJ
COMPILER INVOKED BY: C:\Keil\C51\BIN\C51.EXE serial.c OPTIMIZE(9,SIZE) INCDIR(..\..\Common_Ez_Z8) DEFINE(EZ_COMPIL) CODE
                    - LISTINCLUDE SYMBOLS PREPRINT

line level    source

   1          // ==========================================================================
   2          // Copyright (C) MAWZER - Jerash Labs 2006
   3          // ==========================================================================
   4          
   5          // #pragma NOIV // Do not generate interrupt vectors
   6           
   7          // **************************** SERIAL.C *********************************
   8          // All code relating to serial ports 0 and 1
   9          // ***********************************************************************
  10          
  11          #include "fx2.h"
   1      =1  //-----------------------------------------------------------------------------
   2      =1  //   File:      FX2.h
   3      =1  //   Contents:  EZ-USB FX2/FX2LP/FX1 constants, macros, datatypes, globals, and library
   4      =1  //              function prototypes.
   5      =1  //
   6      =1  // $Archive: /USB/Target/Inc/Fx2.h $
   7      =1  // $Date: 3/23/05 2:30p $
   8      =1  // $Revision: 16 $
   9      =1  //
  10      =1  //   Copyright (c) 2005 Cypress Semiconductor, All rights reserved
  11      =1  //-----------------------------------------------------------------------------
  12      =1  #ifndef FX2_H     //Header sentry
  13      =1  #define FX2_H
  14      =1  
  15      =1  #define INTERNAL_DSCR_ADDR 0x0080   // Relocate Descriptors to 0x80
  16      =1  #define bmSTRETCH 0x07
  17      =1  #define FW_STRETCH_VALUE 0x0      // Set stretch to 0 in frameworks
  18      =1  
  19      =1  //-----------------------------------------------------------------------------
  20      =1  // Constants
  21      =1  //-----------------------------------------------------------------------------
  22      =1  #define   TRUE    1
  23      =1  #define FALSE   0
  24      =1  
  25      =1  #define bmBIT0   0x01
  26      =1  #define bmBIT1   0x02
  27      =1  #define bmBIT2   0x04
  28      =1  #define bmBIT3   0x08
  29      =1  #define bmBIT4   0x10
  30      =1  #define bmBIT5   0x20
  31      =1  #define bmBIT6   0x40
  32      =1  #define bmBIT7   0x80
  33      =1  
  34      =1  #define DEVICE_DSCR      0x01      // Descriptor type: Device
  35      =1  #define CONFIG_DSCR      0x02      // Descriptor type: Configuration
  36      =1  #define STRING_DSCR      0x03      // Descriptor type: String
  37      =1  #define INTRFC_DSCR      0x04      // Descriptor type: Interface
  38      =1  #define ENDPNT_DSCR      0x05      // Descriptor type: End Point
  39      =1  #define DEVQUAL_DSCR     0x06      // Descriptor type: Device Qualifier
  40      =1  #define OTHERSPEED_DSCR  0x07      // Descriptor type: Other Speed Configuration
  41      =1  
  42      =1  #define bmBUSPWR  bmBIT7         // Config. attribute: Bus powered
  43      =1  #define bmSELFPWR bmBIT6         // Config. attribute: Self powered
C51 COMPILER V8.02   SERIAL                                                                02/19/2007 12:06:38 PAGE 2   

  44      =1  #define bmRWU     bmBIT5         // Config. attribute: Remote Wakeup
  45      =1  
  46      =1  #define bmEPOUT   bmBIT7
  47      =1  #define bmEPIN    0x00
  48      =1  
  49      =1  #define EP_CONTROL   0x00        // End Point type: Control
  50      =1  #define EP_ISO       0x01        // End Point type: Isochronous
  51      =1  #define EP_BULK      0x02        // End Point type: Bulk
  52      =1  #define EP_INT       0x03        // End Point type: Interrupt
  53      =1  
  54      =1  #define SUD_SIZE            8      // Setup data packet size
  55      =1  
  56      =1  //////////////////////////////////////////////////////////////////////////////
  57      =1  //Added for HID
  58      =1  
  59      =1  #define SETUP_MASK                              0x60    //Used to mask off request type
  60      =1  #define SETUP_STANDARD_REQUEST  0               //Standard Request
  61      =1  #define SETUP_CLASS_REQUEST             0x20    //Class Request
  62      =1  #define SETUP_VENDOR_REQUEST    0x40    //Vendor Request
  63      =1  #define SETUP_RESERVED_REQUEST  0x60    //Reserved or illegal request
  64      =1  
  65      =1  //////////////////////////////////////////////////////////////////////////////
  66      =1  
  67      =1  
  68      =1  #define SC_GET_STATUS         0x00   // Setup command: Get Status
  69      =1  #define SC_CLEAR_FEATURE      0x01   // Setup command: Clear Feature
  70      =1  #define SC_RESERVED            0x02   // Setup command: Reserved
  71      =1  #define SC_SET_FEATURE         0x03   // Setup command: Set Feature
  72      =1  #define SC_SET_ADDRESS         0x05   // Setup command: Set Address
  73      =1  #define SC_GET_DESCRIPTOR      0x06   // Setup command: Get Descriptor
  74      =1  #define SC_SET_DESCRIPTOR      0x07   // Setup command: Set Descriptor
  75      =1  #define SC_GET_CONFIGURATION   0x08   // Setup command: Get Configuration
  76      =1  #define SC_SET_CONFIGURATION   0x09   // Setup command: Set Configuration
  77      =1  #define SC_GET_INTERFACE      0x0a   // Setup command: Get Interface
  78      =1  #define SC_SET_INTERFACE      0x0b   // Setup command: Set Interface
  79      =1  #define SC_SYNC_FRAME         0x0c   // Setup command: Sync Frame
  80      =1  #define SC_ANCHOR_LOAD         0xa0   // Setup command: Anchor load
  81      =1     
  82      =1  #define GD_DEVICE          0x01  // Get descriptor: Device
  83      =1  #define GD_CONFIGURATION   0x02  // Get descriptor: Configuration
  84      =1  #define GD_STRING          0x03  // Get descriptor: String
  85      =1  #define GD_INTERFACE       0x04  // Get descriptor: Interface
  86      =1  #define GD_ENDPOINT        0x05  // Get descriptor: Endpoint
  87      =1  #define GD_DEVICE_QUALIFIER 0x06  // Get descriptor: Device Qualifier
  88      =1  #define GD_OTHER_SPEED_CONFIGURATION 0x07  // Get descriptor: Other Configuration
  89      =1  #define GD_INTERFACE_POWER 0x08  // Get descriptor: Interface Power
  90      =1  #define GD_HID              0x21        // Get descriptor: HID
  91      =1  #define GD_REPORT                0x22   // Get descriptor: Report
  92      =1  
  93      =1  #define GS_DEVICE          0x80  // Get Status: Device
  94      =1  #define GS_INTERFACE       0x81  // Get Status: Interface
  95      =1  #define GS_ENDPOINT        0x82  // Get Status: End Point
  96      =1  
  97      =1  #define FT_DEVICE          0x00  // Feature: Device
  98      =1  #define FT_ENDPOINT        0x02  // Feature: End Point
  99      =1  
 100      =1  #define I2C_IDLE              0     // I2C Status: Idle mode
 101      =1  #define I2C_SENDING           1     // I2C Status: I2C is sending data
 102      =1  #define I2C_RECEIVING         2     // I2C Status: I2C is receiving data
 103      =1  #define I2C_PRIME             3     // I2C Status: I2C is receiving the first byte of a string
 104      =1  #define I2C_STOP              5     // I2C Status: I2C waiting for stop completion
 105      =1  #define I2C_BERROR            6     // I2C Status: I2C error; Bit Error
C51 COMPILER V8.02   SERIAL                                                                02/19/2007 12:06:38 PAGE 3   

 106      =1  #define I2C_NACK              7     // I2C Status: I2C error; No Acknowledge
 107      =1  #define I2C_OK                8     // I2C positive return code
 108      =1  #define I2C_WAITSTOP          9     // I2C Status: Wait for STOP complete
 109      =1  
 110      =1  /*-----------------------------------------------------------------------------
 111      =1     Macros
 112      =1  -----------------------------------------------------------------------------*/
 113      =1  
 114      =1  #define MSB(word)      (BYTE)(((WORD)(word) >> 8) & 0xff)
 115      =1  #define LSB(word)      (BYTE)((WORD)(word) & 0xff)
 116      =1  
 117      =1  #define SWAP_ENDIAN(word)   ((BYTE*)&word)[0] ^= ((BYTE*)&word)[1];\
 118      =1                       ((BYTE*)&word)[1] ^= ((BYTE*)&word)[0];\
 119      =1                       ((BYTE*)&word)[0] ^= ((BYTE*)&word)[1]
 120      =1  
 121      =1  #define EZUSB_IRQ_ENABLE()   EUSB = 1
 122      =1  #define EZUSB_IRQ_DISABLE()   EUSB = 0
 123      =1  #define EZUSB_IRQ_CLEAR()   EXIF &= ~0x10      // IE2_
 124      =1  
 125      =1  #define EZUSB_STALL_EP0()            EP0CS |= bmEPSTALL
 126      =1  
 127      =1  // WRITEDELAY() has been replaced by SYNCDELAY; macro in fx2sdly.h
 128      =1  // ...it is here for backwards compatibility...
 129      =1  
 130      =1  // the WRITEDELAY macro compiles to the time equivalent of 3 NOPs.
 131      =1  // It is used in the frameworks to allow for write recovery time
 132      =1  // requirements of certain registers.  This is only necessary for
 133      =1  // EZ-USB FX parts.  See the EZ-USB FX TRM for
 134      =1  // more information on write recovery time issues.
 135      =1  #define WRITEDELAY() {char writedelaydummy = 0;}
 136      =1  // if this firmware will never run on an EZ-USB FX part replace
 137      =1  // with:
 138      =1  // #define WRITEDELAY()
 139      =1  
 140      =1  // macro to reset and endpoint data toggle
 141      =1  #define EZUSB_RESET_DATA_TOGGLE(ep)     TOGCTL = (((ep & 0x80) >> 3) + (ep & 0x0F));\
 142      =1                                          TOGCTL |= bmRESETTOGGLE
 143      =1  
 144      =1  
 145      =1  #define EZUSB_ENABLE_RSMIRQ()      (EICON |= 0x20)      // Enable Resume Interrupt (EPFI_)
 146      =1  #define EZUSB_DISABLE_RSMIRQ()      (EICON &= ~0x20)   // Disable Resume Interrupt (EPFI_)
 147      =1  #define EZUSB_CLEAR_RSMIRQ()      (EICON &= ~0x10)   // Clear Resume Interrupt Flag (PFI_)
 148      =1  
 149      =1  #define EZUSB_GETI2CSTATUS()      (I2CPckt.status)
 150      =1  #define EZUSB_CLEARI2CSTATUS()      if((I2CPckt.status == I2C_BERROR) || (I2CPckt.status == I2C_NACK))\
 151      =1                                I2CPckt.status = I2C_IDLE;
 152      =1  
 153      =1  #define EZUSB_ENABLEBP()         (BREAKPT |= bmBPEN)
 154      =1  #define EZUSB_DISABLEBP()         (BREAKPT &= ~bmBPEN)
 155      =1  #define EZUSB_CLEARBP()            (BREAKPT |= bmBREAK)
 156      =1  #define EZUSB_BP(addr)            BPADDRH = (BYTE)(((WORD)addr >> 8) & 0xff);\      
 157      =1                                    BPADDRL = (BYTE)addr
 158      =1  
 159      =1  #define EZUSB_EXTWAKEUP()      (((WAKEUPCS & bmWU2) && (WAKEUPCS & bmWU2EN)) ||\
 160      =1                                  ((WAKEUPCS & bmWU) &&  (WAKEUPCS & bmWUEN)))
 161      =1  
 162      =1  #define EZUSB_HIGHSPEED()      (USBCS & bmHSM)
 163      =1  
 164      =1  //-----------------------------------------------------------------------------
 165      =1  // Datatypes
 166      =1  //-----------------------------------------------------------------------------
 167      =1  typedef unsigned char   BYTE;
C51 COMPILER V8.02   SERIAL                                                                02/19/2007 12:06:38 PAGE 4   

 168      =1  typedef unsigned short   WORD;
 169      =1  typedef unsigned long   DWORD;
 170      =1  typedef bit            BOOL;
 171      =1  
 172      =1  #define  INT0_VECT   0
 173      =1  #define  TMR0_VECT   1
 174      =1  #define  INT1_VECT   2
 175      =1  #define  TMR1_VECT   3
 176      =1  #define  COM0_VECT   4
 177      =1  #define  TMR2_VECT   5
 178      =1  #define  WKUP_VECT   6
 179      =1  #define  COM1_VECT   7
 180      =1  #define  USB_VECT    8
 181      =1  #define  I2C_VECT    9
 182      =1  #define  INT4_VECT   10
 183      =1  #define  INT5_VECT   11
 184      =1  #define  INT6_VECT   12
 185      =1  
 186      =1  
 187      =1  typedef struct
 188      =1  {
 189      =1     BYTE   length;
 190      =1     BYTE   type;
 191      =1  }DSCR;
 192      =1  
 193      =1  typedef struct            // Device Descriptor
 194      =1  {
 195      =1     BYTE   length;         // Descriptor length ( = sizeof(DEVICEDSCR) )
 196      =1     BYTE   type;         // Decriptor type (Device = 1)
 197      =1     BYTE   spec_ver_minor;   // Specification Version (BCD) minor
 198      =1     BYTE   spec_ver_major;   // Specification Version (BCD) major
 199      =1     BYTE   dev_class;      // Device class
 200      =1     BYTE   sub_class;      // Device sub-class
 201      =1     BYTE   protocol;      // Device sub-sub-class
 202      =1     BYTE   max_packet;      // Maximum packet size
 203      =1     WORD   vendor_id;      // Vendor ID
 204      =1     WORD   product_id;      // Product ID
 205      =1     WORD   version_id;      // Product version ID
 206      =1     BYTE   mfg_str;      // Manufacturer string index
 207      =1     BYTE   prod_str;      // Product string index
 208      =1     BYTE   serialnum_str;   // Serial number string index
 209      =1     BYTE   configs;      // Number of configurations
 210      =1  }DEVICEDSCR;
 211      =1  
 212      =1  typedef struct            // Device Qualifier Descriptor
 213      =1  {
 214      =1     BYTE   length;         // Descriptor length ( = sizeof(DEVICEQUALDSCR) )
 215      =1     BYTE   type;         // Decriptor type (Device Qualifier = 6)
 216      =1     BYTE   spec_ver_minor;   // Specification Version (BCD) minor
 217      =1     BYTE   spec_ver_major;   // Specification Version (BCD) major
 218      =1     BYTE   dev_class;      // Device class
 219      =1     BYTE   sub_class;      // Device sub-class
 220      =1     BYTE   protocol;      // Device sub-sub-class
 221      =1     BYTE   max_packet;      // Maximum packet size
 222      =1     BYTE   configs;      // Number of configurations
 223      =1     BYTE  reserved0;
 224      =1  }DEVICEQUALDSCR;
 225      =1  
 226      =1  typedef struct
 227      =1  {
 228      =1     BYTE   length;         // Configuration length ( = sizeof(CONFIGDSCR) )
 229      =1     BYTE   type;         // Descriptor type (Configuration = 2)
C51 COMPILER V8.02   SERIAL                                                                02/19/2007 12:06:38 PAGE 5   

 230      =1     WORD   config_len;      // Configuration + End Points length
 231      =1     BYTE   interfaces;      // Number of interfaces
 232      =1     BYTE   index;         // Configuration number
 233      =1     BYTE   config_str;      // Configuration string
 234      =1     BYTE   attrib;         // Attributes (b7 - buspwr, b6 - selfpwr, b5 - rwu
 235      =1     BYTE   power;         // Power requirement (div 2 ma)
 236      =1  }CONFIGDSCR;
 237      =1  
 238      =1  typedef struct
 239      =1  {
 240      =1     BYTE   length;         // Interface descriptor length ( - sizeof(INTRFCDSCR) )
 241      =1     BYTE   type;         // Descriptor type (Interface = 4)
 242      =1     BYTE   index;         // Zero-based index of this interface
 243      =1     BYTE   alt_setting;   // Alternate setting
 244      =1     BYTE   ep_cnt;         // Number of end points 
 245      =1     BYTE   class;         // Interface class
 246      =1     BYTE   sub_class;      // Interface sub class
 247      =1     BYTE   protocol;      // Interface sub sub class
 248      =1     BYTE   interface_str;   // Interface descriptor string index
 249      =1  }INTRFCDSCR;
 250      =1  
 251      =1  typedef struct
 252      =1  {
 253      =1     BYTE   length;         // End point descriptor length ( = sizeof(ENDPNTDSCR) )
 254      =1     BYTE   type;         // Descriptor type (End point = 5)
 255      =1     BYTE   addr;         // End point address
 256      =1     BYTE   ep_type;      // End point type
 257      =1     BYTE   mp_L;         // Maximum packet size
 258      =1     BYTE   mp_H;
 259      =1     BYTE   interval;      // Interrupt polling interval
 260      =1  }ENDPNTDSCR;
 261      =1  
 262      =1  typedef struct
 263      =1  {
 264      =1     BYTE   length;         // String descriptor length
 265      =1     BYTE   type;         // Descriptor type
 266      =1  }STRINGDSCR;
 267      =1  
 268      =1  typedef struct
 269      =1  {
 270      =1     BYTE   cntrl;         // End point control register
 271      =1     BYTE   bytes;         // End point buffer byte count
 272      =1  }EPIOC;
 273      =1  
 274      =1  typedef struct 
 275      =1  {
 276      =1     BYTE   length;
 277      =1     BYTE   *dat;
 278      =1     BYTE   count;
 279      =1     BYTE   status;
 280      =1  }I2CPCKT;
 281      =1  
 282      =1  //-----------------------------------------------------------------------------
 283      =1  // Globals
 284      =1  //-----------------------------------------------------------------------------
 285      =1  extern code BYTE   USB_AutoVector;
 286      =1  
 287      =1  extern WORD   pDeviceDscr;
 288      =1  extern WORD   pDeviceQualDscr;
 289      =1  extern WORD       pHighSpeedConfigDscr;
 290      =1  extern WORD       pFullSpeedConfigDscr; 
 291      =1  extern WORD   pConfigDscr;
C51 COMPILER V8.02   SERIAL                                                                02/19/2007 12:06:38 PAGE 6   

 292      =1  extern WORD   pOtherConfigDscr;
 293      =1  extern WORD   pStringDscr;
 294      =1  
 295      =1  extern code DEVICEDSCR        DeviceDscr;
 296      =1  extern code DEVICEQUALDSCR    DeviceQualDscr;
 297      =1  extern code CONFIGDSCR        HighSpeedConfigDscr;
 298      =1  extern code CONFIGDSCR        FullSpeedConfigDscr;
 299      =1  extern code STRINGDSCR        StringDscr;
 300      =1  extern code DSCR              UserDscr;
 301      =1  
 302      =1  extern I2CPCKT   I2CPckt;
 303      =1  
 304      =1  //-----------------------------------------------------------------------------
 305      =1  // Function Prototypes
 306      =1  //-----------------------------------------------------------------------------
 307      =1  
 308      =1  extern void EZUSB_Renum(void);
 309      =1  extern void EZUSB_Discon(BOOL renum);
 310      =1  
 311      =1  extern void EZUSB_Susp(void);
 312      =1  extern void EZUSB_Resume(void);
 313      =1  
 314      =1  extern void EZUSB_Delay1ms(void);
 315      =1  extern void EZUSB_Delay(WORD ms);
 316      =1  
 317      =1  extern CONFIGDSCR xdata*   EZUSB_GetConfigDscr(BYTE ConfigIdx);
 318      =1  extern INTRFCDSCR xdata*   EZUSB_GetIntrfcDscr(BYTE ConfigIdx, BYTE IntrfcIdx, BYTE AltSetting);
 319      =1  extern STRINGDSCR xdata*   EZUSB_GetStringDscr(BYTE StrIdx);
 320      =1  extern DSCR xdata*      EZUSB_GetDscr(BYTE index, DSCR* dscr, BYTE type);
 321      =1  
 322      =1  extern void EZUSB_InitI2C(void);
 323      =1  extern BOOL EZUSB_WriteI2C_(BYTE addr, BYTE length, BYTE xdata *dat);
 324      =1  extern BOOL EZUSB_ReadI2C_(BYTE addr, BYTE length, BYTE xdata *dat);
 325      =1  extern BOOL EZUSB_WriteI2C(BYTE addr, BYTE length, BYTE xdata *dat);
 326      =1  extern BOOL EZUSB_ReadI2C(BYTE addr, BYTE length, BYTE xdata *dat);
 327      =1  extern void EZUSB_WaitForEEPROMWrite(BYTE addr);
 328      =1  
 329      =1  extern void modify_endpoint_stall(BYTE epid, BYTE stall);
 330      =1  
 331      =1  #endif   // FX2_H
  12          #include "fx2regs.h"
   1      =1  //-----------------------------------------------------------------------------
   2      =1  //   File:      FX2regs.h
   3      =1  //   Contents:   EZ-USB FX2/FX2LP/FX1 register declarations and bit mask definitions.
   4      =1  //
   5      =1  // $Archive: /USB/Target/Inc/fx2regs.h $
   6      =1  // $Date: 4/13/05 4:29p $
   7      =1  // $Revision: 42 $
   8      =1  //
   9      =1  //
  10      =1  //   Copyright (c) 2005 Cypress Semiconductor, All rights reserved
  11      =1  //-----------------------------------------------------------------------------
  12      =1  
  13      =1  #ifndef FX2REGS_H   /* Header Sentry */
  14      =1  #define FX2REGS_H
  15      =1  
  16      =1  //-----------------------------------------------------------------------------
  17      =1  // FX2/FX2LP/FX1 Related Register Assignments
  18      =1  //-----------------------------------------------------------------------------
  19      =1  
  20      =1  // The Ez-USB FX2/FX2LP/FX1 registers are defined here. We use fx2regs.h for register 
  21      =1  // address allocation by using "#define ALLOCATE_EXTERN". 
C51 COMPILER V8.02   SERIAL                                                                02/19/2007 12:06:38 PAGE 7   

  22      =1  // When using "#define ALLOCATE_EXTERN", you get (for instance): 
  23      =1  // xdata volatile BYTE OUT7BUF[64]   _at_   0x7B40;
  24      =1  // Such lines are created from FX2.h by using the preprocessor. 
  25      =1  // Incidently, these lines will not generate any space in the resulting hex 
  26      =1  // file; they just bind the symbols to the addresses for compilation. 
  27      =1  // You just need to put "#define ALLOCATE_EXTERN" in your main program file; 
  28      =1  // i.e. fw.c or a stand-alone C source file. 
  29      =1  // Without "#define ALLOCATE_EXTERN", you just get the external reference: 
  30      =1  // extern xdata volatile BYTE OUT7BUF[64]   ;//   0x7B40;
  31      =1  // This uses the concatenation operator "##" to insert a comment "//" 
  32      =1  // to cut off the end of the line, "_at_   0x7B40;", which is not wanted.
  33      =1  
  34      =1  #ifdef ALLOCATE_EXTERN
           =1 #define EXTERN
           =1 #define _AT_ _at_
           =1 #else
  38      =1  #define EXTERN extern
  39      =1  #define _AT_ ;/ ## /
  40      =1  #endif
  41      =1  
  42      =1  EXTERN xdata volatile BYTE GPIF_WAVE_DATA    _AT_ 0xE400;
  43      =1  EXTERN xdata volatile BYTE RES_WAVEDATA_END  _AT_ 0xE480;
  44      =1  
  45      =1  // General Configuration
  46      =1  
  47      =1  EXTERN xdata volatile BYTE CPUCS             _AT_ 0xE600;  // Control & Status
  48      =1  EXTERN xdata volatile BYTE IFCONFIG          _AT_ 0xE601;  // Interface Configuration
  49      =1  EXTERN xdata volatile BYTE PINFLAGSAB        _AT_ 0xE602;  // FIFO FLAGA and FLAGB Assignments
  50      =1  EXTERN xdata volatile BYTE PINFLAGSCD        _AT_ 0xE603;  // FIFO FLAGC and FLAGD Assignments
  51      =1  EXTERN xdata volatile BYTE FIFORESET         _AT_ 0xE604;  // Restore FIFOS to default state
  52      =1  EXTERN xdata volatile BYTE BREAKPT           _AT_ 0xE605;  // Breakpoint
  53      =1  EXTERN xdata volatile BYTE BPADDRH           _AT_ 0xE606;  // Breakpoint Address H
  54      =1  EXTERN xdata volatile BYTE BPADDRL           _AT_ 0xE607;  // Breakpoint Address L
  55      =1  EXTERN xdata volatile BYTE UART230           _AT_ 0xE608;  // 230 Kbaud clock for T0,T1,T2
  56      =1  EXTERN xdata volatile BYTE FIFOPINPOLAR      _AT_ 0xE609;  // FIFO polarities
  57      =1  EXTERN xdata volatile BYTE REVID             _AT_ 0xE60A;  // Chip Revision
  58      =1  EXTERN xdata volatile BYTE REVCTL            _AT_ 0xE60B;  // Chip Revision Control
  59      =1  
  60      =1  // Endpoint Configuration
  61      =1  
  62      =1  EXTERN xdata volatile BYTE EP1OUTCFG         _AT_ 0xE610;  // Endpoint 1-OUT Configuration
  63      =1  EXTERN xdata volatile BYTE EP1INCFG          _AT_ 0xE611;  // Endpoint 1-IN Configuration
  64      =1  EXTERN xdata volatile BYTE EP2CFG            _AT_ 0xE612;  // Endpoint 2 Configuration
  65      =1  EXTERN xdata volatile BYTE EP4CFG            _AT_ 0xE613;  // Endpoint 4 Configuration
  66      =1  EXTERN xdata volatile BYTE EP6CFG            _AT_ 0xE614;  // Endpoint 6 Configuration
  67      =1  EXTERN xdata volatile BYTE EP8CFG            _AT_ 0xE615;  // Endpoint 8 Configuration
  68      =1  EXTERN xdata volatile BYTE EP2FIFOCFG        _AT_ 0xE618;  // Endpoint 2 FIFO configuration
  69      =1  EXTERN xdata volatile BYTE EP4FIFOCFG        _AT_ 0xE619;  // Endpoint 4 FIFO configuration
  70      =1  EXTERN xdata volatile BYTE EP6FIFOCFG        _AT_ 0xE61A;  // Endpoint 6 FIFO configuration
  71      =1  EXTERN xdata volatile BYTE EP8FIFOCFG        _AT_ 0xE61B;  // Endpoint 8 FIFO configuration
  72      =1  EXTERN xdata volatile BYTE EP2AUTOINLENH     _AT_ 0xE620;  // Endpoint 2 Packet Length H (IN only)
  73      =1  EXTERN xdata volatile BYTE EP2AUTOINLENL     _AT_ 0xE621;  // Endpoint 2 Packet Length L (IN only)
  74      =1  EXTERN xdata volatile BYTE EP4AUTOINLENH     _AT_ 0xE622;  // Endpoint 4 Packet Length H (IN only)
  75      =1  EXTERN xdata volatile BYTE EP4AUTOINLENL     _AT_ 0xE623;  // Endpoint 4 Packet Length L (IN only)
  76      =1  EXTERN xdata volatile BYTE EP6AUTOINLENH     _AT_ 0xE624;  // Endpoint 6 Packet Length H (IN only)
  77      =1  EXTERN xdata volatile BYTE EP6AUTOINLENL     _AT_ 0xE625;  // Endpoint 6 Packet Length L (IN only)
  78      =1  EXTERN xdata volatile BYTE EP8AUTOINLENH     _AT_ 0xE626;  // Endpoint 8 Packet Length H (IN only)
  79      =1  EXTERN xdata volatile BYTE EP8AUTOINLENL     _AT_ 0xE627;  // Endpoint 8 Packet Length L (IN only)
  80      =1  EXTERN xdata volatile BYTE EP2FIFOPFH        _AT_ 0xE630;  // EP2 Programmable Flag trigger H
  81      =1  EXTERN xdata volatile BYTE EP2FIFOPFL        _AT_ 0xE631;  // EP2 Programmable Flag trigger L
  82      =1  EXTERN xdata volatile BYTE EP4FIFOPFH        _AT_ 0xE632;  // EP4 Programmable Flag trigger H
  83      =1  EXTERN xdata volatile BYTE EP4FIFOPFL        _AT_ 0xE633;  // EP4 Programmable Flag trigger L
C51 COMPILER V8.02   SERIAL                                                                02/19/2007 12:06:38 PAGE 8   

  84      =1  EXTERN xdata volatile BYTE EP6FIFOPFH        _AT_ 0xE634;  // EP6 Programmable Flag trigger H
  85      =1  EXTERN xdata volatile BYTE EP6FIFOPFL        _AT_ 0xE635;  // EP6 Programmable Flag trigger L
  86      =1  EXTERN xdata volatile BYTE EP8FIFOPFH        _AT_ 0xE636;  // EP8 Programmable Flag trigger H
  87      =1  EXTERN xdata volatile BYTE EP8FIFOPFL        _AT_ 0xE637;  // EP8 Programmable Flag trigger L
  88      =1  EXTERN xdata volatile BYTE EP2ISOINPKTS      _AT_ 0xE640;  // EP2 (if ISO) IN Packets per frame (1-3)
  89      =1  EXTERN xdata volatile BYTE EP4ISOINPKTS      _AT_ 0xE641;  // EP4 (if ISO) IN Packets per frame (1-3)
  90      =1  EXTERN xdata volatile BYTE EP6ISOINPKTS      _AT_ 0xE642;  // EP6 (if ISO) IN Packets per frame (1-3)
  91      =1  EXTERN xdata volatile BYTE EP8ISOINPKTS      _AT_ 0xE643;  // EP8 (if ISO) IN Packets per frame (1-3)
  92      =1  EXTERN xdata volatile BYTE INPKTEND          _AT_ 0xE648;  // Force IN Packet End
  93      =1  EXTERN xdata volatile BYTE OUTPKTEND         _AT_ 0xE649;  // Force OUT Packet End
  94      =1  
  95      =1  // Interrupts
  96      =1  
  97      =1  EXTERN xdata volatile BYTE EP2FIFOIE         _AT_ 0xE650;  // Endpoint 2 Flag Interrupt Enable
  98      =1  EXTERN xdata volatile BYTE EP2FIFOIRQ        _AT_ 0xE651;  // Endpoint 2 Flag Interrupt Request
  99      =1  EXTERN xdata volatile BYTE EP4FIFOIE         _AT_ 0xE652;  // Endpoint 4 Flag Interrupt Enable
 100      =1  EXTERN xdata volatile BYTE EP4FIFOIRQ        _AT_ 0xE653;  // Endpoint 4 Flag Interrupt Request
 101      =1  EXTERN xdata volatile BYTE EP6FIFOIE         _AT_ 0xE654;  // Endpoint 6 Flag Interrupt Enable
 102      =1  EXTERN xdata volatile BYTE EP6FIFOIRQ        _AT_ 0xE655;  // Endpoint 6 Flag Interrupt Request
 103      =1  EXTERN xdata volatile BYTE EP8FIFOIE         _AT_ 0xE656;  // Endpoint 8 Flag Interrupt Enable
 104      =1  EXTERN xdata volatile BYTE EP8FIFOIRQ        _AT_ 0xE657;  // Endpoint 8 Flag Interrupt Request
 105      =1  EXTERN xdata volatile BYTE IBNIE             _AT_ 0xE658;  // IN-BULK-NAK Interrupt Enable
 106      =1  EXTERN xdata volatile BYTE IBNIRQ            _AT_ 0xE659;  // IN-BULK-NAK interrupt Request
 107      =1  EXTERN xdata volatile BYTE NAKIE             _AT_ 0xE65A;  // Endpoint Ping NAK interrupt Enable
 108      =1  EXTERN xdata volatile BYTE NAKIRQ            _AT_ 0xE65B;  // Endpoint Ping NAK interrupt Request
 109      =1  EXTERN xdata volatile BYTE USBIE             _AT_ 0xE65C;  // USB Int Enables
 110      =1  EXTERN xdata volatile BYTE USBIRQ            _AT_ 0xE65D;  // USB Interrupt Requests
 111      =1  EXTERN xdata volatile BYTE EPIE              _AT_ 0xE65E;  // Endpoint Interrupt Enables
 112      =1  EXTERN xdata volatile BYTE EPIRQ             _AT_ 0xE65F;  // Endpoint Interrupt Requests
 113      =1  EXTERN xdata volatile BYTE GPIFIE            _AT_ 0xE660;  // GPIF Interrupt Enable
 114      =1  EXTERN xdata volatile BYTE GPIFIRQ           _AT_ 0xE661;  // GPIF Interrupt Request
 115      =1  EXTERN xdata volatile BYTE USBERRIE          _AT_ 0xE662;  // USB Error Interrupt Enables
 116      =1  EXTERN xdata volatile BYTE USBERRIRQ         _AT_ 0xE663;  // USB Error Interrupt Requests
 117      =1  EXTERN xdata volatile BYTE ERRCNTLIM         _AT_ 0xE664;  // USB Error counter and limit
 118      =1  EXTERN xdata volatile BYTE CLRERRCNT         _AT_ 0xE665;  // Clear Error Counter EC[3..0]
 119      =1  EXTERN xdata volatile BYTE INT2IVEC          _AT_ 0xE666;  // Interupt 2 (USB) Autovector
 120      =1  EXTERN xdata volatile BYTE INT4IVEC          _AT_ 0xE667;  // Interupt 4 (FIFOS & GPIF) Autovector
 121      =1  EXTERN xdata volatile BYTE INTSETUP          _AT_ 0xE668;  // Interrupt 2&4 Setup
 122      =1  
 123      =1  // Input/Output
 124      =1  
 125      =1  EXTERN xdata volatile BYTE PORTACFG          _AT_ 0xE670;  // I/O PORTA Alternate Configuration
 126      =1  EXTERN xdata volatile BYTE PORTCCFG          _AT_ 0xE671;  // I/O PORTC Alternate Configuration
 127      =1  EXTERN xdata volatile BYTE PORTECFG          _AT_ 0xE672;  // I/O PORTE Alternate Configuration
 128      =1  EXTERN xdata volatile BYTE I2CS              _AT_ 0xE678;  // Control & Status
 129      =1  EXTERN xdata volatile BYTE I2DAT             _AT_ 0xE679;  // Data
 130      =1  EXTERN xdata volatile BYTE I2CTL             _AT_ 0xE67A;  // I2C Control
 131      =1  EXTERN xdata volatile BYTE XAUTODAT1         _AT_ 0xE67B;  // Autoptr1 MOVX access
 132      =1  EXTERN xdata volatile BYTE XAUTODAT2         _AT_ 0xE67C;  // Autoptr2 MOVX access
 133      =1  
 134      =1  #define EXTAUTODAT1 XAUTODAT1
 135      =1  #define EXTAUTODAT2 XAUTODAT2
 136      =1  
 137      =1  // USB Control
 138      =1  
 139      =1  EXTERN xdata volatile BYTE USBCS             _AT_ 0xE680;  // USB Control & Status
 140      =1  EXTERN xdata volatile BYTE SUSPEND           _AT_ 0xE681;  // Put chip into suspend
 141      =1  EXTERN xdata volatile BYTE WAKEUPCS          _AT_ 0xE682;  // Wakeup source and polarity
 142      =1  EXTERN xdata volatile BYTE TOGCTL            _AT_ 0xE683;  // Toggle Control
 143      =1  EXTERN xdata volatile BYTE USBFRAMEH         _AT_ 0xE684;  // USB Frame count H
 144      =1  EXTERN xdata volatile BYTE USBFRAMEL         _AT_ 0xE685;  // USB Frame count L
 145      =1  EXTERN xdata volatile BYTE MICROFRAME        _AT_ 0xE686;  // Microframe count, 0-7
C51 COMPILER V8.02   SERIAL                                                                02/19/2007 12:06:38 PAGE 9   

 146      =1  EXTERN xdata volatile BYTE FNADDR            _AT_ 0xE687;  // USB Function address
 147      =1  
 148      =1  // Endpoints
 149      =1  
 150      =1  EXTERN xdata volatile BYTE EP0BCH            _AT_ 0xE68A;  // Endpoint 0 Byte Count H
 151      =1  EXTERN xdata volatile BYTE EP0BCL            _AT_ 0xE68B;  // Endpoint 0 Byte Count L
 152      =1  EXTERN xdata volatile BYTE EP1OUTBC          _AT_ 0xE68D;  // Endpoint 1 OUT Byte Count
 153      =1  EXTERN xdata volatile BYTE EP1INBC           _AT_ 0xE68F;  // Endpoint 1 IN Byte Count
 154      =1  EXTERN xdata volatile BYTE EP2BCH            _AT_ 0xE690;  // Endpoint 2 Byte Count H
 155      =1  EXTERN xdata volatile BYTE EP2BCL            _AT_ 0xE691;  // Endpoint 2 Byte Count L
 156      =1  EXTERN xdata volatile BYTE EP4BCH            _AT_ 0xE694;  // Endpoint 4 Byte Count H
 157      =1  EXTERN xdata volatile BYTE EP4BCL            _AT_ 0xE695;  // Endpoint 4 Byte Count L
 158      =1  EXTERN xdata volatile BYTE EP6BCH            _AT_ 0xE698;  // Endpoint 6 Byte Count H
 159      =1  EXTERN xdata volatile BYTE EP6BCL            _AT_ 0xE699;  // Endpoint 6 Byte Count L
 160      =1  EXTERN xdata volatile BYTE EP8BCH            _AT_ 0xE69C;  // Endpoint 8 Byte Count H
 161      =1  EXTERN xdata volatile BYTE EP8BCL            _AT_ 0xE69D;  // Endpoint 8 Byte Count L
 162      =1  EXTERN xdata volatile BYTE EP0CS             _AT_ 0xE6A0;  // Endpoint  Control and Status
 163      =1  EXTERN xdata volatile BYTE EP1OUTCS          _AT_ 0xE6A1;  // Endpoint 1 OUT Control and Status
 164      =1  EXTERN xdata volatile BYTE EP1INCS           _AT_ 0xE6A2;  // Endpoint 1 IN Control and Status
 165      =1  EXTERN xdata volatile BYTE EP2CS             _AT_ 0xE6A3;  // Endpoint 2 Control and Status
 166      =1  EXTERN xdata volatile BYTE EP4CS             _AT_ 0xE6A4;  // Endpoint 4 Control and Status
 167      =1  EXTERN xdata volatile BYTE EP6CS             _AT_ 0xE6A5;  // Endpoint 6 Control and Status
 168      =1  EXTERN xdata volatile BYTE EP8CS             _AT_ 0xE6A6;  // Endpoint 8 Control and Status
 169      =1  EXTERN xdata volatile BYTE EP2FIFOFLGS       _AT_ 0xE6A7;  // Endpoint 2 Flags
 170      =1  EXTERN xdata volatile BYTE EP4FIFOFLGS       _AT_ 0xE6A8;  // Endpoint 4 Flags
 171      =1  EXTERN xdata volatile BYTE EP6FIFOFLGS       _AT_ 0xE6A9;  // Endpoint 6 Flags
 172      =1  EXTERN xdata volatile BYTE EP8FIFOFLGS       _AT_ 0xE6AA;  // Endpoint 8 Flags
 173      =1  EXTERN xdata volatile BYTE EP2FIFOBCH        _AT_ 0xE6AB;  // EP2 FIFO total byte count H
 174      =1  EXTERN xdata volatile BYTE EP2FIFOBCL        _AT_ 0xE6AC;  // EP2 FIFO total byte count L
 175      =1  EXTERN xdata volatile BYTE EP4FIFOBCH        _AT_ 0xE6AD;  // EP4 FIFO total byte count H
 176      =1  EXTERN xdata volatile BYTE EP4FIFOBCL        _AT_ 0xE6AE;  // EP4 FIFO total byte count L
 177      =1  EXTERN xdata volatile BYTE EP6FIFOBCH        _AT_ 0xE6AF;  // EP6 FIFO total byte count H
 178      =1  EXTERN xdata volatile BYTE EP6FIFOBCL        _AT_ 0xE6B0;  // EP6 FIFO total byte count L
 179      =1  EXTERN xdata volatile BYTE EP8FIFOBCH        _AT_ 0xE6B1;  // EP8 FIFO total byte count H
 180      =1  EXTERN xdata volatile BYTE EP8FIFOBCL        _AT_ 0xE6B2;  // EP8 FIFO total byte count L
 181      =1  EXTERN xdata volatile BYTE SUDPTRH           _AT_ 0xE6B3;  // Setup Data Pointer high address byte
 182      =1  EXTERN xdata volatile BYTE SUDPTRL           _AT_ 0xE6B4;  // Setup Data Pointer low address byte
 183      =1  EXTERN xdata volatile BYTE SUDPTRCTL         _AT_ 0xE6B5;  // Setup Data Pointer Auto Mode
 184      =1  EXTERN xdata volatile BYTE SETUPDAT[8]       _AT_ 0xE6B8;  // 8 bytes of SETUP data
 185      =1  
 186      =1  // GPIF
 187      =1  
 188      =1  EXTERN xdata volatile BYTE GPIFWFSELECT      _AT_ 0xE6C0;  // Waveform Selector
 189      =1  EXTERN xdata volatile BYTE GPIFIDLECS        _AT_ 0xE6C1;  // GPIF Done, GPIF IDLE drive mode
 190      =1  EXTERN xdata volatile BYTE GPIFIDLECTL       _AT_ 0xE6C2;  // Inactive Bus, CTL states
 191      =1  EXTERN xdata volatile BYTE GPIFCTLCFG        _AT_ 0xE6C3;  // CTL OUT pin drive
 192      =1  EXTERN xdata volatile BYTE GPIFADRH          _AT_ 0xE6C4;  // GPIF Address H
 193      =1  EXTERN xdata volatile BYTE GPIFADRL          _AT_ 0xE6C5;  // GPIF Address L
 194      =1  
 195      =1  EXTERN xdata volatile BYTE GPIFTCB3          _AT_ 0xE6CE;  // GPIF Transaction Count Byte 3
 196      =1  EXTERN xdata volatile BYTE GPIFTCB2          _AT_ 0xE6CF;  // GPIF Transaction Count Byte 2
 197      =1  EXTERN xdata volatile BYTE GPIFTCB1          _AT_ 0xE6D0;  // GPIF Transaction Count Byte 1
 198      =1  EXTERN xdata volatile BYTE GPIFTCB0          _AT_ 0xE6D1;  // GPIF Transaction Count Byte 0
 199      =1  
 200      =1  #define EP2GPIFTCH GPIFTCB1   // these are here for backwards compatibility
 201      =1  #define EP2GPIFTCL GPIFTCB0   // 
 202      =1  #define EP4GPIFTCH GPIFTCB1   // these are here for backwards compatibility
 203      =1  #define EP4GPIFTCL GPIFTCB0   // 
 204      =1  #define EP6GPIFTCH GPIFTCB1   // these are here for backwards compatibility
 205      =1  #define EP6GPIFTCL GPIFTCB0   // 
 206      =1  #define EP8GPIFTCH GPIFTCB1   // these are here for backwards compatibility
 207      =1  #define EP8GPIFTCL GPIFTCB0   // 
C51 COMPILER V8.02   SERIAL                                                                02/19/2007 12:06:38 PAGE 10  

 208      =1  
 209      =1  EXTERN xdata volatile BYTE EP2GPIFFLGSEL     _AT_ 0xE6D2;  // EP2 GPIF Flag select
 210      =1  EXTERN xdata volatile BYTE EP2GPIFPFSTOP     _AT_ 0xE6D3;  // Stop GPIF EP2 transaction on prog. flag
 211      =1  EXTERN xdata volatile BYTE EP2GPIFTRIG       _AT_ 0xE6D4;  // EP2 FIFO Trigger
 212      =1  EXTERN xdata volatile BYTE EP4GPIFFLGSEL     _AT_ 0xE6DA;  // EP4 GPIF Flag select
 213      =1  EXTERN xdata volatile BYTE EP4GPIFPFSTOP     _AT_ 0xE6DB;  // Stop GPIF EP4 transaction on prog. flag
 214      =1  EXTERN xdata volatile BYTE EP4GPIFTRIG       _AT_ 0xE6DC;  // EP4 FIFO Trigger
 215      =1  EXTERN xdata volatile BYTE EP6GPIFFLGSEL     _AT_ 0xE6E2;  // EP6 GPIF Flag select
 216      =1  EXTERN xdata volatile BYTE EP6GPIFPFSTOP     _AT_ 0xE6E3;  // Stop GPIF EP6 transaction on prog. flag
 217      =1  EXTERN xdata volatile BYTE EP6GPIFTRIG       _AT_ 0xE6E4;  // EP6 FIFO Trigger
 218      =1  EXTERN xdata volatile BYTE EP8GPIFFLGSEL     _AT_ 0xE6EA;  // EP8 GPIF Flag select
 219      =1  EXTERN xdata volatile BYTE EP8GPIFPFSTOP     _AT_ 0xE6EB;  // Stop GPIF EP8 transaction on prog. flag
 220      =1  EXTERN xdata volatile BYTE EP8GPIFTRIG       _AT_ 0xE6EC;  // EP8 FIFO Trigger
 221      =1  EXTERN xdata volatile BYTE XGPIFSGLDATH      _AT_ 0xE6F0;  // GPIF Data H (16-bit mode only)
 222      =1  EXTERN xdata volatile BYTE XGPIFSGLDATLX     _AT_ 0xE6F1;  // Read/Write GPIF Data L & trigger transac
 223      =1  EXTERN xdata volatile BYTE XGPIFSGLDATLNOX   _AT_ 0xE6F2;  // Read GPIF Data L, no transac trigger
 224      =1  EXTERN xdata volatile BYTE GPIFREADYCFG      _AT_ 0xE6F3;  // Internal RDY,Sync/Async, RDY5CFG
 225      =1  EXTERN xdata volatile BYTE GPIFREADYSTAT     _AT_ 0xE6F4;  // RDY pin states
 226      =1  EXTERN xdata volatile BYTE GPIFABORT         _AT_ 0xE6F5;  // Abort GPIF cycles
 227      =1  
 228      =1  // UDMA
 229      =1  
 230      =1  EXTERN xdata volatile BYTE FLOWSTATE         _AT_  0xE6C6; //Defines GPIF flow state
 231      =1  EXTERN xdata volatile BYTE FLOWLOGIC         _AT_  0xE6C7; //Defines flow/hold decision criteria
 232      =1  EXTERN xdata volatile BYTE FLOWEQ0CTL        _AT_  0xE6C8; //CTL states during active flow state
 233      =1  EXTERN xdata volatile BYTE FLOWEQ1CTL        _AT_  0xE6C9; //CTL states during hold flow state
 234      =1  EXTERN xdata volatile BYTE FLOWHOLDOFF       _AT_  0xE6CA;
 235      =1  EXTERN xdata volatile BYTE FLOWSTB           _AT_  0xE6CB; //CTL/RDY Signal to use as master data strobe 
 236      =1  EXTERN xdata volatile BYTE FLOWSTBEDGE       _AT_  0xE6CC; //Defines active master strobe edge
 237      =1  EXTERN xdata volatile BYTE FLOWSTBHPERIOD    _AT_  0xE6CD; //Half Period of output master strobe
 238      =1  EXTERN xdata volatile BYTE GPIFHOLDAMOUNT    _AT_  0xE60C; //Data delay shift 
 239      =1  EXTERN xdata volatile BYTE UDMACRCH          _AT_  0xE67D; //CRC Upper byte
 240      =1  EXTERN xdata volatile BYTE UDMACRCL          _AT_  0xE67E; //CRC Lower byte
 241      =1  EXTERN xdata volatile BYTE UDMACRCQUAL       _AT_  0xE67F; //UDMA In only, host terminated use only
 242      =1  
 243      =1  
 244      =1  // Debug/Test
 245      =1  // The following registers are for Cypress's internal testing purposes only.
 246      =1  // These registers are not documented in the datasheet or the Technical Reference
 247      =1  // Manual as they were not designed for end user application usage 
 248      =1  EXTERN xdata volatile BYTE DBUG              _AT_ 0xE6F8;  // Debug
 249      =1  EXTERN xdata volatile BYTE TESTCFG           _AT_ 0xE6F9;  // Test configuration
 250      =1  EXTERN xdata volatile BYTE USBTEST           _AT_ 0xE6FA;  // USB Test Modes
 251      =1  EXTERN xdata volatile BYTE CT1               _AT_ 0xE6FB;  // Chirp Test--Override
 252      =1  EXTERN xdata volatile BYTE CT2               _AT_ 0xE6FC;  // Chirp Test--FSM
 253      =1  EXTERN xdata volatile BYTE CT3               _AT_ 0xE6FD;  // Chirp Test--Control Signals
 254      =1  EXTERN xdata volatile BYTE CT4               _AT_ 0xE6FE;  // Chirp Test--Inputs
 255      =1  
 256      =1  // Endpoint Buffers
 257      =1  
 258      =1  EXTERN xdata volatile BYTE EP0BUF[64]        _AT_ 0xE740;  // EP0 IN-OUT buffer
 259      =1  EXTERN xdata volatile BYTE EP1OUTBUF[64]     _AT_ 0xE780;  // EP1-OUT buffer
 260      =1  EXTERN xdata volatile BYTE EP1INBUF[64]      _AT_ 0xE7C0;  // EP1-IN buffer
 261      =1  EXTERN xdata volatile BYTE EP2FIFOBUF[1024]  _AT_ 0xF000;  // 512/1024-byte EP2 buffer (IN or OUT)
 262      =1  EXTERN xdata volatile BYTE EP4FIFOBUF[1024]  _AT_ 0xF400;  // 512 byte EP4 buffer (IN or OUT)
 263      =1  EXTERN xdata volatile BYTE EP6FIFOBUF[1024]  _AT_ 0xF800;  // 512/1024-byte EP6 buffer (IN or OUT)
 264      =1  EXTERN xdata volatile BYTE EP8FIFOBUF[1024]  _AT_ 0xFC00;  // 512 byte EP8 buffer (IN or OUT)
 265      =1  
 266      =1  // Error Correction Code (ECC) Registers (FX2LP/FX1 only)
 267      =1  
 268      =1  EXTERN xdata volatile BYTE ECCCFG            _AT_ 0xE628;  // ECC Configuration
 269      =1  EXTERN xdata volatile BYTE ECCRESET          _AT_ 0xE629;  // ECC Reset
C51 COMPILER V8.02   SERIAL                                                                02/19/2007 12:06:38 PAGE 11  

 270      =1  EXTERN xdata volatile BYTE ECC1B0            _AT_ 0xE62A;  // ECC1 Byte 0
 271      =1  EXTERN xdata volatile BYTE ECC1B1            _AT_ 0xE62B;  // ECC1 Byte 1
 272      =1  EXTERN xdata volatile BYTE ECC1B2            _AT_ 0xE62C;  // ECC1 Byte 2
 273      =1  EXTERN xdata volatile BYTE ECC2B0            _AT_ 0xE62D;  // ECC2 Byte 0
 274      =1  EXTERN xdata volatile BYTE ECC2B1            _AT_ 0xE62E;  // ECC2 Byte 1
 275      =1  EXTERN xdata volatile BYTE ECC2B2            _AT_ 0xE62F;  // ECC2 Byte 2
 276      =1  
 277      =1  // Feature Registers  (FX2LP/FX1 only)
 278      =1  EXTERN xdata volatile BYTE GPCR2             _AT_ 0xE50D;  // Chip Features
 279      =1  
 280      =1  #undef EXTERN
 281      =1  #undef _AT_
 282      =1  
 283      =1  /*-----------------------------------------------------------------------------
 284      =1     Special Function Registers (SFRs)
 285      =1     The byte registers and bits defined in the following list are based
 286      =1     on the Synopsis definition of the 8051 Special Function Registers for EZ-USB. 
 287      =1      If you modify the register definitions below, please regenerate the file 
 288      =1      "ezregs.inc" which includes the same basic information for assembly inclusion.
 289      =1  -----------------------------------------------------------------------------*/
 290      =1  
 291      =1  sfr IOA     = 0x80;
 292      =1           /*  IOA  */
 293      =1           sbit PA0    = 0x80 + 0;
 294      =1           sbit PA1    = 0x80 + 1;
 295      =1           sbit PA2    = 0x80 + 2;
 296      =1           sbit PA3    = 0x80 + 3;
 297      =1  
 298      =1           sbit PA4    = 0x80 + 4;
 299      =1           sbit PA5    = 0x80 + 5;
 300      =1           sbit PA6    = 0x80 + 6;
 301      =1           sbit PA7    = 0x80 + 7;
 302      =1  sfr SP      = 0x81;
 303      =1  sfr DPL     = 0x82;
 304      =1  sfr DPH     = 0x83;
 305      =1  sfr DPL1    = 0x84;
 306      =1  sfr DPH1    = 0x85;
 307      =1  sfr DPS     = 0x86;
 308      =1           /*  DPS  */
 309      =1           // sbit SEL   = 0x86+0;
 310      =1  sfr PCON    = 0x87;
 311      =1           /*  PCON  */
 312      =1           //sbit IDLE   = 0x87+0;
 313      =1           //sbit STOP   = 0x87+1;
 314      =1           //sbit GF0    = 0x87+2;
 315      =1           //sbit GF1    = 0x87+3;
 316      =1           //sbit SMOD0  = 0x87+7;
 317      =1  sfr TCON    = 0x88;
 318      =1           /*  TCON  */
 319      =1           sbit IT0    = 0x88+0;
 320      =1           sbit IE0    = 0x88+1;
 321      =1           sbit IT1    = 0x88+2;
 322      =1           sbit IE1    = 0x88+3;
 323      =1           sbit TR0    = 0x88+4;
 324      =1           sbit TF0    = 0x88+5;
 325      =1           sbit TR1    = 0x88+6;
 326      =1           sbit TF1    = 0x88+7;
 327      =1  sfr TMOD    = 0x89;
 328      =1           /*  TMOD  */
 329      =1           //sbit M00    = 0x89+0;
 330      =1           //sbit M10    = 0x89+1;
 331      =1           //sbit CT0    = 0x89+2;
C51 COMPILER V8.02   SERIAL                                                                02/19/2007 12:06:38 PAGE 12  

 332      =1           //sbit GATE0  = 0x89+3;
 333      =1           //sbit M01    = 0x89+4;
 334      =1           //sbit M11    = 0x89+5;
 335      =1           //sbit CT1    = 0x89+6;
 336      =1           //sbit GATE1  = 0x89+7;
 337      =1  sfr TL0     = 0x8A;
 338      =1  sfr TL1     = 0x8B;
 339      =1  sfr TH0     = 0x8C;
 340      =1  sfr TH1     = 0x8D;
 341      =1  sfr CKCON   = 0x8E;
 342      =1           /*  CKCON  */
 343      =1           //sbit MD0    = 0x89+0;
 344      =1           //sbit MD1    = 0x89+1;
 345      =1           //sbit MD2    = 0x89+2;
 346      =1           //sbit T0M    = 0x89+3;
 347      =1           //sbit T1M    = 0x89+4;
 348      =1           //sbit T2M    = 0x89+5;
 349      =1  sfr SPC_FNC = 0x8F; // Was WRS in Reg320
 350      =1           /*  CKCON  */
 351      =1           //sbit WRS    = 0x8F+0;
 352      =1  sfr IOB     = 0x90;
 353      =1           /*  IOB  */
 354      =1           sbit PB0    = 0x90 + 0;
 355      =1           sbit PB1    = 0x90 + 1;
 356      =1           sbit PB2    = 0x90 + 2;
 357      =1           sbit PB3    = 0x90 + 3;
 358      =1  
 359      =1           sbit PB4    = 0x90 + 4;
 360      =1           sbit PB5    = 0x90 + 5;
 361      =1           sbit PB6    = 0x90 + 6;
 362      =1           sbit PB7    = 0x90 + 7;
 363      =1  sfr EXIF    = 0x91; // EXIF Bit Values differ from Reg320
 364      =1           /*  EXIF  */
 365      =1           //sbit USBINT = 0x91+4;
 366      =1           //sbit I2CINT = 0x91+5;
 367      =1           //sbit IE4    = 0x91+6;
 368      =1           //sbit IE5    = 0x91+7;
 369      =1  sfr MPAGE  = 0x92;
 370      =1  sfr SCON0  = 0x98;
 371      =1           /*  SCON0  */
 372      =1           sbit RI    = 0x98+0;
 373      =1           sbit TI    = 0x98+1;
 374      =1           sbit RB8   = 0x98+2;
 375      =1           sbit TB8   = 0x98+3;
 376      =1           sbit REN   = 0x98+4;
 377      =1           sbit SM2   = 0x98+5;
 378      =1           sbit SM1   = 0x98+6;
 379      =1           sbit SM0   = 0x98+7;
 380      =1  sfr SBUF0  = 0x99;
 381      =1  
 382      =1  #define AUTOPTR1H AUTOPTRH1 // for backwards compatibility with examples
 383      =1  #define AUTOPTR1L AUTOPTRL1 // for backwards compatibility with examples
 384      =1  #define APTR1H AUTOPTRH1 // for backwards compatibility with examples
 385      =1  #define APTR1L AUTOPTRL1 // for backwards compatibility with examples
 386      =1  
 387      =1  // this is how they are defined in the TRM
 388      =1  sfr AUTOPTRH1     = 0x9A; 
 389      =1  sfr AUTOPTRL1     = 0x9B; 
 390      =1  sfr AUTOPTRH2     = 0x9D;
 391      =1  sfr AUTOPTRL2     = 0x9E; 
 392      =1  
 393      =1  sfr IOC        = 0xA0;
C51 COMPILER V8.02   SERIAL                                                                02/19/2007 12:06:38 PAGE 13  

 394      =1           /*  IOC  */
 395      =1           sbit PC0    = 0xA0 + 0;
 396      =1           sbit PC1    = 0xA0 + 1;
 397      =1           sbit PC2    = 0xA0 + 2;
 398      =1           sbit PC3    = 0xA0 + 3;
 399      =1  
 400      =1           sbit PC4    = 0xA0 + 4;
 401      =1           sbit PC5    = 0xA0 + 5;
 402      =1           sbit PC6    = 0xA0 + 6;
 403      =1           sbit PC7    = 0xA0 + 7;
 404      =1  sfr INT2CLR    = 0xA1;
 405      =1  sfr INT4CLR    = 0xA2;
 406      =1  
 407      =1  sfr IE     = 0xA8;
 408      =1           /*  IE  */
 409      =1           sbit EX0   = 0xA8+0;
 410      =1           sbit ET0   = 0xA8+1;
 411      =1           sbit EX1   = 0xA8+2;
 412      =1           sbit ET1   = 0xA8+3;
 413      =1           sbit ES0   = 0xA8+4;
 414      =1           sbit ET2   = 0xA8+5;
 415      =1           sbit ES1   = 0xA8+6;
 416      =1           sbit EA    = 0xA8+7;
 417      =1  
 418      =1  sfr EP2468STAT     = 0xAA;
 419      =1           /* EP2468STAT */
 420      =1           //sbit EP2E   = 0xAA+0;
 421      =1           //sbit EP2F   = 0xAA+1;
 422      =1           //sbit EP4E   = 0xAA+2;
 423      =1           //sbit EP4F   = 0xAA+3;
 424      =1           //sbit EP6E   = 0xAA+4;
 425      =1           //sbit EP6F   = 0xAA+5;
 426      =1           //sbit EP8E   = 0xAA+6;
 427      =1           //sbit EP8F   = 0xAA+7;
 428      =1  
 429      =1  sfr EP24FIFOFLGS   = 0xAB;
 430      =1  sfr EP68FIFOFLGS   = 0xAC;
 431      =1  sfr AUTOPTRSETUP  = 0xAF;
 432      =1           /* AUTOPTRSETUP */
 433      =1           //   sbit EXTACC  = 0xAF+0;
 434      =1           //   sbit APTR1FZ = 0xAF+1;
 435      =1           //   sbit APTR2FZ = 0xAF+2;
 436      =1  
 437      =1  sfr IOD     = 0xB0;
 438      =1           /*  IOD  */
 439      =1           sbit PD0    = 0xB0 + 0;
 440      =1           sbit PD1    = 0xB0 + 1;
 441      =1           sbit PD2    = 0xB0 + 2;
 442      =1           sbit PD3    = 0xB0 + 3;
 443      =1  
 444      =1           sbit PD4    = 0xB0 + 4;
 445      =1           sbit PD5    = 0xB0 + 5;
 446      =1           sbit PD6    = 0xB0 + 6;
 447      =1           sbit PD7    = 0xB0 + 7;
 448      =1  sfr IOE     = 0xB1;
 449      =1  sfr OEA     = 0xB2;
 450      =1  sfr OEB     = 0xB3;
 451      =1  sfr OEC     = 0xB4;
 452      =1  sfr OED     = 0xB5;
 453      =1  sfr OEE     = 0xB6;
 454      =1  
 455      =1  sfr IP     = 0xB8;
C51 COMPILER V8.02   SERIAL                                                                02/19/2007 12:06:38 PAGE 14  

 456      =1           /*  IP  */
 457      =1           sbit PX0   = 0xB8+0;
 458      =1           sbit PT0   = 0xB8+1;
 459      =1           sbit PX1   = 0xB8+2;
 460      =1           sbit PT1   = 0xB8+3;
 461      =1           sbit PS0   = 0xB8+4;
 462      =1           sbit PT2   = 0xB8+5;
 463      =1           sbit PS1   = 0xB8+6;
 464      =1  
 465      =1  sfr EP01STAT    = 0xBA;
 466      =1  sfr GPIFTRIG    = 0xBB;
 467      =1                  
 468      =1  sfr GPIFSGLDATH     = 0xBD;
 469      =1  sfr GPIFSGLDATLX    = 0xBE;
 470      =1  sfr GPIFSGLDATLNOX  = 0xBF;
 471      =1  
 472      =1  sfr SCON1  = 0xC0;
 473      =1           /*  SCON1  */
 474      =1           sbit RI1   = 0xC0+0;
 475      =1           sbit TI1   = 0xC0+1;
 476      =1           sbit RB81  = 0xC0+2;
 477      =1           sbit TB81  = 0xC0+3;
 478      =1           sbit REN1  = 0xC0+4;
 479      =1           sbit SM21  = 0xC0+5;
 480      =1           sbit SM11  = 0xC0+6;
 481      =1           sbit SM01  = 0xC0+7;
 482      =1  sfr SBUF1  = 0xC1;
 483      =1  sfr T2CON  = 0xC8;
 484      =1           /*  T2CON  */
 485      =1           sbit CP_RL2 = 0xC8+0;
 486      =1           sbit C_T2  = 0xC8+1;
 487      =1           sbit TR2   = 0xC8+2;
 488      =1           sbit EXEN2 = 0xC8+3;
 489      =1           sbit TCLK  = 0xC8+4;
 490      =1           sbit RCLK  = 0xC8+5;
 491      =1           sbit EXF2  = 0xC8+6;
 492      =1           sbit TF2   = 0xC8+7;
 493      =1  sfr RCAP2L = 0xCA;
 494      =1  sfr RCAP2H = 0xCB;
 495      =1  sfr TL2    = 0xCC;
 496      =1  sfr TH2    = 0xCD;
 497      =1  sfr PSW    = 0xD0;
 498      =1           /*  PSW  */
 499      =1           sbit P     = 0xD0+0;
 500      =1           sbit FL    = 0xD0+1;
 501      =1           sbit OV    = 0xD0+2;
 502      =1           sbit RS0   = 0xD0+3;
 503      =1           sbit RS1   = 0xD0+4;
 504      =1           sbit F0    = 0xD0+5;
 505      =1           sbit AC    = 0xD0+6;
 506      =1           sbit CY    = 0xD0+7;
 507      =1  sfr EICON  = 0xD8; // Was WDCON in DS80C320; Bit Values differ from Reg320
 508      =1           /*  EICON  */
 509      =1           sbit INT6  = 0xD8+3;
 510      =1           sbit RESI  = 0xD8+4;
 511      =1           sbit ERESI = 0xD8+5;
 512      =1           sbit SMOD1 = 0xD8+7;
 513      =1  sfr ACC    = 0xE0;
 514      =1  sfr EIE    = 0xE8; // EIE Bit Values differ from Reg320
 515      =1           /*  EIE  */
 516      =1           sbit EUSB    = 0xE8+0;
 517      =1           sbit EI2C    = 0xE8+1;
C51 COMPILER V8.02   SERIAL                                                                02/19/2007 12:06:38 PAGE 15  

 518      =1           sbit EIEX4   = 0xE8+2;
 519      =1           sbit EIEX5   = 0xE8+3;
 520      =1           sbit EIEX6   = 0xE8+4;
 521      =1  sfr B      = 0xF0;
 522      =1  sfr EIP    = 0xF8; // EIP Bit Values differ from Reg320
 523      =1           /*  EIP  */
 524      =1           sbit PUSB    = 0xF8+0;
 525      =1           sbit PI2C    = 0xF8+1;
 526      =1           sbit EIPX4   = 0xF8+2;
 527      =1           sbit EIPX5   = 0xF8+3;
 528      =1           sbit EIPX6   = 0xF8+4;
 529      =1  
 530      =1  /*-----------------------------------------------------------------------------
 531      =1     Bit Masks
 532      =1  -----------------------------------------------------------------------------*/
 533      =1  
 534      =1  /* CPU Control & Status Register (CPUCS) */
 535      =1  #define bmPRTCSTB    bmBIT5
 536      =1  #define bmCLKSPD     (bmBIT4 | bmBIT3)
 537      =1  #define bmCLKSPD1    bmBIT4
 538      =1  #define bmCLKSPD0    bmBIT3
 539      =1  #define bmCLKINV     bmBIT2
 540      =1  #define bmCLKOE      bmBIT1
 541      =1  #define bm8051RES    bmBIT0
 542      =1  /* Port Alternate Configuration Registers */
 543      =1  /* Port A (PORTACFG) */
 544      =1  #define bmFLAGD      bmBIT7
 545      =1  #define bmINT1       bmBIT1
 546      =1  #define bmINT0       bmBIT0
 547      =1  /* Port C (PORTCCFG) */
 548      =1  #define bmGPIFA7     bmBIT7
 549      =1  #define bmGPIFA6     bmBIT6
 550      =1  #define bmGPIFA5     bmBIT5
 551      =1  #define bmGPIFA4     bmBIT4
 552      =1  #define bmGPIFA3     bmBIT3
 553      =1  #define bmGPIFA2     bmBIT2
 554      =1  #define bmGPIFA1     bmBIT1
 555      =1  #define bmGPIFA0     bmBIT0
 556      =1  /* Port E (PORTECFG) */
 557      =1  #define bmGPIFA8     bmBIT7
 558      =1  #define bmT2EX       bmBIT6
 559      =1  #define bmINT6       bmBIT5
 560      =1  #define bmRXD1OUT    bmBIT4
 561      =1  #define bmRXD0OUT    bmBIT3
 562      =1  #define bmT2OUT      bmBIT2
 563      =1  #define bmT1OUT      bmBIT1
 564      =1  #define bmT0OUT      bmBIT0
 565      =1  
 566      =1  /* I2C Control & Status Register (I2CS) */
 567      =1  #define bmSTART      bmBIT7
 568      =1  #define bmSTOP       bmBIT6
 569      =1  #define bmLASTRD     bmBIT5
 570      =1  #define bmID         (bmBIT4 | bmBIT3)
 571      =1  #define bmBERR       bmBIT2
 572      =1  #define bmACK        bmBIT1
 573      =1  #define bmDONE       bmBIT0
 574      =1  /* I2C Control Register (I2CTL) */
 575      =1  #define bmSTOPIE     bmBIT1
 576      =1  #define bm400KHZ     bmBIT0
 577      =1  /* Interrupt 2 (USB) Autovector Register (INT2IVEC) */
 578      =1  #define bmIV4        bmBIT6
 579      =1  #define bmIV3        bmBIT5
C51 COMPILER V8.02   SERIAL                                                                02/19/2007 12:06:38 PAGE 16  

 580      =1  #define bmIV2        bmBIT4
 581      =1  #define bmIV1        bmBIT3
 582      =1  #define bmIV0        bmBIT2
 583      =1  /* USB Interrupt Request & Enable Registers (USBIE/USBIRQ) */
 584      =1  #define bmEP0ACK     bmBIT6
 585      =1  #define bmHSGRANT    bmBIT5
 586      =1  #define bmURES       bmBIT4
 587      =1  #define bmSUSP       bmBIT3
 588      =1  #define bmSUTOK      bmBIT2
 589      =1  #define bmSOF        bmBIT1
 590      =1  #define bmSUDAV      bmBIT0
 591      =1  /* Breakpoint register (BREAKPT) */
 592      =1  #define bmBREAK      bmBIT3
 593      =1  #define bmBPPULSE    bmBIT2
 594      =1  #define bmBPEN       bmBIT1
 595      =1  /* Interrupt 2 & 4 Setup (INTSETUP) */
 596      =1  #define bmAV2EN      bmBIT3
 597      =1  #define INT4IN       bmBIT1
 598      =1  #define bmAV4EN      bmBIT0
 599      =1  /* USB Control & Status Register (USBCS) */
 600      =1  #define bmHSM        bmBIT7
 601      =1  #define bmDISCON     bmBIT3
 602      =1  #define bmNOSYNSOF   bmBIT2
 603      =1  #define bmRENUM      bmBIT1
 604      =1  #define bmSIGRESUME  bmBIT0
 605      =1  /* Wakeup Control and Status Register (WAKEUPCS) */
 606      =1  #define bmWU2        bmBIT7
 607      =1  #define bmWU         bmBIT6
 608      =1  #define bmWU2POL     bmBIT5
 609      =1  #define bmWUPOL      bmBIT4
 610      =1  #define bmDPEN       bmBIT2
 611      =1  #define bmWU2EN      bmBIT1
 612      =1  #define bmWUEN       bmBIT0
 613      =1  /* End Point 0 Control & Status Register (EP0CS) */
 614      =1  #define bmHSNAK      bmBIT7
 615      =1  /* End Point 0-1 Control & Status Registers (EP0CS/EP1OUTCS/EP1INCS) */
 616      =1  #define bmEPBUSY     bmBIT1
 617      =1  #define bmEPSTALL    bmBIT0
 618      =1  /* End Point 2-8 Control & Status Registers (EP2CS/EP4CS/EP6CS/EP8CS) */
 619      =1  #define bmNPAK       (bmBIT6 | bmBIT5 | bmBIT4)
 620      =1  #define bmEPFULL     bmBIT3
 621      =1  #define bmEPEMPTY    bmBIT2
 622      =1  /* Endpoint Status (EP2468STAT) SFR bits */
 623      =1  #define bmEP8FULL    bmBIT7
 624      =1  #define bmEP8EMPTY   bmBIT6
 625      =1  #define bmEP6FULL    bmBIT5
 626      =1  #define bmEP6EMPTY   bmBIT4
 627      =1  #define bmEP4FULL    bmBIT3
 628      =1  #define bmEP4EMPTY   bmBIT2
 629      =1  #define bmEP2FULL    bmBIT1
 630      =1  #define bmEP2EMPTY   bmBIT0
 631      =1  /* SETUP Data Pointer Auto Mode (SUDPTRCTL) */
 632      =1  #define bmSDPAUTO    bmBIT0
 633      =1  /* Endpoint Data Toggle Control (TOGCTL) */
 634      =1  #define bmQUERYTOGGLE  bmBIT7
 635      =1  #define bmSETTOGGLE    bmBIT6
 636      =1  #define bmRESETTOGGLE  bmBIT5
 637      =1  #define bmTOGCTLEPMASK bmBIT3 | bmBIT2 | bmBIT1 | bmBIT0
 638      =1  /* IBN (In Bulk Nak) enable and request bits (IBNIE/IBNIRQ) */
 639      =1  #define bmEP8IBN     bmBIT5
 640      =1  #define bmEP6IBN     bmBIT4
 641      =1  #define bmEP4IBN     bmBIT3
C51 COMPILER V8.02   SERIAL                                                                02/19/2007 12:06:38 PAGE 17  

 642      =1  #define bmEP2IBN     bmBIT2
 643      =1  #define bmEP1IBN     bmBIT1
 644      =1  #define bmEP0IBN     bmBIT0
 645      =1  
 646      =1  /* PING-NAK enable and request bits (NAKIE/NAKIRQ) */
 647      =1  #define bmEP8PING     bmBIT7
 648      =1  #define bmEP6PING     bmBIT6
 649      =1  #define bmEP4PING     bmBIT5
 650      =1  #define bmEP2PING     bmBIT4
 651      =1  #define bmEP1PING     bmBIT3
 652      =1  #define bmEP0PING     bmBIT2
 653      =1  #define bmIBN         bmBIT0
 654      =1  
 655      =1  /* Interface Configuration bits (IFCONFIG) */
 656      =1  #define bmIFCLKSRC    bmBIT7
 657      =1  #define bm3048MHZ     bmBIT6
 658      =1  #define bmIFCLKOE     bmBIT5
 659      =1  #define bmIFCLKPOL    bmBIT4
 660      =1  #define bmASYNC       bmBIT3
 661      =1  #define bmGSTATE      bmBIT2
 662      =1  #define bmIFCFG1      bmBIT1
 663      =1  #define bmIFCFG0      bmBIT0
 664      =1  #define bmIFCFGMASK   (bmIFCFG0 | bmIFCFG1)
 665      =1  #define bmIFGPIF      bmIFCFG1
 666      =1  
 667      =1  /* EP 2468 FIFO Configuration bits (EP2FIFOCFG,EP4FIFOCFG,EP6FIFOCFG,EP8FIFOCFG) */
 668      =1  #define bmINFM       bmBIT6
 669      =1  #define bmOEP        bmBIT5
 670      =1  #define bmAUTOOUT    bmBIT4
 671      =1  #define bmAUTOIN     bmBIT3
 672      =1  #define bmZEROLENIN  bmBIT2
 673      =1  #define bmWORDWIDE   bmBIT0
 674      =1  
 675      =1  /* Chip Revision Control Bits (REVCTL) - used to ebable/disable revision specidic
 676      =1     features */ 
 677      =1  #define bmNOAUTOARM    bmBIT1
 678      =1  #define bmSKIPCOMMIT   bmBIT0
 679      =1  
 680      =1  /* Fifo Reset bits (FIFORESET) */
 681      =1  #define bmNAKALL       bmBIT7
 682      =1  
 683      =1  /* Chip Feature Register (GPCR2) */
 684      =1  #define bmFULLSPEEDONLY    bmBIT4
 685      =1  
 686      =1  #endif   /* FX2REGS_H */
  13          #include "pins_def.h"
   1      =1  #ifndef PINS_DEF_H              //Header sentry
   2      =1  #define PINS_DEF_H
   3      =1  
   4      =1  // PINS FUNCTIONS DEFINITIONS
   5      =1  
   6      =1  // PORT BIT DEFINITIONS : OUTPUTS
   7      =1  //#define USB_LED_PORT_OUT              OUTB    // USB Led output pin
   8      =1  //#define USB_LED_PIN                   bmBIT6  // USB Led
   9      =1  #define Z8_RESET_PORT_OUT               IOE             // Reset control of Z8 board
  10      =1  #define Z8_RESET_PIN                    bmBIT1  // Reset control of Z8 board
  11      =1  #define OCD_EN_PORT_OUT                 IOE             // OCD Enable output port
  12      =1  #define OCD_EN_PIN                              bmBIT0  // OCD Enable output pin
  13      =1  #define FORCE_OCD_Z8_PORT_OUT   IOE             // Reset control of Z8 board
  14      =1  #define FORCE_OCD_Z8_PIN                bmBIT3  // Reset control of Z8 board
  15      =1  
  16      =1  // PORT BIT DEFINITIONS : INPUTS
C51 COMPILER V8.02   SERIAL                                                                02/19/2007 12:06:38 PAGE 18  

  17      =1  #define VUSB_PORT_IN                    IOE             // usb power supply monitor input port
  18      =1  #define VUSB_PIN                                bmBIT2  // usb power supply monitor input pin
  19      =1  
  20      =1  
  21      =1  // OPTIONAL PINS ACTUALLY NOT USED
  22      =1  
  23      =1  
  24      =1  #endif
  25      =1  
  26      =1  
  27      =1  
  28      =1  
  29      =1  
  14          #include "common_def.h"
   1      =1  #ifndef COMMON_DEF_H            //Header sentry
   2      =1  #define COMMON_DEF_H
   3      =1  
   4      =1  // GLOBAL DEFINES
   5      =1  // #define EZ_COMPIL 1
   6      =1  
   7      =1  //#define SIMUL 1
   8      =1  
   9      =1  // MIDI MERGERS BUFFERS LENGHT
  10      =1  #define MIDI_IN_FROM_CON_BUFF_LENGHT    128     // V1.5 128
  11      =1  #define MIDI_IN_FROM_USB_BUFF_LENGHT    128 // V1.5 128
  12      =1  #define SERIAL_IN_FROM_Z8_BUFF_LENGHT   128 // V1.5 128 
  13      =1  #define MIDI_IN_REALTIME_BUFF_LENGHT    8
  14      =1  
  15      =1  typedef struct {
  16      =1  BYTE start_index;                                                       // start index on input buffer
  17      =1  volatile BYTE end_index;                                        // end index on input buffer
  18      =1  BYTE merger_state;                                                      // merger state of input buffer
  19      =1  volatile BYTE current_index;                            // current index on input buffer
  20      =1  volatile BYTE input_status;                                     // Status register : see bits definition below
  21      =1  BYTE buffer[MIDI_IN_FROM_CON_BUFF_LENGHT];      // input buffer
  22      =1  } Midi_In_Struct;
  23      =1  
  24      =1  
  25      =1  // bits definition for input_status in the aove structure
  26      =1  #define input_overflow                  (1 << 0)        // bit 0 : input overflow
  27      =1  
  28      =1  typedef struct {
  29      =1  BYTE realtime[MIDI_IN_REALTIME_BUFF_LENGHT];// realtime midi input buffer
  30      =1  BYTE realtime_start_index;                                      // current index on realtime buffer
  31      =1  BYTE realtime_end_index;                                        // current index on realtime buffer
  32      =1  volatile BYTE input_status;                                     // Status register : see bits definition below
  33      =1  } Midi_In_Realtime_Struct;
  34      =1  
  35      =1  // bits definition for input_status in the above realtime structure
  36      =1  #define realtime_overflow               (1 << 0)        // bit 0 : realtime input overflow
  37      =1  
  38      =1  // enums for the following registers updated from Z8 board
  39      =1  // enum {CTRL_REG_0_7BITS_FROM_Z8,CTRL_REG_1_7BITS_FROM_Z8  };
  40      =1  
  41      =1  #endif
  15          #include <common_z8_ez.h>
   1      =1  #ifndef COMMON_Z8_EZ
   2      =1  #define COMMON_Z8_EZ
   3      =1  
   4      =1  typedef unsigned char uchar;
   5      =1  typedef unsigned int  uint;
   6      =1  
C51 COMPILER V8.02   SERIAL                                                                02/19/2007 12:06:38 PAGE 19  

   7      =1  #define Z8_FREQ 20000000ul      // 20.0 MHz
   8      =1  
   9      =1  #define BAUD_Z8_EZ                              31250L                  // 62.5K baud for UART0
  10      =1  #define BAUD_OCD_Z8_EZ                  62500L                  // 62.5K baud for Z8 On Chip debugger (Must be > 39kb at 20MHz)
  11      =1  
  12      =1  
  13      =1  // #define HW_V10       1 // uncoment only if hw v1.0 (usb monitor pin and cancel pins are inverted)
  14      =1  
  15      =1  #define FW_VERSION_INDEX                0U
  16      =1  #define FW_SUB_VERSION_INDEX    1U
  17      =1  #define HW_VERSION_INDEX                2U
  18      =1  #define HW_SUB_VERSION_INDEX    3U
  19      =1  #define MANUF_YEAR_INDEX                4U
  20      =1  #define MANUF_MONTH_INDEX               5U
  21      =1  #define SERIAL_4_INDEX                  6U
  22      =1  #define SERIAL_3_INDEX                  7U
  23      =1  #define SERIAL_2_INDEX                  8U
  24      =1  #define SERIAL_1_INDEX                  9U
  25      =1  #define SERIAL_0_INDEX                  10U
  26      =1  
  27      =1  #define IDENTITY_LENGHT                 11
  28      =1  
  29      =1  // Z8_STATUS_0_NVM bits definition (MUST BE LOADED From NVM AT STARTUP)
  30      =1  // bit 7 always 0
  31      =1  #define new_video_mode_z0nvm            (1<<6)  // 1 = inverted
  32      =1  #define video_mode_z0nvm                        (1<<5)  // 1 = inverted
  33      =1  #define encoder_tempo_lock_z0nvm        (1<<4)  // 1 = lock tempo encoder
  34      =1  #define mtc_mode_on_off_z0nvm           (1<<3)  // 1 = realtime off, 0 = realtime on    DO NOT CHANGE ORDER
  35      =1  #define mtc_mode_z0nvm                          (1<<2)  // 1 = mtc / 0 = midi clock                             DO NOT CHANGE ORDER
  36      =1  #define hook_zjump_mode_z0nvm           (1<<1)  // 1 = jumpless
  37      =1  #define jog_lock_z0nvm                          (1<<0)  // 1 = lock big encoder
  38      =1  
  39      =1  #define MTC_MODE_MASK_BIT       0x0C    // Bits 2 & 3
  40      =1  
  41      =1  // Z8_STATUS_1_NVM bits definition (MUST BE LOADED From NVM AT STARTUP)
  42      =1  // bit 7 always 0
  43      =1  #define must_autoassign_z1nvm           (1<<6)  // 1 = must auto assign
  44      =1  #define smpte_frame_rate_1_z1nvm        (1<<2)  // 0 0 = 24 fps         0 1 = 25 fps            DO NOT CHANGE ORDER
  45      =1  #define smpte_frame_rate_0_z1nvm        (1<<1)  // 1 0 = 30 fps nd      1 1 = 30 fps            DO NOT CHANGE ORDER
  46      =1  
  47      =1  #define SMPTE_FRAME_RATE_MASK_BIT       0x06    // Bits 1 & 2
  48      =1  
  49      =1  // Z8_STATUS_2_NVM bits definition (MUST BE LOADED From NVM AT STARTUP)
  50      =1  // bit 7 always 0
  51      =1  
  52      =1  ////////////////////////////////////////////////////////////////////////////////////////////////////////
  53      =1  /////////////////////////// REGISTERS THAT MUST BE SENT TO EZ AT STARTUP ///////////////////////////////
  54      =1  
  55      =1  // CTRL_REG_0_7BITS_TO_EZ bits definition (MUST BE LOADED From NVM AT STARTUP, MUST BE SENT TO EZBOARD)
  56      =1  // Bit 7 must be 0 since this control reg is sent to EZBOARD
  57      =1  #define filter_state_z_ez0_bit_pos                              6       
  58      =1  //#define                                                                               5       
  59      =1  #define filter_type_z_ez0_bit_pos                               4
  60      =1  #define midi_thru_ez0_bit_pos                                   3       
  61      =1  //#define merger_src_midi_in_state_z_ez0_bit_pos        3
  62      =1  //#define merger_src_usb_in_state_z_ez0_bit_pos 2
  63      =1  //#define merger_dst_usb_out_state_z_ez0_bit_pos        1
  64      =1  //#define merger_dst_out1_state_z_ez0_bit_pos           0
  65      =1  
  66      =1  #ifdef Z8_COMPIL
           =1 #define filter_state_z_ez0                                      (1<<filter_state_z_ez0_bit_pos)                         // on/off
           =1 // #define 
C51 COMPILER V8.02   SERIAL                                                                02/19/2007 12:06:38 PAGE 20  

           =1 #define filter_type_z_ez0                                       (1<<filter_type_z_ez0_bit_pos)                          // 1=filter all, 0=filter realtime
           =1 #define midi_thru_ez0                                           (1<<midi_thru_ez0_bit_pos)      // on/off
           =1 //#define merger_src_midi_in_state_z_ez0        (1<<merger_src_midi_in_state_z_ez0_bit_pos)     // on/off
           =1 //#define merger_src_usb_in_state_z_ez0         (1<<merger_src_usb_in_state_z_ez0_bit_pos)      // on/off
           =1 //#define merger_dst_usb_out_state_z_ez0        (1<<merger_dst_usb_out_state_z_ez0_bit_pos)     // on/off
           =1 //#define merger_dst_out1_state_z_ez0           (1<<merger_dst_out1_state_z_ez0_bit_pos)        // on/off
           =1 #endif
  76      =1  
  77      =1  #ifdef EZ_COMPIL
  78      =1  #define filter_state_z_ez0                                      (CTRL_REGS_7BITS_FROM_Z8[CTRL_REG_0_7BITS_TO_EZ_INDEX] ^ filter_state_z_ez0
             -_bit_pos)
  79      =1  // #define 
  80      =1  #define filter_type_z_ez0                                       (CTRL_REGS_7BITS_FROM_Z8[CTRL_REG_0_7BITS_TO_EZ_INDEX] ^ filter_type_z_ez0_b
             -it_pos)
  81      =1  #define midi_thru_ez0                                           (CTRL_REGS_7BITS_FROM_Z8[CTRL_REG_0_7BITS_TO_EZ_INDEX] ^ midi_thru_ez0_bit_pos)
  82      =1  //#define merger_src_midi_in_state_z_ez0        (CTRL_REGS_7BITS_FROM_Z8[CTRL_REG_0_7BITS_TO_EZ_INDEX] ^ merger_
             -src_midi_in_state_z_ez0_bit_pos)
  83      =1  //#define merger_src_usb_in_state_z_ez0         (CTRL_REGS_7BITS_FROM_Z8[CTRL_REG_0_7BITS_TO_EZ_INDEX] ^ merger_s
             -rc_usb_in_state_z_ez0_bit_pos)
  84      =1  //#define merger_dst_usb_out_state_z_ez0        (CTRL_REGS_7BITS_FROM_Z8[CTRL_REG_0_7BITS_TO_EZ_INDEX] ^ merger_d
             -st_usb_out_state_z_ez0_bit_pos)
  85      =1  //#define merger_dst_out1_state_z_ez0           (CTRL_REGS_7BITS_FROM_Z8[CTRL_REG_0_7BITS_TO_EZ_INDEX] ^ merger_dst
             -_out1_state_z_ez0_bit_pos)
  86      =1  #endif
  87      =1  
  88      =1  
  89      =1  // CTRL_REG_1_7BITS_TO_EZ bits definition (MUST BE LOADED From NVM AT STARTUP, MUST BE SENT TO EZBOARD)
  90      =1  // Bit 7 must be 0 since this control reg is sent to EZBOARD
  91      =1  #define ez_fw_midi_to_z8_z_ez1_bit_pos          4       // V1.5 ; z8 indicates to EZ it must receive midi events
  92      =1  #define realtime_source_int_z_ez1_bit_pos       1       // DO NOT CHANGE ORDER
  93      =1  #define realtime_source_ext_z_ez1_bit_pos       0       // DO NOT CHANGE ORDER
  94      =1  #define REALTIME_SRC_MSK        0x03                            // Midi in, Usb in, internal
  95      =1  
  96      =1  #ifdef Z8_COMPIL
           =1 #define ez_fw_midi_to_z8_z_ez1                          (1<<ez_fw_midi_to_z8_z_ez1_bit_pos)             // on/off
           =1 #define realtime_source_int_z_ez1                       (1<<realtime_source_int_z_ez1_bit_pos)  // 0=internal 0ff, 1=internal o
             -n 
           =1 #define realtime_source_ext_z_ez1                       (1<<realtime_source_ext_z_ez1_bit_pos)  // 0=midi in, 1=usb in (externa
             -l sync input)
           =1 #endif
 101      =1  
 102      =1  #ifdef EZ_COMPIL
 103      =1  #define ez_fw_midi_to_z8_z_ez1                          (CTRL_REGS_7BITS_FROM_Z8[CTRL_REG_1_7BITS_TO_EZ_INDEX] ^ ez_fw_midi_to_z
             -8_z_ez1_bit_pos)
 104      =1  #define realtime_source_int_z_ez1                       (CTRL_REGS_7BITS_FROM_Z8[CTRL_REG_1_7BITS_TO_EZ_INDEX] ^ realtime_sour
             -ce_int_z_ez1_bit_pos)
 105      =1  #define realtime_source_ext_z_ez1                       (CTRL_REGS_7BITS_FROM_Z8[CTRL_REG_1_7BITS_TO_EZ_INDEX] ^ realtime_sour
             -ce_ext_z_ez1_bit_pos)
 106      =1  #endif
 107      =1  
 108      =1  // LAST_CTRL_REG_7BITS_TO_EZ_INDEX bits definition (MUST BE LOADED From NVM AT STARTUP, MUST BE SENT TO EZ
             -BOARD)
 109      =1  // Bit 7 must be 0 since this control reg is sent to EZBOARD
 110      =1  //#define ez_board_fully_updated_ezlast         (1<<6)  // 1 when all regs dedicated to EZ have been sent
 111      =1  // or
 112      =1  #define EZ_FULLY_UPDATED        0x55U
 113      =1  
 114      =1  ////////////////////////////////////////////////////////////////////////////////////////////////////////
 115      =1  // MISC REGISTERS (PARTIALY) USED BY EZ BOARD, NOT TO SEND (COMMON DEF ONLY)
 116      =1  ////////////////////////////////////////////////////////////////////////////////////////////////////////
 117      =1  
 118      =1  // Z8_STATUS_8 bits definition
C51 COMPILER V8.02   SERIAL                                                                02/19/2007 12:06:38 PAGE 21  

 119      =1  #define onewire_rx_overflow_z8                  (1<<5)  // 0 =no overflow               DO NOT CHANGE ORDER
 120      =1  #define serial_in_overflow_z8                   (1<<4)  // 0 =no overflow               DO NOT CHANGE ORDER
 121      =1  #define midi_in_realtime_overflow_z8    (1<<3)  // 0 =no overflow               DO NOT CHANGE ORDER
 122      =1  #define usb_in_realtime_overflow_z8             (1<<2)  // 0 =no overflow               DO NOT CHANGE ORDER
 123      =1  #define midi_in_overflow_z8                             (1<<1)  // 0 =no overflow               DO NOT CHANGE ORDER
 124      =1  #define usb_in_overflow_z8                              (1<<0)  // 0 =no overflow               DO NOT CHANGE ORDER
 125      =1  
 126      =1  #define OVERFLOW_MSK                                    0x3FU   // mask bits 0-5
 127      =1  #define OVERFLOW_FROM_EZ_MSK                    0x0FU   // mask bits 0-3 (only overflows from EZ board)
 128      =1  #define OVERFLOW_REALTIME_MSK                   0x0CU   // mask bits 3-2
 129      =1  #define OVERFLOW_INPUT_MSK                              0x03U   // mask bits 1-0
 130      =1  #define OVERFLOW_FROM_MIDI_MSK                  0x0AU   // mask bits 1 and 3
 131      =1  #define OVERFLOW_FROM_USB_MSK                   0x05U   // mask bits 0 and 2
 132      =1  
 133      =1  //////////////////////////////////////////////////////////
 134      =1  // Z8 TO EZ (only) COMMUNICATION PROTOCOL ////////////////
 135      =1  //////////////////////////////////////////////////////////
 136      =1  #define SOF_TO_EZ                                               0xFFU
 137      =1  #define FRAME_FROM_Z8_TO_EZ_TYPE_MSK    0x60U   // Bits 6-5 : data type (reg/midi)
 138      =1  #define FRAME_TO_EZ_IS_MIDI                             0x20U
 139      =1  #define FRAME_TO_EZ_IS_CTRL_REG                 0x00U
 140      =1  #define EOF_TO_EZ                                               0xFEU
 141      =1  
 142      =1  // frame from z8 to ez status byte bits definition
 143      =1  // bit 7 is always 0                                    //  bit 7 : always 0
 144      =1  // bits 6:5                                                     // frame type 00=ctrl_reg 01=midi 
 145      =1  #define send_to_usb                     (1 << 4)        // bit 4        // reg address or send to usb
 146      =1  #define send_to_out1            (1 << 3)        // bit 3        // reg address or send to out 0
 147      =1  #define send_to_out2            (1 << 2)        // bit 2        // reg address or send to out 1
 148      =1  // bits 1:0                                                             // bits 1:0     // reg address or rfu
 149      =1  
 150      =1  #define CTRL_REG_Z8_TO_EZ_ADDR_MSK              0x1F
 151      =1  
 152      =1  //////////////////////////////////////////////////////////
 153      =1  // EZ TO Z8 (only) COMMUNICATION PROTOCOL ////////////////
 154      =1  //////////////////////////////////////////////////////////
 155      =1  
 156      =1  #define CTRL_REG_MAX_FROM_EZ_TO_Z8              1U              // Nb of registers updated to the Z8 board
 157      =1  
 158      =1  // CTRL_REG_0_7BITS_FROM_EZ bits definition : TOGGLE REGISTER
 159      =1  // the following bits def MUST be duplicated in main.c from EZ project file
 160      =1  //  bit 7 is always 0                                                   //  bit 7 : always 0
 161      =1  #define usb_state_from_ez0_bit_pos                                      6
 162      =1  #define z8_board_fully_updated_from_ez0_bit_pos         5
 163      =1  #define must_start_bootloader_from_ez0_bit_pos          4
 164      =1  #define usb_enumrated_from_ez0_bit_pos                          3
 165      =1  
 166      =1  #ifdef Z8_COMPIL
           =1 #define usb_state_from_ez0                                      (1<<usb_state_from_ez0_bit_pos) // 0=midi in, 1=usb in
           =1 #define z8_board_fully_updated_from_ez0         (1<<z8_board_fully_updated_from_ez0_bit_pos)    // on/off
           =1 #define must_start_bootloader_from_ez0          (1<<must_start_bootloader_from_ez0_bit_pos)     // on/off
           =1 #define usb_enumrated_from_ez0                          (1<<usb_enumrated_from_ez0_bit_pos)     // on/off
           =1 #endif
 172      =1  
 173      =1  #ifdef EZ_COMPIL
 174      =1  #define usb_state_from_ez0                                      (CTRL_REGS_7BITS_TO_Z8[0] ^ usb_state_from_ez0_bit_pos)
 175      =1  #define z8_board_fully_updated_from_ez0         (CTRL_REGS_7BITS_TO_Z8[0] ^ z8_board_fully_updated_from_ez0_bit_
             -pos)
 176      =1  #define must_start_bootloader_from_ez0          (CTRL_REGS_7BITS_TO_Z8[0] ^ must_start_bootloader_from_ez0_bit_pos
             -)
 177      =1  #define usb_enumrated_from_ez0                          (CTRL_REGS_7BITS_TO_Z8[0] ^ usb_enumrated_from_ez0_bit_pos)
 178      =1  #endif
C51 COMPILER V8.02   SERIAL                                                                02/19/2007 12:06:38 PAGE 22  

 179      =1  
 180      =1  // SYSEX ID0 (BYTE 6)   
 181      =1  //  bit 7 is always 0                                                   //  bit 7 : always 0
 182      =1  #define sysex_direction_sysxid0                 (1<<6U) //  bit 6 :                                                     0=received sysex, 1=sent sysex
 183      =1  #define prog_upload_sysxid0                             (1<<5U) //      bit 5 : program or upload request       0=program request/answer 1=upl
             -oad request/answer
 184      =1  #define prog_ez_z8_sysxid0                              (1<<5U) //      bit 5 : 0= program ez firmware 1= program z8 firmware 
 185      =1  #define pure_midi_from_usb_sysxid0              (1<<5U) //      bit 5 : 0= pure midi from MIDI in conn 1= pure Midi from US
             -B in (V1.5)
 186      =1  #define acknoledge_sysxid0                              (1<<4U) //      bit 4 : ack request/answer                      0=no ack required/prog error  1=ack 
             -required/prog succeeded
 187      =1  #define checksum_check_sysxid0                  (1<<3U) //      bit 3 : checksum check request          0=no checksum to check  1=must
             - check embedeed checksum (calculated from SYSEX ID2 to checksum)
 188      =1  //#define checksum_return_sysxid0               (1<<2U) //      bit 2 : checksum return request         0=checksum return is not re
             -quested 1:checksum return is requested 
 189      =1  #define fw_znext_finish_sysxid0                 (1<<2U) //      bit 2 : 0= next firmware data available / 1=finish programmin
             -g firmware
 190      =1  // bits 1:0 : frame type content                                //  00=common parameter 01=lcd control assign   // DO NOT CHANGE ORDER
 191      =1                                                                                                  //  10=firmware or midi 11=midi control assign  // DO NOT CHANGE ORDER
 192      =1  #define FRAME_TO_Z8_TYPE_MSK                    0x03U   //      sysex content 
 193      =1                                                  
 194      =1  //v1.1 enum { FRAME_IS_COMMON_PARAM, FRAME_IS_LCD_CTRL_ASSIGN, FRAME_IS_FIRMWARE, FRAME_IS_MIDI_CTRL_ASSIG
             -N, FRAME_IS_PURE_MIDI};
 195      =1  enum { FRAME_IS_COMMON_PARAM, FRAME_IS_LCD_CTRL_ASSIGN, FRAME_IS_FIRMWARE_OR_PURE_MIDI, FRAME_IS_MIDI_CTRL
             -_ASSIGN};
 196      =1  
 197      =1  // Addresses of common parameters uploaded/programmed from EZ board or external sysex
 198      =1  enum {  // then with NVM regs dedicated to EZ board
 199      =1                  CTRL_REG_0_7BITS_TO_EZ_INDEX, CTRL_REG_1_7BITS_TO_EZ_INDEX, 
 200      =1                  LAST_CTRL_REG_7BITS_TO_EZ_INDEX,
 201      =1                  // continue with NVM regs dedicated to Z8 only
 202      =1                  Z8_STATUS_0_NVM_INDEX, Z8_STATUS_1_NVM_INDEX, CHANNEL_INDEX, GROUP_INDEX, INT_TEMPO_INDEX, 
 203      =1          // the following regs cannot be accessed (from EZ board only)
 204      =1          CTRL_REG_0_7B_FROM_EZ_INDEX, LCD_MESSAGE_TO_Z8_INDEX };
 205      =1  
 206      =1  #define IDENTITY_REQUEST_INDEX 0x7F
 207      =1  
 208      =1  // first index of NVM registers dedicated to EZ
 209      =1  #define CTRL_REG_TO_EZ_START_INDEX       CTRL_REG_0_7BITS_TO_EZ_INDEX   
 210      =1  // last index of NVM register that can be programmed by external sysex
 211      =1  
 212      =1  // last index of NVM register that can be programmed by external sysex or EZ board
 213      =1  #define LAST_COMMON_PARAM_INDEX      LCD_MESSAGE_TO_Z8_INDEX
 214      =1  // Nb of registers updated from the Z8 board
 215      =1  #define CTRL_REG_NB_FROM_Z8_TO_EZ        (LAST_CTRL_REG_7BITS_TO_EZ_INDEX-CTRL_REG_0_7BITS_TO_EZ_INDEX+1)               
 216      =1  
 217      =1  //SYSEX ID3 (BYTE 8)    
 218      =1  //  bit 7               : always 0
 219      =1  //      bits 6:0        : group or address      : control assign group GG
 220      =1   
 221      =1  // JLABS SYSEX header from MMA
 222      =1  #define JLABS_SYX_ID0                           0x00U
 223      =1  #define JLABS_SYX_ID1                           0x20U
 224      =1  #define JLABS_SYX_ID2                           0x4FU
 225      =1  #define JLABS_SYX_ID3                           0x00U
 226      =1  #define JLABS_SYX_ID4                           0x01U
 227      =1  
 228      =1  #define MIDI_PROGRAM_CHANGE                     0xC0U
 229      =1  #define MIDI_CONTROL_CHANGE                     0xB0U
 230      =1  #define MIDI_PITCH_WHEEL                        0xE0U
 231      =1  #define MIDI_CHANN_PRESSURE                     0xD0U
 232      =1  #define MIDI_NOTE_ON                            0x90U
C51 COMPILER V8.02   SERIAL                                                                02/19/2007 12:06:38 PAGE 23  

 233      =1  #define MIDI_NOTE_OFF                           0x80U
 234      =1  #define MIDI_MMC_PAUSE                          0x09U
 235      =1  #define MIDI_MMC_BACKWARD                       0x05U
 236      =1  #define MIDI_MMC_FORWARD                        0x04U
 237      =1  #define MIDI_MMC_PLAY                           0x02U
 238      =1  #define MIDI_MMC_STOP                           0x01U
 239      =1  #define MIDI_MMC_REC                            0x06U
 240      =1  #define MIDI_CLOCK                                      0xF8U
 241      =1  #define MIDI_TICK                                       0xF9U
 242      =1  #define MIDI_START                                      0xFAU
 243      =1  #define MIDI_CONTINUE                           0xFBU
 244      =1  #define MIDI_STOP                                       0xFCU
 245      =1  #define MIDI_SOX                                        0xF0U
 246      =1  #define MIDI_EOX                                        0xF7U
 247      =1  #define MIDI_ACTIVE_SENSE                       0xFEU   // never received, filtered by EZ board
 248      =1  #define MIDI_TIME_CODE                          0xF1U
 249      =1  #define MIDI_SONG_POSITION_POINTER      0xF2U
 250      =1  #define MIDI_SONG_SELECTED                      0xF3U
 251      =1  #define MIDI_STATUS_MASK                        0x80U
 252      =1  
 253      =1  #define JLABS_SYX_HEADER_SIZE                   6U                                                              // f0 00 20 4f 00 01 
 254      =1  #define JLABS_SYX_UPLOAD_HEADER_SIZE    (JLABS_SYX_HEADER_SIZE + 4U)    // f0 00 20 4f 00 01 UL LL GG NN 
 255      =1  
 256      =1  #define DATA_LENGHT_START_BOOTLOADER    0x7F
 257      =1  #define Z8_ERASING_TIME                                 4000
 258      =1  #define EE_24C64_PAGE_LENGHT                    32
 259      =1  #define EE24C64_SIZE                                    16384
 260      =1  
 261      =1  #define MAX_LCD_TEXT_LENGHT                     (16U + 1U)              // 16 chars + eoc
 262      =1  
 263      =1  
 264      =1  #define DEFAULT_INTERNAL_TEMPO          100 // 30 will be added : 130
 265      =1  #define MAX_REAL_TEMPO                          255
 266      =1  #define TEMPO_ADD_OFFSET                        30
 267      =1  
 268      =1  #endif
  16          #include "macros.inc"
   1      =1  #ifndef MACROS_INC              //Header sentry
   2      =1  #define MACROS_INC
   3      =1  
   4      =1  /* ************************************** MACROS ***************************** */
   5      =1  
   6      =1  /*
   7      =1  #define MAC_MIDI_In_Inc_Index(index, max_index) {       index++; \
   8      =1                                                          if(index >= max_index)  \
   9      =1                                                             index = 0; }
  10      =1  
  11      =1  #define MAC_MIDI_In_Add_Index(index, added, max_index) { index = index+added; \
  12      =1                                                          if(index >= max_index)  \
  13      =1                                                             index -= max_index; }
  14      =1  */
  15      =1  
  16      =1  #endif
  17      =1  
  17          #include "serial.h"
   1      =1  #ifndef SERIAL_H                //Header sentry
   2      =1  #define SERIAL_H
   3      =1  
   4      =1  #define Z8_MEM_SIZE                                     65536
   5      =1  #define EZUSB_MEM_SIZE                          8192
   6      =1  
   7      =1  #define XTAL                                            48000000L       // in hertz
C51 COMPILER V8.02   SERIAL                                                                02/19/2007 12:06:38 PAGE 24  

   8      =1  #define MIDI_OUT_1_BAUD_RATE            31250L          // in bauds
   9      =1  
  10      =1  #define MIDI_OUT_1_BAUD_RELOAD                  (65536-(XTAL/(32L*MIDI_OUT_1_BAUD_RATE)))       // timer 2
  11      =1  #define SERIAL_TO_Z8_BAUD_RELOAD                ((2*XTAL)/(32*12*BAUD_Z8_EZ))   // timer 1
  12      =1  #define SERIAL_TO_OCD_Z8_BAUD_RELOAD    ((2*XTAL)/(32*12*BAUD_OCD_Z8_EZ))       // timer 1 (ON CHIP DEBUGGER Z8)
  13      =1  
  14      =1  
  15      =1  #define TIMER0_PERIOD                           2 // in milliseconds
  16      =1  #define TIMER0_RELOAD                           (65536-(((XTAL*TIMER0_PERIOD)/(12*1000L))))
  17      =1  
  18      =1  #define SERIAL_TX_BUFF_LENGTH           32 // used as a buffer for MIDI outputs
  19      =1  
  20      =1  enum {WAIT_SOF, FRAME_STATUS_BYTE, WAIT_EOF }; // Frame state from Z8 serial
  21      =1  enum {WAIT_FOR_CORRECT_DATA, IN_SYSEX, SYSEX_RECEIVED, NORMAL, FIFO_FULL }; // MIDI Merger State Byte
  22      =1  enum {CN0, CN1 };        // USB MIDI CABLE NUMBER
  23      =1  enum {SERIAL, USB }; // Bootloader source port
  24      =1  
  25      =1  #define CTRL_REG_Z8_FRAME_LENGHT                0x04 // FF SS VV FE FF SS VV FE
  26      =1  
  27      =1  // jlabs MAWZER RECOGNIZED SYSEXS (RECEIVED BY MAWZER)
  28      =1  
  29      =1  // jlabs MAWZER RECOGNIZED SYSEXS (SENT BY MAWZER)
  30      =1  
  31      =1  
  32      =1  // FUNCTION PROTOTYPES
  33      =1  void Init_Serial_Ports(void);
  34      =1  void Send_To_Midi_Out_Con(BYTE data_to_send);
  35      =1  void Check_MIDI_Buff_Send_To_Z8_Board(Midi_In_Struct *midi_struct, BYTE end_index_local);
  36      =1  void Send_To_Serial_Z8(BYTE data_to_send);
  37      =1  void Send_Single_Framed_byte_To_Z8(/*v1.1 BYTE SYSEX_ID0,*/ BYTE SYSEX_ID2, BYTE byte_to_send);
  38      =1  
  39      =1  #endif // SERIAL_H
  18          #include "bootloader.h"
   1      =1  #ifndef BOOTLOADER_H            //Header sentry
   2      =1  #define BOOTLOADER_H
   3      =1  
   4      =1  enum { BOOTLOADER_OFF, SEND_IDENTITY_SYSEX, WAIT_EZ_FW_DATA, WAIT_Z8_FW_DATA, TERMINATE_FW_UPGRADE/*, VERI
             -FY_Z8_CRC */};
   5      =1  
   6      =1  // Z8 ENCORE ON CHIP DEBUGGER DEFINITION
   7      =1  #define OCD_FIRST_BYTE                          0x80    // used to autodetect ocd bit rate
   8      =1  //ocd commands
   9      =1  #define OCD_WRITE_PRG_MEM_CMD           0x0A    // 
  10      =1  #define OCD_READ_PRG_MEM_CMD            0x0B    // V1.4
  11      =1  #define OCD_WRITE_CTR_REG_CMD           0x04    // 
  12      =1  #define OCD_WRITE_REG_CMD                       0x08
  13      =1  #define OCD_READ_FLASH_CRC                      0x0E
  14      =1  // ocd datas
  15      =1  #define OCD_FLASH_FIRST_UNLOCK          0x73
  16      =1  #define OCD_FLASH_SECOND_UNLOCK         0x8C
  17      =1  #define OCD_FLASH_MASS_ERASE            0x63
  18      =1  #define OCD_FLASH_CTR_REG_RESET         0x00
  19      =1  #define OCD_CTR_REG_DBGMODE                     0x81
  20      =1  // registers addresses
  21      =1  #define OCD_OPTION_REG_ADD                      0x0000
  22      =1  #define OCD_FLASH_CTR_REG_ADD           0x0FF8
  23      =1  #define OCD_FLASH_FREQ_REG_HIGH_ADD     0x0FFA
  24      =1  #define OCD_FLASH_FREQ_REG_LOW_ADD      0x0FFB
  25      =1  #define OCD_FLASH_SELECT_PAGE           0x0FF9
  26      =1                  
  27      =1  #define OCD_Z8_FLASH_FREQ_REG   (Z8_FREQ / 1000)
  28      =1  
C51 COMPILER V8.02   SERIAL                                                                02/19/2007 12:06:38 PAGE 25  

  29      =1  #define I2C_EE_HH_ADDR                  0x01
  30      =1  #define SERIAL_ADDR                             0x50
  31      =1  #define I2C_Addr                                (SERIAL_ADDR | I2C_EE_HH_ADDR)  
  32      =1  #define FW_SYSX_DATA_START              11              // f0 00 20 4f 00 01 ss ll aa aa aa  
  33      =1  
  34      =1  //#define fw_checksum                   sync24_clear_clock_cpt
  35      =1  //#define fw_bl_src                             sync24_clear_cont_cpt
  36      =1  
  37      =1  enum { FW_BL_SRC_UNKNOWN, FW_BL_SRC_MIDI_IN, FW_BL_SRC_USB_IN };
  38      =1  
  39      =1  // BOOTLOADER SYSEX DEFINITION
  40      =1  
  41      =1  
  42      =1  // FUNCTIONS PROTOTYPES
  43      =1  //void SoftReset(void);
  44      =1  void Check_Bootloader(void);
  45      =1  void SendIdentityBootLoader(void);
  46      =1  void SendFwAcknoledge(unsigned char result);
  47      =1  void AssignJlabsSysexHeader(void);
  48      =1  void SendDispatchFwSysex(void);
  49      =1  void WaitNextBootLoaderState(unsigned char awaited_state);
  50      =1  void DecodeFirmwareSysex(Midi_In_Struct *midi_struct);
  51      =1  //void EEPROMWriteByte(WORD addr, BYTE value);
  52      =1  BYTE EEPROMWriteVerify(WORD addr, BYTE length, BYTE xdata *buf); //, BYTE buffer_max_length); //TPM EEPROM
             - Write
  53      =1  void WriteSingleRegOCD(WORD address, BYTE value);
  54      =1  void InitFlashFrqAndUnlock(void);
  55      =1  
  56      =1  #endif
  57      =1  
  19          #include "itr.h"
   1      =1  #ifndef ITR_H           //Header sentry
   2      =1  #define ITR_H
   3      =1  
   4      =1  // PROTOTYPES
   5      =1  //static 
   6      =1  void Check_Midi_In_From_Con_Data_Received(unsigned char data_received);
   7      =1  //static 
   8      =1  void Check_Serial_From_Z8_Data_Received(unsigned char data_received);
   9      =1  //static 
  10      =1  void Check_Realtime_MIDI_Data_Received(unsigned char data_received, Midi_In_Realtime_Struct *midi_struct) 
             -reentrant;
  11      =1  //static 
  12      =1  unsigned char Get_MIDI_Msg_Size(unsigned char status) reentrant;
  13      =1  //static 
  14      =1  void MIDI_In_Add_Buffer(unsigned char data_in, Midi_In_Struct *midi_struct) reentrant;
  15      =1  
  16      =1  #endif
  20          
  21          // GLOBAL VARS
  22          idata unsigned char TX_To_Midi_Out_Con_Buff[SERIAL_TX_BUFF_LENGTH];
  23          idata unsigned char TX_To_Serial_Z8_Buff[SERIAL_TX_BUFF_LENGTH];
  24          
  25          unsigned char tx_to_midi_out_con_start_index;
  26          unsigned char tx_to_midi_out_con_end_index;
  27          bit tx_to_midi_out_con_busy;
  28          bit tx_to_midi_out_con_full;
  29          
  30          unsigned char tx_to_serial_z8_start_index;
  31          unsigned char tx_to_serial_z8_end_index;
  32          bit tx_to_serial_z8_busy;
  33          bit tx_to_serial_z8_full;
C51 COMPILER V8.02   SERIAL                                                                02/19/2007 12:06:38 PAGE 26  

  34          
  35          // FROM MAIN.C
  36          extern xdata Midi_In_Struct  MIDI_In_From_Con, MIDI_In_From_Usb;
  37          extern bit must_start_bootloader_from_ez0_bit;
  38          extern bit ez_fw_midi_to_z8_z_ez1_bit;
  39          // V1.5 extern bit arpp_state_z_ez1_bit;
  40          // V1.5 extern bit arpp_midi_src_z_ez1_bit;
  41          
  42          // FROM IDENTITY.C
  43          extern unsigned char code identity[];
  44          
  45          // FROM BOOTLER.C
  46          extern volatile BYTE bootloader_state;
  47          extern BYTE fw_bl_src;
  48          
  49          unsigned char code jlabs_sysex_header[] = {
  50          MIDI_SOX, JLABS_SYX_ID0, JLABS_SYX_ID1, JLABS_SYX_ID2, JLABS_SYX_ID3, JLABS_SYX_ID4 
  51          };
  52          
  53          /* ******************************************************************** */
  54          /* Routine: Init_Serial_Ports                                                                                   */
  55          /* Process: SERIAL PORT 0 & 1 INITIALIZATIONS, based on 24Mhz Xtal              */
  56          /* Inputs:      None                                                                                                            */
  57          /* Outputs:     None                                                                                                            */
  58          /* Process: Serial ports 0 uses Timer 2 @ 31250 b/sec                                   */
  59          /*                      Serial ports 1 uses Timer 1 @ 57600 b/sec                                       */
  60          /* ******************************************************************** */
  61          void Init_Serial_Ports(void)
  62          {
  63   1      
  64   1      //             K * 24 000 000
  65   1      //Baud-Rate= ------------------------ = ((SMOD[7]+1) * 62500) / (256-TH1)
  66   1      //             32 * 12 * (256- TH1) 
  67   1      
  68   1              // TIMERS 0 & 1 COMMON
  69   1          TMOD  = 0x21;                       // TMOD: timer 1, mode 2, 8-bit reload 
  70   1                                                                      //               timer 0, mode 1, 16bits counter 
  71   1      
  72   1              // TIMER O : 2ms counter
  73   1          TH0  = (TIMER0_RELOAD >> 8);                // Setup reload value
  74   1          TL0  = (TIMER0_RELOAD & 0xFF);              // Setup overflow value
  75   1              ET0  = 1;                                                       // enable timer 0 interrupt    
  76   1              TR0  = 0;                               // TR0:  timer 0 is off for now
  77   1      
  78   1              // TIMER 1 : BAUD RATE GENERATOR FOR SERIAL PORTS 1
  79   1          // 62500 Bauds rate registers
  80   1      //V1.2    TH1  = 256-SERIAL_TO_Z8_BAUD_RELOAD;          // Setup Baudrate reload value
  81   1      //V1.2    TL1  = 256-SERIAL_TO_Z8_BAUD_RELOAD;          // Setup Baudrate overflow value
  82   1          TH1  = 256-SERIAL_TO_OCD_Z8_BAUD_RELOAD;    // Setup Baudrate reload value
  83   1          TL1  = 256-SERIAL_TO_OCD_Z8_BAUD_RELOAD;    // Setup Baudrate overflow value
  84   1          TCON = 0x40;                                                        // clear timer 1 itrs flags 
  85   1      //      TR1  = 1;                                       // TR1:  timer 1 run
  86   1              
  87   1      
  88   1              // TIMER 2 : BAUD RATE GENERATOR FOR SERIAL PORTS 0
  89   1          // 32150 Bauds rate registers
  90   1      //    TH2       = MSB(MIDI_OUT_1_BAUD_RELOAD);  // Setup Baudrate reload value
  91   1      //    TL2       = LSB(MIDI_OUT_1_BAUD_RELOAD);  // Setup Baudrate overflow value
  92   1          RCAP2H  = MSB(MIDI_OUT_1_BAUD_RELOAD);      // Setup Baudrate reload value
  93   1          RCAP2L  = LSB(MIDI_OUT_1_BAUD_RELOAD);      // Setup Baudrate overflow value
  94   1              T2CON = 0x34;                                                   // Set timer 2 for serial port 0
  95   1      //    TR2  = 1;                                         // TR2:  timer 2 is on
C51 COMPILER V8.02   SERIAL                                                                02/19/2007 12:06:38 PAGE 27  

  96   1      
  97   1              // Configure serial port 0 registers
  98   1              PCON  |= 0x80;      /* SMOD0=1 baud rate double enabled */
  99   1              SCON0 = 0x50;           /* SCON: mode 1, 8-bit UART, enable rcvr (0x50) */
 100   1      
 101   1              // Configure serial port 1 registers
 102   1              EICON |= 0x80;      /* SMOD1=1 baud rate double enabled */
 103   1              SCON1 = 0x50;           /* SCON1: mode 1, 8-bit UART, enable rcvr (0x50) */
 104   1      
 105   1              // Turn on serial port 0 : TO/FROM MIDI IN / OUT1 CONNECTORS
 106   1              ES0 = 1;                        /* enable serial port 0 interrupts */
 107   1              // Turn on serial port 1 : TO/FROM Z8 SERIAL PORT
 108   1              ES1 = 1;                        /* enable serial port 1 interrupts */
 109   1      }
 110          
 111          // ***************************************************************************
 112          // Routine      : Send_To_Midi_Out_Con()
 113          // Input        : data_to_send
 114          // Output       : None
 115          // Process      : Send a single byte to MIDI Out connector
 116          // ***************************************************************************
 117          void Send_To_Midi_Out_Con(BYTE data_to_send)
 118          {
 119   1              while( tx_to_midi_out_con_full );
 120   1      
 121   1              EA = 0; // Disable 8051 Interrupts
 122   1      
 123   1              if( !tx_to_midi_out_con_busy )
 124   1              {
 125   2                      tx_to_midi_out_con_busy = TRUE;
 126   2                      SBUF0 = data_to_send;
 127   2          }
 128   1          else 
 129   1              {
 130   2                      TX_To_Midi_Out_Con_Buff[tx_to_midi_out_con_end_index++ & (SERIAL_TX_BUFF_LENGTH-1)] = data_to_send;
 131   2                      if( ((tx_to_midi_out_con_end_index ^ tx_to_midi_out_con_start_index) & (SERIAL_TX_BUFF_LENGTH-1)) == 0 )
 132   2                              tx_to_midi_out_con_full = TRUE;
 133   2          }   
 134   1      
 135   1              EA = 1; // Re-Enable 8051 interrupts
 136   1      }
 137          
 138          // ***************************************************************************
 139          // Routine      : Check_MIDI_Buff_Send_To_Z8_Board()
 140          // Input        : 
 141          // Output       : None
 142          // Process      : Send MIDI In buffer OR USB In Buffer to Z8 if 
 143          //                              - MAWZER dedicated incoming sysex
 144          //                              - arpp is On and not a sysex has been received
 145          // ***************************************************************************
 146          void Check_MIDI_Buff_Send_To_Z8_Board(Midi_In_Struct *midi_struct, BYTE end_index_local)
 147          {
 148   1              BYTE start_index_local;
 149   1      //      BYTE end_index_local;
 150   1              BYTE midi_mess_size;
 151   1              BYTE midi_mess_first_byte;
 152   1              BYTE sysex_index;
 153   1              BYTE tmp;
 154   1              bit /*v1.1 must_send_midi_to_z8,*/ must_send_sysex_to_z8, must_send_to_z8;
 155   1      
 156   1              start_index_local = midi_struct->start_index;
 157   1      //      EA = 0;
C51 COMPILER V8.02   SERIAL                                                                02/19/2007 12:06:38 PAGE 28  

 158   1      //      end_index_local   = midi_struct->end_index;
 159   1      //      EA = 1;
 160   1      
 161   1              //v1.1 if(start_index_local == end_index_local) return;
 162   1              while(start_index_local != end_index_local)
 163   1              {
 164   2                      //v1.1 must_send_midi_to_z8     = FALSE;
 165   2                      must_send_sysex_to_z8   = FALSE;
 166   2                      must_send_to_z8                 = FALSE;
 167   2              
 168   2                      // v1.1 copy first midi byte to a local memory
 169   2                      midi_mess_first_byte    = midi_struct->buffer[start_index_local];
 170   2                      EA=0;
 171   2                      midi_mess_size = Get_MIDI_Msg_Size(midi_mess_first_byte) + 1;
 172   2                      EA=1;   
 173   2                      
 174   2                      // a sysex is into the buffer ?
 175   2                      if(midi_mess_size == 0)         
 176   2                      {
 177   3                              sysex_index = start_index_local;
 178   3                              while( (midi_struct->buffer[sysex_index] != MIDI_EOX) && (sysex_index != end_index_local))
 179   3                              {
 180   4                                      midi_mess_size++;
 181   4                                      sysex_index = (sysex_index + 1)&(MIDI_IN_FROM_CON_BUFF_LENGHT-1);
 182   4                              }
 183   3                              midi_mess_size++;
 184   3                      }
 185   2      
 186   2                      // Check it is a jlabs dedicated sysex (check if all jlabs sysex header is present)
 187   2                      sysex_index = 0;        
 188   2                      while((midi_struct->buffer[(start_index_local + sysex_index)&(MIDI_IN_FROM_CON_BUFF_LENGHT-1)] 
 189   2                                      == jlabs_sysex_header[sysex_index]) && (sysex_index < JLABS_SYX_HEADER_SIZE))
 190   2                                      sysex_index++;
 191   2              
 192   2                      // a whole jlabs sysex header was in the buffer ?
 193   2                      if(sysex_index == JLABS_SYX_HEADER_SIZE)
 194   2                      {
 195   3                              // also check this sysex is an incoming sysex for the 3X, as opposed to a outgoing sysex
 196   3                              if(!(midi_struct->buffer[(start_index_local+JLABS_SYX_HEADER_SIZE)&(MIDI_IN_FROM_CON_BUFF_LENGHT-1)] & 
             -sysex_direction_sysxid0))
 197   3                              {
 198   4                                      // check if eox present
 199   4                                      //v1.1 if(midi_struct->buffer[(end_index_local-1)&(MIDI_IN_FROM_CON_BUFF_LENGHT-1)]     == MIDI_EOX)
 200   4                                      if(midi_struct->buffer[(start_index_local+midi_mess_size-1)&(MIDI_IN_FROM_CON_BUFF_LENGHT-1)]   == MIDI_
             -EOX)
 201   4                                      {
 202   5                                                      /////////////////////////// It is a MAWZER INCOMING SYSEX ////////////////////////////////////
 203   5                                                      
 204   5                                                      // are we bootloading ? NO : Check if must start bootloader OR forward this sysex to Z8 board
 205   5                                                      if(bootloader_state == BOOTLOADER_OFF)
 206   5                                                      {
 207   6                                                              // Check if must start bootloader while we are in normal mode
 208   6                                                              if( (midi_struct->buffer[(start_index_local+JLABS_SYX_HEADER_SIZE)&(MIDI_IN_FROM_CON_BUFF_LENGHT-1)
             -] == (/*v1.1 FRAME_IS_FIRMWARE*/FRAME_IS_FIRMWARE_OR_PURE_MIDI | acknoledge_sysxid0 | checksum_check_sysxid0))
 209   6                                                                // data lenght = 127 is used to start bootloader
 210   6                                                                &&(midi_struct->buffer[(start_index_local+JLABS_SYX_HEADER_SIZE+1)&(MIDI_IN_FROM_CON_BUFF_LENGHT-
             -1)] == DATA_LENGHT_START_BOOTLOADER) )
 211   6                                                                      // flag the bootloader to start it and exit
 212   6                                                                      must_start_bootloader_from_ez0_bit = TRUE;
 213   6                                                              // send to z8 this incoming sysex
 214   6                                                              else
 215   6                                                              {
C51 COMPILER V8.02   SERIAL                                                                02/19/2007 12:06:38 PAGE 29  

 216   7                                                                      must_send_sysex_to_z8 = TRUE; // it is a non bootloader jlabs sysex
 217   7                                                                      must_send_to_z8 = TRUE;
 218   7                                                              }
 219   6                                                      } // end normal mode
 220   5                                                      else
 221   5                                                  /////////////////////////// HERE WE ARE IN BOOTLOADER MODE /////////////////////////
 222   5                                                      //if(bootloader_state == WAIT_FW_DATA)
 223   5                                                      {
 224   6                                                              //DEBUGJDS turn on USB led
 225   6      //                                                      USB_LED_PORT_OUT |= USB_LED_PIN;
 226   6                              
 227   6                                                              // determine the bootloader source if not yet known
 228   6                                                              if(fw_bl_src == FW_BL_SRC_UNKNOWN)
 229   6                                                              {
 230   7                                                                      if((Midi_In_Struct *) midi_struct == (Midi_In_Struct *) &MIDI_In_From_Usb)
 231   7                                                                              fw_bl_src = FW_BL_SRC_USB_IN;
 232   7                                                                      else
 233   7                                                                              fw_bl_src = FW_BL_SRC_MIDI_IN;
 234   7                                                              }
 235   6                              
 236   6                                                              // BOOTLOADER MODE SYSEX RECEIVED
 237   6                                                              DecodeFirmwareSysex(midi_struct);
 238   6                              
 239   6      //                                                      USB_LED_PORT_OUT &= ~USB_LED_PIN;
 240   6                              
 241   6                                                              // the whole sysex has now been treated
 242   6                                                              // no circular buffer while upgrading firmware
 243   6                                                              midi_struct->start_index        = 0;
 244   6                                                              midi_struct->end_index          = 0;
 245   6                                                              midi_struct->current_index      = 0;
 246   6                                                              
 247   6                                                              return;
 248   6                                                      }       // end bootloader mode;
 249   5                                      } // end eox present
 250   4                              } // end incoming jlabs sysex
 251   3                      } // end it was a jlabs sysex (header fully recognized)
 252   2                              
 253   2                      
 254   2                      // send all midi to z8 if arpeggio on and src corresponding enabled
 255   2                      // if sysex_index is different than 0 then another NON-jlabs sysex has been received, do not forward it 
             -to z8
 256   2                      // if it was a jlabs sysex ignore the following
 257   2                      if(!must_send_sysex_to_z8)      // it was not a jlabs sysex
 258   2                      {
 259   3      // V1.5                 if(!sysex_index)                // it was not a sysex at all (F0 was not the first byte)
 260   3      // V1.5                 {
 261   3                                      // V1.5 if(arpp_state_z_ez1_bit)        // the arpp is ON
 262   3                                      if(ez_fw_midi_to_z8_z_ez1_bit)  // Z8 wants to receive all MIDI events (arpp is on or mackie control en
             -abled)
 263   3                                      {
 264   4                                              must_send_to_z8 = TRUE; // V1.5
 265   4      
 266   4      /*                                      // v1.1 send to z8 arpp only if note on or note off
 267   4                                              if( (midi_mess_first_byte <= (MIDI_NOTE_ON + 0x0F)) &&
 268   4                                                      (midi_mess_first_byte >= MIDI_NOTE_OFF) )
 269   4                                              {
 270   4                                                      // are we treating the selected arpeggio source input
 271   4                                                      if((Midi_In_Struct *) midi_struct == (Midi_In_Struct *) &MIDI_In_From_Usb)
 272   4                                                      {
 273   4                                                              // we are treating the usb in buffer here
 274   4                                                              if(arpp_midi_src_z_ez1_bit)
 275   4                                                              {
C51 COMPILER V8.02   SERIAL                                                                02/19/2007 12:06:38 PAGE 30  

 276   4                                                                      //v1.1 must_send_midi_to_z8 = TRUE;
 277   4                                                                      must_send_to_z8 = TRUE;
 278   4                                                              }
 279   4                                                      }
 280   4                                                      else
 281   4                                                      // v1.1 the following line should not be necessary, anyway ...
 282   4                                                      //if((Midi_In_Struct *) midi_struct == (Midi_In_Struct *) &MIDI_In_From_Con)
 283   4                                                      {
 284   4                                                              // we are treating the midi in buffer here
 285   4                                                              if(!arpp_midi_src_z_ez1_bit)
 286   4                                                              {
 287   4                                                                      //v1.1 must_send_midi_to_z8 = TRUE;
 288   4                                                                      must_send_to_z8 = TRUE;
 289   4                                                              }
 290   4                                                      }
 291   4                                              } // end it was a note on/off
 292   4      */
 293   4                                      } // end Z8 wants to received all MIDI events
 294   3      // V1.5         } // end it was not a sysex at all
 295   3      //                      else
 296   3                                      // it was a NON jlabs sysex : do not forward to z8 and return 
 297   3      //                              return;
 298   3                      } // end it was not a jlabs sysex
 299   2              
 300   2                      // do data have to be forwarded to z8 board ?
 301   2                      if(must_send_to_z8)
 302   2                      {
 303   3                              // First send header bytes to Z8 board, SOF
 304   3                              Send_To_Serial_Z8(SOF_TO_EZ);
 305   3                              
 306   3                              // a jlabs sysex has to be forwarded to z8; skip sysex header 
 307   3                              if(must_send_sysex_to_z8)
 308   3                              {
 309   4                                      // then next byte to send is the usefull bytes of received sysex skip (f0 00 20 4f 00 01 )
 310   4                                      start_index_local = (start_index_local + JLABS_SYX_HEADER_SIZE)&(MIDI_IN_FROM_CON_BUFF_LENGHT-1);
 311   4                                      // skip eox f7
 312   4                                      // v1.1 end_index_local   =     (end_index_local-1)&(MIDI_IN_FROM_CON_BUFF_LENGHT-1);
 313   4                                      // a sysex is present, loop will end when byte = EOX, set the loop val to its maximum
 314   4                                      midi_mess_size = midi_mess_size - JLABS_SYX_HEADER_SIZE - 1;
 315   4      
 316   4                              } // end must forward a sysex
 317   3                              else
 318   3                              {
 319   4                                      // must send pure midi to Z8 board (id = 2)
 320   4                                      // V1.5 also indicates to Z8 the MIDI In source (USB or MIDI in connector)
 321   4                                      tmp = FRAME_IS_FIRMWARE_OR_PURE_MIDI;
 322   4                                      if((Midi_In_Struct *) midi_struct == (Midi_In_Struct *) &MIDI_In_From_Usb)
 323   4                                              tmp |= pure_midi_from_usb_sysxid0;
 324   4                                      
 325   4                                      Send_To_Serial_Z8(tmp); 
 326   4                              }
 327   3      
 328   3                              // Then send all bytes, skip eox
 329   3                              //v1.1 while(start_index_local != end_index_local)
 330   3                              // use sysex_index since not anymore used in this loop
 331   3                              sysex_index = (start_index_local + midi_mess_size)&(MIDI_IN_FROM_CON_BUFF_LENGHT-1);
 332   3                              while( start_index_local != sysex_index)
 333   3                              {
 334   4                                      // Forward midi bytes to Z8 board
 335   4                                      Send_To_Serial_Z8(midi_struct->buffer[start_index_local]);
 336   4                                      // inc index
 337   4                                      start_index_local =  (start_index_local + 1) & (MIDI_IN_FROM_CON_BUFF_LENGHT - 1);
C51 COMPILER V8.02   SERIAL                                                                02/19/2007 12:06:38 PAGE 31  

 338   4                              }
 339   3                                              
 340   3                              // a jlabs sysex has to be forwarded to z8; skip sysex header 
 341   3                              if(must_send_sysex_to_z8)
 342   3                                      // skip eox
 343   3                                      start_index_local =  (start_index_local + 1) & (MIDI_IN_FROM_CON_BUFF_LENGHT - 1);
 344   3      
 345   3                              // Finish by sending end of frame EOF bytes to Z8 board
 346   3                              Send_To_Serial_Z8(EOF_TO_EZ);
 347   3                      }
 348   2                      else
 349   2                              start_index_local =  (start_index_local + midi_mess_size) & (MIDI_IN_FROM_CON_BUFF_LENGHT - 1);                 
 350   2              }
 351   1      
 352   1              // This buffer has now been processed, update circular pointer
 353   1              // this is done into the caller
 354   1              // midi_struct->start_index = start_index_local;
 355   1              
 356   1      }
 357          
 358          // ***************************************************************************
 359          // Routine      : Send_To_Serial_Z8()
 360          // Input        : data_to_send
 361          // Output       : None
 362          // Process      : Send a single byte to TX2 (bsp z8 board)
 363          // ***************************************************************************
 364          void Send_To_Serial_Z8(BYTE data_to_send)
 365          {
 366   1              while( tx_to_serial_z8_full );
 367   1      
 368   1              EA = 0; // Disable 8051 Interrupts
 369   1      
 370   1              if( !tx_to_serial_z8_busy )
 371   1              {
 372   2                      tx_to_serial_z8_busy = TRUE;
 373   2                      SBUF1 = data_to_send;
 374   2          }
 375   1          else 
 376   1              {
 377   2                      TX_To_Serial_Z8_Buff[tx_to_serial_z8_end_index++ & (SERIAL_TX_BUFF_LENGTH-1)] = data_to_send;
 378   2                      if( ((tx_to_serial_z8_end_index ^ tx_to_serial_z8_start_index) & (SERIAL_TX_BUFF_LENGTH-1)) == 0 )
 379   2                              tx_to_serial_z8_full = TRUE;
 380   2          }   
 381   1      
 382   1              EA = 1; // Re-Enable 8051 interrupts
 383   1      
 384   1      }
 385          
 386          // ***************************************************************************
 387          // Routine      : Send_Single_Framed_byte_To_Z8()
 388          // Input        : 
 389          // Output       : None
 390          // Process      : Send a single byte to Z8 board, byte is framed
 391          //                        v1.1 : this function always sends a FRAME_IS_COMMON_PARAM byte
 392          // ***************************************************************************
 393          void Send_Single_Framed_byte_To_Z8(BYTE SYSEX_ID2, BYTE byte_to_send)
 394          {
 395   1              
 396   1              // First send header bytes to Z8 board, SOF
 397   1              Send_To_Serial_Z8(SOF_TO_EZ);
 398   1              
 399   1              // Now send frame type
C51 COMPILER V8.02   SERIAL                                                                02/19/2007 12:06:38 PAGE 32  

 400   1      //v1.1  Send_To_Serial_Z8(SYSEX_ID0);
 401   1               Send_To_Serial_Z8(FRAME_IS_COMMON_PARAM);
 402   1              
 403   1              // Now send lenght (unnecessary in fact) (always 1 for single byte)
 404   1              Send_To_Serial_Z8(0x01);
 405   1      
 406   1              // Now send address
 407   1              Send_To_Serial_Z8(SYSEX_ID2);
 408   1      
 409   1              // Now send dummy : always 0 for single byte
 410   1              Send_To_Serial_Z8(0);
 411   1      
 412   1              // Now send data
 413   1              Send_To_Serial_Z8(byte_to_send);
 414   1      
 415   1              // Now send end of frame
 416   1              Send_To_Serial_Z8(EOF_TO_EZ);
 417   1      
 418   1      }
 419          
C51 COMPILER V8.02   SERIAL                                                                02/19/2007 12:06:38 PAGE 33  

ASSEMBLY LISTING OF GENERATED OBJECT CODE


             ; FUNCTION Com002D (BEGIN)
0000         L?0046:
0000 E500        R     MOV     A,midi_struct+02H
0002 2405              ADD     A,#05H
0004 F9                MOV     R1,A
0005 E4                CLR     A
0006 3500        R     ADDC    A,midi_struct+01H
0008 FA                MOV     R2,A
0009 ED                MOV     A,R5
000A 2406              ADD     A,#06H
000C         L?0047:
000C FF                MOV     R7,A
000D         L?0048:
000D 7E00              MOV     R6,#00H
000F EF                MOV     A,R7
0010 547F              ANL     A,#07FH
0012 29                ADD     A,R1
0013         L?0049:
0013 F9                MOV     R1,A
0014 EE                MOV     A,R6
0015 3A                ADDC    A,R2
0016 FA                MOV     R2,A
0017 020000      E     LJMP    ?C?CLDPTR
001A         L?0050:
001A         L?0051:
001A AB00        R     MOV     R3,midi_struct
001C         L?0052:
001C E500        R     MOV     A,midi_struct+02H
001E 2405              ADD     A,#05H
0020 F9                MOV     R1,A
0021 E4                CLR     A
0022 3500        R     ADDC    A,midi_struct+01H
0024 FA                MOV     R2,A
0025 22                RET     
0026         L?0053:
0026         L?0054:
0026 AB00        R     MOV     R3,midi_struct
0028 AA00        R     MOV     R2,midi_struct+01H
002A A900        R     MOV     R1,midi_struct+02H
002C 22                RET     
             ; FUNCTION Com002D (END)

             ; FUNCTION Init_Serial_Ports (BEGIN)
                                           ; SOURCE LINE # 61
                                           ; SOURCE LINE # 62
                                           ; SOURCE LINE # 69
0000 758921            MOV     TMOD,#021H
                                           ; SOURCE LINE # 73
0003 758CE0            MOV     TH0,#0E0H
                                           ; SOURCE LINE # 74
0006 758AC0            MOV     TL0,#0C0H
                                           ; SOURCE LINE # 75
0009 D2A9              SETB    ET0
                                           ; SOURCE LINE # 76
000B C28C              CLR     TR0
                                           ; SOURCE LINE # 82
000D 758DFC            MOV     TH1,#0FCH
                                           ; SOURCE LINE # 83
0010 758BFC            MOV     TL1,#0FCH
C51 COMPILER V8.02   SERIAL                                                                02/19/2007 12:06:38 PAGE 34  

                                           ; SOURCE LINE # 84
0013 758840            MOV     TCON,#040H
                                           ; SOURCE LINE # 92
0016 75CBFF            MOV     RCAP2H,#0FFH
                                           ; SOURCE LINE # 93
0019 75CAD0            MOV     RCAP2L,#0D0H
                                           ; SOURCE LINE # 94
001C 75C834            MOV     T2CON,#034H
                                           ; SOURCE LINE # 98
001F 438780            ORL     PCON,#080H
                                           ; SOURCE LINE # 99
0022 759850            MOV     SCON0,#050H
                                           ; SOURCE LINE # 102
0025 43D880            ORL     EICON,#080H
                                           ; SOURCE LINE # 103
0028 75C050            MOV     SCON1,#050H
                                           ; SOURCE LINE # 106
002B D2AC              SETB    ES0
                                           ; SOURCE LINE # 108
002D D2AE              SETB    ES1
                                           ; SOURCE LINE # 109
002F 22                RET     
             ; FUNCTION Init_Serial_Ports (END)

             ; FUNCTION _Send_To_Midi_Out_Con (BEGIN)
                                           ; SOURCE LINE # 117
;---- Variable 'data_to_send' assigned to Register 'R7' ----
                                           ; SOURCE LINE # 118
0000         ?C0002:
                                           ; SOURCE LINE # 119
0000 2000FD      R     JB      tx_to_midi_out_con_full,?C0002
0003         ?C0003:
                                           ; SOURCE LINE # 121
0003 C2AF              CLR     EA
                                           ; SOURCE LINE # 123
0005 200006      R     JB      tx_to_midi_out_con_busy,?C0004
                                           ; SOURCE LINE # 124
                                           ; SOURCE LINE # 125
0008 D200        R     SETB    tx_to_midi_out_con_busy
                                           ; SOURCE LINE # 126
000A 8F99              MOV     SBUF0,R7
                                           ; SOURCE LINE # 127
000C 8016              SJMP    ?C0005
000E         ?C0004:
                                           ; SOURCE LINE # 129
                                           ; SOURCE LINE # 130
000E AE00        R     MOV     R6,tx_to_midi_out_con_end_index
0010 0500        R     INC     tx_to_midi_out_con_end_index
0012 EE                MOV     A,R6
0013 541F              ANL     A,#01FH
0015 2400        R     ADD     A,#LOW TX_To_Midi_Out_Con_Buff
0017 F8                MOV     R0,A
0018 A607              MOV     @R0,AR7
                                           ; SOURCE LINE # 131
001A E500        R     MOV     A,tx_to_midi_out_con_end_index
001C 6500        R     XRL     A,tx_to_midi_out_con_start_index
001E 541F              ANL     A,#01FH
0020 7002              JNZ     ?C0005
                                           ; SOURCE LINE # 132
0022 D200        R     SETB    tx_to_midi_out_con_full
                                           ; SOURCE LINE # 133
0024         ?C0005:
C51 COMPILER V8.02   SERIAL                                                                02/19/2007 12:06:38 PAGE 35  

                                           ; SOURCE LINE # 135
0024 D2AF              SETB    EA
                                           ; SOURCE LINE # 136
0026 22                RET     
             ; FUNCTION _Send_To_Midi_Out_Con (END)

             ; FUNCTION _Check_MIDI_Buff_Send_To_Z8_Board (BEGIN)
                                           ; SOURCE LINE # 146
0000 8D00        R     MOV     end_index_local,R5
0002 8B00        R     MOV     midi_struct,R3
0004 8A00        R     MOV     midi_struct+01H,R2
0006 8900        R     MOV     midi_struct+02H,R1
                                           ; SOURCE LINE # 147
                                           ; SOURCE LINE # 156
0008 120000      E     LCALL   ?C?CLDPTR
000B F500        R     MOV     start_index_local,A
000D         ?C0008:
                                           ; SOURCE LINE # 162
000D E500        R     MOV     A,start_index_local
000F 6500        R     XRL     A,end_index_local
0011 7003              JNZ     $ + 5H
0013 020000      R     LJMP    ?C0025
                                           ; SOURCE LINE # 163
                                           ; SOURCE LINE # 165
0016 C200        R     CLR     must_send_sysex_to_z8
                                           ; SOURCE LINE # 166
0018 C200        R     CLR     must_send_to_z8
                                           ; SOURCE LINE # 169
001A 120000      R     LCALL   L?0050
001D 7E00              MOV     R6,#00H
001F E9                MOV     A,R1
0020 2500        R     ADD     A,start_index_local
0022 120000      R     LCALL   L?0049
0025 FF                MOV     R7,A
;---- Variable 'midi_mess_first_byte' assigned to Register 'R7' ----
                                           ; SOURCE LINE # 170
0026 C2AF              CLR     EA
                                           ; SOURCE LINE # 171
0028 120000      E     LCALL   _?Get_MIDI_Msg_Size
002B EF                MOV     A,R7
002C 04                INC     A
002D F500        R     MOV     midi_mess_size,A
                                           ; SOURCE LINE # 172
002F D2AF              SETB    EA
                                           ; SOURCE LINE # 175
0031 7025              JNZ     ?C0010
                                           ; SOURCE LINE # 176
                                           ; SOURCE LINE # 177
0033 850000      R     MOV     sysex_index,start_index_local
0036         ?C0011:
                                           ; SOURCE LINE # 178
0036 120000      R     LCALL   L?0050
0039 7E00              MOV     R6,#00H
003B E9                MOV     A,R1
003C 2500        R     ADD     A,sysex_index
003E 120000      R     LCALL   L?0049
0041 64F7              XRL     A,#0F7H
0043 6011              JZ      ?C0012
0045 E500        R     MOV     A,sysex_index
0047 6500        R     XRL     A,end_index_local
0049 600B              JZ      ?C0012
                                           ; SOURCE LINE # 179
C51 COMPILER V8.02   SERIAL                                                                02/19/2007 12:06:38 PAGE 36  

                                           ; SOURCE LINE # 180
004B 0500        R     INC     midi_mess_size
                                           ; SOURCE LINE # 181
004D E500        R     MOV     A,sysex_index
004F 04                INC     A
0050 547F              ANL     A,#07FH
0052 F500        R     MOV     sysex_index,A
                                           ; SOURCE LINE # 182
0054 80E0              SJMP    ?C0011
0056         ?C0012:
                                           ; SOURCE LINE # 183
0056 0500        R     INC     midi_mess_size
                                           ; SOURCE LINE # 184
0058         ?C0010:
                                           ; SOURCE LINE # 187
0058 E4                CLR     A
0059 F500        R     MOV     sysex_index,A
005B         ?C0013:
                                           ; SOURCE LINE # 188
005B 120000      R     LCALL   L?0051
005E AD00        R     MOV     R5,start_index_local
0060 7C00              MOV     R4,#00H
0062 ED                MOV     A,R5
0063 2500        R     ADD     A,sysex_index
0065 120000      R     LCALL   L?0047
0068 FF                MOV     R7,A
0069 E500        R     MOV     A,sysex_index
006B 900000      R     MOV     DPTR,#jlabs_sysex_header
006E 93                MOVC    A,@A+DPTR
006F B5070B            CJNE    A,AR7,?C0014
0072 E500        R     MOV     A,sysex_index
0074 C3                CLR     C
0075 9406              SUBB    A,#06H
0077 5004              JNC     ?C0014
                                           ; SOURCE LINE # 190
0079 0500        R     INC     sysex_index
007B 80DE              SJMP    ?C0013
007D         ?C0014:
                                           ; SOURCE LINE # 193
007D E500        R     MOV     A,sysex_index
007F 6406              XRL     A,#06H
0081 6003              JZ      $ + 5H
0083 020000      R     LJMP    ?C0015
                                           ; SOURCE LINE # 194
                                           ; SOURCE LINE # 196
0086 AB00        R     MOV     R3,midi_struct
0088 120000      R     LCALL   L?0046
008B 20E676            JB      ACC.6,?C0015
                                           ; SOURCE LINE # 197
                                           ; SOURCE LINE # 200
008E 120000      R     LCALL   L?0052
0091 AD00        R     MOV     R5,start_index_local
0093 7C00              MOV     R4,#00H
0095 ED                MOV     A,R5
0096 2500        R     ADD     A,midi_mess_size
0098 FF                MOV     R7,A
0099 EC                MOV     A,R4
009A 33                RLC     A
009B CF                XCH     A,R7
009C 24FF              ADD     A,#0FFH
009E CF                XCH     A,R7
009F 120000      R     LCALL   L?0048
C51 COMPILER V8.02   SERIAL                                                                02/19/2007 12:06:38 PAGE 37  

00A2 64F7              XRL     A,#0F7H
00A4 705E              JNZ     ?C0015
                                           ; SOURCE LINE # 201
                                           ; SOURCE LINE # 205
00A6 E500        E     MOV     A,bootloader_state
00A8 701D              JNZ     ?C0018
                                           ; SOURCE LINE # 206
                                           ; SOURCE LINE # 208
00AA 120000      R     LCALL   L?0046
00AD B41A11            CJNE    A,#01AH,?C0019
00B0 120000      R     LCALL   L?0052
00B3 E500        R     MOV     A,start_index_local
00B5 2407              ADD     A,#07H
00B7 120000      R     LCALL   L?0047
00BA B47F04            CJNE    A,#07FH,?C0019
                                           ; SOURCE LINE # 212
00BD D200        E     SETB    must_start_bootloader_from_ez0_bit
00BF 8043              SJMP    ?C0015
00C1         ?C0019:
                                           ; SOURCE LINE # 215
                                           ; SOURCE LINE # 216
00C1 D200        R     SETB    must_send_sysex_to_z8
                                           ; SOURCE LINE # 217
00C3 D200        R     SETB    must_send_to_z8
                                           ; SOURCE LINE # 218
                                           ; SOURCE LINE # 219
00C5 803D              SJMP    ?C0015
00C7         ?C0018:
                                           ; SOURCE LINE # 223
                                           ; SOURCE LINE # 228
00C7 E500        E     MOV     A,fw_bl_src
00C9 701C              JNZ     ?C0022
                                           ; SOURCE LINE # 229
                                           ; SOURCE LINE # 230
00CB 04                INC     A
00CC 900000      E     MOV     DPTR,#MIDI_In_From_Usb
00CF 6500        R     XRL     A,midi_struct
00D1 700A              JNZ     ?C0043
00D3 E500        R     MOV     A,midi_struct+02H
00D5 6582              XRL     A,DPL
00D7 7004              JNZ     ?C0043
00D9 E500        R     MOV     A,midi_struct+01H
00DB 6583              XRL     A,DPH
00DD         ?C0043:
00DD 7005              JNZ     ?C0023
                                           ; SOURCE LINE # 231
00DF 750002      E     MOV     fw_bl_src,#02H
00E2 8003              SJMP    ?C0022
00E4         ?C0023:
                                           ; SOURCE LINE # 233
00E4 750001      E     MOV     fw_bl_src,#01H
                                           ; SOURCE LINE # 234
00E7         ?C0022:
                                           ; SOURCE LINE # 237
00E7 120000      R     LCALL   L?0053
00EA 120000      E     LCALL   _DecodeFirmwareSysex
                                           ; SOURCE LINE # 243
00ED 120000      R     LCALL   L?0053
00F0 E4                CLR     A
00F1 120000      E     LCALL   ?C?CSTPTR
                                           ; SOURCE LINE # 244
00F4 120000      R     LCALL   L?0054
C51 COMPILER V8.02   SERIAL                                                                02/19/2007 12:06:38 PAGE 38  

00F7 900001            MOV     DPTR,#01H
00FA 120000      E     LCALL   ?C?CSTOPTR
                                           ; SOURCE LINE # 245
00FD 900003            MOV     DPTR,#03H
0100 E4                CLR     A
0101 020000      E     LJMP    ?C?CSTOPTR
                                           ; SOURCE LINE # 248
                                           ; SOURCE LINE # 249
                                           ; SOURCE LINE # 250
                                           ; SOURCE LINE # 251
0104         ?C0015:
                                           ; SOURCE LINE # 257
0104 200005      R     JB      must_send_sysex_to_z8,?C0026
                                           ; SOURCE LINE # 258
                                           ; SOURCE LINE # 262
0107 300002      E     JNB     ez_fw_midi_to_z8_z_ez1_bit,?C0026
                                           ; SOURCE LINE # 263
                                           ; SOURCE LINE # 264
010A D200        R     SETB    must_send_to_z8
                                           ; SOURCE LINE # 293
                                           ; SOURCE LINE # 298
010C         ?C0026:
                                           ; SOURCE LINE # 301
010C 300070      R     JNB     must_send_to_z8,?C0028
                                           ; SOURCE LINE # 302
                                           ; SOURCE LINE # 304
010F 7FFF              MOV     R7,#0FFH
0111 120000      R     LCALL   _Send_To_Serial_Z8
                                           ; SOURCE LINE # 307
0114 300010      R     JNB     must_send_sysex_to_z8,?C0029
                                           ; SOURCE LINE # 308
                                           ; SOURCE LINE # 310
0117 E500        R     MOV     A,start_index_local
0119 2406              ADD     A,#06H
011B 547F              ANL     A,#07FH
011D F500        R     MOV     start_index_local,A
                                           ; SOURCE LINE # 314
011F E500        R     MOV     A,midi_mess_size
0121 24F9              ADD     A,#0F9H
0123 F500        R     MOV     midi_mess_size,A
                                           ; SOURCE LINE # 316
0125 8020              SJMP    ?C0030
0127         ?C0029:
                                           ; SOURCE LINE # 318
                                           ; SOURCE LINE # 321
;---- Variable 'tmp' assigned to Register 'R7' ----
0127 7F02              MOV     R7,#02H
                                           ; SOURCE LINE # 322
0129 120000      R     LCALL   L?0054
012C 7401              MOV     A,#01H
012E 900000      E     MOV     DPTR,#MIDI_In_From_Usb
0131 6500        R     XRL     A,midi_struct
0133 700A              JNZ     ?C0044
0135 E500        R     MOV     A,midi_struct+02H
0137 6582              XRL     A,DPL
0139 7004              JNZ     ?C0044
013B E500        R     MOV     A,midi_struct+01H
013D 6583              XRL     A,DPH
013F         ?C0044:
013F 7003              JNZ     ?C0031
                                           ; SOURCE LINE # 323
0141 430720            ORL     AR7,#020H
C51 COMPILER V8.02   SERIAL                                                                02/19/2007 12:06:38 PAGE 39  

0144         ?C0031:
                                           ; SOURCE LINE # 325
0144 120000      R     LCALL   _Send_To_Serial_Z8
                                           ; SOURCE LINE # 326
0147         ?C0030:
                                           ; SOURCE LINE # 331
0147 E500        R     MOV     A,start_index_local
0149 2500        R     ADD     A,midi_mess_size
014B 547F              ANL     A,#07FH
014D F500        R     MOV     sysex_index,A
014F         ?C0032:
                                           ; SOURCE LINE # 332
014F E500        R     MOV     A,start_index_local
0151 6500        R     XRL     A,sysex_index
0153 6018              JZ      ?C0033
                                           ; SOURCE LINE # 333
                                           ; SOURCE LINE # 335
0155 120000      R     LCALL   L?0051
0158 7E00              MOV     R6,#00H
015A E9                MOV     A,R1
015B 2500        R     ADD     A,start_index_local
015D 120000      R     LCALL   L?0049
0160 FF                MOV     R7,A
0161 120000      R     LCALL   _Send_To_Serial_Z8
                                           ; SOURCE LINE # 337
0164 E500        R     MOV     A,start_index_local
0166 04                INC     A
0167 547F              ANL     A,#07FH
0169 F500        R     MOV     start_index_local,A
                                           ; SOURCE LINE # 338
016B 80E2              SJMP    ?C0032
016D         ?C0033:
                                           ; SOURCE LINE # 341
016D 300007      R     JNB     must_send_sysex_to_z8,?C0034
                                           ; SOURCE LINE # 343
0170 E500        R     MOV     A,start_index_local
0172 04                INC     A
0173 547F              ANL     A,#07FH
0175 F500        R     MOV     start_index_local,A
0177         ?C0034:
                                           ; SOURCE LINE # 346
0177 7FFE              MOV     R7,#0FEH
0179 120000      R     LCALL   _Send_To_Serial_Z8
                                           ; SOURCE LINE # 347
017C 020000      R     LJMP    ?C0008
017F         ?C0028:
                                           ; SOURCE LINE # 349
017F E500        R     MOV     A,start_index_local
0181 2500        R     ADD     A,midi_mess_size
0183 547F              ANL     A,#07FH
0185 F500        R     MOV     start_index_local,A
                                           ; SOURCE LINE # 350
0187 020000      R     LJMP    ?C0008
                                           ; SOURCE LINE # 356
018A         ?C0025:
018A 22                RET     
             ; FUNCTION _Check_MIDI_Buff_Send_To_Z8_Board (END)

             ; FUNCTION _Send_To_Serial_Z8 (BEGIN)
                                           ; SOURCE LINE # 364
;---- Variable 'data_to_send' assigned to Register 'R7' ----
                                           ; SOURCE LINE # 365
C51 COMPILER V8.02   SERIAL                                                                02/19/2007 12:06:38 PAGE 40  

0000         ?C0036:
                                           ; SOURCE LINE # 366
0000 2000FD      R     JB      tx_to_serial_z8_full,?C0036
0003         ?C0037:
                                           ; SOURCE LINE # 368
0003 C2AF              CLR     EA
                                           ; SOURCE LINE # 370
0005 200006      R     JB      tx_to_serial_z8_busy,?C0038
                                           ; SOURCE LINE # 371
                                           ; SOURCE LINE # 372
0008 D200        R     SETB    tx_to_serial_z8_busy
                                           ; SOURCE LINE # 373
000A 8FC1              MOV     SBUF1,R7
                                           ; SOURCE LINE # 374
000C 8016              SJMP    ?C0039
000E         ?C0038:
                                           ; SOURCE LINE # 376
                                           ; SOURCE LINE # 377
000E AE00        R     MOV     R6,tx_to_serial_z8_end_index
0010 0500        R     INC     tx_to_serial_z8_end_index
0012 EE                MOV     A,R6
0013 541F              ANL     A,#01FH
0015 2400        R     ADD     A,#LOW TX_To_Serial_Z8_Buff
0017 F8                MOV     R0,A
0018 A607              MOV     @R0,AR7
                                           ; SOURCE LINE # 378
001A E500        R     MOV     A,tx_to_serial_z8_end_index
001C 6500        R     XRL     A,tx_to_serial_z8_start_index
001E 541F              ANL     A,#01FH
0020 7002              JNZ     ?C0039
                                           ; SOURCE LINE # 379
0022 D200        R     SETB    tx_to_serial_z8_full
                                           ; SOURCE LINE # 380
0024         ?C0039:
                                           ; SOURCE LINE # 382
0024 D2AF              SETB    EA
                                           ; SOURCE LINE # 384
0026 22                RET     
             ; FUNCTION _Send_To_Serial_Z8 (END)

             ; FUNCTION _Send_Single_Framed_byte_To_Z8 (BEGIN)
                                           ; SOURCE LINE # 393
;---- Variable 'byte_to_send' assigned to Register 'R5' ----
;---- Variable 'SYSEX_ID2' assigned to Register 'R4' ----
0000 AC07              MOV     R4,AR7
                                           ; SOURCE LINE # 394
                                           ; SOURCE LINE # 397
0002 7FFF              MOV     R7,#0FFH
0004 120000      R     LCALL   _Send_To_Serial_Z8
                                           ; SOURCE LINE # 401
0007 E4                CLR     A
0008 FF                MOV     R7,A
0009 120000      R     LCALL   _Send_To_Serial_Z8
                                           ; SOURCE LINE # 404
000C 0F                INC     R7
000D 120000      R     LCALL   _Send_To_Serial_Z8
                                           ; SOURCE LINE # 407
0010 AF04              MOV     R7,AR4
0012 120000      R     LCALL   _Send_To_Serial_Z8
                                           ; SOURCE LINE # 410
0015 E4                CLR     A
0016 FF                MOV     R7,A
C51 COMPILER V8.02   SERIAL                                                                02/19/2007 12:06:38 PAGE 41  

0017 120000      R     LCALL   _Send_To_Serial_Z8
                                           ; SOURCE LINE # 413
001A AF05              MOV     R7,AR5
001C 120000      R     LCALL   _Send_To_Serial_Z8
                                           ; SOURCE LINE # 416
001F 7FFE              MOV     R7,#0FEH
0021 020000      R     LJMP    _Send_To_Serial_Z8
             ; FUNCTION _Send_Single_Framed_byte_To_Z8 (END)

C51 COMPILER V8.02   SERIAL                                                                02/19/2007 12:06:38 PAGE 42  

NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
====                                    =====   ======  ====    ======  ====


WAIT_SOF . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DWORD. . . . . . . . . . . . . . . . .  TYPEDEF  -----  U_LONG   -----  4
EA . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00AFH  1
Midi_In_Struct . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  133
  start_index. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  end_index. . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0001H  1
  merger_state . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0002H  1
  current_index. . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  input_status . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  buffer . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0005H  128
STRINGDSCR . . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  2
  length . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  type . . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0001H  1
_DecodeFirmwareSysex . . . . . . . . .  EXTERN   CODE   PROC     -----  -----
LCD_MESSAGE_TO_Z8_INDEX. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
_Send_To_Midi_Out_Con. . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
  data_to_send . . . . . . . . . . . .  * REG *  DATA   U_CHAR   0007H  1
_Send_Single_Framed_byte_To_Z8 . . . .  PUBLIC   CODE   PROC     0000H  -----
  SYSEX_ID2. . . . . . . . . . . . . .  * REG *  DATA   U_CHAR   0004H  1
  byte_to_send . . . . . . . . . . . .  * REG *  DATA   U_CHAR   0005H  1
IN_SYSEX . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
uchar. . . . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
DEVICEQUALDSCR . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  10
  length . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  type . . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0001H  1
  spec_ver_minor . . . . . . . . . . .  MEMBER   -----  U_CHAR   0002H  1
  spec_ver_major . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  dev_class. . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  sub_class. . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0005H  1
  protocol . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0006H  1
  max_packet . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0007H  1
  configs. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  reserved0. . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
TERMINATE_FW_UPGRADE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
Z8_STATUS_0_NVM_INDEX. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
Z8_STATUS_1_NVM_INDEX. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
FW_BL_SRC_USB_IN . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
must_start_bootloader_from_ez0_bit . .  EXTERN   DATA   BIT      -----  1
Midi_In_Realtime_Struct. . . . . . . .  TYPEDEF  -----  STRUCT   -----  11
  realtime . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  8
  realtime_start_index . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  realtime_end_index . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  input_status . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
tx_to_midi_out_con_start_index . . . .  PUBLIC   DATA   U_CHAR   0000H  1
RCAP2H . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00CBH  1
WAIT_Z8_FW_DATA. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
RCAP2L . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00CAH  1
tx_to_midi_out_con_end_index . . . . .  PUBLIC   DATA   U_CHAR   0001H  1
tx_to_midi_out_con_full. . . . . . . .  PUBLIC   DATA   BIT      0000H  1
BOOTLOADER_OFF . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DSCR . . . . . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  2
  length . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  type . . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0001H  1
BOOL . . . . . . . . . . . . . . . . .  TYPEDEF  DATA   BIT      -----  1
INT_TEMPO_INDEX. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
FRAME_IS_MIDI_CTRL_ASSIGN. . . . . . .  E_CONST  -----  U_CHAR   -----  1
WAIT_EZ_FW_DATA. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
C51 COMPILER V8.02   SERIAL                                                                02/19/2007 12:06:38 PAGE 43  

NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
====                                    =====   ======  ====    ======  ====


CTRL_REG_0_7BITS_TO_EZ_INDEX . . . . .  E_CONST  -----  U_CHAR   -----  1
CTRL_REG_1_7BITS_TO_EZ_INDEX . . . . .  E_CONST  -----  U_CHAR   -----  1
PCON . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0087H  1
TMOD . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0089H  1
TCON . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0088H  1
BYTE . . . . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
LAST_CTRL_REG_7BITS_TO_EZ_INDEX. . . .  E_CONST  -----  U_CHAR   -----  1
fw_bl_src. . . . . . . . . . . . . . .  EXTERN   DATA   U_CHAR   -----  1
bootloader_state . . . . . . . . . . .  EXTERN   DATA   U_CHAR   -----  1
tx_to_serial_z8_start_index. . . . . .  PUBLIC   DATA   U_CHAR   0002H  1
TX_To_Midi_Out_Con_Buff. . . . . . . .  PUBLIC   IDATA  ARRAY    0000H  32
tx_to_midi_out_con_busy. . . . . . . .  PUBLIC   DATA   BIT      0001H  1
FIFO_FULL. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
WORD . . . . . . . . . . . . . . . . .  TYPEDEF  -----  U_INT    -----  2
tx_to_serial_z8_end_index. . . . . . .  PUBLIC   DATA   U_CHAR   0003H  1
MIDI_In_From_Usb . . . . . . . . . . .  EXTERN   XDATA  STRUCT   -----  133
tx_to_serial_z8_full . . . . . . . . .  PUBLIC   DATA   BIT      0002H  1
CN0. . . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
SERIAL . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
CN1. . . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
uint . . . . . . . . . . . . . . . . .  TYPEDEF  -----  U_INT    -----  2
_Send_To_Serial_Z8 . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
  data_to_send . . . . . . . . . . . .  * REG *  DATA   U_CHAR   0007H  1
ES0. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00ACH  1
SYSEX_RECEIVED . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ES1. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00AEH  1
ET0. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00A9H  1
FRAME_STATUS_BYTE. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
NORMAL . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
_?Get_MIDI_Msg_Size. . . . . . . . . .  EXTERN   CODE   PROC     -----  -----
TH0. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   008CH  1
TH1. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   008DH  1
tx_to_serial_z8_busy . . . . . . . . .  PUBLIC   DATA   BIT      0003H  1
CTRL_REG_0_7B_FROM_EZ_INDEX. . . . . .  E_CONST  -----  U_CHAR   -----  1
FRAME_IS_FIRMWARE_OR_PURE_MIDI . . . .  E_CONST  -----  U_CHAR   -----  1
TL0. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   008AH  1
TL1. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   008BH  1
FW_BL_SRC_MIDI_IN. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
Init_Serial_Ports. . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
CHANNEL_INDEX. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TR0. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      008CH  1
FRAME_IS_LCD_CTRL_ASSIGN . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DEVICEDSCR . . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  18
  length . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  type . . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0001H  1
  spec_ver_minor . . . . . . . . . . .  MEMBER   -----  U_CHAR   0002H  1
  spec_ver_major . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  dev_class. . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  sub_class. . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0005H  1
  protocol . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0006H  1
  max_packet . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0007H  1
  vendor_id. . . . . . . . . . . . . .  MEMBER   -----  U_INT    0008H  2
  product_id . . . . . . . . . . . . .  MEMBER   -----  U_INT    000AH  2
  version_id . . . . . . . . . . . . .  MEMBER   -----  U_INT    000CH  2
  mfg_str. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000EH  1
  prod_str . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000FH  1
  serialnum_str. . . . . . . . . . . .  MEMBER   -----  U_CHAR   0010H  1
C51 COMPILER V8.02   SERIAL                                                                02/19/2007 12:06:38 PAGE 44  

NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
====                                    =====   ======  ====    ======  ====


  configs. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0011H  1
SBUF0. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0099H  1
SBUF1. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C1H  1
SCON0. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0098H  1
SCON1. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C0H  1
CONFIGDSCR . . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  9
  length . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  type . . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0001H  1
  config_len . . . . . . . . . . . . .  MEMBER   -----  U_INT    0002H  2
  interfaces . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  index. . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0005H  1
  config_str . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0006H  1
  attrib . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0007H  1
  power. . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
T2CON. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C8H  1
ez_fw_midi_to_z8_z_ez1_bit . . . . . .  EXTERN   DATA   BIT      -----  1
FW_BL_SRC_UNKNOWN. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GROUP_INDEX. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
FRAME_IS_COMMON_PARAM. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USB. . . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TX_To_Serial_Z8_Buff . . . . . . . . .  PUBLIC   IDATA  ARRAY    0020H  32
EICON. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D8H  1
WAIT_FOR_CORRECT_DATA. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
WAIT_EOF . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
EPIOC. . . . . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  2
  cntrl. . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  bytes. . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0001H  1
I2CPCKT. . . . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  6
  length . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  dat. . . . . . . . . . . . . . . . .  MEMBER   -----  PTR      0001H  3
  count. . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  status . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0005H  1
INTRFCDSCR . . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  9
  length . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  type . . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0001H  1
  index. . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0002H  1
  alt_setting. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  ep_cnt . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  class. . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0005H  1
  sub_class. . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0006H  1
  protocol . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0007H  1
  interface_str. . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
SEND_IDENTITY_SYSEX. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ENDPNTDSCR . . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  7
  length . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  type . . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0001H  1
  addr . . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0002H  1
  ep_type. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  mp_L . . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  mp_H . . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0005H  1
  interval . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0006H  1
_Check_MIDI_Buff_Send_To_Z8_Board. . .  PUBLIC   CODE   PROC     0000H  -----
  midi_struct. . . . . . . . . . . . .  AUTO     DATA   PTR      0000H  3
  end_index_local. . . . . . . . . . .  AUTO     DATA   U_CHAR   0003H  1
  start_index_local. . . . . . . . . .  AUTO     DATA   U_CHAR   0004H  1
  midi_mess_size . . . . . . . . . . .  AUTO     DATA   U_CHAR   0005H  1
  midi_mess_first_byte . . . . . . . .  * REG *  DATA   U_CHAR   0007H  1
C51 COMPILER V8.02   SERIAL                                                                02/19/2007 12:06:38 PAGE 45  

NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
====                                    =====   ======  ====    ======  ====


  sysex_index. . . . . . . . . . . . .  AUTO     DATA   U_CHAR   0006H  1
  tmp. . . . . . . . . . . . . . . . .  * REG *  DATA   U_CHAR   0007H  1
  must_send_sysex_to_z8. . . . . . . .  AUTO     DATA   BIT      0000H  1
  must_send_to_z8. . . . . . . . . . .  AUTO     DATA   BIT      0001H  1
jlabs_sysex_header . . . . . . . . . .  PUBLIC   CODE   ARRAY    0000H  6


MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =    602    ----
   CONSTANT SIZE    =      6    ----
   XDATA SIZE       =   ----    ----
   PDATA SIZE       =   ----    ----
   DATA SIZE        =      4       7
   IDATA SIZE       =     64    ----
   BIT SIZE         =      4       2
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
