vendor_name = ModelSim
source_file = 1, /home/fbcbarbosa/Development/FPGA_Neural-Network/libraries/fixed_float_types_c.vhdl
source_file = 1, /home/fbcbarbosa/Development/FPGA_Neural-Network/libraries/fixed_pkg_c.vhdl
source_file = 1, /home/fbcbarbosa/Development/FPGA_Neural-Network/serial/serial.bdf
source_file = 1, /home/fbcbarbosa/Development/FPGA_Neural-Network/serial/processor.bsf
source_file = 1, /home/fbcbarbosa/Development/FPGA_Neural-Network/serial/BaudTickGen.bsf
source_file = 1, /home/fbcbarbosa/Development/FPGA_Neural-Network/serial/async_transmitter.bsf
source_file = 1, /home/fbcbarbosa/Development/FPGA_Neural-Network/serial/async_receiver.bsf
source_file = 1, /home/fbcbarbosa/Development/FPGA_Neural-Network/serial/processor.v
source_file = 1, /home/fbcbarbosa/Development/FPGA_Neural-Network/serial/async.v
source_file = 1, /home/fbcbarbosa/Development/FPGA_Neural-Network/serial/top.vhd
source_file = 1, /home/fbcbarbosa/Development/FPGA_Neural-Network/db/top.cbx.xml
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = top
instance = comp, \UART_RXD~I\, UART_RXD, top, 1
instance = comp, \UART_TXD~I\, UART_TXD, top, 1
