

================================================================
== Vitis HLS Report for 'Layer_norm'
================================================================
* Date:           Tue Sep  5 22:48:48 2023

* Version:        2019.2.1 (Build 2729669 on Thu Dec 05 05:13:00 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.416 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    55722|    55722| 0.186 ms | 0.186 ms |  55722|  55722|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1          |       12|       12|         1|          1|          1|    12|    yes   |
        |- Loop 2          |       12|       12|         1|          1|          1|    12|    yes   |
        |- l_mean_var_i8   |    46428|    46428|      3869|          -|          -|    12|    no    |
        | + l_j6           |     3865|     3865|        31|          5|          1|   768|    yes   |
        |- l_norm_i9_l_j7  |     9263|     9263|        49|          1|          1|  9216|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      653|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    10|     1707|     1622|    -|
|Memory               |        0|     -|      192|       18|    -|
|Multiplexer          |        -|     -|        -|      455|    -|
|Register             |        -|     -|     1668|      288|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    10|     3567|     3036|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+-------------------------------------------+---------+----+-----+-----+-----+
    |                     Instance                    |                   Module                  | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------------+-------------------------------------------+---------+----+-----+-----+-----+
    |Bert_layer_add_10ns_10ns_10_1_1_U3150            |Bert_layer_add_10ns_10ns_10_1_1            |        0|   0|    0|   10|    0|
    |Bert_layer_add_10ns_10ns_10_1_1_U3154            |Bert_layer_add_10ns_10ns_10_1_1            |        0|   0|    0|   10|    0|
    |Bert_layer_add_12s_12ns_12_1_1_U3157             |Bert_layer_add_12s_12ns_12_1_1             |        0|   0|    0|   12|    0|
    |Bert_layer_add_14ns_14ns_14_1_1_U3151            |Bert_layer_add_14ns_14ns_14_1_1            |        0|   0|    0|   14|    0|
    |Bert_layer_add_14ns_14ns_14_1_1_U3152            |Bert_layer_add_14ns_14ns_14_1_1            |        0|   0|    0|   14|    0|
    |Bert_layer_add_4ns_4ns_4_1_1_U3146               |Bert_layer_add_4ns_4ns_4_1_1               |        0|   0|    0|    6|    0|
    |Bert_layer_add_4ns_4ns_4_1_1_U3147               |Bert_layer_add_4ns_4ns_4_1_1               |        0|   0|    0|    6|    0|
    |Bert_layer_add_4ns_4ns_4_1_1_U3148               |Bert_layer_add_4ns_4ns_4_1_1               |        0|   0|    0|    6|    0|
    |Bert_layer_add_4ns_4ns_4_1_1_U3153               |Bert_layer_add_4ns_4ns_4_1_1               |        0|   0|    0|    6|    0|
    |Bert_layer_dadd_64ns_64ns_64_8_full_dsp_1_U3145  |Bert_layer_dadd_64ns_64ns_64_8_full_dsp_1  |        0|   3|  685|  635|    0|
    |Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_U3136    |Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_U3138  |Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |Bert_layer_fdiv_32ns_32ns_32_12_no_dsp_1_U3140   |Bert_layer_fdiv_32ns_32ns_32_12_no_dsp_1   |        0|   0|    0|    0|    0|
    |Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_U3139   |Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |Bert_layer_fpext_32ns_64_2_no_dsp_1_U3142        |Bert_layer_fpext_32ns_64_2_no_dsp_1        |        0|   0|    0|    0|    0|
    |Bert_layer_fpext_32ns_64_2_no_dsp_1_U3143        |Bert_layer_fpext_32ns_64_2_no_dsp_1        |        0|   0|    0|    0|    0|
    |Bert_layer_fptrunc_64ns_32_2_no_dsp_1_U3141      |Bert_layer_fptrunc_64ns_32_2_no_dsp_1      |        0|   0|    0|    0|    0|
    |Bert_layer_fsqrt_32ns_32ns_32_12_no_dsp_1_U3144  |Bert_layer_fsqrt_32ns_32ns_32_12_no_dsp_1  |        0|   0|    0|    0|    0|
    |Bert_layer_fsub_32ns_32ns_32_7_full_dsp_1_U3137  |Bert_layer_fsub_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |Bert_layer_sub_12ns_12ns_12_1_1_U3156            |Bert_layer_sub_12ns_12ns_12_1_1            |        0|   0|    0|   12|    0|
    |Bert_layer_sub_12ns_12ns_12_1_1_U3158            |Bert_layer_sub_12ns_12ns_12_1_1            |        0|   0|    0|   12|    0|
    |Bert_layer_sub_14ns_14ns_14_1_1_U3149            |Bert_layer_sub_14ns_14ns_14_1_1            |        0|   0|    0|   14|    0|
    |Bert_layer_sub_54ns_54ns_54_1_1_U3155            |Bert_layer_sub_54ns_54ns_54_1_1            |        0|   0|    0|   53|    0|
    +-------------------------------------------------+-------------------------------------------+---------+----+-----+-----+-----+
    |Total                                            |                                           |        0|  10| 1707| 1622|    0|
    +-------------------------------------------------+-------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory |           Module          | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |mean_U   |Self_attention_inp_sumRow  |        0|  64|   6|    0|    12|   32|     1|          384|
    |mean2_U  |Self_attention_inp_sumRow  |        0|  64|   6|    0|    12|   32|     1|          384|
    |var_U    |Self_attention_inp_sumRow  |        0|  64|   6|    0|    12|   32|     1|          384|
    +---------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total    |                           |        0| 192|  18|    0|    36|   96|     3|         1152|
    +---------+---------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |add_ln267_fu_608_p2       |     +    |   0|  0|   19|          14|          14|
    |sub_ln267_fu_599_p2       |     -    |   0|  0|   19|          14|          14|
    |and_ln535_fu_745_p2       |    and   |   0|  0|    2|           1|           1|
    |and_ln536_fu_833_p2       |    and   |   0|  0|    2|           1|           1|
    |and_ln539_fu_838_p2       |    and   |   0|  0|    2|           1|           1|
    |and_ln557_fu_769_p2       |    and   |   0|  0|    2|           1|           1|
    |ashr_ln540_fu_791_p2      |   ashr   |   0|  0|  162|          54|          54|
    |icmp_ln230_fu_420_p2      |   icmp   |   0|  0|    9|           4|           4|
    |icmp_ln234_fu_437_p2      |   icmp   |   0|  0|    9|           4|           4|
    |icmp_ln238_fu_454_p2      |   icmp   |   0|  0|    9|           4|           4|
    |icmp_ln239_2_fu_525_p2    |   icmp   |   0|  0|   13|          10|          10|
    |icmp_ln239_fu_499_p2      |   icmp   |   0|  0|   13|          10|          10|
    |icmp_ln263_fu_530_p2      |   icmp   |   0|  0|   13|          14|          14|
    |icmp_ln264_fu_548_p2      |   icmp   |   0|  0|   13|          10|          10|
    |icmp_ln525_fu_680_p2      |   icmp   |   0|  0|   29|          63|           1|
    |icmp_ln535_fu_691_p2      |   icmp   |   0|  0|   13|          12|           5|
    |icmp_ln536_fu_717_p2      |   icmp   |   0|  0|   13|          12|           5|
    |icmp_ln539_fu_751_p2      |   icmp   |   0|  0|   13|          12|           6|
    |icmp_ln557_fu_727_p2      |   icmp   |   0|  0|   13|          12|           5|
    |or_ln525_2_fu_871_p2      |    or    |   0|  0|    2|           1|           1|
    |or_ln525_fu_775_p2        |    or    |   0|  0|    2|           1|           1|
    |or_ln535_fu_757_p2        |    or    |   0|  0|    2|           1|           1|
    |or_ln536_fu_733_p2        |    or    |   0|  0|    2|           1|           1|
    |add_ln264_fu_575_p1       |  select  |   0|  0|   10|           1|           1|
    |select_ln263_3_fu_562_p3  |  select  |   0|  0|    4|           1|           4|
    |select_ln524_fu_673_p3    |  select  |   0|  0|   54|           1|          54|
    |select_ln525_5_fu_849_p3  |  select  |   0|  0|   24|           1|          24|
    |select_ln525_6_fu_857_p3  |  select  |   0|  0|   24|           1|          24|
    |select_ln525_7_fu_864_p3  |  select  |   0|  0|   24|           1|          24|
    |select_ln525_8_fu_875_p3  |  select  |   0|  0|   24|           1|          24|
    |select_ln525_fu_842_p3    |  select  |   0|  0|   24|           1|           1|
    |select_ln542_fu_811_p3    |  select  |   0|  0|    2|           1|           2|
    |sh_amt_fu_709_p3          |  select  |   0|  0|   12|           1|          12|
    |shl_ln558_fu_823_p2       |    shl   |   0|  0|   63|          24|          24|
    |ap_enable_pp2             |    xor   |   0|  0|    2|           1|           2|
    |ap_enable_pp3             |    xor   |   0|  0|    2|           1|           2|
    |ap_enable_reg_pp3_iter1   |    xor   |   0|  0|    2|           2|           1|
    |xor_ln525_fu_828_p2       |    xor   |   0|  0|    2|           1|           2|
    |xor_ln535_fu_763_p2       |    xor   |   0|  0|    2|           1|           2|
    |xor_ln536_fu_739_p2       |    xor   |   0|  0|    2|           1|           2|
    +--------------------------+----------+----+---+-----+------------+------------+
    |Total                     |          |   0|  0|  653|         298|         373|
    +--------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  65|         16|    1|         16|
    |ap_enable_reg_pp2_iter6        |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter48       |   9|          2|    1|          2|
    |ap_phi_mux_i9_phi_fu_325_p4    |   9|          2|    4|          8|
    |ap_phi_mux_j6_phi_fu_283_p4    |   9|          2|   10|         20|
    |ap_phi_mux_v149_phi_fu_303_p4  |   9|          2|   32|         64|
    |ap_phi_mux_v153_phi_fu_293_p4  |   9|          2|   32|         64|
    |grp_fu_343_p0                  |  15|          3|   32|         96|
    |grp_fu_343_p1                  |  15|          3|   32|         96|
    |grp_fu_349_p0                  |  15|          3|   32|         96|
    |grp_fu_349_p1                  |  15|          3|   32|         96|
    |grp_fu_357_p0                  |  21|          4|   32|        128|
    |grp_fu_357_p1                  |  21|          4|   32|        128|
    |grp_fu_361_p0                  |  21|          4|   32|        128|
    |grp_fu_361_p1                  |  15|          3|   32|         96|
    |i8_reg_267                     |   9|          2|    4|          8|
    |i9_reg_321                     |   9|          2|    4|          8|
    |indvar_flatten_reg_310         |   9|          2|   14|         28|
    |j6_reg_279                     |   9|          2|   10|         20|
    |j7_reg_332                     |   9|          2|   10|         20|
    |mean2_address0                 |  21|          4|    4|         16|
    |mean2_d0                       |  15|          3|   32|         96|
    |mean_address0                  |  27|          5|    4|         20|
    |mean_d0                        |  15|          3|   32|         96|
    |v137_address0                  |  15|          3|   14|         42|
    |v142_reg_245                   |   9|          2|    4|          8|
    |v144_reg_256                   |   9|          2|    4|          8|
    |v149_reg_300                   |   9|          2|   32|         64|
    |v153_reg_290                   |   9|          2|   32|         64|
    |var_address0                   |  15|          3|    4|         12|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 455|         96|  542|       1552|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln238_reg_903         |   4|   0|    4|          0|
    |add_ln239_reg_937         |  10|   0|   10|          0|
    |and_ln535_reg_1131        |   1|   0|    1|          0|
    |ap_CS_fsm                 |  15|   0|   15|          0|
    |ap_enable_reg_pp2_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter15  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter16  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter17  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter18  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter19  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter20  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter21  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter22  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter23  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter24  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter25  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter26  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter27  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter28  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter29  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter30  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter31  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter32  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter33  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter34  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter35  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter36  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter37  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter38  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter39  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter40  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter41  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter42  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter43  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter44  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter45  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter46  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter47  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter48  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter9   |   1|   0|    1|          0|
    |i8_reg_267                |   4|   0|    4|          0|
    |i9_reg_321                |   4|   0|    4|          0|
    |icmp_ln239_2_reg_948      |   1|   0|    1|          0|
    |icmp_ln239_reg_933        |   1|   0|    1|          0|
    |icmp_ln263_reg_975        |   1|   0|    1|          0|
    |icmp_ln525_reg_1108       |   1|   0|    1|          0|
    |icmp_ln536_reg_1120       |   1|   0|    1|          0|
    |icmp_ln539_reg_1137       |   1|   0|    1|          0|
    |indvar_flatten_reg_310    |  14|   0|   14|          0|
    |j6_reg_279                |  10|   0|   10|          0|
    |j7_reg_332                |  10|   0|   10|          0|
    |mean2_addr_1_reg_913      |   4|   0|    4|          0|
    |mean_addr_1_reg_908       |   4|   0|    4|          0|
    |or_ln525_reg_1142         |   1|   0|    1|          0|
    |p_Result_55_reg_1088      |   1|   0|    1|          0|
    |p_Result_s_reg_1093       |  11|   0|   11|          0|
    |reg_386                   |  32|   0|   32|          0|
    |reg_392                   |  32|   0|   32|          0|
    |reg_400                   |  32|   0|   32|          0|
    |reg_406                   |  32|   0|   32|          0|
    |reg_414                   |  32|   0|   32|          0|
    |select_ln263_3_reg_990    |   4|   0|    4|          0|
    |select_ln263_reg_984      |  10|   0|   10|          0|
    |select_ln524_reg_1103     |  54|   0|   54|          0|
    |select_ln525_8_reg_1148   |  24|   0|   24|          0|
    |sh_amt_reg_1114           |  12|   0|   12|          0|
    |sub_ln241_reg_923         |  14|   0|   14|          0|
    |trunc_ln511_reg_1083      |  63|   0|   63|          0|
    |trunc_ln519_reg_1098      |  52|   0|   52|          0|
    |trunc_ln537_reg_1125      |  24|   0|   24|          0|
    |v142_reg_245              |   4|   0|    4|          0|
    |v144_reg_256              |   4|   0|    4|          0|
    |v149_reg_300              |  32|   0|   32|          0|
    |v150_reg_952              |  32|   0|   32|          0|
    |v153_reg_290              |  32|   0|   32|          0|
    |v154_reg_958              |  32|   0|   32|          0|
    |v158_reg_964              |  32|   0|   32|          0|
    |v161_reg_970              |  32|   0|   32|          0|
    |v165_reg_1057             |  32|   0|   32|          0|
    |v171_mid2_reg_1032        |  32|   0|   32|          0|
    |v171_mid2_v_reg_1022      |  64|   0|   64|          0|
    |v171_mid2_v_v_reg_1017    |  64|   0|   64|          0|
    |v172_reg_1062             |  32|   0|   32|          0|
    |v174_reg_1072             |  32|   0|   32|          0|
    |v175_reg_1077             |  32|   0|   32|          0|
    |var_addr_1_reg_918        |   4|   0|    4|          0|
    |zext_ln263_reg_997        |   4|   0|   64|         60|
    |zext_ln264_reg_1047       |  10|   0|   64|         54|
    |zext_ln267_4_reg_1037     |  14|   0|   64|         50|
    |icmp_ln239_2_reg_948      |  64|  32|    1|          0|
    |icmp_ln239_reg_933        |  64|  32|    1|          0|
    |icmp_ln263_reg_975        |  64|  32|    1|          0|
    |select_ln263_3_reg_990    |  64|  32|    4|          0|
    |select_ln263_reg_984      |  64|  32|   10|          0|
    |v175_reg_1077             |  64|  32|   32|          0|
    |zext_ln263_reg_997        |  64|  32|   64|         60|
    |zext_ln264_reg_1047       |  64|  32|   64|         54|
    |zext_ln267_4_reg_1037     |  64|  32|   64|         50|
    +--------------------------+----+----+-----+-----------+
    |Total                     |1668| 288| 1497|        328|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |  Layer_norm  | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |  Layer_norm  | return value |
|ap_start         |  in |    1| ap_ctrl_hs |  Layer_norm  | return value |
|ap_done          | out |    1| ap_ctrl_hs |  Layer_norm  | return value |
|ap_idle          | out |    1| ap_ctrl_hs |  Layer_norm  | return value |
|ap_ready         | out |    1| ap_ctrl_hs |  Layer_norm  | return value |
|v137_address0    | out |   14|  ap_memory |     v137     |     array    |
|v137_ce0         | out |    1|  ap_memory |     v137     |     array    |
|v137_q0          |  in |   32|  ap_memory |     v137     |     array    |
|v138_address0    | out |   10|  ap_memory |     v138     |     array    |
|v138_ce0         | out |    1|  ap_memory |     v138     |     array    |
|v138_q0          |  in |   32|  ap_memory |     v138     |     array    |
|v139_address0    | out |   10|  ap_memory |     v139     |     array    |
|v139_ce0         | out |    1|  ap_memory |     v139     |     array    |
|v139_q0          |  in |   32|  ap_memory |     v139     |     array    |
|v140_V_address0  | out |   14|  ap_memory |    v140_V    |     array    |
|v140_V_ce0       | out |    1|  ap_memory |    v140_V    |     array    |
|v140_V_we0       | out |    1|  ap_memory |    v140_V    |     array    |
|v140_V_d0        | out |   24|  ap_memory |    v140_V    |     array    |
+-----------------+-----+-----+------------+--------------+--------------+

