ARM GAS  /tmp/cc6at1zQ.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"sys_init.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_GetTick,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_GetTick
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_GetTick:
  27              	.LFB133:
  28              		.file 1 "/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c"
   1:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c **** /*----------------------------------------------------------------------------
   2:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****  * Copyright (c) <2016-2018>, <Huawei Technologies Co., Ltd>
   3:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****  * All rights reserved.
   4:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****  * Redistribution and use in source and binary forms, with or without modification,
   5:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****  * are permitted provided that the following conditions are met:
   6:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****  * 1. Redistributions of source code must retain the above copyright notice, this list of
   7:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****  * conditions and the following disclaimer.
   8:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****  * 2. Redistributions in binary form must reproduce the above copyright notice, this list
   9:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****  * of conditions and the following disclaimer in the documentation and/or other materials
  10:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****  * provided with the distribution.
  11:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****  * 3. Neither the name of the copyright holder nor the names of its contributors may be used
  12:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****  * to endorse or promote products derived from this software without specific prior written
  13:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****  * permission.
  14:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
  15:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
  16:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****  * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
  17:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****  * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR
  18:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****  * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
  19:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****  * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
  20:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****  * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
  21:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****  * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  22:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****  * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
  23:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****  * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF
  24:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****  * ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  25:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****  *---------------------------------------------------------------------------*/
  26:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c **** /*----------------------------------------------------------------------------
  27:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****  * Notice of Export Control Law
  28:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****  * ===============================================
  29:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****  * Huawei LiteOS may be subject to applicable export control laws and regulations, which might
  30:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****  * include those applicable to Huawei LiteOS of U.S. and the country in which you are located.
ARM GAS  /tmp/cc6at1zQ.s 			page 2


  31:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****  * Import, export and usage of Huawei LiteOS in any manner by you shall be in compliance with such
  32:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****  * applicable export control laws and regulations.
  33:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****  *---------------------------------------------------------------------------*/
  34:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c **** 
  35:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c **** #include "sys_init.h"
  36:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c **** 
  37:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c **** 
  38:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c **** uint32_t HAL_GetTick(void)
  39:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c **** {
  29              		.loc 1 39 1
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 1, uses_anonymous_args = 0
  33 0000 80B5     		push	{r7, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 7, -8
  37              		.cfi_offset 14, -4
  38 0002 00AF     		add	r7, sp, #0
  39              	.LCFI1:
  40              		.cfi_def_cfa_register 7
  40:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****     return (uint32_t)LOS_TickCountGet();
  41              		.loc 1 40 22
  42 0004 FFF7FEFF 		bl	LOS_TickCountGet
  43 0008 0246     		mov	r2, r0
  44 000a 0B46     		mov	r3, r1
  45              		.loc 1 40 12
  46 000c 1346     		mov	r3, r2
  41:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c **** }
  47              		.loc 1 41 1
  48 000e 1846     		mov	r0, r3
  49 0010 80BD     		pop	{r7, pc}
  50              		.cfi_endproc
  51              	.LFE133:
  53              		.section	.text._Error_Handler,"ax",%progbits
  54              		.align	1
  55              		.global	_Error_Handler
  56              		.syntax unified
  57              		.thumb
  58              		.thumb_func
  59              		.fpu fpv4-sp-d16
  61              	_Error_Handler:
  62              	.LFB134:
  42:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c **** 
  43:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c **** /**
  44:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   * @brief  This function is executed in case of error occurrence.
  45:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   * @param  file: The file name as string.
  46:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   * @param  line: The line in file as a number.
  47:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   * @retval None
  48:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   */
  49:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c **** void _Error_Handler(char *file, int line)
  50:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c **** {
  63              		.loc 1 50 1
  64              		.cfi_startproc
  65              		@ args = 0, pretend = 0, frame = 8
  66              		@ frame_needed = 1, uses_anonymous_args = 0
  67              		@ link register save eliminated.
ARM GAS  /tmp/cc6at1zQ.s 			page 3


  68 0000 80B4     		push	{r7}
  69              	.LCFI2:
  70              		.cfi_def_cfa_offset 4
  71              		.cfi_offset 7, -4
  72 0002 83B0     		sub	sp, sp, #12
  73              	.LCFI3:
  74              		.cfi_def_cfa_offset 16
  75 0004 00AF     		add	r7, sp, #0
  76              	.LCFI4:
  77              		.cfi_def_cfa_register 7
  78 0006 7860     		str	r0, [r7, #4]
  79 0008 3960     		str	r1, [r7]
  80              	.L4:
  51:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   /* USER CODE BEGIN Error_Handler_Debug */
  52:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   /* User can add his own implementation to report the HAL error return state */
  53:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   while(1)
  81              		.loc 1 53 8 discriminator 1
  82 000a FEE7     		b	.L4
  83              		.cfi_endproc
  84              	.LFE134:
  86              		.section	.text.atiny_usleep,"ax",%progbits
  87              		.align	1
  88              		.global	atiny_usleep
  89              		.syntax unified
  90              		.thumb
  91              		.thumb_func
  92              		.fpu fpv4-sp-d16
  94              	atiny_usleep:
  95              	.LFB135:
  54:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   {
  55:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   }
  56:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   /* USER CODE END Error_Handler_Debug */
  57:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c **** }
  58:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c **** 
  59:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c **** 
  60:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c **** 
  61:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c **** 
  62:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c **** 
  63:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c **** #ifdef  USE_FULL_ASSERT
  64:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c **** /**
  65:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   * @brief  Reports the name of the source file and the source line number
  66:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   *         where the assert_param error has occurred.
  67:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   * @param  file: pointer to the source file name
  68:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   * @param  line: assert_param error line source number
  69:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   * @retval None
  70:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   */
  71:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c **** void assert_failed(uint8_t* file, uint32_t line)
  72:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c **** { 
  73:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   /* USER CODE BEGIN 6 */
  74:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   /* User can add his own implementation to report the file name and line number,
  75:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****      tex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  76:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   /* USER CODE END 6 */
  77:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c **** }
  78:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c **** #endif /* USE_FULL_ASSERT */
  79:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c **** 
  80:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c **** 
  81:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c **** /*
ARM GAS  /tmp/cc6at1zQ.s 			page 4


  82:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****  * atiny_adapter user interface
  83:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****  */
  84:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c **** void atiny_usleep(unsigned long usec)
  85:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c **** {
  96              		.loc 1 85 1
  97              		.cfi_startproc
  98              		@ args = 0, pretend = 0, frame = 8
  99              		@ frame_needed = 1, uses_anonymous_args = 0
 100 0000 80B5     		push	{r7, lr}
 101              	.LCFI5:
 102              		.cfi_def_cfa_offset 8
 103              		.cfi_offset 7, -8
 104              		.cfi_offset 14, -4
 105 0002 82B0     		sub	sp, sp, #8
 106              	.LCFI6:
 107              		.cfi_def_cfa_offset 16
 108 0004 00AF     		add	r7, sp, #0
 109              	.LCFI7:
 110              		.cfi_def_cfa_register 7
 111 0006 7860     		str	r0, [r7, #4]
  86:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****     delayus((uint32_t)usec);
 112              		.loc 1 86 5
 113 0008 7868     		ldr	r0, [r7, #4]
 114 000a FFF7FEFF 		bl	delayus
  87:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c **** }
 115              		.loc 1 87 1
 116 000e 00BF     		nop
 117 0010 0837     		adds	r7, r7, #8
 118              	.LCFI8:
 119              		.cfi_def_cfa_offset 8
 120 0012 BD46     		mov	sp, r7
 121              	.LCFI9:
 122              		.cfi_def_cfa_register 13
 123              		@ sp needed
 124 0014 80BD     		pop	{r7, pc}
 125              		.cfi_endproc
 126              	.LFE135:
 128              		.section	.text.atiny_random,"ax",%progbits
 129              		.align	1
 130              		.global	atiny_random
 131              		.syntax unified
 132              		.thumb
 133              		.thumb_func
 134              		.fpu fpv4-sp-d16
 136              	atiny_random:
 137              	.LFB136:
  88:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c **** 
  89:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c **** int atiny_random(void *output, size_t len)
  90:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c **** {
 138              		.loc 1 90 1
 139              		.cfi_startproc
 140              		@ args = 0, pretend = 0, frame = 8
 141              		@ frame_needed = 1, uses_anonymous_args = 0
 142 0000 80B5     		push	{r7, lr}
 143              	.LCFI10:
 144              		.cfi_def_cfa_offset 8
 145              		.cfi_offset 7, -8
ARM GAS  /tmp/cc6at1zQ.s 			page 5


 146              		.cfi_offset 14, -4
 147 0002 82B0     		sub	sp, sp, #8
 148              	.LCFI11:
 149              		.cfi_def_cfa_offset 16
 150 0004 00AF     		add	r7, sp, #0
 151              	.LCFI12:
 152              		.cfi_def_cfa_register 7
 153 0006 7860     		str	r0, [r7, #4]
 154 0008 3960     		str	r1, [r7]
  91:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****     return hal_rng_generate_buffer(output, len);
 155              		.loc 1 91 12
 156 000a 3968     		ldr	r1, [r7]
 157 000c 7868     		ldr	r0, [r7, #4]
 158 000e FFF7FEFF 		bl	hal_rng_generate_buffer
 159 0012 0346     		mov	r3, r0
  92:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c **** }
 160              		.loc 1 92 1
 161 0014 1846     		mov	r0, r3
 162 0016 0837     		adds	r7, r7, #8
 163              	.LCFI13:
 164              		.cfi_def_cfa_offset 8
 165 0018 BD46     		mov	sp, r7
 166              	.LCFI14:
 167              		.cfi_def_cfa_register 13
 168              		@ sp needed
 169 001a 80BD     		pop	{r7, pc}
 170              		.cfi_endproc
 171              	.LFE136:
 173              		.section	.text.atiny_reboot,"ax",%progbits
 174              		.align	1
 175              		.global	atiny_reboot
 176              		.syntax unified
 177              		.thumb
 178              		.thumb_func
 179              		.fpu fpv4-sp-d16
 181              	atiny_reboot:
 182              	.LFB137:
  93:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c **** 
  94:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c **** void atiny_reboot(void)
  95:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c **** {
 183              		.loc 1 95 1
 184              		.cfi_startproc
 185              		@ args = 0, pretend = 0, frame = 0
 186              		@ frame_needed = 1, uses_anonymous_args = 0
 187 0000 80B5     		push	{r7, lr}
 188              	.LCFI15:
 189              		.cfi_def_cfa_offset 8
 190              		.cfi_offset 7, -8
 191              		.cfi_offset 14, -4
 192 0002 00AF     		add	r7, sp, #0
 193              	.LCFI16:
 194              		.cfi_def_cfa_register 7
  96:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****     HAL_NVIC_SystemReset();
 195              		.loc 1 96 5
 196 0004 FFF7FEFF 		bl	HAL_NVIC_SystemReset
  97:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c **** }
 197              		.loc 1 97 1
ARM GAS  /tmp/cc6at1zQ.s 			page 6


 198 0008 00BF     		nop
 199 000a 80BD     		pop	{r7, pc}
 200              		.cfi_endproc
 201              	.LFE137:
 203              		.section	.rodata
 204              		.align	2
 205              	.LC0:
 206 0000 2F686F6D 		.ascii	"/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476"
 206      652F6661 
 206      6E78696E 
 206      68616F2F 
 206      576F726B 
 207 0033 52475F4E 		.ascii	"RG_NB476/Src/sys_init.c\000"
 207      42343736 
 207      2F537263 
 207      2F737973 
 207      5F696E69 
 208              		.section	.text.SystemClock_Config,"ax",%progbits
 209              		.align	1
 210              		.global	SystemClock_Config
 211              		.syntax unified
 212              		.thumb
 213              		.thumb_func
 214              		.fpu fpv4-sp-d16
 216              	SystemClock_Config:
 217              	.LFB138:
  98:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c **** 
  99:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c **** /**
 100:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   * @brief System Clock Configuration
 101:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   * @retval None
 102:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   */
 103:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c **** void SystemClock_Config(void)
 104:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c **** {
 218              		.loc 1 104 1
 219              		.cfi_startproc
 220              		@ args = 0, pretend = 0, frame = 224
 221              		@ frame_needed = 1, uses_anonymous_args = 0
 222 0000 80B5     		push	{r7, lr}
 223              	.LCFI17:
 224              		.cfi_def_cfa_offset 8
 225              		.cfi_offset 7, -8
 226              		.cfi_offset 14, -4
 227 0002 B8B0     		sub	sp, sp, #224
 228              	.LCFI18:
 229              		.cfi_def_cfa_offset 232
 230 0004 00AF     		add	r7, sp, #0
 231              	.LCFI19:
 232              		.cfi_def_cfa_register 7
 105:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 233              		.loc 1 105 22
 234 0006 07F19C03 		add	r3, r7, #156
 235 000a 4422     		movs	r2, #68
 236 000c 0021     		movs	r1, #0
 237 000e 1846     		mov	r0, r3
 238 0010 FFF7FEFF 		bl	memset
 106:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 239              		.loc 1 106 22
ARM GAS  /tmp/cc6at1zQ.s 			page 7


 240 0014 07F18803 		add	r3, r7, #136
 241 0018 0022     		movs	r2, #0
 242 001a 1A60     		str	r2, [r3]
 243 001c 5A60     		str	r2, [r3, #4]
 244 001e 9A60     		str	r2, [r3, #8]
 245 0020 DA60     		str	r2, [r3, #12]
 246 0022 1A61     		str	r2, [r3, #16]
 107:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 247              		.loc 1 107 28
 248 0024 3B46     		mov	r3, r7
 249 0026 8822     		movs	r2, #136
 250 0028 0021     		movs	r1, #0
 251 002a 1846     		mov	r0, r3
 252 002c FFF7FEFF 		bl	memset
 108:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c **** 
 109:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   /** Configure LSE Drive Capability 
 110:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   */
 111:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   HAL_PWR_EnableBkUpAccess();
 253              		.loc 1 111 3
 254 0030 FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
 112:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 255              		.loc 1 112 3
 256 0034 3B4B     		ldr	r3, .L15
 257 0036 D3F89030 		ldr	r3, [r3, #144]
 258 003a 3A4A     		ldr	r2, .L15
 259 003c 23F01803 		bic	r3, r3, #24
 260 0040 C2F89030 		str	r3, [r2, #144]
 113:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   /** Initializes the CPU, AHB and APB busses clocks 
 114:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   */
 115:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 261              		.loc 1 115 36
 262 0044 0523     		movs	r3, #5
 263 0046 C7F89C30 		str	r3, [r7, #156]
 116:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 264              		.loc 1 116 30
 265 004a 4FF48033 		mov	r3, #65536
 266 004e C7F8A030 		str	r3, [r7, #160]
 117:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 267              		.loc 1 117 30
 268 0052 0123     		movs	r3, #1
 269 0054 C7F8A430 		str	r3, [r7, #164]
 118:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 270              		.loc 1 118 34
 271 0058 0223     		movs	r3, #2
 272 005a C7F8C430 		str	r3, [r7, #196]
 119:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 273              		.loc 1 119 35
 274 005e 0323     		movs	r3, #3
 275 0060 C7F8C830 		str	r3, [r7, #200]
 120:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 276              		.loc 1 120 30
 277 0064 0123     		movs	r3, #1
 278 0066 C7F8CC30 		str	r3, [r7, #204]
 121:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   RCC_OscInitStruct.PLL.PLLN = 20;
 279              		.loc 1 121 30
 280 006a 1423     		movs	r3, #20
 281 006c C7F8D030 		str	r3, [r7, #208]
ARM GAS  /tmp/cc6at1zQ.s 			page 8


 122:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 282              		.loc 1 122 30
 283 0070 0723     		movs	r3, #7
 284 0072 C7F8D430 		str	r3, [r7, #212]
 123:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 285              		.loc 1 123 30
 286 0076 0223     		movs	r3, #2
 287 0078 C7F8D830 		str	r3, [r7, #216]
 124:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 288              		.loc 1 124 30
 289 007c 0223     		movs	r3, #2
 290 007e C7F8DC30 		str	r3, [r7, #220]
 125:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 291              		.loc 1 125 7
 292 0082 07F19C03 		add	r3, r7, #156
 293 0086 1846     		mov	r0, r3
 294 0088 FFF7FEFF 		bl	HAL_RCC_OscConfig
 295 008c 0346     		mov	r3, r0
 296              		.loc 1 125 6
 297 008e 002B     		cmp	r3, #0
 298 0090 03D0     		beq	.L10
 126:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   {
 127:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****     _Error_Handler(__FILE__, __LINE__);
 299              		.loc 1 127 5
 300 0092 7F21     		movs	r1, #127
 301 0094 2448     		ldr	r0, .L15+4
 302 0096 FFF7FEFF 		bl	_Error_Handler
 303              	.L10:
 128:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   }
 129:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   /** Initializes the CPU, AHB and APB busses clocks 
 130:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   */
 131:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 304              		.loc 1 131 31
 305 009a 0F23     		movs	r3, #15
 306 009c C7F88830 		str	r3, [r7, #136]
 132:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 133:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 307              		.loc 1 133 34
 308 00a0 0323     		movs	r3, #3
 309 00a2 C7F88C30 		str	r3, [r7, #140]
 134:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 310              		.loc 1 134 35
 311 00a6 0023     		movs	r3, #0
 312 00a8 C7F89030 		str	r3, [r7, #144]
 135:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 313              		.loc 1 135 36
 314 00ac 0023     		movs	r3, #0
 315 00ae C7F89430 		str	r3, [r7, #148]
 136:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 316              		.loc 1 136 36
 317 00b2 0023     		movs	r3, #0
 318 00b4 C7F89830 		str	r3, [r7, #152]
 137:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c **** 
 138:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 319              		.loc 1 138 7
 320 00b8 07F18803 		add	r3, r7, #136
 321 00bc 0421     		movs	r1, #4
ARM GAS  /tmp/cc6at1zQ.s 			page 9


 322 00be 1846     		mov	r0, r3
 323 00c0 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 324 00c4 0346     		mov	r3, r0
 325              		.loc 1 138 6
 326 00c6 002B     		cmp	r3, #0
 327 00c8 03D0     		beq	.L11
 139:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   {
 140:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****     Error_Handler();
 328              		.loc 1 140 5
 329 00ca 8C21     		movs	r1, #140
 330 00cc 1648     		ldr	r0, .L15+4
 331 00ce FFF7FEFF 		bl	_Error_Handler
 332              	.L11:
 141:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   }
 142:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART1
 333              		.loc 1 142 38
 334 00d2 164B     		ldr	r3, .L15+8
 335 00d4 3B60     		str	r3, [r7]
 143:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****                               |RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_LPUART1
 144:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****                               |RCC_PERIPHCLK_I2C1;
 145:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 336              		.loc 1 145 38
 337 00d6 0023     		movs	r3, #0
 338 00d8 BB63     		str	r3, [r7, #56]
 146:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 339              		.loc 1 146 38
 340 00da 0023     		movs	r3, #0
 341 00dc 3B64     		str	r3, [r7, #64]
 147:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 342              		.loc 1 147 39
 343 00de 0023     		movs	r3, #0
 344 00e0 FB64     		str	r3, [r7, #76]
 148:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 345              		.loc 1 148 36
 346 00e2 0023     		movs	r3, #0
 347 00e4 3B65     		str	r3, [r7, #80]
 149:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 348              		.loc 1 149 35
 349 00e6 4FF48073 		mov	r3, #256
 350 00ea C7F88430 		str	r3, [r7, #132]
 150:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 351              		.loc 1 150 7
 352 00ee 3B46     		mov	r3, r7
 353 00f0 1846     		mov	r0, r3
 354 00f2 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 355 00f6 0346     		mov	r3, r0
 356              		.loc 1 150 6
 357 00f8 002B     		cmp	r3, #0
 358 00fa 03D0     		beq	.L12
 151:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   {
 152:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****     _Error_Handler(__FILE__, __LINE__);
 359              		.loc 1 152 5
 360 00fc 9821     		movs	r1, #152
 361 00fe 0A48     		ldr	r0, .L15+4
 362 0100 FFF7FEFF 		bl	_Error_Handler
 363              	.L12:
 153:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   }
ARM GAS  /tmp/cc6at1zQ.s 			page 10


 154:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   /** Configure the main internal regulator output voltage 
 155:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   */
 156:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 364              		.loc 1 156 7
 365 0104 4FF40070 		mov	r0, #512
 366 0108 FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 367 010c 0346     		mov	r3, r0
 368              		.loc 1 156 6
 369 010e 002B     		cmp	r3, #0
 370 0110 03D0     		beq	.L14
 157:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   {
 158:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****     _Error_Handler(__FILE__, __LINE__);
 371              		.loc 1 158 5
 372 0112 9E21     		movs	r1, #158
 373 0114 0448     		ldr	r0, .L15+4
 374 0116 FFF7FEFF 		bl	_Error_Handler
 375              	.L14:
 159:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c ****   }
 160:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/sys_init.c **** }
 376              		.loc 1 160 1
 377 011a 00BF     		nop
 378 011c E037     		adds	r7, r7, #224
 379              	.LCFI20:
 380              		.cfi_def_cfa_offset 8
 381 011e BD46     		mov	sp, r7
 382              	.LCFI21:
 383              		.cfi_def_cfa_register 13
 384              		@ sp needed
 385 0120 80BD     		pop	{r7, pc}
 386              	.L16:
 387 0122 00BF     		.align	2
 388              	.L15:
 389 0124 00100240 		.word	1073876992
 390 0128 00000000 		.word	.LC0
 391 012c 65000200 		.word	131173
 392              		.cfi_endproc
 393              	.LFE138:
 395              		.text
 396              	.Letext0:
 397              		.file 2 "/home/fanxinhao/toolchain/gcc-arm-none-eabi-9-2019-q4-major/lib/gcc/arm-none-eabi/9.2.1/i
 398              		.file 3 "/home/fanxinhao/toolchain/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/machine
 399              		.file 4 "/home/fanxinhao/toolchain/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/loc
 400              		.file 5 "/home/fanxinhao/toolchain/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/_ty
 401              		.file 6 "/home/fanxinhao/toolchain/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/ree
 402              		.file 7 "/home/fanxinhao/Work/LiteOS_Lab_2/iot_link/os/liteos/include/los_typedef.h"
 403              		.file 8 "/home/fanxinhao/toolchain/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/_st
 404              		.file 9 "/home/fanxinhao/Work/LiteOS_Lab_2/iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h"
 405              		.file 10 "/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Inc/system_stm32l4xx.h"
 406              		.file 11 "/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Inc/stm32l476xx.h"
 407              		.file 12 "/home/fanxinhao/Work/LiteOS_Lab_2/drivers/third_party/ST/STM32L4xx_HAL_Driver/Inc/stm32l
 408              		.file 13 "/home/fanxinhao/Work/LiteOS_Lab_2/drivers/third_party/ST/STM32L4xx_HAL_Driver/Inc/stm32l
 409              		.file 14 "/home/fanxinhao/Work/LiteOS_Lab_2/drivers/third_party/ST/STM32L4xx_HAL_Driver/Inc/stm32l
 410              		.file 15 "/home/fanxinhao/Work/LiteOS_Lab_2/drivers/third_party/ST/STM32L4xx_HAL_Driver/Inc/stm32l
 411              		.file 16 "/home/fanxinhao/Work/LiteOS_Lab_2/drivers/third_party/ST/STM32L4xx_HAL_Driver/Inc/stm32l
 412              		.file 17 "/home/fanxinhao/Work/LiteOS_Lab_2/drivers/third_party/ST/STM32L4xx_HAL_Driver/Inc/stm32l
 413              		.file 18 "/home/fanxinhao/Work/LiteOS_Lab_2/iot_link/os/liteos/include/los_config.h"
 414              		.file 19 "/home/fanxinhao/Work/LiteOS_Lab_2/iot_link/os/liteos/include/los_list.h"
ARM GAS  /tmp/cc6at1zQ.s 			page 11


 415              		.file 20 "/home/fanxinhao/Work/LiteOS_Lab_2/iot_link/os/liteos/include/los_err.h"
 416              		.file 21 "/home/fanxinhao/Work/LiteOS_Lab_2/iot_link/os/liteos/arch/arm/arm-m/include/los_hwi.h"
 417              		.file 22 "/home/fanxinhao/Work/LiteOS_Lab_2/iot_link/os/liteos/include/los_tick.h"
 418              		.file 23 "/home/fanxinhao/Work/LiteOS_Lab_2/iot_link/os/liteos/include/los_event.h"
 419              		.file 24 "/home/fanxinhao/Work/LiteOS_Lab_2/iot_link/os/liteos/include/los_task.h"
 420              		.file 25 "/home/fanxinhao/Work/LiteOS_Lab_2/iot_link/os/liteos/base/include/los_task.ph"
 421              		.file 26 "/home/fanxinhao/Work/LiteOS_Lab_2/iot_link/os/liteos/include/los_memory.h"
 422              		.file 27 "/home/fanxinhao/Work/LiteOS_Lab_2/iot_link/os/liteos/base/include/los_queue.ph"
 423              		.file 28 "/home/fanxinhao/toolchain/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/stdlib
 424              		.file 29 "/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Inc/usart.h"
 425              		.file 30 "/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Inc/i2c.h"
ARM GAS  /tmp/cc6at1zQ.s 			page 12


DEFINED SYMBOLS
                            *ABS*:0000000000000000 sys_init.c
     /tmp/cc6at1zQ.s:18     .text.HAL_GetTick:0000000000000000 $t
     /tmp/cc6at1zQ.s:26     .text.HAL_GetTick:0000000000000000 HAL_GetTick
     /tmp/cc6at1zQ.s:54     .text._Error_Handler:0000000000000000 $t
     /tmp/cc6at1zQ.s:61     .text._Error_Handler:0000000000000000 _Error_Handler
     /tmp/cc6at1zQ.s:87     .text.atiny_usleep:0000000000000000 $t
     /tmp/cc6at1zQ.s:94     .text.atiny_usleep:0000000000000000 atiny_usleep
     /tmp/cc6at1zQ.s:129    .text.atiny_random:0000000000000000 $t
     /tmp/cc6at1zQ.s:136    .text.atiny_random:0000000000000000 atiny_random
     /tmp/cc6at1zQ.s:174    .text.atiny_reboot:0000000000000000 $t
     /tmp/cc6at1zQ.s:181    .text.atiny_reboot:0000000000000000 atiny_reboot
     /tmp/cc6at1zQ.s:204    .rodata:0000000000000000 $d
     /tmp/cc6at1zQ.s:209    .text.SystemClock_Config:0000000000000000 $t
     /tmp/cc6at1zQ.s:216    .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/cc6at1zQ.s:389    .text.SystemClock_Config:0000000000000124 $d

UNDEFINED SYMBOLS
LOS_TickCountGet
delayus
hal_rng_generate_buffer
HAL_NVIC_SystemReset
memset
HAL_PWR_EnableBkUpAccess
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_PWREx_ControlVoltageScaling
