20:22:38 INFO  : Registering command handlers for SDK TCF services
20:22:40 INFO  : Launching XSCT server: xsct.bat -interactive C:\work\Master_Degree_Thesis\HW_SVM\HW_SVM.sdk\temp_xsdb_launch_script.tcl
20:22:47 INFO  : XSCT server has started successfully.
20:22:47 INFO  : Successfully done setting XSCT server connection channel  
20:22:52 INFO  : Successfully done setting SDK workspace  
20:22:52 INFO  : Processing command line option -hwspec C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper.hdf.
21:50:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1' command is executed.
21:50:08 INFO  : 'fpga -state' command is executed.
21:50:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:50:08 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B8E7A' is selected.
21:50:08 INFO  : 'jtag frequency' command is executed.
21:50:08 INFO  : Sourcing of 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:50:08 INFO  : Context for 'APU' is selected.
21:50:08 INFO  : Hardware design information is loaded from 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf'.
21:50:08 INFO  : 'configparams force-mem-access 1' command is executed.
21:50:08 INFO  : Context for 'APU' is selected.
21:50:08 INFO  : 'stop' command is executed.
21:50:08 INFO  : 'ps7_init' command is executed.
21:50:08 INFO  : 'ps7_post_config' command is executed.
21:50:08 INFO  : 'configparams force-mem-access 0' command is executed.
21:50:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
loadhw -hw C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

21:50:09 INFO  : Memory regions updated for context APU
21:50:09 INFO  : Launch script is exported to file 'C:\work\Master_Degree_Thesis\HW_SVM\HW_SVM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\startup.tcl'
21:53:15 INFO  : Disconnected from the channel tcfchan#1.
21:53:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:53:16 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B8E7A' is selected.
21:53:16 INFO  : 'jtag frequency' command is executed.
21:53:16 INFO  : Sourcing of 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:53:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1' command is executed.
21:53:19 INFO  : FPGA configured successfully with bitstream "C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/hw_svm_wrapper.bit"
21:53:19 INFO  : Context for 'APU' is selected.
21:53:21 INFO  : Hardware design information is loaded from 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf'.
21:53:21 INFO  : 'configparams force-mem-access 1' command is executed.
21:53:21 INFO  : Context for 'APU' is selected.
21:53:21 INFO  : 'stop' command is executed.
21:53:22 INFO  : 'ps7_init' command is executed.
21:53:22 INFO  : 'ps7_post_config' command is executed.
21:53:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:53:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:22 INFO  : The application 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:53:22 INFO  : 'configparams force-mem-access 0' command is executed.
21:53:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1
fpga -file C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/hw_svm_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
loadhw -hw C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
dow C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

21:53:22 INFO  : Memory regions updated for context APU
21:53:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:22 INFO  : 'con' command is executed.
21:53:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
con
----------------End of Script----------------

21:53:22 INFO  : Launch script is exported to file 'C:\work\Master_Degree_Thesis\HW_SVM\HW_SVM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\program.tcl'
21:55:43 INFO  : Disconnected from the channel tcfchan#2.
21:55:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1' command is executed.
21:55:44 INFO  : 'fpga -state' command is executed.
21:55:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:55:48 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B8E7A' is selected.
21:55:48 INFO  : 'jtag frequency' command is executed.
21:55:48 INFO  : Sourcing of 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:55:48 INFO  : Context for 'APU' is selected.
21:55:52 INFO  : Hardware design information is loaded from 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf'.
21:55:52 INFO  : 'configparams force-mem-access 1' command is executed.
21:55:52 INFO  : Context for 'APU' is selected.
21:55:52 INFO  : 'stop' command is executed.
21:55:52 INFO  : 'ps7_init' command is executed.
21:55:52 INFO  : 'ps7_post_config' command is executed.
21:55:52 INFO  : 'configparams force-mem-access 0' command is executed.
21:55:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
loadhw -hw C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

21:55:53 INFO  : Memory regions updated for context APU
21:55:53 INFO  : Launch script is exported to file 'C:\work\Master_Degree_Thesis\HW_SVM\HW_SVM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\startup.tcl'
21:56:41 INFO  : Disconnected from the channel tcfchan#3.
21:56:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:56:43 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B8E7A' is selected.
21:56:43 INFO  : 'jtag frequency' command is executed.
21:56:43 INFO  : Sourcing of 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:56:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1' command is executed.
21:56:45 INFO  : FPGA configured successfully with bitstream "C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/hw_svm_wrapper.bit"
21:56:45 INFO  : Context for 'APU' is selected.
21:56:49 INFO  : Hardware design information is loaded from 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf'.
21:56:49 INFO  : 'configparams force-mem-access 1' command is executed.
21:56:49 INFO  : Context for 'APU' is selected.
21:56:49 INFO  : 'stop' command is executed.
21:56:50 INFO  : 'ps7_init' command is executed.
21:56:50 INFO  : 'ps7_post_config' command is executed.
21:56:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:56:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:50 INFO  : The application 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:56:50 INFO  : 'configparams force-mem-access 0' command is executed.
21:56:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1
fpga -file C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/hw_svm_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
loadhw -hw C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
dow C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

21:56:50 INFO  : Memory regions updated for context APU
21:56:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:50 INFO  : 'con' command is executed.
21:56:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
con
----------------End of Script----------------

21:56:50 INFO  : Launch script is exported to file 'C:\work\Master_Degree_Thesis\HW_SVM\HW_SVM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\program.tcl'
22:03:31 INFO  : Disconnected from the channel tcfchan#4.
22:03:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1' command is executed.
22:03:32 INFO  : 'fpga -state' command is executed.
22:03:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:03:32 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B8E7A' is selected.
22:03:32 INFO  : 'jtag frequency' command is executed.
22:03:32 INFO  : Sourcing of 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:03:32 INFO  : Context for 'APU' is selected.
22:03:36 INFO  : Hardware design information is loaded from 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf'.
22:03:36 INFO  : 'configparams force-mem-access 1' command is executed.
22:03:36 INFO  : Context for 'APU' is selected.
22:03:36 INFO  : 'stop' command is executed.
22:03:37 INFO  : 'ps7_init' command is executed.
22:03:37 INFO  : 'ps7_post_config' command is executed.
22:03:37 INFO  : 'configparams force-mem-access 0' command is executed.
22:03:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
loadhw -hw C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

22:03:37 INFO  : Memory regions updated for context APU
22:03:37 INFO  : Launch script is exported to file 'C:\work\Master_Degree_Thesis\HW_SVM\HW_SVM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\startup.tcl'
22:04:48 INFO  : Disconnected from the channel tcfchan#5.
22:04:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:04:50 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B8E7A' is selected.
22:04:50 INFO  : 'jtag frequency' command is executed.
22:04:50 INFO  : Sourcing of 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:04:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1' command is executed.
22:04:52 INFO  : FPGA configured successfully with bitstream "C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/hw_svm_wrapper.bit"
22:04:52 INFO  : Context for 'APU' is selected.
22:04:56 INFO  : Hardware design information is loaded from 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf'.
22:04:56 INFO  : 'configparams force-mem-access 1' command is executed.
22:04:56 INFO  : Context for 'APU' is selected.
22:04:56 INFO  : 'stop' command is executed.
22:04:56 INFO  : 'ps7_init' command is executed.
22:04:56 INFO  : 'ps7_post_config' command is executed.
22:04:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:04:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:57 INFO  : The application 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:04:57 INFO  : 'configparams force-mem-access 0' command is executed.
22:04:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1
fpga -file C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/hw_svm_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
loadhw -hw C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
dow C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

22:04:57 INFO  : Memory regions updated for context APU
22:04:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:57 INFO  : 'con' command is executed.
22:04:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
con
----------------End of Script----------------

22:04:57 INFO  : Launch script is exported to file 'C:\work\Master_Degree_Thesis\HW_SVM\HW_SVM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\program.tcl'
22:05:43 INFO  : Disconnected from the channel tcfchan#6.
22:05:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:05:44 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B8E7A' is selected.
22:05:44 INFO  : 'jtag frequency' command is executed.
22:05:44 INFO  : Sourcing of 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:05:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1' command is executed.
22:05:47 INFO  : FPGA configured successfully with bitstream "C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/hw_svm_wrapper.bit"
22:05:47 INFO  : Context for 'APU' is selected.
22:05:50 INFO  : Hardware design information is loaded from 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf'.
22:05:50 INFO  : 'configparams force-mem-access 1' command is executed.
22:05:50 INFO  : Context for 'APU' is selected.
22:05:51 INFO  : 'stop' command is executed.
22:05:55 INFO  : 'ps7_init' command is executed.
22:05:55 INFO  : 'ps7_post_config' command is executed.
22:05:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:05:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:58 ERROR : Memory write error at 0x100000. AP transaction timeout
22:05:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1
fpga -file C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/hw_svm_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
loadhw -hw C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
dow C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/main/Debug/main.elf
----------------End of Script----------------

22:06:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:06:12 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B8E7A' is selected.
22:06:12 INFO  : 'jtag frequency' command is executed.
22:06:12 INFO  : Sourcing of 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:06:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1' command is executed.
22:06:16 ERROR : fpga configuration failed. DONE PIN is not HIGH
22:06:16 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: fpga configuration failed. DONE PIN is not HIGH
22:06:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

22:06:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1' command is executed.
22:06:32 INFO  : 'fpga -state' command is executed.
22:06:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:06:33 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B8E7A' is selected.
22:06:33 INFO  : 'jtag frequency' command is executed.
22:06:33 INFO  : Sourcing of 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:06:33 INFO  : Context for 'APU' is selected.
22:06:33 INFO  : Hardware design information is loaded from 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf'.
22:06:33 INFO  : 'configparams force-mem-access 1' command is executed.
22:06:33 INFO  : Context for 'APU' is selected.
22:06:34 INFO  : 'stop' command is executed.
22:06:34 ERROR : AP transaction error, DAP status f0000021
22:06:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
loadhw -hw C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
stop
ps7_init
----------------End of Script----------------

22:07:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1' command is executed.
22:07:00 INFO  : 'fpga -state' command is executed.
22:07:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:07:00 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B8E7A' is selected.
22:07:00 INFO  : 'jtag frequency' command is executed.
22:07:00 INFO  : Sourcing of 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:07:00 INFO  : Context for 'APU' is selected.
22:07:00 INFO  : Hardware design information is loaded from 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf'.
22:07:00 INFO  : 'configparams force-mem-access 1' command is executed.
22:07:00 INFO  : Context for 'APU' is selected.
22:07:01 INFO  : 'stop' command is executed.
22:07:01 INFO  : 'ps7_init' command is executed.
22:07:01 INFO  : 'ps7_post_config' command is executed.
22:07:01 INFO  : 'configparams force-mem-access 0' command is executed.
22:07:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
loadhw -hw C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

22:07:02 INFO  : Memory regions updated for context APU
22:07:02 INFO  : Launch script is exported to file 'C:\work\Master_Degree_Thesis\HW_SVM\HW_SVM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\startup.tcl'
22:08:03 INFO  : Disconnected from the channel tcfchan#7.
22:08:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:08:04 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B8E7A' is selected.
22:08:04 INFO  : 'jtag frequency' command is executed.
22:08:04 INFO  : Sourcing of 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:08:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1' command is executed.
22:08:07 INFO  : FPGA configured successfully with bitstream "C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/hw_svm_wrapper.bit"
22:08:07 INFO  : Context for 'APU' is selected.
22:08:11 INFO  : Hardware design information is loaded from 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf'.
22:08:11 INFO  : 'configparams force-mem-access 1' command is executed.
22:08:11 INFO  : Context for 'APU' is selected.
22:08:11 INFO  : 'stop' command is executed.
22:08:12 INFO  : 'ps7_init' command is executed.
22:08:12 INFO  : 'ps7_post_config' command is executed.
22:08:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:08:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:08:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:08:12 INFO  : The application 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:08:12 INFO  : 'configparams force-mem-access 0' command is executed.
22:08:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1
fpga -file C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/hw_svm_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
loadhw -hw C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
dow C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

22:08:13 INFO  : Memory regions updated for context APU
22:08:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:08:13 INFO  : 'con' command is executed.
22:08:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
con
----------------End of Script----------------

22:08:13 INFO  : Launch script is exported to file 'C:\work\Master_Degree_Thesis\HW_SVM\HW_SVM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\program.tcl'
22:09:18 INFO  : Disconnected from the channel tcfchan#8.
22:09:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1' command is executed.
22:09:19 INFO  : 'fpga -state' command is executed.
22:09:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:09:20 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B8E7A' is selected.
22:09:20 INFO  : 'jtag frequency' command is executed.
22:09:20 INFO  : Sourcing of 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:09:20 INFO  : Context for 'APU' is selected.
22:09:25 INFO  : Hardware design information is loaded from 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf'.
22:09:25 INFO  : 'configparams force-mem-access 1' command is executed.
22:09:25 INFO  : Context for 'APU' is selected.
22:09:25 INFO  : 'stop' command is executed.
22:09:25 INFO  : 'ps7_init' command is executed.
22:09:25 INFO  : 'ps7_post_config' command is executed.
22:09:25 INFO  : 'configparams force-mem-access 0' command is executed.
22:09:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
loadhw -hw C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

22:09:25 INFO  : Memory regions updated for context APU
22:09:25 INFO  : Launch script is exported to file 'C:\work\Master_Degree_Thesis\HW_SVM\HW_SVM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\startup.tcl'
22:11:16 INFO  : Disconnected from the channel tcfchan#9.
22:11:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1' command is executed.
22:11:17 INFO  : 'fpga -state' command is executed.
22:11:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:11:18 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B8E7A' is selected.
22:11:18 INFO  : 'jtag frequency' command is executed.
22:11:18 INFO  : Sourcing of 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:11:18 INFO  : Context for 'APU' is selected.
22:11:22 INFO  : Hardware design information is loaded from 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf'.
22:11:22 INFO  : 'configparams force-mem-access 1' command is executed.
22:11:22 INFO  : Context for 'APU' is selected.
22:11:22 INFO  : 'stop' command is executed.
22:11:23 INFO  : 'ps7_init' command is executed.
22:11:23 INFO  : 'ps7_post_config' command is executed.
22:11:23 INFO  : 'configparams force-mem-access 0' command is executed.
22:11:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
loadhw -hw C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

22:11:23 INFO  : Memory regions updated for context APU
22:11:23 INFO  : Launch script is exported to file 'C:\work\Master_Degree_Thesis\HW_SVM\HW_SVM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\startup.tcl'
22:11:55 INFO  : Disconnected from the channel tcfchan#10.
22:11:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1' command is executed.
22:11:56 INFO  : 'fpga -state' command is executed.
22:11:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:11:57 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B8E7A' is selected.
22:11:57 INFO  : 'jtag frequency' command is executed.
22:11:57 INFO  : Sourcing of 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:11:57 INFO  : Context for 'APU' is selected.
22:12:01 INFO  : Hardware design information is loaded from 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf'.
22:12:01 INFO  : 'configparams force-mem-access 1' command is executed.
22:12:01 INFO  : Context for 'APU' is selected.
22:12:01 INFO  : 'stop' command is executed.
22:12:02 INFO  : 'ps7_init' command is executed.
22:12:02 INFO  : 'ps7_post_config' command is executed.
22:12:02 INFO  : 'configparams force-mem-access 0' command is executed.
22:12:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
loadhw -hw C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

22:12:02 INFO  : Memory regions updated for context APU
22:12:02 INFO  : Launch script is exported to file 'C:\work\Master_Degree_Thesis\HW_SVM\HW_SVM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\startup.tcl'
22:12:25 INFO  : Disconnected from the channel tcfchan#11.
22:12:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:12:26 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B8E7A' is selected.
22:12:26 INFO  : 'jtag frequency' command is executed.
22:12:26 INFO  : Sourcing of 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:12:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1' command is executed.
22:12:29 INFO  : FPGA configured successfully with bitstream "C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/hw_svm_wrapper.bit"
22:12:29 INFO  : Context for 'APU' is selected.
22:12:34 INFO  : Hardware design information is loaded from 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf'.
22:12:34 INFO  : 'configparams force-mem-access 1' command is executed.
22:12:34 INFO  : Context for 'APU' is selected.
22:12:34 INFO  : 'stop' command is executed.
22:12:35 INFO  : 'ps7_init' command is executed.
22:12:35 INFO  : 'ps7_post_config' command is executed.
22:12:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:12:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:12:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:12:35 INFO  : The application 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:12:35 INFO  : 'configparams force-mem-access 0' command is executed.
22:12:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1
fpga -file C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/hw_svm_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
loadhw -hw C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
dow C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

22:12:35 INFO  : Memory regions updated for context APU
22:12:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:12:36 INFO  : 'con' command is executed.
22:12:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
con
----------------End of Script----------------

22:12:36 INFO  : Launch script is exported to file 'C:\work\Master_Degree_Thesis\HW_SVM\HW_SVM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\program.tcl'
22:19:38 INFO  : Disconnected from the channel tcfchan#12.
22:19:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:19:39 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B8E7A' is selected.
22:19:40 INFO  : 'jtag frequency' command is executed.
22:19:40 INFO  : Sourcing of 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:19:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1' command is executed.
22:19:42 INFO  : FPGA configured successfully with bitstream "C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/hw_svm_wrapper.bit"
22:19:42 INFO  : Context for 'APU' is selected.
22:19:47 INFO  : Hardware design information is loaded from 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf'.
22:19:47 INFO  : 'configparams force-mem-access 1' command is executed.
22:19:47 INFO  : Context for 'APU' is selected.
22:19:47 INFO  : 'stop' command is executed.
22:19:48 INFO  : 'ps7_init' command is executed.
22:19:48 INFO  : 'ps7_post_config' command is executed.
22:19:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:19:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:19:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:19:48 INFO  : The application 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:19:48 INFO  : 'configparams force-mem-access 0' command is executed.
22:19:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1
fpga -file C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/hw_svm_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
loadhw -hw C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
dow C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

22:19:48 INFO  : Memory regions updated for context APU
22:19:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:19:49 INFO  : 'con' command is executed.
22:19:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
con
----------------End of Script----------------

22:19:49 INFO  : Launch script is exported to file 'C:\work\Master_Degree_Thesis\HW_SVM\HW_SVM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\program.tcl'
22:27:07 INFO  : Disconnected from the channel tcfchan#13.
22:27:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:27:08 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B8E7A' is selected.
22:27:08 INFO  : 'jtag frequency' command is executed.
22:27:08 INFO  : Sourcing of 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:27:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1' command is executed.
22:27:11 INFO  : FPGA configured successfully with bitstream "C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/hw_svm_wrapper.bit"
22:27:11 INFO  : Context for 'APU' is selected.
22:27:16 INFO  : Hardware design information is loaded from 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf'.
22:27:16 INFO  : 'configparams force-mem-access 1' command is executed.
22:27:16 INFO  : Context for 'APU' is selected.
22:27:16 INFO  : 'stop' command is executed.
22:27:17 INFO  : 'ps7_init' command is executed.
22:27:17 INFO  : 'ps7_post_config' command is executed.
22:27:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:27:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:17 INFO  : The application 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:27:17 INFO  : 'configparams force-mem-access 0' command is executed.
22:27:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1
fpga -file C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/hw_svm_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
loadhw -hw C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
dow C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

22:27:17 INFO  : Memory regions updated for context APU
22:27:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:17 INFO  : 'con' command is executed.
22:27:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
con
----------------End of Script----------------

22:27:17 INFO  : Launch script is exported to file 'C:\work\Master_Degree_Thesis\HW_SVM\HW_SVM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\program.tcl'
22:28:11 INFO  : Disconnected from the channel tcfchan#14.
22:28:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:28:13 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B8E7A' is selected.
22:28:13 INFO  : 'jtag frequency' command is executed.
22:28:13 INFO  : Sourcing of 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:28:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1' command is executed.
22:28:15 INFO  : FPGA configured successfully with bitstream "C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/hw_svm_wrapper.bit"
22:28:15 INFO  : Context for 'APU' is selected.
22:28:20 INFO  : Hardware design information is loaded from 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf'.
22:28:20 INFO  : 'configparams force-mem-access 1' command is executed.
22:28:20 INFO  : Context for 'APU' is selected.
22:28:20 INFO  : 'stop' command is executed.
22:28:21 INFO  : 'ps7_init' command is executed.
22:28:21 INFO  : 'ps7_post_config' command is executed.
22:28:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:28:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:22 INFO  : The application 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:28:22 INFO  : 'configparams force-mem-access 0' command is executed.
22:28:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1
fpga -file C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/hw_svm_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
loadhw -hw C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
dow C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

22:28:22 INFO  : Memory regions updated for context APU
22:28:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:22 INFO  : 'con' command is executed.
22:28:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
con
----------------End of Script----------------

22:28:22 INFO  : Launch script is exported to file 'C:\work\Master_Degree_Thesis\HW_SVM\HW_SVM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\program.tcl'
22:29:48 INFO  : Disconnected from the channel tcfchan#15.
22:29:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:29:50 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B8E7A' is selected.
22:29:50 INFO  : 'jtag frequency' command is executed.
22:29:50 INFO  : Sourcing of 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:29:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1' command is executed.
22:29:53 INFO  : FPGA configured successfully with bitstream "C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/hw_svm_wrapper.bit"
22:29:53 INFO  : Context for 'APU' is selected.
22:29:57 INFO  : Hardware design information is loaded from 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf'.
22:29:57 INFO  : 'configparams force-mem-access 1' command is executed.
22:29:57 INFO  : Context for 'APU' is selected.
22:29:57 INFO  : 'stop' command is executed.
22:29:57 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
22:29:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1
fpga -file C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/hw_svm_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
loadhw -hw C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
stop
ps7_init
----------------End of Script----------------

22:30:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:30:07 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B8E7A' is selected.
22:30:07 INFO  : 'jtag frequency' command is executed.
22:30:07 INFO  : Sourcing of 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:30:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1' command is executed.
22:30:11 ERROR : fpga configuration failed. DONE PIN is not HIGH
22:30:11 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: fpga configuration failed. DONE PIN is not HIGH
22:30:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

22:31:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1' command is executed.
22:31:11 INFO  : 'fpga -state' command is executed.
22:31:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:31:11 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B8E7A' is selected.
22:31:11 INFO  : 'jtag frequency' command is executed.
22:31:11 INFO  : Sourcing of 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:31:11 INFO  : Context for 'APU' is selected.
22:31:11 INFO  : Hardware design information is loaded from 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf'.
22:31:11 INFO  : 'configparams force-mem-access 1' command is executed.
22:31:11 INFO  : Context for 'APU' is selected.
22:31:11 INFO  : 'stop' command is executed.
22:31:12 INFO  : 'ps7_init' command is executed.
22:31:12 INFO  : 'ps7_post_config' command is executed.
22:31:12 INFO  : 'configparams force-mem-access 0' command is executed.
22:31:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
loadhw -hw C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

22:31:12 INFO  : Memory regions updated for context APU
22:31:12 INFO  : Launch script is exported to file 'C:\work\Master_Degree_Thesis\HW_SVM\HW_SVM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\startup.tcl'
22:31:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:31:45 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B8E7A' is selected.
22:31:45 INFO  : 'jtag frequency' command is executed.
22:31:45 INFO  : Sourcing of 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:31:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1' command is executed.
22:31:48 INFO  : FPGA configured successfully with bitstream "C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/hw_svm_wrapper.bit"
22:31:48 INFO  : Context for 'APU' is selected.
22:31:48 INFO  : Hardware design information is loaded from 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf'.
22:31:48 INFO  : 'configparams force-mem-access 1' command is executed.
22:31:48 INFO  : Context for 'APU' is selected.
22:31:48 INFO  : 'stop' command is executed.
22:31:49 INFO  : 'ps7_init' command is executed.
22:31:49 INFO  : 'ps7_post_config' command is executed.
22:31:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:31:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:49 INFO  : The application 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:31:49 INFO  : 'configparams force-mem-access 0' command is executed.
22:31:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1
fpga -file C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/hw_svm_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
loadhw -hw C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
dow C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

22:31:49 INFO  : Memory regions updated for context APU
22:31:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:50 INFO  : 'con' command is executed.
22:31:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
con
----------------End of Script----------------

22:31:50 INFO  : Launch script is exported to file 'C:\work\Master_Degree_Thesis\HW_SVM\HW_SVM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\program.tcl'
22:33:16 INFO  : Disconnected from the channel tcfchan#16.
22:33:16 WARN  : channel "tcfchan#16" closed
22:42:41 INFO  : Registering command handlers for SDK TCF services
22:42:42 INFO  : Launching XSCT server: xsct.bat -interactive C:\work\Master_Degree_Thesis\HW_SVM\HW_SVM.sdk\temp_xsdb_launch_script.tcl
22:42:45 INFO  : XSCT server has started successfully.
22:42:46 INFO  : Successfully done setting XSCT server connection channel  
22:42:46 INFO  : Successfully done setting SDK workspace  
22:42:46 INFO  : Processing command line option -hwspec C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper.hdf.
22:42:46 INFO  : Checking for hwspec changes in the project hw_svm_wrapper_hw_platform_0.
22:46:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1' command is executed.
22:46:50 INFO  : 'fpga -state' command is executed.
22:46:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:46:50 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B8E7A' is selected.
22:46:50 INFO  : 'jtag frequency' command is executed.
22:46:50 INFO  : Sourcing of 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:46:50 INFO  : Context for 'APU' is selected.
22:46:50 INFO  : Hardware design information is loaded from 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf'.
22:46:50 INFO  : 'configparams force-mem-access 1' command is executed.
22:46:50 INFO  : Context for 'APU' is selected.
22:46:50 INFO  : 'stop' command is executed.
22:46:50 INFO  : 'ps7_init' command is executed.
22:46:50 INFO  : 'ps7_post_config' command is executed.
22:46:50 INFO  : 'configparams force-mem-access 0' command is executed.
22:46:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
loadhw -hw C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

22:46:50 INFO  : Memory regions updated for context APU
22:46:50 INFO  : Launch script is exported to file 'C:\work\Master_Degree_Thesis\HW_SVM\HW_SVM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\startup.tcl'
22:47:28 INFO  : Disconnected from the channel tcfchan#1.
22:47:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:47:30 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B8E7A' is selected.
22:47:30 INFO  : 'jtag frequency' command is executed.
22:47:30 INFO  : Sourcing of 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:47:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1' command is executed.
22:47:32 INFO  : FPGA configured successfully with bitstream "C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/hw_svm_wrapper.bit"
22:47:32 INFO  : Context for 'APU' is selected.
22:47:35 INFO  : Hardware design information is loaded from 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf'.
22:47:35 INFO  : 'configparams force-mem-access 1' command is executed.
22:47:35 INFO  : Context for 'APU' is selected.
22:47:35 INFO  : 'stop' command is executed.
22:47:35 INFO  : 'ps7_init' command is executed.
22:47:35 INFO  : 'ps7_post_config' command is executed.
22:47:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:47:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:47:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:47:35 INFO  : The application 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:47:35 INFO  : 'configparams force-mem-access 0' command is executed.
22:47:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1
fpga -file C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/hw_svm_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
loadhw -hw C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
dow C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

22:47:35 INFO  : Memory regions updated for context APU
22:47:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:47:35 INFO  : 'con' command is executed.
22:47:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
con
----------------End of Script----------------

22:47:35 INFO  : Launch script is exported to file 'C:\work\Master_Degree_Thesis\HW_SVM\HW_SVM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\program.tcl'
22:49:44 INFO  : Disconnected from the channel tcfchan#2.
22:49:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:49:45 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B8E7A' is selected.
22:49:45 INFO  : 'jtag frequency' command is executed.
22:49:45 INFO  : Sourcing of 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:49:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1' command is executed.
22:49:48 INFO  : FPGA configured successfully with bitstream "C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/hw_svm_wrapper.bit"
22:49:48 INFO  : Context for 'APU' is selected.
22:49:50 INFO  : Hardware design information is loaded from 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf'.
22:49:50 INFO  : 'configparams force-mem-access 1' command is executed.
22:49:50 INFO  : Context for 'APU' is selected.
22:49:50 INFO  : 'stop' command is executed.
22:49:50 INFO  : 'ps7_init' command is executed.
22:49:50 INFO  : 'ps7_post_config' command is executed.
22:49:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:49:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:49:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:49:50 INFO  : The application 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:49:50 INFO  : 'configparams force-mem-access 0' command is executed.
22:49:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1
fpga -file C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/hw_svm_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
loadhw -hw C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
dow C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

22:49:50 INFO  : Memory regions updated for context APU
22:49:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:49:51 INFO  : 'con' command is executed.
22:49:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
con
----------------End of Script----------------

22:49:51 INFO  : Launch script is exported to file 'C:\work\Master_Degree_Thesis\HW_SVM\HW_SVM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\program.tcl'
22:52:56 INFO  : Disconnected from the channel tcfchan#3.
22:52:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:52:58 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B8E7A' is selected.
22:52:58 INFO  : 'jtag frequency' command is executed.
22:52:58 INFO  : Sourcing of 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:52:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1' command is executed.
22:53:00 INFO  : FPGA configured successfully with bitstream "C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/hw_svm_wrapper.bit"
22:53:00 INFO  : Context for 'APU' is selected.
22:53:02 INFO  : Hardware design information is loaded from 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf'.
22:53:02 INFO  : 'configparams force-mem-access 1' command is executed.
22:53:02 INFO  : Context for 'APU' is selected.
22:53:02 INFO  : 'stop' command is executed.
22:53:03 INFO  : 'ps7_init' command is executed.
22:53:03 INFO  : 'ps7_post_config' command is executed.
22:53:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:53:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:03 INFO  : The application 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:53:03 INFO  : 'configparams force-mem-access 0' command is executed.
22:53:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1
fpga -file C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/hw_svm_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
loadhw -hw C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
dow C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

22:53:03 INFO  : Memory regions updated for context APU
22:53:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:03 INFO  : 'con' command is executed.
22:53:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
con
----------------End of Script----------------

22:53:03 INFO  : Launch script is exported to file 'C:\work\Master_Degree_Thesis\HW_SVM\HW_SVM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\program.tcl'
22:53:43 INFO  : Disconnected from the channel tcfchan#4.
19:45:07 INFO  : Registering command handlers for SDK TCF services
19:45:09 INFO  : Launching XSCT server: xsct.bat -interactive C:\work\Master_Degree_Thesis\HW_SVM\HW_SVM.sdk\temp_xsdb_launch_script.tcl
19:45:14 INFO  : XSCT server has started successfully.
19:45:14 INFO  : Successfully done setting XSCT server connection channel  
19:45:19 INFO  : Successfully done setting SDK workspace  
19:45:19 INFO  : Processing command line option -hwspec C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper.hdf.
19:45:19 INFO  : Checking for hwspec changes in the project hw_svm_wrapper_hw_platform_0.
19:45:26 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1672252970533,  Project:1671570749464
19:45:26 INFO  : The hardware specification for project 'hw_svm_wrapper_hw_platform_0' is different from C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper.hdf.
19:45:26 INFO  : Copied contents of C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper.hdf into \hw_svm_wrapper_hw_platform_0\system.hdf.
19:45:32 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:45:36 INFO  : 
19:45:37 INFO  : Updating hardware inferred compiler options for main.
19:45:37 INFO  : Clearing existing target manager status.
19:50:40 INFO  : Inferring section assignments and sizes from elf file: C:\work\Master_Degree_Thesis\HW_SVM\HW_SVM.sdk\main\Debug\main.elf
19:53:28 INFO  : Inferring section assignments and sizes from elf file: C:\work\Master_Degree_Thesis\HW_SVM\HW_SVM.sdk\main\Debug\main.elf
19:53:52 INFO  : Inferring section assignments and sizes from elf file: C:\work\Master_Degree_Thesis\HW_SVM\HW_SVM.sdk\main\Debug\main.elf
19:54:06 INFO  : Successfully generated C:\work\Master_Degree_Thesis\HW_SVM\HW_SVM.sdk\main\src\lscript.ld.
19:54:06 INFO  : Applying linker script to all configurations of project main.
19:54:06 INFO  : Setting rebuild state to true for all configurations of project main.
20:00:25 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1672253976205,  Project:1672252970533
20:00:25 INFO  : Project hw_svm_wrapper_hw_platform_0's source hardware specification located at C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:00:27 INFO  : Copied contents of C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper.hdf into \hw_svm_wrapper_hw_platform_0\system.hdf.
20:00:31 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:00:35 INFO  : 
20:00:36 INFO  : Updating hardware inferred compiler options for main.
20:00:36 INFO  : Clearing existing target manager status.
20:00:36 INFO  : Closing and re-opening the MSS file of ther project main_bsp
20:00:36 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:00:38 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:01:27 INFO  : Inferring section assignments and sizes from elf file: C:\work\Master_Degree_Thesis\HW_SVM\HW_SVM.sdk\main\Debug\main.elf
20:01:29 INFO  : Successfully generated C:\work\Master_Degree_Thesis\HW_SVM\HW_SVM.sdk\main\src\lscript.ld.
20:01:29 INFO  : Applying linker script to all configurations of project main.
20:01:29 INFO  : Setting rebuild state to true for all configurations of project main.
20:07:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1' command is executed.
20:07:55 INFO  : 'fpga -state' command is executed.
20:07:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:07:55 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B8E7A' is selected.
20:07:55 INFO  : 'jtag frequency' command is executed.
20:07:55 INFO  : Sourcing of 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:07:55 INFO  : Context for 'APU' is selected.
20:07:55 INFO  : Hardware design information is loaded from 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf'.
20:07:55 INFO  : 'configparams force-mem-access 1' command is executed.
20:07:55 INFO  : Context for 'APU' is selected.
20:07:55 INFO  : 'stop' command is executed.
20:07:55 INFO  : 'ps7_init' command is executed.
20:07:55 INFO  : 'ps7_post_config' command is executed.
20:07:55 INFO  : 'configparams force-mem-access 0' command is executed.
20:07:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
loadhw -hw C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

20:07:56 INFO  : Memory regions updated for context APU
20:07:56 INFO  : Launch script is exported to file 'C:\work\Master_Degree_Thesis\HW_SVM\HW_SVM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\startup.tcl'
20:08:59 INFO  : Disconnected from the channel tcfchan#1.
20:09:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:09:00 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B8E7A' is selected.
20:09:00 INFO  : 'jtag frequency' command is executed.
20:09:00 INFO  : Sourcing of 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:09:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1' command is executed.
20:09:03 INFO  : FPGA configured successfully with bitstream "C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/hw_svm_wrapper.bit"
20:09:03 INFO  : Context for 'APU' is selected.
20:09:03 INFO  : Hardware design information is loaded from 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf'.
20:09:03 INFO  : 'configparams force-mem-access 1' command is executed.
20:09:03 INFO  : Context for 'APU' is selected.
20:09:03 INFO  : 'stop' command is executed.
20:09:03 INFO  : 'ps7_init' command is executed.
20:09:03 INFO  : 'ps7_post_config' command is executed.
20:09:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:09:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:03 INFO  : The application 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:09:03 INFO  : 'configparams force-mem-access 0' command is executed.
20:09:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1
fpga -file C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/hw_svm_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
loadhw -hw C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
dow C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

20:09:03 INFO  : Memory regions updated for context APU
20:09:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:03 INFO  : 'con' command is executed.
20:09:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
con
----------------End of Script----------------

20:09:03 INFO  : Launch script is exported to file 'C:\work\Master_Degree_Thesis\HW_SVM\HW_SVM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\program.tcl'
20:14:26 INFO  : Disconnected from the channel tcfchan#2.
20:14:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:14:27 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B8E7A' is selected.
20:14:27 INFO  : 'jtag frequency' command is executed.
20:14:27 INFO  : Sourcing of 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:14:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1' command is executed.
20:14:30 INFO  : FPGA configured successfully with bitstream "C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/hw_svm_wrapper.bit"
20:14:30 INFO  : Context for 'APU' is selected.
20:14:30 INFO  : Hardware design information is loaded from 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf'.
20:14:30 INFO  : 'configparams force-mem-access 1' command is executed.
20:14:30 INFO  : Context for 'APU' is selected.
20:14:30 INFO  : 'stop' command is executed.
20:14:30 INFO  : 'ps7_init' command is executed.
20:14:31 INFO  : 'ps7_post_config' command is executed.
20:14:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:14:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:31 INFO  : The application 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:14:31 INFO  : 'configparams force-mem-access 0' command is executed.
20:14:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1
fpga -file C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/hw_svm_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
loadhw -hw C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
dow C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

20:14:31 INFO  : Memory regions updated for context APU
20:14:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:31 INFO  : 'con' command is executed.
20:14:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
con
----------------End of Script----------------

20:14:31 INFO  : Launch script is exported to file 'C:\work\Master_Degree_Thesis\HW_SVM\HW_SVM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\program.tcl'
20:15:16 INFO  : Disconnected from the channel tcfchan#3.
20:15:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:15:18 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B8E7A' is selected.
20:15:18 INFO  : 'jtag frequency' command is executed.
20:15:18 INFO  : Sourcing of 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:15:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1' command is executed.
20:15:20 INFO  : FPGA configured successfully with bitstream "C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/hw_svm_wrapper.bit"
20:15:20 INFO  : Context for 'APU' is selected.
20:15:20 INFO  : Hardware design information is loaded from 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf'.
20:15:20 INFO  : 'configparams force-mem-access 1' command is executed.
20:15:20 INFO  : Context for 'APU' is selected.
20:15:20 INFO  : 'stop' command is executed.
20:15:21 INFO  : 'ps7_init' command is executed.
20:15:21 INFO  : 'ps7_post_config' command is executed.
20:15:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:15:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:21 INFO  : The application 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:15:21 INFO  : 'configparams force-mem-access 0' command is executed.
20:15:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1
fpga -file C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/hw_svm_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
loadhw -hw C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
dow C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

20:15:21 INFO  : Memory regions updated for context APU
20:15:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:21 INFO  : 'con' command is executed.
20:15:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
con
----------------End of Script----------------

20:15:21 INFO  : Launch script is exported to file 'C:\work\Master_Degree_Thesis\HW_SVM\HW_SVM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\program.tcl'
20:28:40 INFO  : Disconnected from the channel tcfchan#4.
20:28:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1' command is executed.
20:28:41 INFO  : 'fpga -state' command is executed.
20:28:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:28:41 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B8E7A' is selected.
20:28:41 INFO  : 'jtag frequency' command is executed.
20:28:41 INFO  : Sourcing of 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:28:41 INFO  : Context for 'APU' is selected.
20:28:41 INFO  : Hardware design information is loaded from 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf'.
20:28:41 INFO  : 'configparams force-mem-access 1' command is executed.
20:28:41 INFO  : Context for 'APU' is selected.
20:28:42 INFO  : 'stop' command is executed.
20:28:42 INFO  : 'ps7_init' command is executed.
20:28:42 INFO  : 'ps7_post_config' command is executed.
20:28:42 INFO  : 'configparams force-mem-access 0' command is executed.
20:28:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
loadhw -hw C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

20:28:42 INFO  : Memory regions updated for context APU
20:28:42 INFO  : Launch script is exported to file 'C:\work\Master_Degree_Thesis\HW_SVM\HW_SVM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\startup.tcl'
20:29:23 INFO  : Disconnected from the channel tcfchan#5.
20:29:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:29:25 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B8E7A' is selected.
20:29:25 INFO  : 'jtag frequency' command is executed.
20:29:25 INFO  : Sourcing of 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:29:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1' command is executed.
20:29:27 INFO  : FPGA configured successfully with bitstream "C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/hw_svm_wrapper.bit"
20:29:27 INFO  : Context for 'APU' is selected.
20:29:27 INFO  : Hardware design information is loaded from 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf'.
20:29:27 INFO  : 'configparams force-mem-access 1' command is executed.
20:29:27 INFO  : Context for 'APU' is selected.
20:29:27 INFO  : 'stop' command is executed.
20:29:28 INFO  : 'ps7_init' command is executed.
20:29:28 INFO  : 'ps7_post_config' command is executed.
20:29:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:29:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:28 INFO  : The application 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:29:28 INFO  : 'configparams force-mem-access 0' command is executed.
20:29:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1
fpga -file C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/hw_svm_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
loadhw -hw C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
dow C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

20:29:29 INFO  : Memory regions updated for context APU
20:29:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:29 INFO  : 'con' command is executed.
20:29:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
con
----------------End of Script----------------

20:29:29 INFO  : Launch script is exported to file 'C:\work\Master_Degree_Thesis\HW_SVM\HW_SVM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\program.tcl'
20:30:37 INFO  : Disconnected from the channel tcfchan#6.
20:30:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:30:38 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B8E7A' is selected.
20:30:38 INFO  : 'jtag frequency' command is executed.
20:30:38 INFO  : Sourcing of 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:30:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1' command is executed.
20:30:41 INFO  : FPGA configured successfully with bitstream "C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/hw_svm_wrapper.bit"
20:30:41 INFO  : Context for 'APU' is selected.
20:30:41 INFO  : Hardware design information is loaded from 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf'.
20:30:41 INFO  : 'configparams force-mem-access 1' command is executed.
20:30:41 INFO  : Context for 'APU' is selected.
20:30:41 INFO  : 'stop' command is executed.
20:30:42 INFO  : 'ps7_init' command is executed.
20:30:42 INFO  : 'ps7_post_config' command is executed.
20:30:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:30:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:30:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:30:42 INFO  : The application 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:30:42 INFO  : 'configparams force-mem-access 0' command is executed.
20:30:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1
fpga -file C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/hw_svm_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
loadhw -hw C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
dow C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

20:30:42 INFO  : Memory regions updated for context APU
20:30:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:30:42 INFO  : 'con' command is executed.
20:30:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
con
----------------End of Script----------------

20:30:42 INFO  : Launch script is exported to file 'C:\work\Master_Degree_Thesis\HW_SVM\HW_SVM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\program.tcl'
20:31:33 INFO  : Disconnected from the channel tcfchan#7.
20:31:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:31:34 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B8E7A' is selected.
20:31:34 INFO  : 'jtag frequency' command is executed.
20:31:34 INFO  : Sourcing of 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:31:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1' command is executed.
20:31:37 INFO  : FPGA configured successfully with bitstream "C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/hw_svm_wrapper.bit"
20:31:37 INFO  : Context for 'APU' is selected.
20:31:37 INFO  : Hardware design information is loaded from 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf'.
20:31:37 INFO  : 'configparams force-mem-access 1' command is executed.
20:31:37 INFO  : Context for 'APU' is selected.
20:31:37 INFO  : 'stop' command is executed.
20:31:38 INFO  : 'ps7_init' command is executed.
20:31:38 INFO  : 'ps7_post_config' command is executed.
20:31:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:31:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:31:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:31:38 INFO  : The application 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:31:38 INFO  : 'configparams force-mem-access 0' command is executed.
20:31:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1
fpga -file C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/hw_svm_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
loadhw -hw C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
dow C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

20:31:38 INFO  : Memory regions updated for context APU
20:31:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:31:38 INFO  : 'con' command is executed.
20:31:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
con
----------------End of Script----------------

20:31:38 INFO  : Launch script is exported to file 'C:\work\Master_Degree_Thesis\HW_SVM\HW_SVM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\program.tcl'
20:32:22 INFO  : Disconnected from the channel tcfchan#8.
20:32:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:32:23 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B8E7A' is selected.
20:32:23 INFO  : 'jtag frequency' command is executed.
20:32:23 INFO  : Sourcing of 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:32:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1' command is executed.
20:32:26 INFO  : FPGA configured successfully with bitstream "C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/hw_svm_wrapper.bit"
20:32:26 INFO  : Context for 'APU' is selected.
20:32:26 INFO  : Hardware design information is loaded from 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf'.
20:32:26 INFO  : 'configparams force-mem-access 1' command is executed.
20:32:26 INFO  : Context for 'APU' is selected.
20:32:26 INFO  : 'stop' command is executed.
20:32:26 INFO  : 'ps7_init' command is executed.
20:32:27 INFO  : 'ps7_post_config' command is executed.
20:32:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:32:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:32:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:32:27 INFO  : The application 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:32:27 INFO  : 'configparams force-mem-access 0' command is executed.
20:32:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1
fpga -file C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/hw_svm_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
loadhw -hw C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
dow C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

20:32:27 INFO  : Memory regions updated for context APU
20:32:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:32:27 INFO  : 'con' command is executed.
20:32:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
con
----------------End of Script----------------

20:32:27 INFO  : Launch script is exported to file 'C:\work\Master_Degree_Thesis\HW_SVM\HW_SVM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\program.tcl'
20:34:02 INFO  : Disconnected from the channel tcfchan#9.
20:34:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:34:03 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B8E7A' is selected.
20:34:03 INFO  : 'jtag frequency' command is executed.
20:34:03 INFO  : Sourcing of 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:34:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1' command is executed.
20:34:06 INFO  : FPGA configured successfully with bitstream "C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/hw_svm_wrapper.bit"
20:34:06 INFO  : Context for 'APU' is selected.
20:34:06 INFO  : Hardware design information is loaded from 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf'.
20:34:06 INFO  : 'configparams force-mem-access 1' command is executed.
20:34:06 INFO  : Context for 'APU' is selected.
20:34:06 INFO  : 'stop' command is executed.
20:34:07 INFO  : 'ps7_init' command is executed.
20:34:07 INFO  : 'ps7_post_config' command is executed.
20:34:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:34:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:07 INFO  : The application 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:34:07 INFO  : 'configparams force-mem-access 0' command is executed.
20:34:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1
fpga -file C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/hw_svm_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
loadhw -hw C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
dow C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

20:34:07 INFO  : Memory regions updated for context APU
20:34:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:07 INFO  : 'con' command is executed.
20:34:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
con
----------------End of Script----------------

20:34:07 INFO  : Launch script is exported to file 'C:\work\Master_Degree_Thesis\HW_SVM\HW_SVM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\program.tcl'
20:34:28 INFO  : Disconnected from the channel tcfchan#10.
20:34:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:34:29 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B8E7A' is selected.
20:34:29 INFO  : 'jtag frequency' command is executed.
20:34:29 INFO  : Sourcing of 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:34:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1' command is executed.
20:34:32 INFO  : FPGA configured successfully with bitstream "C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/hw_svm_wrapper.bit"
20:34:32 INFO  : Context for 'APU' is selected.
20:34:32 INFO  : Hardware design information is loaded from 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf'.
20:34:32 INFO  : 'configparams force-mem-access 1' command is executed.
20:34:32 INFO  : Context for 'APU' is selected.
20:34:32 INFO  : 'stop' command is executed.
20:34:33 INFO  : 'ps7_init' command is executed.
20:34:33 INFO  : 'ps7_post_config' command is executed.
20:34:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:34:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:33 INFO  : The application 'C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:34:33 INFO  : 'configparams force-mem-access 0' command is executed.
20:34:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1
fpga -file C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/hw_svm_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
loadhw -hw C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
dow C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

20:34:33 INFO  : Memory regions updated for context APU
20:34:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:33 INFO  : 'con' command is executed.
20:34:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
con
----------------End of Script----------------

20:34:33 INFO  : Launch script is exported to file 'C:\work\Master_Degree_Thesis\HW_SVM\HW_SVM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\program.tcl'
20:36:11 INFO  : Disconnected from the channel tcfchan#11.
21:56:32 INFO  : Registering command handlers for SDK TCF services
21:56:35 INFO  : Launching XSCT server: xsct.bat -interactive C:\work\Master_Degree_Thesis\HW_SVM\HW_SVM.sdk\temp_xsdb_launch_script.tcl
21:56:43 INFO  : XSCT server has started successfully.
21:56:43 INFO  : Successfully done setting XSCT server connection channel  
21:56:52 INFO  : Successfully done setting SDK workspace  
21:56:52 INFO  : Processing command line option -hwspec C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper.hdf.
21:56:52 INFO  : Checking for hwspec changes in the project hw_svm_wrapper_hw_platform_0.
21:57:07 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1672343725751,  Project:1672253976205
21:57:07 INFO  : The hardware specification for project 'hw_svm_wrapper_hw_platform_0' is different from C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper.hdf.
21:57:08 INFO  : Copied contents of C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper.hdf into \hw_svm_wrapper_hw_platform_0\system.hdf.
21:58:05 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:58:13 INFO  : 
21:58:14 INFO  : Updating hardware inferred compiler options for main.
21:58:14 INFO  : Clearing existing target manager status.
21:58:36 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1672346572973,  Project:1672343725751
21:58:36 INFO  : Project hw_svm_wrapper_hw_platform_0's source hardware specification located at C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:58:40 INFO  : Copied contents of C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper.hdf into \hw_svm_wrapper_hw_platform_0\system.hdf.
21:58:46 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:58:51 INFO  : 
21:58:52 INFO  : Updating hardware inferred compiler options for main.
21:58:52 INFO  : Clearing existing target manager status.
22:02:57 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1672347760925,  Project:1672346572973
22:02:57 INFO  : Project hw_svm_wrapper_hw_platform_0's source hardware specification located at C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:03:00 INFO  : Copied contents of C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sdk/hw_svm_wrapper.hdf into \hw_svm_wrapper_hw_platform_0\system.hdf.
22:03:06 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:03:11 INFO  : 
22:03:12 INFO  : Updating hardware inferred compiler options for main.
22:03:12 INFO  : Clearing existing target manager status.
22:04:19 INFO  : Inferring section assignments and sizes from elf file: C:\work\Master_Degree_Thesis\HW_SVM\HW_SVM.sdk\main\Debug\main.elf
22:04:23 INFO  : Successfully generated C:\work\Master_Degree_Thesis\HW_SVM\HW_SVM.sdk\main\src\lscript.ld.
22:04:23 INFO  : Applying linker script to all configurations of project main.
22:04:23 INFO  : Setting rebuild state to true for all configurations of project main.
