/**
 * \file IfxCanxl_reg.h
 * \brief
 * \copyright Copyright (c) 2022 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: MC_ACE_A3G_HSI_CANXL/V0.2.1.1.7
 * Specification: latest @ 2022-12-15 instance sheet @ MC_A3G_HWDDSOC_FUNCTIONAL_INSTANCE_SHEET/V13.1.1.1.13
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Canxl_Registers_Cfg Canxl address
 * \ingroup IfxSfr_Canxl_Registers
 * 
 * \defgroup IfxSfr_Canxl_Registers_Cfg_BaseAddress Base address
 * \ingroup IfxSfr_Canxl_Registers_Cfg
 *
 * \defgroup IfxSfr_Canxl_Registers_Cfg_Canxl0 2-CANXL0
 * \ingroup IfxSfr_Canxl_Registers_Cfg
 *
 *
 */
#ifndef IFXCANXL_REG_H
#define IFXCANXL_REG_H 1
/******************************************************************************/
#include "IfxCanxl_regdef.h"
/******************************************************************************/

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Canxl_Registers_Cfg_BaseAddress
 * \{  */

/** \brief CANXL object */
#define MODULE_CANXL0 /*lint --e(923, 9078)*/ ((*(Ifx_CANXL*)0xF47C0000u))
/** \}  */


/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Canxl_Registers_Cfg_Canxl0
 * \{  */
/** \brief 0, Embedded SRAM for CAN XL nodes configuration */
#define CANXL0_RAM ((void*)0xF47C0000u)
#define CANXL0_RAM_SIZE (0x4000u)

/** \brief 0, Module Identification Register */
#define CANXL0_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_ID*)0xF47D0000u)

/** \brief 4, OCDS Control and Status Register */
#define CANXL0_OCS /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_OCS*)0xF47D0004u)

/** \brief 8, Module Clock Control Register */
#define CANXL0_MODULE_CLC /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_MODULE_CLC*)0xF47D0008u)

/** \brief C, Module reset control register A */
#define CANXL0_MODULE_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_MODULE_RST_CTRLA*)0xF47D000Cu)

/** \brief 10, Module reset control register B */
#define CANXL0_MODULE_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_MODULE_RST_CTRLB*)0xF47D0010u)

/** \brief 14, Module reset status register */
#define CANXL0_MODULE_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_MODULE_RST_STAT*)0xF47D0014u)

/** \brief 18, Module Write access enable register A */
#define CANXL0_MODULE_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_ACCEN_WRA*)0xF47D0018u)

/** \brief 1C, Module Write access enable register B */
#define CANXL0_MODULE_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_ACCEN_WRB_FPI*)0xF47D001Cu)

/** \brief 20, Module Read access enable register A */
#define CANXL0_MODULE_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_ACCEN_RDA*)0xF47D0020u)

/** \brief 24, Module Read access enable register B */
#define CANXL0_MODULE_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_ACCEN_RDB_FPI*)0xF47D0024u)

/** \brief 28, Module VM access enable register */
#define CANXL0_MODULE_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_ACCEN_VM*)0xF47D0028u)

/** \brief 2C, Module PRS access enable register */
#define CANXL0_MODULE_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_ACCEN_PRS*)0xF47D002Cu)

/** \brief 38, PROT Register Endinit */
#define CANXL0_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_PROT*)0xF47D0038u)

/** \brief 3C, PROT Register Safe Endinit */
#define CANXL0_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_PROT*)0xF47D003Cu)

/** \brief 40, Clock enable */
#define CANXL0_CLKEN /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_CLKEN*)0xF47D0040u)

/** \brief 100, Node Reset control register A */
#define CANXL0_NODE0_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_NODE_RST_CTRLA*)0xF47D0100u)

/** \brief 104, Node Reset control register B */
#define CANXL0_NODE0_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_NODE_RST_CTRLB*)0xF47D0104u)

/** \brief 108, Node Reset status register */
#define CANXL0_NODE0_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_NODE_RST_STAT*)0xF47D0108u)

/** \brief 10C, Write access enable register A */
#define CANXL0_NODE0_ACCENNODE_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_ACCEN_WRA*)0xF47D010Cu)

/** \brief 110, Write access enable register B */
#define CANXL0_NODE0_ACCENNODE_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_ACCEN_WRB_FPI*)0xF47D0110u)

/** \brief 114, Read access enable register A */
#define CANXL0_NODE0_ACCENNODE_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_ACCEN_RDA*)0xF47D0114u)

/** \brief 118, Read access enable register B */
#define CANXL0_NODE0_ACCENNODE_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_ACCEN_RDB_FPI*)0xF47D0118u)

/** \brief 11C, VM access enable register */
#define CANXL0_NODE0_ACCENNODE_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_ACCEN_VM*)0xF47D011Cu)

/** \brief 120, PRS access enable register */
#define CANXL0_NODE0_ACCENNODE_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_ACCEN_PRS*)0xF47D0120u)

/** \brief 124, Region lower address register */
#define CANXL0_NODE0_ACCENNODE_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_ACCEN_RGNLA*)0xF47D0124u)

/** \brief 128, Region upper address register */
#define CANXL0_NODE0_ACCENNODE_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_ACCEN_RGNUA*)0xF47D0128u)

/** \brief 12C, Node i VM and PRS configuration Register */
#define CANXL0_NODE0_VMPRSCONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_NODE_VMPRSCONFIG*)0xF47D012Cu)

/** \brief 130, Node 0 Port Control Register */
#define CANXL0_NODE0_PORTCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_NODE_PORTCTRL*)0xF47D0130u)

/** \brief 134, Message transfer interrupt event register */
#define CANXL0_NODE0_MTI_RAW /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_NODE_MTI_RAW*)0xF47D0134u)

/** \brief 138, Message transfer interrupt clear register */
#define CANXL0_NODE0_MTI_CLR /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_NODE_MTI_CLR*)0xF47D0138u)

/** \brief 13C, Message transfer interrupt enable register */
#define CANXL0_NODE0_MTI_ENA /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_NODE_MTI_ENA*)0xF47D013Cu)

/** \brief 200, Node Reset control register A */
#define CANXL0_NODE1_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_NODE_RST_CTRLA*)0xF47D0200u)

/** \brief 204, Node Reset control register B */
#define CANXL0_NODE1_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_NODE_RST_CTRLB*)0xF47D0204u)

/** \brief 208, Node Reset status register */
#define CANXL0_NODE1_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_NODE_RST_STAT*)0xF47D0208u)

/** \brief 20C, Write access enable register A */
#define CANXL0_NODE1_ACCENNODE_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_ACCEN_WRA*)0xF47D020Cu)

/** \brief 210, Write access enable register B */
#define CANXL0_NODE1_ACCENNODE_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_ACCEN_WRB_FPI*)0xF47D0210u)

/** \brief 214, Read access enable register A */
#define CANXL0_NODE1_ACCENNODE_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_ACCEN_RDA*)0xF47D0214u)

/** \brief 218, Read access enable register B */
#define CANXL0_NODE1_ACCENNODE_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_ACCEN_RDB_FPI*)0xF47D0218u)

/** \brief 21C, VM access enable register */
#define CANXL0_NODE1_ACCENNODE_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_ACCEN_VM*)0xF47D021Cu)

/** \brief 220, PRS access enable register */
#define CANXL0_NODE1_ACCENNODE_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_ACCEN_PRS*)0xF47D0220u)

/** \brief 224, Region lower address register */
#define CANXL0_NODE1_ACCENNODE_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_ACCEN_RGNLA*)0xF47D0224u)

/** \brief 228, Region upper address register */
#define CANXL0_NODE1_ACCENNODE_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_ACCEN_RGNUA*)0xF47D0228u)

/** \brief 22C, Node i VM and PRS configuration Register */
#define CANXL0_NODE1_VMPRSCONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_NODE_VMPRSCONFIG*)0xF47D022Cu)

/** \brief 230, Node 1 Port Control Register */
#define CANXL0_NODE1_PORTCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_NODE_PORTCTRL*)0xF47D0230u)

/** \brief 234, Message transfer interrupt event register */
#define CANXL0_NODE1_MTI_RAW /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_NODE_MTI_RAW*)0xF47D0234u)

/** \brief 238, Message transfer interrupt clear register */
#define CANXL0_NODE1_MTI_CLR /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_NODE_MTI_CLR*)0xF47D0238u)

/** \brief 23C, Message transfer interrupt enable register */
#define CANXL0_NODE1_MTI_ENA /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_NODE_MTI_ENA*)0xF47D023Cu)

/** \brief 300, Node Reset control register A */
#define CANXL0_NODE2_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_NODE_RST_CTRLA*)0xF47D0300u)

/** \brief 304, Node Reset control register B */
#define CANXL0_NODE2_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_NODE_RST_CTRLB*)0xF47D0304u)

/** \brief 308, Node Reset status register */
#define CANXL0_NODE2_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_NODE_RST_STAT*)0xF47D0308u)

/** \brief 30C, Write access enable register A */
#define CANXL0_NODE2_ACCENNODE_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_ACCEN_WRA*)0xF47D030Cu)

/** \brief 310, Write access enable register B */
#define CANXL0_NODE2_ACCENNODE_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_ACCEN_WRB_FPI*)0xF47D0310u)

/** \brief 314, Read access enable register A */
#define CANXL0_NODE2_ACCENNODE_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_ACCEN_RDA*)0xF47D0314u)

/** \brief 318, Read access enable register B */
#define CANXL0_NODE2_ACCENNODE_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_ACCEN_RDB_FPI*)0xF47D0318u)

/** \brief 31C, VM access enable register */
#define CANXL0_NODE2_ACCENNODE_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_ACCEN_VM*)0xF47D031Cu)

/** \brief 320, PRS access enable register */
#define CANXL0_NODE2_ACCENNODE_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_ACCEN_PRS*)0xF47D0320u)

/** \brief 324, Region lower address register */
#define CANXL0_NODE2_ACCENNODE_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_ACCEN_RGNLA*)0xF47D0324u)

/** \brief 328, Region upper address register */
#define CANXL0_NODE2_ACCENNODE_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_ACCEN_RGNUA*)0xF47D0328u)

/** \brief 32C, Node i VM and PRS configuration Register */
#define CANXL0_NODE2_VMPRSCONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_NODE_VMPRSCONFIG*)0xF47D032Cu)

/** \brief 330, Node 2 Port Control Register */
#define CANXL0_NODE2_PORTCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_NODE_PORTCTRL*)0xF47D0330u)

/** \brief 334, Message transfer interrupt event register */
#define CANXL0_NODE2_MTI_RAW /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_NODE_MTI_RAW*)0xF47D0334u)

/** \brief 338, Message transfer interrupt clear register */
#define CANXL0_NODE2_MTI_CLR /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_NODE_MTI_CLR*)0xF47D0338u)

/** \brief 33C, Message transfer interrupt enable register */
#define CANXL0_NODE2_MTI_ENA /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_NODE_MTI_ENA*)0xF47D033Cu)

/** \brief 400, Node Reset control register A */
#define CANXL0_NODE3_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_NODE_RST_CTRLA*)0xF47D0400u)

/** \brief 404, Node Reset control register B */
#define CANXL0_NODE3_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_NODE_RST_CTRLB*)0xF47D0404u)

/** \brief 408, Node Reset status register */
#define CANXL0_NODE3_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_NODE_RST_STAT*)0xF47D0408u)

/** \brief 40C, Write access enable register A */
#define CANXL0_NODE3_ACCENNODE_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_ACCEN_WRA*)0xF47D040Cu)

/** \brief 410, Write access enable register B */
#define CANXL0_NODE3_ACCENNODE_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_ACCEN_WRB_FPI*)0xF47D0410u)

/** \brief 414, Read access enable register A */
#define CANXL0_NODE3_ACCENNODE_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_ACCEN_RDA*)0xF47D0414u)

/** \brief 418, Read access enable register B */
#define CANXL0_NODE3_ACCENNODE_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_ACCEN_RDB_FPI*)0xF47D0418u)

/** \brief 41C, VM access enable register */
#define CANXL0_NODE3_ACCENNODE_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_ACCEN_VM*)0xF47D041Cu)

/** \brief 420, PRS access enable register */
#define CANXL0_NODE3_ACCENNODE_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_ACCEN_PRS*)0xF47D0420u)

/** \brief 424, Region lower address register */
#define CANXL0_NODE3_ACCENNODE_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_ACCEN_RGNLA*)0xF47D0424u)

/** \brief 428, Region upper address register */
#define CANXL0_NODE3_ACCENNODE_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_ACCEN_RGNUA*)0xF47D0428u)

/** \brief 42C, Node i VM and PRS configuration Register */
#define CANXL0_NODE3_VMPRSCONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_NODE_VMPRSCONFIG*)0xF47D042Cu)

/** \brief 430, Node 3 Port Control Register */
#define CANXL0_NODE3_PORTCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_NODE_PORTCTRL*)0xF47D0430u)

/** \brief 434, Message transfer interrupt event register */
#define CANXL0_NODE3_MTI_RAW /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_NODE_MTI_RAW*)0xF47D0434u)

/** \brief 438, Message transfer interrupt clear register */
#define CANXL0_NODE3_MTI_CLR /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_NODE_MTI_CLR*)0xF47D0438u)

/** \brief 43C, Message transfer interrupt enable register */
#define CANXL0_NODE3_MTI_ENA /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_NODE_MTI_ENA*)0xF47D043Cu)

/** \brief 10004, Debug control register */
#define CANXL0_DEBUG_CTL /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_DEBUG_CTL*)0xF47E0004u)

/** \brief 20010, Timestamp control */
#define CANXL0_N0_TS_CTL /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TS_CTL*)0xF47F0010u)

/** \brief 20014, Timestamp clock control */
#define CANXL0_N0_TS_CLOCK_CTL /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TS_CLOCK_CTL*)0xF47F0014u)

/** \brief 20020, Timestamp command */
#define CANXL0_N0_TS_CMD /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TS_CMD*)0xF47F0020u)

/** \brief 20030, Timestamp counter LSBs */
#define CANXL0_N0_TS_CNT_LO /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TS_CNT_LO*)0xF47F0030u)

/** \brief 20034, Timestamp counter MSBs */
#define CANXL0_N0_TS_CNT_HI /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TS_CNT_HI*)0xF47F0034u)

/** \brief 21000, Release identification register */
#define CANXL0_N0_VERSION /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_VERSION*)0xF47F1000u)

/** \brief 21004, Message handler control register */
#define CANXL0_N0_MH_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_MH_CTRL*)0xF47F1004u)

/** \brief 21008, Message handler configuration register */
#define CANXL0_N0_MH_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_MH_CFG*)0xF47F1008u)

/** \brief 2100C, Message handler status register */
#define CANXL0_N0_MH_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_MH_STS*)0xF47F100Cu)

/** \brief 21010, Message handler safety configuration register */
#define CANXL0_N0_MH_SFTY_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_MH_SFTY_CFG*)0xF47F1010u)

/** \brief 21014, Message handler safety control register */
#define CANXL0_N0_MH_SFTY_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_MH_SFTY_CTRL*)0xF47F1014u)

/** \brief 21018, RX filter base address register */
#define CANXL0_N0_RX_FILTER_MEM_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FILTER_MEM_ADD*)0xF47F1018u)

/** \brief 2101C, TX descriptor base address register */
#define CANXL0_N0_TX_DESC_MEM_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_DESC_MEM_ADD*)0xF47F101Cu)

/** \brief 21020, AXI address extension register */
#define CANXL0_N0_AXI_ADD_EXT /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_AXI_ADD_EXT*)0xF47F1020u)

/** \brief 21024, AXI parameter register */
#define CANXL0_N0_AXI_PARAMS /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_AXI_PARAMS*)0xF47F1024u)

/** \brief 21028, Message handler lock register */
#define CANXL0_N0_MH_LOCK /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_MH_LOCK*)0xF47F1028u)

/** \brief 21100, TX descriptor current address pointer register */
#define CANXL0_N0_TX_DESC_ADD_PT /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_DESC_ADD_PT*)0xF47F1100u)

/** \brief 21104, TX message counter register */
#define CANXL0_N0_TX_STATISTICS /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_STATISTICS*)0xF47F1104u)

/** \brief 21108, TX FIFO queue status register */
#define CANXL0_N0_TX_FQ_STS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FQ_STS0*)0xF47F1108u)

/** \brief 2110C, TX FIFO queue status register */
#define CANXL0_N0_TX_FQ_STS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FQ_STS1*)0xF47F110Cu)

/** \brief 21110, TX FIFO queue control register 0 */
#define CANXL0_N0_TX_FQ_CTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FQ_CTRL0*)0xF47F1110u)

/** \brief 21114, TX FIFO queue control register 1 */
#define CANXL0_N0_TX_FQ_CTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FQ_CTRL1*)0xF47F1114u)

/** \brief 21118, TX FIFO queue control register 2 */
#define CANXL0_N0_TX_FQ_CTRL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FQ_CTRL2*)0xF47F1118u)

/** \brief 21120, TX FIFO queue 0 current address pointer register */
#define CANXL0_N0_TX_FQ0_ADD_PT /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FQ_ADD_PT*)0xF47F1120u)
/** Alias (User Manual Name) for CANXL0_N0_TX_FQ0_ADD_PT */
#define CANXL0_TX_FQ_ADD_PT0 (CANXL0_N0_TX_FQ0_ADD_PT)

/** \brief 21124, TX FIFO queue 0 start address register */
#define CANXL0_N0_TX_FQ0_START_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FQ_START_ADD*)0xF47F1124u)
/** Alias (User Manual Name) for CANXL0_N0_TX_FQ0_START_ADD */
#define CANXL0_TX_FQ_START_ADD0 (CANXL0_N0_TX_FQ0_START_ADD)

/** \brief 21128, TX FIFO queue 0 size register */
#define CANXL0_N0_TX_FQ0_SIZE /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FQ_SIZE*)0xF47F1128u)
/** Alias (User Manual Name) for CANXL0_N0_TX_FQ0_SIZE */
#define CANXL0_TX_FQ_SIZE0 (CANXL0_N0_TX_FQ0_SIZE)

/** \brief 21130, TX FIFO queue 0 current address pointer register */
#define CANXL0_N0_TX_FQ1_ADD_PT /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FQ_ADD_PT*)0xF47F1130u)
/** Alias (User Manual Name) for CANXL0_N0_TX_FQ1_ADD_PT */
#define CANXL0_TX_FQ_ADD_PT1 (CANXL0_N0_TX_FQ1_ADD_PT)

/** \brief 21134, TX FIFO queue 0 start address register */
#define CANXL0_N0_TX_FQ1_START_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FQ_START_ADD*)0xF47F1134u)
/** Alias (User Manual Name) for CANXL0_N0_TX_FQ1_START_ADD */
#define CANXL0_TX_FQ_START_ADD1 (CANXL0_N0_TX_FQ1_START_ADD)

/** \brief 21138, TX FIFO queue 0 size register */
#define CANXL0_N0_TX_FQ1_SIZE /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FQ_SIZE*)0xF47F1138u)
/** Alias (User Manual Name) for CANXL0_N0_TX_FQ1_SIZE */
#define CANXL0_TX_FQ_SIZE1 (CANXL0_N0_TX_FQ1_SIZE)

/** \brief 21140, TX FIFO queue 0 current address pointer register */
#define CANXL0_N0_TX_FQ2_ADD_PT /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FQ_ADD_PT*)0xF47F1140u)
/** Alias (User Manual Name) for CANXL0_N0_TX_FQ2_ADD_PT */
#define CANXL0_TX_FQ_ADD_PT2 (CANXL0_N0_TX_FQ2_ADD_PT)

/** \brief 21144, TX FIFO queue 0 start address register */
#define CANXL0_N0_TX_FQ2_START_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FQ_START_ADD*)0xF47F1144u)
/** Alias (User Manual Name) for CANXL0_N0_TX_FQ2_START_ADD */
#define CANXL0_TX_FQ_START_ADD2 (CANXL0_N0_TX_FQ2_START_ADD)

/** \brief 21148, TX FIFO queue 0 size register */
#define CANXL0_N0_TX_FQ2_SIZE /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FQ_SIZE*)0xF47F1148u)
/** Alias (User Manual Name) for CANXL0_N0_TX_FQ2_SIZE */
#define CANXL0_TX_FQ_SIZE2 (CANXL0_N0_TX_FQ2_SIZE)

/** \brief 21150, TX FIFO queue 0 current address pointer register */
#define CANXL0_N0_TX_FQ3_ADD_PT /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FQ_ADD_PT*)0xF47F1150u)
/** Alias (User Manual Name) for CANXL0_N0_TX_FQ3_ADD_PT */
#define CANXL0_TX_FQ_ADD_PT3 (CANXL0_N0_TX_FQ3_ADD_PT)

/** \brief 21154, TX FIFO queue 0 start address register */
#define CANXL0_N0_TX_FQ3_START_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FQ_START_ADD*)0xF47F1154u)
/** Alias (User Manual Name) for CANXL0_N0_TX_FQ3_START_ADD */
#define CANXL0_TX_FQ_START_ADD3 (CANXL0_N0_TX_FQ3_START_ADD)

/** \brief 21158, TX FIFO queue 0 size register */
#define CANXL0_N0_TX_FQ3_SIZE /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FQ_SIZE*)0xF47F1158u)
/** Alias (User Manual Name) for CANXL0_N0_TX_FQ3_SIZE */
#define CANXL0_TX_FQ_SIZE3 (CANXL0_N0_TX_FQ3_SIZE)

/** \brief 21160, TX FIFO queue 0 current address pointer register */
#define CANXL0_N0_TX_FQ4_ADD_PT /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FQ_ADD_PT*)0xF47F1160u)
/** Alias (User Manual Name) for CANXL0_N0_TX_FQ4_ADD_PT */
#define CANXL0_TX_FQ_ADD_PT4 (CANXL0_N0_TX_FQ4_ADD_PT)

/** \brief 21164, TX FIFO queue 0 start address register */
#define CANXL0_N0_TX_FQ4_START_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FQ_START_ADD*)0xF47F1164u)
/** Alias (User Manual Name) for CANXL0_N0_TX_FQ4_START_ADD */
#define CANXL0_TX_FQ_START_ADD4 (CANXL0_N0_TX_FQ4_START_ADD)

/** \brief 21168, TX FIFO queue 0 size register */
#define CANXL0_N0_TX_FQ4_SIZE /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FQ_SIZE*)0xF47F1168u)
/** Alias (User Manual Name) for CANXL0_N0_TX_FQ4_SIZE */
#define CANXL0_TX_FQ_SIZE4 (CANXL0_N0_TX_FQ4_SIZE)

/** \brief 21170, TX FIFO queue 0 current address pointer register */
#define CANXL0_N0_TX_FQ5_ADD_PT /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FQ_ADD_PT*)0xF47F1170u)
/** Alias (User Manual Name) for CANXL0_N0_TX_FQ5_ADD_PT */
#define CANXL0_TX_FQ_ADD_PT5 (CANXL0_N0_TX_FQ5_ADD_PT)

/** \brief 21174, TX FIFO queue 0 start address register */
#define CANXL0_N0_TX_FQ5_START_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FQ_START_ADD*)0xF47F1174u)
/** Alias (User Manual Name) for CANXL0_N0_TX_FQ5_START_ADD */
#define CANXL0_TX_FQ_START_ADD5 (CANXL0_N0_TX_FQ5_START_ADD)

/** \brief 21178, TX FIFO queue 0 size register */
#define CANXL0_N0_TX_FQ5_SIZE /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FQ_SIZE*)0xF47F1178u)
/** Alias (User Manual Name) for CANXL0_N0_TX_FQ5_SIZE */
#define CANXL0_TX_FQ_SIZE5 (CANXL0_N0_TX_FQ5_SIZE)

/** \brief 21180, TX FIFO queue 0 current address pointer register */
#define CANXL0_N0_TX_FQ6_ADD_PT /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FQ_ADD_PT*)0xF47F1180u)
/** Alias (User Manual Name) for CANXL0_N0_TX_FQ6_ADD_PT */
#define CANXL0_TX_FQ_ADD_PT6 (CANXL0_N0_TX_FQ6_ADD_PT)

/** \brief 21184, TX FIFO queue 0 start address register */
#define CANXL0_N0_TX_FQ6_START_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FQ_START_ADD*)0xF47F1184u)
/** Alias (User Manual Name) for CANXL0_N0_TX_FQ6_START_ADD */
#define CANXL0_TX_FQ_START_ADD6 (CANXL0_N0_TX_FQ6_START_ADD)

/** \brief 21188, TX FIFO queue 0 size register */
#define CANXL0_N0_TX_FQ6_SIZE /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FQ_SIZE*)0xF47F1188u)
/** Alias (User Manual Name) for CANXL0_N0_TX_FQ6_SIZE */
#define CANXL0_TX_FQ_SIZE6 (CANXL0_N0_TX_FQ6_SIZE)

/** \brief 21190, TX FIFO queue 0 current address pointer register */
#define CANXL0_N0_TX_FQ7_ADD_PT /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FQ_ADD_PT*)0xF47F1190u)
/** Alias (User Manual Name) for CANXL0_N0_TX_FQ7_ADD_PT */
#define CANXL0_TX_FQ_ADD_PT7 (CANXL0_N0_TX_FQ7_ADD_PT)

/** \brief 21194, TX FIFO queue 0 start address register */
#define CANXL0_N0_TX_FQ7_START_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FQ_START_ADD*)0xF47F1194u)
/** Alias (User Manual Name) for CANXL0_N0_TX_FQ7_START_ADD */
#define CANXL0_TX_FQ_START_ADD7 (CANXL0_N0_TX_FQ7_START_ADD)

/** \brief 21198, TX FIFO queue 0 size register */
#define CANXL0_N0_TX_FQ7_SIZE /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FQ_SIZE*)0xF47F1198u)
/** Alias (User Manual Name) for CANXL0_N0_TX_FQ7_SIZE */
#define CANXL0_TX_FQ_SIZE7 (CANXL0_N0_TX_FQ7_SIZE)

/** \brief 21300, TX priority queue status register */
#define CANXL0_N0_TX_PQ_STS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_PQ_STS0*)0xF47F1300u)

/** \brief 21304, TX priority queue status register */
#define CANXL0_N0_TX_PQ_STS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_PQ_STS1*)0xF47F1304u)

/** \brief 2130C, TX priority queue control register 0 */
#define CANXL0_N0_TX_PQ_CTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_PQ_CTRL0*)0xF47F130Cu)

/** \brief 21310, TX priority queue control register 1 */
#define CANXL0_N0_TX_PQ_CTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_PQ_CTRL1*)0xF47F1310u)

/** \brief 21314, TX priority queue control register 2 */
#define CANXL0_N0_TX_PQ_CTRL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_PQ_CTRL2*)0xF47F1314u)

/** \brief 21318, TX priority queue start address */
#define CANXL0_N0_TX_PQ_START_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_PQ_START_ADD*)0xF47F1318u)

/** \brief 21400, RX descriptor current address pointer */
#define CANXL0_N0_RX_DESC_ADD_PT /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_DESC_ADD_PT*)0xF47F1400u)

/** \brief 21404, RX message counter register */
#define CANXL0_N0_RX_STATISTICS /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_STATISTICS*)0xF47F1404u)

/** \brief 21408, RX FIFO queue status register 0 */
#define CANXL0_N0_RX_FQ_STS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_STS0*)0xF47F1408u)

/** \brief 2140C, RX FIFO queue status register 1 */
#define CANXL0_N0_RX_FQ_STS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_STS1*)0xF47F140Cu)

/** \brief 21410, RX FIFO queue status register 2 */
#define CANXL0_N0_RX_FQ_STS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_STS2*)0xF47F1410u)

/** \brief 21414, RX FIFO queue control register 0 */
#define CANXL0_N0_RX_FQ_CTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_CTRL0*)0xF47F1414u)

/** \brief 21418, RX FIFO queue control register 1 */
#define CANXL0_N0_RX_FQ_CTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_CTRL1*)0xF47F1418u)

/** \brief 2141C, RX FIFO queue control register 2 */
#define CANXL0_N0_RX_FQ_CTRL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_CTRL2*)0xF47F141Cu)

/** \brief 21420, RX FIFO queue 0 current address pointer */
#define CANXL0_N0_RX_FQ0_ADD_PT /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_ADD_PT*)0xF47F1420u)
/** Alias (User Manual Name) for CANXL0_N0_RX_FQ0_ADD_PT */
#define CANXL0_RX_FQ_ADD_PT0 (CANXL0_N0_RX_FQ0_ADD_PT)

/** \brief 21424, RX FIFO queue 0 link list start address */
#define CANXL0_N0_RX_FQ0_START_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_START_ADD*)0xF47F1424u)
/** Alias (User Manual Name) for CANXL0_N0_RX_FQ0_START_ADD */
#define CANXL0_RX_FQ_START_ADD0 (CANXL0_N0_RX_FQ0_START_ADD)

/** \brief 21428, RX FIFO queue 0 link list and data container size */
#define CANXL0_N0_RX_FQ0_SIZE /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_SIZE*)0xF47F1428u)
/** Alias (User Manual Name) for CANXL0_N0_RX_FQ0_SIZE */
#define CANXL0_RX_FQ_SIZE0 (CANXL0_N0_RX_FQ0_SIZE)

/** \brief 2142C, RX FIFO queue 0 data container start address */
#define CANXL0_N0_RX_FQ0_DC_START_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_DC_START_ADD*)0xF47F142Cu)
/** Alias (User Manual Name) for CANXL0_N0_RX_FQ0_DC_START_ADD */
#define CANXL0_RX_FQ_DC_START_ADD0 (CANXL0_N0_RX_FQ0_DC_START_ADD)

/** \brief 21430, RX FIFO queue 0 read address pointer */
#define CANXL0_N0_RX_FQ0_RD_ADD_PT /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_RD_ADD_PT*)0xF47F1430u)
/** Alias (User Manual Name) for CANXL0_N0_RX_FQ0_RD_ADD_PT */
#define CANXL0_RX_FQ_RD_ADD_PT0 (CANXL0_N0_RX_FQ0_RD_ADD_PT)

/** \brief 21438, RX FIFO queue 0 current address pointer */
#define CANXL0_N0_RX_FQ1_ADD_PT /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_ADD_PT*)0xF47F1438u)
/** Alias (User Manual Name) for CANXL0_N0_RX_FQ1_ADD_PT */
#define CANXL0_RX_FQ_ADD_PT1 (CANXL0_N0_RX_FQ1_ADD_PT)

/** \brief 2143C, RX FIFO queue 0 link list start address */
#define CANXL0_N0_RX_FQ1_START_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_START_ADD*)0xF47F143Cu)
/** Alias (User Manual Name) for CANXL0_N0_RX_FQ1_START_ADD */
#define CANXL0_RX_FQ_START_ADD1 (CANXL0_N0_RX_FQ1_START_ADD)

/** \brief 21440, RX FIFO queue 0 link list and data container size */
#define CANXL0_N0_RX_FQ1_SIZE /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_SIZE*)0xF47F1440u)
/** Alias (User Manual Name) for CANXL0_N0_RX_FQ1_SIZE */
#define CANXL0_RX_FQ_SIZE1 (CANXL0_N0_RX_FQ1_SIZE)

/** \brief 21444, RX FIFO queue 0 data container start address */
#define CANXL0_N0_RX_FQ1_DC_START_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_DC_START_ADD*)0xF47F1444u)
/** Alias (User Manual Name) for CANXL0_N0_RX_FQ1_DC_START_ADD */
#define CANXL0_RX_FQ_DC_START_ADD1 (CANXL0_N0_RX_FQ1_DC_START_ADD)

/** \brief 21448, RX FIFO queue 0 read address pointer */
#define CANXL0_N0_RX_FQ1_RD_ADD_PT /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_RD_ADD_PT*)0xF47F1448u)
/** Alias (User Manual Name) for CANXL0_N0_RX_FQ1_RD_ADD_PT */
#define CANXL0_RX_FQ_RD_ADD_PT1 (CANXL0_N0_RX_FQ1_RD_ADD_PT)

/** \brief 21450, RX FIFO queue 0 current address pointer */
#define CANXL0_N0_RX_FQ2_ADD_PT /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_ADD_PT*)0xF47F1450u)
/** Alias (User Manual Name) for CANXL0_N0_RX_FQ2_ADD_PT */
#define CANXL0_RX_FQ_ADD_PT2 (CANXL0_N0_RX_FQ2_ADD_PT)

/** \brief 21454, RX FIFO queue 0 link list start address */
#define CANXL0_N0_RX_FQ2_START_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_START_ADD*)0xF47F1454u)
/** Alias (User Manual Name) for CANXL0_N0_RX_FQ2_START_ADD */
#define CANXL0_RX_FQ_START_ADD2 (CANXL0_N0_RX_FQ2_START_ADD)

/** \brief 21458, RX FIFO queue 0 link list and data container size */
#define CANXL0_N0_RX_FQ2_SIZE /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_SIZE*)0xF47F1458u)
/** Alias (User Manual Name) for CANXL0_N0_RX_FQ2_SIZE */
#define CANXL0_RX_FQ_SIZE2 (CANXL0_N0_RX_FQ2_SIZE)

/** \brief 2145C, RX FIFO queue 0 data container start address */
#define CANXL0_N0_RX_FQ2_DC_START_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_DC_START_ADD*)0xF47F145Cu)
/** Alias (User Manual Name) for CANXL0_N0_RX_FQ2_DC_START_ADD */
#define CANXL0_RX_FQ_DC_START_ADD2 (CANXL0_N0_RX_FQ2_DC_START_ADD)

/** \brief 21460, RX FIFO queue 0 read address pointer */
#define CANXL0_N0_RX_FQ2_RD_ADD_PT /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_RD_ADD_PT*)0xF47F1460u)
/** Alias (User Manual Name) for CANXL0_N0_RX_FQ2_RD_ADD_PT */
#define CANXL0_RX_FQ_RD_ADD_PT2 (CANXL0_N0_RX_FQ2_RD_ADD_PT)

/** \brief 21468, RX FIFO queue 0 current address pointer */
#define CANXL0_N0_RX_FQ3_ADD_PT /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_ADD_PT*)0xF47F1468u)
/** Alias (User Manual Name) for CANXL0_N0_RX_FQ3_ADD_PT */
#define CANXL0_RX_FQ_ADD_PT3 (CANXL0_N0_RX_FQ3_ADD_PT)

/** \brief 2146C, RX FIFO queue 0 link list start address */
#define CANXL0_N0_RX_FQ3_START_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_START_ADD*)0xF47F146Cu)
/** Alias (User Manual Name) for CANXL0_N0_RX_FQ3_START_ADD */
#define CANXL0_RX_FQ_START_ADD3 (CANXL0_N0_RX_FQ3_START_ADD)

/** \brief 21470, RX FIFO queue 0 link list and data container size */
#define CANXL0_N0_RX_FQ3_SIZE /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_SIZE*)0xF47F1470u)
/** Alias (User Manual Name) for CANXL0_N0_RX_FQ3_SIZE */
#define CANXL0_RX_FQ_SIZE3 (CANXL0_N0_RX_FQ3_SIZE)

/** \brief 21474, RX FIFO queue 0 data container start address */
#define CANXL0_N0_RX_FQ3_DC_START_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_DC_START_ADD*)0xF47F1474u)
/** Alias (User Manual Name) for CANXL0_N0_RX_FQ3_DC_START_ADD */
#define CANXL0_RX_FQ_DC_START_ADD3 (CANXL0_N0_RX_FQ3_DC_START_ADD)

/** \brief 21478, RX FIFO queue 0 read address pointer */
#define CANXL0_N0_RX_FQ3_RD_ADD_PT /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_RD_ADD_PT*)0xF47F1478u)
/** Alias (User Manual Name) for CANXL0_N0_RX_FQ3_RD_ADD_PT */
#define CANXL0_RX_FQ_RD_ADD_PT3 (CANXL0_N0_RX_FQ3_RD_ADD_PT)

/** \brief 21480, RX FIFO queue 0 current address pointer */
#define CANXL0_N0_RX_FQ4_ADD_PT /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_ADD_PT*)0xF47F1480u)
/** Alias (User Manual Name) for CANXL0_N0_RX_FQ4_ADD_PT */
#define CANXL0_RX_FQ_ADD_PT4 (CANXL0_N0_RX_FQ4_ADD_PT)

/** \brief 21484, RX FIFO queue 0 link list start address */
#define CANXL0_N0_RX_FQ4_START_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_START_ADD*)0xF47F1484u)
/** Alias (User Manual Name) for CANXL0_N0_RX_FQ4_START_ADD */
#define CANXL0_RX_FQ_START_ADD4 (CANXL0_N0_RX_FQ4_START_ADD)

/** \brief 21488, RX FIFO queue 0 link list and data container size */
#define CANXL0_N0_RX_FQ4_SIZE /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_SIZE*)0xF47F1488u)
/** Alias (User Manual Name) for CANXL0_N0_RX_FQ4_SIZE */
#define CANXL0_RX_FQ_SIZE4 (CANXL0_N0_RX_FQ4_SIZE)

/** \brief 2148C, RX FIFO queue 0 data container start address */
#define CANXL0_N0_RX_FQ4_DC_START_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_DC_START_ADD*)0xF47F148Cu)
/** Alias (User Manual Name) for CANXL0_N0_RX_FQ4_DC_START_ADD */
#define CANXL0_RX_FQ_DC_START_ADD4 (CANXL0_N0_RX_FQ4_DC_START_ADD)

/** \brief 21490, RX FIFO queue 0 read address pointer */
#define CANXL0_N0_RX_FQ4_RD_ADD_PT /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_RD_ADD_PT*)0xF47F1490u)
/** Alias (User Manual Name) for CANXL0_N0_RX_FQ4_RD_ADD_PT */
#define CANXL0_RX_FQ_RD_ADD_PT4 (CANXL0_N0_RX_FQ4_RD_ADD_PT)

/** \brief 21498, RX FIFO queue 0 current address pointer */
#define CANXL0_N0_RX_FQ5_ADD_PT /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_ADD_PT*)0xF47F1498u)
/** Alias (User Manual Name) for CANXL0_N0_RX_FQ5_ADD_PT */
#define CANXL0_RX_FQ_ADD_PT5 (CANXL0_N0_RX_FQ5_ADD_PT)

/** \brief 2149C, RX FIFO queue 0 link list start address */
#define CANXL0_N0_RX_FQ5_START_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_START_ADD*)0xF47F149Cu)
/** Alias (User Manual Name) for CANXL0_N0_RX_FQ5_START_ADD */
#define CANXL0_RX_FQ_START_ADD5 (CANXL0_N0_RX_FQ5_START_ADD)

/** \brief 214A0, RX FIFO queue 0 link list and data container size */
#define CANXL0_N0_RX_FQ5_SIZE /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_SIZE*)0xF47F14A0u)
/** Alias (User Manual Name) for CANXL0_N0_RX_FQ5_SIZE */
#define CANXL0_RX_FQ_SIZE5 (CANXL0_N0_RX_FQ5_SIZE)

/** \brief 214A4, RX FIFO queue 0 data container start address */
#define CANXL0_N0_RX_FQ5_DC_START_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_DC_START_ADD*)0xF47F14A4u)
/** Alias (User Manual Name) for CANXL0_N0_RX_FQ5_DC_START_ADD */
#define CANXL0_RX_FQ_DC_START_ADD5 (CANXL0_N0_RX_FQ5_DC_START_ADD)

/** \brief 214A8, RX FIFO queue 0 read address pointer */
#define CANXL0_N0_RX_FQ5_RD_ADD_PT /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_RD_ADD_PT*)0xF47F14A8u)
/** Alias (User Manual Name) for CANXL0_N0_RX_FQ5_RD_ADD_PT */
#define CANXL0_RX_FQ_RD_ADD_PT5 (CANXL0_N0_RX_FQ5_RD_ADD_PT)

/** \brief 214B0, RX FIFO queue 0 current address pointer */
#define CANXL0_N0_RX_FQ6_ADD_PT /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_ADD_PT*)0xF47F14B0u)
/** Alias (User Manual Name) for CANXL0_N0_RX_FQ6_ADD_PT */
#define CANXL0_RX_FQ_ADD_PT6 (CANXL0_N0_RX_FQ6_ADD_PT)

/** \brief 214B4, RX FIFO queue 0 link list start address */
#define CANXL0_N0_RX_FQ6_START_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_START_ADD*)0xF47F14B4u)
/** Alias (User Manual Name) for CANXL0_N0_RX_FQ6_START_ADD */
#define CANXL0_RX_FQ_START_ADD6 (CANXL0_N0_RX_FQ6_START_ADD)

/** \brief 214B8, RX FIFO queue 0 link list and data container size */
#define CANXL0_N0_RX_FQ6_SIZE /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_SIZE*)0xF47F14B8u)
/** Alias (User Manual Name) for CANXL0_N0_RX_FQ6_SIZE */
#define CANXL0_RX_FQ_SIZE6 (CANXL0_N0_RX_FQ6_SIZE)

/** \brief 214BC, RX FIFO queue 0 data container start address */
#define CANXL0_N0_RX_FQ6_DC_START_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_DC_START_ADD*)0xF47F14BCu)
/** Alias (User Manual Name) for CANXL0_N0_RX_FQ6_DC_START_ADD */
#define CANXL0_RX_FQ_DC_START_ADD6 (CANXL0_N0_RX_FQ6_DC_START_ADD)

/** \brief 214C0, RX FIFO queue 0 read address pointer */
#define CANXL0_N0_RX_FQ6_RD_ADD_PT /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_RD_ADD_PT*)0xF47F14C0u)
/** Alias (User Manual Name) for CANXL0_N0_RX_FQ6_RD_ADD_PT */
#define CANXL0_RX_FQ_RD_ADD_PT6 (CANXL0_N0_RX_FQ6_RD_ADD_PT)

/** \brief 214C8, RX FIFO queue 0 current address pointer */
#define CANXL0_N0_RX_FQ7_ADD_PT /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_ADD_PT*)0xF47F14C8u)
/** Alias (User Manual Name) for CANXL0_N0_RX_FQ7_ADD_PT */
#define CANXL0_RX_FQ_ADD_PT7 (CANXL0_N0_RX_FQ7_ADD_PT)

/** \brief 214CC, RX FIFO queue 0 link list start address */
#define CANXL0_N0_RX_FQ7_START_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_START_ADD*)0xF47F14CCu)
/** Alias (User Manual Name) for CANXL0_N0_RX_FQ7_START_ADD */
#define CANXL0_RX_FQ_START_ADD7 (CANXL0_N0_RX_FQ7_START_ADD)

/** \brief 214D0, RX FIFO queue 0 link list and data container size */
#define CANXL0_N0_RX_FQ7_SIZE /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_SIZE*)0xF47F14D0u)
/** Alias (User Manual Name) for CANXL0_N0_RX_FQ7_SIZE */
#define CANXL0_RX_FQ_SIZE7 (CANXL0_N0_RX_FQ7_SIZE)

/** \brief 214D4, RX FIFO queue 0 data container start address */
#define CANXL0_N0_RX_FQ7_DC_START_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_DC_START_ADD*)0xF47F14D4u)
/** Alias (User Manual Name) for CANXL0_N0_RX_FQ7_DC_START_ADD */
#define CANXL0_RX_FQ_DC_START_ADD7 (CANXL0_N0_RX_FQ7_DC_START_ADD)

/** \brief 214D8, RX FIFO queue 0 read address pointer */
#define CANXL0_N0_RX_FQ7_RD_ADD_PT /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_RD_ADD_PT*)0xF47F14D8u)
/** Alias (User Manual Name) for CANXL0_N0_RX_FQ7_RD_ADD_PT */
#define CANXL0_RX_FQ_RD_ADD_PT7 (CANXL0_N0_RX_FQ7_RD_ADD_PT)

/** \brief 21600, TX filter control register 0 */
#define CANXL0_N0_TX_FILTER_CTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FILTER_CTRL0*)0xF47F1600u)

/** \brief 21604, TX filter control register 1 */
#define CANXL0_N0_TX_FILTER_CTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FILTER_CTRL1*)0xF47F1604u)

/** \brief 21608, TX filter reference value register 0 */
#define CANXL0_N0_TX_FILTER0_REFVAL /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FILTER_REFVAL*)0xF47F1608u)
/** Alias (User Manual Name) for CANXL0_N0_TX_FILTER0_REFVAL */
#define CANXL0_TX_FILTER_REFVAL0 (CANXL0_N0_TX_FILTER0_REFVAL)

/** \brief 2160C, TX filter reference value register 0 */
#define CANXL0_N0_TX_FILTER1_REFVAL /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FILTER_REFVAL*)0xF47F160Cu)
/** Alias (User Manual Name) for CANXL0_N0_TX_FILTER1_REFVAL */
#define CANXL0_TX_FILTER_REFVAL1 (CANXL0_N0_TX_FILTER1_REFVAL)

/** \brief 21610, TX filter reference value register 0 */
#define CANXL0_N0_TX_FILTER2_REFVAL /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FILTER_REFVAL*)0xF47F1610u)
/** Alias (User Manual Name) for CANXL0_N0_TX_FILTER2_REFVAL */
#define CANXL0_TX_FILTER_REFVAL2 (CANXL0_N0_TX_FILTER2_REFVAL)

/** \brief 21614, TX filter reference value register 0 */
#define CANXL0_N0_TX_FILTER3_REFVAL /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FILTER_REFVAL*)0xF47F1614u)
/** Alias (User Manual Name) for CANXL0_N0_TX_FILTER3_REFVAL */
#define CANXL0_TX_FILTER_REFVAL3 (CANXL0_N0_TX_FILTER3_REFVAL)

/** \brief 21680, RX filter control register */
#define CANXL0_N0_RX_FILTER_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FILTER_CTRL*)0xF47F1680u)

/** \brief 21700, TX FIFO queue interrupt status register */
#define CANXL0_N0_TX_FQ_INT_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FQ_INT_STS*)0xF47F1700u)

/** \brief 21704, RX FIFO queue interrupt status register */
#define CANXL0_N0_RX_FQ_INT_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_INT_STS*)0xF47F1704u)

/** \brief 21708, TX priority queue interrupt status register 0 */
#define CANXL0_N0_TX_PQ_INT_STS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_PQ_INT_STS0*)0xF47F1708u)

/** \brief 2170C, TX priority queue interrupt status register 1 */
#define CANXL0_N0_TX_PQ_INT_STS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_PQ_INT_STS1*)0xF47F170Cu)

/** \brief 21710, Statistics interrupt status register */
#define CANXL0_N0_STATS_INT_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_STATS_INT_STS*)0xF47F1710u)

/** \brief 21714, Error interrupt status register */
#define CANXL0_N0_ERR_INT_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_ERR_INT_STS*)0xF47F1714u)

/** \brief 21718, Safety interrupt status register */
#define CANXL0_N0_SFTY_INT_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_SFTY_INT_STS*)0xF47F1718u)

/** \brief 2171C, DMA error information */
#define CANXL0_N0_AXI_ERR_INFO /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_AXI_ERR_INFO*)0xF47F171Cu)

/** \brief 21720, Descriptor error information 0 */
#define CANXL0_N0_DESC_ERR_INFO0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_DESC_ERR_INFO0*)0xF47F1720u)

/** \brief 21724, Descriptor error information 1 */
#define CANXL0_N0_DESC_ERR_INFO1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_DESC_ERR_INFO1*)0xF47F1724u)

/** \brief 21728, TX filter error information */
#define CANXL0_N0_TX_FILTER_ERR_INFO /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FILTER_ERR_INFO*)0xF47F1728u)

/** \brief 21800, Debug control register */
#define CANXL0_N0_DEBUG_TEST_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_DEBUG_TEST_CTRL*)0xF47F1800u)

/** \brief 21804, Interrupt test register 0 */
#define CANXL0_N0_INT_TEST0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_INT_TEST0*)0xF47F1804u)

/** \brief 21808, Interrupt test register 1 */
#define CANXL0_N0_INT_TEST1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_INT_TEST1*)0xF47F1808u)

/** \brief 21810, TX-SCAN first candidates register */
#define CANXL0_N0_TX_SCAN_FC /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_SCAN_FC*)0xF47F1810u)

/** \brief 21814, TX-SCAN best candidates register */
#define CANXL0_N0_TX_SCAN_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_SCAN_BC*)0xF47F1814u)

/** \brief 21818, Valid TX FIFO queue descriptors in local memory */
#define CANXL0_N0_TX_FQ_DESC_VALID /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FQ_DESC_VALID*)0xF47F1818u)

/** \brief 2181C, Valid TX priority queue descriptors in local memory */
#define CANXL0_N0_TX_PQ_DESC_VALID /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_PQ_DESC_VALID*)0xF47F181Cu)

/** \brief 21880, CRC control register */
#define CANXL0_N0_CRC_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_CRC_CTRL*)0xF47F1880u)

/** \brief 21884, CRC register */
#define CANXL0_N0_CRC_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_CRC_REG*)0xF47F1884u)

/** \brief 21900, Endianness test register */
#define CANXL0_N0_ENDN /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_ENDN*)0xF47F1900u)

/** \brief 21904, PRT release identification register */
#define CANXL0_N0_PREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_PREL*)0xF47F1904u)

/** \brief 21908, PRT status register */
#define CANXL0_N0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_STAT*)0xF47F1908u)

/** \brief 21920, Event status flags register */
#define CANXL0_N0_EVNT /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_EVNT*)0xF47F1920u)

/** \brief 21940, Unlock sequence register */
#define CANXL0_N0_LOCK /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_LOCK*)0xF47F1940u)

/** \brief 21944, Control register */
#define CANXL0_N0_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_CTRL*)0xF47F1944u)

/** \brief 21948, Fault injection module control register */
#define CANXL0_N0_FIMC /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_FIMC*)0xF47F1948u)

/** \brief 2194C, Hardware test functions register */
#define CANXL0_N0_TEST /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TEST*)0xF47F194Cu)

/** \brief 21960, Operating mode register */
#define CANXL0_N0_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_MODE*)0xF47F1960u)

/** \brief 21964, Arbitration phase nominal bit timing register */
#define CANXL0_N0_NBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_NBTP*)0xF47F1964u)

/** \brief 21968, CAN FD data phase bit timing register */
#define CANXL0_N0_DBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_DBTP*)0xF47F1968u)

/** \brief 2196C, CAN XL data phase bit timing register */
#define CANXL0_N0_XBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_XBTP*)0xF47F196Cu)

/** \brief 21970, PWME configuration register */
#define CANXL0_N0_PCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_PCFG*)0xF47F1970u)

/** \brief 21A00, Functional raw event status register */
#define CANXL0_N0_FUNC_RAW /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_FUNC_RAW*)0xF47F1A00u)

/** \brief 21A04, Error raw event status register */
#define CANXL0_N0_ERR_RAW /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_ERR_RAW*)0xF47F1A04u)

/** \brief 21A08, Safety raw event status register */
#define CANXL0_N0_SAFETY_RAW /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_SAFETY_RAW*)0xF47F1A08u)

/** \brief 21A10, Functional raw event clear register */
#define CANXL0_N0_FUNC_CLR /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_FUNC_CLR*)0xF47F1A10u)

/** \brief 21A14, Error raw event clear register */
#define CANXL0_N0_ERR_CLR /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_ERR_CLR*)0xF47F1A14u)

/** \brief 21A18, Safety raw event clear register */
#define CANXL0_N0_SAFETY_CLR /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_SAFETY_CLR*)0xF47F1A18u)

/** \brief 21A20, Functional raw event enable register */
#define CANXL0_N0_FUNC_ENA /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_FUNC_ENA*)0xF47F1A20u)

/** \brief 21A24, Error raw event enable register */
#define CANXL0_N0_ERR_ENA /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_ERR_ENA*)0xF47F1A24u)

/** \brief 21A28, Safety raw event enable register */
#define CANXL0_N0_SAFETY_ENA /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_SAFETY_ENA*)0xF47F1A28u)

/** \brief 21A30, IRC configuration register */
#define CANXL0_N0_CAPTURING_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_CAPTURING_MODE*)0xF47F1A30u)

/** \brief 21A40, Hardware debug port control register */
#define CANXL0_N0_HDP /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_HDP*)0xF47F1A40u)

/** \brief 22010, Timestamp control */
#define CANXL0_N1_TS_CTL /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TS_CTL*)0xF47F2010u)

/** \brief 22014, Timestamp clock control */
#define CANXL0_N1_TS_CLOCK_CTL /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TS_CLOCK_CTL*)0xF47F2014u)

/** \brief 22020, Timestamp command */
#define CANXL0_N1_TS_CMD /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TS_CMD*)0xF47F2020u)

/** \brief 22030, Timestamp counter LSBs */
#define CANXL0_N1_TS_CNT_LO /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TS_CNT_LO*)0xF47F2030u)

/** \brief 22034, Timestamp counter MSBs */
#define CANXL0_N1_TS_CNT_HI /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TS_CNT_HI*)0xF47F2034u)

/** \brief 23000, Release identification register */
#define CANXL0_N1_VERSION /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_VERSION*)0xF47F3000u)

/** \brief 23004, Message handler control register */
#define CANXL0_N1_MH_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_MH_CTRL*)0xF47F3004u)

/** \brief 23008, Message handler configuration register */
#define CANXL0_N1_MH_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_MH_CFG*)0xF47F3008u)

/** \brief 2300C, Message handler status register */
#define CANXL0_N1_MH_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_MH_STS*)0xF47F300Cu)

/** \brief 23010, Message handler safety configuration register */
#define CANXL0_N1_MH_SFTY_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_MH_SFTY_CFG*)0xF47F3010u)

/** \brief 23014, Message handler safety control register */
#define CANXL0_N1_MH_SFTY_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_MH_SFTY_CTRL*)0xF47F3014u)

/** \brief 23018, RX filter base address register */
#define CANXL0_N1_RX_FILTER_MEM_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FILTER_MEM_ADD*)0xF47F3018u)

/** \brief 2301C, TX descriptor base address register */
#define CANXL0_N1_TX_DESC_MEM_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_DESC_MEM_ADD*)0xF47F301Cu)

/** \brief 23020, AXI address extension register */
#define CANXL0_N1_AXI_ADD_EXT /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_AXI_ADD_EXT*)0xF47F3020u)

/** \brief 23024, AXI parameter register */
#define CANXL0_N1_AXI_PARAMS /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_AXI_PARAMS*)0xF47F3024u)

/** \brief 23028, Message handler lock register */
#define CANXL0_N1_MH_LOCK /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_MH_LOCK*)0xF47F3028u)

/** \brief 23100, TX descriptor current address pointer register */
#define CANXL0_N1_TX_DESC_ADD_PT /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_DESC_ADD_PT*)0xF47F3100u)

/** \brief 23104, TX message counter register */
#define CANXL0_N1_TX_STATISTICS /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_STATISTICS*)0xF47F3104u)

/** \brief 23108, TX FIFO queue status register */
#define CANXL0_N1_TX_FQ_STS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FQ_STS0*)0xF47F3108u)

/** \brief 2310C, TX FIFO queue status register */
#define CANXL0_N1_TX_FQ_STS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FQ_STS1*)0xF47F310Cu)

/** \brief 23110, TX FIFO queue control register 0 */
#define CANXL0_N1_TX_FQ_CTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FQ_CTRL0*)0xF47F3110u)

/** \brief 23114, TX FIFO queue control register 1 */
#define CANXL0_N1_TX_FQ_CTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FQ_CTRL1*)0xF47F3114u)

/** \brief 23118, TX FIFO queue control register 2 */
#define CANXL0_N1_TX_FQ_CTRL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FQ_CTRL2*)0xF47F3118u)

/** \brief 23300, TX priority queue status register */
#define CANXL0_N1_TX_PQ_STS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_PQ_STS0*)0xF47F3300u)

/** \brief 23304, TX priority queue status register */
#define CANXL0_N1_TX_PQ_STS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_PQ_STS1*)0xF47F3304u)

/** \brief 2330C, TX priority queue control register 0 */
#define CANXL0_N1_TX_PQ_CTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_PQ_CTRL0*)0xF47F330Cu)

/** \brief 23310, TX priority queue control register 1 */
#define CANXL0_N1_TX_PQ_CTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_PQ_CTRL1*)0xF47F3310u)

/** \brief 23314, TX priority queue control register 2 */
#define CANXL0_N1_TX_PQ_CTRL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_PQ_CTRL2*)0xF47F3314u)

/** \brief 23318, TX priority queue start address */
#define CANXL0_N1_TX_PQ_START_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_PQ_START_ADD*)0xF47F3318u)

/** \brief 23400, RX descriptor current address pointer */
#define CANXL0_N1_RX_DESC_ADD_PT /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_DESC_ADD_PT*)0xF47F3400u)

/** \brief 23404, RX message counter register */
#define CANXL0_N1_RX_STATISTICS /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_STATISTICS*)0xF47F3404u)

/** \brief 23408, RX FIFO queue status register 0 */
#define CANXL0_N1_RX_FQ_STS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_STS0*)0xF47F3408u)

/** \brief 2340C, RX FIFO queue status register 1 */
#define CANXL0_N1_RX_FQ_STS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_STS1*)0xF47F340Cu)

/** \brief 23410, RX FIFO queue status register 2 */
#define CANXL0_N1_RX_FQ_STS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_STS2*)0xF47F3410u)

/** \brief 23414, RX FIFO queue control register 0 */
#define CANXL0_N1_RX_FQ_CTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_CTRL0*)0xF47F3414u)

/** \brief 23418, RX FIFO queue control register 1 */
#define CANXL0_N1_RX_FQ_CTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_CTRL1*)0xF47F3418u)

/** \brief 2341C, RX FIFO queue control register 2 */
#define CANXL0_N1_RX_FQ_CTRL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_CTRL2*)0xF47F341Cu)

/** \brief 23600, TX filter control register 0 */
#define CANXL0_N1_TX_FILTER_CTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FILTER_CTRL0*)0xF47F3600u)

/** \brief 23604, TX filter control register 1 */
#define CANXL0_N1_TX_FILTER_CTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FILTER_CTRL1*)0xF47F3604u)

/** \brief 23680, RX filter control register */
#define CANXL0_N1_RX_FILTER_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FILTER_CTRL*)0xF47F3680u)

/** \brief 23700, TX FIFO queue interrupt status register */
#define CANXL0_N1_TX_FQ_INT_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FQ_INT_STS*)0xF47F3700u)

/** \brief 23704, RX FIFO queue interrupt status register */
#define CANXL0_N1_RX_FQ_INT_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_INT_STS*)0xF47F3704u)

/** \brief 23708, TX priority queue interrupt status register 0 */
#define CANXL0_N1_TX_PQ_INT_STS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_PQ_INT_STS0*)0xF47F3708u)

/** \brief 2370C, TX priority queue interrupt status register 1 */
#define CANXL0_N1_TX_PQ_INT_STS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_PQ_INT_STS1*)0xF47F370Cu)

/** \brief 23710, Statistics interrupt status register */
#define CANXL0_N1_STATS_INT_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_STATS_INT_STS*)0xF47F3710u)

/** \brief 23714, Error interrupt status register */
#define CANXL0_N1_ERR_INT_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_ERR_INT_STS*)0xF47F3714u)

/** \brief 23718, Safety interrupt status register */
#define CANXL0_N1_SFTY_INT_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_SFTY_INT_STS*)0xF47F3718u)

/** \brief 2371C, DMA error information */
#define CANXL0_N1_AXI_ERR_INFO /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_AXI_ERR_INFO*)0xF47F371Cu)

/** \brief 23720, Descriptor error information 0 */
#define CANXL0_N1_DESC_ERR_INFO0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_DESC_ERR_INFO0*)0xF47F3720u)

/** \brief 23724, Descriptor error information 1 */
#define CANXL0_N1_DESC_ERR_INFO1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_DESC_ERR_INFO1*)0xF47F3724u)

/** \brief 23728, TX filter error information */
#define CANXL0_N1_TX_FILTER_ERR_INFO /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FILTER_ERR_INFO*)0xF47F3728u)

/** \brief 23800, Debug control register */
#define CANXL0_N1_DEBUG_TEST_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_DEBUG_TEST_CTRL*)0xF47F3800u)

/** \brief 23804, Interrupt test register 0 */
#define CANXL0_N1_INT_TEST0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_INT_TEST0*)0xF47F3804u)

/** \brief 23808, Interrupt test register 1 */
#define CANXL0_N1_INT_TEST1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_INT_TEST1*)0xF47F3808u)

/** \brief 23810, TX-SCAN first candidates register */
#define CANXL0_N1_TX_SCAN_FC /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_SCAN_FC*)0xF47F3810u)

/** \brief 23814, TX-SCAN best candidates register */
#define CANXL0_N1_TX_SCAN_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_SCAN_BC*)0xF47F3814u)

/** \brief 23818, Valid TX FIFO queue descriptors in local memory */
#define CANXL0_N1_TX_FQ_DESC_VALID /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FQ_DESC_VALID*)0xF47F3818u)

/** \brief 2381C, Valid TX priority queue descriptors in local memory */
#define CANXL0_N1_TX_PQ_DESC_VALID /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_PQ_DESC_VALID*)0xF47F381Cu)

/** \brief 23880, CRC control register */
#define CANXL0_N1_CRC_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_CRC_CTRL*)0xF47F3880u)

/** \brief 23884, CRC register */
#define CANXL0_N1_CRC_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_CRC_REG*)0xF47F3884u)

/** \brief 23900, Endianness test register */
#define CANXL0_N1_ENDN /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_ENDN*)0xF47F3900u)

/** \brief 23904, PRT release identification register */
#define CANXL0_N1_PREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_PREL*)0xF47F3904u)

/** \brief 23908, PRT status register */
#define CANXL0_N1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_STAT*)0xF47F3908u)

/** \brief 23920, Event status flags register */
#define CANXL0_N1_EVNT /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_EVNT*)0xF47F3920u)

/** \brief 23940, Unlock sequence register */
#define CANXL0_N1_LOCK /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_LOCK*)0xF47F3940u)

/** \brief 23944, Control register */
#define CANXL0_N1_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_CTRL*)0xF47F3944u)

/** \brief 23948, Fault injection module control register */
#define CANXL0_N1_FIMC /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_FIMC*)0xF47F3948u)

/** \brief 2394C, Hardware test functions register */
#define CANXL0_N1_TEST /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TEST*)0xF47F394Cu)

/** \brief 23960, Operating mode register */
#define CANXL0_N1_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_MODE*)0xF47F3960u)

/** \brief 23964, Arbitration phase nominal bit timing register */
#define CANXL0_N1_NBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_NBTP*)0xF47F3964u)

/** \brief 23968, CAN FD data phase bit timing register */
#define CANXL0_N1_DBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_DBTP*)0xF47F3968u)

/** \brief 2396C, CAN XL data phase bit timing register */
#define CANXL0_N1_XBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_XBTP*)0xF47F396Cu)

/** \brief 23970, PWME configuration register */
#define CANXL0_N1_PCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_PCFG*)0xF47F3970u)

/** \brief 23A00, Functional raw event status register */
#define CANXL0_N1_FUNC_RAW /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_FUNC_RAW*)0xF47F3A00u)

/** \brief 23A04, Error raw event status register */
#define CANXL0_N1_ERR_RAW /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_ERR_RAW*)0xF47F3A04u)

/** \brief 23A08, Safety raw event status register */
#define CANXL0_N1_SAFETY_RAW /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_SAFETY_RAW*)0xF47F3A08u)

/** \brief 23A10, Functional raw event clear register */
#define CANXL0_N1_FUNC_CLR /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_FUNC_CLR*)0xF47F3A10u)

/** \brief 23A14, Error raw event clear register */
#define CANXL0_N1_ERR_CLR /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_ERR_CLR*)0xF47F3A14u)

/** \brief 23A18, Safety raw event clear register */
#define CANXL0_N1_SAFETY_CLR /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_SAFETY_CLR*)0xF47F3A18u)

/** \brief 23A20, Functional raw event enable register */
#define CANXL0_N1_FUNC_ENA /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_FUNC_ENA*)0xF47F3A20u)

/** \brief 23A24, Error raw event enable register */
#define CANXL0_N1_ERR_ENA /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_ERR_ENA*)0xF47F3A24u)

/** \brief 23A28, Safety raw event enable register */
#define CANXL0_N1_SAFETY_ENA /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_SAFETY_ENA*)0xF47F3A28u)

/** \brief 23A30, IRC configuration register */
#define CANXL0_N1_CAPTURING_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_CAPTURING_MODE*)0xF47F3A30u)

/** \brief 23A40, Hardware debug port control register */
#define CANXL0_N1_HDP /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_HDP*)0xF47F3A40u)

/** \brief 24010, Timestamp control */
#define CANXL0_N2_TS_CTL /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TS_CTL*)0xF47F4010u)

/** \brief 24014, Timestamp clock control */
#define CANXL0_N2_TS_CLOCK_CTL /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TS_CLOCK_CTL*)0xF47F4014u)

/** \brief 24020, Timestamp command */
#define CANXL0_N2_TS_CMD /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TS_CMD*)0xF47F4020u)

/** \brief 24030, Timestamp counter LSBs */
#define CANXL0_N2_TS_CNT_LO /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TS_CNT_LO*)0xF47F4030u)

/** \brief 24034, Timestamp counter MSBs */
#define CANXL0_N2_TS_CNT_HI /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TS_CNT_HI*)0xF47F4034u)

/** \brief 25000, Release identification register */
#define CANXL0_N2_VERSION /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_VERSION*)0xF47F5000u)

/** \brief 25004, Message handler control register */
#define CANXL0_N2_MH_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_MH_CTRL*)0xF47F5004u)

/** \brief 25008, Message handler configuration register */
#define CANXL0_N2_MH_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_MH_CFG*)0xF47F5008u)

/** \brief 2500C, Message handler status register */
#define CANXL0_N2_MH_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_MH_STS*)0xF47F500Cu)

/** \brief 25010, Message handler safety configuration register */
#define CANXL0_N2_MH_SFTY_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_MH_SFTY_CFG*)0xF47F5010u)

/** \brief 25014, Message handler safety control register */
#define CANXL0_N2_MH_SFTY_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_MH_SFTY_CTRL*)0xF47F5014u)

/** \brief 25018, RX filter base address register */
#define CANXL0_N2_RX_FILTER_MEM_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FILTER_MEM_ADD*)0xF47F5018u)

/** \brief 2501C, TX descriptor base address register */
#define CANXL0_N2_TX_DESC_MEM_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_DESC_MEM_ADD*)0xF47F501Cu)

/** \brief 25020, AXI address extension register */
#define CANXL0_N2_AXI_ADD_EXT /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_AXI_ADD_EXT*)0xF47F5020u)

/** \brief 25024, AXI parameter register */
#define CANXL0_N2_AXI_PARAMS /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_AXI_PARAMS*)0xF47F5024u)

/** \brief 25028, Message handler lock register */
#define CANXL0_N2_MH_LOCK /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_MH_LOCK*)0xF47F5028u)

/** \brief 25100, TX descriptor current address pointer register */
#define CANXL0_N2_TX_DESC_ADD_PT /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_DESC_ADD_PT*)0xF47F5100u)

/** \brief 25104, TX message counter register */
#define CANXL0_N2_TX_STATISTICS /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_STATISTICS*)0xF47F5104u)

/** \brief 25108, TX FIFO queue status register */
#define CANXL0_N2_TX_FQ_STS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FQ_STS0*)0xF47F5108u)

/** \brief 2510C, TX FIFO queue status register */
#define CANXL0_N2_TX_FQ_STS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FQ_STS1*)0xF47F510Cu)

/** \brief 25110, TX FIFO queue control register 0 */
#define CANXL0_N2_TX_FQ_CTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FQ_CTRL0*)0xF47F5110u)

/** \brief 25114, TX FIFO queue control register 1 */
#define CANXL0_N2_TX_FQ_CTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FQ_CTRL1*)0xF47F5114u)

/** \brief 25118, TX FIFO queue control register 2 */
#define CANXL0_N2_TX_FQ_CTRL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FQ_CTRL2*)0xF47F5118u)

/** \brief 25300, TX priority queue status register */
#define CANXL0_N2_TX_PQ_STS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_PQ_STS0*)0xF47F5300u)

/** \brief 25304, TX priority queue status register */
#define CANXL0_N2_TX_PQ_STS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_PQ_STS1*)0xF47F5304u)

/** \brief 2530C, TX priority queue control register 0 */
#define CANXL0_N2_TX_PQ_CTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_PQ_CTRL0*)0xF47F530Cu)

/** \brief 25310, TX priority queue control register 1 */
#define CANXL0_N2_TX_PQ_CTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_PQ_CTRL1*)0xF47F5310u)

/** \brief 25314, TX priority queue control register 2 */
#define CANXL0_N2_TX_PQ_CTRL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_PQ_CTRL2*)0xF47F5314u)

/** \brief 25318, TX priority queue start address */
#define CANXL0_N2_TX_PQ_START_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_PQ_START_ADD*)0xF47F5318u)

/** \brief 25400, RX descriptor current address pointer */
#define CANXL0_N2_RX_DESC_ADD_PT /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_DESC_ADD_PT*)0xF47F5400u)

/** \brief 25404, RX message counter register */
#define CANXL0_N2_RX_STATISTICS /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_STATISTICS*)0xF47F5404u)

/** \brief 25408, RX FIFO queue status register 0 */
#define CANXL0_N2_RX_FQ_STS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_STS0*)0xF47F5408u)

/** \brief 2540C, RX FIFO queue status register 1 */
#define CANXL0_N2_RX_FQ_STS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_STS1*)0xF47F540Cu)

/** \brief 25410, RX FIFO queue status register 2 */
#define CANXL0_N2_RX_FQ_STS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_STS2*)0xF47F5410u)

/** \brief 25414, RX FIFO queue control register 0 */
#define CANXL0_N2_RX_FQ_CTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_CTRL0*)0xF47F5414u)

/** \brief 25418, RX FIFO queue control register 1 */
#define CANXL0_N2_RX_FQ_CTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_CTRL1*)0xF47F5418u)

/** \brief 2541C, RX FIFO queue control register 2 */
#define CANXL0_N2_RX_FQ_CTRL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_CTRL2*)0xF47F541Cu)

/** \brief 25600, TX filter control register 0 */
#define CANXL0_N2_TX_FILTER_CTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FILTER_CTRL0*)0xF47F5600u)

/** \brief 25604, TX filter control register 1 */
#define CANXL0_N2_TX_FILTER_CTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FILTER_CTRL1*)0xF47F5604u)

/** \brief 25680, RX filter control register */
#define CANXL0_N2_RX_FILTER_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FILTER_CTRL*)0xF47F5680u)

/** \brief 25700, TX FIFO queue interrupt status register */
#define CANXL0_N2_TX_FQ_INT_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FQ_INT_STS*)0xF47F5700u)

/** \brief 25704, RX FIFO queue interrupt status register */
#define CANXL0_N2_RX_FQ_INT_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_INT_STS*)0xF47F5704u)

/** \brief 25708, TX priority queue interrupt status register 0 */
#define CANXL0_N2_TX_PQ_INT_STS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_PQ_INT_STS0*)0xF47F5708u)

/** \brief 2570C, TX priority queue interrupt status register 1 */
#define CANXL0_N2_TX_PQ_INT_STS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_PQ_INT_STS1*)0xF47F570Cu)

/** \brief 25710, Statistics interrupt status register */
#define CANXL0_N2_STATS_INT_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_STATS_INT_STS*)0xF47F5710u)

/** \brief 25714, Error interrupt status register */
#define CANXL0_N2_ERR_INT_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_ERR_INT_STS*)0xF47F5714u)

/** \brief 25718, Safety interrupt status register */
#define CANXL0_N2_SFTY_INT_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_SFTY_INT_STS*)0xF47F5718u)

/** \brief 2571C, DMA error information */
#define CANXL0_N2_AXI_ERR_INFO /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_AXI_ERR_INFO*)0xF47F571Cu)

/** \brief 25720, Descriptor error information 0 */
#define CANXL0_N2_DESC_ERR_INFO0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_DESC_ERR_INFO0*)0xF47F5720u)

/** \brief 25724, Descriptor error information 1 */
#define CANXL0_N2_DESC_ERR_INFO1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_DESC_ERR_INFO1*)0xF47F5724u)

/** \brief 25728, TX filter error information */
#define CANXL0_N2_TX_FILTER_ERR_INFO /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FILTER_ERR_INFO*)0xF47F5728u)

/** \brief 25800, Debug control register */
#define CANXL0_N2_DEBUG_TEST_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_DEBUG_TEST_CTRL*)0xF47F5800u)

/** \brief 25804, Interrupt test register 0 */
#define CANXL0_N2_INT_TEST0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_INT_TEST0*)0xF47F5804u)

/** \brief 25808, Interrupt test register 1 */
#define CANXL0_N2_INT_TEST1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_INT_TEST1*)0xF47F5808u)

/** \brief 25810, TX-SCAN first candidates register */
#define CANXL0_N2_TX_SCAN_FC /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_SCAN_FC*)0xF47F5810u)

/** \brief 25814, TX-SCAN best candidates register */
#define CANXL0_N2_TX_SCAN_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_SCAN_BC*)0xF47F5814u)

/** \brief 25818, Valid TX FIFO queue descriptors in local memory */
#define CANXL0_N2_TX_FQ_DESC_VALID /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FQ_DESC_VALID*)0xF47F5818u)

/** \brief 2581C, Valid TX priority queue descriptors in local memory */
#define CANXL0_N2_TX_PQ_DESC_VALID /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_PQ_DESC_VALID*)0xF47F581Cu)

/** \brief 25880, CRC control register */
#define CANXL0_N2_CRC_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_CRC_CTRL*)0xF47F5880u)

/** \brief 25884, CRC register */
#define CANXL0_N2_CRC_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_CRC_REG*)0xF47F5884u)

/** \brief 25900, Endianness test register */
#define CANXL0_N2_ENDN /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_ENDN*)0xF47F5900u)

/** \brief 25904, PRT release identification register */
#define CANXL0_N2_PREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_PREL*)0xF47F5904u)

/** \brief 25908, PRT status register */
#define CANXL0_N2_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_STAT*)0xF47F5908u)

/** \brief 25920, Event status flags register */
#define CANXL0_N2_EVNT /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_EVNT*)0xF47F5920u)

/** \brief 25940, Unlock sequence register */
#define CANXL0_N2_LOCK /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_LOCK*)0xF47F5940u)

/** \brief 25944, Control register */
#define CANXL0_N2_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_CTRL*)0xF47F5944u)

/** \brief 25948, Fault injection module control register */
#define CANXL0_N2_FIMC /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_FIMC*)0xF47F5948u)

/** \brief 2594C, Hardware test functions register */
#define CANXL0_N2_TEST /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TEST*)0xF47F594Cu)

/** \brief 25960, Operating mode register */
#define CANXL0_N2_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_MODE*)0xF47F5960u)

/** \brief 25964, Arbitration phase nominal bit timing register */
#define CANXL0_N2_NBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_NBTP*)0xF47F5964u)

/** \brief 25968, CAN FD data phase bit timing register */
#define CANXL0_N2_DBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_DBTP*)0xF47F5968u)

/** \brief 2596C, CAN XL data phase bit timing register */
#define CANXL0_N2_XBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_XBTP*)0xF47F596Cu)

/** \brief 25970, PWME configuration register */
#define CANXL0_N2_PCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_PCFG*)0xF47F5970u)

/** \brief 25A00, Functional raw event status register */
#define CANXL0_N2_FUNC_RAW /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_FUNC_RAW*)0xF47F5A00u)

/** \brief 25A04, Error raw event status register */
#define CANXL0_N2_ERR_RAW /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_ERR_RAW*)0xF47F5A04u)

/** \brief 25A08, Safety raw event status register */
#define CANXL0_N2_SAFETY_RAW /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_SAFETY_RAW*)0xF47F5A08u)

/** \brief 25A10, Functional raw event clear register */
#define CANXL0_N2_FUNC_CLR /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_FUNC_CLR*)0xF47F5A10u)

/** \brief 25A14, Error raw event clear register */
#define CANXL0_N2_ERR_CLR /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_ERR_CLR*)0xF47F5A14u)

/** \brief 25A18, Safety raw event clear register */
#define CANXL0_N2_SAFETY_CLR /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_SAFETY_CLR*)0xF47F5A18u)

/** \brief 25A20, Functional raw event enable register */
#define CANXL0_N2_FUNC_ENA /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_FUNC_ENA*)0xF47F5A20u)

/** \brief 25A24, Error raw event enable register */
#define CANXL0_N2_ERR_ENA /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_ERR_ENA*)0xF47F5A24u)

/** \brief 25A28, Safety raw event enable register */
#define CANXL0_N2_SAFETY_ENA /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_SAFETY_ENA*)0xF47F5A28u)

/** \brief 25A30, IRC configuration register */
#define CANXL0_N2_CAPTURING_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_CAPTURING_MODE*)0xF47F5A30u)

/** \brief 25A40, Hardware debug port control register */
#define CANXL0_N2_HDP /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_HDP*)0xF47F5A40u)

/** \brief 26010, Timestamp control */
#define CANXL0_N3_TS_CTL /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TS_CTL*)0xF47F6010u)

/** \brief 26014, Timestamp clock control */
#define CANXL0_N3_TS_CLOCK_CTL /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TS_CLOCK_CTL*)0xF47F6014u)

/** \brief 26020, Timestamp command */
#define CANXL0_N3_TS_CMD /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TS_CMD*)0xF47F6020u)

/** \brief 26030, Timestamp counter LSBs */
#define CANXL0_N3_TS_CNT_LO /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TS_CNT_LO*)0xF47F6030u)

/** \brief 26034, Timestamp counter MSBs */
#define CANXL0_N3_TS_CNT_HI /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TS_CNT_HI*)0xF47F6034u)

/** \brief 27000, Release identification register */
#define CANXL0_N3_VERSION /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_VERSION*)0xF47F7000u)

/** \brief 27004, Message handler control register */
#define CANXL0_N3_MH_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_MH_CTRL*)0xF47F7004u)

/** \brief 27008, Message handler configuration register */
#define CANXL0_N3_MH_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_MH_CFG*)0xF47F7008u)

/** \brief 2700C, Message handler status register */
#define CANXL0_N3_MH_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_MH_STS*)0xF47F700Cu)

/** \brief 27010, Message handler safety configuration register */
#define CANXL0_N3_MH_SFTY_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_MH_SFTY_CFG*)0xF47F7010u)

/** \brief 27014, Message handler safety control register */
#define CANXL0_N3_MH_SFTY_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_MH_SFTY_CTRL*)0xF47F7014u)

/** \brief 27018, RX filter base address register */
#define CANXL0_N3_RX_FILTER_MEM_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FILTER_MEM_ADD*)0xF47F7018u)

/** \brief 2701C, TX descriptor base address register */
#define CANXL0_N3_TX_DESC_MEM_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_DESC_MEM_ADD*)0xF47F701Cu)

/** \brief 27020, AXI address extension register */
#define CANXL0_N3_AXI_ADD_EXT /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_AXI_ADD_EXT*)0xF47F7020u)

/** \brief 27024, AXI parameter register */
#define CANXL0_N3_AXI_PARAMS /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_AXI_PARAMS*)0xF47F7024u)

/** \brief 27028, Message handler lock register */
#define CANXL0_N3_MH_LOCK /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_MH_LOCK*)0xF47F7028u)

/** \brief 27100, TX descriptor current address pointer register */
#define CANXL0_N3_TX_DESC_ADD_PT /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_DESC_ADD_PT*)0xF47F7100u)

/** \brief 27104, TX message counter register */
#define CANXL0_N3_TX_STATISTICS /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_STATISTICS*)0xF47F7104u)

/** \brief 27108, TX FIFO queue status register */
#define CANXL0_N3_TX_FQ_STS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FQ_STS0*)0xF47F7108u)

/** \brief 2710C, TX FIFO queue status register */
#define CANXL0_N3_TX_FQ_STS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FQ_STS1*)0xF47F710Cu)

/** \brief 27110, TX FIFO queue control register 0 */
#define CANXL0_N3_TX_FQ_CTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FQ_CTRL0*)0xF47F7110u)

/** \brief 27114, TX FIFO queue control register 1 */
#define CANXL0_N3_TX_FQ_CTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FQ_CTRL1*)0xF47F7114u)

/** \brief 27118, TX FIFO queue control register 2 */
#define CANXL0_N3_TX_FQ_CTRL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FQ_CTRL2*)0xF47F7118u)

/** \brief 27300, TX priority queue status register */
#define CANXL0_N3_TX_PQ_STS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_PQ_STS0*)0xF47F7300u)

/** \brief 27304, TX priority queue status register */
#define CANXL0_N3_TX_PQ_STS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_PQ_STS1*)0xF47F7304u)

/** \brief 2730C, TX priority queue control register 0 */
#define CANXL0_N3_TX_PQ_CTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_PQ_CTRL0*)0xF47F730Cu)

/** \brief 27310, TX priority queue control register 1 */
#define CANXL0_N3_TX_PQ_CTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_PQ_CTRL1*)0xF47F7310u)

/** \brief 27314, TX priority queue control register 2 */
#define CANXL0_N3_TX_PQ_CTRL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_PQ_CTRL2*)0xF47F7314u)

/** \brief 27318, TX priority queue start address */
#define CANXL0_N3_TX_PQ_START_ADD /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_PQ_START_ADD*)0xF47F7318u)

/** \brief 27400, RX descriptor current address pointer */
#define CANXL0_N3_RX_DESC_ADD_PT /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_DESC_ADD_PT*)0xF47F7400u)

/** \brief 27404, RX message counter register */
#define CANXL0_N3_RX_STATISTICS /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_STATISTICS*)0xF47F7404u)

/** \brief 27408, RX FIFO queue status register 0 */
#define CANXL0_N3_RX_FQ_STS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_STS0*)0xF47F7408u)

/** \brief 2740C, RX FIFO queue status register 1 */
#define CANXL0_N3_RX_FQ_STS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_STS1*)0xF47F740Cu)

/** \brief 27410, RX FIFO queue status register 2 */
#define CANXL0_N3_RX_FQ_STS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_STS2*)0xF47F7410u)

/** \brief 27414, RX FIFO queue control register 0 */
#define CANXL0_N3_RX_FQ_CTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_CTRL0*)0xF47F7414u)

/** \brief 27418, RX FIFO queue control register 1 */
#define CANXL0_N3_RX_FQ_CTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_CTRL1*)0xF47F7418u)

/** \brief 2741C, RX FIFO queue control register 2 */
#define CANXL0_N3_RX_FQ_CTRL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_CTRL2*)0xF47F741Cu)

/** \brief 27600, TX filter control register 0 */
#define CANXL0_N3_TX_FILTER_CTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FILTER_CTRL0*)0xF47F7600u)

/** \brief 27604, TX filter control register 1 */
#define CANXL0_N3_TX_FILTER_CTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FILTER_CTRL1*)0xF47F7604u)

/** \brief 27680, RX filter control register */
#define CANXL0_N3_RX_FILTER_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FILTER_CTRL*)0xF47F7680u)

/** \brief 27700, TX FIFO queue interrupt status register */
#define CANXL0_N3_TX_FQ_INT_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FQ_INT_STS*)0xF47F7700u)

/** \brief 27704, RX FIFO queue interrupt status register */
#define CANXL0_N3_RX_FQ_INT_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_RX_FQ_INT_STS*)0xF47F7704u)

/** \brief 27708, TX priority queue interrupt status register 0 */
#define CANXL0_N3_TX_PQ_INT_STS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_PQ_INT_STS0*)0xF47F7708u)

/** \brief 2770C, TX priority queue interrupt status register 1 */
#define CANXL0_N3_TX_PQ_INT_STS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_PQ_INT_STS1*)0xF47F770Cu)

/** \brief 27710, Statistics interrupt status register */
#define CANXL0_N3_STATS_INT_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_STATS_INT_STS*)0xF47F7710u)

/** \brief 27714, Error interrupt status register */
#define CANXL0_N3_ERR_INT_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_ERR_INT_STS*)0xF47F7714u)

/** \brief 27718, Safety interrupt status register */
#define CANXL0_N3_SFTY_INT_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_SFTY_INT_STS*)0xF47F7718u)

/** \brief 2771C, DMA error information */
#define CANXL0_N3_AXI_ERR_INFO /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_AXI_ERR_INFO*)0xF47F771Cu)

/** \brief 27720, Descriptor error information 0 */
#define CANXL0_N3_DESC_ERR_INFO0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_DESC_ERR_INFO0*)0xF47F7720u)

/** \brief 27724, Descriptor error information 1 */
#define CANXL0_N3_DESC_ERR_INFO1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_DESC_ERR_INFO1*)0xF47F7724u)

/** \brief 27728, TX filter error information */
#define CANXL0_N3_TX_FILTER_ERR_INFO /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FILTER_ERR_INFO*)0xF47F7728u)

/** \brief 27800, Debug control register */
#define CANXL0_N3_DEBUG_TEST_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_DEBUG_TEST_CTRL*)0xF47F7800u)

/** \brief 27804, Interrupt test register 0 */
#define CANXL0_N3_INT_TEST0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_INT_TEST0*)0xF47F7804u)

/** \brief 27808, Interrupt test register 1 */
#define CANXL0_N3_INT_TEST1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_INT_TEST1*)0xF47F7808u)

/** \brief 27810, TX-SCAN first candidates register */
#define CANXL0_N3_TX_SCAN_FC /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_SCAN_FC*)0xF47F7810u)

/** \brief 27814, TX-SCAN best candidates register */
#define CANXL0_N3_TX_SCAN_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_SCAN_BC*)0xF47F7814u)

/** \brief 27818, Valid TX FIFO queue descriptors in local memory */
#define CANXL0_N3_TX_FQ_DESC_VALID /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_FQ_DESC_VALID*)0xF47F7818u)

/** \brief 2781C, Valid TX priority queue descriptors in local memory */
#define CANXL0_N3_TX_PQ_DESC_VALID /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TX_PQ_DESC_VALID*)0xF47F781Cu)

/** \brief 27880, CRC control register */
#define CANXL0_N3_CRC_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_CRC_CTRL*)0xF47F7880u)

/** \brief 27884, CRC register */
#define CANXL0_N3_CRC_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_CRC_REG*)0xF47F7884u)

/** \brief 27900, Endianness test register */
#define CANXL0_N3_ENDN /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_ENDN*)0xF47F7900u)

/** \brief 27904, PRT release identification register */
#define CANXL0_N3_PREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_PREL*)0xF47F7904u)

/** \brief 27908, PRT status register */
#define CANXL0_N3_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_STAT*)0xF47F7908u)

/** \brief 27920, Event status flags register */
#define CANXL0_N3_EVNT /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_EVNT*)0xF47F7920u)

/** \brief 27940, Unlock sequence register */
#define CANXL0_N3_LOCK /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_LOCK*)0xF47F7940u)

/** \brief 27944, Control register */
#define CANXL0_N3_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_CTRL*)0xF47F7944u)

/** \brief 27948, Fault injection module control register */
#define CANXL0_N3_FIMC /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_FIMC*)0xF47F7948u)

/** \brief 2794C, Hardware test functions register */
#define CANXL0_N3_TEST /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_TEST*)0xF47F794Cu)

/** \brief 27960, Operating mode register */
#define CANXL0_N3_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_MODE*)0xF47F7960u)

/** \brief 27964, Arbitration phase nominal bit timing register */
#define CANXL0_N3_NBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_NBTP*)0xF47F7964u)

/** \brief 27968, CAN FD data phase bit timing register */
#define CANXL0_N3_DBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_DBTP*)0xF47F7968u)

/** \brief 2796C, CAN XL data phase bit timing register */
#define CANXL0_N3_XBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_XBTP*)0xF47F796Cu)

/** \brief 27970, PWME configuration register */
#define CANXL0_N3_PCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_PCFG*)0xF47F7970u)

/** \brief 27A00, Functional raw event status register */
#define CANXL0_N3_FUNC_RAW /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_FUNC_RAW*)0xF47F7A00u)

/** \brief 27A04, Error raw event status register */
#define CANXL0_N3_ERR_RAW /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_ERR_RAW*)0xF47F7A04u)

/** \brief 27A08, Safety raw event status register */
#define CANXL0_N3_SAFETY_RAW /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_SAFETY_RAW*)0xF47F7A08u)

/** \brief 27A10, Functional raw event clear register */
#define CANXL0_N3_FUNC_CLR /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_FUNC_CLR*)0xF47F7A10u)

/** \brief 27A14, Error raw event clear register */
#define CANXL0_N3_ERR_CLR /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_ERR_CLR*)0xF47F7A14u)

/** \brief 27A18, Safety raw event clear register */
#define CANXL0_N3_SAFETY_CLR /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_SAFETY_CLR*)0xF47F7A18u)

/** \brief 27A20, Functional raw event enable register */
#define CANXL0_N3_FUNC_ENA /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_FUNC_ENA*)0xF47F7A20u)

/** \brief 27A24, Error raw event enable register */
#define CANXL0_N3_ERR_ENA /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_ERR_ENA*)0xF47F7A24u)

/** \brief 27A28, Safety raw event enable register */
#define CANXL0_N3_SAFETY_ENA /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_SAFETY_ENA*)0xF47F7A28u)

/** \brief 27A30, IRC configuration register */
#define CANXL0_N3_CAPTURING_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_CAPTURING_MODE*)0xF47F7A30u)

/** \brief 27A40, Hardware debug port control register */
#define CANXL0_N3_HDP /*lint --e(923, 9078)*/ (*(volatile Ifx_CANXL_N_HDP*)0xF47F7A40u)


/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXCANXL_REG_H */
