============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.11-s087_1
  Generated on:           Aug 20 2021  10:43:27 am
  Module:                 top_nft
  Operating conditions:   NCCOM 
  Operating conditions:   WCCOM 
  Operating conditions:   WCCOM 
  Operating conditions:   BCCOM 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (1096 ps) Late External Delay Assertion at pin intr_overflow_o
           View: view_fast
          Group: I2O
     Startpoint: (F) hwdata_i[0]
          Clock: (R) clk
       Endpoint: (R) intr_overflow_o
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-     704                  
             Slack:=    1096                  

Exceptions/Constraints:
  input_delay              100             tmp_sdc_view_typ.sdc_7_line_11273 
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11346 

#--------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge       Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  hwdata_i[0]                              -       -      F     (arrival)             1   3.8   200     0     100    (-,-) 
  dut_pmu_ahb/g94208/ZN                    -       A2->ZN F     IOA21D2HPBWPLVT      12  37.2    79    94     194    (-,-) 
  dut_pmu_ahb/g93362/ZN                    -       A2->ZN R     ND2D3HPBWPLVT         1  13.8    36    30     224    (-,-) 
  dut_pmu_ahb/g93355/ZN                    -       A1->ZN F     ND2D8HPBWPLVT         3  26.2    24    21     245    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g96298/ZN       -       A1->ZN R     NR2XD4HPBWPLVT        3  39.3    40    28     273    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95126/ZN       -       I->ZN  F     INVD12HPBWPLVT       10 117.3    30    24     296    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95123/ZN       -       I->ZN  R     CKND6HPBWPLVT         6  65.5    42    30     327    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94054/ZN       -       A2->ZN F     NR2XD4HPBWPLVT        1  20.2    24    20     346    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g93984/ZN       -       I->ZN  R     INVD12HPBWPLVT       20  62.8    23    20     366    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g93978/ZN       -       I->ZN  F     INVD8HPBWPLVT        13  44.0    18    14     381    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92800__3680/ZN -       A1->ZN R     OAI222D4HPBWPLVT      4  11.7    19    55     436    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92349__7410/Z  -       A2->Z  R     AN4XD1HPBWPLVT        1   3.8    27    44     480    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92189__7098/Z  -       A3->Z  R     AN4XD1HPBWPLVT        1   3.9    26    46     526    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92158__5115/Z  -       A1->Z  R     AO21D1HPBWPLVT        3   8.6    36    38     564    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92108__2398/Z  -       A4->Z  R     OR4D1HPBWPLVT         1   3.6    22    32     597    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92091__4733/ZN -       A1->ZN F     NR4D0HPBWPLVT         1   3.8    33    20     617    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92080__2802/ZN -       A1->ZN R     ND3D1HPBWPLVT         1   7.1    38    27     644    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92075__1617/Z  -       A1->Z  R     AN2D8HPBWPLVT         1 502.1   232   151     795    (-,-) 
  intr_overflow_o                          -       -      R     (port)                -     -     -     9     804    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------



Path 2: MET (1124 ps) Late External Delay Assertion at pin intr_RDC_o
           View: view_fast
          Group: I2O
     Startpoint: (R) hwdata_i[9]
          Clock: (R) clk
       Endpoint: (F) intr_RDC_o
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-     676                  
             Slack:=    1124                  

Exceptions/Constraints:
  input_delay              100             tmp_sdc_view_typ.sdc_7_line_11264 
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11352 

#--------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge       Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  hwdata_i[9]                              -       -      R     (arrival)             1   5.7   200     0     100    (-,-) 
  dut_pmu_ahb/g94512/ZN                    -       A2->ZN F     ND2D2HPBWPLVT        14  42.1   106    71     171    (-,-) 
  dut_pmu_ahb/g94491/ZN                    -       I->ZN  R     INVD1HPBWPLVT         8  20.3    84    67     238    (-,-) 
  dut_pmu_ahb/g80182/Z                     -       I0->Z  R     CKMUX2D4HPBWPLVT      5  13.3    24    39     277    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97181/ZN       -       A1->ZN R     INR2D2HPBWPLVT        1   3.7    26    29     306    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94745/ZN       -       A2->ZN F     OAI211D1HPBWPLVT      1   3.7    40    25     331    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94539/ZN       -       A1->ZN R     MAOI22D1HPBWPLVT      1   3.8    41    29     360    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94477/ZN       -       A1->ZN F     OAI22D1HPBWPLVT       1   4.9    32    21     381    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97912/CO       -       B->CO  F     FCICIND1HPBWPLVT      1   5.0    27    49     431    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97911/CO       -       A->CO  F     FCICIND1HPBWPLVT      1   3.8    24    47     478    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94286/ZN       -       A1->ZN R     ND2D1HPBWPLVT         1   3.8    25    17     495    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97869/ZN       -       A1->ZN F     ND2D1HPBWPLVT         1   5.0    27    21     516    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97868/CO       -       A->CO  F     FCICIND1HPBWPLVT      2   6.5    30    52     568    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92487__9945/ZN -       A1->ZN F     IND2D2HPBWPLVT        1   6.4    25    32     600    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92273__2802/Z  -       A2->Z  F     OR4D8HPBWPLVT         2 504.2   168   169     769    (-,-) 
  intr_RDC_o                               -       -      F     (port)                -     -     -     7     776    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------



Path 3: MET (1125 ps) Late External Delay Assertion at pin hrdata_o[18]
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[3]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[18]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     775                  
             Slack:=    1125                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11327 

#--------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[3]/CP -       -      R     (arrival)         2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[3]/QN -       CP->QN R     DFKCND4HPBWPLVT      3  27.4    29    88      88    (-,-) 
  dut_pmu_ahb/g94547/ZN                     -       A1->ZN F     ND2D8HPBWPLVT        9  55.0    37    29     117    (-,-) 
  dut_pmu_ahb/g76610/Z                      -       I->Z   F     BUFFD4HPBWPLVT      16  41.1    29    38     154    (-,-) 
  dut_pmu_ahb/g117498/ZN                    -       A1->ZN R     NR2D1HPBWPLVT       13  32.9   220   127     282    (-,-) 
  dut_pmu_ahb/g117345/Z                     -       I->Z   R     CKBD1HPBWPLVT       12  28.9   108    86     368    (-,-) 
  dut_pmu_ahb/g117344/Z                     -       I->Z   R     BUFFD2HPBWPLVT      14  37.4    70    59     427    (-,-) 
  dut_pmu_ahb/g117680/ZN                    -       A1->ZN R     INR2D1HPBWPLVT       6  14.0   117    82     509    (-,-) 
  dut_pmu_ahb/g116382/Z                     -       B1->Z  R     AO221D0HPBWPLVT      1   3.2    32    53     562    (-,-) 
  dut_pmu_ahb/g115567/Z                     -       C->Z   R     AO221D0HPBWPLVT      1   6.5    51    50     612    (-,-) 
  dut_pmu_ahb/g115528/Z                     -       A1->Z  R     OR2D8HPBWPLVT        1 502.1   229   154     766    (-,-) 
  hrdata_o[18]                              -       -      R     (port)               -     -     -     9     775    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------



Path 4: MET (1130 ps) Late External Delay Assertion at pin hrdata_o[8]
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[2]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[8]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     770                  
             Slack:=    1130                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11337 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[2]/CP -       -      R     (arrival)           2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[2]/QN -       CP->QN R     DFD2HPBWPLVT           4  28.3    54   103     103    (-,-) 
  dut_pmu_ahb/g94546/ZN                     -       A1->ZN F     ND2D8HPBWPLVT         13  39.7    34    27     130    (-,-) 
  dut_pmu_ahb/g117502/ZN                    -       A2->ZN R     NR2D1HPBWPLVT         13  33.3   223   131     260    (-,-) 
  dut_pmu_ahb/g117424/ZN                    -       I->ZN  F     INVD3HPBWPLVT          3   9.9    53    10     270    (-,-) 
  dut_pmu_ahb/g117413/ZN                    -       I->ZN  R     CKND1HPBWPLVT          8  19.2    72    52     322    (-,-) 
  dut_pmu_ahb/g117409/Z                     -       I->Z   R     CKBD1HPBWPLVT         14  34.8   127    89     411    (-,-) 
  dut_pmu_ahb/g117408/Z                     -       I->Z   R     CKBD1HPBWP             7  16.7    77    73     484    (-,-) 
  dut_pmu_ahb/g116444/Z                     -       A1->Z  R     AO221D0HPBWPLVT        1   3.5    35    46     530    (-,-) 
  dut_pmu_ahb/g116010/ZN                    -       C->ZN  F     AOI211XD0HPBWPLVT      1   3.7    56    26     556    (-,-) 
  dut_pmu_ahb/g115801/Z                     -       A1->Z  F     AO31D1HPBWPLVT         1   3.8    21    40     596    (-,-) 
  dut_pmu_ahb/g115489/ZN                    -       A2->ZN R     ND4D8HPBWPLVT          1 502.1   232   165     761    (-,-) 
  hrdata_o[8]                               -       -      R     (port)                 -     -     -     9     770    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 5: MET (1131 ps) Late External Delay Assertion at pin hrdata_o[19]
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[19]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     769                  
             Slack:=    1131                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11326 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[5]/CP -       -      R     (arrival)           2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[5]/Q  -       CP->Q  F     DFQD4HPBWPLVT          8  47.6    38    80      80    (-,-) 
  dut_pmu_ahb/g117511/ZN                    -       I->ZN  R     INVD1HPBWPLVT          3   9.1    38    30     110    (-,-) 
  dut_pmu_ahb/g117497/ZN                    -       A2->ZN F     ND2D1HPBWPLVT          4  15.0    67    44     154    (-,-) 
  dut_pmu_ahb/g117177/ZN                    -       A1->ZN R     NR2D1HPBWPLVT          3   8.6    67    51     205    (-,-) 
  dut_pmu_ahb/g117142/Z                     -       I->Z   R     BUFFD2HPBWPLVT        15  33.6    63    54     259    (-,-) 
  dut_pmu_ahb/g117140/Z                     -       I->Z   R     BUFFD2HPBWPLVT        14  34.5    65    54     313    (-,-) 
  dut_pmu_ahb/g117124/ZN                    -       I->ZN  F     INVD2HPBWPLVT         10  25.1    41    30     343    (-,-) 
  dut_pmu_ahb/g117131/ZN                    -       I->ZN  R     INVD1HPBWPLVT         14  34.4   126    78     422    (-,-) 
  dut_pmu_ahb/g117137/Z                     -       I->Z   R     BUFFD2HPBWPLVT        15  36.3    69    58     480    (-,-) 
  dut_pmu_ahb/g117135/ZN                    -       I->ZN  F     INVD1HPBWPLVT          2   6.0    30    20     500    (-,-) 
  dut_pmu_ahb/g117134/ZN                    -       I->ZN  R     INVD1HPBWPLVT          2   6.0    27    22     522    (-,-) 
  dut_pmu_ahb/g116029/ZN                    -       A1->ZN F     AOI211XD0HPBWPLVT      1   3.7    42    31     554    (-,-) 
  dut_pmu_ahb/g115734/Z                     -       A2->Z  F     AO31D1HPBWPLVT         1   3.7    20    40     594    (-,-) 
  dut_pmu_ahb/g115490/ZN                    -       A3->ZN R     ND4D8HPBWPLVT          1 502.1   232   166     760    (-,-) 
  hrdata_o[19]                              -       -      R     (port)                 -     -     -     9     769    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 6: MET (1131 ps) Late External Delay Assertion at pin hrdata_o[27]
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[27]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     769                  
             Slack:=    1131                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11318 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[5]/CP -       -      R     (arrival)           2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[5]/Q  -       CP->Q  F     DFQD4HPBWPLVT          8  47.6    38    80      80    (-,-) 
  dut_pmu_ahb/g117511/ZN                    -       I->ZN  R     INVD1HPBWPLVT          3   9.1    38    30     110    (-,-) 
  dut_pmu_ahb/g117497/ZN                    -       A2->ZN F     ND2D1HPBWPLVT          4  15.0    67    44     154    (-,-) 
  dut_pmu_ahb/g117177/ZN                    -       A1->ZN R     NR2D1HPBWPLVT          3   8.6    67    51     205    (-,-) 
  dut_pmu_ahb/g117142/Z                     -       I->Z   R     BUFFD2HPBWPLVT        15  33.6    63    54     259    (-,-) 
  dut_pmu_ahb/g117140/Z                     -       I->Z   R     BUFFD2HPBWPLVT        14  34.5    65    54     313    (-,-) 
  dut_pmu_ahb/g117124/ZN                    -       I->ZN  F     INVD2HPBWPLVT         10  25.1    41    30     343    (-,-) 
  dut_pmu_ahb/g117131/ZN                    -       I->ZN  R     INVD1HPBWPLVT         14  34.4   126    78     422    (-,-) 
  dut_pmu_ahb/g117137/Z                     -       I->Z   R     BUFFD2HPBWPLVT        15  36.3    69    58     480    (-,-) 
  dut_pmu_ahb/g117135/ZN                    -       I->ZN  F     INVD1HPBWPLVT          2   6.0    30    20     500    (-,-) 
  dut_pmu_ahb/g117134/ZN                    -       I->ZN  R     INVD1HPBWPLVT          2   6.0    27    22     522    (-,-) 
  dut_pmu_ahb/g116020/ZN                    -       A1->ZN F     AOI211XD0HPBWPLVT      1   3.7    42    31     554    (-,-) 
  dut_pmu_ahb/g115740/Z                     -       A2->Z  F     AO31D1HPBWPLVT         1   3.7    21    40     594    (-,-) 
  dut_pmu_ahb/g115501/ZN                    -       A3->ZN R     ND4D8HPBWPLVT          1 502.1   232   166     760    (-,-) 
  hrdata_o[27]                              -       -      R     (port)                 -     -     -     9     769    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 7: MET (1132 ps) Late External Delay Assertion at pin hrdata_o[25]
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[3]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[25]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     768                  
             Slack:=    1132                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11320 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[3]/CP -       -      R     (arrival)          2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[3]/QN -       CP->QN R     DFKCND4HPBWPLVT       3  27.4    29    88      88    (-,-) 
  dut_pmu_ahb/g94547/ZN                     -       A1->ZN F     ND2D8HPBWPLVT         9  55.0    37    29     117    (-,-) 
  dut_pmu_ahb/g76610/Z                      -       I->Z   F     BUFFD4HPBWPLVT       16  41.1    29    38     154    (-,-) 
  dut_pmu_ahb/g117498/ZN                    -       A1->ZN R     NR2D1HPBWPLVT        13  32.9   220   127     282    (-,-) 
  dut_pmu_ahb/g117345/Z                     -       I->Z   R     CKBD1HPBWPLVT        12  28.9   108    86     368    (-,-) 
  dut_pmu_ahb/g117344/Z                     -       I->Z   R     BUFFD2HPBWPLVT       14  37.4    70    59     427    (-,-) 
  dut_pmu_ahb/g117680/ZN                    -       A1->ZN R     INR2D1HPBWPLVT        6  14.0   117    82     509    (-,-) 
  dut_pmu_ahb/g115697/Z                     -       B1->Z  R     AO221D0HPBWPLVT       1   3.2    32    53     562    (-,-) 
  dut_pmu_ahb/g115607/ZN                    -       C->ZN  F     AOI221D0HPBWPLVT      1   3.7    53    24     586    (-,-) 
  dut_pmu_ahb/g115495/ZN                    -       A3->ZN R     ND4D8HPBWPLVT         1 502.1   232   173     759    (-,-) 
  hrdata_o[25]                              -       -      R     (port)                -     -     -     9     768    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 8: MET (1134 ps) Late External Delay Assertion at pin hrdata_o[17]
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[3]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[17]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     766                  
             Slack:=    1134                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11328 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[3]/CP -       -      R     (arrival)          2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[3]/QN -       CP->QN R     DFKCND4HPBWPLVT       3  27.4    29    88      88    (-,-) 
  dut_pmu_ahb/g94547/ZN                     -       A1->ZN F     ND2D8HPBWPLVT         9  55.0    37    29     117    (-,-) 
  dut_pmu_ahb/g76610/Z                      -       I->Z   F     BUFFD4HPBWPLVT       16  41.1    29    38     154    (-,-) 
  dut_pmu_ahb/g117498/ZN                    -       A1->ZN R     NR2D1HPBWPLVT        13  32.9   220   127     282    (-,-) 
  dut_pmu_ahb/g117345/Z                     -       I->Z   R     CKBD1HPBWPLVT        12  28.9   108    86     368    (-,-) 
  dut_pmu_ahb/g117344/Z                     -       I->Z   R     BUFFD2HPBWPLVT       14  37.4    70    59     427    (-,-) 
  dut_pmu_ahb/g117680/ZN                    -       A1->ZN R     INR2D1HPBWPLVT        6  14.0   117    82     509    (-,-) 
  dut_pmu_ahb/g116383/Z                     -       B1->Z  R     AO221D0HPBWPLVT       1   3.2    32    53     562    (-,-) 
  dut_pmu_ahb/g115571/ZN                    -       C->ZN  F     AOI221D0HPBWPLVT      1   3.8    56    24     586    (-,-) 
  dut_pmu_ahb/g115506/ZN                    -       A1->ZN R     ND4D8HPBWPLVT         1 502.1   232   171     757    (-,-) 
  hrdata_o[17]                              -       -      R     (port)                -     -     -     9     766    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 9: MET (1134 ps) Late External Delay Assertion at pin hrdata_o[21]
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[3]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[21]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     766                  
             Slack:=    1134                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11324 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[3]/CP -       -      R     (arrival)          2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[3]/QN -       CP->QN R     DFKCND4HPBWPLVT       3  27.4    29    88      88    (-,-) 
  dut_pmu_ahb/g94547/ZN                     -       A1->ZN F     ND2D8HPBWPLVT         9  55.0    37    29     117    (-,-) 
  dut_pmu_ahb/g76610/Z                      -       I->Z   F     BUFFD4HPBWPLVT       16  41.1    29    38     154    (-,-) 
  dut_pmu_ahb/g117498/ZN                    -       A1->ZN R     NR2D1HPBWPLVT        13  32.9   220   127     282    (-,-) 
  dut_pmu_ahb/g117345/Z                     -       I->Z   R     CKBD1HPBWPLVT        12  28.9   108    86     368    (-,-) 
  dut_pmu_ahb/g117344/Z                     -       I->Z   R     BUFFD2HPBWPLVT       14  37.4    70    59     427    (-,-) 
  dut_pmu_ahb/g117680/ZN                    -       A1->ZN R     INR2D1HPBWPLVT        6  14.0   117    82     509    (-,-) 
  dut_pmu_ahb/g116423/Z                     -       B1->Z  R     AO221D0HPBWPLVT       1   3.2    32    53     562    (-,-) 
  dut_pmu_ahb/g115563/ZN                    -       C->ZN  F     AOI221D0HPBWPLVT      1   3.8    56    24     586    (-,-) 
  dut_pmu_ahb/g115530/ZN                    -       A1->ZN R     ND4D8HPBWPLVT         1 502.1   232   171     757    (-,-) 
  hrdata_o[21]                              -       -      R     (port)                -     -     -     9     766    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 10: MET (1134 ps) Late External Delay Assertion at pin hrdata_o[22]
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[3]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[22]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     766                  
             Slack:=    1134                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11323 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[3]/CP -       -      R     (arrival)          2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[3]/QN -       CP->QN R     DFKCND4HPBWPLVT       3  27.4    29    88      88    (-,-) 
  dut_pmu_ahb/g94547/ZN                     -       A1->ZN F     ND2D8HPBWPLVT         9  55.0    37    29     117    (-,-) 
  dut_pmu_ahb/g76610/Z                      -       I->Z   F     BUFFD4HPBWPLVT       16  41.1    29    38     154    (-,-) 
  dut_pmu_ahb/g117498/ZN                    -       A1->ZN R     NR2D1HPBWPLVT        13  32.9   220   127     282    (-,-) 
  dut_pmu_ahb/g117345/Z                     -       I->Z   R     CKBD1HPBWPLVT        12  28.9   108    86     368    (-,-) 
  dut_pmu_ahb/g117344/Z                     -       I->Z   R     BUFFD2HPBWPLVT       14  37.4    70    59     427    (-,-) 
  dut_pmu_ahb/g117680/ZN                    -       A1->ZN R     INR2D1HPBWPLVT        6  14.0   117    82     509    (-,-) 
  dut_pmu_ahb/g116415/Z                     -       B1->Z  R     AO221D0HPBWPLVT       1   3.2    32    53     562    (-,-) 
  dut_pmu_ahb/g115543/ZN                    -       C->ZN  F     AOI221D0HPBWPLVT      1   3.8    56    24     586    (-,-) 
  dut_pmu_ahb/g115504/ZN                    -       A1->ZN R     ND4D8HPBWPLVT         1 502.1   232   171     757    (-,-) 
  hrdata_o[22]                              -       -      R     (port)                -     -     -     9     766    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 11: MET (1134 ps) Late External Delay Assertion at pin hrdata_o[23]
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[3]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[23]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     766                  
             Slack:=    1134                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11322 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[3]/CP -       -      R     (arrival)          2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[3]/QN -       CP->QN R     DFKCND4HPBWPLVT       3  27.4    29    88      88    (-,-) 
  dut_pmu_ahb/g94547/ZN                     -       A1->ZN F     ND2D8HPBWPLVT         9  55.0    37    29     117    (-,-) 
  dut_pmu_ahb/g76610/Z                      -       I->Z   F     BUFFD4HPBWPLVT       16  41.1    29    38     154    (-,-) 
  dut_pmu_ahb/g117498/ZN                    -       A1->ZN R     NR2D1HPBWPLVT        13  32.9   220   127     282    (-,-) 
  dut_pmu_ahb/g117345/Z                     -       I->Z   R     CKBD1HPBWPLVT        12  28.9   108    86     368    (-,-) 
  dut_pmu_ahb/g117344/Z                     -       I->Z   R     BUFFD2HPBWPLVT       14  37.4    70    59     427    (-,-) 
  dut_pmu_ahb/g117680/ZN                    -       A1->ZN R     INR2D1HPBWPLVT        6  14.0   117    82     509    (-,-) 
  dut_pmu_ahb/g116387/Z                     -       B1->Z  R     AO221D0HPBWPLVT       1   3.2    32    53     562    (-,-) 
  dut_pmu_ahb/g115564/ZN                    -       C->ZN  F     AOI221D0HPBWPLVT      1   3.8    56    24     586    (-,-) 
  dut_pmu_ahb/g115529/ZN                    -       A1->ZN R     ND4D8HPBWPLVT         1 502.1   232   171     757    (-,-) 
  hrdata_o[23]                              -       -      R     (port)                -     -     -     9     766    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 12: MET (1137 ps) Late External Delay Assertion at pin hrdata_o[1]
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     763                  
             Slack:=    1137                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11344 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[5]/CP -       -      R     (arrival)          2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[5]/Q  -       CP->Q  F     DFQD4HPBWPLVT         8  47.6    38    80      80    (-,-) 
  dut_pmu_ahb/g117511/ZN                    -       I->ZN  R     INVD1HPBWPLVT         3   9.1    38    30     110    (-,-) 
  dut_pmu_ahb/g117497/ZN                    -       A2->ZN F     ND2D1HPBWPLVT         4  15.0    67    44     154    (-,-) 
  dut_pmu_ahb/g117329/ZN                    -       I->ZN  R     INVD3HPBWPLVT        15  38.0    53    43     197    (-,-) 
  dut_pmu_ahb/g117109/ZN                    -       A2->ZN F     ND2D1HPBWPLVT         7  18.4    79    53     250    (-,-) 
  dut_pmu_ahb/g117075/ZN                    -       I->ZN  R     INVD1HPBWPLVT         8  20.2    79    60     310    (-,-) 
  dut_pmu_ahb/g117074/Z                     -       I->Z   R     BUFFD2HPBWPLVT       13  29.3    56    50     360    (-,-) 
  dut_pmu_ahb/g117069/Z                     -       I->Z   R     CKBD1HPBWPLVT        14  33.4   122    85     445    (-,-) 
  dut_pmu_ahb/g116333/ZN                    -       C1->ZN F     AOI222D0HPBWPLVT      1   3.8    72    48     493    (-,-) 
  dut_pmu_ahb/g115624/Z                     -       A3->Z  F     AN4XD1HPBWPLVT        1   3.2    16    37     530    (-,-) 
  dut_pmu_ahb/g115542/ZN                    -       B2->ZN R     OAI221D0HPBWPLVT      1   6.5   104    63     594    (-,-) 
  dut_pmu_ahb/g115508/Z                     -       A1->Z  R     OR2D8HPBWPLVT         1 502.1   229   160     754    (-,-) 
  hrdata_o[1]                               -       -      R     (port)                -     -     -     9     763    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 13: MET (1139 ps) Late External Delay Assertion at pin hrdata_o[31]
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[2]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[31]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     761                  
             Slack:=    1139                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11314 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[2]/CP -       -      R     (arrival)           2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[2]/QN -       CP->QN R     DFD2HPBWPLVT           4  28.3    54   103     103    (-,-) 
  dut_pmu_ahb/g94546/ZN                     -       A1->ZN F     ND2D8HPBWPLVT         13  39.7    34    27     130    (-,-) 
  dut_pmu_ahb/g117502/ZN                    -       A2->ZN R     NR2D1HPBWPLVT         13  33.3   223   131     260    (-,-) 
  dut_pmu_ahb/g117424/ZN                    -       I->ZN  F     INVD3HPBWPLVT          3   9.9    53    10     270    (-,-) 
  dut_pmu_ahb/g117413/ZN                    -       I->ZN  R     CKND1HPBWPLVT          8  19.2    72    52     322    (-,-) 
  dut_pmu_ahb/g117409/Z                     -       I->Z   R     CKBD1HPBWPLVT         14  34.8   127    89     411    (-,-) 
  dut_pmu_ahb/g117408/Z                     -       I->Z   R     CKBD1HPBWP             7  16.7    77    73     484    (-,-) 
  dut_pmu_ahb/g115649/ZN                    -       A2->ZN F     AOI221D0HPBWPLVT       1   3.7    62    33     516    (-,-) 
  dut_pmu_ahb/g115540/ZN                    -       A2->ZN R     AOI31D1HPBWPLVT        1   3.5    52    38     554    (-,-) 
  dut_pmu_ahb/g115516/ZN                    -       B->ZN  F     AOI211XD0HPBWPLVT      1   3.8    50    28     583    (-,-) 
  dut_pmu_ahb/g115499/ZN                    -       A1->ZN R     ND4D8HPBWPLVT          1 502.1   232   169     752    (-,-) 
  hrdata_o[31]                              -       -      R     (port)                 -     -     -     9     761    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 14: MET (1141 ps) Late External Delay Assertion at pin hrdata_o[24]
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[4]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[24]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     759                  
             Slack:=    1141                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11321 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[4]/CP -       -      R     (arrival)           2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[4]/Q  -       CP->Q  F     DFD4HPBWPLVT          12  45.7    35    78      78    (-,-) 
  dut_pmu_ahb/g94558/ZN                     -       A2->ZN R     NR2D3HPBWPLVT          4  20.5    54    40     117    (-,-) 
  dut_pmu_ahb/g94549/ZN                     -       I->ZN  F     INVD4HPBWPLVT         14  47.5    37    28     145    (-,-) 
  dut_pmu_ahb/g117302/ZN                    -       A1->ZN R     NR2D1HPBWPLVT         13  33.4   224   131     276    (-,-) 
  dut_pmu_ahb/g117264/ZN                    -       I->ZN  F     INVD2HPBWPLVT          4  12.3    61    20     295    (-,-) 
  dut_pmu_ahb/g117260/ZN                    -       I->ZN  R     INVD2HPBWPLVT         14  33.5    64    49     344    (-,-) 
  dut_pmu_ahb/g117251/Z                     -       I->Z   R     CKBD1HPBWP            11  28.5   126    94     438    (-,-) 
  dut_pmu_ahb/g116277/Z                     -       B1->Z  R     AO221D0HPBWPLVT        1   3.5    34    54     492    (-,-) 
  dut_pmu_ahb/g115898/ZN                    -       B->ZN  F     AOI211XD0HPBWPLVT      1   3.8    60    26     518    (-,-) 
  dut_pmu_ahb/g115821/Z                     -       A1->Z  F     AN4XD1HPBWPLVT         1   3.7    18    32     551    (-,-) 
  dut_pmu_ahb/g115534/ZN                    -       B1->ZN R     OAI22D1HPBWPLVT        1   6.5    69    42     593    (-,-) 
  dut_pmu_ahb/g115523/Z                     -       A1->Z  R     OR2D8HPBWPLVT          1 502.1   229   157     750    (-,-) 
  hrdata_o[24]                              -       -      R     (port)                 -     -     -     9     759    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 15: MET (1147 ps) Late External Delay Assertion at pin hrdata_o[30]
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[2]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[30]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     753                  
             Slack:=    1147                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11315 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[2]/CP -       -      R     (arrival)           2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[2]/QN -       CP->QN R     DFD2HPBWPLVT           4  28.3    54   103     103    (-,-) 
  dut_pmu_ahb/g94546/ZN                     -       A1->ZN F     ND2D8HPBWPLVT         13  39.7    34    27     130    (-,-) 
  dut_pmu_ahb/g117502/ZN                    -       A2->ZN R     NR2D1HPBWPLVT         13  33.3   223   131     260    (-,-) 
  dut_pmu_ahb/g117424/ZN                    -       I->ZN  F     INVD3HPBWPLVT          3   9.9    53    10     270    (-,-) 
  dut_pmu_ahb/g117413/ZN                    -       I->ZN  R     CKND1HPBWPLVT          8  19.2    72    52     322    (-,-) 
  dut_pmu_ahb/g117409/Z                     -       I->Z   R     CKBD1HPBWPLVT         14  34.8   127    89     411    (-,-) 
  dut_pmu_ahb/g117408/Z                     -       I->Z   R     CKBD1HPBWP             7  16.7    77    73     484    (-,-) 
  dut_pmu_ahb/g115654/ZN                    -       A2->ZN F     AOI211XD0HPBWPLVT      1   3.7    48    35     519    (-,-) 
  dut_pmu_ahb/g115548/ZN                    -       A2->ZN R     ND4D1HPBWPLVT          1   3.1    36    23     542    (-,-) 
  dut_pmu_ahb/g115520/ZN                    -       A1->ZN F     AOI221D0HPBWPLVT       1   3.8    56    31     574    (-,-) 
  dut_pmu_ahb/g115500/ZN                    -       A1->ZN R     ND4D8HPBWPLVT          1 502.1   232   171     744    (-,-) 
  hrdata_o[30]                              -       -      R     (port)                 -     -     -     9     753    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 16: MET (1151 ps) Late External Delay Assertion at pin hrdata_o[6]
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[6]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     749                  
             Slack:=    1151                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11339 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[5]/CP -       -      R     (arrival)           2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[5]/Q  -       CP->Q  F     DFQD4HPBWPLVT          8  47.6    38    80      80    (-,-) 
  dut_pmu_ahb/g117511/ZN                    -       I->ZN  R     INVD1HPBWPLVT          3   9.1    38    30     110    (-,-) 
  dut_pmu_ahb/g117497/ZN                    -       A2->ZN F     ND2D1HPBWPLVT          4  15.0    67    44     154    (-,-) 
  dut_pmu_ahb/g117104/ZN                    -       A2->ZN R     NR2D1HPBWPLVT         12  28.4   192   119     273    (-,-) 
  dut_pmu_ahb/g116963/Z                     -       I->Z   R     CKBD1HPBWP            12  28.7   128   105     377    (-,-) 
  dut_pmu_ahb/g116961/Z                     -       I->Z   R     CKBD1HPBWP            11  28.5   127   100     477    (-,-) 
  dut_pmu_ahb/g116004/ZN                    -       A2->ZN F     AOI211XD0HPBWPLVT      1   3.7    56    38     515    (-,-) 
  dut_pmu_ahb/g115730/ZN                    -       A1->ZN R     AOI31D1HPBWPLVT        1   3.8    52    35     550    (-,-) 
  dut_pmu_ahb/g115605/Z                     -       A1->Z  R     OA21D1HPBWPLVT         1   6.3    30    36     586    (-,-) 
  dut_pmu_ahb/g115509/Z                     -       A2->Z  R     OR2D8HPBWPLVT          1 502.1   229   153     740    (-,-) 
  hrdata_o[6]                               -       -      R     (port)                 -     -     -     9     749    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 17: MET (1153 ps) Late External Delay Assertion at pin hrdata_o[28]
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[28]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     747                  
             Slack:=    1153                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11317 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[5]/CP -       -      R     (arrival)          2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[5]/Q  -       CP->Q  F     DFQD4HPBWPLVT         8  47.6    38    80      80    (-,-) 
  dut_pmu_ahb/g117511/ZN                    -       I->ZN  R     INVD1HPBWPLVT         3   9.1    38    30     110    (-,-) 
  dut_pmu_ahb/g117497/ZN                    -       A2->ZN F     ND2D1HPBWPLVT         4  15.0    67    44     154    (-,-) 
  dut_pmu_ahb/g117104/ZN                    -       A2->ZN R     NR2D1HPBWPLVT        12  28.4   192   119     273    (-,-) 
  dut_pmu_ahb/g116963/Z                     -       I->Z   R     CKBD1HPBWP           12  28.7   128   105     377    (-,-) 
  dut_pmu_ahb/g116961/Z                     -       I->Z   R     CKBD1HPBWP           11  28.5   127   100     477    (-,-) 
  dut_pmu_ahb/g116321/ZN                    -       C1->ZN F     AOI222D0HPBWPLVT      1   3.7    72    48     525    (-,-) 
  dut_pmu_ahb/g115545/Z                     -       A3->Z  F     AO31D1HPBWPLVT        1   3.8    22    50     574    (-,-) 
  dut_pmu_ahb/g115505/ZN                    -       A1->ZN R     ND4D8HPBWPLVT         1 502.1   232   163     738    (-,-) 
  hrdata_o[28]                              -       -      R     (port)                -     -     -     9     747    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 18: MET (1154 ps) Late External Delay Assertion at pin intr_quota_o
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[7]/CP
          Clock: (R) clk
       Endpoint: (F) intr_quota_o
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     746                  
             Slack:=    1154                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11347 

#---------------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags    Arc   Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[7]/CP              -       -      R     (arrival)         2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[7]/QN              -       CP->QN R     DFKCND4HPBWPLVT      7  28.9    31    88      88    (-,-) 
  dut_pmu_ahb/g94556/ZN                                  -       A1->ZN F     ND2D4HPBWPLVT        8  31.8    40    27     116    (-,-) 
  dut_pmu_ahb/g80479/ZN                                  -       A1->ZN R     NR2XD3HPBWPLVT       3  15.7    28    22     138    (-,-) 
  dut_pmu_ahb/g80475/ZN                                  -       I->ZN  F     INVD2HPBWPLVT        2  12.3    20    16     154    (-,-) 
  dut_pmu_ahb/g80431/Z                                   -       A1->Z  F     OR2D1HPBWPLVT        2   7.3    26    35     189    (-,-) 
  dut_pmu_ahb/g117300/Z                                  -       A1->Z  F     OR2D4HPBWPLVT       12  39.0    33    45     234    (-,-) 
  dut_pmu_ahb/g117212/ZN                                 -       I->ZN  R     INVD3HPBWPLVT       13  39.8    51    36     270    (-,-) 
  dut_pmu_ahb/g117198/Z                                  -       I->Z   R     BUFFD4HPBWPLVT       9  26.6    29    32     302    (-,-) 
  dut_pmu_ahb/g117197/ZN                                 -       I->ZN  F     INVD1HPBWPLVT        3   9.6    27    22     324    (-,-) 
  dut_pmu_ahb/g116909/Z                                  -       S->Z   R     MUX2D2HPBWPLVT       3   8.4    27    47     371    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_gt_163_37_g2287/ZN -       B1->ZN F     INR2XD0HPBWPLVT      2   5.9    36    24     396    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_gt_163_37_g2257/ZN -       A1->ZN F     IND3D1HPBWPLVT       2   6.4    53    51     446    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_gt_163_37_g2240/Z  -       B->Z   F     AO211D1HPBWPLVT      2   6.4    29    54     501    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_gt_163_37_g2234/Z  -       A2->Z  F     OA221D1HPBWPLVT      1   3.8    20    37     537    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_gt_163_37_g2232/ZN -       B->ZN  R     OAI31D1HPBWPLVT      1   3.8    58    20     558    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_gt_163_37_g2231/ZN -       B1->ZN F     IIND4D1HPBWPLVT      1   6.0    70    48     606    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g29183/Z           -       A1->Z  F     OR2D8HPBWPLVT        2 504.2   159   134     740    (-,-) 
  intr_quota_o                                           -       -      F     (port)               -     -     -     7     746    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------



Path 19: MET (1154 ps) Late External Delay Assertion at pin hrdata_o[14]
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[3]/CP
          Clock: (R) clk
       Endpoint: (F) hrdata_o[14]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     746                  
             Slack:=    1154                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11331 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[3]/CP -       -      R     (arrival)           2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[3]/QN -       CP->QN R     DFKCND4HPBWPLVT        3  27.4    29    88      88    (-,-) 
  dut_pmu_ahb/g94558/ZN                     -       A1->ZN F     NR2D3HPBWPLVT          4  19.9    28    17     105    (-,-) 
  dut_pmu_ahb/g94549/ZN                     -       I->ZN  R     INVD4HPBWPLVT         14  49.0    47    33     138    (-,-) 
  dut_pmu_ahb/g117504/ZN                    -       A1->ZN F     NR2D1HPBWPLVT          4  10.8    34    26     164    (-,-) 
  dut_pmu_ahb/g117466/Z                     -       I->Z   F     CKBD1HPBWPLVT         15  36.3   148   101     265    (-,-) 
  dut_pmu_ahb/g117461/Z                     -       I->Z   F     BUFFD4HPBWPLVT        13  31.7    28    52     316    (-,-) 
  dut_pmu_ahb/g117460/Z                     -       I->Z   F     CKBD1HPBWP            13  29.2   147   102     419    (-,-) 
  dut_pmu_ahb/g115921/Z                     -       B2->Z  F     AO22D0HPBWPLVT         1   3.4    28    61     480    (-,-) 
  dut_pmu_ahb/g115755/ZN                    -       C->ZN  R     AOI211XD0HPBWPLVT      1   3.8    58    38     518    (-,-) 
  dut_pmu_ahb/g115618/ZN                    -       A1->ZN F     ND4D1HPBWPLVT          1   3.7    51    35     553    (-,-) 
  dut_pmu_ahb/g115566/ZN                    -       A1->ZN R     AOI22D1HPBWPLVT        1   3.7    34    28     581    (-,-) 
  dut_pmu_ahb/g115493/ZN                    -       A1->ZN F     ND4D8HPBWPLVT          1 502.1   154   156     737    (-,-) 
  hrdata_o[14]                              -       -      F     (port)                 -     -     -     9     746    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 20: MET (1155 ps) Late External Delay Assertion at pin hrdata_o[10]
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[5]/CP
          Clock: (R) clk
       Endpoint: (F) hrdata_o[10]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     745                  
             Slack:=    1155                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11335 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[5]/CP -       -      R     (arrival)          2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[5]/Q  -       CP->Q  F     DFQD4HPBWPLVT         8  47.6    38    80      80    (-,-) 
  dut_pmu_ahb/g117511/ZN                    -       I->ZN  R     INVD1HPBWPLVT         3   9.1    38    30     110    (-,-) 
  dut_pmu_ahb/g117497/ZN                    -       A2->ZN F     ND2D1HPBWPLVT         4  15.0    67    44     154    (-,-) 
  dut_pmu_ahb/g117177/ZN                    -       A1->ZN R     NR2D1HPBWPLVT         3   8.6    67    51     205    (-,-) 
  dut_pmu_ahb/g117142/Z                     -       I->Z   R     BUFFD2HPBWPLVT       15  33.6    63    54     259    (-,-) 
  dut_pmu_ahb/g117140/Z                     -       I->Z   R     BUFFD2HPBWPLVT       14  34.5    65    54     313    (-,-) 
  dut_pmu_ahb/g117124/ZN                    -       I->ZN  F     INVD2HPBWPLVT        10  25.1    41    30     343    (-,-) 
  dut_pmu_ahb/g117131/ZN                    -       I->ZN  R     INVD1HPBWPLVT        14  34.4   126    78     422    (-,-) 
  dut_pmu_ahb/g117137/Z                     -       I->Z   R     BUFFD2HPBWPLVT       15  36.3    69    58     480    (-,-) 
  dut_pmu_ahb/g117135/ZN                    -       I->ZN  F     INVD1HPBWPLVT         2   6.0    30    20     500    (-,-) 
  dut_pmu_ahb/g116282/ZN                    -       A1->ZN R     OAI221D0HPBWPLVT      1   3.6    76    42     542    (-,-) 
  dut_pmu_ahb/g115562/Z                     -       A4->Z  R     OR4D1HPBWPLVT         1   3.8    23    36     578    (-,-) 
  dut_pmu_ahb/g115513/ZN                    -       A3->ZN F     ND4D8HPBWPLVT         1 502.1   154   158     736    (-,-) 
  hrdata_o[10]                              -       -      F     (port)                -     -     -     9     745    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 21: MET (1155 ps) Late External Delay Assertion at pin hrdata_o[9]
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[3]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[9]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     745                  
             Slack:=    1155                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11336 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[3]/CP -       -      R     (arrival)          2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[3]/Q  -       CP->Q  R     DFKCND4HPBWPLVT       3  15.4    21    63      63    (-,-) 
  dut_pmu_ahb/g76613/Z                      -       I->Z   R     BUFFD4HPBWPLVT       13  36.5    37    34      97    (-,-) 
  dut_pmu_ahb/g117277/ZN                    -       A1->ZN F     ND2D1HPBWPLVT         5  13.9    62    42     139    (-,-) 
  dut_pmu_ahb/g117105/ZN                    -       A2->ZN R     NR2D1HPBWPLVT        10  25.4   172   108     247    (-,-) 
  dut_pmu_ahb/g116984/ZN                    -       I->ZN  F     INVD1HPBWPLVT         2   5.9    52    21     268    (-,-) 
  dut_pmu_ahb/g116983/ZN                    -       I->ZN  R     INVD1HPBWPLVT         9  21.9    82    57     325    (-,-) 
  dut_pmu_ahb/g116981/Z                     -       I->Z   R     BUFFD2HPBWPLVT       15  34.8    66    56     380    (-,-) 
  dut_pmu_ahb/g116977/Z                     -       I->Z   R     CKBD1HPBWPLVT        15  32.6   120    84     465    (-,-) 
  dut_pmu_ahb/g117677/ZN                    -       A1->ZN R     INR2D1HPBWPLVT        3   7.8    83    59     524    (-,-) 
  dut_pmu_ahb/g116051/ZN                    -       A1->ZN F     AOI222D0HPBWPLVT      1   3.7    60    36     560    (-,-) 
  dut_pmu_ahb/g115519/ZN                    -       A4->ZN R     ND4D8HPBWPLVT         1 502.1   232   176     736    (-,-) 
  hrdata_o[9]                               -       -      R     (port)                -     -     -     9     745    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 22: MET (1155 ps) Late External Delay Assertion at pin hrdata_o[16]
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[3]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[16]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     745                  
             Slack:=    1155                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11329 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[3]/CP -       -      R     (arrival)          2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[3]/Q  -       CP->Q  R     DFKCND4HPBWPLVT       3  15.4    21    63      63    (-,-) 
  dut_pmu_ahb/g76613/Z                      -       I->Z   R     BUFFD4HPBWPLVT       13  36.5    37    34      97    (-,-) 
  dut_pmu_ahb/g117277/ZN                    -       A1->ZN F     ND2D1HPBWPLVT         5  13.9    62    42     139    (-,-) 
  dut_pmu_ahb/g117105/ZN                    -       A2->ZN R     NR2D1HPBWPLVT        10  25.4   172   108     247    (-,-) 
  dut_pmu_ahb/g116984/ZN                    -       I->ZN  F     INVD1HPBWPLVT         2   5.9    52    21     268    (-,-) 
  dut_pmu_ahb/g116983/ZN                    -       I->ZN  R     INVD1HPBWPLVT         9  21.9    82    57     325    (-,-) 
  dut_pmu_ahb/g116981/Z                     -       I->Z   R     BUFFD2HPBWPLVT       15  34.8    66    56     380    (-,-) 
  dut_pmu_ahb/g116977/Z                     -       I->Z   R     CKBD1HPBWPLVT        15  32.6   120    84     465    (-,-) 
  dut_pmu_ahb/g117677/ZN                    -       A1->ZN R     INR2D1HPBWPLVT        3   7.8    83    59     524    (-,-) 
  dut_pmu_ahb/g116049/ZN                    -       A1->ZN F     AOI222D0HPBWPLVT      1   3.7    60    36     560    (-,-) 
  dut_pmu_ahb/g115512/ZN                    -       A4->ZN R     ND4D8HPBWPLVT         1 502.1   232   176     736    (-,-) 
  hrdata_o[16]                              -       -      R     (port)                -     -     -     9     745    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 23: MET (1156 ps) Late External Delay Assertion at pin hrdata_o[15]
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[3]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[15]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     744                  
             Slack:=    1156                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11330 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[3]/CP -       -      R     (arrival)           2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[3]/Q  -       CP->Q  R     DFKCND4HPBWPLVT        3  15.4    21    63      63    (-,-) 
  dut_pmu_ahb/g76613/Z                      -       I->Z   R     BUFFD4HPBWPLVT        13  36.5    37    34      97    (-,-) 
  dut_pmu_ahb/g117277/ZN                    -       A1->ZN F     ND2D1HPBWPLVT          5  13.9    62    42     139    (-,-) 
  dut_pmu_ahb/g117181/ZN                    -       I->ZN  R     INVD1HPBWPLVT          4  11.9    51    41     180    (-,-) 
  dut_pmu_ahb/g117107/ZN                    -       A2->ZN F     ND2D1HPBWPLVT          3   8.7    43    32     211    (-,-) 
  dut_pmu_ahb/g117025/ZN                    -       I->ZN  R     INVD1HPBWPLVT         10  24.1    90    59     270    (-,-) 
  dut_pmu_ahb/g117016/Z                     -       I->Z   R     CKBD1HPBWP            13  28.7   127    97     368    (-,-) 
  dut_pmu_ahb/g117014/Z                     -       I->Z   R     CKBD1HPBWP            10  24.3   109    90     458    (-,-) 
  dut_pmu_ahb/g116549/Z                     -       A1->Z  R     AO22D0HPBWPLVT         1   3.5    34    44     502    (-,-) 
  dut_pmu_ahb/g116015/ZN                    -       B->ZN  F     AOI211XD0HPBWPLVT      1   3.7    48    26     528    (-,-) 
  dut_pmu_ahb/g115741/Z                     -       A2->Z  F     AO31D1HPBWPLVT         1   3.7    20    42     569    (-,-) 
  dut_pmu_ahb/g115502/ZN                    -       A3->ZN R     ND4D8HPBWPLVT          1 502.1   232   166     735    (-,-) 
  hrdata_o[15]                              -       -      R     (port)                 -     -     -     9     744    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 24: MET (1158 ps) Late External Delay Assertion at pin hrdata_o[2]
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[2]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     742                  
             Slack:=    1158                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11343 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[2]/CP -       -      R     (arrival)          2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[2]/QN -       CP->QN R     DFD2HPBWPLVT          4  28.3    54   103     103    (-,-) 
  dut_pmu_ahb/g94546/ZN                     -       A1->ZN F     ND2D8HPBWPLVT        13  39.7    34    27     130    (-,-) 
  dut_pmu_ahb/g117502/ZN                    -       A2->ZN R     NR2D1HPBWPLVT        13  33.3   223   131     260    (-,-) 
  dut_pmu_ahb/g117424/ZN                    -       I->ZN  F     INVD3HPBWPLVT         3   9.9    53    10     270    (-,-) 
  dut_pmu_ahb/g117413/ZN                    -       I->ZN  R     CKND1HPBWPLVT         8  19.2    72    52     322    (-,-) 
  dut_pmu_ahb/g117409/Z                     -       I->Z   R     CKBD1HPBWPLVT        14  34.8   127    89     411    (-,-) 
  dut_pmu_ahb/g117408/Z                     -       I->Z   R     CKBD1HPBWP            7  16.7    77    73     484    (-,-) 
  dut_pmu_ahb/g116262/ZN                    -       B1->ZN F     AOI221D0HPBWPLVT      1   3.7    56    40     524    (-,-) 
  dut_pmu_ahb/g115581/Z                     -       A2->Z  F     AO31D1HPBWPLVT        1   3.7    20    43     568    (-,-) 
  dut_pmu_ahb/g115511/ZN                    -       A3->ZN R     ND4D8HPBWPLVT         1 502.1   232   166     733    (-,-) 
  hrdata_o[2]                               -       -      R     (port)                -     -     -     9     742    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 25: MET (1161 ps) Late External Delay Assertion at pin hrdata_o[5]
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[5]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     739                  
             Slack:=    1161                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11340 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[5]/CP -       -      R     (arrival)          2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[5]/Q  -       CP->Q  F     DFQD4HPBWPLVT         8  47.6    38    80      80    (-,-) 
  dut_pmu_ahb/g117511/ZN                    -       I->ZN  R     INVD1HPBWPLVT         3   9.1    38    30     110    (-,-) 
  dut_pmu_ahb/g117497/ZN                    -       A2->ZN F     ND2D1HPBWPLVT         4  15.0    67    44     154    (-,-) 
  dut_pmu_ahb/g117104/ZN                    -       A2->ZN R     NR2D1HPBWPLVT        12  28.4   192   119     273    (-,-) 
  dut_pmu_ahb/g116963/Z                     -       I->Z   R     CKBD1HPBWP           12  28.7   128   105     377    (-,-) 
  dut_pmu_ahb/g116961/Z                     -       I->Z   R     CKBD1HPBWP           11  28.5   127   100     477    (-,-) 
  dut_pmu_ahb/g116005/ZN                    -       A1->ZN F     AOI221D0HPBWPLVT      1   3.8    63    40     517    (-,-) 
  dut_pmu_ahb/g115632/ZN                    -       A1->ZN R     ND4D1HPBWPLVT         1   3.8    36    26     543    (-,-) 
  dut_pmu_ahb/g115582/ZN                    -       A1->ZN F     ND2D1HPBWPLVT         1   3.7    28    19     562    (-,-) 
  dut_pmu_ahb/g115515/ZN                    -       A3->ZN R     ND4D8HPBWPLVT         1 502.1   232   168     730    (-,-) 
  hrdata_o[5]                               -       -      R     (port)                -     -     -     9     739    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 26: MET (1161 ps) Late External Delay Assertion at pin hrdata_o[29]
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[2]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[29]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     739                  
             Slack:=    1161                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11316 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[2]/CP -       -      R     (arrival)          2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[2]/QN -       CP->QN R     DFD2HPBWPLVT          4  28.3    54   103     103    (-,-) 
  dut_pmu_ahb/g94546/ZN                     -       A1->ZN F     ND2D8HPBWPLVT        13  39.7    34    27     130    (-,-) 
  dut_pmu_ahb/g117502/ZN                    -       A2->ZN R     NR2D1HPBWPLVT        13  33.3   223   131     260    (-,-) 
  dut_pmu_ahb/g117424/ZN                    -       I->ZN  F     INVD3HPBWPLVT         3   9.9    53    10     270    (-,-) 
  dut_pmu_ahb/g117413/ZN                    -       I->ZN  R     CKND1HPBWPLVT         8  19.2    72    52     322    (-,-) 
  dut_pmu_ahb/g117409/Z                     -       I->Z   R     CKBD1HPBWPLVT        14  34.8   127    89     411    (-,-) 
  dut_pmu_ahb/g117408/Z                     -       I->Z   R     CKBD1HPBWP            7  16.7    77    73     484    (-,-) 
  dut_pmu_ahb/g115674/ZN                    -       B2->ZN F     AOI221D0HPBWPLVT      1   3.7    63    38     521    (-,-) 
  dut_pmu_ahb/g115555/Z                     -       A2->Z  F     AO31D1HPBWPLVT        1   3.8    22    45     566    (-,-) 
  dut_pmu_ahb/g115503/ZN                    -       A1->ZN R     ND4D8HPBWPLVT         1 502.1   232   163     730    (-,-) 
  hrdata_o[29]                              -       -      R     (port)                -     -     -     9     739    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 27: MET (1163 ps) Late External Delay Assertion at pin hrdata_o[12]
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[4]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[12]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     737                  
             Slack:=    1163                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11333 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[4]/CP -       -      R     (arrival)           2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[4]/Q  -       CP->Q  F     DFD4HPBWPLVT          12  45.7    35    78      78    (-,-) 
  dut_pmu_ahb/g94558/ZN                     -       A2->ZN R     NR2D3HPBWPLVT          4  20.5    54    40     117    (-,-) 
  dut_pmu_ahb/g94549/ZN                     -       I->ZN  F     INVD4HPBWPLVT         14  47.5    37    28     145    (-,-) 
  dut_pmu_ahb/g117301/ZN                    -       A1->ZN R     NR2D1HPBWPLVT          9  25.4   172   103     248    (-,-) 
  dut_pmu_ahb/g117234/ZN                    -       I->ZN  F     INVD3HPBWPLVT          7  20.3    54    22     270    (-,-) 
  dut_pmu_ahb/g117220/ZN                    -       I->ZN  R     INVD1HPBWPLVT         13  32.0   118    76     347    (-,-) 
  dut_pmu_ahb/g117217/Z                     -       I->Z   R     CKBD1HPBWP            13  28.3   126    98     445    (-,-) 
  dut_pmu_ahb/g116741/Z                     -       B2->Z  R     AO22D0HPBWPLVT         1   3.5    34    50     495    (-,-) 
  dut_pmu_ahb/g116019/ZN                    -       C->ZN  F     AOI211XD0HPBWPLVT      1   3.7    48    26     521    (-,-) 
  dut_pmu_ahb/g115732/Z                     -       A2->Z  F     AO31D1HPBWPLVT         1   3.7    21    42     562    (-,-) 
  dut_pmu_ahb/g115517/ZN                    -       A3->ZN R     ND4D8HPBWPLVT          1 502.1   232   166     728    (-,-) 
  hrdata_o[12]                              -       -      R     (port)                 -     -     -     9     737    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 28: MET (1164 ps) Late External Delay Assertion at pin hrdata_o[3]
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[3]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     736                  
             Slack:=    1164                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11342 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[3]/CP -       -      R     (arrival)          2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[3]/QN -       CP->QN R     DFKCND4HPBWPLVT       3  27.4    29    88      88    (-,-) 
  dut_pmu_ahb/g94547/ZN                     -       A1->ZN F     ND2D8HPBWPLVT         9  55.0    37    29     117    (-,-) 
  dut_pmu_ahb/g76610/Z                      -       I->Z   F     BUFFD4HPBWPLVT       16  41.1    29    38     154    (-,-) 
  dut_pmu_ahb/g117501/ZN                    -       A2->ZN R     NR2D1HPBWPLVT        11  29.1   196   115     270    (-,-) 
  dut_pmu_ahb/g117396/Z                     -       I->Z   R     BUFFD2HPBWPLVT       14  34.9    68    58     328    (-,-) 
  dut_pmu_ahb/g117395/Z                     -       I->Z   R     BUFFD2HPBWPLVT        9  21.0    42    42     370    (-,-) 
  dut_pmu_ahb/g117394/Z                     -       I->Z   R     CKBD1HPBWP           10  24.6   110    82     452    (-,-) 
  dut_pmu_ahb/g116466/ZN                    -       B1->ZN F     AOI222D0HPBWPLVT      1   3.8    64    42     494    (-,-) 
  dut_pmu_ahb/g116032/Z                     -       A2->Z  F     AN4XD1HPBWPLVT        1   3.7    17    35     529    (-,-) 
  dut_pmu_ahb/g115635/Z                     -       A1->Z  F     AO31D1HPBWPLVT        1   3.7    21    32     562    (-,-) 
  dut_pmu_ahb/g115521/ZN                    -       A3->ZN R     ND4D8HPBWPLVT         1 502.1   232   166     728    (-,-) 
  hrdata_o[3]                               -       -      R     (port)                -     -     -     9     736    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 29: MET (1166 ps) Late External Delay Assertion at pin hrdata_o[26]
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[26]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     734                  
             Slack:=    1166                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11319 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[5]/CP -       -      R     (arrival)           2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[5]/Q  -       CP->Q  F     DFQD4HPBWPLVT          8  47.6    38    80      80    (-,-) 
  dut_pmu_ahb/g117511/ZN                    -       I->ZN  R     INVD1HPBWPLVT          3   9.1    38    30     110    (-,-) 
  dut_pmu_ahb/g117497/ZN                    -       A2->ZN F     ND2D1HPBWPLVT          4  15.0    67    44     154    (-,-) 
  dut_pmu_ahb/g117177/ZN                    -       A1->ZN R     NR2D1HPBWPLVT          3   8.6    67    51     205    (-,-) 
  dut_pmu_ahb/g117142/Z                     -       I->Z   R     BUFFD2HPBWPLVT        15  33.6    63    54     259    (-,-) 
  dut_pmu_ahb/g117140/Z                     -       I->Z   R     BUFFD2HPBWPLVT        14  34.5    65    54     313    (-,-) 
  dut_pmu_ahb/g117124/ZN                    -       I->ZN  F     INVD2HPBWPLVT         10  25.1    41    30     343    (-,-) 
  dut_pmu_ahb/g117131/ZN                    -       I->ZN  R     INVD1HPBWPLVT         14  34.4   126    78     422    (-,-) 
  dut_pmu_ahb/g117137/Z                     -       I->Z   R     BUFFD2HPBWPLVT        15  36.3    69    58     480    (-,-) 
  dut_pmu_ahb/g116027/ZN                    -       A1->ZN F     AOI211XD0HPBWPLVT      1   3.7    48    38     518    (-,-) 
  dut_pmu_ahb/g115746/Z                     -       A2->Z  F     AO31D1HPBWPLVT         1   3.7    21    42     559    (-,-) 
  dut_pmu_ahb/g115507/ZN                    -       A3->ZN R     ND4D8HPBWPLVT          1 502.1   232   166     725    (-,-) 
  hrdata_o[26]                              -       -      R     (port)                 -     -     -     9     734    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 30: MET (1167 ps) Late External Delay Assertion at pin hrdata_o[11]
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[11]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     733                  
             Slack:=    1167                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11334 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[5]/CP -       -      R     (arrival)           2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[5]/Q  -       CP->Q  F     DFQD4HPBWPLVT          8  47.6    38    80      80    (-,-) 
  dut_pmu_ahb/g117511/ZN                    -       I->ZN  R     INVD1HPBWPLVT          3   9.1    38    30     110    (-,-) 
  dut_pmu_ahb/g117497/ZN                    -       A2->ZN F     ND2D1HPBWPLVT          4  15.0    67    44     154    (-,-) 
  dut_pmu_ahb/g117177/ZN                    -       A1->ZN R     NR2D1HPBWPLVT          3   8.6    67    51     205    (-,-) 
  dut_pmu_ahb/g117142/Z                     -       I->Z   R     BUFFD2HPBWPLVT        15  33.6    63    54     259    (-,-) 
  dut_pmu_ahb/g117140/Z                     -       I->Z   R     BUFFD2HPBWPLVT        14  34.5    65    54     313    (-,-) 
  dut_pmu_ahb/g117124/ZN                    -       I->ZN  F     INVD2HPBWPLVT         10  25.1    41    30     343    (-,-) 
  dut_pmu_ahb/g117131/ZN                    -       I->ZN  R     INVD1HPBWPLVT         14  34.4   126    78     422    (-,-) 
  dut_pmu_ahb/g117137/Z                     -       I->Z   R     BUFFD2HPBWPLVT        15  36.3    69    58     480    (-,-) 
  dut_pmu_ahb/g116021/ZN                    -       A1->ZN F     AOI211XD0HPBWPLVT      1   3.7    48    38     518    (-,-) 
  dut_pmu_ahb/g115735/Z                     -       A2->Z  F     AO31D1HPBWPLVT         1   3.8    21    42     559    (-,-) 
  dut_pmu_ahb/g115498/ZN                    -       A2->ZN R     ND4D8HPBWPLVT          1 502.1   232   165     724    (-,-) 
  hrdata_o[11]                              -       -      R     (port)                 -     -     -     9     733    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 31: MET (1167 ps) Late External Delay Assertion at pin hrdata_o[7]
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[3]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[7]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     733                  
             Slack:=    1167                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11338 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[3]/CP -       -      R     (arrival)          2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[3]/QN -       CP->QN R     DFKCND4HPBWPLVT       3  27.4    29    88      88    (-,-) 
  dut_pmu_ahb/g94547/ZN                     -       A1->ZN F     ND2D8HPBWPLVT         9  55.0    37    29     117    (-,-) 
  dut_pmu_ahb/g76610/Z                      -       I->Z   F     BUFFD4HPBWPLVT       16  41.1    29    38     154    (-,-) 
  dut_pmu_ahb/g117498/ZN                    -       A1->ZN R     NR2D1HPBWPLVT        13  32.9   220   127     282    (-,-) 
  dut_pmu_ahb/g117345/Z                     -       I->Z   R     CKBD1HPBWPLVT        12  28.9   108    86     368    (-,-) 
  dut_pmu_ahb/g117344/Z                     -       I->Z   R     BUFFD2HPBWPLVT       14  37.4    70    59     427    (-,-) 
  dut_pmu_ahb/g117342/Z                     -       I->Z   R     BUFFD4HPBWPLVT       18  43.1    43    41     468    (-,-) 
  dut_pmu_ahb/g116764/ZN                    -       B1->ZN F     AOI22D1HPBWPLVT       1   3.8    42    26     493    (-,-) 
  dut_pmu_ahb/g115823/Z                     -       A2->Z  F     AN4XD1HPBWPLVT        1   3.8    18    32     525    (-,-) 
  dut_pmu_ahb/g115514/ZN                    -       B1->ZN F     MAOI22D1HPBWPLVT      1   3.8    36    32     557    (-,-) 
  dut_pmu_ahb/g115497/ZN                    -       A1->ZN R     ND4D8HPBWPLVT         1 502.1   232   166     724    (-,-) 
  hrdata_o[7]                               -       -      R     (port)                -     -     -     9     733    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 32: MET (1168 ps) Late External Delay Assertion at pin hrdata_o[13]
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[13]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     732                  
             Slack:=    1168                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11332 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[5]/CP -       -      R     (arrival)          2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[5]/Q  -       CP->Q  F     DFQD4HPBWPLVT         8  47.6    38    80      80    (-,-) 
  dut_pmu_ahb/g117511/ZN                    -       I->ZN  R     INVD1HPBWPLVT         3   9.1    38    30     110    (-,-) 
  dut_pmu_ahb/g117497/ZN                    -       A2->ZN F     ND2D1HPBWPLVT         4  15.0    67    44     154    (-,-) 
  dut_pmu_ahb/g117329/ZN                    -       I->ZN  R     INVD3HPBWPLVT        15  38.0    53    43     197    (-,-) 
  dut_pmu_ahb/g117109/ZN                    -       A2->ZN F     ND2D1HPBWPLVT         7  18.4    79    53     250    (-,-) 
  dut_pmu_ahb/g117075/ZN                    -       I->ZN  R     INVD1HPBWPLVT         8  20.2    79    60     310    (-,-) 
  dut_pmu_ahb/g117074/Z                     -       I->Z   R     BUFFD2HPBWPLVT       13  29.3    56    50     360    (-,-) 
  dut_pmu_ahb/g117069/Z                     -       I->Z   R     CKBD1HPBWPLVT        14  33.4   122    85     445    (-,-) 
  dut_pmu_ahb/g117066/ZN                    -       I->ZN  F     INVD2HPBWPLVT         3   9.0    38    16     462    (-,-) 
  dut_pmu_ahb/g115683/ZN                    -       A2->ZN R     OAI211D1HPBWPLVT      1   3.2    38    30     491    (-,-) 
  dut_pmu_ahb/g115641/ZN                    -       C->ZN  F     AOI221D0HPBWPLVT      1   3.7    60    25     516    (-,-) 
  dut_pmu_ahb/g115532/Z                     -       A2->Z  F     AO31D1HPBWPLVT        1   3.8    20    44     560    (-,-) 
  dut_pmu_ahb/g115496/ZN                    -       A1->ZN R     ND4D8HPBWPLVT         1 502.1   232   163     724    (-,-) 
  hrdata_o[13]                              -       -      R     (port)                -     -     -     9     732    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 33: MET (1170 ps) Setup Check with Pin dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[36]/CP->D
           View: view_fast
          Group: I2C
     Startpoint: (F) hwdata_i[0]
          Clock: (R) clk
       Endpoint: (R) dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[36]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      27                  
     Required Time:=    1973                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-     703                  
             Slack:=    1170                  

Exceptions/Constraints:
  input_delay             100             tmp_sdc_view_typ.sdc_7_line_11273 

#----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc   Edge       Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  hwdata_i[0]                                             -       -      F     (arrival)             1  3.8   200     0     100    (-,-) 
  dut_pmu_ahb/g94208/ZN                                   -       A2->ZN F     IOA21D2HPBWPLVT      12 37.2    79    94     194    (-,-) 
  dut_pmu_ahb/g93362/ZN                                   -       A2->ZN R     ND2D3HPBWPLVT         1 13.8    36    30     224    (-,-) 
  dut_pmu_ahb/g93355/ZN                                   -       A1->ZN F     ND2D8HPBWPLVT         3 26.2    24    21     245    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g96298/ZN                      -       A1->ZN R     NR2XD4HPBWPLVT        3 39.3    40    28     273    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95116/ZN                      -       I->ZN  F     INVD8HPBWPLVT         6 49.6    23    18     290    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95117/ZN                      -       I->ZN  R     INVD3HPBWPLVT         2 17.8    25    20     311    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94153/ZN                      -       A2->ZN F     NR2XD4HPBWPLVT        4 29.9    26    21     332    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94075/ZN                      -       I->ZN  R     INVD12HPBWPLVT       29 72.3    26    22     353    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92508__8246/ZN                -       A1->ZN R     IOA21D2HPBWPLVT       4 11.3    31    39     393    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28593/ZN           -       A1->ZN R     IOA21D1HPBWPLVT       1  4.7    30    39     431    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28345/ZN           -       A2->ZN F     NR2XD1HPBWPLVT        1  3.8    20    18     449    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28259/Z            -       A1->Z  F     AN2XD1HPBWPLVT        1  3.8    15    23     472    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28250/Z            -       A1->Z  F     AN3XD1HPBWPLVT        1  8.3    25    31     503    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97731/ZN                      -       B2->ZN R     IND3D4HPBWPLVT        2  8.3    23    14     517    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1341/ZN -       A1->ZN F     ND2D2HPBWPLVT         2  9.6    27    19     536    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1204/ZN -       A2->ZN R     NR2D3HPBWPLVT         1 10.1    32    26     562    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1191/ZN -       A1->ZN F     NR2XD3HPBWPLVT        2  9.7    18    13     575    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1158/ZN -       A1->ZN R     NR2XD2HPBWPLVT        2  9.3    24    17     592    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1155/ZN -       A1->ZN F     ND2D3HPBWPLVT         1  8.5    21    15     607    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1154/ZN -       A1->ZN R     ND2D4HPBWPLVT         5 18.8    24    18     626    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1140/ZN -       A1->ZN F     AOI31D4HPBWPLVT       6 22.5    48    31     656    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1135/ZN -       A1->ZN R     NR2XD3HPBWPLVT        3 12.3    26    21     678    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1127/ZN -       A1->ZN F     ND2D3HPBWPLVT         1  8.5    22    15     693    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1126/ZN -       A1->ZN R     ND2D4HPBWPLVT         2 14.8    23    17     710    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1108/ZN -       A1->ZN F     ND2D3HPBWPLVT         1  8.5    20    15     724    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1093/ZN -       A1->ZN R     ND2D4HPBWPLVT         4 15.5    22    17     741    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1082/ZN -       A1->ZN F     ND2D3HPBWPLVT         3 12.4    26    18     759    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1073/ZN -       A1->ZN R     NR2XD2HPBWPLVT        1  4.4    18    14     773    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1062/Z  -       A1->Z  R     CKXOR2D2HPBWPLVT      1  3.3    18    30     803    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[36]/D  -       -      R     DFKCND1HPBWPLVT       1    -     -     0     803    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 34: MET (1170 ps) Setup Check with Pin dut_pmu_ahb/inst_pmu_raw/inst_MCCU_Nft_suma.quota_int_reg[3][30]/CP->D
           View: view_fast
          Group: I2C
     Startpoint: (R) hwdata_i[5]
          Clock: (R) clk
       Endpoint: (R) dut_pmu_ahb/inst_pmu_raw/inst_MCCU_Nft_suma.quota_int_reg[3][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      15                  
     Required Time:=    1985                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-     715                  
             Slack:=    1170                  

Exceptions/Constraints:
  input_delay             100             tmp_sdc_view_typ.sdc_7_line_11268 

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                  Timing Point                                   Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  hwdata_i[5]                                                                     -       -      R     (arrival)            1  3.9   200     0     100    (-,-) 
  dut_pmu_ahb/g94363/Z                                                            -       A2->Z  R     AN2XD1HPBWPLVT       7 21.5    83    68     168    (-,-) 
  dut_pmu_ahb/g94326/ZN                                                           -       I->ZN  F     INVD2HPBWPLVT       12 37.1    56    42     210    (-,-) 
  dut_pmu_ahb/g80326/ZN                                                           -       A2->ZN R     OAI21D4HPBWPLVT      6 21.7    50    41     251    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95964/ZN                                              -       I->ZN  F     CKND3HPBWPLVT        7 26.5    42    33     284    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95014/Z                                               -       S->Z   R     MUX2D4HPBWPLVT       3  9.9    22    45     329    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1176/ZN -       A1->ZN F     NR2XD1HPBWPLVT       3  9.2    33    21     350    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1155/ZN -       A1->ZN R     OAI21D1HPBWPLVT      1  5.4    46    34     384    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1154/CO -       CI->CO R     FA1D2HPBWPLVT        1  5.4    22    33     418    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1153/CO -       CI->CO R     FA1D2HPBWPLVT        3  9.5    28    36     453    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97692/Z                                               -       A1->Z  R     AO31D1HPBWPLVT       1  5.4    29    40     493    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1148/CO -       CI->CO R     FA1D2HPBWPLVT        1  5.4    22    32     525    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1147/CO -       CI->CO R     FA1D2HPBWPLVT        2  8.3    26    34     559    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1146/ZN -       A1->ZN F     ND2D2HPBWPLVT        3 10.7    29    20     580    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1144/ZN -       A1->ZN R     ND2D2HPBWPLVT        3 12.1    28    22     602    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1141/ZN -       A1->ZN F     NR2XD2HPBWPLVT       2  8.0    21    14     617    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1133/ZN -       A1->ZN R     ND2D2HPBWPLVT        2 13.0    34    22     638    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1130/ZN -       A1->ZN F     NR2XD3HPBWPLVT       3 13.8    38    16     654    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1119/ZN -       B1->ZN R     IND2D4HPBWPLVT       4 15.7    24    20     674    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1110/ZN -       A1->ZN F     NR2XD2HPBWPLVT       2 11.1    23    16     690    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1106/ZN -       B1->ZN R     IND2D4HPBWPLVT       4 15.7    24    17     707    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1099/ZN -       A1->ZN F     NR2XD2HPBWPLVT       2  8.2    37    14     721    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1097/ZN -       B1->ZN R     INR2D1HPBWPLVT       1  3.3    36    29     749    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1095/ZN -       A1->ZN R     IND2D1HPBWPLVT       1  3.2    22    29     778    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g52262/Z                                               -       A1->Z  R     AO22D0HPBWPLVT       1  3.3    33    37     815    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_Nft_suma.quota_int_reg[3][30]/D              -       -      R     DFQD1HPBWPLVT        1    -     -     0     815    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------------------------------



Path 35: MET (1171 ps) Late External Delay Assertion at pin hrdata_o[0]
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[4]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     729                  
             Slack:=    1171                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11345 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[4]/CP -       -      R     (arrival)           2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[4]/Q  -       CP->Q  F     DFD4HPBWPLVT          12  45.7    35    78      78    (-,-) 
  dut_pmu_ahb/g94558/ZN                     -       A2->ZN R     NR2D3HPBWPLVT          4  20.5    54    40     117    (-,-) 
  dut_pmu_ahb/g94549/ZN                     -       I->ZN  F     INVD4HPBWPLVT         14  47.5    37    28     145    (-,-) 
  dut_pmu_ahb/g117302/ZN                    -       A1->ZN R     NR2D1HPBWPLVT         13  33.4   224   131     276    (-,-) 
  dut_pmu_ahb/g117264/ZN                    -       I->ZN  F     INVD2HPBWPLVT          4  12.3    61    20     295    (-,-) 
  dut_pmu_ahb/g117260/ZN                    -       I->ZN  R     INVD2HPBWPLVT         14  33.5    64    49     344    (-,-) 
  dut_pmu_ahb/g117251/Z                     -       I->Z   R     CKBD1HPBWP            11  28.5   126    94     438    (-,-) 
  dut_pmu_ahb/g116438/Z                     -       B1->Z  R     AO221D0HPBWPLVT        1   3.5    34    54     492    (-,-) 
  dut_pmu_ahb/g116000/ZN                    -       B->ZN  F     AOI211XD0HPBWPLVT      1   3.7    44    26     518    (-,-) 
  dut_pmu_ahb/g115800/Z                     -       A1->Z  F     AO31D1HPBWPLVT         1   3.8    20    38     556    (-,-) 
  dut_pmu_ahb/g115491/ZN                    -       A2->ZN R     ND4D8HPBWPLVT          1 502.1   232   165     720    (-,-) 
  hrdata_o[0]                               -       -      R     (port)                 -     -     -     9     729    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 36: MET (1171 ps) Late External Delay Assertion at pin hrdata_o[4]
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[5]/CP
          Clock: (R) clk
       Endpoint: (F) hrdata_o[4]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     729                  
             Slack:=    1171                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11341 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[5]/CP -       -      R     (arrival)          2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[5]/Q  -       CP->Q  F     DFQD4HPBWPLVT         8  47.6    38    80      80    (-,-) 
  dut_pmu_ahb/g117511/ZN                    -       I->ZN  R     INVD1HPBWPLVT         3   9.1    38    30     110    (-,-) 
  dut_pmu_ahb/g117497/ZN                    -       A2->ZN F     ND2D1HPBWPLVT         4  15.0    67    44     154    (-,-) 
  dut_pmu_ahb/g117329/ZN                    -       I->ZN  R     INVD3HPBWPLVT        15  38.0    53    43     197    (-,-) 
  dut_pmu_ahb/g117109/ZN                    -       A2->ZN F     ND2D1HPBWPLVT         7  18.4    79    53     250    (-,-) 
  dut_pmu_ahb/g117075/ZN                    -       I->ZN  R     INVD1HPBWPLVT         8  20.2    79    60     310    (-,-) 
  dut_pmu_ahb/g117074/Z                     -       I->Z   R     BUFFD2HPBWPLVT       13  29.3    56    50     360    (-,-) 
  dut_pmu_ahb/g117069/Z                     -       I->Z   R     CKBD1HPBWPLVT        14  33.4   122    85     445    (-,-) 
  dut_pmu_ahb/g117066/ZN                    -       I->ZN  F     INVD2HPBWPLVT         3   9.0    38    16     462    (-,-) 
  dut_pmu_ahb/g115766/Z                     -       C2->Z  F     OA222D1HPBWPLVT       1   3.7    22    49     510    (-,-) 
  dut_pmu_ahb/g115606/ZN                    -       C->ZN  R     OAI211D1HPBWPLVT      1   3.6    48    21     532    (-,-) 
  dut_pmu_ahb/g115547/Z                     -       A4->Z  R     OR4D1HPBWPLVT         1   3.7    24    34     566    (-,-) 
  dut_pmu_ahb/g115518/ZN                    -       A1->ZN F     ND4D8HPBWPLVT         1 502.1   154   154     720    (-,-) 
  hrdata_o[4]                               -       -      F     (port)                -     -     -     9     729    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 37: MET (1171 ps) Setup Check with Pin dut_pmu_ahb/inst_pmu_raw/inst_MCCU_Nft_suma.quota_int_reg[3][23]/CP->D
           View: view_fast
          Group: I2C
     Startpoint: (R) hwdata_i[5]
          Clock: (R) clk
       Endpoint: (R) dut_pmu_ahb/inst_pmu_raw/inst_MCCU_Nft_suma.quota_int_reg[3][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      15                  
     Required Time:=    1985                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-     714                  
             Slack:=    1171                  

Exceptions/Constraints:
  input_delay             100             tmp_sdc_view_typ.sdc_7_line_11268 

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                  Timing Point                                   Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  hwdata_i[5]                                                                     -       -      R     (arrival)            1  3.9   200     0     100    (-,-) 
  dut_pmu_ahb/g94363/Z                                                            -       A2->Z  R     AN2XD1HPBWPLVT       7 21.5    83    68     168    (-,-) 
  dut_pmu_ahb/g94326/ZN                                                           -       I->ZN  F     INVD2HPBWPLVT       12 37.1    56    42     210    (-,-) 
  dut_pmu_ahb/g80326/ZN                                                           -       A2->ZN R     OAI21D4HPBWPLVT      6 21.7    50    41     251    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95964/ZN                                              -       I->ZN  F     CKND3HPBWPLVT        7 26.5    42    33     284    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95014/Z                                               -       S->Z   R     MUX2D4HPBWPLVT       3  9.9    22    45     329    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1176/ZN -       A1->ZN F     NR2XD1HPBWPLVT       3  9.2    33    21     350    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1155/ZN -       A1->ZN R     OAI21D1HPBWPLVT      1  5.4    46    34     384    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1154/CO -       CI->CO R     FA1D2HPBWPLVT        1  5.4    22    33     418    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1153/CO -       CI->CO R     FA1D2HPBWPLVT        3  9.5    28    36     453    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97692/Z                                               -       A1->Z  R     AO31D1HPBWPLVT       1  5.4    29    40     493    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1148/CO -       CI->CO R     FA1D2HPBWPLVT        1  5.4    22    32     525    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1147/CO -       CI->CO R     FA1D2HPBWPLVT        2  8.3    26    34     559    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1146/ZN -       A1->ZN F     ND2D2HPBWPLVT        3 10.7    29    20     580    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1144/ZN -       A1->ZN R     ND2D2HPBWPLVT        3 12.1    28    22     602    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1141/ZN -       A1->ZN F     NR2XD2HPBWPLVT       2  8.0    21    14     617    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1140/ZN -       I->ZN  R     INVD1HPBWPLVT        2  5.8    25    20     636    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1132/Z  -       A1->Z  R     OR2D1HPBWPLVT        3  8.4    37    38     674    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1122/Z  -       A1->Z  R     OR2D1HPBWPLVT        3 10.2    43    43     717    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1112/ZN -       A1->ZN F     NR2XD1HPBWPLVT       2  6.8    39    21     738    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1101/Z  -       A1->Z  R     XOR2D1HPBWPLVT       1  3.2    21    39     777    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g52255/Z                                               -       A1->Z  R     AO22D0HPBWPLVT       1  3.3    33    37     814    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_Nft_suma.quota_int_reg[3][23]/D              -       -      R     DFQD1HPBWPLVT        1    -     -     0     814    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------------------------------



Path 38: MET (1172 ps) Setup Check with Pin dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[16]/CP->D
           View: view_fast
          Group: I2C
     Startpoint: (F) hwdata_i[0]
          Clock: (R) clk
       Endpoint: (R) dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      28                  
     Required Time:=    1972                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-     699                  
             Slack:=    1172                  

Exceptions/Constraints:
  input_delay             100             tmp_sdc_view_typ.sdc_7_line_11273 

#----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc   Edge       Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  hwdata_i[0]                                             -       -      F     (arrival)             1  3.8   200     0     100    (-,-) 
  dut_pmu_ahb/g94208/ZN                                   -       A2->ZN F     IOA21D2HPBWPLVT      12 37.2    79    94     194    (-,-) 
  dut_pmu_ahb/g93362/ZN                                   -       A2->ZN R     ND2D3HPBWPLVT         1 13.8    36    30     224    (-,-) 
  dut_pmu_ahb/g93355/ZN                                   -       A1->ZN F     ND2D8HPBWPLVT         3 26.2    24    21     245    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g96298/ZN                      -       A1->ZN R     NR2XD4HPBWPLVT        3 39.3    40    28     273    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95116/ZN                      -       I->ZN  F     INVD8HPBWPLVT         6 49.6    23    18     290    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95117/ZN                      -       I->ZN  R     INVD3HPBWPLVT         2 17.8    25    20     311    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94153/ZN                      -       A2->ZN F     NR2XD4HPBWPLVT        4 29.9    26    21     332    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94075/ZN                      -       I->ZN  R     INVD12HPBWPLVT       29 72.3    26    22     353    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92508__8246/ZN                -       A1->ZN R     IOA21D2HPBWPLVT       4 11.3    31    39     393    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28593/ZN           -       A1->ZN R     IOA21D1HPBWPLVT       1  4.7    30    39     431    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28345/ZN           -       A2->ZN F     NR2XD1HPBWPLVT        1  3.8    20    18     449    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28259/Z            -       A1->Z  F     AN2XD1HPBWPLVT        1  3.8    15    23     472    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28250/Z            -       A1->Z  F     AN3XD1HPBWPLVT        1  8.3    25    31     503    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97731/ZN                      -       B2->ZN R     IND3D4HPBWPLVT        2  8.3    23    14     517    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1341/ZN -       A1->ZN F     ND2D2HPBWPLVT         2  9.6    27    19     536    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1204/ZN -       A2->ZN R     NR2D3HPBWPLVT         1 10.1    32    26     562    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1191/ZN -       A1->ZN F     NR2XD3HPBWPLVT        2  9.7    18    13     575    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1158/ZN -       A1->ZN R     NR2XD2HPBWPLVT        2  9.3    24    17     592    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1155/ZN -       A1->ZN F     ND2D3HPBWPLVT         1  8.5    21    15     607    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1154/ZN -       A1->ZN R     ND2D4HPBWPLVT         5 18.8    24    18     626    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1140/ZN -       A1->ZN F     AOI31D4HPBWPLVT       6 22.5    48    31     656    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1135/ZN -       A1->ZN R     NR2XD3HPBWPLVT        3 12.3    26    21     678    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1127/ZN -       A1->ZN F     ND2D3HPBWPLVT         1  8.5    22    15     693    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1126/ZN -       A1->ZN R     ND2D4HPBWPLVT         2 14.8    23    17     710    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1125/Z  -       I->Z   R     BUFFD12HPBWPLVT      16 46.3    20    28     737    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1124/Z  -       I->Z   R     CKBD1HPBWPLVT         2  6.7    28    30     768    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1095/ZN -       B1->ZN R     MOAI22D1HPBWPLVT      1  3.3    34    31     799    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[16]/D  -       -      R     DFKCND1HPBWPLVT       1    -     -     0     799    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 39: MET (1172 ps) Setup Check with Pin dut_pmu_ahb/inst_pmu_raw/inst_MCCU_Nft_suma.quota_int_reg[3][31]/CP->D
           View: view_fast
          Group: I2C
     Startpoint: (R) hwdata_i[5]
          Clock: (R) clk
       Endpoint: (R) dut_pmu_ahb/inst_pmu_raw/inst_MCCU_Nft_suma.quota_int_reg[3][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      15                  
     Required Time:=    1985                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-     713                  
             Slack:=    1172                  

Exceptions/Constraints:
  input_delay             100             tmp_sdc_view_typ.sdc_7_line_11268 

#----------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                  Timing Point                                   Flags    Arc   Edge       Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------------------------
  hwdata_i[5]                                                                     -       -      R     (arrival)             1  3.9   200     0     100    (-,-) 
  dut_pmu_ahb/g94363/Z                                                            -       A2->Z  R     AN2XD1HPBWPLVT        7 21.5    83    68     168    (-,-) 
  dut_pmu_ahb/g94326/ZN                                                           -       I->ZN  F     INVD2HPBWPLVT        12 37.1    56    42     210    (-,-) 
  dut_pmu_ahb/g80326/ZN                                                           -       A2->ZN R     OAI21D4HPBWPLVT       6 21.7    50    41     251    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95964/ZN                                              -       I->ZN  F     CKND3HPBWPLVT         7 26.5    42    33     284    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95014/Z                                               -       S->Z   R     MUX2D4HPBWPLVT        3  9.9    22    45     329    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1176/ZN -       A1->ZN F     NR2XD1HPBWPLVT        3  9.2    33    21     350    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1155/ZN -       A1->ZN R     OAI21D1HPBWPLVT       1  5.4    46    34     384    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1154/CO -       CI->CO R     FA1D2HPBWPLVT         1  5.4    22    33     418    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1153/CO -       CI->CO R     FA1D2HPBWPLVT         3  9.5    28    36     453    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97692/Z                                               -       A1->Z  R     AO31D1HPBWPLVT        1  5.4    29    40     493    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1148/CO -       CI->CO R     FA1D2HPBWPLVT         1  5.4    22    32     525    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1147/CO -       CI->CO R     FA1D2HPBWPLVT         2  8.3    26    34     559    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1146/ZN -       A1->ZN F     ND2D2HPBWPLVT         3 10.7    29    20     580    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1144/ZN -       A1->ZN R     ND2D2HPBWPLVT         3 12.1    28    22     602    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1141/ZN -       A1->ZN F     NR2XD2HPBWPLVT        2  8.0    21    14     617    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1133/ZN -       A1->ZN R     ND2D2HPBWPLVT         2 13.0    34    22     638    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1130/ZN -       A1->ZN F     NR2XD3HPBWPLVT        3 13.8    38    16     654    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1119/ZN -       B1->ZN R     IND2D4HPBWPLVT        4 15.7    24    20     674    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1110/ZN -       A1->ZN F     NR2XD2HPBWPLVT        2 11.1    23    16     690    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1106/ZN -       B1->ZN R     IND2D4HPBWPLVT        4 15.7    24    17     707    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1099/ZN -       A1->ZN F     NR2XD2HPBWPLVT        2  8.2    37    14     721    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1096/ZN -       B1->ZN R     IND2D2HPBWPLVT        3  9.3    26    22     743    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_sub_210_64_I4_I2_Y_sub_197_66_I4_I2_g1094/ZN -       B1->ZN R     MOAI22D1HPBWPLVT      1  3.2    35    31     774    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g52263/Z                                               -       A1->Z  R     AO22D0HPBWPLVT        1  3.3    33    39     813    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_MCCU_Nft_suma.quota_int_reg[3][31]/D              -       -      R     DFQD1HPBWPLVT         1    -     -     0     813    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------------------------



Path 40: MET (1174 ps) Setup Check with Pin dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[31]/CP->D
           View: view_fast
          Group: I2C
     Startpoint: (F) hwdata_i[0]
          Clock: (R) clk
       Endpoint: (R) dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      27                  
     Required Time:=    1973                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-     699                  
             Slack:=    1174                  

Exceptions/Constraints:
  input_delay             100             tmp_sdc_view_typ.sdc_7_line_11273 

#----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc   Edge       Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  hwdata_i[0]                                             -       -      F     (arrival)             1  3.8   200     0     100    (-,-) 
  dut_pmu_ahb/g94208/ZN                                   -       A2->ZN F     IOA21D2HPBWPLVT      12 37.2    79    94     194    (-,-) 
  dut_pmu_ahb/g93362/ZN                                   -       A2->ZN R     ND2D3HPBWPLVT         1 13.8    36    30     224    (-,-) 
  dut_pmu_ahb/g93355/ZN                                   -       A1->ZN F     ND2D8HPBWPLVT         3 26.2    24    21     245    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g96298/ZN                      -       A1->ZN R     NR2XD4HPBWPLVT        3 39.3    40    28     273    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95116/ZN                      -       I->ZN  F     INVD8HPBWPLVT         6 49.6    23    18     290    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95117/ZN                      -       I->ZN  R     INVD3HPBWPLVT         2 17.8    25    20     311    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94153/ZN                      -       A2->ZN F     NR2XD4HPBWPLVT        4 29.9    26    21     332    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94075/ZN                      -       I->ZN  R     INVD12HPBWPLVT       29 72.3    26    22     353    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92508__8246/ZN                -       A1->ZN R     IOA21D2HPBWPLVT       4 11.3    31    39     393    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28593/ZN           -       A1->ZN R     IOA21D1HPBWPLVT       1  4.7    30    39     431    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28345/ZN           -       A2->ZN F     NR2XD1HPBWPLVT        1  3.8    20    18     449    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28259/Z            -       A1->Z  F     AN2XD1HPBWPLVT        1  3.8    15    23     472    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28250/Z            -       A1->Z  F     AN3XD1HPBWPLVT        1  8.3    25    31     503    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97731/ZN                      -       B2->ZN R     IND3D4HPBWPLVT        2  8.3    23    14     517    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1341/ZN -       A1->ZN F     ND2D2HPBWPLVT         2  9.6    27    19     536    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1204/ZN -       A2->ZN R     NR2D3HPBWPLVT         1 10.1    32    26     562    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1191/ZN -       A1->ZN F     NR2XD3HPBWPLVT        2  9.7    18    13     575    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1158/ZN -       A1->ZN R     NR2XD2HPBWPLVT        2  9.3    24    17     592    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1155/ZN -       A1->ZN F     ND2D3HPBWPLVT         1  8.5    21    15     607    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1154/ZN -       A1->ZN R     ND2D4HPBWPLVT         5 18.8    24    18     626    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1140/ZN -       A1->ZN F     AOI31D4HPBWPLVT       6 22.5    48    31     656    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1135/ZN -       A1->ZN R     NR2XD3HPBWPLVT        3 12.3    26    21     678    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1127/ZN -       A1->ZN F     ND2D3HPBWPLVT         1  8.5    22    15     693    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1126/ZN -       A1->ZN R     ND2D4HPBWPLVT         2 14.8    23    17     710    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1125/Z  -       I->Z   R     BUFFD12HPBWPLVT      16 46.3    20    28     737    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97845/ZN                      -       A1->ZN R     IOA21D2HPBWPLVT       1  4.4    19    31     768    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1081/Z  -       A1->Z  R     CKXOR2D2HPBWPLVT      1  3.3    18    30     799    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[31]/D  -       -      R     DFKCND1HPBWPLVT       1    -     -     0     799    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 41: MET (1174 ps) Setup Check with Pin dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[27]/CP->D
           View: view_fast
          Group: I2C
     Startpoint: (F) hwdata_i[0]
          Clock: (R) clk
       Endpoint: (R) dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      27                  
     Required Time:=    1973                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-     699                  
             Slack:=    1174                  

Exceptions/Constraints:
  input_delay             100             tmp_sdc_view_typ.sdc_7_line_11273 

#----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc   Edge       Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  hwdata_i[0]                                             -       -      F     (arrival)             1  3.8   200     0     100    (-,-) 
  dut_pmu_ahb/g94208/ZN                                   -       A2->ZN F     IOA21D2HPBWPLVT      12 37.2    79    94     194    (-,-) 
  dut_pmu_ahb/g93362/ZN                                   -       A2->ZN R     ND2D3HPBWPLVT         1 13.8    36    30     224    (-,-) 
  dut_pmu_ahb/g93355/ZN                                   -       A1->ZN F     ND2D8HPBWPLVT         3 26.2    24    21     245    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g96298/ZN                      -       A1->ZN R     NR2XD4HPBWPLVT        3 39.3    40    28     273    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95116/ZN                      -       I->ZN  F     INVD8HPBWPLVT         6 49.6    23    18     290    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95117/ZN                      -       I->ZN  R     INVD3HPBWPLVT         2 17.8    25    20     311    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94153/ZN                      -       A2->ZN F     NR2XD4HPBWPLVT        4 29.9    26    21     332    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94075/ZN                      -       I->ZN  R     INVD12HPBWPLVT       29 72.3    26    22     353    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92508__8246/ZN                -       A1->ZN R     IOA21D2HPBWPLVT       4 11.3    31    39     393    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28593/ZN           -       A1->ZN R     IOA21D1HPBWPLVT       1  4.7    30    39     431    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28345/ZN           -       A2->ZN F     NR2XD1HPBWPLVT        1  3.8    20    18     449    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28259/Z            -       A1->Z  F     AN2XD1HPBWPLVT        1  3.8    15    23     472    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28250/Z            -       A1->Z  F     AN3XD1HPBWPLVT        1  8.3    25    31     503    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97731/ZN                      -       B2->ZN R     IND3D4HPBWPLVT        2  8.3    23    14     517    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1341/ZN -       A1->ZN F     ND2D2HPBWPLVT         2  9.6    27    19     536    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1204/ZN -       A2->ZN R     NR2D3HPBWPLVT         1 10.1    32    26     562    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1191/ZN -       A1->ZN F     NR2XD3HPBWPLVT        2  9.7    18    13     575    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1158/ZN -       A1->ZN R     NR2XD2HPBWPLVT        2  9.3    24    17     592    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1155/ZN -       A1->ZN F     ND2D3HPBWPLVT         1  8.5    21    15     607    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1154/ZN -       A1->ZN R     ND2D4HPBWPLVT         5 18.8    24    18     626    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1140/ZN -       A1->ZN F     AOI31D4HPBWPLVT       6 22.5    48    31     656    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1135/ZN -       A1->ZN R     NR2XD3HPBWPLVT        3 12.3    26    21     678    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1127/ZN -       A1->ZN F     ND2D3HPBWPLVT         1  8.5    22    15     693    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1126/ZN -       A1->ZN R     ND2D4HPBWPLVT         2 14.8    23    17     710    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1125/Z  -       I->Z   R     BUFFD12HPBWPLVT      16 46.3    20    28     737    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97856/ZN                      -       A1->ZN R     IOA21D2HPBWPLVT       1  4.4    19    31     768    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1071/Z  -       A1->Z  R     CKXOR2D2HPBWPLVT      1  3.3    18    30     799    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[27]/D  -       -      R     DFKCND1HPBWPLVT       1    -     -     0     799    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 42: MET (1174 ps) Setup Check with Pin dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[26]/CP->D
           View: view_fast
          Group: I2C
     Startpoint: (F) hwdata_i[0]
          Clock: (R) clk
       Endpoint: (R) dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      27                  
     Required Time:=    1973                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-     699                  
             Slack:=    1174                  

Exceptions/Constraints:
  input_delay             100             tmp_sdc_view_typ.sdc_7_line_11273 

#----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc   Edge       Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  hwdata_i[0]                                             -       -      F     (arrival)             1  3.8   200     0     100    (-,-) 
  dut_pmu_ahb/g94208/ZN                                   -       A2->ZN F     IOA21D2HPBWPLVT      12 37.2    79    94     194    (-,-) 
  dut_pmu_ahb/g93362/ZN                                   -       A2->ZN R     ND2D3HPBWPLVT         1 13.8    36    30     224    (-,-) 
  dut_pmu_ahb/g93355/ZN                                   -       A1->ZN F     ND2D8HPBWPLVT         3 26.2    24    21     245    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g96298/ZN                      -       A1->ZN R     NR2XD4HPBWPLVT        3 39.3    40    28     273    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95116/ZN                      -       I->ZN  F     INVD8HPBWPLVT         6 49.6    23    18     290    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95117/ZN                      -       I->ZN  R     INVD3HPBWPLVT         2 17.8    25    20     311    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94153/ZN                      -       A2->ZN F     NR2XD4HPBWPLVT        4 29.9    26    21     332    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94075/ZN                      -       I->ZN  R     INVD12HPBWPLVT       29 72.3    26    22     353    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92508__8246/ZN                -       A1->ZN R     IOA21D2HPBWPLVT       4 11.3    31    39     393    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28593/ZN           -       A1->ZN R     IOA21D1HPBWPLVT       1  4.7    30    39     431    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28345/ZN           -       A2->ZN F     NR2XD1HPBWPLVT        1  3.8    20    18     449    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28259/Z            -       A1->Z  F     AN2XD1HPBWPLVT        1  3.8    15    23     472    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28250/Z            -       A1->Z  F     AN3XD1HPBWPLVT        1  8.3    25    31     503    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97731/ZN                      -       B2->ZN R     IND3D4HPBWPLVT        2  8.3    23    14     517    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1341/ZN -       A1->ZN F     ND2D2HPBWPLVT         2  9.6    27    19     536    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1204/ZN -       A2->ZN R     NR2D3HPBWPLVT         1 10.1    32    26     562    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1191/ZN -       A1->ZN F     NR2XD3HPBWPLVT        2  9.7    18    13     575    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1158/ZN -       A1->ZN R     NR2XD2HPBWPLVT        2  9.3    24    17     592    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1155/ZN -       A1->ZN F     ND2D3HPBWPLVT         1  8.5    21    15     607    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1154/ZN -       A1->ZN R     ND2D4HPBWPLVT         5 18.8    24    18     626    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1140/ZN -       A1->ZN F     AOI31D4HPBWPLVT       6 22.5    48    31     656    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1135/ZN -       A1->ZN R     NR2XD3HPBWPLVT        3 12.3    26    21     678    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1127/ZN -       A1->ZN F     ND2D3HPBWPLVT         1  8.5    22    15     693    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1126/ZN -       A1->ZN R     ND2D4HPBWPLVT         2 14.8    23    17     710    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1125/Z  -       I->Z   R     BUFFD12HPBWPLVT      16 46.3    20    28     737    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97851/ZN                      -       A1->ZN R     IOA21D2HPBWPLVT       1  4.4    19    31     768    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1072/Z  -       A1->Z  R     CKXOR2D2HPBWPLVT      1  3.3    18    30     799    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[26]/D  -       -      R     DFKCND1HPBWPLVT       1    -     -     0     799    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 43: MET (1174 ps) Setup Check with Pin dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[22]/CP->D
           View: view_fast
          Group: I2C
     Startpoint: (F) hwdata_i[0]
          Clock: (R) clk
       Endpoint: (R) dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      27                  
     Required Time:=    1973                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-     699                  
             Slack:=    1174                  

Exceptions/Constraints:
  input_delay             100             tmp_sdc_view_typ.sdc_7_line_11273 

#----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc   Edge       Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  hwdata_i[0]                                             -       -      F     (arrival)             1  3.8   200     0     100    (-,-) 
  dut_pmu_ahb/g94208/ZN                                   -       A2->ZN F     IOA21D2HPBWPLVT      12 37.2    79    94     194    (-,-) 
  dut_pmu_ahb/g93362/ZN                                   -       A2->ZN R     ND2D3HPBWPLVT         1 13.8    36    30     224    (-,-) 
  dut_pmu_ahb/g93355/ZN                                   -       A1->ZN F     ND2D8HPBWPLVT         3 26.2    24    21     245    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g96298/ZN                      -       A1->ZN R     NR2XD4HPBWPLVT        3 39.3    40    28     273    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95116/ZN                      -       I->ZN  F     INVD8HPBWPLVT         6 49.6    23    18     290    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95117/ZN                      -       I->ZN  R     INVD3HPBWPLVT         2 17.8    25    20     311    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94153/ZN                      -       A2->ZN F     NR2XD4HPBWPLVT        4 29.9    26    21     332    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94075/ZN                      -       I->ZN  R     INVD12HPBWPLVT       29 72.3    26    22     353    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92508__8246/ZN                -       A1->ZN R     IOA21D2HPBWPLVT       4 11.3    31    39     393    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28593/ZN           -       A1->ZN R     IOA21D1HPBWPLVT       1  4.7    30    39     431    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28345/ZN           -       A2->ZN F     NR2XD1HPBWPLVT        1  3.8    20    18     449    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28259/Z            -       A1->Z  F     AN2XD1HPBWPLVT        1  3.8    15    23     472    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28250/Z            -       A1->Z  F     AN3XD1HPBWPLVT        1  8.3    25    31     503    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97731/ZN                      -       B2->ZN R     IND3D4HPBWPLVT        2  8.3    23    14     517    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1341/ZN -       A1->ZN F     ND2D2HPBWPLVT         2  9.6    27    19     536    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1204/ZN -       A2->ZN R     NR2D3HPBWPLVT         1 10.1    32    26     562    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1191/ZN -       A1->ZN F     NR2XD3HPBWPLVT        2  9.7    18    13     575    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1158/ZN -       A1->ZN R     NR2XD2HPBWPLVT        2  9.3    24    17     592    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1155/ZN -       A1->ZN F     ND2D3HPBWPLVT         1  8.5    21    15     607    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1154/ZN -       A1->ZN R     ND2D4HPBWPLVT         5 18.8    24    18     626    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1140/ZN -       A1->ZN F     AOI31D4HPBWPLVT       6 22.5    48    31     656    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1135/ZN -       A1->ZN R     NR2XD3HPBWPLVT        3 12.3    26    21     678    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1127/ZN -       A1->ZN F     ND2D3HPBWPLVT         1  8.5    22    15     693    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1126/ZN -       A1->ZN R     ND2D4HPBWPLVT         2 14.8    23    17     710    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1125/Z  -       I->Z   R     BUFFD12HPBWPLVT      16 46.3    20    28     737    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97852/ZN                      -       A1->ZN R     IOA21D2HPBWPLVT       1  4.4    19    31     768    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1075/Z  -       A1->Z  R     CKXOR2D2HPBWPLVT      1  3.3    18    30     799    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[22]/D  -       -      R     DFKCND1HPBWPLVT       1    -     -     0     799    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 44: MET (1176 ps) Setup Check with Pin dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[20]/CP->D
           View: view_fast
          Group: I2C
     Startpoint: (F) hwdata_i[0]
          Clock: (R) clk
       Endpoint: (R) dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      27                  
     Required Time:=    1973                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-     697                  
             Slack:=    1176                  

Exceptions/Constraints:
  input_delay             100             tmp_sdc_view_typ.sdc_7_line_11273 

#----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc   Edge       Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  hwdata_i[0]                                             -       -      F     (arrival)             1  3.8   200     0     100    (-,-) 
  dut_pmu_ahb/g94208/ZN                                   -       A2->ZN F     IOA21D2HPBWPLVT      12 37.2    79    94     194    (-,-) 
  dut_pmu_ahb/g93362/ZN                                   -       A2->ZN R     ND2D3HPBWPLVT         1 13.8    36    30     224    (-,-) 
  dut_pmu_ahb/g93355/ZN                                   -       A1->ZN F     ND2D8HPBWPLVT         3 26.2    24    21     245    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g96298/ZN                      -       A1->ZN R     NR2XD4HPBWPLVT        3 39.3    40    28     273    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95116/ZN                      -       I->ZN  F     INVD8HPBWPLVT         6 49.6    23    18     290    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95117/ZN                      -       I->ZN  R     INVD3HPBWPLVT         2 17.8    25    20     311    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94153/ZN                      -       A2->ZN F     NR2XD4HPBWPLVT        4 29.9    26    21     332    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94075/ZN                      -       I->ZN  R     INVD12HPBWPLVT       29 72.3    26    22     353    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92508__8246/ZN                -       A1->ZN R     IOA21D2HPBWPLVT       4 11.3    31    39     393    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28593/ZN           -       A1->ZN R     IOA21D1HPBWPLVT       1  4.7    30    39     431    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28345/ZN           -       A2->ZN F     NR2XD1HPBWPLVT        1  3.8    20    18     449    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28259/Z            -       A1->Z  F     AN2XD1HPBWPLVT        1  3.8    15    23     472    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28250/Z            -       A1->Z  F     AN3XD1HPBWPLVT        1  8.3    25    31     503    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97731/ZN                      -       B2->ZN R     IND3D4HPBWPLVT        2  8.3    23    14     517    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1341/ZN -       A1->ZN F     ND2D2HPBWPLVT         2  9.6    27    19     536    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1204/ZN -       A2->ZN R     NR2D3HPBWPLVT         1 10.1    32    26     562    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1191/ZN -       A1->ZN F     NR2XD3HPBWPLVT        2  9.7    18    13     575    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1158/ZN -       A1->ZN R     NR2XD2HPBWPLVT        2  9.3    24    17     592    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1155/ZN -       A1->ZN F     ND2D3HPBWPLVT         1  8.5    21    15     607    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1154/ZN -       A1->ZN R     ND2D4HPBWPLVT         5 18.8    24    18     626    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1140/ZN -       A1->ZN F     AOI31D4HPBWPLVT       6 22.5    48    31     656    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1135/ZN -       A1->ZN R     NR2XD3HPBWPLVT        3 12.3    26    21     678    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1127/ZN -       A1->ZN F     ND2D3HPBWPLVT         1  8.5    22    15     693    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1126/ZN -       A1->ZN R     ND2D4HPBWPLVT         2 14.8    23    17     710    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1125/Z  -       I->Z   R     BUFFD12HPBWPLVT      16 46.3    20    28     737    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1090/Z  -       A1->Z  R     AO21D1HPBWPLVT        1  4.4    22    29     767    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1077/Z  -       A1->Z  R     CKXOR2D2HPBWPLVT      1  3.3    18    31     797    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[20]/D  -       -      R     DFKCND1HPBWPLVT       1    -     -     0     797    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 45: MET (1176 ps) Setup Check with Pin dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[24]/CP->D
           View: view_fast
          Group: I2C
     Startpoint: (F) hwdata_i[0]
          Clock: (R) clk
       Endpoint: (R) dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      27                  
     Required Time:=    1973                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-     697                  
             Slack:=    1176                  

Exceptions/Constraints:
  input_delay             100             tmp_sdc_view_typ.sdc_7_line_11273 

#---------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------
  hwdata_i[0]                                             -       -      F     (arrival)            1  3.8   200     0     100    (-,-) 
  dut_pmu_ahb/g94208/ZN                                   -       A2->ZN F     IOA21D2HPBWPLVT     12 37.2    79    94     194    (-,-) 
  dut_pmu_ahb/g93362/ZN                                   -       A2->ZN R     ND2D3HPBWPLVT        1 13.8    36    30     224    (-,-) 
  dut_pmu_ahb/g93355/ZN                                   -       A1->ZN F     ND2D8HPBWPLVT        3 26.2    24    21     245    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g96298/ZN                      -       A1->ZN R     NR2XD4HPBWPLVT       3 39.3    40    28     273    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95116/ZN                      -       I->ZN  F     INVD8HPBWPLVT        6 49.6    23    18     290    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95117/ZN                      -       I->ZN  R     INVD3HPBWPLVT        2 17.8    25    20     311    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94153/ZN                      -       A2->ZN F     NR2XD4HPBWPLVT       4 29.9    26    21     332    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94075/ZN                      -       I->ZN  R     INVD12HPBWPLVT      29 72.3    26    22     353    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92508__8246/ZN                -       A1->ZN R     IOA21D2HPBWPLVT      4 11.3    31    39     393    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28593/ZN           -       A1->ZN R     IOA21D1HPBWPLVT      1  4.7    30    39     431    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28345/ZN           -       A2->ZN F     NR2XD1HPBWPLVT       1  3.8    20    18     449    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28259/Z            -       A1->Z  F     AN2XD1HPBWPLVT       1  3.8    15    23     472    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28250/Z            -       A1->Z  F     AN3XD1HPBWPLVT       1  8.3    25    31     503    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97731/ZN                      -       B2->ZN R     IND3D4HPBWPLVT       2  8.3    23    14     517    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1341/ZN -       A1->ZN F     ND2D2HPBWPLVT        2  9.6    27    19     536    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1204/ZN -       A2->ZN R     NR2D3HPBWPLVT        1 10.1    32    26     562    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1191/ZN -       A1->ZN F     NR2XD3HPBWPLVT       2  9.7    18    13     575    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1158/ZN -       A1->ZN R     NR2XD2HPBWPLVT       2  9.3    24    17     592    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1155/ZN -       A1->ZN F     ND2D3HPBWPLVT        1  8.5    21    15     607    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1154/ZN -       A1->ZN R     ND2D4HPBWPLVT        5 18.8    24    18     626    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1140/ZN -       A1->ZN F     AOI31D4HPBWPLVT      6 22.5    48    31     656    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1135/ZN -       A1->ZN R     NR2XD3HPBWPLVT       3 12.3    26    21     678    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1127/ZN -       A1->ZN F     ND2D3HPBWPLVT        1  8.5    22    15     693    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1126/ZN -       A1->ZN R     ND2D4HPBWPLVT        2 14.8    23    17     710    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1125/Z  -       I->Z   R     BUFFD12HPBWPLVT     16 46.3    20    28     737    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97849/ZN                      -       A1->ZN R     IOA21D2HPBWPLVT      1  4.0    19    31     768    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1078/Z  -       A1->Z  R     XOR2D1HPBWPLVT       1  3.3    21    29     797    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[24]/D  -       -      R     DFKCND1HPBWPLVT      1    -     -     0     797    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------



Path 46: MET (1176 ps) Setup Check with Pin dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[30]/CP->D
           View: view_fast
          Group: I2C
     Startpoint: (F) hwdata_i[0]
          Clock: (R) clk
       Endpoint: (R) dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      27                  
     Required Time:=    1973                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-     697                  
             Slack:=    1176                  

Exceptions/Constraints:
  input_delay             100             tmp_sdc_view_typ.sdc_7_line_11273 

#---------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------
  hwdata_i[0]                                             -       -      F     (arrival)            1  3.8   200     0     100    (-,-) 
  dut_pmu_ahb/g94208/ZN                                   -       A2->ZN F     IOA21D2HPBWPLVT     12 37.2    79    94     194    (-,-) 
  dut_pmu_ahb/g93362/ZN                                   -       A2->ZN R     ND2D3HPBWPLVT        1 13.8    36    30     224    (-,-) 
  dut_pmu_ahb/g93355/ZN                                   -       A1->ZN F     ND2D8HPBWPLVT        3 26.2    24    21     245    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g96298/ZN                      -       A1->ZN R     NR2XD4HPBWPLVT       3 39.3    40    28     273    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95116/ZN                      -       I->ZN  F     INVD8HPBWPLVT        6 49.6    23    18     290    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95117/ZN                      -       I->ZN  R     INVD3HPBWPLVT        2 17.8    25    20     311    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94153/ZN                      -       A2->ZN F     NR2XD4HPBWPLVT       4 29.9    26    21     332    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94075/ZN                      -       I->ZN  R     INVD12HPBWPLVT      29 72.3    26    22     353    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92508__8246/ZN                -       A1->ZN R     IOA21D2HPBWPLVT      4 11.3    31    39     393    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28593/ZN           -       A1->ZN R     IOA21D1HPBWPLVT      1  4.7    30    39     431    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28345/ZN           -       A2->ZN F     NR2XD1HPBWPLVT       1  3.8    20    18     449    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28259/Z            -       A1->Z  F     AN2XD1HPBWPLVT       1  3.8    15    23     472    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28250/Z            -       A1->Z  F     AN3XD1HPBWPLVT       1  8.3    25    31     503    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97731/ZN                      -       B2->ZN R     IND3D4HPBWPLVT       2  8.3    23    14     517    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1341/ZN -       A1->ZN F     ND2D2HPBWPLVT        2  9.6    27    19     536    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1204/ZN -       A2->ZN R     NR2D3HPBWPLVT        1 10.1    32    26     562    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1191/ZN -       A1->ZN F     NR2XD3HPBWPLVT       2  9.7    18    13     575    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1158/ZN -       A1->ZN R     NR2XD2HPBWPLVT       2  9.3    24    17     592    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1155/ZN -       A1->ZN F     ND2D3HPBWPLVT        1  8.5    21    15     607    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1154/ZN -       A1->ZN R     ND2D4HPBWPLVT        5 18.8    24    18     626    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1140/ZN -       A1->ZN F     AOI31D4HPBWPLVT      6 22.5    48    31     656    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1135/ZN -       A1->ZN R     NR2XD3HPBWPLVT       3 12.3    26    21     678    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1127/ZN -       A1->ZN F     ND2D3HPBWPLVT        1  8.5    22    15     693    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1126/ZN -       A1->ZN R     ND2D4HPBWPLVT        2 14.8    23    17     710    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1125/Z  -       I->Z   R     BUFFD12HPBWPLVT     16 46.3    20    28     737    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97850/ZN                      -       A1->ZN R     IOA21D2HPBWPLVT      1  4.0    19    31     768    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1068/Z  -       A1->Z  R     XOR2D1HPBWPLVT       1  3.3    21    29     797    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[30]/D  -       -      R     DFKCND1HPBWPLVT      1    -     -     0     797    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------



Path 47: MET (1176 ps) Setup Check with Pin dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[29]/CP->D
           View: view_fast
          Group: I2C
     Startpoint: (F) hwdata_i[0]
          Clock: (R) clk
       Endpoint: (R) dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      27                  
     Required Time:=    1973                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-     697                  
             Slack:=    1176                  

Exceptions/Constraints:
  input_delay             100             tmp_sdc_view_typ.sdc_7_line_11273 

#---------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------
  hwdata_i[0]                                             -       -      F     (arrival)            1  3.8   200     0     100    (-,-) 
  dut_pmu_ahb/g94208/ZN                                   -       A2->ZN F     IOA21D2HPBWPLVT     12 37.2    79    94     194    (-,-) 
  dut_pmu_ahb/g93362/ZN                                   -       A2->ZN R     ND2D3HPBWPLVT        1 13.8    36    30     224    (-,-) 
  dut_pmu_ahb/g93355/ZN                                   -       A1->ZN F     ND2D8HPBWPLVT        3 26.2    24    21     245    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g96298/ZN                      -       A1->ZN R     NR2XD4HPBWPLVT       3 39.3    40    28     273    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95116/ZN                      -       I->ZN  F     INVD8HPBWPLVT        6 49.6    23    18     290    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95117/ZN                      -       I->ZN  R     INVD3HPBWPLVT        2 17.8    25    20     311    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94153/ZN                      -       A2->ZN F     NR2XD4HPBWPLVT       4 29.9    26    21     332    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94075/ZN                      -       I->ZN  R     INVD12HPBWPLVT      29 72.3    26    22     353    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92508__8246/ZN                -       A1->ZN R     IOA21D2HPBWPLVT      4 11.3    31    39     393    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28593/ZN           -       A1->ZN R     IOA21D1HPBWPLVT      1  4.7    30    39     431    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28345/ZN           -       A2->ZN F     NR2XD1HPBWPLVT       1  3.8    20    18     449    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28259/Z            -       A1->Z  F     AN2XD1HPBWPLVT       1  3.8    15    23     472    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28250/Z            -       A1->Z  F     AN3XD1HPBWPLVT       1  8.3    25    31     503    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97731/ZN                      -       B2->ZN R     IND3D4HPBWPLVT       2  8.3    23    14     517    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1341/ZN -       A1->ZN F     ND2D2HPBWPLVT        2  9.6    27    19     536    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1204/ZN -       A2->ZN R     NR2D3HPBWPLVT        1 10.1    32    26     562    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1191/ZN -       A1->ZN F     NR2XD3HPBWPLVT       2  9.7    18    13     575    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1158/ZN -       A1->ZN R     NR2XD2HPBWPLVT       2  9.3    24    17     592    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1155/ZN -       A1->ZN F     ND2D3HPBWPLVT        1  8.5    21    15     607    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1154/ZN -       A1->ZN R     ND2D4HPBWPLVT        5 18.8    24    18     626    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1140/ZN -       A1->ZN F     AOI31D4HPBWPLVT      6 22.5    48    31     656    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1135/ZN -       A1->ZN R     NR2XD3HPBWPLVT       3 12.3    26    21     678    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1127/ZN -       A1->ZN F     ND2D3HPBWPLVT        1  8.5    22    15     693    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1126/ZN -       A1->ZN R     ND2D4HPBWPLVT        2 14.8    23    17     710    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1125/Z  -       I->Z   R     BUFFD12HPBWPLVT     16 46.3    20    28     737    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97854/ZN                      -       A1->ZN R     IOA21D2HPBWPLVT      1  4.0    19    31     768    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1069/Z  -       A1->Z  R     XOR2D1HPBWPLVT       1  3.3    21    29     797    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[29]/D  -       -      R     DFKCND1HPBWPLVT      1    -     -     0     797    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------



Path 48: MET (1176 ps) Setup Check with Pin dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[28]/CP->D
           View: view_fast
          Group: I2C
     Startpoint: (F) hwdata_i[0]
          Clock: (R) clk
       Endpoint: (R) dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      27                  
     Required Time:=    1973                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-     697                  
             Slack:=    1176                  

Exceptions/Constraints:
  input_delay             100             tmp_sdc_view_typ.sdc_7_line_11273 

#---------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------
  hwdata_i[0]                                             -       -      F     (arrival)            1  3.8   200     0     100    (-,-) 
  dut_pmu_ahb/g94208/ZN                                   -       A2->ZN F     IOA21D2HPBWPLVT     12 37.2    79    94     194    (-,-) 
  dut_pmu_ahb/g93362/ZN                                   -       A2->ZN R     ND2D3HPBWPLVT        1 13.8    36    30     224    (-,-) 
  dut_pmu_ahb/g93355/ZN                                   -       A1->ZN F     ND2D8HPBWPLVT        3 26.2    24    21     245    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g96298/ZN                      -       A1->ZN R     NR2XD4HPBWPLVT       3 39.3    40    28     273    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95116/ZN                      -       I->ZN  F     INVD8HPBWPLVT        6 49.6    23    18     290    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95117/ZN                      -       I->ZN  R     INVD3HPBWPLVT        2 17.8    25    20     311    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94153/ZN                      -       A2->ZN F     NR2XD4HPBWPLVT       4 29.9    26    21     332    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94075/ZN                      -       I->ZN  R     INVD12HPBWPLVT      29 72.3    26    22     353    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92508__8246/ZN                -       A1->ZN R     IOA21D2HPBWPLVT      4 11.3    31    39     393    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28593/ZN           -       A1->ZN R     IOA21D1HPBWPLVT      1  4.7    30    39     431    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28345/ZN           -       A2->ZN F     NR2XD1HPBWPLVT       1  3.8    20    18     449    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28259/Z            -       A1->Z  F     AN2XD1HPBWPLVT       1  3.8    15    23     472    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28250/Z            -       A1->Z  F     AN3XD1HPBWPLVT       1  8.3    25    31     503    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97731/ZN                      -       B2->ZN R     IND3D4HPBWPLVT       2  8.3    23    14     517    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1341/ZN -       A1->ZN F     ND2D2HPBWPLVT        2  9.6    27    19     536    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1204/ZN -       A2->ZN R     NR2D3HPBWPLVT        1 10.1    32    26     562    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1191/ZN -       A1->ZN F     NR2XD3HPBWPLVT       2  9.7    18    13     575    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1158/ZN -       A1->ZN R     NR2XD2HPBWPLVT       2  9.3    24    17     592    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1155/ZN -       A1->ZN F     ND2D3HPBWPLVT        1  8.5    21    15     607    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1154/ZN -       A1->ZN R     ND2D4HPBWPLVT        5 18.8    24    18     626    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1140/ZN -       A1->ZN F     AOI31D4HPBWPLVT      6 22.5    48    31     656    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1135/ZN -       A1->ZN R     NR2XD3HPBWPLVT       3 12.3    26    21     678    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1127/ZN -       A1->ZN F     ND2D3HPBWPLVT        1  8.5    22    15     693    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1126/ZN -       A1->ZN R     ND2D4HPBWPLVT        2 14.8    23    17     710    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1125/Z  -       I->Z   R     BUFFD12HPBWPLVT     16 46.3    20    28     737    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97853/ZN                      -       A1->ZN R     IOA21D2HPBWPLVT      1  4.0    19    31     768    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1066/Z  -       A1->Z  R     XOR2D1HPBWPLVT       1  3.3    21    29     797    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[28]/D  -       -      R     DFKCND1HPBWPLVT      1    -     -     0     797    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------



Path 49: MET (1176 ps) Setup Check with Pin dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[25]/CP->D
           View: view_fast
          Group: I2C
     Startpoint: (F) hwdata_i[0]
          Clock: (R) clk
       Endpoint: (R) dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      27                  
     Required Time:=    1973                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-     697                  
             Slack:=    1176                  

Exceptions/Constraints:
  input_delay             100             tmp_sdc_view_typ.sdc_7_line_11273 

#---------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------
  hwdata_i[0]                                             -       -      F     (arrival)            1  3.8   200     0     100    (-,-) 
  dut_pmu_ahb/g94208/ZN                                   -       A2->ZN F     IOA21D2HPBWPLVT     12 37.2    79    94     194    (-,-) 
  dut_pmu_ahb/g93362/ZN                                   -       A2->ZN R     ND2D3HPBWPLVT        1 13.8    36    30     224    (-,-) 
  dut_pmu_ahb/g93355/ZN                                   -       A1->ZN F     ND2D8HPBWPLVT        3 26.2    24    21     245    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g96298/ZN                      -       A1->ZN R     NR2XD4HPBWPLVT       3 39.3    40    28     273    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95116/ZN                      -       I->ZN  F     INVD8HPBWPLVT        6 49.6    23    18     290    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95117/ZN                      -       I->ZN  R     INVD3HPBWPLVT        2 17.8    25    20     311    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94153/ZN                      -       A2->ZN F     NR2XD4HPBWPLVT       4 29.9    26    21     332    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94075/ZN                      -       I->ZN  R     INVD12HPBWPLVT      29 72.3    26    22     353    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92508__8246/ZN                -       A1->ZN R     IOA21D2HPBWPLVT      4 11.3    31    39     393    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28593/ZN           -       A1->ZN R     IOA21D1HPBWPLVT      1  4.7    30    39     431    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28345/ZN           -       A2->ZN F     NR2XD1HPBWPLVT       1  3.8    20    18     449    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28259/Z            -       A1->Z  F     AN2XD1HPBWPLVT       1  3.8    15    23     472    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28250/Z            -       A1->Z  F     AN3XD1HPBWPLVT       1  8.3    25    31     503    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97731/ZN                      -       B2->ZN R     IND3D4HPBWPLVT       2  8.3    23    14     517    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1341/ZN -       A1->ZN F     ND2D2HPBWPLVT        2  9.6    27    19     536    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1204/ZN -       A2->ZN R     NR2D3HPBWPLVT        1 10.1    32    26     562    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1191/ZN -       A1->ZN F     NR2XD3HPBWPLVT       2  9.7    18    13     575    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1158/ZN -       A1->ZN R     NR2XD2HPBWPLVT       2  9.3    24    17     592    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1155/ZN -       A1->ZN F     ND2D3HPBWPLVT        1  8.5    21    15     607    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1154/ZN -       A1->ZN R     ND2D4HPBWPLVT        5 18.8    24    18     626    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1140/ZN -       A1->ZN F     AOI31D4HPBWPLVT      6 22.5    48    31     656    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1135/ZN -       A1->ZN R     NR2XD3HPBWPLVT       3 12.3    26    21     678    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1127/ZN -       A1->ZN F     ND2D3HPBWPLVT        1  8.5    22    15     693    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1126/ZN -       A1->ZN R     ND2D4HPBWPLVT        2 14.8    23    17     710    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1125/Z  -       I->Z   R     BUFFD12HPBWPLVT     16 46.3    20    28     737    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97848/ZN                      -       A1->ZN R     IOA21D2HPBWPLVT      1  4.0    19    31     768    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1070/Z  -       A1->Z  R     XOR2D1HPBWPLVT       1  3.3    21    29     797    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[25]/D  -       -      R     DFKCND1HPBWPLVT      1    -     -     0     797    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------



Path 50: MET (1176 ps) Setup Check with Pin dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[21]/CP->D
           View: view_fast
          Group: I2C
     Startpoint: (F) hwdata_i[0]
          Clock: (R) clk
       Endpoint: (R) dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      27                  
     Required Time:=    1973                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-     697                  
             Slack:=    1176                  

Exceptions/Constraints:
  input_delay             100             tmp_sdc_view_typ.sdc_7_line_11273 

#---------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------
  hwdata_i[0]                                             -       -      F     (arrival)            1  3.8   200     0     100    (-,-) 
  dut_pmu_ahb/g94208/ZN                                   -       A2->ZN F     IOA21D2HPBWPLVT     12 37.2    79    94     194    (-,-) 
  dut_pmu_ahb/g93362/ZN                                   -       A2->ZN R     ND2D3HPBWPLVT        1 13.8    36    30     224    (-,-) 
  dut_pmu_ahb/g93355/ZN                                   -       A1->ZN F     ND2D8HPBWPLVT        3 26.2    24    21     245    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g96298/ZN                      -       A1->ZN R     NR2XD4HPBWPLVT       3 39.3    40    28     273    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95116/ZN                      -       I->ZN  F     INVD8HPBWPLVT        6 49.6    23    18     290    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95117/ZN                      -       I->ZN  R     INVD3HPBWPLVT        2 17.8    25    20     311    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94153/ZN                      -       A2->ZN F     NR2XD4HPBWPLVT       4 29.9    26    21     332    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94075/ZN                      -       I->ZN  R     INVD12HPBWPLVT      29 72.3    26    22     353    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92508__8246/ZN                -       A1->ZN R     IOA21D2HPBWPLVT      4 11.3    31    39     393    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28593/ZN           -       A1->ZN R     IOA21D1HPBWPLVT      1  4.7    30    39     431    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28345/ZN           -       A2->ZN F     NR2XD1HPBWPLVT       1  3.8    20    18     449    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28259/Z            -       A1->Z  F     AN2XD1HPBWPLVT       1  3.8    15    23     472    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28250/Z            -       A1->Z  F     AN3XD1HPBWPLVT       1  8.3    25    31     503    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97731/ZN                      -       B2->ZN R     IND3D4HPBWPLVT       2  8.3    23    14     517    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1341/ZN -       A1->ZN F     ND2D2HPBWPLVT        2  9.6    27    19     536    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1204/ZN -       A2->ZN R     NR2D3HPBWPLVT        1 10.1    32    26     562    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1191/ZN -       A1->ZN F     NR2XD3HPBWPLVT       2  9.7    18    13     575    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1158/ZN -       A1->ZN R     NR2XD2HPBWPLVT       2  9.3    24    17     592    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1155/ZN -       A1->ZN F     ND2D3HPBWPLVT        1  8.5    21    15     607    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1154/ZN -       A1->ZN R     ND2D4HPBWPLVT        5 18.8    24    18     626    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1140/ZN -       A1->ZN F     AOI31D4HPBWPLVT      6 22.5    48    31     656    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1135/ZN -       A1->ZN R     NR2XD3HPBWPLVT       3 12.3    26    21     678    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1127/ZN -       A1->ZN F     ND2D3HPBWPLVT        1  8.5    22    15     693    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1126/ZN -       A1->ZN R     ND2D4HPBWPLVT        2 14.8    23    17     710    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1125/Z  -       I->Z   R     BUFFD12HPBWPLVT     16 46.3    20    28     737    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97846/ZN                      -       A1->ZN R     IOA21D2HPBWPLVT      1  4.0    19    31     768    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1076/Z  -       A1->Z  R     XOR2D1HPBWPLVT       1  3.3    21    29     797    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[21]/D  -       -      R     DFKCND1HPBWPLVT      1    -     -     0     797    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------


