Info: Starting: Create simulation model
Info: qsys-generate D:\Docs\Universidade\LogicaReconfiguravel\LogicaReconfiguravel\Lab04\Proj_Quartus\USERHW_NIOS\unsaved.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=D:\Docs\Universidade\LogicaReconfiguravel\LogicaReconfiguravel\Lab04\Proj_Quartus\USERHW_NIOS\unsaved\simulation --family="Cyclone 10 LP" --part=10CL025YU256I7G
Progress: Loading USERHW_NIOS/unsaved.qsys
Progress: Reading input file
Progress: Adding RAM [altera_avalon_onchip_memory2 21.1]
Progress: Parameterizing module RAM
Progress: Adding ROM [altera_avalon_onchip_memory2 21.1]
Progress: Parameterizing module ROM
Progress: Adding USERHW_NIOS_0 [USERHW_NIOS 1.0]
Progress: Parameterizing module USERHW_NIOS_0
Progress: Adding clk_0 [clock_source 21.1]
Progress: Parameterizing module clk_0
Progress: Adding data_pattern_generator_0 [altera_avalon_data_pattern_generator 21.1]
Progress: Parameterizing module data_pattern_generator_0
Progress: Adding mm_bridge_0 [altera_avalon_mm_bridge 21.1]
Progress: Parameterizing module mm_bridge_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 21.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: unsaved: Generating unsaved "unsaved" for SIM_VHDL
Info: Interconnect is inserted between master nios2_gen2_0.instruction_master and slave nios2_gen2_0.debug_mem_slave because the master has address signal 16 bit wide, but the slave is 9 bit wide.
Info: Interconnect is inserted between master nios2_gen2_0.instruction_master and slave nios2_gen2_0.debug_mem_slave because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: RAM: Starting RTL generation for module 'unsaved_RAM'
Info: RAM:   Generation command is [exec D:/programfiles/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I D:/programfiles/intelfpga_lite/21.1/quartus/bin64/perl/lib -I D:/programfiles/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I D:/programfiles/intelfpga_lite/21.1/quartus/sopc_builder/bin -I D:/programfiles/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programfiles/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/programfiles/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=unsaved_RAM --dir=C:/Users/Paulo/AppData/Local/Temp/alt9295_4276633632366102516.dir/0005_RAM_gen/ --quartus_dir=D:/programfiles/intelfpga_lite/21.1/quartus --vhdl --config=C:/Users/Paulo/AppData/Local/Temp/alt9295_4276633632366102516.dir/0005_RAM_gen//unsaved_RAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Paulo/AppData/Local/Temp/alt9295_4276633632366102516.dir/0005_RAM_gen/  ]
Info: RAM: Done RTL generation for module 'unsaved_RAM'
Info: RAM: "unsaved" instantiated altera_avalon_onchip_memory2 "RAM"
Info: ROM: Starting RTL generation for module 'unsaved_ROM'
Info: ROM:   Generation command is [exec D:/programfiles/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I D:/programfiles/intelfpga_lite/21.1/quartus/bin64/perl/lib -I D:/programfiles/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I D:/programfiles/intelfpga_lite/21.1/quartus/sopc_builder/bin -I D:/programfiles/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programfiles/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/programfiles/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=unsaved_ROM --dir=C:/Users/Paulo/AppData/Local/Temp/alt9295_4276633632366102516.dir/0006_ROM_gen/ --quartus_dir=D:/programfiles/intelfpga_lite/21.1/quartus --vhdl --config=C:/Users/Paulo/AppData/Local/Temp/alt9295_4276633632366102516.dir/0006_ROM_gen//unsaved_ROM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Paulo/AppData/Local/Temp/alt9295_4276633632366102516.dir/0006_ROM_gen/  ]
Info: ROM: Done RTL generation for module 'unsaved_ROM'
Info: ROM: "unsaved" instantiated altera_avalon_onchip_memory2 "ROM"
Info: USERHW_NIOS_0: "unsaved" instantiated USERHW_NIOS "USERHW_NIOS_0"
Info: nios2_gen2_0: "unsaved" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "unsaved" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "unsaved" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "unsaved" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "unsaved" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'unsaved_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec D:/ProgramFiles/IntelFPGA_lite/21.1/quartus/bin64//perl/bin/perl.exe -I D:/ProgramFiles/IntelFPGA_lite/21.1/quartus/bin64//perl/lib -I D:/programfiles/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I D:/programfiles/intelfpga_lite/21.1/quartus/sopc_builder/bin -I D:/programfiles/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/programfiles/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/programfiles/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/programfiles/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/programfiles/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=unsaved_nios2_gen2_0_cpu --dir=C:/Users/Paulo/AppData/Local/Temp/alt9295_4276633632366102516.dir/0010_cpu_gen/ --quartus_bindir=D:/ProgramFiles/IntelFPGA_lite/21.1/quartus/bin64/ --verilog --config=C:/Users/Paulo/AppData/Local/Temp/alt9295_4276633632366102516.dir/0010_cpu_gen//unsaved_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Paulo/AppData/Local/Temp/alt9295_4276633632366102516.dir/0010_cpu_gen/  ]
Info: cpu: # 2022.10.29 23:26:15 (*) Starting Nios II generation
Info: cpu: # 2022.10.29 23:26:15 (*)   Elaborating CPU configuration settings
Info: cpu: # 2022.10.29 23:26:15 (*)   Creating all objects for CPU
Info: cpu: # 2022.10.29 23:26:15 (*)     Testbench
Info: cpu: # 2022.10.29 23:26:15 (*)     Instruction decoding
Info: cpu: # 2022.10.29 23:26:15 (*)       Instruction fields
Info: cpu: # 2022.10.29 23:26:15 (*)       Instruction decodes
Info: cpu: # 2022.10.29 23:26:16 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2022.10.29 23:26:16 (*)       Instruction controls
Info: cpu: # 2022.10.29 23:26:16 (*)     Pipeline frontend
Info: cpu: # 2022.10.29 23:26:16 (*)     Pipeline backend
Info: cpu: # 2022.10.29 23:26:17 (*)   Creating 'C:/Users/Paulo/AppData/Local/Temp/alt9295_4276633632366102516.dir/0010_cpu_gen//unsaved_nios2_gen2_0_cpu_nios2_waves.do'
Info: cpu: # 2022.10.29 23:26:17 (*)   Generating RTL from CPU objects
Info: cpu: # 2022.10.29 23:26:17 (*)   Creating plain-text RTL
Info: cpu: # 2022.10.29 23:26:18 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'unsaved_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: USERHW_NIOS_0_avalon_slave_0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "USERHW_NIOS_0_avalon_slave_0_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: USERHW_NIOS_0_avalon_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "USERHW_NIOS_0_avalon_slave_0_agent"
Info: USERHW_NIOS_0_avalon_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "USERHW_NIOS_0_avalon_slave_0_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: nios2_gen2_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_data_master_limiter"
Info: Reusing file D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/altera_merlin_arbitrator.sv
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: unsaved: Done "unsaved" with 29 modules, 68 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=D:\Docs\Universidade\LogicaReconfiguravel\LogicaReconfiguravel\Lab04\Proj_Quartus\USERHW_NIOS\unsaved\unsaved.spd --output-directory=D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=D:\Docs\Universidade\LogicaReconfiguravel\LogicaReconfiguravel\Lab04\Proj_Quartus\USERHW_NIOS\unsaved\unsaved.spd --output-directory=D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	23 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\Docs\Universidade\LogicaReconfiguravel\LogicaReconfiguravel\Lab04\Proj_Quartus\USERHW_NIOS\unsaved.qsys --block-symbol-file --output-directory=D:\Docs\Universidade\LogicaReconfiguravel\LogicaReconfiguravel\Lab04\Proj_Quartus\USERHW_NIOS\unsaved --family="Cyclone 10 LP" --part=10CL025YU256I7G
Progress: Loading USERHW_NIOS/unsaved.qsys
Progress: Reading input file
Progress: Adding RAM [altera_avalon_onchip_memory2 21.1]
Progress: Parameterizing module RAM
Progress: Adding ROM [altera_avalon_onchip_memory2 21.1]
Progress: Parameterizing module ROM
Progress: Adding USERHW_NIOS_0 [USERHW_NIOS 1.0]
Progress: Parameterizing module USERHW_NIOS_0
Progress: Adding clk_0 [clock_source 21.1]
Progress: Parameterizing module clk_0
Progress: Adding data_pattern_generator_0 [altera_avalon_data_pattern_generator 21.1]
Progress: Parameterizing module data_pattern_generator_0
Progress: Adding mm_bridge_0 [altera_avalon_mm_bridge 21.1]
Progress: Parameterizing module mm_bridge_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 21.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\Docs\Universidade\LogicaReconfiguravel\LogicaReconfiguravel\Lab04\Proj_Quartus\USERHW_NIOS\unsaved.qsys --synthesis=VHDL --output-directory=D:\Docs\Universidade\LogicaReconfiguravel\LogicaReconfiguravel\Lab04\Proj_Quartus\USERHW_NIOS\unsaved\synthesis --family="Cyclone 10 LP" --part=10CL025YU256I7G
Progress: Loading USERHW_NIOS/unsaved.qsys
Progress: Reading input file
Progress: Adding RAM [altera_avalon_onchip_memory2 21.1]
Progress: Parameterizing module RAM
Progress: Adding ROM [altera_avalon_onchip_memory2 21.1]
Progress: Parameterizing module ROM
Progress: Adding USERHW_NIOS_0 [USERHW_NIOS 1.0]
Progress: Parameterizing module USERHW_NIOS_0
Progress: Adding clk_0 [clock_source 21.1]
Progress: Parameterizing module clk_0
Progress: Adding data_pattern_generator_0 [altera_avalon_data_pattern_generator 21.1]
Progress: Parameterizing module data_pattern_generator_0
Progress: Adding mm_bridge_0 [altera_avalon_mm_bridge 21.1]
Progress: Parameterizing module mm_bridge_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 21.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: unsaved: Generating unsaved "unsaved" for QUARTUS_SYNTH
Info: Interconnect is inserted between master nios2_gen2_0.instruction_master and slave nios2_gen2_0.debug_mem_slave because the master has address signal 16 bit wide, but the slave is 9 bit wide.
Info: Interconnect is inserted between master nios2_gen2_0.instruction_master and slave nios2_gen2_0.debug_mem_slave because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: RAM: Starting RTL generation for module 'unsaved_RAM'
Info: RAM:   Generation command is [exec D:/programfiles/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I D:/programfiles/intelfpga_lite/21.1/quartus/bin64/perl/lib -I D:/programfiles/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I D:/programfiles/intelfpga_lite/21.1/quartus/sopc_builder/bin -I D:/programfiles/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programfiles/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/programfiles/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=unsaved_RAM --dir=C:/Users/Paulo/AppData/Local/Temp/alt9295_4276633632366102516.dir/0030_RAM_gen/ --quartus_dir=D:/programfiles/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/Paulo/AppData/Local/Temp/alt9295_4276633632366102516.dir/0030_RAM_gen//unsaved_RAM_component_configuration.pl  --do_build_sim=0  ]
Info: RAM: Done RTL generation for module 'unsaved_RAM'
Info: RAM: "unsaved" instantiated altera_avalon_onchip_memory2 "RAM"
Info: ROM: Starting RTL generation for module 'unsaved_ROM'
Info: ROM:   Generation command is [exec D:/programfiles/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I D:/programfiles/intelfpga_lite/21.1/quartus/bin64/perl/lib -I D:/programfiles/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I D:/programfiles/intelfpga_lite/21.1/quartus/sopc_builder/bin -I D:/programfiles/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programfiles/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/programfiles/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=unsaved_ROM --dir=C:/Users/Paulo/AppData/Local/Temp/alt9295_4276633632366102516.dir/0031_ROM_gen/ --quartus_dir=D:/programfiles/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/Paulo/AppData/Local/Temp/alt9295_4276633632366102516.dir/0031_ROM_gen//unsaved_ROM_component_configuration.pl  --do_build_sim=0  ]
Info: ROM: Done RTL generation for module 'unsaved_ROM'
Info: ROM: "unsaved" instantiated altera_avalon_onchip_memory2 "ROM"
Info: USERHW_NIOS_0: "unsaved" instantiated USERHW_NIOS "USERHW_NIOS_0"
Info: nios2_gen2_0: "unsaved" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "unsaved" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "unsaved" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "unsaved" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "unsaved" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'unsaved_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec D:/ProgramFiles/IntelFPGA_lite/21.1/quartus/bin64//perl/bin/perl.exe -I D:/ProgramFiles/IntelFPGA_lite/21.1/quartus/bin64//perl/lib -I D:/programfiles/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I D:/programfiles/intelfpga_lite/21.1/quartus/sopc_builder/bin -I D:/programfiles/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/programfiles/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/programfiles/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/programfiles/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/programfiles/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=unsaved_nios2_gen2_0_cpu --dir=C:/Users/Paulo/AppData/Local/Temp/alt9295_4276633632366102516.dir/0035_cpu_gen/ --quartus_bindir=D:/ProgramFiles/IntelFPGA_lite/21.1/quartus/bin64/ --verilog --config=C:/Users/Paulo/AppData/Local/Temp/alt9295_4276633632366102516.dir/0035_cpu_gen//unsaved_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2022.10.29 23:26:30 (*) Starting Nios II generation
Info: cpu: # 2022.10.29 23:26:30 (*)   Elaborating CPU configuration settings
Info: cpu: # 2022.10.29 23:26:30 (*)   Creating all objects for CPU
Info: cpu: # 2022.10.29 23:26:30 (*)     Testbench
Info: cpu: # 2022.10.29 23:26:30 (*)     Instruction decoding
Info: cpu: # 2022.10.29 23:26:30 (*)       Instruction fields
Info: cpu: # 2022.10.29 23:26:30 (*)       Instruction decodes
Info: cpu: # 2022.10.29 23:26:30 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2022.10.29 23:26:30 (*)       Instruction controls
Info: cpu: # 2022.10.29 23:26:30 (*)     Pipeline frontend
Info: cpu: # 2022.10.29 23:26:30 (*)     Pipeline backend
Info: cpu: # 2022.10.29 23:26:31 (*)   Generating RTL from CPU objects
Info: cpu: # 2022.10.29 23:26:31 (*)   Creating plain-text RTL
Info: cpu: # 2022.10.29 23:26:32 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'unsaved_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: USERHW_NIOS_0_avalon_slave_0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "USERHW_NIOS_0_avalon_slave_0_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: USERHW_NIOS_0_avalon_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "USERHW_NIOS_0_avalon_slave_0_agent"
Info: USERHW_NIOS_0_avalon_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "USERHW_NIOS_0_avalon_slave_0_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: nios2_gen2_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_data_master_limiter"
Info: Reusing file D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: unsaved: Done "unsaved" with 29 modules, 55 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
