<profile>

<section name = "Vitis HLS Report for 'kernel_gemm_Pipeline_L3'" level="0">
<item name = "Date">Fri Apr 19 16:03:14 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">kernel_gemm</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu200-fsgd2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 2.920 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4803, 4803, 19.212 us, 19.212 us, 4803, 4803, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- L3">4801, 4801, 3, 1, 1, 4800, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 423, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 63, -</column>
<column name="Register">-, -, 659, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1870_fu_406_p2">+, 0, 0, 20, 13, 13</column>
<column name="i_2_fu_393_p2">+, 0, 0, 20, 13, 1</column>
<column name="index2_1_fu_444_p2">+, 0, 0, 71, 64, 1</column>
<column name="index3_2_fu_438_p2">+, 0, 0, 71, 64, 1</column>
<column name="sub_ln1870_fu_381_p2">-, 0, 0, 20, 13, 13</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln1845_fu_387_p2">icmp, 0, 0, 20, 13, 13</column>
<column name="icmp_ln1875_fu_432_p2">icmp, 0, 0, 71, 64, 6</column>
<column name="index2_2_fu_458_p3">select, 0, 0, 63, 1, 1</column>
<column name="index3_3_fu_450_p3">select, 0, 0, 63, 1, 64</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="i_fu_98">9, 2, 13, 26</column>
<column name="index2_fu_106">9, 2, 64, 128</column>
<column name="index3_fu_102">9, 2, 64, 128</column>
<column name="merlin_gmem_kernel_gemm_512_C_blk_n_W">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="buf_tmp_10_reg_707">32, 0, 32, 0</column>
<column name="buf_tmp_11_reg_717">32, 0, 32, 0</column>
<column name="buf_tmp_12_reg_727">32, 0, 32, 0</column>
<column name="buf_tmp_13_reg_737">32, 0, 32, 0</column>
<column name="buf_tmp_14_reg_747">32, 0, 32, 0</column>
<column name="buf_tmp_15_reg_757">32, 0, 32, 0</column>
<column name="buf_tmp_1_reg_692">32, 0, 32, 0</column>
<column name="buf_tmp_2_reg_702">32, 0, 32, 0</column>
<column name="buf_tmp_3_reg_712">32, 0, 32, 0</column>
<column name="buf_tmp_4_reg_722">32, 0, 32, 0</column>
<column name="buf_tmp_5_reg_732">32, 0, 32, 0</column>
<column name="buf_tmp_6_reg_742">32, 0, 32, 0</column>
<column name="buf_tmp_7_reg_752">32, 0, 32, 0</column>
<column name="buf_tmp_8_reg_687">32, 0, 32, 0</column>
<column name="buf_tmp_9_reg_697">32, 0, 32, 0</column>
<column name="buf_tmp_reg_682">32, 0, 32, 0</column>
<column name="i_fu_98">13, 0, 13, 0</column>
<column name="index2_fu_106">64, 0, 64, 0</column>
<column name="index3_fu_102">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, kernel_gemm_Pipeline_L3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, kernel_gemm_Pipeline_L3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, kernel_gemm_Pipeline_L3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, kernel_gemm_Pipeline_L3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, kernel_gemm_Pipeline_L3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, kernel_gemm_Pipeline_L3, return value</column>
<column name="m_axi_merlin_gmem_kernel_gemm_512_C_AWVALID">out, 1, m_axi, merlin_gmem_kernel_gemm_512_C, pointer</column>
<column name="m_axi_merlin_gmem_kernel_gemm_512_C_AWREADY">in, 1, m_axi, merlin_gmem_kernel_gemm_512_C, pointer</column>
<column name="m_axi_merlin_gmem_kernel_gemm_512_C_AWADDR">out, 64, m_axi, merlin_gmem_kernel_gemm_512_C, pointer</column>
<column name="m_axi_merlin_gmem_kernel_gemm_512_C_AWID">out, 1, m_axi, merlin_gmem_kernel_gemm_512_C, pointer</column>
<column name="m_axi_merlin_gmem_kernel_gemm_512_C_AWLEN">out, 32, m_axi, merlin_gmem_kernel_gemm_512_C, pointer</column>
<column name="m_axi_merlin_gmem_kernel_gemm_512_C_AWSIZE">out, 3, m_axi, merlin_gmem_kernel_gemm_512_C, pointer</column>
<column name="m_axi_merlin_gmem_kernel_gemm_512_C_AWBURST">out, 2, m_axi, merlin_gmem_kernel_gemm_512_C, pointer</column>
<column name="m_axi_merlin_gmem_kernel_gemm_512_C_AWLOCK">out, 2, m_axi, merlin_gmem_kernel_gemm_512_C, pointer</column>
<column name="m_axi_merlin_gmem_kernel_gemm_512_C_AWCACHE">out, 4, m_axi, merlin_gmem_kernel_gemm_512_C, pointer</column>
<column name="m_axi_merlin_gmem_kernel_gemm_512_C_AWPROT">out, 3, m_axi, merlin_gmem_kernel_gemm_512_C, pointer</column>
<column name="m_axi_merlin_gmem_kernel_gemm_512_C_AWQOS">out, 4, m_axi, merlin_gmem_kernel_gemm_512_C, pointer</column>
<column name="m_axi_merlin_gmem_kernel_gemm_512_C_AWREGION">out, 4, m_axi, merlin_gmem_kernel_gemm_512_C, pointer</column>
<column name="m_axi_merlin_gmem_kernel_gemm_512_C_AWUSER">out, 1, m_axi, merlin_gmem_kernel_gemm_512_C, pointer</column>
<column name="m_axi_merlin_gmem_kernel_gemm_512_C_WVALID">out, 1, m_axi, merlin_gmem_kernel_gemm_512_C, pointer</column>
<column name="m_axi_merlin_gmem_kernel_gemm_512_C_WREADY">in, 1, m_axi, merlin_gmem_kernel_gemm_512_C, pointer</column>
<column name="m_axi_merlin_gmem_kernel_gemm_512_C_WDATA">out, 512, m_axi, merlin_gmem_kernel_gemm_512_C, pointer</column>
<column name="m_axi_merlin_gmem_kernel_gemm_512_C_WSTRB">out, 64, m_axi, merlin_gmem_kernel_gemm_512_C, pointer</column>
<column name="m_axi_merlin_gmem_kernel_gemm_512_C_WLAST">out, 1, m_axi, merlin_gmem_kernel_gemm_512_C, pointer</column>
<column name="m_axi_merlin_gmem_kernel_gemm_512_C_WID">out, 1, m_axi, merlin_gmem_kernel_gemm_512_C, pointer</column>
<column name="m_axi_merlin_gmem_kernel_gemm_512_C_WUSER">out, 1, m_axi, merlin_gmem_kernel_gemm_512_C, pointer</column>
<column name="m_axi_merlin_gmem_kernel_gemm_512_C_ARVALID">out, 1, m_axi, merlin_gmem_kernel_gemm_512_C, pointer</column>
<column name="m_axi_merlin_gmem_kernel_gemm_512_C_ARREADY">in, 1, m_axi, merlin_gmem_kernel_gemm_512_C, pointer</column>
<column name="m_axi_merlin_gmem_kernel_gemm_512_C_ARADDR">out, 64, m_axi, merlin_gmem_kernel_gemm_512_C, pointer</column>
<column name="m_axi_merlin_gmem_kernel_gemm_512_C_ARID">out, 1, m_axi, merlin_gmem_kernel_gemm_512_C, pointer</column>
<column name="m_axi_merlin_gmem_kernel_gemm_512_C_ARLEN">out, 32, m_axi, merlin_gmem_kernel_gemm_512_C, pointer</column>
<column name="m_axi_merlin_gmem_kernel_gemm_512_C_ARSIZE">out, 3, m_axi, merlin_gmem_kernel_gemm_512_C, pointer</column>
<column name="m_axi_merlin_gmem_kernel_gemm_512_C_ARBURST">out, 2, m_axi, merlin_gmem_kernel_gemm_512_C, pointer</column>
<column name="m_axi_merlin_gmem_kernel_gemm_512_C_ARLOCK">out, 2, m_axi, merlin_gmem_kernel_gemm_512_C, pointer</column>
<column name="m_axi_merlin_gmem_kernel_gemm_512_C_ARCACHE">out, 4, m_axi, merlin_gmem_kernel_gemm_512_C, pointer</column>
<column name="m_axi_merlin_gmem_kernel_gemm_512_C_ARPROT">out, 3, m_axi, merlin_gmem_kernel_gemm_512_C, pointer</column>
<column name="m_axi_merlin_gmem_kernel_gemm_512_C_ARQOS">out, 4, m_axi, merlin_gmem_kernel_gemm_512_C, pointer</column>
<column name="m_axi_merlin_gmem_kernel_gemm_512_C_ARREGION">out, 4, m_axi, merlin_gmem_kernel_gemm_512_C, pointer</column>
<column name="m_axi_merlin_gmem_kernel_gemm_512_C_ARUSER">out, 1, m_axi, merlin_gmem_kernel_gemm_512_C, pointer</column>
<column name="m_axi_merlin_gmem_kernel_gemm_512_C_RVALID">in, 1, m_axi, merlin_gmem_kernel_gemm_512_C, pointer</column>
<column name="m_axi_merlin_gmem_kernel_gemm_512_C_RREADY">out, 1, m_axi, merlin_gmem_kernel_gemm_512_C, pointer</column>
<column name="m_axi_merlin_gmem_kernel_gemm_512_C_RDATA">in, 512, m_axi, merlin_gmem_kernel_gemm_512_C, pointer</column>
<column name="m_axi_merlin_gmem_kernel_gemm_512_C_RLAST">in, 1, m_axi, merlin_gmem_kernel_gemm_512_C, pointer</column>
<column name="m_axi_merlin_gmem_kernel_gemm_512_C_RID">in, 1, m_axi, merlin_gmem_kernel_gemm_512_C, pointer</column>
<column name="m_axi_merlin_gmem_kernel_gemm_512_C_RFIFONUM">in, 9, m_axi, merlin_gmem_kernel_gemm_512_C, pointer</column>
<column name="m_axi_merlin_gmem_kernel_gemm_512_C_RUSER">in, 1, m_axi, merlin_gmem_kernel_gemm_512_C, pointer</column>
<column name="m_axi_merlin_gmem_kernel_gemm_512_C_RRESP">in, 2, m_axi, merlin_gmem_kernel_gemm_512_C, pointer</column>
<column name="m_axi_merlin_gmem_kernel_gemm_512_C_BVALID">in, 1, m_axi, merlin_gmem_kernel_gemm_512_C, pointer</column>
<column name="m_axi_merlin_gmem_kernel_gemm_512_C_BREADY">out, 1, m_axi, merlin_gmem_kernel_gemm_512_C, pointer</column>
<column name="m_axi_merlin_gmem_kernel_gemm_512_C_BRESP">in, 2, m_axi, merlin_gmem_kernel_gemm_512_C, pointer</column>
<column name="m_axi_merlin_gmem_kernel_gemm_512_C_BID">in, 1, m_axi, merlin_gmem_kernel_gemm_512_C, pointer</column>
<column name="m_axi_merlin_gmem_kernel_gemm_512_C_BUSER">in, 1, m_axi, merlin_gmem_kernel_gemm_512_C, pointer</column>
<column name="sext_ln1705">in, 58, ap_none, sext_ln1705, scalar</column>
<column name="C_buf_address0">out, 13, ap_memory, C_buf, array</column>
<column name="C_buf_ce0">out, 1, ap_memory, C_buf, array</column>
<column name="C_buf_q0">in, 32, ap_memory, C_buf, array</column>
<column name="C_buf_16_address0">out, 13, ap_memory, C_buf_16, array</column>
<column name="C_buf_16_ce0">out, 1, ap_memory, C_buf_16, array</column>
<column name="C_buf_16_q0">in, 32, ap_memory, C_buf_16, array</column>
<column name="C_buf_17_address0">out, 13, ap_memory, C_buf_17, array</column>
<column name="C_buf_17_ce0">out, 1, ap_memory, C_buf_17, array</column>
<column name="C_buf_17_q0">in, 32, ap_memory, C_buf_17, array</column>
<column name="C_buf_18_address0">out, 13, ap_memory, C_buf_18, array</column>
<column name="C_buf_18_ce0">out, 1, ap_memory, C_buf_18, array</column>
<column name="C_buf_18_q0">in, 32, ap_memory, C_buf_18, array</column>
<column name="C_buf_19_address0">out, 13, ap_memory, C_buf_19, array</column>
<column name="C_buf_19_ce0">out, 1, ap_memory, C_buf_19, array</column>
<column name="C_buf_19_q0">in, 32, ap_memory, C_buf_19, array</column>
<column name="C_buf_20_address0">out, 13, ap_memory, C_buf_20, array</column>
<column name="C_buf_20_ce0">out, 1, ap_memory, C_buf_20, array</column>
<column name="C_buf_20_q0">in, 32, ap_memory, C_buf_20, array</column>
<column name="C_buf_21_address0">out, 13, ap_memory, C_buf_21, array</column>
<column name="C_buf_21_ce0">out, 1, ap_memory, C_buf_21, array</column>
<column name="C_buf_21_q0">in, 32, ap_memory, C_buf_21, array</column>
<column name="C_buf_22_address0">out, 13, ap_memory, C_buf_22, array</column>
<column name="C_buf_22_ce0">out, 1, ap_memory, C_buf_22, array</column>
<column name="C_buf_22_q0">in, 32, ap_memory, C_buf_22, array</column>
<column name="C_buf_23_address0">out, 13, ap_memory, C_buf_23, array</column>
<column name="C_buf_23_ce0">out, 1, ap_memory, C_buf_23, array</column>
<column name="C_buf_23_q0">in, 32, ap_memory, C_buf_23, array</column>
<column name="C_buf_24_address0">out, 13, ap_memory, C_buf_24, array</column>
<column name="C_buf_24_ce0">out, 1, ap_memory, C_buf_24, array</column>
<column name="C_buf_24_q0">in, 32, ap_memory, C_buf_24, array</column>
<column name="C_buf_25_address0">out, 13, ap_memory, C_buf_25, array</column>
<column name="C_buf_25_ce0">out, 1, ap_memory, C_buf_25, array</column>
<column name="C_buf_25_q0">in, 32, ap_memory, C_buf_25, array</column>
<column name="C_buf_26_address0">out, 13, ap_memory, C_buf_26, array</column>
<column name="C_buf_26_ce0">out, 1, ap_memory, C_buf_26, array</column>
<column name="C_buf_26_q0">in, 32, ap_memory, C_buf_26, array</column>
<column name="C_buf_27_address0">out, 13, ap_memory, C_buf_27, array</column>
<column name="C_buf_27_ce0">out, 1, ap_memory, C_buf_27, array</column>
<column name="C_buf_27_q0">in, 32, ap_memory, C_buf_27, array</column>
<column name="C_buf_28_address0">out, 13, ap_memory, C_buf_28, array</column>
<column name="C_buf_28_ce0">out, 1, ap_memory, C_buf_28, array</column>
<column name="C_buf_28_q0">in, 32, ap_memory, C_buf_28, array</column>
<column name="C_buf_29_address0">out, 13, ap_memory, C_buf_29, array</column>
<column name="C_buf_29_ce0">out, 1, ap_memory, C_buf_29, array</column>
<column name="C_buf_29_q0">in, 32, ap_memory, C_buf_29, array</column>
<column name="C_buf_30_address0">out, 13, ap_memory, C_buf_30, array</column>
<column name="C_buf_30_ce0">out, 1, ap_memory, C_buf_30, array</column>
<column name="C_buf_30_q0">in, 32, ap_memory, C_buf_30, array</column>
</table>
</item>
</section>
</profile>
