<h1 align="center">Hi ğŸ‘‹, I'm Dhirajzen</h1>
<h3 align="center">Aspiring Design Verification Engineer â€¢ UVM â€¢ SVA â€¢ Coverage-Driven Verification</h3>

<p align="center">
  <img src="https://readme-typing-svg.herokuapp.com?color=36BCF7&size=20&center=true&vCenter=true&width=750&lines=MS+Computer+Engineering+%40+NYU+Tandon;Graduating+May+2026;Design+Verification+%7C+UVM+%7C+Assertions+%7C+Coverage;Breaking+RTL+Before+Silicon+Does" />
</p>

---

### ğŸ§  What I Do
ğŸ§ª **Functional Verification (UVM)** | **Coverage-Driven Verification**  
ğŸ›¡ï¸ **SystemVerilog Assertions (SVA)** | **Scoreboards & Checkers**  
ğŸ” **Constrained-Random Testing** | **Regression Debugging**

**Tools:** Questa / VCS â€¢ Verdi â€¢ DVE â€¢ GTKWave â€¢ Git  
**Languages:** SystemVerilog â€¢ Verilog â€¢ Python â€¢ C/C++ â€¢ Tcl

---

### ğŸ§© Verification Interests
âœ”ï¸ On-chip Interconnect & Protocols (APB, AXI-lite concepts)  
âœ”ï¸ CDC / Async FIFO Verification  
âœ”ï¸ CPU & Microarchitecture Block-Level Verification  
âœ”ï¸ Assertion-Based Verification & Formal-Friendly Properties

---

### ğŸ§ª Highlighted Verification Projects
ğŸ”¹ **APB RAM UVM Verification** â€” Scoreboard, protocol assertions, functional coverage, constrained-random sequences  
ğŸ”¹ **Async FIFO (CDC) Verification** â€” Gray-code checks, metastability-safe sync, SVA for full/empty detection  
ğŸ”¹ **MIPS-style Pipelined CPU Verification** â€” End-to-end program checking, hazard & forwarding validation  
ğŸ”¹ **MBIST Verification** â€” Controller + memory model with assertion-based fault detection

â¡ï¸ Check out my pinned repositories below for full testbenches, coverage models, and regression setups.

---

### ğŸ¯ Currently Working On
âš™ï¸ Expanding UVM environments with coverage closure strategies  
ğŸ“Š Adding protocol compliance assertions and negative testing  
ğŸ”„ Automating regressions with Make + CI

---

### ğŸ“« Letâ€™s Connect
ğŸ“§ Email: [your-email@nyu.edu]  
ğŸ’¼ LinkedIn: https://www.linkedin.com/in/your-link-here

