# Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, the Altera Quartus II License Agreement,
# the Altera MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Altera and sold by Altera or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.

# Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Full Version
# File: D:\Projects\fpga\Learn\countertop.git\cpld\Smg\src\SmgInterfaceDemo.tcl
# Generated on: Tue Sep 01 23:23:34 2015

package require ::quartus::project

set_location_assignment PIN_12 -to CLK
set_location_assignment PIN_8 -to RSTn
set_location_assignment PIN_1 -to ScanSig[0]
set_location_assignment PIN_2 -to ScanSig[1]
set_location_assignment PIN_3 -to ScanSig[2]
set_location_assignment PIN_4 -to ScanSig[3]
set_location_assignment PIN_91 -to SmgData[0]
set_location_assignment PIN_92 -to SmgData[1]
set_location_assignment PIN_95 -to SmgData[2]
set_location_assignment PIN_96 -to SmgData[3]
set_location_assignment PIN_97 -to SmgData[4]
set_location_assignment PIN_98 -to SmgData[5]
set_location_assignment PIN_99 -to SmgData[6]
set_location_assignment PIN_100 -to SmgData[7]
