# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../ANPPV_RISC_Pipelned_Processor.srcs/sources_1/imports/sources_1/imports/files/ALUbasic.v"
verilog xil_defaultlib  "../../../ANPPV_RISC_Pipelned_Processor.srcs/sources_1/imports/sources_1/new/ControlCodeGenerator3.v"
verilog xil_defaultlib  "../../../ANPPV_RISC_Pipelned_Processor.srcs/sources_1/imports/sources_1/imports/Temp/OperandDecode2.v"
verilog xil_defaultlib  "../../../ANPPV_RISC_Pipelned_Processor.srcs/sources_1/imports/sources_1/new/ControlCodeGenerator1Async.v"
verilog xil_defaultlib  "../../../ANPPV_RISC_Pipelned_Processor.srcs/sources_1/imports/sources_1/imports/new/IO_Module.v"
verilog xil_defaultlib  "../../../ANPPV_RISC_Pipelned_Processor.srcs/sources_1/imports/sources_1/new/StackPointer.v"
verilog xil_defaultlib  "../../../ANPPV_RISC_Pipelned_Processor.srcs/sources_1/imports/sources_1/new/RegisterFlags.v"
verilog xil_defaultlib  "../../../ANPPV_RISC_Pipelned_Processor.srcs/sources_1/imports/sources_1/new/IR.v"
verilog xil_defaultlib  "../../../ANPPV_RISC_Pipelned_Processor.srcs/sources_1/imports/sources_1/new/ControlCodeGenerator4.v"
verilog xil_defaultlib  "../../../ANPPV_RISC_Pipelned_Processor.srcs/sources_1/imports/sources_1/new/ControlCodeGenerator2.v"
verilog xil_defaultlib  "../../../ANPPV_RISC_Pipelned_Processor.srcs/sources_1/imports/sources_1/new/Buffer3.v"
verilog xil_defaultlib  "../../../ANPPV_RISC_Pipelned_Processor.srcs/sources_1/imports/sources_1/new/Buffer1.v"
verilog xil_defaultlib  "../../../ANPPV_RISC_Pipelned_Processor.srcs/sources_1/imports/sources_1/new/Bubble.v"
verilog xil_defaultlib  "../../../ANPPV_RISC_Pipelned_Processor.srcs/sources_1/imports/sources_1/imports/Temp/RegisterArr.v"
verilog xil_defaultlib  "../../../ANPPV_RISC_Pipelned_Processor.srcs/sources_1/imports/sources_1/imports/Temp/pc.v"
verilog xil_defaultlib  "../../../ANPPV_RISC_Pipelned_Processor.srcs/sources_1/imports/sources_1/imports/Temp/as2.v"
verilog xil_defaultlib  "../../../ANPPV_RISC_Pipelned_Processor.srcs/sources_1/imports/sources_1/imports/Temp/as1.v"
verilog xil_defaultlib  "../../../ANPPV_RISC_Pipelned_Processor.srcs/sources_1/imports/sources_1/imports/Temp/3PortMem.v"
verilog xil_defaultlib  "../../../ANPPV_RISC_Pipelned_Processor.srcs/sources_1/imports/sources_1/imports/files/WBModule.v"
verilog xil_defaultlib  "../../../ANPPV_RISC_Pipelned_Processor.srcs/sources_1/imports/sources_1/imports/files/OperandDecode2.v"
verilog xil_defaultlib  "../../../ANPPV_RISC_Pipelned_Processor.srcs/sources_1/imports/sources_1/imports/files/FlagRegister.v"
verilog xil_defaultlib  "../../../ANPPV_RISC_Pipelned_Processor.srcs/sources_1/imports/sources_1/imports/files/ConditionalBranch.v"
verilog xil_defaultlib  "../../../ANPPV_RISC_Pipelned_Processor.srcs/sources_1/imports/sources_1/imports/files/Buffer2.v"
verilog xil_defaultlib  "../../../ANPPV_RISC_Pipelned_Processor.srcs/sources_1/imports/sources_1/imports/files/ALUModule.v"
verilog xil_defaultlib  "../../../ANPPV_RISC_Pipelned_Processor.srcs/sources_1/imports/sources_1/new/TopModule.v"
verilog xil_defaultlib  "../../../ANPPV_RISC_Pipelned_Processor.srcs/sources_1/new/Test_Bench.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
