<def f='llvm/llvm/include/llvm/CodeGen/LiveIntervals.h' l='355' ll='358' type='ArrayRef&lt;llvm::SlotIndex&gt; llvm::LiveIntervals::getRegMaskSlotsInBlock(unsigned int MBBNum) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/LiveIntervals.h' l='353'>/// Returns a sorted array of slot indices of all instructions with register
    /// mask operands in the basic block numbered \p MBBNum.</doc>
<use f='llvm/llvm/lib/CodeGen/InterferenceCache.cpp' l='189' u='c' c='_ZN4llvm17InterferenceCache5Entry6updateEj'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='911' u='c' c='_ZN4llvm13LiveIntervals24checkRegMaskInterferenceERNS_12LiveIntervalERNS_9BitVectorE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2251' u='c' c='_ZN12_GLOBAL__N_18RAGreedy13tryLocalSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplINS1_8RegisterEEE'/>
