target:
	## Register-immediate addressing (with pre/post update)

	# Out of range
	flh	fa0, 32(+a1)
	flh	fa0, 32(a1+)
	flh	fa0, -34(+a1)
	flh	fa0, -34(a1+)
	flw	fa0, 64(+a1)
	flw	fa0, 64(a1+)
	flw	fa0, -68(+a1)
	flw	fa0, -68(a1+)
	fld	fa0, 128(+a1)
	fld	fa0, 128(a1+)
	fld	fa0, -136(+a1)
	fld	fa0, -136(a1+)
	flq	fa0, 256(+a1)
	flq	fa0, 256(a1+)
	flq	fa0, -272(+a1)
	flq	fa0, -272(a1+)
	fsh	fa0, 32(+a1)
	fsh	fa0, 32(a1+)
	fsh	fa0, -34(+a1)
	fsh	fa0, -34(a1+)
	fsw	fa0, 64(+a1)
	fsw	fa0, 64(a1+)
	fsw	fa0, -68(+a1)
	fsw	fa0, -68(a1+)
	fsd	fa0, 128(+a1)
	fsd	fa0, 128(a1+)
	fsd	fa0, -136(+a1)
	fsd	fa0, -136(a1+)
	fsq	fa0, 256(+a1)
	fsq	fa0, 256(a1+)
	fsq	fa0, -272(+a1)
	fsq	fa0, -272(a1+)

	# Unaligned
	flh	fa0, 1(+a1)
	flh	fa0, 1(a1+)
	flh	fa0, -1(+a1)
	flh	fa0, -1(a1+)
	flw	fa0, 2(+a1)
	flw	fa0, 2(a1+)
	flw	fa0, -2(+a1)
	flw	fa0, -2(a1+)
	fld	fa0, 4(+a1)
	fld	fa0, 4(a1+)
	fld	fa0, -4(+a1)
	fld	fa0, -4(a1+)
	flq	fa0, 8(+a1)
	flq	fa0, 8(a1+)
	flq	fa0, -8(+a1)
	flq	fa0, -8(a1+)
	fsh	fa0, 1(+a1)
	fsh	fa0, 1(a1+)
	fsh	fa0, -1(+a1)
	fsh	fa0, -1(a1+)
	fsw	fa0, 2(+a1)
	fsw	fa0, 2(a1+)
	fsw	fa0, -2(+a1)
	fsw	fa0, -2(a1+)
	fsd	fa0, 4(+a1)
	fsd	fa0, 4(a1+)
	fsd	fa0, -4(+a1)
	fsd	fa0, -4(a1+)
	fsq	fa0, 8(+a1)
	fsq	fa0, 8(a1+)
	fsq	fa0, -8(+a1)
	fsq	fa0, -8(a1+)


	## Pair loads

	# Invalid on loads: rs1 == rs2
	flhp	fa0, fa0, (sp)
	flhp	fa0, fa0, (+sp)
	flhp	fa0, fa0, (sp+)
	flwp	fa0, fa0, (sp)
	flwp	fa0, fa0, (+sp)
	flwp	fa0, fa0, (sp+)
	fldp	fa0, fa0, (sp)
	fldp	fa0, fa0, (+sp)
	fldp	fa0, fa0, (sp+)
	flqp	fa0, fa0, (sp)
	flqp	fa0, fa0, (+sp)
	flqp	fa0, fa0, (sp+)
