#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x556fa04c1d70 .scope module, "tb_Datapath" "tb_Datapath" 2 2;
 .timescale -9 -12;
P_0x556fa04d0960 .param/l "ANCHO" 0 2 5, +C4<00000000000000000000000000001000>;
v0x556fa05182f0_0 .var "Add_regs", 0 0;
v0x556fa05183b0_0 .var "Decr_P", 0 0;
v0x556fa0518450_0 .var "Load_regs", 0 0;
v0x556fa05184f0_0 .var "Multiplicador", 7 0;
v0x556fa0518590_0 .var "Multiplicando", 7 0;
v0x556fa0518680_0 .net "Producto", 16 0, v0x556fa0517a70_0;  1 drivers
v0x556fa0518720_0 .net "Q_Cero", 0 0, v0x556fa0517b50_0;  1 drivers
v0x556fa05187c0_0 .var "Shift_regs", 0 0;
v0x556fa0518860_0 .net "Zero", 0 0, v0x556fa0517e40_0;  1 drivers
v0x556fa05189c0_0 .var "clk", 0 0;
S_0x556fa04cb1f0 .scope module, "DUT" "Datapath" 2 15, 3 3 0, S_0x556fa04c1d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "Load_regs"
    .port_info 2 /INPUT 1 "Shift_regs"
    .port_info 3 /INPUT 1 "Add_regs"
    .port_info 4 /INPUT 1 "Decr_P"
    .port_info 5 /INPUT 8 "Multiplicando"
    .port_info 6 /INPUT 8 "Multiplicador"
    .port_info 7 /OUTPUT 17 "Producto"
    .port_info 8 /OUTPUT 1 "Zero"
    .port_info 9 /OUTPUT 1 "Q_Cero"
P_0x556fa04e1d90 .param/l "ANCHO" 0 3 3, +C4<00000000000000000000000000001000>;
v0x556fa0516fe0_0 .net "Add_regs", 0 0, v0x556fa05182f0_0;  1 drivers
v0x556fa05170c0_0 .net "Contador", 3 0, v0x556fa0514e00_0;  1 drivers
v0x556fa05171b0_0 .var "Control", 1 0;
v0x556fa0517280_0 .net "Decr_P", 0 0, v0x556fa05183b0_0;  1 drivers
v0x556fa0517320_0 .net "Load_regs", 0 0, v0x556fa0518450_0;  1 drivers
v0x556fa0517430_0 .net "Multiplicador", 7 0, v0x556fa05184f0_0;  1 drivers
v0x556fa05174f0_0 .net "Multiplicando", 7 0, v0x556fa0518590_0;  1 drivers
v0x556fa05175c0_0 .net "OUT_REGA_IN_SUMA", 7 0, v0x556fa04edc70_0;  1 drivers
v0x556fa05176b0_0 .net "OUT_REGB_IN_SUMA", 7 0, v0x556fa0513d70_0;  1 drivers
v0x556fa0517770_0 .net "OUT_REGQ", 7 0, v0x556fa0516010_0;  1 drivers
v0x556fa0517880_0 .net "OUT_SUMADOR_IN_REGA", 7 0, v0x556fa0516d70_0;  1 drivers
v0x556fa0517990_0 .var "PaseAControl", 3 0;
v0x556fa0517a70_0 .var "Producto", 16 0;
v0x556fa0517b50_0 .var "Q_Cero", 0 0;
o0x7fb4ada8c858 .functor BUFZ 1, C4<z>; HiZ drive
v0x556fa0517c10_0 .net "REGA_LSB", 0 0, o0x7fb4ada8c858;  0 drivers
v0x556fa0517cb0_0 .net "Shift_regs", 0 0, v0x556fa05187c0_0;  1 drivers
v0x556fa0517d50_0 .net "Suma_MSB", 0 0, v0x556fa0516c80_0;  1 drivers
v0x556fa0517e40_0 .var "Zero", 0 0;
L_0x7fb4ada43060 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x556fa0517f00_0 .net *"_s5", 5 0, L_0x7fb4ada43060;  1 drivers
v0x556fa0517fe0_0 .net "clk", 0 0, v0x556fa05189c0_0;  1 drivers
o0x7fb4ada8c168 .functor BUFZ 1, C4<z>; HiZ drive
v0x556fa0518080_0 .net "rst", 0 0, o0x7fb4ada8c168;  0 drivers
E_0x556fa04de490 .event edge, v0x556fa0514e00_0;
E_0x556fa04e1200/0 .event edge, v0x556fa0516fe0_0, v0x556fa0517cb0_0, v0x556fa0517280_0, v0x556fa0517320_0;
E_0x556fa04e1200/1 .event edge, v0x556fa0517990_0;
E_0x556fa04e1200 .event/or E_0x556fa04e1200/0, E_0x556fa04e1200/1;
L_0x556fa0518a90 .concat [ 2 6 0 0], v0x556fa05171b0_0, L_0x7fb4ada43060;
S_0x556fa04ee430 .scope module, "REGISTRO_A" "RegistroUniversal" 3 37, 4 3 0, S_0x556fa04cb1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 2 "Control"
    .port_info 3 /INPUT 1 "InHaciaDerecha"
    .port_info 4 /INPUT 8 "ResultadoSuma"
    .port_info 5 /INPUT 8 "EntradaParalela"
    .port_info 6 /OUTPUT 8 "Salida"
P_0x556fa04cfd30 .param/l "ANCHO" 0 4 3, +C4<00000000000000000000000000001000>;
P_0x556fa04cfd70 .param/l "Add_regs" 0 4 13, C4<00>;
P_0x556fa04cfdb0 .param/l "Decr_P" 0 4 14, C4<10>;
P_0x556fa04cfdf0 .param/l "Load_regs" 0 4 14, C4<11>;
P_0x556fa04cfe30 .param/l "Shift_regs" 0 4 13, C4<01>;
v0x556fa04ce1a0_0 .net "Control", 1 0, v0x556fa05171b0_0;  1 drivers
L_0x7fb4ada430a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x556fa04ed250_0 .net "EntradaParalela", 7 0, L_0x7fb4ada430a8;  1 drivers
v0x556fa04cf810_0 .net "InHaciaDerecha", 0 0, v0x556fa0516c80_0;  alias, 1 drivers
v0x556fa04edfc0_0 .net "ResultadoSuma", 7 0, v0x556fa0516d70_0;  alias, 1 drivers
v0x556fa04edc70_0 .var "Salida", 7 0;
v0x556fa04d0800_0 .net "clk", 0 0, v0x556fa05189c0_0;  alias, 1 drivers
v0x556fa04d04b0_0 .var "next_state", 7 0;
v0x556fa0512ec0_0 .net "rst", 0 0, o0x7fb4ada8c168;  alias, 0 drivers
v0x556fa0512f80_0 .var "state", 7 0;
E_0x556fa04de020 .event edge, v0x556fa0512f80_0;
E_0x556fa04dfd60 .event posedge, v0x556fa04d0800_0;
S_0x556fa04edad0 .scope generate, "genblk2" "genblk2" 4 22, 4 22 0, S_0x556fa04ee430;
 .timescale -9 -12;
E_0x556fa04f44a0/0 .event edge, v0x556fa04ce1a0_0, v0x556fa04edfc0_0, v0x556fa04cf810_0, v0x556fa0512f80_0;
E_0x556fa04f44a0/1 .event edge, v0x556fa04ed250_0;
E_0x556fa04f44a0 .event/or E_0x556fa04f44a0/0, E_0x556fa04f44a0/1;
S_0x556fa0513180 .scope module, "REGISTRO_B" "RegistroUniversal" 3 57, 4 3 0, S_0x556fa04cb1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 2 "Control"
    .port_info 3 /INPUT 1 "InHaciaDerecha"
    .port_info 4 /INPUT 8 "ResultadoSuma"
    .port_info 5 /INPUT 8 "EntradaParalela"
    .port_info 6 /OUTPUT 8 "Salida"
P_0x556fa0513320 .param/l "ANCHO" 0 4 3, +C4<00000000000000000000000000001000>;
P_0x556fa0513360 .param/l "Add_regs" 0 4 13, C4<00>;
P_0x556fa05133a0 .param/l "Decr_P" 0 4 14, C4<10>;
P_0x556fa05133e0 .param/l "Load_regs" 0 4 14, C4<11>;
P_0x556fa0513420 .param/l "Shift_regs" 0 4 13, C4<01>;
L_0x7fb4ada430f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x556fa0513a10_0 .net "Control", 1 0, L_0x7fb4ada430f0;  1 drivers
v0x556fa0513b10_0 .net "EntradaParalela", 7 0, v0x556fa0518590_0;  alias, 1 drivers
L_0x7fb4ada43138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x556fa0513bf0_0 .net "InHaciaDerecha", 0 0, L_0x7fb4ada43138;  1 drivers
L_0x7fb4ada43210 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x556fa0513c90_0 .net "ResultadoSuma", 7 0, L_0x7fb4ada43210;  1 drivers
v0x556fa0513d70_0 .var "Salida", 7 0;
v0x556fa0513ea0_0 .net "clk", 0 0, v0x556fa05189c0_0;  alias, 1 drivers
v0x556fa0513f40_0 .var "next_state", 7 0;
v0x556fa0514000_0 .net "rst", 0 0, o0x7fb4ada8c168;  alias, 0 drivers
v0x556fa05140a0_0 .var "state", 7 0;
E_0x556fa0513730 .event edge, v0x556fa05140a0_0;
S_0x556fa0513790 .scope generate, "genblk2" "genblk2" 4 22, 4 22 0, S_0x556fa0513180;
 .timescale -9 -12;
E_0x556fa0513980/0 .event edge, v0x556fa0513a10_0, v0x556fa0513c90_0, v0x556fa0513bf0_0, v0x556fa05140a0_0;
E_0x556fa0513980/1 .event edge, v0x556fa0513b10_0;
E_0x556fa0513980 .event/or E_0x556fa0513980/0, E_0x556fa0513980/1;
S_0x556fa0514280 .scope module, "REGISTRO_P" "RegistroUniversal" 3 67, 4 3 0, S_0x556fa04cb1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 2 "Control"
    .port_info 3 /INPUT 1 "InHaciaDerecha"
    .port_info 4 /INPUT 4 "ResultadoSuma"
    .port_info 5 /INPUT 4 "EntradaParalela"
    .port_info 6 /OUTPUT 4 "Salida"
P_0x556fa0514400 .param/l "ANCHO" 0 4 3, +C4<000000000000000000000000000000100>;
P_0x556fa0514440 .param/l "Add_regs" 0 4 13, C4<00>;
P_0x556fa0514480 .param/l "Decr_P" 0 4 14, C4<10>;
P_0x556fa05144c0 .param/l "Load_regs" 0 4 14, C4<11>;
P_0x556fa0514500 .param/l "Shift_regs" 0 4 13, C4<01>;
v0x556fa0514ae0_0 .net "Control", 1 0, v0x556fa05171b0_0;  alias, 1 drivers
L_0x7fb4ada431c8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x556fa0514bc0_0 .net "EntradaParalela", 3 0, L_0x7fb4ada431c8;  1 drivers
L_0x7fb4ada43180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x556fa0514c80_0 .net "InHaciaDerecha", 0 0, L_0x7fb4ada43180;  1 drivers
L_0x7fb4ada43258 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x556fa0514d20_0 .net "ResultadoSuma", 3 0, L_0x7fb4ada43258;  1 drivers
v0x556fa0514e00_0 .var "Salida", 3 0;
v0x556fa0514f30_0 .net "clk", 0 0, v0x556fa05189c0_0;  alias, 1 drivers
v0x556fa0515020_0 .var "next_state", 3 0;
v0x556fa0515100_0 .net "rst", 0 0, o0x7fb4ada8c168;  alias, 0 drivers
v0x556fa05151f0_0 .var "state", 3 0;
E_0x556fa0514810 .event edge, v0x556fa05151f0_0;
S_0x556fa0514870 .scope generate, "genblk1" "genblk1" 4 22, 4 22 0, S_0x556fa0514280;
 .timescale -9 -12;
E_0x556fa0514a60 .event edge, v0x556fa04ce1a0_0, v0x556fa05151f0_0, v0x556fa0514bc0_0;
S_0x556fa05153f0 .scope module, "REGISTRO_Q" "RegistroUniversal" 3 47, 4 3 0, S_0x556fa04cb1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 2 "Control"
    .port_info 3 /INPUT 1 "InHaciaDerecha"
    .port_info 4 /INPUT 8 "ResultadoSuma"
    .port_info 5 /INPUT 8 "EntradaParalela"
    .port_info 6 /OUTPUT 8 "Salida"
P_0x556fa0515570 .param/l "ANCHO" 0 4 3, +C4<00000000000000000000000000001000>;
P_0x556fa05155b0 .param/l "Add_regs" 0 4 13, C4<00>;
P_0x556fa05155f0 .param/l "Decr_P" 0 4 14, C4<10>;
P_0x556fa0515630 .param/l "Load_regs" 0 4 14, C4<11>;
P_0x556fa0515670 .param/l "Shift_regs" 0 4 13, C4<01>;
v0x556fa0515c80_0 .net "Control", 1 0, v0x556fa05171b0_0;  alias, 1 drivers
v0x556fa0515db0_0 .net "EntradaParalela", 7 0, v0x556fa05184f0_0;  alias, 1 drivers
v0x556fa0515e90_0 .net "InHaciaDerecha", 0 0, o0x7fb4ada8c858;  alias, 0 drivers
v0x556fa0515f30_0 .net "ResultadoSuma", 7 0, v0x556fa0516010_0;  alias, 1 drivers
v0x556fa0516010_0 .var "Salida", 7 0;
v0x556fa0516120_0 .net "clk", 0 0, v0x556fa05189c0_0;  alias, 1 drivers
v0x556fa05161c0_0 .var "next_state", 7 0;
v0x556fa0516280_0 .net "rst", 0 0, o0x7fb4ada8c168;  alias, 0 drivers
v0x556fa0516320_0 .var "state", 7 0;
E_0x556fa05159a0 .event edge, v0x556fa0516320_0;
S_0x556fa0515a00 .scope generate, "genblk2" "genblk2" 4 22, 4 22 0, S_0x556fa05153f0;
 .timescale -9 -12;
E_0x556fa0515bf0/0 .event edge, v0x556fa04ce1a0_0, v0x556fa0515f30_0, v0x556fa0515e90_0, v0x556fa0516320_0;
E_0x556fa0515bf0/1 .event edge, v0x556fa0515db0_0;
E_0x556fa0515bf0 .event/or E_0x556fa0515bf0/0, E_0x556fa0515bf0/1;
S_0x556fa0516520 .scope module, "SUMA" "Sumador" 3 35, 5 3 0, S_0x556fa04cb1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /INPUT 8 "Control"
    .port_info 4 /OUTPUT 8 "sum"
    .port_info 5 /OUTPUT 1 "cout"
P_0x556fa05166f0 .param/l "ANCHO" 0 5 3, +C4<00000000000000000000000000001000>;
v0x556fa0516950_0 .net "Control", 7 0, L_0x556fa0518a90;  1 drivers
v0x556fa0516a50_0 .net "a", 7 0, v0x556fa04edc70_0;  alias, 1 drivers
v0x556fa0516b10_0 .net "b", 7 0, v0x556fa0513d70_0;  alias, 1 drivers
L_0x7fb4ada43018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x556fa0516be0_0 .net "cin", 0 0, L_0x7fb4ada43018;  1 drivers
v0x556fa0516c80_0 .var "cout", 0 0;
v0x556fa0516d70_0 .var "sum", 7 0;
v0x556fa0516e40_0 .var "sumita", 8 0;
E_0x556fa05168c0 .event edge, v0x556fa04edc70_0, v0x556fa0513d70_0, v0x556fa0516950_0, v0x556fa0516e40_0;
    .scope S_0x556fa0516520;
T_0 ;
    %wait E_0x556fa05168c0;
    %load/vec4 v0x556fa0516a50_0;
    %pad/u 9;
    %load/vec4 v0x556fa0516b10_0;
    %pad/u 9;
    %add;
    %store/vec4 v0x556fa0516e40_0, 0, 9;
    %load/vec4 v0x556fa0516950_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x556fa0516e40_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x556fa0516d70_0, 0, 8;
T_0.0 ;
    %load/vec4 v0x556fa0516e40_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0x556fa0516c80_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x556fa04edad0;
T_1 ;
    %wait E_0x556fa04f44a0;
    %load/vec4 v0x556fa04ce1a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x556fa04edfc0_0;
    %store/vec4 v0x556fa04d04b0_0, 0, 8;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x556fa04cf810_0;
    %load/vec4 v0x556fa0512f80_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x556fa04d04b0_0, 0, 8;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x556fa0512f80_0;
    %store/vec4 v0x556fa04d04b0_0, 0, 8;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0x556fa04ed250_0;
    %store/vec4 v0x556fa04d04b0_0, 0, 8;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x556fa04ee430;
T_2 ;
    %wait E_0x556fa04dfd60;
    %load/vec4 v0x556fa0512ec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x556fa0512f80_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x556fa04d04b0_0;
    %assign/vec4 v0x556fa0512f80_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x556fa04ee430;
T_3 ;
    %wait E_0x556fa04de020;
    %load/vec4 v0x556fa0512f80_0;
    %store/vec4 v0x556fa04edc70_0, 0, 8;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x556fa0515a00;
T_4 ;
    %wait E_0x556fa0515bf0;
    %load/vec4 v0x556fa0515c80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x556fa0515f30_0;
    %store/vec4 v0x556fa05161c0_0, 0, 8;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x556fa0515e90_0;
    %load/vec4 v0x556fa0516320_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x556fa05161c0_0, 0, 8;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x556fa0516320_0;
    %store/vec4 v0x556fa05161c0_0, 0, 8;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x556fa0515db0_0;
    %store/vec4 v0x556fa05161c0_0, 0, 8;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x556fa05153f0;
T_5 ;
    %wait E_0x556fa04dfd60;
    %load/vec4 v0x556fa0516280_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x556fa0516320_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x556fa05161c0_0;
    %assign/vec4 v0x556fa0516320_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x556fa05153f0;
T_6 ;
    %wait E_0x556fa05159a0;
    %load/vec4 v0x556fa0516320_0;
    %store/vec4 v0x556fa0516010_0, 0, 8;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x556fa0513790;
T_7 ;
    %wait E_0x556fa0513980;
    %load/vec4 v0x556fa0513a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v0x556fa0513c90_0;
    %store/vec4 v0x556fa0513f40_0, 0, 8;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v0x556fa0513bf0_0;
    %load/vec4 v0x556fa05140a0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x556fa0513f40_0, 0, 8;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0x556fa05140a0_0;
    %store/vec4 v0x556fa0513f40_0, 0, 8;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0x556fa0513b10_0;
    %store/vec4 v0x556fa0513f40_0, 0, 8;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x556fa0513180;
T_8 ;
    %wait E_0x556fa04dfd60;
    %load/vec4 v0x556fa0514000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x556fa05140a0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x556fa0513f40_0;
    %assign/vec4 v0x556fa05140a0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x556fa0513180;
T_9 ;
    %wait E_0x556fa0513730;
    %load/vec4 v0x556fa05140a0_0;
    %store/vec4 v0x556fa0513d70_0, 0, 8;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x556fa0514870;
T_10 ;
    %wait E_0x556fa0514a60;
    %load/vec4 v0x556fa0514ae0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v0x556fa05151f0_0;
    %store/vec4 v0x556fa0515020_0, 0, 4;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v0x556fa05151f0_0;
    %store/vec4 v0x556fa0515020_0, 0, 4;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x556fa05151f0_0;
    %subi 1, 0, 4;
    %store/vec4 v0x556fa0515020_0, 0, 4;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v0x556fa0514bc0_0;
    %store/vec4 v0x556fa0515020_0, 0, 4;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x556fa0514280;
T_11 ;
    %wait E_0x556fa04dfd60;
    %load/vec4 v0x556fa0515100_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x556fa05151f0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x556fa0515020_0;
    %assign/vec4 v0x556fa05151f0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x556fa0514280;
T_12 ;
    %wait E_0x556fa0514810;
    %load/vec4 v0x556fa05151f0_0;
    %store/vec4 v0x556fa0514e00_0, 0, 4;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x556fa04cb1f0;
T_13 ;
    %wait E_0x556fa04e1200;
    %load/vec4 v0x556fa0516fe0_0;
    %load/vec4 v0x556fa0517cb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x556fa0517280_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x556fa0517320_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x556fa0517990_0, 0, 4;
    %load/vec4 v0x556fa0517990_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %jmp T_13.4;
T_13.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x556fa05171b0_0, 0, 2;
    %jmp T_13.4;
T_13.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x556fa05171b0_0, 0, 2;
    %jmp T_13.4;
T_13.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x556fa05171b0_0, 0, 2;
    %jmp T_13.4;
T_13.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x556fa05171b0_0, 0, 2;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x556fa04cb1f0;
T_14 ;
    %wait E_0x556fa04de490;
    %load/vec4 v0x556fa0517d50_0;
    %load/vec4 v0x556fa05175c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x556fa0517770_0;
    %concat/vec4; draw_concat_vec4
    %cassign/vec4 v0x556fa0517a70_0;
    %load/vec4 v0x556fa0517770_0;
    %parti/s 1, 0, 2;
    %cassign/vec4 v0x556fa0517b50_0;
    %load/vec4 v0x556fa05170c0_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556fa0517e40_0, 0, 1;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556fa0517e40_0, 0, 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x556fa04c1d70;
T_15 ;
    %vpi_call 2 26 "$dumpfile", "datapath.vcd" {0 0 0};
    %vpi_call 2 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x556fa04c1d70 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x556fa04c1d70;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556fa05189c0_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x556fa04c1d70;
T_17 ;
    %delay 5000, 0;
    %load/vec4 v0x556fa05189c0_0;
    %inv;
    %store/vec4 v0x556fa05189c0_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x556fa04c1d70;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556fa0518450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556fa05187c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556fa05182f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556fa05183b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 23, 0, 8;
    %store/vec4 v0x556fa05184f0_0, 0, 8;
    %pushi/vec4 215, 0, 8;
    %store/vec4 v0x556fa0518590_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556fa0518450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556fa05187c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556fa05182f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556fa05183b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556fa0518450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556fa05187c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556fa05182f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556fa05183b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556fa0518450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556fa05187c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556fa05182f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556fa05183b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556fa0518450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556fa05187c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556fa05182f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556fa05183b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556fa0518450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556fa05187c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556fa05182f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556fa05183b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556fa0518450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556fa05187c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556fa05182f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556fa05183b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556fa0518450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556fa05187c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556fa05182f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556fa05183b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556fa0518450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556fa05187c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556fa05182f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556fa05183b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556fa0518450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556fa05187c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556fa05182f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556fa05183b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556fa0518450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556fa05187c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556fa05182f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556fa05183b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556fa0518450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556fa05187c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556fa05182f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556fa05183b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556fa0518450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556fa05187c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556fa05182f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556fa05183b0_0, 0, 1;
    %vpi_call 2 142 "$finish" {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tb_Datapath.v";
    "Datapath.v";
    "RegistroUniversal.v";
    "Sumador.v";
