MC_SEQ_MISC0_GDDR5_SHIFT	,	V_234
StutterEnable	,	V_477
masterReset	,	V_564
MemoryLevel	,	V_482
mmMC_SEQ_CAS_TIMING	,	V_265
usMclkDependencyTableOffset	,	V_727
setting	,	V_573
samu_power_gated	,	V_239
soft_regs_start	,	V_306
MC_RD_ENABLE	,	V_651
cks_enable	,	V_78
"Too many voltage values for VDDC. Trimming to fit state table."	,	L_27
fiji_enable_disable_acp_dpm	,	F_184
sclk_dpm_key_disabled	,	V_156
fiji_get_mclk_od	,	F_221
PPFIJI_VOTINGRIGHTSCLIENTS_DFLT6	,	V_30
fiji_enable_smc_cac	,	F_152
fiji_trim_dpm_states	,	F_179
PPFIJI_VOTINGRIGHTSCLIENTS_DFLT7	,	V_32
PPFIJI_VOTINGRIGHTSCLIENTS_DFLT4	,	V_26
PPFIJI_VOTINGRIGHTSCLIENTS_DFLT5	,	V_28
sclk_bootup_value	,	V_125
usClockStretchAmount	,	V_179
atomctrl_get_reference_clock	,	F_98
FIJI_AT_DFLT	,	V_150
"Failed to enable voltage control!"	,	L_95
MC_CONFIG_MCD__MCD6_WR_ENABLE_MASK	,	V_678
is_tlu_enabled	,	V_187
is_uvd_enabled	,	V_479
PPFIJI_VOTINGRIGHTSCLIENTS_DFLT2	,	V_22
SMC_RAM_END	,	V_147
fiji_get_dpm_level_enable_mask_value	,	F_92
EnabledForActivity	,	V_381
PPFIJI_VOTINGRIGHTSCLIENTS_DFLT3	,	V_24
"Failed to freeze SCLK DPM during FreezeSclkMclkDPM Function!"	,	L_136
PPFIJI_VOTINGRIGHTSCLIENTS_DFLT0	,	V_18
vddci_table	,	V_430
PPFIJI_VOTINGRIGHTSCLIENTS_DFLT1	,	V_20
pcie_lane_cap	,	V_214
PP_PowerSource_DC	,	V_787
size	,	V_119
usMaxFanRPM	,	V_199
"Unknown throttling event sources."	,	L_93
mclk_bootup_value	,	V_127
SMU73_Discrete_MCArbDramTimingTable	,	V_530
cpl_cntl	,	V_647
"Failed to enable SCLK control!"	,	L_108
fiji_populate_ulv_state	,	F_91
phm_apply_dal_min_voltage_request	,	F_161
ixLCAC_MC2_CNTL	,	V_662
"Failed to get Memory PLL Dividers."	,	L_46
phm_cap_unset	,	F_7
result	,	V_73
VclkDivider	,	V_538
"Attempt to disable Master Deep Sleep switch failed!"	,	L_80
pcie_entry_cnt	,	V_455
GraphicsVoltageChangeEnable	,	V_599
"can not find divide id for samu clock"	,	L_56
fan_table_start	,	V_310
"Failed to initialize VCE Level!"	,	L_68
RESET_BUSY_CNT	,	V_288
mclk_stutter_mode_threshold	,	V_42
ixCG_THERMAL_INT	,	V_886
phm_ppt_v1_mm_clock_voltage_dependency_table	,	V_94
usBootUpMVDDCVoltage	,	V_130
"Overdrive mclk exceeds limit"	,	L_134
BapmVddcVidLoSidd	,	V_361
cac_dtp_table	,	V_178
dep_table	,	V_252
"Failed to program voting clients!"	,	L_100
mmMC_ARB_DRAM_TIMING	,	V_323
i	,	V_69
j	,	V_70
gen_speed	,	V_350
m	,	V_857
ixPCIE_LC_SPEED_CNTL	,	V_111
PP_PowerSource_AC	,	V_785
SMU73_MAX_LEVELS_MVDD	,	V_261
supportedPowerLevels	,	V_747
fiji_clock_stretcher_ddt_table	,	V_577
uvd_clks	,	V_768
PHM_PlatformCaps_StablePState	,	V_795
us_vdd	,	V_64
fiji_process_firmware_header	,	F_69
ULONG	,	T_9
fiji_complete_dependency_tables	,	F_23
LowSclkInterruptThreshold	,	V_851
fiji_get_mclk_frequency_ratio	,	F_106
cgs_mode_info	,	V_870
"Failed to enable deep sleep master switch!"	,	L_110
MC_ARB_BURST_TIME	,	V_325
FDO_PWM_MODE	,	V_900
minFreq	,	V_569
PHM_AutoThrottleSource_Thermal	,	V_694
"Failed to init sclk threshold!"	,	L_16
CGS_SYSTEM_INFO_PCIE_GEN_INFO	,	V_207
fiji_request_link_speed_change_before_state_change	,	F_174
DYNAMIC_PM_EN	,	V_685
UpThreshold	,	V_384
fast_watermark_threshold	,	V_447
AMD_DPM_FORCED_LEVEL_HIGH	,	V_711
ixCG_DISPLAY_GAP_CNTL2	,	V_874
"Failed to enable ULV!"	,	L_109
disableFrameModulation	,	V_743
fiji_reset_single_dpm_table	,	F_79
CGS_IND_REG__PCIE	,	V_110
ulDefaultEngineClock	,	V_126
ret	,	V_710
SPLL_FB_DIV	,	V_408
"Failed to enable SMC CAC!"	,	L_112
classification_flag	,	V_718
mclk_dep_table	,	V_726
pcie_table	,	V_344
DPM_EVENT_SRC_DIGITAL_OR_EXTERNAL	,	V_698
arb_dest	,	V_317
fiji_smumgr	,	V_297
MC_CONFIG_MCD__MC_RD_ENABLE_MASK	,	V_680
ref_clock	,	V_397
AMD_DPM_FORCED_LEVEL_AUTO	,	V_713
vddci_bootup_value	,	V_133
vCG_SPLL_FUNC_CNTL_2	,	V_219
vCG_SPLL_FUNC_CNTL_3	,	V_221
pcie_lane_power_saving	,	V_50
vCG_SPLL_FUNC_CNTL_4	,	V_223
hardwarePerformanceLevels	,	V_190
fiji_find_boot_level	,	F_122
MemoryVoltageChangeEnable	,	V_607
ixCG_ULV_PARAMETER	,	V_598
PP_Clocks	,	V_774
PPSMC_MSG_UVDDPM_Disable	,	V_835
PP_HOST_TO_SMC_UL	,	F_95
pcie_dpm_key_disabled	,	V_158
low_sclk_interrupt_threshold	,	V_242
fiji_populate_single_memory_level	,	F_109
SmioMask2	,	V_636
"Failed to enable SCLK DPM during DPM Start Function!"	,	L_81
"Failed to unfreeze SCLK DPM during UnFreezeSclkMclkDPM Function!"	,	L_144
SmioMask1	,	V_635
le32_to_cpu	,	F_33
mmMC_SEQ_RD_CTL_D1_LP	,	V_272
mmMC_SEQ_RD_CTL_D1	,	V_273
mmMC_SEQ_RD_CTL_D0	,	V_271
VoltageResponseTime	,	V_609
VDDC_SHIFT	,	V_431
"Failed to enable voltage DPM during DPM Start Function!"	,	L_84
fiji_get_maximum_link_speed	,	F_173
PPSMC_Msg	,	V_833
GraphicsInterval	,	V_601
VR_SMIO_PATTERN_1	,	V_586
VR_SMIO_PATTERN_2	,	V_589
ATOM_PPLIB_CLASSIFICATION_UI_SHIFT	,	V_732
pcurrent_state	,	V_817
pp_hw_power_state	,	V_2
vddci	,	V_108
fiji_populate_smc_uvd_level	,	F_121
dyn_state	,	V_90
dll_default_on	,	V_145
mpll_post_divider	,	V_473
fiji_set_power_state_tasks	,	F_195
fiji_populate_ulv_level	,	F_88
DYN_SPREAD_SPECTRUM_EN	,	V_704
tonga_notify_smc_display_change	,	F_151
CAIL_PCIE_LINK_SPEED_SUPPORT_GEN3	,	V_211
"Failed to get MC microcode version!"	,	L_15
"Failed to disable SCLK DPM!"	,	L_87
"Failed to setup default DPM tables!"	,	L_62
MC_SEQ_CNTL__CAC_EN_MASK	,	V_683
AcDcGpio	,	V_622
allowed_sclk_vdd_table	,	V_102
tonga_get_mc_microcode_version	,	F_50
mclk_table	,	V_92
need_update_smu7_dpm_table	,	V_809
Smio	,	V_634
"Can't find requested voltage id in vdd_dep_on_sclk table!"	,	L_3
fiji_read_smc_sram_dword	,	F_70
"Trying to set Enable Mask when DPM is disabled \n"	,	L_148
aclk	,	V_509
fiji_populate_smc_initailial_state	,	F_124
pcie_gen	,	V_140
tmp	,	V_300
CKS_LOOKUPTable	,	V_567
"Error retrieving Engine Clock dividers from VBIOS."	,	L_40
pp_power_state	,	V_715
fiji_print_current_perforce_level	,	F_198
fiji_populate_smc_acp_level	,	F_116
PHM_PlatformCaps_UVDDPM	,	V_845
clk	,	V_65
fiji_get_svi2_vdd_voltage_table	,	F_57
DPMTABLE_UPDATE_SCLK	,	V_811
max_vol_steps	,	V_257
max_limits	,	V_781
use_pcie_power_saving_levels	,	V_347
fiji_generate_dpm_level_enable_mask	,	F_180
SMC	,	V_315
"Set Mclk Dpm enable Mask failed"	,	L_152
VOLT_PWRMGT_EN	,	V_243
mc_arb_dram_timing2	,	V_319
PHM_PlatformCaps_DynamicPatchPowerState	,	V_163
"Failed to initialize ULV state!"	,	L_63
smu_data	,	V_298
disable_mclk_switching	,	V_776
clk_s	,	V_414
MC_CONFIG_MCD__MC_RD_ENABLE__SHIFT	,	V_681
fiji_patch_lookup_table_with_leakage	,	F_17
DISP_GAP	,	V_282
mm_boot_level_offset	,	V_843
engineClock	,	V_796
"2.5GB, x1"	,	L_176
clk_v	,	V_416
PPSMC_MSG_DisableULV	,	V_641
entry_index	,	V_762
fiji_sort_lookup_table	,	F_22
MC_CONFIG_MCD__MCD4_WR_ENABLE_MASK	,	V_676
uvd_power_gated	,	V_237
mmMC_SEQ_RESERVE_0_S	,	V_652
atomctrl_get_dfs_pll_dividers_vi	,	F_115
"uvd    %sabled\n"	,	L_168
BapmVddcVidHiSidd	,	V_364
protection	,	V_691
crev	,	V_121
stay_in_boot	,	V_142
ThermGpio	,	V_614
PHM_PlatformCaps_DynamicUVDState	,	V_51
"This table is mandatory"	,	L_35
stable_pstate_sclk	,	V_782
pcie_gen_power_saving	,	V_48
uvd_enabled	,	V_181
ActivityLevel	,	V_441
"5.0GB, x16"	,	L_177
"\n [GPU load]: %u%%\n\n"	,	L_167
fiji_setup_pcie_table_entry	,	F_80
"Failed to upload DPM level enabled mask!"	,	L_164
UvdLevel	,	V_533
fiji_get_current_pcie_lane_number	,	F_28
MC_CONFIG_MCD	,	V_650
"does not match VBIOS boot VDDCI level"	,	L_131
pcie_lane_bootup_value	,	V_136
VBlankTimeout	,	V_876
mmMC_SEQ_RAS_TIMING	,	V_263
ulMclk	,	V_754
fiji_hwmgr_init	,	F_223
PHM_PlatformCaps_ControlVDDCI	,	V_176
mclk_dpm0_activity_target	,	V_155
ulv_supported	,	V_180
"Failed to trim VDDCI table."	,	L_20
PHM_PlatformCaps_MicrocodeFanControl	,	V_896
fiji_get_sclk_for_voltage_evv	,	F_10
engine_clock	,	V_139
allowed_mclk_vdd_table	,	V_103
SPC	,	V_382
"Trying to Unfreeze SCLK DPM when DPM is disabled"	,	L_143
cg_spll_spread_spectrum	,	V_395
fiji_update_vce_dpm	,	F_186
DPM_EVENT_SRC_EXTERNAL	,	V_697
PPFIJI_MCLK_TARGETACTIVITY_DFLT	,	V_154
PPSMC_MSG_MASTER_DeepSleep_OFF	,	V_643
mode	,	V_895
max_clock_voltage_on_ac	,	V_106
SPLL_PDIV_A	,	V_405
dpm_level_enable_mask	,	V_387
uvd_clocks	,	V_748
ulCapsAndSettings	,	V_738
max_sclk	,	V_814
VclkFrequency	,	V_534
fiji_set_mclk_od	,	F_222
array_size	,	V_458
ThermOutPolarity	,	V_626
current_ps	,	V_772
PP_MCLK	,	V_904
phm_ppt_v1_pcie_table	,	V_343
evv_default	,	V_68
"can not find VDDC voltage value for "	,	L_43
phm_cap_enabled	,	F_12
tonga_get_powerplay_table_entry	,	F_169
mmMC_SEQ_RAS_TIMING_LP	,	V_262
AMDGPU_DEFAULT_PCIE_MLW_MASK	,	V_215
uint16_t	,	T_2
mmMC_CONFIG_MCD	,	V_671
pl1	,	V_909
"Voltage Lookup Table empty."	,	L_21
pl2	,	V_910
bgate	,	V_842
fiji_force_clock_level	,	F_214
force_pcie_gen	,	V_168
DPMTABLE_OD_UPDATE_SCLK	,	V_810
us_max_fan_rpm	,	V_879
RESET_SCLK_CNT	,	V_287
DPG_PIPE_STUTTER_CONTROL	,	V_480
golden_mclk_table	,	V_918
"Lookup table is empty"	,	L_2
fiji_get_evv_voltages	,	F_11
PHM_PlatformCaps_ODFuzzyFanControlSupport	,	V_205
cg_spll_spread_spectrum_2	,	V_396
"Failed to initialize Graphics Level!"	,	L_65
MemoryBootLevel	,	V_542
"Overdrive sclk exceeds limit"	,	L_133
"Performance levels exceeds Driver limit!"	,	L_127
target_link_speed	,	V_818
PP_ASSERT_WITH_CODE	,	F_2
arb_table_start	,	V_312
atomctrl_get_memory_pll_dividers_vi	,	F_108
phm_set_power_state_input	,	V_806
fiji_freeze_sclk_mclk_dpm	,	F_176
"Failed to disable power containment!"	,	L_117
SCLK_PWRMGT_OFF	,	V_639
fiji_enable_disable_uvd_dpm	,	F_181
VOLTAGE_TYPE_VDDC	,	V_80
"Failed to freeze MCLK DPM during FreezeSclkMclkDPM Function!"	,	L_138
PcieLaneCount	,	V_380
max_clock_voltage_on_dc	,	V_91
"Cannot find ACPI VDDCI voltage value "	,	L_53
ixLCAC_MC3_CNTL	,	V_663
fiji_apply_state_adjust_rules	,	F_170
PP_StateUILabel_Battery	,	V_770
SoftRegisters	,	V_305
MC_SEQ_MISC0_GDDR5_MASK	,	V_233
smum_send_msg_to_smc	,	F_76
LinkLevel	,	V_378
fiji_dpm_get_mclk	,	F_197
fiji_update_uvd_dpm	,	F_185
BootVddc	,	V_543
"VDD dependency on SCLK table has to have is missing.	\(NL)		This table is mandatory"	,	L_7
"VI should always have 2 performance levels"	,	L_132
PHM_PlatformCaps_SclkDeepSleep	,	V_161
num_active_displays	,	V_864
ClockStretcherAmount	,	V_558
performance_level	,	V_721
SpllSpreadSpectrum	,	V_426
fiji_dpm_table	,	V_359
lanes	,	V_741
state	,	V_367
PP_Max_PCIEGen	,	V_354
fiji_leakage_voltage	,	V_86
fiji_are_power_levels_equal	,	F_216
vddc_lookup_table	,	V_76
PPSMC_MSG_VCEDPM_Disable	,	V_837
fiji_set_max_fan_rpm_output	,	F_204
CGS_IND_REG__SMC	,	V_7
"Invalid PCIe lane width!"	,	L_10
PowerThrottle	,	V_446
"Invalid VDDC value, greater than 2v!"	,	L_4
input	,	V_805
"to exceed max number!"	,	L_31
staticEnable	,	V_565
CG_THERMAL_CTRL	,	V_699
us_cac_low	,	V_362
GFP_KERNEL	,	V_143
to_be_deleted	,	V_735
"Single VDDCI entry VDDCI/MCLK dependency table "	,	L_130
sys_info	,	V_186
fiji_setup_default_pcie_table	,	F_81
"Voltage value looks like a Leakage ID but it's not patched \n"	,	L_5
fiji_register_internal_thermal_interrupt	,	F_206
"Failed to unfreeze MCLK DPM during UnFreezeSclkMclkDPM Function!"	,	L_146
"8.0GB, x16"	,	L_178
leakage_table	,	V_87
PHM_SET_FIELD	,	F_65
PPSMC_MSG_PCIeDPM_ForceLevel	,	V_707
found	,	V_247
ucMemoryClockIndexHigh	,	V_759
usDefaultTargetOperatingTemp	,	V_193
UvdLevelCount	,	V_531
ATOM_PPLIB_CLASSIFICATION_UI_MASK	,	V_731
PHM_PlatformCaps_UnTabledHardwareInterface	,	V_159
golden_sclk_table	,	V_917
fiji_hwmgr	,	V_10
ul_fb_div	,	V_401
mmMC_SEQ_WR_CTL_D1_LP	,	V_268
"Failed to retrieve MVDD table."	,	L_22
seq_file	,	V_856
amd_dpm_forced_level	,	V_709
usClassification	,	V_730
PHASES_SHIFT	,	V_433
PHM_PlatformCaps_ThermalOutGPIO	,	V_624
Flags	,	V_491
PP_SMC_TO_HOST_UL	,	F_126
fiji_program_static_screen_threshold_parameters	,	F_63
FirmwareInfo	,	V_123
fiji_get_sclk_od	,	F_219
STATIC_SCREEN_THRESHOLD_UNIT	,	V_277
SMU73_Discrete_DpmTable	,	V_360
SamuLevelCount	,	V_511
mc_arb_dram_timing	,	V_318
ecclk	,	V_791
STATIC_SCREEN_THRESHOLD	,	V_278
mmMC_SEQ_CNTL	,	V_682
PHM_AutoThrottleSource_External	,	V_696
pcie	,	V_740
MC_CONFIG_MCD__MCD0_WR_ENABLE_MASK	,	V_672
SCLK_PWRMGT_CNTL	,	V_286
PPSMC_MSG_ACPDPM_Disable	,	V_841
"Failed to retrieve SVI2 VDDCI table from dependancy table."	,	L_25
VDDC_VRHOT_GPIO_PINID	,	V_616
PHM_PlatformCaps_OD6PlusinACSupport	,	V_826
fiji_program_display_gap	,	F_200
cgs_get_active_displays_info	,	F_171
mmMC_SEQ_CAS_TIMING_LP	,	V_264
spll_func_cntl	,	V_392
PCIeBootLinkLevel	,	V_612
source	,	V_702
SclkFrequency	,	V_423
LCAC_CPL_CNTL__CPL_THRESHOLD__SHIFT	,	V_657
SMU73_Discrete_MemoryLevel	,	V_468
cks_voffset	,	V_560
"Attempt to enable Master Deep Sleep switch failed!"	,	L_79
SCLK_MUX_SEL	,	V_496
phm_ppt_v1_information	,	V_57
PPSMC_MSG_API_GetMclkFrequency	,	V_862
PPSMC_MSG_VCEDPM_Enable	,	V_836
"Failed to program memory timing parameters!"	,	L_162
fiji_program_mem_timing_parameters	,	F_190
ixCG_DISPLAY_GAP_CNTL	,	V_280
MclkFrequency	,	V_471
"Failed to populate MCLK during PopulateNewDPMClocksStates Function!"	,	L_141
CG_THERMAL_INT_CTRL__THERM_INTL_MASK_MASK	,	V_889
decode_pcie_lane_width	,	F_29
fiji_check_states_equal	,	F_217
vCG_SPLL_SPREAD_SPECTRUM	,	V_225
eclk	,	V_504
vvalue	,	V_246
CG_SPLL_FUNC_CNTL	,	V_403
pp_eventmgr	,	V_884
"Failed to initialize ARB table index!"	,	L_104
PPSMC_MSG_API_GetSclkFrequency	,	V_860
mclk_dpm_key_disabled	,	V_157
LinkLevelCount	,	V_386
ClockStretcherDataTableEntry	,	V_575
is_memory_gddr5	,	V_231
PCIE_LC_SPEED_CNTL	,	V_112
psb	,	V_915
psa	,	V_914
PHM_READ_FIELD	,	F_73
"can not find divide id for Dclk clock"	,	L_59
fiji_dpm_set_interrupt_state	,	F_205
hw_ps	,	V_3
ATOM_Tonga_State	,	T_11
ulSclk	,	V_756
us_cac_high	,	V_365
RESETLC	,	V_689
ucEngineClockIndexHigh	,	V_760
PHM_PlatformCaps_EnableSMU7ThermalManagement	,	V_182
vddc_phase_shed_control	,	V_183
"Too many voltage values for VDDCI. Trimming to fit state table."	,	L_28
PPSMC_MSG_SAMUDPM_SetEnabledMask	,	V_848
fiji_ps	,	V_773
fiji_notify_link_speed_change_after_state_change	,	F_194
ATOM_VIRTUAL_VOLTAGE_ID0	,	V_75
stretch_amount2	,	V_555
kzalloc	,	F_38
now	,	V_907
LCAC_CPL_CNTL__CPL_ENABLE_MASK	,	V_658
dram_timing	,	V_517
McArbBurstTime	,	V_527
"Failed to populate and upload SCLK MCLK DPM levels!"	,	L_158
acpi_pcie_gen	,	V_767
is_update_required	,	V_916
ixSMC_SCRATCH9	,	V_335
atomctrl_get_engine_clock_spread_spectrum	,	F_99
"MVDD Voltage is outside the supported range."	,	L_50
fiji_program_memory_timing_parameters	,	F_120
VoltageDownHyst	,	V_445
ThermOutGpio	,	V_625
fiji_upload_dpmlevel_enable_mask	,	F_160
ulDefaultMemoryClock	,	V_128
tmp_result	,	V_101
fiji_dpm_force_dpm_level	,	F_165
equal	,	V_913
GraphicsDpmLevelCount	,	V_464
fiji_patch_with_vdd_leakage	,	F_15
mmSMC_MSG_ARG_0	,	V_861
fiji_set_private_data_based_on_pptable	,	F_24
"Failed to read clock registers!"	,	L_11
PHM_PlatformCaps_AutomaticDCTransition	,	V_593
mmMC_SEQ_MISC0	,	V_230
"can not populate CAC voltage tables to SMC"	,	L_39
PPSMC_MSG_ACPDPM_SetEnabledMask	,	V_849
PPSMC_DISPLAY_WATERMARK_HIGH	,	V_463
boot_level	,	V_540
"Failed to initialize ACPI Level!"	,	L_67
"Failed to disable ULV!"	,	L_122
AMD_THERMAL_IRQ_LAST	,	V_892
mmMC_ARB_DRAM_TIMING2	,	V_324
FIJI_MAX_HARDWARE_POWERLEVELS	,	V_189
dpm_levels	,	V_339
pcie_lanes	,	V_341
fiji_disable_deep_sleep_master_switch	,	F_138
temperatures	,	V_751
volt_with_cks	,	V_551
"Failed to notify no display!"	,	L_107
pcie_lane_performance	,	V_49
ixSMU_EFUSE_0	,	V_557
speedCntl	,	V_109
MemoryInterval	,	V_608
hardware	,	V_719
fiji_disable_ulv	,	F_136
"can not find divide id for engine clock"	,	L_55
pp_table	,	V_717
clock_insr	,	V_434
fiji_enable_auto_throttle_source	,	F_145
PP_HOST_TO_SMC_US	,	F_113
CG_FDO_CTRL2	,	V_899
SSEN	,	V_420
PPFIJI_STATICSCREENTHRESHOLDUNIT_DFLT	,	V_34
fiji_populate_clock_stretcher_data_table	,	F_125
"VDDC voltage dependency table"	,	L_48
fiji_display_configuration_changed_task	,	F_201
fiji_unfreeze_sclk_mclk_dpm	,	F_191
VDDC_VDDCI_DELTA	,	V_152
ucMemoryClockIndexLow	,	V_753
eng_clock	,	V_514
"Failed to power control set level!"	,	L_114
flags	,	V_733
"[ powerplay ]"	,	L_150
"Failed to populate Clock Stretcher Data Table!"	,	L_76
phm_clock_and_voltage_limits	,	V_780
enabled	,	V_340
sclk_al_threshold	,	V_437
sclk_dpm_enable_mask	,	V_465
GetIndexIntoMasterTable	,	F_31
ATOM_Tonga_DISALLOW_ON_DC	,	V_739
low	,	V_855
fiji_enable_thermal_auto_throttle	,	F_146
offsetof	,	F_71
MC_CONFIG_MCD__MCD2_WR_ENABLE_MASK	,	V_674
McArbDramTiming2	,	V_526
fiji_voltage_control	,	F_51
mclk_over_drive	,	V_802
PHM_PlatformCaps_SclkThrottleLowNotification	,	V_850
AverageGraphicsActivity	,	V_863
PHM_GET_FIELD	,	F_27
usSclkDependencyTableOffset	,	V_725
display	,	V_742
"Failed to enable display gap!"	,	L_99
VOLTAGE_OBJ_GPIO_LUT	,	V_174
stretch_amount	,	V_554
fiji_populate_smc_voltage_tables	,	F_87
SMU73_MAX_ENTRIES_SMIO	,	V_633
acp_clk	,	V_792
"DPM is not running right now, no need to disable DPM!"	,	L_116
DPMTABLE_UPDATE_MCLK	,	V_813
PHM_PlatformCaps_CombinePCCWithThermalSignal	,	V_630
"Performance levels exceeds SMC limit!"	,	L_126
"Divide by 0!"	,	L_139
PP_SCLK	,	V_903
limitRefreshrate	,	V_744
"Error calling VBIOS to set DRAM_TIMING."	,	L_57
pcie_gen_cap	,	V_208
fiji_get_svi2_mvdd_voltage_table	,	F_55
levels	,	V_459
fiji_trim_voltage_table	,	F_53
STATE1	,	V_330
table_size	,	V_98
atomctrl_is_voltage_controled_by_gpio_v3	,	F_39
sclk_over_drive	,	V_800
vddInd	,	V_63
maxVID	,	V_578
fiji_init_dpm_defaults	,	F_6
fiji_enable_display_gap	,	F_64
fiji_get_voltage_index	,	F_85
request_ps	,	V_771
cgs_display_info	,	V_778
fiji_setup_default_dpm_tables	,	F_84
CLKV	,	V_422
ucPCIEGenLow	,	V_757
CLKS	,	V_419
fan_ctrl_default_mode	,	V_898
phm_is_hw_access_blocked	,	F_203
MC_CG_ARB_FREQ_F0	,	V_322
MC_CG_ARB_FREQ_F1	,	V_327
MclkDivider	,	V_472
THERMAL_INT_OUTPUT_GPIO_PINID	,	V_623
SamuBootLevel	,	V_510
"VDDC engine clock dependency table"	,	L_44
int32_t	,	T_3
fbdiv	,	V_399
"Failed to disable pcie DPM during DPM Stop Function!"	,	L_90
link_width	,	V_114
minVID	,	V_576
mem_level	,	V_475
SclkDid	,	V_428
VRCONF_MVDD_SHIFT	,	V_588
ucPCIEGenHigh	,	V_761
SMU7_THERM_OUT_MODE_THERM_VRHOT	,	V_631
fiji_update_samu_dpm	,	F_187
min_core_set_clock_in_sr	,	V_451
vce_arbiter	,	V_790
clock_freq_u16	,	V_552
"Number of MCQ is zero!"	,	L_82
STATE0	,	V_326
uc_gpio_pin_bit_shift	,	V_618
PP_PCIEGen1	,	V_45
battery_state	,	V_784
"Failed to freeze SCLK MCLK DPM!"	,	L_157
request	,	V_852
AMD_THERMAL_IRQ_HIGH_TO_LOW	,	V_888
fiji_hwmgr_backend_init	,	F_37
vddci_voltage_table	,	V_255
mvdd_control	,	V_167
cpl_threshold	,	V_648
"Failed to update VCE DPM!"	,	L_160
pcie_spc_cap	,	V_212
FanTable	,	V_309
PhaseResponseTime	,	V_610
"vce    %sabled\n"	,	L_171
voltageId	,	V_56
PHM_PlatformCaps_EnableDriverEVV	,	V_79
PPFIJI_CGULVPARAMETER_DFLT	,	V_16
UpHyst	,	V_443
Voltage	,	V_486
vddc_leakage	,	V_82
mvdd	,	V_254
"Failed to init power gate state!"	,	L_14
PP_PCIEGen3	,	V_47
PP_PCIEGen2	,	V_822
temp	,	V_229
fiji_patch_voltage_dependency_tables_with_lookup_table	,	F_19
src_id	,	V_882
volt_without_cks	,	V_550
mem_clock	,	V_467
display_gap	,	V_865
mask_low	,	V_249
MC_CONFIG_MCD__MCD1_WR_ENABLE_MASK	,	V_673
"Voltage Dependency Table empty."	,	L_18
ixCG_SPLL_SPREAD_SPECTRUM_2	,	V_228
phm_ppt_v1_voltage_lookup_table	,	T_1
"Failed to enable VR hot GPIO interrupt!"	,	L_106
PHM_PlatformCaps_DisableMclkSwitchingForFrameLock	,	V_803
fiji_enable_acpi_power_management	,	F_45
memory_clock	,	V_138
"Failed to retrieve VDDCI table."	,	L_24
fiji_populate_smc_samu_level	,	F_117
SMU73_SoftRegisters	,	V_686
overdriveLimit	,	V_801
fiji_init_arb_table_index	,	F_131
actual_voltage	,	V_83
SamuLevel	,	V_512
"Failed to disable MCLK DPM!"	,	L_89
"Failed to enable ACPI power management!"	,	L_13
PHM_PlatformCaps_EngineSpreadSpectrumSupport	,	V_410
VOLTAGE_VID_OFFSET_SCALE2	,	V_373
VOLTAGE_VID_OFFSET_SCALE1	,	V_374
cgs_write_ind_register	,	F_66
sclk_table	,	V_72
fiji_disable_auto_throttle_source	,	F_147
virtual_voltage_id	,	V_53
enableVariBright	,	V_745
arb_regs	,	V_516
entryId	,	V_55
usTargetOperatingTemp	,	V_204
us_ulv_voltage_offset	,	V_371
FIJI_MINIMUM_ENGINE_CLOCK	,	V_435
"\n [  mclk  ]: %u MHz\n\n [  sclk  ]: %u MHz\n"	,	L_166
PPSMC_MSG_UVDDPM_SetEnabledMask	,	V_846
advanceFanControlParameters	,	V_195
mmMC_SEQ_WR_CTL_D1	,	V_269
pcieDpmLevel	,	V_466
AMD_DPM_FORCED_LEVEL_MANUAL	,	V_902
usDefaultMaxFanPWM	,	V_198
SPLL_RESET	,	V_494
"Failed to initialize Boot Level!"	,	L_73
"Invalid Powerstate Type!"	,	L_1
diff	,	V_258
fiji_initial_switch_from_arbf0_to_f1	,	F_77
table_info	,	V_58
SMU73_MAX_LEVELS_VDDC	,	V_259
fiji_single_dpm_table	,	V_336
"DPM is already running right now, no need to enable DPM!"	,	L_94
atomctrl_calculate_voltage_evv_on_sclk	,	F_13
max_vddc_in_pptable	,	V_105
mmMC_SEQ_PMG_TIMING_LP	,	V_274
CGS_SYSTEM_INFO_PCIE_MLW	,	V_213
acp_power_gated	,	V_240
SMU73_Firmware_Header	,	V_302
speed_spectrum_percentage	,	V_417
""	,	L_174
fiji_hwmgr_funcs	,	V_920
SMU73_MAX_LEVELS_LINK	,	V_349
volt_offset	,	V_556
DISP_GAP_MCHG	,	V_284
CG_STATIC_SCREEN_PARAMETER	,	V_276
"SCLK dependency table is missing. This table is mandatory"	,	L_33
mvdd_voltage_table	,	V_253
VceLevel	,	V_502
VRCONF_VDDCI_SHIFT	,	V_585
"can not find divide id for VCE engine clock"	,	L_54
"Failed to enable Sclk DPM and Mclk DPM!"	,	L_85
vv_id	,	V_66
fiji_init_sclk_threshold	,	F_48
atomctrl_get_voltage_table_v3	,	F_60
vce_power_gated	,	V_238
fiji_trim_single_dpm_states	,	F_178
MC_CONFIG_MCD__MCD7_WR_ENABLE_MASK	,	V_679
DpmTable	,	V_303
AcpLevelCount	,	V_506
fiji_populate_memory_timing_parameters	,	F_118
mcArbDramTimingTable	,	V_311
SMU_VoltageLevel	,	T_7
" Trying to set Enable Mask when DPM is disabled \n"	,	L_151
fiji_get_memory_type	,	F_43
SMU73_MAX_LEVELS_MEMORY	,	V_357
CG_ARB_REQ	,	V_333
"Failed to populate SCLK during PopulateNewDPMClocksStates Function!"	,	L_140
McArbDramTiming	,	V_525
fiji_enable_disable_vce_dpm	,	F_182
uc_pll_ref_div	,	V_400
PHM_VIslands_Magic	,	V_764
CONVERT_FROM_HOST_TO_SMC_UL	,	F_89
fiji_hwmgr_backend_fini	,	F_35
mid_pcie_level_enabled	,	V_462
GENERAL_PWRMGT	,	V_235
fiji_populate_smc_link_level	,	F_93
AMD_DPM_FORCED_LEVEL_LOW	,	V_712
fiji_force_dpm_highest	,	F_158
PPSMC_MSG_SetFanPwmMax	,	V_878
config	,	V_579
CONVERT_FROM_HOST_TO_SMC_US	,	F_90
stable_pstate_mclk	,	V_783
mm_dep_table	,	V_96
dpm_table	,	V_337
VddcOffsetVid	,	V_372
pp_clock_type	,	V_901
fiji_update_sclk_threshold	,	F_189
vce_clks	,	V_788
memoryClock	,	V_797
fiji_set_sclk_od	,	F_220
GraphicsLevel	,	V_457
PWR_CKS_ENABLE	,	V_562
Version	,	V_313
"Failed to initialize SMC table!"	,	L_103
leakage_id	,	V_84
max_entry	,	V_345
display_timing	,	V_448
Sclk_CKS_masterEn0_7	,	V_559
ACPILevel	,	V_490
PHM_PlatformCaps_FanSpeedInTableIsRPM	,	V_192
golden_dpm_table	,	V_358
hightest_pcie_level_enabled	,	V_460
"Failed to retrieve SVI2 VDDC table from lookup table."	,	L_26
vco_freq	,	V_413
BootVddci	,	V_544
Ulv	,	V_376
TemperatureLimitLow	,	V_606
info	,	V_779
fiji_enable_disable_samu_dpm	,	F_183
dpm_level	,	V_714
"Failed to process firmware header!"	,	L_101
fiji_get_power_state_size	,	F_166
MemoryACPILevel	,	V_499
count	,	V_61
"Single MCLK entry VDDCI/MCLK dependency table "	,	L_128
smumgr	,	V_299
THERMAL_PROTECTION_DIS	,	V_700
PCIE_PERF_REQ_GEN3	,	V_821
PCIE_PERF_REQ_GEN2	,	V_823
"Failed to generate DPM level enabled mask!"	,	L_159
FIJI_MAX_LEAKAGE_COUNT	,	V_74
PCIE_PERF_REQ_GEN1	,	V_853
usOperatingTempMaxLimit	,	V_202
PCIE_LC_LINK_WIDTH_CNTL	,	V_115
mmMC_SEQ_RD_CTL_D0_LP	,	V_270
smc_state_table	,	V_385
fiji_populate_single_graphic_level	,	F_103
ul_fb_divider	,	V_402
fiji_get_dependency_volt_by_clk	,	F_101
ulv	,	V_14
acpi_pcie_perf_request	,	F_175
vddc_bootup_value	,	V_131
"Stretch Amount in PPTable not supported\n"	,	L_60
LCAC_CPL_CNTL__CPL_BLOCK_ID__SHIFT	,	V_659
sources	,	V_690
VCLK	,	V_749
platformCaps	,	V_38
VceLevelCount	,	V_500
"Failed to disable Sclk DPM and Mclk DPM!"	,	L_91
cgs_add_irq_source	,	F_207
states	,	V_807
FreqRange	,	V_474
activity_percent	,	V_858
DISPLAY_GAP_VBLANK	,	V_285
"*"	,	L_173
vclk	,	V_535
"Voltage Table empty."	,	L_17
power_source	,	V_786
"Fatal error, can not set up single DPM table entries "	,	L_30
pp_hwmgr	,	V_4
ThermOutMode	,	V_628
PP_StateUILabel_Performance	,	V_769
SMU73_Discrete_GraphicsLevel	,	V_389
fiji_set_dpm_event_sources	,	F_144
"Failed to populate VRConfig setting!"	,	L_77
PPSMC_MSG_SCLKDPM_SetEnabledMask	,	V_705
gpio_pin	,	V_591
PHM_READ_INDIRECT_FIELD	,	F_5
fiji_enable_dpm_tasks	,	F_149
ucFanControlMode	,	V_196
"%d: %uMhz %s\n"	,	L_172
phm_ppt_v1_voltage_lookup_record	,	V_99
PP_PCIE	,	V_905
efuse	,	V_547
PHM_PlatformCaps_RegulatorHot	,	V_619
mmMC_SEQ_PMG_TIMING	,	V_275
clock_freq	,	V_549
fiji_populate_vr_config	,	F_127
ixLCAC_MC6_CNTL	,	V_666
display_count	,	V_804
PPSMC_SYSTEMFLAG_STEPVDDC	,	V_596
ENOMEM	,	V_144
mc_cg_config	,	V_321
fan_ctrl_is_in_default_mode	,	V_897
fiji_fan_ctrl_reset_fan_speed_to_default	,	F_211
val2	,	V_646
sram_end	,	V_146
mm_boot_level_value	,	V_844
"Failed to unfreeze SCLK MCLK DPM!"	,	L_163
FIJI_VOLTAGE_CONTROL_BY_SVID2	,	V_171
SWRST_COMMAND_1	,	V_688
fiji_calculate_sclk_params	,	F_96
"Failed to get memory type!"	,	L_12
"No pcie performance levels!"	,	L_32
dc_compatible	,	V_765
lookup_table	,	V_52
MC_CONFIG_MCD__MCD3_WR_ENABLE_MASK	,	V_675
ixLCAC_MC5_CNTL	,	V_665
VRConfig	,	V_581
val0	,	V_645
CG_THERMAL_INT_CTRL__THERM_INTH_MASK_MASK	,	V_887
context	,	V_894
"Failed to initialize MC reg table!"	,	L_97
ixCG_SPLL_FUNC_CNTL_2	,	V_220
ui_label	,	V_729
min_vddc_in_pptable	,	V_104
ixCG_SPLL_FUNC_CNTL_4	,	V_224
ref_divider	,	V_398
ixCG_SPLL_FUNC_CNTL_3	,	V_222
validation	,	V_736
MinVoltage	,	V_440
ATOM_Tonga_MCLK_Dependency_Table	,	T_14
SMIO_Pattern	,	T_8
VOLTAGE_TYPE_MVDDC	,	V_173
phase_delay	,	V_250
"en"	,	L_170
usOperatingTempStep	,	V_203
index	,	V_88
classification	,	V_728
CG_SPLL_SPREAD_SPECTRUM_2	,	V_421
fiji_update_acp_dpm	,	F_188
SMU7_FIRMWARE_HEADER_LOCATION	,	V_301
"Failed to Write ARB settings for the initial state."	,	L_71
display_gap2	,	V_866
cg_thermal_int	,	V_883
"Failed to initialize Boot State!"	,	L_74
smio_pat	,	V_485
fiji_is_dpm_running	,	F_4
SPLL_REF_DIV	,	V_404
smum_send_msg_to_smc_with_parameter	,	F_159
fiji_upload_dpm_level_enable_mask	,	F_193
dpm_table_start	,	V_304
"Failed to notify link speed change after state change!"	,	L_165
"PSPP request to switch to Gen1 from Gen2 Failed!"	,	L_154
ixLCAC_CPL_CNTL	,	V_668
CG_SPLL_SPREAD_SPECTRUM	,	V_418
"Failed to start DPM!"	,	L_111
ATOM_Tonga_POWERPLAYTABLE	,	T_12
pp_atomctrl_voltage_table	,	V_244
PPSMC_SYSTEMFLAG_GPIO_DC	,	V_594
SMU73_Discrete_MCArbDramTimingTableEntry	,	V_515
cgs_system_info	,	V_185
cgs_query_system_info	,	F_41
dram_timing2	,	V_518
"Trying to freeze SCLK DPM when DPM is disabled"	,	L_135
fiji_force_switch_to_arbf0	,	F_78
DisplayWatermark	,	V_453
LCAC_MC0_CNTL__MC0_THRESHOLD__SHIFT	,	V_654
table	,	V_248
fiji_initialize_mc_reg_table	,	F_61
ixCG_FREQ_TRAN_VOTING_1	,	V_290
phm_ppt_v1_clock_voltage_dependency_table	,	V_71
ixCG_FREQ_TRAN_VOTING_2	,	V_291
SMU73_Discrete_Ulv	,	V_366
fiji_construct_voltage_tables	,	F_59
ixCG_FREQ_TRAN_VOTING_0	,	V_289
ixCG_FREQ_TRAN_VOTING_5	,	V_294
max	,	V_44
ixCG_FREQ_TRAN_VOTING_6	,	V_295
ixCG_FREQ_TRAN_VOTING_3	,	V_292
ixCG_FREQ_TRAN_VOTING_4	,	V_293
burstTime	,	V_519
fiji_get_fan_control_mode	,	F_212
EnabledForThrottle	,	V_442
PHM_PlatformCaps_NonABMSupportInPPLib	,	V_40
GraphicsBootLevel	,	V_541
ixCG_FREQ_TRAN_VOTING_7	,	V_296
VOLTAGE_SCALE	,	V_363
fiji_force_dpm_lowest	,	F_164
fiji_patch_clock_voltage_limits_with_vddc_leakage	,	F_18
"Failed to enable power containment!"	,	L_113
PPFIJI_STATICSCREENTHRESHOLD_DFLT	,	V_36
"VDD dependency on SCLK table is missing.	\(NL)		This table is mandatory"	,	L_6
use_pcie_performance_levels	,	V_346
"VDDCI is larger than max VDDCI in VDDCI Voltage Table!"	,	L_41
fiji_populate_all_memory_levels	,	F_110
VR_STATIC_VOLTAGE	,	V_587
"Lookup Table empty."	,	L_38
efuse2	,	V_548
fiji_get_current_pcie_speed	,	F_25
fiji_populate_smc_acpi_level	,	F_112
PPSMC_SWSTATE_FLAG_DC	,	V_492
"Failed to initialize Memory Level!"	,	L_66
speed_spectrum_rate	,	V_415
ThermalInterval	,	V_603
FEATURE_STATUS	,	V_8
mclk_activity_target	,	V_153
high_limit	,	V_829
VoltageInterval	,	V_602
get_pcie_gen_support	,	F_82
ssInfo	,	V_412
VRCONF_VDDGFX_SHIFT	,	V_582
"Failed to stop DPM!"	,	L_120
mmMC_SEQ_MISC_TIMING2	,	V_267
mmGPIOPAD_A	,	V_627
pcie_gen_performance	,	V_43
arb_src	,	V_316
fiji_populate_bapm_parameters_in_dpm_table	,	F_129
fiji_init_power_gate_state	,	F_47
level	,	V_438
mclk	,	V_107
"Failed to contruct voltage tables!"	,	L_96
pcie_dpm_enable_mask	,	V_388
"power state did not have any performance level"	,	L_142
PHM_PlatformCaps_ThermalController	,	V_701
fiji_copy_and_switch_arb_sets	,	F_72
PcieGenSpeed	,	V_379
entries	,	V_62
atomctrl_get_voltage_evv_on_sclk	,	F_14
fiji_get_sleep_divider_id_from_clock	,	F_102
MC_CONFIG_MCD__MCD5_WR_ENABLE_MASK	,	V_677
pstate2	,	V_912
pstate1	,	V_911
info_id	,	V_206
pll_post_divider	,	V_429
PPSMC_MSG_MASTER_DeepSleep_ON	,	V_642
"%d: %s %s\n"	,	L_175
high_limit_count	,	V_830
FIJI_Q88_FORMAT_CONVERSION_UNIT	,	V_605
ucEngineClockIndexLow	,	V_755
fiji_disable_power_containment	,	F_156
STATIC_PM_EN	,	V_236
"[ powerplay ] "	,	L_147
fiji_enable_deep_sleep_master_switch	,	F_137
fiji_power_control_set_level	,	F_154
MC_SEQ_MISC0_GDDR5_VALUE	,	V_232
"Failed to find DPM states clocks in DPM table!"	,	L_155
dividers	,	V_391
activity_target	,	V_149
DISPLAY_GAP_IGNORE	,	V_283
PP_Min_PCIEGen	,	V_352
pp_atomctrl_clock_dividers_vi	,	V_390
"Failed to disable voltage DPM during DPM Stop Function!"	,	L_92
PPSMC_MSG_MCLKDPM_SetEnabledMask	,	V_706
fiji_find_dpm_states_clocks_in_dpm_table	,	F_172
ixPWR_CKS_CNTL	,	V_566
fiji_ulv_parm	,	V_13
cast_const_phw_fiji_power_state	,	F_3
fiji_cps	,	V_816
phm_cap_set	,	F_8
low_limit	,	V_828
frame_time_in_us	,	V_868
backend	,	V_12
vdd_dep_on_mclk	,	V_93
TRRDL	,	V_529
temporary_state	,	V_734
static_screen_threshold	,	V_35
fiji_get_pp_table_entry_callback_func	,	F_167
tonga_initializa_dynamic_state_adjustment_rule_settings	,	F_40
TRRDS	,	V_528
src	,	V_693
PHM_PlatformCaps_DynamicACTiming	,	V_41
MemoryDpmLevelCount	,	V_483
"Failed to request link speed change before state change!"	,	L_156
state_entry	,	V_722
param1	,	V_342
PHM_PlatformCaps_StepVddc	,	V_595
fiji_read_clock_registers	,	F_42
mm_table	,	V_95
Divider	,	V_505
AcpBootLevel	,	V_507
fiji_populate_and_upload_sclk_mclk_dpm_levels	,	F_177
ps	,	V_117
fiji_copy_bytes_to_smc	,	F_105
powerplay_table	,	V_723
us_mvdd	,	V_488
dclk	,	V_537
mmMC_SEQ_MISC_TIMING2_LP	,	V_266
fiji_populate_cac_table	,	F_86
CcPwrDynRm1	,	V_369
FIJI_MAX_DEEPSLEEP_DIVIDER_ID	,	V_436
fiji_disable_sclk_mclk_dpm	,	F_142
fiji_enable_ulv	,	F_135
fiji_find_closest_vddci	,	F_100
ixLCAC_MC4_CNTL	,	V_664
sclk_dep_table	,	V_724
DCLK	,	V_750
fiji_init_smc_table	,	F_128
tonga_pptable_funcs	,	V_922
fiji_populate_smc_boot_level	,	F_123
BootMVdd	,	V_545
"SCLK dependency table has to have is missing. "	,	L_34
fiji_enable_power_containment	,	F_153
phm_hwmgr_backend_fini	,	F_36
ixCG_SPLL_FUNC_CNTL	,	V_218
fiji_fan_ctrl_set_static_mode	,	F_210
VoltageChangeTimeout	,	V_687
smio_low	,	V_251
mc_reg_table_start	,	V_308
MemoryThermThrottleEnable	,	V_611
"Failed to initialize SAMU Level!"	,	L_70
cgs_read_register	,	F_44
PPSMC_DISPLAY_WATERMARK_LOW	,	V_454
LCAC_MC0_CNTL__MC0_ENABLE_MASK	,	V_655
minimum_clocks	,	V_775
uint8_t	,	T_4
ATOM_FIRMWARE_INFO_V2_2	,	T_6
device	,	V_6
atomctrl_get_engine_pll_dividers_vi	,	F_97
ro	,	V_546
usOperatingTempMinLimit	,	V_201
AMDGPU_DEFAULT_PCIE_GEN_MASK	,	V_209
"Failed to trim MVDD table."	,	L_19
fiji_get_svi2_vddci_voltage_table	,	F_56
frev	,	V_120
clock_registers	,	V_216
fiji_program_voting_clients	,	F_67
seq_printf	,	F_199
min	,	V_46
cgs_write_register	,	F_62
pp_atomctrl_gpio_pin_assignment	,	V_590
fiji_performance_level	,	V_720
SMU73_MAX_LEVELS_VDDCI	,	V_260
dep_mclk_table	,	V_356
le16_to_cpu	,	F_34
fiji_write_smc_sram_dword	,	F_132
PHM_WRITE_FIELD	,	F_74
SclkStepSize	,	V_615
"Cannot find ACPI VDDC voltage value "	,	L_51
"Failed to clear voting clients!"	,	L_123
vddc_voltage_table	,	V_256
uint32_t	,	T_5
DclkFrequency	,	V_536
power_state	,	V_716
PHM_READ_VFPF_INDIRECT_FIELD	,	F_213
voting_rights_clients7	,	V_31
PP_PCIEGenInvalid	,	V_169
voting_rights_clients6	,	V_29
cg_ulv_parameter	,	V_15
voting_rights_clients5	,	V_27
FIJI_UNUSED_GPIO_PIN	,	V_620
buf	,	V_906
voting_rights_clients4	,	V_25
PreVBlankGap	,	V_875
voting_rights_clients3	,	V_23
"Failed to upload dpm data to SMC memory!"	,	L_78
voting_rights_clients2	,	V_21
pp_interrupt_registration_info	,	V_891
voting_rights_clients1	,	V_19
VDDCI_SHIFT	,	V_432
voting_rights_clients0	,	V_17
"dis"	,	L_169
MC_ARB_CG	,	V_332
Frequency	,	V_503
get_pcie_lane_support	,	F_83
vCG_SPLL_FUNC_CNTL	,	V_217
vddcInd	,	V_97
pptable_func	,	V_921
fiji_disable_dpm_tasks	,	F_155
fiji_stop_dpm	,	F_143
samclock	,	V_513
"Failed to enable thermal auto throttle!"	,	L_115
fiji_nps	,	V_815
fiji_check_smc_update_required_for_display_configuration	,	F_218
"Failed to disable thermal auto throttle!"	,	L_119
fiji_set_fan_control_mode	,	F_208
pp_fiji_thermal_initialize	,	F_224
LCAC_CPL_CNTL__CPL_SIGNAL_ID__SHIFT	,	V_670
vol_level	,	V_487
TRRDL0	,	V_524
fiji_start_dpm	,	F_141
vol_table	,	V_245
active_auto_throttle_sources	,	V_703
encode_pcie_lane_width	,	F_94
"Engine clock can't satisfy stutter requirement!"	,	L_42
PPSMC_SYSTEMFLAG_GDDR5	,	V_597
thermal_interrupt_info	,	V_890
ixLCAC_MC1_CNTL	,	V_661
vddci_control	,	V_166
fiji_enable_sclk_control	,	F_134
pcie_gen_bootup_value	,	V_135
atomctrl_get_pp_assign_pin	,	F_130
CKS_LOOKUPTableEntry	,	V_568
"Set Sclk Dpm enable Mask failed"	,	L_149
"Failed to enable MCLK DPM during DPM Start Function!"	,	L_83
VRHotGpio	,	V_617
PPSMC_MSG_ResetToDefaults	,	V_334
PPSMC_MSG_PCIeDPM_UnForceLevel	,	V_708
ATOM_Tonga_SCLK_Dependency_Table	,	T_13
mode_info	,	V_871
"in Clock Dependency Table"	,	L_52
fiji_setup_asic_task	,	F_49
fiji_calc_voltage_dependency_tables	,	F_20
"can not find divide id for Vclk clock"	,	L_58
cgs_read_ind_register	,	F_26
min_clock_in_sr	,	V_449
printk	,	F_16
AMD_THERMAL_IRQ_LOW_TO_HIGH	,	V_885
PHM_PlatformCaps_OD6PlusinDCSupport	,	V_827
clock_percent	,	V_825
vblank_time_us	,	V_873
LC_CURRENT_DATA_RATE	,	V_113
usDefaultMaxFanRPM	,	V_200
pspp_notify_required	,	V_820
"Failed to force MCLK DPM0!"	,	L_88
vddc_vddci_delta	,	V_151
SMU7_THERM_OUT_MODE_DISABLE	,	V_632
"PSPP request to switch to Gen2 from Gen3 Failed!"	,	L_153
acp_arbiter	,	V_793
mem_param	,	V_470
PPSMC_MSG_EnableULV	,	V_640
PHM_PlatformCaps_StayInBootState	,	V_184
mmMC_ARB_BURST_TIME	,	V_522
platform_descriptor	,	V_37
VceBootLevel	,	V_501
mask	,	V_377
disallowOnDC	,	V_737
"VDD dependency on MCLK table is missing.	\(NL)		This table is mandatory"	,	L_8
lane_width	,	V_351
fiji_clear_voting_clients	,	F_68
DISPLAY_GAP_VBLANK_OR_WM	,	V_872
voltage	,	V_85
Sclk_voltageOffset	,	V_561
LCAC_MC0_CNTL__MC0_SIGNAL_ID__SHIFT	,	V_669
last_mclk_dpm_enable_mask	,	V_831
fiji_disable_smc_cac	,	F_157
burst_time	,	V_320
fiji_trim_voltage_table_to_fit_state_table	,	F_58
ixLCAC_MC0_CNTL	,	V_660
ATOM_Tonga_ENABLE_VARIBRIGHT	,	V_746
acpclk	,	V_794
"VDDC should be on SVI2 control in merged mode!"	,	L_61
refresh_rate	,	V_869
DclkDivider	,	V_539
PP_StateClassificationFlag_ACPI	,	V_766
PHM_PlatformCaps_TablelessHardwareInterface	,	V_160
sclk_threshold	,	V_799
cast_phw_fiji_power_state	,	F_1
AcpLevel	,	V_508
thermal_controller	,	V_194
mmMC_ARB_DRAM_TIMING_1	,	V_328
"Failed to program static screen threshold parameters!"	,	L_98
DeepSleepDivId	,	V_452
"Trying to freeze MCLK DPM when DPM is disabled"	,	L_137
fiji_power_state	,	V_1
usBootUpVDDCVoltage	,	V_132
"Failed to enable pcie DPM during DPM Start Function!"	,	L_86
enable	,	V_832
evclk	,	V_789
display_config	,	V_450
vdd_dep_on_sclk	,	V_60
MAX_REGULAR_DPM_NUMBER	,	V_338
pp_atomctrl_memory_clock_param	,	V_469
mclk_dpm_enable_mask	,	V_484
val	,	V_644
ixLCAC_MC7_CNTL	,	V_667
static_screen_threshold_unit	,	V_33
GraphicsThermThrottleEnable	,	V_600
"Failed to populate PM fuses!"	,	L_105
CgSpllFuncCntl	,	V_497
vbios_boot_state	,	V_124
fiji_disable_thermal_auto_throttle	,	F_148
usBootUpVDDCIVoltage	,	V_134
pp_atomctrl_internal_ss_info	,	V_411
mc_threshold	,	V_649
VOLTAGE_CONTROLLER_ON	,	V_9
vCG_SPLL_SPREAD_SPECTRUM_2	,	V_227
PPSMC_MSG_VCEDPM_SetEnabledMask	,	V_847
SPLL_PWRON	,	V_493
pcie_speed	,	V_908
ClockStretcherDataTable	,	V_574
performance_levels	,	V_137
CcPwrDynRm	,	V_368
PPSMC_MSG_SetFanRpmMax	,	V_880
"Failed to initialize switch from ArbF0 to F1!"	,	L_102
PHM_PlatformCaps_ClockStretcher	,	V_77
fiji_reset_to_default	,	F_75
CG_SPLL_FUNC_CNTL_2	,	V_495
SMU7_THERM_OUT_MODE_THERM_ONLY	,	V_629
fiji_fan_ctrl_stop_smc_fan_control	,	F_209
"VDD dependency on MCLK table has to have is missing.	 \(NL)		This table is mandatory"	,	L_9
CG_SPLL_FUNC_CNTL_3	,	V_407
fiji_get_pp_table_entry	,	F_168
PPSMC_MSG_ACPDPM_Enable	,	V_840
SMU73_MAX_LEVELS_GRAPHICS	,	V_148
kfree	,	F_54
private_data	,	V_881
PHM_AutoThrottleSource	,	T_10
CG_DISPLAY_GAP_CNTL	,	V_281
spll_func_cntl_4	,	V_394
fiji_unforce_dpm_levels	,	F_162
spll_func_cntl_3	,	V_393
FIJI_VOLTAGE_CONTROL_BY_GPIO	,	V_175
disable_mclk_switching_for_frame_lock	,	V_777
"Failed to disable SMC CAC!"	,	L_118
DPM_EVENT_SRC_DIGITAL	,	V_695
PHM_PlatformCaps_EnableMVDDControl	,	V_172
spll_func_cntl_2	,	V_489
hwmgr	,	V_5
fiji_enable_vrhot_gpio_interrupt	,	F_133
LCAC_MC0_CNTL__MC0_THRESHOLD_MASK	,	V_653
fiji_populate_pm_fuses	,	F_150
fw_info	,	V_118
gfx_arbiter	,	V_798
DPM_EVENT_SRC	,	V_692
hardwareActivityPerformanceLevels	,	V_188
us_max_fan_pwm	,	V_877
fiji_initialize_power_tune_defaults	,	F_9
TRRDS0	,	V_523
LC_LINK_WIDTH_RD	,	V_116
"Too many voltage values for MVDD. Trimming to fit state table."	,	L_29
EINVAL	,	V_81
STUTTER_ENABLE	,	V_481
GLOBAL_PWRMGT_EN	,	V_684
tmp_voltage_lookup_record	,	V_100
fiji_print_clock_levels	,	F_215
FIJI_VOLTAGE_CONTROL_NONE	,	V_165
pcie_speed_table	,	V_348
SMU73_PIDController	,	V_637
fiji_get_lowest_enabled_level	,	F_163
CgSpllFuncCntl4	,	V_425
num_existing_displays	,	V_478
"can not find MinVddc voltage value from memory "	,	L_47
udelay	,	F_140
fiji_enable_sclk_mclk_dpm	,	F_139
STRETCH_ENABLE	,	V_563
"Failed to force to switch arbf0!"	,	L_125
CgSpllFuncCntl2	,	V_498
DPMTABLE_OD_UPDATE_MCLK	,	V_812
CgSpllFuncCntl3	,	V_424
magic	,	V_763
hwmgr_func	,	V_919
fiji_clock_stretcher_lookup_table	,	V_570
data	,	V_11
threshold	,	V_439
microcode_version_info	,	V_314
pg_acp_init	,	V_241
"MCLK dependency table has to have is missing. "	,	L_37
"Failed to initialize UVD Level!"	,	L_72
PPSMC_MSG_SAMUDPM_Enable	,	V_838
uc_pll_post_div	,	V_406
SpllSpreadSpectrum2	,	V_427
"Failed to update SCLK threshold!"	,	L_161
fiji_populate_all_graphic_levels	,	F_104
vddc	,	V_67
gpio_debug	,	V_162
mmMC_ARB_DRAM_TIMING2_1	,	V_329
fiji_enable_voltage_control	,	F_52
mcRegisterTable	,	V_307
LCAC_CPL_CNTL__CPL_THRESHOLD_MASK	,	V_656
ixCG_SPLL_SPREAD_SPECTRUM	,	V_226
MinMvdd	,	V_476
trrdl	,	V_521
PP_AC_DC_SWITCH_GPIO_PINID	,	V_621
offset	,	V_859
pptable	,	V_59
"There must be 1 or more PCIE levels defined in PPTable."	,	L_45
mvdd_bootup_value	,	V_129
UvdBootLevel	,	V_532
"Failed to retrieve SVI2 MVDD table from dependancy table."	,	L_23
DATA	,	V_122
maxFreq	,	V_571
call_back	,	V_893
PPSMC_MSG_EnableVRHotGPIOInterrupt	,	V_638
dpm_count	,	V_824
minimumClocksReductionPercentage	,	V_191
PPSMC_MSG_UVDDPM_Enable	,	V_834
"MCLK dependency table is missing. This table is mandatory"	,	L_36
PHM_PlatformCaps_ABM	,	V_39
VddcOffset	,	V_370
PHM_PlatformCaps_PCIEPerformanceRequest	,	V_854
"Failed to initialize Link Level!"	,	L_64
VddcPhase	,	V_375
fiji_populate_mvdd_value	,	F_111
dep_sclk_table	,	V_355
displayGap	,	V_279
fiji_calculate_mclk_params	,	F_107
"Trying to Unfreeze MCLK DPM when DPM is disabled"	,	L_145
pnew_state	,	V_808
DownThreshold	,	V_383
fiji_populate_smc_vce_level	,	F_114
pre_vbi_time_in_us	,	V_867
"Failed to disable deep sleep master switch!"	,	L_121
cks_setting	,	V_553
array	,	V_456
mmMC_CG_CONFIG	,	V_331
fiji_clock_stretch_amount_conversion	,	V_572
current_link_speed	,	V_819
lowest_pcie_level_enabled	,	V_461
fiji_calc_mm_voltage_dependency_table	,	F_21
trrds	,	V_520
TemperatureLimitHigh	,	V_604
PP_Max_PCIELane	,	V_353
"can not populate memory level as memory clock is zero"	,	L_49
VR_MERGED_WITH_VDDC	,	V_580
value	,	V_210
fiji_set_max_fan_pwm_output	,	F_202
atomctrl_set_engine_dram_timings_rv770	,	F_119
performance_level_count	,	V_752
"does not match VBIOS boot MCLK level"	,	L_129
pcie_lane	,	V_141
fiji_apply_dal_minimum_voltage_request	,	F_192
PPSMC_MSG_SAMUDPM_Disable	,	V_839
usMaxFanPWM	,	V_197
SPLL_DITHEN	,	V_409
ucPCIELaneHigh	,	V_758
"Failed to reset to default!"	,	L_124
VOLTAGE_OBJ_SVID2	,	V_170
DownHyst	,	V_444
VOLTAGE_TYPE_VDDCI	,	V_177
voltage_control	,	V_164
fiji_dpm_get_sclk	,	F_196
fiji_patch_boot_state	,	F_30
cgs_atom_get_data_table	,	F_32
"Failed to initialize ACP Level!"	,	L_69
KERN_ERR	,	V_89
VR_SVI2_PLANE_1	,	V_583
VR_SVI2_PLANE_2	,	V_584
sclk	,	V_54
PHM_WRITE_INDIRECT_FIELD	,	F_46
SystemFlags	,	V_592
"Failed to populate BAPM Parameters!"	,	L_75
PCIeGenInterval	,	V_613
