TimeQuest Timing Analyzer report for generador_vga5
Tue Jun 28 07:55:54 2022
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'U01|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'button1'
 14. Slow 1200mV 85C Model Hold: 'U01|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'button1'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'button1'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'clock_50MHz'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'U01|altpll_component|auto_generated|pll1|clk[0]'
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Slow 1200mV 85C Model Metastability Report
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'U01|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Setup: 'button1'
 30. Slow 1200mV 0C Model Hold: 'U01|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Hold: 'button1'
 32. Slow 1200mV 0C Model Minimum Pulse Width: 'button1'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'clock_50MHz'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'U01|altpll_component|auto_generated|pll1|clk[0]'
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Slow 1200mV 0C Model Metastability Report
 38. Fast 1200mV 0C Model Setup Summary
 39. Fast 1200mV 0C Model Hold Summary
 40. Fast 1200mV 0C Model Recovery Summary
 41. Fast 1200mV 0C Model Removal Summary
 42. Fast 1200mV 0C Model Minimum Pulse Width Summary
 43. Fast 1200mV 0C Model Setup: 'U01|altpll_component|auto_generated|pll1|clk[0]'
 44. Fast 1200mV 0C Model Setup: 'button1'
 45. Fast 1200mV 0C Model Hold: 'U01|altpll_component|auto_generated|pll1|clk[0]'
 46. Fast 1200mV 0C Model Hold: 'button1'
 47. Fast 1200mV 0C Model Minimum Pulse Width: 'button1'
 48. Fast 1200mV 0C Model Minimum Pulse Width: 'clock_50MHz'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'U01|altpll_component|auto_generated|pll1|clk[0]'
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Fast 1200mV 0C Model Metastability Report
 53. Multicorner Timing Analysis Summary
 54. Clock to Output Times
 55. Minimum Clock to Output Times
 56. Board Trace Model Assignments
 57. Input Transition Times
 58. Slow Corner Signal Integrity Metrics
 59. Fast Corner Signal Integrity Metrics
 60. Setup Transfers
 61. Hold Transfers
 62. Report TCCS
 63. Report RSKM
 64. Unconstrained Paths
 65. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; generador_vga5                                     ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master      ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+---------------------------------------------------+-----------------------------------------------------+
; button1                                         ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;             ;                                                   ; { button1 }                                         ;
; clock_50MHz                                     ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;             ;                                                   ; { clock_50MHz }                                     ;
; U01|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 39.729 ; 25.17 MHz  ; 0.000 ; 19.864 ; 50.00      ; 147       ; 74          ;       ;        ;           ;            ; false    ; clock_50MHz ; U01|altpll_component|auto_generated|pll1|inclk[0] ; { U01|altpll_component|auto_generated|pll1|clk[0] } ;
+-------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+---------------------------------------------------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                              ;
+-------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                      ; Note                                                          ;
+-------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
; 120.22 MHz  ; 120.22 MHz      ; U01|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 1019.37 MHz ; 250.0 MHz       ; button1                                         ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                      ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; U01|altpll_component|auto_generated|pll1|clk[0] ; -2.262 ; -6.752        ;
; button1                                         ; 0.019  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.349 ; 0.000         ;
; button1                                         ; 0.382 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                        ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; button1                                         ; -3.000 ; -6.000        ;
; clock_50MHz                                     ; 9.825  ; 0.000         ;
; U01|altpll_component|auto_generated|pll1|clk[0] ; 19.601 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'U01|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                          ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -2.262 ; salida_color[0]                                                                                                  ; azul_out                                                                                                         ; button1                                         ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.498     ; 0.710      ;
; -2.250 ; salida_color[1]                                                                                                  ; verde_out                                                                                                        ; button1                                         ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.498     ; 0.698      ;
; -2.240 ; salida_color[2]                                                                                                  ; rojo_out                                                                                                         ; button1                                         ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.498     ; 0.688      ;
; 31.411 ; v_count[8]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a4~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.255      ; 8.601      ;
; 31.428 ; v_count[8]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a0~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.252      ; 8.581      ;
; 31.464 ; v_count[5]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a0~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.252      ; 8.545      ;
; 31.471 ; v_count[5]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a4~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.255      ; 8.541      ;
; 31.526 ; v_count[7]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a4~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.255      ; 8.486      ;
; 31.543 ; v_count[7]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a0~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.252      ; 8.466      ;
; 31.600 ; v_count[9]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a4~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.255      ; 8.412      ;
; 31.617 ; v_count[9]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a0~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.252      ; 8.392      ;
; 31.730 ; v_count[4]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a0~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.252      ; 8.279      ;
; 31.737 ; v_count[4]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a4~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.255      ; 8.275      ;
; 31.941 ; v_count[6]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a0~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.252      ; 8.068      ;
; 31.948 ; v_count[6]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a4~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.255      ; 8.064      ;
; 32.184 ; h_count[4]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a0~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.252      ; 7.825      ;
; 32.191 ; h_count[4]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a4~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.255      ; 7.821      ;
; 32.740 ; h_count[3]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a4~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.255      ; 7.272      ;
; 32.757 ; h_count[3]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a0~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.252      ; 7.252      ;
; 33.275 ; h_count[5]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a0~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.252      ; 6.734      ;
; 33.282 ; h_count[5]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a4~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.255      ; 6.730      ;
; 33.570 ; h_count[6]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a4~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.255      ; 6.442      ;
; 33.588 ; h_count[6]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a0~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.252      ; 6.421      ;
; 34.135 ; h_count[8]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a4~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.255      ; 5.877      ;
; 34.151 ; h_count[8]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a0~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.252      ; 5.858      ;
; 34.518 ; h_count[7]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a0~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.252      ; 5.491      ;
; 34.525 ; h_count[7]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a4~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.255      ; 5.487      ;
; 34.542 ; v_count[4]                                                                                                       ; v_count[8]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 5.120      ;
; 34.545 ; v_count[4]                                                                                                       ; v_count[9]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 5.117      ;
; 34.581 ; h_count[0]                                                                                                       ; v_count[8]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 5.081      ;
; 34.581 ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a4~porta_address_reg0 ; rojo                                                                                                             ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.380     ; 4.763      ;
; 34.585 ; h_count[0]                                                                                                       ; v_count[9]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 5.077      ;
; 34.626 ; v_count[4]                                                                                                       ; v_count[0]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 5.036      ;
; 34.626 ; v_count[4]                                                                                                       ; v_count[1]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 5.036      ;
; 34.638 ; h_count[0]                                                                                                       ; v_count[0]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 5.024      ;
; 34.638 ; h_count[0]                                                                                                       ; v_count[1]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 5.024      ;
; 34.714 ; v_count[4]                                                                                                       ; v_count[6]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.948      ;
; 34.717 ; v_count[4]                                                                                                       ; v_count[5]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.945      ;
; 34.721 ; v_count[4]                                                                                                       ; v_count[7]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.941      ;
; 34.722 ; v_count[4]                                                                                                       ; v_count[4]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.940      ;
; 34.754 ; h_count[0]                                                                                                       ; v_count[6]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.908      ;
; 34.757 ; h_count[0]                                                                                                       ; v_count[5]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.905      ;
; 34.761 ; h_count[0]                                                                                                       ; v_count[7]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.901      ;
; 34.762 ; h_count[0]                                                                                                       ; v_count[4]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.900      ;
; 34.784 ; v_count[4]                                                                                                       ; v_count[3]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.878      ;
; 34.791 ; v_count[4]                                                                                                       ; v_count[2]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.871      ;
; 34.824 ; h_count[0]                                                                                                       ; v_count[3]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.838      ;
; 34.831 ; h_count[0]                                                                                                       ; v_count[2]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.831      ;
; 34.855 ; h_count[1]                                                                                                       ; v_count[8]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.807      ;
; 34.858 ; h_count[1]                                                                                                       ; v_count[9]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.804      ;
; 34.928 ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a0~porta_address_reg0 ; rojo                                                                                                             ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.377     ; 4.419      ;
; 34.939 ; h_count[1]                                                                                                       ; v_count[0]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.723      ;
; 34.939 ; h_count[1]                                                                                                       ; v_count[1]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.723      ;
; 34.994 ; h_count[3]                                                                                                       ; v_count[8]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.668      ;
; 34.999 ; h_count[3]                                                                                                       ; v_count[9]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.663      ;
; 35.014 ; h_count[2]                                                                                                       ; v_count[8]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.648      ;
; 35.017 ; h_count[2]                                                                                                       ; v_count[9]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.645      ;
; 35.027 ; h_count[1]                                                                                                       ; v_count[6]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.635      ;
; 35.030 ; h_count[1]                                                                                                       ; v_count[5]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.632      ;
; 35.034 ; h_count[1]                                                                                                       ; v_count[7]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.628      ;
; 35.035 ; h_count[1]                                                                                                       ; v_count[4]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.627      ;
; 35.051 ; h_count[3]                                                                                                       ; v_count[0]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.611      ;
; 35.051 ; h_count[3]                                                                                                       ; v_count[1]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.611      ;
; 35.074 ; h_count[5]                                                                                                       ; v_count[8]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.588      ;
; 35.077 ; h_count[5]                                                                                                       ; v_count[9]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.585      ;
; 35.097 ; h_count[1]                                                                                                       ; v_count[3]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.565      ;
; 35.098 ; h_count[2]                                                                                                       ; v_count[0]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.564      ;
; 35.098 ; h_count[2]                                                                                                       ; v_count[1]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.564      ;
; 35.104 ; h_count[1]                                                                                                       ; v_count[2]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.558      ;
; 35.158 ; h_count[5]                                                                                                       ; v_count[0]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.504      ;
; 35.158 ; h_count[5]                                                                                                       ; v_count[1]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.504      ;
; 35.186 ; h_count[2]                                                                                                       ; v_count[6]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.476      ;
; 35.189 ; h_count[2]                                                                                                       ; v_count[5]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.473      ;
; 35.191 ; h_count[3]                                                                                                       ; v_count[6]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.471      ;
; 35.193 ; h_count[2]                                                                                                       ; v_count[7]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.469      ;
; 35.194 ; h_count[3]                                                                                                       ; v_count[5]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.468      ;
; 35.194 ; h_count[2]                                                                                                       ; v_count[4]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.468      ;
; 35.197 ; h_count[3]                                                                                                       ; v_count[7]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.465      ;
; 35.197 ; h_count[3]                                                                                                       ; v_count[4]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.465      ;
; 35.232 ; v_count[6]                                                                                                       ; v_count[8]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.430      ;
; 35.235 ; v_count[6]                                                                                                       ; v_count[9]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.427      ;
; 35.243 ; h_count[3]                                                                                                       ; v_count[3]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.419      ;
; 35.244 ; h_count[3]                                                                                                       ; v_count[2]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.418      ;
; 35.246 ; h_count[5]                                                                                                       ; v_count[6]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.416      ;
; 35.249 ; h_count[5]                                                                                                       ; v_count[5]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.413      ;
; 35.253 ; h_count[5]                                                                                                       ; v_count[7]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.409      ;
; 35.254 ; h_count[5]                                                                                                       ; v_count[4]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.408      ;
; 35.256 ; h_count[2]                                                                                                       ; v_count[3]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.406      ;
; 35.263 ; h_count[2]                                                                                                       ; v_count[2]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.399      ;
; 35.268 ; v_count[2]                                                                                                       ; v_count[8]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.394      ;
; 35.270 ; v_count[3]                                                                                                       ; v_count[8]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.392      ;
; 35.271 ; v_count[2]                                                                                                       ; v_count[9]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.391      ;
; 35.273 ; v_count[3]                                                                                                       ; v_count[9]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.389      ;
; 35.276 ; h_count[4]                                                                                                       ; v_count[8]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.386      ;
; 35.281 ; h_count[4]                                                                                                       ; v_count[9]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.381      ;
; 35.316 ; h_count[5]                                                                                                       ; v_count[3]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.346      ;
; 35.316 ; v_count[6]                                                                                                       ; v_count[0]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.346      ;
; 35.316 ; v_count[6]                                                                                                       ; v_count[1]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.346      ;
; 35.323 ; h_count[5]                                                                                                       ; v_count[2]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.339      ;
; 35.328 ; v_count[7]                                                                                                       ; v_count[8]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 4.334      ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'button1'                                                                          ;
+-------+-----------------+-----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node       ; To Node         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+-----------------+--------------+-------------+--------------+------------+------------+
; 0.019 ; salida_color[0] ; salida_color[2] ; button1      ; button1     ; 1.000        ; -0.041     ; 0.955      ;
; 0.264 ; salida_color[0] ; salida_color[1] ; button1      ; button1     ; 1.000        ; -0.041     ; 0.710      ;
; 0.272 ; salida_color[1] ; salida_color[2] ; button1      ; button1     ; 1.000        ; -0.041     ; 0.702      ;
; 0.318 ; salida_color[0] ; salida_color[0] ; button1      ; button1     ; 1.000        ; -0.038     ; 0.659      ;
; 0.318 ; salida_color[2] ; salida_color[2] ; button1      ; button1     ; 1.000        ; -0.038     ; 0.659      ;
; 0.318 ; salida_color[1] ; salida_color[1] ; button1      ; button1     ; 1.000        ; -0.038     ; 0.659      ;
+-------+-----------------+-----------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'U01|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                           ;
+-------+-----------------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node       ; To Node                                                                                                          ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.349 ; v_count[1]      ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a4~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.913      ;
; 0.358 ; v_count[7]      ; v_count[7]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; v_count[2]      ; v_count[2]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; v_count[3]      ; v_count[3]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; v_count[4]      ; v_count[4]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; v_count[5]      ; v_count[5]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; v_count[6]      ; v_count[6]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; v_count[8]      ; v_count[8]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; v_count[9]      ; v_count[9]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.373 ; sync_horiz      ; sync_horiz_out~reg0                                                                                              ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; sync_vert       ; sync_vert_out~reg0                                                                                               ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.377 ; v_count[2]      ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a4~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.941      ;
; 0.383 ; v_count[0]      ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a4~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.947      ;
; 0.389 ; v_count[3]      ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a4~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.953      ;
; 0.509 ; h_count[7]      ; video_on_h                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.727      ;
; 0.570 ; h_count[1]      ; h_count[1]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.573 ; h_count[3]      ; h_count[3]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.580 ; h_count[2]      ; h_count[2]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.798      ;
; 0.582 ; h_count[6]      ; h_count[6]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.800      ;
; 0.586 ; h_count[7]      ; h_count[7]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.804      ;
; 0.594 ; h_count[0]      ; h_count[0]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.812      ;
; 0.600 ; v_count[2]      ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a0~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 1.161      ;
; 0.616 ; h_count[9]      ; video_on_h                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.834      ;
; 0.619 ; v_count[0]      ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a0~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 1.180      ;
; 0.625 ; h_count[8]      ; video_on_h                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.843      ;
; 0.644 ; v_count[1]      ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a0~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 1.205      ;
; 0.650 ; rojo_out        ; red_out[1]~reg0                                                                                                  ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.883      ;
; 0.650 ; rojo_out        ; red_out[0]~reg0                                                                                                  ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.883      ;
; 0.659 ; v_count[3]      ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a0~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 1.220      ;
; 0.839 ; h_count[7]      ; h_count[5]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.057      ;
; 0.839 ; h_count[7]      ; h_count[9]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.057      ;
; 0.845 ; h_count[1]      ; h_count[2]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.063      ;
; 0.847 ; h_count[3]      ; h_count[4]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.065      ;
; 0.855 ; v_count[5]      ; sync_vert                                                                                                        ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.074      ;
; 0.861 ; h_count[0]      ; h_count[1]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.079      ;
; 0.863 ; v_count[1]      ; v_count[1]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.082      ;
; 0.863 ; h_count[0]      ; h_count[2]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.081      ;
; 0.866 ; v_count[9]      ; video_on_v                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.085      ;
; 0.868 ; v_count[9]      ; sync_vert                                                                                                        ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.087      ;
; 0.868 ; h_count[2]      ; h_count[3]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.086      ;
; 0.869 ; h_count[6]      ; h_count[7]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.087      ;
; 0.870 ; h_count[2]      ; h_count[4]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.088      ;
; 0.876 ; h_count[8]      ; h_count[8]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.094      ;
; 0.880 ; h_count[2]      ; h_count[9]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.098      ;
; 0.882 ; h_count[2]      ; h_count[5]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.100      ;
; 0.892 ; v_count[8]      ; sync_vert                                                                                                        ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.111      ;
; 0.955 ; h_count[1]      ; h_count[3]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.173      ;
; 0.957 ; h_count[1]      ; h_count[4]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.175      ;
; 0.959 ; h_count[3]      ; h_count[6]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.177      ;
; 0.973 ; h_count[0]      ; h_count[3]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.191      ;
; 0.975 ; h_count[0]      ; h_count[4]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.193      ;
; 0.982 ; h_count[2]      ; h_count[6]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.200      ;
; 0.992 ; h_count[9]      ; h_count[9]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.210      ;
; 0.992 ; h_count[5]      ; h_count[6]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.210      ;
; 0.994 ; h_count[4]      ; h_count[4]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.212      ;
; 1.009 ; v_count[6]      ; sync_vert                                                                                                        ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.228      ;
; 1.010 ; v_count[3]      ; sync_vert                                                                                                        ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.229      ;
; 1.025 ; v_count[0]      ; v_count[0]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.244      ;
; 1.038 ; v_count[0]      ; sync_vert                                                                                                        ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.257      ;
; 1.050 ; h_count[7]      ; h_count[8]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.268      ;
; 1.059 ; v_count[5]      ; video_on_v                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.278      ;
; 1.069 ; h_count[3]      ; h_count[7]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.287      ;
; 1.069 ; h_count[1]      ; h_count[6]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.287      ;
; 1.083 ; h_count[2]      ; h_count[8]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.301      ;
; 1.087 ; h_count[0]      ; h_count[6]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.305      ;
; 1.090 ; azul_out        ; blue_out[0]~reg0                                                                                                 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.292     ; 0.955      ;
; 1.091 ; azul_out        ; blue_out[1]~reg0                                                                                                 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.292     ; 0.956      ;
; 1.092 ; h_count[2]      ; h_count[7]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.310      ;
; 1.096 ; v_count[8]      ; video_on_v                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.315      ;
; 1.102 ; h_count[5]      ; h_count[7]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.320      ;
; 1.116 ; v_count[2]      ; sync_vert                                                                                                        ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.335      ;
; 1.162 ; h_count[6]      ; h_count[8]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.380      ;
; 1.172 ; v_count[0]      ; v_count[1]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.391      ;
; 1.179 ; h_count[1]      ; h_count[7]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.397      ;
; 1.197 ; h_count[0]      ; h_count[7]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.415      ;
; 1.213 ; v_count[6]      ; video_on_v                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.432      ;
; 1.215 ; h_count[5]      ; sync_horiz                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.460      ;
; 1.228 ; h_count[5]      ; h_count[5]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.446      ;
; 1.243 ; h_count[6]      ; h_count[9]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.461      ;
; 1.245 ; h_count[6]      ; h_count[5]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.463      ;
; 1.253 ; verde_out       ; green_out[1]~reg0                                                                                                ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.293     ; 1.117      ;
; 1.255 ; verde_out       ; green_out[0]~reg0                                                                                                ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.293     ; 1.119      ;
; 1.273 ; h_count[8]      ; h_count[9]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.491      ;
; 1.283 ; v_count[7]      ; sync_vert                                                                                                        ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.502      ;
; 1.283 ; h_count[4]      ; h_count[6]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.501      ;
; 1.288 ; h_count[9]      ; h_count[5]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.506      ;
; 1.334 ; v_count[4]      ; v_count[5]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.553      ;
; 1.336 ; v_count[4]      ; v_count[6]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.555      ;
; 1.336 ; h_count[2]      ; sync_horiz                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.581      ;
; 1.352 ; h_count[9]      ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a0~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.942      ;
; 1.357 ; salida_color[2] ; rojo_out                                                                                                         ; button1                                         ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.021     ; 0.593      ;
; 1.362 ; h_count[3]      ; h_count[8]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.580      ;
; 1.363 ; salida_color[1] ; verde_out                                                                                                        ; button1                                         ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.021     ; 0.599      ;
; 1.371 ; salida_color[0] ; azul_out                                                                                                         ; button1                                         ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.021     ; 0.607      ;
; 1.393 ; h_count[4]      ; h_count[7]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.611      ;
; 1.395 ; h_count[5]      ; h_count[8]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.613      ;
; 1.399 ; h_count[9]      ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a4~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 1.992      ;
; 1.402 ; v_count[7]      ; v_count[9]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.621      ;
; 1.414 ; h_count[8]      ; h_count[5]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.632      ;
; 1.422 ; v_count[6]      ; v_count[9]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.641      ;
+-------+-----------------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'button1'                                                                           ;
+-------+-----------------+-----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node       ; To Node         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+-----------------+--------------+-------------+--------------+------------+------------+
; 0.382 ; salida_color[1] ; salida_color[1] ; button1      ; button1     ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; salida_color[2] ; salida_color[2] ; button1      ; button1     ; 0.000        ; 0.038      ; 0.577      ;
; 0.385 ; salida_color[0] ; salida_color[0] ; button1      ; button1     ; 0.000        ; 0.038      ; 0.580      ;
; 0.400 ; salida_color[1] ; salida_color[2] ; button1      ; button1     ; 0.000        ; 0.041      ; 0.598      ;
; 0.405 ; salida_color[0] ; salida_color[1] ; button1      ; button1     ; 0.000        ; 0.041      ; 0.603      ;
; 0.589 ; salida_color[0] ; salida_color[2] ; button1      ; button1     ; 0.000        ; 0.041      ; 0.787      ;
+-------+-----------------+-----------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'button1'                                                   ;
+--------+--------------+----------------+------------------+---------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target              ;
+--------+--------------+----------------+------------------+---------+------------+---------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; button1 ; Rise       ; button1             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; button1 ; Rise       ; salida_color[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; button1 ; Rise       ; salida_color[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; button1 ; Rise       ; salida_color[2]     ;
; 0.195  ; 0.379        ; 0.184          ; Low Pulse Width  ; button1 ; Rise       ; salida_color[0]     ;
; 0.195  ; 0.379        ; 0.184          ; Low Pulse Width  ; button1 ; Rise       ; salida_color[1]     ;
; 0.195  ; 0.379        ; 0.184          ; Low Pulse Width  ; button1 ; Rise       ; salida_color[2]     ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; button1 ; Rise       ; button1~input|o     ;
; 0.355  ; 0.355        ; 0.000          ; Low Pulse Width  ; button1 ; Rise       ; salida_color[0]|clk ;
; 0.355  ; 0.355        ; 0.000          ; Low Pulse Width  ; button1 ; Rise       ; salida_color[1]|clk ;
; 0.355  ; 0.355        ; 0.000          ; Low Pulse Width  ; button1 ; Rise       ; salida_color[2]|clk ;
; 0.404  ; 0.620        ; 0.216          ; High Pulse Width ; button1 ; Rise       ; salida_color[0]     ;
; 0.404  ; 0.620        ; 0.216          ; High Pulse Width ; button1 ; Rise       ; salida_color[1]     ;
; 0.404  ; 0.620        ; 0.216          ; High Pulse Width ; button1 ; Rise       ; salida_color[2]     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; button1 ; Rise       ; button1~input|i     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; button1 ; Rise       ; button1~input|i     ;
; 0.642  ; 0.642        ; 0.000          ; High Pulse Width ; button1 ; Rise       ; salida_color[0]|clk ;
; 0.642  ; 0.642        ; 0.000          ; High Pulse Width ; button1 ; Rise       ; salida_color[1]|clk ;
; 0.642  ; 0.642        ; 0.000          ; High Pulse Width ; button1 ; Rise       ; salida_color[2]|clk ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; button1 ; Rise       ; button1~input|o     ;
+--------+--------------+----------------+------------------+---------+------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock_50MHz'                                                                                         ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+
; 9.825  ; 9.825        ; 0.000          ; Low Pulse Width  ; clock_50MHz ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.825  ; 9.825        ; 0.000          ; Low Pulse Width  ; clock_50MHz ; Rise       ; U01|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clock_50MHz ; Rise       ; clock_50MHz~input|o                                       ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; clock_50MHz ; Rise       ; U01|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock_50MHz ; Rise       ; clock_50MHz~input|i                                       ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock_50MHz ; Rise       ; clock_50MHz~input|i                                       ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; clock_50MHz ; Rise       ; U01|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; clock_50MHz ; Rise       ; clock_50MHz~input|o                                       ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; clock_50MHz ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; clock_50MHz ; Rise       ; U01|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clock_50MHz ; Rise       ; clock_50MHz                                               ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'U01|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                                                           ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; 19.601 ; 19.831       ; 0.230          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 19.602 ; 19.832       ; 0.230          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a4~porta_address_reg0 ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[0]                                                                                                       ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[1]                                                                                                       ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[2]                                                                                                       ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[3]                                                                                                       ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[4]                                                                                                       ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[5]                                                                                                       ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[6]                                                                                                       ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[7]                                                                                                       ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[8]                                                                                                       ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[9]                                                                                                       ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_vert                                                                                                        ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_vert_out~reg0                                                                                               ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[0]                                                                                                       ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[1]                                                                                                       ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[2]                                                                                                       ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[3]                                                                                                       ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[4]                                                                                                       ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[5]                                                                                                       ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[6]                                                                                                       ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[7]                                                                                                       ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[8]                                                                                                       ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[9]                                                                                                       ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_on_h                                                                                                       ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_on_v                                                                                                       ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_out[0]~reg0                                                                                                 ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_out[1]~reg0                                                                                                 ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_out[0]~reg0                                                                                                ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_out[1]~reg0                                                                                                ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rojo                                                                                                             ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_horiz                                                                                                       ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_horiz_out~reg0                                                                                              ;
; 19.637 ; 19.853       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; azul_out                                                                                                         ;
; 19.637 ; 19.853       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_out[0]~reg0                                                                                                  ;
; 19.637 ; 19.853       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_out[1]~reg0                                                                                                  ;
; 19.637 ; 19.853       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rojo_out                                                                                                         ;
; 19.637 ; 19.853       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; verde_out                                                                                                        ;
; 19.652 ; 19.882       ; 0.230          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a4~porta_address_reg0 ;
; 19.653 ; 19.883       ; 0.230          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 19.690 ; 19.874       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; azul_out                                                                                                         ;
; 19.690 ; 19.874       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_out[0]~reg0                                                                                                  ;
; 19.690 ; 19.874       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_out[1]~reg0                                                                                                  ;
; 19.690 ; 19.874       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rojo_out                                                                                                         ;
; 19.690 ; 19.874       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; verde_out                                                                                                        ;
; 19.708 ; 19.892       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_out[0]~reg0                                                                                                 ;
; 19.708 ; 19.892       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_out[1]~reg0                                                                                                 ;
; 19.708 ; 19.892       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_out[0]~reg0                                                                                                ;
; 19.708 ; 19.892       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_out[1]~reg0                                                                                                ;
; 19.708 ; 19.892       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rojo                                                                                                             ;
; 19.708 ; 19.892       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_horiz                                                                                                       ;
; 19.708 ; 19.892       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_horiz_out~reg0                                                                                              ;
; 19.709 ; 19.893       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[0]                                                                                                       ;
; 19.709 ; 19.893       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[1]                                                                                                       ;
; 19.709 ; 19.893       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[2]                                                                                                       ;
; 19.709 ; 19.893       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[3]                                                                                                       ;
; 19.709 ; 19.893       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[4]                                                                                                       ;
; 19.709 ; 19.893       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[5]                                                                                                       ;
; 19.709 ; 19.893       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[6]                                                                                                       ;
; 19.709 ; 19.893       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[7]                                                                                                       ;
; 19.709 ; 19.893       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[8]                                                                                                       ;
; 19.709 ; 19.893       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[9]                                                                                                       ;
; 19.709 ; 19.893       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_vert                                                                                                        ;
; 19.709 ; 19.893       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_vert_out~reg0                                                                                               ;
; 19.709 ; 19.893       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[2]                                                                                                       ;
; 19.709 ; 19.893       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[3]                                                                                                       ;
; 19.709 ; 19.893       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[8]                                                                                                       ;
; 19.709 ; 19.893       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[9]                                                                                                       ;
; 19.709 ; 19.893       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_on_h                                                                                                       ;
; 19.709 ; 19.893       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_on_v                                                                                                       ;
; 19.710 ; 19.894       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[0]                                                                                                       ;
; 19.710 ; 19.894       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[1]                                                                                                       ;
; 19.710 ; 19.894       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[4]                                                                                                       ;
; 19.710 ; 19.894       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[5]                                                                                                       ;
; 19.710 ; 19.894       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[6]                                                                                                       ;
; 19.710 ; 19.894       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[7]                                                                                                       ;
; 19.852 ; 19.852       ; 0.000          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U01|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                            ;
; 19.852 ; 19.852       ; 0.000          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U01|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                              ;
; 19.852 ; 19.852       ; 0.000          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; azul_out|clk                                                                                                     ;
; 19.852 ; 19.852       ; 0.000          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_out[0]~reg0|clk                                                                                              ;
; 19.852 ; 19.852       ; 0.000          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_out[1]~reg0|clk                                                                                              ;
; 19.852 ; 19.852       ; 0.000          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rojo_out|clk                                                                                                     ;
; 19.852 ; 19.852       ; 0.000          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; verde_out|clk                                                                                                    ;
; 19.857 ; 19.857       ; 0.000          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[0]|clk                                                                                                   ;
; 19.857 ; 19.857       ; 0.000          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[1]|clk                                                                                                   ;
; 19.857 ; 19.857       ; 0.000          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[4]|clk                                                                                                   ;
; 19.857 ; 19.857       ; 0.000          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[5]|clk                                                                                                   ;
; 19.857 ; 19.857       ; 0.000          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[6]|clk                                                                                                   ;
; 19.857 ; 19.857       ; 0.000          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[7]|clk                                                                                                   ;
; 19.858 ; 19.858       ; 0.000          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U02|altsyncram_component|auto_generated|ram_block1a4|clk0                                                        ;
; 19.858 ; 19.858       ; 0.000          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[0]|clk                                                                                                   ;
; 19.858 ; 19.858       ; 0.000          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[1]|clk                                                                                                   ;
; 19.858 ; 19.858       ; 0.000          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[2]|clk                                                                                                   ;
; 19.858 ; 19.858       ; 0.000          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[3]|clk                                                                                                   ;
; 19.858 ; 19.858       ; 0.000          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[4]|clk                                                                                                   ;
; 19.858 ; 19.858       ; 0.000          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[5]|clk                                                                                                   ;
; 19.858 ; 19.858       ; 0.000          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[6]|clk                                                                                                   ;
; 19.858 ; 19.858       ; 0.000          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[7]|clk                                                                                                   ;
; 19.858 ; 19.858       ; 0.000          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[8]|clk                                                                                                   ;
; 19.858 ; 19.858       ; 0.000          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[9]|clk                                                                                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------+
; Data Port      ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------+
; blue_out[*]    ; clock_50MHz ; 5.324 ; 5.407 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
;  blue_out[0]   ; clock_50MHz ; 5.324 ; 5.407 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
;  blue_out[1]   ; clock_50MHz ; 4.672 ; 4.730 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
; green_out[*]   ; clock_50MHz ; 5.039 ; 5.053 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
;  green_out[0]  ; clock_50MHz ; 5.039 ; 5.053 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
;  green_out[1]  ; clock_50MHz ; 4.156 ; 4.216 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
; red_out[*]     ; clock_50MHz ; 5.668 ; 5.875 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
;  red_out[0]    ; clock_50MHz ; 5.208 ; 5.371 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
;  red_out[1]    ; clock_50MHz ; 5.668 ; 5.875 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
; sync_horiz_out ; clock_50MHz ; 3.648 ; 3.677 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
; sync_vert_out  ; clock_50MHz ; 4.134 ; 4.154 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------+
; Data Port      ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------+
; blue_out[*]    ; clock_50MHz ; 4.195 ; 4.251 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
;  blue_out[0]   ; clock_50MHz ; 4.821 ; 4.900 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
;  blue_out[1]   ; clock_50MHz ; 4.195 ; 4.251 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
; green_out[*]   ; clock_50MHz ; 3.701 ; 3.758 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
;  green_out[0]  ; clock_50MHz ; 4.549 ; 4.562 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
;  green_out[1]  ; clock_50MHz ; 3.701 ; 3.758 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
; red_out[*]     ; clock_50MHz ; 4.711 ; 4.866 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
;  red_out[0]    ; clock_50MHz ; 4.711 ; 4.866 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
;  red_out[1]    ; clock_50MHz ; 5.151 ; 5.350 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
; sync_horiz_out ; clock_50MHz ; 3.212 ; 3.239 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
; sync_vert_out  ; clock_50MHz ; 3.680 ; 3.698 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                               ;
+-------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                      ; Note                                                          ;
+-------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
; 132.15 MHz  ; 132.15 MHz      ; U01|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 1144.16 MHz ; 250.0 MHz       ; button1                                         ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; U01|altpll_component|auto_generated|pll1|clk[0] ; -1.999 ; -5.964        ;
; button1                                         ; 0.126  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.312 ; 0.000         ;
; button1                                         ; 0.333 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; button1                                         ; -3.000 ; -6.000        ;
; clock_50MHz                                     ; 9.785  ; 0.000         ;
; U01|altpll_component|auto_generated|pll1|clk[0] ; 19.608 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'U01|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                          ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -1.999 ; salida_color[0]                                                                                                  ; azul_out                                                                                                         ; button1                                         ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.314     ; 0.631      ;
; -1.987 ; salida_color[1]                                                                                                  ; verde_out                                                                                                        ; button1                                         ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.314     ; 0.619      ;
; -1.978 ; salida_color[2]                                                                                                  ; rojo_out                                                                                                         ; button1                                         ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.314     ; 0.610      ;
; 32.162 ; v_count[8]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a4~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.221      ; 7.808      ;
; 32.164 ; v_count[8]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a0~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.217      ; 7.802      ;
; 32.301 ; v_count[5]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a4~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.221      ; 7.669      ;
; 32.311 ; v_count[5]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a0~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.217      ; 7.655      ;
; 32.367 ; v_count[7]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a4~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.221      ; 7.603      ;
; 32.369 ; v_count[7]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a0~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.217      ; 7.597      ;
; 32.416 ; v_count[9]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a4~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.221      ; 7.554      ;
; 32.418 ; v_count[9]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a0~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.217      ; 7.548      ;
; 32.547 ; v_count[4]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a4~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.221      ; 7.423      ;
; 32.557 ; v_count[4]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a0~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.217      ; 7.409      ;
; 32.697 ; v_count[6]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a4~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.221      ; 7.273      ;
; 32.707 ; v_count[6]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a0~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.217      ; 7.259      ;
; 32.950 ; h_count[4]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a4~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.224      ; 7.023      ;
; 32.960 ; h_count[4]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a0~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.220      ; 7.009      ;
; 33.403 ; h_count[3]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a4~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.224      ; 6.570      ;
; 33.405 ; h_count[3]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a0~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.220      ; 6.564      ;
; 33.916 ; h_count[5]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a4~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.224      ; 6.057      ;
; 33.926 ; h_count[5]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a0~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.220      ; 6.043      ;
; 34.182 ; h_count[6]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a0~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.220      ; 5.787      ;
; 34.205 ; h_count[6]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a4~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.224      ; 5.768      ;
; 34.702 ; h_count[8]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a4~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.224      ; 5.271      ;
; 34.734 ; h_count[8]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a0~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.220      ; 5.235      ;
; 35.028 ; h_count[0]                                                                                                       ; v_count[8]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 4.644      ;
; 35.031 ; h_count[7]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a4~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.224      ; 4.942      ;
; 35.032 ; h_count[0]                                                                                                       ; v_count[9]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 4.640      ;
; 35.041 ; h_count[7]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a0~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.220      ; 4.928      ;
; 35.056 ; v_count[4]                                                                                                       ; v_count[8]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.055     ; 4.613      ;
; 35.059 ; v_count[4]                                                                                                       ; v_count[9]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.055     ; 4.610      ;
; 35.088 ; h_count[0]                                                                                                       ; v_count[0]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 4.584      ;
; 35.088 ; h_count[0]                                                                                                       ; v_count[1]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 4.584      ;
; 35.105 ; v_count[4]                                                                                                       ; v_count[0]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.055     ; 4.564      ;
; 35.105 ; v_count[4]                                                                                                       ; v_count[1]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.055     ; 4.564      ;
; 35.111 ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a4~porta_address_reg0 ; rojo                                                                                                             ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.342     ; 4.271      ;
; 35.203 ; v_count[4]                                                                                                       ; v_count[6]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.055     ; 4.466      ;
; 35.206 ; v_count[4]                                                                                                       ; v_count[5]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.055     ; 4.463      ;
; 35.211 ; v_count[4]                                                                                                       ; v_count[7]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.055     ; 4.458      ;
; 35.211 ; v_count[4]                                                                                                       ; v_count[4]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.055     ; 4.458      ;
; 35.219 ; h_count[0]                                                                                                       ; v_count[5]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 4.453      ;
; 35.219 ; h_count[0]                                                                                                       ; v_count[6]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 4.453      ;
; 35.223 ; h_count[0]                                                                                                       ; v_count[7]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 4.449      ;
; 35.223 ; h_count[0]                                                                                                       ; v_count[4]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 4.449      ;
; 35.254 ; h_count[0]                                                                                                       ; v_count[2]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 4.418      ;
; 35.259 ; h_count[0]                                                                                                       ; v_count[3]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 4.413      ;
; 35.275 ; v_count[4]                                                                                                       ; v_count[3]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.055     ; 4.394      ;
; 35.282 ; v_count[4]                                                                                                       ; v_count[2]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.055     ; 4.387      ;
; 35.302 ; h_count[1]                                                                                                       ; v_count[8]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 4.370      ;
; 35.306 ; h_count[1]                                                                                                       ; v_count[9]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 4.366      ;
; 35.362 ; h_count[1]                                                                                                       ; v_count[0]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 4.310      ;
; 35.362 ; h_count[1]                                                                                                       ; v_count[1]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 4.310      ;
; 35.419 ; h_count[2]                                                                                                       ; v_count[8]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 4.253      ;
; 35.423 ; h_count[3]                                                                                                       ; v_count[8]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 4.249      ;
; 35.423 ; h_count[2]                                                                                                       ; v_count[9]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 4.249      ;
; 35.424 ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a0~porta_address_reg0 ; rojo                                                                                                             ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.338     ; 3.962      ;
; 35.427 ; h_count[3]                                                                                                       ; v_count[9]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 4.245      ;
; 35.479 ; h_count[2]                                                                                                       ; v_count[0]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 4.193      ;
; 35.479 ; h_count[2]                                                                                                       ; v_count[1]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 4.193      ;
; 35.483 ; h_count[3]                                                                                                       ; v_count[0]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 4.189      ;
; 35.483 ; h_count[3]                                                                                                       ; v_count[1]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 4.189      ;
; 35.493 ; h_count[1]                                                                                                       ; v_count[5]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 4.179      ;
; 35.493 ; h_count[1]                                                                                                       ; v_count[6]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 4.179      ;
; 35.497 ; h_count[1]                                                                                                       ; v_count[7]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 4.175      ;
; 35.497 ; h_count[1]                                                                                                       ; v_count[4]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 4.175      ;
; 35.528 ; h_count[1]                                                                                                       ; v_count[2]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 4.144      ;
; 35.533 ; h_count[1]                                                                                                       ; v_count[3]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 4.139      ;
; 35.538 ; h_count[5]                                                                                                       ; v_count[8]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 4.134      ;
; 35.542 ; h_count[5]                                                                                                       ; v_count[9]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 4.130      ;
; 35.592 ; h_count[5]                                                                                                       ; v_count[0]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 4.080      ;
; 35.592 ; h_count[5]                                                                                                       ; v_count[1]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 4.080      ;
; 35.610 ; h_count[2]                                                                                                       ; v_count[5]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 4.062      ;
; 35.610 ; h_count[2]                                                                                                       ; v_count[6]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 4.062      ;
; 35.614 ; h_count[3]                                                                                                       ; v_count[5]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 4.058      ;
; 35.614 ; h_count[3]                                                                                                       ; v_count[6]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 4.058      ;
; 35.614 ; h_count[2]                                                                                                       ; v_count[7]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 4.058      ;
; 35.614 ; h_count[2]                                                                                                       ; v_count[4]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 4.058      ;
; 35.618 ; h_count[3]                                                                                                       ; v_count[7]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 4.054      ;
; 35.618 ; h_count[3]                                                                                                       ; v_count[4]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 4.054      ;
; 35.645 ; h_count[2]                                                                                                       ; v_count[2]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 4.027      ;
; 35.649 ; h_count[3]                                                                                                       ; v_count[2]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 4.023      ;
; 35.650 ; h_count[2]                                                                                                       ; v_count[3]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 4.022      ;
; 35.654 ; h_count[3]                                                                                                       ; v_count[3]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 4.018      ;
; 35.689 ; h_count[4]                                                                                                       ; v_count[8]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 3.983      ;
; 35.690 ; h_count[5]                                                                                                       ; v_count[6]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 3.982      ;
; 35.693 ; h_count[4]                                                                                                       ; v_count[9]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 3.979      ;
; 35.693 ; h_count[5]                                                                                                       ; v_count[5]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 3.979      ;
; 35.697 ; v_count[6]                                                                                                       ; v_count[8]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.055     ; 3.972      ;
; 35.698 ; h_count[5]                                                                                                       ; v_count[7]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 3.974      ;
; 35.698 ; h_count[5]                                                                                                       ; v_count[4]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 3.974      ;
; 35.700 ; v_count[6]                                                                                                       ; v_count[9]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.055     ; 3.969      ;
; 35.738 ; v_count[2]                                                                                                       ; v_count[8]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.055     ; 3.931      ;
; 35.741 ; v_count[3]                                                                                                       ; v_count[8]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.055     ; 3.928      ;
; 35.742 ; v_count[2]                                                                                                       ; v_count[9]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.055     ; 3.927      ;
; 35.745 ; v_count[3]                                                                                                       ; v_count[9]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.055     ; 3.924      ;
; 35.746 ; v_count[6]                                                                                                       ; v_count[0]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.055     ; 3.923      ;
; 35.746 ; v_count[6]                                                                                                       ; v_count[1]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.055     ; 3.923      ;
; 35.749 ; h_count[4]                                                                                                       ; v_count[0]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 3.923      ;
; 35.749 ; h_count[4]                                                                                                       ; v_count[1]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 3.923      ;
; 35.762 ; h_count[5]                                                                                                       ; v_count[3]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.052     ; 3.910      ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'button1'                                                                           ;
+-------+-----------------+-----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node       ; To Node         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+-----------------+--------------+-------------+--------------+------------+------------+
; 0.126 ; salida_color[0] ; salida_color[2] ; button1      ; button1     ; 1.000        ; -0.037     ; 0.852      ;
; 0.340 ; salida_color[0] ; salida_color[1] ; button1      ; button1     ; 1.000        ; -0.037     ; 0.638      ;
; 0.348 ; salida_color[1] ; salida_color[2] ; button1      ; button1     ; 1.000        ; -0.037     ; 0.630      ;
; 0.398 ; salida_color[0] ; salida_color[0] ; button1      ; button1     ; 1.000        ; -0.034     ; 0.583      ;
; 0.398 ; salida_color[1] ; salida_color[1] ; button1      ; button1     ; 1.000        ; -0.034     ; 0.583      ;
; 0.398 ; salida_color[2] ; salida_color[2] ; button1      ; button1     ; 1.000        ; -0.034     ; 0.583      ;
+-------+-----------------+-----------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'U01|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                            ;
+-------+-----------------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node       ; To Node                                                                                                          ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.312 ; v_count[7]      ; v_count[7]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; v_count[2]      ; v_count[2]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; v_count[3]      ; v_count[3]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; v_count[4]      ; v_count[4]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; v_count[5]      ; v_count[5]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; v_count[6]      ; v_count[6]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; v_count[8]      ; v_count[8]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; v_count[9]      ; v_count[9]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.339 ; sync_horiz      ; sync_horiz_out~reg0                                                                                              ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.537      ;
; 0.339 ; v_count[1]      ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a4~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.845      ;
; 0.340 ; sync_vert       ; sync_vert_out~reg0                                                                                               ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.362 ; v_count[2]      ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a4~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.868      ;
; 0.371 ; v_count[0]      ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a4~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.877      ;
; 0.376 ; v_count[3]      ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a4~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.882      ;
; 0.452 ; h_count[7]      ; video_on_h                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.650      ;
; 0.512 ; h_count[1]      ; h_count[1]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.710      ;
; 0.515 ; h_count[3]      ; h_count[3]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.521 ; h_count[2]      ; h_count[2]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.719      ;
; 0.524 ; h_count[7]      ; h_count[7]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.722      ;
; 0.524 ; h_count[6]      ; h_count[6]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.722      ;
; 0.533 ; h_count[0]      ; h_count[0]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.731      ;
; 0.549 ; h_count[9]      ; video_on_h                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.747      ;
; 0.554 ; h_count[8]      ; video_on_h                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.752      ;
; 0.568 ; v_count[2]      ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a0~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.333      ; 1.070      ;
; 0.583 ; v_count[0]      ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a0~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.333      ; 1.085      ;
; 0.593 ; rojo_out        ; red_out[1]~reg0                                                                                                  ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.805      ;
; 0.593 ; rojo_out        ; red_out[0]~reg0                                                                                                  ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.805      ;
; 0.611 ; v_count[1]      ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a0~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.333      ; 1.113      ;
; 0.627 ; v_count[3]      ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a0~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.333      ; 1.129      ;
; 0.751 ; h_count[7]      ; h_count[5]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.949      ;
; 0.751 ; h_count[7]      ; h_count[9]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.949      ;
; 0.756 ; h_count[1]      ; h_count[2]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.954      ;
; 0.760 ; h_count[3]      ; h_count[4]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.958      ;
; 0.766 ; h_count[0]      ; h_count[1]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.964      ;
; 0.770 ; h_count[2]      ; h_count[3]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.968      ;
; 0.773 ; h_count[6]      ; h_count[7]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.971      ;
; 0.773 ; h_count[0]      ; h_count[2]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.971      ;
; 0.777 ; h_count[2]      ; h_count[4]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.975      ;
; 0.779 ; v_count[5]      ; sync_vert                                                                                                        ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.978      ;
; 0.781 ; v_count[1]      ; v_count[1]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.980      ;
; 0.789 ; h_count[2]      ; h_count[9]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.987      ;
; 0.791 ; h_count[2]      ; h_count[5]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.989      ;
; 0.792 ; h_count[8]      ; h_count[8]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.990      ;
; 0.793 ; v_count[9]      ; video_on_v                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.992      ;
; 0.800 ; v_count[8]      ; sync_vert                                                                                                        ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.999      ;
; 0.802 ; v_count[9]      ; sync_vert                                                                                                        ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.001      ;
; 0.845 ; h_count[1]      ; h_count[3]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.043      ;
; 0.852 ; h_count[1]      ; h_count[4]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.050      ;
; 0.856 ; h_count[3]      ; h_count[6]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.054      ;
; 0.862 ; h_count[0]      ; h_count[3]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.060      ;
; 0.869 ; h_count[0]      ; h_count[4]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.067      ;
; 0.873 ; h_count[2]      ; h_count[6]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.071      ;
; 0.893 ; h_count[9]      ; h_count[9]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.091      ;
; 0.896 ; h_count[5]      ; h_count[6]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.094      ;
; 0.897 ; v_count[3]      ; sync_vert                                                                                                        ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.096      ;
; 0.909 ; h_count[4]      ; h_count[4]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.107      ;
; 0.914 ; v_count[6]      ; sync_vert                                                                                                        ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.113      ;
; 0.924 ; v_count[0]      ; v_count[0]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.123      ;
; 0.935 ; h_count[7]      ; h_count[8]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.133      ;
; 0.945 ; h_count[3]      ; h_count[7]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.143      ;
; 0.948 ; h_count[1]      ; h_count[6]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.146      ;
; 0.951 ; v_count[0]      ; sync_vert                                                                                                        ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.150      ;
; 0.962 ; v_count[5]      ; video_on_v                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.161      ;
; 0.962 ; h_count[2]      ; h_count[7]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.160      ;
; 0.965 ; h_count[0]      ; h_count[6]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.163      ;
; 0.974 ; h_count[2]      ; h_count[8]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.172      ;
; 0.983 ; v_count[8]      ; video_on_v                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.182      ;
; 0.985 ; h_count[5]      ; h_count[7]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.183      ;
; 0.993 ; v_count[2]      ; sync_vert                                                                                                        ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.192      ;
; 1.001 ; azul_out        ; blue_out[0]~reg0                                                                                                 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.267     ; 0.878      ;
; 1.002 ; azul_out        ; blue_out[1]~reg0                                                                                                 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.267     ; 0.879      ;
; 1.037 ; h_count[1]      ; h_count[7]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.235      ;
; 1.045 ; v_count[0]      ; v_count[1]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.244      ;
; 1.046 ; h_count[6]      ; h_count[8]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.244      ;
; 1.054 ; h_count[0]      ; h_count[7]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.252      ;
; 1.097 ; v_count[6]      ; video_on_v                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.296      ;
; 1.103 ; h_count[5]      ; sync_horiz                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.325      ;
; 1.111 ; h_count[5]      ; h_count[5]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.309      ;
; 1.115 ; h_count[6]      ; h_count[9]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.313      ;
; 1.117 ; h_count[6]      ; h_count[5]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.315      ;
; 1.142 ; verde_out       ; green_out[1]~reg0                                                                                                ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.267     ; 1.019      ;
; 1.142 ; verde_out       ; green_out[0]~reg0                                                                                                ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.267     ; 1.019      ;
; 1.143 ; h_count[8]      ; h_count[9]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.341      ;
; 1.157 ; h_count[9]      ; h_count[5]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.355      ;
; 1.165 ; h_count[4]      ; h_count[6]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.363      ;
; 1.167 ; v_count[7]      ; sync_vert                                                                                                        ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.366      ;
; 1.187 ; salida_color[2] ; rojo_out                                                                                                         ; button1                                         ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.892     ; 0.539      ;
; 1.192 ; salida_color[1] ; verde_out                                                                                                        ; button1                                         ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.892     ; 0.544      ;
; 1.197 ; v_count[4]      ; v_count[5]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.396      ;
; 1.199 ; v_count[4]      ; v_count[6]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.398      ;
; 1.199 ; salida_color[0] ; azul_out                                                                                                         ; button1                                         ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.892     ; 0.551      ;
; 1.218 ; h_count[3]      ; h_count[8]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.416      ;
; 1.235 ; h_count[2]      ; sync_horiz                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.457      ;
; 1.238 ; v_count[7]      ; v_count[9]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.437      ;
; 1.254 ; h_count[4]      ; h_count[7]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.452      ;
; 1.256 ; h_count[9]      ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a0~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 1.786      ;
; 1.257 ; v_count[6]      ; v_count[9]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.456      ;
; 1.258 ; h_count[5]      ; h_count[8]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.456      ;
; 1.274 ; h_count[8]      ; h_count[5]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.472      ;
; 1.281 ; v_count[1]      ; v_count[4]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.480      ;
+-------+-----------------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'button1'                                                                            ;
+-------+-----------------+-----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node       ; To Node         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+-----------------+--------------+-------------+--------------+------------+------------+
; 0.333 ; salida_color[1] ; salida_color[1] ; button1      ; button1     ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; salida_color[2] ; salida_color[2] ; button1      ; button1     ; 0.000        ; 0.034      ; 0.511      ;
; 0.341 ; salida_color[0] ; salida_color[0] ; button1      ; button1     ; 0.000        ; 0.034      ; 0.519      ;
; 0.356 ; salida_color[1] ; salida_color[2] ; button1      ; button1     ; 0.000        ; 0.037      ; 0.537      ;
; 0.361 ; salida_color[0] ; salida_color[1] ; button1      ; button1     ; 0.000        ; 0.037      ; 0.542      ;
; 0.528 ; salida_color[0] ; salida_color[2] ; button1      ; button1     ; 0.000        ; 0.037      ; 0.709      ;
+-------+-----------------+-----------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'button1'                                                    ;
+--------+--------------+----------------+------------------+---------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target              ;
+--------+--------------+----------------+------------------+---------+------------+---------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; button1 ; Rise       ; button1             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; button1 ; Rise       ; salida_color[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; button1 ; Rise       ; salida_color[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; button1 ; Rise       ; salida_color[2]     ;
; 0.206  ; 0.390        ; 0.184          ; Low Pulse Width  ; button1 ; Rise       ; salida_color[0]     ;
; 0.206  ; 0.390        ; 0.184          ; Low Pulse Width  ; button1 ; Rise       ; salida_color[1]     ;
; 0.206  ; 0.390        ; 0.184          ; Low Pulse Width  ; button1 ; Rise       ; salida_color[2]     ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; button1 ; Rise       ; button1~input|o     ;
; 0.366  ; 0.366        ; 0.000          ; Low Pulse Width  ; button1 ; Rise       ; salida_color[0]|clk ;
; 0.366  ; 0.366        ; 0.000          ; Low Pulse Width  ; button1 ; Rise       ; salida_color[1]|clk ;
; 0.366  ; 0.366        ; 0.000          ; Low Pulse Width  ; button1 ; Rise       ; salida_color[2]|clk ;
; 0.392  ; 0.608        ; 0.216          ; High Pulse Width ; button1 ; Rise       ; salida_color[0]     ;
; 0.392  ; 0.608        ; 0.216          ; High Pulse Width ; button1 ; Rise       ; salida_color[1]     ;
; 0.392  ; 0.608        ; 0.216          ; High Pulse Width ; button1 ; Rise       ; salida_color[2]     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; button1 ; Rise       ; button1~input|i     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; button1 ; Rise       ; button1~input|i     ;
; 0.632  ; 0.632        ; 0.000          ; High Pulse Width ; button1 ; Rise       ; salida_color[0]|clk ;
; 0.632  ; 0.632        ; 0.000          ; High Pulse Width ; button1 ; Rise       ; salida_color[1]|clk ;
; 0.632  ; 0.632        ; 0.000          ; High Pulse Width ; button1 ; Rise       ; salida_color[2]|clk ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; button1 ; Rise       ; button1~input|o     ;
+--------+--------------+----------------+------------------+---------+------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock_50MHz'                                                                                          ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+
; 9.785  ; 9.785        ; 0.000          ; Low Pulse Width  ; clock_50MHz ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.785  ; 9.785        ; 0.000          ; Low Pulse Width  ; clock_50MHz ; Rise       ; U01|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clock_50MHz ; Rise       ; clock_50MHz~input|o                                       ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; clock_50MHz ; Rise       ; U01|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock_50MHz ; Rise       ; clock_50MHz~input|i                                       ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock_50MHz ; Rise       ; clock_50MHz~input|i                                       ;
; 10.139 ; 10.139       ; 0.000          ; High Pulse Width ; clock_50MHz ; Rise       ; U01|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; clock_50MHz ; Rise       ; clock_50MHz~input|o                                       ;
; 10.212 ; 10.212       ; 0.000          ; High Pulse Width ; clock_50MHz ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.212 ; 10.212       ; 0.000          ; High Pulse Width ; clock_50MHz ; Rise       ; U01|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clock_50MHz ; Rise       ; clock_50MHz                                               ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'U01|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                                                           ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; 19.608 ; 19.838       ; 0.230          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 19.608 ; 19.838       ; 0.230          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a4~porta_address_reg0 ;
; 19.613 ; 19.829       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_vert                                                                                                        ;
; 19.613 ; 19.829       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_vert_out~reg0                                                                                               ;
; 19.613 ; 19.829       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[0]                                                                                                       ;
; 19.613 ; 19.829       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[1]                                                                                                       ;
; 19.613 ; 19.829       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[2]                                                                                                       ;
; 19.613 ; 19.829       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[3]                                                                                                       ;
; 19.613 ; 19.829       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[4]                                                                                                       ;
; 19.613 ; 19.829       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[5]                                                                                                       ;
; 19.613 ; 19.829       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[6]                                                                                                       ;
; 19.613 ; 19.829       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[7]                                                                                                       ;
; 19.613 ; 19.829       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[8]                                                                                                       ;
; 19.613 ; 19.829       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[9]                                                                                                       ;
; 19.613 ; 19.829       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_on_v                                                                                                       ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_out[0]~reg0                                                                                                ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_out[1]~reg0                                                                                                ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[0]                                                                                                       ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[1]                                                                                                       ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[2]                                                                                                       ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[3]                                                                                                       ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[4]                                                                                                       ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[5]                                                                                                       ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[6]                                                                                                       ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[7]                                                                                                       ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[8]                                                                                                       ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[9]                                                                                                       ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rojo                                                                                                             ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_horiz                                                                                                       ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_horiz_out~reg0                                                                                              ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_on_h                                                                                                       ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_out[0]~reg0                                                                                                 ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_out[1]~reg0                                                                                                 ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; azul_out                                                                                                         ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_out[0]~reg0                                                                                                  ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_out[1]~reg0                                                                                                  ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rojo_out                                                                                                         ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; verde_out                                                                                                        ;
; 19.657 ; 19.887       ; 0.230          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 19.657 ; 19.887       ; 0.230          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a4~porta_address_reg0 ;
; 19.710 ; 19.894       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; azul_out                                                                                                         ;
; 19.710 ; 19.894       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_out[0]~reg0                                                                                                  ;
; 19.710 ; 19.894       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_out[1]~reg0                                                                                                  ;
; 19.710 ; 19.894       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rojo_out                                                                                                         ;
; 19.710 ; 19.894       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; verde_out                                                                                                        ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_out[0]~reg0                                                                                                 ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_out[1]~reg0                                                                                                 ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_out[0]~reg0                                                                                                ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_out[1]~reg0                                                                                                ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[0]                                                                                                       ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[1]                                                                                                       ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[2]                                                                                                       ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[3]                                                                                                       ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[4]                                                                                                       ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[5]                                                                                                       ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[6]                                                                                                       ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[7]                                                                                                       ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[8]                                                                                                       ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[9]                                                                                                       ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rojo                                                                                                             ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_on_h                                                                                                       ;
; 19.715 ; 19.899       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_horiz                                                                                                       ;
; 19.715 ; 19.899       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_horiz_out~reg0                                                                                              ;
; 19.715 ; 19.899       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_vert                                                                                                        ;
; 19.715 ; 19.899       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_vert_out~reg0                                                                                               ;
; 19.715 ; 19.899       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[0]                                                                                                       ;
; 19.715 ; 19.899       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[1]                                                                                                       ;
; 19.715 ; 19.899       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[2]                                                                                                       ;
; 19.715 ; 19.899       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[3]                                                                                                       ;
; 19.715 ; 19.899       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[4]                                                                                                       ;
; 19.715 ; 19.899       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[5]                                                                                                       ;
; 19.715 ; 19.899       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[6]                                                                                                       ;
; 19.715 ; 19.899       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[7]                                                                                                       ;
; 19.715 ; 19.899       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[8]                                                                                                       ;
; 19.715 ; 19.899       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[9]                                                                                                       ;
; 19.715 ; 19.899       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_on_v                                                                                                       ;
; 19.850 ; 19.850       ; 0.000          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U01|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                            ;
; 19.850 ; 19.850       ; 0.000          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U01|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                              ;
; 19.853 ; 19.853       ; 0.000          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U02|altsyncram_component|auto_generated|ram_block1a0|clk0                                                        ;
; 19.853 ; 19.853       ; 0.000          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U02|altsyncram_component|auto_generated|ram_block1a4|clk0                                                        ;
; 19.853 ; 19.853       ; 0.000          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_vert_out~reg0|clk                                                                                           ;
; 19.853 ; 19.853       ; 0.000          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_vert|clk                                                                                                    ;
; 19.853 ; 19.853       ; 0.000          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[0]|clk                                                                                                   ;
; 19.853 ; 19.853       ; 0.000          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[1]|clk                                                                                                   ;
; 19.853 ; 19.853       ; 0.000          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[2]|clk                                                                                                   ;
; 19.853 ; 19.853       ; 0.000          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[3]|clk                                                                                                   ;
; 19.853 ; 19.853       ; 0.000          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[4]|clk                                                                                                   ;
; 19.853 ; 19.853       ; 0.000          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[5]|clk                                                                                                   ;
; 19.853 ; 19.853       ; 0.000          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[6]|clk                                                                                                   ;
; 19.853 ; 19.853       ; 0.000          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[7]|clk                                                                                                   ;
; 19.853 ; 19.853       ; 0.000          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[8]|clk                                                                                                   ;
; 19.853 ; 19.853       ; 0.000          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[9]|clk                                                                                                   ;
; 19.853 ; 19.853       ; 0.000          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_on_v|clk                                                                                                   ;
; 19.854 ; 19.854       ; 0.000          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_out[0]~reg0|clk                                                                                            ;
; 19.854 ; 19.854       ; 0.000          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_out[1]~reg0|clk                                                                                            ;
; 19.854 ; 19.854       ; 0.000          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[0]|clk                                                                                                   ;
; 19.854 ; 19.854       ; 0.000          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[1]|clk                                                                                                   ;
; 19.854 ; 19.854       ; 0.000          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[2]|clk                                                                                                   ;
; 19.854 ; 19.854       ; 0.000          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[3]|clk                                                                                                   ;
; 19.854 ; 19.854       ; 0.000          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[4]|clk                                                                                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------+
; Data Port      ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------+
; blue_out[*]    ; clock_50MHz ; 5.193 ; 5.157 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
;  blue_out[0]   ; clock_50MHz ; 5.193 ; 5.157 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
;  blue_out[1]   ; clock_50MHz ; 4.589 ; 4.567 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
; green_out[*]   ; clock_50MHz ; 4.930 ; 4.872 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
;  green_out[0]  ; clock_50MHz ; 4.930 ; 4.872 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
;  green_out[1]  ; clock_50MHz ; 4.111 ; 4.117 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
; red_out[*]     ; clock_50MHz ; 5.514 ; 5.598 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
;  red_out[0]    ; clock_50MHz ; 5.087 ; 5.148 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
;  red_out[1]    ; clock_50MHz ; 5.514 ; 5.598 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
; sync_horiz_out ; clock_50MHz ; 3.630 ; 3.630 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
; sync_vert_out  ; clock_50MHz ; 4.088 ; 4.076 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------+
; Data Port      ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------+
; blue_out[*]    ; clock_50MHz ; 4.165 ; 4.144 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
;  blue_out[0]   ; clock_50MHz ; 4.745 ; 4.710 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
;  blue_out[1]   ; clock_50MHz ; 4.165 ; 4.144 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
; green_out[*]   ; clock_50MHz ; 3.705 ; 3.710 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
;  green_out[0]  ; clock_50MHz ; 4.491 ; 4.435 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
;  green_out[1]  ; clock_50MHz ; 3.705 ; 3.710 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
; red_out[*]     ; clock_50MHz ; 4.642 ; 4.701 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
;  red_out[0]    ; clock_50MHz ; 4.642 ; 4.701 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
;  red_out[1]    ; clock_50MHz ; 5.052 ; 5.131 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
; sync_horiz_out ; clock_50MHz ; 3.245 ; 3.244 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
; sync_vert_out  ; clock_50MHz ; 3.683 ; 3.671 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; U01|altpll_component|auto_generated|pll1|clk[0] ; -1.306 ; -3.895        ;
; button1                                         ; 0.459  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.172 ; 0.000         ;
; button1                                         ; 0.201 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; button1                                         ; -3.000 ; -6.213        ;
; clock_50MHz                                     ; 9.585  ; 0.000         ;
; U01|altpll_component|auto_generated|pll1|clk[0] ; 19.613 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'U01|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                          ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -1.306 ; salida_color[0]                                                                                                  ; azul_out                                                                                                         ; button1                                         ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.857     ; 0.387      ;
; -1.298 ; salida_color[1]                                                                                                  ; verde_out                                                                                                        ; button1                                         ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.857     ; 0.379      ;
; -1.291 ; salida_color[2]                                                                                                  ; rojo_out                                                                                                         ; button1                                         ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.857     ; 0.372      ;
; 34.815 ; v_count[5]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a4~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.139      ; 5.062      ;
; 34.825 ; v_count[5]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a0~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.137      ; 5.050      ;
; 34.843 ; v_count[7]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a4~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.139      ; 5.034      ;
; 34.848 ; v_count[7]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a0~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.137      ; 5.027      ;
; 34.868 ; v_count[8]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a4~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.138      ; 5.008      ;
; 34.873 ; v_count[8]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a0~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.136      ; 5.001      ;
; 34.939 ; v_count[9]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a4~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.138      ; 4.937      ;
; 34.944 ; v_count[9]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a0~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.136      ; 4.930      ;
; 34.991 ; v_count[4]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a4~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.139      ; 4.886      ;
; 35.001 ; v_count[4]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a0~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.137      ; 4.874      ;
; 35.134 ; v_count[6]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a4~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.139      ; 4.743      ;
; 35.144 ; v_count[6]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a0~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.137      ; 4.731      ;
; 35.236 ; h_count[4]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a4~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.141      ; 4.643      ;
; 35.246 ; h_count[4]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a0~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.139      ; 4.631      ;
; 35.704 ; h_count[3]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a4~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.141      ; 4.175      ;
; 35.709 ; h_count[3]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a0~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.139      ; 4.168      ;
; 35.909 ; h_count[5]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a4~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.141      ; 3.970      ;
; 35.919 ; h_count[5]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a0~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.139      ; 3.958      ;
; 36.115 ; h_count[6]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a4~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.141      ; 3.764      ;
; 36.119 ; h_count[6]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a0~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.139      ; 3.758      ;
; 36.479 ; h_count[8]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a4~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.141      ; 3.400      ;
; 36.500 ; h_count[8]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a0~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.139      ; 3.377      ;
; 36.618 ; h_count[7]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a4~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.141      ; 3.261      ;
; 36.628 ; h_count[7]                                                                                                       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a0~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; 0.139      ; 3.249      ;
; 36.742 ; v_count[4]                                                                                                       ; v_count[8]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.035     ; 2.939      ;
; 36.744 ; v_count[4]                                                                                                       ; v_count[9]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.035     ; 2.937      ;
; 36.776 ; h_count[0]                                                                                                       ; v_count[8]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.033     ; 2.907      ;
; 36.778 ; h_count[0]                                                                                                       ; v_count[9]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.033     ; 2.905      ;
; 36.810 ; v_count[4]                                                                                                       ; v_count[0]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.035     ; 2.871      ;
; 36.810 ; v_count[4]                                                                                                       ; v_count[1]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.035     ; 2.871      ;
; 36.844 ; h_count[0]                                                                                                       ; v_count[0]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.033     ; 2.839      ;
; 36.844 ; h_count[0]                                                                                                       ; v_count[1]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.033     ; 2.839      ;
; 36.853 ; v_count[4]                                                                                                       ; v_count[6]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.035     ; 2.828      ;
; 36.856 ; v_count[4]                                                                                                       ; v_count[5]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.035     ; 2.825      ;
; 36.860 ; v_count[4]                                                                                                       ; v_count[7]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.035     ; 2.821      ;
; 36.861 ; v_count[4]                                                                                                       ; v_count[4]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.035     ; 2.820      ;
; 36.887 ; h_count[0]                                                                                                       ; v_count[6]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.033     ; 2.796      ;
; 36.887 ; v_count[4]                                                                                                       ; v_count[3]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.035     ; 2.794      ;
; 36.890 ; h_count[0]                                                                                                       ; v_count[5]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.033     ; 2.793      ;
; 36.894 ; h_count[0]                                                                                                       ; v_count[7]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.033     ; 2.789      ;
; 36.894 ; v_count[4]                                                                                                       ; v_count[2]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.035     ; 2.787      ;
; 36.895 ; h_count[0]                                                                                                       ; v_count[4]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.033     ; 2.788      ;
; 36.921 ; h_count[0]                                                                                                       ; v_count[3]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.033     ; 2.762      ;
; 36.928 ; h_count[0]                                                                                                       ; v_count[2]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.033     ; 2.755      ;
; 36.951 ; h_count[1]                                                                                                       ; v_count[8]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.033     ; 2.732      ;
; 36.953 ; h_count[1]                                                                                                       ; v_count[9]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.033     ; 2.730      ;
; 37.015 ; h_count[3]                                                                                                       ; v_count[8]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.033     ; 2.668      ;
; 37.017 ; h_count[3]                                                                                                       ; v_count[9]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.033     ; 2.666      ;
; 37.019 ; h_count[1]                                                                                                       ; v_count[0]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.033     ; 2.664      ;
; 37.019 ; h_count[1]                                                                                                       ; v_count[1]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.033     ; 2.664      ;
; 37.020 ; h_count[2]                                                                                                       ; v_count[8]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.033     ; 2.663      ;
; 37.022 ; h_count[2]                                                                                                       ; v_count[9]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.033     ; 2.661      ;
; 37.024 ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a4~porta_address_reg0 ; rojo                                                                                                             ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.221     ; 2.471      ;
; 37.034 ; h_count[3]                                                                                                       ; v_count[0]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.033     ; 2.649      ;
; 37.034 ; h_count[3]                                                                                                       ; v_count[1]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.033     ; 2.649      ;
; 37.062 ; h_count[1]                                                                                                       ; v_count[6]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.033     ; 2.621      ;
; 37.065 ; h_count[1]                                                                                                       ; v_count[5]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.033     ; 2.618      ;
; 37.069 ; h_count[1]                                                                                                       ; v_count[7]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.033     ; 2.614      ;
; 37.070 ; h_count[1]                                                                                                       ; v_count[4]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.033     ; 2.613      ;
; 37.088 ; h_count[2]                                                                                                       ; v_count[0]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.033     ; 2.595      ;
; 37.088 ; h_count[2]                                                                                                       ; v_count[1]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.033     ; 2.595      ;
; 37.096 ; h_count[1]                                                                                                       ; v_count[3]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.033     ; 2.587      ;
; 37.099 ; h_count[5]                                                                                                       ; v_count[8]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.033     ; 2.584      ;
; 37.101 ; h_count[5]                                                                                                       ; v_count[9]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.033     ; 2.582      ;
; 37.103 ; h_count[1]                                                                                                       ; v_count[2]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.033     ; 2.580      ;
; 37.113 ; h_count[3]                                                                                                       ; v_count[5]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.033     ; 2.570      ;
; 37.113 ; h_count[3]                                                                                                       ; v_count[6]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.033     ; 2.570      ;
; 37.118 ; h_count[3]                                                                                                       ; v_count[7]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.033     ; 2.565      ;
; 37.119 ; h_count[3]                                                                                                       ; v_count[4]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.033     ; 2.564      ;
; 37.131 ; h_count[2]                                                                                                       ; v_count[6]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.033     ; 2.552      ;
; 37.134 ; h_count[2]                                                                                                       ; v_count[5]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.033     ; 2.549      ;
; 37.138 ; h_count[2]                                                                                                       ; v_count[7]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.033     ; 2.545      ;
; 37.139 ; h_count[2]                                                                                                       ; v_count[4]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.033     ; 2.544      ;
; 37.144 ; v_count[6]                                                                                                       ; v_count[8]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.035     ; 2.537      ;
; 37.145 ; h_count[3]                                                                                                       ; v_count[3]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.033     ; 2.538      ;
; 37.146 ; v_count[6]                                                                                                       ; v_count[9]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.035     ; 2.535      ;
; 37.150 ; h_count[3]                                                                                                       ; v_count[2]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.033     ; 2.533      ;
; 37.155 ; h_count[5]                                                                                                       ; v_count[0]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.033     ; 2.528      ;
; 37.155 ; h_count[5]                                                                                                       ; v_count[1]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.033     ; 2.528      ;
; 37.157 ; v_count[2]                                                                                                       ; v_count[8]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 2.523      ;
; 37.158 ; v_count[3]                                                                                                       ; v_count[8]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 2.522      ;
; 37.159 ; v_count[2]                                                                                                       ; v_count[9]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 2.521      ;
; 37.160 ; v_count[3]                                                                                                       ; v_count[9]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 2.520      ;
; 37.165 ; h_count[2]                                                                                                       ; v_count[3]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.033     ; 2.518      ;
; 37.172 ; h_count[2]                                                                                                       ; v_count[2]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.033     ; 2.511      ;
; 37.196 ; h_count[4]                                                                                                       ; v_count[8]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.033     ; 2.487      ;
; 37.198 ; h_count[4]                                                                                                       ; v_count[9]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.033     ; 2.485      ;
; 37.210 ; h_count[5]                                                                                                       ; v_count[6]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.033     ; 2.473      ;
; 37.210 ; v_count[7]                                                                                                       ; v_count[8]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.035     ; 2.471      ;
; 37.212 ; v_count[7]                                                                                                       ; v_count[9]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.035     ; 2.469      ;
; 37.212 ; v_count[6]                                                                                                       ; v_count[0]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.035     ; 2.469      ;
; 37.212 ; v_count[6]                                                                                                       ; v_count[1]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.035     ; 2.469      ;
; 37.213 ; h_count[5]                                                                                                       ; v_count[5]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.033     ; 2.470      ;
; 37.217 ; h_count[5]                                                                                                       ; v_count[7]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.033     ; 2.466      ;
; 37.218 ; h_count[5]                                                                                                       ; v_count[4]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.033     ; 2.465      ;
; 37.225 ; v_count[2]                                                                                                       ; v_count[0]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 2.455      ;
; 37.225 ; v_count[2]                                                                                                       ; v_count[1]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 2.455      ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'button1'                                                                           ;
+-------+-----------------+-----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node       ; To Node         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+-----------------+--------------+-------------+--------------+------------+------------+
; 0.459 ; salida_color[0] ; salida_color[2] ; button1      ; button1     ; 1.000        ; -0.023     ; 0.525      ;
; 0.601 ; salida_color[0] ; salida_color[1] ; button1      ; button1     ; 1.000        ; -0.023     ; 0.383      ;
; 0.603 ; salida_color[1] ; salida_color[2] ; button1      ; button1     ; 1.000        ; -0.023     ; 0.381      ;
; 0.626 ; salida_color[1] ; salida_color[1] ; button1      ; button1     ; 1.000        ; -0.022     ; 0.359      ;
; 0.626 ; salida_color[2] ; salida_color[2] ; button1      ; button1     ; 1.000        ; -0.022     ; 0.359      ;
; 0.626 ; salida_color[0] ; salida_color[0] ; button1      ; button1     ; 1.000        ; -0.022     ; 0.359      ;
+-------+-----------------+-----------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'U01|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                            ;
+-------+-----------------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node       ; To Node                                                                                                          ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.172 ; v_count[1]      ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a4~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.494      ;
; 0.187 ; v_count[2]      ; v_count[2]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; v_count[3]      ; v_count[3]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; v_count[8]      ; v_count[8]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; v_count[9]      ; v_count[9]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; v_count[2]      ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a4~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.510      ;
; 0.188 ; v_count[7]      ; v_count[7]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; v_count[4]      ; v_count[4]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; v_count[5]      ; v_count[5]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; v_count[6]      ; v_count[6]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.192 ; v_count[0]      ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a4~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.514      ;
; 0.193 ; sync_vert       ; sync_vert_out~reg0                                                                                               ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; v_count[3]      ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a4~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.515      ;
; 0.194 ; sync_horiz      ; sync_horiz_out~reg0                                                                                              ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.274 ; h_count[7]      ; video_on_h                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.393      ;
; 0.306 ; h_count[1]      ; h_count[1]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.307 ; h_count[3]      ; h_count[3]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.312 ; h_count[6]      ; h_count[6]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.431      ;
; 0.312 ; h_count[2]      ; h_count[2]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.431      ;
; 0.313 ; v_count[0]      ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a0~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.632      ;
; 0.316 ; h_count[7]      ; h_count[7]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.435      ;
; 0.318 ; v_count[2]      ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a0~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.637      ;
; 0.319 ; h_count[0]      ; h_count[0]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.438      ;
; 0.333 ; rojo_out        ; red_out[1]~reg0                                                                                                  ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.460      ;
; 0.333 ; rojo_out        ; red_out[0]~reg0                                                                                                  ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.460      ;
; 0.333 ; h_count[9]      ; video_on_h                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.452      ;
; 0.336 ; h_count[8]      ; video_on_h                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.455      ;
; 0.343 ; v_count[1]      ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a0~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.662      ;
; 0.356 ; v_count[3]      ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a0~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.675      ;
; 0.450 ; v_count[5]      ; sync_vert                                                                                                        ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.570      ;
; 0.451 ; v_count[9]      ; sync_vert                                                                                                        ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.571      ;
; 0.452 ; v_count[9]      ; video_on_v                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.572      ;
; 0.455 ; h_count[7]      ; h_count[5]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; h_count[7]      ; h_count[9]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; h_count[1]      ; h_count[2]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.456 ; h_count[3]      ; h_count[4]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.458 ; v_count[1]      ; v_count[1]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.577      ;
; 0.466 ; h_count[0]      ; h_count[1]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.468 ; h_count[8]      ; h_count[8]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.587      ;
; 0.469 ; h_count[0]      ; h_count[2]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.470 ; h_count[2]      ; h_count[3]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.589      ;
; 0.470 ; h_count[6]      ; h_count[7]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.589      ;
; 0.473 ; h_count[2]      ; h_count[4]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.592      ;
; 0.474 ; h_count[2]      ; h_count[9]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.593      ;
; 0.475 ; h_count[2]      ; h_count[5]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.594      ;
; 0.480 ; v_count[8]      ; sync_vert                                                                                                        ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.600      ;
; 0.518 ; h_count[1]      ; h_count[3]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.637      ;
; 0.521 ; h_count[1]      ; h_count[4]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.640      ;
; 0.522 ; h_count[3]      ; h_count[6]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.641      ;
; 0.528 ; h_count[5]      ; h_count[6]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.647      ;
; 0.532 ; h_count[4]      ; h_count[4]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.651      ;
; 0.532 ; h_count[0]      ; h_count[3]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.651      ;
; 0.534 ; h_count[9]      ; h_count[9]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.653      ;
; 0.535 ; h_count[0]      ; h_count[4]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.654      ;
; 0.539 ; v_count[6]      ; sync_vert                                                                                                        ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.659      ;
; 0.539 ; h_count[2]      ; h_count[6]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.658      ;
; 0.547 ; v_count[0]      ; sync_vert                                                                                                        ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.667      ;
; 0.550 ; v_count[0]      ; v_count[0]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.669      ;
; 0.552 ; v_count[3]      ; sync_vert                                                                                                        ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.672      ;
; 0.557 ; v_count[5]      ; video_on_v                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.677      ;
; 0.566 ; azul_out        ; blue_out[0]~reg0                                                                                                 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.155     ; 0.495      ;
; 0.567 ; azul_out        ; blue_out[1]~reg0                                                                                                 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.155     ; 0.496      ;
; 0.579 ; h_count[7]      ; h_count[8]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.698      ;
; 0.584 ; h_count[2]      ; h_count[8]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.703      ;
; 0.585 ; h_count[3]      ; h_count[7]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.704      ;
; 0.587 ; v_count[8]      ; video_on_v                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.707      ;
; 0.587 ; h_count[1]      ; h_count[6]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.706      ;
; 0.591 ; h_count[5]      ; h_count[7]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.710      ;
; 0.601 ; h_count[0]      ; h_count[6]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.720      ;
; 0.602 ; h_count[2]      ; h_count[7]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.721      ;
; 0.610 ; v_count[2]      ; sync_vert                                                                                                        ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.730      ;
; 0.624 ; h_count[6]      ; h_count[8]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.743      ;
; 0.628 ; v_count[0]      ; v_count[1]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.747      ;
; 0.646 ; v_count[6]      ; video_on_v                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.766      ;
; 0.650 ; h_count[1]      ; h_count[7]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.769      ;
; 0.655 ; h_count[5]      ; h_count[5]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.774      ;
; 0.658 ; h_count[5]      ; sync_horiz                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.797      ;
; 0.661 ; verde_out       ; green_out[1]~reg0                                                                                                ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.155     ; 0.590      ;
; 0.661 ; verde_out       ; green_out[0]~reg0                                                                                                ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.155     ; 0.590      ;
; 0.664 ; h_count[0]      ; h_count[7]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.783      ;
; 0.670 ; h_count[6]      ; h_count[9]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.789      ;
; 0.671 ; h_count[6]      ; h_count[5]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.790      ;
; 0.682 ; v_count[7]      ; sync_vert                                                                                                        ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.802      ;
; 0.688 ; h_count[8]      ; h_count[9]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.807      ;
; 0.690 ; h_count[9]      ; h_count[5]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.809      ;
; 0.693 ; h_count[4]      ; h_count[6]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.812      ;
; 0.702 ; salida_color[2] ; rojo_out                                                                                                         ; button1                                         ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.572     ; 0.314      ;
; 0.706 ; salida_color[1] ; verde_out                                                                                                        ; button1                                         ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.572     ; 0.318      ;
; 0.713 ; salida_color[0] ; azul_out                                                                                                         ; button1                                         ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.572     ; 0.325      ;
; 0.720 ; v_count[4]      ; v_count[5]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.839      ;
; 0.721 ; h_count[2]      ; sync_horiz                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.860      ;
; 0.725 ; v_count[4]      ; v_count[6]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.844      ;
; 0.739 ; h_count[3]      ; h_count[8]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.858      ;
; 0.745 ; v_count[7]      ; v_count[9]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.865      ;
; 0.745 ; h_count[5]      ; h_count[8]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.864      ;
; 0.756 ; h_count[4]      ; h_count[7]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.875      ;
; 0.761 ; v_count[6]      ; v_count[9]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.881      ;
; 0.766 ; h_count[8]      ; h_count[5]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.885      ;
; 0.767 ; v_count[8]      ; v_count[9]                                                                                                       ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.887      ;
; 0.774 ; h_count[9]      ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a0~porta_address_reg0 ; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 1.115      ;
+-------+-----------------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'button1'                                                                            ;
+-------+-----------------+-----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node       ; To Node         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+-----------------+--------------+-------------+--------------+------------+------------+
; 0.201 ; salida_color[1] ; salida_color[1] ; button1      ; button1     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; salida_color[2] ; salida_color[2] ; button1      ; button1     ; 0.000        ; 0.022      ; 0.307      ;
; 0.208 ; salida_color[0] ; salida_color[0] ; button1      ; button1     ; 0.000        ; 0.022      ; 0.314      ;
; 0.213 ; salida_color[1] ; salida_color[2] ; button1      ; button1     ; 0.000        ; 0.023      ; 0.320      ;
; 0.215 ; salida_color[0] ; salida_color[1] ; button1      ; button1     ; 0.000        ; 0.023      ; 0.322      ;
; 0.315 ; salida_color[0] ; salida_color[2] ; button1      ; button1     ; 0.000        ; 0.023      ; 0.422      ;
+-------+-----------------+-----------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'button1'                                                    ;
+--------+--------------+----------------+------------------+---------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target              ;
+--------+--------------+----------------+------------------+---------+------------+---------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; button1 ; Rise       ; button1             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; button1 ; Rise       ; salida_color[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; button1 ; Rise       ; salida_color[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; button1 ; Rise       ; salida_color[2]     ;
; -0.071 ; 0.113        ; 0.184          ; Low Pulse Width  ; button1 ; Rise       ; salida_color[0]     ;
; -0.071 ; 0.113        ; 0.184          ; Low Pulse Width  ; button1 ; Rise       ; salida_color[1]     ;
; -0.071 ; 0.113        ; 0.184          ; Low Pulse Width  ; button1 ; Rise       ; salida_color[2]     ;
; 0.107  ; 0.107        ; 0.000          ; Low Pulse Width  ; button1 ; Rise       ; salida_color[0]|clk ;
; 0.107  ; 0.107        ; 0.000          ; Low Pulse Width  ; button1 ; Rise       ; salida_color[1]|clk ;
; 0.107  ; 0.107        ; 0.000          ; Low Pulse Width  ; button1 ; Rise       ; salida_color[2]|clk ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; button1 ; Rise       ; button1~input|o     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; button1 ; Rise       ; button1~input|i     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; button1 ; Rise       ; button1~input|i     ;
; 0.671  ; 0.887        ; 0.216          ; High Pulse Width ; button1 ; Rise       ; salida_color[0]     ;
; 0.671  ; 0.887        ; 0.216          ; High Pulse Width ; button1 ; Rise       ; salida_color[1]     ;
; 0.671  ; 0.887        ; 0.216          ; High Pulse Width ; button1 ; Rise       ; salida_color[2]     ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; button1 ; Rise       ; button1~input|o     ;
; 0.891  ; 0.891        ; 0.000          ; High Pulse Width ; button1 ; Rise       ; salida_color[0]|clk ;
; 0.891  ; 0.891        ; 0.000          ; High Pulse Width ; button1 ; Rise       ; salida_color[1]|clk ;
; 0.891  ; 0.891        ; 0.000          ; High Pulse Width ; button1 ; Rise       ; salida_color[2]|clk ;
+--------+--------------+----------------+------------------+---------+------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock_50MHz'                                                                                          ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+
; 9.585  ; 9.585        ; 0.000          ; Low Pulse Width  ; clock_50MHz ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.585  ; 9.585        ; 0.000          ; Low Pulse Width  ; clock_50MHz ; Rise       ; U01|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.618  ; 9.618        ; 0.000          ; Low Pulse Width  ; clock_50MHz ; Rise       ; clock_50MHz~input|o                                       ;
; 9.628  ; 9.628        ; 0.000          ; Low Pulse Width  ; clock_50MHz ; Rise       ; U01|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock_50MHz ; Rise       ; clock_50MHz~input|i                                       ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock_50MHz ; Rise       ; clock_50MHz~input|i                                       ;
; 10.371 ; 10.371       ; 0.000          ; High Pulse Width ; clock_50MHz ; Rise       ; U01|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.382 ; 10.382       ; 0.000          ; High Pulse Width ; clock_50MHz ; Rise       ; clock_50MHz~input|o                                       ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clock_50MHz ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clock_50MHz ; Rise       ; U01|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clock_50MHz ; Rise       ; clock_50MHz                                               ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'U01|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                                                           ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; 19.613 ; 19.843       ; 0.230          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a4~porta_address_reg0 ;
; 19.614 ; 19.844       ; 0.230          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 19.648 ; 19.832       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; azul_out                                                                                                         ;
; 19.648 ; 19.832       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_out[0]~reg0                                                                                                  ;
; 19.648 ; 19.832       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_out[1]~reg0                                                                                                  ;
; 19.648 ; 19.832       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rojo_out                                                                                                         ;
; 19.648 ; 19.832       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; verde_out                                                                                                        ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_out[0]~reg0                                                                                                 ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_out[1]~reg0                                                                                                 ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_out[0]~reg0                                                                                                ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_out[1]~reg0                                                                                                ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[0]                                                                                                       ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[1]                                                                                                       ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[2]                                                                                                       ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[3]                                                                                                       ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[4]                                                                                                       ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[5]                                                                                                       ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[6]                                                                                                       ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[7]                                                                                                       ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[8]                                                                                                       ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[9]                                                                                                       ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_horiz                                                                                                       ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_horiz_out~reg0                                                                                              ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[0]                                                                                                       ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[1]                                                                                                       ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[4]                                                                                                       ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[5]                                                                                                       ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[6]                                                                                                       ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[7]                                                                                                       ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_on_h                                                                                                       ;
; 19.650 ; 19.866       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rojo                                                                                                             ;
; 19.650 ; 19.866       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_vert                                                                                                        ;
; 19.650 ; 19.866       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_vert_out~reg0                                                                                               ;
; 19.650 ; 19.866       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[2]                                                                                                       ;
; 19.650 ; 19.866       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[3]                                                                                                       ;
; 19.650 ; 19.866       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[8]                                                                                                       ;
; 19.650 ; 19.866       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[9]                                                                                                       ;
; 19.650 ; 19.866       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_on_v                                                                                                       ;
; 19.652 ; 19.882       ; 0.230          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 19.652 ; 19.882       ; 0.230          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ascii_rom_vga:U02|altsyncram:altsyncram_component|altsyncram_q5c1:auto_generated|ram_block1a4~porta_address_reg0 ;
; 19.677 ; 19.893       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; azul_out                                                                                                         ;
; 19.677 ; 19.893       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_out[0]~reg0                                                                                                  ;
; 19.677 ; 19.893       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_out[1]~reg0                                                                                                  ;
; 19.677 ; 19.861       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rojo                                                                                                             ;
; 19.677 ; 19.893       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rojo_out                                                                                                         ;
; 19.677 ; 19.861       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_horiz                                                                                                       ;
; 19.677 ; 19.861       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_horiz_out~reg0                                                                                              ;
; 19.677 ; 19.861       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[0]                                                                                                       ;
; 19.677 ; 19.861       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[1]                                                                                                       ;
; 19.677 ; 19.861       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[4]                                                                                                       ;
; 19.677 ; 19.861       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[5]                                                                                                       ;
; 19.677 ; 19.861       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[6]                                                                                                       ;
; 19.677 ; 19.861       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[7]                                                                                                       ;
; 19.677 ; 19.893       ; 0.216          ; High Pulse Width ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; verde_out                                                                                                        ;
; 19.678 ; 19.862       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_out[0]~reg0                                                                                                 ;
; 19.678 ; 19.862       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_out[1]~reg0                                                                                                 ;
; 19.678 ; 19.862       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_out[0]~reg0                                                                                                ;
; 19.678 ; 19.862       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_out[1]~reg0                                                                                                ;
; 19.678 ; 19.862       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[0]                                                                                                       ;
; 19.678 ; 19.862       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[1]                                                                                                       ;
; 19.678 ; 19.862       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[2]                                                                                                       ;
; 19.678 ; 19.862       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[3]                                                                                                       ;
; 19.678 ; 19.862       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[4]                                                                                                       ;
; 19.678 ; 19.862       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[5]                                                                                                       ;
; 19.678 ; 19.862       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[6]                                                                                                       ;
; 19.678 ; 19.862       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[7]                                                                                                       ;
; 19.678 ; 19.862       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[8]                                                                                                       ;
; 19.678 ; 19.862       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; h_count[9]                                                                                                       ;
; 19.678 ; 19.862       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_vert                                                                                                        ;
; 19.678 ; 19.862       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_vert_out~reg0                                                                                               ;
; 19.678 ; 19.862       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[2]                                                                                                       ;
; 19.678 ; 19.862       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[3]                                                                                                       ;
; 19.678 ; 19.862       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[8]                                                                                                       ;
; 19.678 ; 19.862       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[9]                                                                                                       ;
; 19.678 ; 19.862       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_on_h                                                                                                       ;
; 19.678 ; 19.862       ; 0.184          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_on_v                                                                                                       ;
; 19.828 ; 19.828       ; 0.000          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; azul_out|clk                                                                                                     ;
; 19.828 ; 19.828       ; 0.000          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_out[0]~reg0|clk                                                                                              ;
; 19.828 ; 19.828       ; 0.000          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_out[1]~reg0|clk                                                                                              ;
; 19.828 ; 19.828       ; 0.000          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rojo_out|clk                                                                                                     ;
; 19.828 ; 19.828       ; 0.000          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; verde_out|clk                                                                                                    ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U02|altsyncram_component|auto_generated|ram_block1a0|clk0                                                        ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U02|altsyncram_component|auto_generated|ram_block1a4|clk0                                                        ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rojo|clk                                                                                                         ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_horiz_out~reg0|clk                                                                                          ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_horiz|clk                                                                                                   ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_vert_out~reg0|clk                                                                                           ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_vert|clk                                                                                                    ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[0]|clk                                                                                                   ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[1]|clk                                                                                                   ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[2]|clk                                                                                                   ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[3]|clk                                                                                                   ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[4]|clk                                                                                                   ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[5]|clk                                                                                                   ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[6]|clk                                                                                                   ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[7]|clk                                                                                                   ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[8]|clk                                                                                                   ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; v_count[9]|clk                                                                                                   ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_on_v|clk                                                                                                   ;
; 19.858 ; 19.858       ; 0.000          ; Low Pulse Width  ; U01|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_out[0]~reg0|clk                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------+
; Data Port      ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------+
; blue_out[*]    ; clock_50MHz ; 3.159 ; 3.330 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
;  blue_out[0]   ; clock_50MHz ; 3.159 ; 3.330 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
;  blue_out[1]   ; clock_50MHz ; 2.821 ; 2.939 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
; green_out[*]   ; clock_50MHz ; 3.007 ; 3.137 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
;  green_out[0]  ; clock_50MHz ; 3.007 ; 3.137 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
;  green_out[1]  ; clock_50MHz ; 2.517 ; 2.618 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
; red_out[*]     ; clock_50MHz ; 3.392 ; 3.621 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
;  red_out[0]    ; clock_50MHz ; 3.126 ; 3.302 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
;  red_out[1]    ; clock_50MHz ; 3.392 ; 3.621 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
; sync_horiz_out ; clock_50MHz ; 2.218 ; 2.273 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
; sync_vert_out  ; clock_50MHz ; 2.501 ; 2.585 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------+
; Data Port      ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------+
; blue_out[*]    ; clock_50MHz ; 2.537 ; 2.650 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
;  blue_out[0]   ; clock_50MHz ; 2.861 ; 3.025 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
;  blue_out[1]   ; clock_50MHz ; 2.537 ; 2.650 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
; green_out[*]   ; clock_50MHz ; 2.244 ; 2.340 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
;  green_out[0]  ; clock_50MHz ; 2.715 ; 2.839 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
;  green_out[1]  ; clock_50MHz ; 2.244 ; 2.340 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
; red_out[*]     ; clock_50MHz ; 2.829 ; 2.998 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
;  red_out[0]    ; clock_50MHz ; 2.829 ; 2.998 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
;  red_out[1]    ; clock_50MHz ; 3.085 ; 3.304 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
; sync_horiz_out ; clock_50MHz ; 1.958 ; 2.010 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
; sync_vert_out  ; clock_50MHz ; 2.229 ; 2.309 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                          ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                 ; -2.262 ; 0.172 ; N/A      ; N/A     ; -3.000              ;
;  U01|altpll_component|auto_generated|pll1|clk[0] ; -2.262 ; 0.172 ; N/A      ; N/A     ; 19.601              ;
;  button1                                         ; 0.019  ; 0.201 ; N/A      ; N/A     ; -3.000              ;
;  clock_50MHz                                     ; N/A    ; N/A   ; N/A      ; N/A     ; 9.585               ;
; Design-wide TNS                                  ; -6.752 ; 0.0   ; 0.0      ; 0.0     ; -6.213              ;
;  U01|altpll_component|auto_generated|pll1|clk[0] ; -6.752 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  button1                                         ; 0.000  ; 0.000 ; N/A      ; N/A     ; -6.213              ;
;  clock_50MHz                                     ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------+
; Data Port      ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------+
; blue_out[*]    ; clock_50MHz ; 5.324 ; 5.407 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
;  blue_out[0]   ; clock_50MHz ; 5.324 ; 5.407 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
;  blue_out[1]   ; clock_50MHz ; 4.672 ; 4.730 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
; green_out[*]   ; clock_50MHz ; 5.039 ; 5.053 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
;  green_out[0]  ; clock_50MHz ; 5.039 ; 5.053 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
;  green_out[1]  ; clock_50MHz ; 4.156 ; 4.216 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
; red_out[*]     ; clock_50MHz ; 5.668 ; 5.875 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
;  red_out[0]    ; clock_50MHz ; 5.208 ; 5.371 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
;  red_out[1]    ; clock_50MHz ; 5.668 ; 5.875 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
; sync_horiz_out ; clock_50MHz ; 3.648 ; 3.677 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
; sync_vert_out  ; clock_50MHz ; 4.134 ; 4.154 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------+
; Data Port      ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------+
; blue_out[*]    ; clock_50MHz ; 2.537 ; 2.650 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
;  blue_out[0]   ; clock_50MHz ; 2.861 ; 3.025 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
;  blue_out[1]   ; clock_50MHz ; 2.537 ; 2.650 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
; green_out[*]   ; clock_50MHz ; 2.244 ; 2.340 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
;  green_out[0]  ; clock_50MHz ; 2.715 ; 2.839 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
;  green_out[1]  ; clock_50MHz ; 2.244 ; 2.340 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
; red_out[*]     ; clock_50MHz ; 2.829 ; 2.998 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
;  red_out[0]    ; clock_50MHz ; 2.829 ; 2.998 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
;  red_out[1]    ; clock_50MHz ; 3.085 ; 3.304 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
; sync_horiz_out ; clock_50MHz ; 1.958 ; 2.010 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
; sync_vert_out  ; clock_50MHz ; 2.229 ; 2.309 ; Rise       ; U01|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; red_out[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; red_out[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; red_out[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; red_out[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; green_out[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; green_out[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; green_out[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; green_out[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; blue_out[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; blue_out[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; blue_out[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; blue_out[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sync_horiz_out ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sync_vert_out  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clock_50MHz             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button1                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; red_out[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; red_out[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; red_out[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; red_out[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; green_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; green_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; green_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; green_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; blue_out[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; blue_out[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; blue_out[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; blue_out[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; sync_horiz_out ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; sync_vert_out  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; red_out[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; red_out[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; red_out[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; red_out[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; green_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; green_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; green_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; green_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; blue_out[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; blue_out[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; blue_out[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; blue_out[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; sync_horiz_out ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; sync_vert_out  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                               ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; button1                                         ; button1                                         ; 6        ; 0        ; 0        ; 0        ;
; button1                                         ; U01|altpll_component|auto_generated|pll1|clk[0] ; 3        ; 0        ; 0        ; 0        ;
; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 4013     ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; button1                                         ; button1                                         ; 6        ; 0        ; 0        ; 0        ;
; button1                                         ; U01|altpll_component|auto_generated|pll1|clk[0] ; 3        ; 0        ; 0        ; 0        ;
; U01|altpll_component|auto_generated|pll1|clk[0] ; U01|altpll_component|auto_generated|pll1|clk[0] ; 4013     ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Tue Jun 28 07:55:51 2022
Info: Command: quartus_sta generador_vga5 -c generador_vga5
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "generador_vga1" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity generador_vga1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity generador_vga1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity generador_vga1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity generador_vga1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity generador_vga1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity generador_vga1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity generador_vga1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity generador_vga1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity generador_vga1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity generador_vga1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity generador_vga1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity generador_vga1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity generador_vga1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity generador_vga1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity generador_vga1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity generador_vga1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity generador_vga1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity generador_vga1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity generador_vga1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity generador_vga1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity generador_vga1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity generador_vga1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity generador_vga1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity generador_vga1 -section_id Top was ignored
Warning (20013): Ignored assignments for entity "generador_vga2" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity generador_vga2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity generador_vga2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity generador_vga2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity generador_vga2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity generador_vga2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity generador_vga2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity generador_vga2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity generador_vga2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity generador_vga2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity generador_vga2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity generador_vga2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity generador_vga2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity generador_vga2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity generador_vga2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity generador_vga2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity generador_vga2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity generador_vga2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity generador_vga2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity generador_vga2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity generador_vga2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity generador_vga2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity generador_vga2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity generador_vga2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity generador_vga2 -section_id Top was ignored
Warning (20013): Ignored assignments for entity "generador_vga4" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity generador_vga4 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity generador_vga4 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity generador_vga4 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity generador_vga4 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity generador_vga4 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity generador_vga4 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity generador_vga4 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity generador_vga4 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity generador_vga4 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity generador_vga4 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity generador_vga4 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity generador_vga4 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity generador_vga4 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity generador_vga4 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity generador_vga4 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity generador_vga4 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity generador_vga4 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity generador_vga4 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity generador_vga4 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity generador_vga4 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity generador_vga4 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity generador_vga4 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity generador_vga4 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity generador_vga4 -section_id Top was ignored
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'generador_vga5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clock_50MHz clock_50MHz
    Info (332110): create_generated_clock -source {U01|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name {U01|altpll_component|auto_generated|pll1|clk[0]} {U01|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name button1 button1
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.262
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.262              -6.752 U01|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.019               0.000 button1 
Info (332146): Worst-case hold slack is 0.349
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.349               0.000 U01|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.382               0.000 button1 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -6.000 button1 
    Info (332119):     9.825               0.000 clock_50MHz 
    Info (332119):    19.601               0.000 U01|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.999
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.999              -5.964 U01|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.126               0.000 button1 
Info (332146): Worst-case hold slack is 0.312
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.312               0.000 U01|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.333               0.000 button1 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -6.000 button1 
    Info (332119):     9.785               0.000 clock_50MHz 
    Info (332119):    19.608               0.000 U01|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.306
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.306              -3.895 U01|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.459               0.000 button1 
Info (332146): Worst-case hold slack is 0.172
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.172               0.000 U01|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.201               0.000 button1 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -6.213 button1 
    Info (332119):     9.585               0.000 clock_50MHz 
    Info (332119):    19.613               0.000 U01|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 79 warnings
    Info: Peak virtual memory: 4693 megabytes
    Info: Processing ended: Tue Jun 28 07:55:54 2022
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


