// Seed: 1524435345
`timescale 1ps / 1 ps
module module_0 (
    input  logic id_0,
    output logic id_1,
    input  logic id_2
);
endmodule
