<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : ECC_RDataecc1bus</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : ECC_RDataecc1bus</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c.html">Component : ALT_ECC_OTG1_ECC</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>The msb bit for the register is configured based on DAT parameter (RAM word size). Unimplemented bytes of this register will be reserved.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[6:0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS</a> </td></tr>
<tr>
<td align="left">[7] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[14:8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS</a> </td></tr>
<tr>
<td align="left">[15] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[22:16] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS</a> </td></tr>
<tr>
<td align="left">[23] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[30:24] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS</a> </td></tr>
<tr>
<td align="left">[31] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_RDataecc4BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpd5c4f4d8387f87a0b7b33e721b433df7"></a><a class="anchor" id="ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS"></a></p>
<p>Eccdata will be read to this register field.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga20676f113ae1853ffbd4bd2ff600b1a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ga20676f113ae1853ffbd4bd2ff600b1a8">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga20676f113ae1853ffbd4bd2ff600b1a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8de59034324c9780d5c0c4fcb2551bbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ga8de59034324c9780d5c0c4fcb2551bbc">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS_MSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga8de59034324c9780d5c0c4fcb2551bbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38725c15fc535e92e24c8927c6e8c2af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ga38725c15fc535e92e24c8927c6e8c2af">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga38725c15fc535e92e24c8927c6e8c2af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb5aff03ca5b6a9d42ee9513649f109e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#gabb5aff03ca5b6a9d42ee9513649f109e">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS_SET_MSK</a>&#160;&#160;&#160;0x0000007f</td></tr>
<tr class="separator:gabb5aff03ca5b6a9d42ee9513649f109e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c6a00a180c2b9929beb9394a6ac72ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ga9c6a00a180c2b9929beb9394a6ac72ec">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS_CLR_MSK</a>&#160;&#160;&#160;0xffffff80</td></tr>
<tr class="separator:ga9c6a00a180c2b9929beb9394a6ac72ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45cf52407dcc08aeacb2b283d8aaddef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ga45cf52407dcc08aeacb2b283d8aaddef">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga45cf52407dcc08aeacb2b283d8aaddef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36d029a5afc26a77c66b1d55cab37220"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ga36d029a5afc26a77c66b1d55cab37220">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000007f) &gt;&gt; 0)</td></tr>
<tr class="separator:ga36d029a5afc26a77c66b1d55cab37220"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0044b8e9e80ab808aba4a6502063b45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#gab0044b8e9e80ab808aba4a6502063b45">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000007f)</td></tr>
<tr class="separator:gab0044b8e9e80ab808aba4a6502063b45"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_RDataecc5BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpebf6a883d7acae3b7d7de727245b572e"></a><a class="anchor" id="ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS"></a></p>
<p>Eccdata will be read to this register field.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaeaea825386ec1f45e8e4d2fa0e03c2ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#gaeaea825386ec1f45e8e4d2fa0e03c2ef">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gaeaea825386ec1f45e8e4d2fa0e03c2ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdbe76385b2ddea9113cdd647f3e19a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#gabdbe76385b2ddea9113cdd647f3e19a7">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS_MSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:gabdbe76385b2ddea9113cdd647f3e19a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a6bc02960dee9e49a4df1f76fd2137b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ga2a6bc02960dee9e49a4df1f76fd2137b">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga2a6bc02960dee9e49a4df1f76fd2137b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d9a36c1187e5d92eac26e2d600c51eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ga3d9a36c1187e5d92eac26e2d600c51eb">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS_SET_MSK</a>&#160;&#160;&#160;0x00007f00</td></tr>
<tr class="separator:ga3d9a36c1187e5d92eac26e2d600c51eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28f912706b8d16c230581b5dab53667c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ga28f912706b8d16c230581b5dab53667c">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS_CLR_MSK</a>&#160;&#160;&#160;0xffff80ff</td></tr>
<tr class="separator:ga28f912706b8d16c230581b5dab53667c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51396d5090fae2d044cea458084cd37d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ga51396d5090fae2d044cea458084cd37d">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga51396d5090fae2d044cea458084cd37d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04916a2a987d5575d352c4e25287d710"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ga04916a2a987d5575d352c4e25287d710">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00007f00) &gt;&gt; 8)</td></tr>
<tr class="separator:ga04916a2a987d5575d352c4e25287d710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dc7873273f2f54354e4204011e1bc65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ga1dc7873273f2f54354e4204011e1bc65">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00007f00)</td></tr>
<tr class="separator:ga1dc7873273f2f54354e4204011e1bc65"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_RDataecc6BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp74d3ea84665e66065df61242ea7aaad6"></a><a class="anchor" id="ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS"></a></p>
<p>Eccdata will be read to this register field.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga00947b5c8599eae48785439456565dc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ga00947b5c8599eae48785439456565dc0">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga00947b5c8599eae48785439456565dc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93a6520379ed17b71f66a88631d19ed3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ga93a6520379ed17b71f66a88631d19ed3">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS_MSB</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:ga93a6520379ed17b71f66a88631d19ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42d974b9c372f33501bd63f2da4035c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ga42d974b9c372f33501bd63f2da4035c7">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga42d974b9c372f33501bd63f2da4035c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2b4f34c912098f352bd068223a10440"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#gab2b4f34c912098f352bd068223a10440">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS_SET_MSK</a>&#160;&#160;&#160;0x007f0000</td></tr>
<tr class="separator:gab2b4f34c912098f352bd068223a10440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa26c7a4d56c090ac3b18063400dfe082"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#gaa26c7a4d56c090ac3b18063400dfe082">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS_CLR_MSK</a>&#160;&#160;&#160;0xff80ffff</td></tr>
<tr class="separator:gaa26c7a4d56c090ac3b18063400dfe082"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1f0880018e559feb3aef1304d6a9177"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#gaa1f0880018e559feb3aef1304d6a9177">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaa1f0880018e559feb3aef1304d6a9177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bf61f9fcd44a9cfc3384a517f8beb3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ga9bf61f9fcd44a9cfc3384a517f8beb3b">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x007f0000) &gt;&gt; 16)</td></tr>
<tr class="separator:ga9bf61f9fcd44a9cfc3384a517f8beb3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab34ed417e2f991b54e510c0585a3dc2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#gab34ed417e2f991b54e510c0585a3dc2b">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x007f0000)</td></tr>
<tr class="separator:gab34ed417e2f991b54e510c0585a3dc2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_RDataecc7BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp43f2fd630f8fe16589e30a6cb5c88dcc"></a><a class="anchor" id="ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS"></a></p>
<p>Eccdata will be read to this register field.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga37eb2b132d501d098363cdbebacda35b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ga37eb2b132d501d098363cdbebacda35b">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS_LSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga37eb2b132d501d098363cdbebacda35b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf48b012a911e6f39e32f9e4f2e0d1c1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#gaf48b012a911e6f39e32f9e4f2e0d1c1b">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS_MSB</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:gaf48b012a911e6f39e32f9e4f2e0d1c1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd07b43a44b034b42008b24a5ff27d4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#gadd07b43a44b034b42008b24a5ff27d4a">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gadd07b43a44b034b42008b24a5ff27d4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed38bdacb6c6e24e165523e819e87129"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#gaed38bdacb6c6e24e165523e819e87129">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS_SET_MSK</a>&#160;&#160;&#160;0x7f000000</td></tr>
<tr class="separator:gaed38bdacb6c6e24e165523e819e87129"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab617e1ef4bd3a10539cfac127af123f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#gab617e1ef4bd3a10539cfac127af123f9">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS_CLR_MSK</a>&#160;&#160;&#160;0x80ffffff</td></tr>
<tr class="separator:gab617e1ef4bd3a10539cfac127af123f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42e15092c132ec6c3a43d52cade2b2db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ga42e15092c132ec6c3a43d52cade2b2db">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga42e15092c132ec6c3a43d52cade2b2db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdb1a2ecfd1095fa25f45bf10f9be5a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#gacdb1a2ecfd1095fa25f45bf10f9be5a7">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x7f000000) &gt;&gt; 24)</td></tr>
<tr class="separator:gacdb1a2ecfd1095fa25f45bf10f9be5a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3719d70cf1e9c0535f6a9ead9125adc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ga3719d70cf1e9c0535f6a9ead9125adc3">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x7f000000)</td></tr>
<tr class="separator:ga3719d70cf1e9c0535f6a9ead9125adc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#struct_a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s__s">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_s</a></td></tr>
<tr class="separator:struct_a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga606ef882c0cbb5ac501b620ba628341e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ga606ef882c0cbb5ac501b620ba628341e">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga606ef882c0cbb5ac501b620ba628341e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85ead90cb386d3f9f77bf459c5e9ead8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ga85ead90cb386d3f9f77bf459c5e9ead8">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_OFST</a>&#160;&#160;&#160;0x68</td></tr>
<tr class="separator:ga85ead90cb386d3f9f77bf459c5e9ead8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga758d0320c12fb78a18214b407ae82a23"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#struct_a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s__s">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ga758d0320c12fb78a18214b407ae82a23">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_t</a></td></tr>
<tr class="separator:ga758d0320c12fb78a18214b407ae82a23"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s__s" id="struct_a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a12d86189150864dc5aced807a8038a58"></a>uint32_t</td>
<td class="fieldname">
ECC_RDataecc4BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a0cc699737ae01de0006f044cb204eff0"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac1c0882beb63efcdad2eb0da54e76999"></a>uint32_t</td>
<td class="fieldname">
ECC_RDataecc5BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9b57b77854533524067cd3d2690a556f"></a>uint32_t</td>
<td class="fieldname">
__pad1__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a066dbcd0d92bf398cda3988dd2f16ee2"></a>uint32_t</td>
<td class="fieldname">
ECC_RDataecc6BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a68da1c7ac7e3270299e2fbb4b385dde2"></a>uint32_t</td>
<td class="fieldname">
__pad2__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4d3b2cad3605e824c3c30d8799f29cea"></a>uint32_t</td>
<td class="fieldname">
ECC_RDataecc7BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af3558dc73d7d5383c0240d8ce694786e"></a>uint32_t</td>
<td class="fieldname">
__pad3__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga20676f113ae1853ffbd4bd2ff600b1a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8de59034324c9780d5c0c4fcb2551bbc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS_MSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga38725c15fc535e92e24c8927c6e8c2af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabb5aff03ca5b6a9d42ee9513649f109e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS_SET_MSK&#160;&#160;&#160;0x0000007f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9c6a00a180c2b9929beb9394a6ac72ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS_CLR_MSK&#160;&#160;&#160;0xffffff80</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga45cf52407dcc08aeacb2b283d8aaddef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga36d029a5afc26a77c66b1d55cab37220"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000007f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gab0044b8e9e80ab808aba4a6502063b45"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000007f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaeaea825386ec1f45e8e4d2fa0e03c2ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabdbe76385b2ddea9113cdd647f3e19a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS_MSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2a6bc02960dee9e49a4df1f76fd2137b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3d9a36c1187e5d92eac26e2d600c51eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS_SET_MSK&#160;&#160;&#160;0x00007f00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga28f912706b8d16c230581b5dab53667c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS_CLR_MSK&#160;&#160;&#160;0xffff80ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga51396d5090fae2d044cea458084cd37d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga04916a2a987d5575d352c4e25287d710"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00007f00) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga1dc7873273f2f54354e4204011e1bc65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00007f00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga00947b5c8599eae48785439456565dc0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga93a6520379ed17b71f66a88631d19ed3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS_MSB&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga42d974b9c372f33501bd63f2da4035c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab2b4f34c912098f352bd068223a10440"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS_SET_MSK&#160;&#160;&#160;0x007f0000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa26c7a4d56c090ac3b18063400dfe082"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS_CLR_MSK&#160;&#160;&#160;0xff80ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa1f0880018e559feb3aef1304d6a9177"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9bf61f9fcd44a9cfc3384a517f8beb3b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x007f0000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gab34ed417e2f991b54e510c0585a3dc2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x007f0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga37eb2b132d501d098363cdbebacda35b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS_LSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf48b012a911e6f39e32f9e4f2e0d1c1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS_MSB&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gadd07b43a44b034b42008b24a5ff27d4a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaed38bdacb6c6e24e165523e819e87129"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS_SET_MSK&#160;&#160;&#160;0x7f000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab617e1ef4bd3a10539cfac127af123f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS_CLR_MSK&#160;&#160;&#160;0x80ffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga42e15092c132ec6c3a43d52cade2b2db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacdb1a2ecfd1095fa25f45bf10f9be5a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x7f000000) &gt;&gt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga3719d70cf1e9c0535f6a9ead9125adc3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x7f000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga606ef882c0cbb5ac501b620ba628341e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS</a> register. </p>

</div>
</div>
<a class="anchor" id="ga85ead90cb386d3f9f77bf459c5e9ead8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_OFST&#160;&#160;&#160;0x68</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga758d0320c12fb78a18214b407ae82a23"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#struct_a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s__s">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_s</a> <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ga758d0320c12fb78a18214b407ae82a23">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_OTG1_ECC_ECC_RDATAECC1BUS</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:40 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
