module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  assign id_3 = id_1;
  id_5 id_6 (
      .id_4(id_3),
      .id_1(id_4),
      .id_3(id_3[id_1]),
      .id_2(id_4),
      .id_4(id_3),
      .id_4(1),
      .id_4(id_2)
  );
  logic id_7;
endmodule
