<html>
<head>
  <title>A Unified Formal Framework for Analyzing Functional and
Speed-path Properties</title>
</head>
<body TEXT="#000000" 
      BGCOLOR="FFFFFF"
      LINK ="#FF0000"
      VLINK="#A020F0" 
      ALINK="#FFD700"
      fixed>

<H1>A Unified Formal
Framework for Analyzing Functional and Speed-path
Properties</H1>

<big>O. Olivo, <a href="http://www.cs.utexas.edu/~sandip">S. Ray</a>, <a href="http://www.cerc.utexas.edu/~jay">J. Bhadra</a>,
and V. Vedula</big><br><br>

In
M. S. Abadir, <a href="http://mtv.ece.ucsb.edu/licwang/">L. Wang</a>,
and <a href="http://www.cerc.utexas.edu/~jay">J. Bhadra</a>, editors,
Proceedings of
the <a href="http://mtvcon.org/program-archives/MTV2011.pdf">12th
International Workshop on Microprocessor Test and Verification, Common
Challenges and Solutions (MTV 2011)</a>, Austin, TX, December 2011,
pages
44-45.  <a href="http://www.computer.org/portal/site/ieeecs">IEEE
Computer Society</a>. <br><br>

<small> &copy; 2012 <a href="http://www.ieee.org">IEEE</a>.  Personal
use of this material is permitted.  However, permission to
reprint/republish this material for advertising or promotional
purposes or for creating new collective works for resale or
redistribution to servers or lists, or to reuse any copyrighted
component of this work in other works must be obtained from the IEEE.
</small>

<br><br>

<hr style="width: 100%; height: 2px;">

<H2>Abstract</H2>

We develop a formal tool for speed-path analysis and debug.  We encode
speed-path requirements in a formal hardware description language
providing the semantics of both the functional behavior and timing
constraints, and the disciplined use of an SMT solver to analyze
speed-path requirements.  We are applying our framework for speed-path
analysis of several RTL designs from Opencores.


<H2>Relevant files</H2>

<ul>
  <li>Paper (<a href="speed-path.ps">ps</a>, <a href="speed-path.pdf">pdf</a>) </li>
</ul>

<br>

</body>
</html>

