<profile>

<section name = "Vitis HLS Report for 'sinGen'" level="0">
<item name = "Date">Sat Feb  6 16:57:20 2021
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)</item>
<item name = "Project">RLCADCungrounded_Vitis</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx485t-ffg1157-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 9.938 ns, 0.20 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">31, 31, 0.310 us, 0.310 us, 11, 11, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_sin_or_cos_double_s_fu_48">sin_or_cos_double_s, 12, 12, 0.120 us, 0.120 us, 1, 1, yes</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 73, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">8, 38, 3803, 6784, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 231, -</column>
<column name="Register">-, -, 658, -, -</column>
<specialColumn name="Available">2060, 2800, 607200, 303600, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 1, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="dadddsub_64ns_64ns_64_5_full_dsp_1_U33">dadddsub_64ns_64ns_64_5_full_dsp_1, 0, 3, 445, 781, 0</column>
<column name="dcmp_64ns_64ns_1_2_no_dsp_1_U35">dcmp_64ns_64ns_1_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="dmul_64ns_64ns_64_5_max_dsp_1_U34">dmul_64ns_64ns_64_5_max_dsp_1, 0, 11, 299, 203, 0</column>
<column name="fptrunc_64ns_32_2_no_dsp_1_U31">fptrunc_64ns_32_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="grp_sin_or_cos_double_s_fu_48">sin_or_cos_double_s, 8, 24, 3059, 5800, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="and_ln40_fu_154_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln40_1_fu_144_p2">icmp, 0, 0, 24, 52, 1</column>
<column name="icmp_ln40_fu_138_p2">icmp, 0, 0, 11, 11, 2</column>
<column name="or_ln40_fu_150_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln40_fu_159_p3">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="G_vec_I_0_o">9, 2, 32, 64</column>
<column name="G_vec_I_2_o">9, 2, 32, 64</column>
<column name="ap_NS_fsm">49, 12, 1, 12</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_G_vec_I_0_load">9, 2, 32, 64</column>
<column name="ap_sig_allocacmp_G_vec_I_2_load">9, 2, 32, 64</column>
<column name="ap_sig_allocacmp_i_sources_phase_0_load">9, 2, 32, 64</column>
<column name="grp_fu_70_p0">13, 3, 64, 192</column>
<column name="grp_fu_73_p0">21, 5, 32, 160</column>
<column name="grp_fu_77_opcode">13, 3, 2, 6</column>
<column name="grp_fu_77_p0">25, 6, 64, 384</column>
<column name="grp_fu_77_p1">21, 5, 64, 320</column>
<column name="grp_fu_84_p0">13, 3, 64, 192</column>
<column name="grp_sin_or_cos_double_s_fu_48_t_in">13, 3, 64, 192</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add3_reg_200">32, 0, 32, 0</column>
<column name="ap_CS_fsm">11, 0, 11, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="conv3_reg_256">64, 0, 64, 0</column>
<column name="conv_reg_246">64, 0, 64, 0</column>
<column name="grp_sin_or_cos_double_s_fu_48_ap_start_reg">1, 0, 1, 0</column>
<column name="i_sources_phase_0">32, 0, 32, 0</column>
<column name="icmp_ln40_1_reg_211">1, 0, 1, 0</column>
<column name="icmp_ln40_reg_206">1, 0, 1, 0</column>
<column name="mul1_reg_241">64, 0, 64, 0</column>
<column name="mul_reg_231">64, 0, 64, 0</column>
<column name="reg_102">64, 0, 64, 0</column>
<column name="reg_108">64, 0, 64, 0</column>
<column name="reg_95">64, 0, 64, 0</column>
<column name="tmp_1_reg_226">64, 0, 64, 0</column>
<column name="tmp_3_reg_216">1, 0, 1, 0</column>
<column name="tmp_reg_221">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, sinGen, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, sinGen, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, sinGen, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, sinGen, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, sinGen, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, sinGen, return value</column>
<column name="grp_fu_171_p_din0">out, 32, ap_ctrl_hs, sinGen, return value</column>
<column name="grp_fu_171_p_din1">out, 32, ap_ctrl_hs, sinGen, return value</column>
<column name="grp_fu_171_p_opcode">out, 2, ap_ctrl_hs, sinGen, return value</column>
<column name="grp_fu_171_p_dout0">in, 32, ap_ctrl_hs, sinGen, return value</column>
<column name="grp_fu_171_p_ce">out, 1, ap_ctrl_hs, sinGen, return value</column>
<column name="grp_fu_201_p_din0">out, 32, ap_ctrl_hs, sinGen, return value</column>
<column name="grp_fu_201_p_dout0">in, 64, ap_ctrl_hs, sinGen, return value</column>
<column name="grp_fu_201_p_ce">out, 1, ap_ctrl_hs, sinGen, return value</column>
<column name="G_vec_I_0_i">in, 32, ap_ovld, G_vec_I_0, pointer</column>
<column name="G_vec_I_0_o">out, 32, ap_ovld, G_vec_I_0, pointer</column>
<column name="G_vec_I_0_o_ap_vld">out, 1, ap_ovld, G_vec_I_0, pointer</column>
<column name="G_vec_I_2_i">in, 32, ap_ovld, G_vec_I_2, pointer</column>
<column name="G_vec_I_2_o">out, 32, ap_ovld, G_vec_I_2, pointer</column>
<column name="G_vec_I_2_o_ap_vld">out, 1, ap_ovld, G_vec_I_2, pointer</column>
</table>
</item>
</section>
</profile>
