<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sh › include › mach-common › mach › urquell.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>urquell.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __MACH_URQUELL_H</span>
<span class="cp">#define __MACH_URQUELL_H</span>

<span class="cm">/*</span>
<span class="cm"> * ------ 0x00000000 ------------------------------------</span>
<span class="cm"> *  CS0 | (SW1,SW47)    EEPROM, SRAM, NOR FLASH</span>
<span class="cm"> * -----+ 0x04000000 ------------------------------------</span>
<span class="cm"> *  CS1 | (SW47)        SRAM, SRAM-LAN-PCMCIA, NOR FLASH</span>
<span class="cm"> * -----+ 0x08000000 ------------------------------------</span>
<span class="cm"> *  CS2 |               DDR3</span>
<span class="cm"> *  CS3 |</span>
<span class="cm"> * -----+ 0x10000000 ------------------------------------</span>
<span class="cm"> *  CS4 |               PCIe</span>
<span class="cm"> * -----+ 0x14000000 ------------------------------------</span>
<span class="cm"> *  CS5 | (SW47)        LRAM/URAM, SRAM-LAN-PCMCIA</span>
<span class="cm"> * -----+ 0x18000000 ------------------------------------</span>
<span class="cm"> *  CS6 |               ATA, NAND FLASH</span>
<span class="cm"> * -----+ 0x1c000000 ------------------------------------</span>
<span class="cm"> *  CS7 |               SH7786 register</span>
<span class="cm"> * -----+------------------------------------------------</span>
<span class="cm"> */</span>

<span class="cp">#define NOR_FLASH_ADDR	0x00000000</span>
<span class="cp">#define NOR_FLASH_SIZE	0x04000000</span>

<span class="cp">#define CS1_BASE	0x05000000</span>
<span class="cp">#define CS5_BASE	0x15000000</span>
<span class="cp">#define FPGA_BASE	CS1_BASE</span>

<span class="cp">#define BOARDREG(ofs)	(FPGA_BASE + ofs##_OFS)</span>
<span class="cp">#define UBOARDREG(ofs)	(0xa0000000 + FPGA_BASE + ofs##_OFS)</span>

<span class="cp">#define SRSTR_OFS	0x0000 </span><span class="cm">/* System reset register */</span><span class="cp"></span>
<span class="cp">#define BDMR_OFS	0x0010 </span><span class="cm">/* Board operating mode resister */</span><span class="cp"></span>
<span class="cp">#define IRL0SR_OFS	0x0020 </span><span class="cm">/* IRL0 Status register */</span><span class="cp"></span>
<span class="cp">#define IRL0MSKR_OFS	0x0030 </span><span class="cm">/* IRL0 Mask register */</span><span class="cp"></span>
<span class="cp">#define IRL1SR_OFS	0x0040 </span><span class="cm">/* IRL1 Status register */</span><span class="cp"></span>
<span class="cp">#define IRL1MSKR_OFS	0x0050 </span><span class="cm">/* IRL1 Mask register */</span><span class="cp"></span>
<span class="cp">#define IRL2SR_OFS	0x0060 </span><span class="cm">/* IRL2 Status register */</span><span class="cp"></span>
<span class="cp">#define IRL2MSKR_OFS	0x0070 </span><span class="cm">/* IRL2 Mask register */</span><span class="cp"></span>
<span class="cp">#define IRL3SR_OFS	0x0080 </span><span class="cm">/* IRL3 Status register */</span><span class="cp"></span>
<span class="cp">#define IRL3MSKR_OFS	0x0090 </span><span class="cm">/* IRL3 Mask register */</span><span class="cp"></span>
<span class="cp">#define SOFTINTR_OFS	0x0120 </span><span class="cm">/* Softwear Interrupt register */</span><span class="cp"></span>
<span class="cp">#define SLEDR_OFS	0x0130 </span><span class="cm">/* LED control resister */</span><span class="cp"></span>
<span class="cp">#define MAPSCIFSWR_OFS	0x0140 </span><span class="cm">/* Map/SCIF Switch register */</span><span class="cp"></span>
<span class="cp">#define FPVERR_OFS	0x0150 </span><span class="cm">/* FPGA Version register */</span><span class="cp"></span>
<span class="cp">#define FPDATER_OFS	0x0160 </span><span class="cm">/* FPGA Date register */</span><span class="cp"></span>
<span class="cp">#define FPYEARR_OFS	0x0170 </span><span class="cm">/* FPGA Year register */</span><span class="cp"></span>
<span class="cp">#define TCLKCR_OFS	0x0180 </span><span class="cm">/* TCLK Control register */</span><span class="cp"></span>
<span class="cp">#define DIPSWMR_OFS	0x1000 </span><span class="cm">/* DIPSW monitor register */</span><span class="cp"></span>
<span class="cp">#define FPODR_OFS	0x1010 </span><span class="cm">/* Output port data register */</span><span class="cp"></span>
<span class="cp">#define ATACNR_OFS	0x1020 </span><span class="cm">/* ATA-CN Control/status register */</span><span class="cp"></span>
<span class="cp">#define FPINDR_OFS	0x1030 </span><span class="cm">/* Input port data register */</span><span class="cp"></span>
<span class="cp">#define MDSWMR_OFS	0x1040 </span><span class="cm">/* MODE SW monitor register */</span><span class="cp"></span>
<span class="cp">#define DDR3BUPCR_OFS	0x1050 </span><span class="cm">/* DDR3 Backup control register */</span><span class="cp"></span>
<span class="cp">#define SSICODECCR_OFS	0x1060 </span><span class="cm">/* SSI-CODEC control register */</span><span class="cp"></span>
<span class="cp">#define PCIESLOTSR_OFS	0x1070 </span><span class="cm">/* PCIexpress Slot status register */</span><span class="cp"></span>
<span class="cp">#define ETHERPORTSR_OFS	0x1080 </span><span class="cm">/* EtherPhy Port status register */</span><span class="cp"></span>
<span class="cp">#define LATCHCR_OFS	0x3000 </span><span class="cm">/* Latch control register */</span><span class="cp"></span>
<span class="cp">#define LATCUAR_OFS	0x3010 </span><span class="cm">/* Latch upper address register */</span><span class="cp"></span>
<span class="cp">#define LATCLAR_OFS	0x3012 </span><span class="cm">/* Latch lower address register */</span><span class="cp"></span>
<span class="cp">#define LATCLUDR_OFS	0x3024 </span><span class="cm">/* Latch D31-16 register */</span><span class="cp"></span>
<span class="cp">#define LATCLLDR_OFS	0x3026 </span><span class="cm">/* Latch D15-0 register */</span><span class="cp"></span>

<span class="cp">#define CHARLED_OFS	0x2000 </span><span class="cm">/* Character LED */</span><span class="cp"></span>

<span class="cp">#endif  </span><span class="cm">/* __MACH_URQUELL_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
