INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/src/ip/img_rom/sim/img_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/src/ip/weight2_bram_1/sim/weight2_bram_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_bram_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/src/ip/weight2_bram_0/sim/weight2_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/src/ip/mac_res_fifo/sim/mac_res_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_res_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/src/ip/fcnn_fifo/sim/fcnn_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fcnn_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/weight1_bram_4/sim/weight1_bram_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_bram_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/src/ip/weight1_bram_3/sim/weight1_bram_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_bram_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/src/ip/weight1_bram_2/sim/weight1_bram_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_bram_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/src/ip/weight1_bram_1/sim/weight1_bram_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_bram_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/src/ip/weight1_bram_0/sim/weight1_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/eth_dcfifo/sim/eth_dcfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_dcfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_addr_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_addr_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_read
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_reg_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_write
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_mc_ar_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_ar_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_mc_aw_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_aw_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_mc_b_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_b_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_translator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_translator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_incr_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_r_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_mc_simple_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_simple_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_wrap_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wr_cmd_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_wr_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_mc_w_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_w_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axic_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axi_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axi_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_ddr_a_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_a_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_and
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_latch_and
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_latch_or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_ddr_command_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_command_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel_static.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator_sel_static
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_ddr_r_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_r_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_ddr_w_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_w_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_infrastructure
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_row_col
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:252]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_memc_ui_top_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_group_io
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_calib_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_if_post_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_of_pre_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_4lanes
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_init
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_lim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_samp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrcal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl_off_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_skip_calib_tap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_skip_calib_tap
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_cc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_edge_store
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_meta
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_pd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_tap_base
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_poc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_rd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/ui/mig_7series_v4_2_ui_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_wr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi_ddr_mig_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_ddr_mig
INFO: [VRFC 10-2458] undeclared symbol dbg_sel_po_incdec, assumed default net type wire [D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi_ddr_mig_sim.v:1223]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_inc, assumed default net type wire [D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi_ddr_mig_sim.v:1227]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_stg23_sel, assumed default net type wire [D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi_ddr_mig_sim.v:1228]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_dec, assumed default net type wire [D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi_ddr_mig_sim.v:1229]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi_ddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_ddr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/rd_fifo/sim/rd_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rd_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_1_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
WARNING: [VRFC 10-3248] data object 'clk_320m_clk_wiz_0' is already declared [D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:95]
WARNING: [VRFC 10-3703] second declaration of 'clk_320m_clk_wiz_0' ignored [D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:95]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/src/reasoning/MatrixMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MatrixMultiplier
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/src/reasoning/MatrixMultiplier.v:321]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/src/reasoning/MatrixMultiplier_100_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MatrixMultiplier_100_10
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/src/reasoning/MatrixMultiplier_100_10.v:260]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/src/reasoning/Relu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Relu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/src/reasoning/Softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/src/axi_ddr3_rw/axi_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/src/axi_ddr3_rw/axi_ddr_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_ddr_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/src/axi_ddr3_rw/axi_master_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_master_read
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/src/axi_ddr3_rw/axi_master_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_master_write
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/src/seg_led/bin_2_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin_2_bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/src/udp_tx/crc32_d8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CRC32_d8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/src/hdmi/encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/src/udp_tx/eth_udp_send.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_udp_send
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/src/udp_tx/eth_udp_tx_gmii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_udp_tx_gmii
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/src/reasoning/fcnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fcnn_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/src/udp_tx/gmii_to_rgmii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gmii_to_rgmii
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/src/hdmi/hdmi_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/src/ov5640/i2c_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/src/udp_tx/ip_checksum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_checksum
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/src/reasoning/mac_q6_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_q6_10
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/src/reasoning/max_prob_finder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_prob_finder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/src/reasoning/neural_weights2_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neural_weights2_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/src/reasoning/neural_weights_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neural_weights1_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/src/ov5640/ov5640_cfg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ov5640_cfg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/src/ov5640/ov5640_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ov5640_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/src/ov5640/ov5640_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ov5640_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/src/hdmi/par2ser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module par2ser
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/src/rgb2gray/rgb2gray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2gray
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/src/seg_led/seg_led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_led
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/src/strem_encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module strem_encode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/src/hdmi/top_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_hdmi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/src/hdmi/vga_timing_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_timing_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/src/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
