# Piplined mips using Verilog
 Pipline architecture of mips using verilog language
