#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Mar  4 08:04:30 2020
# Process ID: 15462
# Current directory: /home/gsaied/Desktop/old_rtl/fire9_expand1
# Command line: vivado -mode tcl -source synth.tcl
# Log file: /home/gsaied/Desktop/old_rtl/fire9_expand1/vivado.log
# Journal file: /home/gsaied/Desktop/old_rtl/fire9_expand1/vivado.jou
#-----------------------------------------------------------
source synth.tcl
# read_verilog -sv [ glob *.sv ] 
# create_fileset -constrset constr
# add_files -fileset constr temp.xdc
# set_param synth.elaboration.rodinMoreOptions "rt::set_parameter var_size_limit 4194304"
# synth_design -top [lindex [find_top] 0] -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_high -constrset constr -mode out_of_context -resource_sharing on
Command: synth_design -top fire9_expand1 -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_high -constrset constr -mode out_of_context -resource_sharing on
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15470 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1425.457 ; gain = 70.000 ; free physical = 766 ; free virtual = 4753
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fire9_expand1' [/home/gsaied/Desktop/old_rtl/fire9_expand1/fire9_expand1.sv:2]
	Parameter WOUT bound to: 8 - type: integer 
	Parameter DSP_NO bound to: 368 - type: integer 
	Parameter W_IN bound to: 8 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter CHIN bound to: 112 - type: integer 
	Parameter KERNEL_DIM bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mac' [/home/gsaied/Desktop/old_rtl/fire9_expand1/mac.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mac' (1#1) [/home/gsaied/Desktop/old_rtl/fire9_expand1/mac.sv:1]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/fire9_expand1.sv:149]
INFO: [Synth 8-6157] synthesizing module 'biasing_fire9_expand1' [/home/gsaied/Desktop/old_rtl/fire9_expand1/biasing_fire9_expand1.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'biasing_fire9_expand1' (2#1) [/home/gsaied/Desktop/old_rtl/fire9_expand1/biasing_fire9_expand1.sv:2]
INFO: [Synth 8-6157] synthesizing module 'rom_fire9_expand1' [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 1 - type: integer 
	Parameter ADDR bound to: 7 - type: integer 
	Parameter NUM bound to: 368 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:16]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:19]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:22]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:25]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:28]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:31]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:34]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:37]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:40]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:43]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:46]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:49]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:52]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:55]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:58]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:61]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:64]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:67]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:70]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:73]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:76]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:79]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:82]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:85]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:88]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:91]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:94]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:97]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:100]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:103]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:106]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:109]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:112]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:115]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:118]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:121]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:124]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:127]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:130]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:133]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:136]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:139]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:142]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:145]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:148]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:151]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:154]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:157]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:160]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:163]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:166]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:169]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:172]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:175]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:178]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:181]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:184]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:187]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:190]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:193]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:196]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:199]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:202]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:205]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:208]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:211]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:214]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:217]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:220]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:223]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:226]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:229]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:232]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:235]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:238]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:241]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:244]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:247]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:250]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:253]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:256]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:259]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:262]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:265]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:268]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:271]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:274]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:277]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:280]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:283]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:286]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:289]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:292]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:295]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:298]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:301]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:304]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:307]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:310]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_1.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1119]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_2.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1120]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_3.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1121]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_4.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1122]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_5.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1123]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_6.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1124]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_7.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1125]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_8.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1126]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_9.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1127]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_10.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1128]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_11.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1129]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_12.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1130]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_13.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1131]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_14.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1132]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_15.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1133]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_16.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1134]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_17.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1135]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_18.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1136]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_19.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1137]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_20.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1138]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_21.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1139]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_22.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1140]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_23.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1141]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_24.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1142]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_25.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1143]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_26.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1144]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_27.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1145]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_28.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1146]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_29.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1147]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_30.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1148]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_31.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1149]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_32.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1150]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_33.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1151]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_34.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1152]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_35.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1153]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_36.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1154]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_37.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1155]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_38.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1156]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_39.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1157]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_40.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1158]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_41.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1159]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_42.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1160]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_43.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1161]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_44.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1162]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_45.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1163]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_46.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1164]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_47.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1165]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_48.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1166]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_49.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1167]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_50.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1168]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_51.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1169]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_52.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1170]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_53.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1171]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_54.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1172]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_55.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1173]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_56.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1174]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_57.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1175]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_58.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1176]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_59.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1177]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_60.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1178]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_61.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1179]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_62.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1180]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_63.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1181]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_64.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1182]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_65.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1183]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_66.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1184]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_67.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1185]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_68.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1186]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_69.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1187]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_70.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1188]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_71.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1189]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_72.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1190]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_73.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1191]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_74.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1192]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_75.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1193]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_76.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1194]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_77.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1195]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_78.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1196]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_79.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1197]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_80.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1198]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_81.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1199]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_82.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1200]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_83.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1201]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_84.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1202]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_85.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1203]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_86.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1204]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_87.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1205]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_88.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1206]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_89.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1207]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_90.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1208]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_91.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1209]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_92.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1210]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_93.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1211]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_94.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1212]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_95.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1213]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_96.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1214]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_97.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1215]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_98.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1216]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_99.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1217]
INFO: [Synth 8-3876] $readmem data file 'file_fire9_expand1_100.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:1218]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'rom_fire9_expand1' (3#1) [/home/gsaied/Desktop/old_rtl/fire9_expand1/rom_fire9_expand1.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'fire9_expand1' (4#1) [/home/gsaied/Desktop/old_rtl/fire9_expand1/fire9_expand1.sv:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1540.207 ; gain = 184.750 ; free physical = 701 ; free virtual = 4696
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1540.207 ; gain = 184.750 ; free physical = 713 ; free virtual = 4712
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1540.207 ; gain = 184.750 ; free physical = 713 ; free virtual = 4712
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1157-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire9_expand1/temp.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire9_expand1/temp.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2092.449 ; gain = 0.000 ; free physical = 212 ; free virtual = 4167
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2096.449 ; gain = 0.000 ; free physical = 208 ; free virtual = 4163
Constraint Validation Runtime : Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2096.449 ; gain = 4.000 ; free physical = 208 ; free virtual = 4163
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2096.449 ; gain = 740.992 ; free physical = 375 ; free virtual = 4323
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2096.449 ; gain = 740.992 ; free physical = 375 ; free virtual = 4323
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2096.449 ; gain = 740.992 ; free physical = 373 ; free virtual = 4325
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fire9_expand1_end" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 2096.449 ; gain = 740.992 ; free physical = 324 ; free virtual = 4279
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |fire9_expand1__GB0 |           1|     23014|
|2     |fire9_expand1__GB1 |           1|     10896|
|3     |fire9_expand1__GB2 |           1|      9522|
|4     |fire9_expand1__GB3 |           1|      9312|
|5     |fire9_expand1__GB4 |           1|     12571|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 368   
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 368   
	               16 Bit    Registers := 736   
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fire9_expand1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 368   
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 736   
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mac__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__37 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__38 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__39 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__40 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__41 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__42 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__43 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__44 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__45 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__46 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__47 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__48 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__49 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__50 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__51 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__52 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__53 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__54 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__55 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__56 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__57 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__58 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__59 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__60 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__61 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__62 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__63 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__64 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__65 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__66 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__67 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__68 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__69 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__70 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__71 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__72 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__73 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__74 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__75 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__76 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__77 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__78 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__79 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__80 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__81 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__82 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__83 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__84 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__85 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__86 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__87 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__88 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__89 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__90 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__91 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__92 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__93 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__94 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__95 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__96 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__97 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__98 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__99 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__100 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__101 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__102 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__103 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__104 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__105 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__106 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__107 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__108 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__109 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__110 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__111 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__112 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__113 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__114 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__115 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__116 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__117 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__118 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__119 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__120 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__121 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__122 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__123 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__124 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__125 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__126 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__127 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__128 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__129 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__130 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__131 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__132 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__133 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__134 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__135 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__136 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__137 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__138 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__139 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__140 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__141 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__142 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__143 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__144 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__145 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__146 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__147 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__148 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__149 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__150 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__151 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__152 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__153 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__154 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__155 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__156 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__157 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__158 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__159 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__160 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__161 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__162 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__163 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__164 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__165 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__166 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__167 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__168 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__169 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__170 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__171 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__172 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__173 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__174 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__175 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__176 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__177 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__178 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__179 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__180 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__181 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__182 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__183 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__184 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__185 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__186 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__187 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__188 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__189 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__190 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__191 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__192 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__193 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__194 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__195 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__196 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__197 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__198 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__199 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__200 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__201 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__202 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__203 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__204 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__205 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__206 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__207 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__208 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__209 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__210 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__211 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__212 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__213 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__214 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__215 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__216 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__217 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__218 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__219 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__220 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__221 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__222 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__223 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__224 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__225 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__226 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__227 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__228 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__229 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__230 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__231 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__232 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__233 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__234 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__235 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__236 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__237 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__238 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__239 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__240 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__241 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__242 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__243 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__244 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__245 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__246 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__247 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__248 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__249 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__250 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__251 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__252 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__253 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__254 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__255 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__256 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__257 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__258 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__259 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__260 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__261 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__262 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__263 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__264 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__265 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__266 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__267 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__268 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__269 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__270 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__271 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__272 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__273 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__274 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__275 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__276 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__277 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__278 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__279 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__280 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__281 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__282 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__283 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__284 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__285 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__286 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__287 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__288 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__289 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__290 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__291 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__292 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__293 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__294 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__295 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__296 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__297 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__298 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__299 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__300 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__301 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__302 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__303 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__304 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__305 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__306 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__307 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__308 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__309 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__310 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__311 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__312 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__313 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__314 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__315 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__316 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__317 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__318 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__319 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__320 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__321 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__322 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__323 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__324 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__325 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__326 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__327 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__328 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__329 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__330 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__331 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__332 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__333 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__334 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__335 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__336 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__337 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__338 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__339 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__340 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__341 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__342 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__343 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__344 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__345 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__346 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__347 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__348 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__349 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__350 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__351 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__352 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__353 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__354 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__355 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__356 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__357 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__358 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__359 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__360 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__361 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__362 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__363 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__364 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__365 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__366 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__367 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP genblk1[252].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[252] is absorbed into DSP genblk1[252].mac_i/mul_out_reg.
DSP Report: register genblk1[252].mac_i/mul_out_reg is absorbed into DSP genblk1[252].mac_i/mul_out_reg.
DSP Report: operator genblk1[252].mac_i/intermed is absorbed into DSP genblk1[252].mac_i/mul_out_reg.
DSP Report: operator genblk1[252].mac_i/intermed0 is absorbed into DSP genblk1[252].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[123].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[123] is absorbed into DSP genblk1[123].mac_i/mul_out_reg.
DSP Report: register genblk1[123].mac_i/mul_out_reg is absorbed into DSP genblk1[123].mac_i/mul_out_reg.
DSP Report: operator genblk1[123].mac_i/intermed is absorbed into DSP genblk1[123].mac_i/mul_out_reg.
DSP Report: operator genblk1[123].mac_i/intermed0 is absorbed into DSP genblk1[123].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[251].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[251] is absorbed into DSP genblk1[251].mac_i/mul_out_reg.
DSP Report: register genblk1[251].mac_i/mul_out_reg is absorbed into DSP genblk1[251].mac_i/mul_out_reg.
DSP Report: operator genblk1[251].mac_i/intermed is absorbed into DSP genblk1[251].mac_i/mul_out_reg.
DSP Report: operator genblk1[251].mac_i/intermed0 is absorbed into DSP genblk1[251].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[253].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[253] is absorbed into DSP genblk1[253].mac_i/mul_out_reg.
DSP Report: register genblk1[253].mac_i/mul_out_reg is absorbed into DSP genblk1[253].mac_i/mul_out_reg.
DSP Report: operator genblk1[253].mac_i/intermed is absorbed into DSP genblk1[253].mac_i/mul_out_reg.
DSP Report: operator genblk1[253].mac_i/intermed0 is absorbed into DSP genblk1[253].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[250].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[250] is absorbed into DSP genblk1[250].mac_i/mul_out_reg.
DSP Report: register genblk1[250].mac_i/mul_out_reg is absorbed into DSP genblk1[250].mac_i/mul_out_reg.
DSP Report: operator genblk1[250].mac_i/intermed is absorbed into DSP genblk1[250].mac_i/mul_out_reg.
DSP Report: operator genblk1[250].mac_i/intermed0 is absorbed into DSP genblk1[250].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[256].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[256] is absorbed into DSP genblk1[256].mac_i/mul_out_reg.
DSP Report: register genblk1[256].mac_i/mul_out_reg is absorbed into DSP genblk1[256].mac_i/mul_out_reg.
DSP Report: operator genblk1[256].mac_i/intermed is absorbed into DSP genblk1[256].mac_i/mul_out_reg.
DSP Report: operator genblk1[256].mac_i/intermed0 is absorbed into DSP genblk1[256].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[257].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[257] is absorbed into DSP genblk1[257].mac_i/mul_out_reg.
DSP Report: register genblk1[257].mac_i/mul_out_reg is absorbed into DSP genblk1[257].mac_i/mul_out_reg.
DSP Report: operator genblk1[257].mac_i/intermed is absorbed into DSP genblk1[257].mac_i/mul_out_reg.
DSP Report: operator genblk1[257].mac_i/intermed0 is absorbed into DSP genblk1[257].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[124].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[124] is absorbed into DSP genblk1[124].mac_i/mul_out_reg.
DSP Report: register genblk1[124].mac_i/mul_out_reg is absorbed into DSP genblk1[124].mac_i/mul_out_reg.
DSP Report: operator genblk1[124].mac_i/intermed is absorbed into DSP genblk1[124].mac_i/mul_out_reg.
DSP Report: operator genblk1[124].mac_i/intermed0 is absorbed into DSP genblk1[124].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[126].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[126] is absorbed into DSP genblk1[126].mac_i/mul_out_reg.
DSP Report: register genblk1[126].mac_i/mul_out_reg is absorbed into DSP genblk1[126].mac_i/mul_out_reg.
DSP Report: operator genblk1[126].mac_i/intermed is absorbed into DSP genblk1[126].mac_i/mul_out_reg.
DSP Report: operator genblk1[126].mac_i/intermed0 is absorbed into DSP genblk1[126].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[127].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[127] is absorbed into DSP genblk1[127].mac_i/mul_out_reg.
DSP Report: register genblk1[127].mac_i/mul_out_reg is absorbed into DSP genblk1[127].mac_i/mul_out_reg.
DSP Report: operator genblk1[127].mac_i/intermed is absorbed into DSP genblk1[127].mac_i/mul_out_reg.
DSP Report: operator genblk1[127].mac_i/intermed0 is absorbed into DSP genblk1[127].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[128].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[128] is absorbed into DSP genblk1[128].mac_i/mul_out_reg.
DSP Report: register genblk1[128].mac_i/mul_out_reg is absorbed into DSP genblk1[128].mac_i/mul_out_reg.
DSP Report: operator genblk1[128].mac_i/intermed is absorbed into DSP genblk1[128].mac_i/mul_out_reg.
DSP Report: operator genblk1[128].mac_i/intermed0 is absorbed into DSP genblk1[128].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[130].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[130] is absorbed into DSP genblk1[130].mac_i/mul_out_reg.
DSP Report: register genblk1[130].mac_i/mul_out_reg is absorbed into DSP genblk1[130].mac_i/mul_out_reg.
DSP Report: operator genblk1[130].mac_i/intermed is absorbed into DSP genblk1[130].mac_i/mul_out_reg.
DSP Report: operator genblk1[130].mac_i/intermed0 is absorbed into DSP genblk1[130].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[101].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[101] is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: register genblk1[101].mac_i/mul_out_reg is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: operator genblk1[101].mac_i/intermed is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: operator genblk1[101].mac_i/intermed0 is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[100].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[100] is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: register genblk1[100].mac_i/mul_out_reg is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: operator genblk1[100].mac_i/intermed is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: operator genblk1[100].mac_i/intermed0 is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[7].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[7] is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: register genblk1[7].mac_i/mul_out_reg is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/intermed is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/intermed0 is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[6].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[6] is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: register genblk1[6].mac_i/mul_out_reg is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/intermed is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/intermed0 is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[1].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[1] is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: register genblk1[1].mac_i/mul_out_reg is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/intermed is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/intermed0 is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[137].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[137].mac_i/mul_out_reg is absorbed into DSP genblk1[137].mac_i/mul_out_reg.
DSP Report: operator genblk1[137].mac_i/intermed is absorbed into DSP genblk1[137].mac_i/mul_out_reg.
DSP Report: operator genblk1[137].mac_i/intermed0 is absorbed into DSP genblk1[137].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[138].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[138].mac_i/mul_out_reg is absorbed into DSP genblk1[138].mac_i/mul_out_reg.
DSP Report: operator genblk1[138].mac_i/intermed is absorbed into DSP genblk1[138].mac_i/mul_out_reg.
DSP Report: operator genblk1[138].mac_i/intermed0 is absorbed into DSP genblk1[138].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[80].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[80].mac_i/mul_out_reg is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: operator genblk1[80].mac_i/intermed is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: operator genblk1[80].mac_i/intermed0 is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[139].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[139].mac_i/mul_out_reg is absorbed into DSP genblk1[139].mac_i/mul_out_reg.
DSP Report: operator genblk1[139].mac_i/intermed is absorbed into DSP genblk1[139].mac_i/mul_out_reg.
DSP Report: operator genblk1[139].mac_i/intermed0 is absorbed into DSP genblk1[139].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[69].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[69].mac_i/mul_out_reg is absorbed into DSP genblk1[69].mac_i/mul_out_reg.
DSP Report: operator genblk1[69].mac_i/intermed is absorbed into DSP genblk1[69].mac_i/mul_out_reg.
DSP Report: operator genblk1[69].mac_i/intermed0 is absorbed into DSP genblk1[69].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[140].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[140].mac_i/mul_out_reg is absorbed into DSP genblk1[140].mac_i/mul_out_reg.
DSP Report: operator genblk1[140].mac_i/intermed is absorbed into DSP genblk1[140].mac_i/mul_out_reg.
DSP Report: operator genblk1[140].mac_i/intermed0 is absorbed into DSP genblk1[140].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[215].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[215].mac_i/mul_out_reg is absorbed into DSP genblk1[215].mac_i/mul_out_reg.
DSP Report: operator genblk1[215].mac_i/intermed is absorbed into DSP genblk1[215].mac_i/mul_out_reg.
DSP Report: operator genblk1[215].mac_i/intermed0 is absorbed into DSP genblk1[215].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[67].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[67].mac_i/mul_out_reg is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: operator genblk1[67].mac_i/intermed is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: operator genblk1[67].mac_i/intermed0 is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[213].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[213].mac_i/mul_out_reg is absorbed into DSP genblk1[213].mac_i/mul_out_reg.
DSP Report: operator genblk1[213].mac_i/intermed is absorbed into DSP genblk1[213].mac_i/mul_out_reg.
DSP Report: operator genblk1[213].mac_i/intermed0 is absorbed into DSP genblk1[213].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[212].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[212].mac_i/mul_out_reg is absorbed into DSP genblk1[212].mac_i/mul_out_reg.
DSP Report: operator genblk1[212].mac_i/intermed is absorbed into DSP genblk1[212].mac_i/mul_out_reg.
DSP Report: operator genblk1[212].mac_i/intermed0 is absorbed into DSP genblk1[212].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[141].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[141].mac_i/mul_out_reg is absorbed into DSP genblk1[141].mac_i/mul_out_reg.
DSP Report: operator genblk1[141].mac_i/intermed is absorbed into DSP genblk1[141].mac_i/mul_out_reg.
DSP Report: operator genblk1[141].mac_i/intermed0 is absorbed into DSP genblk1[141].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[211].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[211].mac_i/mul_out_reg is absorbed into DSP genblk1[211].mac_i/mul_out_reg.
DSP Report: operator genblk1[211].mac_i/intermed is absorbed into DSP genblk1[211].mac_i/mul_out_reg.
DSP Report: operator genblk1[211].mac_i/intermed0 is absorbed into DSP genblk1[211].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[210].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[210].mac_i/mul_out_reg is absorbed into DSP genblk1[210].mac_i/mul_out_reg.
DSP Report: operator genblk1[210].mac_i/intermed is absorbed into DSP genblk1[210].mac_i/mul_out_reg.
DSP Report: operator genblk1[210].mac_i/intermed0 is absorbed into DSP genblk1[210].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[207].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[207].mac_i/mul_out_reg is absorbed into DSP genblk1[207].mac_i/mul_out_reg.
DSP Report: operator genblk1[207].mac_i/intermed is absorbed into DSP genblk1[207].mac_i/mul_out_reg.
DSP Report: operator genblk1[207].mac_i/intermed0 is absorbed into DSP genblk1[207].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[142].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[142].mac_i/mul_out_reg is absorbed into DSP genblk1[142].mac_i/mul_out_reg.
DSP Report: operator genblk1[142].mac_i/intermed is absorbed into DSP genblk1[142].mac_i/mul_out_reg.
DSP Report: operator genblk1[142].mac_i/intermed0 is absorbed into DSP genblk1[142].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[206].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[206].mac_i/mul_out_reg is absorbed into DSP genblk1[206].mac_i/mul_out_reg.
DSP Report: operator genblk1[206].mac_i/intermed is absorbed into DSP genblk1[206].mac_i/mul_out_reg.
DSP Report: operator genblk1[206].mac_i/intermed0 is absorbed into DSP genblk1[206].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[205].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[205].mac_i/mul_out_reg is absorbed into DSP genblk1[205].mac_i/mul_out_reg.
DSP Report: operator genblk1[205].mac_i/intermed is absorbed into DSP genblk1[205].mac_i/mul_out_reg.
DSP Report: operator genblk1[205].mac_i/intermed0 is absorbed into DSP genblk1[205].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[204].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[204].mac_i/mul_out_reg is absorbed into DSP genblk1[204].mac_i/mul_out_reg.
DSP Report: operator genblk1[204].mac_i/intermed is absorbed into DSP genblk1[204].mac_i/mul_out_reg.
DSP Report: operator genblk1[204].mac_i/intermed0 is absorbed into DSP genblk1[204].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[203].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[203].mac_i/mul_out_reg is absorbed into DSP genblk1[203].mac_i/mul_out_reg.
DSP Report: operator genblk1[203].mac_i/intermed is absorbed into DSP genblk1[203].mac_i/mul_out_reg.
DSP Report: operator genblk1[203].mac_i/intermed0 is absorbed into DSP genblk1[203].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[202].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[202].mac_i/mul_out_reg is absorbed into DSP genblk1[202].mac_i/mul_out_reg.
DSP Report: operator genblk1[202].mac_i/intermed is absorbed into DSP genblk1[202].mac_i/mul_out_reg.
DSP Report: operator genblk1[202].mac_i/intermed0 is absorbed into DSP genblk1[202].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[143].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[143].mac_i/mul_out_reg is absorbed into DSP genblk1[143].mac_i/mul_out_reg.
DSP Report: operator genblk1[143].mac_i/intermed is absorbed into DSP genblk1[143].mac_i/mul_out_reg.
DSP Report: operator genblk1[143].mac_i/intermed0 is absorbed into DSP genblk1[143].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[200].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[200].mac_i/mul_out_reg is absorbed into DSP genblk1[200].mac_i/mul_out_reg.
DSP Report: operator genblk1[200].mac_i/intermed is absorbed into DSP genblk1[200].mac_i/mul_out_reg.
DSP Report: operator genblk1[200].mac_i/intermed0 is absorbed into DSP genblk1[200].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[199].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[199].mac_i/mul_out_reg is absorbed into DSP genblk1[199].mac_i/mul_out_reg.
DSP Report: operator genblk1[199].mac_i/intermed is absorbed into DSP genblk1[199].mac_i/mul_out_reg.
DSP Report: operator genblk1[199].mac_i/intermed0 is absorbed into DSP genblk1[199].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[82].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[82].mac_i/mul_out_reg is absorbed into DSP genblk1[82].mac_i/mul_out_reg.
DSP Report: operator genblk1[82].mac_i/intermed is absorbed into DSP genblk1[82].mac_i/mul_out_reg.
DSP Report: operator genblk1[82].mac_i/intermed0 is absorbed into DSP genblk1[82].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[197].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[197].mac_i/mul_out_reg is absorbed into DSP genblk1[197].mac_i/mul_out_reg.
DSP Report: operator genblk1[197].mac_i/intermed is absorbed into DSP genblk1[197].mac_i/mul_out_reg.
DSP Report: operator genblk1[197].mac_i/intermed0 is absorbed into DSP genblk1[197].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[196].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[196].mac_i/mul_out_reg is absorbed into DSP genblk1[196].mac_i/mul_out_reg.
DSP Report: operator genblk1[196].mac_i/intermed is absorbed into DSP genblk1[196].mac_i/mul_out_reg.
DSP Report: operator genblk1[196].mac_i/intermed0 is absorbed into DSP genblk1[196].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[194].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[194].mac_i/mul_out_reg is absorbed into DSP genblk1[194].mac_i/mul_out_reg.
DSP Report: operator genblk1[194].mac_i/intermed is absorbed into DSP genblk1[194].mac_i/mul_out_reg.
DSP Report: operator genblk1[194].mac_i/intermed0 is absorbed into DSP genblk1[194].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[193].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[193].mac_i/mul_out_reg is absorbed into DSP genblk1[193].mac_i/mul_out_reg.
DSP Report: operator genblk1[193].mac_i/intermed is absorbed into DSP genblk1[193].mac_i/mul_out_reg.
DSP Report: operator genblk1[193].mac_i/intermed0 is absorbed into DSP genblk1[193].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[84].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[84].mac_i/mul_out_reg is absorbed into DSP genblk1[84].mac_i/mul_out_reg.
DSP Report: operator genblk1[84].mac_i/intermed is absorbed into DSP genblk1[84].mac_i/mul_out_reg.
DSP Report: operator genblk1[84].mac_i/intermed0 is absorbed into DSP genblk1[84].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[192].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[192].mac_i/mul_out_reg is absorbed into DSP genblk1[192].mac_i/mul_out_reg.
DSP Report: operator genblk1[192].mac_i/intermed is absorbed into DSP genblk1[192].mac_i/mul_out_reg.
DSP Report: operator genblk1[192].mac_i/intermed0 is absorbed into DSP genblk1[192].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[144].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[144].mac_i/mul_out_reg is absorbed into DSP genblk1[144].mac_i/mul_out_reg.
DSP Report: operator genblk1[144].mac_i/intermed is absorbed into DSP genblk1[144].mac_i/mul_out_reg.
DSP Report: operator genblk1[144].mac_i/intermed0 is absorbed into DSP genblk1[144].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[190].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[190].mac_i/mul_out_reg is absorbed into DSP genblk1[190].mac_i/mul_out_reg.
DSP Report: operator genblk1[190].mac_i/intermed is absorbed into DSP genblk1[190].mac_i/mul_out_reg.
DSP Report: operator genblk1[190].mac_i/intermed0 is absorbed into DSP genblk1[190].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[189].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[189].mac_i/mul_out_reg is absorbed into DSP genblk1[189].mac_i/mul_out_reg.
DSP Report: operator genblk1[189].mac_i/intermed is absorbed into DSP genblk1[189].mac_i/mul_out_reg.
DSP Report: operator genblk1[189].mac_i/intermed0 is absorbed into DSP genblk1[189].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[85].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[85].mac_i/mul_out_reg is absorbed into DSP genblk1[85].mac_i/mul_out_reg.
DSP Report: operator genblk1[85].mac_i/intermed is absorbed into DSP genblk1[85].mac_i/mul_out_reg.
DSP Report: operator genblk1[85].mac_i/intermed0 is absorbed into DSP genblk1[85].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[187].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[187].mac_i/mul_out_reg is absorbed into DSP genblk1[187].mac_i/mul_out_reg.
DSP Report: operator genblk1[187].mac_i/intermed is absorbed into DSP genblk1[187].mac_i/mul_out_reg.
DSP Report: operator genblk1[187].mac_i/intermed0 is absorbed into DSP genblk1[187].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[186].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[186].mac_i/mul_out_reg is absorbed into DSP genblk1[186].mac_i/mul_out_reg.
DSP Report: operator genblk1[186].mac_i/intermed is absorbed into DSP genblk1[186].mac_i/mul_out_reg.
DSP Report: operator genblk1[186].mac_i/intermed0 is absorbed into DSP genblk1[186].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[185].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[185].mac_i/mul_out_reg is absorbed into DSP genblk1[185].mac_i/mul_out_reg.
DSP Report: operator genblk1[185].mac_i/intermed is absorbed into DSP genblk1[185].mac_i/mul_out_reg.
DSP Report: operator genblk1[185].mac_i/intermed0 is absorbed into DSP genblk1[185].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[184].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[184].mac_i/mul_out_reg is absorbed into DSP genblk1[184].mac_i/mul_out_reg.
DSP Report: operator genblk1[184].mac_i/intermed is absorbed into DSP genblk1[184].mac_i/mul_out_reg.
DSP Report: operator genblk1[184].mac_i/intermed0 is absorbed into DSP genblk1[184].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[183].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[183].mac_i/mul_out_reg is absorbed into DSP genblk1[183].mac_i/mul_out_reg.
DSP Report: operator genblk1[183].mac_i/intermed is absorbed into DSP genblk1[183].mac_i/mul_out_reg.
DSP Report: operator genblk1[183].mac_i/intermed0 is absorbed into DSP genblk1[183].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[56].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[56].mac_i/mul_out_reg is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: operator genblk1[56].mac_i/intermed is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: operator genblk1[56].mac_i/intermed0 is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[182].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[182].mac_i/mul_out_reg is absorbed into DSP genblk1[182].mac_i/mul_out_reg.
DSP Report: operator genblk1[182].mac_i/intermed is absorbed into DSP genblk1[182].mac_i/mul_out_reg.
DSP Report: operator genblk1[182].mac_i/intermed0 is absorbed into DSP genblk1[182].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[181].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[181].mac_i/mul_out_reg is absorbed into DSP genblk1[181].mac_i/mul_out_reg.
DSP Report: operator genblk1[181].mac_i/intermed is absorbed into DSP genblk1[181].mac_i/mul_out_reg.
DSP Report: operator genblk1[181].mac_i/intermed0 is absorbed into DSP genblk1[181].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[180].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[180].mac_i/mul_out_reg is absorbed into DSP genblk1[180].mac_i/mul_out_reg.
DSP Report: operator genblk1[180].mac_i/intermed is absorbed into DSP genblk1[180].mac_i/mul_out_reg.
DSP Report: operator genblk1[180].mac_i/intermed0 is absorbed into DSP genblk1[180].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[179].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[179].mac_i/mul_out_reg is absorbed into DSP genblk1[179].mac_i/mul_out_reg.
DSP Report: operator genblk1[179].mac_i/intermed is absorbed into DSP genblk1[179].mac_i/mul_out_reg.
DSP Report: operator genblk1[179].mac_i/intermed0 is absorbed into DSP genblk1[179].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[178].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[178].mac_i/mul_out_reg is absorbed into DSP genblk1[178].mac_i/mul_out_reg.
DSP Report: operator genblk1[178].mac_i/intermed is absorbed into DSP genblk1[178].mac_i/mul_out_reg.
DSP Report: operator genblk1[178].mac_i/intermed0 is absorbed into DSP genblk1[178].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[177].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[177].mac_i/mul_out_reg is absorbed into DSP genblk1[177].mac_i/mul_out_reg.
DSP Report: operator genblk1[177].mac_i/intermed is absorbed into DSP genblk1[177].mac_i/mul_out_reg.
DSP Report: operator genblk1[177].mac_i/intermed0 is absorbed into DSP genblk1[177].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[134].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[134].mac_i/mul_out_reg is absorbed into DSP genblk1[134].mac_i/mul_out_reg.
DSP Report: operator genblk1[134].mac_i/intermed is absorbed into DSP genblk1[134].mac_i/mul_out_reg.
DSP Report: operator genblk1[134].mac_i/intermed0 is absorbed into DSP genblk1[134].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[175].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[175].mac_i/mul_out_reg is absorbed into DSP genblk1[175].mac_i/mul_out_reg.
DSP Report: operator genblk1[175].mac_i/intermed is absorbed into DSP genblk1[175].mac_i/mul_out_reg.
DSP Report: operator genblk1[175].mac_i/intermed0 is absorbed into DSP genblk1[175].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[174].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[174].mac_i/mul_out_reg is absorbed into DSP genblk1[174].mac_i/mul_out_reg.
DSP Report: operator genblk1[174].mac_i/intermed is absorbed into DSP genblk1[174].mac_i/mul_out_reg.
DSP Report: operator genblk1[174].mac_i/intermed0 is absorbed into DSP genblk1[174].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[2].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[2].mac_i/mul_out_reg is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/intermed is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/intermed0 is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[3].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[3].mac_i/mul_out_reg is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/intermed is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/intermed0 is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[146].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[146].mac_i/mul_out_reg is absorbed into DSP genblk1[146].mac_i/mul_out_reg.
DSP Report: operator genblk1[146].mac_i/intermed is absorbed into DSP genblk1[146].mac_i/mul_out_reg.
DSP Report: operator genblk1[146].mac_i/intermed0 is absorbed into DSP genblk1[146].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[172].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[172].mac_i/mul_out_reg is absorbed into DSP genblk1[172].mac_i/mul_out_reg.
DSP Report: operator genblk1[172].mac_i/intermed is absorbed into DSP genblk1[172].mac_i/mul_out_reg.
DSP Report: operator genblk1[172].mac_i/intermed0 is absorbed into DSP genblk1[172].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[8].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[8].mac_i/mul_out_reg is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/intermed is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/intermed0 is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[171].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[171].mac_i/mul_out_reg is absorbed into DSP genblk1[171].mac_i/mul_out_reg.
DSP Report: operator genblk1[171].mac_i/intermed is absorbed into DSP genblk1[171].mac_i/mul_out_reg.
DSP Report: operator genblk1[171].mac_i/intermed0 is absorbed into DSP genblk1[171].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[11].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[11].mac_i/mul_out_reg is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/intermed is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/intermed0 is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[147].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[147].mac_i/mul_out_reg is absorbed into DSP genblk1[147].mac_i/mul_out_reg.
DSP Report: operator genblk1[147].mac_i/intermed is absorbed into DSP genblk1[147].mac_i/mul_out_reg.
DSP Report: operator genblk1[147].mac_i/intermed0 is absorbed into DSP genblk1[147].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[12].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[12].mac_i/mul_out_reg is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/intermed is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/intermed0 is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[92].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[92].mac_i/mul_out_reg is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: operator genblk1[92].mac_i/intermed is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: operator genblk1[92].mac_i/intermed0 is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[14].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[14].mac_i/mul_out_reg is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/intermed is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/intermed0 is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[168].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[168].mac_i/mul_out_reg is absorbed into DSP genblk1[168].mac_i/mul_out_reg.
DSP Report: operator genblk1[168].mac_i/intermed is absorbed into DSP genblk1[168].mac_i/mul_out_reg.
DSP Report: operator genblk1[168].mac_i/intermed0 is absorbed into DSP genblk1[168].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[217].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[217].mac_i/mul_out_reg is absorbed into DSP genblk1[217].mac_i/mul_out_reg.
DSP Report: operator genblk1[217].mac_i/intermed is absorbed into DSP genblk1[217].mac_i/mul_out_reg.
DSP Report: operator genblk1[217].mac_i/intermed0 is absorbed into DSP genblk1[217].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[218].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[218].mac_i/mul_out_reg is absorbed into DSP genblk1[218].mac_i/mul_out_reg.
DSP Report: operator genblk1[218].mac_i/intermed is absorbed into DSP genblk1[218].mac_i/mul_out_reg.
DSP Report: operator genblk1[218].mac_i/intermed0 is absorbed into DSP genblk1[218].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[219].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[219].mac_i/mul_out_reg is absorbed into DSP genblk1[219].mac_i/mul_out_reg.
DSP Report: operator genblk1[219].mac_i/intermed is absorbed into DSP genblk1[219].mac_i/mul_out_reg.
DSP Report: operator genblk1[219].mac_i/intermed0 is absorbed into DSP genblk1[219].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[167].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[167].mac_i/mul_out_reg is absorbed into DSP genblk1[167].mac_i/mul_out_reg.
DSP Report: operator genblk1[167].mac_i/intermed is absorbed into DSP genblk1[167].mac_i/mul_out_reg.
DSP Report: operator genblk1[167].mac_i/intermed0 is absorbed into DSP genblk1[167].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[220].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[220].mac_i/mul_out_reg is absorbed into DSP genblk1[220].mac_i/mul_out_reg.
DSP Report: operator genblk1[220].mac_i/intermed is absorbed into DSP genblk1[220].mac_i/mul_out_reg.
DSP Report: operator genblk1[220].mac_i/intermed0 is absorbed into DSP genblk1[220].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[95].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[95].mac_i/mul_out_reg is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: operator genblk1[95].mac_i/intermed is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: operator genblk1[95].mac_i/intermed0 is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[17].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[17].mac_i/mul_out_reg is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/intermed is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/intermed0 is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[221].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[221].mac_i/mul_out_reg is absorbed into DSP genblk1[221].mac_i/mul_out_reg.
DSP Report: operator genblk1[221].mac_i/intermed is absorbed into DSP genblk1[221].mac_i/mul_out_reg.
DSP Report: operator genblk1[221].mac_i/intermed0 is absorbed into DSP genblk1[221].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[222].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[222].mac_i/mul_out_reg is absorbed into DSP genblk1[222].mac_i/mul_out_reg.
DSP Report: operator genblk1[222].mac_i/intermed is absorbed into DSP genblk1[222].mac_i/mul_out_reg.
DSP Report: operator genblk1[222].mac_i/intermed0 is absorbed into DSP genblk1[222].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[18].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[18].mac_i/mul_out_reg is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/intermed is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/intermed0 is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[166].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[166].mac_i/mul_out_reg is absorbed into DSP genblk1[166].mac_i/mul_out_reg.
DSP Report: operator genblk1[166].mac_i/intermed is absorbed into DSP genblk1[166].mac_i/mul_out_reg.
DSP Report: operator genblk1[166].mac_i/intermed0 is absorbed into DSP genblk1[166].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[132].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[132].mac_i/mul_out_reg is absorbed into DSP genblk1[132].mac_i/mul_out_reg.
DSP Report: operator genblk1[132].mac_i/intermed is absorbed into DSP genblk1[132].mac_i/mul_out_reg.
DSP Report: operator genblk1[132].mac_i/intermed0 is absorbed into DSP genblk1[132].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[223].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[223].mac_i/mul_out_reg is absorbed into DSP genblk1[223].mac_i/mul_out_reg.
DSP Report: operator genblk1[223].mac_i/intermed is absorbed into DSP genblk1[223].mac_i/mul_out_reg.
DSP Report: operator genblk1[223].mac_i/intermed0 is absorbed into DSP genblk1[223].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[224].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[224].mac_i/mul_out_reg is absorbed into DSP genblk1[224].mac_i/mul_out_reg.
DSP Report: operator genblk1[224].mac_i/intermed is absorbed into DSP genblk1[224].mac_i/mul_out_reg.
DSP Report: operator genblk1[224].mac_i/intermed0 is absorbed into DSP genblk1[224].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[165].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[165].mac_i/mul_out_reg is absorbed into DSP genblk1[165].mac_i/mul_out_reg.
DSP Report: operator genblk1[165].mac_i/intermed is absorbed into DSP genblk1[165].mac_i/mul_out_reg.
DSP Report: operator genblk1[165].mac_i/intermed0 is absorbed into DSP genblk1[165].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[20].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[20].mac_i/mul_out_reg is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/intermed is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/intermed0 is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[98].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[98].mac_i/mul_out_reg is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: operator genblk1[98].mac_i/intermed is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: operator genblk1[98].mac_i/intermed0 is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[149].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[149].mac_i/mul_out_reg is absorbed into DSP genblk1[149].mac_i/mul_out_reg.
DSP Report: operator genblk1[149].mac_i/intermed is absorbed into DSP genblk1[149].mac_i/mul_out_reg.
DSP Report: operator genblk1[149].mac_i/intermed0 is absorbed into DSP genblk1[149].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[226].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[226].mac_i/mul_out_reg is absorbed into DSP genblk1[226].mac_i/mul_out_reg.
DSP Report: operator genblk1[226].mac_i/intermed is absorbed into DSP genblk1[226].mac_i/mul_out_reg.
DSP Report: operator genblk1[226].mac_i/intermed0 is absorbed into DSP genblk1[226].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[46].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[46].mac_i/mul_out_reg is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: operator genblk1[46].mac_i/intermed is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: operator genblk1[46].mac_i/intermed0 is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[22].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[22].mac_i/mul_out_reg is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/intermed is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/intermed0 is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[131].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[131].mac_i/mul_out_reg is absorbed into DSP genblk1[131].mac_i/mul_out_reg.
DSP Report: operator genblk1[131].mac_i/intermed is absorbed into DSP genblk1[131].mac_i/mul_out_reg.
DSP Report: operator genblk1[131].mac_i/intermed0 is absorbed into DSP genblk1[131].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[162].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[162].mac_i/mul_out_reg is absorbed into DSP genblk1[162].mac_i/mul_out_reg.
DSP Report: operator genblk1[162].mac_i/intermed is absorbed into DSP genblk1[162].mac_i/mul_out_reg.
DSP Report: operator genblk1[162].mac_i/intermed0 is absorbed into DSP genblk1[162].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[161].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[161].mac_i/mul_out_reg is absorbed into DSP genblk1[161].mac_i/mul_out_reg.
DSP Report: operator genblk1[161].mac_i/intermed is absorbed into DSP genblk1[161].mac_i/mul_out_reg.
DSP Report: operator genblk1[161].mac_i/intermed0 is absorbed into DSP genblk1[161].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[228].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[228].mac_i/mul_out_reg is absorbed into DSP genblk1[228].mac_i/mul_out_reg.
DSP Report: operator genblk1[228].mac_i/intermed is absorbed into DSP genblk1[228].mac_i/mul_out_reg.
DSP Report: operator genblk1[228].mac_i/intermed0 is absorbed into DSP genblk1[228].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[160].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[160].mac_i/mul_out_reg is absorbed into DSP genblk1[160].mac_i/mul_out_reg.
DSP Report: operator genblk1[160].mac_i/intermed is absorbed into DSP genblk1[160].mac_i/mul_out_reg.
DSP Report: operator genblk1[160].mac_i/intermed0 is absorbed into DSP genblk1[160].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[229].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[229].mac_i/mul_out_reg is absorbed into DSP genblk1[229].mac_i/mul_out_reg.
DSP Report: operator genblk1[229].mac_i/intermed is absorbed into DSP genblk1[229].mac_i/mul_out_reg.
DSP Report: operator genblk1[229].mac_i/intermed0 is absorbed into DSP genblk1[229].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[230].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[230].mac_i/mul_out_reg is absorbed into DSP genblk1[230].mac_i/mul_out_reg.
DSP Report: operator genblk1[230].mac_i/intermed is absorbed into DSP genblk1[230].mac_i/mul_out_reg.
DSP Report: operator genblk1[230].mac_i/intermed0 is absorbed into DSP genblk1[230].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[45].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[45].mac_i/mul_out_reg is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: operator genblk1[45].mac_i/intermed is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: operator genblk1[45].mac_i/intermed0 is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[158].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[158].mac_i/mul_out_reg is absorbed into DSP genblk1[158].mac_i/mul_out_reg.
DSP Report: operator genblk1[158].mac_i/intermed is absorbed into DSP genblk1[158].mac_i/mul_out_reg.
DSP Report: operator genblk1[158].mac_i/intermed0 is absorbed into DSP genblk1[158].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[231].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[231].mac_i/mul_out_reg is absorbed into DSP genblk1[231].mac_i/mul_out_reg.
DSP Report: operator genblk1[231].mac_i/intermed is absorbed into DSP genblk1[231].mac_i/mul_out_reg.
DSP Report: operator genblk1[231].mac_i/intermed0 is absorbed into DSP genblk1[231].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[232].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[232].mac_i/mul_out_reg is absorbed into DSP genblk1[232].mac_i/mul_out_reg.
DSP Report: operator genblk1[232].mac_i/intermed is absorbed into DSP genblk1[232].mac_i/mul_out_reg.
DSP Report: operator genblk1[232].mac_i/intermed0 is absorbed into DSP genblk1[232].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[233].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[233].mac_i/mul_out_reg is absorbed into DSP genblk1[233].mac_i/mul_out_reg.
DSP Report: operator genblk1[233].mac_i/intermed is absorbed into DSP genblk1[233].mac_i/mul_out_reg.
DSP Report: operator genblk1[233].mac_i/intermed0 is absorbed into DSP genblk1[233].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[235].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[235].mac_i/mul_out_reg is absorbed into DSP genblk1[235].mac_i/mul_out_reg.
DSP Report: operator genblk1[235].mac_i/intermed is absorbed into DSP genblk1[235].mac_i/mul_out_reg.
DSP Report: operator genblk1[235].mac_i/intermed0 is absorbed into DSP genblk1[235].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[157].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[157].mac_i/mul_out_reg is absorbed into DSP genblk1[157].mac_i/mul_out_reg.
DSP Report: operator genblk1[157].mac_i/intermed is absorbed into DSP genblk1[157].mac_i/mul_out_reg.
DSP Report: operator genblk1[157].mac_i/intermed0 is absorbed into DSP genblk1[157].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[236].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[236].mac_i/mul_out_reg is absorbed into DSP genblk1[236].mac_i/mul_out_reg.
DSP Report: operator genblk1[236].mac_i/intermed is absorbed into DSP genblk1[236].mac_i/mul_out_reg.
DSP Report: operator genblk1[236].mac_i/intermed0 is absorbed into DSP genblk1[236].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[237].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[237].mac_i/mul_out_reg is absorbed into DSP genblk1[237].mac_i/mul_out_reg.
DSP Report: operator genblk1[237].mac_i/intermed is absorbed into DSP genblk1[237].mac_i/mul_out_reg.
DSP Report: operator genblk1[237].mac_i/intermed0 is absorbed into DSP genblk1[237].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[238].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[238].mac_i/mul_out_reg is absorbed into DSP genblk1[238].mac_i/mul_out_reg.
DSP Report: operator genblk1[238].mac_i/intermed is absorbed into DSP genblk1[238].mac_i/mul_out_reg.
DSP Report: operator genblk1[238].mac_i/intermed0 is absorbed into DSP genblk1[238].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[240].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[240].mac_i/mul_out_reg is absorbed into DSP genblk1[240].mac_i/mul_out_reg.
DSP Report: operator genblk1[240].mac_i/intermed is absorbed into DSP genblk1[240].mac_i/mul_out_reg.
DSP Report: operator genblk1[240].mac_i/intermed0 is absorbed into DSP genblk1[240].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[155].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[155].mac_i/mul_out_reg is absorbed into DSP genblk1[155].mac_i/mul_out_reg.
DSP Report: operator genblk1[155].mac_i/intermed is absorbed into DSP genblk1[155].mac_i/mul_out_reg.
DSP Report: operator genblk1[155].mac_i/intermed0 is absorbed into DSP genblk1[155].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[242].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[242].mac_i/mul_out_reg is absorbed into DSP genblk1[242].mac_i/mul_out_reg.
DSP Report: operator genblk1[242].mac_i/intermed is absorbed into DSP genblk1[242].mac_i/mul_out_reg.
DSP Report: operator genblk1[242].mac_i/intermed0 is absorbed into DSP genblk1[242].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[243].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[243].mac_i/mul_out_reg is absorbed into DSP genblk1[243].mac_i/mul_out_reg.
DSP Report: operator genblk1[243].mac_i/intermed is absorbed into DSP genblk1[243].mac_i/mul_out_reg.
DSP Report: operator genblk1[243].mac_i/intermed0 is absorbed into DSP genblk1[243].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[245].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[245].mac_i/mul_out_reg is absorbed into DSP genblk1[245].mac_i/mul_out_reg.
DSP Report: operator genblk1[245].mac_i/intermed is absorbed into DSP genblk1[245].mac_i/mul_out_reg.
DSP Report: operator genblk1[245].mac_i/intermed0 is absorbed into DSP genblk1[245].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[246].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[246].mac_i/mul_out_reg is absorbed into DSP genblk1[246].mac_i/mul_out_reg.
DSP Report: operator genblk1[246].mac_i/intermed is absorbed into DSP genblk1[246].mac_i/mul_out_reg.
DSP Report: operator genblk1[246].mac_i/intermed0 is absorbed into DSP genblk1[246].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[35].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[35].mac_i/mul_out_reg is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: operator genblk1[35].mac_i/intermed is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: operator genblk1[35].mac_i/intermed0 is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[153].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[153].mac_i/mul_out_reg is absorbed into DSP genblk1[153].mac_i/mul_out_reg.
DSP Report: operator genblk1[153].mac_i/intermed is absorbed into DSP genblk1[153].mac_i/mul_out_reg.
DSP Report: operator genblk1[153].mac_i/intermed0 is absorbed into DSP genblk1[153].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[247].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[247].mac_i/mul_out_reg is absorbed into DSP genblk1[247].mac_i/mul_out_reg.
DSP Report: operator genblk1[247].mac_i/intermed is absorbed into DSP genblk1[247].mac_i/mul_out_reg.
DSP Report: operator genblk1[247].mac_i/intermed0 is absorbed into DSP genblk1[247].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[248].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[248].mac_i/mul_out_reg is absorbed into DSP genblk1[248].mac_i/mul_out_reg.
DSP Report: operator genblk1[248].mac_i/intermed is absorbed into DSP genblk1[248].mac_i/mul_out_reg.
DSP Report: operator genblk1[248].mac_i/intermed0 is absorbed into DSP genblk1[248].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[150].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[150].mac_i/mul_out_reg is absorbed into DSP genblk1[150].mac_i/mul_out_reg.
DSP Report: operator genblk1[150].mac_i/intermed is absorbed into DSP genblk1[150].mac_i/mul_out_reg.
DSP Report: operator genblk1[150].mac_i/intermed0 is absorbed into DSP genblk1[150].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[152].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[152].mac_i/mul_out_reg is absorbed into DSP genblk1[152].mac_i/mul_out_reg.
DSP Report: operator genblk1[152].mac_i/intermed is absorbed into DSP genblk1[152].mac_i/mul_out_reg.
DSP Report: operator genblk1[152].mac_i/intermed0 is absorbed into DSP genblk1[152].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[41].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[41].mac_i/mul_out_reg is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: operator genblk1[41].mac_i/intermed is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: operator genblk1[41].mac_i/intermed0 is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[39].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[39] is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: register genblk1[39].mac_i/mul_out_reg is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: operator genblk1[39].mac_i/intermed is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: operator genblk1[39].mac_i/intermed0 is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[151].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[151] is absorbed into DSP genblk1[151].mac_i/mul_out_reg.
DSP Report: register genblk1[151].mac_i/mul_out_reg is absorbed into DSP genblk1[151].mac_i/mul_out_reg.
DSP Report: operator genblk1[151].mac_i/intermed is absorbed into DSP genblk1[151].mac_i/mul_out_reg.
DSP Report: operator genblk1[151].mac_i/intermed0 is absorbed into DSP genblk1[151].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[37].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[37] is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: register genblk1[37].mac_i/mul_out_reg is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: operator genblk1[37].mac_i/intermed is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: operator genblk1[37].mac_i/intermed0 is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[154].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[154] is absorbed into DSP genblk1[154].mac_i/mul_out_reg.
DSP Report: register genblk1[154].mac_i/mul_out_reg is absorbed into DSP genblk1[154].mac_i/mul_out_reg.
DSP Report: operator genblk1[154].mac_i/intermed is absorbed into DSP genblk1[154].mac_i/mul_out_reg.
DSP Report: operator genblk1[154].mac_i/intermed0 is absorbed into DSP genblk1[154].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[156].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[156] is absorbed into DSP genblk1[156].mac_i/mul_out_reg.
DSP Report: register genblk1[156].mac_i/mul_out_reg is absorbed into DSP genblk1[156].mac_i/mul_out_reg.
DSP Report: operator genblk1[156].mac_i/intermed is absorbed into DSP genblk1[156].mac_i/mul_out_reg.
DSP Report: operator genblk1[156].mac_i/intermed0 is absorbed into DSP genblk1[156].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[28].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[28] is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: register genblk1[28].mac_i/mul_out_reg is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/intermed is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/intermed0 is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[159].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[159] is absorbed into DSP genblk1[159].mac_i/mul_out_reg.
DSP Report: register genblk1[159].mac_i/mul_out_reg is absorbed into DSP genblk1[159].mac_i/mul_out_reg.
DSP Report: operator genblk1[159].mac_i/intermed is absorbed into DSP genblk1[159].mac_i/mul_out_reg.
DSP Report: operator genblk1[159].mac_i/intermed0 is absorbed into DSP genblk1[159].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[163].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[163] is absorbed into DSP genblk1[163].mac_i/mul_out_reg.
DSP Report: register genblk1[163].mac_i/mul_out_reg is absorbed into DSP genblk1[163].mac_i/mul_out_reg.
DSP Report: operator genblk1[163].mac_i/intermed is absorbed into DSP genblk1[163].mac_i/mul_out_reg.
DSP Report: operator genblk1[163].mac_i/intermed0 is absorbed into DSP genblk1[163].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[47].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[47] is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: register genblk1[47].mac_i/mul_out_reg is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: operator genblk1[47].mac_i/intermed is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: operator genblk1[47].mac_i/intermed0 is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[21].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[21] is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: register genblk1[21].mac_i/mul_out_reg is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/intermed is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/intermed0 is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[164].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[164] is absorbed into DSP genblk1[164].mac_i/mul_out_reg.
DSP Report: register genblk1[164].mac_i/mul_out_reg is absorbed into DSP genblk1[164].mac_i/mul_out_reg.
DSP Report: operator genblk1[164].mac_i/intermed is absorbed into DSP genblk1[164].mac_i/mul_out_reg.
DSP Report: operator genblk1[164].mac_i/intermed0 is absorbed into DSP genblk1[164].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[19].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[19] is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: register genblk1[19].mac_i/mul_out_reg is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/intermed is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/intermed0 is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[49].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[49] is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: register genblk1[49].mac_i/mul_out_reg is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: operator genblk1[49].mac_i/intermed is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: operator genblk1[49].mac_i/intermed0 is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[148].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[148] is absorbed into DSP genblk1[148].mac_i/mul_out_reg.
DSP Report: register genblk1[148].mac_i/mul_out_reg is absorbed into DSP genblk1[148].mac_i/mul_out_reg.
DSP Report: operator genblk1[148].mac_i/intermed is absorbed into DSP genblk1[148].mac_i/mul_out_reg.
DSP Report: operator genblk1[148].mac_i/intermed0 is absorbed into DSP genblk1[148].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[169].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[169] is absorbed into DSP genblk1[169].mac_i/mul_out_reg.
DSP Report: register genblk1[169].mac_i/mul_out_reg is absorbed into DSP genblk1[169].mac_i/mul_out_reg.
DSP Report: operator genblk1[169].mac_i/intermed is absorbed into DSP genblk1[169].mac_i/mul_out_reg.
DSP Report: operator genblk1[169].mac_i/intermed0 is absorbed into DSP genblk1[169].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[170].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[170] is absorbed into DSP genblk1[170].mac_i/mul_out_reg.
DSP Report: register genblk1[170].mac_i/mul_out_reg is absorbed into DSP genblk1[170].mac_i/mul_out_reg.
DSP Report: operator genblk1[170].mac_i/intermed is absorbed into DSP genblk1[170].mac_i/mul_out_reg.
DSP Report: operator genblk1[170].mac_i/intermed0 is absorbed into DSP genblk1[170].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[10].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[10] is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: register genblk1[10].mac_i/mul_out_reg is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/intermed is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/intermed0 is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[9].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[9] is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: register genblk1[9].mac_i/mul_out_reg is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/intermed is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/intermed0 is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[5].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[5] is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: register genblk1[5].mac_i/mul_out_reg is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/intermed is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/intermed0 is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[4].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[4] is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: register genblk1[4].mac_i/mul_out_reg is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/intermed is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/intermed0 is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[173].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[173] is absorbed into DSP genblk1[173].mac_i/mul_out_reg.
DSP Report: register genblk1[173].mac_i/mul_out_reg is absorbed into DSP genblk1[173].mac_i/mul_out_reg.
DSP Report: operator genblk1[173].mac_i/intermed is absorbed into DSP genblk1[173].mac_i/mul_out_reg.
DSP Report: operator genblk1[173].mac_i/intermed0 is absorbed into DSP genblk1[173].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[176].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[176] is absorbed into DSP genblk1[176].mac_i/mul_out_reg.
DSP Report: register genblk1[176].mac_i/mul_out_reg is absorbed into DSP genblk1[176].mac_i/mul_out_reg.
DSP Report: operator genblk1[176].mac_i/intermed is absorbed into DSP genblk1[176].mac_i/mul_out_reg.
DSP Report: operator genblk1[176].mac_i/intermed0 is absorbed into DSP genblk1[176].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[145].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[145] is absorbed into DSP genblk1[145].mac_i/mul_out_reg.
DSP Report: register genblk1[145].mac_i/mul_out_reg is absorbed into DSP genblk1[145].mac_i/mul_out_reg.
DSP Report: operator genblk1[145].mac_i/intermed is absorbed into DSP genblk1[145].mac_i/mul_out_reg.
DSP Report: operator genblk1[145].mac_i/intermed0 is absorbed into DSP genblk1[145].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[57].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[57] is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: register genblk1[57].mac_i/mul_out_reg is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: operator genblk1[57].mac_i/intermed is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: operator genblk1[57].mac_i/intermed0 is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[188].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[188] is absorbed into DSP genblk1[188].mac_i/mul_out_reg.
DSP Report: register genblk1[188].mac_i/mul_out_reg is absorbed into DSP genblk1[188].mac_i/mul_out_reg.
DSP Report: operator genblk1[188].mac_i/intermed is absorbed into DSP genblk1[188].mac_i/mul_out_reg.
DSP Report: operator genblk1[188].mac_i/intermed0 is absorbed into DSP genblk1[188].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[191].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[191] is absorbed into DSP genblk1[191].mac_i/mul_out_reg.
DSP Report: register genblk1[191].mac_i/mul_out_reg is absorbed into DSP genblk1[191].mac_i/mul_out_reg.
DSP Report: operator genblk1[191].mac_i/intermed is absorbed into DSP genblk1[191].mac_i/mul_out_reg.
DSP Report: operator genblk1[191].mac_i/intermed0 is absorbed into DSP genblk1[191].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[195].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[195] is absorbed into DSP genblk1[195].mac_i/mul_out_reg.
DSP Report: register genblk1[195].mac_i/mul_out_reg is absorbed into DSP genblk1[195].mac_i/mul_out_reg.
DSP Report: operator genblk1[195].mac_i/intermed is absorbed into DSP genblk1[195].mac_i/mul_out_reg.
DSP Report: operator genblk1[195].mac_i/intermed0 is absorbed into DSP genblk1[195].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[60].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[60] is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: register genblk1[60].mac_i/mul_out_reg is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: operator genblk1[60].mac_i/intermed is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: operator genblk1[60].mac_i/intermed0 is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[198].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[198] is absorbed into DSP genblk1[198].mac_i/mul_out_reg.
DSP Report: register genblk1[198].mac_i/mul_out_reg is absorbed into DSP genblk1[198].mac_i/mul_out_reg.
DSP Report: operator genblk1[198].mac_i/intermed is absorbed into DSP genblk1[198].mac_i/mul_out_reg.
DSP Report: operator genblk1[198].mac_i/intermed0 is absorbed into DSP genblk1[198].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[201].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[201] is absorbed into DSP genblk1[201].mac_i/mul_out_reg.
DSP Report: register genblk1[201].mac_i/mul_out_reg is absorbed into DSP genblk1[201].mac_i/mul_out_reg.
DSP Report: operator genblk1[201].mac_i/intermed is absorbed into DSP genblk1[201].mac_i/mul_out_reg.
DSP Report: operator genblk1[201].mac_i/intermed0 is absorbed into DSP genblk1[201].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[62].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[62] is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: register genblk1[62].mac_i/mul_out_reg is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: operator genblk1[62].mac_i/intermed is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: operator genblk1[62].mac_i/intermed0 is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[208].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[208] is absorbed into DSP genblk1[208].mac_i/mul_out_reg.
DSP Report: register genblk1[208].mac_i/mul_out_reg is absorbed into DSP genblk1[208].mac_i/mul_out_reg.
DSP Report: operator genblk1[208].mac_i/intermed is absorbed into DSP genblk1[208].mac_i/mul_out_reg.
DSP Report: operator genblk1[208].mac_i/intermed0 is absorbed into DSP genblk1[208].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[209].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[209] is absorbed into DSP genblk1[209].mac_i/mul_out_reg.
DSP Report: register genblk1[209].mac_i/mul_out_reg is absorbed into DSP genblk1[209].mac_i/mul_out_reg.
DSP Report: operator genblk1[209].mac_i/intermed is absorbed into DSP genblk1[209].mac_i/mul_out_reg.
DSP Report: operator genblk1[209].mac_i/intermed0 is absorbed into DSP genblk1[209].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[307].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[307].mac_i/mul_out_reg is absorbed into DSP genblk1[307].mac_i/mul_out_reg.
DSP Report: operator genblk1[307].mac_i/intermed is absorbed into DSP genblk1[307].mac_i/mul_out_reg.
DSP Report: operator genblk1[307].mac_i/intermed0 is absorbed into DSP genblk1[307].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[301].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[301].mac_i/mul_out_reg is absorbed into DSP genblk1[301].mac_i/mul_out_reg.
DSP Report: operator genblk1[301].mac_i/intermed is absorbed into DSP genblk1[301].mac_i/mul_out_reg.
DSP Report: operator genblk1[301].mac_i/intermed0 is absorbed into DSP genblk1[301].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[66].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[66] is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: register genblk1[66].mac_i/mul_out_reg is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: operator genblk1[66].mac_i/intermed is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: operator genblk1[66].mac_i/intermed0 is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[214].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[214] is absorbed into DSP genblk1[214].mac_i/mul_out_reg.
DSP Report: register genblk1[214].mac_i/mul_out_reg is absorbed into DSP genblk1[214].mac_i/mul_out_reg.
DSP Report: operator genblk1[214].mac_i/intermed is absorbed into DSP genblk1[214].mac_i/mul_out_reg.
DSP Report: operator genblk1[214].mac_i/intermed0 is absorbed into DSP genblk1[214].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[292].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[292].mac_i/mul_out_reg is absorbed into DSP genblk1[292].mac_i/mul_out_reg.
DSP Report: operator genblk1[292].mac_i/intermed is absorbed into DSP genblk1[292].mac_i/mul_out_reg.
DSP Report: operator genblk1[292].mac_i/intermed0 is absorbed into DSP genblk1[292].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[216].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[216] is absorbed into DSP genblk1[216].mac_i/mul_out_reg.
DSP Report: register genblk1[216].mac_i/mul_out_reg is absorbed into DSP genblk1[216].mac_i/mul_out_reg.
DSP Report: operator genblk1[216].mac_i/intermed is absorbed into DSP genblk1[216].mac_i/mul_out_reg.
DSP Report: operator genblk1[216].mac_i/intermed0 is absorbed into DSP genblk1[216].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[74].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[74] is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: register genblk1[74].mac_i/mul_out_reg is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: operator genblk1[74].mac_i/intermed is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: operator genblk1[74].mac_i/intermed0 is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[77].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[77] is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: register genblk1[77].mac_i/mul_out_reg is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: operator genblk1[77].mac_i/intermed is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: operator genblk1[77].mac_i/intermed0 is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[136].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[136] is absorbed into DSP genblk1[136].mac_i/mul_out_reg.
DSP Report: register genblk1[136].mac_i/mul_out_reg is absorbed into DSP genblk1[136].mac_i/mul_out_reg.
DSP Report: operator genblk1[136].mac_i/intermed is absorbed into DSP genblk1[136].mac_i/mul_out_reg.
DSP Report: operator genblk1[136].mac_i/intermed0 is absorbed into DSP genblk1[136].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[135].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[135] is absorbed into DSP genblk1[135].mac_i/mul_out_reg.
DSP Report: register genblk1[135].mac_i/mul_out_reg is absorbed into DSP genblk1[135].mac_i/mul_out_reg.
DSP Report: operator genblk1[135].mac_i/intermed is absorbed into DSP genblk1[135].mac_i/mul_out_reg.
DSP Report: operator genblk1[135].mac_i/intermed0 is absorbed into DSP genblk1[135].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[86].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[86] is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: register genblk1[86].mac_i/mul_out_reg is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: operator genblk1[86].mac_i/intermed is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: operator genblk1[86].mac_i/intermed0 is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[133].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[133] is absorbed into DSP genblk1[133].mac_i/mul_out_reg.
DSP Report: register genblk1[133].mac_i/mul_out_reg is absorbed into DSP genblk1[133].mac_i/mul_out_reg.
DSP Report: operator genblk1[133].mac_i/intermed is absorbed into DSP genblk1[133].mac_i/mul_out_reg.
DSP Report: operator genblk1[133].mac_i/intermed0 is absorbed into DSP genblk1[133].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[91].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[91] is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: register genblk1[91].mac_i/mul_out_reg is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: operator genblk1[91].mac_i/intermed is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: operator genblk1[91].mac_i/intermed0 is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[93].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[93] is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: register genblk1[93].mac_i/mul_out_reg is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: operator genblk1[93].mac_i/intermed is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: operator genblk1[93].mac_i/intermed0 is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[94].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[94] is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: register genblk1[94].mac_i/mul_out_reg is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: operator genblk1[94].mac_i/intermed is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: operator genblk1[94].mac_i/intermed0 is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[291].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[291].mac_i/mul_out_reg is absorbed into DSP genblk1[291].mac_i/mul_out_reg.
DSP Report: operator genblk1[291].mac_i/intermed is absorbed into DSP genblk1[291].mac_i/mul_out_reg.
DSP Report: operator genblk1[291].mac_i/intermed0 is absorbed into DSP genblk1[291].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[290].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[290].mac_i/mul_out_reg is absorbed into DSP genblk1[290].mac_i/mul_out_reg.
DSP Report: operator genblk1[290].mac_i/intermed is absorbed into DSP genblk1[290].mac_i/mul_out_reg.
DSP Report: operator genblk1[290].mac_i/intermed0 is absorbed into DSP genblk1[290].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[287].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[287].mac_i/mul_out_reg is absorbed into DSP genblk1[287].mac_i/mul_out_reg.
DSP Report: operator genblk1[287].mac_i/intermed is absorbed into DSP genblk1[287].mac_i/mul_out_reg.
DSP Report: operator genblk1[287].mac_i/intermed0 is absorbed into DSP genblk1[287].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[283].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[283].mac_i/mul_out_reg is absorbed into DSP genblk1[283].mac_i/mul_out_reg.
DSP Report: operator genblk1[283].mac_i/intermed is absorbed into DSP genblk1[283].mac_i/mul_out_reg.
DSP Report: operator genblk1[283].mac_i/intermed0 is absorbed into DSP genblk1[283].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[96].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[96] is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: register genblk1[96].mac_i/mul_out_reg is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: operator genblk1[96].mac_i/intermed is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: operator genblk1[96].mac_i/intermed0 is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[282].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[282].mac_i/mul_out_reg is absorbed into DSP genblk1[282].mac_i/mul_out_reg.
DSP Report: operator genblk1[282].mac_i/intermed is absorbed into DSP genblk1[282].mac_i/mul_out_reg.
DSP Report: operator genblk1[282].mac_i/intermed0 is absorbed into DSP genblk1[282].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[281].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[281] is absorbed into DSP genblk1[281].mac_i/mul_out_reg.
DSP Report: register genblk1[281].mac_i/mul_out_reg is absorbed into DSP genblk1[281].mac_i/mul_out_reg.
DSP Report: operator genblk1[281].mac_i/intermed is absorbed into DSP genblk1[281].mac_i/mul_out_reg.
DSP Report: operator genblk1[281].mac_i/intermed0 is absorbed into DSP genblk1[281].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[280].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[280].mac_i/mul_out_reg is absorbed into DSP genblk1[280].mac_i/mul_out_reg.
DSP Report: operator genblk1[280].mac_i/intermed is absorbed into DSP genblk1[280].mac_i/mul_out_reg.
DSP Report: operator genblk1[280].mac_i/intermed0 is absorbed into DSP genblk1[280].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[279].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[279].mac_i/mul_out_reg is absorbed into DSP genblk1[279].mac_i/mul_out_reg.
DSP Report: operator genblk1[279].mac_i/intermed is absorbed into DSP genblk1[279].mac_i/mul_out_reg.
DSP Report: operator genblk1[279].mac_i/intermed0 is absorbed into DSP genblk1[279].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[225].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[225] is absorbed into DSP genblk1[225].mac_i/mul_out_reg.
DSP Report: register genblk1[225].mac_i/mul_out_reg is absorbed into DSP genblk1[225].mac_i/mul_out_reg.
DSP Report: operator genblk1[225].mac_i/intermed is absorbed into DSP genblk1[225].mac_i/mul_out_reg.
DSP Report: operator genblk1[225].mac_i/intermed0 is absorbed into DSP genblk1[225].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[278].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[278].mac_i/mul_out_reg is absorbed into DSP genblk1[278].mac_i/mul_out_reg.
DSP Report: operator genblk1[278].mac_i/intermed is absorbed into DSP genblk1[278].mac_i/mul_out_reg.
DSP Report: operator genblk1[278].mac_i/intermed0 is absorbed into DSP genblk1[278].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[277].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[277].mac_i/mul_out_reg is absorbed into DSP genblk1[277].mac_i/mul_out_reg.
DSP Report: operator genblk1[277].mac_i/intermed is absorbed into DSP genblk1[277].mac_i/mul_out_reg.
DSP Report: operator genblk1[277].mac_i/intermed0 is absorbed into DSP genblk1[277].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[227].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[227] is absorbed into DSP genblk1[227].mac_i/mul_out_reg.
DSP Report: register genblk1[227].mac_i/mul_out_reg is absorbed into DSP genblk1[227].mac_i/mul_out_reg.
DSP Report: operator genblk1[227].mac_i/intermed is absorbed into DSP genblk1[227].mac_i/mul_out_reg.
DSP Report: operator genblk1[227].mac_i/intermed0 is absorbed into DSP genblk1[227].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[276].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[276].mac_i/mul_out_reg is absorbed into DSP genblk1[276].mac_i/mul_out_reg.
DSP Report: operator genblk1[276].mac_i/intermed is absorbed into DSP genblk1[276].mac_i/mul_out_reg.
DSP Report: operator genblk1[276].mac_i/intermed0 is absorbed into DSP genblk1[276].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[275].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[275].mac_i/mul_out_reg is absorbed into DSP genblk1[275].mac_i/mul_out_reg.
DSP Report: operator genblk1[275].mac_i/intermed is absorbed into DSP genblk1[275].mac_i/mul_out_reg.
DSP Report: operator genblk1[275].mac_i/intermed0 is absorbed into DSP genblk1[275].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[274].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[274].mac_i/mul_out_reg is absorbed into DSP genblk1[274].mac_i/mul_out_reg.
DSP Report: operator genblk1[274].mac_i/intermed is absorbed into DSP genblk1[274].mac_i/mul_out_reg.
DSP Report: operator genblk1[274].mac_i/intermed0 is absorbed into DSP genblk1[274].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[273].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[273].mac_i/mul_out_reg is absorbed into DSP genblk1[273].mac_i/mul_out_reg.
DSP Report: operator genblk1[273].mac_i/intermed is absorbed into DSP genblk1[273].mac_i/mul_out_reg.
DSP Report: operator genblk1[273].mac_i/intermed0 is absorbed into DSP genblk1[273].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[129].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[129] is absorbed into DSP genblk1[129].mac_i/mul_out_reg.
DSP Report: register genblk1[129].mac_i/mul_out_reg is absorbed into DSP genblk1[129].mac_i/mul_out_reg.
DSP Report: operator genblk1[129].mac_i/intermed is absorbed into DSP genblk1[129].mac_i/mul_out_reg.
DSP Report: operator genblk1[129].mac_i/intermed0 is absorbed into DSP genblk1[129].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[272].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[272].mac_i/mul_out_reg is absorbed into DSP genblk1[272].mac_i/mul_out_reg.
DSP Report: operator genblk1[272].mac_i/intermed is absorbed into DSP genblk1[272].mac_i/mul_out_reg.
DSP Report: operator genblk1[272].mac_i/intermed0 is absorbed into DSP genblk1[272].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[271].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[271].mac_i/mul_out_reg is absorbed into DSP genblk1[271].mac_i/mul_out_reg.
DSP Report: operator genblk1[271].mac_i/intermed is absorbed into DSP genblk1[271].mac_i/mul_out_reg.
DSP Report: operator genblk1[271].mac_i/intermed0 is absorbed into DSP genblk1[271].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[234].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[234] is absorbed into DSP genblk1[234].mac_i/mul_out_reg.
DSP Report: register genblk1[234].mac_i/mul_out_reg is absorbed into DSP genblk1[234].mac_i/mul_out_reg.
DSP Report: operator genblk1[234].mac_i/intermed is absorbed into DSP genblk1[234].mac_i/mul_out_reg.
DSP Report: operator genblk1[234].mac_i/intermed0 is absorbed into DSP genblk1[234].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[270].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[270].mac_i/mul_out_reg is absorbed into DSP genblk1[270].mac_i/mul_out_reg.
DSP Report: operator genblk1[270].mac_i/intermed is absorbed into DSP genblk1[270].mac_i/mul_out_reg.
DSP Report: operator genblk1[270].mac_i/intermed0 is absorbed into DSP genblk1[270].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[269].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[269].mac_i/mul_out_reg is absorbed into DSP genblk1[269].mac_i/mul_out_reg.
DSP Report: operator genblk1[269].mac_i/intermed is absorbed into DSP genblk1[269].mac_i/mul_out_reg.
DSP Report: operator genblk1[269].mac_i/intermed0 is absorbed into DSP genblk1[269].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[239].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[239] is absorbed into DSP genblk1[239].mac_i/mul_out_reg.
DSP Report: register genblk1[239].mac_i/mul_out_reg is absorbed into DSP genblk1[239].mac_i/mul_out_reg.
DSP Report: operator genblk1[239].mac_i/intermed is absorbed into DSP genblk1[239].mac_i/mul_out_reg.
DSP Report: operator genblk1[239].mac_i/intermed0 is absorbed into DSP genblk1[239].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[268].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[268].mac_i/mul_out_reg is absorbed into DSP genblk1[268].mac_i/mul_out_reg.
DSP Report: operator genblk1[268].mac_i/intermed is absorbed into DSP genblk1[268].mac_i/mul_out_reg.
DSP Report: operator genblk1[268].mac_i/intermed0 is absorbed into DSP genblk1[268].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[241].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[241] is absorbed into DSP genblk1[241].mac_i/mul_out_reg.
DSP Report: register genblk1[241].mac_i/mul_out_reg is absorbed into DSP genblk1[241].mac_i/mul_out_reg.
DSP Report: operator genblk1[241].mac_i/intermed is absorbed into DSP genblk1[241].mac_i/mul_out_reg.
DSP Report: operator genblk1[241].mac_i/intermed0 is absorbed into DSP genblk1[241].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[267].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[267].mac_i/mul_out_reg is absorbed into DSP genblk1[267].mac_i/mul_out_reg.
DSP Report: operator genblk1[267].mac_i/intermed is absorbed into DSP genblk1[267].mac_i/mul_out_reg.
DSP Report: operator genblk1[267].mac_i/intermed0 is absorbed into DSP genblk1[267].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[266].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[266].mac_i/mul_out_reg is absorbed into DSP genblk1[266].mac_i/mul_out_reg.
DSP Report: operator genblk1[266].mac_i/intermed is absorbed into DSP genblk1[266].mac_i/mul_out_reg.
DSP Report: operator genblk1[266].mac_i/intermed0 is absorbed into DSP genblk1[266].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[265].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[265] is absorbed into DSP genblk1[265].mac_i/mul_out_reg.
DSP Report: register genblk1[265].mac_i/mul_out_reg is absorbed into DSP genblk1[265].mac_i/mul_out_reg.
DSP Report: operator genblk1[265].mac_i/intermed is absorbed into DSP genblk1[265].mac_i/mul_out_reg.
DSP Report: operator genblk1[265].mac_i/intermed0 is absorbed into DSP genblk1[265].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[244].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[244] is absorbed into DSP genblk1[244].mac_i/mul_out_reg.
DSP Report: register genblk1[244].mac_i/mul_out_reg is absorbed into DSP genblk1[244].mac_i/mul_out_reg.
DSP Report: operator genblk1[244].mac_i/intermed is absorbed into DSP genblk1[244].mac_i/mul_out_reg.
DSP Report: operator genblk1[244].mac_i/intermed0 is absorbed into DSP genblk1[244].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[264].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[264].mac_i/mul_out_reg is absorbed into DSP genblk1[264].mac_i/mul_out_reg.
DSP Report: operator genblk1[264].mac_i/intermed is absorbed into DSP genblk1[264].mac_i/mul_out_reg.
DSP Report: operator genblk1[264].mac_i/intermed0 is absorbed into DSP genblk1[264].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[263].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[263].mac_i/mul_out_reg is absorbed into DSP genblk1[263].mac_i/mul_out_reg.
DSP Report: operator genblk1[263].mac_i/intermed is absorbed into DSP genblk1[263].mac_i/mul_out_reg.
DSP Report: operator genblk1[263].mac_i/intermed0 is absorbed into DSP genblk1[263].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[125].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[125] is absorbed into DSP genblk1[125].mac_i/mul_out_reg.
DSP Report: register genblk1[125].mac_i/mul_out_reg is absorbed into DSP genblk1[125].mac_i/mul_out_reg.
DSP Report: operator genblk1[125].mac_i/intermed is absorbed into DSP genblk1[125].mac_i/mul_out_reg.
DSP Report: operator genblk1[125].mac_i/intermed0 is absorbed into DSP genblk1[125].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[262].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[262] is absorbed into DSP genblk1[262].mac_i/mul_out_reg.
DSP Report: register genblk1[262].mac_i/mul_out_reg is absorbed into DSP genblk1[262].mac_i/mul_out_reg.
DSP Report: operator genblk1[262].mac_i/intermed is absorbed into DSP genblk1[262].mac_i/mul_out_reg.
DSP Report: operator genblk1[262].mac_i/intermed0 is absorbed into DSP genblk1[262].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[261].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[261].mac_i/mul_out_reg is absorbed into DSP genblk1[261].mac_i/mul_out_reg.
DSP Report: operator genblk1[261].mac_i/intermed is absorbed into DSP genblk1[261].mac_i/mul_out_reg.
DSP Report: operator genblk1[261].mac_i/intermed0 is absorbed into DSP genblk1[261].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[260].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[260].mac_i/mul_out_reg is absorbed into DSP genblk1[260].mac_i/mul_out_reg.
DSP Report: operator genblk1[260].mac_i/intermed is absorbed into DSP genblk1[260].mac_i/mul_out_reg.
DSP Report: operator genblk1[260].mac_i/intermed0 is absorbed into DSP genblk1[260].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[259].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[259].mac_i/mul_out_reg is absorbed into DSP genblk1[259].mac_i/mul_out_reg.
DSP Report: operator genblk1[259].mac_i/intermed is absorbed into DSP genblk1[259].mac_i/mul_out_reg.
DSP Report: operator genblk1[259].mac_i/intermed0 is absorbed into DSP genblk1[259].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[258].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[258].mac_i/mul_out_reg is absorbed into DSP genblk1[258].mac_i/mul_out_reg.
DSP Report: operator genblk1[258].mac_i/intermed is absorbed into DSP genblk1[258].mac_i/mul_out_reg.
DSP Report: operator genblk1[258].mac_i/intermed0 is absorbed into DSP genblk1[258].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[249].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[249] is absorbed into DSP genblk1[249].mac_i/mul_out_reg.
DSP Report: register genblk1[249].mac_i/mul_out_reg is absorbed into DSP genblk1[249].mac_i/mul_out_reg.
DSP Report: operator genblk1[249].mac_i/intermed is absorbed into DSP genblk1[249].mac_i/mul_out_reg.
DSP Report: operator genblk1[249].mac_i/intermed0 is absorbed into DSP genblk1[249].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[255].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[255] is absorbed into DSP genblk1[255].mac_i/mul_out_reg.
DSP Report: register genblk1[255].mac_i/mul_out_reg is absorbed into DSP genblk1[255].mac_i/mul_out_reg.
DSP Report: operator genblk1[255].mac_i/intermed is absorbed into DSP genblk1[255].mac_i/mul_out_reg.
DSP Report: operator genblk1[255].mac_i/intermed0 is absorbed into DSP genblk1[255].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[254].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[254] is absorbed into DSP genblk1[254].mac_i/mul_out_reg.
DSP Report: register genblk1[254].mac_i/mul_out_reg is absorbed into DSP genblk1[254].mac_i/mul_out_reg.
DSP Report: operator genblk1[254].mac_i/intermed is absorbed into DSP genblk1[254].mac_i/mul_out_reg.
DSP Report: operator genblk1[254].mac_i/intermed0 is absorbed into DSP genblk1[254].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[121].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[121].mac_i/mul_out_reg is absorbed into DSP genblk1[121].mac_i/mul_out_reg.
DSP Report: operator genblk1[121].mac_i/intermed is absorbed into DSP genblk1[121].mac_i/mul_out_reg.
DSP Report: operator genblk1[121].mac_i/intermed0 is absorbed into DSP genblk1[121].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[120].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[120].mac_i/mul_out_reg is absorbed into DSP genblk1[120].mac_i/mul_out_reg.
DSP Report: operator genblk1[120].mac_i/intermed is absorbed into DSP genblk1[120].mac_i/mul_out_reg.
DSP Report: operator genblk1[120].mac_i/intermed0 is absorbed into DSP genblk1[120].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[122].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[122].mac_i/mul_out_reg is absorbed into DSP genblk1[122].mac_i/mul_out_reg.
DSP Report: operator genblk1[122].mac_i/intermed is absorbed into DSP genblk1[122].mac_i/mul_out_reg.
DSP Report: operator genblk1[122].mac_i/intermed0 is absorbed into DSP genblk1[122].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[119].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[119].mac_i/mul_out_reg is absorbed into DSP genblk1[119].mac_i/mul_out_reg.
DSP Report: operator genblk1[119].mac_i/intermed is absorbed into DSP genblk1[119].mac_i/mul_out_reg.
DSP Report: operator genblk1[119].mac_i/intermed0 is absorbed into DSP genblk1[119].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[118].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[118].mac_i/mul_out_reg is absorbed into DSP genblk1[118].mac_i/mul_out_reg.
DSP Report: operator genblk1[118].mac_i/intermed is absorbed into DSP genblk1[118].mac_i/mul_out_reg.
DSP Report: operator genblk1[118].mac_i/intermed0 is absorbed into DSP genblk1[118].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[117].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[117].mac_i/mul_out_reg is absorbed into DSP genblk1[117].mac_i/mul_out_reg.
DSP Report: operator genblk1[117].mac_i/intermed is absorbed into DSP genblk1[117].mac_i/mul_out_reg.
DSP Report: operator genblk1[117].mac_i/intermed0 is absorbed into DSP genblk1[117].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[116].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[116].mac_i/mul_out_reg is absorbed into DSP genblk1[116].mac_i/mul_out_reg.
DSP Report: operator genblk1[116].mac_i/intermed is absorbed into DSP genblk1[116].mac_i/mul_out_reg.
DSP Report: operator genblk1[116].mac_i/intermed0 is absorbed into DSP genblk1[116].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[115].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[115].mac_i/mul_out_reg is absorbed into DSP genblk1[115].mac_i/mul_out_reg.
DSP Report: operator genblk1[115].mac_i/intermed is absorbed into DSP genblk1[115].mac_i/mul_out_reg.
DSP Report: operator genblk1[115].mac_i/intermed0 is absorbed into DSP genblk1[115].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[114].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[114].mac_i/mul_out_reg is absorbed into DSP genblk1[114].mac_i/mul_out_reg.
DSP Report: operator genblk1[114].mac_i/intermed is absorbed into DSP genblk1[114].mac_i/mul_out_reg.
DSP Report: operator genblk1[114].mac_i/intermed0 is absorbed into DSP genblk1[114].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[113].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[113].mac_i/mul_out_reg is absorbed into DSP genblk1[113].mac_i/mul_out_reg.
DSP Report: operator genblk1[113].mac_i/intermed is absorbed into DSP genblk1[113].mac_i/mul_out_reg.
DSP Report: operator genblk1[113].mac_i/intermed0 is absorbed into DSP genblk1[113].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[112].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[112].mac_i/mul_out_reg is absorbed into DSP genblk1[112].mac_i/mul_out_reg.
DSP Report: operator genblk1[112].mac_i/intermed is absorbed into DSP genblk1[112].mac_i/mul_out_reg.
DSP Report: operator genblk1[112].mac_i/intermed0 is absorbed into DSP genblk1[112].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[111].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[111].mac_i/mul_out_reg is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
DSP Report: operator genblk1[111].mac_i/intermed is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
DSP Report: operator genblk1[111].mac_i/intermed0 is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[110].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[110].mac_i/mul_out_reg is absorbed into DSP genblk1[110].mac_i/mul_out_reg.
DSP Report: operator genblk1[110].mac_i/intermed is absorbed into DSP genblk1[110].mac_i/mul_out_reg.
DSP Report: operator genblk1[110].mac_i/intermed0 is absorbed into DSP genblk1[110].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[109].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[109].mac_i/mul_out_reg is absorbed into DSP genblk1[109].mac_i/mul_out_reg.
DSP Report: operator genblk1[109].mac_i/intermed is absorbed into DSP genblk1[109].mac_i/mul_out_reg.
DSP Report: operator genblk1[109].mac_i/intermed0 is absorbed into DSP genblk1[109].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[108].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[108].mac_i/mul_out_reg is absorbed into DSP genblk1[108].mac_i/mul_out_reg.
DSP Report: operator genblk1[108].mac_i/intermed is absorbed into DSP genblk1[108].mac_i/mul_out_reg.
DSP Report: operator genblk1[108].mac_i/intermed0 is absorbed into DSP genblk1[108].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[107].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[107].mac_i/mul_out_reg is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: operator genblk1[107].mac_i/intermed is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: operator genblk1[107].mac_i/intermed0 is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[106].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[106].mac_i/mul_out_reg is absorbed into DSP genblk1[106].mac_i/mul_out_reg.
DSP Report: operator genblk1[106].mac_i/intermed is absorbed into DSP genblk1[106].mac_i/mul_out_reg.
DSP Report: operator genblk1[106].mac_i/intermed0 is absorbed into DSP genblk1[106].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[103].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[103].mac_i/mul_out_reg is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: operator genblk1[103].mac_i/intermed is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: operator genblk1[103].mac_i/intermed0 is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[102].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[102].mac_i/mul_out_reg is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: operator genblk1[102].mac_i/intermed is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: operator genblk1[102].mac_i/intermed0 is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[99].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[99].mac_i/mul_out_reg is absorbed into DSP genblk1[99].mac_i/mul_out_reg.
DSP Report: operator genblk1[99].mac_i/intermed is absorbed into DSP genblk1[99].mac_i/mul_out_reg.
DSP Report: operator genblk1[99].mac_i/intermed0 is absorbed into DSP genblk1[99].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[97].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[97].mac_i/mul_out_reg is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: operator genblk1[97].mac_i/intermed is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: operator genblk1[97].mac_i/intermed0 is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[90].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[90].mac_i/mul_out_reg is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: operator genblk1[90].mac_i/intermed is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: operator genblk1[90].mac_i/intermed0 is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[89].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[89].mac_i/mul_out_reg is absorbed into DSP genblk1[89].mac_i/mul_out_reg.
DSP Report: operator genblk1[89].mac_i/intermed is absorbed into DSP genblk1[89].mac_i/mul_out_reg.
DSP Report: operator genblk1[89].mac_i/intermed0 is absorbed into DSP genblk1[89].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[88].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[88].mac_i/mul_out_reg is absorbed into DSP genblk1[88].mac_i/mul_out_reg.
DSP Report: operator genblk1[88].mac_i/intermed is absorbed into DSP genblk1[88].mac_i/mul_out_reg.
DSP Report: operator genblk1[88].mac_i/intermed0 is absorbed into DSP genblk1[88].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[87].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[87].mac_i/mul_out_reg is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: operator genblk1[87].mac_i/intermed is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: operator genblk1[87].mac_i/intermed0 is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[83].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[83].mac_i/mul_out_reg is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: operator genblk1[83].mac_i/intermed is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: operator genblk1[83].mac_i/intermed0 is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[81].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[81].mac_i/mul_out_reg is absorbed into DSP genblk1[81].mac_i/mul_out_reg.
DSP Report: operator genblk1[81].mac_i/intermed is absorbed into DSP genblk1[81].mac_i/mul_out_reg.
DSP Report: operator genblk1[81].mac_i/intermed0 is absorbed into DSP genblk1[81].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[79].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[79].mac_i/mul_out_reg is absorbed into DSP genblk1[79].mac_i/mul_out_reg.
DSP Report: operator genblk1[79].mac_i/intermed is absorbed into DSP genblk1[79].mac_i/mul_out_reg.
DSP Report: operator genblk1[79].mac_i/intermed0 is absorbed into DSP genblk1[79].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[78].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[78].mac_i/mul_out_reg is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: operator genblk1[78].mac_i/intermed is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: operator genblk1[78].mac_i/intermed0 is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[76].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[76].mac_i/mul_out_reg is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: operator genblk1[76].mac_i/intermed is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: operator genblk1[76].mac_i/intermed0 is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[75].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[75].mac_i/mul_out_reg is absorbed into DSP genblk1[75].mac_i/mul_out_reg.
DSP Report: operator genblk1[75].mac_i/intermed is absorbed into DSP genblk1[75].mac_i/mul_out_reg.
DSP Report: operator genblk1[75].mac_i/intermed0 is absorbed into DSP genblk1[75].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[73].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[73].mac_i/mul_out_reg is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: operator genblk1[73].mac_i/intermed is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: operator genblk1[73].mac_i/intermed0 is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[72].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[72].mac_i/mul_out_reg is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: operator genblk1[72].mac_i/intermed is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: operator genblk1[72].mac_i/intermed0 is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[71].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[71].mac_i/mul_out_reg is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: operator genblk1[71].mac_i/intermed is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: operator genblk1[71].mac_i/intermed0 is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[70].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[70].mac_i/mul_out_reg is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: operator genblk1[70].mac_i/intermed is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: operator genblk1[70].mac_i/intermed0 is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[68].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[68].mac_i/mul_out_reg is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: operator genblk1[68].mac_i/intermed is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: operator genblk1[68].mac_i/intermed0 is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[65].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[65].mac_i/mul_out_reg is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: operator genblk1[65].mac_i/intermed is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: operator genblk1[65].mac_i/intermed0 is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[64].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[64].mac_i/mul_out_reg is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: operator genblk1[64].mac_i/intermed is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: operator genblk1[64].mac_i/intermed0 is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[63].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[63].mac_i/mul_out_reg is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: operator genblk1[63].mac_i/intermed is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: operator genblk1[63].mac_i/intermed0 is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[61].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[61].mac_i/mul_out_reg is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: operator genblk1[61].mac_i/intermed is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: operator genblk1[61].mac_i/intermed0 is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[59].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[59].mac_i/mul_out_reg is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: operator genblk1[59].mac_i/intermed is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: operator genblk1[59].mac_i/intermed0 is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[58].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[58].mac_i/mul_out_reg is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: operator genblk1[58].mac_i/intermed is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: operator genblk1[58].mac_i/intermed0 is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[55].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[55].mac_i/mul_out_reg is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: operator genblk1[55].mac_i/intermed is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: operator genblk1[55].mac_i/intermed0 is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[54].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[54].mac_i/mul_out_reg is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: operator genblk1[54].mac_i/intermed is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: operator genblk1[54].mac_i/intermed0 is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[53].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[53].mac_i/mul_out_reg is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: operator genblk1[53].mac_i/intermed is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: operator genblk1[53].mac_i/intermed0 is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[52].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[52].mac_i/mul_out_reg is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: operator genblk1[52].mac_i/intermed is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: operator genblk1[52].mac_i/intermed0 is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[51].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[51].mac_i/mul_out_reg is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: operator genblk1[51].mac_i/intermed is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: operator genblk1[51].mac_i/intermed0 is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[50].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[50].mac_i/mul_out_reg is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: operator genblk1[50].mac_i/intermed is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: operator genblk1[50].mac_i/intermed0 is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[48].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[48].mac_i/mul_out_reg is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: operator genblk1[48].mac_i/intermed is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: operator genblk1[48].mac_i/intermed0 is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[44].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[44].mac_i/mul_out_reg is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: operator genblk1[44].mac_i/intermed is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: operator genblk1[44].mac_i/intermed0 is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[43].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[43].mac_i/mul_out_reg is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: operator genblk1[43].mac_i/intermed is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: operator genblk1[43].mac_i/intermed0 is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[42].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[42].mac_i/mul_out_reg is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: operator genblk1[42].mac_i/intermed is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: operator genblk1[42].mac_i/intermed0 is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[40].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[40].mac_i/mul_out_reg is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: operator genblk1[40].mac_i/intermed is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: operator genblk1[40].mac_i/intermed0 is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[38].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[38].mac_i/mul_out_reg is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: operator genblk1[38].mac_i/intermed is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: operator genblk1[38].mac_i/intermed0 is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[36].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[36].mac_i/mul_out_reg is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: operator genblk1[36].mac_i/intermed is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: operator genblk1[36].mac_i/intermed0 is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[34].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[34].mac_i/mul_out_reg is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: operator genblk1[34].mac_i/intermed is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: operator genblk1[34].mac_i/intermed0 is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[33].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[33].mac_i/mul_out_reg is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: operator genblk1[33].mac_i/intermed is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: operator genblk1[33].mac_i/intermed0 is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[32].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[32].mac_i/mul_out_reg is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: operator genblk1[32].mac_i/intermed is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: operator genblk1[32].mac_i/intermed0 is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[31].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[31].mac_i/mul_out_reg is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/intermed is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/intermed0 is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[30].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[30].mac_i/mul_out_reg is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/intermed is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/intermed0 is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[29].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[29].mac_i/mul_out_reg is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/intermed is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/intermed0 is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[27].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[27].mac_i/mul_out_reg is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/intermed is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/intermed0 is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[26].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[26].mac_i/mul_out_reg is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/intermed is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/intermed0 is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[25].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[25].mac_i/mul_out_reg is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/intermed is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/intermed0 is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[24].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[24].mac_i/mul_out_reg is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/intermed is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/intermed0 is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[23].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[23].mac_i/mul_out_reg is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/intermed is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/intermed0 is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[16].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[16].mac_i/mul_out_reg is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/intermed is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/intermed0 is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[15].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[15].mac_i/mul_out_reg is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/intermed is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/intermed0 is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[13].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[13].mac_i/mul_out_reg is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/intermed is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/intermed0 is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[0].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[0].mac_i/mul_out_reg is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/intermed is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/intermed0 is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fire9_expand1_end" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP genblk1[284].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[284].mac_i/mul_out_reg is absorbed into DSP genblk1[284].mac_i/mul_out_reg.
DSP Report: operator genblk1[284].mac_i/intermed is absorbed into DSP genblk1[284].mac_i/mul_out_reg.
DSP Report: operator genblk1[284].mac_i/intermed0 is absorbed into DSP genblk1[284].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[285].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[285].mac_i/mul_out_reg is absorbed into DSP genblk1[285].mac_i/mul_out_reg.
DSP Report: operator genblk1[285].mac_i/intermed is absorbed into DSP genblk1[285].mac_i/mul_out_reg.
DSP Report: operator genblk1[285].mac_i/intermed0 is absorbed into DSP genblk1[285].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[286].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[286].mac_i/mul_out_reg is absorbed into DSP genblk1[286].mac_i/mul_out_reg.
DSP Report: operator genblk1[286].mac_i/intermed is absorbed into DSP genblk1[286].mac_i/mul_out_reg.
DSP Report: operator genblk1[286].mac_i/intermed0 is absorbed into DSP genblk1[286].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[288].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[288].mac_i/mul_out_reg is absorbed into DSP genblk1[288].mac_i/mul_out_reg.
DSP Report: operator genblk1[288].mac_i/intermed is absorbed into DSP genblk1[288].mac_i/mul_out_reg.
DSP Report: operator genblk1[288].mac_i/intermed0 is absorbed into DSP genblk1[288].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[289].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[289].mac_i/mul_out_reg is absorbed into DSP genblk1[289].mac_i/mul_out_reg.
DSP Report: operator genblk1[289].mac_i/intermed is absorbed into DSP genblk1[289].mac_i/mul_out_reg.
DSP Report: operator genblk1[289].mac_i/intermed0 is absorbed into DSP genblk1[289].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[293].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[293].mac_i/mul_out_reg is absorbed into DSP genblk1[293].mac_i/mul_out_reg.
DSP Report: operator genblk1[293].mac_i/intermed is absorbed into DSP genblk1[293].mac_i/mul_out_reg.
DSP Report: operator genblk1[293].mac_i/intermed0 is absorbed into DSP genblk1[293].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[294].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[294].mac_i/mul_out_reg is absorbed into DSP genblk1[294].mac_i/mul_out_reg.
DSP Report: operator genblk1[294].mac_i/intermed is absorbed into DSP genblk1[294].mac_i/mul_out_reg.
DSP Report: operator genblk1[294].mac_i/intermed0 is absorbed into DSP genblk1[294].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[295].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[295].mac_i/mul_out_reg is absorbed into DSP genblk1[295].mac_i/mul_out_reg.
DSP Report: operator genblk1[295].mac_i/intermed is absorbed into DSP genblk1[295].mac_i/mul_out_reg.
DSP Report: operator genblk1[295].mac_i/intermed0 is absorbed into DSP genblk1[295].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[296].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[296].mac_i/mul_out_reg is absorbed into DSP genblk1[296].mac_i/mul_out_reg.
DSP Report: operator genblk1[296].mac_i/intermed is absorbed into DSP genblk1[296].mac_i/mul_out_reg.
DSP Report: operator genblk1[296].mac_i/intermed0 is absorbed into DSP genblk1[296].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[297].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[297].mac_i/mul_out_reg is absorbed into DSP genblk1[297].mac_i/mul_out_reg.
DSP Report: operator genblk1[297].mac_i/intermed is absorbed into DSP genblk1[297].mac_i/mul_out_reg.
DSP Report: operator genblk1[297].mac_i/intermed0 is absorbed into DSP genblk1[297].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[298].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[298].mac_i/mul_out_reg is absorbed into DSP genblk1[298].mac_i/mul_out_reg.
DSP Report: operator genblk1[298].mac_i/intermed is absorbed into DSP genblk1[298].mac_i/mul_out_reg.
DSP Report: operator genblk1[298].mac_i/intermed0 is absorbed into DSP genblk1[298].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[299].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[299].mac_i/mul_out_reg is absorbed into DSP genblk1[299].mac_i/mul_out_reg.
DSP Report: operator genblk1[299].mac_i/intermed is absorbed into DSP genblk1[299].mac_i/mul_out_reg.
DSP Report: operator genblk1[299].mac_i/intermed0 is absorbed into DSP genblk1[299].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[300].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[300].mac_i/mul_out_reg is absorbed into DSP genblk1[300].mac_i/mul_out_reg.
DSP Report: operator genblk1[300].mac_i/intermed is absorbed into DSP genblk1[300].mac_i/mul_out_reg.
DSP Report: operator genblk1[300].mac_i/intermed0 is absorbed into DSP genblk1[300].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[302].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[302].mac_i/mul_out_reg is absorbed into DSP genblk1[302].mac_i/mul_out_reg.
DSP Report: operator genblk1[302].mac_i/intermed is absorbed into DSP genblk1[302].mac_i/mul_out_reg.
DSP Report: operator genblk1[302].mac_i/intermed0 is absorbed into DSP genblk1[302].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[303].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[303].mac_i/mul_out_reg is absorbed into DSP genblk1[303].mac_i/mul_out_reg.
DSP Report: operator genblk1[303].mac_i/intermed is absorbed into DSP genblk1[303].mac_i/mul_out_reg.
DSP Report: operator genblk1[303].mac_i/intermed0 is absorbed into DSP genblk1[303].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[304].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[304].mac_i/mul_out_reg is absorbed into DSP genblk1[304].mac_i/mul_out_reg.
DSP Report: operator genblk1[304].mac_i/intermed is absorbed into DSP genblk1[304].mac_i/mul_out_reg.
DSP Report: operator genblk1[304].mac_i/intermed0 is absorbed into DSP genblk1[304].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[305].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[305].mac_i/mul_out_reg is absorbed into DSP genblk1[305].mac_i/mul_out_reg.
DSP Report: operator genblk1[305].mac_i/intermed is absorbed into DSP genblk1[305].mac_i/mul_out_reg.
DSP Report: operator genblk1[305].mac_i/intermed0 is absorbed into DSP genblk1[305].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[306].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[306].mac_i/mul_out_reg is absorbed into DSP genblk1[306].mac_i/mul_out_reg.
DSP Report: operator genblk1[306].mac_i/intermed is absorbed into DSP genblk1[306].mac_i/mul_out_reg.
DSP Report: operator genblk1[306].mac_i/intermed0 is absorbed into DSP genblk1[306].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[308].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[308].mac_i/mul_out_reg is absorbed into DSP genblk1[308].mac_i/mul_out_reg.
DSP Report: operator genblk1[308].mac_i/intermed is absorbed into DSP genblk1[308].mac_i/mul_out_reg.
DSP Report: operator genblk1[308].mac_i/intermed0 is absorbed into DSP genblk1[308].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[309].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[309].mac_i/mul_out_reg is absorbed into DSP genblk1[309].mac_i/mul_out_reg.
DSP Report: operator genblk1[309].mac_i/intermed is absorbed into DSP genblk1[309].mac_i/mul_out_reg.
DSP Report: operator genblk1[309].mac_i/intermed0 is absorbed into DSP genblk1[309].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[310].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[310].mac_i/mul_out_reg is absorbed into DSP genblk1[310].mac_i/mul_out_reg.
DSP Report: operator genblk1[310].mac_i/intermed is absorbed into DSP genblk1[310].mac_i/mul_out_reg.
DSP Report: operator genblk1[310].mac_i/intermed0 is absorbed into DSP genblk1[310].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[311].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[311].mac_i/mul_out_reg is absorbed into DSP genblk1[311].mac_i/mul_out_reg.
DSP Report: operator genblk1[311].mac_i/intermed is absorbed into DSP genblk1[311].mac_i/mul_out_reg.
DSP Report: operator genblk1[311].mac_i/intermed0 is absorbed into DSP genblk1[311].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[312].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[312].mac_i/mul_out_reg is absorbed into DSP genblk1[312].mac_i/mul_out_reg.
DSP Report: operator genblk1[312].mac_i/intermed is absorbed into DSP genblk1[312].mac_i/mul_out_reg.
DSP Report: operator genblk1[312].mac_i/intermed0 is absorbed into DSP genblk1[312].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[313].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[313].mac_i/mul_out_reg is absorbed into DSP genblk1[313].mac_i/mul_out_reg.
DSP Report: operator genblk1[313].mac_i/intermed is absorbed into DSP genblk1[313].mac_i/mul_out_reg.
DSP Report: operator genblk1[313].mac_i/intermed0 is absorbed into DSP genblk1[313].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[314].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[314].mac_i/mul_out_reg is absorbed into DSP genblk1[314].mac_i/mul_out_reg.
DSP Report: operator genblk1[314].mac_i/intermed is absorbed into DSP genblk1[314].mac_i/mul_out_reg.
DSP Report: operator genblk1[314].mac_i/intermed0 is absorbed into DSP genblk1[314].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[315].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[315].mac_i/mul_out_reg is absorbed into DSP genblk1[315].mac_i/mul_out_reg.
DSP Report: operator genblk1[315].mac_i/intermed is absorbed into DSP genblk1[315].mac_i/mul_out_reg.
DSP Report: operator genblk1[315].mac_i/intermed0 is absorbed into DSP genblk1[315].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[316].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[316].mac_i/mul_out_reg is absorbed into DSP genblk1[316].mac_i/mul_out_reg.
DSP Report: operator genblk1[316].mac_i/intermed is absorbed into DSP genblk1[316].mac_i/mul_out_reg.
DSP Report: operator genblk1[316].mac_i/intermed0 is absorbed into DSP genblk1[316].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[317].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[317].mac_i/mul_out_reg is absorbed into DSP genblk1[317].mac_i/mul_out_reg.
DSP Report: operator genblk1[317].mac_i/intermed is absorbed into DSP genblk1[317].mac_i/mul_out_reg.
DSP Report: operator genblk1[317].mac_i/intermed0 is absorbed into DSP genblk1[317].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[318].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[318].mac_i/mul_out_reg is absorbed into DSP genblk1[318].mac_i/mul_out_reg.
DSP Report: operator genblk1[318].mac_i/intermed is absorbed into DSP genblk1[318].mac_i/mul_out_reg.
DSP Report: operator genblk1[318].mac_i/intermed0 is absorbed into DSP genblk1[318].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[319].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[319].mac_i/mul_out_reg is absorbed into DSP genblk1[319].mac_i/mul_out_reg.
DSP Report: operator genblk1[319].mac_i/intermed is absorbed into DSP genblk1[319].mac_i/mul_out_reg.
DSP Report: operator genblk1[319].mac_i/intermed0 is absorbed into DSP genblk1[319].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[320].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[320].mac_i/mul_out_reg is absorbed into DSP genblk1[320].mac_i/mul_out_reg.
DSP Report: operator genblk1[320].mac_i/intermed is absorbed into DSP genblk1[320].mac_i/mul_out_reg.
DSP Report: operator genblk1[320].mac_i/intermed0 is absorbed into DSP genblk1[320].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[321].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[321].mac_i/mul_out_reg is absorbed into DSP genblk1[321].mac_i/mul_out_reg.
DSP Report: operator genblk1[321].mac_i/intermed is absorbed into DSP genblk1[321].mac_i/mul_out_reg.
DSP Report: operator genblk1[321].mac_i/intermed0 is absorbed into DSP genblk1[321].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[322].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[322].mac_i/mul_out_reg is absorbed into DSP genblk1[322].mac_i/mul_out_reg.
DSP Report: operator genblk1[322].mac_i/intermed is absorbed into DSP genblk1[322].mac_i/mul_out_reg.
DSP Report: operator genblk1[322].mac_i/intermed0 is absorbed into DSP genblk1[322].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[323].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[323].mac_i/mul_out_reg is absorbed into DSP genblk1[323].mac_i/mul_out_reg.
DSP Report: operator genblk1[323].mac_i/intermed is absorbed into DSP genblk1[323].mac_i/mul_out_reg.
DSP Report: operator genblk1[323].mac_i/intermed0 is absorbed into DSP genblk1[323].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[324].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[324].mac_i/mul_out_reg is absorbed into DSP genblk1[324].mac_i/mul_out_reg.
DSP Report: operator genblk1[324].mac_i/intermed is absorbed into DSP genblk1[324].mac_i/mul_out_reg.
DSP Report: operator genblk1[324].mac_i/intermed0 is absorbed into DSP genblk1[324].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[325].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[325].mac_i/mul_out_reg is absorbed into DSP genblk1[325].mac_i/mul_out_reg.
DSP Report: operator genblk1[325].mac_i/intermed is absorbed into DSP genblk1[325].mac_i/mul_out_reg.
DSP Report: operator genblk1[325].mac_i/intermed0 is absorbed into DSP genblk1[325].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[326].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[326].mac_i/mul_out_reg is absorbed into DSP genblk1[326].mac_i/mul_out_reg.
DSP Report: operator genblk1[326].mac_i/intermed is absorbed into DSP genblk1[326].mac_i/mul_out_reg.
DSP Report: operator genblk1[326].mac_i/intermed0 is absorbed into DSP genblk1[326].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[327].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[327].mac_i/mul_out_reg is absorbed into DSP genblk1[327].mac_i/mul_out_reg.
DSP Report: operator genblk1[327].mac_i/intermed is absorbed into DSP genblk1[327].mac_i/mul_out_reg.
DSP Report: operator genblk1[327].mac_i/intermed0 is absorbed into DSP genblk1[327].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[328].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[328].mac_i/mul_out_reg is absorbed into DSP genblk1[328].mac_i/mul_out_reg.
DSP Report: operator genblk1[328].mac_i/intermed is absorbed into DSP genblk1[328].mac_i/mul_out_reg.
DSP Report: operator genblk1[328].mac_i/intermed0 is absorbed into DSP genblk1[328].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[329].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[329].mac_i/mul_out_reg is absorbed into DSP genblk1[329].mac_i/mul_out_reg.
DSP Report: operator genblk1[329].mac_i/intermed is absorbed into DSP genblk1[329].mac_i/mul_out_reg.
DSP Report: operator genblk1[329].mac_i/intermed0 is absorbed into DSP genblk1[329].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[330].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[330].mac_i/mul_out_reg is absorbed into DSP genblk1[330].mac_i/mul_out_reg.
DSP Report: operator genblk1[330].mac_i/intermed is absorbed into DSP genblk1[330].mac_i/mul_out_reg.
DSP Report: operator genblk1[330].mac_i/intermed0 is absorbed into DSP genblk1[330].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[331].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[331].mac_i/mul_out_reg is absorbed into DSP genblk1[331].mac_i/mul_out_reg.
DSP Report: operator genblk1[331].mac_i/intermed is absorbed into DSP genblk1[331].mac_i/mul_out_reg.
DSP Report: operator genblk1[331].mac_i/intermed0 is absorbed into DSP genblk1[331].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[332].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[332].mac_i/mul_out_reg is absorbed into DSP genblk1[332].mac_i/mul_out_reg.
DSP Report: operator genblk1[332].mac_i/intermed is absorbed into DSP genblk1[332].mac_i/mul_out_reg.
DSP Report: operator genblk1[332].mac_i/intermed0 is absorbed into DSP genblk1[332].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[333].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[333].mac_i/mul_out_reg is absorbed into DSP genblk1[333].mac_i/mul_out_reg.
DSP Report: operator genblk1[333].mac_i/intermed is absorbed into DSP genblk1[333].mac_i/mul_out_reg.
DSP Report: operator genblk1[333].mac_i/intermed0 is absorbed into DSP genblk1[333].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[334].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[334].mac_i/mul_out_reg is absorbed into DSP genblk1[334].mac_i/mul_out_reg.
DSP Report: operator genblk1[334].mac_i/intermed is absorbed into DSP genblk1[334].mac_i/mul_out_reg.
DSP Report: operator genblk1[334].mac_i/intermed0 is absorbed into DSP genblk1[334].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[335].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[335].mac_i/mul_out_reg is absorbed into DSP genblk1[335].mac_i/mul_out_reg.
DSP Report: operator genblk1[335].mac_i/intermed is absorbed into DSP genblk1[335].mac_i/mul_out_reg.
DSP Report: operator genblk1[335].mac_i/intermed0 is absorbed into DSP genblk1[335].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[336].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[336].mac_i/mul_out_reg is absorbed into DSP genblk1[336].mac_i/mul_out_reg.
DSP Report: operator genblk1[336].mac_i/intermed is absorbed into DSP genblk1[336].mac_i/mul_out_reg.
DSP Report: operator genblk1[336].mac_i/intermed0 is absorbed into DSP genblk1[336].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[337].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[337].mac_i/mul_out_reg is absorbed into DSP genblk1[337].mac_i/mul_out_reg.
DSP Report: operator genblk1[337].mac_i/intermed is absorbed into DSP genblk1[337].mac_i/mul_out_reg.
DSP Report: operator genblk1[337].mac_i/intermed0 is absorbed into DSP genblk1[337].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[338].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[338].mac_i/mul_out_reg is absorbed into DSP genblk1[338].mac_i/mul_out_reg.
DSP Report: operator genblk1[338].mac_i/intermed is absorbed into DSP genblk1[338].mac_i/mul_out_reg.
DSP Report: operator genblk1[338].mac_i/intermed0 is absorbed into DSP genblk1[338].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[339].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[339].mac_i/mul_out_reg is absorbed into DSP genblk1[339].mac_i/mul_out_reg.
DSP Report: operator genblk1[339].mac_i/intermed is absorbed into DSP genblk1[339].mac_i/mul_out_reg.
DSP Report: operator genblk1[339].mac_i/intermed0 is absorbed into DSP genblk1[339].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[340].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[340].mac_i/mul_out_reg is absorbed into DSP genblk1[340].mac_i/mul_out_reg.
DSP Report: operator genblk1[340].mac_i/intermed is absorbed into DSP genblk1[340].mac_i/mul_out_reg.
DSP Report: operator genblk1[340].mac_i/intermed0 is absorbed into DSP genblk1[340].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[341].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[341].mac_i/mul_out_reg is absorbed into DSP genblk1[341].mac_i/mul_out_reg.
DSP Report: operator genblk1[341].mac_i/intermed is absorbed into DSP genblk1[341].mac_i/mul_out_reg.
DSP Report: operator genblk1[341].mac_i/intermed0 is absorbed into DSP genblk1[341].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[342].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[342].mac_i/mul_out_reg is absorbed into DSP genblk1[342].mac_i/mul_out_reg.
DSP Report: operator genblk1[342].mac_i/intermed is absorbed into DSP genblk1[342].mac_i/mul_out_reg.
DSP Report: operator genblk1[342].mac_i/intermed0 is absorbed into DSP genblk1[342].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[343].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[343].mac_i/mul_out_reg is absorbed into DSP genblk1[343].mac_i/mul_out_reg.
DSP Report: operator genblk1[343].mac_i/intermed is absorbed into DSP genblk1[343].mac_i/mul_out_reg.
DSP Report: operator genblk1[343].mac_i/intermed0 is absorbed into DSP genblk1[343].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[344].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[344].mac_i/mul_out_reg is absorbed into DSP genblk1[344].mac_i/mul_out_reg.
DSP Report: operator genblk1[344].mac_i/intermed is absorbed into DSP genblk1[344].mac_i/mul_out_reg.
DSP Report: operator genblk1[344].mac_i/intermed0 is absorbed into DSP genblk1[344].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[345].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[345].mac_i/mul_out_reg is absorbed into DSP genblk1[345].mac_i/mul_out_reg.
DSP Report: operator genblk1[345].mac_i/intermed is absorbed into DSP genblk1[345].mac_i/mul_out_reg.
DSP Report: operator genblk1[345].mac_i/intermed0 is absorbed into DSP genblk1[345].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[346].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[346].mac_i/mul_out_reg is absorbed into DSP genblk1[346].mac_i/mul_out_reg.
DSP Report: operator genblk1[346].mac_i/intermed is absorbed into DSP genblk1[346].mac_i/mul_out_reg.
DSP Report: operator genblk1[346].mac_i/intermed0 is absorbed into DSP genblk1[346].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[347].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[347].mac_i/mul_out_reg is absorbed into DSP genblk1[347].mac_i/mul_out_reg.
DSP Report: operator genblk1[347].mac_i/intermed is absorbed into DSP genblk1[347].mac_i/mul_out_reg.
DSP Report: operator genblk1[347].mac_i/intermed0 is absorbed into DSP genblk1[347].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[348].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[348].mac_i/mul_out_reg is absorbed into DSP genblk1[348].mac_i/mul_out_reg.
DSP Report: operator genblk1[348].mac_i/intermed is absorbed into DSP genblk1[348].mac_i/mul_out_reg.
DSP Report: operator genblk1[348].mac_i/intermed0 is absorbed into DSP genblk1[348].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[349].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[349].mac_i/mul_out_reg is absorbed into DSP genblk1[349].mac_i/mul_out_reg.
DSP Report: operator genblk1[349].mac_i/intermed is absorbed into DSP genblk1[349].mac_i/mul_out_reg.
DSP Report: operator genblk1[349].mac_i/intermed0 is absorbed into DSP genblk1[349].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[350].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[350].mac_i/mul_out_reg is absorbed into DSP genblk1[350].mac_i/mul_out_reg.
DSP Report: operator genblk1[350].mac_i/intermed is absorbed into DSP genblk1[350].mac_i/mul_out_reg.
DSP Report: operator genblk1[350].mac_i/intermed0 is absorbed into DSP genblk1[350].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[351].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[351].mac_i/mul_out_reg is absorbed into DSP genblk1[351].mac_i/mul_out_reg.
DSP Report: operator genblk1[351].mac_i/intermed is absorbed into DSP genblk1[351].mac_i/mul_out_reg.
DSP Report: operator genblk1[351].mac_i/intermed0 is absorbed into DSP genblk1[351].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[352].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[352].mac_i/mul_out_reg is absorbed into DSP genblk1[352].mac_i/mul_out_reg.
DSP Report: operator genblk1[352].mac_i/intermed is absorbed into DSP genblk1[352].mac_i/mul_out_reg.
DSP Report: operator genblk1[352].mac_i/intermed0 is absorbed into DSP genblk1[352].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[353].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[353].mac_i/mul_out_reg is absorbed into DSP genblk1[353].mac_i/mul_out_reg.
DSP Report: operator genblk1[353].mac_i/intermed is absorbed into DSP genblk1[353].mac_i/mul_out_reg.
DSP Report: operator genblk1[353].mac_i/intermed0 is absorbed into DSP genblk1[353].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[354].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[354].mac_i/mul_out_reg is absorbed into DSP genblk1[354].mac_i/mul_out_reg.
DSP Report: operator genblk1[354].mac_i/intermed is absorbed into DSP genblk1[354].mac_i/mul_out_reg.
DSP Report: operator genblk1[354].mac_i/intermed0 is absorbed into DSP genblk1[354].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[355].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[355].mac_i/mul_out_reg is absorbed into DSP genblk1[355].mac_i/mul_out_reg.
DSP Report: operator genblk1[355].mac_i/intermed is absorbed into DSP genblk1[355].mac_i/mul_out_reg.
DSP Report: operator genblk1[355].mac_i/intermed0 is absorbed into DSP genblk1[355].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[356].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[356].mac_i/mul_out_reg is absorbed into DSP genblk1[356].mac_i/mul_out_reg.
DSP Report: operator genblk1[356].mac_i/intermed is absorbed into DSP genblk1[356].mac_i/mul_out_reg.
DSP Report: operator genblk1[356].mac_i/intermed0 is absorbed into DSP genblk1[356].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[357].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[357].mac_i/mul_out_reg is absorbed into DSP genblk1[357].mac_i/mul_out_reg.
DSP Report: operator genblk1[357].mac_i/intermed is absorbed into DSP genblk1[357].mac_i/mul_out_reg.
DSP Report: operator genblk1[357].mac_i/intermed0 is absorbed into DSP genblk1[357].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[358].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[358].mac_i/mul_out_reg is absorbed into DSP genblk1[358].mac_i/mul_out_reg.
DSP Report: operator genblk1[358].mac_i/intermed is absorbed into DSP genblk1[358].mac_i/mul_out_reg.
DSP Report: operator genblk1[358].mac_i/intermed0 is absorbed into DSP genblk1[358].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[359].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[359].mac_i/mul_out_reg is absorbed into DSP genblk1[359].mac_i/mul_out_reg.
DSP Report: operator genblk1[359].mac_i/intermed is absorbed into DSP genblk1[359].mac_i/mul_out_reg.
DSP Report: operator genblk1[359].mac_i/intermed0 is absorbed into DSP genblk1[359].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[360].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[360].mac_i/mul_out_reg is absorbed into DSP genblk1[360].mac_i/mul_out_reg.
DSP Report: operator genblk1[360].mac_i/intermed is absorbed into DSP genblk1[360].mac_i/mul_out_reg.
DSP Report: operator genblk1[360].mac_i/intermed0 is absorbed into DSP genblk1[360].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[361].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[361].mac_i/mul_out_reg is absorbed into DSP genblk1[361].mac_i/mul_out_reg.
DSP Report: operator genblk1[361].mac_i/intermed is absorbed into DSP genblk1[361].mac_i/mul_out_reg.
DSP Report: operator genblk1[361].mac_i/intermed0 is absorbed into DSP genblk1[361].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[362].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[362].mac_i/mul_out_reg is absorbed into DSP genblk1[362].mac_i/mul_out_reg.
DSP Report: operator genblk1[362].mac_i/intermed is absorbed into DSP genblk1[362].mac_i/mul_out_reg.
DSP Report: operator genblk1[362].mac_i/intermed0 is absorbed into DSP genblk1[362].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[363].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[363].mac_i/mul_out_reg is absorbed into DSP genblk1[363].mac_i/mul_out_reg.
DSP Report: operator genblk1[363].mac_i/intermed is absorbed into DSP genblk1[363].mac_i/mul_out_reg.
DSP Report: operator genblk1[363].mac_i/intermed0 is absorbed into DSP genblk1[363].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[364].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[364].mac_i/mul_out_reg is absorbed into DSP genblk1[364].mac_i/mul_out_reg.
DSP Report: operator genblk1[364].mac_i/intermed is absorbed into DSP genblk1[364].mac_i/mul_out_reg.
DSP Report: operator genblk1[364].mac_i/intermed0 is absorbed into DSP genblk1[364].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[365].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[365].mac_i/mul_out_reg is absorbed into DSP genblk1[365].mac_i/mul_out_reg.
DSP Report: operator genblk1[365].mac_i/intermed is absorbed into DSP genblk1[365].mac_i/mul_out_reg.
DSP Report: operator genblk1[365].mac_i/intermed0 is absorbed into DSP genblk1[365].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[366].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[366].mac_i/mul_out_reg is absorbed into DSP genblk1[366].mac_i/mul_out_reg.
DSP Report: operator genblk1[366].mac_i/intermed is absorbed into DSP genblk1[366].mac_i/mul_out_reg.
DSP Report: operator genblk1[366].mac_i/intermed0 is absorbed into DSP genblk1[366].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[367].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[367].mac_i/mul_out_reg is absorbed into DSP genblk1[367].mac_i/mul_out_reg.
DSP Report: operator genblk1[367].mac_i/intermed is absorbed into DSP genblk1[367].mac_i/mul_out_reg.
DSP Report: operator genblk1[367].mac_i/intermed0 is absorbed into DSP genblk1[367].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[105].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[105].mac_i/mul_out_reg is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: operator genblk1[105].mac_i/intermed is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: operator genblk1[105].mac_i/intermed0 is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[104].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[104].mac_i/mul_out_reg is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: operator genblk1[104].mac_i/intermed is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: operator genblk1[104].mac_i/intermed0 is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[206][12]' (FDE) to 'i_0/kernel_regs_reg[206][13]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[206][13]' (FDE) to 'i_0/kernel_regs_reg[206][14]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[206][14]' (FDE) to 'i_0/kernel_regs_reg[206][15]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[205][12]' (FDE) to 'i_0/kernel_regs_reg[205][13]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[205][13]' (FDE) to 'i_0/kernel_regs_reg[205][14]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[205][14]' (FDE) to 'i_0/kernel_regs_reg[205][15]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[204][12]' (FDE) to 'i_0/kernel_regs_reg[204][13]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[204][13]' (FDE) to 'i_0/kernel_regs_reg[204][14]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[204][14]' (FDE) to 'i_0/kernel_regs_reg[204][15]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[207][12]' (FDE) to 'i_0/kernel_regs_reg[207][13]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[207][13]' (FDE) to 'i_0/kernel_regs_reg[207][14]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[207][14]' (FDE) to 'i_0/kernel_regs_reg[207][15]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[203][12]' (FDE) to 'i_0/kernel_regs_reg[203][13]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[203][13]' (FDE) to 'i_0/kernel_regs_reg[203][14]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[203][14]' (FDE) to 'i_0/kernel_regs_reg[203][15]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[202][12]' (FDE) to 'i_0/kernel_regs_reg[202][13]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[202][13]' (FDE) to 'i_0/kernel_regs_reg[202][14]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[202][14]' (FDE) to 'i_0/kernel_regs_reg[202][15]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[200][12]' (FDE) to 'i_0/kernel_regs_reg[200][13]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[200][13]' (FDE) to 'i_0/kernel_regs_reg[200][14]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[200][14]' (FDE) to 'i_0/kernel_regs_reg[200][15]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[102][12]' (FDE) to 'i_0/kernel_regs_reg[102][13]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[102][13]' (FDE) to 'i_0/kernel_regs_reg[102][14]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[102][14]' (FDE) to 'i_0/kernel_regs_reg[102][15]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[199][12]' (FDE) to 'i_0/kernel_regs_reg[199][13]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[199][13]' (FDE) to 'i_0/kernel_regs_reg[199][14]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[199][14]' (FDE) to 'i_0/kernel_regs_reg[199][15]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[103][11]' (FDE) to 'i_0/kernel_regs_reg[103][12]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[103][12]' (FDE) to 'i_0/kernel_regs_reg[103][13]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[103][13]' (FDE) to 'i_0/kernel_regs_reg[103][14]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[103][14]' (FDE) to 'i_0/kernel_regs_reg[103][15]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[197][11]' (FDE) to 'i_0/kernel_regs_reg[197][12]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[197][12]' (FDE) to 'i_0/kernel_regs_reg[197][13]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[197][13]' (FDE) to 'i_0/kernel_regs_reg[197][14]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[197][14]' (FDE) to 'i_0/kernel_regs_reg[197][15]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[196][12]' (FDE) to 'i_0/kernel_regs_reg[196][13]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[196][13]' (FDE) to 'i_0/kernel_regs_reg[196][14]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[196][14]' (FDE) to 'i_0/kernel_regs_reg[196][15]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[210][12]' (FDE) to 'i_0/kernel_regs_reg[210][13]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[210][13]' (FDE) to 'i_0/kernel_regs_reg[210][14]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[210][14]' (FDE) to 'i_0/kernel_regs_reg[210][15]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[211][11]' (FDE) to 'i_0/kernel_regs_reg[211][12]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[211][12]' (FDE) to 'i_0/kernel_regs_reg[211][13]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[211][13]' (FDE) to 'i_0/kernel_regs_reg[211][14]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[211][14]' (FDE) to 'i_0/kernel_regs_reg[211][15]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[99][11]' (FDE) to 'i_0/kernel_regs_reg[99][12]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[99][12]' (FDE) to 'i_0/kernel_regs_reg[99][13]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[99][13]' (FDE) to 'i_0/kernel_regs_reg[99][14]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[99][14]' (FDE) to 'i_0/kernel_regs_reg[99][15]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[98][12]' (FDE) to 'i_0/kernel_regs_reg[98][13]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[98][13]' (FDE) to 'i_0/kernel_regs_reg[98][14]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[98][14]' (FDE) to 'i_0/kernel_regs_reg[98][15]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[212][11]' (FDE) to 'i_0/kernel_regs_reg[212][12]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[212][12]' (FDE) to 'i_0/kernel_regs_reg[212][13]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[212][13]' (FDE) to 'i_0/kernel_regs_reg[212][14]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[212][14]' (FDE) to 'i_0/kernel_regs_reg[212][15]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[213][12]' (FDE) to 'i_0/kernel_regs_reg[213][13]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[213][13]' (FDE) to 'i_0/kernel_regs_reg[213][14]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[213][14]' (FDE) to 'i_0/kernel_regs_reg[213][15]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[194][11]' (FDE) to 'i_0/kernel_regs_reg[194][12]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[194][12]' (FDE) to 'i_0/kernel_regs_reg[194][13]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[194][13]' (FDE) to 'i_0/kernel_regs_reg[194][14]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[194][14]' (FDE) to 'i_0/kernel_regs_reg[194][15]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[215][11]' (FDE) to 'i_0/kernel_regs_reg[215][12]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[215][12]' (FDE) to 'i_0/kernel_regs_reg[215][13]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[215][13]' (FDE) to 'i_0/kernel_regs_reg[215][14]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[215][14]' (FDE) to 'i_0/kernel_regs_reg[215][15]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[193][11]' (FDE) to 'i_0/kernel_regs_reg[193][12]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[193][12]' (FDE) to 'i_0/kernel_regs_reg[193][13]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[193][13]' (FDE) to 'i_0/kernel_regs_reg[193][14]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[193][14]' (FDE) to 'i_0/kernel_regs_reg[193][15]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[217][11]' (FDE) to 'i_0/kernel_regs_reg[217][12]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[217][12]' (FDE) to 'i_0/kernel_regs_reg[217][13]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[217][13]' (FDE) to 'i_0/kernel_regs_reg[217][14]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[217][14]' (FDE) to 'i_0/kernel_regs_reg[217][15]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[218][12]' (FDE) to 'i_0/kernel_regs_reg[218][13]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[218][13]' (FDE) to 'i_0/kernel_regs_reg[218][14]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[218][14]' (FDE) to 'i_0/kernel_regs_reg[218][15]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[219][12]' (FDE) to 'i_0/kernel_regs_reg[219][13]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[219][13]' (FDE) to 'i_0/kernel_regs_reg[219][14]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[219][14]' (FDE) to 'i_0/kernel_regs_reg[219][15]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[220][11]' (FDE) to 'i_0/kernel_regs_reg[220][12]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[220][12]' (FDE) to 'i_0/kernel_regs_reg[220][13]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[220][13]' (FDE) to 'i_0/kernel_regs_reg[220][14]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[220][14]' (FDE) to 'i_0/kernel_regs_reg[220][15]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[192][11]' (FDE) to 'i_0/kernel_regs_reg[192][12]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[192][12]' (FDE) to 'i_0/kernel_regs_reg[192][13]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[192][13]' (FDE) to 'i_0/kernel_regs_reg[192][14]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[192][14]' (FDE) to 'i_0/kernel_regs_reg[192][15]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[221][12]' (FDE) to 'i_0/kernel_regs_reg[221][13]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[221][13]' (FDE) to 'i_0/kernel_regs_reg[221][14]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[221][14]' (FDE) to 'i_0/kernel_regs_reg[221][15]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[222][11]' (FDE) to 'i_0/kernel_regs_reg[222][12]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[222][12]' (FDE) to 'i_0/kernel_regs_reg[222][13]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[222][13]' (FDE) to 'i_0/kernel_regs_reg[222][14]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[222][14]' (FDE) to 'i_0/kernel_regs_reg[222][15]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[223][12]' (FDE) to 'i_0/kernel_regs_reg[223][13]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[223][13]' (FDE) to 'i_0/kernel_regs_reg[223][14]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[223][14]' (FDE) to 'i_0/kernel_regs_reg[223][15]'
INFO: [Synth 8-3886] merging instance 'i_0/kernel_regs_reg[97][12]' (FDE) to 'i_0/kernel_regs_reg[97][13]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:07:26 ; elapsed = 00:07:44 . Memory (MB): peak = 2549.629 ; gain = 1194.172 ; free physical = 772 ; free virtual = 3803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+------------+---------------+----------------+
|Module Name       | RTL Object | Depth x Width | Implemented As | 
+------------------+------------+---------------+----------------+
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
|rom_fire9_expand1 | p_0_out    | 128x16        | LUT            | 
+------------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire9_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |fire9_expand1__GB0 |           1|     16726|
|2     |fire9_expand1__GB1 |           1|      1521|
|3     |fire9_expand1__GB2 |           1|      1128|
|4     |fire9_expand1__GB3 |           1|      3170|
|5     |fire9_expand1__GB4 |           1|      5835|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:07:38 ; elapsed = 00:07:57 . Memory (MB): peak = 2549.629 ; gain = 1194.172 ; free physical = 624 ; free virtual = 3682
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:10:19 ; elapsed = 00:10:44 . Memory (MB): peak = 2549.629 ; gain = 1194.172 ; free physical = 540 ; free virtual = 3614
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |fire9_expand1_GT0 |           1|     28371|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:10:35 ; elapsed = 00:11:01 . Memory (MB): peak = 2563.754 ; gain = 1208.297 ; free physical = 647 ; free virtual = 3748
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net layer_en_reg is driving 368 big block pins (URAM, BRAM and DSP loads). Created 37 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:10:39 ; elapsed = 00:11:05 . Memory (MB): peak = 2563.754 ; gain = 1208.297 ; free physical = 604 ; free virtual = 3748
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:10:39 ; elapsed = 00:11:05 . Memory (MB): peak = 2563.754 ; gain = 1208.297 ; free physical = 604 ; free virtual = 3747
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:10:48 ; elapsed = 00:11:14 . Memory (MB): peak = 2563.754 ; gain = 1208.297 ; free physical = 523 ; free virtual = 3725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:11:08 ; elapsed = 00:11:34 . Memory (MB): peak = 2563.754 ; gain = 1208.297 ; free physical = 415 ; free virtual = 3747
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:11:09 ; elapsed = 00:11:35 . Memory (MB): peak = 2563.754 ; gain = 1208.297 ; free physical = 414 ; free virtual = 3747
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:11:09 ; elapsed = 00:11:35 . Memory (MB): peak = 2563.754 ; gain = 1208.297 ; free physical = 410 ; free virtual = 3747
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |  2914|
|2     |DSP48E1 |   368|
|3     |LUT1    |  1257|
|4     |LUT2    |     5|
|5     |LUT3    |   432|
|6     |LUT4    |   373|
|7     |LUT5    |     8|
|8     |LUT6    |  9119|
|9     |MUXF7   |  4238|
|10    |FDRE    |  6016|
|11    |FDSE    |     1|
+------+--------+------+

Report Instance Areas: 
+------+-----------------------+------------------+------+
|      |Instance               |Module            |Cells |
+------+-----------------------+------------------+------+
|1     |top                    |                  | 24731|
|2     |  \genblk1[0].mac_i    |mac               |    37|
|3     |  \genblk1[100].mac_i  |mac_0             |    35|
|4     |  \genblk1[101].mac_i  |mac_1             |    39|
|5     |  \genblk1[102].mac_i  |mac_2             |    36|
|6     |  \genblk1[103].mac_i  |mac_3             |    39|
|7     |  \genblk1[104].mac_i  |mac_4             |    39|
|8     |  \genblk1[105].mac_i  |mac_5             |    38|
|9     |  \genblk1[106].mac_i  |mac_6             |    38|
|10    |  \genblk1[107].mac_i  |mac_7             |    36|
|11    |  \genblk1[108].mac_i  |mac_8             |    38|
|12    |  \genblk1[109].mac_i  |mac_9             |    36|
|13    |  \genblk1[10].mac_i   |mac_10            |    39|
|14    |  \genblk1[110].mac_i  |mac_11            |    38|
|15    |  \genblk1[111].mac_i  |mac_12            |    38|
|16    |  \genblk1[112].mac_i  |mac_13            |    35|
|17    |  \genblk1[113].mac_i  |mac_14            |    34|
|18    |  \genblk1[114].mac_i  |mac_15            |    39|
|19    |  \genblk1[115].mac_i  |mac_16            |    40|
|20    |  \genblk1[116].mac_i  |mac_17            |    39|
|21    |  \genblk1[117].mac_i  |mac_18            |    36|
|22    |  \genblk1[118].mac_i  |mac_19            |    36|
|23    |  \genblk1[119].mac_i  |mac_20            |    37|
|24    |  \genblk1[11].mac_i   |mac_21            |    37|
|25    |  \genblk1[120].mac_i  |mac_22            |    37|
|26    |  \genblk1[121].mac_i  |mac_23            |    37|
|27    |  \genblk1[122].mac_i  |mac_24            |    34|
|28    |  \genblk1[123].mac_i  |mac_25            |    36|
|29    |  \genblk1[124].mac_i  |mac_26            |    37|
|30    |  \genblk1[125].mac_i  |mac_27            |    36|
|31    |  \genblk1[126].mac_i  |mac_28            |    38|
|32    |  \genblk1[127].mac_i  |mac_29            |    36|
|33    |  \genblk1[128].mac_i  |mac_30            |    37|
|34    |  \genblk1[129].mac_i  |mac_31            |    37|
|35    |  \genblk1[12].mac_i   |mac_32            |    35|
|36    |  \genblk1[130].mac_i  |mac_33            |    36|
|37    |  \genblk1[131].mac_i  |mac_34            |    37|
|38    |  \genblk1[132].mac_i  |mac_35            |    40|
|39    |  \genblk1[133].mac_i  |mac_36            |    38|
|40    |  \genblk1[134].mac_i  |mac_37            |    36|
|41    |  \genblk1[135].mac_i  |mac_38            |    33|
|42    |  \genblk1[136].mac_i  |mac_39            |    38|
|43    |  \genblk1[137].mac_i  |mac_40            |    38|
|44    |  \genblk1[138].mac_i  |mac_41            |    36|
|45    |  \genblk1[139].mac_i  |mac_42            |    40|
|46    |  \genblk1[13].mac_i   |mac_43            |    36|
|47    |  \genblk1[140].mac_i  |mac_44            |    36|
|48    |  \genblk1[141].mac_i  |mac_45            |    33|
|49    |  \genblk1[142].mac_i  |mac_46            |    39|
|50    |  \genblk1[143].mac_i  |mac_47            |    37|
|51    |  \genblk1[144].mac_i  |mac_48            |    37|
|52    |  \genblk1[145].mac_i  |mac_49            |    39|
|53    |  \genblk1[146].mac_i  |mac_50            |    36|
|54    |  \genblk1[147].mac_i  |mac_51            |    35|
|55    |  \genblk1[148].mac_i  |mac_52            |    39|
|56    |  \genblk1[149].mac_i  |mac_53            |    38|
|57    |  \genblk1[14].mac_i   |mac_54            |    35|
|58    |  \genblk1[150].mac_i  |mac_55            |    39|
|59    |  \genblk1[151].mac_i  |mac_56            |    37|
|60    |  \genblk1[152].mac_i  |mac_57            |    38|
|61    |  \genblk1[153].mac_i  |mac_58            |    39|
|62    |  \genblk1[154].mac_i  |mac_59            |    37|
|63    |  \genblk1[155].mac_i  |mac_60            |    36|
|64    |  \genblk1[156].mac_i  |mac_61            |    38|
|65    |  \genblk1[157].mac_i  |mac_62            |    36|
|66    |  \genblk1[158].mac_i  |mac_63            |    37|
|67    |  \genblk1[159].mac_i  |mac_64            |    37|
|68    |  \genblk1[15].mac_i   |mac_65            |    38|
|69    |  \genblk1[160].mac_i  |mac_66            |    37|
|70    |  \genblk1[161].mac_i  |mac_67            |    36|
|71    |  \genblk1[162].mac_i  |mac_68            |    35|
|72    |  \genblk1[163].mac_i  |mac_69            |    38|
|73    |  \genblk1[164].mac_i  |mac_70            |    35|
|74    |  \genblk1[165].mac_i  |mac_71            |    37|
|75    |  \genblk1[166].mac_i  |mac_72            |    36|
|76    |  \genblk1[167].mac_i  |mac_73            |    38|
|77    |  \genblk1[168].mac_i  |mac_74            |    38|
|78    |  \genblk1[169].mac_i  |mac_75            |    37|
|79    |  \genblk1[16].mac_i   |mac_76            |    34|
|80    |  \genblk1[170].mac_i  |mac_77            |    38|
|81    |  \genblk1[171].mac_i  |mac_78            |    39|
|82    |  \genblk1[172].mac_i  |mac_79            |    38|
|83    |  \genblk1[173].mac_i  |mac_80            |    38|
|84    |  \genblk1[174].mac_i  |mac_81            |    37|
|85    |  \genblk1[175].mac_i  |mac_82            |    36|
|86    |  \genblk1[176].mac_i  |mac_83            |    39|
|87    |  \genblk1[177].mac_i  |mac_84            |    37|
|88    |  \genblk1[178].mac_i  |mac_85            |    37|
|89    |  \genblk1[179].mac_i  |mac_86            |    37|
|90    |  \genblk1[17].mac_i   |mac_87            |    37|
|91    |  \genblk1[180].mac_i  |mac_88            |    35|
|92    |  \genblk1[181].mac_i  |mac_89            |    38|
|93    |  \genblk1[182].mac_i  |mac_90            |    37|
|94    |  \genblk1[183].mac_i  |mac_91            |    37|
|95    |  \genblk1[184].mac_i  |mac_92            |    38|
|96    |  \genblk1[185].mac_i  |mac_93            |    38|
|97    |  \genblk1[186].mac_i  |mac_94            |    38|
|98    |  \genblk1[187].mac_i  |mac_95            |    36|
|99    |  \genblk1[188].mac_i  |mac_96            |    39|
|100   |  \genblk1[189].mac_i  |mac_97            |    39|
|101   |  \genblk1[18].mac_i   |mac_98            |    37|
|102   |  \genblk1[190].mac_i  |mac_99            |    37|
|103   |  \genblk1[191].mac_i  |mac_100           |    38|
|104   |  \genblk1[192].mac_i  |mac_101           |    36|
|105   |  \genblk1[193].mac_i  |mac_102           |    38|
|106   |  \genblk1[194].mac_i  |mac_103           |    35|
|107   |  \genblk1[195].mac_i  |mac_104           |    37|
|108   |  \genblk1[196].mac_i  |mac_105           |    39|
|109   |  \genblk1[197].mac_i  |mac_106           |    36|
|110   |  \genblk1[198].mac_i  |mac_107           |    37|
|111   |  \genblk1[199].mac_i  |mac_108           |    36|
|112   |  \genblk1[19].mac_i   |mac_109           |    39|
|113   |  \genblk1[1].mac_i    |mac_110           |    37|
|114   |  \genblk1[200].mac_i  |mac_111           |    35|
|115   |  \genblk1[201].mac_i  |mac_112           |    38|
|116   |  \genblk1[202].mac_i  |mac_113           |    37|
|117   |  \genblk1[203].mac_i  |mac_114           |    36|
|118   |  \genblk1[204].mac_i  |mac_115           |    38|
|119   |  \genblk1[205].mac_i  |mac_116           |    39|
|120   |  \genblk1[206].mac_i  |mac_117           |    37|
|121   |  \genblk1[207].mac_i  |mac_118           |    36|
|122   |  \genblk1[208].mac_i  |mac_119           |    35|
|123   |  \genblk1[209].mac_i  |mac_120           |    37|
|124   |  \genblk1[20].mac_i   |mac_121           |    39|
|125   |  \genblk1[210].mac_i  |mac_122           |    39|
|126   |  \genblk1[211].mac_i  |mac_123           |    36|
|127   |  \genblk1[212].mac_i  |mac_124           |    37|
|128   |  \genblk1[213].mac_i  |mac_125           |    41|
|129   |  \genblk1[214].mac_i  |mac_126           |    37|
|130   |  \genblk1[215].mac_i  |mac_127           |    37|
|131   |  \genblk1[216].mac_i  |mac_128           |    36|
|132   |  \genblk1[217].mac_i  |mac_129           |    37|
|133   |  \genblk1[218].mac_i  |mac_130           |    38|
|134   |  \genblk1[219].mac_i  |mac_131           |    37|
|135   |  \genblk1[21].mac_i   |mac_132           |    37|
|136   |  \genblk1[220].mac_i  |mac_133           |    36|
|137   |  \genblk1[221].mac_i  |mac_134           |    36|
|138   |  \genblk1[222].mac_i  |mac_135           |    36|
|139   |  \genblk1[223].mac_i  |mac_136           |    37|
|140   |  \genblk1[224].mac_i  |mac_137           |    39|
|141   |  \genblk1[225].mac_i  |mac_138           |    36|
|142   |  \genblk1[226].mac_i  |mac_139           |    36|
|143   |  \genblk1[227].mac_i  |mac_140           |    36|
|144   |  \genblk1[228].mac_i  |mac_141           |    37|
|145   |  \genblk1[229].mac_i  |mac_142           |    36|
|146   |  \genblk1[22].mac_i   |mac_143           |    35|
|147   |  \genblk1[230].mac_i  |mac_144           |    39|
|148   |  \genblk1[231].mac_i  |mac_145           |    35|
|149   |  \genblk1[232].mac_i  |mac_146           |    36|
|150   |  \genblk1[233].mac_i  |mac_147           |    38|
|151   |  \genblk1[234].mac_i  |mac_148           |    38|
|152   |  \genblk1[235].mac_i  |mac_149           |    38|
|153   |  \genblk1[236].mac_i  |mac_150           |    37|
|154   |  \genblk1[237].mac_i  |mac_151           |    38|
|155   |  \genblk1[238].mac_i  |mac_152           |    37|
|156   |  \genblk1[239].mac_i  |mac_153           |    37|
|157   |  \genblk1[23].mac_i   |mac_154           |    37|
|158   |  \genblk1[240].mac_i  |mac_155           |    37|
|159   |  \genblk1[241].mac_i  |mac_156           |    37|
|160   |  \genblk1[242].mac_i  |mac_157           |    36|
|161   |  \genblk1[243].mac_i  |mac_158           |    38|
|162   |  \genblk1[244].mac_i  |mac_159           |    36|
|163   |  \genblk1[245].mac_i  |mac_160           |    32|
|164   |  \genblk1[246].mac_i  |mac_161           |    41|
|165   |  \genblk1[247].mac_i  |mac_162           |    39|
|166   |  \genblk1[248].mac_i  |mac_163           |    37|
|167   |  \genblk1[249].mac_i  |mac_164           |    38|
|168   |  \genblk1[24].mac_i   |mac_165           |    36|
|169   |  \genblk1[250].mac_i  |mac_166           |    36|
|170   |  \genblk1[251].mac_i  |mac_167           |    36|
|171   |  \genblk1[252].mac_i  |mac_168           |    36|
|172   |  \genblk1[253].mac_i  |mac_169           |    37|
|173   |  \genblk1[254].mac_i  |mac_170           |    37|
|174   |  \genblk1[255].mac_i  |mac_171           |    38|
|175   |  \genblk1[256].mac_i  |mac_172           |    37|
|176   |  \genblk1[257].mac_i  |mac_173           |    39|
|177   |  \genblk1[258].mac_i  |mac_174           |    36|
|178   |  \genblk1[259].mac_i  |mac_175           |    35|
|179   |  \genblk1[25].mac_i   |mac_176           |    33|
|180   |  \genblk1[260].mac_i  |mac_177           |    35|
|181   |  \genblk1[261].mac_i  |mac_178           |    36|
|182   |  \genblk1[262].mac_i  |mac_179           |    36|
|183   |  \genblk1[263].mac_i  |mac_180           |    38|
|184   |  \genblk1[264].mac_i  |mac_181           |    35|
|185   |  \genblk1[265].mac_i  |mac_182           |    37|
|186   |  \genblk1[266].mac_i  |mac_183           |    40|
|187   |  \genblk1[267].mac_i  |mac_184           |    39|
|188   |  \genblk1[268].mac_i  |mac_185           |    38|
|189   |  \genblk1[269].mac_i  |mac_186           |    38|
|190   |  \genblk1[26].mac_i   |mac_187           |    33|
|191   |  \genblk1[270].mac_i  |mac_188           |    36|
|192   |  \genblk1[271].mac_i  |mac_189           |    38|
|193   |  \genblk1[272].mac_i  |mac_190           |    38|
|194   |  \genblk1[273].mac_i  |mac_191           |    37|
|195   |  \genblk1[274].mac_i  |mac_192           |    37|
|196   |  \genblk1[275].mac_i  |mac_193           |    39|
|197   |  \genblk1[276].mac_i  |mac_194           |    37|
|198   |  \genblk1[277].mac_i  |mac_195           |    39|
|199   |  \genblk1[278].mac_i  |mac_196           |    36|
|200   |  \genblk1[279].mac_i  |mac_197           |    37|
|201   |  \genblk1[27].mac_i   |mac_198           |    37|
|202   |  \genblk1[280].mac_i  |mac_199           |    38|
|203   |  \genblk1[281].mac_i  |mac_200           |    36|
|204   |  \genblk1[282].mac_i  |mac_201           |    39|
|205   |  \genblk1[283].mac_i  |mac_202           |    38|
|206   |  \genblk1[284].mac_i  |mac_203           |    37|
|207   |  \genblk1[285].mac_i  |mac_204           |    38|
|208   |  \genblk1[286].mac_i  |mac_205           |    37|
|209   |  \genblk1[287].mac_i  |mac_206           |    37|
|210   |  \genblk1[288].mac_i  |mac_207           |    36|
|211   |  \genblk1[289].mac_i  |mac_208           |    39|
|212   |  \genblk1[28].mac_i   |mac_209           |    34|
|213   |  \genblk1[290].mac_i  |mac_210           |    37|
|214   |  \genblk1[291].mac_i  |mac_211           |    37|
|215   |  \genblk1[292].mac_i  |mac_212           |    35|
|216   |  \genblk1[293].mac_i  |mac_213           |    38|
|217   |  \genblk1[294].mac_i  |mac_214           |    39|
|218   |  \genblk1[295].mac_i  |mac_215           |    35|
|219   |  \genblk1[296].mac_i  |mac_216           |    38|
|220   |  \genblk1[297].mac_i  |mac_217           |    38|
|221   |  \genblk1[298].mac_i  |mac_218           |    40|
|222   |  \genblk1[299].mac_i  |mac_219           |    38|
|223   |  \genblk1[29].mac_i   |mac_220           |    38|
|224   |  \genblk1[2].mac_i    |mac_221           |    37|
|225   |  \genblk1[300].mac_i  |mac_222           |    36|
|226   |  \genblk1[301].mac_i  |mac_223           |    37|
|227   |  \genblk1[302].mac_i  |mac_224           |    36|
|228   |  \genblk1[303].mac_i  |mac_225           |    38|
|229   |  \genblk1[304].mac_i  |mac_226           |    36|
|230   |  \genblk1[305].mac_i  |mac_227           |    38|
|231   |  \genblk1[306].mac_i  |mac_228           |    40|
|232   |  \genblk1[307].mac_i  |mac_229           |    37|
|233   |  \genblk1[308].mac_i  |mac_230           |    37|
|234   |  \genblk1[309].mac_i  |mac_231           |    39|
|235   |  \genblk1[30].mac_i   |mac_232           |    38|
|236   |  \genblk1[310].mac_i  |mac_233           |    36|
|237   |  \genblk1[311].mac_i  |mac_234           |    38|
|238   |  \genblk1[312].mac_i  |mac_235           |    37|
|239   |  \genblk1[313].mac_i  |mac_236           |    38|
|240   |  \genblk1[314].mac_i  |mac_237           |    39|
|241   |  \genblk1[315].mac_i  |mac_238           |    35|
|242   |  \genblk1[316].mac_i  |mac_239           |    35|
|243   |  \genblk1[317].mac_i  |mac_240           |    38|
|244   |  \genblk1[318].mac_i  |mac_241           |    38|
|245   |  \genblk1[319].mac_i  |mac_242           |    37|
|246   |  \genblk1[31].mac_i   |mac_243           |    40|
|247   |  \genblk1[320].mac_i  |mac_244           |    36|
|248   |  \genblk1[321].mac_i  |mac_245           |    38|
|249   |  \genblk1[322].mac_i  |mac_246           |    34|
|250   |  \genblk1[323].mac_i  |mac_247           |    36|
|251   |  \genblk1[324].mac_i  |mac_248           |    35|
|252   |  \genblk1[325].mac_i  |mac_249           |    37|
|253   |  \genblk1[326].mac_i  |mac_250           |    38|
|254   |  \genblk1[327].mac_i  |mac_251           |    37|
|255   |  \genblk1[328].mac_i  |mac_252           |    38|
|256   |  \genblk1[329].mac_i  |mac_253           |    40|
|257   |  \genblk1[32].mac_i   |mac_254           |    38|
|258   |  \genblk1[330].mac_i  |mac_255           |    37|
|259   |  \genblk1[331].mac_i  |mac_256           |    39|
|260   |  \genblk1[332].mac_i  |mac_257           |    38|
|261   |  \genblk1[333].mac_i  |mac_258           |    34|
|262   |  \genblk1[334].mac_i  |mac_259           |    36|
|263   |  \genblk1[335].mac_i  |mac_260           |    35|
|264   |  \genblk1[336].mac_i  |mac_261           |    36|
|265   |  \genblk1[337].mac_i  |mac_262           |    38|
|266   |  \genblk1[338].mac_i  |mac_263           |    38|
|267   |  \genblk1[339].mac_i  |mac_264           |    37|
|268   |  \genblk1[33].mac_i   |mac_265           |    34|
|269   |  \genblk1[340].mac_i  |mac_266           |    36|
|270   |  \genblk1[341].mac_i  |mac_267           |    61|
|271   |  \genblk1[342].mac_i  |mac_268           |    38|
|272   |  \genblk1[343].mac_i  |mac_269           |    39|
|273   |  \genblk1[344].mac_i  |mac_270           |    34|
|274   |  \genblk1[345].mac_i  |mac_271           |    37|
|275   |  \genblk1[346].mac_i  |mac_272           |    41|
|276   |  \genblk1[347].mac_i  |mac_273           |    36|
|277   |  \genblk1[348].mac_i  |mac_274           |    39|
|278   |  \genblk1[349].mac_i  |mac_275           |    34|
|279   |  \genblk1[34].mac_i   |mac_276           |    37|
|280   |  \genblk1[350].mac_i  |mac_277           |    37|
|281   |  \genblk1[351].mac_i  |mac_278           |    36|
|282   |  \genblk1[352].mac_i  |mac_279           |    37|
|283   |  \genblk1[353].mac_i  |mac_280           |    32|
|284   |  \genblk1[354].mac_i  |mac_281           |    35|
|285   |  \genblk1[355].mac_i  |mac_282           |    36|
|286   |  \genblk1[356].mac_i  |mac_283           |    38|
|287   |  \genblk1[357].mac_i  |mac_284           |    38|
|288   |  \genblk1[358].mac_i  |mac_285           |    39|
|289   |  \genblk1[359].mac_i  |mac_286           |    36|
|290   |  \genblk1[35].mac_i   |mac_287           |    38|
|291   |  \genblk1[360].mac_i  |mac_288           |    36|
|292   |  \genblk1[361].mac_i  |mac_289           |    36|
|293   |  \genblk1[362].mac_i  |mac_290           |    38|
|294   |  \genblk1[363].mac_i  |mac_291           |    35|
|295   |  \genblk1[364].mac_i  |mac_292           |    37|
|296   |  \genblk1[365].mac_i  |mac_293           |    39|
|297   |  \genblk1[366].mac_i  |mac_294           |    40|
|298   |  \genblk1[367].mac_i  |mac_295           |    36|
|299   |  \genblk1[36].mac_i   |mac_296           |    37|
|300   |  \genblk1[37].mac_i   |mac_297           |    37|
|301   |  \genblk1[38].mac_i   |mac_298           |    37|
|302   |  \genblk1[39].mac_i   |mac_299           |    38|
|303   |  \genblk1[3].mac_i    |mac_300           |    36|
|304   |  \genblk1[40].mac_i   |mac_301           |    38|
|305   |  \genblk1[41].mac_i   |mac_302           |    37|
|306   |  \genblk1[42].mac_i   |mac_303           |    37|
|307   |  \genblk1[43].mac_i   |mac_304           |    36|
|308   |  \genblk1[44].mac_i   |mac_305           |    37|
|309   |  \genblk1[45].mac_i   |mac_306           |    39|
|310   |  \genblk1[46].mac_i   |mac_307           |    34|
|311   |  \genblk1[47].mac_i   |mac_308           |    37|
|312   |  \genblk1[48].mac_i   |mac_309           |    36|
|313   |  \genblk1[49].mac_i   |mac_310           |    40|
|314   |  \genblk1[4].mac_i    |mac_311           |    37|
|315   |  \genblk1[50].mac_i   |mac_312           |    38|
|316   |  \genblk1[51].mac_i   |mac_313           |    37|
|317   |  \genblk1[52].mac_i   |mac_314           |    36|
|318   |  \genblk1[53].mac_i   |mac_315           |    39|
|319   |  \genblk1[54].mac_i   |mac_316           |    36|
|320   |  \genblk1[55].mac_i   |mac_317           |    36|
|321   |  \genblk1[56].mac_i   |mac_318           |    36|
|322   |  \genblk1[57].mac_i   |mac_319           |    36|
|323   |  \genblk1[58].mac_i   |mac_320           |    36|
|324   |  \genblk1[59].mac_i   |mac_321           |    39|
|325   |  \genblk1[5].mac_i    |mac_322           |    35|
|326   |  \genblk1[60].mac_i   |mac_323           |    38|
|327   |  \genblk1[61].mac_i   |mac_324           |    37|
|328   |  \genblk1[62].mac_i   |mac_325           |    37|
|329   |  \genblk1[63].mac_i   |mac_326           |    35|
|330   |  \genblk1[64].mac_i   |mac_327           |    36|
|331   |  \genblk1[65].mac_i   |mac_328           |    32|
|332   |  \genblk1[66].mac_i   |mac_329           |    39|
|333   |  \genblk1[67].mac_i   |mac_330           |    40|
|334   |  \genblk1[68].mac_i   |mac_331           |    37|
|335   |  \genblk1[69].mac_i   |mac_332           |    40|
|336   |  \genblk1[6].mac_i    |mac_333           |    34|
|337   |  \genblk1[70].mac_i   |mac_334           |    38|
|338   |  \genblk1[71].mac_i   |mac_335           |    38|
|339   |  \genblk1[72].mac_i   |mac_336           |    37|
|340   |  \genblk1[73].mac_i   |mac_337           |    37|
|341   |  \genblk1[74].mac_i   |mac_338           |    37|
|342   |  \genblk1[75].mac_i   |mac_339           |    34|
|343   |  \genblk1[76].mac_i   |mac_340           |    38|
|344   |  \genblk1[77].mac_i   |mac_341           |    38|
|345   |  \genblk1[78].mac_i   |mac_342           |    41|
|346   |  \genblk1[79].mac_i   |mac_343           |    35|
|347   |  \genblk1[7].mac_i    |mac_344           |    39|
|348   |  \genblk1[80].mac_i   |mac_345           |    39|
|349   |  \genblk1[81].mac_i   |mac_346           |    37|
|350   |  \genblk1[82].mac_i   |mac_347           |    35|
|351   |  \genblk1[83].mac_i   |mac_348           |    38|
|352   |  \genblk1[84].mac_i   |mac_349           |    38|
|353   |  \genblk1[85].mac_i   |mac_350           |    36|
|354   |  \genblk1[86].mac_i   |mac_351           |    38|
|355   |  \genblk1[87].mac_i   |mac_352           |    38|
|356   |  \genblk1[88].mac_i   |mac_353           |    37|
|357   |  \genblk1[89].mac_i   |mac_354           |    36|
|358   |  \genblk1[8].mac_i    |mac_355           |    35|
|359   |  \genblk1[90].mac_i   |mac_356           |    35|
|360   |  \genblk1[91].mac_i   |mac_357           |    36|
|361   |  \genblk1[92].mac_i   |mac_358           |    38|
|362   |  \genblk1[93].mac_i   |mac_359           |    37|
|363   |  \genblk1[94].mac_i   |mac_360           |    36|
|364   |  \genblk1[95].mac_i   |mac_361           |    35|
|365   |  \genblk1[96].mac_i   |mac_362           |    37|
|366   |  \genblk1[97].mac_i   |mac_363           |    36|
|367   |  \genblk1[98].mac_i   |mac_364           |    38|
|368   |  \genblk1[99].mac_i   |mac_365           |    35|
|369   |  \genblk1[9].mac_i    |mac_366           |    38|
|370   |  u_2                  |rom_fire9_expand1 |  4664|
+------+-----------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:11:09 ; elapsed = 00:11:35 . Memory (MB): peak = 2563.754 ; gain = 1208.297 ; free physical = 410 ; free virtual = 3747
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:10:49 ; elapsed = 00:11:15 . Memory (MB): peak = 2563.754 ; gain = 652.055 ; free physical = 478 ; free virtual = 3815
Synthesis Optimization Complete : Time (s): cpu = 00:11:09 ; elapsed = 00:11:35 . Memory (MB): peak = 2563.762 ; gain = 1208.297 ; free physical = 478 ; free virtual = 3815
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7520 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire9_expand1/temp.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire9_expand1/temp.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2563.762 ; gain = 0.000 ; free physical = 375 ; free virtual = 3728
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
327 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:11:20 ; elapsed = 00:11:45 . Memory (MB): peak = 2563.762 ; gain = 1216.289 ; free physical = 475 ; free virtual = 3829
# report_utilization -file utiliziation.rpt
# report_utilization -hierarchical -file hierarchical_utilization.rpt
# report_timing -file post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 2746.742 ; gain = 182.980 ; free physical = 154 ; free virtual = 3277
# write_checkpoint -force temp_syn.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2746.742 ; gain = 0.000 ; free physical = 149 ; free virtual = 3277
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2795.945 ; gain = 0.000 ; free physical = 143 ; free virtual = 3257
INFO: [Common 17-1381] The checkpoint '/home/gsaied/Desktop/old_rtl/fire9_expand1/temp_syn.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2799.133 ; gain = 52.391 ; free physical = 183 ; free virtual = 3255
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
# puts "Found setup timing violations => running physical optimization"
# report_timing -file slack.rpt
# }
# opt_design -directive ExploreSequentialArea
Command: opt_design -directive ExploreSequentialArea
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreSequentialArea
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2799.137 ; gain = 0.000 ; free physical = 176 ; free virtual = 3252

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: ee0cb4cd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2799.137 ; gain = 0.000 ; free physical = 172 ; free virtual = 3253

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ee0cb4cd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2842.133 ; gain = 0.000 ; free physical = 192 ; free virtual = 3264
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 5805c586

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2842.133 ; gain = 0.000 ; free physical = 196 ; free virtual = 3263
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: c77b11c3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2842.133 ; gain = 0.000 ; free physical = 189 ; free virtual = 3259
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: c77b11c3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2842.133 ; gain = 0.000 ; free physical = 190 ; free virtual = 3259
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1a7058251

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2842.133 ; gain = 0.000 ; free physical = 190 ; free virtual = 3265
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 6 Constant propagation | Checksum: 1a7058251

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2842.133 ; gain = 0.000 ; free physical = 190 ; free virtual = 3265
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 7 Sweep
Phase 7 Sweep | Checksum: 1a7058251

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2842.133 ; gain = 0.000 ; free physical = 178 ; free virtual = 3256
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 8 Resynthesis
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Opt 31-74] Optimized 1 modules.
INFO: [Opt 31-75] Optimized module 'fire9_expand1'.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 8 Resynthesis | Checksum: 13c7f4e10

Time (s): cpu = 00:01:16 ; elapsed = 00:00:50 . Memory (MB): peak = 2849.961 ; gain = 7.828 ; free physical = 689 ; free virtual = 3593
INFO: [Opt 31-389] Phase Resynthesis created 1197 cells and removed 1673 cells
INFO: [Opt 31-1021] In phase Resynthesis, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Post Processing Netlist
Phase 9 Post Processing Netlist | Checksum: 13c7f4e10

Time (s): cpu = 00:01:17 ; elapsed = 00:00:50 . Memory (MB): peak = 2849.961 ; gain = 7.828 ; free physical = 689 ; free virtual = 3593
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              2  |
|  Sweep                        |               0  |               0  |                                              2  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              2  |
|  Sweep                        |               0  |               0  |                                              2  |
|  Resynthesis                  |            1197  |            1673  |                                              2  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2849.961 ; gain = 0.000 ; free physical = 689 ; free virtual = 3593
Ending Logic Optimization Task | Checksum: 11c896041

Time (s): cpu = 00:01:20 ; elapsed = 00:00:54 . Memory (MB): peak = 2849.961 ; gain = 7.828 ; free physical = 715 ; free virtual = 3616

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 11c896041

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2849.961 ; gain = 0.000 ; free physical = 710 ; free virtual = 3616

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 11c896041

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2849.961 ; gain = 0.000 ; free physical = 710 ; free virtual = 3616

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2849.961 ; gain = 0.000 ; free physical = 710 ; free virtual = 3616
Ending Netlist Obfuscation Task | Checksum: 11c896041

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2849.961 ; gain = 0.000 ; free physical = 710 ; free virtual = 3616
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:24 ; elapsed = 00:00:57 . Memory (MB): peak = 2849.961 ; gain = 50.828 ; free physical = 710 ; free virtual = 3616
# report_utilization -file post_utiliziation.rpt
# report_utilization -hierarchical -file post_hierarchical_utilization.rpt
# report_timing -file post_opt_timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 2854.133 ; gain = 4.172 ; free physical = 671 ; free virtual = 3582
vi utiliziation.rpt 
WARNING: [Common 17-259] Unknown Tcl command 'vi utiliziation.rpt' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
report_utilization 
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Mar  4 08:21:14 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization
| Design       : fire9_expand1
| Device       : 7vx690tffg1157-3
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+-------+-------+-----------+-------+
|        Site Type        |  Used | Fixed | Available | Util% |
+-------------------------+-------+-------+-----------+-------+
| Slice LUTs*             | 11188 |     0 |    433200 |  2.58 |
|   LUT as Logic          | 11188 |     0 |    433200 |  2.58 |
|   LUT as Memory         |     0 |     0 |    174200 |  0.00 |
| Slice Registers         |  5547 |     0 |    866400 |  0.64 |
|   Register as Flip Flop |  5547 |     0 |    866400 |  0.64 |
|   Register as Latch     |     0 |     0 |    866400 |  0.00 |
| F7 Muxes                |  4238 |     0 |    216600 |  1.96 |
| F8 Muxes                |     0 |     0 |    108300 |  0.00 |
+-------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 5546  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |      1470 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |      1470 |  0.00 |
|   RAMB18       |    0 |     0 |      2940 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |  368 |     0 |      3600 | 10.22 |
|   DSP48E1 only |  368 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       600 |  0.00 |
| Bonded IPADs                |    0 |     0 |        62 |  0.00 |
| Bonded OPADs                |    0 |     0 |        40 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |        20 |  0.00 |
| PHASER_REF                  |    0 |     0 |        20 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        80 |  0.00 |
| IN_FIFO                     |    0 |     0 |        80 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |        20 |  0.00 |
| IBUFDS                      |    0 |     0 |       576 |  0.00 |
| GTHE2_CHANNEL               |    0 |     0 |        20 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        80 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        80 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |        10 |  0.00 |
| ILOGIC                      |    0 |     0 |       600 |  0.00 |
| OLOGIC                      |    0 |     0 |       600 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        80 |  0.00 |
| MMCME2_ADV |    0 |     0 |        20 |  0.00 |
| PLLE2_ADV  |    0 |     0 |        20 |  0.00 |
| BUFMRCE    |    0 |     0 |        40 |  0.00 |
| BUFHCE     |    0 |     0 |       240 |  0.00 |
| BUFR       |    0 |     0 |        80 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_3_0    |    0 |     0 |         3 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 9117 |                 LUT |
| FDRE     | 5546 |        Flop & Latch |
| MUXF7    | 4238 |               MuxFx |
| CARRY4   | 2914 |          CarryLogic |
| LUT1     | 1257 |                 LUT |
| LUT3     |  429 |                 LUT |
| LUT2     |  374 |                 LUT |
| DSP48E1  |  368 |    Block Arithmetic |
| LUT4     |    8 |                 LUT |
| LUT5     |    3 |                 LUT |
| FDSE     |    1 |        Flop & Latch |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


report_timing
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Mar  4 08:21:42 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing
| Design       : fire9_expand1
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.401ns  (required time - arrival time)
  Source:                 genblk1[10].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[10][0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 1.187ns (52.350%)  route 1.080ns (47.650%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5914, unset)         0.508     0.508    genblk1[10].mac_i/clk
                         DSP48E1                                      r  genblk1[10].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     0.832 f  genblk1[10].mac_i/mul_out_reg/P[1]
                         net (fo=2, unplaced)         0.434     1.266    genblk1[10].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     1.309 r  genblk1[10].mac_i/ofm[10][1]_i_9/O
                         net (fo=1, unplaced)         0.000     1.309    genblk1[10].mac_i/ofm[10][1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     1.555 r  genblk1[10].mac_i/ofm_reg[10][1]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     1.555    genblk1[10].mac_i/ofm_reg[10][1]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.605 r  genblk1[10].mac_i/ofm_reg[10][1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     1.605    genblk1[10].mac_i/ofm_reg[10][1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.655 r  genblk1[10].mac_i/ofm_reg[10][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.655    genblk1[10].mac_i/ofm_reg[10][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.705 r  genblk1[10].mac_i/ofm_reg[10][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.705    genblk1[10].mac_i/ofm_reg[10][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.755 r  genblk1[10].mac_i/ofm_reg[10][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.755    genblk1[10].mac_i/ofm_reg[10][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.805 r  genblk1[10].mac_i/ofm_reg[10][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.805    genblk1[10].mac_i/ofm_reg[10][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.855 r  genblk1[10].mac_i/ofm_reg[10][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.855    genblk1[10].mac_i/ofm_reg[10][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     2.009 r  genblk1[10].mac_i/ofm_reg[10][15]_i_2/O[3]
                         net (fo=1, unplaced)         0.253     2.262    ofmw2[10][31]
                         LUT2 (Prop_lut2_I0_O)        0.120     2.382 r  fire9_expand1_LUT2_16/O
                         net (fo=15, unplaced)        0.393     2.775    fire9_expand1_net_18
                         FDRE                                         r  ofm_reg[10][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=5914, unset)         0.483     5.483    clk
                         FDRE                                         r  ofm_reg[10][0]/C
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         FDRE (Setup_fdre_C_R)       -0.271     5.176    ofm_reg[10][0]
  -------------------------------------------------------------------
                         required time                          5.176    
                         arrival time                          -2.775    
  -------------------------------------------------------------------
                         slack                                  2.401    




place_design 
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2866.680 ; gain = 0.000 ; free physical = 784 ; free virtual = 3597
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 3ac95c33

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2866.680 ; gain = 0.000 ; free physical = 783 ; free virtual = 3597
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2866.680 ; gain = 0.000 ; free physical = 783 ; free virtual = 3597

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: aef6758e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2877.773 ; gain = 11.094 ; free physical = 772 ; free virtual = 3590

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1878db831

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2927.531 ; gain = 60.852 ; free physical = 737 ; free virtual = 3544

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1878db831

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2927.531 ; gain = 60.852 ; free physical = 732 ; free virtual = 3544
Phase 1 Placer Initialization | Checksum: 1878db831

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2927.531 ; gain = 60.852 ; free physical = 728 ; free virtual = 3544

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14e0fe7d9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 2943.539 ; gain = 76.859 ; free physical = 714 ; free virtual = 3521

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-76] Pass 1. Identified 7 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[0]. Replicated 54 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[1]. Replicated 48 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[2]. Replicated 48 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[3]. Replicated 54 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[4]. Replicated 54 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[5]. Replicated 54 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[6]. Replicated 29 times.
INFO: [Physopt 32-232] Optimized 7 nets. Created 341 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 341 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2943.539 ; gain = 0.000 ; free physical = 356 ; free virtual = 3249
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2943.539 ; gain = 0.000 ; free physical = 358 ; free virtual = 3250

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |          341  |              0  |                     7  |           0  |           1  |  00:02:45  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |          341  |              0  |                     7  |           0  |           2  |  00:02:45  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 13b6445b6

Time (s): cpu = 00:04:33 ; elapsed = 00:03:55 . Memory (MB): peak = 2943.539 ; gain = 76.859 ; free physical = 344 ; free virtual = 3244
Phase 2 Global Placement | Checksum: 15d928de6

Time (s): cpu = 00:04:36 ; elapsed = 00:03:57 . Memory (MB): peak = 2943.539 ; gain = 76.859 ; free physical = 350 ; free virtual = 3247

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15d928de6

Time (s): cpu = 00:04:36 ; elapsed = 00:03:57 . Memory (MB): peak = 2943.539 ; gain = 76.859 ; free physical = 350 ; free virtual = 3247

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: da936c45

Time (s): cpu = 00:04:55 ; elapsed = 00:04:05 . Memory (MB): peak = 2943.539 ; gain = 76.859 ; free physical = 384 ; free virtual = 3273

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c5919944

Time (s): cpu = 00:04:55 ; elapsed = 00:04:06 . Memory (MB): peak = 2943.539 ; gain = 76.859 ; free physical = 379 ; free virtual = 3272

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 11185b1bc

Time (s): cpu = 00:04:56 ; elapsed = 00:04:06 . Memory (MB): peak = 2943.539 ; gain = 76.859 ; free physical = 379 ; free virtual = 3272

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1278d954f

Time (s): cpu = 00:05:01 ; elapsed = 00:04:11 . Memory (MB): peak = 2967.430 ; gain = 100.750 ; free physical = 374 ; free virtual = 3258

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1a47876bf

Time (s): cpu = 00:05:02 ; elapsed = 00:04:12 . Memory (MB): peak = 2967.430 ; gain = 100.750 ; free physical = 371 ; free virtual = 3259

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 16bd7caaa

Time (s): cpu = 00:05:03 ; elapsed = 00:04:12 . Memory (MB): peak = 2967.430 ; gain = 100.750 ; free physical = 370 ; free virtual = 3258
Phase 3 Detail Placement | Checksum: 16bd7caaa

Time (s): cpu = 00:05:03 ; elapsed = 00:04:13 . Memory (MB): peak = 2967.430 ; gain = 100.750 ; free physical = 370 ; free virtual = 3258

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 17f02247d

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net fire9_expand1_net_4, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 1 candidate nets, 0 success, 0 bufg driver replicated, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 17f02247d

Time (s): cpu = 00:05:26 ; elapsed = 00:04:25 . Memory (MB): peak = 3006.434 ; gain = 139.754 ; free physical = 399 ; free virtual = 3331
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.511. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 72a06601

Time (s): cpu = 00:05:28 ; elapsed = 00:04:27 . Memory (MB): peak = 3006.434 ; gain = 139.754 ; free physical = 399 ; free virtual = 3331
Phase 4.1 Post Commit Optimization | Checksum: 72a06601

Time (s): cpu = 00:05:29 ; elapsed = 00:04:28 . Memory (MB): peak = 3006.434 ; gain = 139.754 ; free physical = 399 ; free virtual = 3326

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 72a06601

Time (s): cpu = 00:05:29 ; elapsed = 00:04:28 . Memory (MB): peak = 3006.434 ; gain = 139.754 ; free physical = 406 ; free virtual = 3337

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 72a06601

Time (s): cpu = 00:05:30 ; elapsed = 00:04:28 . Memory (MB): peak = 3006.434 ; gain = 139.754 ; free physical = 409 ; free virtual = 3338

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3006.434 ; gain = 0.000 ; free physical = 411 ; free virtual = 3339
Phase 4.4 Final Placement Cleanup | Checksum: f7b737ee

Time (s): cpu = 00:05:30 ; elapsed = 00:04:29 . Memory (MB): peak = 3006.434 ; gain = 139.754 ; free physical = 414 ; free virtual = 3342
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f7b737ee

Time (s): cpu = 00:05:30 ; elapsed = 00:04:29 . Memory (MB): peak = 3006.434 ; gain = 139.754 ; free physical = 411 ; free virtual = 3343
Ending Placer Task | Checksum: f5f11ade

Time (s): cpu = 00:05:30 ; elapsed = 00:04:29 . Memory (MB): peak = 3006.434 ; gain = 139.754 ; free physical = 495 ; free virtual = 3427
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:37 ; elapsed = 00:04:33 . Memory (MB): peak = 3006.434 ; gain = 152.301 ; free physical = 477 ; free virtual = 3425
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar  4 08:26:43 2020...
