$date
	Sat Apr 12 12:48:40 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! y $end
$var reg 4 " i [3:0] $end
$var reg 2 # s [1:0] $end
$scope module dut $end
$var wire 4 $ i [3:0] $end
$var wire 2 % s [1:0] $end
$var wire 1 ! y $end
$var wire 1 & y1 $end
$var wire 1 ' y2 $end
$var wire 1 ( y3 $end
$var wire 1 ) y4 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0)
1(
0'
0&
b1 %
b100 $
b1 #
b100 "
1!
$end
#10
0(
1)
b11 #
b11 %
b1000 "
b1000 $
#20
1&
1!
0)
b0 #
b0 %
b1 "
b1 $
#30
