--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml pong_top.twx pong_top.ncd -o pong_top.twr pong_top.pcf -ucf
Basys2.ucf

Design file:              pong_top.ncd
Physical constraint file: pong_top.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 40806 paths analyzed, 621 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.925ns.
--------------------------------------------------------------------------------

Paths for end point counter_unit/dig1_reg_3 (SLICE_X12Y31.CE), 970 paths
--------------------------------------------------------------------------------
Slack (setup path):     28.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/h_count_reg_7 (FF)
  Destination:          counter_unit/dig1_reg_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.923ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.038 - 0.040)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/h_count_reg_7 to counter_unit/dig1_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.XQ      Tcko                  0.514   vga_sync_unit/h_count_reg<7>
                                                       vga_sync_unit/h_count_reg_7
    SLICE_X27Y37.G1      net (fanout=32)       3.014   vga_sync_unit/h_count_reg<7>
    SLICE_X27Y37.COUT    Topcyg                0.871   graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<7>
                                                       graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_lut<7>
                                                       graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<7>
    SLICE_X27Y38.CIN     net (fanout=1)        0.000   graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<7>
    SLICE_X27Y38.COUT    Tbyp                  0.103   graph_unit/sq_alien_1_on_cmp_le0000
                                                       graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<8>
                                                       graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<9>
    SLICE_X26Y24.F2      net (fanout=1)        1.011   graph_unit/sq_alien_1_on_cmp_le0000
    SLICE_X26Y24.X       Tilo                  0.660   N62
                                                       graph_unit/rd_alien_1_on_and0000_SW0
    SLICE_X24Y18.G2      net (fanout=1)        0.876   N62
    SLICE_X24Y18.Y       Tilo                  0.660   N80
                                                       graph_unit/rd_alien_1_on_and0000
    SLICE_X20Y23.G4      net (fanout=6)        0.878   graph_unit/rd_alien_1_on
    SLICE_X20Y23.Y       Tilo                  0.660   counter_unit/dig0_reg_not0002
                                                       graph_unit/hit1
    SLICE_X13Y25.F3      net (fanout=3)        1.023   hit
    SLICE_X13Y25.X       Tilo                  0.612   counter_unit/dig1_reg_not0002
                                                       counter_unit/dig1_reg_not0002
    SLICE_X12Y31.CE      net (fanout=3)        0.558   counter_unit/dig1_reg_not0002
    SLICE_X12Y31.CLK     Tceck                 0.483   counter_unit/dig1_reg<3>
                                                       counter_unit/dig1_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     11.923ns (4.563ns logic, 7.360ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/h_count_reg_7 (FF)
  Destination:          counter_unit/dig1_reg_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.825ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.038 - 0.040)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/h_count_reg_7 to counter_unit/dig1_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.XQ      Tcko                  0.514   vga_sync_unit/h_count_reg<7>
                                                       vga_sync_unit/h_count_reg_7
    SLICE_X27Y37.G1      net (fanout=32)       3.014   vga_sync_unit/h_count_reg<7>
    SLICE_X27Y37.COUT    Topcyg                0.773   graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<7>
                                                       graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<7>
    SLICE_X27Y38.CIN     net (fanout=1)        0.000   graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<7>
    SLICE_X27Y38.COUT    Tbyp                  0.103   graph_unit/sq_alien_1_on_cmp_le0000
                                                       graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<8>
                                                       graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<9>
    SLICE_X26Y24.F2      net (fanout=1)        1.011   graph_unit/sq_alien_1_on_cmp_le0000
    SLICE_X26Y24.X       Tilo                  0.660   N62
                                                       graph_unit/rd_alien_1_on_and0000_SW0
    SLICE_X24Y18.G2      net (fanout=1)        0.876   N62
    SLICE_X24Y18.Y       Tilo                  0.660   N80
                                                       graph_unit/rd_alien_1_on_and0000
    SLICE_X20Y23.G4      net (fanout=6)        0.878   graph_unit/rd_alien_1_on
    SLICE_X20Y23.Y       Tilo                  0.660   counter_unit/dig0_reg_not0002
                                                       graph_unit/hit1
    SLICE_X13Y25.F3      net (fanout=3)        1.023   hit
    SLICE_X13Y25.X       Tilo                  0.612   counter_unit/dig1_reg_not0002
                                                       counter_unit/dig1_reg_not0002
    SLICE_X12Y31.CE      net (fanout=3)        0.558   counter_unit/dig1_reg_not0002
    SLICE_X12Y31.CLK     Tceck                 0.483   counter_unit/dig1_reg<3>
                                                       counter_unit/dig1_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     11.825ns (4.465ns logic, 7.360ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/h_count_reg_4 (FF)
  Destination:          counter_unit/dig1_reg_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.813ns (Levels of Logic = 7)
  Clock Path Skew:      -0.002ns (0.038 - 0.040)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/h_count_reg_4 to counter_unit/dig1_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y18.YQ      Tcko                  0.567   vga_sync_unit/h_count_reg<5>
                                                       vga_sync_unit/h_count_reg_4
    SLICE_X27Y36.F2      net (fanout=44)       2.608   vga_sync_unit/h_count_reg<4>
    SLICE_X27Y36.COUT    Topcyf                1.011   graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<5>
                                                       graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_lut<4>
                                                       graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<4>
                                                       graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<5>
    SLICE_X27Y37.CIN     net (fanout=1)        0.000   graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<5>
    SLICE_X27Y37.COUT    Tbyp                  0.103   graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<7>
                                                       graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<6>
                                                       graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<7>
    SLICE_X27Y38.CIN     net (fanout=1)        0.000   graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<7>
    SLICE_X27Y38.COUT    Tbyp                  0.103   graph_unit/sq_alien_1_on_cmp_le0000
                                                       graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<8>
                                                       graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<9>
    SLICE_X26Y24.F2      net (fanout=1)        1.011   graph_unit/sq_alien_1_on_cmp_le0000
    SLICE_X26Y24.X       Tilo                  0.660   N62
                                                       graph_unit/rd_alien_1_on_and0000_SW0
    SLICE_X24Y18.G2      net (fanout=1)        0.876   N62
    SLICE_X24Y18.Y       Tilo                  0.660   N80
                                                       graph_unit/rd_alien_1_on_and0000
    SLICE_X20Y23.G4      net (fanout=6)        0.878   graph_unit/rd_alien_1_on
    SLICE_X20Y23.Y       Tilo                  0.660   counter_unit/dig0_reg_not0002
                                                       graph_unit/hit1
    SLICE_X13Y25.F3      net (fanout=3)        1.023   hit
    SLICE_X13Y25.X       Tilo                  0.612   counter_unit/dig1_reg_not0002
                                                       counter_unit/dig1_reg_not0002
    SLICE_X12Y31.CE      net (fanout=3)        0.558   counter_unit/dig1_reg_not0002
    SLICE_X12Y31.CLK     Tceck                 0.483   counter_unit/dig1_reg<3>
                                                       counter_unit/dig1_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     11.813ns (4.859ns logic, 6.954ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Paths for end point counter_unit/dig1_reg_1 (SLICE_X12Y30.CE), 970 paths
--------------------------------------------------------------------------------
Slack (setup path):     28.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/h_count_reg_7 (FF)
  Destination:          counter_unit/dig1_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.923ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.038 - 0.040)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/h_count_reg_7 to counter_unit/dig1_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.XQ      Tcko                  0.514   vga_sync_unit/h_count_reg<7>
                                                       vga_sync_unit/h_count_reg_7
    SLICE_X27Y37.G1      net (fanout=32)       3.014   vga_sync_unit/h_count_reg<7>
    SLICE_X27Y37.COUT    Topcyg                0.871   graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<7>
                                                       graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_lut<7>
                                                       graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<7>
    SLICE_X27Y38.CIN     net (fanout=1)        0.000   graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<7>
    SLICE_X27Y38.COUT    Tbyp                  0.103   graph_unit/sq_alien_1_on_cmp_le0000
                                                       graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<8>
                                                       graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<9>
    SLICE_X26Y24.F2      net (fanout=1)        1.011   graph_unit/sq_alien_1_on_cmp_le0000
    SLICE_X26Y24.X       Tilo                  0.660   N62
                                                       graph_unit/rd_alien_1_on_and0000_SW0
    SLICE_X24Y18.G2      net (fanout=1)        0.876   N62
    SLICE_X24Y18.Y       Tilo                  0.660   N80
                                                       graph_unit/rd_alien_1_on_and0000
    SLICE_X20Y23.G4      net (fanout=6)        0.878   graph_unit/rd_alien_1_on
    SLICE_X20Y23.Y       Tilo                  0.660   counter_unit/dig0_reg_not0002
                                                       graph_unit/hit1
    SLICE_X13Y25.F3      net (fanout=3)        1.023   hit
    SLICE_X13Y25.X       Tilo                  0.612   counter_unit/dig1_reg_not0002
                                                       counter_unit/dig1_reg_not0002
    SLICE_X12Y30.CE      net (fanout=3)        0.558   counter_unit/dig1_reg_not0002
    SLICE_X12Y30.CLK     Tceck                 0.483   counter_unit/dig1_reg<1>
                                                       counter_unit/dig1_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     11.923ns (4.563ns logic, 7.360ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/h_count_reg_7 (FF)
  Destination:          counter_unit/dig1_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.825ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.038 - 0.040)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/h_count_reg_7 to counter_unit/dig1_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.XQ      Tcko                  0.514   vga_sync_unit/h_count_reg<7>
                                                       vga_sync_unit/h_count_reg_7
    SLICE_X27Y37.G1      net (fanout=32)       3.014   vga_sync_unit/h_count_reg<7>
    SLICE_X27Y37.COUT    Topcyg                0.773   graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<7>
                                                       graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<7>
    SLICE_X27Y38.CIN     net (fanout=1)        0.000   graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<7>
    SLICE_X27Y38.COUT    Tbyp                  0.103   graph_unit/sq_alien_1_on_cmp_le0000
                                                       graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<8>
                                                       graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<9>
    SLICE_X26Y24.F2      net (fanout=1)        1.011   graph_unit/sq_alien_1_on_cmp_le0000
    SLICE_X26Y24.X       Tilo                  0.660   N62
                                                       graph_unit/rd_alien_1_on_and0000_SW0
    SLICE_X24Y18.G2      net (fanout=1)        0.876   N62
    SLICE_X24Y18.Y       Tilo                  0.660   N80
                                                       graph_unit/rd_alien_1_on_and0000
    SLICE_X20Y23.G4      net (fanout=6)        0.878   graph_unit/rd_alien_1_on
    SLICE_X20Y23.Y       Tilo                  0.660   counter_unit/dig0_reg_not0002
                                                       graph_unit/hit1
    SLICE_X13Y25.F3      net (fanout=3)        1.023   hit
    SLICE_X13Y25.X       Tilo                  0.612   counter_unit/dig1_reg_not0002
                                                       counter_unit/dig1_reg_not0002
    SLICE_X12Y30.CE      net (fanout=3)        0.558   counter_unit/dig1_reg_not0002
    SLICE_X12Y30.CLK     Tceck                 0.483   counter_unit/dig1_reg<1>
                                                       counter_unit/dig1_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     11.825ns (4.465ns logic, 7.360ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/h_count_reg_4 (FF)
  Destination:          counter_unit/dig1_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.813ns (Levels of Logic = 7)
  Clock Path Skew:      -0.002ns (0.038 - 0.040)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/h_count_reg_4 to counter_unit/dig1_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y18.YQ      Tcko                  0.567   vga_sync_unit/h_count_reg<5>
                                                       vga_sync_unit/h_count_reg_4
    SLICE_X27Y36.F2      net (fanout=44)       2.608   vga_sync_unit/h_count_reg<4>
    SLICE_X27Y36.COUT    Topcyf                1.011   graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<5>
                                                       graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_lut<4>
                                                       graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<4>
                                                       graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<5>
    SLICE_X27Y37.CIN     net (fanout=1)        0.000   graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<5>
    SLICE_X27Y37.COUT    Tbyp                  0.103   graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<7>
                                                       graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<6>
                                                       graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<7>
    SLICE_X27Y38.CIN     net (fanout=1)        0.000   graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<7>
    SLICE_X27Y38.COUT    Tbyp                  0.103   graph_unit/sq_alien_1_on_cmp_le0000
                                                       graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<8>
                                                       graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<9>
    SLICE_X26Y24.F2      net (fanout=1)        1.011   graph_unit/sq_alien_1_on_cmp_le0000
    SLICE_X26Y24.X       Tilo                  0.660   N62
                                                       graph_unit/rd_alien_1_on_and0000_SW0
    SLICE_X24Y18.G2      net (fanout=1)        0.876   N62
    SLICE_X24Y18.Y       Tilo                  0.660   N80
                                                       graph_unit/rd_alien_1_on_and0000
    SLICE_X20Y23.G4      net (fanout=6)        0.878   graph_unit/rd_alien_1_on
    SLICE_X20Y23.Y       Tilo                  0.660   counter_unit/dig0_reg_not0002
                                                       graph_unit/hit1
    SLICE_X13Y25.F3      net (fanout=3)        1.023   hit
    SLICE_X13Y25.X       Tilo                  0.612   counter_unit/dig1_reg_not0002
                                                       counter_unit/dig1_reg_not0002
    SLICE_X12Y30.CE      net (fanout=3)        0.558   counter_unit/dig1_reg_not0002
    SLICE_X12Y30.CLK     Tceck                 0.483   counter_unit/dig1_reg<1>
                                                       counter_unit/dig1_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     11.813ns (4.859ns logic, 6.954ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Paths for end point counter_unit/dig1_reg_2 (SLICE_X13Y30.CE), 970 paths
--------------------------------------------------------------------------------
Slack (setup path):     28.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/h_count_reg_7 (FF)
  Destination:          counter_unit/dig1_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.923ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.038 - 0.040)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/h_count_reg_7 to counter_unit/dig1_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.XQ      Tcko                  0.514   vga_sync_unit/h_count_reg<7>
                                                       vga_sync_unit/h_count_reg_7
    SLICE_X27Y37.G1      net (fanout=32)       3.014   vga_sync_unit/h_count_reg<7>
    SLICE_X27Y37.COUT    Topcyg                0.871   graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<7>
                                                       graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_lut<7>
                                                       graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<7>
    SLICE_X27Y38.CIN     net (fanout=1)        0.000   graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<7>
    SLICE_X27Y38.COUT    Tbyp                  0.103   graph_unit/sq_alien_1_on_cmp_le0000
                                                       graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<8>
                                                       graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<9>
    SLICE_X26Y24.F2      net (fanout=1)        1.011   graph_unit/sq_alien_1_on_cmp_le0000
    SLICE_X26Y24.X       Tilo                  0.660   N62
                                                       graph_unit/rd_alien_1_on_and0000_SW0
    SLICE_X24Y18.G2      net (fanout=1)        0.876   N62
    SLICE_X24Y18.Y       Tilo                  0.660   N80
                                                       graph_unit/rd_alien_1_on_and0000
    SLICE_X20Y23.G4      net (fanout=6)        0.878   graph_unit/rd_alien_1_on
    SLICE_X20Y23.Y       Tilo                  0.660   counter_unit/dig0_reg_not0002
                                                       graph_unit/hit1
    SLICE_X13Y25.F3      net (fanout=3)        1.023   hit
    SLICE_X13Y25.X       Tilo                  0.612   counter_unit/dig1_reg_not0002
                                                       counter_unit/dig1_reg_not0002
    SLICE_X13Y30.CE      net (fanout=3)        0.558   counter_unit/dig1_reg_not0002
    SLICE_X13Y30.CLK     Tceck                 0.483   counter_unit/dig1_reg<2>
                                                       counter_unit/dig1_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     11.923ns (4.563ns logic, 7.360ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/h_count_reg_7 (FF)
  Destination:          counter_unit/dig1_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.825ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.038 - 0.040)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/h_count_reg_7 to counter_unit/dig1_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.XQ      Tcko                  0.514   vga_sync_unit/h_count_reg<7>
                                                       vga_sync_unit/h_count_reg_7
    SLICE_X27Y37.G1      net (fanout=32)       3.014   vga_sync_unit/h_count_reg<7>
    SLICE_X27Y37.COUT    Topcyg                0.773   graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<7>
                                                       graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<7>
    SLICE_X27Y38.CIN     net (fanout=1)        0.000   graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<7>
    SLICE_X27Y38.COUT    Tbyp                  0.103   graph_unit/sq_alien_1_on_cmp_le0000
                                                       graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<8>
                                                       graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<9>
    SLICE_X26Y24.F2      net (fanout=1)        1.011   graph_unit/sq_alien_1_on_cmp_le0000
    SLICE_X26Y24.X       Tilo                  0.660   N62
                                                       graph_unit/rd_alien_1_on_and0000_SW0
    SLICE_X24Y18.G2      net (fanout=1)        0.876   N62
    SLICE_X24Y18.Y       Tilo                  0.660   N80
                                                       graph_unit/rd_alien_1_on_and0000
    SLICE_X20Y23.G4      net (fanout=6)        0.878   graph_unit/rd_alien_1_on
    SLICE_X20Y23.Y       Tilo                  0.660   counter_unit/dig0_reg_not0002
                                                       graph_unit/hit1
    SLICE_X13Y25.F3      net (fanout=3)        1.023   hit
    SLICE_X13Y25.X       Tilo                  0.612   counter_unit/dig1_reg_not0002
                                                       counter_unit/dig1_reg_not0002
    SLICE_X13Y30.CE      net (fanout=3)        0.558   counter_unit/dig1_reg_not0002
    SLICE_X13Y30.CLK     Tceck                 0.483   counter_unit/dig1_reg<2>
                                                       counter_unit/dig1_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     11.825ns (4.465ns logic, 7.360ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/h_count_reg_4 (FF)
  Destination:          counter_unit/dig1_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.813ns (Levels of Logic = 7)
  Clock Path Skew:      -0.002ns (0.038 - 0.040)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/h_count_reg_4 to counter_unit/dig1_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y18.YQ      Tcko                  0.567   vga_sync_unit/h_count_reg<5>
                                                       vga_sync_unit/h_count_reg_4
    SLICE_X27Y36.F2      net (fanout=44)       2.608   vga_sync_unit/h_count_reg<4>
    SLICE_X27Y36.COUT    Topcyf                1.011   graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<5>
                                                       graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_lut<4>
                                                       graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<4>
                                                       graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<5>
    SLICE_X27Y37.CIN     net (fanout=1)        0.000   graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<5>
    SLICE_X27Y37.COUT    Tbyp                  0.103   graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<7>
                                                       graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<6>
                                                       graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<7>
    SLICE_X27Y38.CIN     net (fanout=1)        0.000   graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<7>
    SLICE_X27Y38.COUT    Tbyp                  0.103   graph_unit/sq_alien_1_on_cmp_le0000
                                                       graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<8>
                                                       graph_unit/Mcompar_sq_alien_1_on_cmp_le0000_cy<9>
    SLICE_X26Y24.F2      net (fanout=1)        1.011   graph_unit/sq_alien_1_on_cmp_le0000
    SLICE_X26Y24.X       Tilo                  0.660   N62
                                                       graph_unit/rd_alien_1_on_and0000_SW0
    SLICE_X24Y18.G2      net (fanout=1)        0.876   N62
    SLICE_X24Y18.Y       Tilo                  0.660   N80
                                                       graph_unit/rd_alien_1_on_and0000
    SLICE_X20Y23.G4      net (fanout=6)        0.878   graph_unit/rd_alien_1_on
    SLICE_X20Y23.Y       Tilo                  0.660   counter_unit/dig0_reg_not0002
                                                       graph_unit/hit1
    SLICE_X13Y25.F3      net (fanout=3)        1.023   hit
    SLICE_X13Y25.X       Tilo                  0.612   counter_unit/dig1_reg_not0002
                                                       counter_unit/dig1_reg_not0002
    SLICE_X13Y30.CE      net (fanout=3)        0.558   counter_unit/dig1_reg_not0002
    SLICE_X13Y30.CLK     Tceck                 0.483   counter_unit/dig1_reg<2>
                                                       counter_unit/dig1_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     11.813ns (4.859ns logic, 6.954ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_3 (SLICE_X3Y25.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.812ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_3 (FF)
  Destination:          keyboard_unit/ps2_code_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.007 - 0.010)
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_3 to keyboard_unit/ps2_code_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y24.XQ       Tcko                  0.412   keyboard_unit/ps2_code_next<3>
                                                       keyboard_unit/ps2_code_next_3
    SLICE_X3Y25.BX       net (fanout=1)        0.317   keyboard_unit/ps2_code_next<3>
    SLICE_X3Y25.CLK      Tckdi       (-Th)    -0.080   keyboard_unit/ps2_code_reg<3>
                                                       keyboard_unit/ps2_code_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.492ns logic, 0.317ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_7 (SLICE_X2Y24.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.847ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_7 (FF)
  Destination:          keyboard_unit/ps2_code_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.007 - 0.010)
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_7 to keyboard_unit/ps2_code_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y24.XQ       Tcko                  0.411   keyboard_unit/ps2_code_next<7>
                                                       keyboard_unit/ps2_code_next_7
    SLICE_X2Y24.BX       net (fanout=1)        0.317   keyboard_unit/ps2_code_next<7>
    SLICE_X2Y24.CLK      Tckdi       (-Th)    -0.116   keyboard_unit/ps2_code_reg<7>
                                                       keyboard_unit/ps2_code_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.527ns logic, 0.317ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/debounce_ps2_data/result (SLICE_X0Y33.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.870ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/debounce_ps2_data/flipflops_1 (FF)
  Destination:          keyboard_unit/debounce_ps2_data/result (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.867ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.005 - 0.008)
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/debounce_ps2_data/flipflops_1 to keyboard_unit/debounce_ps2_data/result
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y34.XQ       Tcko                  0.412   keyboard_unit/debounce_ps2_data/flipflops<1>
                                                       keyboard_unit/debounce_ps2_data/flipflops_1
    SLICE_X0Y33.BY       net (fanout=3)        0.323   keyboard_unit/debounce_ps2_data/flipflops<1>
    SLICE_X0Y33.CLK      Tckdi       (-Th)    -0.132   keyboard_unit/debounce_ps2_data/result
                                                       keyboard_unit/debounce_ps2_data/result
    -------------------------------------------------  ---------------------------
    Total                                      0.867ns (0.544ns logic, 0.323ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/proj1_y_reg<1>/SR
  Logical resource: graph_unit/proj1_y_reg_1/SR
  Location pin: SLICE_X21Y23.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/proj1_y_reg<1>/SR
  Logical resource: graph_unit/proj1_y_reg_1/SR
  Location pin: SLICE_X21Y23.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/proj1_y_reg<1>/SR
  Logical resource: graph_unit/proj1_y_reg_2/SR
  Location pin: SLICE_X21Y23.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   11.925|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 40806 paths, 0 nets, and 2297 connections

Design statistics:
   Minimum period:  11.925ns{1}   (Maximum frequency:  83.857MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jan 23 02:50:33 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 348 MB



