#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Mon Apr 18 19:24:01 2016
# Process ID: 32596
# Log file: /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.runs/de_bias_synth/design_1_wrapper.vds
# Journal file: /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.runs/de_bias_synth/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# set_msg_config -id {HDL-1065} -limit 10000
# create_project -in_memory -part xc7z020clg484-1
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property webtalk.parent_dir /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.cache/wt [current_project]
# set_property parent.project_path /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# set_property board_part em.avnet.com:zed:part0:1.2 [current_project]
# set_property ip_repo_paths /home/srihari/Hardware_securiy/Ips [current_project]
# add_files /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/design_1.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/srihari/Hardware_securiy/Ips'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.4/data/ip'.
# set_property used_in_implementation false [get_files -all /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]
# set_property used_in_implementation false [get_files -all /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc]
# set_property used_in_implementation false [get_files -all /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc]
# set_property used_in_implementation false [get_files -all /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc]
# set_property used_in_implementation false [get_files -all /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc]
# set_property used_in_implementation false [get_files -all /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_0/design_1_c_shift_ram_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v5_0/constraints/ila.xdc]
# set_property used_in_implementation false [get_files -all /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_1/design_1_axi_bram_ctrl_0_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc]
# set_property used_in_implementation false [get_files -all /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/design_1_ooc.xdc]
# set_property is_locked true [get_files /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/design_1.bd]
# read_verilog -library xil_defaultlib /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/imports/hdl/design_1_wrapper.v
# read_xdc /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/constrs_1/new/trial.xdc
# set_property used_in_implementation false [get_files /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/constrs_1/new/trial.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# catch { write_hwdef -file design_1_wrapper.hwdef }
# synth_design -top design_1_wrapper -part xc7z020clg484-1
Command: synth_design -top design_1_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2014.11' and will expire in -505 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
WARNING: [Synth 8-1935] empty port in module declaration [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/user.org/bram_control_v1_0/f0e333dd/src/bram_control.sv:28]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 986.980 ; gain = 228.535 ; free physical = 1925 ; free virtual = 12807
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/imports/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/hdl/design_1.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_0_3' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_3/synth/design_1_util_vector_logic_0_3.vhd:66]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at '/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_3/synth/design_1_util_vector_logic_0_3.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized0' (1#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'design_1_util_vector_logic_0_3' (2#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_3/synth/design_1_util_vector_logic_0_3.vhd:66]
INFO: [Synth 8-638] synthesizing module 'GND' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3852]
INFO: [Synth 8-256] done synthesizing module 'GND' (3#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3852]
INFO: [Synth 8-638] synthesizing module 'VCC' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35476]
INFO: [Synth 8-256] done synthesizing module 'VCC' (4#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35476]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_bram_ctrl_0_1' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_1/synth/design_1_axi_bram_ctrl_0_1.vhd:104]
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at '/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/axi_bram_ctrl.vhd:123' bound to instance 'U0' of component 'axi_bram_ctrl' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_1/synth/design_1_axi_bram_ctrl_0_1.vhd:247]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl__parameterized0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/axi_bram_ctrl.vhd:292]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/axi_bram_ctrl_top.vhd:397]
INFO: [Synth 8-638] synthesizing module 'full_axi' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/full_axi.vhd:381]
INFO: [Synth 8-3919] null assignment ignored [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/full_axi.vhd:626]
INFO: [Synth 8-638] synthesizing module 'sng_port_arb' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/sng_port_arb.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'sng_port_arb' (5#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/sng_port_arb.vhd:189]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/wr_chnl.vhd:403]
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/wr_chnl.vhd:370]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/wrap_brst.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (6#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/wrap_brst.vhd:208]
INFO: [Synth 8-226] default block is never used [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/wr_chnl.vhd:1742]
INFO: [Synth 8-638] synthesizing module 'ua_narrow' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/ua_narrow.vhd:212]
INFO: [Synth 8-226] default block is never used [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/ua_narrow.vhd:391]
INFO: [Synth 8-226] default block is never used [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/ua_narrow.vhd:430]
INFO: [Synth 8-256] done synthesizing module 'ua_narrow' (7#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/ua_narrow.vhd:212]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:133]
INFO: [Synth 8-3491] module 'FDR' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3001' bound to instance 'Data_Exists_DFF' of component 'FDR' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:230]
INFO: [Synth 8-638] synthesizing module 'FDR' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3001]
INFO: [Synth 8-256] done synthesizing module 'FDR' (8#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3001]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:247]
INFO: [Synth 8-638] synthesizing module 'MUXCY_L' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667]
INFO: [Synth 8-256] done synthesizing module 'MUXCY_L' (9#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674' bound to instance 'XORCY_I' of component 'XORCY' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:254]
INFO: [Synth 8-638] synthesizing module 'XORCY' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674]
INFO: [Synth 8-256] done synthesizing module 'XORCY' (10#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:260]
INFO: [Synth 8-638] synthesizing module 'FDRE' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (11#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674' bound to instance 'XORCY_I' of component 'XORCY' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674' bound to instance 'XORCY_I' of component 'XORCY' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674' bound to instance 'XORCY_I' of component 'XORCY' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:260]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (12#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (13#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (14#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/wr_chnl.vhd:403]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/rd_chnl.vhd:323]
INFO: [Synth 8-226] default block is never used [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/rd_chnl.vhd:1595]
INFO: [Synth 8-4512] found unpartitioned construct node [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/rd_chnl.vhd:2795]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (15#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/rd_chnl.vhd:323]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (16#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/full_axi.vhd:381]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (17#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/axi_bram_ctrl_top.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl__parameterized0' (18#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/axi_bram_ctrl.vhd:292]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_bram_ctrl_0_1' (19#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_1/synth/design_1_axi_bram_ctrl_0_1.vhd:104]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:86]
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:189' bound to instance 'U0' of component 'axi_gpio' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:167]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 10000 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:219]
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 10000 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:220]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (20#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (20#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (20#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (20#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (20#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (20#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (20#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (20#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (20#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (20#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (20#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (20#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized11' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized11' (20#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized12' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized12' (20#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized13' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized13' (20#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized14' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized14' (20#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized15' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized15' (20#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized16' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized16' (20#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized17' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized17' (20#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized18' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized18' (20#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized19' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized19' (20#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized20' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized20' (20#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (21#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:445]
INFO: [Synth 8-4512] found unpartitioned construct node [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:416]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (22#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (23#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/interrupt_control_v3_1/61569263/hdl/src/vhdl/interrupt_control.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (24#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/interrupt_control_v3_1/61569263/hdl/src/vhdl/interrupt_control.vhd:259]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-226] default block is never used [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/gpio_core.vhd:579]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:739]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:756]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (25#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (26#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized0' (27#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_0' (28#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_mem_intercon_0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/hdl/design_1.v:607]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1R706YB' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/hdl/design_1.v:1953]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_ds_0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/synth/design_1_auto_ds_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_top' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_axi_downsizer' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_axi_downsizer.v:71]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_downsizer' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12298]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12299]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12301]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12302]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12304]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12305]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (29#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-638] synthesizing module 'input_blk' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk' (30#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5427]
INFO: [Synth 8-256] done synthesizing module 'dmem' (31#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory' (32#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (33#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'compare' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'compare' (34#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss' (35#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'rd_fwft' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10857]
INFO: [Synth 8-226] default block is never used [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10958]
INFO: [Synth 8-226] default block is never used [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11282]
INFO: [Synth 8-226] default block is never used [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11367]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft' (36#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10857]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (37#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (38#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss' (39#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (40#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'output_blk' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk' (41#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (42#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (43#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth' (44#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0' (45#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen' (46#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo' (47#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized0' (47#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized0' (47#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized0' (47#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized0' (47#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized0' (47#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized0' (47#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized0' (47#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized0' (47#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized0' (47#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized0' (47#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_downsizer' (48#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_w_downsizer' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_downsizer.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_w_downsizer' (49#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_downsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_b_downsizer' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_b_downsizer' (50#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_downsizer__parameterized0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_downsizer__parameterized0' (50#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_r_downsizer' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_r_downsizer' (51#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_axi_downsizer' (52#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_axi_downsizer.v:71]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_top' (53#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_ds_0' (54#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/synth/design_1_auto_ds_0.v:57]
WARNING: [Synth 8-350] instance 'auto_ds' of module 'design_1_auto_ds_0' requires 76 connections, but only 72 given [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/hdl/design_1.v:2248]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1R706YB' (55#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/hdl/design_1.v:1953]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_3HM21E' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/hdl/design_1.v:2323]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_ds_1' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/synth/design_1_auto_ds_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_ds_1' (56#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/synth/design_1_auto_ds_1.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector' (57#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice' (58#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' (58#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' (58#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' (58#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi' (59#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice' (60#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' (61#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' (62#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' (63#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' (64#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' (65#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' (66#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' (66#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' (67#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' (68#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' (69#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' (69#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' (69#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' (70#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' (70#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' (70#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' (70#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' (70#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' (70#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' (70#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' (70#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s' (71#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' (72#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (73#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:57]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_0' requires 56 connections, but only 54 given [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/hdl/design_1.v:2674]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_3HM21E' (74#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/hdl/design_1.v:2323]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1RU8VXS' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/hdl/design_1.v:2731]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1RU8VXS' (75#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/hdl/design_1.v:2731]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_7HNO1D' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/hdl/design_1.v:3017]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' (75#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_1' (76#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_top__parameterized0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_axi_upsizer' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized1' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized1' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized1' (76#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' (76#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized8' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized8' (76#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized9' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized9' (76#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized10' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized10' (76#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized1' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized1' (76#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized1' (76#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_command_fifo' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_command_fifo' (77#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_command_fifo__parameterized0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_command_fifo__parameterized0' (77#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer' (78#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_w_upsizer' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_w_upsizer' (79#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer__parameterized0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer__parameterized0' (79#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_r_upsizer' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_r_upsizer' (80#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized2' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized2' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized2' (80#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized11' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized11' (80#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized12' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized12' (80#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized13' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized13' (80#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized14' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized14' (80#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized2' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized2' (80#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized2' (80#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_axi_upsizer' (81#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_top__parameterized0' (81#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_0' (82#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v:57]
WARNING: [Synth 8-350] instance 'auto_us' of module 'design_1_auto_us_0' requires 76 connections, but only 74 given [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/hdl/design_1.v:3435]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_7HNO1D' (83#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/hdl/design_1.v:3017]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_1W60HW0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/hdl/design_1.v:3512]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_1W60HW0' (84#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/hdl/design_1.v:3512]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_carry_and' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_carry_and' (85#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static' (86#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' (86#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder' (87#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc' (88#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34670]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (89#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34670]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl' (90#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo' (91#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor' (92#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' (92#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized0' (92#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter' (93#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_router' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized0' (93#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo' (94#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_router' (95#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized1' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_arbiter_resp' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_arbiter_resp.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_arbiter_resp' (96#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_arbiter_resp.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized1' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized1' (96#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized0' (96#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized1' (96#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized2' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized2' (96#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_router__parameterized0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0' (96#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_router__parameterized0' (96#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized0' (96#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1' (96#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' (96#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux' (97#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized1' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized1' (97#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized3' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized3' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized3' (97#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized15' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized15' (97#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized16' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized16' (97#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized3' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized3' (97#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized3' (97#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized2' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized2' (97#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized0' (97#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized2' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized2' (97#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' (97#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized3' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized3' (97#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '2' bits. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:276]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter' (98#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_decerr_slave' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:195]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_decerr_slave' (99#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar' (100#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar' (101#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (102#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_mem_intercon_0' (103#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/hdl/design_1.v:607]
WARNING: [Synth 8-350] instance 'axi_mem_intercon' of module 'design_1_axi_mem_intercon_0' requires 174 connections, but only 135 given [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/hdl/design_1.v:297]
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_0_0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:78]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at '/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'U0' of component 'blk_mem_gen_v8_2' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:236]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (104#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12506]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper' (105#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (106#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12506]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' (106#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized0' (106#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (107#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (108#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (109#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth' (110#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized0' (111#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'design_1_blk_mem_gen_0_0' (112#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:78]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (32) of module 'design_1_blk_mem_gen_0_0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/hdl/design_1.v:434]
INFO: [Synth 8-638] synthesizing module 'design_1_bram_control_0_0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_bram_control_0_0/synth/design_1_bram_control_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'bram_control' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/user.org/bram_control_v1_0/f0e333dd/src/bram_control.sv:14]
WARNING: [Synth 8-308] ignoring empty port [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/user.org/bram_control_v1_0/f0e333dd/src/bram_control.sv:29]
INFO: [Synth 8-256] done synthesizing module 'bram_control' (113#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/user.org/bram_control_v1_0/f0e333dd/src/bram_control.sv:14]
INFO: [Synth 8-256] done synthesizing module 'design_1_bram_control_0_0' (114#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_bram_control_0_0/synth/design_1_bram_control_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_5_0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_5_0/synth/design_1_util_vector_logic_5_0.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at '/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_5_0/synth/design_1_util_vector_logic_5_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized2' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized2' (114#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'design_1_util_vector_logic_5_0' (115#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_5_0/synth/design_1_util_vector_logic_5_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_1_fibonacci_ro_0_1' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_fibonacci_ro_0_1/synth/design_1_fibonacci_ro_0_1.v:56]
INFO: [Synth 8-638] synthesizing module 'fibonacci_ro' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/user.org/fibonacci_ro_v1_0/a70227ca/src/fibonacci_ro.v:43]
INFO: [Synth 8-4472] Detected and applied attribute dont_touch = yes [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/user.org/fibonacci_ro_v1_0/a70227ca/src/fibonacci_ro.v:55]
INFO: [Synth 8-638] synthesizing module 'fibonacci_ro_inv' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/user.org/fibonacci_ro_v1_0/a70227ca/src/fibonacci_ro.v:100]
INFO: [Synth 8-4472] Detected and applied attribute dont_touch = yes [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/user.org/fibonacci_ro_v1_0/a70227ca/src/fibonacci_ro.v:107]
INFO: [Synth 8-256] done synthesizing module 'fibonacci_ro_inv' (116#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/user.org/fibonacci_ro_v1_0/a70227ca/src/fibonacci_ro.v:100]
INFO: [Synth 8-256] done synthesizing module 'fibonacci_ro' (117#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/user.org/fibonacci_ro_v1_0/a70227ca/src/fibonacci_ro.v:43]
INFO: [Synth 8-256] done synthesizing module 'design_1_fibonacci_ro_0_1' (118#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_fibonacci_ro_0_1/synth/design_1_fibonacci_ro_0_1.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1_galois_ro_0_1' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_galois_ro_0_1/synth/design_1_galois_ro_0_1.v:56]
INFO: [Synth 8-638] synthesizing module 'galois_ro' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/user.org/galois_ro_v1_0/9d4f0a9c/src/galois_ro.v:21]
INFO: [Synth 8-4472] Detected and applied attribute DONT_TOUCH = TRUE [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/user.org/galois_ro_v1_0/9d4f0a9c/src/galois_ro.v:30]
INFO: [Synth 8-4472] Detected and applied attribute DONT_TOUCH = TRUE [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/user.org/galois_ro_v1_0/9d4f0a9c/src/galois_ro.v:31]
INFO: [Synth 8-638] synthesizing module 'garo_inv_xor' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/user.org/galois_ro_v1_0/9d4f0a9c/src/garo_inv_xor.v:27]
INFO: [Synth 8-638] synthesizing module 'INV' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:12850]
INFO: [Synth 8-256] done synthesizing module 'INV' (119#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:12850]
INFO: [Synth 8-256] done synthesizing module 'garo_inv_xor' (120#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/user.org/galois_ro_v1_0/9d4f0a9c/src/garo_inv_xor.v:27]
INFO: [Synth 8-256] done synthesizing module 'galois_ro' (121#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/user.org/galois_ro_v1_0/9d4f0a9c/src/galois_ro.v:21]
INFO: [Synth 8-256] done synthesizing module 'design_1_galois_ro_0_1' (122#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_galois_ro_0_1/synth/design_1_galois_ro_0_1.v:56]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/hdl/design_1.v:470]
INFO: [Synth 8-638] synthesizing module 'design_1_ila_0_0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:52]
INFO: [Synth 8-638] synthesizing module 'ila_v5_0_ila' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:4929]
INFO: [Synth 8-4472] Detected and applied attribute dont_touch = true [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:11371]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = no [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:11371]
INFO: [Synth 8-638] synthesizing module 'ila_v5_0_ila_core' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:1117]
INFO: [Synth 8-638] synthesizing module 'ila_v5_0_ila_register' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:1739]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_xsdbs' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:699]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_xsdbs' (123#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:699]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_stat' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:76]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_stat' (124#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:76]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg' (125#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized0' (125#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized1' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized1' (125#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized2' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized2' (125#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized3' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized3' (125#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized4' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized4' (125#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized5' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_ctl' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:432]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_ctl' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:432]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized5' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized6' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_ctl__parameterized0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:432]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_ctl__parameterized0' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:432]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized6' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized7' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized7' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized8' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized8' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized9' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized9' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized10' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized10' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized11' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized11' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized12' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized12' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized13' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized13' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized14' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized14' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized15' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized15' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized16' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized16' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized17' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized17' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized18' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized18' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized19' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized19' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized20' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized20' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized21' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized21' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized22' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized22' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized23' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized23' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized24' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized24' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized25' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_ctl__parameterized1' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:432]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_ctl__parameterized1' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:432]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized25' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized26' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_ctl__parameterized2' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:432]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_ctl__parameterized2' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:432]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized26' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized27' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized27' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized28' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized28' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized29' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized29' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized30' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized30' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized31' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized31' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized32' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized32' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized33' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized33' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized34' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized34' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized35' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized35' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized36' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized36' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized37' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized37' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized38' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized38' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized39' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized39' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized40' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized40' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized41' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized41' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized42' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized42' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized43' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized43' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized44' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized44' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized45' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized45' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized46' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized46' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized47' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized47' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized48' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized48' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized49' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized49' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized50' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized50' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized51' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized51' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized52' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized52' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized53' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized53' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized54' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized54' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized55' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized55' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized56' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized56' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized57' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized57' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized58' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized58' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized59' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized59' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized60' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized60' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized61' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized61' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized62' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized62' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized63' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized63' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized64' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized64' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized65' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized65' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized66' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized66' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized67' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized67' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized68' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized68' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized69' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized69' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized70' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized70' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized71' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized71' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized72' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized72' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized73' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized73' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized74' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized74' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized75' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized75' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized76' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized76' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized77' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized77' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized78' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized78' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized79' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized79' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized80' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized80' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized81' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized81' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized82' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized82' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized83' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized83' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized84' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized84' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized85' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized85' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized86' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized86' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized87' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized87' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized88' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized88' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg__parameterized89' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg__parameterized89' (126#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:313]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized0' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized1' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized1' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized2' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized2' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized3' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized3' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized4' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized4' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized5' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized5' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized6' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized6' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized7' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized7' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized8' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized8' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized9' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized9' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized10' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized10' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized11' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized11' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized12' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized12' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized13' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized13' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized14' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized14' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized15' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized15' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized16' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized16' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized17' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized17' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized18' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized18' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized19' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized19' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized20' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized20' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized21' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized21' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized22' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized22' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized23' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized23' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized24' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized24' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized25' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized25' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized26' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized26' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized27' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized27' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized28' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized28' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized29' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized29' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized30' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized30' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized31' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized31' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized32' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized32' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized33' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized33' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized34' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized34' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized35' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized35' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized36' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized36' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized37' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized37' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized38' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized38' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized39' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized39' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized40' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized40' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized41' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized41' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized42' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized42' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized43' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized43' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized44' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized44' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized45' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized45' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized46' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized46' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized47' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized47' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized48' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized48' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized49' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized49' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized50' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized50' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized51' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized51' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized52' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized52' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized53' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized53' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized54' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized54' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized55' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized55' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized56' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized56' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized57' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized57' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized58' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized58' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized59' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized59' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized60' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_p2s__parameterized60' (127#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:129]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_stream' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:499]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_stream' (128#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:499]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_stream__parameterized0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:499]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_stream__parameterized0' (128#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:499]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_stream__parameterized1' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:499]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_stream__parameterized1' (128#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:499]
INFO: [Synth 8-638] synthesizing module 'xsdbs_v1_0_reg_stream__parameterized2' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:499]
INFO: [Synth 8-256] done synthesizing module 'xsdbs_v1_0_reg_stream__parameterized2' (128#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:499]
INFO: [Synth 8-256] done synthesizing module 'ila_v5_0_ila_register' (129#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:1739]
INFO: [Synth 8-638] synthesizing module 'ila_v5_0_ila_trigger' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:4724]
INFO: [Synth 8-638] synthesizing module 'ila_v5_0_ila_trig_match' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:3906]
INFO: [Synth 8-638] synthesizing module 'ltlib_v1_0_match' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:1934]
INFO: [Synth 8-638] synthesizing module 'ltlib_v1_0_allx_typeA' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:453]
INFO: [Synth 8-638] synthesizing module 'ltlib_v1_0_all_typeA' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:81]
INFO: [Synth 8-638] synthesizing module 'ltlib_v1_0_all_typeA_slice' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:304]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:987]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (130#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:987]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:950]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (131#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:950]
INFO: [Synth 8-256] done synthesizing module 'ltlib_v1_0_all_typeA_slice' (132#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:304]
INFO: [Synth 8-256] done synthesizing module 'ltlib_v1_0_all_typeA' (133#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:81]
INFO: [Synth 8-256] done synthesizing module 'ltlib_v1_0_allx_typeA' (134#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:453]
INFO: [Synth 8-256] done synthesizing module 'ltlib_v1_0_match' (135#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:1934]
INFO: [Synth 8-256] done synthesizing module 'ila_v5_0_ila_trig_match' (136#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:3906]
INFO: [Synth 8-638] synthesizing module 'ltlib_v1_0_match__parameterized0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:1934]
INFO: [Synth 8-638] synthesizing module 'ltlib_v1_0_allx_typeA__parameterized0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:453]
INFO: [Synth 8-638] synthesizing module 'ltlib_v1_0_all_typeA__parameterized0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:81]
INFO: [Synth 8-638] synthesizing module 'ltlib_v1_0_all_typeA_slice__parameterized0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:304]
INFO: [Synth 8-256] done synthesizing module 'ltlib_v1_0_all_typeA_slice__parameterized0' (136#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:304]
INFO: [Synth 8-256] done synthesizing module 'ltlib_v1_0_all_typeA__parameterized0' (136#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:81]
INFO: [Synth 8-256] done synthesizing module 'ltlib_v1_0_allx_typeA__parameterized0' (136#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:453]
INFO: [Synth 8-256] done synthesizing module 'ltlib_v1_0_match__parameterized0' (136#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:1934]
INFO: [Synth 8-256] done synthesizing module 'ila_v5_0_ila_trigger' (137#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:4724]
INFO: [Synth 8-638] synthesizing module 'ila_v5_0_ila_counter' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:4386]
INFO: [Synth 8-638] synthesizing module 'ila_v5_0_generic_counter' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:4434]
INFO: [Synth 8-256] done synthesizing module 'ila_v5_0_generic_counter' (138#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:4434]
INFO: [Synth 8-256] done synthesizing module 'ila_v5_0_ila_counter' (139#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:4386]
INFO: [Synth 8-638] synthesizing module 'ila_v5_0_ila_adv_trigger_sequencer' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:3987]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:4034]
INFO: [Synth 8-226] default block is never used [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:4072]
INFO: [Synth 8-226] default block is never used [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:4129]
INFO: [Synth 8-226] default block is never used [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:4190]
INFO: [Synth 8-226] default block is never used [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:4212]
INFO: [Synth 8-256] done synthesizing module 'ila_v5_0_ila_adv_trigger_sequencer' (140#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:3987]
INFO: [Synth 8-638] synthesizing module 'ila_v5_0_ila_reset_ctrl' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:3249]
INFO: [Synth 8-638] synthesizing module 'ltlib_v1_0_async_edge_xfer' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:906]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = no [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:916]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = no [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:918]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = no [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:920]
INFO: [Synth 8-256] done synthesizing module 'ltlib_v1_0_async_edge_xfer' (141#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:906]
INFO: [Synth 8-638] synthesizing module 'ltlib_v1_0_rising_edge_detection' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:2129]
INFO: [Synth 8-256] done synthesizing module 'ltlib_v1_0_rising_edge_detection' (142#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:2129]
INFO: [Synth 8-256] done synthesizing module 'ila_v5_0_ila_reset_ctrl' (143#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:3249]
INFO: [Synth 8-638] synthesizing module 'ila_v5_0_ila_cap_ctrl_legacy' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:410]
INFO: [Synth 8-638] synthesizing module 'ltlib_v1_0_cfglut7' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:1317]
INFO: [Synth 8-256] done synthesizing module 'ltlib_v1_0_cfglut7' (144#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:1317]
INFO: [Synth 8-638] synthesizing module 'ila_v5_0_ila_cap_addrgen' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:75]
INFO: [Synth 8-4472] Detected and applied attribute dont_touch = true [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:115]
INFO: [Synth 8-4472] Detected and applied attribute dont_touch = true [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:125]
INFO: [Synth 8-638] synthesizing module 'ltlib_v1_0_cfglut6' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:1224]
INFO: [Synth 8-256] done synthesizing module 'ltlib_v1_0_cfglut6' (145#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:1224]
INFO: [Synth 8-638] synthesizing module 'ila_v5_0_ila_cap_sample_counter' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:679]
INFO: [Synth 8-638] synthesizing module 'ltlib_v1_0_cfglut4' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:1089]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34609]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (146#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34609]
INFO: [Synth 8-256] done synthesizing module 'ltlib_v1_0_cfglut4' (147#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:1089]
INFO: [Synth 8-638] synthesizing module 'ltlib_v1_0_cfglut5' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:1146]
INFO: [Synth 8-256] done synthesizing module 'ltlib_v1_0_cfglut5' (148#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:1146]
INFO: [Synth 8-638] synthesizing module 'ltlib_v1_0_match_nodelay' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:2033]
INFO: [Synth 8-638] synthesizing module 'ltlib_v1_0_allx_typeA_nodelay' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:680]
INFO: [Synth 8-638] synthesizing module 'ltlib_v1_0_all_typeA__parameterized1' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:81]
INFO: [Synth 8-638] synthesizing module 'ltlib_v1_0_all_typeA_slice__parameterized1' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:304]
INFO: [Synth 8-256] done synthesizing module 'ltlib_v1_0_all_typeA_slice__parameterized1' (148#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:304]
INFO: [Synth 8-638] synthesizing module 'ltlib_v1_0_all_typeA_slice__parameterized2' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:304]
INFO: [Synth 8-256] done synthesizing module 'ltlib_v1_0_all_typeA_slice__parameterized2' (148#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:304]
INFO: [Synth 8-256] done synthesizing module 'ltlib_v1_0_all_typeA__parameterized1' (148#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:81]
INFO: [Synth 8-256] done synthesizing module 'ltlib_v1_0_allx_typeA_nodelay' (149#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:680]
INFO: [Synth 8-256] done synthesizing module 'ltlib_v1_0_match_nodelay' (150#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:2033]
INFO: [Synth 8-256] done synthesizing module 'ila_v5_0_ila_cap_sample_counter' (151#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:679]
INFO: [Synth 8-638] synthesizing module 'ila_v5_0_ila_cap_window_counter' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:867]
INFO: [Synth 8-256] done synthesizing module 'ila_v5_0_ila_cap_window_counter' (152#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:867]
INFO: [Synth 8-256] done synthesizing module 'ila_v5_0_ila_cap_addrgen' (153#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:75]
INFO: [Synth 8-638] synthesizing module 'ltlib_v1_0_cfglut6__parameterized0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:1224]
INFO: [Synth 8-256] done synthesizing module 'ltlib_v1_0_cfglut6__parameterized0' (153#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:1224]
INFO: [Synth 8-256] done synthesizing module 'ila_v5_0_ila_cap_ctrl_legacy' (154#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:410]
INFO: [Synth 8-638] synthesizing module 'ila_v5_0_ila_trace_memory' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:3404]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized1' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
WARNING: [Synth 8-3819] Generic 'C_RST_TYPE' not present in instantiated entity will be ignored [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:3739]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized0' (154#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized1' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-3919] null assignment ignored [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:15521]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB18E1' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:15581]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' (154#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized1' (154#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' (154#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized0' (154#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized0' (154#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized0' (154#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized1' (154#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
WARNING: [Synth 8-350] instance 'trace_block_memory' of module 'BLK_MEM_GEN_V8_2' requires 59 connections, but only 57 given [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:3757]
INFO: [Synth 8-256] done synthesizing module 'ila_v5_0_ila_trace_memory' (155#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:3404]
INFO: [Synth 8-638] synthesizing module 'ila_v5_0_ila_fsm_memory_read' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:4610]
INFO: [Synth 8-256] done synthesizing module 'ila_v5_0_ila_fsm_memory_read' (156#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:4610]
INFO: [Synth 8-638] synthesizing module 'ltlib_v1_0_generic_memrd' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:1602]
INFO: [Synth 8-638] synthesizing module 'ltlib_v1_0_generic_mux' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:1882]
INFO: [Synth 8-256] done synthesizing module 'ltlib_v1_0_generic_mux' (157#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:1882]
INFO: [Synth 8-155] case statement is not full and has no default [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:1711]
INFO: [Synth 8-256] done synthesizing module 'ltlib_v1_0_generic_memrd' (158#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:1602]
INFO: [Synth 8-256] done synthesizing module 'ila_v5_0_ila_core' (159#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:1117]
INFO: [Synth 8-256] done synthesizing module 'ila_v5_0_ila' (160#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:4929]
WARNING: [Synth 8-350] instance 'inst' of module 'ila_v5_0_ila' requires 1031 connections, but only 1027 given [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:2165]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity design_1_ila_0_0 does not have driver. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:88]
INFO: [Synth 8-256] done synthesizing module 'design_1_ila_0_0' (161#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:52]
INFO: [Synth 8-638] synthesizing module 'design_1_lfsr_filter_0_0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_lfsr_filter_0_0/synth/design_1_lfsr_filter_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'lfsr_filter' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/user.org/lfsr_filter_v1_0/ba32908e/src/lfsr_filter.v:21]
INFO: [Synth 8-638] synthesizing module 'load_en_dff' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/user.org/lfsr_filter_v1_0/ba32908e/src/load_en_dff.v:21]
INFO: [Synth 8-256] done synthesizing module 'load_en_dff' (162#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/user.org/lfsr_filter_v1_0/ba32908e/src/load_en_dff.v:21]
INFO: [Synth 8-256] done synthesizing module 'lfsr_filter' (163#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/user.org/lfsr_filter_v1_0/ba32908e/src/lfsr_filter.v:21]
INFO: [Synth 8-256] done synthesizing module 'design_1_lfsr_filter_0_0' (164#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_lfsr_filter_0_0/synth/design_1_lfsr_filter_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_3_0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_3_0/synth/design_1_util_vector_logic_3_0.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at '/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_3_0/synth/design_1_util_vector_logic_3_0.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'design_1_util_vector_logic_3_0' (165#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_3_0/synth/design_1_util_vector_logic_3_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_0_0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/synth/design_1_util_vector_logic_0_0.vhd:66]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at '/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/synth/design_1_util_vector_logic_0_0.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'design_1_util_vector_logic_0_0' (166#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/synth/design_1_util_vector_logic_0_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:154]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (167#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:606]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2232]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (168#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2233]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2234]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2236]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2237]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2238]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2239]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2240]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2241]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2242]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2243]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2244]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2245]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2256]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2256]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2256]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
INFO: [Common 17-14] Message 'Synth 8-4446' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'PS7' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:26452]
INFO: [Synth 8-256] done synthesizing module 'PS7' (169#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:26452]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:215]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:216]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:232]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:246]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:247]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:261]
WARNING: [Synth 8-3848] Net PJTAG_TDO in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:298]
WARNING: [Synth 8-3848] Net TRACE_CTL_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1304]
WARNING: [Synth 8-3848] Net TRACE_DATA_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1305]
WARNING: [Synth 8-3848] Net TRACE_CLK_OUT in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:407]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1050]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1051]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1054]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1052]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1053]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1059]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1060]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1063]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1061]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1062]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1072]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1070]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1071]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (170#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:154]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:340]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (171#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:57]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 79 connections, but only 64 given [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/hdl/design_1.v:500]
INFO: [Synth 8-638] synthesizing module 'design_1_c_shift_ram_0_0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_0/synth/design_1_c_shift_ram_0_0.vhd:67]
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0' declared at '/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0.vhd:109' bound to instance 'U0' of component 'c_shift_ram_v12_0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_0/synth/design_1_c_shift_ram_0_0.vhd:118]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0__parameterized0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0.vhd:148]
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_viv' declared at '/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2485' bound to instance 'i_synth' of component 'c_shift_ram_v12_0_viv' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0.vhd:166]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at '/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'output_regs' of component 'c_reg_fd_v12_0_viv' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1956]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized0' (172#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy' (173#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized0' (174#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0__parameterized0' (175#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'design_1_c_shift_ram_0_0' (176#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_0/synth/design_1_c_shift_ram_0_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_processing_system7_0_100M_0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/synth/design_1_rst_processing_system7_0_100M_0.vhd:74]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/synth/design_1_rst_processing_system7_0_100M_0.vhd:120]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34504' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34504]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (177#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34504]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:449]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:480]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:489]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:499]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:509]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:519]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (177#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (178#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (179#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence' (180#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized0' (181#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_processing_system7_0_100M_0' (182#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/synth/design_1_rst_processing_system7_0_100M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_processing_system7_0_100M' of module 'design_1_rst_processing_system7_0_100M_0' requires 10 connections, but only 7 given [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/hdl/design_1.v:569]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_1_0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_0/synth/design_1_util_vector_logic_1_0.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at '/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_0/synth/design_1_util_vector_logic_1_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized4' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized4' (182#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'design_1_util_vector_logic_1_0' (183#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_0/synth/design_1_util_vector_logic_1_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_1_1' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_1/synth/design_1_util_vector_logic_1_1.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at '/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_1/synth/design_1_util_vector_logic_1_1.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'design_1_util_vector_logic_1_1' (184#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_1/synth/design_1_util_vector_logic_1_1.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_1_trng_control_1_0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_trng_control_1_0/synth/design_1_trng_control_1_0.v:56]
INFO: [Synth 8-638] synthesizing module 'trng_control' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/user.org/trng_control_v1_0/df9b37d1/src/trng_control.sv:15]
INFO: [Synth 8-256] done synthesizing module 'trng_control' (185#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/user.org/trng_control_v1_0/df9b37d1/src/trng_control.sv:15]
INFO: [Synth 8-256] done synthesizing module 'design_1_trng_control_1_0' (186#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_trng_control_1_0/synth/design_1_trng_control_1_0.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_4_0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_4_0/synth/design_1_util_vector_logic_4_0.vhd:66]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at '/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_4_0/synth/design_1_util_vector_logic_4_0.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'design_1_util_vector_logic_4_0' (187#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_4_0/synth/design_1_util_vector_logic_4_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconcat_0_0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xlconcat_v2_1/21a398c4/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (188#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xlconcat_v2_1/21a398c4/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconcat_0_0' (189#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (190#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (191#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_0_1' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_1/synth/design_1_util_vector_logic_0_1.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at '/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_1/synth/design_1_util_vector_logic_0_1.vhd:89]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized6' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized6' (191#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'design_1_util_vector_logic_0_1' (192#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_1/synth/design_1_util_vector_logic_0_1.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'design_1' (193#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/hdl/design_1.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (194#1) [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/imports/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:22 ; elapsed = 00:03:23 . Memory (MB): peak = 1348.781 ; gain = 590.336 ; free physical = 1577 ; free virtual = 12444
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[16] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[15] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[7] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[16] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[15] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[7] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_RAM_BLK_MEM_1.trace_block_memory :eccpipece to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:3757]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_RAM_BLK_MEM_1.trace_block_memory :sleep to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:3757]
INFO: [Synth 8-3295] tying undriven pin u_ila_regs:CAPTURE_CNT_SL_I[31] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:1294]
INFO: [Synth 8-3295] tying undriven pin u_ila_regs:CAPTURE_CNT_SL_I[30] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:1294]
INFO: [Synth 8-3295] tying undriven pin u_ila_regs:CAPTURE_CNT_SL_I[29] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:1294]
INFO: [Synth 8-3295] tying undriven pin u_ila_regs:CAPTURE_CNT_SL_I[28] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:1294]
INFO: [Synth 8-3295] tying undriven pin u_ila_regs:CAPTURE_CNT_SL_I[27] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:1294]
INFO: [Synth 8-3295] tying undriven pin u_ila_regs:CAPTURE_CNT_SL_I[26] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:1294]
INFO: [Synth 8-3295] tying undriven pin u_ila_regs:CAPTURE_CNT_SL_I[25] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:1294]
INFO: [Synth 8-3295] tying undriven pin u_ila_regs:CAPTURE_CNT_SL_I[24] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:1294]
INFO: [Synth 8-3295] tying undriven pin u_ila_regs:CAPTURE_CNT_SL_I[23] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:1294]
INFO: [Synth 8-3295] tying undriven pin u_ila_regs:CAPTURE_CNT_SL_I[22] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:1294]
INFO: [Synth 8-3295] tying undriven pin u_ila_regs:CAPTURE_CNT_SL_I[21] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:1294]
INFO: [Synth 8-3295] tying undriven pin u_ila_regs:CAPTURE_CNT_SL_I[20] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:1294]
INFO: [Synth 8-3295] tying undriven pin u_ila_regs:CAPTURE_CNT_SL_I[19] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:1294]
INFO: [Synth 8-3295] tying undriven pin u_ila_regs:CAPTURE_CNT_SL_I[18] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:1294]
INFO: [Synth 8-3295] tying undriven pin u_ila_regs:CAPTURE_CNT_SL_I[17] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:1294]
INFO: [Synth 8-3295] tying undriven pin u_ila_regs:CAPTURE_CNT_SL_I[16] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:1294]
INFO: [Synth 8-3295] tying undriven pin u_ila_regs:CAPTURE_CNT_SL_I[15] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:1294]
INFO: [Synth 8-3295] tying undriven pin u_ila_regs:CAPTURE_CNT_SL_I[14] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:1294]
INFO: [Synth 8-3295] tying undriven pin u_ila_regs:CAPTURE_CNT_SL_I[13] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:1294]
INFO: [Synth 8-3295] tying undriven pin u_ila_regs:CAPTURE_CNT_SL_I[12] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:1294]
INFO: [Synth 8-3295] tying undriven pin u_ila_regs:CAPTURE_CNT_SL_I[11] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:1294]
INFO: [Synth 8-3295] tying undriven pin u_ila_regs:CAPTURE_CNT_SL_I[10] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ila_v5_0/b78cb84e/hdl/ila_v5_0_syn_rfs.v:1294]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:2165]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:2165]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:2165]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:2165]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:2165]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:2165]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:2165]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:2165]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:2165]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:2165]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:2165]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:2165]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:2165]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:2165]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:2165]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:2165]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:2165]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:2165]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:2165]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:2165]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:2165]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:2165]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:2165]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:2165]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:2165]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:2165]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:2165]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:2165]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:2165]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:2165]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:2165]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:2165]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:2165]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:2165]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:2165]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:2165]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:2165]
INFO: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:2165]
INFO: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0 [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:2165]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:24 ; elapsed = 00:03:24 . Memory (MB): peak = 1348.781 ; gain = 590.336 ; free physical = 1577 ; free virtual = 12444
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 802 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v5_0/constraints/ila.xdc] for cell 'design_1_i/ila_0'
Finished Parsing XDC File [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v5_0/constraints/ila.xdc] for cell 'design_1_i/ila_0'
Parsing XDC File [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/constrs_1/new/trial.xdc]
Finished Parsing XDC File [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/constrs_1/new/trial.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/constrs_1/new/trial.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.runs/de_bias_synth/dont_touch.xdc]
Finished Parsing XDC File [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.runs/de_bias_synth/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.runs/de_bias_synth/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst'
Parsing XDC File [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst'
Parsing XDC File [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 606 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 516 instances
  CFGLUT5 => SRLC32E: 60 instances
  FDR => FDRE: 25 instances
  MUXCY_L => MUXCY: 4 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1557.789 ; gain = 1.996 ; free physical = 1443 ; free virtual = 12311
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:44 ; elapsed = 00:03:44 . Memory (MB): peak = 1557.793 ; gain = 799.348 ; free physical = 1441 ; free virtual = 12309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:44 ; elapsed = 00:03:44 . Memory (MB): peak = 1557.793 ; gain = 799.348 ; free physical = 1441 ; free virtual = 12309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.runs/de_bias_synth/dont_touch.xdc, line 7).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.runs/de_bias_synth/dont_touch.xdc, line 10).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon. (constraint file  /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.runs/de_bias_synth/dont_touch.xdc, line 13).
Applied set_property DONT_TOUCH = true for design_1_i/rst_processing_system7_0_100M. (constraint file  /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.runs/de_bias_synth/dont_touch.xdc, line 16).
Applied set_property DONT_TOUCH = true for design_1_i/lfsr_filter_0. (constraint file  /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.runs/de_bias_synth/dont_touch.xdc, line 19).
Applied set_property DONT_TOUCH = true for design_1_i/bram_control_0. (constraint file  /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.runs/de_bias_synth/dont_touch.xdc, line 22).
Applied set_property DONT_TOUCH = true for design_1_i/not_gate. (constraint file  /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.runs/de_bias_synth/dont_touch.xdc, line 25).
Applied set_property DONT_TOUCH = true for design_1_i/xor_gate. (constraint file  /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.runs/de_bias_synth/dont_touch.xdc, line 28).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_0. (constraint file  /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.runs/de_bias_synth/dont_touch.xdc, line 31).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/xbar. (constraint file  /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.runs/de_bias_synth/dont_touch.xdc, line 34).
Applied set_property DONT_TOUCH = true for design_1_i/raw_trng. (constraint file  /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.runs/de_bias_synth/dont_touch.xdc, line 37).
Applied set_property DONT_TOUCH = true for design_1_i/ila_0. (constraint file  /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.runs/de_bias_synth/dont_touch.xdc, line 40).
Applied set_property DONT_TOUCH = true for design_1_i/fibonacci_ro_0. (constraint file  /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.runs/de_bias_synth/dont_touch.xdc, line 43).
Applied set_property DONT_TOUCH = true for design_1_i/galois_ro_0. (constraint file  /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.runs/de_bias_synth/dont_touch.xdc, line 46).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_0. (constraint file  /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.runs/de_bias_synth/dont_touch.xdc, line 49).
Applied set_property DONT_TOUCH = true for design_1_i/axi_bram_ctrl_0. (constraint file  /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.runs/de_bias_synth/dont_touch.xdc, line 52).
Applied set_property DONT_TOUCH = true for design_1_i/Dip_switch_TRNG. (constraint file  /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.runs/de_bias_synth/dont_touch.xdc, line 55).
Applied set_property DONT_TOUCH = true for design_1_i/select_LFSR. (constraint file  /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.runs/de_bias_synth/dont_touch.xdc, line 58).
Applied set_property DONT_TOUCH = true for design_1_i/select_RAW_TRNG. (constraint file  /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.runs/de_bias_synth/dont_touch.xdc, line 61).
Applied set_property DONT_TOUCH = true for design_1_i/mux_or. (constraint file  /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.runs/de_bias_synth/dont_touch.xdc, line 64).
Applied set_property DONT_TOUCH = true for design_1_i/uart_complete_inv. (constraint file  /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.runs/de_bias_synth/dont_touch.xdc, line 67).
Applied set_property DONT_TOUCH = true for design_1_i/bram_reset_or. (constraint file  /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.runs/de_bias_synth/dont_touch.xdc, line 70).
Applied set_property DONT_TOUCH = true for design_1_i/trng_control_1. (constraint file  /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.runs/de_bias_synth/dont_touch.xdc, line 73).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.runs/de_bias_synth/dont_touch.xdc, line 76).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat_0. (constraint file  /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.runs/de_bias_synth/dont_touch.xdc, line 79).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/m00_couplers/auto_ds. (constraint file  /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.runs/de_bias_synth/dont_touch.xdc, line 82).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/m01_couplers/auto_ds. (constraint file  /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.runs/de_bias_synth/dont_touch.xdc, line 85).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/m01_couplers/auto_pc. (constraint file  /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.runs/de_bias_synth/dont_touch.xdc, line 88).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s00_couplers/auto_pc. (constraint file  /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.runs/de_bias_synth/dont_touch.xdc, line 91).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s00_couplers/auto_us. (constraint file  /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.runs/de_bias_synth/dont_touch.xdc, line 94).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0/inst. (constraint file  /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.runs/de_bias_synth/dont_touch.xdc, line 97).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_0/U0. (constraint file  /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.runs/de_bias_synth/dont_touch.xdc, line 108).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst. (constraint file  /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.runs/de_bias_synth/dont_touch.xdc, line 131).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst. (constraint file  /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.runs/de_bias_synth/dont_touch.xdc, line 136).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst. (constraint file  /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.runs/de_bias_synth/dont_touch.xdc, line 145).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:48 ; elapsed = 00:03:48 . Memory (MB): peak = 1557.793 ; gain = 799.348 ; free physical = 1441 ; free virtual = 12309
---------------------------------------------------------------------------------
ROM "max_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "max_wrap_burst" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "max_wrap_burst" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "curr_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "curr_incr_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "curr_fixed_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
INFO: [Synth 8-802] inferred FSM for state register 'rlast_sm_cs_reg' in module 'rd_chnl'
ROM "curr_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "curr_incr_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "curr_fixed_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "axi_rd_burst_two" won't be mapped to RAM because it is too sparse.
ROM "set_last_bram_addr" won't be mapped to RAM because it is too sparse.
ROM "rlast_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'first_mi_word_reg' into 'first_word_reg' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_downsizer.v:303]
INFO: [Synth 8-4471] merging register 'first_word_reg' into 'first_mi_word_reg' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:308]
ROM "read_cs" won't be mapped to RAM because it is too sparse.
ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in3" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in3" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo'
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0'
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1'
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized2'
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized60'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized0'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized1'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized2'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized3'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized4'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized5'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized6'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized7'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized8'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized9'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized10'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized11'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized12'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized13'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized14'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized15'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized16'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized17'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized18'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized19'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized20'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized21'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized22'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized23'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized24'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized25'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized26'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized27'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized28'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized29'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized30'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized31'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized32'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized33'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized34'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized35'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized36'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized37'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized38'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized39'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized40'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized41'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized42'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized43'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized44'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized45'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized46'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized47'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized48'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized49'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized50'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized51'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized52'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized53'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized54'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized55'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized56'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized57'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized58'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_reg_p2s__parameterized59'
ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse.
ROM "adv_drdy" won't be mapped to RAM because it is too sparse.
ROM "read_addr" won't be mapped to RAM because it is too sparse.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "read_en" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/sequence.vhd:222]
INFO: [Synth 8-3354] encoded FSM with state register 'rlast_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized2'
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity design_1_ila_0_0 does not have driver. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:88]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:215]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:216]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:232]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:246]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:247]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:261]
WARNING: [Synth 8-3848] Net PJTAG_TDO in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:298]
WARNING: [Synth 8-3848] Net TRACE_CTL_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1304]
WARNING: [Synth 8-3848] Net TRACE_DATA_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1305]
WARNING: [Synth 8-3848] Net TRACE_CLK_OUT in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:407]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1050]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1051]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1054]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1052]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1053]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1059]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1060]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1063]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1061]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1062]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1072]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1070]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1071]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:56 ; elapsed = 00:03:57 . Memory (MB): peak = 1557.793 ; gain = 799.348 ; free physical = 1443 ; free virtual = 12311
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |design_1__GB0 |           1|     34122|
|2     |design_1__GB1 |           1|     22766|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:03:57 ; elapsed = 00:03:57 . Memory (MB): peak = 1557.793 ; gain = 799.348 ; free physical = 1443 ; free virtual = 12311
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
ROM "U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_two" won't be mapped to RAM because it is too sparse.
ROM "U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/set_last_bram_addr" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' into 'bus2ip_reset_reg' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:390]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
ROM "read_cs" won't be mapped to RAM because it is too sparse.
ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' into 'gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:122]
INFO: [Synth 8-4471] merging register 'gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' into 'gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:122]
INFO: [Synth 8-4471] merging register 'gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' into 'gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:122]
INFO: [Synth 8-4471] merging register 'reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:98]
INFO: [Synth 8-4471] merging register 'reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:98]
INFO: [Synth 8-4471] merging register 'MU_STATUS[0].mu_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:98]
INFO: [Synth 8-4471] merging register 'MU_STATUS[0].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:98]
INFO: [Synth 8-4471] merging register 'MU_STATUS[1].mu_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:98]
INFO: [Synth 8-4471] merging register 'MU_STATUS[1].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:98]
INFO: [Synth 8-4471] merging register 'MU_STATUS[2].mu_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:98]
INFO: [Synth 8-4471] merging register 'MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:98]
INFO: [Synth 8-4471] merging register 'MU_STATUS[3].mu_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:98]
INFO: [Synth 8-4471] merging register 'MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:98]
INFO: [Synth 8-4471] merging register 'MU_STATUS[4].mu_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:98]
INFO: [Synth 8-4471] merging register 'MU_STATUS[5].mu_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:98]
INFO: [Synth 8-4471] merging register 'MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:98]
INFO: [Synth 8-4471] merging register 'MU_STATUS[6].mu_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:98]
INFO: [Synth 8-4471] merging register 'MU_STATUS[7].mu_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:98]
INFO: [Synth 8-4471] merging register 'MU_STATUS[7].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:98]
INFO: [Synth 8-4471] merging register 'MU_STATUS[8].mu_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:98]
INFO: [Synth 8-4471] merging register 'MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:98]
INFO: [Synth 8-4471] merging register 'MU_STATUS[9].mu_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:98]
INFO: [Synth 8-4471] merging register 'MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:98]
INFO: [Synth 8-4471] merging register 'MU_STATUS[10].mu_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:98]
INFO: [Synth 8-4471] merging register 'MU_STATUS[11].mu_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:98]
INFO: [Synth 8-4471] merging register 'MU_STATUS[11].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:98]
INFO: [Synth 8-4471] merging register 'MU_STATUS[12].mu_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:98]
INFO: [Synth 8-4471] merging register 'MU_STATUS[13].mu_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:98]
INFO: [Synth 8-4471] merging register 'MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:98]
INFO: [Synth 8-4471] merging register 'MU_STATUS[14].mu_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:98]
INFO: [Synth 8-4471] merging register 'MU_STATUS[15].mu_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:98]
INFO: [Synth 8-4471] merging register 'MU_STATUS[15].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'MU_STATUS[14].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:98]
INFO: [Synth 8-4471] merging register 'MU_STATUS[16].mu_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:98]
INFO: [Synth 8-4471] merging register 'MU_STATUS[17].mu_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:98]
INFO: [Synth 8-4471] merging register 'MU_STATUS[17].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'MU_STATUS[16].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:98]
INFO: [Synth 8-4471] merging register 'MU_STATUS[18].mu_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:98]
INFO: [Synth 8-4471] merging register 'MU_STATUS[19].mu_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:98]
INFO: [Synth 8-4471] merging register 'MU_STATUS[19].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'MU_STATUS[18].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:98]
INFO: [Synth 8-4471] merging register 'MU_STATUS[20].mu_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:98]
INFO: [Synth 8-4471] merging register 'MU_STATUS[21].mu_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:98]
INFO: [Synth 8-4471] merging register 'MU_STATUS[21].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'MU_STATUS[20].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:98]
INFO: [Synth 8-4471] merging register 'MU_STATUS[22].mu_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:98]
INFO: [Synth 8-4471] merging register 'MU_STATUS[23].mu_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:98]
INFO: [Synth 8-4471] merging register 'MU_STATUS[23].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'MU_STATUS[22].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:98]
INFO: [Synth 8-4471] merging register 'CNT_WIDTH_STATUS[1].cnt_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'CNT_WIDTH_STATUS[0].cnt_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:98]
INFO: [Synth 8-4471] merging register 'CNT_WIDTH_STATUS[2].cnt_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'CNT_WIDTH_STATUS[0].cnt_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:98]
INFO: [Synth 8-4471] merging register 'CNT_WIDTH_STATUS[3].cnt_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'CNT_WIDTH_STATUS[0].cnt_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/xsdbs_v1_0/7ccd9811/hdl/xsdbs_v1_0_vl_rfs.v:98]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/U_TM/G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[0:0]' into 'ila_core_inst/u_trig/U_TM/G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[0:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:532]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/U_TM/G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0:0]' into 'ila_core_inst/u_trig/U_TM/G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:556]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/U_TM/G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[0:0]' into 'ila_core_inst/u_trig/U_TM/G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[0:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:532]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/U_TM/G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0:0]' into 'ila_core_inst/u_trig/U_TM/G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:556]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/U_TM/G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[0:0]' into 'ila_core_inst/u_trig/U_TM/G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[0:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:532]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/U_TM/G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0:0]' into 'ila_core_inst/u_trig/U_TM/G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:556]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/U_TM/G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[0:0]' into 'ila_core_inst/u_trig/U_TM/G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[0:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:532]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/U_TM/G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0:0]' into 'ila_core_inst/u_trig/U_TM/G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:556]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/U_TM/G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[0:0]' into 'ila_core_inst/u_trig/U_TM/G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[0:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:532]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/U_TM/G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0:0]' into 'ila_core_inst/u_trig/U_TM/G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:556]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/U_TM/G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[0:0]' into 'ila_core_inst/u_trig/U_TM/G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[0:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:532]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/U_TM/G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0:0]' into 'ila_core_inst/u_trig/U_TM/G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:556]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/U_TM/G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[0:0]' into 'ila_core_inst/u_trig/U_TM/G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[0:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:532]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/U_TM/G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0:0]' into 'ila_core_inst/u_trig/U_TM/G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:556]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/U_TM/G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[0:0]' into 'ila_core_inst/u_trig/U_TM/G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[0:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:532]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/U_TM/G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0:0]' into 'ila_core_inst/u_trig/U_TM/G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:556]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/U_TM/G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[0:0]' into 'ila_core_inst/u_trig/U_TM/G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[0:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:532]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/U_TM/G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0:0]' into 'ila_core_inst/u_trig/U_TM/G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:556]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/U_TM/G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[0:0]' into 'ila_core_inst/u_trig/U_TM/G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[0:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:532]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/U_TM/G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0:0]' into 'ila_core_inst/u_trig/U_TM/G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:556]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/U_TM/G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[0:0]' into 'ila_core_inst/u_trig/U_TM/G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[0:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:532]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/U_TM/G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0:0]' into 'ila_core_inst/u_trig/U_TM/G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:556]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/U_TM/G_NMU[23].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[0:0]' into 'ila_core_inst/u_trig/U_TM/G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[0:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:532]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/U_TM/G_NMU[23].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0:0]' into 'ila_core_inst/u_trig/U_TM/G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:556]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/genblk1[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[23:0]' into 'ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[23:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:532]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/genblk1[1].U_TC/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[23:0]' into 'ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[23:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:532]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/genblk1[2].U_TC/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[23:0]' into 'ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[23:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:532]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/genblk1[3].U_TC/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[23:0]' into 'ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[23:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:532]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/genblk1[4].U_TC/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[23:0]' into 'ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[23:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:532]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/genblk1[5].U_TC/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[23:0]' into 'ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[23:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:532]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/genblk1[6].U_TC/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[23:0]' into 'ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[23:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:532]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/genblk1[7].U_TC/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[23:0]' into 'ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[23:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:532]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/genblk1[8].U_TC/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[23:0]' into 'ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[23:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:532]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/genblk1[9].U_TC/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[23:0]' into 'ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[23:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:532]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/genblk1[10].U_TC/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[23:0]' into 'ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[23:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:532]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/genblk1[11].U_TC/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[23:0]' into 'ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[23:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:532]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/genblk1[12].U_TC/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[23:0]' into 'ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[23:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:532]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/genblk1[13].U_TC/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[23:0]' into 'ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[23:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:532]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/genblk1[14].U_TC/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[23:0]' into 'ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[23:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:532]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/genblk1[15].U_TC/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[23:0]' into 'ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[23:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:532]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/genblk1[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[23:0]' into 'ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[23:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:532]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/genblk1[17].U_TC/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[23:0]' into 'ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[23:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:532]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/genblk1[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[23:0]' into 'ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[23:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:532]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/genblk1[19].U_TC/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[23:0]' into 'ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[23:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:532]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/genblk1[20].U_TC/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[23:0]' into 'ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[23:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:532]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/genblk1[21].U_TC/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[23:0]' into 'ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[23:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:532]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/genblk1[22].U_TC/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[23:0]' into 'ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[23:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:532]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/genblk1[23].U_TC/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[23:0]' into 'ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[23:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:532]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_trig/genblk1[24].U_TC/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[23:0]' into 'ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[23:0]' [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/ltlib_v1_0/7b07b5b0/hdl/ltlib_v1_0_vl_rfs.v:532]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
ROM "ila_core_inst/xsdb_memory_read_inst/read_en" won't be mapped to RAM because it is too sparse.
ROM "ila_core_inst/xsdb_memory_read_inst/read_addr" won't be mapped to RAM because it is too sparse.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:04:03 ; elapsed = 00:04:03 . Memory (MB): peak = 1557.793 ; gain = 799.348 ; free physical = 1443 ; free virtual = 12311
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:04:03 ; elapsed = 00:04:03 . Memory (MB): peak = 1557.793 ; gain = 799.348 ; free physical = 1443 ; free virtual = 12311

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |design_1__GB0 |           1|     31353|
|2     |design_1__GB1 |           1|     20710|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[0] ) is unused and will be removed from module ila_v5_0_ila.
INFO: [Synth 8-3332] Sequential element (\ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[0] ) is unused and will be removed from module ila_v5_0_ila.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:04:25 ; elapsed = 00:04:26 . Memory (MB): peak = 1557.797 ; gain = 799.352 ; free physical = 1421 ; free virtual = 12290
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:04:25 ; elapsed = 00:04:26 . Memory (MB): peak = 1557.797 ; gain = 799.352 ; free physical = 1421 ; free virtual = 12290
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:04:25 ; elapsed = 00:04:26 . Memory (MB): peak = 1557.797 ; gain = 799.352 ; free physical = 1421 ; free virtual = 12290

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |design_1__GB0 |           1|     26207|
|2     |design_1__GB1 |           1|     19538|
+------+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:04:25 ; elapsed = 00:04:26 . Memory (MB): peak = 1557.797 ; gain = 799.352 ; free physical = 1421 ; free virtual = 12290
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] Empty from list for constraint at line 20 of /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v5_0/constraints/ila.xdc. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v5_0/constraints/ila.xdc:20]
WARNING: [Synth 8-3321] Empty from list for constraint at line 56 of /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v5_0/constraints/ila.xdc. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v5_0/constraints/ila.xdc:56]
WARNING: [Synth 8-3321] Empty from list for constraint at line 62 of /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v5_0/constraints/ila.xdc. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v5_0/constraints/ila.xdc:62]
WARNING: [Synth 8-3321] Empty from list for constraint at line 63 of /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v5_0/constraints/ila.xdc. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v5_0/constraints/ila.xdc:63]
WARNING: [Synth 8-3321] Empty from list for constraint at line 83 of /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v5_0/constraints/ila.xdc. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v5_0/constraints/ila.xdc:83]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:38 ; elapsed = 00:04:38 . Memory (MB): peak = 1704.789 ; gain = 946.344 ; free physical = 1269 ; free virtual = 12137
---------------------------------------------------------------------------------
Found timing loop:
     0: design_1_i/i_1/fibonacci_ro_0/insti_0/i_1/O (LUT4)
     1: design_1_i/i_1/fibonacci_ro_0/insti_0/i_1/I3 (LUT4)
     2: design_1_i/i_1/fibonacci_ro_0/insti_0/i_0/O (LUT6)
     3: design_1_i/i_1/fibonacci_ro_0/insti_0/i_0/I5 (LUT6)
      : design_1_i/i_1/fibonacci_ro_0/insti_0/I1[6]
      : design_1_i/i_1/fibonacci_ro_0/\inst/p_0_in_inferred /out[15]
      : design_1_i/i_1/fibonacci_ro_0/\inst/p_0_in_inferred /in0[15]
      : design_1_i/i_1/fibonacci_ro_0/\inst/fib_osc_inferred /out[15]
      : design_1_i/i_1/fibonacci_ro_0/\inst/fib_osc_inferred /in0[15]
      : design_1_i/i_1/fibonacci_ro_0/insti_0/fib_osc_orig[5]
      : design_1_i/i_1/fibonacci_ro_0/insti_0/I2[5]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[5]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[5]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[5]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[5]
      : design_1_i/i_1/fibonacci_ro_0/insti_0/O1[5]
     4: design_1_i/i_1/fibonacci_ro_0/insti_0/i_7/O (INV)
     5: design_1_i/i_1/fibonacci_ro_0/insti_0/i_7/I (INV)
      : design_1_i/i_1/fibonacci_ro_0/insti_0/I2[4]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[4]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[4]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[4]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[4]
      : design_1_i/i_1/fibonacci_ro_0/insti_0/O1[4]
     6: design_1_i/i_1/fibonacci_ro_0/insti_0/i_8/O (INV)
     7: design_1_i/i_1/fibonacci_ro_0/insti_0/i_8/I (INV)
      : design_1_i/i_1/fibonacci_ro_0/insti_0/I2[3]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[3]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[3]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[3]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[3]
      : design_1_i/i_1/fibonacci_ro_0/insti_0/O1[3]
     8: design_1_i/i_1/fibonacci_ro_0/insti_0/i_9/O (INV)
     9: design_1_i/i_1/fibonacci_ro_0/insti_0/i_9/I (INV)
      : design_1_i/i_1/fibonacci_ro_0/insti_0/I2[2]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[2]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[2]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[2]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[2]
      : design_1_i/i_1/fibonacci_ro_0/insti_0/O1[2]
    10: design_1_i/i_1/fibonacci_ro_0/insti_0/i_10/O (INV)
    11: design_1_i/i_1/fibonacci_ro_0/insti_0/i_10/I (INV)
      : design_1_i/i_1/fibonacci_ro_0/insti_0/I2[1]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[1]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[1]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[1]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[1]
      : design_1_i/i_1/fibonacci_ro_0/insti_0/O1[1]
    12: design_1_i/i_1/fibonacci_ro_0/insti_0/i_11/O (INV)
    13: design_1_i/i_1/fibonacci_ro_0/insti_0/i_11/I (INV)
      : design_1_i/i_1/fibonacci_ro_0/insti_0/I2[0]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[0]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[0]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[0]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[0]
      : design_1_i/i_1/fibonacci_ro_0/insti_0/O1[0]
      : design_1_i/i_1/fibonacci_ro_0/insti_0/I1[7]
      : design_1_i/i_1/fibonacci_ro_0/\inst/p_0_in_inferred /out[16]
      : design_1_i/i_1/fibonacci_ro_0/\inst/p_0_in_inferred /in0[16]
      : design_1_i/i_1/fibonacci_ro_0/\inst/fib_osc_inferred /out[16]
      : design_1_i/i_1/fibonacci_ro_0/\inst/fib_osc_inferred /in0[16]
      : design_1_i/i_1/fibonacci_ro_0/insti_0/fib_osc_orig[4]
      : design_1_i/i_1/fibonacci_ro_0/insti_0/I17
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[5]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[5]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[5]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[5]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_orig_inferred /temp_inv_orig[5]
    14: design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_orig_inferred /i_4/O (INV)
    15: design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_orig_inferred /i_4/I (INV)
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_orig_inferred /p_0_in[4]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[4]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[4]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[4]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[4]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_orig_inferred /temp_inv_orig[4]
    16: design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_orig_inferred /i_3/O (INV)
    17: design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_orig_inferred /i_3/I (INV)
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_orig_inferred /p_0_in[3]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[3]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[3]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[3]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[3]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_orig_inferred /temp_inv_orig[3]
    18: design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_orig_inferred /i_2/O (INV)
    19: design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_orig_inferred /i_2/I (INV)
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_orig_inferred /p_0_in[2]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[2]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[2]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[2]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[2]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_orig_inferred /temp_inv_orig[2]
    20: design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_orig_inferred /i_1/O (INV)
    21: design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_orig_inferred /i_1/I (INV)
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_orig_inferred /p_0_in[1]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[1]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[1]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[1]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[1]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_orig_inferred /temp_inv_orig[1]
    22: design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_orig_inferred /i_0/O (INV)
    23: design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_orig_inferred /i_0/I (INV)
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_orig_inferred /p_0_in[0]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[0]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[0]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[0]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[0]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_orig_inferred /temp_inv_orig[0]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_orig_inferred /I
      : design_1_i/i_1/fibonacci_ro_0/\inst/p_0_in_inferred /out[17]
      : design_1_i/i_1/fibonacci_ro_0/\inst/p_0_in_inferred /in0[17]
      : design_1_i/i_1/fibonacci_ro_0/\inst/fib_osc_inferred /out[17]
      : design_1_i/i_1/fibonacci_ro_0/\inst/fib_osc_inferred /in0[17]
      : design_1_i/i_1/fibonacci_ro_0/insti_0/fib_osc_orig[3]
      : design_1_i/i_1/fibonacci_ro_0/insti_0/out[5]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[5]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[5]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[5]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[5]
      : design_1_i/i_1/fibonacci_ro_0/insti_0/temp_inv_orig[5]
    24: design_1_i/i_1/fibonacci_ro_0/insti_0/i_2/O (INV)
    25: design_1_i/i_1/fibonacci_ro_0/insti_0/i_2/I (INV)
      : design_1_i/i_1/fibonacci_ro_0/insti_0/out[4]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[4]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[4]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[4]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[4]
      : design_1_i/i_1/fibonacci_ro_0/insti_0/temp_inv_orig[4]
    26: design_1_i/i_1/fibonacci_ro_0/insti_0/i_3/O (INV)
    27: design_1_i/i_1/fibonacci_ro_0/insti_0/i_3/I (INV)
      : design_1_i/i_1/fibonacci_ro_0/insti_0/out[3]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[3]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[3]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[3]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[3]
      : design_1_i/i_1/fibonacci_ro_0/insti_0/temp_inv_orig[3]
    28: design_1_i/i_1/fibonacci_ro_0/insti_0/i_4/O (INV)
    29: design_1_i/i_1/fibonacci_ro_0/insti_0/i_4/I (INV)
      : design_1_i/i_1/fibonacci_ro_0/insti_0/out[2]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[2]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[2]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[2]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[2]
      : design_1_i/i_1/fibonacci_ro_0/insti_0/temp_inv_orig[2]
    30: design_1_i/i_1/fibonacci_ro_0/insti_0/i_5/O (INV)
    31: design_1_i/i_1/fibonacci_ro_0/insti_0/i_5/I (INV)
      : design_1_i/i_1/fibonacci_ro_0/insti_0/out[1]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[1]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[1]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[1]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[1]
      : design_1_i/i_1/fibonacci_ro_0/insti_0/temp_inv_orig[1]
    32: design_1_i/i_1/fibonacci_ro_0/insti_0/i_6/O (INV)
    33: design_1_i/i_1/fibonacci_ro_0/insti_0/i_6/I (INV)
      : design_1_i/i_1/fibonacci_ro_0/insti_0/out[0]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[0]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[0]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[0]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[0]
      : design_1_i/i_1/fibonacci_ro_0/insti_0/temp_inv_orig[0]
      : design_1_i/i_1/fibonacci_ro_0/insti_0/I1[8]
      : design_1_i/i_1/fibonacci_ro_0/\inst/p_0_in_inferred /out[18]
      : design_1_i/i_1/fibonacci_ro_0/\inst/p_0_in_inferred /in0[18]
      : design_1_i/i_1/fibonacci_ro_0/\inst/fib_osc_inferred /out[18]
      : design_1_i/i_1/fibonacci_ro_0/\inst/fib_osc_inferred /in0[18]
      : design_1_i/i_1/fibonacci_ro_0/insti_0/fib_osc_orig[2]
      : design_1_i/i_1/fibonacci_ro_0/insti_0/I18
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[5]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[5]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[5]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[5]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_orig_inferred /temp_inv_orig[5]
    34: design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_orig_inferred /i_4/O (INV)
    35: design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_orig_inferred /i_4/I (INV)
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_orig_inferred /p_0_in[4]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[4]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[4]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[4]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[4]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_orig_inferred /temp_inv_orig[4]
    36: design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_orig_inferred /i_3/O (INV)
    37: design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_orig_inferred /i_3/I (INV)
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_orig_inferred /p_0_in[3]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[3]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[3]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[3]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[3]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_orig_inferred /temp_inv_orig[3]
    38: design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_orig_inferred /i_2/O (INV)
    39: design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_orig_inferred /i_2/I (INV)
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_orig_inferred /p_0_in[2]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[2]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[2]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[2]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[2]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_orig_inferred /temp_inv_orig[2]
    40: design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_orig_inferred /i_1/O (INV)
    41: design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_orig_inferred /i_1/I (INV)
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_orig_inferred /p_0_in[1]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[1]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[1]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[1]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[1]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_orig_inferred /temp_inv_orig[1]
    42: design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_orig_inferred /i_0/O (INV)
    43: design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_orig_inferred /i_0/I (INV)
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_orig_inferred /p_0_in[0]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[0]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[0]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[0]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[0]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_orig_inferred /temp_inv_orig[0]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_orig_inferred /I
      : design_1_i/i_1/fibonacci_ro_0/\inst/p_0_in_inferred /out[19]
      : design_1_i/i_1/fibonacci_ro_0/\inst/p_0_in_inferred /in0[19]
      : design_1_i/i_1/fibonacci_ro_0/\inst/fib_osc_inferred /out[19]
      : design_1_i/i_1/fibonacci_ro_0/\inst/fib_osc_inferred /in0[19]
      : design_1_i/i_1/fibonacci_ro_0/insti_0/fib_osc_orig[1]
      : design_1_i/i_1/fibonacci_ro_0/insti_0/I19
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[5]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[5]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[5]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[5]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_orig_inferred /temp_inv_orig[5]
    44: design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_orig_inferred /i_4/O (INV)
    45: design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_orig_inferred /i_4/I (INV)
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_orig_inferred /p_0_in[4]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[4]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[4]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[4]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[4]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_orig_inferred /temp_inv_orig[4]
    46: design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_orig_inferred /i_3/O (INV)
    47: design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_orig_inferred /i_3/I (INV)
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_orig_inferred /p_0_in[3]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[3]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[3]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[3]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[3]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_orig_inferred /temp_inv_orig[3]
    48: design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_orig_inferred /i_2/O (INV)
    49: design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_orig_inferred /i_2/I (INV)
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_orig_inferred /p_0_in[2]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[2]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[2]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[2]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[2]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_orig_inferred /temp_inv_orig[2]
    50: design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_orig_inferred /i_1/O (INV)
    51: design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_orig_inferred /i_1/I (INV)
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_orig_inferred /p_0_in[1]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[1]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[1]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[1]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[1]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_orig_inferred /temp_inv_orig[1]
    52: design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_orig_inferred /i_0/O (INV)
    53: design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_orig_inferred /i_0/I (INV)
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_orig_inferred /p_0_in[0]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[0]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[0]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[0]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[0]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_orig_inferred /temp_inv_orig[0]
      : design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_orig_inferred /I
      : design_1_i/i_1/fibonacci_ro_0/\inst/p_0_in_inferred /out[20]
      : design_1_i/i_1/fibonacci_ro_0/\inst/p_0_in_inferred /in0[20]
      : design_1_i/i_1/fibonacci_ro_0/\inst/fib_osc_inferred /out[20]
      : design_1_i/i_1/fibonacci_ro_0/\inst/fib_osc_inferred /in0[20]
      : design_1_i/i_1/fibonacci_ro_0/insti_0/fib_osc_orig[0]
    54: design_1_i/i_1/fibonacci_ro_0/insti_0/i_42/O (GATE_2_8_AND)
    55: design_1_i/i_1/fibonacci_ro_0/insti_0/i_42/I1 (GATE_2_8_AND)
    56: design_1_i/i_1/fibonacci_ro_0/insti_0/i_1/O (LUT4)
WARNING: [Synth 8-295] found timing loop. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/user.org/fibonacci_ro_v1_0/a70227ca/src/fibonacci_ro.v:67]
Found timing loop:
     0: design_1_i/i_1/galois_ro_0/\inst/garo[0].U/out_inferred /i_0/O (GATE_2_6_XOR)
     1: design_1_i/i_1/galois_ro_0/\inst/garo[0].U/out_inferred /i_0/I0 (GATE_2_6_XOR)
      : design_1_i/i_1/galois_ro_0/\inst/garo[0].U/out_inferred /inv_stg3_out
     2: design_1_i/i_1/galois_ro_0/\inst/garo[0].U/inv3 /O (INV)
     3: design_1_i/i_1/galois_ro_0/\inst/garo[0].U/inv3 /I (INV)
     4: design_1_i/i_1/galois_ro_0/\inst/garo[0].U/inv2 /O (INV)
     5: design_1_i/i_1/galois_ro_0/\inst/garo[0].U/inv2 /I (INV)
     6: design_1_i/i_1/galois_ro_0/\inst/garo[0].U/inv1 /O (INV)
     7: design_1_i/i_1/galois_ro_0/\inst/garo[0].U/inv1 /I (INV)
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred__0 /out[0]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred__0 /in0[0]
      : design_1_i/i_1/galois_ro_0/\inst/ingress_inferred /out[0]
      : design_1_i/i_1/galois_ro_0/\inst/ingress_inferred /in0[0]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred /out[1]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred /in0[1]
      : design_1_i/i_1/galois_ro_0/\inst/egress_inferred /out[1]
      : design_1_i/i_1/galois_ro_0/\inst/egress_inferred /in0[1]
      : design_1_i/i_1/galois_ro_0/\inst/garo[1].U/out_inferred /out
     8: design_1_i/i_1/galois_ro_0/\inst/garo[1].U/out_inferred /i_0/O (GATE_2_6_XOR)
     9: design_1_i/i_1/galois_ro_0/\inst/garo[1].U/out_inferred /i_0/I0 (GATE_2_6_XOR)
      : design_1_i/i_1/galois_ro_0/\inst/garo[1].U/out_inferred /inv_stg3_out
    10: design_1_i/i_1/galois_ro_0/\inst/garo[1].U/inv3 /O (INV)
    11: design_1_i/i_1/galois_ro_0/\inst/garo[1].U/inv3 /I (INV)
    12: design_1_i/i_1/galois_ro_0/\inst/garo[1].U/inv2 /O (INV)
    13: design_1_i/i_1/galois_ro_0/\inst/garo[1].U/inv2 /I (INV)
    14: design_1_i/i_1/galois_ro_0/\inst/garo[1].U/inv1 /O (INV)
    15: design_1_i/i_1/galois_ro_0/\inst/garo[1].U/inv1 /I (INV)
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred__0 /out[1]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred__0 /in0[1]
      : design_1_i/i_1/galois_ro_0/\inst/ingress_inferred /out[1]
      : design_1_i/i_1/galois_ro_0/\inst/ingress_inferred /in0[1]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred /out[2]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred /in0[2]
      : design_1_i/i_1/galois_ro_0/\inst/egress_inferred /out[2]
      : design_1_i/i_1/galois_ro_0/\inst/egress_inferred /in0[2]
      : design_1_i/i_1/galois_ro_0/insti_0/in0[0]
    16: design_1_i/i_1/galois_ro_0/insti_0/i_0/O (GATE_2_6_XOR)
    17: design_1_i/i_1/galois_ro_0/insti_0/i_0/I0 (GATE_2_6_XOR)
      : design_1_i/i_1/galois_ro_0/insti_0/\inst/garo[2].U/inv_stg3_out 
    18: design_1_i/i_1/galois_ro_0/\inst/garo[2].U/inv3 /O (INV)
    19: design_1_i/i_1/galois_ro_0/\inst/garo[2].U/inv3 /I (INV)
    20: design_1_i/i_1/galois_ro_0/\inst/garo[2].U/inv2 /O (INV)
    21: design_1_i/i_1/galois_ro_0/\inst/garo[2].U/inv2 /I (INV)
    22: design_1_i/i_1/galois_ro_0/\inst/garo[2].U/inv1 /O (INV)
    23: design_1_i/i_1/galois_ro_0/\inst/garo[2].U/inv1 /I (INV)
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred__0 /out[2]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred__0 /in0[2]
      : design_1_i/i_1/galois_ro_0/\inst/ingress_inferred /out[2]
      : design_1_i/i_1/galois_ro_0/\inst/ingress_inferred /in0[2]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred /out[3]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred /in0[3]
      : design_1_i/i_1/galois_ro_0/\inst/egress_inferred /out[3]
      : design_1_i/i_1/galois_ro_0/\inst/egress_inferred /in0[3]
      : design_1_i/i_1/galois_ro_0/insti_0/in0[1]
    24: design_1_i/i_1/galois_ro_0/insti_0/i_1/O (GATE_2_6_XOR)
    25: design_1_i/i_1/galois_ro_0/insti_0/i_1/I0 (GATE_2_6_XOR)
      : design_1_i/i_1/galois_ro_0/insti_0/\inst/garo[3].U/inv_stg3_out 
    26: design_1_i/i_1/galois_ro_0/\inst/garo[3].U/inv3 /O (INV)
    27: design_1_i/i_1/galois_ro_0/\inst/garo[3].U/inv3 /I (INV)
    28: design_1_i/i_1/galois_ro_0/\inst/garo[3].U/inv2 /O (INV)
    29: design_1_i/i_1/galois_ro_0/\inst/garo[3].U/inv2 /I (INV)
    30: design_1_i/i_1/galois_ro_0/\inst/garo[3].U/inv1 /O (INV)
    31: design_1_i/i_1/galois_ro_0/\inst/garo[3].U/inv1 /I (INV)
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred__0 /out[3]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred__0 /in0[3]
      : design_1_i/i_1/galois_ro_0/\inst/ingress_inferred /out[3]
      : design_1_i/i_1/galois_ro_0/\inst/ingress_inferred /in0[3]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred /out[4]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred /in0[4]
      : design_1_i/i_1/galois_ro_0/\inst/egress_inferred /out[4]
      : design_1_i/i_1/galois_ro_0/\inst/egress_inferred /in0[4]
      : design_1_i/i_1/galois_ro_0/\inst/garo[4].U/out_inferred /out
    32: design_1_i/i_1/galois_ro_0/\inst/garo[4].U/out_inferred /i_0/O (GATE_2_6_XOR)
    33: design_1_i/i_1/galois_ro_0/\inst/garo[4].U/out_inferred /i_0/I0 (GATE_2_6_XOR)
      : design_1_i/i_1/galois_ro_0/\inst/garo[4].U/out_inferred /inv_stg3_out
    34: design_1_i/i_1/galois_ro_0/\inst/garo[4].U/inv3 /O (INV)
    35: design_1_i/i_1/galois_ro_0/\inst/garo[4].U/inv3 /I (INV)
    36: design_1_i/i_1/galois_ro_0/\inst/garo[4].U/inv2 /O (INV)
    37: design_1_i/i_1/galois_ro_0/\inst/garo[4].U/inv2 /I (INV)
    38: design_1_i/i_1/galois_ro_0/\inst/garo[4].U/inv1 /O (INV)
    39: design_1_i/i_1/galois_ro_0/\inst/garo[4].U/inv1 /I (INV)
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred__0 /out[4]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred__0 /in0[4]
      : design_1_i/i_1/galois_ro_0/\inst/ingress_inferred /out[4]
      : design_1_i/i_1/galois_ro_0/\inst/ingress_inferred /in0[4]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred /out[5]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred /in0[5]
      : design_1_i/i_1/galois_ro_0/\inst/egress_inferred /out[5]
      : design_1_i/i_1/galois_ro_0/\inst/egress_inferred /in0[5]
      : design_1_i/i_1/galois_ro_0/\inst/garo[5].U/out_inferred /out
    40: design_1_i/i_1/galois_ro_0/\inst/garo[5].U/out_inferred /i_0/O (GATE_2_6_XOR)
    41: design_1_i/i_1/galois_ro_0/\inst/garo[5].U/out_inferred /i_0/I0 (GATE_2_6_XOR)
      : design_1_i/i_1/galois_ro_0/\inst/garo[5].U/out_inferred /inv_stg3_out
    42: design_1_i/i_1/galois_ro_0/\inst/garo[5].U/inv3 /O (INV)
    43: design_1_i/i_1/galois_ro_0/\inst/garo[5].U/inv3 /I (INV)
    44: design_1_i/i_1/galois_ro_0/\inst/garo[5].U/inv2 /O (INV)
    45: design_1_i/i_1/galois_ro_0/\inst/garo[5].U/inv2 /I (INV)
    46: design_1_i/i_1/galois_ro_0/\inst/garo[5].U/inv1 /O (INV)
    47: design_1_i/i_1/galois_ro_0/\inst/garo[5].U/inv1 /I (INV)
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred__0 /out[5]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred__0 /in0[5]
      : design_1_i/i_1/galois_ro_0/\inst/ingress_inferred /out[5]
      : design_1_i/i_1/galois_ro_0/\inst/ingress_inferred /in0[5]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred /out[6]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred /in0[6]
      : design_1_i/i_1/galois_ro_0/\inst/egress_inferred /out[6]
      : design_1_i/i_1/galois_ro_0/\inst/egress_inferred /in0[6]
      : design_1_i/i_1/galois_ro_0/\inst/garo[6].U/out_inferred /out
    48: design_1_i/i_1/galois_ro_0/\inst/garo[6].U/out_inferred /i_0/O (GATE_2_6_XOR)
    49: design_1_i/i_1/galois_ro_0/\inst/garo[6].U/out_inferred /i_0/I0 (GATE_2_6_XOR)
      : design_1_i/i_1/galois_ro_0/\inst/garo[6].U/out_inferred /inv_stg3_out
    50: design_1_i/i_1/galois_ro_0/\inst/garo[6].U/inv3 /O (INV)
    51: design_1_i/i_1/galois_ro_0/\inst/garo[6].U/inv3 /I (INV)
    52: design_1_i/i_1/galois_ro_0/\inst/garo[6].U/inv2 /O (INV)
    53: design_1_i/i_1/galois_ro_0/\inst/garo[6].U/inv2 /I (INV)
    54: design_1_i/i_1/galois_ro_0/\inst/garo[6].U/inv1 /O (INV)
    55: design_1_i/i_1/galois_ro_0/\inst/garo[6].U/inv1 /I (INV)
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred__0 /out[6]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred__0 /in0[6]
      : design_1_i/i_1/galois_ro_0/\inst/ingress_inferred /out[6]
      : design_1_i/i_1/galois_ro_0/\inst/ingress_inferred /in0[6]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred /out[7]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred /in0[7]
      : design_1_i/i_1/galois_ro_0/\inst/egress_inferred /out[7]
      : design_1_i/i_1/galois_ro_0/\inst/egress_inferred /in0[7]
      : design_1_i/i_1/galois_ro_0/insti_0/in0[2]
    56: design_1_i/i_1/galois_ro_0/insti_0/i_2/O (GATE_2_6_XOR)
    57: design_1_i/i_1/galois_ro_0/insti_0/i_2/I0 (GATE_2_6_XOR)
      : design_1_i/i_1/galois_ro_0/insti_0/\inst/garo[7].U/inv_stg3_out 
    58: design_1_i/i_1/galois_ro_0/\inst/garo[7].U/inv3 /O (INV)
    59: design_1_i/i_1/galois_ro_0/\inst/garo[7].U/inv3 /I (INV)
    60: design_1_i/i_1/galois_ro_0/\inst/garo[7].U/inv2 /O (INV)
    61: design_1_i/i_1/galois_ro_0/\inst/garo[7].U/inv2 /I (INV)
    62: design_1_i/i_1/galois_ro_0/\inst/garo[7].U/inv1 /O (INV)
    63: design_1_i/i_1/galois_ro_0/\inst/garo[7].U/inv1 /I (INV)
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred__0 /out[7]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred__0 /in0[7]
      : design_1_i/i_1/galois_ro_0/\inst/ingress_inferred /out[7]
      : design_1_i/i_1/galois_ro_0/\inst/ingress_inferred /in0[7]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred /out[8]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred /in0[8]
      : design_1_i/i_1/galois_ro_0/\inst/egress_inferred /out[8]
      : design_1_i/i_1/galois_ro_0/\inst/egress_inferred /in0[8]
      : design_1_i/i_1/galois_ro_0/\inst/garo[8].U/out_inferred /out
    64: design_1_i/i_1/galois_ro_0/\inst/garo[8].U/out_inferred /i_0/O (GATE_2_6_XOR)
    65: design_1_i/i_1/galois_ro_0/\inst/garo[8].U/out_inferred /i_0/I0 (GATE_2_6_XOR)
      : design_1_i/i_1/galois_ro_0/\inst/garo[8].U/out_inferred /inv_stg3_out
    66: design_1_i/i_1/galois_ro_0/\inst/garo[8].U/inv3 /O (INV)
    67: design_1_i/i_1/galois_ro_0/\inst/garo[8].U/inv3 /I (INV)
    68: design_1_i/i_1/galois_ro_0/\inst/garo[8].U/inv2 /O (INV)
    69: design_1_i/i_1/galois_ro_0/\inst/garo[8].U/inv2 /I (INV)
    70: design_1_i/i_1/galois_ro_0/\inst/garo[8].U/inv1 /O (INV)
    71: design_1_i/i_1/galois_ro_0/\inst/garo[8].U/inv1 /I (INV)
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred__0 /out[8]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred__0 /in0[8]
      : design_1_i/i_1/galois_ro_0/\inst/ingress_inferred /out[8]
      : design_1_i/i_1/galois_ro_0/\inst/ingress_inferred /in0[8]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred /out[9]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred /in0[9]
      : design_1_i/i_1/galois_ro_0/\inst/egress_inferred /out[9]
      : design_1_i/i_1/galois_ro_0/\inst/egress_inferred /in0[9]
      : design_1_i/i_1/galois_ro_0/\inst/garo[9].U/out_inferred /out
    72: design_1_i/i_1/galois_ro_0/\inst/garo[9].U/out_inferred /i_0/O (GATE_2_6_XOR)
    73: design_1_i/i_1/galois_ro_0/\inst/garo[9].U/out_inferred /i_0/I0 (GATE_2_6_XOR)
      : design_1_i/i_1/galois_ro_0/\inst/garo[9].U/out_inferred /inv_stg3_out
    74: design_1_i/i_1/galois_ro_0/\inst/garo[9].U/inv3 /O (INV)
    75: design_1_i/i_1/galois_ro_0/\inst/garo[9].U/inv3 /I (INV)
    76: design_1_i/i_1/galois_ro_0/\inst/garo[9].U/inv2 /O (INV)
    77: design_1_i/i_1/galois_ro_0/\inst/garo[9].U/inv2 /I (INV)
    78: design_1_i/i_1/galois_ro_0/\inst/garo[9].U/inv1 /O (INV)
    79: design_1_i/i_1/galois_ro_0/\inst/garo[9].U/inv1 /I (INV)
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred__0 /out[9]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred__0 /in0[9]
      : design_1_i/i_1/galois_ro_0/\inst/ingress_inferred /out[9]
      : design_1_i/i_1/galois_ro_0/\inst/ingress_inferred /in0[9]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred /out[10]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred /in0[10]
      : design_1_i/i_1/galois_ro_0/\inst/egress_inferred /out[10]
      : design_1_i/i_1/galois_ro_0/\inst/egress_inferred /in0[10]
      : design_1_i/i_1/galois_ro_0/\inst/garo[10].U/out_inferred /out
    80: design_1_i/i_1/galois_ro_0/\inst/garo[10].U/out_inferred /i_0/O (GATE_2_6_XOR)
    81: design_1_i/i_1/galois_ro_0/\inst/garo[10].U/out_inferred /i_0/I0 (GATE_2_6_XOR)
      : design_1_i/i_1/galois_ro_0/\inst/garo[10].U/out_inferred /inv_stg3_out
    82: design_1_i/i_1/galois_ro_0/\inst/garo[10].U/inv3 /O (INV)
    83: design_1_i/i_1/galois_ro_0/\inst/garo[10].U/inv3 /I (INV)
    84: design_1_i/i_1/galois_ro_0/\inst/garo[10].U/inv2 /O (INV)
    85: design_1_i/i_1/galois_ro_0/\inst/garo[10].U/inv2 /I (INV)
    86: design_1_i/i_1/galois_ro_0/\inst/garo[10].U/inv1 /O (INV)
    87: design_1_i/i_1/galois_ro_0/\inst/garo[10].U/inv1 /I (INV)
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred__0 /out[10]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred__0 /in0[10]
      : design_1_i/i_1/galois_ro_0/\inst/ingress_inferred /out[10]
      : design_1_i/i_1/galois_ro_0/\inst/ingress_inferred /in0[10]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred /out[11]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred /in0[11]
      : design_1_i/i_1/galois_ro_0/\inst/egress_inferred /out[11]
      : design_1_i/i_1/galois_ro_0/\inst/egress_inferred /in0[11]
      : design_1_i/i_1/galois_ro_0/\inst/garo[11].U/out_inferred /out
    88: design_1_i/i_1/galois_ro_0/\inst/garo[11].U/out_inferred /i_0/O (GATE_2_6_XOR)
    89: design_1_i/i_1/galois_ro_0/\inst/garo[11].U/out_inferred /i_0/I0 (GATE_2_6_XOR)
      : design_1_i/i_1/galois_ro_0/\inst/garo[11].U/out_inferred /inv_stg3_out
    90: design_1_i/i_1/galois_ro_0/\inst/garo[11].U/inv3 /O (INV)
    91: design_1_i/i_1/galois_ro_0/\inst/garo[11].U/inv3 /I (INV)
    92: design_1_i/i_1/galois_ro_0/\inst/garo[11].U/inv2 /O (INV)
    93: design_1_i/i_1/galois_ro_0/\inst/garo[11].U/inv2 /I (INV)
    94: design_1_i/i_1/galois_ro_0/\inst/garo[11].U/inv1 /O (INV)
    95: design_1_i/i_1/galois_ro_0/\inst/garo[11].U/inv1 /I (INV)
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred__0 /out[11]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred__0 /in0[11]
      : design_1_i/i_1/galois_ro_0/\inst/ingress_inferred /out[11]
      : design_1_i/i_1/galois_ro_0/\inst/ingress_inferred /in0[11]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred /out[12]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred /in0[12]
      : design_1_i/i_1/galois_ro_0/\inst/egress_inferred /out[12]
      : design_1_i/i_1/galois_ro_0/\inst/egress_inferred /in0[12]
      : design_1_i/i_1/galois_ro_0/\inst/garo[12].U/out_inferred /out
    96: design_1_i/i_1/galois_ro_0/\inst/garo[12].U/out_inferred /i_0/O (GATE_2_6_XOR)
    97: design_1_i/i_1/galois_ro_0/\inst/garo[12].U/out_inferred /i_0/I0 (GATE_2_6_XOR)
      : design_1_i/i_1/galois_ro_0/\inst/garo[12].U/out_inferred /inv_stg3_out
    98: design_1_i/i_1/galois_ro_0/\inst/garo[12].U/inv3 /O (INV)
    99: design_1_i/i_1/galois_ro_0/\inst/garo[12].U/inv3 /I (INV)
   100: design_1_i/i_1/galois_ro_0/\inst/garo[12].U/inv2 /O (INV)
   101: design_1_i/i_1/galois_ro_0/\inst/garo[12].U/inv2 /I (INV)
   102: design_1_i/i_1/galois_ro_0/\inst/garo[12].U/inv1 /O (INV)
   103: design_1_i/i_1/galois_ro_0/\inst/garo[12].U/inv1 /I (INV)
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred__0 /out[12]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred__0 /in0[12]
      : design_1_i/i_1/galois_ro_0/\inst/ingress_inferred /out[12]
      : design_1_i/i_1/galois_ro_0/\inst/ingress_inferred /in0[12]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred /out[13]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred /in0[13]
      : design_1_i/i_1/galois_ro_0/\inst/egress_inferred /out[13]
      : design_1_i/i_1/galois_ro_0/\inst/egress_inferred /in0[13]
      : design_1_i/i_1/galois_ro_0/\inst/garo[13].U/out_inferred /out
   104: design_1_i/i_1/galois_ro_0/\inst/garo[13].U/out_inferred /i_0/O (GATE_2_6_XOR)
   105: design_1_i/i_1/galois_ro_0/\inst/garo[13].U/out_inferred /i_0/I0 (GATE_2_6_XOR)
      : design_1_i/i_1/galois_ro_0/\inst/garo[13].U/out_inferred /inv_stg3_out
   106: design_1_i/i_1/galois_ro_0/\inst/garo[13].U/inv3 /O (INV)
   107: design_1_i/i_1/galois_ro_0/\inst/garo[13].U/inv3 /I (INV)
   108: design_1_i/i_1/galois_ro_0/\inst/garo[13].U/inv2 /O (INV)
   109: design_1_i/i_1/galois_ro_0/\inst/garo[13].U/inv2 /I (INV)
   110: design_1_i/i_1/galois_ro_0/\inst/garo[13].U/inv1 /O (INV)
   111: design_1_i/i_1/galois_ro_0/\inst/garo[13].U/inv1 /I (INV)
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred__0 /out[13]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred__0 /in0[13]
      : design_1_i/i_1/galois_ro_0/\inst/ingress_inferred /out[13]
      : design_1_i/i_1/galois_ro_0/\inst/ingress_inferred /in0[13]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred /out[14]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred /in0[14]
      : design_1_i/i_1/galois_ro_0/\inst/egress_inferred /out[14]
      : design_1_i/i_1/galois_ro_0/\inst/egress_inferred /in0[14]
      : design_1_i/i_1/galois_ro_0/\inst/garo[14].U/out_inferred /out
   112: design_1_i/i_1/galois_ro_0/\inst/garo[14].U/out_inferred /i_0/O (GATE_2_6_XOR)
   113: design_1_i/i_1/galois_ro_0/\inst/garo[14].U/out_inferred /i_0/I0 (GATE_2_6_XOR)
      : design_1_i/i_1/galois_ro_0/\inst/garo[14].U/out_inferred /inv_stg3_out
   114: design_1_i/i_1/galois_ro_0/\inst/garo[14].U/inv3 /O (INV)
   115: design_1_i/i_1/galois_ro_0/\inst/garo[14].U/inv3 /I (INV)
   116: design_1_i/i_1/galois_ro_0/\inst/garo[14].U/inv2 /O (INV)
   117: design_1_i/i_1/galois_ro_0/\inst/garo[14].U/inv2 /I (INV)
   118: design_1_i/i_1/galois_ro_0/\inst/garo[14].U/inv1 /O (INV)
   119: design_1_i/i_1/galois_ro_0/\inst/garo[14].U/inv1 /I (INV)
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred__0 /out[14]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred__0 /in0[14]
      : design_1_i/i_1/galois_ro_0/\inst/ingress_inferred /out[14]
      : design_1_i/i_1/galois_ro_0/\inst/ingress_inferred /in0[14]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred /out[15]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred /in0[15]
      : design_1_i/i_1/galois_ro_0/\inst/egress_inferred /out[15]
      : design_1_i/i_1/galois_ro_0/\inst/egress_inferred /in0[15]
      : design_1_i/i_1/galois_ro_0/\inst/garo[15].U/out_inferred /out
   120: design_1_i/i_1/galois_ro_0/\inst/garo[15].U/out_inferred /i_0/O (GATE_2_6_XOR)
   121: design_1_i/i_1/galois_ro_0/\inst/garo[15].U/out_inferred /i_0/I0 (GATE_2_6_XOR)
      : design_1_i/i_1/galois_ro_0/\inst/garo[15].U/out_inferred /inv_stg3_out
   122: design_1_i/i_1/galois_ro_0/\inst/garo[15].U/inv3 /O (INV)
   123: design_1_i/i_1/galois_ro_0/\inst/garo[15].U/inv3 /I (INV)
   124: design_1_i/i_1/galois_ro_0/\inst/garo[15].U/inv2 /O (INV)
   125: design_1_i/i_1/galois_ro_0/\inst/garo[15].U/inv2 /I (INV)
   126: design_1_i/i_1/galois_ro_0/\inst/garo[15].U/inv1 /O (INV)
   127: design_1_i/i_1/galois_ro_0/\inst/garo[15].U/inv1 /I (INV)
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred__0 /out[15]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred__0 /in0[15]
      : design_1_i/i_1/galois_ro_0/\inst/ingress_inferred /out[15]
      : design_1_i/i_1/galois_ro_0/\inst/ingress_inferred /in0[15]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred /out[16]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred /in0[16]
      : design_1_i/i_1/galois_ro_0/\inst/egress_inferred /out[16]
      : design_1_i/i_1/galois_ro_0/\inst/egress_inferred /in0[16]
      : design_1_i/i_1/galois_ro_0/insti_0/in0[3]
   128: design_1_i/i_1/galois_ro_0/insti_0/i_3/O (GATE_2_6_XOR)
   129: design_1_i/i_1/galois_ro_0/insti_0/i_3/I0 (GATE_2_6_XOR)
      : design_1_i/i_1/galois_ro_0/insti_0/\inst/garo[16].U/inv_stg3_out 
   130: design_1_i/i_1/galois_ro_0/\inst/garo[16].U/inv3 /O (INV)
   131: design_1_i/i_1/galois_ro_0/\inst/garo[16].U/inv3 /I (INV)
   132: design_1_i/i_1/galois_ro_0/\inst/garo[16].U/inv2 /O (INV)
   133: design_1_i/i_1/galois_ro_0/\inst/garo[16].U/inv2 /I (INV)
   134: design_1_i/i_1/galois_ro_0/\inst/garo[16].U/inv1 /O (INV)
   135: design_1_i/i_1/galois_ro_0/\inst/garo[16].U/inv1 /I (INV)
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred__0 /out[16]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred__0 /in0[16]
      : design_1_i/i_1/galois_ro_0/\inst/ingress_inferred /out[16]
      : design_1_i/i_1/galois_ro_0/\inst/ingress_inferred /in0[16]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred /out[17]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred /in0[17]
      : design_1_i/i_1/galois_ro_0/\inst/egress_inferred /out[17]
      : design_1_i/i_1/galois_ro_0/\inst/egress_inferred /in0[17]
      : design_1_i/i_1/galois_ro_0/insti_0/in0[4]
   136: design_1_i/i_1/galois_ro_0/insti_0/i_4/O (GATE_2_6_XOR)
   137: design_1_i/i_1/galois_ro_0/insti_0/i_4/I0 (GATE_2_6_XOR)
      : design_1_i/i_1/galois_ro_0/insti_0/\inst/garo[17].U/inv_stg3_out 
   138: design_1_i/i_1/galois_ro_0/\inst/garo[17].U/inv3 /O (INV)
   139: design_1_i/i_1/galois_ro_0/\inst/garo[17].U/inv3 /I (INV)
   140: design_1_i/i_1/galois_ro_0/\inst/garo[17].U/inv2 /O (INV)
   141: design_1_i/i_1/galois_ro_0/\inst/garo[17].U/inv2 /I (INV)
   142: design_1_i/i_1/galois_ro_0/\inst/garo[17].U/inv1 /O (INV)
   143: design_1_i/i_1/galois_ro_0/\inst/garo[17].U/inv1 /I (INV)
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred__0 /out[17]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred__0 /in0[17]
      : design_1_i/i_1/galois_ro_0/\inst/ingress_inferred /out[17]
      : design_1_i/i_1/galois_ro_0/\inst/ingress_inferred /in0[17]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred /out[18]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred /in0[18]
      : design_1_i/i_1/galois_ro_0/\inst/egress_inferred /out[18]
      : design_1_i/i_1/galois_ro_0/\inst/egress_inferred /in0[18]
      : design_1_i/i_1/galois_ro_0/\inst/garo[18].U/out_inferred /out
   144: design_1_i/i_1/galois_ro_0/\inst/garo[18].U/out_inferred /i_0/O (GATE_2_6_XOR)
   145: design_1_i/i_1/galois_ro_0/\inst/garo[18].U/out_inferred /i_0/I0 (GATE_2_6_XOR)
      : design_1_i/i_1/galois_ro_0/\inst/garo[18].U/out_inferred /inv_stg3_out
   146: design_1_i/i_1/galois_ro_0/\inst/garo[18].U/inv3 /O (INV)
   147: design_1_i/i_1/galois_ro_0/\inst/garo[18].U/inv3 /I (INV)
   148: design_1_i/i_1/galois_ro_0/\inst/garo[18].U/inv2 /O (INV)
   149: design_1_i/i_1/galois_ro_0/\inst/garo[18].U/inv2 /I (INV)
   150: design_1_i/i_1/galois_ro_0/\inst/garo[18].U/inv1 /O (INV)
   151: design_1_i/i_1/galois_ro_0/\inst/garo[18].U/inv1 /I (INV)
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred__0 /out[18]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred__0 /in0[18]
      : design_1_i/i_1/galois_ro_0/\inst/ingress_inferred /out[18]
      : design_1_i/i_1/galois_ro_0/\inst/ingress_inferred /in0[18]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred /out[19]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred /in0[19]
      : design_1_i/i_1/galois_ro_0/\inst/egress_inferred /out[19]
      : design_1_i/i_1/galois_ro_0/\inst/egress_inferred /in0[19]
      : design_1_i/i_1/galois_ro_0/insti_0/in0[5]
   152: design_1_i/i_1/galois_ro_0/insti_0/i_5/O (GATE_2_6_XOR)
   153: design_1_i/i_1/galois_ro_0/insti_0/i_5/I0 (GATE_2_6_XOR)
      : design_1_i/i_1/galois_ro_0/insti_0/\inst/garo[19].U/inv_stg3_out 
   154: design_1_i/i_1/galois_ro_0/\inst/garo[19].U/inv3 /O (INV)
   155: design_1_i/i_1/galois_ro_0/\inst/garo[19].U/inv3 /I (INV)
   156: design_1_i/i_1/galois_ro_0/\inst/garo[19].U/inv2 /O (INV)
   157: design_1_i/i_1/galois_ro_0/\inst/garo[19].U/inv2 /I (INV)
   158: design_1_i/i_1/galois_ro_0/\inst/garo[19].U/inv1 /O (INV)
   159: design_1_i/i_1/galois_ro_0/\inst/garo[19].U/inv1 /I (INV)
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred__0 /out[19]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred__0 /in0[19]
      : design_1_i/i_1/galois_ro_0/\inst/ingress_inferred /out[19]
      : design_1_i/i_1/galois_ro_0/\inst/ingress_inferred /in0[19]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred /out[20]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred /in0[20]
      : design_1_i/i_1/galois_ro_0/\inst/egress_inferred /out[20]
      : design_1_i/i_1/galois_ro_0/\inst/egress_inferred /in0[20]
      : design_1_i/i_1/galois_ro_0/\inst/garo[20].U/out_inferred /out
   160: design_1_i/i_1/galois_ro_0/\inst/garo[20].U/out_inferred /i_0/O (GATE_2_6_XOR)
   161: design_1_i/i_1/galois_ro_0/\inst/garo[20].U/out_inferred /i_0/I0 (GATE_2_6_XOR)
      : design_1_i/i_1/galois_ro_0/\inst/garo[20].U/out_inferred /inv_stg3_out
   162: design_1_i/i_1/galois_ro_0/\inst/garo[20].U/inv3 /O (INV)
   163: design_1_i/i_1/galois_ro_0/\inst/garo[20].U/inv3 /I (INV)
   164: design_1_i/i_1/galois_ro_0/\inst/garo[20].U/inv2 /O (INV)
   165: design_1_i/i_1/galois_ro_0/\inst/garo[20].U/inv2 /I (INV)
   166: design_1_i/i_1/galois_ro_0/\inst/garo[20].U/inv1 /O (INV)
   167: design_1_i/i_1/galois_ro_0/\inst/garo[20].U/inv1 /I (INV)
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred__0 /out[20]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred__0 /in0[20]
      : design_1_i/i_1/galois_ro_0/\inst/ingress_inferred /out[20]
      : design_1_i/i_1/galois_ro_0/\inst/ingress_inferred /in0[20]
      : design_1_i/i_1/galois_ro_0/insti_0/ro_out
   168: design_1_i/i_1/galois_ro_0/insti_0/i_6/O (GATE_2_8_AND)
   169: design_1_i/i_1/galois_ro_0/insti_0/i_6/I1 (GATE_2_8_AND)
      : design_1_i/i_1/galois_ro_0/insti_0/out[0]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred /out[0]
      : design_1_i/i_1/galois_ro_0/\inst/p_0_in_inferred /in0[0]
      : design_1_i/i_1/galois_ro_0/\inst/egress_inferred /out[0]
      : design_1_i/i_1/galois_ro_0/\inst/egress_inferred /in0[0]
      : design_1_i/i_1/galois_ro_0/\inst/garo[0].U/out_inferred /out
   170: design_1_i/i_1/galois_ro_0/\inst/garo[0].U/out_inferred /i_0/O (GATE_2_6_XOR)
WARNING: [Synth 8-295] found timing loop. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/user.org/galois_ro_v1_0/9d4f0a9c/src/garo_inv_xor.v:42]
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing design_1_i/i_1/galois_ro_0/\inst/garo[0].U/inv3  -from I -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing design_1_i/i_1/fibonacci_ro_0/insti_0/i_1 -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing design_1_i/i_1/fibonacci_ro_0/insti_0/i_1 -from I0 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing design_1_i/i_1/fibonacci_ro_0/insti_0/i_0 -from I5 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing design_1_i/i_1/fibonacci_ro_0/insti_0/i_0 -from I4 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing design_1_i/i_1/fibonacci_ro_0/insti_0/i_0 -from I3 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing design_1_i/i_1/fibonacci_ro_0/insti_0/i_0 -from I2 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing design_1_i/i_1/fibonacci_ro_0/insti_0/i_0 -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing design_1_i/i_1/fibonacci_ro_0/insti_0/i_0 -from I0 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing design_1_i/i_1/fibonacci_ro_0/\inst/genblk1[19].inst/temp_inv_orig_inferred /i_4 -from I -to O'
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:40 ; elapsed = 00:04:40 . Memory (MB): peak = 1722.805 ; gain = 964.359 ; free physical = 1250 ; free virtual = 12119
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |design_1__GB0 |           1|     26207|
|2     |design_1__GB1 |           1|     19538|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Data_Exists_DFF ) is unused and will be removed from module design_1_axi_bram_ctrl_0_1.
INFO: [Synth 8-3332] Sequential element (\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[0].FDRE_I ) is unused and will be removed from module design_1_axi_bram_ctrl_0_1.
INFO: [Synth 8-3332] Sequential element (\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[1].FDRE_I ) is unused and will be removed from module design_1_axi_bram_ctrl_0_1.
INFO: [Synth 8-3332] Sequential element (\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[2].FDRE_I ) is unused and will be removed from module design_1_axi_bram_ctrl_0_1.
INFO: [Synth 8-3332] Sequential element (\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[3].FDRE_I ) is unused and will be removed from module design_1_axi_bram_ctrl_0_1.
INFO: [Synth 8-3332] Sequential element (\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bid_gets_fifo_load_d1_reg ) is unused and will be removed from module design_1_axi_bram_ctrl_0_1.
INFO: [Synth 8-3332] Sequential element (\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_temp_reg[0] ) is unused and will be removed from module design_1_axi_bram_ctrl_0_1.
INFO: [Synth 8-3332] Sequential element (\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_BRESP.axi_bresp_int_reg[1] ) is unused and will be removed from module design_1_axi_bram_ctrl_0_1.
INFO: [Synth 8-3332] Sequential element (\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_BRESP.axi_bresp_int_reg[0] ) is unused and will be removed from module design_1_axi_bram_ctrl_0_1.
INFO: [Synth 8-3332] Sequential element (\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_b2b_brst_reg ) is unused and will be removed from module design_1_axi_bram_ctrl_0_1.
INFO: [Synth 8-3332] Sequential element (\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RRESP.axi_rresp_int_reg[1] ) is unused and will be removed from module design_1_axi_bram_ctrl_0_1.
INFO: [Synth 8-3332] Sequential element (\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RRESP.axi_rresp_int_reg[0] ) is unused and will be removed from module design_1_axi_bram_ctrl_0_1.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[1] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[2] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[3] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[4] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[5] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[6] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[7] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[8] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[9] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[10] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[11] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[12] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[13] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[14] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[15] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[16] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[17] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[18] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[19] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[20] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[21] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[22] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[23] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[24] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[25] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[26] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[27] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[28] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[29] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] ) is unused and will be removed from module axi_gpio__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb_reg ) is unused and will be removed from module fifo_generator_v12_0.
WARNING: [Synth 8-3332] Sequential element (\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb_reg ) is unused and will be removed from module fifo_generator_v12_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb_reg ) is unused and will be removed from module fifo_generator_v12_0__1.
INFO: [Synth 8-3332] Sequential element (\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[10] ) is unused and will be removed from module axi_dwidth_converter_v2_1_top.
INFO: [Synth 8-3332] Sequential element (\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[9] ) is unused and will be removed from module axi_dwidth_converter_v2_1_top.
INFO: [Synth 8-3332] Sequential element (\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[8] ) is unused and will be removed from module axi_dwidth_converter_v2_1_top.
INFO: [Synth 8-3332] Sequential element (\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[7] ) is unused and will be removed from module axi_dwidth_converter_v2_1_top.
INFO: [Synth 8-3332] Sequential element (\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[6] ) is unused and will be removed from module axi_dwidth_converter_v2_1_top.
INFO: [Synth 8-3332] Sequential element (\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[5] ) is unused and will be removed from module axi_dwidth_converter_v2_1_top.
INFO: [Synth 8-3332] Sequential element (\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[4] ) is unused and will be removed from module axi_dwidth_converter_v2_1_top.
INFO: [Synth 8-3332] Sequential element (\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[3] ) is unused and will be removed from module axi_dwidth_converter_v2_1_top.
INFO: [Synth 8-3332] Sequential element (\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[1] ) is unused and will be removed from module axi_dwidth_converter_v2_1_top.
INFO: [Synth 8-3332] Sequential element (\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[0] ) is unused and will be removed from module axi_dwidth_converter_v2_1_top.
INFO: [Synth 8-3332] Sequential element (\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[10] ) is unused and will be removed from module axi_dwidth_converter_v2_1_top.
INFO: [Synth 8-3332] Sequential element (\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[9] ) is unused and will be removed from module axi_dwidth_converter_v2_1_top.
INFO: [Synth 8-3332] Sequential element (\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[8] ) is unused and will be removed from module axi_dwidth_converter_v2_1_top.
INFO: [Synth 8-3332] Sequential element (\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[7] ) is unused and will be removed from module axi_dwidth_converter_v2_1_top.
INFO: [Synth 8-3332] Sequential element (\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[6] ) is unused and will be removed from module axi_dwidth_converter_v2_1_top.
INFO: [Synth 8-3332] Sequential element (\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[5] ) is unused and will be removed from module axi_dwidth_converter_v2_1_top.
INFO: [Synth 8-3332] Sequential element (\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[4] ) is unused and will be removed from module axi_dwidth_converter_v2_1_top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Found timing loop:
     0: design_1_i/fibonacci_ro_0/i_67/O (INV)
     1: design_1_i/fibonacci_ro_0/i_67/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[4]
     2: design_1_i/fibonacci_ro_0/i_68/O (INV)
     3: design_1_i/fibonacci_ro_0/i_68/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[3]
     4: design_1_i/fibonacci_ro_0/i_69/O (INV)
     5: design_1_i/fibonacci_ro_0/i_69/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[2]
     6: design_1_i/fibonacci_ro_0/i_70/O (INV)
     7: design_1_i/fibonacci_ro_0/i_70/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[1]
     8: design_1_i/fibonacci_ro_0/i_71/O (INV)
     9: design_1_i/fibonacci_ro_0/i_71/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[16]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[16]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[16]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[16]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[5]
    10: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_14 /O (INV)
    11: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_14 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[4]
    12: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_13 /O (INV)
    13: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_13 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[3]
    14: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_12 /O (INV)
    15: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_12 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[2]
    16: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_11 /O (INV)
    17: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_11 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[1]
    18: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_10 /O (INV)
    19: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_10 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[17]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[17]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[17]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[17]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[5]
    20: design_1_i/fibonacci_ro_0/i_62/O (INV)
    21: design_1_i/fibonacci_ro_0/i_62/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[4]
    22: design_1_i/fibonacci_ro_0/i_63/O (INV)
    23: design_1_i/fibonacci_ro_0/i_63/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[3]
    24: design_1_i/fibonacci_ro_0/i_64/O (INV)
    25: design_1_i/fibonacci_ro_0/i_64/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[2]
    26: design_1_i/fibonacci_ro_0/i_65/O (INV)
    27: design_1_i/fibonacci_ro_0/i_65/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[1]
    28: design_1_i/fibonacci_ro_0/i_66/O (INV)
    29: design_1_i/fibonacci_ro_0/i_66/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[18]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[18]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[18]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[18]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[5]
    30: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_9 /O (INV)
    31: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_9 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[4]
    32: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_8 /O (INV)
    33: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_8 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[3]
    34: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_7 /O (INV)
    35: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_7 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[2]
    36: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_6 /O (INV)
    37: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_6 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[1]
    38: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_5 /O (INV)
    39: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_5 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[19]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[19]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[19]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[19]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[5]
    40: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_4 /O (INV)
    41: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_4 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[4]
    42: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_3 /O (INV)
    43: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_3 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[3]
    44: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_2 /O (INV)
    45: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_2 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[2]
    46: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_1 /O (INV)
    47: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_1 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[1]
    48: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_0 /O (INV)
    49: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_0 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[20]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[20]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[20]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[20]
    50: design_1_i/fibonacci_ro_0/i_102/O (GATE_2_8_AND)
    51: design_1_i/fibonacci_ro_0/i_102/I1 (GATE_2_8_AND)
    52: design_1_i/fibonacci_ro_0/i_61/O (LUT4)
    53: design_1_i/fibonacci_ro_0/i_61/I3 (LUT4)
    54: design_1_i/fibonacci_ro_0/i_60/O (LUT6)
    55: design_1_i/fibonacci_ro_0/i_60/I5 (LUT6)
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[15]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[15]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[15]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[15]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[5]
    56: design_1_i/fibonacci_ro_0/i_67/O (INV)
WARNING: [Synth 8-295] found timing loop. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_fibonacci_ro_0_1/synth/design_1_fibonacci_ro_0_1.v:56]
Found timing loop:
     0: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_44 /O (INV)
     1: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_44 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /in0[4]
     2: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_43 /O (INV)
     3: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_43 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /in0[3]
     4: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_42 /O (INV)
     5: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_42 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /in0[2]
     6: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_41 /O (INV)
     7: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_41 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /in0[1]
     8: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_40 /O (INV)
     9: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_40 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[9]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[9]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[9]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[9]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /in0[5]
    10: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_39 /O (INV)
    11: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_39 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /in0[4]
    12: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_38 /O (INV)
    13: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_38 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /in0[3]
    14: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_37 /O (INV)
    15: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_37 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /in0[2]
    16: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_36 /O (INV)
    17: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_36 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /in0[1]
    18: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_35 /O (INV)
    19: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_35 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[10]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[10]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[10]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[10]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /in0[5]
    20: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_34 /O (INV)
    21: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_34 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /in0[4]
    22: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_33 /O (INV)
    23: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_33 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /in0[3]
    24: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_32 /O (INV)
    25: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_32 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /in0[2]
    26: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_31 /O (INV)
    27: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_31 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /in0[1]
    28: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_30 /O (INV)
    29: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_30 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[11]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[11]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[11]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[11]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /in0[5]
    30: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_29 /O (INV)
    31: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_29 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /in0[4]
    32: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_28 /O (INV)
    33: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_28 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /in0[3]
    34: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_27 /O (INV)
    35: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_27 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /in0[2]
    36: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_26 /O (INV)
    37: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_26 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /in0[1]
    38: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_25 /O (INV)
    39: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_25 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[12]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[12]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[12]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[12]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /in0[5]
    40: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_24 /O (INV)
    41: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_24 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /in0[4]
    42: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_23 /O (INV)
    43: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_23 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /in0[3]
    44: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_22 /O (INV)
    45: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_22 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /in0[2]
    46: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_21 /O (INV)
    47: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_21 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /in0[1]
    48: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_20 /O (INV)
    49: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_20 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[13]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[13]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[13]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[13]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /in0[5]
    50: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_19 /O (INV)
    51: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_19 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /in0[4]
    52: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_18 /O (INV)
    53: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_18 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /in0[3]
    54: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_17 /O (INV)
    55: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_17 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /in0[2]
    56: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_16 /O (INV)
    57: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_16 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /in0[1]
    58: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_15 /O (INV)
    59: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_15 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[14]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[14]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[14]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[14]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /in0[5]
    60: design_1_i/fibonacci_ro_0/i_72/O (INV)
    61: design_1_i/fibonacci_ro_0/i_72/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /in0[4]
    62: design_1_i/fibonacci_ro_0/i_73/O (INV)
    63: design_1_i/fibonacci_ro_0/i_73/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /in0[3]
    64: design_1_i/fibonacci_ro_0/i_74/O (INV)
    65: design_1_i/fibonacci_ro_0/i_74/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /in0[2]
    66: design_1_i/fibonacci_ro_0/i_75/O (INV)
    67: design_1_i/fibonacci_ro_0/i_75/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /in0[1]
    68: design_1_i/fibonacci_ro_0/i_76/O (INV)
    69: design_1_i/fibonacci_ro_0/i_76/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[15]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[15]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[15]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[15]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[5]
    70: design_1_i/fibonacci_ro_0/i_67/O (INV)
    71: design_1_i/fibonacci_ro_0/i_67/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[4]
    72: design_1_i/fibonacci_ro_0/i_68/O (INV)
    73: design_1_i/fibonacci_ro_0/i_68/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[3]
    74: design_1_i/fibonacci_ro_0/i_69/O (INV)
    75: design_1_i/fibonacci_ro_0/i_69/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[2]
    76: design_1_i/fibonacci_ro_0/i_70/O (INV)
    77: design_1_i/fibonacci_ro_0/i_70/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[1]
    78: design_1_i/fibonacci_ro_0/i_71/O (INV)
    79: design_1_i/fibonacci_ro_0/i_71/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[16]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[16]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[16]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[16]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[5]
    80: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_14 /O (INV)
    81: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_14 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[4]
    82: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_13 /O (INV)
    83: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_13 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[3]
    84: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_12 /O (INV)
    85: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_12 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[2]
    86: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_11 /O (INV)
    87: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_11 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[1]
    88: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_10 /O (INV)
    89: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_10 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[17]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[17]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[17]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[17]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[5]
    90: design_1_i/fibonacci_ro_0/i_62/O (INV)
    91: design_1_i/fibonacci_ro_0/i_62/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[4]
    92: design_1_i/fibonacci_ro_0/i_63/O (INV)
    93: design_1_i/fibonacci_ro_0/i_63/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[3]
    94: design_1_i/fibonacci_ro_0/i_64/O (INV)
    95: design_1_i/fibonacci_ro_0/i_64/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[2]
    96: design_1_i/fibonacci_ro_0/i_65/O (INV)
    97: design_1_i/fibonacci_ro_0/i_65/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[1]
    98: design_1_i/fibonacci_ro_0/i_66/O (INV)
    99: design_1_i/fibonacci_ro_0/i_66/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[18]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[18]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[18]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[18]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[5]
   100: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_9 /O (INV)
   101: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_9 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[4]
   102: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_8 /O (INV)
   103: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_8 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[3]
   104: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_7 /O (INV)
   105: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_7 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[2]
   106: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_6 /O (INV)
   107: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_6 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[1]
   108: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_5 /O (INV)
   109: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_5 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[19]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[19]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[19]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[19]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[5]
   110: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_4 /O (INV)
   111: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_4 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[4]
   112: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_3 /O (INV)
   113: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_3 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[3]
   114: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_2 /O (INV)
   115: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_2 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[2]
   116: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_1 /O (INV)
   117: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_1 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[1]
   118: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_0 /O (INV)
   119: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_0 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[20]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[20]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[20]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[20]
   120: design_1_i/fibonacci_ro_0/i_102/O (GATE_2_8_AND)
   121: design_1_i/fibonacci_ro_0/i_102/I1 (GATE_2_8_AND)
   122: design_1_i/fibonacci_ro_0/i_61/O (LUT4)
   123: design_1_i/fibonacci_ro_0/i_61/I3 (LUT4)
   124: design_1_i/fibonacci_ro_0/i_60/O (LUT6)
   125: design_1_i/fibonacci_ro_0/i_60/I5 (LUT6)
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[15]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[15]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[15]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[15]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[5]
   126: design_1_i/fibonacci_ro_0/i_67/O (INV)
WARNING: [Synth 8-295] found timing loop. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_fibonacci_ro_0_1/synth/design_1_fibonacci_ro_0_1.v:56]
Found timing loop:
     0: design_1_i/fibonacci_ro_0/i_77/O (INV)
     1: design_1_i/fibonacci_ro_0/i_77/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /in0[4]
     2: design_1_i/fibonacci_ro_0/i_78/O (INV)
     3: design_1_i/fibonacci_ro_0/i_78/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /in0[3]
     4: design_1_i/fibonacci_ro_0/i_79/O (INV)
     5: design_1_i/fibonacci_ro_0/i_79/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /in0[2]
     6: design_1_i/fibonacci_ro_0/i_80/O (INV)
     7: design_1_i/fibonacci_ro_0/i_80/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /in0[1]
     8: design_1_i/fibonacci_ro_0/i_81/O (INV)
     9: design_1_i/fibonacci_ro_0/i_81/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[8]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[8]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[8]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[8]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /in0[5]
    10: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_44 /O (INV)
    11: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_44 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /in0[4]
    12: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_43 /O (INV)
    13: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_43 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /in0[3]
    14: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_42 /O (INV)
    15: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_42 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /in0[2]
    16: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_41 /O (INV)
    17: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_41 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /in0[1]
    18: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_40 /O (INV)
    19: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_40 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[9]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[9]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[9]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[9]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /in0[5]
    20: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_39 /O (INV)
    21: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_39 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /in0[4]
    22: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_38 /O (INV)
    23: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_38 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /in0[3]
    24: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_37 /O (INV)
    25: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_37 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /in0[2]
    26: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_36 /O (INV)
    27: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_36 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /in0[1]
    28: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_35 /O (INV)
    29: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_35 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[10]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[10]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[10]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[10]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /in0[5]
    30: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_34 /O (INV)
    31: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_34 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /in0[4]
    32: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_33 /O (INV)
    33: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_33 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /in0[3]
    34: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_32 /O (INV)
    35: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_32 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /in0[2]
    36: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_31 /O (INV)
    37: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_31 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /in0[1]
    38: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_30 /O (INV)
    39: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_30 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[11]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[11]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[11]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[11]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /in0[5]
    40: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_29 /O (INV)
    41: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_29 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /in0[4]
    42: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_28 /O (INV)
    43: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_28 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /in0[3]
    44: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_27 /O (INV)
    45: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_27 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /in0[2]
    46: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_26 /O (INV)
    47: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_26 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /in0[1]
    48: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_25 /O (INV)
    49: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_25 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[12]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[12]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[12]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[12]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /in0[5]
    50: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_24 /O (INV)
    51: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_24 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /in0[4]
    52: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_23 /O (INV)
    53: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_23 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /in0[3]
    54: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_22 /O (INV)
    55: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_22 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /in0[2]
    56: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_21 /O (INV)
    57: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_21 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /in0[1]
    58: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_20 /O (INV)
    59: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_20 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[13]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[13]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[13]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[13]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /in0[5]
    60: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_19 /O (INV)
    61: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_19 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /in0[4]
    62: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_18 /O (INV)
    63: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_18 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /in0[3]
    64: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_17 /O (INV)
    65: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_17 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /in0[2]
    66: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_16 /O (INV)
    67: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_16 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /in0[1]
    68: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_15 /O (INV)
    69: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_15 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[14]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[14]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[14]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[14]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /in0[5]
    70: design_1_i/fibonacci_ro_0/i_72/O (INV)
    71: design_1_i/fibonacci_ro_0/i_72/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /in0[4]
    72: design_1_i/fibonacci_ro_0/i_73/O (INV)
    73: design_1_i/fibonacci_ro_0/i_73/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /in0[3]
    74: design_1_i/fibonacci_ro_0/i_74/O (INV)
    75: design_1_i/fibonacci_ro_0/i_74/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /in0[2]
    76: design_1_i/fibonacci_ro_0/i_75/O (INV)
    77: design_1_i/fibonacci_ro_0/i_75/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /in0[1]
    78: design_1_i/fibonacci_ro_0/i_76/O (INV)
    79: design_1_i/fibonacci_ro_0/i_76/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[15]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[15]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[15]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[15]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[5]
    80: design_1_i/fibonacci_ro_0/i_67/O (INV)
    81: design_1_i/fibonacci_ro_0/i_67/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[4]
    82: design_1_i/fibonacci_ro_0/i_68/O (INV)
    83: design_1_i/fibonacci_ro_0/i_68/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[3]
    84: design_1_i/fibonacci_ro_0/i_69/O (INV)
    85: design_1_i/fibonacci_ro_0/i_69/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[2]
    86: design_1_i/fibonacci_ro_0/i_70/O (INV)
    87: design_1_i/fibonacci_ro_0/i_70/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[1]
    88: design_1_i/fibonacci_ro_0/i_71/O (INV)
    89: design_1_i/fibonacci_ro_0/i_71/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[16]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[16]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[16]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[16]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[5]
    90: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_14 /O (INV)
    91: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_14 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[4]
    92: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_13 /O (INV)
    93: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_13 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[3]
    94: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_12 /O (INV)
    95: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_12 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[2]
    96: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_11 /O (INV)
    97: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_11 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[1]
    98: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_10 /O (INV)
    99: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_10 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[17]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[17]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[17]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[17]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[5]
   100: design_1_i/fibonacci_ro_0/i_62/O (INV)
   101: design_1_i/fibonacci_ro_0/i_62/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[4]
   102: design_1_i/fibonacci_ro_0/i_63/O (INV)
   103: design_1_i/fibonacci_ro_0/i_63/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[3]
   104: design_1_i/fibonacci_ro_0/i_64/O (INV)
   105: design_1_i/fibonacci_ro_0/i_64/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[2]
   106: design_1_i/fibonacci_ro_0/i_65/O (INV)
   107: design_1_i/fibonacci_ro_0/i_65/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[1]
   108: design_1_i/fibonacci_ro_0/i_66/O (INV)
   109: design_1_i/fibonacci_ro_0/i_66/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[18]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[18]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[18]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[18]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[5]
   110: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_9 /O (INV)
   111: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_9 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[4]
   112: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_8 /O (INV)
   113: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_8 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[3]
   114: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_7 /O (INV)
   115: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_7 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[2]
   116: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_6 /O (INV)
   117: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_6 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[1]
   118: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_5 /O (INV)
   119: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_5 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[19]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[19]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[19]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[19]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[5]
   120: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_4 /O (INV)
   121: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_4 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[4]
   122: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_3 /O (INV)
   123: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_3 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[3]
   124: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_2 /O (INV)
   125: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_2 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[2]
   126: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_1 /O (INV)
   127: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_1 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[1]
   128: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_0 /O (INV)
   129: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_0 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[20]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[20]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[20]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[20]
   130: design_1_i/fibonacci_ro_0/i_102/O (GATE_2_8_AND)
   131: design_1_i/fibonacci_ro_0/i_102/I1 (GATE_2_8_AND)
   132: design_1_i/fibonacci_ro_0/i_61/O (LUT4)
   133: design_1_i/fibonacci_ro_0/i_61/I3 (LUT4)
   134: design_1_i/fibonacci_ro_0/i_60/O (LUT6)
   135: design_1_i/fibonacci_ro_0/i_60/I5 (LUT6)
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[15]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[15]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[15]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[15]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[5]
   136: design_1_i/fibonacci_ro_0/i_67/O (INV)
WARNING: [Synth 8-295] found timing loop. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_fibonacci_ro_0_1/synth/design_1_fibonacci_ro_0_1.v:56]
Found timing loop:
     0: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_49 /O (INV)
     1: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_49 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /in0[4]
     2: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_48 /O (INV)
     3: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_48 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /in0[3]
     4: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_47 /O (INV)
     5: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_47 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /in0[2]
     6: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_46 /O (INV)
     7: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_46 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /in0[1]
     8: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_45 /O (INV)
     9: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_45 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[6]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[6]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[6]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[6]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /in0[5]
    10: design_1_i/fibonacci_ro_0/i_82/O (INV)
    11: design_1_i/fibonacci_ro_0/i_82/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /in0[4]
    12: design_1_i/fibonacci_ro_0/i_83/O (INV)
    13: design_1_i/fibonacci_ro_0/i_83/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /in0[3]
    14: design_1_i/fibonacci_ro_0/i_84/O (INV)
    15: design_1_i/fibonacci_ro_0/i_84/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /in0[2]
    16: design_1_i/fibonacci_ro_0/i_85/O (INV)
    17: design_1_i/fibonacci_ro_0/i_85/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /in0[1]
    18: design_1_i/fibonacci_ro_0/i_86/O (INV)
    19: design_1_i/fibonacci_ro_0/i_86/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[7]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[7]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[7]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[7]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /in0[5]
    20: design_1_i/fibonacci_ro_0/i_77/O (INV)
    21: design_1_i/fibonacci_ro_0/i_77/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /in0[4]
    22: design_1_i/fibonacci_ro_0/i_78/O (INV)
    23: design_1_i/fibonacci_ro_0/i_78/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /in0[3]
    24: design_1_i/fibonacci_ro_0/i_79/O (INV)
    25: design_1_i/fibonacci_ro_0/i_79/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /in0[2]
    26: design_1_i/fibonacci_ro_0/i_80/O (INV)
    27: design_1_i/fibonacci_ro_0/i_80/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /in0[1]
    28: design_1_i/fibonacci_ro_0/i_81/O (INV)
    29: design_1_i/fibonacci_ro_0/i_81/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[8]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[8]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[8]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[8]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /in0[5]
    30: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_44 /O (INV)
    31: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_44 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /in0[4]
    32: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_43 /O (INV)
    33: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_43 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /in0[3]
    34: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_42 /O (INV)
    35: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_42 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /in0[2]
    36: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_41 /O (INV)
    37: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_41 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /in0[1]
    38: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_40 /O (INV)
    39: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_40 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[9]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[9]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[9]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[9]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /in0[5]
    40: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_39 /O (INV)
    41: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_39 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /in0[4]
    42: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_38 /O (INV)
    43: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_38 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /in0[3]
    44: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_37 /O (INV)
    45: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_37 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /in0[2]
    46: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_36 /O (INV)
    47: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_36 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /in0[1]
    48: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_35 /O (INV)
    49: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_35 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[10]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[10]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[10]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[10]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /in0[5]
    50: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_34 /O (INV)
    51: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_34 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /in0[4]
    52: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_33 /O (INV)
    53: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_33 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /in0[3]
    54: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_32 /O (INV)
    55: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_32 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /in0[2]
    56: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_31 /O (INV)
    57: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_31 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /in0[1]
    58: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_30 /O (INV)
    59: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_30 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[11]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[11]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[11]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[11]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /in0[5]
    60: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_29 /O (INV)
    61: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_29 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /in0[4]
    62: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_28 /O (INV)
    63: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_28 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /in0[3]
    64: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_27 /O (INV)
    65: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_27 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /in0[2]
    66: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_26 /O (INV)
    67: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_26 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /in0[1]
    68: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_25 /O (INV)
    69: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_25 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[12]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[12]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[12]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[12]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /in0[5]
    70: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_24 /O (INV)
    71: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_24 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /in0[4]
    72: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_23 /O (INV)
    73: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_23 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /in0[3]
    74: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_22 /O (INV)
    75: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_22 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /in0[2]
    76: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_21 /O (INV)
    77: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_21 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /in0[1]
    78: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_20 /O (INV)
    79: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_20 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[13]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[13]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[13]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[13]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /in0[5]
    80: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_19 /O (INV)
    81: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_19 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /in0[4]
    82: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_18 /O (INV)
    83: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_18 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /in0[3]
    84: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_17 /O (INV)
    85: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_17 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /in0[2]
    86: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_16 /O (INV)
    87: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_16 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /in0[1]
    88: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_15 /O (INV)
    89: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_15 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[14]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[14]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[14]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[14]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /in0[5]
    90: design_1_i/fibonacci_ro_0/i_72/O (INV)
    91: design_1_i/fibonacci_ro_0/i_72/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /in0[4]
    92: design_1_i/fibonacci_ro_0/i_73/O (INV)
    93: design_1_i/fibonacci_ro_0/i_73/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /in0[3]
    94: design_1_i/fibonacci_ro_0/i_74/O (INV)
    95: design_1_i/fibonacci_ro_0/i_74/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /in0[2]
    96: design_1_i/fibonacci_ro_0/i_75/O (INV)
    97: design_1_i/fibonacci_ro_0/i_75/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /in0[1]
    98: design_1_i/fibonacci_ro_0/i_76/O (INV)
    99: design_1_i/fibonacci_ro_0/i_76/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[15]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[15]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[15]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[15]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[5]
   100: design_1_i/fibonacci_ro_0/i_67/O (INV)
   101: design_1_i/fibonacci_ro_0/i_67/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[4]
   102: design_1_i/fibonacci_ro_0/i_68/O (INV)
   103: design_1_i/fibonacci_ro_0/i_68/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[3]
   104: design_1_i/fibonacci_ro_0/i_69/O (INV)
   105: design_1_i/fibonacci_ro_0/i_69/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[2]
   106: design_1_i/fibonacci_ro_0/i_70/O (INV)
   107: design_1_i/fibonacci_ro_0/i_70/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[1]
   108: design_1_i/fibonacci_ro_0/i_71/O (INV)
   109: design_1_i/fibonacci_ro_0/i_71/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[16]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[16]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[16]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[16]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[5]
   110: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_14 /O (INV)
   111: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_14 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[4]
   112: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_13 /O (INV)
   113: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_13 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[3]
   114: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_12 /O (INV)
   115: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_12 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[2]
   116: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_11 /O (INV)
   117: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_11 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[1]
   118: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_10 /O (INV)
   119: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_10 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[17]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[17]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[17]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[17]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[5]
   120: design_1_i/fibonacci_ro_0/i_62/O (INV)
   121: design_1_i/fibonacci_ro_0/i_62/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[4]
   122: design_1_i/fibonacci_ro_0/i_63/O (INV)
   123: design_1_i/fibonacci_ro_0/i_63/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[3]
   124: design_1_i/fibonacci_ro_0/i_64/O (INV)
   125: design_1_i/fibonacci_ro_0/i_64/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[2]
   126: design_1_i/fibonacci_ro_0/i_65/O (INV)
   127: design_1_i/fibonacci_ro_0/i_65/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[1]
   128: design_1_i/fibonacci_ro_0/i_66/O (INV)
   129: design_1_i/fibonacci_ro_0/i_66/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[18]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[18]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[18]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[18]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[5]
   130: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_9 /O (INV)
   131: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_9 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[4]
   132: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_8 /O (INV)
   133: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_8 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[3]
   134: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_7 /O (INV)
   135: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_7 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[2]
   136: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_6 /O (INV)
   137: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_6 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[1]
   138: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_5 /O (INV)
   139: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_5 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[19]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[19]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[19]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[19]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[5]
   140: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_4 /O (INV)
   141: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_4 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[4]
   142: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_3 /O (INV)
   143: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_3 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[3]
   144: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_2 /O (INV)
   145: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_2 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[2]
   146: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_1 /O (INV)
   147: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_1 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[1]
   148: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_0 /O (INV)
   149: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_0 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[20]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[20]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[20]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[20]
   150: design_1_i/fibonacci_ro_0/i_102/O (GATE_2_8_AND)
   151: design_1_i/fibonacci_ro_0/i_102/I1 (GATE_2_8_AND)
   152: design_1_i/fibonacci_ro_0/i_61/O (LUT4)
   153: design_1_i/fibonacci_ro_0/i_61/I3 (LUT4)
   154: design_1_i/fibonacci_ro_0/i_60/O (LUT6)
   155: design_1_i/fibonacci_ro_0/i_60/I5 (LUT6)
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[15]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[15]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[15]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[15]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[5]
   156: design_1_i/fibonacci_ro_0/i_67/O (INV)
WARNING: [Synth 8-295] found timing loop. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_fibonacci_ro_0_1/synth/design_1_fibonacci_ro_0_1.v:56]
Found timing loop:
     0: design_1_i/fibonacci_ro_0/i_87/O (INV)
     1: design_1_i/fibonacci_ro_0/i_87/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/temp_inv_inferred /in0[4]
     2: design_1_i/fibonacci_ro_0/i_88/O (INV)
     3: design_1_i/fibonacci_ro_0/i_88/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/temp_inv_inferred /in0[3]
     4: design_1_i/fibonacci_ro_0/i_89/O (INV)
     5: design_1_i/fibonacci_ro_0/i_89/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/temp_inv_inferred /in0[2]
     6: design_1_i/fibonacci_ro_0/i_90/O (INV)
     7: design_1_i/fibonacci_ro_0/i_90/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/temp_inv_inferred /in0[1]
     8: design_1_i/fibonacci_ro_0/i_91/O (INV)
     9: design_1_i/fibonacci_ro_0/i_91/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /in0[5]
    10: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_49 /O (INV)
    11: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_49 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /in0[4]
    12: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_48 /O (INV)
    13: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_48 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /in0[3]
    14: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_47 /O (INV)
    15: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_47 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /in0[2]
    16: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_46 /O (INV)
    17: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_46 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /in0[1]
    18: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_45 /O (INV)
    19: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_45 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[6]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[6]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[6]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[6]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /in0[5]
    20: design_1_i/fibonacci_ro_0/i_82/O (INV)
    21: design_1_i/fibonacci_ro_0/i_82/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /in0[4]
    22: design_1_i/fibonacci_ro_0/i_83/O (INV)
    23: design_1_i/fibonacci_ro_0/i_83/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /in0[3]
    24: design_1_i/fibonacci_ro_0/i_84/O (INV)
    25: design_1_i/fibonacci_ro_0/i_84/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /in0[2]
    26: design_1_i/fibonacci_ro_0/i_85/O (INV)
    27: design_1_i/fibonacci_ro_0/i_85/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /in0[1]
    28: design_1_i/fibonacci_ro_0/i_86/O (INV)
    29: design_1_i/fibonacci_ro_0/i_86/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[7]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[7]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[7]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[7]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /in0[5]
    30: design_1_i/fibonacci_ro_0/i_77/O (INV)
    31: design_1_i/fibonacci_ro_0/i_77/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /in0[4]
    32: design_1_i/fibonacci_ro_0/i_78/O (INV)
    33: design_1_i/fibonacci_ro_0/i_78/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /in0[3]
    34: design_1_i/fibonacci_ro_0/i_79/O (INV)
    35: design_1_i/fibonacci_ro_0/i_79/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /in0[2]
    36: design_1_i/fibonacci_ro_0/i_80/O (INV)
    37: design_1_i/fibonacci_ro_0/i_80/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /in0[1]
    38: design_1_i/fibonacci_ro_0/i_81/O (INV)
    39: design_1_i/fibonacci_ro_0/i_81/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[8]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[8]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[8]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[8]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /in0[5]
    40: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_44 /O (INV)
    41: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_44 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /in0[4]
    42: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_43 /O (INV)
    43: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_43 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /in0[3]
    44: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_42 /O (INV)
    45: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_42 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /in0[2]
    46: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_41 /O (INV)
    47: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_41 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /in0[1]
    48: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_40 /O (INV)
    49: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_40 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[9]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[9]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[9]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[9]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /in0[5]
    50: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_39 /O (INV)
    51: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_39 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /in0[4]
    52: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_38 /O (INV)
    53: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_38 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /in0[3]
    54: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_37 /O (INV)
    55: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_37 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /in0[2]
    56: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_36 /O (INV)
    57: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_36 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /in0[1]
    58: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_35 /O (INV)
    59: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_35 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[10]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[10]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[10]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[10]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /in0[5]
    60: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_34 /O (INV)
    61: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_34 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /in0[4]
    62: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_33 /O (INV)
    63: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_33 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /in0[3]
    64: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_32 /O (INV)
    65: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_32 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /in0[2]
    66: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_31 /O (INV)
    67: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_31 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /in0[1]
    68: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_30 /O (INV)
    69: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_30 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[11]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[11]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[11]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[11]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /in0[5]
    70: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_29 /O (INV)
    71: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_29 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /in0[4]
    72: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_28 /O (INV)
    73: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_28 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /in0[3]
    74: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_27 /O (INV)
    75: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_27 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /in0[2]
    76: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_26 /O (INV)
    77: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_26 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /in0[1]
    78: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_25 /O (INV)
    79: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_25 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[12]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[12]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[12]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[12]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /in0[5]
    80: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_24 /O (INV)
    81: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_24 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /in0[4]
    82: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_23 /O (INV)
    83: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_23 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /in0[3]
    84: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_22 /O (INV)
    85: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_22 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /in0[2]
    86: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_21 /O (INV)
    87: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_21 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /in0[1]
    88: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_20 /O (INV)
    89: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_20 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[13]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[13]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[13]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[13]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /in0[5]
    90: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_19 /O (INV)
    91: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_19 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /in0[4]
    92: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_18 /O (INV)
    93: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_18 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /in0[3]
    94: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_17 /O (INV)
    95: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_17 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /in0[2]
    96: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_16 /O (INV)
    97: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_16 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /in0[1]
    98: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_15 /O (INV)
    99: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_15 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[14]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[14]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[14]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[14]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /in0[5]
   100: design_1_i/fibonacci_ro_0/i_72/O (INV)
   101: design_1_i/fibonacci_ro_0/i_72/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /in0[4]
   102: design_1_i/fibonacci_ro_0/i_73/O (INV)
   103: design_1_i/fibonacci_ro_0/i_73/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /in0[3]
   104: design_1_i/fibonacci_ro_0/i_74/O (INV)
   105: design_1_i/fibonacci_ro_0/i_74/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /in0[2]
   106: design_1_i/fibonacci_ro_0/i_75/O (INV)
   107: design_1_i/fibonacci_ro_0/i_75/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /in0[1]
   108: design_1_i/fibonacci_ro_0/i_76/O (INV)
   109: design_1_i/fibonacci_ro_0/i_76/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[15]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[15]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[15]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[15]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[5]
   110: design_1_i/fibonacci_ro_0/i_67/O (INV)
   111: design_1_i/fibonacci_ro_0/i_67/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[4]
   112: design_1_i/fibonacci_ro_0/i_68/O (INV)
   113: design_1_i/fibonacci_ro_0/i_68/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[3]
   114: design_1_i/fibonacci_ro_0/i_69/O (INV)
   115: design_1_i/fibonacci_ro_0/i_69/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[2]
   116: design_1_i/fibonacci_ro_0/i_70/O (INV)
   117: design_1_i/fibonacci_ro_0/i_70/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[1]
   118: design_1_i/fibonacci_ro_0/i_71/O (INV)
   119: design_1_i/fibonacci_ro_0/i_71/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[16]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[16]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[16]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[16]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[5]
   120: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_14 /O (INV)
   121: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_14 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[4]
   122: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_13 /O (INV)
   123: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_13 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[3]
   124: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_12 /O (INV)
   125: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_12 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[2]
   126: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_11 /O (INV)
   127: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_11 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[1]
   128: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_10 /O (INV)
   129: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_10 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[17]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[17]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[17]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[17]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[5]
   130: design_1_i/fibonacci_ro_0/i_62/O (INV)
   131: design_1_i/fibonacci_ro_0/i_62/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[4]
   132: design_1_i/fibonacci_ro_0/i_63/O (INV)
   133: design_1_i/fibonacci_ro_0/i_63/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[3]
   134: design_1_i/fibonacci_ro_0/i_64/O (INV)
   135: design_1_i/fibonacci_ro_0/i_64/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[2]
   136: design_1_i/fibonacci_ro_0/i_65/O (INV)
   137: design_1_i/fibonacci_ro_0/i_65/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[1]
   138: design_1_i/fibonacci_ro_0/i_66/O (INV)
   139: design_1_i/fibonacci_ro_0/i_66/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[18]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[18]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[18]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[18]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[5]
   140: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_9 /O (INV)
   141: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_9 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[4]
   142: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_8 /O (INV)
   143: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_8 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[3]
   144: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_7 /O (INV)
   145: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_7 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[2]
   146: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_6 /O (INV)
   147: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_6 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[1]
   148: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_5 /O (INV)
   149: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_5 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[19]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[19]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[19]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[19]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[5]
   150: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_4 /O (INV)
   151: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_4 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[4]
   152: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_3 /O (INV)
   153: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_3 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[3]
   154: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_2 /O (INV)
   155: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_2 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[2]
   156: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_1 /O (INV)
   157: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_1 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[1]
   158: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_0 /O (INV)
   159: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_0 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[20]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[20]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[20]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[20]
   160: design_1_i/fibonacci_ro_0/i_102/O (GATE_2_8_AND)
   161: design_1_i/fibonacci_ro_0/i_102/I1 (GATE_2_8_AND)
   162: design_1_i/fibonacci_ro_0/i_61/O (LUT4)
   163: design_1_i/fibonacci_ro_0/i_61/I3 (LUT4)
   164: design_1_i/fibonacci_ro_0/i_60/O (LUT6)
   165: design_1_i/fibonacci_ro_0/i_60/I5 (LUT6)
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[15]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[15]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[15]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[15]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[5]
   166: design_1_i/fibonacci_ro_0/i_67/O (INV)
WARNING: [Synth 8-295] found timing loop. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_fibonacci_ro_0_1/synth/design_1_fibonacci_ro_0_1.v:56]
Found timing loop:
     0: design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/i_54 /O (INV)
     1: design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/i_54 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/temp_inv_inferred /in0[4]
     2: design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/i_53 /O (INV)
     3: design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/i_53 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/temp_inv_inferred /in0[3]
     4: design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/i_52 /O (INV)
     5: design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/i_52 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/temp_inv_inferred /in0[2]
     6: design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/i_51 /O (INV)
     7: design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/i_51 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/temp_inv_inferred /in0[1]
     8: design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/i_50 /O (INV)
     9: design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/i_50 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/temp_inv_inferred /in0[5]
    10: design_1_i/fibonacci_ro_0/i_92/O (INV)
    11: design_1_i/fibonacci_ro_0/i_92/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/temp_inv_inferred /in0[4]
    12: design_1_i/fibonacci_ro_0/i_93/O (INV)
    13: design_1_i/fibonacci_ro_0/i_93/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/temp_inv_inferred /in0[3]
    14: design_1_i/fibonacci_ro_0/i_94/O (INV)
    15: design_1_i/fibonacci_ro_0/i_94/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/temp_inv_inferred /in0[2]
    16: design_1_i/fibonacci_ro_0/i_95/O (INV)
    17: design_1_i/fibonacci_ro_0/i_95/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/temp_inv_inferred /in0[1]
    18: design_1_i/fibonacci_ro_0/i_96/O (INV)
    19: design_1_i/fibonacci_ro_0/i_96/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/temp_inv_inferred /in0[5]
    20: design_1_i/fibonacci_ro_0/i_87/O (INV)
    21: design_1_i/fibonacci_ro_0/i_87/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/temp_inv_inferred /in0[4]
    22: design_1_i/fibonacci_ro_0/i_88/O (INV)
    23: design_1_i/fibonacci_ro_0/i_88/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/temp_inv_inferred /in0[3]
    24: design_1_i/fibonacci_ro_0/i_89/O (INV)
    25: design_1_i/fibonacci_ro_0/i_89/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/temp_inv_inferred /in0[2]
    26: design_1_i/fibonacci_ro_0/i_90/O (INV)
    27: design_1_i/fibonacci_ro_0/i_90/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/temp_inv_inferred /in0[1]
    28: design_1_i/fibonacci_ro_0/i_91/O (INV)
    29: design_1_i/fibonacci_ro_0/i_91/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /in0[5]
    30: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_49 /O (INV)
    31: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_49 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /in0[4]
    32: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_48 /O (INV)
    33: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_48 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /in0[3]
    34: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_47 /O (INV)
    35: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_47 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /in0[2]
    36: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_46 /O (INV)
    37: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_46 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /in0[1]
    38: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_45 /O (INV)
    39: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_45 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[6]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[6]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[6]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[6]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /in0[5]
    40: design_1_i/fibonacci_ro_0/i_82/O (INV)
    41: design_1_i/fibonacci_ro_0/i_82/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /in0[4]
    42: design_1_i/fibonacci_ro_0/i_83/O (INV)
    43: design_1_i/fibonacci_ro_0/i_83/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /in0[3]
    44: design_1_i/fibonacci_ro_0/i_84/O (INV)
    45: design_1_i/fibonacci_ro_0/i_84/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /in0[2]
    46: design_1_i/fibonacci_ro_0/i_85/O (INV)
    47: design_1_i/fibonacci_ro_0/i_85/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /in0[1]
    48: design_1_i/fibonacci_ro_0/i_86/O (INV)
    49: design_1_i/fibonacci_ro_0/i_86/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[7]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[7]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[7]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[7]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /in0[5]
    50: design_1_i/fibonacci_ro_0/i_77/O (INV)
    51: design_1_i/fibonacci_ro_0/i_77/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /in0[4]
    52: design_1_i/fibonacci_ro_0/i_78/O (INV)
    53: design_1_i/fibonacci_ro_0/i_78/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /in0[3]
    54: design_1_i/fibonacci_ro_0/i_79/O (INV)
    55: design_1_i/fibonacci_ro_0/i_79/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /in0[2]
    56: design_1_i/fibonacci_ro_0/i_80/O (INV)
    57: design_1_i/fibonacci_ro_0/i_80/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /in0[1]
    58: design_1_i/fibonacci_ro_0/i_81/O (INV)
    59: design_1_i/fibonacci_ro_0/i_81/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[8]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[8]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[8]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[8]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /in0[5]
    60: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_44 /O (INV)
    61: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_44 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /in0[4]
    62: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_43 /O (INV)
    63: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_43 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /in0[3]
    64: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_42 /O (INV)
    65: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_42 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /in0[2]
    66: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_41 /O (INV)
    67: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_41 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /in0[1]
    68: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_40 /O (INV)
    69: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_40 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[9]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[9]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[9]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[9]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /in0[5]
    70: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_39 /O (INV)
    71: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_39 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /in0[4]
    72: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_38 /O (INV)
    73: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_38 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /in0[3]
    74: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_37 /O (INV)
    75: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_37 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /in0[2]
    76: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_36 /O (INV)
    77: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_36 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /in0[1]
    78: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_35 /O (INV)
    79: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_35 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[10]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[10]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[10]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[10]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /in0[5]
    80: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_34 /O (INV)
    81: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_34 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /in0[4]
    82: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_33 /O (INV)
    83: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_33 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /in0[3]
    84: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_32 /O (INV)
    85: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_32 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /in0[2]
    86: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_31 /O (INV)
    87: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_31 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /in0[1]
    88: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_30 /O (INV)
    89: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_30 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[11]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[11]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[11]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[11]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /in0[5]
    90: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_29 /O (INV)
    91: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_29 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /in0[4]
    92: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_28 /O (INV)
    93: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_28 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /in0[3]
    94: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_27 /O (INV)
    95: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_27 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /in0[2]
    96: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_26 /O (INV)
    97: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_26 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /in0[1]
    98: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_25 /O (INV)
    99: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_25 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[12]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[12]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[12]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[12]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /in0[5]
   100: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_24 /O (INV)
   101: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_24 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /in0[4]
   102: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_23 /O (INV)
   103: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_23 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /in0[3]
   104: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_22 /O (INV)
   105: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_22 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /in0[2]
   106: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_21 /O (INV)
   107: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_21 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /in0[1]
   108: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_20 /O (INV)
   109: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_20 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[13]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[13]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[13]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[13]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /in0[5]
   110: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_19 /O (INV)
   111: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_19 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /in0[4]
   112: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_18 /O (INV)
   113: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_18 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /in0[3]
   114: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_17 /O (INV)
   115: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_17 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /in0[2]
   116: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_16 /O (INV)
   117: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_16 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /in0[1]
   118: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_15 /O (INV)
   119: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_15 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[14]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[14]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[14]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[14]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /in0[5]
   120: design_1_i/fibonacci_ro_0/i_72/O (INV)
   121: design_1_i/fibonacci_ro_0/i_72/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /in0[4]
   122: design_1_i/fibonacci_ro_0/i_73/O (INV)
   123: design_1_i/fibonacci_ro_0/i_73/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /in0[3]
   124: design_1_i/fibonacci_ro_0/i_74/O (INV)
   125: design_1_i/fibonacci_ro_0/i_74/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /in0[2]
   126: design_1_i/fibonacci_ro_0/i_75/O (INV)
   127: design_1_i/fibonacci_ro_0/i_75/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /in0[1]
   128: design_1_i/fibonacci_ro_0/i_76/O (INV)
   129: design_1_i/fibonacci_ro_0/i_76/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[15]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[15]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[15]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[15]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[5]
   130: design_1_i/fibonacci_ro_0/i_67/O (INV)
   131: design_1_i/fibonacci_ro_0/i_67/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[4]
   132: design_1_i/fibonacci_ro_0/i_68/O (INV)
   133: design_1_i/fibonacci_ro_0/i_68/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[3]
   134: design_1_i/fibonacci_ro_0/i_69/O (INV)
   135: design_1_i/fibonacci_ro_0/i_69/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[2]
   136: design_1_i/fibonacci_ro_0/i_70/O (INV)
   137: design_1_i/fibonacci_ro_0/i_70/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[1]
   138: design_1_i/fibonacci_ro_0/i_71/O (INV)
   139: design_1_i/fibonacci_ro_0/i_71/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[16]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[16]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[16]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[16]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[5]
   140: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_14 /O (INV)
   141: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_14 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[4]
   142: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_13 /O (INV)
   143: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_13 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[3]
   144: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_12 /O (INV)
   145: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_12 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[2]
   146: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_11 /O (INV)
   147: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_11 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[1]
   148: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_10 /O (INV)
   149: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_10 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[17]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[17]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[17]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[17]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[5]
   150: design_1_i/fibonacci_ro_0/i_62/O (INV)
   151: design_1_i/fibonacci_ro_0/i_62/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[4]
   152: design_1_i/fibonacci_ro_0/i_63/O (INV)
   153: design_1_i/fibonacci_ro_0/i_63/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[3]
   154: design_1_i/fibonacci_ro_0/i_64/O (INV)
   155: design_1_i/fibonacci_ro_0/i_64/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[2]
   156: design_1_i/fibonacci_ro_0/i_65/O (INV)
   157: design_1_i/fibonacci_ro_0/i_65/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[1]
   158: design_1_i/fibonacci_ro_0/i_66/O (INV)
   159: design_1_i/fibonacci_ro_0/i_66/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[18]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[18]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[18]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[18]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[5]
   160: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_9 /O (INV)
   161: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_9 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[4]
   162: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_8 /O (INV)
   163: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_8 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[3]
   164: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_7 /O (INV)
   165: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_7 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[2]
   166: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_6 /O (INV)
   167: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_6 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[1]
   168: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_5 /O (INV)
   169: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_5 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[19]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[19]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[19]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[19]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[5]
   170: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_4 /O (INV)
   171: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_4 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[4]
   172: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_3 /O (INV)
   173: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_3 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[3]
   174: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_2 /O (INV)
   175: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_2 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[2]
   176: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_1 /O (INV)
   177: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_1 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[1]
   178: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_0 /O (INV)
   179: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_0 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[20]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[20]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[20]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[20]
   180: design_1_i/fibonacci_ro_0/i_102/O (GATE_2_8_AND)
   181: design_1_i/fibonacci_ro_0/i_102/I1 (GATE_2_8_AND)
   182: design_1_i/fibonacci_ro_0/i_61/O (LUT4)
   183: design_1_i/fibonacci_ro_0/i_61/I3 (LUT4)
   184: design_1_i/fibonacci_ro_0/i_60/O (LUT6)
   185: design_1_i/fibonacci_ro_0/i_60/I5 (LUT6)
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[15]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[15]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[15]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[15]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[5]
   186: design_1_i/fibonacci_ro_0/i_67/O (INV)
WARNING: [Synth 8-295] found timing loop. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_fibonacci_ro_0_1/synth/design_1_fibonacci_ro_0_1.v:56]
Found timing loop:
     0: design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/i_59 /O (INV)
     1: design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/i_59 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/temp_inv_inferred /in0[4]
     2: design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/i_58 /O (INV)
     3: design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/i_58 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/temp_inv_inferred /in0[3]
     4: design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/i_57 /O (INV)
     5: design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/i_57 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/temp_inv_inferred /in0[2]
     6: design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/i_56 /O (INV)
     7: design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/i_56 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/temp_inv_inferred /in0[1]
     8: design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/i_55 /O (INV)
     9: design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/i_55 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/temp_inv_inferred /in0[5]
    10: design_1_i/fibonacci_ro_0/i_97/O (INV)
    11: design_1_i/fibonacci_ro_0/i_97/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/temp_inv_inferred /in0[4]
    12: design_1_i/fibonacci_ro_0/i_98/O (INV)
    13: design_1_i/fibonacci_ro_0/i_98/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/temp_inv_inferred /in0[3]
    14: design_1_i/fibonacci_ro_0/i_99/O (INV)
    15: design_1_i/fibonacci_ro_0/i_99/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/temp_inv_inferred /in0[2]
    16: design_1_i/fibonacci_ro_0/i_100/O (INV)
    17: design_1_i/fibonacci_ro_0/i_100/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/temp_inv_inferred /in0[1]
    18: design_1_i/fibonacci_ro_0/i_101/O (INV)
    19: design_1_i/fibonacci_ro_0/i_101/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/temp_inv_inferred /in0[5]
    20: design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/i_54 /O (INV)
    21: design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/i_54 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/temp_inv_inferred /in0[4]
    22: design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/i_53 /O (INV)
    23: design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/i_53 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/temp_inv_inferred /in0[3]
    24: design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/i_52 /O (INV)
    25: design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/i_52 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/temp_inv_inferred /in0[2]
    26: design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/i_51 /O (INV)
    27: design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/i_51 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/temp_inv_inferred /in0[1]
    28: design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/i_50 /O (INV)
    29: design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/i_50 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/temp_inv_inferred /in0[5]
    30: design_1_i/fibonacci_ro_0/i_92/O (INV)
    31: design_1_i/fibonacci_ro_0/i_92/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/temp_inv_inferred /in0[4]
    32: design_1_i/fibonacci_ro_0/i_93/O (INV)
    33: design_1_i/fibonacci_ro_0/i_93/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/temp_inv_inferred /in0[3]
    34: design_1_i/fibonacci_ro_0/i_94/O (INV)
    35: design_1_i/fibonacci_ro_0/i_94/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/temp_inv_inferred /in0[2]
    36: design_1_i/fibonacci_ro_0/i_95/O (INV)
    37: design_1_i/fibonacci_ro_0/i_95/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/temp_inv_inferred /in0[1]
    38: design_1_i/fibonacci_ro_0/i_96/O (INV)
    39: design_1_i/fibonacci_ro_0/i_96/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/temp_inv_inferred /in0[5]
    40: design_1_i/fibonacci_ro_0/i_87/O (INV)
    41: design_1_i/fibonacci_ro_0/i_87/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/temp_inv_inferred /in0[4]
    42: design_1_i/fibonacci_ro_0/i_88/O (INV)
    43: design_1_i/fibonacci_ro_0/i_88/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/temp_inv_inferred /in0[3]
    44: design_1_i/fibonacci_ro_0/i_89/O (INV)
    45: design_1_i/fibonacci_ro_0/i_89/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/temp_inv_inferred /in0[2]
    46: design_1_i/fibonacci_ro_0/i_90/O (INV)
    47: design_1_i/fibonacci_ro_0/i_90/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/temp_inv_inferred /in0[1]
    48: design_1_i/fibonacci_ro_0/i_91/O (INV)
    49: design_1_i/fibonacci_ro_0/i_91/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /in0[5]
    50: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_49 /O (INV)
    51: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_49 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /in0[4]
    52: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_48 /O (INV)
    53: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_48 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /in0[3]
    54: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_47 /O (INV)
    55: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_47 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /in0[2]
    56: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_46 /O (INV)
    57: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_46 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /in0[1]
    58: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_45 /O (INV)
    59: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_45 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[6]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[6]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[6]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[6]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /in0[5]
    60: design_1_i/fibonacci_ro_0/i_82/O (INV)
    61: design_1_i/fibonacci_ro_0/i_82/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /in0[4]
    62: design_1_i/fibonacci_ro_0/i_83/O (INV)
    63: design_1_i/fibonacci_ro_0/i_83/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /in0[3]
    64: design_1_i/fibonacci_ro_0/i_84/O (INV)
    65: design_1_i/fibonacci_ro_0/i_84/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /in0[2]
    66: design_1_i/fibonacci_ro_0/i_85/O (INV)
    67: design_1_i/fibonacci_ro_0/i_85/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /in0[1]
    68: design_1_i/fibonacci_ro_0/i_86/O (INV)
    69: design_1_i/fibonacci_ro_0/i_86/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[7]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[7]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[7]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[7]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /in0[5]
    70: design_1_i/fibonacci_ro_0/i_77/O (INV)
    71: design_1_i/fibonacci_ro_0/i_77/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /in0[4]
    72: design_1_i/fibonacci_ro_0/i_78/O (INV)
    73: design_1_i/fibonacci_ro_0/i_78/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /in0[3]
    74: design_1_i/fibonacci_ro_0/i_79/O (INV)
    75: design_1_i/fibonacci_ro_0/i_79/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /in0[2]
    76: design_1_i/fibonacci_ro_0/i_80/O (INV)
    77: design_1_i/fibonacci_ro_0/i_80/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /in0[1]
    78: design_1_i/fibonacci_ro_0/i_81/O (INV)
    79: design_1_i/fibonacci_ro_0/i_81/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[8]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[8]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[8]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[8]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /in0[5]
    80: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_44 /O (INV)
    81: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_44 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /in0[4]
    82: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_43 /O (INV)
    83: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_43 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /in0[3]
    84: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_42 /O (INV)
    85: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_42 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /in0[2]
    86: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_41 /O (INV)
    87: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_41 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /in0[1]
    88: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_40 /O (INV)
    89: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_40 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[9]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[9]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[9]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[9]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /in0[5]
    90: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_39 /O (INV)
    91: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_39 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /in0[4]
    92: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_38 /O (INV)
    93: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_38 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /in0[3]
    94: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_37 /O (INV)
    95: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_37 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /in0[2]
    96: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_36 /O (INV)
    97: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_36 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /in0[1]
    98: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_35 /O (INV)
    99: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_35 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[10]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[10]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[10]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[10]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /in0[5]
   100: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_34 /O (INV)
   101: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_34 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /in0[4]
   102: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_33 /O (INV)
   103: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_33 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /in0[3]
   104: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_32 /O (INV)
   105: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_32 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /in0[2]
   106: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_31 /O (INV)
   107: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_31 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /in0[1]
   108: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_30 /O (INV)
   109: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_30 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[11]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[11]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[11]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[11]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /in0[5]
   110: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_29 /O (INV)
   111: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_29 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /in0[4]
   112: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_28 /O (INV)
   113: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_28 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /in0[3]
   114: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_27 /O (INV)
   115: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_27 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /in0[2]
   116: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_26 /O (INV)
   117: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_26 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /in0[1]
   118: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_25 /O (INV)
   119: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_25 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[12]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[12]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[12]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[12]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /in0[5]
   120: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_24 /O (INV)
   121: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_24 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /in0[4]
   122: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_23 /O (INV)
   123: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_23 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /in0[3]
   124: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_22 /O (INV)
   125: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_22 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /in0[2]
   126: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_21 /O (INV)
   127: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_21 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /in0[1]
   128: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_20 /O (INV)
   129: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_20 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[13]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[13]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[13]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[13]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /in0[5]
   130: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_19 /O (INV)
   131: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_19 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /in0[4]
   132: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_18 /O (INV)
   133: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_18 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /in0[3]
   134: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_17 /O (INV)
   135: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_17 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /in0[2]
   136: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_16 /O (INV)
   137: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_16 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /in0[1]
   138: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_15 /O (INV)
   139: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_15 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[14]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[14]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[14]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[14]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /in0[5]
   140: design_1_i/fibonacci_ro_0/i_72/O (INV)
   141: design_1_i/fibonacci_ro_0/i_72/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /in0[4]
   142: design_1_i/fibonacci_ro_0/i_73/O (INV)
   143: design_1_i/fibonacci_ro_0/i_73/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /in0[3]
   144: design_1_i/fibonacci_ro_0/i_74/O (INV)
   145: design_1_i/fibonacci_ro_0/i_74/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /in0[2]
   146: design_1_i/fibonacci_ro_0/i_75/O (INV)
   147: design_1_i/fibonacci_ro_0/i_75/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /in0[1]
   148: design_1_i/fibonacci_ro_0/i_76/O (INV)
   149: design_1_i/fibonacci_ro_0/i_76/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[15]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[15]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[15]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[15]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[5]
   150: design_1_i/fibonacci_ro_0/i_67/O (INV)
   151: design_1_i/fibonacci_ro_0/i_67/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[4]
   152: design_1_i/fibonacci_ro_0/i_68/O (INV)
   153: design_1_i/fibonacci_ro_0/i_68/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[3]
   154: design_1_i/fibonacci_ro_0/i_69/O (INV)
   155: design_1_i/fibonacci_ro_0/i_69/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[2]
   156: design_1_i/fibonacci_ro_0/i_70/O (INV)
   157: design_1_i/fibonacci_ro_0/i_70/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[1]
   158: design_1_i/fibonacci_ro_0/i_71/O (INV)
   159: design_1_i/fibonacci_ro_0/i_71/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[16]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[16]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[16]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[16]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[5]
   160: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_14 /O (INV)
   161: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_14 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[4]
   162: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_13 /O (INV)
   163: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_13 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[3]
   164: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_12 /O (INV)
   165: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_12 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[2]
   166: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_11 /O (INV)
   167: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_11 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[1]
   168: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_10 /O (INV)
   169: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_10 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[17]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[17]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[17]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[17]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[5]
   170: design_1_i/fibonacci_ro_0/i_62/O (INV)
   171: design_1_i/fibonacci_ro_0/i_62/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[4]
   172: design_1_i/fibonacci_ro_0/i_63/O (INV)
   173: design_1_i/fibonacci_ro_0/i_63/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[3]
   174: design_1_i/fibonacci_ro_0/i_64/O (INV)
   175: design_1_i/fibonacci_ro_0/i_64/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[2]
   176: design_1_i/fibonacci_ro_0/i_65/O (INV)
   177: design_1_i/fibonacci_ro_0/i_65/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[1]
   178: design_1_i/fibonacci_ro_0/i_66/O (INV)
   179: design_1_i/fibonacci_ro_0/i_66/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[18]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[18]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[18]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[18]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[5]
   180: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_9 /O (INV)
   181: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_9 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[4]
   182: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_8 /O (INV)
   183: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_8 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[3]
   184: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_7 /O (INV)
   185: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_7 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[2]
   186: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_6 /O (INV)
   187: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_6 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[1]
   188: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_5 /O (INV)
   189: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_5 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[19]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[19]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[19]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[19]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[5]
   190: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_4 /O (INV)
   191: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_4 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[4]
   192: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_3 /O (INV)
   193: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_3 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[3]
   194: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_2 /O (INV)
   195: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_2 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[2]
   196: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_1 /O (INV)
   197: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_1 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[1]
   198: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_0 /O (INV)
   199: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_0 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[20]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[20]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[20]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[20]
   200: design_1_i/fibonacci_ro_0/i_102/O (GATE_2_8_AND)
   201: design_1_i/fibonacci_ro_0/i_102/I1 (GATE_2_8_AND)
   202: design_1_i/fibonacci_ro_0/i_61/O (LUT4)
   203: design_1_i/fibonacci_ro_0/i_61/I2 (LUT4)
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/temp_inv_inferred /in0[5]
   204: design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/i_59 /O (INV)
WARNING: [Synth 8-295] found timing loop. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_fibonacci_ro_0_1/synth/design_1_fibonacci_ro_0_1.v:56]
Found timing loop:
     0: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_9 /O (INV)
     1: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_9 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[4]
     2: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_8 /O (INV)
     3: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_8 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[3]
     4: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_7 /O (INV)
     5: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_7 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[2]
     6: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_6 /O (INV)
     7: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_6 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[1]
     8: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_5 /O (INV)
     9: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_5 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[19]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[19]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[19]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[19]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[5]
    10: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_4 /O (INV)
    11: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_4 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[4]
    12: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_3 /O (INV)
    13: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_3 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[3]
    14: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_2 /O (INV)
    15: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_2 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[2]
    16: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_1 /O (INV)
    17: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_1 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[1]
    18: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_0 /O (INV)
    19: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_0 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[20]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[20]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[20]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[20]
    20: design_1_i/fibonacci_ro_0/i_102/O (GATE_2_8_AND)
    21: design_1_i/fibonacci_ro_0/i_102/I1 (GATE_2_8_AND)
    22: design_1_i/fibonacci_ro_0/i_61/O (LUT4)
    23: design_1_i/fibonacci_ro_0/i_61/I2 (LUT4)
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/temp_inv_inferred /in0[5]
    24: design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/i_59 /O (INV)
    25: design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/i_59 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/temp_inv_inferred /in0[4]
    26: design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/i_58 /O (INV)
    27: design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/i_58 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/temp_inv_inferred /in0[3]
    28: design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/i_57 /O (INV)
    29: design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/i_57 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/temp_inv_inferred /in0[2]
    30: design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/i_56 /O (INV)
    31: design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/i_56 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/temp_inv_inferred /in0[1]
    32: design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/i_55 /O (INV)
    33: design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/i_55 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/temp_inv_inferred /in0[5]
    34: design_1_i/fibonacci_ro_0/i_97/O (INV)
    35: design_1_i/fibonacci_ro_0/i_97/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/temp_inv_inferred /in0[4]
    36: design_1_i/fibonacci_ro_0/i_98/O (INV)
    37: design_1_i/fibonacci_ro_0/i_98/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/temp_inv_inferred /in0[3]
    38: design_1_i/fibonacci_ro_0/i_99/O (INV)
    39: design_1_i/fibonacci_ro_0/i_99/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/temp_inv_inferred /in0[2]
    40: design_1_i/fibonacci_ro_0/i_100/O (INV)
    41: design_1_i/fibonacci_ro_0/i_100/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/temp_inv_inferred /in0[1]
    42: design_1_i/fibonacci_ro_0/i_101/O (INV)
    43: design_1_i/fibonacci_ro_0/i_101/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/temp_inv_inferred /in0[5]
    44: design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/i_54 /O (INV)
    45: design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/i_54 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/temp_inv_inferred /in0[4]
    46: design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/i_53 /O (INV)
    47: design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/i_53 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/temp_inv_inferred /in0[3]
    48: design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/i_52 /O (INV)
    49: design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/i_52 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/temp_inv_inferred /in0[2]
    50: design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/i_51 /O (INV)
    51: design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/i_51 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/temp_inv_inferred /in0[1]
    52: design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/i_50 /O (INV)
    53: design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/i_50 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/temp_inv_inferred /in0[5]
    54: design_1_i/fibonacci_ro_0/i_92/O (INV)
    55: design_1_i/fibonacci_ro_0/i_92/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/temp_inv_inferred /in0[4]
    56: design_1_i/fibonacci_ro_0/i_93/O (INV)
    57: design_1_i/fibonacci_ro_0/i_93/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/temp_inv_inferred /in0[3]
    58: design_1_i/fibonacci_ro_0/i_94/O (INV)
    59: design_1_i/fibonacci_ro_0/i_94/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/temp_inv_inferred /in0[2]
    60: design_1_i/fibonacci_ro_0/i_95/O (INV)
    61: design_1_i/fibonacci_ro_0/i_95/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/temp_inv_inferred /in0[1]
    62: design_1_i/fibonacci_ro_0/i_96/O (INV)
    63: design_1_i/fibonacci_ro_0/i_96/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/temp_inv_inferred /in0[5]
    64: design_1_i/fibonacci_ro_0/i_87/O (INV)
    65: design_1_i/fibonacci_ro_0/i_87/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/temp_inv_inferred /in0[4]
    66: design_1_i/fibonacci_ro_0/i_88/O (INV)
    67: design_1_i/fibonacci_ro_0/i_88/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/temp_inv_inferred /in0[3]
    68: design_1_i/fibonacci_ro_0/i_89/O (INV)
    69: design_1_i/fibonacci_ro_0/i_89/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/temp_inv_inferred /in0[2]
    70: design_1_i/fibonacci_ro_0/i_90/O (INV)
    71: design_1_i/fibonacci_ro_0/i_90/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/temp_inv_inferred /in0[1]
    72: design_1_i/fibonacci_ro_0/i_91/O (INV)
    73: design_1_i/fibonacci_ro_0/i_91/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /in0[5]
    74: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_49 /O (INV)
    75: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_49 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /in0[4]
    76: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_48 /O (INV)
    77: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_48 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /in0[3]
    78: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_47 /O (INV)
    79: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_47 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /in0[2]
    80: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_46 /O (INV)
    81: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_46 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /in0[1]
    82: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_45 /O (INV)
    83: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_45 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[6]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[6]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[6]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[6]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /in0[5]
    84: design_1_i/fibonacci_ro_0/i_82/O (INV)
    85: design_1_i/fibonacci_ro_0/i_82/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /in0[4]
    86: design_1_i/fibonacci_ro_0/i_83/O (INV)
    87: design_1_i/fibonacci_ro_0/i_83/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /in0[3]
    88: design_1_i/fibonacci_ro_0/i_84/O (INV)
    89: design_1_i/fibonacci_ro_0/i_84/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /in0[2]
    90: design_1_i/fibonacci_ro_0/i_85/O (INV)
    91: design_1_i/fibonacci_ro_0/i_85/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /in0[1]
    92: design_1_i/fibonacci_ro_0/i_86/O (INV)
    93: design_1_i/fibonacci_ro_0/i_86/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[7]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[7]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[7]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[7]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /in0[5]
    94: design_1_i/fibonacci_ro_0/i_77/O (INV)
    95: design_1_i/fibonacci_ro_0/i_77/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /in0[4]
    96: design_1_i/fibonacci_ro_0/i_78/O (INV)
    97: design_1_i/fibonacci_ro_0/i_78/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /in0[3]
    98: design_1_i/fibonacci_ro_0/i_79/O (INV)
    99: design_1_i/fibonacci_ro_0/i_79/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /in0[2]
   100: design_1_i/fibonacci_ro_0/i_80/O (INV)
   101: design_1_i/fibonacci_ro_0/i_80/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /in0[1]
   102: design_1_i/fibonacci_ro_0/i_81/O (INV)
   103: design_1_i/fibonacci_ro_0/i_81/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[8]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[8]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[8]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[8]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /in0[5]
   104: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_44 /O (INV)
   105: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_44 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /in0[4]
   106: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_43 /O (INV)
   107: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_43 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /in0[3]
   108: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_42 /O (INV)
   109: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_42 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /in0[2]
   110: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_41 /O (INV)
   111: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_41 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /in0[1]
   112: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_40 /O (INV)
   113: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_40 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[9]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[9]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[9]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[9]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /in0[5]
   114: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_39 /O (INV)
   115: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_39 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /in0[4]
   116: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_38 /O (INV)
   117: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_38 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /in0[3]
   118: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_37 /O (INV)
   119: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_37 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /in0[2]
   120: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_36 /O (INV)
   121: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_36 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /in0[1]
   122: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_35 /O (INV)
   123: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_35 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[10]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[10]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[10]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[10]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /in0[5]
   124: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_34 /O (INV)
   125: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_34 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /in0[4]
   126: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_33 /O (INV)
   127: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_33 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /in0[3]
   128: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_32 /O (INV)
   129: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_32 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /in0[2]
   130: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_31 /O (INV)
   131: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_31 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /in0[1]
   132: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_30 /O (INV)
   133: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_30 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[11]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[11]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[11]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[11]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /in0[5]
   134: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_29 /O (INV)
   135: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_29 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /in0[4]
   136: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_28 /O (INV)
   137: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_28 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /in0[3]
   138: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_27 /O (INV)
   139: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_27 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /in0[2]
   140: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_26 /O (INV)
   141: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_26 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /in0[1]
   142: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_25 /O (INV)
   143: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_25 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[12]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[12]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[12]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[12]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /in0[5]
   144: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_24 /O (INV)
   145: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_24 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /in0[4]
   146: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_23 /O (INV)
   147: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_23 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /in0[3]
   148: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_22 /O (INV)
   149: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_22 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /in0[2]
   150: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_21 /O (INV)
   151: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_21 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /in0[1]
   152: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_20 /O (INV)
   153: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_20 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[13]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[13]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[13]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[13]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /in0[5]
   154: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_19 /O (INV)
   155: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_19 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /in0[4]
   156: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_18 /O (INV)
   157: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_18 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /in0[3]
   158: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_17 /O (INV)
   159: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_17 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /in0[2]
   160: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_16 /O (INV)
   161: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_16 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /in0[1]
   162: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_15 /O (INV)
   163: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_15 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[14]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[14]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[14]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[14]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /in0[5]
   164: design_1_i/fibonacci_ro_0/i_72/O (INV)
   165: design_1_i/fibonacci_ro_0/i_72/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /in0[4]
   166: design_1_i/fibonacci_ro_0/i_73/O (INV)
   167: design_1_i/fibonacci_ro_0/i_73/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /in0[3]
   168: design_1_i/fibonacci_ro_0/i_74/O (INV)
   169: design_1_i/fibonacci_ro_0/i_74/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /in0[2]
   170: design_1_i/fibonacci_ro_0/i_75/O (INV)
   171: design_1_i/fibonacci_ro_0/i_75/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /in0[1]
   172: design_1_i/fibonacci_ro_0/i_76/O (INV)
   173: design_1_i/fibonacci_ro_0/i_76/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[15]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[15]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[15]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[15]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[5]
   174: design_1_i/fibonacci_ro_0/i_67/O (INV)
   175: design_1_i/fibonacci_ro_0/i_67/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[4]
   176: design_1_i/fibonacci_ro_0/i_68/O (INV)
   177: design_1_i/fibonacci_ro_0/i_68/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[3]
   178: design_1_i/fibonacci_ro_0/i_69/O (INV)
   179: design_1_i/fibonacci_ro_0/i_69/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[2]
   180: design_1_i/fibonacci_ro_0/i_70/O (INV)
   181: design_1_i/fibonacci_ro_0/i_70/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[1]
   182: design_1_i/fibonacci_ro_0/i_71/O (INV)
   183: design_1_i/fibonacci_ro_0/i_71/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[16]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[16]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[16]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[16]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[5]
   184: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_14 /O (INV)
   185: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_14 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[4]
   186: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_13 /O (INV)
   187: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_13 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[3]
   188: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_12 /O (INV)
   189: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_12 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[2]
   190: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_11 /O (INV)
   191: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_11 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[1]
   192: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_10 /O (INV)
   193: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_10 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[17]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[17]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[17]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[17]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[5]
   194: design_1_i/fibonacci_ro_0/i_62/O (INV)
   195: design_1_i/fibonacci_ro_0/i_62/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[4]
   196: design_1_i/fibonacci_ro_0/i_63/O (INV)
   197: design_1_i/fibonacci_ro_0/i_63/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[3]
   198: design_1_i/fibonacci_ro_0/i_64/O (INV)
   199: design_1_i/fibonacci_ro_0/i_64/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[2]
   200: design_1_i/fibonacci_ro_0/i_65/O (INV)
   201: design_1_i/fibonacci_ro_0/i_65/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[1]
   202: design_1_i/fibonacci_ro_0/i_66/O (INV)
   203: design_1_i/fibonacci_ro_0/i_66/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[18]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[18]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[18]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[18]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[5]
   204: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_9 /O (INV)
WARNING: [Synth 8-295] found timing loop. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_fibonacci_ro_0_1/synth/design_1_fibonacci_ro_0_1.v:56]
Found timing loop:
     0: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_14 /O (INV)
     1: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_14 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[4]
     2: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_13 /O (INV)
     3: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_13 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[3]
     4: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_12 /O (INV)
     5: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_12 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[2]
     6: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_11 /O (INV)
     7: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_11 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[1]
     8: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_10 /O (INV)
     9: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_10 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[17]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[17]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[17]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[17]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[5]
    10: design_1_i/fibonacci_ro_0/i_62/O (INV)
    11: design_1_i/fibonacci_ro_0/i_62/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[4]
    12: design_1_i/fibonacci_ro_0/i_63/O (INV)
    13: design_1_i/fibonacci_ro_0/i_63/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[3]
    14: design_1_i/fibonacci_ro_0/i_64/O (INV)
    15: design_1_i/fibonacci_ro_0/i_64/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[2]
    16: design_1_i/fibonacci_ro_0/i_65/O (INV)
    17: design_1_i/fibonacci_ro_0/i_65/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[1]
    18: design_1_i/fibonacci_ro_0/i_66/O (INV)
    19: design_1_i/fibonacci_ro_0/i_66/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[2].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[18]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[18]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[18]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[18]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[5]
    20: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_9 /O (INV)
    21: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_9 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[4]
    22: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_8 /O (INV)
    23: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_8 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[3]
    24: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_7 /O (INV)
    25: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_7 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[2]
    26: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_6 /O (INV)
    27: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_6 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[1]
    28: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_5 /O (INV)
    29: design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/i_5 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[1].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[19]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[19]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[19]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[19]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[5]
    30: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_4 /O (INV)
    31: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_4 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[4]
    32: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_3 /O (INV)
    33: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_3 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[3]
    34: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_2 /O (INV)
    35: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_2 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[2]
    36: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_1 /O (INV)
    37: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_1 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[1]
    38: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_0 /O (INV)
    39: design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/i_0 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[0].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[20]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[20]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[20]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[20]
    40: design_1_i/fibonacci_ro_0/i_102/O (GATE_2_8_AND)
    41: design_1_i/fibonacci_ro_0/i_102/I1 (GATE_2_8_AND)
    42: design_1_i/fibonacci_ro_0/i_61/O (LUT4)
    43: design_1_i/fibonacci_ro_0/i_61/I2 (LUT4)
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/temp_inv_inferred /in0[5]
    44: design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/i_59 /O (INV)
    45: design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/i_59 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/temp_inv_inferred /in0[4]
    46: design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/i_58 /O (INV)
    47: design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/i_58 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/temp_inv_inferred /in0[3]
    48: design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/i_57 /O (INV)
    49: design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/i_57 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/temp_inv_inferred /in0[2]
    50: design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/i_56 /O (INV)
    51: design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/i_56 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/temp_inv_inferred /in0[1]
    52: design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/i_55 /O (INV)
    53: design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/i_55 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[19].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/temp_inv_inferred /in0[5]
    54: design_1_i/fibonacci_ro_0/i_97/O (INV)
    55: design_1_i/fibonacci_ro_0/i_97/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/temp_inv_inferred /in0[4]
    56: design_1_i/fibonacci_ro_0/i_98/O (INV)
    57: design_1_i/fibonacci_ro_0/i_98/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/temp_inv_inferred /in0[3]
    58: design_1_i/fibonacci_ro_0/i_99/O (INV)
    59: design_1_i/fibonacci_ro_0/i_99/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/temp_inv_inferred /in0[2]
    60: design_1_i/fibonacci_ro_0/i_100/O (INV)
    61: design_1_i/fibonacci_ro_0/i_100/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/temp_inv_inferred /in0[1]
    62: design_1_i/fibonacci_ro_0/i_101/O (INV)
    63: design_1_i/fibonacci_ro_0/i_101/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[18].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/temp_inv_inferred /in0[5]
    64: design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/i_54 /O (INV)
    65: design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/i_54 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/temp_inv_inferred /in0[4]
    66: design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/i_53 /O (INV)
    67: design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/i_53 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/temp_inv_inferred /in0[3]
    68: design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/i_52 /O (INV)
    69: design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/i_52 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/temp_inv_inferred /in0[2]
    70: design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/i_51 /O (INV)
    71: design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/i_51 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/temp_inv_inferred /in0[1]
    72: design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/i_50 /O (INV)
    73: design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/i_50 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[17].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/temp_inv_inferred /in0[5]
    74: design_1_i/fibonacci_ro_0/i_92/O (INV)
    75: design_1_i/fibonacci_ro_0/i_92/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/temp_inv_inferred /in0[4]
    76: design_1_i/fibonacci_ro_0/i_93/O (INV)
    77: design_1_i/fibonacci_ro_0/i_93/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/temp_inv_inferred /in0[3]
    78: design_1_i/fibonacci_ro_0/i_94/O (INV)
    79: design_1_i/fibonacci_ro_0/i_94/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/temp_inv_inferred /in0[2]
    80: design_1_i/fibonacci_ro_0/i_95/O (INV)
    81: design_1_i/fibonacci_ro_0/i_95/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/temp_inv_inferred /in0[1]
    82: design_1_i/fibonacci_ro_0/i_96/O (INV)
    83: design_1_i/fibonacci_ro_0/i_96/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[16].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/temp_inv_inferred /in0[5]
    84: design_1_i/fibonacci_ro_0/i_87/O (INV)
    85: design_1_i/fibonacci_ro_0/i_87/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/temp_inv_inferred /in0[4]
    86: design_1_i/fibonacci_ro_0/i_88/O (INV)
    87: design_1_i/fibonacci_ro_0/i_88/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/temp_inv_inferred /in0[3]
    88: design_1_i/fibonacci_ro_0/i_89/O (INV)
    89: design_1_i/fibonacci_ro_0/i_89/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/temp_inv_inferred /in0[2]
    90: design_1_i/fibonacci_ro_0/i_90/O (INV)
    91: design_1_i/fibonacci_ro_0/i_90/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/temp_inv_inferred /in0[1]
    92: design_1_i/fibonacci_ro_0/i_91/O (INV)
    93: design_1_i/fibonacci_ro_0/i_91/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[15].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /in0[5]
    94: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_49 /O (INV)
    95: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_49 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /in0[4]
    96: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_48 /O (INV)
    97: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_48 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /in0[3]
    98: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_47 /O (INV)
    99: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_47 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /in0[2]
   100: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_46 /O (INV)
   101: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_46 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /in0[1]
   102: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_45 /O (INV)
   103: design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/i_45 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[14].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[6]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[6]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[6]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[6]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /in0[5]
   104: design_1_i/fibonacci_ro_0/i_82/O (INV)
   105: design_1_i/fibonacci_ro_0/i_82/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /in0[4]
   106: design_1_i/fibonacci_ro_0/i_83/O (INV)
   107: design_1_i/fibonacci_ro_0/i_83/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /in0[3]
   108: design_1_i/fibonacci_ro_0/i_84/O (INV)
   109: design_1_i/fibonacci_ro_0/i_84/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /in0[2]
   110: design_1_i/fibonacci_ro_0/i_85/O (INV)
   111: design_1_i/fibonacci_ro_0/i_85/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /in0[1]
   112: design_1_i/fibonacci_ro_0/i_86/O (INV)
   113: design_1_i/fibonacci_ro_0/i_86/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[13].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[7]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[7]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[7]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[7]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /in0[5]
   114: design_1_i/fibonacci_ro_0/i_77/O (INV)
   115: design_1_i/fibonacci_ro_0/i_77/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /in0[4]
   116: design_1_i/fibonacci_ro_0/i_78/O (INV)
   117: design_1_i/fibonacci_ro_0/i_78/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /in0[3]
   118: design_1_i/fibonacci_ro_0/i_79/O (INV)
   119: design_1_i/fibonacci_ro_0/i_79/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /in0[2]
   120: design_1_i/fibonacci_ro_0/i_80/O (INV)
   121: design_1_i/fibonacci_ro_0/i_80/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /in0[1]
   122: design_1_i/fibonacci_ro_0/i_81/O (INV)
   123: design_1_i/fibonacci_ro_0/i_81/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[12].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[8]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[8]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[8]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[8]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /in0[5]
   124: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_44 /O (INV)
   125: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_44 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /in0[4]
   126: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_43 /O (INV)
   127: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_43 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /in0[3]
   128: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_42 /O (INV)
   129: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_42 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /in0[2]
   130: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_41 /O (INV)
   131: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_41 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /in0[1]
   132: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_40 /O (INV)
   133: design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/i_40 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[11].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[9]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[9]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[9]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[9]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /in0[5]
   134: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_39 /O (INV)
   135: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_39 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /in0[4]
   136: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_38 /O (INV)
   137: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_38 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /in0[3]
   138: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_37 /O (INV)
   139: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_37 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /in0[2]
   140: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_36 /O (INV)
   141: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_36 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /in0[1]
   142: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_35 /O (INV)
   143: design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/i_35 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[10].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[10]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[10]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[10]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[10]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /in0[5]
   144: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_34 /O (INV)
   145: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_34 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /in0[4]
   146: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_33 /O (INV)
   147: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_33 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /in0[3]
   148: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_32 /O (INV)
   149: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_32 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /in0[2]
   150: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_31 /O (INV)
   151: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_31 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /in0[1]
   152: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_30 /O (INV)
   153: design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/i_30 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[9].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[11]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[11]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[11]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[11]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /in0[5]
   154: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_29 /O (INV)
   155: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_29 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /in0[4]
   156: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_28 /O (INV)
   157: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_28 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /in0[3]
   158: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_27 /O (INV)
   159: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_27 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /in0[2]
   160: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_26 /O (INV)
   161: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_26 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /in0[1]
   162: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_25 /O (INV)
   163: design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/i_25 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[8].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[12]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[12]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[12]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[12]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /in0[5]
   164: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_24 /O (INV)
   165: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_24 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /in0[4]
   166: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_23 /O (INV)
   167: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_23 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /in0[3]
   168: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_22 /O (INV)
   169: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_22 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /in0[2]
   170: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_21 /O (INV)
   171: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_21 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /in0[1]
   172: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_20 /O (INV)
   173: design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/i_20 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[7].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[13]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[13]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[13]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[13]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /in0[5]
   174: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_19 /O (INV)
   175: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_19 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /in0[4]
   176: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_18 /O (INV)
   177: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_18 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /in0[3]
   178: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_17 /O (INV)
   179: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_17 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /in0[2]
   180: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_16 /O (INV)
   181: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_16 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /in0[1]
   182: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_15 /O (INV)
   183: design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/i_15 /I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[6].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[14]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[14]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[14]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[14]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /in0[5]
   184: design_1_i/fibonacci_ro_0/i_72/O (INV)
   185: design_1_i/fibonacci_ro_0/i_72/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /in0[4]
   186: design_1_i/fibonacci_ro_0/i_73/O (INV)
   187: design_1_i/fibonacci_ro_0/i_73/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /in0[3]
   188: design_1_i/fibonacci_ro_0/i_74/O (INV)
   189: design_1_i/fibonacci_ro_0/i_74/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /in0[2]
   190: design_1_i/fibonacci_ro_0/i_75/O (INV)
   191: design_1_i/fibonacci_ro_0/i_75/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /in0[1]
   192: design_1_i/fibonacci_ro_0/i_76/O (INV)
   193: design_1_i/fibonacci_ro_0/i_76/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[5].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[15]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[15]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[15]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[15]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[5]
   194: design_1_i/fibonacci_ro_0/i_67/O (INV)
   195: design_1_i/fibonacci_ro_0/i_67/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[4]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[4]
   196: design_1_i/fibonacci_ro_0/i_68/O (INV)
   197: design_1_i/fibonacci_ro_0/i_68/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[3]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[3]
   198: design_1_i/fibonacci_ro_0/i_69/O (INV)
   199: design_1_i/fibonacci_ro_0/i_69/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[2]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[2]
   200: design_1_i/fibonacci_ro_0/i_70/O (INV)
   201: design_1_i/fibonacci_ro_0/i_70/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[1]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[1]
   202: design_1_i/fibonacci_ro_0/i_71/O (INV)
   203: design_1_i/fibonacci_ro_0/i_71/I (INV)
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/p_4_in_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /out[0]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[4].inst/temp_inv_inferred /in0[0]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /out[16]
      : design_1_i/fibonacci_ro_0/\inst/p_0_in_inferred /in0[16]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /out[16]
      : design_1_i/fibonacci_ro_0/\inst/fib_osc_inferred /in0[16]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/p_4_in_inferred /in0[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /out[5]
      : design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/temp_inv_inferred /in0[5]
   204: design_1_i/fibonacci_ro_0/\inst/genblk1[3].inst/i_14 /O (INV)
WARNING: [Synth 8-295] found timing loop. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_fibonacci_ro_0_1/synth/design_1_fibonacci_ro_0_1.v:56]
Found timing loop:
     0: design_1_i/galois_ro_0/i_6/O (GATE_2_8_AND)
     1: design_1_i/galois_ro_0/i_6/I1 (GATE_2_8_AND)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[0]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[0]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[0]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[0]
     2: design_1_i/galois_ro_0/\inst/garo[0].U/inv3 /O (INV)
     3: design_1_i/galois_ro_0/\inst/garo[0].U/inv3 /I (INV)
     4: design_1_i/galois_ro_0/\inst/garo[0].U/inv2 /O (INV)
     5: design_1_i/galois_ro_0/\inst/garo[0].U/inv2 /I (INV)
     6: design_1_i/galois_ro_0/\inst/garo[0].U/inv1 /O (INV)
     7: design_1_i/galois_ro_0/\inst/garo[0].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[0]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[0]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[0]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[0]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[1]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[1]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[1]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[1]
     8: design_1_i/galois_ro_0/\inst/garo[1].U/inv3 /O (INV)
     9: design_1_i/galois_ro_0/\inst/garo[1].U/inv3 /I (INV)
    10: design_1_i/galois_ro_0/\inst/garo[1].U/inv2 /O (INV)
    11: design_1_i/galois_ro_0/\inst/garo[1].U/inv2 /I (INV)
    12: design_1_i/galois_ro_0/\inst/garo[1].U/inv1 /O (INV)
    13: design_1_i/galois_ro_0/\inst/garo[1].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[1]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[1]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[1]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[1]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[2]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[2]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[2]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[2]
    14: design_1_i/galois_ro_0/i_0/O (GATE_2_6_XOR)
    15: design_1_i/galois_ro_0/i_0/I0 (GATE_2_6_XOR)
    16: design_1_i/galois_ro_0/\inst/garo[2].U/inv3 /O (INV)
    17: design_1_i/galois_ro_0/\inst/garo[2].U/inv3 /I (INV)
    18: design_1_i/galois_ro_0/\inst/garo[2].U/inv2 /O (INV)
    19: design_1_i/galois_ro_0/\inst/garo[2].U/inv2 /I (INV)
    20: design_1_i/galois_ro_0/\inst/garo[2].U/inv1 /O (INV)
    21: design_1_i/galois_ro_0/\inst/garo[2].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[2]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[2]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[2]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[2]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[3]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[3]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[3]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[3]
    22: design_1_i/galois_ro_0/i_1/O (GATE_2_6_XOR)
    23: design_1_i/galois_ro_0/i_1/I0 (GATE_2_6_XOR)
    24: design_1_i/galois_ro_0/\inst/garo[3].U/inv3 /O (INV)
    25: design_1_i/galois_ro_0/\inst/garo[3].U/inv3 /I (INV)
    26: design_1_i/galois_ro_0/\inst/garo[3].U/inv2 /O (INV)
    27: design_1_i/galois_ro_0/\inst/garo[3].U/inv2 /I (INV)
    28: design_1_i/galois_ro_0/\inst/garo[3].U/inv1 /O (INV)
    29: design_1_i/galois_ro_0/\inst/garo[3].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[3]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[3]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[3]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[3]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[4]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[4]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[4]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[4]
    30: design_1_i/galois_ro_0/\inst/garo[4].U/inv3 /O (INV)
    31: design_1_i/galois_ro_0/\inst/garo[4].U/inv3 /I (INV)
    32: design_1_i/galois_ro_0/\inst/garo[4].U/inv2 /O (INV)
    33: design_1_i/galois_ro_0/\inst/garo[4].U/inv2 /I (INV)
    34: design_1_i/galois_ro_0/\inst/garo[4].U/inv1 /O (INV)
    35: design_1_i/galois_ro_0/\inst/garo[4].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[4]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[4]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[4]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[4]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[5]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[5]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[5]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[5]
    36: design_1_i/galois_ro_0/\inst/garo[5].U/inv3 /O (INV)
    37: design_1_i/galois_ro_0/\inst/garo[5].U/inv3 /I (INV)
    38: design_1_i/galois_ro_0/\inst/garo[5].U/inv2 /O (INV)
    39: design_1_i/galois_ro_0/\inst/garo[5].U/inv2 /I (INV)
    40: design_1_i/galois_ro_0/\inst/garo[5].U/inv1 /O (INV)
    41: design_1_i/galois_ro_0/\inst/garo[5].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[5]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[5]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[5]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[5]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[6]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[6]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[6]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[6]
    42: design_1_i/galois_ro_0/\inst/garo[6].U/inv3 /O (INV)
    43: design_1_i/galois_ro_0/\inst/garo[6].U/inv3 /I (INV)
    44: design_1_i/galois_ro_0/\inst/garo[6].U/inv2 /O (INV)
    45: design_1_i/galois_ro_0/\inst/garo[6].U/inv2 /I (INV)
    46: design_1_i/galois_ro_0/\inst/garo[6].U/inv1 /O (INV)
    47: design_1_i/galois_ro_0/\inst/garo[6].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[6]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[6]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[6]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[6]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[7]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[7]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[7]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[7]
    48: design_1_i/galois_ro_0/i_2/O (GATE_2_6_XOR)
    49: design_1_i/galois_ro_0/i_2/I0 (GATE_2_6_XOR)
    50: design_1_i/galois_ro_0/\inst/garo[7].U/inv3 /O (INV)
    51: design_1_i/galois_ro_0/\inst/garo[7].U/inv3 /I (INV)
    52: design_1_i/galois_ro_0/\inst/garo[7].U/inv2 /O (INV)
    53: design_1_i/galois_ro_0/\inst/garo[7].U/inv2 /I (INV)
    54: design_1_i/galois_ro_0/\inst/garo[7].U/inv1 /O (INV)
    55: design_1_i/galois_ro_0/\inst/garo[7].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[7]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[7]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[7]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[7]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[8]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[8]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[8]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[8]
    56: design_1_i/galois_ro_0/\inst/garo[8].U/inv3 /O (INV)
    57: design_1_i/galois_ro_0/\inst/garo[8].U/inv3 /I (INV)
    58: design_1_i/galois_ro_0/\inst/garo[8].U/inv2 /O (INV)
    59: design_1_i/galois_ro_0/\inst/garo[8].U/inv2 /I (INV)
    60: design_1_i/galois_ro_0/\inst/garo[8].U/inv1 /O (INV)
    61: design_1_i/galois_ro_0/\inst/garo[8].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[8]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[8]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[8]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[8]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[9]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[9]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[9]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[9]
    62: design_1_i/galois_ro_0/\inst/garo[9].U/inv3 /O (INV)
    63: design_1_i/galois_ro_0/\inst/garo[9].U/inv3 /I (INV)
    64: design_1_i/galois_ro_0/\inst/garo[9].U/inv2 /O (INV)
    65: design_1_i/galois_ro_0/\inst/garo[9].U/inv2 /I (INV)
    66: design_1_i/galois_ro_0/\inst/garo[9].U/inv1 /O (INV)
    67: design_1_i/galois_ro_0/\inst/garo[9].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[9]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[9]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[9]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[9]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[10]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[10]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[10]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[10]
    68: design_1_i/galois_ro_0/\inst/garo[10].U/inv3 /O (INV)
    69: design_1_i/galois_ro_0/\inst/garo[10].U/inv3 /I (INV)
    70: design_1_i/galois_ro_0/\inst/garo[10].U/inv2 /O (INV)
    71: design_1_i/galois_ro_0/\inst/garo[10].U/inv2 /I (INV)
    72: design_1_i/galois_ro_0/\inst/garo[10].U/inv1 /O (INV)
    73: design_1_i/galois_ro_0/\inst/garo[10].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[10]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[10]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[10]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[10]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[11]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[11]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[11]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[11]
    74: design_1_i/galois_ro_0/\inst/garo[11].U/inv3 /O (INV)
    75: design_1_i/galois_ro_0/\inst/garo[11].U/inv3 /I (INV)
    76: design_1_i/galois_ro_0/\inst/garo[11].U/inv2 /O (INV)
    77: design_1_i/galois_ro_0/\inst/garo[11].U/inv2 /I (INV)
    78: design_1_i/galois_ro_0/\inst/garo[11].U/inv1 /O (INV)
    79: design_1_i/galois_ro_0/\inst/garo[11].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[11]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[11]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[11]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[11]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[12]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[12]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[12]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[12]
    80: design_1_i/galois_ro_0/\inst/garo[12].U/inv3 /O (INV)
    81: design_1_i/galois_ro_0/\inst/garo[12].U/inv3 /I (INV)
    82: design_1_i/galois_ro_0/\inst/garo[12].U/inv2 /O (INV)
    83: design_1_i/galois_ro_0/\inst/garo[12].U/inv2 /I (INV)
    84: design_1_i/galois_ro_0/\inst/garo[12].U/inv1 /O (INV)
    85: design_1_i/galois_ro_0/\inst/garo[12].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[12]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[12]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[12]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[12]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[13]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[13]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[13]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[13]
    86: design_1_i/galois_ro_0/\inst/garo[13].U/inv3 /O (INV)
    87: design_1_i/galois_ro_0/\inst/garo[13].U/inv3 /I (INV)
    88: design_1_i/galois_ro_0/\inst/garo[13].U/inv2 /O (INV)
    89: design_1_i/galois_ro_0/\inst/garo[13].U/inv2 /I (INV)
    90: design_1_i/galois_ro_0/\inst/garo[13].U/inv1 /O (INV)
    91: design_1_i/galois_ro_0/\inst/garo[13].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[13]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[13]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[13]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[13]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[14]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[14]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[14]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[14]
    92: design_1_i/galois_ro_0/\inst/garo[14].U/inv3 /O (INV)
    93: design_1_i/galois_ro_0/\inst/garo[14].U/inv3 /I (INV)
    94: design_1_i/galois_ro_0/\inst/garo[14].U/inv2 /O (INV)
    95: design_1_i/galois_ro_0/\inst/garo[14].U/inv2 /I (INV)
    96: design_1_i/galois_ro_0/\inst/garo[14].U/inv1 /O (INV)
    97: design_1_i/galois_ro_0/\inst/garo[14].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[14]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[14]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[14]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[14]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[15]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[15]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[15]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[15]
    98: design_1_i/galois_ro_0/\inst/garo[15].U/inv3 /O (INV)
    99: design_1_i/galois_ro_0/\inst/garo[15].U/inv3 /I (INV)
   100: design_1_i/galois_ro_0/\inst/garo[15].U/inv2 /O (INV)
   101: design_1_i/galois_ro_0/\inst/garo[15].U/inv2 /I (INV)
   102: design_1_i/galois_ro_0/\inst/garo[15].U/inv1 /O (INV)
   103: design_1_i/galois_ro_0/\inst/garo[15].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[15]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[15]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[15]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[15]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[16]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[16]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[16]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[16]
   104: design_1_i/galois_ro_0/i_3/O (GATE_2_6_XOR)
   105: design_1_i/galois_ro_0/i_3/I0 (GATE_2_6_XOR)
   106: design_1_i/galois_ro_0/\inst/garo[16].U/inv3 /O (INV)
   107: design_1_i/galois_ro_0/\inst/garo[16].U/inv3 /I (INV)
   108: design_1_i/galois_ro_0/\inst/garo[16].U/inv2 /O (INV)
   109: design_1_i/galois_ro_0/\inst/garo[16].U/inv2 /I (INV)
   110: design_1_i/galois_ro_0/\inst/garo[16].U/inv1 /O (INV)
   111: design_1_i/galois_ro_0/\inst/garo[16].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[16]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[16]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[16]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[16]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[17]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[17]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[17]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[17]
   112: design_1_i/galois_ro_0/i_4/O (GATE_2_6_XOR)
   113: design_1_i/galois_ro_0/i_4/I0 (GATE_2_6_XOR)
   114: design_1_i/galois_ro_0/\inst/garo[17].U/inv3 /O (INV)
   115: design_1_i/galois_ro_0/\inst/garo[17].U/inv3 /I (INV)
   116: design_1_i/galois_ro_0/\inst/garo[17].U/inv2 /O (INV)
   117: design_1_i/galois_ro_0/\inst/garo[17].U/inv2 /I (INV)
   118: design_1_i/galois_ro_0/\inst/garo[17].U/inv1 /O (INV)
   119: design_1_i/galois_ro_0/\inst/garo[17].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[17]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[17]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[17]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[17]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[18]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[18]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[18]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[18]
   120: design_1_i/galois_ro_0/\inst/garo[18].U/inv3 /O (INV)
   121: design_1_i/galois_ro_0/\inst/garo[18].U/inv3 /I (INV)
   122: design_1_i/galois_ro_0/\inst/garo[18].U/inv2 /O (INV)
   123: design_1_i/galois_ro_0/\inst/garo[18].U/inv2 /I (INV)
   124: design_1_i/galois_ro_0/\inst/garo[18].U/inv1 /O (INV)
   125: design_1_i/galois_ro_0/\inst/garo[18].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[18]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[18]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[18]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[18]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[19]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[19]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[19]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[19]
   126: design_1_i/galois_ro_0/i_5/O (GATE_2_6_XOR)
   127: design_1_i/galois_ro_0/i_5/I0 (GATE_2_6_XOR)
   128: design_1_i/galois_ro_0/\inst/garo[19].U/inv3 /O (INV)
   129: design_1_i/galois_ro_0/\inst/garo[19].U/inv3 /I (INV)
   130: design_1_i/galois_ro_0/\inst/garo[19].U/inv2 /O (INV)
   131: design_1_i/galois_ro_0/\inst/garo[19].U/inv2 /I (INV)
   132: design_1_i/galois_ro_0/\inst/garo[19].U/inv1 /O (INV)
   133: design_1_i/galois_ro_0/\inst/garo[19].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[19]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[19]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[19]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[19]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[20]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[20]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[20]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[20]
   134: design_1_i/galois_ro_0/\inst/garo[20].U/inv3 /O (INV)
   135: design_1_i/galois_ro_0/\inst/garo[20].U/inv3 /I (INV)
   136: design_1_i/galois_ro_0/\inst/garo[20].U/inv2 /O (INV)
   137: design_1_i/galois_ro_0/\inst/garo[20].U/inv2 /I (INV)
   138: design_1_i/galois_ro_0/\inst/garo[20].U/inv1 /O (INV)
   139: design_1_i/galois_ro_0/\inst/garo[20].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[20]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[20]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[20]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[20]
   140: design_1_i/galois_ro_0/i_6/O (GATE_2_8_AND)
WARNING: [Synth 8-295] found timing loop. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_galois_ro_0_1/synth/design_1_galois_ro_0_1.v:56]
Found timing loop:
     0: design_1_i/galois_ro_0/i_6/O (GATE_2_8_AND)
     1: design_1_i/galois_ro_0/i_6/I1 (GATE_2_8_AND)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[0]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[0]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[0]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[0]
     2: design_1_i/galois_ro_0/\inst/garo[0].U/inv3 /O (INV)
     3: design_1_i/galois_ro_0/\inst/garo[0].U/inv3 /I (INV)
     4: design_1_i/galois_ro_0/\inst/garo[0].U/inv2 /O (INV)
     5: design_1_i/galois_ro_0/\inst/garo[0].U/inv2 /I (INV)
     6: design_1_i/galois_ro_0/\inst/garo[0].U/inv1 /O (INV)
     7: design_1_i/galois_ro_0/\inst/garo[0].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[0]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[0]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[0]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[0]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[1]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[1]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[1]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[1]
     8: design_1_i/galois_ro_0/\inst/garo[1].U/inv3 /O (INV)
     9: design_1_i/galois_ro_0/\inst/garo[1].U/inv3 /I (INV)
    10: design_1_i/galois_ro_0/\inst/garo[1].U/inv2 /O (INV)
    11: design_1_i/galois_ro_0/\inst/garo[1].U/inv2 /I (INV)
    12: design_1_i/galois_ro_0/\inst/garo[1].U/inv1 /O (INV)
    13: design_1_i/galois_ro_0/\inst/garo[1].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[1]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[1]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[1]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[1]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[2]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[2]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[2]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[2]
    14: design_1_i/galois_ro_0/i_0/O (GATE_2_6_XOR)
    15: design_1_i/galois_ro_0/i_0/I0 (GATE_2_6_XOR)
    16: design_1_i/galois_ro_0/\inst/garo[2].U/inv3 /O (INV)
    17: design_1_i/galois_ro_0/\inst/garo[2].U/inv3 /I (INV)
    18: design_1_i/galois_ro_0/\inst/garo[2].U/inv2 /O (INV)
    19: design_1_i/galois_ro_0/\inst/garo[2].U/inv2 /I (INV)
    20: design_1_i/galois_ro_0/\inst/garo[2].U/inv1 /O (INV)
    21: design_1_i/galois_ro_0/\inst/garo[2].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[2]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[2]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[2]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[2]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[3]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[3]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[3]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[3]
    22: design_1_i/galois_ro_0/i_1/O (GATE_2_6_XOR)
    23: design_1_i/galois_ro_0/i_1/I0 (GATE_2_6_XOR)
    24: design_1_i/galois_ro_0/\inst/garo[3].U/inv3 /O (INV)
    25: design_1_i/galois_ro_0/\inst/garo[3].U/inv3 /I (INV)
    26: design_1_i/galois_ro_0/\inst/garo[3].U/inv2 /O (INV)
    27: design_1_i/galois_ro_0/\inst/garo[3].U/inv2 /I (INV)
    28: design_1_i/galois_ro_0/\inst/garo[3].U/inv1 /O (INV)
    29: design_1_i/galois_ro_0/\inst/garo[3].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[3]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[3]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[3]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[3]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[4]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[4]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[4]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[4]
    30: design_1_i/galois_ro_0/\inst/garo[4].U/inv3 /O (INV)
    31: design_1_i/galois_ro_0/\inst/garo[4].U/inv3 /I (INV)
    32: design_1_i/galois_ro_0/\inst/garo[4].U/inv2 /O (INV)
    33: design_1_i/galois_ro_0/\inst/garo[4].U/inv2 /I (INV)
    34: design_1_i/galois_ro_0/\inst/garo[4].U/inv1 /O (INV)
    35: design_1_i/galois_ro_0/\inst/garo[4].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[4]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[4]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[4]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[4]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[5]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[5]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[5]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[5]
    36: design_1_i/galois_ro_0/\inst/garo[5].U/inv3 /O (INV)
    37: design_1_i/galois_ro_0/\inst/garo[5].U/inv3 /I (INV)
    38: design_1_i/galois_ro_0/\inst/garo[5].U/inv2 /O (INV)
    39: design_1_i/galois_ro_0/\inst/garo[5].U/inv2 /I (INV)
    40: design_1_i/galois_ro_0/\inst/garo[5].U/inv1 /O (INV)
    41: design_1_i/galois_ro_0/\inst/garo[5].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[5]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[5]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[5]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[5]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[6]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[6]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[6]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[6]
    42: design_1_i/galois_ro_0/\inst/garo[6].U/inv3 /O (INV)
    43: design_1_i/galois_ro_0/\inst/garo[6].U/inv3 /I (INV)
    44: design_1_i/galois_ro_0/\inst/garo[6].U/inv2 /O (INV)
    45: design_1_i/galois_ro_0/\inst/garo[6].U/inv2 /I (INV)
    46: design_1_i/galois_ro_0/\inst/garo[6].U/inv1 /O (INV)
    47: design_1_i/galois_ro_0/\inst/garo[6].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[6]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[6]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[6]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[6]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[7]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[7]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[7]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[7]
    48: design_1_i/galois_ro_0/i_2/O (GATE_2_6_XOR)
    49: design_1_i/galois_ro_0/i_2/I0 (GATE_2_6_XOR)
    50: design_1_i/galois_ro_0/\inst/garo[7].U/inv3 /O (INV)
    51: design_1_i/galois_ro_0/\inst/garo[7].U/inv3 /I (INV)
    52: design_1_i/galois_ro_0/\inst/garo[7].U/inv2 /O (INV)
    53: design_1_i/galois_ro_0/\inst/garo[7].U/inv2 /I (INV)
    54: design_1_i/galois_ro_0/\inst/garo[7].U/inv1 /O (INV)
    55: design_1_i/galois_ro_0/\inst/garo[7].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[7]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[7]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[7]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[7]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[8]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[8]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[8]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[8]
    56: design_1_i/galois_ro_0/\inst/garo[8].U/inv3 /O (INV)
    57: design_1_i/galois_ro_0/\inst/garo[8].U/inv3 /I (INV)
    58: design_1_i/galois_ro_0/\inst/garo[8].U/inv2 /O (INV)
    59: design_1_i/galois_ro_0/\inst/garo[8].U/inv2 /I (INV)
    60: design_1_i/galois_ro_0/\inst/garo[8].U/inv1 /O (INV)
    61: design_1_i/galois_ro_0/\inst/garo[8].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[8]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[8]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[8]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[8]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[9]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[9]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[9]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[9]
    62: design_1_i/galois_ro_0/\inst/garo[9].U/inv3 /O (INV)
    63: design_1_i/galois_ro_0/\inst/garo[9].U/inv3 /I (INV)
    64: design_1_i/galois_ro_0/\inst/garo[9].U/inv2 /O (INV)
    65: design_1_i/galois_ro_0/\inst/garo[9].U/inv2 /I (INV)
    66: design_1_i/galois_ro_0/\inst/garo[9].U/inv1 /O (INV)
    67: design_1_i/galois_ro_0/\inst/garo[9].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[9]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[9]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[9]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[9]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[10]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[10]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[10]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[10]
    68: design_1_i/galois_ro_0/\inst/garo[10].U/inv3 /O (INV)
    69: design_1_i/galois_ro_0/\inst/garo[10].U/inv3 /I (INV)
    70: design_1_i/galois_ro_0/\inst/garo[10].U/inv2 /O (INV)
    71: design_1_i/galois_ro_0/\inst/garo[10].U/inv2 /I (INV)
    72: design_1_i/galois_ro_0/\inst/garo[10].U/inv1 /O (INV)
    73: design_1_i/galois_ro_0/\inst/garo[10].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[10]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[10]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[10]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[10]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[11]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[11]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[11]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[11]
    74: design_1_i/galois_ro_0/\inst/garo[11].U/inv3 /O (INV)
    75: design_1_i/galois_ro_0/\inst/garo[11].U/inv3 /I (INV)
    76: design_1_i/galois_ro_0/\inst/garo[11].U/inv2 /O (INV)
    77: design_1_i/galois_ro_0/\inst/garo[11].U/inv2 /I (INV)
    78: design_1_i/galois_ro_0/\inst/garo[11].U/inv1 /O (INV)
    79: design_1_i/galois_ro_0/\inst/garo[11].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[11]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[11]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[11]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[11]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[12]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[12]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[12]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[12]
    80: design_1_i/galois_ro_0/\inst/garo[12].U/inv3 /O (INV)
    81: design_1_i/galois_ro_0/\inst/garo[12].U/inv3 /I (INV)
    82: design_1_i/galois_ro_0/\inst/garo[12].U/inv2 /O (INV)
    83: design_1_i/galois_ro_0/\inst/garo[12].U/inv2 /I (INV)
    84: design_1_i/galois_ro_0/\inst/garo[12].U/inv1 /O (INV)
    85: design_1_i/galois_ro_0/\inst/garo[12].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[12]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[12]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[12]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[12]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[13]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[13]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[13]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[13]
    86: design_1_i/galois_ro_0/\inst/garo[13].U/inv3 /O (INV)
    87: design_1_i/galois_ro_0/\inst/garo[13].U/inv3 /I (INV)
    88: design_1_i/galois_ro_0/\inst/garo[13].U/inv2 /O (INV)
    89: design_1_i/galois_ro_0/\inst/garo[13].U/inv2 /I (INV)
    90: design_1_i/galois_ro_0/\inst/garo[13].U/inv1 /O (INV)
    91: design_1_i/galois_ro_0/\inst/garo[13].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[13]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[13]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[13]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[13]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[14]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[14]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[14]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[14]
    92: design_1_i/galois_ro_0/\inst/garo[14].U/inv3 /O (INV)
    93: design_1_i/galois_ro_0/\inst/garo[14].U/inv3 /I (INV)
    94: design_1_i/galois_ro_0/\inst/garo[14].U/inv2 /O (INV)
    95: design_1_i/galois_ro_0/\inst/garo[14].U/inv2 /I (INV)
    96: design_1_i/galois_ro_0/\inst/garo[14].U/inv1 /O (INV)
    97: design_1_i/galois_ro_0/\inst/garo[14].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[14]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[14]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[14]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[14]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[15]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[15]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[15]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[15]
    98: design_1_i/galois_ro_0/\inst/garo[15].U/inv3 /O (INV)
    99: design_1_i/galois_ro_0/\inst/garo[15].U/inv3 /I (INV)
   100: design_1_i/galois_ro_0/\inst/garo[15].U/inv2 /O (INV)
   101: design_1_i/galois_ro_0/\inst/garo[15].U/inv2 /I (INV)
   102: design_1_i/galois_ro_0/\inst/garo[15].U/inv1 /O (INV)
   103: design_1_i/galois_ro_0/\inst/garo[15].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[15]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[15]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[15]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[15]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[16]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[16]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[16]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[16]
   104: design_1_i/galois_ro_0/i_3/O (GATE_2_6_XOR)
   105: design_1_i/galois_ro_0/i_3/I0 (GATE_2_6_XOR)
   106: design_1_i/galois_ro_0/\inst/garo[16].U/inv3 /O (INV)
   107: design_1_i/galois_ro_0/\inst/garo[16].U/inv3 /I (INV)
   108: design_1_i/galois_ro_0/\inst/garo[16].U/inv2 /O (INV)
   109: design_1_i/galois_ro_0/\inst/garo[16].U/inv2 /I (INV)
   110: design_1_i/galois_ro_0/\inst/garo[16].U/inv1 /O (INV)
   111: design_1_i/galois_ro_0/\inst/garo[16].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[16]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[16]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[16]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[16]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[17]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[17]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[17]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[17]
   112: design_1_i/galois_ro_0/i_4/O (GATE_2_6_XOR)
   113: design_1_i/galois_ro_0/i_4/I0 (GATE_2_6_XOR)
   114: design_1_i/galois_ro_0/\inst/garo[17].U/inv3 /O (INV)
   115: design_1_i/galois_ro_0/\inst/garo[17].U/inv3 /I (INV)
   116: design_1_i/galois_ro_0/\inst/garo[17].U/inv2 /O (INV)
   117: design_1_i/galois_ro_0/\inst/garo[17].U/inv2 /I (INV)
   118: design_1_i/galois_ro_0/\inst/garo[17].U/inv1 /O (INV)
   119: design_1_i/galois_ro_0/\inst/garo[17].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[17]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[17]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[17]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[17]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[18]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[18]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[18]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[18]
   120: design_1_i/galois_ro_0/\inst/garo[18].U/inv3 /O (INV)
   121: design_1_i/galois_ro_0/\inst/garo[18].U/inv3 /I (INV)
   122: design_1_i/galois_ro_0/\inst/garo[18].U/inv2 /O (INV)
   123: design_1_i/galois_ro_0/\inst/garo[18].U/inv2 /I (INV)
   124: design_1_i/galois_ro_0/\inst/garo[18].U/inv1 /O (INV)
   125: design_1_i/galois_ro_0/\inst/garo[18].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[18]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[18]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[18]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[18]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[19]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[19]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[19]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[19]
   126: design_1_i/galois_ro_0/i_5/O (GATE_2_6_XOR)
   127: design_1_i/galois_ro_0/i_5/I1 (GATE_2_6_XOR)
   128: design_1_i/galois_ro_0/i_6/O (GATE_2_8_AND)
WARNING: [Synth 8-295] found timing loop. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_galois_ro_0_1/synth/design_1_galois_ro_0_1.v:56]
Found timing loop:
     0: design_1_i/galois_ro_0/i_6/O (GATE_2_8_AND)
     1: design_1_i/galois_ro_0/i_6/I1 (GATE_2_8_AND)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[0]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[0]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[0]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[0]
     2: design_1_i/galois_ro_0/\inst/garo[0].U/inv3 /O (INV)
     3: design_1_i/galois_ro_0/\inst/garo[0].U/inv3 /I (INV)
     4: design_1_i/galois_ro_0/\inst/garo[0].U/inv2 /O (INV)
     5: design_1_i/galois_ro_0/\inst/garo[0].U/inv2 /I (INV)
     6: design_1_i/galois_ro_0/\inst/garo[0].U/inv1 /O (INV)
     7: design_1_i/galois_ro_0/\inst/garo[0].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[0]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[0]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[0]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[0]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[1]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[1]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[1]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[1]
     8: design_1_i/galois_ro_0/\inst/garo[1].U/inv3 /O (INV)
     9: design_1_i/galois_ro_0/\inst/garo[1].U/inv3 /I (INV)
    10: design_1_i/galois_ro_0/\inst/garo[1].U/inv2 /O (INV)
    11: design_1_i/galois_ro_0/\inst/garo[1].U/inv2 /I (INV)
    12: design_1_i/galois_ro_0/\inst/garo[1].U/inv1 /O (INV)
    13: design_1_i/galois_ro_0/\inst/garo[1].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[1]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[1]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[1]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[1]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[2]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[2]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[2]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[2]
    14: design_1_i/galois_ro_0/i_0/O (GATE_2_6_XOR)
    15: design_1_i/galois_ro_0/i_0/I0 (GATE_2_6_XOR)
    16: design_1_i/galois_ro_0/\inst/garo[2].U/inv3 /O (INV)
    17: design_1_i/galois_ro_0/\inst/garo[2].U/inv3 /I (INV)
    18: design_1_i/galois_ro_0/\inst/garo[2].U/inv2 /O (INV)
    19: design_1_i/galois_ro_0/\inst/garo[2].U/inv2 /I (INV)
    20: design_1_i/galois_ro_0/\inst/garo[2].U/inv1 /O (INV)
    21: design_1_i/galois_ro_0/\inst/garo[2].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[2]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[2]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[2]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[2]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[3]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[3]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[3]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[3]
    22: design_1_i/galois_ro_0/i_1/O (GATE_2_6_XOR)
    23: design_1_i/galois_ro_0/i_1/I0 (GATE_2_6_XOR)
    24: design_1_i/galois_ro_0/\inst/garo[3].U/inv3 /O (INV)
    25: design_1_i/galois_ro_0/\inst/garo[3].U/inv3 /I (INV)
    26: design_1_i/galois_ro_0/\inst/garo[3].U/inv2 /O (INV)
    27: design_1_i/galois_ro_0/\inst/garo[3].U/inv2 /I (INV)
    28: design_1_i/galois_ro_0/\inst/garo[3].U/inv1 /O (INV)
    29: design_1_i/galois_ro_0/\inst/garo[3].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[3]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[3]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[3]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[3]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[4]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[4]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[4]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[4]
    30: design_1_i/galois_ro_0/\inst/garo[4].U/inv3 /O (INV)
    31: design_1_i/galois_ro_0/\inst/garo[4].U/inv3 /I (INV)
    32: design_1_i/galois_ro_0/\inst/garo[4].U/inv2 /O (INV)
    33: design_1_i/galois_ro_0/\inst/garo[4].U/inv2 /I (INV)
    34: design_1_i/galois_ro_0/\inst/garo[4].U/inv1 /O (INV)
    35: design_1_i/galois_ro_0/\inst/garo[4].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[4]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[4]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[4]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[4]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[5]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[5]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[5]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[5]
    36: design_1_i/galois_ro_0/\inst/garo[5].U/inv3 /O (INV)
    37: design_1_i/galois_ro_0/\inst/garo[5].U/inv3 /I (INV)
    38: design_1_i/galois_ro_0/\inst/garo[5].U/inv2 /O (INV)
    39: design_1_i/galois_ro_0/\inst/garo[5].U/inv2 /I (INV)
    40: design_1_i/galois_ro_0/\inst/garo[5].U/inv1 /O (INV)
    41: design_1_i/galois_ro_0/\inst/garo[5].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[5]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[5]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[5]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[5]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[6]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[6]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[6]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[6]
    42: design_1_i/galois_ro_0/\inst/garo[6].U/inv3 /O (INV)
    43: design_1_i/galois_ro_0/\inst/garo[6].U/inv3 /I (INV)
    44: design_1_i/galois_ro_0/\inst/garo[6].U/inv2 /O (INV)
    45: design_1_i/galois_ro_0/\inst/garo[6].U/inv2 /I (INV)
    46: design_1_i/galois_ro_0/\inst/garo[6].U/inv1 /O (INV)
    47: design_1_i/galois_ro_0/\inst/garo[6].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[6]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[6]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[6]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[6]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[7]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[7]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[7]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[7]
    48: design_1_i/galois_ro_0/i_2/O (GATE_2_6_XOR)
    49: design_1_i/galois_ro_0/i_2/I0 (GATE_2_6_XOR)
    50: design_1_i/galois_ro_0/\inst/garo[7].U/inv3 /O (INV)
    51: design_1_i/galois_ro_0/\inst/garo[7].U/inv3 /I (INV)
    52: design_1_i/galois_ro_0/\inst/garo[7].U/inv2 /O (INV)
    53: design_1_i/galois_ro_0/\inst/garo[7].U/inv2 /I (INV)
    54: design_1_i/galois_ro_0/\inst/garo[7].U/inv1 /O (INV)
    55: design_1_i/galois_ro_0/\inst/garo[7].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[7]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[7]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[7]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[7]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[8]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[8]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[8]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[8]
    56: design_1_i/galois_ro_0/\inst/garo[8].U/inv3 /O (INV)
    57: design_1_i/galois_ro_0/\inst/garo[8].U/inv3 /I (INV)
    58: design_1_i/galois_ro_0/\inst/garo[8].U/inv2 /O (INV)
    59: design_1_i/galois_ro_0/\inst/garo[8].U/inv2 /I (INV)
    60: design_1_i/galois_ro_0/\inst/garo[8].U/inv1 /O (INV)
    61: design_1_i/galois_ro_0/\inst/garo[8].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[8]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[8]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[8]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[8]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[9]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[9]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[9]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[9]
    62: design_1_i/galois_ro_0/\inst/garo[9].U/inv3 /O (INV)
    63: design_1_i/galois_ro_0/\inst/garo[9].U/inv3 /I (INV)
    64: design_1_i/galois_ro_0/\inst/garo[9].U/inv2 /O (INV)
    65: design_1_i/galois_ro_0/\inst/garo[9].U/inv2 /I (INV)
    66: design_1_i/galois_ro_0/\inst/garo[9].U/inv1 /O (INV)
    67: design_1_i/galois_ro_0/\inst/garo[9].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[9]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[9]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[9]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[9]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[10]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[10]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[10]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[10]
    68: design_1_i/galois_ro_0/\inst/garo[10].U/inv3 /O (INV)
    69: design_1_i/galois_ro_0/\inst/garo[10].U/inv3 /I (INV)
    70: design_1_i/galois_ro_0/\inst/garo[10].U/inv2 /O (INV)
    71: design_1_i/galois_ro_0/\inst/garo[10].U/inv2 /I (INV)
    72: design_1_i/galois_ro_0/\inst/garo[10].U/inv1 /O (INV)
    73: design_1_i/galois_ro_0/\inst/garo[10].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[10]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[10]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[10]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[10]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[11]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[11]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[11]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[11]
    74: design_1_i/galois_ro_0/\inst/garo[11].U/inv3 /O (INV)
    75: design_1_i/galois_ro_0/\inst/garo[11].U/inv3 /I (INV)
    76: design_1_i/galois_ro_0/\inst/garo[11].U/inv2 /O (INV)
    77: design_1_i/galois_ro_0/\inst/garo[11].U/inv2 /I (INV)
    78: design_1_i/galois_ro_0/\inst/garo[11].U/inv1 /O (INV)
    79: design_1_i/galois_ro_0/\inst/garo[11].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[11]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[11]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[11]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[11]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[12]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[12]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[12]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[12]
    80: design_1_i/galois_ro_0/\inst/garo[12].U/inv3 /O (INV)
    81: design_1_i/galois_ro_0/\inst/garo[12].U/inv3 /I (INV)
    82: design_1_i/galois_ro_0/\inst/garo[12].U/inv2 /O (INV)
    83: design_1_i/galois_ro_0/\inst/garo[12].U/inv2 /I (INV)
    84: design_1_i/galois_ro_0/\inst/garo[12].U/inv1 /O (INV)
    85: design_1_i/galois_ro_0/\inst/garo[12].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[12]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[12]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[12]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[12]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[13]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[13]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[13]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[13]
    86: design_1_i/galois_ro_0/\inst/garo[13].U/inv3 /O (INV)
    87: design_1_i/galois_ro_0/\inst/garo[13].U/inv3 /I (INV)
    88: design_1_i/galois_ro_0/\inst/garo[13].U/inv2 /O (INV)
    89: design_1_i/galois_ro_0/\inst/garo[13].U/inv2 /I (INV)
    90: design_1_i/galois_ro_0/\inst/garo[13].U/inv1 /O (INV)
    91: design_1_i/galois_ro_0/\inst/garo[13].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[13]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[13]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[13]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[13]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[14]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[14]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[14]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[14]
    92: design_1_i/galois_ro_0/\inst/garo[14].U/inv3 /O (INV)
    93: design_1_i/galois_ro_0/\inst/garo[14].U/inv3 /I (INV)
    94: design_1_i/galois_ro_0/\inst/garo[14].U/inv2 /O (INV)
    95: design_1_i/galois_ro_0/\inst/garo[14].U/inv2 /I (INV)
    96: design_1_i/galois_ro_0/\inst/garo[14].U/inv1 /O (INV)
    97: design_1_i/galois_ro_0/\inst/garo[14].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[14]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[14]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[14]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[14]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[15]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[15]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[15]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[15]
    98: design_1_i/galois_ro_0/\inst/garo[15].U/inv3 /O (INV)
    99: design_1_i/galois_ro_0/\inst/garo[15].U/inv3 /I (INV)
   100: design_1_i/galois_ro_0/\inst/garo[15].U/inv2 /O (INV)
   101: design_1_i/galois_ro_0/\inst/garo[15].U/inv2 /I (INV)
   102: design_1_i/galois_ro_0/\inst/garo[15].U/inv1 /O (INV)
   103: design_1_i/galois_ro_0/\inst/garo[15].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[15]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[15]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[15]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[15]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[16]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[16]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[16]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[16]
   104: design_1_i/galois_ro_0/i_3/O (GATE_2_6_XOR)
   105: design_1_i/galois_ro_0/i_3/I0 (GATE_2_6_XOR)
   106: design_1_i/galois_ro_0/\inst/garo[16].U/inv3 /O (INV)
   107: design_1_i/galois_ro_0/\inst/garo[16].U/inv3 /I (INV)
   108: design_1_i/galois_ro_0/\inst/garo[16].U/inv2 /O (INV)
   109: design_1_i/galois_ro_0/\inst/garo[16].U/inv2 /I (INV)
   110: design_1_i/galois_ro_0/\inst/garo[16].U/inv1 /O (INV)
   111: design_1_i/galois_ro_0/\inst/garo[16].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[16]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[16]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[16]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[16]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[17]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[17]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[17]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[17]
   112: design_1_i/galois_ro_0/i_4/O (GATE_2_6_XOR)
   113: design_1_i/galois_ro_0/i_4/I1 (GATE_2_6_XOR)
   114: design_1_i/galois_ro_0/i_6/O (GATE_2_8_AND)
WARNING: [Synth 8-295] found timing loop. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_galois_ro_0_1/synth/design_1_galois_ro_0_1.v:56]
Found timing loop:
     0: design_1_i/galois_ro_0/i_6/O (GATE_2_8_AND)
     1: design_1_i/galois_ro_0/i_6/I1 (GATE_2_8_AND)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[0]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[0]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[0]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[0]
     2: design_1_i/galois_ro_0/\inst/garo[0].U/inv3 /O (INV)
     3: design_1_i/galois_ro_0/\inst/garo[0].U/inv3 /I (INV)
     4: design_1_i/galois_ro_0/\inst/garo[0].U/inv2 /O (INV)
     5: design_1_i/galois_ro_0/\inst/garo[0].U/inv2 /I (INV)
     6: design_1_i/galois_ro_0/\inst/garo[0].U/inv1 /O (INV)
     7: design_1_i/galois_ro_0/\inst/garo[0].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[0]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[0]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[0]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[0]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[1]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[1]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[1]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[1]
     8: design_1_i/galois_ro_0/\inst/garo[1].U/inv3 /O (INV)
     9: design_1_i/galois_ro_0/\inst/garo[1].U/inv3 /I (INV)
    10: design_1_i/galois_ro_0/\inst/garo[1].U/inv2 /O (INV)
    11: design_1_i/galois_ro_0/\inst/garo[1].U/inv2 /I (INV)
    12: design_1_i/galois_ro_0/\inst/garo[1].U/inv1 /O (INV)
    13: design_1_i/galois_ro_0/\inst/garo[1].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[1]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[1]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[1]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[1]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[2]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[2]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[2]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[2]
    14: design_1_i/galois_ro_0/i_0/O (GATE_2_6_XOR)
    15: design_1_i/galois_ro_0/i_0/I0 (GATE_2_6_XOR)
    16: design_1_i/galois_ro_0/\inst/garo[2].U/inv3 /O (INV)
    17: design_1_i/galois_ro_0/\inst/garo[2].U/inv3 /I (INV)
    18: design_1_i/galois_ro_0/\inst/garo[2].U/inv2 /O (INV)
    19: design_1_i/galois_ro_0/\inst/garo[2].U/inv2 /I (INV)
    20: design_1_i/galois_ro_0/\inst/garo[2].U/inv1 /O (INV)
    21: design_1_i/galois_ro_0/\inst/garo[2].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[2]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[2]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[2]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[2]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[3]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[3]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[3]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[3]
    22: design_1_i/galois_ro_0/i_1/O (GATE_2_6_XOR)
    23: design_1_i/galois_ro_0/i_1/I0 (GATE_2_6_XOR)
    24: design_1_i/galois_ro_0/\inst/garo[3].U/inv3 /O (INV)
    25: design_1_i/galois_ro_0/\inst/garo[3].U/inv3 /I (INV)
    26: design_1_i/galois_ro_0/\inst/garo[3].U/inv2 /O (INV)
    27: design_1_i/galois_ro_0/\inst/garo[3].U/inv2 /I (INV)
    28: design_1_i/galois_ro_0/\inst/garo[3].U/inv1 /O (INV)
    29: design_1_i/galois_ro_0/\inst/garo[3].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[3]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[3]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[3]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[3]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[4]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[4]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[4]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[4]
    30: design_1_i/galois_ro_0/\inst/garo[4].U/inv3 /O (INV)
    31: design_1_i/galois_ro_0/\inst/garo[4].U/inv3 /I (INV)
    32: design_1_i/galois_ro_0/\inst/garo[4].U/inv2 /O (INV)
    33: design_1_i/galois_ro_0/\inst/garo[4].U/inv2 /I (INV)
    34: design_1_i/galois_ro_0/\inst/garo[4].U/inv1 /O (INV)
    35: design_1_i/galois_ro_0/\inst/garo[4].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[4]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[4]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[4]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[4]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[5]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[5]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[5]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[5]
    36: design_1_i/galois_ro_0/\inst/garo[5].U/inv3 /O (INV)
    37: design_1_i/galois_ro_0/\inst/garo[5].U/inv3 /I (INV)
    38: design_1_i/galois_ro_0/\inst/garo[5].U/inv2 /O (INV)
    39: design_1_i/galois_ro_0/\inst/garo[5].U/inv2 /I (INV)
    40: design_1_i/galois_ro_0/\inst/garo[5].U/inv1 /O (INV)
    41: design_1_i/galois_ro_0/\inst/garo[5].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[5]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[5]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[5]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[5]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[6]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[6]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[6]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[6]
    42: design_1_i/galois_ro_0/\inst/garo[6].U/inv3 /O (INV)
    43: design_1_i/galois_ro_0/\inst/garo[6].U/inv3 /I (INV)
    44: design_1_i/galois_ro_0/\inst/garo[6].U/inv2 /O (INV)
    45: design_1_i/galois_ro_0/\inst/garo[6].U/inv2 /I (INV)
    46: design_1_i/galois_ro_0/\inst/garo[6].U/inv1 /O (INV)
    47: design_1_i/galois_ro_0/\inst/garo[6].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[6]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[6]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[6]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[6]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[7]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[7]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[7]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[7]
    48: design_1_i/galois_ro_0/i_2/O (GATE_2_6_XOR)
    49: design_1_i/galois_ro_0/i_2/I0 (GATE_2_6_XOR)
    50: design_1_i/galois_ro_0/\inst/garo[7].U/inv3 /O (INV)
    51: design_1_i/galois_ro_0/\inst/garo[7].U/inv3 /I (INV)
    52: design_1_i/galois_ro_0/\inst/garo[7].U/inv2 /O (INV)
    53: design_1_i/galois_ro_0/\inst/garo[7].U/inv2 /I (INV)
    54: design_1_i/galois_ro_0/\inst/garo[7].U/inv1 /O (INV)
    55: design_1_i/galois_ro_0/\inst/garo[7].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[7]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[7]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[7]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[7]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[8]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[8]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[8]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[8]
    56: design_1_i/galois_ro_0/\inst/garo[8].U/inv3 /O (INV)
    57: design_1_i/galois_ro_0/\inst/garo[8].U/inv3 /I (INV)
    58: design_1_i/galois_ro_0/\inst/garo[8].U/inv2 /O (INV)
    59: design_1_i/galois_ro_0/\inst/garo[8].U/inv2 /I (INV)
    60: design_1_i/galois_ro_0/\inst/garo[8].U/inv1 /O (INV)
    61: design_1_i/galois_ro_0/\inst/garo[8].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[8]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[8]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[8]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[8]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[9]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[9]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[9]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[9]
    62: design_1_i/galois_ro_0/\inst/garo[9].U/inv3 /O (INV)
    63: design_1_i/galois_ro_0/\inst/garo[9].U/inv3 /I (INV)
    64: design_1_i/galois_ro_0/\inst/garo[9].U/inv2 /O (INV)
    65: design_1_i/galois_ro_0/\inst/garo[9].U/inv2 /I (INV)
    66: design_1_i/galois_ro_0/\inst/garo[9].U/inv1 /O (INV)
    67: design_1_i/galois_ro_0/\inst/garo[9].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[9]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[9]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[9]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[9]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[10]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[10]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[10]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[10]
    68: design_1_i/galois_ro_0/\inst/garo[10].U/inv3 /O (INV)
    69: design_1_i/galois_ro_0/\inst/garo[10].U/inv3 /I (INV)
    70: design_1_i/galois_ro_0/\inst/garo[10].U/inv2 /O (INV)
    71: design_1_i/galois_ro_0/\inst/garo[10].U/inv2 /I (INV)
    72: design_1_i/galois_ro_0/\inst/garo[10].U/inv1 /O (INV)
    73: design_1_i/galois_ro_0/\inst/garo[10].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[10]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[10]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[10]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[10]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[11]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[11]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[11]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[11]
    74: design_1_i/galois_ro_0/\inst/garo[11].U/inv3 /O (INV)
    75: design_1_i/galois_ro_0/\inst/garo[11].U/inv3 /I (INV)
    76: design_1_i/galois_ro_0/\inst/garo[11].U/inv2 /O (INV)
    77: design_1_i/galois_ro_0/\inst/garo[11].U/inv2 /I (INV)
    78: design_1_i/galois_ro_0/\inst/garo[11].U/inv1 /O (INV)
    79: design_1_i/galois_ro_0/\inst/garo[11].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[11]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[11]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[11]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[11]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[12]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[12]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[12]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[12]
    80: design_1_i/galois_ro_0/\inst/garo[12].U/inv3 /O (INV)
    81: design_1_i/galois_ro_0/\inst/garo[12].U/inv3 /I (INV)
    82: design_1_i/galois_ro_0/\inst/garo[12].U/inv2 /O (INV)
    83: design_1_i/galois_ro_0/\inst/garo[12].U/inv2 /I (INV)
    84: design_1_i/galois_ro_0/\inst/garo[12].U/inv1 /O (INV)
    85: design_1_i/galois_ro_0/\inst/garo[12].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[12]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[12]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[12]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[12]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[13]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[13]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[13]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[13]
    86: design_1_i/galois_ro_0/\inst/garo[13].U/inv3 /O (INV)
    87: design_1_i/galois_ro_0/\inst/garo[13].U/inv3 /I (INV)
    88: design_1_i/galois_ro_0/\inst/garo[13].U/inv2 /O (INV)
    89: design_1_i/galois_ro_0/\inst/garo[13].U/inv2 /I (INV)
    90: design_1_i/galois_ro_0/\inst/garo[13].U/inv1 /O (INV)
    91: design_1_i/galois_ro_0/\inst/garo[13].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[13]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[13]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[13]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[13]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[14]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[14]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[14]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[14]
    92: design_1_i/galois_ro_0/\inst/garo[14].U/inv3 /O (INV)
    93: design_1_i/galois_ro_0/\inst/garo[14].U/inv3 /I (INV)
    94: design_1_i/galois_ro_0/\inst/garo[14].U/inv2 /O (INV)
    95: design_1_i/galois_ro_0/\inst/garo[14].U/inv2 /I (INV)
    96: design_1_i/galois_ro_0/\inst/garo[14].U/inv1 /O (INV)
    97: design_1_i/galois_ro_0/\inst/garo[14].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[14]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[14]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[14]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[14]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[15]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[15]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[15]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[15]
    98: design_1_i/galois_ro_0/\inst/garo[15].U/inv3 /O (INV)
    99: design_1_i/galois_ro_0/\inst/garo[15].U/inv3 /I (INV)
   100: design_1_i/galois_ro_0/\inst/garo[15].U/inv2 /O (INV)
   101: design_1_i/galois_ro_0/\inst/garo[15].U/inv2 /I (INV)
   102: design_1_i/galois_ro_0/\inst/garo[15].U/inv1 /O (INV)
   103: design_1_i/galois_ro_0/\inst/garo[15].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[15]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[15]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[15]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[15]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[16]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[16]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[16]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[16]
   104: design_1_i/galois_ro_0/i_3/O (GATE_2_6_XOR)
   105: design_1_i/galois_ro_0/i_3/I1 (GATE_2_6_XOR)
   106: design_1_i/galois_ro_0/i_6/O (GATE_2_8_AND)
WARNING: [Synth 8-295] found timing loop. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_galois_ro_0_1/synth/design_1_galois_ro_0_1.v:56]
Found timing loop:
     0: design_1_i/galois_ro_0/i_6/O (GATE_2_8_AND)
     1: design_1_i/galois_ro_0/i_6/I1 (GATE_2_8_AND)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[0]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[0]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[0]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[0]
     2: design_1_i/galois_ro_0/\inst/garo[0].U/inv3 /O (INV)
     3: design_1_i/galois_ro_0/\inst/garo[0].U/inv3 /I (INV)
     4: design_1_i/galois_ro_0/\inst/garo[0].U/inv2 /O (INV)
     5: design_1_i/galois_ro_0/\inst/garo[0].U/inv2 /I (INV)
     6: design_1_i/galois_ro_0/\inst/garo[0].U/inv1 /O (INV)
     7: design_1_i/galois_ro_0/\inst/garo[0].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[0]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[0]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[0]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[0]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[1]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[1]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[1]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[1]
     8: design_1_i/galois_ro_0/\inst/garo[1].U/inv3 /O (INV)
     9: design_1_i/galois_ro_0/\inst/garo[1].U/inv3 /I (INV)
    10: design_1_i/galois_ro_0/\inst/garo[1].U/inv2 /O (INV)
    11: design_1_i/galois_ro_0/\inst/garo[1].U/inv2 /I (INV)
    12: design_1_i/galois_ro_0/\inst/garo[1].U/inv1 /O (INV)
    13: design_1_i/galois_ro_0/\inst/garo[1].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[1]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[1]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[1]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[1]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[2]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[2]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[2]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[2]
    14: design_1_i/galois_ro_0/i_0/O (GATE_2_6_XOR)
    15: design_1_i/galois_ro_0/i_0/I0 (GATE_2_6_XOR)
    16: design_1_i/galois_ro_0/\inst/garo[2].U/inv3 /O (INV)
    17: design_1_i/galois_ro_0/\inst/garo[2].U/inv3 /I (INV)
    18: design_1_i/galois_ro_0/\inst/garo[2].U/inv2 /O (INV)
    19: design_1_i/galois_ro_0/\inst/garo[2].U/inv2 /I (INV)
    20: design_1_i/galois_ro_0/\inst/garo[2].U/inv1 /O (INV)
    21: design_1_i/galois_ro_0/\inst/garo[2].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[2]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[2]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[2]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[2]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[3]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[3]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[3]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[3]
    22: design_1_i/galois_ro_0/i_1/O (GATE_2_6_XOR)
    23: design_1_i/galois_ro_0/i_1/I0 (GATE_2_6_XOR)
    24: design_1_i/galois_ro_0/\inst/garo[3].U/inv3 /O (INV)
    25: design_1_i/galois_ro_0/\inst/garo[3].U/inv3 /I (INV)
    26: design_1_i/galois_ro_0/\inst/garo[3].U/inv2 /O (INV)
    27: design_1_i/galois_ro_0/\inst/garo[3].U/inv2 /I (INV)
    28: design_1_i/galois_ro_0/\inst/garo[3].U/inv1 /O (INV)
    29: design_1_i/galois_ro_0/\inst/garo[3].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[3]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[3]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[3]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[3]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[4]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[4]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[4]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[4]
    30: design_1_i/galois_ro_0/\inst/garo[4].U/inv3 /O (INV)
    31: design_1_i/galois_ro_0/\inst/garo[4].U/inv3 /I (INV)
    32: design_1_i/galois_ro_0/\inst/garo[4].U/inv2 /O (INV)
    33: design_1_i/galois_ro_0/\inst/garo[4].U/inv2 /I (INV)
    34: design_1_i/galois_ro_0/\inst/garo[4].U/inv1 /O (INV)
    35: design_1_i/galois_ro_0/\inst/garo[4].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[4]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[4]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[4]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[4]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[5]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[5]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[5]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[5]
    36: design_1_i/galois_ro_0/\inst/garo[5].U/inv3 /O (INV)
    37: design_1_i/galois_ro_0/\inst/garo[5].U/inv3 /I (INV)
    38: design_1_i/galois_ro_0/\inst/garo[5].U/inv2 /O (INV)
    39: design_1_i/galois_ro_0/\inst/garo[5].U/inv2 /I (INV)
    40: design_1_i/galois_ro_0/\inst/garo[5].U/inv1 /O (INV)
    41: design_1_i/galois_ro_0/\inst/garo[5].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[5]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[5]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[5]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[5]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[6]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[6]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[6]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[6]
    42: design_1_i/galois_ro_0/\inst/garo[6].U/inv3 /O (INV)
    43: design_1_i/galois_ro_0/\inst/garo[6].U/inv3 /I (INV)
    44: design_1_i/galois_ro_0/\inst/garo[6].U/inv2 /O (INV)
    45: design_1_i/galois_ro_0/\inst/garo[6].U/inv2 /I (INV)
    46: design_1_i/galois_ro_0/\inst/garo[6].U/inv1 /O (INV)
    47: design_1_i/galois_ro_0/\inst/garo[6].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[6]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[6]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[6]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[6]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[7]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[7]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[7]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[7]
    48: design_1_i/galois_ro_0/i_2/O (GATE_2_6_XOR)
    49: design_1_i/galois_ro_0/i_2/I1 (GATE_2_6_XOR)
    50: design_1_i/galois_ro_0/i_6/O (GATE_2_8_AND)
WARNING: [Synth 8-295] found timing loop. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_galois_ro_0_1/synth/design_1_galois_ro_0_1.v:56]
Found timing loop:
     0: design_1_i/galois_ro_0/i_6/O (GATE_2_8_AND)
     1: design_1_i/galois_ro_0/i_6/I1 (GATE_2_8_AND)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[0]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[0]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[0]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[0]
     2: design_1_i/galois_ro_0/\inst/garo[0].U/inv3 /O (INV)
     3: design_1_i/galois_ro_0/\inst/garo[0].U/inv3 /I (INV)
     4: design_1_i/galois_ro_0/\inst/garo[0].U/inv2 /O (INV)
     5: design_1_i/galois_ro_0/\inst/garo[0].U/inv2 /I (INV)
     6: design_1_i/galois_ro_0/\inst/garo[0].U/inv1 /O (INV)
     7: design_1_i/galois_ro_0/\inst/garo[0].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[0]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[0]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[0]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[0]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[1]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[1]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[1]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[1]
     8: design_1_i/galois_ro_0/\inst/garo[1].U/inv3 /O (INV)
     9: design_1_i/galois_ro_0/\inst/garo[1].U/inv3 /I (INV)
    10: design_1_i/galois_ro_0/\inst/garo[1].U/inv2 /O (INV)
    11: design_1_i/galois_ro_0/\inst/garo[1].U/inv2 /I (INV)
    12: design_1_i/galois_ro_0/\inst/garo[1].U/inv1 /O (INV)
    13: design_1_i/galois_ro_0/\inst/garo[1].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[1]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[1]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[1]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[1]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[2]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[2]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[2]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[2]
    14: design_1_i/galois_ro_0/i_0/O (GATE_2_6_XOR)
    15: design_1_i/galois_ro_0/i_0/I0 (GATE_2_6_XOR)
    16: design_1_i/galois_ro_0/\inst/garo[2].U/inv3 /O (INV)
    17: design_1_i/galois_ro_0/\inst/garo[2].U/inv3 /I (INV)
    18: design_1_i/galois_ro_0/\inst/garo[2].U/inv2 /O (INV)
    19: design_1_i/galois_ro_0/\inst/garo[2].U/inv2 /I (INV)
    20: design_1_i/galois_ro_0/\inst/garo[2].U/inv1 /O (INV)
    21: design_1_i/galois_ro_0/\inst/garo[2].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[2]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[2]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[2]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[2]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[3]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[3]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[3]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[3]
    22: design_1_i/galois_ro_0/i_1/O (GATE_2_6_XOR)
    23: design_1_i/galois_ro_0/i_1/I1 (GATE_2_6_XOR)
    24: design_1_i/galois_ro_0/i_6/O (GATE_2_8_AND)
WARNING: [Synth 8-295] found timing loop. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_galois_ro_0_1/synth/design_1_galois_ro_0_1.v:56]
Found timing loop:
     0: design_1_i/galois_ro_0/i_6/O (GATE_2_8_AND)
     1: design_1_i/galois_ro_0/i_6/I1 (GATE_2_8_AND)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[0]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[0]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[0]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[0]
     2: design_1_i/galois_ro_0/\inst/garo[0].U/inv3 /O (INV)
     3: design_1_i/galois_ro_0/\inst/garo[0].U/inv3 /I (INV)
     4: design_1_i/galois_ro_0/\inst/garo[0].U/inv2 /O (INV)
     5: design_1_i/galois_ro_0/\inst/garo[0].U/inv2 /I (INV)
     6: design_1_i/galois_ro_0/\inst/garo[0].U/inv1 /O (INV)
     7: design_1_i/galois_ro_0/\inst/garo[0].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[0]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[0]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[0]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[0]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[1]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[1]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[1]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[1]
     8: design_1_i/galois_ro_0/\inst/garo[1].U/inv3 /O (INV)
     9: design_1_i/galois_ro_0/\inst/garo[1].U/inv3 /I (INV)
    10: design_1_i/galois_ro_0/\inst/garo[1].U/inv2 /O (INV)
    11: design_1_i/galois_ro_0/\inst/garo[1].U/inv2 /I (INV)
    12: design_1_i/galois_ro_0/\inst/garo[1].U/inv1 /O (INV)
    13: design_1_i/galois_ro_0/\inst/garo[1].U/inv1 /I (INV)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[1]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[1]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[1]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[1]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[2]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[2]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[2]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[2]
    14: design_1_i/galois_ro_0/i_0/O (GATE_2_6_XOR)
    15: design_1_i/galois_ro_0/i_0/I1 (GATE_2_6_XOR)
    16: design_1_i/galois_ro_0/i_6/O (GATE_2_8_AND)
WARNING: [Synth 8-295] found timing loop. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_galois_ro_0_1/synth/design_1_galois_ro_0_1.v:56]
Found timing loop:
     0: design_1_i/galois_ro_0/\garo[0].Ui_0 /O (LUT1)
     1: design_1_i/galois_ro_0/\garo[0].Ui_0 /I0 (LUT1)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[0]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[0]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[0]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[0]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[1]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[1]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[1]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[1]
     2: design_1_i/galois_ro_0/\garo[1].Ui_1 /O (LUT1)
     3: design_1_i/galois_ro_0/\garo[1].Ui_1 /I0 (LUT1)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[1]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[1]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[1]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[1]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[2]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[2]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[2]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[2]
     4: design_1_i/galois_ro_0/i_15/O (LUT3)
     5: design_1_i/galois_ro_0/i_15/I1 (LUT3)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[0]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[0]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[0]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[0]
     6: design_1_i/galois_ro_0/\garo[0].Ui_0 /O (LUT1)
WARNING: [Synth 8-295] found timing loop. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_galois_ro_0_1/synth/design_1_galois_ro_0_1.v:56]
Found timing loop:
     0: design_1_i/galois_ro_0/\garo[0].Ui_0 /O (LUT1)
     1: design_1_i/galois_ro_0/\garo[0].Ui_0 /I0 (LUT1)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[0]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[0]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[0]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[0]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[1]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[1]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[1]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[1]
     2: design_1_i/galois_ro_0/\garo[1].Ui_1 /O (LUT1)
     3: design_1_i/galois_ro_0/\garo[1].Ui_1 /I0 (LUT1)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[1]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[1]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[1]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[1]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[2]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[2]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[2]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[2]
     4: design_1_i/galois_ro_0/i_15/O (LUT3)
     5: design_1_i/galois_ro_0/i_15/I1 (LUT3)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[0]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[0]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[0]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[0]
     6: design_1_i/galois_ro_0/\garo[0].Ui_0 /O (LUT1)
WARNING: [Synth 8-295] found timing loop. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_galois_ro_0_1/synth/design_1_galois_ro_0_1.v:56]
Found timing loop:
     0: design_1_i/galois_ro_0/\garo[0].Ui_0 /O (LUT1)
     1: design_1_i/galois_ro_0/\garo[0].Ui_0 /I0 (LUT1)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[0]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[0]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[0]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[0]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[1]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[1]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[1]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[1]
     2: design_1_i/galois_ro_0/\garo[1].Ui_1 /O (LUT1)
     3: design_1_i/galois_ro_0/\garo[1].Ui_1 /I0 (LUT1)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[1]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[1]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[1]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[1]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[2]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[2]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[2]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[2]
     4: design_1_i/galois_ro_0/i_15/O (LUT3)
     5: design_1_i/galois_ro_0/i_15/I1 (LUT3)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[0]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[0]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[0]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[0]
     6: design_1_i/galois_ro_0/\garo[0].Ui_0 /O (LUT1)
WARNING: [Synth 8-295] found timing loop. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_galois_ro_0_1/synth/design_1_galois_ro_0_1.v:56]
Found timing loop:
     0: design_1_i/galois_ro_0/\garo[0].Ui_0 /O (LUT1)
     1: design_1_i/galois_ro_0/\garo[0].Ui_0 /I0 (LUT1)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[0]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[0]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[0]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[0]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[1]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[1]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[1]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[1]
     2: design_1_i/galois_ro_0/\garo[1].Ui_1 /O (LUT1)
     3: design_1_i/galois_ro_0/\garo[1].Ui_1 /I0 (LUT1)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[1]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[1]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[1]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[1]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[2]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[2]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[2]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[2]
     4: design_1_i/galois_ro_0/i_15/O (LUT3)
     5: design_1_i/galois_ro_0/i_15/I1 (LUT3)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[0]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[0]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[0]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[0]
     6: design_1_i/galois_ro_0/\garo[0].Ui_0 /O (LUT1)
WARNING: [Synth 8-295] found timing loop. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_galois_ro_0_1/synth/design_1_galois_ro_0_1.v:56]
Found timing loop:
     0: design_1_i/galois_ro_0/\garo[0].Ui_0 /O (LUT1)
     1: design_1_i/galois_ro_0/\garo[0].Ui_0 /I0 (LUT1)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[0]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[0]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[0]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[0]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[1]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[1]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[1]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[1]
     2: design_1_i/galois_ro_0/\garo[1].Ui_1 /O (LUT1)
     3: design_1_i/galois_ro_0/\garo[1].Ui_1 /I0 (LUT1)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[1]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[1]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[1]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[1]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[2]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[2]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[2]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[2]
     4: design_1_i/galois_ro_0/i_15/O (LUT3)
     5: design_1_i/galois_ro_0/i_15/I1 (LUT3)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[0]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[0]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[0]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[0]
     6: design_1_i/galois_ro_0/\garo[0].Ui_0 /O (LUT1)
WARNING: [Synth 8-295] found timing loop. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_galois_ro_0_1/synth/design_1_galois_ro_0_1.v:56]
Found timing loop:
     0: design_1_i/galois_ro_0/\garo[0].Ui_0 /O (LUT1)
     1: design_1_i/galois_ro_0/\garo[0].Ui_0 /I0 (LUT1)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[0]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[0]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[0]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[0]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[1]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[1]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[1]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[1]
     2: design_1_i/galois_ro_0/\garo[1].Ui_1 /O (LUT1)
     3: design_1_i/galois_ro_0/\garo[1].Ui_1 /I0 (LUT1)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[1]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[1]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[1]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[1]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[2]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[2]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[2]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[2]
     4: design_1_i/galois_ro_0/i_15/O (LUT3)
     5: design_1_i/galois_ro_0/i_15/I1 (LUT3)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[0]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[0]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[0]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[0]
     6: design_1_i/galois_ro_0/\garo[0].Ui_0 /O (LUT1)
WARNING: [Synth 8-295] found timing loop. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_galois_ro_0_1/synth/design_1_galois_ro_0_1.v:56]
Found timing loop:
     0: design_1_i/galois_ro_0/i_21/O (LUT2)
     1: design_1_i/galois_ro_0/i_21/I1 (LUT2)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[0]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[0]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[0]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[0]
     2: design_1_i/galois_ro_0/\garo[0].Ui_0 /O (LUT1)
     3: design_1_i/galois_ro_0/\garo[0].Ui_0 /I0 (LUT1)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[0]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[0]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[0]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[0]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[1]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[1]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[1]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[1]
     4: design_1_i/galois_ro_0/\garo[1].Ui_1 /O (LUT1)
     5: design_1_i/galois_ro_0/\garo[1].Ui_1 /I0 (LUT1)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /out[1]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred__0 /in0[1]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /out[1]
      : design_1_i/galois_ro_0/\inst/ingress_inferred /in0[1]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[2]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[2]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[2]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[2]
     6: design_1_i/galois_ro_0/i_15/O (LUT3)
     7: design_1_i/galois_ro_0/i_15/I1 (LUT3)
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /out[0]
      : design_1_i/galois_ro_0/\inst/p_0_in_inferred /in0[0]
      : design_1_i/galois_ro_0/\inst/egress_inferred /out[0]
      : design_1_i/galois_ro_0/\inst/egress_inferred /in0[0]
     8: design_1_i/galois_ro_0/\garo[0].Ui_0 /O (LUT1)
WARNING: [Synth 8-295] found timing loop. [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/ip/design_1_galois_ro_0_1/synth/design_1_galois_ro_0_1.v:56]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:53 ; elapsed = 00:04:54 . Memory (MB): peak = 1761.672 ; gain = 1003.227 ; free physical = 1214 ; free virtual = 12085
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 17 to 9 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 16 to 9 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 44 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 48 to 8 by creating 6 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 30 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 31 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 29 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 30 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__4 . Fanout reduced from 12 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 27 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__3 . Fanout reduced from 17 to 9 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__3 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_rep . Fanout reduced from 11 to 6 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1095]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1095]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1095]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1095]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1095]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1095]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1095]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1095]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:56 ; elapsed = 00:04:57 . Memory (MB): peak = 1761.672 ; gain = 1003.227 ; free physical = 1213 ; free virtual = 12084
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:56 ; elapsed = 00:04:57 . Memory (MB): peak = 1761.672 ; gain = 1003.227 ; free physical = 1213 ; free virtual = 12084
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:58 ; elapsed = 00:04:59 . Memory (MB): peak = 1761.672 ; gain = 1003.227 ; free physical = 1213 ; free virtual = 12084
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BIBUF    |   130|
|2     |BUFG     |     1|
|3     |CARRY4   |   269|
|4     |CFGLUT5  |   576|
|5     |GND      |     1|
|6     |LUT1     |   493|
|7     |LUT2     |   418|
|8     |LUT3     |  1457|
|9     |LUT4     |  1432|
|10    |LUT5     |  1081|
|11    |LUT6     |  3262|
|12    |MUXCY_L  |    51|
|13    |MUXF7    |   194|
|14    |MUXF8    |    22|
|15    |PS7      |     1|
|16    |RAM32M   |    24|
|17    |RAM64M   |    32|
|18    |RAMB18E1 |     1|
|19    |RAMB36E1 |     2|
|20    |SRL16    |     1|
|21    |SRL16E   |    31|
|22    |SRLC16E  |     2|
|23    |SRLC32E  |   141|
|24    |XORCY    |    54|
|25    |FDCE     |   260|
|26    |FDPE     |    66|
|27    |FDR      |    16|
|28    |FDRE     |  7988|
|29    |FDSE     |   239|
|30    |IBUF     |     8|
|31    |OBUF     |     3|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:58 ; elapsed = 00:04:59 . Memory (MB): peak = 1761.672 ; gain = 1003.227 ; free physical = 1213 ; free virtual = 12084
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2504 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:37 ; elapsed = 00:04:38 . Memory (MB): peak = 1761.672 ; gain = 622.656 ; free physical = 1213 ; free virtual = 12084
Synthesis Optimization Complete : Time (s): cpu = 00:04:58 ; elapsed = 00:04:59 . Memory (MB): peak = 1761.672 ; gain = 1003.227 ; free physical = 1213 ; free virtual = 12084
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1034 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-1079] Register design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 672 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 14 instances
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 516 instances
  CFGLUT5 => SRLC32E: 60 instances
  FDR => FDRE: 16 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 24 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 32 instances
  SRL16 => SRL16E: 1 instances
  SRLC32E => SRL16E: 9 instances

INFO: [Common 17-83] Releasing license: Synthesis
1413 Infos, 337 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:03 ; elapsed = 00:05:04 . Memory (MB): peak = 1761.676 ; gain = 831.680 ; free physical = 1195 ; free virtual = 12081
# write_checkpoint -noxdef design_1_wrapper.dcp
# catch { report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.39 . Memory (MB): peak = 1761.676 ; gain = 0.000 ; free physical = 1192 ; free virtual = 12080
INFO: [Common 17-206] Exiting Vivado at Mon Apr 18 19:29:16 2016...
