static void T_1 F_1 ( void )\r\n{\r\nvoid T_2 * V_1 ;\r\nunsigned long V_2 ;\r\nV_2 = F_2 ( V_3 ) ;\r\nF_3 ( V_2 | 1 | V_4 , V_3 ) ;\r\nV_1 = ( void T_2 * ) F_4 ( V_5 ) ;\r\nF_5 ( V_6 | V_7 ,\r\nV_1 + V_8 ) ;\r\nF_5 ( V_9 , V_1 + V_10 ) ;\r\nF_6 () ;\r\nF_5 ( V_11 , V_1 + V_12 ) ;\r\nF_6 () ;\r\n}\r\nint T_1 F_7 ( void )\r\n{\r\nunsigned short V_13 ;\r\nF_8 ( V_14 ,\r\nV_14 + V_15 ) ;\r\nV_13 = F_9 ( V_16 ) ;\r\nswitch ( F_10 ( V_13 ) ) {\r\ncase V_17 :\r\ncase V_18 :\r\nF_8 ( V_19 ,\r\nV_19 + V_20 ) ;\r\ncase V_21 :\r\nbreak;\r\ndefault:\r\nreturn - V_22 ;\r\n}\r\nF_11 ( L_1 \\r\nL_2 , F_12 () ,\r\n( V_13 >> 4 ) & 0xf , ( V_13 >> 8 ) & 0xf , V_13 & 0xf ) ;\r\nF_1 () ;\r\nreturn 0 ;\r\n}\r\nstatic void F_13 ( struct V_23 * V_24 , int V_25 ,\r\nunsigned int V_26 )\r\n{\r\nstruct V_27 * V_28 = F_14 ( V_24 ) ;\r\nunsigned long V_29 = ( unsigned long ) V_28 -> V_30 ;\r\nV_29 &= 0xffffff00 ;\r\nif ( V_26 & V_31 ) {\r\nV_29 += V_32 ;\r\n} else if ( V_26 & V_33 ) {\r\nV_29 += V_34 ;\r\n} else {\r\nV_29 += V_35 ;\r\n}\r\nV_28 -> V_36 = V_28 -> V_30 = ( void T_2 * ) V_29 ;\r\nif ( V_25 != V_37 ) {\r\nF_15 ( V_25 , V_28 -> V_30 ) ;\r\nF_6 () ;\r\n}\r\n}\r\nstatic int F_16 ( struct V_23 * V_24 )\r\n{\r\nreturn F_17 ( V_38 ) & 1 ;\r\n}\r\nstatic void T_1 F_18 ( void )\r\n{\r\nint V_39 = ( F_17 ( V_38 ) & ( 0x7 << 1 ) ) |\r\n( ( F_9 ( V_40 ) >> 6 ) & 0x1 ) ;\r\nF_19 ( 206 ) ;\r\nswitch ( V_39 ) {\r\ncase 0 : case 2 : case 8 : case 0xC : case 0xD :\r\nV_41 . V_42 = 1 ;\r\ncase 1 : case 3 : case 9 : case 0xE : case 0xF :\r\nF_20 ( & V_43 ) ;\r\n}\r\n}\r\nstatic void F_21 ( struct V_44 * V_45 , int V_46 , int V_47 )\r\n{\r\nif ( V_46 )\r\nF_22 ( V_48 , 0 , V_49 ) ;\r\nelse\r\nF_22 ( V_48 , V_49 , 0 ) ;\r\n}\r\nstatic int F_23 ( const struct V_50 * V_51 , T_3 V_52 , T_3 V_53 )\r\n{\r\nif ( ( V_52 < 11 ) || ( V_52 > 13 ) || V_53 == 0 )\r\nreturn - 1 ;\r\nif ( V_52 == 11 )\r\nreturn ( V_53 == 1 ) ? V_54 : 0xff ;\r\nif ( V_52 == 12 ) {\r\nswitch ( V_53 ) {\r\ncase 1 : return V_55 ;\r\ncase 2 : return V_54 ;\r\ncase 3 : return V_56 ;\r\ncase 4 : return V_57 ;\r\n}\r\n}\r\nif ( V_52 == 13 ) {\r\nswitch ( V_53 ) {\r\ncase 1 : return V_57 ;\r\ncase 2 : return V_55 ;\r\ncase 3 : return V_54 ;\r\ncase 4 : return V_56 ;\r\n}\r\n}\r\nreturn - 1 ;\r\n}\r\nstatic int F_24 ( const struct V_50 * V_51 , T_3 V_52 , T_3 V_53 )\r\n{\r\nif ( ( V_52 < 12 ) || ( V_52 > 13 ) || V_53 == 0 )\r\nreturn - 1 ;\r\nif ( V_52 == 12 ) {\r\nswitch ( V_53 ) {\r\ncase 1 : return V_58 ;\r\ncase 2 : return V_59 ;\r\ncase 3 : return V_60 ;\r\ncase 4 : return V_61 ;\r\n}\r\n}\r\nif ( V_52 == 13 ) {\r\nswitch ( V_53 ) {\r\ncase 1 : return V_61 ;\r\ncase 2 : return V_58 ;\r\ncase 3 : return V_59 ;\r\ncase 4 : return V_60 ;\r\n}\r\n}\r\nreturn - 1 ;\r\n}\r\nint T_1 F_25 ( int V_62 )\r\n{\r\nif ( V_62 )\r\nV_63 . V_64 = F_24 ;\r\nreturn F_20 ( & V_65 ) ;\r\n}\r\nstatic void T_1 F_26 ( void )\r\n{\r\nF_27 ( 203 , 0 ) ;\r\nF_28 ( V_66 , V_67 ) ;\r\nF_28 ( V_68 , V_67 ) ;\r\nF_28 ( V_69 , V_70 ) ;\r\nF_28 ( V_71 , V_70 ) ;\r\nF_28 ( V_72 , V_70 ) ;\r\nF_28 ( V_73 , V_70 ) ;\r\nF_29 (\r\nV_74 ,\r\nV_74 + 0x000400000 - 1 ,\r\nV_75 ,\r\nV_75 + 0x000400000 - 1 ,\r\nV_76 ,\r\nV_76 + 0x000010000 - 1 ,\r\nV_69 , 0 ,\r\n0 , 0 , 0 ) ;\r\nF_29 (\r\nV_74 + 0x004000000 ,\r\nV_74 + 0x004400000 - 1 ,\r\nV_75 + 0x004000000 ,\r\nV_75 + 0x004400000 - 1 ,\r\nV_76 + 0x004000000 ,\r\nV_76 + 0x004010000 - 1 ,\r\nV_71 , 1 ,\r\n0 , 0 , 1 ) ;\r\nF_20 ( & V_77 ) ;\r\nF_27 ( 202 , 0 ) ;\r\n}\r\nstatic void T_1 F_30 ( void )\r\n{\r\nF_28 ( V_66 , V_70 ) ;\r\nF_28 ( V_68 , V_70 ) ;\r\nF_28 ( V_78 , V_79 ) ;\r\nF_31 ( 201 ) ;\r\nF_31 ( 202 ) ;\r\nF_29 (\r\nV_74 ,\r\nV_74 + 0x000400000 - 1 ,\r\nV_75 ,\r\nV_75 + 0x000400000 - 1 ,\r\nV_76 ,\r\nV_76 + 0x000010000 - 1 ,\r\nV_78 , V_66 , 0 , 0 , 0 ) ;\r\nF_29 (\r\nV_74 + 0x008000000 ,\r\nV_74 + 0x008400000 - 1 ,\r\nV_75 + 0x008000000 ,\r\nV_75 + 0x008400000 - 1 ,\r\nV_76 + 0x008000000 ,\r\nV_76 + 0x008010000 - 1 ,\r\nV_78 , V_68 , 0 , 0 , 1 ) ;\r\nF_18 () ;\r\n}\r\nint T_1 F_32 ( void )\r\n{\r\nint V_80 , V_62 ;\r\nstruct V_81 * V_82 ;\r\nV_62 = ( F_10 ( F_9 ( V_16 ) ) != V_21 ) ;\r\nF_33 ( 0 , V_83 ,\r\nF_34 ( V_83 ) ) ;\r\nF_35 ( V_84 ,\r\nF_34 ( V_83 ) ) ;\r\nV_82 = F_36 ( NULL , L_3 ) ;\r\nif ( ! F_37 ( V_82 ) ) {\r\nF_38 ( V_82 , 50000000 ) ;\r\nF_39 ( V_82 ) ;\r\nF_40 ( V_82 ) ;\r\n}\r\nV_82 = F_36 ( NULL , L_4 ) ;\r\nif ( ! F_37 ( V_82 ) ) {\r\nF_38 ( V_82 , V_85 . V_86 ) ;\r\nF_39 ( V_82 ) ;\r\nF_40 ( V_82 ) ;\r\n}\r\nF_5 ( V_6 ,\r\n( void T_2 * ) F_4 ( V_5 ) + V_8 ) ;\r\nF_6 () ;\r\nF_5 ( V_6 ,\r\n( void T_2 * ) F_4 ( V_87 ) + V_8 ) ;\r\nF_6 () ;\r\nF_5 ( V_88 ,\r\n( void T_2 * ) F_4 ( V_89 ) + V_8 ) ;\r\nF_6 () ;\r\nF_5 ( V_88 ,\r\n( void T_2 * ) F_4 ( V_90 ) + V_8 ) ;\r\nF_6 () ;\r\nV_62 ? F_30 () : F_26 () ;\r\nV_80 = F_9 ( V_40 ) &\r\n( V_62 ? V_91 : V_92 ) ;\r\nF_41 ( 128 << 20 , 4 , V_80 ) ;\r\nreturn F_42 ( V_93 , F_34 ( V_93 ) ) ;\r\n}
