<dec f='llvm/build/lib/Target/AArch64/AArch64GenInstrInfo.inc' l='4930' type='4915'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64CondBrTuning.cpp' l='222' c='_ZN12_GLOBAL__N_119AArch64CondBrTuning15tryToTuneBranchERN4llvm12MachineInstrES3_'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='1455' u='r' c='_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rxEbN4llvm3MVTEjbjbNS1_10AArch64_AM15ShiftExtendTypeEmbb'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='932' c='_ZN4llvm16AArch64InstrInfo20isFalkorShiftExtFastERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='1260' u='r' c='_ZL26convertToNonFlagSettingOpcRKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='2201' c='_ZN4llvm16AArch64InstrInfo23convertToFlagSettingOpcEjRb'/>
<use f='llvm/llvm/lib/Target/AArch64/Disassembler/AArch64Disassembler.cpp' l='1609' c='_ZL27DecodeAddSubERegInstructionRN4llvm6MCInstEjmPKv'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenMCCodeEmitter.inc' l='9573' c='_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter21getBinaryCodeForInstrERKN4llvm6MCInstERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE'/>
