{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1701185409262 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1701185409262 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "avs_to_hram_converter 10CL025YE144C8G " "Selected device 10CL025YE144C8G for design \"avs_to_hram_converter\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1701185409268 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701185409348 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701185409348 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "avs_to_hram_converter_EU:EU\|shifter90:CK_90\|altpll:altpll_component\|shifter90_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"avs_to_hram_converter_EU:EU\|shifter90:CK_90\|altpll:altpll_component\|shifter90_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "avs_to_hram_converter_EU:EU\|shifter90:CK_90\|altpll:altpll_component\|shifter90_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 90 2500 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 90 degrees (2500 ps) for avs_to_hram_converter_EU:EU\|shifter90:CK_90\|altpll:altpll_component\|shifter90_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/shifter90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/db/shifter90_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/" { { 0 { 0 ""} 0 428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1701185409411 ""}  } { { "db/shifter90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/db/shifter90_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/" { { 0 { 0 ""} 0 428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1701185409411 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "avs_to_hram_converter_EU:EU\|shifter360:RWDS_360\|altpll:altpll_component\|shifter360_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"avs_to_hram_converter_EU:EU\|shifter360:RWDS_360\|altpll:altpll_component\|shifter360_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "avs_to_hram_converter_EU:EU\|shifter360:RWDS_360\|altpll:altpll_component\|shifter360_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 360 10000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 360 degrees (10000 ps) for avs_to_hram_converter_EU:EU\|shifter360:RWDS_360\|altpll:altpll_component\|shifter360_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/shifter360_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/db/shifter360_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/" { { 0 { 0 ""} 0 407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1701185409412 ""}  } { { "db/shifter360_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/db/shifter360_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/" { { 0 { 0 ""} 0 407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1701185409412 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "avs_to_hram_converter_EU:EU\|shifter90:RWDS_90\|altpll:altpll_component\|shifter90_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"avs_to_hram_converter_EU:EU\|shifter90:RWDS_90\|altpll:altpll_component\|shifter90_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "avs_to_hram_converter_EU:EU\|shifter90:RWDS_90\|altpll:altpll_component\|shifter90_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 90 2500 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 90 degrees (2500 ps) for avs_to_hram_converter_EU:EU\|shifter90:RWDS_90\|altpll:altpll_component\|shifter90_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/shifter90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/db/shifter90_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/" { { 0 { 0 ""} 0 722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1701185409413 ""}  } { { "db/shifter90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/db/shifter90_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/" { { 0 { 0 ""} 0 722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1701185409413 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701185409535 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1701185409539 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YE144C8G " "Device 10CL006YE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701185409591 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YE144C8G " "Device 10CL010YE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701185409591 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YE144C8G " "Device 10CL016YE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701185409591 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1701185409591 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/" { { 0 { 0 ""} 0 1389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701185409599 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/" { { 0 { 0 ""} 0 1391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701185409599 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1701185409599 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1701185409599 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1701185409599 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1701185409600 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1701185409650 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "10 10 " "No exact pin location assignment(s) for 10 pins of 10 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1701185410077 ""}
{ "Info" "IFSAC_FSAC_GENERAL_PURPOSE_PLLS_MERGED" "avs_to_hram_converter_EU:EU\|shifter90:RWDS_90\|altpll:altpll_component\|shifter90_altpll:auto_generated\|pll1 avs_to_hram_converter_EU:EU\|shifter360:RWDS_360\|altpll:altpll_component\|shifter360_altpll:auto_generated\|pll1 " "Successfully merged PLL avs_to_hram_converter_EU:EU\|shifter90:RWDS_90\|altpll:altpll_component\|shifter90_altpll:auto_generated\|pll1 and PLL avs_to_hram_converter_EU:EU\|shifter360:RWDS_360\|altpll:altpll_component\|shifter360_altpll:auto_generated\|pll1" {  } { { "db/shifter90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/db/shifter90_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/" { { 0 { 0 ""} 0 722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176132 "Successfully merged PLL %1!s! and PLL %2!s!" 0 0 "Fitter" 0 -1 1701185410081 ""}
{ "Error" "EFSAC_FSAC_PLL_CANT_PLACE_IN_BIN" "avs_to_hram_converter_EU:EU\|shifter90:RWDS_90\|altpll:altpll_component\|shifter90_altpll:auto_generated\|pll1 PLL_1  " "Can't place  PLL \"avs_to_hram_converter_EU:EU\|shifter90:RWDS_90\|altpll:altpll_component\|shifter90_altpll:auto_generated\|pll1\" in PLL location PLL_1 due to device constraints" { { "Error" "EFSAC_FSAC_PLL_CANT_PLACE_IO" "avs_to_hram_converter_EU:EU\|shifter90:RWDS_90\|altpll:altpll_component\|shifter90_altpll:auto_generated\|pll1 PLL_1 hram_RWDS Pin_88 INCLK  " "Can't place  PLL \"avs_to_hram_converter_EU:EU\|shifter90:RWDS_90\|altpll:altpll_component\|shifter90_altpll:auto_generated\|pll1\" in PLL location PLL_1 because I/O cell \"hram_RWDS\" cannot be placed in I/O pin Pin_88 (port type INCLK of the PLL)" { { "Error" "EFIOMGR_CANNOT_PLACE_OUTPUT_BIR_PIN" "hram_RWDS 88 " "Cannot place output or bidirectional pin hram_RWDS in input pin location 88" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hram_RWDS } } } { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169009 "Cannot place output or bidirectional pin %1!s! in input pin location %2!s!" 0 0 "Design Software" 0 -1 1701185410113 ""}  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 246 0 0 } } { "db/shifter90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/db/shifter90_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/" { { 0 { 0 ""} 0 722 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } } { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 34 0 0 } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hram_RWDS } } }  } 0 176559 "Can't place %6!s! PLL \"%1!s!\" in PLL location %2!s! because I/O cell \"%3!s!\" cannot be placed in I/O pin %4!s! (port type %5!s! of the PLL)" 0 0 "Design Software" 0 -1 1701185410113 ""} { "Error" "EFSAC_FSAC_PLL_CANT_PLACE_IO" "avs_to_hram_converter_EU:EU\|shifter90:RWDS_90\|altpll:altpll_component\|shifter90_altpll:auto_generated\|pll1 PLL_1 hram_RWDS Pin_89 INCLK  " "Can't place  PLL \"avs_to_hram_converter_EU:EU\|shifter90:RWDS_90\|altpll:altpll_component\|shifter90_altpll:auto_generated\|pll1\" in PLL location PLL_1 because I/O cell \"hram_RWDS\" cannot be placed in I/O pin Pin_89 (port type INCLK of the PLL)" { { "Error" "EFIOMGR_CANNOT_PLACE_OUTPUT_BIR_PIN" "hram_RWDS 89 " "Cannot place output or bidirectional pin hram_RWDS in input pin location 89" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hram_RWDS } } } { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169009 "Cannot place output or bidirectional pin %1!s! in input pin location %2!s!" 0 0 "Design Software" 0 -1 1701185410113 ""}  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 246 0 0 } } { "db/shifter90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/db/shifter90_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/" { { 0 { 0 ""} 0 722 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } } { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 34 0 0 } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hram_RWDS } } }  } 0 176559 "Can't place %6!s! PLL \"%1!s!\" in PLL location %2!s! because I/O cell \"%3!s!\" cannot be placed in I/O pin %4!s! (port type %5!s! of the PLL)" 0 0 "Design Software" 0 -1 1701185410113 ""} { "Error" "EFSAC_FSAC_PLL_CANT_PLACE_IO" "avs_to_hram_converter_EU:EU\|shifter90:RWDS_90\|altpll:altpll_component\|shifter90_altpll:auto_generated\|pll1 PLL_1 hram_RWDS Pin_90 INCLK  " "Can't place  PLL \"avs_to_hram_converter_EU:EU\|shifter90:RWDS_90\|altpll:altpll_component\|shifter90_altpll:auto_generated\|pll1\" in PLL location PLL_1 because I/O cell \"hram_RWDS\" cannot be placed in I/O pin Pin_90 (port type INCLK of the PLL)" { { "Error" "EFIOMGR_CANNOT_PLACE_OUTPUT_BIR_PIN" "hram_RWDS 90 " "Cannot place output or bidirectional pin hram_RWDS in input pin location 90" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hram_RWDS } } } { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169009 "Cannot place output or bidirectional pin %1!s! in input pin location %2!s!" 0 0 "Design Software" 0 -1 1701185410113 ""}  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 246 0 0 } } { "db/shifter90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/db/shifter90_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/" { { 0 { 0 ""} 0 722 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } } { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 34 0 0 } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hram_RWDS } } }  } 0 176559 "Can't place %6!s! PLL \"%1!s!\" in PLL location %2!s! because I/O cell \"%3!s!\" cannot be placed in I/O pin %4!s! (port type %5!s! of the PLL)" 0 0 "Design Software" 0 -1 1701185410113 ""} { "Error" "EFSAC_FSAC_PLL_CANT_PLACE_IO" "avs_to_hram_converter_EU:EU\|shifter90:RWDS_90\|altpll:altpll_component\|shifter90_altpll:auto_generated\|pll1 PLL_1 hram_RWDS Pin_91 INCLK  " "Can't place  PLL \"avs_to_hram_converter_EU:EU\|shifter90:RWDS_90\|altpll:altpll_component\|shifter90_altpll:auto_generated\|pll1\" in PLL location PLL_1 because I/O cell \"hram_RWDS\" cannot be placed in I/O pin Pin_91 (port type INCLK of the PLL)" { { "Error" "EFIOMGR_CANNOT_PLACE_OUTPUT_BIR_PIN" "hram_RWDS 91 " "Cannot place output or bidirectional pin hram_RWDS in input pin location 91" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hram_RWDS } } } { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169009 "Cannot place output or bidirectional pin %1!s! in input pin location %2!s!" 0 0 "Design Software" 0 -1 1701185410113 ""}  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 246 0 0 } } { "db/shifter90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/db/shifter90_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/" { { 0 { 0 ""} 0 722 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } } { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 34 0 0 } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hram_RWDS } } }  } 0 176559 "Can't place %6!s! PLL \"%1!s!\" in PLL location %2!s! because I/O cell \"%3!s!\" cannot be placed in I/O pin %4!s! (port type %5!s! of the PLL)" 0 0 "Design Software" 0 -1 1701185410113 ""} { "Error" "EFSAC_FSAC_PLL_CANT_PLACE_IO" "avs_to_hram_converter_EU:EU\|shifter90:RWDS_90\|altpll:altpll_component\|shifter90_altpll:auto_generated\|pll1 PLL_1 hram_RWDS Pin_127 INCLK  " "Can't place  PLL \"avs_to_hram_converter_EU:EU\|shifter90:RWDS_90\|altpll:altpll_component\|shifter90_altpll:auto_generated\|pll1\" in PLL location PLL_1 because I/O cell \"hram_RWDS\" cannot be placed in I/O pin Pin_127 (port type INCLK of the PLL)" { { "Error" "EFIOMGR_CANNOT_PLACE_OUTPUT_BIR_PIN" "hram_RWDS 127 " "Cannot place output or bidirectional pin hram_RWDS in input pin location 127" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hram_RWDS } } } { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169009 "Cannot place output or bidirectional pin %1!s! in input pin location %2!s!" 0 0 "Design Software" 0 -1 1701185410113 ""}  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 246 0 0 } } { "db/shifter90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/db/shifter90_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/" { { 0 { 0 ""} 0 722 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } } { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 34 0 0 } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hram_RWDS } } }  } 0 176559 "Can't place %6!s! PLL \"%1!s!\" in PLL location %2!s! because I/O cell \"%3!s!\" cannot be placed in I/O pin %4!s! (port type %5!s! of the PLL)" 0 0 "Design Software" 0 -1 1701185410113 ""} { "Error" "EFSAC_FSAC_PLL_CANT_PLACE_IO" "avs_to_hram_converter_EU:EU\|shifter90:RWDS_90\|altpll:altpll_component\|shifter90_altpll:auto_generated\|pll1 PLL_1 hram_RWDS Pin_128 INCLK  " "Can't place  PLL \"avs_to_hram_converter_EU:EU\|shifter90:RWDS_90\|altpll:altpll_component\|shifter90_altpll:auto_generated\|pll1\" in PLL location PLL_1 because I/O cell \"hram_RWDS\" cannot be placed in I/O pin Pin_128 (port type INCLK of the PLL)" { { "Error" "EFIOMGR_CANNOT_PLACE_OUTPUT_BIR_PIN" "hram_RWDS 128 " "Cannot place output or bidirectional pin hram_RWDS in input pin location 128" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hram_RWDS } } } { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169009 "Cannot place output or bidirectional pin %1!s! in input pin location %2!s!" 0 0 "Design Software" 0 -1 1701185410113 ""}  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 246 0 0 } } { "db/shifter90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/db/shifter90_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/" { { 0 { 0 ""} 0 722 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } } { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 34 0 0 } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hram_RWDS } } }  } 0 176559 "Can't place %6!s! PLL \"%1!s!\" in PLL location %2!s! because I/O cell \"%3!s!\" cannot be placed in I/O pin %4!s! (port type %5!s! of the PLL)" 0 0 "Design Software" 0 -1 1701185410113 ""} { "Error" "EFSAC_FSAC_PLL_CANT_PLACE_IO" "avs_to_hram_converter_EU:EU\|shifter90:RWDS_90\|altpll:altpll_component\|shifter90_altpll:auto_generated\|pll1 PLL_1 hram_RWDS Pin_129 INCLK  " "Can't place  PLL \"avs_to_hram_converter_EU:EU\|shifter90:RWDS_90\|altpll:altpll_component\|shifter90_altpll:auto_generated\|pll1\" in PLL location PLL_1 because I/O cell \"hram_RWDS\" cannot be placed in I/O pin Pin_129 (port type INCLK of the PLL)" { { "Error" "EFIOMGR_CANNOT_PLACE_OUTPUT_BIR_PIN" "hram_RWDS 129 " "Cannot place output or bidirectional pin hram_RWDS in input pin location 129" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hram_RWDS } } } { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169009 "Cannot place output or bidirectional pin %1!s! in input pin location %2!s!" 0 0 "Design Software" 0 -1 1701185410113 ""}  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 246 0 0 } } { "db/shifter90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/db/shifter90_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/" { { 0 { 0 ""} 0 722 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } } { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 34 0 0 } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hram_RWDS } } }  } 0 176559 "Can't place %6!s! PLL \"%1!s!\" in PLL location %2!s! because I/O cell \"%3!s!\" cannot be placed in I/O pin %4!s! (port type %5!s! of the PLL)" 0 0 "Design Software" 0 -1 1701185410113 ""}  } { { "hdl/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd" 246 0 0 } } { "db/shifter90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/db/shifter90_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/" { { 0 { 0 ""} 0 722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176558 "Can't place %3!s! PLL \"%1!s!\" in PLL location %2!s! due to device constraints" 0 0 "Fitter" 0 -1 1701185410113 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701185410116 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1701185410435 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 16 s 4 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 16 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "394 " "Peak virtual memory: 394 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701185410516 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 28 16:30:10 2023 " "Processing ended: Tue Nov 28 16:30:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701185410516 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701185410516 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701185410516 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701185410516 ""}
