Generated by Fabric Compiler ( version 2020.3-Lite <build 71107> ) at Wed Nov  9 22:23:35 2022

Timing Constraint:
-------------------------------------------------------
create_clock -name {sys_clk} [get_ports {clk}] -period {10.000} -waveform {0.000 5.000} -add

Inferred clocks commands :
-------------------------------------------------------
create_generated_clock  -name {sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred}  -master_clock {sys_clk}  -source [get_ports {clk}]  -edges {1 2 3}  -edge_shift {0.000000 -2.500000 -5.000000}  [get_pins {pll1/u_pll_e1.CLKOUT0}]  -add
create_clock  -name {jtag_TCK_Inferred} -period {1000} -waveform { 0 500}  [get_ports {jtag_TCK}]  -add


IO Constraint :
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT            | DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | BUS_KEEPER     | SLEW     | DRIVE     | OFF_CHIP_TERMINATION     | PMOS_FINGER     | NMOS_FINGER     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | DIFF_DRV_STRENGTH     | DIFFOUT_EN0     | DIFFOUT_EN1     | CP_IN_MAG     | CP_HYS     | CP_DYN_TERM     | DIFF_DriveStr_0     | DIFF_DriveStr_1     | TX_VCM_0     | TX_VCM_1     | IO_REGISTER     | VIRTUAL_IO     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| gpio[0]         | inout         | U11     | 3.3       | LVCMOS33       |                | SLOW     | 4         |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| gpio[1]         | inout         | P17     | 3.3       | LVCMOS33       |                | SLOW     | 4         |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| halted_ind      | output        | U10     | 3.3       | LVCMOS33       |                | SLOW     | 4         |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| jtag_TDO        | output        | V16     | 3.3       | LVCMOS33       |                | SLOW     | 4         |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| uart_tx_pin     | output        | R18     | 3.3       | LVCMOS33       |                | SLOW     | 4         |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| clk             | input         | B5      | 3.3       | LVTTL33        |                |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| jtag_TCK        | input         | V17     | 3.3       | LVTTL33        |                |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| jtag_TDI        | input         | V18     | 3.3       | LVTTL33        |                |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| jtag_TMS        | input         | T18     | 3.3       | LVTTL33        |                |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| rst_ext_i       | input         | U12     | 3.3       | LVTTL33        |                |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| uart_rx_pin     | input         | N14     | 3.3       | LVTTL33        |                |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+-----------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst     | Clk_Inst_Name     | Net_Name        | Fanout     
+-----------------------------------------------------------------------------------------------+
| O                   | jtag_TCK_ibuf       | clkbufg_0         | ntclkbufg_0     | 228        
| CLKOUT0             | pll1/u_pll_e1       | clkbufg_1         | ntclkbufg_1     | 2763       
+-----------------------------------------------------------------------------------------------+


Reset Signal:
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                              | Rst_Source_Inst                                                   | Fanout     
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| _$$_GND_$$_                                                           | _$$_GND_$$_                                                       | 1          
| l1/uart_0/u_vld_rdy/vld_dff/N0                                        | l1/gpio_0/N9                                                      | 1380       
| l1/jtag_reset_req_o                                                   | l1/u_jtag_top/u_jtag_dm/dm_reset_req                              | 5          
| l1/u_jtag_top/u_jtag_dm/N24                                           | l1/u_jtag_top/u_jtag_dm/N24                                       | 531        
| l1/u_jtag_top/u_jtag_driver/jtag_state_0                              | l1/u_jtag_top/u_jtag_driver/jtag_state_0                          | 5          
| l1/u_jtag_top/u_jtag_driver/N266                                      | l1/u_jtag_top/u_jtag_driver/N266                                  | 1          
| l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/N0     | l1/u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/N0     | 2          
+---------------------------------------------------------------------------------------------------------------------------------------------------------+


CE Signal:
+----------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                  | CE_Source_Inst                                               | Fanout     
+----------------------------------------------------------------------------------------------------------------------------------------+
| l1/gpio_0/N133                                            | l1/gpio_0/N133                                               | 8          
| l1/gpio_0/N150                                            | l1/gpio_0/N150                                               | 8          
| l1/gpio_0/N166                                            | l1/gpio_0/N166_2                                             | 8          
| l1/gpio_0/N182                                            | l1/gpio_0/N182_3                                             | 8          
| l1/gpio_0/N124                                            | l1/gpio_0/N124                                               | 6          
| l1/gpio_0/N216                                            | l1/gpio_0/N216                                               | 8          
| l1/timer_0/N146                                           | l1/timer_0/N146                                              | 6          
| l1/timer_0/N155                                           | l1/timer_0/N155                                              | 8          
| l1/timer_0/N172                                           | l1/timer_0/N172                                              | 8          
| l1/timer_0/N188                                           | l1/timer_0/N188                                              | 8          
| l1/timer_0/N204                                           | l1/timer_0/N204                                              | 8          
| l1/uart_0/N464                                            | l1/uart_0/N464                                               | 4          
| l1/uart_0/N488                                            | l1/uart_0/N488_1                                             | 4          
| l1/uart_0/N502                                            | l1/uart_0/N502                                               | 8          
| l1/uart_0/N514                                            | l1/uart_0/N514_1                                             | 8          
| l1/uart_0/N531                                            | l1/uart_0/N531_4                                             | 8          
| l1/uart_0/N45                                             | l1/uart_0/N45                                                | 8          
| l1/uart_0/rx_recv_over                                    | l1/uart_0/N19                                                | 8          
| l1/uart_0/tx_start                                        | l1/uart_0/N18_10                                             | 8          
| l1/u_jtag_top/u_jtag_dm/N475                              | l1/u_jtag_top/u_jtag_dm/N475                                 | 32         
| l1/u_jtag_top/u_jtag_dm/N373                              | l1/u_jtag_top/u_jtag_dm/N373_1_3                             | 2          
| l1/u_jtag_top/u_jtag_dm/N392                              | l1/u_jtag_top/u_jtag_dm/N392                                 | 20         
| l1/u_jtag_top/u_jtag_dm/state_2                           | l1/u_jtag_top/u_jtag_dm/state_2                              | 32         
| l1/u_jtag_top/u_jtag_dm/N345                              | l1/u_jtag_top/u_jtag_dm/N345                                 | 32         
| l1/u_jtag_top/u_jtag_dm/N456                              | l1/u_jtag_top/u_jtag_dm/N411_1                               | 32         
| l1/u_jtag_top/u_jtag_dm/N550                              | l1/u_jtag_top/u_jtag_dm/N550                                 | 32         
| l1/u_jtag_top/u_jtag_dm/N486                              | l1/u_jtag_top/u_jtag_dm/N486                                 | 40         
| l1/u_jtag_top/u_jtag_dm/N417                              | l1/u_jtag_top/u_jtag_dm/N417                                 | 32         
| l1/u_jtag_top/u_jtag_dm/N443                              | l1/u_jtag_top/u_jtag_dm/N443                                 | 32         
| l1/u_jtag_top/u_jtag_dm/N481                              | l1/u_jtag_top/u_jtag_dm/N481                                 | 3          
| l1/u_jtag_top/u_jtag_driver/rx_valid                      | l1/u_jtag_top/u_jtag_driver/rx/recv_rdy                      | 38         
| l1/u_jtag_top/u_jtag_driver/N233                          | l1/u_jtag_top/u_jtag_driver/N233_7                           | 40         
| l1/u_jtag_top/u_jtag_driver/jtag_state_15                 | l1/u_jtag_top/u_jtag_driver/jtag_state_15                    | 5          
| l1/u_jtag_top/u_jtag_driver/N231                          | l1/u_jtag_top/u_jtag_driver/N231                             | 40         
| l1/u_tinyriscv_core/u_clint/N154                          | l1/u_tinyriscv_core/u_clint/N154                             | 37         
| l1/u_tinyriscv_core/u_clint/N157                          | l1/u_tinyriscv_core/u_clint/N157_8                           | 5          
| l1/u_tinyriscv_core/u_csr_reg/N107                        | l1/u_tinyriscv_core/u_csr_reg/N107_4                         | 32         
| l1/u_tinyriscv_core/u_csr_reg/N110                        | l1/u_tinyriscv_core/u_csr_reg/N110_2                         | 32         
| l1/u_tinyriscv_core/u_csr_reg/N113                        | l1/u_tinyriscv_core/u_csr_reg/N113_4                         | 32         
| l1/u_tinyriscv_core/u_csr_reg/N119                        | l1/u_tinyriscv_core/u_csr_reg/N119                           | 32         
| l1/u_tinyriscv_core/u_csr_reg/N116                        | l1/u_tinyriscv_core/u_csr_reg/N116                           | 32         
| l1/u_tinyriscv_core/u_csr_reg/N103                        | l1/u_tinyriscv_core/u_csr_reg/N103_2                         | 32         
| l1/u_tinyriscv_core/u_ifu/N42                             | l1/u_tinyriscv_core/u_ifu/N42                                | 32         
| l1/u_jtag_top/u_jtag_dm/rx/N52                            | l1/u_jtag_top/u_jtag_dm/rx/N52                               | 41         
| l1/u_jtag_top/u_jtag_dm/tx/N70                            | l1/u_jtag_top/u_jtag_dm/tx/N70                               | 38         
| l1/u_jtag_top/u_jtag_driver/rx/N52                        | l1/u_jtag_top/u_jtag_driver/rx/N52                           | 39         
| l1/u_jtag_top/u_jtag_driver/tx/N70                        | l1/u_jtag_top/u_jtag_driver/tx/N70                           | 40         
| _$$_VCC_$$_                                               | _$$_VCC_$$_                                                  | 48         
| _$$_GND_$$_                                               | _$$_GND_$$_                                                  | 48         
| l1/u_rom/rom111/U_ipml_spram_ram1/N842                    | l1/u_rom/rom111/U_ipml_spram_ram1/N842                       | 4          
| l1/u_tinyriscv_core/u_gpr_reg/we [1]                      | l1/u_tinyriscv_core/u_gpr_reg/N7                             | 32         
| l1/u_tinyriscv_core/u_gpr_reg/we [2]                      | l1/u_tinyriscv_core/u_gpr_reg/N15                            | 32         
| l1/u_tinyriscv_core/u_gpr_reg/we [3]                      | l1/u_tinyriscv_core/u_gpr_reg/N23                            | 32         
| l1/u_tinyriscv_core/u_gpr_reg/we [4]                      | l1/u_tinyriscv_core/u_gpr_reg/N31                            | 32         
| l1/u_tinyriscv_core/u_gpr_reg/we [5]                      | l1/u_tinyriscv_core/u_gpr_reg/N39                            | 32         
| l1/u_tinyriscv_core/u_gpr_reg/we [6]                      | l1/u_tinyriscv_core/u_gpr_reg/N47                            | 32         
| l1/u_tinyriscv_core/u_gpr_reg/we [7]                      | l1/u_tinyriscv_core/u_gpr_reg/N55                            | 32         
| l1/u_tinyriscv_core/u_gpr_reg/we [8]                      | l1/u_tinyriscv_core/u_gpr_reg/N63                            | 32         
| l1/u_tinyriscv_core/u_gpr_reg/we [9]                      | l1/u_tinyriscv_core/u_gpr_reg/N71                            | 32         
| l1/u_tinyriscv_core/u_gpr_reg/we [10]                     | l1/u_tinyriscv_core/u_gpr_reg/N79                            | 32         
| l1/u_tinyriscv_core/u_gpr_reg/we [11]                     | l1/u_tinyriscv_core/u_gpr_reg/N87                            | 32         
| l1/u_tinyriscv_core/u_gpr_reg/we [12]                     | l1/u_tinyriscv_core/u_gpr_reg/N95                            | 32         
| l1/u_tinyriscv_core/u_gpr_reg/we [13]                     | l1/u_tinyriscv_core/u_gpr_reg/N103                           | 32         
| l1/u_tinyriscv_core/u_gpr_reg/we [14]                     | l1/u_tinyriscv_core/u_gpr_reg/N111                           | 32         
| l1/u_tinyriscv_core/u_gpr_reg/we [15]                     | l1/u_tinyriscv_core/u_gpr_reg/N119                           | 32         
| l1/u_tinyriscv_core/u_gpr_reg/we [16]                     | l1/u_tinyriscv_core/u_gpr_reg/N127                           | 32         
| l1/u_tinyriscv_core/u_gpr_reg/we [17]                     | l1/u_tinyriscv_core/u_gpr_reg/N135                           | 32         
| l1/u_tinyriscv_core/u_gpr_reg/we [18]                     | l1/u_tinyriscv_core/u_gpr_reg/N143                           | 32         
| l1/u_tinyriscv_core/u_gpr_reg/we [19]                     | l1/u_tinyriscv_core/u_gpr_reg/N151                           | 32         
| l1/u_tinyriscv_core/u_gpr_reg/we [20]                     | l1/u_tinyriscv_core/u_gpr_reg/N159                           | 32         
| l1/u_tinyriscv_core/u_gpr_reg/we [21]                     | l1/u_tinyriscv_core/u_gpr_reg/N167                           | 32         
| l1/u_tinyriscv_core/u_gpr_reg/we [22]                     | l1/u_tinyriscv_core/u_gpr_reg/N175                           | 32         
| l1/u_tinyriscv_core/u_gpr_reg/we [23]                     | l1/u_tinyriscv_core/u_gpr_reg/N183                           | 32         
| l1/u_tinyriscv_core/u_gpr_reg/we [24]                     | l1/u_tinyriscv_core/u_gpr_reg/N191                           | 32         
| l1/u_tinyriscv_core/u_gpr_reg/we [25]                     | l1/u_tinyriscv_core/u_gpr_reg/N199                           | 32         
| l1/u_tinyriscv_core/u_gpr_reg/we [26]                     | l1/u_tinyriscv_core/u_gpr_reg/N207                           | 32         
| l1/u_tinyriscv_core/u_gpr_reg/we [27]                     | l1/u_tinyriscv_core/u_gpr_reg/N215                           | 32         
| l1/u_tinyriscv_core/u_gpr_reg/we [28]                     | l1/u_tinyriscv_core/u_gpr_reg/N223                           | 32         
| l1/u_tinyriscv_core/u_gpr_reg/we [29]                     | l1/u_tinyriscv_core/u_gpr_reg/N231                           | 32         
| l1/u_tinyriscv_core/u_gpr_reg/we [30]                     | l1/u_tinyriscv_core/u_gpr_reg/N239                           | 32         
| l1/u_tinyriscv_core/u_gpr_reg/we [31]                     | l1/u_tinyriscv_core/u_gpr_reg/N247                           | 32         
| l1/u_tinyriscv_core/u_ifu_idu/en                          | l1/u_tinyriscv_core/u_idu_exu/N1                             | 217        
| l1/u_tinyriscv_core/u_ifu/pc_ena                          | l1/u_tinyriscv_core/u_ifu/N20                                | 32         
| l1/u_tinyriscv_core/u_exu/u_exu_muldiv/op_mul             | l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N10                   | 64         
| l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N214     | l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N214        | 63         
| l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N220     | l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N220        | 32         
| l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N232     | l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N232_1      | 32         
| l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N237     | l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N237        | 32         
| l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N243     | l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N243        | 32         
| l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N226     | l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state_0     | 3          
| l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N200     | l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N200_7      | 33         
| l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N193     | l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N193_4      | 4          
+----------------------------------------------------------------------------------------------------------------------------------------+


Other High Fanout Signal:
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                            | Driver                                                            | Fanout     
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| ntclkbufg_1                                                         | clkbufg_1                                                         | 2763       
| l1/u_tinyriscv_core/id_rs1_raddr_o [4]                              | l1/u_tinyriscv_core/u_idu/N330[4]                                 | 258        
| l1/u_tinyriscv_core/id_rs1_raddr_o [3]                              | l1/u_tinyriscv_core/u_idu/N330[3]                                 | 258        
| l1/u_tinyriscv_core/id_rs2_raddr_o [4]                              | l1/u_tinyriscv_core/u_idu/N334[4]                                 | 258        
| l1/u_tinyriscv_core/id_rs2_raddr_o [3]                              | l1/u_tinyriscv_core/u_idu/N334[3]                                 | 257        
| l1/m1_req_vld_i                                                     | l1/u_tinyriscv_core/u_exu/u_exu_dispatch/N63                      | 254        
| l1/u_tinyriscv_core/ie_dec_info_bus_o [2]                           | l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]               | 230        
| ntclkbufg_0                                                         | clkbufg_0                                                         | 228        
| l1/u_rib/N40 [0]                                                    | l1/u_jtag_top/u_jtag_dm/N281                                      | 224        
| l1/u_tinyriscv_core/ie_dec_info_bus_o [1]                           | l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]               | 169        
| l1/u_tinyriscv_core/ie_dec_info_bus_o [0]                           | l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]               | 163        
| l1/u_tinyriscv_core/ie_dec_info_bus_o [3]                           | l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[3]               | 139        
| l1/u_tinyriscv_core/ex_csr_we_o                                     | l1/u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2                    | 138        
| l1/u_jtag_top/u_jtag_dm/rx_data_r [35]                              | l1/u_jtag_top/u_jtag_dm/rx_data_r[35]                             | 137        
| l1/u_jtag_top/u_jtag_dm/rx_data_r [34]                              | l1/u_jtag_top/u_jtag_dm/rx_data_r[34]                             | 137        
| l1/u_tinyriscv_core/id_rs1_raddr_o [2]                              | l1/u_tinyriscv_core/u_idu/N330[2]                                 | 130        
| l1/u_tinyriscv_core/id_rs2_raddr_o [2]                              | l1/u_tinyriscv_core/u_idu/N334[2]                                 | 129        
| l1/u_rom/rom111/U_ipml_spram_ram1/addr_bus_rd_sel [3]               | l1/u_rom/rom111/U_ipml_spram_ram1/N845[3]                         | 128        
| l1/u_rom/rom111/U_ipml_spram_ram1/addr_bus_rd_sel [2]               | l1/u_rom/rom111/U_ipml_spram_ram1/N845[2]                         | 128        
| l1/u_tinyriscv_core/u_exu/req_muldiv_o                              | l1/u_tinyriscv_core/u_exu/u_exu_dispatch/N61_2                    | 124        
| l1/_N17079                                                          | l1/u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_7[8]_3            | 122        
| l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [18]               | l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_18_5             | 117        
| l1/u_tinyriscv_core/u_ifu/N29                                       | l1/u_tinyriscv_core/u_idu_exu/flush_iinv                          | 117        
| l1/_N16880                                                          | l1/u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_7[8]_1            | 110        
| l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [17]               | l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_86_5             | 106        
| l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [19]               | l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_19_5             | 102        
| l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [16]               | l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_81_5             | 98         
| l1/m1_addr_i [1]                                                    | l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[1]      | 98         
| l1/u_tinyriscv_core/u_csr_reg/_N14004                               | l1/u_tinyriscv_core/u_csr_reg/N100_1                              | 97         
| l1/u_tinyriscv_core/u_exu/bjp_op_blt_o                              | l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[6]               | 96         
| l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N211_inv           | l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N211inv          | 94         
| l1/u_tinyriscv_core/u_exu/req_bjp_o                                 | l1/u_tinyriscv_core/u_exu/u_exu_dispatch/N60                      | 91         
| l1/u_tinyriscv_core/u_exu/bjp_op_bne_o                              | l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[5]               | 87         
| l1/u_jtag_top/u_jtag_dm/rx_data_r [36]                              | l1/u_jtag_top/u_jtag_dm/rx_data_r[36]                             | 76         
| l1/u_tinyriscv_core/u_exu/u_exu_mem/N181                            | l1/u_tinyriscv_core/u_exu/u_exu_mem/N181                          | 73         
| l1/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_r                  | l1/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/qout_r[0]     | 72         
| l1/u_tinyriscv_core/u_exu/alu_op_xor_o                              | l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[10]              | 72         
| l1/_N2931                                                           | l1/u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_3[16]             | 72         
| l1/u_tinyriscv_core/u_exu/u_exu_muldiv/div_ready                    | l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/ready_o          | 71         
| l1/u_rib/slave_sel [0]                                              | l1/u_rib/N355                                                     | 68         
| l1/_N16165                                                          | l1/u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_2[0]_1            | 68         
| l1/u_rib/slave_sel [1]                                              | l1/u_rib/N357_2                                                   | 67         
| l1/u_tinyriscv_core/u_gpr_reg/N253                                  | l1/u_tinyriscv_core/u_gpr_reg/N253                                | 66         
| l1/u_tinyriscv_core/id_rs1_raddr_o [1]                              | l1/u_tinyriscv_core/u_idu/N330[1]                                 | 66         
| l1/u_rom/rom111/U_ipml_spram_ram1/csb_bit0_m                        | l1/u_rib/N216_12                                                  | 65         
| l1/u_rom/rom111/U_ipml_spram_ram1/csb_bit1_bus_m [15]               | l1/u_rib/N216_13                                                  | 65         
| l1/u_tinyriscv_core/id_rs2_raddr_o [1]                              | l1/u_tinyriscv_core/u_idu/N334[1]                                 | 65         
| l1/u_tinyriscv_core/u_exu/u_exu_muldiv/muldiv_op2_r [31]            | l1/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_op2_ff/qout_r[31]      | 64         
| l1/u_tinyriscv_core/u_exu/u_exu_mem/lb_res [31]                     | l1/u_tinyriscv_core/u_exu/u_exu_mem/lb_res_3[8]                   | 64         
| l1/u_tinyriscv_core/u_idu_exu/_N876_inv                             | l1/u_tinyriscv_core/u_idu_exu/N14_1inv                            | 64         
| l1/s0_addr_o [11]                                                   | l1/u_rib/N216_11                                                  | 64         
| l1/s0_addr_o [5]                                                    | l1/u_rib/N216_5                                                   | 64         
| l1/u_ram/ram222/U_ipml_spram_ram2/addr_bus_rd_sel [1]               | l1/u_ram/ram222/U_ipml_spram_ram2/addr_bus_rd_ce[1]               | 64         
| l1/u_ram/ram222/U_ipml_spram_ram2/addr_bus_rd_sel [2]               | l1/u_ram/ram222/U_ipml_spram_ram2/addr_bus_rd_ce[2]               | 64         
| l1/s0_addr_o [7]                                                    | l1/u_rib/N216_7                                                   | 64         
| l1/s0_addr_o [4]                                                    | l1/u_rib/N216_4                                                   | 64         
| l1/u_rom/rom111/U_ipml_spram_ram1/addr_bus_rd_sel [1]               | l1/u_rom/rom111/U_ipml_spram_ram1/N845[1]                         | 64         
| l1/s0_addr_o [2]                                                    | l1/u_rib/N216_2                                                   | 64         
| l1/s0_addr_o [3]                                                    | l1/u_rib/N216_3                                                   | 64         
| l1/u_tinyriscv_core/u_exu/u_exu_muldiv/muldiv_op1_r [31]            | l1/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_op1_ff/qout_r[31]      | 64         
| l1/s0_addr_o [9]                                                    | l1/u_rib/N216_9                                                   | 64         
| l1/s0_addr_o [10]                                                   | l1/u_rib/N216_10                                                  | 64         
| l1/s0_addr_o [8]                                                    | l1/u_rib/N216_8                                                   | 64         
| l1/s0_addr_o [6]                                                    | l1/u_rib/N216_6                                                   | 64         
| l1/u_jtag_top/u_jtag_dm/N441 [0]                                    | l1/u_jtag_top/u_jtag_dm/rx_data_r[2]                              | 62         
| l1/u_tinyriscv_core/u_exu/muldiv_op_mulh_o                          | l1/u_tinyriscv_core/u_exu/u_exu_dispatch/N28_4                    | 62         
| l1/u_tinyriscv_core/u_exu/bjp_op_bgeu_o                             | l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[9]               | 62         
| l1/u_jtag_top/u_jtag_dm/_N15706                                     | l1/u_jtag_top/u_jtag_dm/N72_17[18]_2                              | 62         
| l1/u_tinyriscv_core/u_exu/_N13815                                   | l1/u_tinyriscv_core/u_exu/u_exu_dispatch/N58_1                    | 62         
| l1/u_tinyriscv_core/u_exu/u_exu_mem/N109                            | l1/u_tinyriscv_core/u_exu/u_exu_mem/N109                          | 61         
| l1/u_rib/mux_m_addr [29]                                            | l1/u_rib/N74_29_7                                                 | 58         
| l1/u_rib/mux_m_addr [28]                                            | l1/u_rib/N74_28_7                                                 | 58         
| l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/sr_shift_mask [16]     | l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_20inv            | 58         
| l1/u_tinyriscv_core/u_idu_exu/_N875_inv                             | l1/u_tinyriscv_core/u_idu_exu/N11_1inv                            | 56         
| l1/_N13798                                                          | l1/u_rib/N352_1                                                   | 54         
| l1/u_rib/N82                                                        | l1/u_rib/N25_2                                                    | 54         
| l1/u_jtag_top/u_jtag_driver/tx_valid                                | l1/u_jtag_top/u_jtag_driver/dtm_req_valid                         | 47         
| l1/u_tinyriscv_core/_N17307                                         | l1/u_tinyriscv_core/u_gpr_reg/N262_66[4]_4                        | 47         
| l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [79]               | l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_353_3            | 47         
| l1/u_tinyriscv_core/_N16954                                         | l1/u_tinyriscv_core/u_gpr_reg/N262_66[16]_1                       | 46         
| l1/u_jtag_top/u_jtag_driver/tx/state_0                              | l1/u_jtag_top/u_jtag_driver/tx/state_0                            | 45         
| l1/u_jtag_top/u_jtag_driver/_N2097                                  | l1/u_jtag_top/u_jtag_driver/N230_18                               | 44         
| l1/u_jtag_top/u_jtag_dm/rx_data_r [37]                              | l1/u_jtag_top/u_jtag_dm/rx_data_r[37]                             | 44         
| l1/u_jtag_top/u_jtag_dm/need_resp                                   | l1/u_jtag_top/u_jtag_dm/need_resp                                 | 43         
| l1/m1_addr_i [0]                                                    | l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[0]      | 43         
| l1/u_tinyriscv_core/ex_reg_we_o                                     | l1/u_tinyriscv_core/u_exu/u_exu_commit/N10_4                      | 43         
| l1/u_jtag_top/u_jtag_dm/rx/state_0                                  | l1/u_jtag_top/u_jtag_dm/rx/state_0                                | 43         
| l1/u_tinyriscv_core/ctrl_flush_o                                    | l1/u_tinyriscv_core/u_pipe_ctrl/N0_2                              | 42         
| l1/u_jtag_top/u_jtag_dm/rx_data_r [0]                               | l1/u_jtag_top/u_jtag_dm/rx_data_r[0]                              | 42         
| l1/u_jtag_top/u_jtag_dm/tx/state_0                                  | l1/u_jtag_top/u_jtag_dm/tx/state_0                                | 42         
| l1/u_jtag_top/u_jtag_driver/rx/state_0                              | l1/u_jtag_top/u_jtag_driver/rx/state_0                            | 41         
| l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N14 [16]               | l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_20_5             | 41         
| l1/u_jtag_top/u_jtag_dm/rx_data_r [38]                              | l1/u_jtag_top/u_jtag_dm/rx_data_r[38]                             | 40         
| l1/u_tinyriscv_core/u_exu/mem_reg_we_o                              | l1/u_tinyriscv_core/u_exu/u_exu_mem/N93                           | 40         
| l1/u_tinyriscv_core/_N16785                                         | l1/u_tinyriscv_core/u_gpr_reg/N255_66[16]_1                       | 40         
| l1/u_jtag_top/u_jtag_dm/rx_data_r [39]                              | l1/u_jtag_top/u_jtag_dm/rx_data_r[39]                             | 40         
| l1/u_jtag_top/u_jtag_driver/_N2088                                  | l1/u_jtag_top/u_jtag_driver/N230_9                                | 40         
| l1/u_tinyriscv_core/u_clint/N100 [1]                                | l1/u_tinyriscv_core/u_clint/csr_state_4                           | 40         
| l1/u_tinyriscv_core/u_clint/csr_state_3                             | l1/u_tinyriscv_core/u_clint/csr_state_3                           | 39         
| l1/u_tinyriscv_core/u_gpr_reg/_N16365                               | l1/u_tinyriscv_core/u_gpr_reg/N262_66[0]_1                        | 38         
+-------------------------------------------------------------------------------------------------------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 2.640625 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 4        | 30            | 14                  
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 2900     | 26304         | 12                  
| LUT                   | 5001     | 17536         | 29                  
| Distributed RAM       | 0        | 4440          | 0                   
| DLL                   | 0        | 6             | 0                   
| DQSL                  | 0        | 18            | 0                   
| DRM                   | 48       | 48            | 100                 
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 11       | 240           | 5                   
| IOCKDIV               | 0        | 12            | 0                   
| IOCKGATE              | 0        | 12            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 1        | 6             | 17                  
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 2        | 20            | 10                  
| HMEMC                 | 0        | 2             | 0                   
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Virtual IO Port Info:
NULL

Inputs and Outputs :
+---------------------------------------------------------------+
| Type       | File Name                                       
+---------------------------------------------------------------+
| Input      | D:/panguprj/tinydram/synthesize/top_syn.adf     
| Output     | D:/panguprj/tinydram/device_map/top_map.adf     
|            | D:/panguprj/tinydram/device_map/top_dmr.prt     
|            | D:/panguprj/tinydram/device_map/top.dmr         
+---------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 284,065,792 bytes
Total CPU  time to dev_map completion : 8.188 sec
Total real time to dev_map completion : 16.000 sec
