// Seed: 2777918324
`define pp_6 0
`timescale 1ps / 1ps `timescale 1ps / 1ps `timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    input id_3,
    output id_4,
    output logic id_5
);
  type_10(
      1 - 1, 1, 1, id_3 | id_3
  );
  assign id_4 = id_3;
  generate
    for (id_6 = 1; 1; id_5 = id_6) begin : id_7
      logic id_8;
    end
  endgenerate
endmodule
