/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/div_gen_v5_1_13
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap div_gen_v5_1_13 /home/feilong/Storages/fpga/000_vivado_sim_linux32/div_gen_v5_1_13
/opt/intelFPGA/18.0/modelsim_ase/bin/vcom  -32 -93 -work div_gen_v5_1_13 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/div_gen_v5_1_13/.cxl.vhdl.div_gen_v5_1_13.div_gen_v5_1_13.lin64.cmf
