Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Jan 11 17:08:50 2024
| Host         : SRZbook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_module_timing_summary_routed.rpt -pb Top_module_timing_summary_routed.pb -rpx Top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_module
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.104        0.000                      0                  118        0.189        0.000                      0                  118        4.600        0.000                       0                    63  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.104        0.000                      0                  118        0.189        0.000                      0                  118        4.600        0.000                       0                    63  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.104ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.104ns  (required time - arrival time)
  Source:                 music_unit/pre_set_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_unit/cnt2_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.564ns  (logic 1.554ns (27.932%)  route 4.010ns (72.068%))
  Logic Levels:           10  (CARRY4=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.150ns = ( 14.150 - 10.000 ) 
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.456     4.471    music_unit/clk_IBUF_BUFG
    SLICE_X12Y56         FDRE                                         r  music_unit/pre_set_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.259     4.730 r  music_unit/pre_set_reg[10]/Q
                         net (fo=68, routed)          1.509     6.239    music_unit/pre_set[10]
    SLICE_X2Y46          LUT6 (Prop_lut6_I2_O)        0.043     6.282 f  music_unit/end_cnt11_carry_i_123/O
                         net (fo=1, routed)           0.000     6.282    music_unit/end_cnt11_carry_i_123_n_0
    SLICE_X2Y46          MUXF7 (Prop_muxf7_I0_O)      0.101     6.383 f  music_unit/end_cnt11_carry_i_78/O
                         net (fo=1, routed)           0.328     6.712    music_unit/end_cnt11_carry_i_78_n_0
    SLICE_X2Y47          LUT6 (Prop_lut6_I2_O)        0.123     6.835 f  music_unit/end_cnt11_carry_i_26/O
                         net (fo=1, routed)           0.416     7.251    music_unit/end_cnt11_carry_i_26_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I5_O)        0.043     7.294 r  music_unit/end_cnt11_carry_i_5/O
                         net (fo=1, routed)           0.373     7.667    music_unit/end_cnt11_carry_i_5_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     7.969 r  music_unit/end_cnt11_carry/CO[3]
                         net (fo=1, routed)           0.000     7.969    music_unit/end_cnt11_carry_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.135 r  music_unit/end_cnt11_carry__0/O[1]
                         net (fo=1, routed)           0.599     8.734    music_unit/end_cnt11[6]
    SLICE_X7Y45          LUT6 (Prop_lut6_I1_O)        0.123     8.857 r  music_unit/end_cnt10_carry_i_2/O
                         net (fo=1, routed)           0.000     8.857    music_unit/end_cnt10_carry_i_2_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     9.052 r  music_unit/end_cnt10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.052    music_unit/end_cnt10_carry_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     9.129 r  music_unit/end_cnt10_carry__0/CO[1]
                         net (fo=20, routed)          0.463     9.592    music_unit/end_cnt10
    SLICE_X6Y55          LUT6 (Prop_lut6_I4_O)        0.122     9.714 r  music_unit/cnt2_rep[10]_i_1/O
                         net (fo=11, routed)          0.321    10.035    music_unit/cnt2_rep[10]_i_1_n_0
    SLICE_X4Y55          FDRE                                         r  music_unit/cnt2_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.375    14.150    music_unit/clk_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  music_unit/cnt2_reg_rep[0]/C
                         clock pessimism              0.328    14.478    
                         clock uncertainty           -0.035    14.443    
    SLICE_X4Y55          FDRE (Setup_fdre_C_R)       -0.304    14.139    music_unit/cnt2_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         14.139    
                         arrival time                         -10.035    
  -------------------------------------------------------------------
                         slack                                  4.104    

Slack (MET) :             4.104ns  (required time - arrival time)
  Source:                 music_unit/pre_set_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_unit/cnt2_reg_rep[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.564ns  (logic 1.554ns (27.932%)  route 4.010ns (72.068%))
  Logic Levels:           10  (CARRY4=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.150ns = ( 14.150 - 10.000 ) 
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.456     4.471    music_unit/clk_IBUF_BUFG
    SLICE_X12Y56         FDRE                                         r  music_unit/pre_set_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.259     4.730 r  music_unit/pre_set_reg[10]/Q
                         net (fo=68, routed)          1.509     6.239    music_unit/pre_set[10]
    SLICE_X2Y46          LUT6 (Prop_lut6_I2_O)        0.043     6.282 f  music_unit/end_cnt11_carry_i_123/O
                         net (fo=1, routed)           0.000     6.282    music_unit/end_cnt11_carry_i_123_n_0
    SLICE_X2Y46          MUXF7 (Prop_muxf7_I0_O)      0.101     6.383 f  music_unit/end_cnt11_carry_i_78/O
                         net (fo=1, routed)           0.328     6.712    music_unit/end_cnt11_carry_i_78_n_0
    SLICE_X2Y47          LUT6 (Prop_lut6_I2_O)        0.123     6.835 f  music_unit/end_cnt11_carry_i_26/O
                         net (fo=1, routed)           0.416     7.251    music_unit/end_cnt11_carry_i_26_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I5_O)        0.043     7.294 r  music_unit/end_cnt11_carry_i_5/O
                         net (fo=1, routed)           0.373     7.667    music_unit/end_cnt11_carry_i_5_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     7.969 r  music_unit/end_cnt11_carry/CO[3]
                         net (fo=1, routed)           0.000     7.969    music_unit/end_cnt11_carry_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.135 r  music_unit/end_cnt11_carry__0/O[1]
                         net (fo=1, routed)           0.599     8.734    music_unit/end_cnt11[6]
    SLICE_X7Y45          LUT6 (Prop_lut6_I1_O)        0.123     8.857 r  music_unit/end_cnt10_carry_i_2/O
                         net (fo=1, routed)           0.000     8.857    music_unit/end_cnt10_carry_i_2_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     9.052 r  music_unit/end_cnt10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.052    music_unit/end_cnt10_carry_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     9.129 r  music_unit/end_cnt10_carry__0/CO[1]
                         net (fo=20, routed)          0.463     9.592    music_unit/end_cnt10
    SLICE_X6Y55          LUT6 (Prop_lut6_I4_O)        0.122     9.714 r  music_unit/cnt2_rep[10]_i_1/O
                         net (fo=11, routed)          0.321    10.035    music_unit/cnt2_rep[10]_i_1_n_0
    SLICE_X4Y55          FDRE                                         r  music_unit/cnt2_reg_rep[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.375    14.150    music_unit/clk_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  music_unit/cnt2_reg_rep[3]/C
                         clock pessimism              0.328    14.478    
                         clock uncertainty           -0.035    14.443    
    SLICE_X4Y55          FDRE (Setup_fdre_C_R)       -0.304    14.139    music_unit/cnt2_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         14.139    
                         arrival time                         -10.035    
  -------------------------------------------------------------------
                         slack                                  4.104    

Slack (MET) :             4.104ns  (required time - arrival time)
  Source:                 music_unit/pre_set_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_unit/cnt2_reg_rep[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.564ns  (logic 1.554ns (27.932%)  route 4.010ns (72.068%))
  Logic Levels:           10  (CARRY4=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.150ns = ( 14.150 - 10.000 ) 
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.456     4.471    music_unit/clk_IBUF_BUFG
    SLICE_X12Y56         FDRE                                         r  music_unit/pre_set_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.259     4.730 r  music_unit/pre_set_reg[10]/Q
                         net (fo=68, routed)          1.509     6.239    music_unit/pre_set[10]
    SLICE_X2Y46          LUT6 (Prop_lut6_I2_O)        0.043     6.282 f  music_unit/end_cnt11_carry_i_123/O
                         net (fo=1, routed)           0.000     6.282    music_unit/end_cnt11_carry_i_123_n_0
    SLICE_X2Y46          MUXF7 (Prop_muxf7_I0_O)      0.101     6.383 f  music_unit/end_cnt11_carry_i_78/O
                         net (fo=1, routed)           0.328     6.712    music_unit/end_cnt11_carry_i_78_n_0
    SLICE_X2Y47          LUT6 (Prop_lut6_I2_O)        0.123     6.835 f  music_unit/end_cnt11_carry_i_26/O
                         net (fo=1, routed)           0.416     7.251    music_unit/end_cnt11_carry_i_26_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I5_O)        0.043     7.294 r  music_unit/end_cnt11_carry_i_5/O
                         net (fo=1, routed)           0.373     7.667    music_unit/end_cnt11_carry_i_5_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     7.969 r  music_unit/end_cnt11_carry/CO[3]
                         net (fo=1, routed)           0.000     7.969    music_unit/end_cnt11_carry_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.135 r  music_unit/end_cnt11_carry__0/O[1]
                         net (fo=1, routed)           0.599     8.734    music_unit/end_cnt11[6]
    SLICE_X7Y45          LUT6 (Prop_lut6_I1_O)        0.123     8.857 r  music_unit/end_cnt10_carry_i_2/O
                         net (fo=1, routed)           0.000     8.857    music_unit/end_cnt10_carry_i_2_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     9.052 r  music_unit/end_cnt10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.052    music_unit/end_cnt10_carry_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     9.129 r  music_unit/end_cnt10_carry__0/CO[1]
                         net (fo=20, routed)          0.463     9.592    music_unit/end_cnt10
    SLICE_X6Y55          LUT6 (Prop_lut6_I4_O)        0.122     9.714 r  music_unit/cnt2_rep[10]_i_1/O
                         net (fo=11, routed)          0.321    10.035    music_unit/cnt2_rep[10]_i_1_n_0
    SLICE_X4Y55          FDRE                                         r  music_unit/cnt2_reg_rep[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.375    14.150    music_unit/clk_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  music_unit/cnt2_reg_rep[5]/C
                         clock pessimism              0.328    14.478    
                         clock uncertainty           -0.035    14.443    
    SLICE_X4Y55          FDRE (Setup_fdre_C_R)       -0.304    14.139    music_unit/cnt2_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         14.139    
                         arrival time                         -10.035    
  -------------------------------------------------------------------
                         slack                                  4.104    

Slack (MET) :             4.106ns  (required time - arrival time)
  Source:                 music_unit/pre_set_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_unit/cnt2_reg_rep[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.561ns  (logic 1.554ns (27.942%)  route 4.007ns (72.058%))
  Logic Levels:           10  (CARRY4=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.150ns = ( 14.150 - 10.000 ) 
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.456     4.471    music_unit/clk_IBUF_BUFG
    SLICE_X12Y56         FDRE                                         r  music_unit/pre_set_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.259     4.730 r  music_unit/pre_set_reg[10]/Q
                         net (fo=68, routed)          1.509     6.239    music_unit/pre_set[10]
    SLICE_X2Y46          LUT6 (Prop_lut6_I2_O)        0.043     6.282 f  music_unit/end_cnt11_carry_i_123/O
                         net (fo=1, routed)           0.000     6.282    music_unit/end_cnt11_carry_i_123_n_0
    SLICE_X2Y46          MUXF7 (Prop_muxf7_I0_O)      0.101     6.383 f  music_unit/end_cnt11_carry_i_78/O
                         net (fo=1, routed)           0.328     6.712    music_unit/end_cnt11_carry_i_78_n_0
    SLICE_X2Y47          LUT6 (Prop_lut6_I2_O)        0.123     6.835 f  music_unit/end_cnt11_carry_i_26/O
                         net (fo=1, routed)           0.416     7.251    music_unit/end_cnt11_carry_i_26_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I5_O)        0.043     7.294 r  music_unit/end_cnt11_carry_i_5/O
                         net (fo=1, routed)           0.373     7.667    music_unit/end_cnt11_carry_i_5_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     7.969 r  music_unit/end_cnt11_carry/CO[3]
                         net (fo=1, routed)           0.000     7.969    music_unit/end_cnt11_carry_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.135 r  music_unit/end_cnt11_carry__0/O[1]
                         net (fo=1, routed)           0.599     8.734    music_unit/end_cnt11[6]
    SLICE_X7Y45          LUT6 (Prop_lut6_I1_O)        0.123     8.857 r  music_unit/end_cnt10_carry_i_2/O
                         net (fo=1, routed)           0.000     8.857    music_unit/end_cnt10_carry_i_2_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     9.052 r  music_unit/end_cnt10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.052    music_unit/end_cnt10_carry_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     9.129 r  music_unit/end_cnt10_carry__0/CO[1]
                         net (fo=20, routed)          0.463     9.592    music_unit/end_cnt10
    SLICE_X6Y55          LUT6 (Prop_lut6_I4_O)        0.122     9.714 r  music_unit/cnt2_rep[10]_i_1/O
                         net (fo=11, routed)          0.319    10.033    music_unit/cnt2_rep[10]_i_1_n_0
    SLICE_X5Y55          FDRE                                         r  music_unit/cnt2_reg_rep[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.375    14.150    music_unit/clk_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  music_unit/cnt2_reg_rep[1]/C
                         clock pessimism              0.328    14.478    
                         clock uncertainty           -0.035    14.443    
    SLICE_X5Y55          FDRE (Setup_fdre_C_R)       -0.304    14.139    music_unit/cnt2_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         14.139    
                         arrival time                         -10.033    
  -------------------------------------------------------------------
                         slack                                  4.106    

Slack (MET) :             4.122ns  (required time - arrival time)
  Source:                 music_unit/pre_set_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_unit/cnt2_reg_rep[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 1.554ns (28.029%)  route 3.990ns (71.971%))
  Logic Levels:           10  (CARRY4=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.149ns = ( 14.149 - 10.000 ) 
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.456     4.471    music_unit/clk_IBUF_BUFG
    SLICE_X12Y56         FDRE                                         r  music_unit/pre_set_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.259     4.730 r  music_unit/pre_set_reg[10]/Q
                         net (fo=68, routed)          1.509     6.239    music_unit/pre_set[10]
    SLICE_X2Y46          LUT6 (Prop_lut6_I2_O)        0.043     6.282 f  music_unit/end_cnt11_carry_i_123/O
                         net (fo=1, routed)           0.000     6.282    music_unit/end_cnt11_carry_i_123_n_0
    SLICE_X2Y46          MUXF7 (Prop_muxf7_I0_O)      0.101     6.383 f  music_unit/end_cnt11_carry_i_78/O
                         net (fo=1, routed)           0.328     6.712    music_unit/end_cnt11_carry_i_78_n_0
    SLICE_X2Y47          LUT6 (Prop_lut6_I2_O)        0.123     6.835 f  music_unit/end_cnt11_carry_i_26/O
                         net (fo=1, routed)           0.416     7.251    music_unit/end_cnt11_carry_i_26_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I5_O)        0.043     7.294 r  music_unit/end_cnt11_carry_i_5/O
                         net (fo=1, routed)           0.373     7.667    music_unit/end_cnt11_carry_i_5_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     7.969 r  music_unit/end_cnt11_carry/CO[3]
                         net (fo=1, routed)           0.000     7.969    music_unit/end_cnt11_carry_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.135 r  music_unit/end_cnt11_carry__0/O[1]
                         net (fo=1, routed)           0.599     8.734    music_unit/end_cnt11[6]
    SLICE_X7Y45          LUT6 (Prop_lut6_I1_O)        0.123     8.857 r  music_unit/end_cnt10_carry_i_2/O
                         net (fo=1, routed)           0.000     8.857    music_unit/end_cnt10_carry_i_2_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     9.052 r  music_unit/end_cnt10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.052    music_unit/end_cnt10_carry_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     9.129 r  music_unit/end_cnt10_carry__0/CO[1]
                         net (fo=20, routed)          0.463     9.592    music_unit/end_cnt10
    SLICE_X6Y55          LUT6 (Prop_lut6_I4_O)        0.122     9.714 r  music_unit/cnt2_rep[10]_i_1/O
                         net (fo=11, routed)          0.302    10.015    music_unit/cnt2_rep[10]_i_1_n_0
    SLICE_X5Y56          FDRE                                         r  music_unit/cnt2_reg_rep[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.374    14.149    music_unit/clk_IBUF_BUFG
    SLICE_X5Y56          FDRE                                         r  music_unit/cnt2_reg_rep[10]/C
                         clock pessimism              0.328    14.477    
                         clock uncertainty           -0.035    14.442    
    SLICE_X5Y56          FDRE (Setup_fdre_C_R)       -0.304    14.138    music_unit/cnt2_reg_rep[10]
  -------------------------------------------------------------------
                         required time                         14.138    
                         arrival time                         -10.015    
  -------------------------------------------------------------------
                         slack                                  4.122    

Slack (MET) :             4.122ns  (required time - arrival time)
  Source:                 music_unit/pre_set_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_unit/cnt2_reg_rep[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 1.554ns (28.029%)  route 3.990ns (71.971%))
  Logic Levels:           10  (CARRY4=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.149ns = ( 14.149 - 10.000 ) 
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.456     4.471    music_unit/clk_IBUF_BUFG
    SLICE_X12Y56         FDRE                                         r  music_unit/pre_set_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.259     4.730 r  music_unit/pre_set_reg[10]/Q
                         net (fo=68, routed)          1.509     6.239    music_unit/pre_set[10]
    SLICE_X2Y46          LUT6 (Prop_lut6_I2_O)        0.043     6.282 f  music_unit/end_cnt11_carry_i_123/O
                         net (fo=1, routed)           0.000     6.282    music_unit/end_cnt11_carry_i_123_n_0
    SLICE_X2Y46          MUXF7 (Prop_muxf7_I0_O)      0.101     6.383 f  music_unit/end_cnt11_carry_i_78/O
                         net (fo=1, routed)           0.328     6.712    music_unit/end_cnt11_carry_i_78_n_0
    SLICE_X2Y47          LUT6 (Prop_lut6_I2_O)        0.123     6.835 f  music_unit/end_cnt11_carry_i_26/O
                         net (fo=1, routed)           0.416     7.251    music_unit/end_cnt11_carry_i_26_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I5_O)        0.043     7.294 r  music_unit/end_cnt11_carry_i_5/O
                         net (fo=1, routed)           0.373     7.667    music_unit/end_cnt11_carry_i_5_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     7.969 r  music_unit/end_cnt11_carry/CO[3]
                         net (fo=1, routed)           0.000     7.969    music_unit/end_cnt11_carry_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.135 r  music_unit/end_cnt11_carry__0/O[1]
                         net (fo=1, routed)           0.599     8.734    music_unit/end_cnt11[6]
    SLICE_X7Y45          LUT6 (Prop_lut6_I1_O)        0.123     8.857 r  music_unit/end_cnt10_carry_i_2/O
                         net (fo=1, routed)           0.000     8.857    music_unit/end_cnt10_carry_i_2_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     9.052 r  music_unit/end_cnt10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.052    music_unit/end_cnt10_carry_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     9.129 r  music_unit/end_cnt10_carry__0/CO[1]
                         net (fo=20, routed)          0.463     9.592    music_unit/end_cnt10
    SLICE_X6Y55          LUT6 (Prop_lut6_I4_O)        0.122     9.714 r  music_unit/cnt2_rep[10]_i_1/O
                         net (fo=11, routed)          0.302    10.015    music_unit/cnt2_rep[10]_i_1_n_0
    SLICE_X5Y56          FDRE                                         r  music_unit/cnt2_reg_rep[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.374    14.149    music_unit/clk_IBUF_BUFG
    SLICE_X5Y56          FDRE                                         r  music_unit/cnt2_reg_rep[6]/C
                         clock pessimism              0.328    14.477    
                         clock uncertainty           -0.035    14.442    
    SLICE_X5Y56          FDRE (Setup_fdre_C_R)       -0.304    14.138    music_unit/cnt2_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         14.138    
                         arrival time                         -10.015    
  -------------------------------------------------------------------
                         slack                                  4.122    

Slack (MET) :             4.122ns  (required time - arrival time)
  Source:                 music_unit/pre_set_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_unit/cnt2_reg_rep[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 1.554ns (28.029%)  route 3.990ns (71.971%))
  Logic Levels:           10  (CARRY4=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.149ns = ( 14.149 - 10.000 ) 
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.456     4.471    music_unit/clk_IBUF_BUFG
    SLICE_X12Y56         FDRE                                         r  music_unit/pre_set_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.259     4.730 r  music_unit/pre_set_reg[10]/Q
                         net (fo=68, routed)          1.509     6.239    music_unit/pre_set[10]
    SLICE_X2Y46          LUT6 (Prop_lut6_I2_O)        0.043     6.282 f  music_unit/end_cnt11_carry_i_123/O
                         net (fo=1, routed)           0.000     6.282    music_unit/end_cnt11_carry_i_123_n_0
    SLICE_X2Y46          MUXF7 (Prop_muxf7_I0_O)      0.101     6.383 f  music_unit/end_cnt11_carry_i_78/O
                         net (fo=1, routed)           0.328     6.712    music_unit/end_cnt11_carry_i_78_n_0
    SLICE_X2Y47          LUT6 (Prop_lut6_I2_O)        0.123     6.835 f  music_unit/end_cnt11_carry_i_26/O
                         net (fo=1, routed)           0.416     7.251    music_unit/end_cnt11_carry_i_26_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I5_O)        0.043     7.294 r  music_unit/end_cnt11_carry_i_5/O
                         net (fo=1, routed)           0.373     7.667    music_unit/end_cnt11_carry_i_5_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     7.969 r  music_unit/end_cnt11_carry/CO[3]
                         net (fo=1, routed)           0.000     7.969    music_unit/end_cnt11_carry_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.135 r  music_unit/end_cnt11_carry__0/O[1]
                         net (fo=1, routed)           0.599     8.734    music_unit/end_cnt11[6]
    SLICE_X7Y45          LUT6 (Prop_lut6_I1_O)        0.123     8.857 r  music_unit/end_cnt10_carry_i_2/O
                         net (fo=1, routed)           0.000     8.857    music_unit/end_cnt10_carry_i_2_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     9.052 r  music_unit/end_cnt10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.052    music_unit/end_cnt10_carry_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     9.129 r  music_unit/end_cnt10_carry__0/CO[1]
                         net (fo=20, routed)          0.463     9.592    music_unit/end_cnt10
    SLICE_X6Y55          LUT6 (Prop_lut6_I4_O)        0.122     9.714 r  music_unit/cnt2_rep[10]_i_1/O
                         net (fo=11, routed)          0.302    10.015    music_unit/cnt2_rep[10]_i_1_n_0
    SLICE_X5Y56          FDRE                                         r  music_unit/cnt2_reg_rep[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.374    14.149    music_unit/clk_IBUF_BUFG
    SLICE_X5Y56          FDRE                                         r  music_unit/cnt2_reg_rep[7]/C
                         clock pessimism              0.328    14.477    
                         clock uncertainty           -0.035    14.442    
    SLICE_X5Y56          FDRE (Setup_fdre_C_R)       -0.304    14.138    music_unit/cnt2_reg_rep[7]
  -------------------------------------------------------------------
                         required time                         14.138    
                         arrival time                         -10.015    
  -------------------------------------------------------------------
                         slack                                  4.122    

Slack (MET) :             4.122ns  (required time - arrival time)
  Source:                 music_unit/pre_set_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_unit/cnt2_reg_rep[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 1.554ns (28.029%)  route 3.990ns (71.971%))
  Logic Levels:           10  (CARRY4=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.149ns = ( 14.149 - 10.000 ) 
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.456     4.471    music_unit/clk_IBUF_BUFG
    SLICE_X12Y56         FDRE                                         r  music_unit/pre_set_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.259     4.730 r  music_unit/pre_set_reg[10]/Q
                         net (fo=68, routed)          1.509     6.239    music_unit/pre_set[10]
    SLICE_X2Y46          LUT6 (Prop_lut6_I2_O)        0.043     6.282 f  music_unit/end_cnt11_carry_i_123/O
                         net (fo=1, routed)           0.000     6.282    music_unit/end_cnt11_carry_i_123_n_0
    SLICE_X2Y46          MUXF7 (Prop_muxf7_I0_O)      0.101     6.383 f  music_unit/end_cnt11_carry_i_78/O
                         net (fo=1, routed)           0.328     6.712    music_unit/end_cnt11_carry_i_78_n_0
    SLICE_X2Y47          LUT6 (Prop_lut6_I2_O)        0.123     6.835 f  music_unit/end_cnt11_carry_i_26/O
                         net (fo=1, routed)           0.416     7.251    music_unit/end_cnt11_carry_i_26_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I5_O)        0.043     7.294 r  music_unit/end_cnt11_carry_i_5/O
                         net (fo=1, routed)           0.373     7.667    music_unit/end_cnt11_carry_i_5_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     7.969 r  music_unit/end_cnt11_carry/CO[3]
                         net (fo=1, routed)           0.000     7.969    music_unit/end_cnt11_carry_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.135 r  music_unit/end_cnt11_carry__0/O[1]
                         net (fo=1, routed)           0.599     8.734    music_unit/end_cnt11[6]
    SLICE_X7Y45          LUT6 (Prop_lut6_I1_O)        0.123     8.857 r  music_unit/end_cnt10_carry_i_2/O
                         net (fo=1, routed)           0.000     8.857    music_unit/end_cnt10_carry_i_2_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     9.052 r  music_unit/end_cnt10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.052    music_unit/end_cnt10_carry_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     9.129 r  music_unit/end_cnt10_carry__0/CO[1]
                         net (fo=20, routed)          0.463     9.592    music_unit/end_cnt10
    SLICE_X6Y55          LUT6 (Prop_lut6_I4_O)        0.122     9.714 r  music_unit/cnt2_rep[10]_i_1/O
                         net (fo=11, routed)          0.302    10.015    music_unit/cnt2_rep[10]_i_1_n_0
    SLICE_X5Y56          FDRE                                         r  music_unit/cnt2_reg_rep[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.374    14.149    music_unit/clk_IBUF_BUFG
    SLICE_X5Y56          FDRE                                         r  music_unit/cnt2_reg_rep[8]/C
                         clock pessimism              0.328    14.477    
                         clock uncertainty           -0.035    14.442    
    SLICE_X5Y56          FDRE (Setup_fdre_C_R)       -0.304    14.138    music_unit/cnt2_reg_rep[8]
  -------------------------------------------------------------------
                         required time                         14.138    
                         arrival time                         -10.015    
  -------------------------------------------------------------------
                         slack                                  4.122    

Slack (MET) :             4.122ns  (required time - arrival time)
  Source:                 music_unit/pre_set_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_unit/cnt2_reg_rep[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 1.554ns (28.029%)  route 3.990ns (71.971%))
  Logic Levels:           10  (CARRY4=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.149ns = ( 14.149 - 10.000 ) 
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.456     4.471    music_unit/clk_IBUF_BUFG
    SLICE_X12Y56         FDRE                                         r  music_unit/pre_set_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.259     4.730 r  music_unit/pre_set_reg[10]/Q
                         net (fo=68, routed)          1.509     6.239    music_unit/pre_set[10]
    SLICE_X2Y46          LUT6 (Prop_lut6_I2_O)        0.043     6.282 f  music_unit/end_cnt11_carry_i_123/O
                         net (fo=1, routed)           0.000     6.282    music_unit/end_cnt11_carry_i_123_n_0
    SLICE_X2Y46          MUXF7 (Prop_muxf7_I0_O)      0.101     6.383 f  music_unit/end_cnt11_carry_i_78/O
                         net (fo=1, routed)           0.328     6.712    music_unit/end_cnt11_carry_i_78_n_0
    SLICE_X2Y47          LUT6 (Prop_lut6_I2_O)        0.123     6.835 f  music_unit/end_cnt11_carry_i_26/O
                         net (fo=1, routed)           0.416     7.251    music_unit/end_cnt11_carry_i_26_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I5_O)        0.043     7.294 r  music_unit/end_cnt11_carry_i_5/O
                         net (fo=1, routed)           0.373     7.667    music_unit/end_cnt11_carry_i_5_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     7.969 r  music_unit/end_cnt11_carry/CO[3]
                         net (fo=1, routed)           0.000     7.969    music_unit/end_cnt11_carry_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.135 r  music_unit/end_cnt11_carry__0/O[1]
                         net (fo=1, routed)           0.599     8.734    music_unit/end_cnt11[6]
    SLICE_X7Y45          LUT6 (Prop_lut6_I1_O)        0.123     8.857 r  music_unit/end_cnt10_carry_i_2/O
                         net (fo=1, routed)           0.000     8.857    music_unit/end_cnt10_carry_i_2_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     9.052 r  music_unit/end_cnt10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.052    music_unit/end_cnt10_carry_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     9.129 r  music_unit/end_cnt10_carry__0/CO[1]
                         net (fo=20, routed)          0.463     9.592    music_unit/end_cnt10
    SLICE_X6Y55          LUT6 (Prop_lut6_I4_O)        0.122     9.714 r  music_unit/cnt2_rep[10]_i_1/O
                         net (fo=11, routed)          0.302    10.015    music_unit/cnt2_rep[10]_i_1_n_0
    SLICE_X5Y56          FDRE                                         r  music_unit/cnt2_reg_rep[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.374    14.149    music_unit/clk_IBUF_BUFG
    SLICE_X5Y56          FDRE                                         r  music_unit/cnt2_reg_rep[9]/C
                         clock pessimism              0.328    14.477    
                         clock uncertainty           -0.035    14.442    
    SLICE_X5Y56          FDRE (Setup_fdre_C_R)       -0.304    14.138    music_unit/cnt2_reg_rep[9]
  -------------------------------------------------------------------
                         required time                         14.138    
                         arrival time                         -10.015    
  -------------------------------------------------------------------
                         slack                                  4.122    

Slack (MET) :             4.200ns  (required time - arrival time)
  Source:                 music_unit/pre_set_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_unit/cnt2_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 1.554ns (28.429%)  route 3.912ns (71.571%))
  Logic Levels:           10  (CARRY4=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.149ns = ( 14.149 - 10.000 ) 
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.456     4.471    music_unit/clk_IBUF_BUFG
    SLICE_X12Y56         FDRE                                         r  music_unit/pre_set_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.259     4.730 r  music_unit/pre_set_reg[10]/Q
                         net (fo=68, routed)          1.509     6.239    music_unit/pre_set[10]
    SLICE_X2Y46          LUT6 (Prop_lut6_I2_O)        0.043     6.282 f  music_unit/end_cnt11_carry_i_123/O
                         net (fo=1, routed)           0.000     6.282    music_unit/end_cnt11_carry_i_123_n_0
    SLICE_X2Y46          MUXF7 (Prop_muxf7_I0_O)      0.101     6.383 f  music_unit/end_cnt11_carry_i_78/O
                         net (fo=1, routed)           0.328     6.712    music_unit/end_cnt11_carry_i_78_n_0
    SLICE_X2Y47          LUT6 (Prop_lut6_I2_O)        0.123     6.835 f  music_unit/end_cnt11_carry_i_26/O
                         net (fo=1, routed)           0.416     7.251    music_unit/end_cnt11_carry_i_26_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I5_O)        0.043     7.294 r  music_unit/end_cnt11_carry_i_5/O
                         net (fo=1, routed)           0.373     7.667    music_unit/end_cnt11_carry_i_5_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     7.969 r  music_unit/end_cnt11_carry/CO[3]
                         net (fo=1, routed)           0.000     7.969    music_unit/end_cnt11_carry_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.135 r  music_unit/end_cnt11_carry__0/O[1]
                         net (fo=1, routed)           0.599     8.734    music_unit/end_cnt11[6]
    SLICE_X7Y45          LUT6 (Prop_lut6_I1_O)        0.123     8.857 r  music_unit/end_cnt10_carry_i_2/O
                         net (fo=1, routed)           0.000     8.857    music_unit/end_cnt10_carry_i_2_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     9.052 r  music_unit/end_cnt10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.052    music_unit/end_cnt10_carry_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     9.129 r  music_unit/end_cnt10_carry__0/CO[1]
                         net (fo=20, routed)          0.463     9.592    music_unit/end_cnt10
    SLICE_X6Y55          LUT6 (Prop_lut6_I4_O)        0.122     9.714 r  music_unit/cnt2_rep[10]_i_1/O
                         net (fo=11, routed)          0.224     9.937    music_unit/cnt2_rep[10]_i_1_n_0
    SLICE_X7Y56          FDRE                                         r  music_unit/cnt2_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.374    14.149    music_unit/clk_IBUF_BUFG
    SLICE_X7Y56          FDRE                                         r  music_unit/cnt2_reg_rep[2]/C
                         clock pessimism              0.328    14.477    
                         clock uncertainty           -0.035    14.442    
    SLICE_X7Y56          FDRE (Setup_fdre_C_R)       -0.304    14.138    music_unit/cnt2_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         14.138    
                         arrival time                          -9.937    
  -------------------------------------------------------------------
                         slack                                  4.200    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 music_unit/cnt0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_unit/cnt0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.253ns (63.228%)  route 0.147ns (36.772%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.717     1.963    music_unit/clk_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  music_unit/cnt0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.100     2.063 r  music_unit/cnt0_reg[11]/Q
                         net (fo=4, routed)           0.146     2.209    music_unit/cnt0_reg[11]
    SLICE_X4Y49          LUT2 (Prop_lut2_I0_O)        0.028     2.237 r  music_unit/cnt0[8]_i_2/O
                         net (fo=1, routed)           0.000     2.237    music_unit/cnt0[8]_i_2_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     2.321 r  music_unit/cnt0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.322    music_unit/cnt0_reg[8]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.363 r  music_unit/cnt0_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.363    music_unit/cnt0_reg[12]_i_1_n_7
    SLICE_X4Y50          FDRE                                         r  music_unit/cnt0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.885     2.370    music_unit/clk_IBUF_BUFG
    SLICE_X4Y50          FDRE                                         r  music_unit/cnt0_reg[12]/C
                         clock pessimism             -0.267     2.103    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.071     2.174    music_unit/cnt0_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 music_unit/cnt2_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_unit/cnt2_reg_rep[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.157ns (62.319%)  route 0.095ns (37.681%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.664     1.910    music_unit/clk_IBUF_BUFG
    SLICE_X5Y56          FDRE                                         r  music_unit/cnt2_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.091     2.001 r  music_unit/cnt2_reg_rep[6]/Q
                         net (fo=107, routed)         0.095     2.096    music_unit/cnt2[6]
    SLICE_X5Y56          LUT6 (Prop_lut6_I1_O)        0.066     2.162 r  music_unit/cnt2_rep[10]_i_3/O
                         net (fo=1, routed)           0.000     2.162    music_unit/cnt20[10]
    SLICE_X5Y56          FDRE                                         r  music_unit/cnt2_reg_rep[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.884     2.369    music_unit/clk_IBUF_BUFG
    SLICE_X5Y56          FDRE                                         r  music_unit/cnt2_reg_rep[10]/C
                         clock pessimism             -0.459     1.910    
    SLICE_X5Y56          FDRE (Hold_fdre_C_D)         0.060     1.970    music_unit/cnt2_reg_rep[10]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 music_unit/cnt0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_unit/cnt0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.264ns (64.212%)  route 0.147ns (35.788%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.717     1.963    music_unit/clk_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  music_unit/cnt0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.100     2.063 r  music_unit/cnt0_reg[11]/Q
                         net (fo=4, routed)           0.146     2.209    music_unit/cnt0_reg[11]
    SLICE_X4Y49          LUT2 (Prop_lut2_I0_O)        0.028     2.237 r  music_unit/cnt0[8]_i_2/O
                         net (fo=1, routed)           0.000     2.237    music_unit/cnt0[8]_i_2_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     2.321 r  music_unit/cnt0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.322    music_unit/cnt0_reg[8]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     2.374 r  music_unit/cnt0_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.374    music_unit/cnt0_reg[12]_i_1_n_5
    SLICE_X4Y50          FDRE                                         r  music_unit/cnt0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.885     2.370    music_unit/clk_IBUF_BUFG
    SLICE_X4Y50          FDRE                                         r  music_unit/cnt0_reg[14]/C
                         clock pessimism             -0.267     2.103    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.071     2.174    music_unit/cnt0_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 music_unit/cnt2_reg_rep[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_unit/pre_set_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.175ns (56.960%)  route 0.132ns (43.040%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.664     1.910    music_unit/clk_IBUF_BUFG
    SLICE_X5Y56          FDRE                                         r  music_unit/cnt2_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.100     2.010 r  music_unit/cnt2_reg_rep[8]/Q
                         net (fo=21, routed)          0.132     2.142    music_unit/cnt2[8]
    SLICE_X6Y56          MUXF7 (Prop_muxf7_S_O)       0.075     2.217 r  music_unit/pre_set_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.217    music_unit/pre_set_reg[5]_i_1_n_0
    SLICE_X6Y56          FDRE                                         r  music_unit/pre_set_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.884     2.369    music_unit/clk_IBUF_BUFG
    SLICE_X6Y56          FDRE                                         r  music_unit/pre_set_reg[5]/C
                         clock pessimism             -0.445     1.924    
    SLICE_X6Y56          FDRE (Hold_fdre_C_D)         0.092     2.016    music_unit/pre_set_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 music_unit/cnt0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_unit/cnt0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.272ns (64.895%)  route 0.147ns (35.105%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.717     1.963    music_unit/clk_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  music_unit/cnt0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.100     2.063 r  music_unit/cnt0_reg[11]/Q
                         net (fo=4, routed)           0.146     2.209    music_unit/cnt0_reg[11]
    SLICE_X4Y49          LUT2 (Prop_lut2_I0_O)        0.028     2.237 r  music_unit/cnt0[8]_i_2/O
                         net (fo=1, routed)           0.000     2.237    music_unit/cnt0[8]_i_2_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     2.321 r  music_unit/cnt0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.322    music_unit/cnt0_reg[8]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.382 r  music_unit/cnt0_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.382    music_unit/cnt0_reg[12]_i_1_n_6
    SLICE_X4Y50          FDRE                                         r  music_unit/cnt0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.885     2.370    music_unit/clk_IBUF_BUFG
    SLICE_X4Y50          FDRE                                         r  music_unit/cnt0_reg[13]/C
                         clock pessimism             -0.267     2.103    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.071     2.174    music_unit/cnt0_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 music_unit/cnt0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_unit/cnt0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.277ns (65.309%)  route 0.147ns (34.691%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.717     1.963    music_unit/clk_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  music_unit/cnt0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.100     2.063 r  music_unit/cnt0_reg[11]/Q
                         net (fo=4, routed)           0.146     2.209    music_unit/cnt0_reg[11]
    SLICE_X4Y49          LUT2 (Prop_lut2_I0_O)        0.028     2.237 r  music_unit/cnt0[8]_i_2/O
                         net (fo=1, routed)           0.000     2.237    music_unit/cnt0[8]_i_2_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     2.321 r  music_unit/cnt0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.322    music_unit/cnt0_reg[8]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     2.387 r  music_unit/cnt0_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.387    music_unit/cnt0_reg[12]_i_1_n_4
    SLICE_X4Y50          FDRE                                         r  music_unit/cnt0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.885     2.370    music_unit/clk_IBUF_BUFG
    SLICE_X4Y50          FDRE                                         r  music_unit/cnt0_reg[15]/C
                         clock pessimism             -0.267     2.103    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.071     2.174    music_unit/cnt0_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.387    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 music_unit/cnt0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_unit/cnt0_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.278ns (65.391%)  route 0.147ns (34.609%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.717     1.963    music_unit/clk_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  music_unit/cnt0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.100     2.063 r  music_unit/cnt0_reg[11]/Q
                         net (fo=4, routed)           0.146     2.209    music_unit/cnt0_reg[11]
    SLICE_X4Y49          LUT2 (Prop_lut2_I0_O)        0.028     2.237 r  music_unit/cnt0[8]_i_2/O
                         net (fo=1, routed)           0.000     2.237    music_unit/cnt0[8]_i_2_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     2.321 r  music_unit/cnt0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.322    music_unit/cnt0_reg[8]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.347 r  music_unit/cnt0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.347    music_unit/cnt0_reg[12]_i_1_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.388 r  music_unit/cnt0_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.388    music_unit/cnt0_reg[16]_i_1_n_7
    SLICE_X4Y51          FDRE                                         r  music_unit/cnt0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.885     2.370    music_unit/clk_IBUF_BUFG
    SLICE_X4Y51          FDRE                                         r  music_unit/cnt0_reg[16]/C
                         clock pessimism             -0.267     2.103    
    SLICE_X4Y51          FDRE (Hold_fdre_C_D)         0.071     2.174    music_unit/cnt0_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 music_unit/cnt2_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_unit/cnt2_reg_rep[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.389%)  route 0.174ns (57.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.664     1.910    music_unit/clk_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  music_unit/cnt2_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.100     2.010 r  music_unit/cnt2_reg_rep[1]/Q
                         net (fo=90, routed)          0.174     2.184    music_unit/cnt2[1]
    SLICE_X4Y55          LUT6 (Prop_lut6_I1_O)        0.028     2.212 r  music_unit/cnt2_rep[5]_i_1/O
                         net (fo=1, routed)           0.000     2.212    music_unit/cnt20[5]
    SLICE_X4Y55          FDRE                                         r  music_unit/cnt2_reg_rep[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.884     2.369    music_unit/clk_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  music_unit/cnt2_reg_rep[5]/C
                         clock pessimism             -0.448     1.921    
    SLICE_X4Y55          FDRE (Hold_fdre_C_D)         0.060     1.981    music_unit/cnt2_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 music_unit/cnt2_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_unit/cnt2_reg_rep[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.158ns (50.011%)  route 0.158ns (49.989%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.664     1.910    music_unit/clk_IBUF_BUFG
    SLICE_X5Y56          FDRE                                         r  music_unit/cnt2_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.091     2.001 r  music_unit/cnt2_reg_rep[6]/Q
                         net (fo=107, routed)         0.158     2.159    music_unit/cnt2[6]
    SLICE_X5Y56          LUT5 (Prop_lut5_I2_O)        0.067     2.226 r  music_unit/cnt2_rep[9]_i_1/O
                         net (fo=1, routed)           0.000     2.226    music_unit/cnt20[9]
    SLICE_X5Y56          FDRE                                         r  music_unit/cnt2_reg_rep[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.884     2.369    music_unit/clk_IBUF_BUFG
    SLICE_X5Y56          FDRE                                         r  music_unit/cnt2_reg_rep[9]/C
                         clock pessimism             -0.459     1.910    
    SLICE_X5Y56          FDRE (Hold_fdre_C_D)         0.075     1.985    music_unit/cnt2_reg_rep[9]
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 music_unit/cnt0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_unit/cnt0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.177ns (56.041%)  route 0.139ns (43.960%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.717     1.963    music_unit/clk_IBUF_BUFG
    SLICE_X4Y47          FDRE                                         r  music_unit/cnt0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.100     2.063 r  music_unit/cnt0_reg[3]/Q
                         net (fo=4, routed)           0.139     2.202    music_unit/cnt0_reg[3]
    SLICE_X4Y47          LUT2 (Prop_lut2_I0_O)        0.028     2.230 r  music_unit/cnt0[0]_i_3/O
                         net (fo=1, routed)           0.000     2.230    music_unit/cnt0[0]_i_3_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.279 r  music_unit/cnt0_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.279    music_unit/cnt0_reg[0]_i_1_n_4
    SLICE_X4Y47          FDRE                                         r  music_unit/cnt0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.957     2.442    music_unit/clk_IBUF_BUFG
    SLICE_X4Y47          FDRE                                         r  music_unit/cnt0_reg[3]/C
                         clock pessimism             -0.479     1.963    
    SLICE_X4Y47          FDRE (Hold_fdre_C_D)         0.071     2.034    music_unit/cnt0_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.408         10.000      8.591      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X4Y55    music_unit/cnt2_reg_rep[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X5Y56    music_unit/cnt2_reg_rep[6]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X5Y56    music_unit/cnt2_reg_rep[9]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X4Y47    music_unit/cnt0_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X4Y49    music_unit/cnt0_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X4Y49    music_unit/cnt0_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X4Y50    music_unit/cnt0_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X4Y50    music_unit/cnt0_reg[13]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X4Y50    music_unit/cnt0_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X4Y55    music_unit/cnt2_reg_rep[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X4Y55    music_unit/cnt2_reg_rep[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X5Y56    music_unit/cnt2_reg_rep[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X5Y56    music_unit/cnt2_reg_rep[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X5Y56    music_unit/cnt2_reg_rep[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X5Y56    music_unit/cnt2_reg_rep[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X4Y47    music_unit/cnt0_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X4Y47    music_unit/cnt0_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X4Y49    music_unit/cnt0_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X4Y49    music_unit/cnt0_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X4Y47    music_unit/cnt0_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X4Y47    music_unit/cnt0_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X4Y49    music_unit/cnt0_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X4Y49    music_unit/cnt0_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X4Y49    music_unit/cnt0_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X4Y49    music_unit/cnt0_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X4Y50    music_unit/cnt0_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X4Y50    music_unit/cnt0_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X4Y50    music_unit/cnt0_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X4Y50    music_unit/cnt0_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 music_unit/pre_set_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzer
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.561ns  (logic 4.106ns (54.305%)  route 3.455ns (45.695%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.456     4.471    music_unit/clk_IBUF_BUFG
    SLICE_X12Y56         FDRE                                         r  music_unit/pre_set_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.259     4.730 r  music_unit/pre_set_reg[10]/Q
                         net (fo=68, routed)          1.326     6.056    music_unit/pre_set[10]
    SLICE_X5Y49          LUT4 (Prop_lut4_I3_O)        0.043     6.099 r  music_unit/beep_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.099    music_unit/beep_carry__0_i_8_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.358 r  music_unit/beep_carry__0/CO[3]
                         net (fo=1, routed)           0.001     6.359    music_unit/beep_carry__0_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.498 r  music_unit/beep_carry__1/CO[0]
                         net (fo=1, routed)           2.129     8.626    buzzer_OBUF
    AF25                 OBUF (Prop_obuf_I_O)         3.406    12.033 r  buzzer_OBUF_inst/O
                         net (fo=0)                   0.000    12.033    buzzer
    AF25                                                              r  buzzer (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 music_unit/cnt0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzer
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.631ns  (logic 1.648ns (62.618%)  route 0.984ns (37.382%))
  Logic Levels:           2  (CARRY4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.665     1.911    music_unit/clk_IBUF_BUFG
    SLICE_X4Y51          FDRE                                         r  music_unit/cnt0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.100     2.011 r  music_unit/cnt0_reg[16]/Q
                         net (fo=4, routed)           0.119     2.130    music_unit/cnt0_reg[16]
    SLICE_X5Y50          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.077     2.207 r  music_unit/beep_carry__1/CO[0]
                         net (fo=1, routed)           0.865     3.071    buzzer_OBUF
    AF25                 OBUF (Prop_obuf_I_O)         1.471     4.542 r  buzzer_OBUF_inst/O
                         net (fo=0)                   0.000     4.542    buzzer
    AF25                                                              r  buzzer (OUT)
  -------------------------------------------------------------------    -------------------





