<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Register block"><title>RegisterBlock in esp32c6::extmem - Rust</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/SourceSerif4-Regular-46f98efaafac5295.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/FiraSans-Regular-018c141bf0843ffd.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/FiraSans-Medium-8f9a781e4970d388.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2"><link rel="stylesheet" href="../../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../../static.files/rustdoc-e935ef01ae1c1829.css"><meta name="rustdoc-vars" data-root-path="../../" data-static-root-path="../../static.files/" data-current-crate="esp32c6" data-themes="" data-resource-suffix="" data-rustdoc-version="1.78.0-nightly (878c8a2a6 2024-02-29)" data-channel="nightly" data-search-js="search-dd67cee4cfa65049.js" data-settings-js="settings-4313503d2e1961c2.js" ><script src="../../static.files/storage-4c98445ec4002617.js"></script><script defer src="sidebar-items.js"></script><script defer src="../../static.files/main-12cf3b4f4f9dc36d.js"></script><noscript><link rel="stylesheet" href="../../static.files/noscript-04d5337699b92874.css"></noscript><link rel="alternate icon" type="image/png" href="../../static.files/favicon-16x16-8b506e7a72182f1c.png"><link rel="alternate icon" type="image/png" href="../../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc struct"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button><a class="logo-container" href="../../esp32c6/index.html"><img src="https://avatars.githubusercontent.com/u/46717278" alt=""></a></nav><nav class="sidebar"><div class="sidebar-crate"><a class="logo-container" href="../../esp32c6/index.html"><img src="https://avatars.githubusercontent.com/u/46717278" alt="logo"></a><h2><a href="../../esp32c6/index.html">esp32c6</a><span class="version">0.12.0</span></h2></div><h2 class="location"><a href="#">RegisterBlock</a></h2><div class="sidebar-elems"><section><h3><a href="#implementations">Methods</a></h3><ul class="block method"><li><a href="#method.cache_lock_addr">cache_lock_addr</a></li><li><a href="#method.cache_lock_ctrl">cache_lock_ctrl</a></li><li><a href="#method.cache_lock_map">cache_lock_map</a></li><li><a href="#method.cache_lock_size">cache_lock_size</a></li><li><a href="#method.cache_sync_addr">cache_sync_addr</a></li><li><a href="#method.cache_sync_ctrl">cache_sync_ctrl</a></li><li><a href="#method.cache_sync_map">cache_sync_map</a></li><li><a href="#method.cache_sync_size">cache_sync_size</a></li><li><a href="#method.clock_gate">clock_gate</a></li><li><a href="#method.date">date</a></li><li><a href="#method.l1_bus0_acs_conflict_cnt">l1_bus0_acs_conflict_cnt</a></li><li><a href="#method.l1_bus0_acs_hit_cnt">l1_bus0_acs_hit_cnt</a></li><li><a href="#method.l1_bus0_acs_miss_cnt">l1_bus0_acs_miss_cnt</a></li><li><a href="#method.l1_bus0_acs_nxtlvl_cnt">l1_bus0_acs_nxtlvl_cnt</a></li><li><a href="#method.l1_bus1_acs_conflict_cnt">l1_bus1_acs_conflict_cnt</a></li><li><a href="#method.l1_bus1_acs_hit_cnt">l1_bus1_acs_hit_cnt</a></li><li><a href="#method.l1_bus1_acs_miss_cnt">l1_bus1_acs_miss_cnt</a></li><li><a href="#method.l1_bus1_acs_nxtlvl_cnt">l1_bus1_acs_nxtlvl_cnt</a></li><li><a href="#method.l1_bypass_cache_conf">l1_bypass_cache_conf</a></li><li><a href="#method.l1_cache_acs_cnt_ctrl">l1_cache_acs_cnt_ctrl</a></li><li><a href="#method.l1_cache_acs_cnt_int_clr">l1_cache_acs_cnt_int_clr</a></li><li><a href="#method.l1_cache_acs_cnt_int_ena">l1_cache_acs_cnt_int_ena</a></li><li><a href="#method.l1_cache_acs_cnt_int_raw">l1_cache_acs_cnt_int_raw</a></li><li><a href="#method.l1_cache_acs_cnt_int_st">l1_cache_acs_cnt_int_st</a></li><li><a href="#method.l1_cache_acs_fail_id_attr">l1_cache_acs_fail_id_attr</a></li><li><a href="#method.l1_cache_acs_fail_int_clr">l1_cache_acs_fail_int_clr</a></li><li><a href="#method.l1_cache_acs_fail_int_ena">l1_cache_acs_fail_int_ena</a></li><li><a href="#method.l1_cache_acs_fail_int_raw">l1_cache_acs_fail_int_raw</a></li><li><a href="#method.l1_cache_acs_fail_int_st">l1_cache_acs_fail_int_st</a></li><li><a href="#method.l1_cache_atomic_conf">l1_cache_atomic_conf</a></li><li><a href="#method.l1_cache_autoload_buf_clr_ctrl">l1_cache_autoload_buf_clr_ctrl</a></li><li><a href="#method.l1_cache_autoload_ctrl">l1_cache_autoload_ctrl</a></li><li><a href="#method.l1_cache_autoload_sct0_addr">l1_cache_autoload_sct0_addr</a></li><li><a href="#method.l1_cache_autoload_sct0_size">l1_cache_autoload_sct0_size</a></li><li><a href="#method.l1_cache_autoload_sct1_addr">l1_cache_autoload_sct1_addr</a></li><li><a href="#method.l1_cache_autoload_sct1_size">l1_cache_autoload_sct1_size</a></li><li><a href="#method.l1_cache_autoload_sct2_addr">l1_cache_autoload_sct2_addr</a></li><li><a href="#method.l1_cache_autoload_sct2_size">l1_cache_autoload_sct2_size</a></li><li><a href="#method.l1_cache_autoload_sct3_addr">l1_cache_autoload_sct3_addr</a></li><li><a href="#method.l1_cache_autoload_sct3_size">l1_cache_autoload_sct3_size</a></li><li><a href="#method.l1_cache_blocksize_conf">l1_cache_blocksize_conf</a></li><li><a href="#method.l1_cache_cachesize_conf">l1_cache_cachesize_conf</a></li><li><a href="#method.l1_cache_ctrl">l1_cache_ctrl</a></li><li><a href="#method.l1_cache_data_mem_acs_conf">l1_cache_data_mem_acs_conf</a></li><li><a href="#method.l1_cache_data_mem_power_ctrl">l1_cache_data_mem_power_ctrl</a></li><li><a href="#method.l1_cache_debug_bus">l1_cache_debug_bus</a></li><li><a href="#method.l1_cache_freeze_ctrl">l1_cache_freeze_ctrl</a></li><li><a href="#method.l1_cache_object_ctrl">l1_cache_object_ctrl</a></li><li><a href="#method.l1_cache_preload_ctrl">l1_cache_preload_ctrl</a></li><li><a href="#method.l1_cache_preload_rst_ctrl">l1_cache_preload_rst_ctrl</a></li><li><a href="#method.l1_cache_prelock_conf">l1_cache_prelock_conf</a></li><li><a href="#method.l1_cache_prelock_sct0_addr">l1_cache_prelock_sct0_addr</a></li><li><a href="#method.l1_cache_sync_preload_exception">l1_cache_sync_preload_exception</a></li><li><a href="#method.l1_cache_sync_preload_int_clr">l1_cache_sync_preload_int_clr</a></li><li><a href="#method.l1_cache_sync_preload_int_ena">l1_cache_sync_preload_int_ena</a></li><li><a href="#method.l1_cache_sync_preload_int_raw">l1_cache_sync_preload_int_raw</a></li><li><a href="#method.l1_cache_sync_preload_int_st">l1_cache_sync_preload_int_st</a></li><li><a href="#method.l1_cache_sync_rst_ctrl">l1_cache_sync_rst_ctrl</a></li><li><a href="#method.l1_cache_tag_mem_acs_conf">l1_cache_tag_mem_acs_conf</a></li><li><a href="#method.l1_cache_tag_mem_power_ctrl">l1_cache_tag_mem_power_ctrl</a></li><li><a href="#method.l1_cache_vaddr">l1_cache_vaddr</a></li><li><a href="#method.l1_cache_way_object">l1_cache_way_object</a></li><li><a href="#method.l1_cache_wrap_around_ctrl">l1_cache_wrap_around_ctrl</a></li><li><a href="#method.l1_dbus2_acs_conflict_cnt">l1_dbus2_acs_conflict_cnt</a></li><li><a href="#method.l1_dbus2_acs_hit_cnt">l1_dbus2_acs_hit_cnt</a></li><li><a href="#method.l1_dbus2_acs_miss_cnt">l1_dbus2_acs_miss_cnt</a></li><li><a href="#method.l1_dbus2_acs_nxtlvl_cnt">l1_dbus2_acs_nxtlvl_cnt</a></li><li><a href="#method.l1_dbus3_acs_conflict_cnt">l1_dbus3_acs_conflict_cnt</a></li><li><a href="#method.l1_dbus3_acs_hit_cnt">l1_dbus3_acs_hit_cnt</a></li><li><a href="#method.l1_dbus3_acs_miss_cnt">l1_dbus3_acs_miss_cnt</a></li><li><a href="#method.l1_dbus3_acs_nxtlvl_cnt">l1_dbus3_acs_nxtlvl_cnt</a></li><li><a href="#method.l1_dcache_acs_fail_addr">l1_dcache_acs_fail_addr</a></li><li><a href="#method.l1_dcache_preload_addr">l1_dcache_preload_addr</a></li><li><a href="#method.l1_dcache_preload_size">l1_dcache_preload_size</a></li><li><a href="#method.l1_dcache_prelock_sct1_addr">l1_dcache_prelock_sct1_addr</a></li><li><a href="#method.l1_dcache_prelock_sct_size">l1_dcache_prelock_sct_size</a></li><li><a href="#method.l1_ibus0_acs_conflict_cnt">l1_ibus0_acs_conflict_cnt</a></li><li><a href="#method.l1_ibus0_acs_hit_cnt">l1_ibus0_acs_hit_cnt</a></li><li><a href="#method.l1_ibus0_acs_miss_cnt">l1_ibus0_acs_miss_cnt</a></li><li><a href="#method.l1_ibus0_acs_nxtlvl_cnt">l1_ibus0_acs_nxtlvl_cnt</a></li><li><a href="#method.l1_ibus1_acs_conflict_cnt">l1_ibus1_acs_conflict_cnt</a></li><li><a href="#method.l1_ibus1_acs_hit_cnt">l1_ibus1_acs_hit_cnt</a></li><li><a href="#method.l1_ibus1_acs_miss_cnt">l1_ibus1_acs_miss_cnt</a></li><li><a href="#method.l1_ibus1_acs_nxtlvl_cnt">l1_ibus1_acs_nxtlvl_cnt</a></li><li><a href="#method.l1_ibus2_acs_conflict_cnt">l1_ibus2_acs_conflict_cnt</a></li><li><a href="#method.l1_ibus2_acs_hit_cnt">l1_ibus2_acs_hit_cnt</a></li><li><a href="#method.l1_ibus2_acs_miss_cnt">l1_ibus2_acs_miss_cnt</a></li><li><a href="#method.l1_ibus2_acs_nxtlvl_cnt">l1_ibus2_acs_nxtlvl_cnt</a></li><li><a href="#method.l1_ibus3_acs_conflict_cnt">l1_ibus3_acs_conflict_cnt</a></li><li><a href="#method.l1_ibus3_acs_hit_cnt">l1_ibus3_acs_hit_cnt</a></li><li><a href="#method.l1_ibus3_acs_miss_cnt">l1_ibus3_acs_miss_cnt</a></li><li><a href="#method.l1_ibus3_acs_nxtlvl_cnt">l1_ibus3_acs_nxtlvl_cnt</a></li><li><a href="#method.l1_icache0_acs_fail_addr">l1_icache0_acs_fail_addr</a></li><li><a href="#method.l1_icache0_acs_fail_id_attr">l1_icache0_acs_fail_id_attr</a></li><li><a href="#method.l1_icache0_autoload_ctrl">l1_icache0_autoload_ctrl</a></li><li><a href="#method.l1_icache0_autoload_sct0_addr">l1_icache0_autoload_sct0_addr</a></li><li><a href="#method.l1_icache0_autoload_sct0_size">l1_icache0_autoload_sct0_size</a></li><li><a href="#method.l1_icache0_autoload_sct1_addr">l1_icache0_autoload_sct1_addr</a></li><li><a href="#method.l1_icache0_autoload_sct1_size">l1_icache0_autoload_sct1_size</a></li><li><a href="#method.l1_icache0_preload_addr">l1_icache0_preload_addr</a></li><li><a href="#method.l1_icache0_preload_ctrl">l1_icache0_preload_ctrl</a></li><li><a href="#method.l1_icache0_preload_size">l1_icache0_preload_size</a></li><li><a href="#method.l1_icache0_prelock_conf">l1_icache0_prelock_conf</a></li><li><a href="#method.l1_icache0_prelock_sct0_addr">l1_icache0_prelock_sct0_addr</a></li><li><a href="#method.l1_icache0_prelock_sct1_addr">l1_icache0_prelock_sct1_addr</a></li><li><a href="#method.l1_icache0_prelock_sct_size">l1_icache0_prelock_sct_size</a></li><li><a href="#method.l1_icache1_acs_fail_addr">l1_icache1_acs_fail_addr</a></li><li><a href="#method.l1_icache1_acs_fail_id_attr">l1_icache1_acs_fail_id_attr</a></li><li><a href="#method.l1_icache1_autoload_ctrl">l1_icache1_autoload_ctrl</a></li><li><a href="#method.l1_icache1_autoload_sct0_addr">l1_icache1_autoload_sct0_addr</a></li><li><a href="#method.l1_icache1_autoload_sct0_size">l1_icache1_autoload_sct0_size</a></li><li><a href="#method.l1_icache1_autoload_sct1_addr">l1_icache1_autoload_sct1_addr</a></li><li><a href="#method.l1_icache1_autoload_sct1_size">l1_icache1_autoload_sct1_size</a></li><li><a href="#method.l1_icache1_preload_addr">l1_icache1_preload_addr</a></li><li><a href="#method.l1_icache1_preload_ctrl">l1_icache1_preload_ctrl</a></li><li><a href="#method.l1_icache1_preload_size">l1_icache1_preload_size</a></li><li><a href="#method.l1_icache1_prelock_conf">l1_icache1_prelock_conf</a></li><li><a href="#method.l1_icache1_prelock_sct0_addr">l1_icache1_prelock_sct0_addr</a></li><li><a href="#method.l1_icache1_prelock_sct1_addr">l1_icache1_prelock_sct1_addr</a></li><li><a href="#method.l1_icache1_prelock_sct_size">l1_icache1_prelock_sct_size</a></li><li><a href="#method.l1_icache2_acs_fail_addr">l1_icache2_acs_fail_addr</a></li><li><a href="#method.l1_icache2_acs_fail_id_attr">l1_icache2_acs_fail_id_attr</a></li><li><a href="#method.l1_icache2_autoload_ctrl">l1_icache2_autoload_ctrl</a></li><li><a href="#method.l1_icache2_autoload_sct0_addr">l1_icache2_autoload_sct0_addr</a></li><li><a href="#method.l1_icache2_autoload_sct0_size">l1_icache2_autoload_sct0_size</a></li><li><a href="#method.l1_icache2_autoload_sct1_addr">l1_icache2_autoload_sct1_addr</a></li><li><a href="#method.l1_icache2_autoload_sct1_size">l1_icache2_autoload_sct1_size</a></li><li><a href="#method.l1_icache2_preload_addr">l1_icache2_preload_addr</a></li><li><a href="#method.l1_icache2_preload_ctrl">l1_icache2_preload_ctrl</a></li><li><a href="#method.l1_icache2_preload_size">l1_icache2_preload_size</a></li><li><a href="#method.l1_icache2_prelock_conf">l1_icache2_prelock_conf</a></li><li><a href="#method.l1_icache2_prelock_sct0_addr">l1_icache2_prelock_sct0_addr</a></li><li><a href="#method.l1_icache2_prelock_sct1_addr">l1_icache2_prelock_sct1_addr</a></li><li><a href="#method.l1_icache2_prelock_sct_size">l1_icache2_prelock_sct_size</a></li><li><a href="#method.l1_icache3_acs_fail_addr">l1_icache3_acs_fail_addr</a></li><li><a href="#method.l1_icache3_acs_fail_id_attr">l1_icache3_acs_fail_id_attr</a></li><li><a href="#method.l1_icache3_autoload_ctrl">l1_icache3_autoload_ctrl</a></li><li><a href="#method.l1_icache3_autoload_sct0_addr">l1_icache3_autoload_sct0_addr</a></li><li><a href="#method.l1_icache3_autoload_sct0_size">l1_icache3_autoload_sct0_size</a></li><li><a href="#method.l1_icache3_autoload_sct1_addr">l1_icache3_autoload_sct1_addr</a></li><li><a href="#method.l1_icache3_autoload_sct1_size">l1_icache3_autoload_sct1_size</a></li><li><a href="#method.l1_icache3_preload_addr">l1_icache3_preload_addr</a></li><li><a href="#method.l1_icache3_preload_ctrl">l1_icache3_preload_ctrl</a></li><li><a href="#method.l1_icache3_preload_size">l1_icache3_preload_size</a></li><li><a href="#method.l1_icache3_prelock_conf">l1_icache3_prelock_conf</a></li><li><a href="#method.l1_icache3_prelock_sct0_addr">l1_icache3_prelock_sct0_addr</a></li><li><a href="#method.l1_icache3_prelock_sct1_addr">l1_icache3_prelock_sct1_addr</a></li><li><a href="#method.l1_icache3_prelock_sct_size">l1_icache3_prelock_sct_size</a></li><li><a href="#method.l1_icache_blocksize_conf">l1_icache_blocksize_conf</a></li><li><a href="#method.l1_icache_cachesize_conf">l1_icache_cachesize_conf</a></li><li><a href="#method.l1_icache_ctrl">l1_icache_ctrl</a></li><li><a href="#method.l1_unallocate_buffer_clear">l1_unallocate_buffer_clear</a></li><li><a href="#method.l2_bypass_cache_conf">l2_bypass_cache_conf</a></li><li><a href="#method.l2_cache_access_attr_ctrl">l2_cache_access_attr_ctrl</a></li><li><a href="#method.l2_cache_acs_cnt_ctrl">l2_cache_acs_cnt_ctrl</a></li><li><a href="#method.l2_cache_acs_cnt_int_clr">l2_cache_acs_cnt_int_clr</a></li><li><a href="#method.l2_cache_acs_cnt_int_ena">l2_cache_acs_cnt_int_ena</a></li><li><a href="#method.l2_cache_acs_cnt_int_raw">l2_cache_acs_cnt_int_raw</a></li><li><a href="#method.l2_cache_acs_cnt_int_st">l2_cache_acs_cnt_int_st</a></li><li><a href="#method.l2_cache_acs_fail_addr">l2_cache_acs_fail_addr</a></li><li><a href="#method.l2_cache_acs_fail_id_attr">l2_cache_acs_fail_id_attr</a></li><li><a href="#method.l2_cache_acs_fail_int_clr">l2_cache_acs_fail_int_clr</a></li><li><a href="#method.l2_cache_acs_fail_int_ena">l2_cache_acs_fail_int_ena</a></li><li><a href="#method.l2_cache_acs_fail_int_raw">l2_cache_acs_fail_int_raw</a></li><li><a href="#method.l2_cache_acs_fail_int_st">l2_cache_acs_fail_int_st</a></li><li><a href="#method.l2_cache_autoload_buf_clr_ctrl">l2_cache_autoload_buf_clr_ctrl</a></li><li><a href="#method.l2_cache_autoload_ctrl">l2_cache_autoload_ctrl</a></li><li><a href="#method.l2_cache_autoload_sct0_addr">l2_cache_autoload_sct0_addr</a></li><li><a href="#method.l2_cache_autoload_sct0_size">l2_cache_autoload_sct0_size</a></li><li><a href="#method.l2_cache_autoload_sct1_addr">l2_cache_autoload_sct1_addr</a></li><li><a href="#method.l2_cache_autoload_sct1_size">l2_cache_autoload_sct1_size</a></li><li><a href="#method.l2_cache_autoload_sct2_addr">l2_cache_autoload_sct2_addr</a></li><li><a href="#method.l2_cache_autoload_sct2_size">l2_cache_autoload_sct2_size</a></li><li><a href="#method.l2_cache_autoload_sct3_addr">l2_cache_autoload_sct3_addr</a></li><li><a href="#method.l2_cache_autoload_sct3_size">l2_cache_autoload_sct3_size</a></li><li><a href="#method.l2_cache_blocksize_conf">l2_cache_blocksize_conf</a></li><li><a href="#method.l2_cache_cachesize_conf">l2_cache_cachesize_conf</a></li><li><a href="#method.l2_cache_ctrl">l2_cache_ctrl</a></li><li><a href="#method.l2_cache_data_mem_acs_conf">l2_cache_data_mem_acs_conf</a></li><li><a href="#method.l2_cache_data_mem_power_ctrl">l2_cache_data_mem_power_ctrl</a></li><li><a href="#method.l2_cache_debug_bus">l2_cache_debug_bus</a></li><li><a href="#method.l2_cache_freeze_ctrl">l2_cache_freeze_ctrl</a></li><li><a href="#method.l2_cache_object_ctrl">l2_cache_object_ctrl</a></li><li><a href="#method.l2_cache_preload_addr">l2_cache_preload_addr</a></li><li><a href="#method.l2_cache_preload_ctrl">l2_cache_preload_ctrl</a></li><li><a href="#method.l2_cache_preload_rst_ctrl">l2_cache_preload_rst_ctrl</a></li><li><a href="#method.l2_cache_preload_size">l2_cache_preload_size</a></li><li><a href="#method.l2_cache_prelock_conf">l2_cache_prelock_conf</a></li><li><a href="#method.l2_cache_prelock_sct0_addr">l2_cache_prelock_sct0_addr</a></li><li><a href="#method.l2_cache_prelock_sct1_addr">l2_cache_prelock_sct1_addr</a></li><li><a href="#method.l2_cache_prelock_sct_size">l2_cache_prelock_sct_size</a></li><li><a href="#method.l2_cache_sync_preload_exception">l2_cache_sync_preload_exception</a></li><li><a href="#method.l2_cache_sync_preload_int_clr">l2_cache_sync_preload_int_clr</a></li><li><a href="#method.l2_cache_sync_preload_int_ena">l2_cache_sync_preload_int_ena</a></li><li><a href="#method.l2_cache_sync_preload_int_raw">l2_cache_sync_preload_int_raw</a></li><li><a href="#method.l2_cache_sync_preload_int_st">l2_cache_sync_preload_int_st</a></li><li><a href="#method.l2_cache_sync_rst_ctrl">l2_cache_sync_rst_ctrl</a></li><li><a href="#method.l2_cache_tag_mem_acs_conf">l2_cache_tag_mem_acs_conf</a></li><li><a href="#method.l2_cache_tag_mem_power_ctrl">l2_cache_tag_mem_power_ctrl</a></li><li><a href="#method.l2_cache_vaddr">l2_cache_vaddr</a></li><li><a href="#method.l2_cache_way_object">l2_cache_way_object</a></li><li><a href="#method.l2_cache_wrap_around_ctrl">l2_cache_wrap_around_ctrl</a></li><li><a href="#method.l2_dbus0_acs_conflict_cnt">l2_dbus0_acs_conflict_cnt</a></li><li><a href="#method.l2_dbus0_acs_hit_cnt">l2_dbus0_acs_hit_cnt</a></li><li><a href="#method.l2_dbus0_acs_miss_cnt">l2_dbus0_acs_miss_cnt</a></li><li><a href="#method.l2_dbus0_acs_nxtlvl_cnt">l2_dbus0_acs_nxtlvl_cnt</a></li><li><a href="#method.l2_dbus1_acs_conflict_cnt">l2_dbus1_acs_conflict_cnt</a></li><li><a href="#method.l2_dbus1_acs_hit_cnt">l2_dbus1_acs_hit_cnt</a></li><li><a href="#method.l2_dbus1_acs_miss_cnt">l2_dbus1_acs_miss_cnt</a></li><li><a href="#method.l2_dbus1_acs_nxtlvl_cnt">l2_dbus1_acs_nxtlvl_cnt</a></li><li><a href="#method.l2_dbus2_acs_conflict_cnt">l2_dbus2_acs_conflict_cnt</a></li><li><a href="#method.l2_dbus2_acs_hit_cnt">l2_dbus2_acs_hit_cnt</a></li><li><a href="#method.l2_dbus2_acs_miss_cnt">l2_dbus2_acs_miss_cnt</a></li><li><a href="#method.l2_dbus2_acs_nxtlvl_cnt">l2_dbus2_acs_nxtlvl_cnt</a></li><li><a href="#method.l2_dbus3_acs_conflict_cnt">l2_dbus3_acs_conflict_cnt</a></li><li><a href="#method.l2_dbus3_acs_hit_cnt">l2_dbus3_acs_hit_cnt</a></li><li><a href="#method.l2_dbus3_acs_miss_cnt">l2_dbus3_acs_miss_cnt</a></li><li><a href="#method.l2_dbus3_acs_nxtlvl_cnt">l2_dbus3_acs_nxtlvl_cnt</a></li><li><a href="#method.l2_ibus0_acs_conflict_cnt">l2_ibus0_acs_conflict_cnt</a></li><li><a href="#method.l2_ibus0_acs_hit_cnt">l2_ibus0_acs_hit_cnt</a></li><li><a href="#method.l2_ibus0_acs_miss_cnt">l2_ibus0_acs_miss_cnt</a></li><li><a href="#method.l2_ibus0_acs_nxtlvl_cnt">l2_ibus0_acs_nxtlvl_cnt</a></li><li><a href="#method.l2_ibus1_acs_conflict_cnt">l2_ibus1_acs_conflict_cnt</a></li><li><a href="#method.l2_ibus1_acs_hit_cnt">l2_ibus1_acs_hit_cnt</a></li><li><a href="#method.l2_ibus1_acs_miss_cnt">l2_ibus1_acs_miss_cnt</a></li><li><a href="#method.l2_ibus1_acs_nxtlvl_cnt">l2_ibus1_acs_nxtlvl_cnt</a></li><li><a href="#method.l2_ibus2_acs_conflict_cnt">l2_ibus2_acs_conflict_cnt</a></li><li><a href="#method.l2_ibus2_acs_hit_cnt">l2_ibus2_acs_hit_cnt</a></li><li><a href="#method.l2_ibus2_acs_miss_cnt">l2_ibus2_acs_miss_cnt</a></li><li><a href="#method.l2_ibus2_acs_nxtlvl_cnt">l2_ibus2_acs_nxtlvl_cnt</a></li><li><a href="#method.l2_ibus3_acs_conflict_cnt">l2_ibus3_acs_conflict_cnt</a></li><li><a href="#method.l2_ibus3_acs_hit_cnt">l2_ibus3_acs_hit_cnt</a></li><li><a href="#method.l2_ibus3_acs_miss_cnt">l2_ibus3_acs_miss_cnt</a></li><li><a href="#method.l2_ibus3_acs_nxtlvl_cnt">l2_ibus3_acs_nxtlvl_cnt</a></li><li><a href="#method.l2_unallocate_buffer_clear">l2_unallocate_buffer_clear</a></li><li><a href="#method.level_split0">level_split0</a></li><li><a href="#method.level_split1">level_split1</a></li><li><a href="#method.redundancy_sig0">redundancy_sig0</a></li><li><a href="#method.redundancy_sig1">redundancy_sig1</a></li><li><a href="#method.redundancy_sig2">redundancy_sig2</a></li><li><a href="#method.redundancy_sig3">redundancy_sig3</a></li><li><a href="#method.redundancy_sig4">redundancy_sig4</a></li></ul><h3><a href="#synthetic-implementations">Auto Trait Implementations</a></h3><ul class="block synthetic-implementation"><li><a href="#impl-RefUnwindSafe-for-RegisterBlock">!RefUnwindSafe</a></li><li><a href="#impl-Sync-for-RegisterBlock">!Sync</a></li><li><a href="#impl-Send-for-RegisterBlock">Send</a></li><li><a href="#impl-Unpin-for-RegisterBlock">Unpin</a></li><li><a href="#impl-UnwindSafe-for-RegisterBlock">UnwindSafe</a></li></ul><h3><a href="#blanket-implementations">Blanket Implementations</a></h3><ul class="block blanket-implementation"><li><a href="#impl-Any-for-T">Any</a></li><li><a href="#impl-Borrow%3CT%3E-for-T">Borrow&lt;T&gt;</a></li><li><a href="#impl-BorrowMut%3CT%3E-for-T">BorrowMut&lt;T&gt;</a></li><li><a href="#impl-From%3CT%3E-for-T">From&lt;T&gt;</a></li><li><a href="#impl-Into%3CU%3E-for-T">Into&lt;U&gt;</a></li><li><a href="#impl-TryFrom%3CU%3E-for-T">TryFrom&lt;U&gt;</a></li><li><a href="#impl-TryInto%3CU%3E-for-T">TryInto&lt;U&gt;</a></li></ul></section><h2><a href="index.html">In esp32c6::extmem</a></h2></div></nav><div class="sidebar-resizer"></div>
    <main><div class="width-limiter"><nav class="sub"><form class="search-form"><span></span><div id="sidebar-button" tabindex="-1"><a href="../../esp32c6/all.html" title="show sidebar"></a></div><input class="search-input" name="search" aria-label="Run search in the documentation" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" tabindex="-1"><a href="../../help.html" title="help">?</a></div><div id="settings-menu" tabindex="-1"><a href="../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../static.files/wheel-7b819b6101059cd0.svg"></a></div></form></nav><section id="main-content" class="content"><div class="main-heading"><h1>Struct <a href="../index.html">esp32c6</a>::<wbr><a href="index.html">extmem</a>::<wbr><a class="struct" href="#">RegisterBlock</a><button id="copy-path" title="Copy item path to clipboard"><img src="../../static.files/clipboard-7571035ce49a181d.svg" width="19" height="18" alt="Copy item path"></button></h1><span class="out-of-band"><a class="src" href="../../src/esp32c6/extmem.rs.html#4-248">source</a> · <button id="toggle-all-docs" title="collapse all docs">[<span>&#x2212;</span>]</button></span></div><pre class="rust item-decl"><code><div class="code-attribute">#[repr(C)]</div>pub struct RegisterBlock { <span class="comment">/* private fields */</span> }</code></pre><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Register block</p>
</div></details><h2 id="implementations" class="section-header">Implementations<a href="#implementations" class="anchor">§</a></h2><div id="implementations-list"><details class="toggle implementors-toggle" open><summary><section id="impl-RegisterBlock" class="impl"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#249-1460">source</a><a href="#impl-RegisterBlock" class="anchor">§</a><h3 class="code-header">impl <a class="struct" href="struct.RegisterBlock.html" title="struct esp32c6::extmem::RegisterBlock">RegisterBlock</a></h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.l1_icache_ctrl" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#252-254">source</a><h4 class="code-header">pub const fn <a href="#method.l1_icache_ctrl" class="fn">l1_icache_ctrl</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_ICACHE_CTRL.html" title="type esp32c6::extmem::L1_ICACHE_CTRL">L1_ICACHE_CTRL</a></h4></section></summary><div class="docblock"><p>0x00 - L1 instruction Cache(L1-ICache) control register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_cache_ctrl" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#257-259">source</a><h4 class="code-header">pub const fn <a href="#method.l1_cache_ctrl" class="fn">l1_cache_ctrl</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_CACHE_CTRL.html" title="type esp32c6::extmem::L1_CACHE_CTRL">L1_CACHE_CTRL</a></h4></section></summary><div class="docblock"><p>0x04 - L1 data Cache(L1-Cache) control register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_bypass_cache_conf" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#262-264">source</a><h4 class="code-header">pub const fn <a href="#method.l1_bypass_cache_conf" class="fn">l1_bypass_cache_conf</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_BYPASS_CACHE_CONF.html" title="type esp32c6::extmem::L1_BYPASS_CACHE_CONF">L1_BYPASS_CACHE_CONF</a></h4></section></summary><div class="docblock"><p>0x08 - Bypass Cache configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_cache_atomic_conf" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#267-269">source</a><h4 class="code-header">pub const fn <a href="#method.l1_cache_atomic_conf" class="fn">l1_cache_atomic_conf</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_CACHE_ATOMIC_CONF.html" title="type esp32c6::extmem::L1_CACHE_ATOMIC_CONF">L1_CACHE_ATOMIC_CONF</a></h4></section></summary><div class="docblock"><p>0x0c - L1 Cache atomic feature configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_icache_cachesize_conf" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#272-274">source</a><h4 class="code-header">pub const fn <a href="#method.l1_icache_cachesize_conf" class="fn">l1_icache_cachesize_conf</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_ICACHE_CACHESIZE_CONF.html" title="type esp32c6::extmem::L1_ICACHE_CACHESIZE_CONF">L1_ICACHE_CACHESIZE_CONF</a></h4></section></summary><div class="docblock"><p>0x10 - L1 instruction Cache CacheSize mode configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_icache_blocksize_conf" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#277-279">source</a><h4 class="code-header">pub const fn <a href="#method.l1_icache_blocksize_conf" class="fn">l1_icache_blocksize_conf</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_ICACHE_BLOCKSIZE_CONF.html" title="type esp32c6::extmem::L1_ICACHE_BLOCKSIZE_CONF">L1_ICACHE_BLOCKSIZE_CONF</a></h4></section></summary><div class="docblock"><p>0x14 - L1 instruction Cache BlockSize mode configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_cache_cachesize_conf" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#282-284">source</a><h4 class="code-header">pub const fn <a href="#method.l1_cache_cachesize_conf" class="fn">l1_cache_cachesize_conf</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_CACHE_CACHESIZE_CONF.html" title="type esp32c6::extmem::L1_CACHE_CACHESIZE_CONF">L1_CACHE_CACHESIZE_CONF</a></h4></section></summary><div class="docblock"><p>0x18 - L1 data Cache CacheSize mode configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_cache_blocksize_conf" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#287-289">source</a><h4 class="code-header">pub const fn <a href="#method.l1_cache_blocksize_conf" class="fn">l1_cache_blocksize_conf</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_CACHE_BLOCKSIZE_CONF.html" title="type esp32c6::extmem::L1_CACHE_BLOCKSIZE_CONF">L1_CACHE_BLOCKSIZE_CONF</a></h4></section></summary><div class="docblock"><p>0x1c - L1 data Cache BlockSize mode configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_cache_wrap_around_ctrl" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#292-294">source</a><h4 class="code-header">pub const fn <a href="#method.l1_cache_wrap_around_ctrl" class="fn">l1_cache_wrap_around_ctrl</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_CACHE_WRAP_AROUND_CTRL.html" title="type esp32c6::extmem::L1_CACHE_WRAP_AROUND_CTRL">L1_CACHE_WRAP_AROUND_CTRL</a></h4></section></summary><div class="docblock"><p>0x20 - Cache wrap around control register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_cache_tag_mem_power_ctrl" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#297-299">source</a><h4 class="code-header">pub const fn <a href="#method.l1_cache_tag_mem_power_ctrl" class="fn">l1_cache_tag_mem_power_ctrl</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_CACHE_TAG_MEM_POWER_CTRL.html" title="type esp32c6::extmem::L1_CACHE_TAG_MEM_POWER_CTRL">L1_CACHE_TAG_MEM_POWER_CTRL</a></h4></section></summary><div class="docblock"><p>0x24 - Cache tag memory power control register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_cache_data_mem_power_ctrl" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#302-304">source</a><h4 class="code-header">pub const fn <a href="#method.l1_cache_data_mem_power_ctrl" class="fn">l1_cache_data_mem_power_ctrl</a>(
    &amp;self
) -&gt; &amp;<a class="type" href="type.L1_CACHE_DATA_MEM_POWER_CTRL.html" title="type esp32c6::extmem::L1_CACHE_DATA_MEM_POWER_CTRL">L1_CACHE_DATA_MEM_POWER_CTRL</a></h4></section></summary><div class="docblock"><p>0x28 - Cache data memory power control register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_cache_freeze_ctrl" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#307-309">source</a><h4 class="code-header">pub const fn <a href="#method.l1_cache_freeze_ctrl" class="fn">l1_cache_freeze_ctrl</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_CACHE_FREEZE_CTRL.html" title="type esp32c6::extmem::L1_CACHE_FREEZE_CTRL">L1_CACHE_FREEZE_CTRL</a></h4></section></summary><div class="docblock"><p>0x2c - Cache Freeze control register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_cache_data_mem_acs_conf" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#312-314">source</a><h4 class="code-header">pub const fn <a href="#method.l1_cache_data_mem_acs_conf" class="fn">l1_cache_data_mem_acs_conf</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_CACHE_DATA_MEM_ACS_CONF.html" title="type esp32c6::extmem::L1_CACHE_DATA_MEM_ACS_CONF">L1_CACHE_DATA_MEM_ACS_CONF</a></h4></section></summary><div class="docblock"><p>0x30 - Cache data memory access configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_cache_tag_mem_acs_conf" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#317-319">source</a><h4 class="code-header">pub const fn <a href="#method.l1_cache_tag_mem_acs_conf" class="fn">l1_cache_tag_mem_acs_conf</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_CACHE_TAG_MEM_ACS_CONF.html" title="type esp32c6::extmem::L1_CACHE_TAG_MEM_ACS_CONF">L1_CACHE_TAG_MEM_ACS_CONF</a></h4></section></summary><div class="docblock"><p>0x34 - Cache tag memory access configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_icache0_prelock_conf" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#322-324">source</a><h4 class="code-header">pub const fn <a href="#method.l1_icache0_prelock_conf" class="fn">l1_icache0_prelock_conf</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_ICACHE0_PRELOCK_CONF.html" title="type esp32c6::extmem::L1_ICACHE0_PRELOCK_CONF">L1_ICACHE0_PRELOCK_CONF</a></h4></section></summary><div class="docblock"><p>0x38 - L1 instruction Cache 0 prelock configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_icache0_prelock_sct0_addr" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#327-329">source</a><h4 class="code-header">pub const fn <a href="#method.l1_icache0_prelock_sct0_addr" class="fn">l1_icache0_prelock_sct0_addr</a>(
    &amp;self
) -&gt; &amp;<a class="type" href="type.L1_ICACHE0_PRELOCK_SCT0_ADDR.html" title="type esp32c6::extmem::L1_ICACHE0_PRELOCK_SCT0_ADDR">L1_ICACHE0_PRELOCK_SCT0_ADDR</a></h4></section></summary><div class="docblock"><p>0x3c - L1 instruction Cache 0 prelock section0 address configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_icache0_prelock_sct1_addr" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#332-334">source</a><h4 class="code-header">pub const fn <a href="#method.l1_icache0_prelock_sct1_addr" class="fn">l1_icache0_prelock_sct1_addr</a>(
    &amp;self
) -&gt; &amp;<a class="type" href="type.L1_ICACHE0_PRELOCK_SCT1_ADDR.html" title="type esp32c6::extmem::L1_ICACHE0_PRELOCK_SCT1_ADDR">L1_ICACHE0_PRELOCK_SCT1_ADDR</a></h4></section></summary><div class="docblock"><p>0x40 - L1 instruction Cache 0 prelock section1 address configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_icache0_prelock_sct_size" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#337-339">source</a><h4 class="code-header">pub const fn <a href="#method.l1_icache0_prelock_sct_size" class="fn">l1_icache0_prelock_sct_size</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_ICACHE0_PRELOCK_SCT_SIZE.html" title="type esp32c6::extmem::L1_ICACHE0_PRELOCK_SCT_SIZE">L1_ICACHE0_PRELOCK_SCT_SIZE</a></h4></section></summary><div class="docblock"><p>0x44 - L1 instruction Cache 0 prelock section size configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_icache1_prelock_conf" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#342-344">source</a><h4 class="code-header">pub const fn <a href="#method.l1_icache1_prelock_conf" class="fn">l1_icache1_prelock_conf</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_ICACHE1_PRELOCK_CONF.html" title="type esp32c6::extmem::L1_ICACHE1_PRELOCK_CONF">L1_ICACHE1_PRELOCK_CONF</a></h4></section></summary><div class="docblock"><p>0x48 - L1 instruction Cache 1 prelock configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_icache1_prelock_sct0_addr" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#347-349">source</a><h4 class="code-header">pub const fn <a href="#method.l1_icache1_prelock_sct0_addr" class="fn">l1_icache1_prelock_sct0_addr</a>(
    &amp;self
) -&gt; &amp;<a class="type" href="type.L1_ICACHE1_PRELOCK_SCT0_ADDR.html" title="type esp32c6::extmem::L1_ICACHE1_PRELOCK_SCT0_ADDR">L1_ICACHE1_PRELOCK_SCT0_ADDR</a></h4></section></summary><div class="docblock"><p>0x4c - L1 instruction Cache 1 prelock section0 address configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_icache1_prelock_sct1_addr" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#352-354">source</a><h4 class="code-header">pub const fn <a href="#method.l1_icache1_prelock_sct1_addr" class="fn">l1_icache1_prelock_sct1_addr</a>(
    &amp;self
) -&gt; &amp;<a class="type" href="type.L1_ICACHE1_PRELOCK_SCT1_ADDR.html" title="type esp32c6::extmem::L1_ICACHE1_PRELOCK_SCT1_ADDR">L1_ICACHE1_PRELOCK_SCT1_ADDR</a></h4></section></summary><div class="docblock"><p>0x50 - L1 instruction Cache 1 prelock section1 address configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_icache1_prelock_sct_size" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#357-359">source</a><h4 class="code-header">pub const fn <a href="#method.l1_icache1_prelock_sct_size" class="fn">l1_icache1_prelock_sct_size</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_ICACHE1_PRELOCK_SCT_SIZE.html" title="type esp32c6::extmem::L1_ICACHE1_PRELOCK_SCT_SIZE">L1_ICACHE1_PRELOCK_SCT_SIZE</a></h4></section></summary><div class="docblock"><p>0x54 - L1 instruction Cache 1 prelock section size configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_icache2_prelock_conf" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#362-364">source</a><h4 class="code-header">pub const fn <a href="#method.l1_icache2_prelock_conf" class="fn">l1_icache2_prelock_conf</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_ICACHE2_PRELOCK_CONF.html" title="type esp32c6::extmem::L1_ICACHE2_PRELOCK_CONF">L1_ICACHE2_PRELOCK_CONF</a></h4></section></summary><div class="docblock"><p>0x58 - L1 instruction Cache 2 prelock configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_icache2_prelock_sct0_addr" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#367-369">source</a><h4 class="code-header">pub const fn <a href="#method.l1_icache2_prelock_sct0_addr" class="fn">l1_icache2_prelock_sct0_addr</a>(
    &amp;self
) -&gt; &amp;<a class="type" href="type.L1_ICACHE2_PRELOCK_SCT0_ADDR.html" title="type esp32c6::extmem::L1_ICACHE2_PRELOCK_SCT0_ADDR">L1_ICACHE2_PRELOCK_SCT0_ADDR</a></h4></section></summary><div class="docblock"><p>0x5c - L1 instruction Cache 2 prelock section0 address configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_icache2_prelock_sct1_addr" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#372-374">source</a><h4 class="code-header">pub const fn <a href="#method.l1_icache2_prelock_sct1_addr" class="fn">l1_icache2_prelock_sct1_addr</a>(
    &amp;self
) -&gt; &amp;<a class="type" href="type.L1_ICACHE2_PRELOCK_SCT1_ADDR.html" title="type esp32c6::extmem::L1_ICACHE2_PRELOCK_SCT1_ADDR">L1_ICACHE2_PRELOCK_SCT1_ADDR</a></h4></section></summary><div class="docblock"><p>0x60 - L1 instruction Cache 2 prelock section1 address configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_icache2_prelock_sct_size" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#377-379">source</a><h4 class="code-header">pub const fn <a href="#method.l1_icache2_prelock_sct_size" class="fn">l1_icache2_prelock_sct_size</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_ICACHE2_PRELOCK_SCT_SIZE.html" title="type esp32c6::extmem::L1_ICACHE2_PRELOCK_SCT_SIZE">L1_ICACHE2_PRELOCK_SCT_SIZE</a></h4></section></summary><div class="docblock"><p>0x64 - L1 instruction Cache 2 prelock section size configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_icache3_prelock_conf" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#382-384">source</a><h4 class="code-header">pub const fn <a href="#method.l1_icache3_prelock_conf" class="fn">l1_icache3_prelock_conf</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_ICACHE3_PRELOCK_CONF.html" title="type esp32c6::extmem::L1_ICACHE3_PRELOCK_CONF">L1_ICACHE3_PRELOCK_CONF</a></h4></section></summary><div class="docblock"><p>0x68 - L1 instruction Cache 3 prelock configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_icache3_prelock_sct0_addr" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#387-389">source</a><h4 class="code-header">pub const fn <a href="#method.l1_icache3_prelock_sct0_addr" class="fn">l1_icache3_prelock_sct0_addr</a>(
    &amp;self
) -&gt; &amp;<a class="type" href="type.L1_ICACHE3_PRELOCK_SCT0_ADDR.html" title="type esp32c6::extmem::L1_ICACHE3_PRELOCK_SCT0_ADDR">L1_ICACHE3_PRELOCK_SCT0_ADDR</a></h4></section></summary><div class="docblock"><p>0x6c - L1 instruction Cache 3 prelock section0 address configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_icache3_prelock_sct1_addr" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#392-394">source</a><h4 class="code-header">pub const fn <a href="#method.l1_icache3_prelock_sct1_addr" class="fn">l1_icache3_prelock_sct1_addr</a>(
    &amp;self
) -&gt; &amp;<a class="type" href="type.L1_ICACHE3_PRELOCK_SCT1_ADDR.html" title="type esp32c6::extmem::L1_ICACHE3_PRELOCK_SCT1_ADDR">L1_ICACHE3_PRELOCK_SCT1_ADDR</a></h4></section></summary><div class="docblock"><p>0x70 - L1 instruction Cache 3 prelock section1 address configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_icache3_prelock_sct_size" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#397-399">source</a><h4 class="code-header">pub const fn <a href="#method.l1_icache3_prelock_sct_size" class="fn">l1_icache3_prelock_sct_size</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_ICACHE3_PRELOCK_SCT_SIZE.html" title="type esp32c6::extmem::L1_ICACHE3_PRELOCK_SCT_SIZE">L1_ICACHE3_PRELOCK_SCT_SIZE</a></h4></section></summary><div class="docblock"><p>0x74 - L1 instruction Cache 3 prelock section size configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_cache_prelock_conf" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#402-404">source</a><h4 class="code-header">pub const fn <a href="#method.l1_cache_prelock_conf" class="fn">l1_cache_prelock_conf</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_CACHE_PRELOCK_CONF.html" title="type esp32c6::extmem::L1_CACHE_PRELOCK_CONF">L1_CACHE_PRELOCK_CONF</a></h4></section></summary><div class="docblock"><p>0x78 - L1 Cache prelock configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_cache_prelock_sct0_addr" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#407-409">source</a><h4 class="code-header">pub const fn <a href="#method.l1_cache_prelock_sct0_addr" class="fn">l1_cache_prelock_sct0_addr</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_CACHE_PRELOCK_SCT0_ADDR.html" title="type esp32c6::extmem::L1_CACHE_PRELOCK_SCT0_ADDR">L1_CACHE_PRELOCK_SCT0_ADDR</a></h4></section></summary><div class="docblock"><p>0x7c - L1 Cache prelock section0 address configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_dcache_prelock_sct1_addr" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#412-414">source</a><h4 class="code-header">pub const fn <a href="#method.l1_dcache_prelock_sct1_addr" class="fn">l1_dcache_prelock_sct1_addr</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_DCACHE_PRELOCK_SCT1_ADDR.html" title="type esp32c6::extmem::L1_DCACHE_PRELOCK_SCT1_ADDR">L1_DCACHE_PRELOCK_SCT1_ADDR</a></h4></section></summary><div class="docblock"><p>0x80 - L1 Cache prelock section1 address configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_dcache_prelock_sct_size" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#417-419">source</a><h4 class="code-header">pub const fn <a href="#method.l1_dcache_prelock_sct_size" class="fn">l1_dcache_prelock_sct_size</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_DCACHE_PRELOCK_SCT_SIZE.html" title="type esp32c6::extmem::L1_DCACHE_PRELOCK_SCT_SIZE">L1_DCACHE_PRELOCK_SCT_SIZE</a></h4></section></summary><div class="docblock"><p>0x84 - L1 Cache prelock section size configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.cache_lock_ctrl" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#422-424">source</a><h4 class="code-header">pub const fn <a href="#method.cache_lock_ctrl" class="fn">cache_lock_ctrl</a>(&amp;self) -&gt; &amp;<a class="type" href="type.CACHE_LOCK_CTRL.html" title="type esp32c6::extmem::CACHE_LOCK_CTRL">CACHE_LOCK_CTRL</a></h4></section></summary><div class="docblock"><p>0x88 - Lock-class (manual lock) operation control register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.cache_lock_map" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#427-429">source</a><h4 class="code-header">pub const fn <a href="#method.cache_lock_map" class="fn">cache_lock_map</a>(&amp;self) -&gt; &amp;<a class="type" href="type.CACHE_LOCK_MAP.html" title="type esp32c6::extmem::CACHE_LOCK_MAP">CACHE_LOCK_MAP</a></h4></section></summary><div class="docblock"><p>0x8c - Lock (manual lock) map configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.cache_lock_addr" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#432-434">source</a><h4 class="code-header">pub const fn <a href="#method.cache_lock_addr" class="fn">cache_lock_addr</a>(&amp;self) -&gt; &amp;<a class="type" href="type.CACHE_LOCK_ADDR.html" title="type esp32c6::extmem::CACHE_LOCK_ADDR">CACHE_LOCK_ADDR</a></h4></section></summary><div class="docblock"><p>0x90 - Lock (manual lock) address configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.cache_lock_size" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#437-439">source</a><h4 class="code-header">pub const fn <a href="#method.cache_lock_size" class="fn">cache_lock_size</a>(&amp;self) -&gt; &amp;<a class="type" href="type.CACHE_LOCK_SIZE.html" title="type esp32c6::extmem::CACHE_LOCK_SIZE">CACHE_LOCK_SIZE</a></h4></section></summary><div class="docblock"><p>0x94 - Lock (manual lock) size configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.cache_sync_ctrl" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#442-444">source</a><h4 class="code-header">pub const fn <a href="#method.cache_sync_ctrl" class="fn">cache_sync_ctrl</a>(&amp;self) -&gt; &amp;<a class="type" href="type.CACHE_SYNC_CTRL.html" title="type esp32c6::extmem::CACHE_SYNC_CTRL">CACHE_SYNC_CTRL</a></h4></section></summary><div class="docblock"><p>0x98 - Sync-class operation control register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.cache_sync_map" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#447-449">source</a><h4 class="code-header">pub const fn <a href="#method.cache_sync_map" class="fn">cache_sync_map</a>(&amp;self) -&gt; &amp;<a class="type" href="type.CACHE_SYNC_MAP.html" title="type esp32c6::extmem::CACHE_SYNC_MAP">CACHE_SYNC_MAP</a></h4></section></summary><div class="docblock"><p>0x9c - Sync map configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.cache_sync_addr" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#452-454">source</a><h4 class="code-header">pub const fn <a href="#method.cache_sync_addr" class="fn">cache_sync_addr</a>(&amp;self) -&gt; &amp;<a class="type" href="type.CACHE_SYNC_ADDR.html" title="type esp32c6::extmem::CACHE_SYNC_ADDR">CACHE_SYNC_ADDR</a></h4></section></summary><div class="docblock"><p>0xa0 - Sync address configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.cache_sync_size" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#457-459">source</a><h4 class="code-header">pub const fn <a href="#method.cache_sync_size" class="fn">cache_sync_size</a>(&amp;self) -&gt; &amp;<a class="type" href="type.CACHE_SYNC_SIZE.html" title="type esp32c6::extmem::CACHE_SYNC_SIZE">CACHE_SYNC_SIZE</a></h4></section></summary><div class="docblock"><p>0xa4 - Sync size configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_icache0_preload_ctrl" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#462-464">source</a><h4 class="code-header">pub const fn <a href="#method.l1_icache0_preload_ctrl" class="fn">l1_icache0_preload_ctrl</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_ICACHE0_PRELOAD_CTRL.html" title="type esp32c6::extmem::L1_ICACHE0_PRELOAD_CTRL">L1_ICACHE0_PRELOAD_CTRL</a></h4></section></summary><div class="docblock"><p>0xa8 - L1 instruction Cache 0 preload-operation control register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_icache0_preload_addr" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#467-469">source</a><h4 class="code-header">pub const fn <a href="#method.l1_icache0_preload_addr" class="fn">l1_icache0_preload_addr</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_ICACHE0_PRELOAD_ADDR.html" title="type esp32c6::extmem::L1_ICACHE0_PRELOAD_ADDR">L1_ICACHE0_PRELOAD_ADDR</a></h4></section></summary><div class="docblock"><p>0xac - L1 instruction Cache 0 preload address configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_icache0_preload_size" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#472-474">source</a><h4 class="code-header">pub const fn <a href="#method.l1_icache0_preload_size" class="fn">l1_icache0_preload_size</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_ICACHE0_PRELOAD_SIZE.html" title="type esp32c6::extmem::L1_ICACHE0_PRELOAD_SIZE">L1_ICACHE0_PRELOAD_SIZE</a></h4></section></summary><div class="docblock"><p>0xb0 - L1 instruction Cache 0 preload size configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_icache1_preload_ctrl" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#477-479">source</a><h4 class="code-header">pub const fn <a href="#method.l1_icache1_preload_ctrl" class="fn">l1_icache1_preload_ctrl</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_ICACHE1_PRELOAD_CTRL.html" title="type esp32c6::extmem::L1_ICACHE1_PRELOAD_CTRL">L1_ICACHE1_PRELOAD_CTRL</a></h4></section></summary><div class="docblock"><p>0xb4 - L1 instruction Cache 1 preload-operation control register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_icache1_preload_addr" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#482-484">source</a><h4 class="code-header">pub const fn <a href="#method.l1_icache1_preload_addr" class="fn">l1_icache1_preload_addr</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_ICACHE1_PRELOAD_ADDR.html" title="type esp32c6::extmem::L1_ICACHE1_PRELOAD_ADDR">L1_ICACHE1_PRELOAD_ADDR</a></h4></section></summary><div class="docblock"><p>0xb8 - L1 instruction Cache 1 preload address configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_icache1_preload_size" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#487-489">source</a><h4 class="code-header">pub const fn <a href="#method.l1_icache1_preload_size" class="fn">l1_icache1_preload_size</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_ICACHE1_PRELOAD_SIZE.html" title="type esp32c6::extmem::L1_ICACHE1_PRELOAD_SIZE">L1_ICACHE1_PRELOAD_SIZE</a></h4></section></summary><div class="docblock"><p>0xbc - L1 instruction Cache 1 preload size configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_icache2_preload_ctrl" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#492-494">source</a><h4 class="code-header">pub const fn <a href="#method.l1_icache2_preload_ctrl" class="fn">l1_icache2_preload_ctrl</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_ICACHE2_PRELOAD_CTRL.html" title="type esp32c6::extmem::L1_ICACHE2_PRELOAD_CTRL">L1_ICACHE2_PRELOAD_CTRL</a></h4></section></summary><div class="docblock"><p>0xc0 - L1 instruction Cache 2 preload-operation control register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_icache2_preload_addr" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#497-499">source</a><h4 class="code-header">pub const fn <a href="#method.l1_icache2_preload_addr" class="fn">l1_icache2_preload_addr</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_ICACHE2_PRELOAD_ADDR.html" title="type esp32c6::extmem::L1_ICACHE2_PRELOAD_ADDR">L1_ICACHE2_PRELOAD_ADDR</a></h4></section></summary><div class="docblock"><p>0xc4 - L1 instruction Cache 2 preload address configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_icache2_preload_size" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#502-504">source</a><h4 class="code-header">pub const fn <a href="#method.l1_icache2_preload_size" class="fn">l1_icache2_preload_size</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_ICACHE2_PRELOAD_SIZE.html" title="type esp32c6::extmem::L1_ICACHE2_PRELOAD_SIZE">L1_ICACHE2_PRELOAD_SIZE</a></h4></section></summary><div class="docblock"><p>0xc8 - L1 instruction Cache 2 preload size configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_icache3_preload_ctrl" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#507-509">source</a><h4 class="code-header">pub const fn <a href="#method.l1_icache3_preload_ctrl" class="fn">l1_icache3_preload_ctrl</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_ICACHE3_PRELOAD_CTRL.html" title="type esp32c6::extmem::L1_ICACHE3_PRELOAD_CTRL">L1_ICACHE3_PRELOAD_CTRL</a></h4></section></summary><div class="docblock"><p>0xcc - L1 instruction Cache 3 preload-operation control register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_icache3_preload_addr" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#512-514">source</a><h4 class="code-header">pub const fn <a href="#method.l1_icache3_preload_addr" class="fn">l1_icache3_preload_addr</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_ICACHE3_PRELOAD_ADDR.html" title="type esp32c6::extmem::L1_ICACHE3_PRELOAD_ADDR">L1_ICACHE3_PRELOAD_ADDR</a></h4></section></summary><div class="docblock"><p>0xd0 - L1 instruction Cache 3 preload address configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_icache3_preload_size" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#517-519">source</a><h4 class="code-header">pub const fn <a href="#method.l1_icache3_preload_size" class="fn">l1_icache3_preload_size</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_ICACHE3_PRELOAD_SIZE.html" title="type esp32c6::extmem::L1_ICACHE3_PRELOAD_SIZE">L1_ICACHE3_PRELOAD_SIZE</a></h4></section></summary><div class="docblock"><p>0xd4 - L1 instruction Cache 3 preload size configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_cache_preload_ctrl" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#522-524">source</a><h4 class="code-header">pub const fn <a href="#method.l1_cache_preload_ctrl" class="fn">l1_cache_preload_ctrl</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_CACHE_PRELOAD_CTRL.html" title="type esp32c6::extmem::L1_CACHE_PRELOAD_CTRL">L1_CACHE_PRELOAD_CTRL</a></h4></section></summary><div class="docblock"><p>0xd8 - L1 Cache preload-operation control register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_dcache_preload_addr" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#527-529">source</a><h4 class="code-header">pub const fn <a href="#method.l1_dcache_preload_addr" class="fn">l1_dcache_preload_addr</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_DCACHE_PRELOAD_ADDR.html" title="type esp32c6::extmem::L1_DCACHE_PRELOAD_ADDR">L1_DCACHE_PRELOAD_ADDR</a></h4></section></summary><div class="docblock"><p>0xdc - L1 Cache preload address configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_dcache_preload_size" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#532-534">source</a><h4 class="code-header">pub const fn <a href="#method.l1_dcache_preload_size" class="fn">l1_dcache_preload_size</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_DCACHE_PRELOAD_SIZE.html" title="type esp32c6::extmem::L1_DCACHE_PRELOAD_SIZE">L1_DCACHE_PRELOAD_SIZE</a></h4></section></summary><div class="docblock"><p>0xe0 - L1 Cache preload size configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_icache0_autoload_ctrl" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#537-539">source</a><h4 class="code-header">pub const fn <a href="#method.l1_icache0_autoload_ctrl" class="fn">l1_icache0_autoload_ctrl</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_ICACHE0_AUTOLOAD_CTRL.html" title="type esp32c6::extmem::L1_ICACHE0_AUTOLOAD_CTRL">L1_ICACHE0_AUTOLOAD_CTRL</a></h4></section></summary><div class="docblock"><p>0xe4 - L1 instruction Cache 0 autoload-operation control register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_icache0_autoload_sct0_addr" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#542-544">source</a><h4 class="code-header">pub const fn <a href="#method.l1_icache0_autoload_sct0_addr" class="fn">l1_icache0_autoload_sct0_addr</a>(
    &amp;self
) -&gt; &amp;<a class="type" href="type.L1_ICACHE0_AUTOLOAD_SCT0_ADDR.html" title="type esp32c6::extmem::L1_ICACHE0_AUTOLOAD_SCT0_ADDR">L1_ICACHE0_AUTOLOAD_SCT0_ADDR</a></h4></section></summary><div class="docblock"><p>0xe8 - L1 instruction Cache 0 autoload section 0 address configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_icache0_autoload_sct0_size" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#547-549">source</a><h4 class="code-header">pub const fn <a href="#method.l1_icache0_autoload_sct0_size" class="fn">l1_icache0_autoload_sct0_size</a>(
    &amp;self
) -&gt; &amp;<a class="type" href="type.L1_ICACHE0_AUTOLOAD_SCT0_SIZE.html" title="type esp32c6::extmem::L1_ICACHE0_AUTOLOAD_SCT0_SIZE">L1_ICACHE0_AUTOLOAD_SCT0_SIZE</a></h4></section></summary><div class="docblock"><p>0xec - L1 instruction Cache 0 autoload section 0 size configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_icache0_autoload_sct1_addr" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#552-554">source</a><h4 class="code-header">pub const fn <a href="#method.l1_icache0_autoload_sct1_addr" class="fn">l1_icache0_autoload_sct1_addr</a>(
    &amp;self
) -&gt; &amp;<a class="type" href="type.L1_ICACHE0_AUTOLOAD_SCT1_ADDR.html" title="type esp32c6::extmem::L1_ICACHE0_AUTOLOAD_SCT1_ADDR">L1_ICACHE0_AUTOLOAD_SCT1_ADDR</a></h4></section></summary><div class="docblock"><p>0xf0 - L1 instruction Cache 0 autoload section 1 address configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_icache0_autoload_sct1_size" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#557-559">source</a><h4 class="code-header">pub const fn <a href="#method.l1_icache0_autoload_sct1_size" class="fn">l1_icache0_autoload_sct1_size</a>(
    &amp;self
) -&gt; &amp;<a class="type" href="type.L1_ICACHE0_AUTOLOAD_SCT1_SIZE.html" title="type esp32c6::extmem::L1_ICACHE0_AUTOLOAD_SCT1_SIZE">L1_ICACHE0_AUTOLOAD_SCT1_SIZE</a></h4></section></summary><div class="docblock"><p>0xf4 - L1 instruction Cache 0 autoload section 1 size configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_icache1_autoload_ctrl" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#562-564">source</a><h4 class="code-header">pub const fn <a href="#method.l1_icache1_autoload_ctrl" class="fn">l1_icache1_autoload_ctrl</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_ICACHE1_AUTOLOAD_CTRL.html" title="type esp32c6::extmem::L1_ICACHE1_AUTOLOAD_CTRL">L1_ICACHE1_AUTOLOAD_CTRL</a></h4></section></summary><div class="docblock"><p>0xf8 - L1 instruction Cache 1 autoload-operation control register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_icache1_autoload_sct0_addr" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#567-569">source</a><h4 class="code-header">pub const fn <a href="#method.l1_icache1_autoload_sct0_addr" class="fn">l1_icache1_autoload_sct0_addr</a>(
    &amp;self
) -&gt; &amp;<a class="type" href="type.L1_ICACHE1_AUTOLOAD_SCT0_ADDR.html" title="type esp32c6::extmem::L1_ICACHE1_AUTOLOAD_SCT0_ADDR">L1_ICACHE1_AUTOLOAD_SCT0_ADDR</a></h4></section></summary><div class="docblock"><p>0xfc - L1 instruction Cache 1 autoload section 0 address configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_icache1_autoload_sct0_size" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#572-574">source</a><h4 class="code-header">pub const fn <a href="#method.l1_icache1_autoload_sct0_size" class="fn">l1_icache1_autoload_sct0_size</a>(
    &amp;self
) -&gt; &amp;<a class="type" href="type.L1_ICACHE1_AUTOLOAD_SCT0_SIZE.html" title="type esp32c6::extmem::L1_ICACHE1_AUTOLOAD_SCT0_SIZE">L1_ICACHE1_AUTOLOAD_SCT0_SIZE</a></h4></section></summary><div class="docblock"><p>0x100 - L1 instruction Cache 1 autoload section 0 size configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_icache1_autoload_sct1_addr" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#577-579">source</a><h4 class="code-header">pub const fn <a href="#method.l1_icache1_autoload_sct1_addr" class="fn">l1_icache1_autoload_sct1_addr</a>(
    &amp;self
) -&gt; &amp;<a class="type" href="type.L1_ICACHE1_AUTOLOAD_SCT1_ADDR.html" title="type esp32c6::extmem::L1_ICACHE1_AUTOLOAD_SCT1_ADDR">L1_ICACHE1_AUTOLOAD_SCT1_ADDR</a></h4></section></summary><div class="docblock"><p>0x104 - L1 instruction Cache 1 autoload section 1 address configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_icache1_autoload_sct1_size" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#582-584">source</a><h4 class="code-header">pub const fn <a href="#method.l1_icache1_autoload_sct1_size" class="fn">l1_icache1_autoload_sct1_size</a>(
    &amp;self
) -&gt; &amp;<a class="type" href="type.L1_ICACHE1_AUTOLOAD_SCT1_SIZE.html" title="type esp32c6::extmem::L1_ICACHE1_AUTOLOAD_SCT1_SIZE">L1_ICACHE1_AUTOLOAD_SCT1_SIZE</a></h4></section></summary><div class="docblock"><p>0x108 - L1 instruction Cache 1 autoload section 1 size configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_icache2_autoload_ctrl" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#587-589">source</a><h4 class="code-header">pub const fn <a href="#method.l1_icache2_autoload_ctrl" class="fn">l1_icache2_autoload_ctrl</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_ICACHE2_AUTOLOAD_CTRL.html" title="type esp32c6::extmem::L1_ICACHE2_AUTOLOAD_CTRL">L1_ICACHE2_AUTOLOAD_CTRL</a></h4></section></summary><div class="docblock"><p>0x10c - L1 instruction Cache 2 autoload-operation control register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_icache2_autoload_sct0_addr" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#592-594">source</a><h4 class="code-header">pub const fn <a href="#method.l1_icache2_autoload_sct0_addr" class="fn">l1_icache2_autoload_sct0_addr</a>(
    &amp;self
) -&gt; &amp;<a class="type" href="type.L1_ICACHE2_AUTOLOAD_SCT0_ADDR.html" title="type esp32c6::extmem::L1_ICACHE2_AUTOLOAD_SCT0_ADDR">L1_ICACHE2_AUTOLOAD_SCT0_ADDR</a></h4></section></summary><div class="docblock"><p>0x110 - L1 instruction Cache 2 autoload section 0 address configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_icache2_autoload_sct0_size" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#597-599">source</a><h4 class="code-header">pub const fn <a href="#method.l1_icache2_autoload_sct0_size" class="fn">l1_icache2_autoload_sct0_size</a>(
    &amp;self
) -&gt; &amp;<a class="type" href="type.L1_ICACHE2_AUTOLOAD_SCT0_SIZE.html" title="type esp32c6::extmem::L1_ICACHE2_AUTOLOAD_SCT0_SIZE">L1_ICACHE2_AUTOLOAD_SCT0_SIZE</a></h4></section></summary><div class="docblock"><p>0x114 - L1 instruction Cache 2 autoload section 0 size configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_icache2_autoload_sct1_addr" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#602-604">source</a><h4 class="code-header">pub const fn <a href="#method.l1_icache2_autoload_sct1_addr" class="fn">l1_icache2_autoload_sct1_addr</a>(
    &amp;self
) -&gt; &amp;<a class="type" href="type.L1_ICACHE2_AUTOLOAD_SCT1_ADDR.html" title="type esp32c6::extmem::L1_ICACHE2_AUTOLOAD_SCT1_ADDR">L1_ICACHE2_AUTOLOAD_SCT1_ADDR</a></h4></section></summary><div class="docblock"><p>0x118 - L1 instruction Cache 2 autoload section 1 address configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_icache2_autoload_sct1_size" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#607-609">source</a><h4 class="code-header">pub const fn <a href="#method.l1_icache2_autoload_sct1_size" class="fn">l1_icache2_autoload_sct1_size</a>(
    &amp;self
) -&gt; &amp;<a class="type" href="type.L1_ICACHE2_AUTOLOAD_SCT1_SIZE.html" title="type esp32c6::extmem::L1_ICACHE2_AUTOLOAD_SCT1_SIZE">L1_ICACHE2_AUTOLOAD_SCT1_SIZE</a></h4></section></summary><div class="docblock"><p>0x11c - L1 instruction Cache 2 autoload section 1 size configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_icache3_autoload_ctrl" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#612-614">source</a><h4 class="code-header">pub const fn <a href="#method.l1_icache3_autoload_ctrl" class="fn">l1_icache3_autoload_ctrl</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_ICACHE3_AUTOLOAD_CTRL.html" title="type esp32c6::extmem::L1_ICACHE3_AUTOLOAD_CTRL">L1_ICACHE3_AUTOLOAD_CTRL</a></h4></section></summary><div class="docblock"><p>0x120 - L1 instruction Cache 3 autoload-operation control register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_icache3_autoload_sct0_addr" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#617-619">source</a><h4 class="code-header">pub const fn <a href="#method.l1_icache3_autoload_sct0_addr" class="fn">l1_icache3_autoload_sct0_addr</a>(
    &amp;self
) -&gt; &amp;<a class="type" href="type.L1_ICACHE3_AUTOLOAD_SCT0_ADDR.html" title="type esp32c6::extmem::L1_ICACHE3_AUTOLOAD_SCT0_ADDR">L1_ICACHE3_AUTOLOAD_SCT0_ADDR</a></h4></section></summary><div class="docblock"><p>0x124 - L1 instruction Cache 3 autoload section 0 address configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_icache3_autoload_sct0_size" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#622-624">source</a><h4 class="code-header">pub const fn <a href="#method.l1_icache3_autoload_sct0_size" class="fn">l1_icache3_autoload_sct0_size</a>(
    &amp;self
) -&gt; &amp;<a class="type" href="type.L1_ICACHE3_AUTOLOAD_SCT0_SIZE.html" title="type esp32c6::extmem::L1_ICACHE3_AUTOLOAD_SCT0_SIZE">L1_ICACHE3_AUTOLOAD_SCT0_SIZE</a></h4></section></summary><div class="docblock"><p>0x128 - L1 instruction Cache 3 autoload section 0 size configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_icache3_autoload_sct1_addr" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#627-629">source</a><h4 class="code-header">pub const fn <a href="#method.l1_icache3_autoload_sct1_addr" class="fn">l1_icache3_autoload_sct1_addr</a>(
    &amp;self
) -&gt; &amp;<a class="type" href="type.L1_ICACHE3_AUTOLOAD_SCT1_ADDR.html" title="type esp32c6::extmem::L1_ICACHE3_AUTOLOAD_SCT1_ADDR">L1_ICACHE3_AUTOLOAD_SCT1_ADDR</a></h4></section></summary><div class="docblock"><p>0x12c - L1 instruction Cache 3 autoload section 1 address configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_icache3_autoload_sct1_size" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#632-634">source</a><h4 class="code-header">pub const fn <a href="#method.l1_icache3_autoload_sct1_size" class="fn">l1_icache3_autoload_sct1_size</a>(
    &amp;self
) -&gt; &amp;<a class="type" href="type.L1_ICACHE3_AUTOLOAD_SCT1_SIZE.html" title="type esp32c6::extmem::L1_ICACHE3_AUTOLOAD_SCT1_SIZE">L1_ICACHE3_AUTOLOAD_SCT1_SIZE</a></h4></section></summary><div class="docblock"><p>0x130 - L1 instruction Cache 3 autoload section 1 size configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_cache_autoload_ctrl" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#637-639">source</a><h4 class="code-header">pub const fn <a href="#method.l1_cache_autoload_ctrl" class="fn">l1_cache_autoload_ctrl</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_CACHE_AUTOLOAD_CTRL.html" title="type esp32c6::extmem::L1_CACHE_AUTOLOAD_CTRL">L1_CACHE_AUTOLOAD_CTRL</a></h4></section></summary><div class="docblock"><p>0x134 - L1 Cache autoload-operation control register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_cache_autoload_sct0_addr" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#642-644">source</a><h4 class="code-header">pub const fn <a href="#method.l1_cache_autoload_sct0_addr" class="fn">l1_cache_autoload_sct0_addr</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_CACHE_AUTOLOAD_SCT0_ADDR.html" title="type esp32c6::extmem::L1_CACHE_AUTOLOAD_SCT0_ADDR">L1_CACHE_AUTOLOAD_SCT0_ADDR</a></h4></section></summary><div class="docblock"><p>0x138 - L1 Cache autoload section 0 address configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_cache_autoload_sct0_size" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#647-649">source</a><h4 class="code-header">pub const fn <a href="#method.l1_cache_autoload_sct0_size" class="fn">l1_cache_autoload_sct0_size</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_CACHE_AUTOLOAD_SCT0_SIZE.html" title="type esp32c6::extmem::L1_CACHE_AUTOLOAD_SCT0_SIZE">L1_CACHE_AUTOLOAD_SCT0_SIZE</a></h4></section></summary><div class="docblock"><p>0x13c - L1 Cache autoload section 0 size configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_cache_autoload_sct1_addr" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#652-654">source</a><h4 class="code-header">pub const fn <a href="#method.l1_cache_autoload_sct1_addr" class="fn">l1_cache_autoload_sct1_addr</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_CACHE_AUTOLOAD_SCT1_ADDR.html" title="type esp32c6::extmem::L1_CACHE_AUTOLOAD_SCT1_ADDR">L1_CACHE_AUTOLOAD_SCT1_ADDR</a></h4></section></summary><div class="docblock"><p>0x140 - L1 Cache autoload section 1 address configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_cache_autoload_sct1_size" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#657-659">source</a><h4 class="code-header">pub const fn <a href="#method.l1_cache_autoload_sct1_size" class="fn">l1_cache_autoload_sct1_size</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_CACHE_AUTOLOAD_SCT1_SIZE.html" title="type esp32c6::extmem::L1_CACHE_AUTOLOAD_SCT1_SIZE">L1_CACHE_AUTOLOAD_SCT1_SIZE</a></h4></section></summary><div class="docblock"><p>0x144 - L1 Cache autoload section 1 size configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_cache_autoload_sct2_addr" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#662-664">source</a><h4 class="code-header">pub const fn <a href="#method.l1_cache_autoload_sct2_addr" class="fn">l1_cache_autoload_sct2_addr</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_CACHE_AUTOLOAD_SCT2_ADDR.html" title="type esp32c6::extmem::L1_CACHE_AUTOLOAD_SCT2_ADDR">L1_CACHE_AUTOLOAD_SCT2_ADDR</a></h4></section></summary><div class="docblock"><p>0x148 - L1 Cache autoload section 2 address configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_cache_autoload_sct2_size" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#667-669">source</a><h4 class="code-header">pub const fn <a href="#method.l1_cache_autoload_sct2_size" class="fn">l1_cache_autoload_sct2_size</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_CACHE_AUTOLOAD_SCT2_SIZE.html" title="type esp32c6::extmem::L1_CACHE_AUTOLOAD_SCT2_SIZE">L1_CACHE_AUTOLOAD_SCT2_SIZE</a></h4></section></summary><div class="docblock"><p>0x14c - L1 Cache autoload section 2 size configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_cache_autoload_sct3_addr" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#672-674">source</a><h4 class="code-header">pub const fn <a href="#method.l1_cache_autoload_sct3_addr" class="fn">l1_cache_autoload_sct3_addr</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_CACHE_AUTOLOAD_SCT3_ADDR.html" title="type esp32c6::extmem::L1_CACHE_AUTOLOAD_SCT3_ADDR">L1_CACHE_AUTOLOAD_SCT3_ADDR</a></h4></section></summary><div class="docblock"><p>0x150 - L1 Cache autoload section 1 address configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_cache_autoload_sct3_size" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#677-679">source</a><h4 class="code-header">pub const fn <a href="#method.l1_cache_autoload_sct3_size" class="fn">l1_cache_autoload_sct3_size</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_CACHE_AUTOLOAD_SCT3_SIZE.html" title="type esp32c6::extmem::L1_CACHE_AUTOLOAD_SCT3_SIZE">L1_CACHE_AUTOLOAD_SCT3_SIZE</a></h4></section></summary><div class="docblock"><p>0x154 - L1 Cache autoload section 1 size configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_cache_acs_cnt_int_ena" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#682-684">source</a><h4 class="code-header">pub const fn <a href="#method.l1_cache_acs_cnt_int_ena" class="fn">l1_cache_acs_cnt_int_ena</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_CACHE_ACS_CNT_INT_ENA.html" title="type esp32c6::extmem::L1_CACHE_ACS_CNT_INT_ENA">L1_CACHE_ACS_CNT_INT_ENA</a></h4></section></summary><div class="docblock"><p>0x158 - Cache Access Counter Interrupt enable register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_cache_acs_cnt_int_clr" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#687-689">source</a><h4 class="code-header">pub const fn <a href="#method.l1_cache_acs_cnt_int_clr" class="fn">l1_cache_acs_cnt_int_clr</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_CACHE_ACS_CNT_INT_CLR.html" title="type esp32c6::extmem::L1_CACHE_ACS_CNT_INT_CLR">L1_CACHE_ACS_CNT_INT_CLR</a></h4></section></summary><div class="docblock"><p>0x15c - Cache Access Counter Interrupt clear register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_cache_acs_cnt_int_raw" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#692-694">source</a><h4 class="code-header">pub const fn <a href="#method.l1_cache_acs_cnt_int_raw" class="fn">l1_cache_acs_cnt_int_raw</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_CACHE_ACS_CNT_INT_RAW.html" title="type esp32c6::extmem::L1_CACHE_ACS_CNT_INT_RAW">L1_CACHE_ACS_CNT_INT_RAW</a></h4></section></summary><div class="docblock"><p>0x160 - Cache Access Counter Interrupt raw register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_cache_acs_cnt_int_st" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#697-699">source</a><h4 class="code-header">pub const fn <a href="#method.l1_cache_acs_cnt_int_st" class="fn">l1_cache_acs_cnt_int_st</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_CACHE_ACS_CNT_INT_ST.html" title="type esp32c6::extmem::L1_CACHE_ACS_CNT_INT_ST">L1_CACHE_ACS_CNT_INT_ST</a></h4></section></summary><div class="docblock"><p>0x164 - Cache Access Counter Interrupt status register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_cache_acs_fail_int_ena" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#702-704">source</a><h4 class="code-header">pub const fn <a href="#method.l1_cache_acs_fail_int_ena" class="fn">l1_cache_acs_fail_int_ena</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_CACHE_ACS_FAIL_INT_ENA.html" title="type esp32c6::extmem::L1_CACHE_ACS_FAIL_INT_ENA">L1_CACHE_ACS_FAIL_INT_ENA</a></h4></section></summary><div class="docblock"><p>0x168 - Cache Access Fail Interrupt enable register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_cache_acs_fail_int_clr" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#707-709">source</a><h4 class="code-header">pub const fn <a href="#method.l1_cache_acs_fail_int_clr" class="fn">l1_cache_acs_fail_int_clr</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_CACHE_ACS_FAIL_INT_CLR.html" title="type esp32c6::extmem::L1_CACHE_ACS_FAIL_INT_CLR">L1_CACHE_ACS_FAIL_INT_CLR</a></h4></section></summary><div class="docblock"><p>0x16c - L1-Cache Access Fail Interrupt clear register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_cache_acs_fail_int_raw" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#712-714">source</a><h4 class="code-header">pub const fn <a href="#method.l1_cache_acs_fail_int_raw" class="fn">l1_cache_acs_fail_int_raw</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_CACHE_ACS_FAIL_INT_RAW.html" title="type esp32c6::extmem::L1_CACHE_ACS_FAIL_INT_RAW">L1_CACHE_ACS_FAIL_INT_RAW</a></h4></section></summary><div class="docblock"><p>0x170 - Cache Access Fail Interrupt raw register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_cache_acs_fail_int_st" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#717-719">source</a><h4 class="code-header">pub const fn <a href="#method.l1_cache_acs_fail_int_st" class="fn">l1_cache_acs_fail_int_st</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_CACHE_ACS_FAIL_INT_ST.html" title="type esp32c6::extmem::L1_CACHE_ACS_FAIL_INT_ST">L1_CACHE_ACS_FAIL_INT_ST</a></h4></section></summary><div class="docblock"><p>0x174 - Cache Access Fail Interrupt status register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_cache_acs_cnt_ctrl" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#722-724">source</a><h4 class="code-header">pub const fn <a href="#method.l1_cache_acs_cnt_ctrl" class="fn">l1_cache_acs_cnt_ctrl</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_CACHE_ACS_CNT_CTRL.html" title="type esp32c6::extmem::L1_CACHE_ACS_CNT_CTRL">L1_CACHE_ACS_CNT_CTRL</a></h4></section></summary><div class="docblock"><p>0x178 - Cache Access Counter enable and clear register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_ibus0_acs_hit_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#727-729">source</a><h4 class="code-header">pub const fn <a href="#method.l1_ibus0_acs_hit_cnt" class="fn">l1_ibus0_acs_hit_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_IBUS0_ACS_HIT_CNT.html" title="type esp32c6::extmem::L1_IBUS0_ACS_HIT_CNT">L1_IBUS0_ACS_HIT_CNT</a></h4></section></summary><div class="docblock"><p>0x17c - L1-ICache bus0 Hit-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_ibus0_acs_miss_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#732-734">source</a><h4 class="code-header">pub const fn <a href="#method.l1_ibus0_acs_miss_cnt" class="fn">l1_ibus0_acs_miss_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_IBUS0_ACS_MISS_CNT.html" title="type esp32c6::extmem::L1_IBUS0_ACS_MISS_CNT">L1_IBUS0_ACS_MISS_CNT</a></h4></section></summary><div class="docblock"><p>0x180 - L1-ICache bus0 Miss-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_ibus0_acs_conflict_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#737-739">source</a><h4 class="code-header">pub const fn <a href="#method.l1_ibus0_acs_conflict_cnt" class="fn">l1_ibus0_acs_conflict_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_IBUS0_ACS_CONFLICT_CNT.html" title="type esp32c6::extmem::L1_IBUS0_ACS_CONFLICT_CNT">L1_IBUS0_ACS_CONFLICT_CNT</a></h4></section></summary><div class="docblock"><p>0x184 - L1-ICache bus0 Conflict-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_ibus0_acs_nxtlvl_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#742-744">source</a><h4 class="code-header">pub const fn <a href="#method.l1_ibus0_acs_nxtlvl_cnt" class="fn">l1_ibus0_acs_nxtlvl_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_IBUS0_ACS_NXTLVL_CNT.html" title="type esp32c6::extmem::L1_IBUS0_ACS_NXTLVL_CNT">L1_IBUS0_ACS_NXTLVL_CNT</a></h4></section></summary><div class="docblock"><p>0x188 - L1-ICache bus0 Next-Level-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_ibus1_acs_hit_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#747-749">source</a><h4 class="code-header">pub const fn <a href="#method.l1_ibus1_acs_hit_cnt" class="fn">l1_ibus1_acs_hit_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_IBUS1_ACS_HIT_CNT.html" title="type esp32c6::extmem::L1_IBUS1_ACS_HIT_CNT">L1_IBUS1_ACS_HIT_CNT</a></h4></section></summary><div class="docblock"><p>0x18c - L1-ICache bus1 Hit-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_ibus1_acs_miss_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#752-754">source</a><h4 class="code-header">pub const fn <a href="#method.l1_ibus1_acs_miss_cnt" class="fn">l1_ibus1_acs_miss_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_IBUS1_ACS_MISS_CNT.html" title="type esp32c6::extmem::L1_IBUS1_ACS_MISS_CNT">L1_IBUS1_ACS_MISS_CNT</a></h4></section></summary><div class="docblock"><p>0x190 - L1-ICache bus1 Miss-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_ibus1_acs_conflict_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#757-759">source</a><h4 class="code-header">pub const fn <a href="#method.l1_ibus1_acs_conflict_cnt" class="fn">l1_ibus1_acs_conflict_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_IBUS1_ACS_CONFLICT_CNT.html" title="type esp32c6::extmem::L1_IBUS1_ACS_CONFLICT_CNT">L1_IBUS1_ACS_CONFLICT_CNT</a></h4></section></summary><div class="docblock"><p>0x194 - L1-ICache bus1 Conflict-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_ibus1_acs_nxtlvl_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#762-764">source</a><h4 class="code-header">pub const fn <a href="#method.l1_ibus1_acs_nxtlvl_cnt" class="fn">l1_ibus1_acs_nxtlvl_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_IBUS1_ACS_NXTLVL_CNT.html" title="type esp32c6::extmem::L1_IBUS1_ACS_NXTLVL_CNT">L1_IBUS1_ACS_NXTLVL_CNT</a></h4></section></summary><div class="docblock"><p>0x198 - L1-ICache bus1 Next-Level-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_ibus2_acs_hit_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#767-769">source</a><h4 class="code-header">pub const fn <a href="#method.l1_ibus2_acs_hit_cnt" class="fn">l1_ibus2_acs_hit_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_IBUS2_ACS_HIT_CNT.html" title="type esp32c6::extmem::L1_IBUS2_ACS_HIT_CNT">L1_IBUS2_ACS_HIT_CNT</a></h4></section></summary><div class="docblock"><p>0x19c - L1-ICache bus2 Hit-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_ibus2_acs_miss_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#772-774">source</a><h4 class="code-header">pub const fn <a href="#method.l1_ibus2_acs_miss_cnt" class="fn">l1_ibus2_acs_miss_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_IBUS2_ACS_MISS_CNT.html" title="type esp32c6::extmem::L1_IBUS2_ACS_MISS_CNT">L1_IBUS2_ACS_MISS_CNT</a></h4></section></summary><div class="docblock"><p>0x1a0 - L1-ICache bus2 Miss-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_ibus2_acs_conflict_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#777-779">source</a><h4 class="code-header">pub const fn <a href="#method.l1_ibus2_acs_conflict_cnt" class="fn">l1_ibus2_acs_conflict_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_IBUS2_ACS_CONFLICT_CNT.html" title="type esp32c6::extmem::L1_IBUS2_ACS_CONFLICT_CNT">L1_IBUS2_ACS_CONFLICT_CNT</a></h4></section></summary><div class="docblock"><p>0x1a4 - L1-ICache bus2 Conflict-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_ibus2_acs_nxtlvl_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#782-784">source</a><h4 class="code-header">pub const fn <a href="#method.l1_ibus2_acs_nxtlvl_cnt" class="fn">l1_ibus2_acs_nxtlvl_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_IBUS2_ACS_NXTLVL_CNT.html" title="type esp32c6::extmem::L1_IBUS2_ACS_NXTLVL_CNT">L1_IBUS2_ACS_NXTLVL_CNT</a></h4></section></summary><div class="docblock"><p>0x1a8 - L1-ICache bus2 Next-Level-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_ibus3_acs_hit_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#787-789">source</a><h4 class="code-header">pub const fn <a href="#method.l1_ibus3_acs_hit_cnt" class="fn">l1_ibus3_acs_hit_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_IBUS3_ACS_HIT_CNT.html" title="type esp32c6::extmem::L1_IBUS3_ACS_HIT_CNT">L1_IBUS3_ACS_HIT_CNT</a></h4></section></summary><div class="docblock"><p>0x1ac - L1-ICache bus3 Hit-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_ibus3_acs_miss_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#792-794">source</a><h4 class="code-header">pub const fn <a href="#method.l1_ibus3_acs_miss_cnt" class="fn">l1_ibus3_acs_miss_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_IBUS3_ACS_MISS_CNT.html" title="type esp32c6::extmem::L1_IBUS3_ACS_MISS_CNT">L1_IBUS3_ACS_MISS_CNT</a></h4></section></summary><div class="docblock"><p>0x1b0 - L1-ICache bus3 Miss-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_ibus3_acs_conflict_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#797-799">source</a><h4 class="code-header">pub const fn <a href="#method.l1_ibus3_acs_conflict_cnt" class="fn">l1_ibus3_acs_conflict_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_IBUS3_ACS_CONFLICT_CNT.html" title="type esp32c6::extmem::L1_IBUS3_ACS_CONFLICT_CNT">L1_IBUS3_ACS_CONFLICT_CNT</a></h4></section></summary><div class="docblock"><p>0x1b4 - L1-ICache bus3 Conflict-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_ibus3_acs_nxtlvl_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#802-804">source</a><h4 class="code-header">pub const fn <a href="#method.l1_ibus3_acs_nxtlvl_cnt" class="fn">l1_ibus3_acs_nxtlvl_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_IBUS3_ACS_NXTLVL_CNT.html" title="type esp32c6::extmem::L1_IBUS3_ACS_NXTLVL_CNT">L1_IBUS3_ACS_NXTLVL_CNT</a></h4></section></summary><div class="docblock"><p>0x1b8 - L1-ICache bus3 Next-Level-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_bus0_acs_hit_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#807-809">source</a><h4 class="code-header">pub const fn <a href="#method.l1_bus0_acs_hit_cnt" class="fn">l1_bus0_acs_hit_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_BUS0_ACS_HIT_CNT.html" title="type esp32c6::extmem::L1_BUS0_ACS_HIT_CNT">L1_BUS0_ACS_HIT_CNT</a></h4></section></summary><div class="docblock"><p>0x1bc - L1-Cache bus0 Hit-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_bus0_acs_miss_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#812-814">source</a><h4 class="code-header">pub const fn <a href="#method.l1_bus0_acs_miss_cnt" class="fn">l1_bus0_acs_miss_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_BUS0_ACS_MISS_CNT.html" title="type esp32c6::extmem::L1_BUS0_ACS_MISS_CNT">L1_BUS0_ACS_MISS_CNT</a></h4></section></summary><div class="docblock"><p>0x1c0 - L1-Cache bus0 Miss-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_bus0_acs_conflict_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#817-819">source</a><h4 class="code-header">pub const fn <a href="#method.l1_bus0_acs_conflict_cnt" class="fn">l1_bus0_acs_conflict_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_BUS0_ACS_CONFLICT_CNT.html" title="type esp32c6::extmem::L1_BUS0_ACS_CONFLICT_CNT">L1_BUS0_ACS_CONFLICT_CNT</a></h4></section></summary><div class="docblock"><p>0x1c4 - L1-Cache bus0 Conflict-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_bus0_acs_nxtlvl_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#822-824">source</a><h4 class="code-header">pub const fn <a href="#method.l1_bus0_acs_nxtlvl_cnt" class="fn">l1_bus0_acs_nxtlvl_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_BUS0_ACS_NXTLVL_CNT.html" title="type esp32c6::extmem::L1_BUS0_ACS_NXTLVL_CNT">L1_BUS0_ACS_NXTLVL_CNT</a></h4></section></summary><div class="docblock"><p>0x1c8 - L1-Cache bus0 Next-Level-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_bus1_acs_hit_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#827-829">source</a><h4 class="code-header">pub const fn <a href="#method.l1_bus1_acs_hit_cnt" class="fn">l1_bus1_acs_hit_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_BUS1_ACS_HIT_CNT.html" title="type esp32c6::extmem::L1_BUS1_ACS_HIT_CNT">L1_BUS1_ACS_HIT_CNT</a></h4></section></summary><div class="docblock"><p>0x1cc - L1-Cache bus1 Hit-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_bus1_acs_miss_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#832-834">source</a><h4 class="code-header">pub const fn <a href="#method.l1_bus1_acs_miss_cnt" class="fn">l1_bus1_acs_miss_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_BUS1_ACS_MISS_CNT.html" title="type esp32c6::extmem::L1_BUS1_ACS_MISS_CNT">L1_BUS1_ACS_MISS_CNT</a></h4></section></summary><div class="docblock"><p>0x1d0 - L1-Cache bus1 Miss-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_bus1_acs_conflict_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#837-839">source</a><h4 class="code-header">pub const fn <a href="#method.l1_bus1_acs_conflict_cnt" class="fn">l1_bus1_acs_conflict_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_BUS1_ACS_CONFLICT_CNT.html" title="type esp32c6::extmem::L1_BUS1_ACS_CONFLICT_CNT">L1_BUS1_ACS_CONFLICT_CNT</a></h4></section></summary><div class="docblock"><p>0x1d4 - L1-Cache bus1 Conflict-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_bus1_acs_nxtlvl_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#842-844">source</a><h4 class="code-header">pub const fn <a href="#method.l1_bus1_acs_nxtlvl_cnt" class="fn">l1_bus1_acs_nxtlvl_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_BUS1_ACS_NXTLVL_CNT.html" title="type esp32c6::extmem::L1_BUS1_ACS_NXTLVL_CNT">L1_BUS1_ACS_NXTLVL_CNT</a></h4></section></summary><div class="docblock"><p>0x1d8 - L1-Cache bus1 Next-Level-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_dbus2_acs_hit_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#847-849">source</a><h4 class="code-header">pub const fn <a href="#method.l1_dbus2_acs_hit_cnt" class="fn">l1_dbus2_acs_hit_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_DBUS2_ACS_HIT_CNT.html" title="type esp32c6::extmem::L1_DBUS2_ACS_HIT_CNT">L1_DBUS2_ACS_HIT_CNT</a></h4></section></summary><div class="docblock"><p>0x1dc - L1-DCache bus2 Hit-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_dbus2_acs_miss_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#852-854">source</a><h4 class="code-header">pub const fn <a href="#method.l1_dbus2_acs_miss_cnt" class="fn">l1_dbus2_acs_miss_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_DBUS2_ACS_MISS_CNT.html" title="type esp32c6::extmem::L1_DBUS2_ACS_MISS_CNT">L1_DBUS2_ACS_MISS_CNT</a></h4></section></summary><div class="docblock"><p>0x1e0 - L1-DCache bus2 Miss-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_dbus2_acs_conflict_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#857-859">source</a><h4 class="code-header">pub const fn <a href="#method.l1_dbus2_acs_conflict_cnt" class="fn">l1_dbus2_acs_conflict_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_DBUS2_ACS_CONFLICT_CNT.html" title="type esp32c6::extmem::L1_DBUS2_ACS_CONFLICT_CNT">L1_DBUS2_ACS_CONFLICT_CNT</a></h4></section></summary><div class="docblock"><p>0x1e4 - L1-DCache bus2 Conflict-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_dbus2_acs_nxtlvl_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#862-864">source</a><h4 class="code-header">pub const fn <a href="#method.l1_dbus2_acs_nxtlvl_cnt" class="fn">l1_dbus2_acs_nxtlvl_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_DBUS2_ACS_NXTLVL_CNT.html" title="type esp32c6::extmem::L1_DBUS2_ACS_NXTLVL_CNT">L1_DBUS2_ACS_NXTLVL_CNT</a></h4></section></summary><div class="docblock"><p>0x1e8 - L1-DCache bus2 Next-Level-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_dbus3_acs_hit_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#867-869">source</a><h4 class="code-header">pub const fn <a href="#method.l1_dbus3_acs_hit_cnt" class="fn">l1_dbus3_acs_hit_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_DBUS3_ACS_HIT_CNT.html" title="type esp32c6::extmem::L1_DBUS3_ACS_HIT_CNT">L1_DBUS3_ACS_HIT_CNT</a></h4></section></summary><div class="docblock"><p>0x1ec - L1-DCache bus3 Hit-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_dbus3_acs_miss_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#872-874">source</a><h4 class="code-header">pub const fn <a href="#method.l1_dbus3_acs_miss_cnt" class="fn">l1_dbus3_acs_miss_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_DBUS3_ACS_MISS_CNT.html" title="type esp32c6::extmem::L1_DBUS3_ACS_MISS_CNT">L1_DBUS3_ACS_MISS_CNT</a></h4></section></summary><div class="docblock"><p>0x1f0 - L1-DCache bus3 Miss-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_dbus3_acs_conflict_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#877-879">source</a><h4 class="code-header">pub const fn <a href="#method.l1_dbus3_acs_conflict_cnt" class="fn">l1_dbus3_acs_conflict_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_DBUS3_ACS_CONFLICT_CNT.html" title="type esp32c6::extmem::L1_DBUS3_ACS_CONFLICT_CNT">L1_DBUS3_ACS_CONFLICT_CNT</a></h4></section></summary><div class="docblock"><p>0x1f4 - L1-DCache bus3 Conflict-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_dbus3_acs_nxtlvl_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#882-884">source</a><h4 class="code-header">pub const fn <a href="#method.l1_dbus3_acs_nxtlvl_cnt" class="fn">l1_dbus3_acs_nxtlvl_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_DBUS3_ACS_NXTLVL_CNT.html" title="type esp32c6::extmem::L1_DBUS3_ACS_NXTLVL_CNT">L1_DBUS3_ACS_NXTLVL_CNT</a></h4></section></summary><div class="docblock"><p>0x1f8 - L1-DCache bus3 Next-Level-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_icache0_acs_fail_id_attr" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#887-889">source</a><h4 class="code-header">pub const fn <a href="#method.l1_icache0_acs_fail_id_attr" class="fn">l1_icache0_acs_fail_id_attr</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_ICACHE0_ACS_FAIL_ID_ATTR.html" title="type esp32c6::extmem::L1_ICACHE0_ACS_FAIL_ID_ATTR">L1_ICACHE0_ACS_FAIL_ID_ATTR</a></h4></section></summary><div class="docblock"><p>0x1fc - L1-ICache0 Access Fail ID/attribution information register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_icache0_acs_fail_addr" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#892-894">source</a><h4 class="code-header">pub const fn <a href="#method.l1_icache0_acs_fail_addr" class="fn">l1_icache0_acs_fail_addr</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_ICACHE0_ACS_FAIL_ADDR.html" title="type esp32c6::extmem::L1_ICACHE0_ACS_FAIL_ADDR">L1_ICACHE0_ACS_FAIL_ADDR</a></h4></section></summary><div class="docblock"><p>0x200 - L1-ICache0 Access Fail Address information register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_icache1_acs_fail_id_attr" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#897-899">source</a><h4 class="code-header">pub const fn <a href="#method.l1_icache1_acs_fail_id_attr" class="fn">l1_icache1_acs_fail_id_attr</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_ICACHE1_ACS_FAIL_ID_ATTR.html" title="type esp32c6::extmem::L1_ICACHE1_ACS_FAIL_ID_ATTR">L1_ICACHE1_ACS_FAIL_ID_ATTR</a></h4></section></summary><div class="docblock"><p>0x204 - L1-ICache0 Access Fail ID/attribution information register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_icache1_acs_fail_addr" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#902-904">source</a><h4 class="code-header">pub const fn <a href="#method.l1_icache1_acs_fail_addr" class="fn">l1_icache1_acs_fail_addr</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_ICACHE1_ACS_FAIL_ADDR.html" title="type esp32c6::extmem::L1_ICACHE1_ACS_FAIL_ADDR">L1_ICACHE1_ACS_FAIL_ADDR</a></h4></section></summary><div class="docblock"><p>0x208 - L1-ICache0 Access Fail Address information register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_icache2_acs_fail_id_attr" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#907-909">source</a><h4 class="code-header">pub const fn <a href="#method.l1_icache2_acs_fail_id_attr" class="fn">l1_icache2_acs_fail_id_attr</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_ICACHE2_ACS_FAIL_ID_ATTR.html" title="type esp32c6::extmem::L1_ICACHE2_ACS_FAIL_ID_ATTR">L1_ICACHE2_ACS_FAIL_ID_ATTR</a></h4></section></summary><div class="docblock"><p>0x20c - L1-ICache0 Access Fail ID/attribution information register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_icache2_acs_fail_addr" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#912-914">source</a><h4 class="code-header">pub const fn <a href="#method.l1_icache2_acs_fail_addr" class="fn">l1_icache2_acs_fail_addr</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_ICACHE2_ACS_FAIL_ADDR.html" title="type esp32c6::extmem::L1_ICACHE2_ACS_FAIL_ADDR">L1_ICACHE2_ACS_FAIL_ADDR</a></h4></section></summary><div class="docblock"><p>0x210 - L1-ICache0 Access Fail Address information register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_icache3_acs_fail_id_attr" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#917-919">source</a><h4 class="code-header">pub const fn <a href="#method.l1_icache3_acs_fail_id_attr" class="fn">l1_icache3_acs_fail_id_attr</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_ICACHE3_ACS_FAIL_ID_ATTR.html" title="type esp32c6::extmem::L1_ICACHE3_ACS_FAIL_ID_ATTR">L1_ICACHE3_ACS_FAIL_ID_ATTR</a></h4></section></summary><div class="docblock"><p>0x214 - L1-ICache0 Access Fail ID/attribution information register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_icache3_acs_fail_addr" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#922-924">source</a><h4 class="code-header">pub const fn <a href="#method.l1_icache3_acs_fail_addr" class="fn">l1_icache3_acs_fail_addr</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_ICACHE3_ACS_FAIL_ADDR.html" title="type esp32c6::extmem::L1_ICACHE3_ACS_FAIL_ADDR">L1_ICACHE3_ACS_FAIL_ADDR</a></h4></section></summary><div class="docblock"><p>0x218 - L1-ICache0 Access Fail Address information register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_cache_acs_fail_id_attr" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#927-929">source</a><h4 class="code-header">pub const fn <a href="#method.l1_cache_acs_fail_id_attr" class="fn">l1_cache_acs_fail_id_attr</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_CACHE_ACS_FAIL_ID_ATTR.html" title="type esp32c6::extmem::L1_CACHE_ACS_FAIL_ID_ATTR">L1_CACHE_ACS_FAIL_ID_ATTR</a></h4></section></summary><div class="docblock"><p>0x21c - L1-Cache Access Fail ID/attribution information register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_dcache_acs_fail_addr" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#932-934">source</a><h4 class="code-header">pub const fn <a href="#method.l1_dcache_acs_fail_addr" class="fn">l1_dcache_acs_fail_addr</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_DCACHE_ACS_FAIL_ADDR.html" title="type esp32c6::extmem::L1_DCACHE_ACS_FAIL_ADDR">L1_DCACHE_ACS_FAIL_ADDR</a></h4></section></summary><div class="docblock"><p>0x220 - L1-Cache Access Fail Address information register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_cache_sync_preload_int_ena" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#937-939">source</a><h4 class="code-header">pub const fn <a href="#method.l1_cache_sync_preload_int_ena" class="fn">l1_cache_sync_preload_int_ena</a>(
    &amp;self
) -&gt; &amp;<a class="type" href="type.L1_CACHE_SYNC_PRELOAD_INT_ENA.html" title="type esp32c6::extmem::L1_CACHE_SYNC_PRELOAD_INT_ENA">L1_CACHE_SYNC_PRELOAD_INT_ENA</a></h4></section></summary><div class="docblock"><p>0x224 - L1-Cache Access Fail Interrupt enable register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_cache_sync_preload_int_clr" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#942-944">source</a><h4 class="code-header">pub const fn <a href="#method.l1_cache_sync_preload_int_clr" class="fn">l1_cache_sync_preload_int_clr</a>(
    &amp;self
) -&gt; &amp;<a class="type" href="type.L1_CACHE_SYNC_PRELOAD_INT_CLR.html" title="type esp32c6::extmem::L1_CACHE_SYNC_PRELOAD_INT_CLR">L1_CACHE_SYNC_PRELOAD_INT_CLR</a></h4></section></summary><div class="docblock"><p>0x228 - Sync Preload operation Interrupt clear register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_cache_sync_preload_int_raw" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#947-949">source</a><h4 class="code-header">pub const fn <a href="#method.l1_cache_sync_preload_int_raw" class="fn">l1_cache_sync_preload_int_raw</a>(
    &amp;self
) -&gt; &amp;<a class="type" href="type.L1_CACHE_SYNC_PRELOAD_INT_RAW.html" title="type esp32c6::extmem::L1_CACHE_SYNC_PRELOAD_INT_RAW">L1_CACHE_SYNC_PRELOAD_INT_RAW</a></h4></section></summary><div class="docblock"><p>0x22c - Sync Preload operation Interrupt raw register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_cache_sync_preload_int_st" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#952-954">source</a><h4 class="code-header">pub const fn <a href="#method.l1_cache_sync_preload_int_st" class="fn">l1_cache_sync_preload_int_st</a>(
    &amp;self
) -&gt; &amp;<a class="type" href="type.L1_CACHE_SYNC_PRELOAD_INT_ST.html" title="type esp32c6::extmem::L1_CACHE_SYNC_PRELOAD_INT_ST">L1_CACHE_SYNC_PRELOAD_INT_ST</a></h4></section></summary><div class="docblock"><p>0x230 - L1-Cache Access Fail Interrupt status register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_cache_sync_preload_exception" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#957-959">source</a><h4 class="code-header">pub const fn <a href="#method.l1_cache_sync_preload_exception" class="fn">l1_cache_sync_preload_exception</a>(
    &amp;self
) -&gt; &amp;<a class="type" href="type.L1_CACHE_SYNC_PRELOAD_EXCEPTION.html" title="type esp32c6::extmem::L1_CACHE_SYNC_PRELOAD_EXCEPTION">L1_CACHE_SYNC_PRELOAD_EXCEPTION</a></h4></section></summary><div class="docblock"><p>0x234 - Cache Sync/Preload Operation exception register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_cache_sync_rst_ctrl" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#962-964">source</a><h4 class="code-header">pub const fn <a href="#method.l1_cache_sync_rst_ctrl" class="fn">l1_cache_sync_rst_ctrl</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_CACHE_SYNC_RST_CTRL.html" title="type esp32c6::extmem::L1_CACHE_SYNC_RST_CTRL">L1_CACHE_SYNC_RST_CTRL</a></h4></section></summary><div class="docblock"><p>0x238 - Cache Sync Reset control register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_cache_preload_rst_ctrl" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#967-969">source</a><h4 class="code-header">pub const fn <a href="#method.l1_cache_preload_rst_ctrl" class="fn">l1_cache_preload_rst_ctrl</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_CACHE_PRELOAD_RST_CTRL.html" title="type esp32c6::extmem::L1_CACHE_PRELOAD_RST_CTRL">L1_CACHE_PRELOAD_RST_CTRL</a></h4></section></summary><div class="docblock"><p>0x23c - Cache Preload Reset control register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_cache_autoload_buf_clr_ctrl" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#972-974">source</a><h4 class="code-header">pub const fn <a href="#method.l1_cache_autoload_buf_clr_ctrl" class="fn">l1_cache_autoload_buf_clr_ctrl</a>(
    &amp;self
) -&gt; &amp;<a class="type" href="type.L1_CACHE_AUTOLOAD_BUF_CLR_CTRL.html" title="type esp32c6::extmem::L1_CACHE_AUTOLOAD_BUF_CLR_CTRL">L1_CACHE_AUTOLOAD_BUF_CLR_CTRL</a></h4></section></summary><div class="docblock"><p>0x240 - Cache Autoload buffer clear control register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_unallocate_buffer_clear" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#977-979">source</a><h4 class="code-header">pub const fn <a href="#method.l1_unallocate_buffer_clear" class="fn">l1_unallocate_buffer_clear</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_UNALLOCATE_BUFFER_CLEAR.html" title="type esp32c6::extmem::L1_UNALLOCATE_BUFFER_CLEAR">L1_UNALLOCATE_BUFFER_CLEAR</a></h4></section></summary><div class="docblock"><p>0x244 - Unallocate request buffer clear registers</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_cache_object_ctrl" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#982-984">source</a><h4 class="code-header">pub const fn <a href="#method.l1_cache_object_ctrl" class="fn">l1_cache_object_ctrl</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_CACHE_OBJECT_CTRL.html" title="type esp32c6::extmem::L1_CACHE_OBJECT_CTRL">L1_CACHE_OBJECT_CTRL</a></h4></section></summary><div class="docblock"><p>0x248 - Cache Tag and Data memory Object control register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_cache_way_object" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#987-989">source</a><h4 class="code-header">pub const fn <a href="#method.l1_cache_way_object" class="fn">l1_cache_way_object</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_CACHE_WAY_OBJECT.html" title="type esp32c6::extmem::L1_CACHE_WAY_OBJECT">L1_CACHE_WAY_OBJECT</a></h4></section></summary><div class="docblock"><p>0x24c - Cache Tag and Data memory way register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_cache_vaddr" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#992-994">source</a><h4 class="code-header">pub const fn <a href="#method.l1_cache_vaddr" class="fn">l1_cache_vaddr</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_CACHE_VADDR.html" title="type esp32c6::extmem::L1_CACHE_VADDR">L1_CACHE_VADDR</a></h4></section></summary><div class="docblock"><p>0x250 - Cache Vaddr register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l1_cache_debug_bus" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#997-999">source</a><h4 class="code-header">pub const fn <a href="#method.l1_cache_debug_bus" class="fn">l1_cache_debug_bus</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L1_CACHE_DEBUG_BUS.html" title="type esp32c6::extmem::L1_CACHE_DEBUG_BUS">L1_CACHE_DEBUG_BUS</a></h4></section></summary><div class="docblock"><p>0x254 - Cache Tag/data memory content register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.level_split0" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1002-1004">source</a><h4 class="code-header">pub const fn <a href="#method.level_split0" class="fn">level_split0</a>(&amp;self) -&gt; &amp;<a class="type" href="type.LEVEL_SPLIT0.html" title="type esp32c6::extmem::LEVEL_SPLIT0">LEVEL_SPLIT0</a></h4></section></summary><div class="docblock"><p>0x258 - USED TO SPLIT L1 CACHE AND L2 CACHE</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_cache_ctrl" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1007-1009">source</a><h4 class="code-header">pub const fn <a href="#method.l2_cache_ctrl" class="fn">l2_cache_ctrl</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_CACHE_CTRL.html" title="type esp32c6::extmem::L2_CACHE_CTRL">L2_CACHE_CTRL</a></h4></section></summary><div class="docblock"><p>0x25c - L2 Cache(L2-Cache) control register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_bypass_cache_conf" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1012-1014">source</a><h4 class="code-header">pub const fn <a href="#method.l2_bypass_cache_conf" class="fn">l2_bypass_cache_conf</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_BYPASS_CACHE_CONF.html" title="type esp32c6::extmem::L2_BYPASS_CACHE_CONF">L2_BYPASS_CACHE_CONF</a></h4></section></summary><div class="docblock"><p>0x260 - Bypass Cache configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_cache_cachesize_conf" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1017-1019">source</a><h4 class="code-header">pub const fn <a href="#method.l2_cache_cachesize_conf" class="fn">l2_cache_cachesize_conf</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_CACHE_CACHESIZE_CONF.html" title="type esp32c6::extmem::L2_CACHE_CACHESIZE_CONF">L2_CACHE_CACHESIZE_CONF</a></h4></section></summary><div class="docblock"><p>0x264 - L2 Cache CacheSize mode configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_cache_blocksize_conf" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1022-1024">source</a><h4 class="code-header">pub const fn <a href="#method.l2_cache_blocksize_conf" class="fn">l2_cache_blocksize_conf</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_CACHE_BLOCKSIZE_CONF.html" title="type esp32c6::extmem::L2_CACHE_BLOCKSIZE_CONF">L2_CACHE_BLOCKSIZE_CONF</a></h4></section></summary><div class="docblock"><p>0x268 - L2 Cache BlockSize mode configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_cache_wrap_around_ctrl" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1027-1029">source</a><h4 class="code-header">pub const fn <a href="#method.l2_cache_wrap_around_ctrl" class="fn">l2_cache_wrap_around_ctrl</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_CACHE_WRAP_AROUND_CTRL.html" title="type esp32c6::extmem::L2_CACHE_WRAP_AROUND_CTRL">L2_CACHE_WRAP_AROUND_CTRL</a></h4></section></summary><div class="docblock"><p>0x26c - Cache wrap around control register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_cache_tag_mem_power_ctrl" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1032-1034">source</a><h4 class="code-header">pub const fn <a href="#method.l2_cache_tag_mem_power_ctrl" class="fn">l2_cache_tag_mem_power_ctrl</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_CACHE_TAG_MEM_POWER_CTRL.html" title="type esp32c6::extmem::L2_CACHE_TAG_MEM_POWER_CTRL">L2_CACHE_TAG_MEM_POWER_CTRL</a></h4></section></summary><div class="docblock"><p>0x270 - Cache tag memory power control register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_cache_data_mem_power_ctrl" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1037-1039">source</a><h4 class="code-header">pub const fn <a href="#method.l2_cache_data_mem_power_ctrl" class="fn">l2_cache_data_mem_power_ctrl</a>(
    &amp;self
) -&gt; &amp;<a class="type" href="type.L2_CACHE_DATA_MEM_POWER_CTRL.html" title="type esp32c6::extmem::L2_CACHE_DATA_MEM_POWER_CTRL">L2_CACHE_DATA_MEM_POWER_CTRL</a></h4></section></summary><div class="docblock"><p>0x274 - Cache data memory power control register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_cache_freeze_ctrl" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1042-1044">source</a><h4 class="code-header">pub const fn <a href="#method.l2_cache_freeze_ctrl" class="fn">l2_cache_freeze_ctrl</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_CACHE_FREEZE_CTRL.html" title="type esp32c6::extmem::L2_CACHE_FREEZE_CTRL">L2_CACHE_FREEZE_CTRL</a></h4></section></summary><div class="docblock"><p>0x278 - Cache Freeze control register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_cache_data_mem_acs_conf" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1047-1049">source</a><h4 class="code-header">pub const fn <a href="#method.l2_cache_data_mem_acs_conf" class="fn">l2_cache_data_mem_acs_conf</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_CACHE_DATA_MEM_ACS_CONF.html" title="type esp32c6::extmem::L2_CACHE_DATA_MEM_ACS_CONF">L2_CACHE_DATA_MEM_ACS_CONF</a></h4></section></summary><div class="docblock"><p>0x27c - Cache data memory access configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_cache_tag_mem_acs_conf" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1052-1054">source</a><h4 class="code-header">pub const fn <a href="#method.l2_cache_tag_mem_acs_conf" class="fn">l2_cache_tag_mem_acs_conf</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_CACHE_TAG_MEM_ACS_CONF.html" title="type esp32c6::extmem::L2_CACHE_TAG_MEM_ACS_CONF">L2_CACHE_TAG_MEM_ACS_CONF</a></h4></section></summary><div class="docblock"><p>0x280 - Cache tag memory access configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_cache_prelock_conf" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1057-1059">source</a><h4 class="code-header">pub const fn <a href="#method.l2_cache_prelock_conf" class="fn">l2_cache_prelock_conf</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_CACHE_PRELOCK_CONF.html" title="type esp32c6::extmem::L2_CACHE_PRELOCK_CONF">L2_CACHE_PRELOCK_CONF</a></h4></section></summary><div class="docblock"><p>0x284 - L2 Cache prelock configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_cache_prelock_sct0_addr" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1062-1064">source</a><h4 class="code-header">pub const fn <a href="#method.l2_cache_prelock_sct0_addr" class="fn">l2_cache_prelock_sct0_addr</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_CACHE_PRELOCK_SCT0_ADDR.html" title="type esp32c6::extmem::L2_CACHE_PRELOCK_SCT0_ADDR">L2_CACHE_PRELOCK_SCT0_ADDR</a></h4></section></summary><div class="docblock"><p>0x288 - L2 Cache prelock section0 address configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_cache_prelock_sct1_addr" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1067-1069">source</a><h4 class="code-header">pub const fn <a href="#method.l2_cache_prelock_sct1_addr" class="fn">l2_cache_prelock_sct1_addr</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_CACHE_PRELOCK_SCT1_ADDR.html" title="type esp32c6::extmem::L2_CACHE_PRELOCK_SCT1_ADDR">L2_CACHE_PRELOCK_SCT1_ADDR</a></h4></section></summary><div class="docblock"><p>0x28c - L2 Cache prelock section1 address configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_cache_prelock_sct_size" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1072-1074">source</a><h4 class="code-header">pub const fn <a href="#method.l2_cache_prelock_sct_size" class="fn">l2_cache_prelock_sct_size</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_CACHE_PRELOCK_SCT_SIZE.html" title="type esp32c6::extmem::L2_CACHE_PRELOCK_SCT_SIZE">L2_CACHE_PRELOCK_SCT_SIZE</a></h4></section></summary><div class="docblock"><p>0x290 - L2 Cache prelock section size configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_cache_preload_ctrl" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1077-1079">source</a><h4 class="code-header">pub const fn <a href="#method.l2_cache_preload_ctrl" class="fn">l2_cache_preload_ctrl</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_CACHE_PRELOAD_CTRL.html" title="type esp32c6::extmem::L2_CACHE_PRELOAD_CTRL">L2_CACHE_PRELOAD_CTRL</a></h4></section></summary><div class="docblock"><p>0x294 - L2 Cache preload-operation control register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_cache_preload_addr" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1082-1084">source</a><h4 class="code-header">pub const fn <a href="#method.l2_cache_preload_addr" class="fn">l2_cache_preload_addr</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_CACHE_PRELOAD_ADDR.html" title="type esp32c6::extmem::L2_CACHE_PRELOAD_ADDR">L2_CACHE_PRELOAD_ADDR</a></h4></section></summary><div class="docblock"><p>0x298 - L2 Cache preload address configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_cache_preload_size" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1087-1089">source</a><h4 class="code-header">pub const fn <a href="#method.l2_cache_preload_size" class="fn">l2_cache_preload_size</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_CACHE_PRELOAD_SIZE.html" title="type esp32c6::extmem::L2_CACHE_PRELOAD_SIZE">L2_CACHE_PRELOAD_SIZE</a></h4></section></summary><div class="docblock"><p>0x29c - L2 Cache preload size configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_cache_autoload_ctrl" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1092-1094">source</a><h4 class="code-header">pub const fn <a href="#method.l2_cache_autoload_ctrl" class="fn">l2_cache_autoload_ctrl</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_CACHE_AUTOLOAD_CTRL.html" title="type esp32c6::extmem::L2_CACHE_AUTOLOAD_CTRL">L2_CACHE_AUTOLOAD_CTRL</a></h4></section></summary><div class="docblock"><p>0x2a0 - L2 Cache autoload-operation control register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_cache_autoload_sct0_addr" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1097-1099">source</a><h4 class="code-header">pub const fn <a href="#method.l2_cache_autoload_sct0_addr" class="fn">l2_cache_autoload_sct0_addr</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_CACHE_AUTOLOAD_SCT0_ADDR.html" title="type esp32c6::extmem::L2_CACHE_AUTOLOAD_SCT0_ADDR">L2_CACHE_AUTOLOAD_SCT0_ADDR</a></h4></section></summary><div class="docblock"><p>0x2a4 - L2 Cache autoload section 0 address configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_cache_autoload_sct0_size" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1102-1104">source</a><h4 class="code-header">pub const fn <a href="#method.l2_cache_autoload_sct0_size" class="fn">l2_cache_autoload_sct0_size</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_CACHE_AUTOLOAD_SCT0_SIZE.html" title="type esp32c6::extmem::L2_CACHE_AUTOLOAD_SCT0_SIZE">L2_CACHE_AUTOLOAD_SCT0_SIZE</a></h4></section></summary><div class="docblock"><p>0x2a8 - L2 Cache autoload section 0 size configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_cache_autoload_sct1_addr" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1107-1109">source</a><h4 class="code-header">pub const fn <a href="#method.l2_cache_autoload_sct1_addr" class="fn">l2_cache_autoload_sct1_addr</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_CACHE_AUTOLOAD_SCT1_ADDR.html" title="type esp32c6::extmem::L2_CACHE_AUTOLOAD_SCT1_ADDR">L2_CACHE_AUTOLOAD_SCT1_ADDR</a></h4></section></summary><div class="docblock"><p>0x2ac - L2 Cache autoload section 1 address configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_cache_autoload_sct1_size" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1112-1114">source</a><h4 class="code-header">pub const fn <a href="#method.l2_cache_autoload_sct1_size" class="fn">l2_cache_autoload_sct1_size</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_CACHE_AUTOLOAD_SCT1_SIZE.html" title="type esp32c6::extmem::L2_CACHE_AUTOLOAD_SCT1_SIZE">L2_CACHE_AUTOLOAD_SCT1_SIZE</a></h4></section></summary><div class="docblock"><p>0x2b0 - L2 Cache autoload section 1 size configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_cache_autoload_sct2_addr" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1117-1119">source</a><h4 class="code-header">pub const fn <a href="#method.l2_cache_autoload_sct2_addr" class="fn">l2_cache_autoload_sct2_addr</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_CACHE_AUTOLOAD_SCT2_ADDR.html" title="type esp32c6::extmem::L2_CACHE_AUTOLOAD_SCT2_ADDR">L2_CACHE_AUTOLOAD_SCT2_ADDR</a></h4></section></summary><div class="docblock"><p>0x2b4 - L2 Cache autoload section 2 address configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_cache_autoload_sct2_size" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1122-1124">source</a><h4 class="code-header">pub const fn <a href="#method.l2_cache_autoload_sct2_size" class="fn">l2_cache_autoload_sct2_size</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_CACHE_AUTOLOAD_SCT2_SIZE.html" title="type esp32c6::extmem::L2_CACHE_AUTOLOAD_SCT2_SIZE">L2_CACHE_AUTOLOAD_SCT2_SIZE</a></h4></section></summary><div class="docblock"><p>0x2b8 - L2 Cache autoload section 2 size configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_cache_autoload_sct3_addr" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1127-1129">source</a><h4 class="code-header">pub const fn <a href="#method.l2_cache_autoload_sct3_addr" class="fn">l2_cache_autoload_sct3_addr</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_CACHE_AUTOLOAD_SCT3_ADDR.html" title="type esp32c6::extmem::L2_CACHE_AUTOLOAD_SCT3_ADDR">L2_CACHE_AUTOLOAD_SCT3_ADDR</a></h4></section></summary><div class="docblock"><p>0x2bc - L2 Cache autoload section 3 address configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_cache_autoload_sct3_size" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1132-1134">source</a><h4 class="code-header">pub const fn <a href="#method.l2_cache_autoload_sct3_size" class="fn">l2_cache_autoload_sct3_size</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_CACHE_AUTOLOAD_SCT3_SIZE.html" title="type esp32c6::extmem::L2_CACHE_AUTOLOAD_SCT3_SIZE">L2_CACHE_AUTOLOAD_SCT3_SIZE</a></h4></section></summary><div class="docblock"><p>0x2c0 - L2 Cache autoload section 3 size configure register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_cache_acs_cnt_int_ena" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1137-1139">source</a><h4 class="code-header">pub const fn <a href="#method.l2_cache_acs_cnt_int_ena" class="fn">l2_cache_acs_cnt_int_ena</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_CACHE_ACS_CNT_INT_ENA.html" title="type esp32c6::extmem::L2_CACHE_ACS_CNT_INT_ENA">L2_CACHE_ACS_CNT_INT_ENA</a></h4></section></summary><div class="docblock"><p>0x2c4 - Cache Access Counter Interrupt enable register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_cache_acs_cnt_int_clr" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1142-1144">source</a><h4 class="code-header">pub const fn <a href="#method.l2_cache_acs_cnt_int_clr" class="fn">l2_cache_acs_cnt_int_clr</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_CACHE_ACS_CNT_INT_CLR.html" title="type esp32c6::extmem::L2_CACHE_ACS_CNT_INT_CLR">L2_CACHE_ACS_CNT_INT_CLR</a></h4></section></summary><div class="docblock"><p>0x2c8 - Cache Access Counter Interrupt clear register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_cache_acs_cnt_int_raw" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1147-1149">source</a><h4 class="code-header">pub const fn <a href="#method.l2_cache_acs_cnt_int_raw" class="fn">l2_cache_acs_cnt_int_raw</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_CACHE_ACS_CNT_INT_RAW.html" title="type esp32c6::extmem::L2_CACHE_ACS_CNT_INT_RAW">L2_CACHE_ACS_CNT_INT_RAW</a></h4></section></summary><div class="docblock"><p>0x2cc - Cache Access Counter Interrupt raw register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_cache_acs_cnt_int_st" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1152-1154">source</a><h4 class="code-header">pub const fn <a href="#method.l2_cache_acs_cnt_int_st" class="fn">l2_cache_acs_cnt_int_st</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_CACHE_ACS_CNT_INT_ST.html" title="type esp32c6::extmem::L2_CACHE_ACS_CNT_INT_ST">L2_CACHE_ACS_CNT_INT_ST</a></h4></section></summary><div class="docblock"><p>0x2d0 - Cache Access Counter Interrupt status register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_cache_acs_fail_int_ena" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1157-1159">source</a><h4 class="code-header">pub const fn <a href="#method.l2_cache_acs_fail_int_ena" class="fn">l2_cache_acs_fail_int_ena</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_CACHE_ACS_FAIL_INT_ENA.html" title="type esp32c6::extmem::L2_CACHE_ACS_FAIL_INT_ENA">L2_CACHE_ACS_FAIL_INT_ENA</a></h4></section></summary><div class="docblock"><p>0x2d4 - Cache Access Fail Interrupt enable register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_cache_acs_fail_int_clr" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1162-1164">source</a><h4 class="code-header">pub const fn <a href="#method.l2_cache_acs_fail_int_clr" class="fn">l2_cache_acs_fail_int_clr</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_CACHE_ACS_FAIL_INT_CLR.html" title="type esp32c6::extmem::L2_CACHE_ACS_FAIL_INT_CLR">L2_CACHE_ACS_FAIL_INT_CLR</a></h4></section></summary><div class="docblock"><p>0x2d8 - L1-Cache Access Fail Interrupt clear register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_cache_acs_fail_int_raw" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1167-1169">source</a><h4 class="code-header">pub const fn <a href="#method.l2_cache_acs_fail_int_raw" class="fn">l2_cache_acs_fail_int_raw</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_CACHE_ACS_FAIL_INT_RAW.html" title="type esp32c6::extmem::L2_CACHE_ACS_FAIL_INT_RAW">L2_CACHE_ACS_FAIL_INT_RAW</a></h4></section></summary><div class="docblock"><p>0x2dc - Cache Access Fail Interrupt raw register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_cache_acs_fail_int_st" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1172-1174">source</a><h4 class="code-header">pub const fn <a href="#method.l2_cache_acs_fail_int_st" class="fn">l2_cache_acs_fail_int_st</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_CACHE_ACS_FAIL_INT_ST.html" title="type esp32c6::extmem::L2_CACHE_ACS_FAIL_INT_ST">L2_CACHE_ACS_FAIL_INT_ST</a></h4></section></summary><div class="docblock"><p>0x2e0 - Cache Access Fail Interrupt status register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_cache_acs_cnt_ctrl" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1177-1179">source</a><h4 class="code-header">pub const fn <a href="#method.l2_cache_acs_cnt_ctrl" class="fn">l2_cache_acs_cnt_ctrl</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_CACHE_ACS_CNT_CTRL.html" title="type esp32c6::extmem::L2_CACHE_ACS_CNT_CTRL">L2_CACHE_ACS_CNT_CTRL</a></h4></section></summary><div class="docblock"><p>0x2e4 - Cache Access Counter enable and clear register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_ibus0_acs_hit_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1182-1184">source</a><h4 class="code-header">pub const fn <a href="#method.l2_ibus0_acs_hit_cnt" class="fn">l2_ibus0_acs_hit_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_IBUS0_ACS_HIT_CNT.html" title="type esp32c6::extmem::L2_IBUS0_ACS_HIT_CNT">L2_IBUS0_ACS_HIT_CNT</a></h4></section></summary><div class="docblock"><p>0x2e8 - L2-Cache bus0 Hit-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_ibus0_acs_miss_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1187-1189">source</a><h4 class="code-header">pub const fn <a href="#method.l2_ibus0_acs_miss_cnt" class="fn">l2_ibus0_acs_miss_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_IBUS0_ACS_MISS_CNT.html" title="type esp32c6::extmem::L2_IBUS0_ACS_MISS_CNT">L2_IBUS0_ACS_MISS_CNT</a></h4></section></summary><div class="docblock"><p>0x2ec - L2-Cache bus0 Miss-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_ibus0_acs_conflict_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1192-1194">source</a><h4 class="code-header">pub const fn <a href="#method.l2_ibus0_acs_conflict_cnt" class="fn">l2_ibus0_acs_conflict_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_IBUS0_ACS_CONFLICT_CNT.html" title="type esp32c6::extmem::L2_IBUS0_ACS_CONFLICT_CNT">L2_IBUS0_ACS_CONFLICT_CNT</a></h4></section></summary><div class="docblock"><p>0x2f0 - L2-Cache bus0 Conflict-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_ibus0_acs_nxtlvl_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1197-1199">source</a><h4 class="code-header">pub const fn <a href="#method.l2_ibus0_acs_nxtlvl_cnt" class="fn">l2_ibus0_acs_nxtlvl_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_IBUS0_ACS_NXTLVL_CNT.html" title="type esp32c6::extmem::L2_IBUS0_ACS_NXTLVL_CNT">L2_IBUS0_ACS_NXTLVL_CNT</a></h4></section></summary><div class="docblock"><p>0x2f4 - L2-Cache bus0 Next-Level-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_ibus1_acs_hit_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1202-1204">source</a><h4 class="code-header">pub const fn <a href="#method.l2_ibus1_acs_hit_cnt" class="fn">l2_ibus1_acs_hit_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_IBUS1_ACS_HIT_CNT.html" title="type esp32c6::extmem::L2_IBUS1_ACS_HIT_CNT">L2_IBUS1_ACS_HIT_CNT</a></h4></section></summary><div class="docblock"><p>0x2f8 - L2-Cache bus1 Hit-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_ibus1_acs_miss_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1207-1209">source</a><h4 class="code-header">pub const fn <a href="#method.l2_ibus1_acs_miss_cnt" class="fn">l2_ibus1_acs_miss_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_IBUS1_ACS_MISS_CNT.html" title="type esp32c6::extmem::L2_IBUS1_ACS_MISS_CNT">L2_IBUS1_ACS_MISS_CNT</a></h4></section></summary><div class="docblock"><p>0x2fc - L2-Cache bus1 Miss-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_ibus1_acs_conflict_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1212-1214">source</a><h4 class="code-header">pub const fn <a href="#method.l2_ibus1_acs_conflict_cnt" class="fn">l2_ibus1_acs_conflict_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_IBUS1_ACS_CONFLICT_CNT.html" title="type esp32c6::extmem::L2_IBUS1_ACS_CONFLICT_CNT">L2_IBUS1_ACS_CONFLICT_CNT</a></h4></section></summary><div class="docblock"><p>0x300 - L2-Cache bus1 Conflict-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_ibus1_acs_nxtlvl_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1217-1219">source</a><h4 class="code-header">pub const fn <a href="#method.l2_ibus1_acs_nxtlvl_cnt" class="fn">l2_ibus1_acs_nxtlvl_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_IBUS1_ACS_NXTLVL_CNT.html" title="type esp32c6::extmem::L2_IBUS1_ACS_NXTLVL_CNT">L2_IBUS1_ACS_NXTLVL_CNT</a></h4></section></summary><div class="docblock"><p>0x304 - L2-Cache bus1 Next-Level-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_ibus2_acs_hit_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1222-1224">source</a><h4 class="code-header">pub const fn <a href="#method.l2_ibus2_acs_hit_cnt" class="fn">l2_ibus2_acs_hit_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_IBUS2_ACS_HIT_CNT.html" title="type esp32c6::extmem::L2_IBUS2_ACS_HIT_CNT">L2_IBUS2_ACS_HIT_CNT</a></h4></section></summary><div class="docblock"><p>0x308 - L2-Cache bus2 Hit-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_ibus2_acs_miss_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1227-1229">source</a><h4 class="code-header">pub const fn <a href="#method.l2_ibus2_acs_miss_cnt" class="fn">l2_ibus2_acs_miss_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_IBUS2_ACS_MISS_CNT.html" title="type esp32c6::extmem::L2_IBUS2_ACS_MISS_CNT">L2_IBUS2_ACS_MISS_CNT</a></h4></section></summary><div class="docblock"><p>0x30c - L2-Cache bus2 Miss-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_ibus2_acs_conflict_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1232-1234">source</a><h4 class="code-header">pub const fn <a href="#method.l2_ibus2_acs_conflict_cnt" class="fn">l2_ibus2_acs_conflict_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_IBUS2_ACS_CONFLICT_CNT.html" title="type esp32c6::extmem::L2_IBUS2_ACS_CONFLICT_CNT">L2_IBUS2_ACS_CONFLICT_CNT</a></h4></section></summary><div class="docblock"><p>0x310 - L2-Cache bus2 Conflict-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_ibus2_acs_nxtlvl_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1237-1239">source</a><h4 class="code-header">pub const fn <a href="#method.l2_ibus2_acs_nxtlvl_cnt" class="fn">l2_ibus2_acs_nxtlvl_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_IBUS2_ACS_NXTLVL_CNT.html" title="type esp32c6::extmem::L2_IBUS2_ACS_NXTLVL_CNT">L2_IBUS2_ACS_NXTLVL_CNT</a></h4></section></summary><div class="docblock"><p>0x314 - L2-Cache bus2 Next-Level-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_ibus3_acs_hit_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1242-1244">source</a><h4 class="code-header">pub const fn <a href="#method.l2_ibus3_acs_hit_cnt" class="fn">l2_ibus3_acs_hit_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_IBUS3_ACS_HIT_CNT.html" title="type esp32c6::extmem::L2_IBUS3_ACS_HIT_CNT">L2_IBUS3_ACS_HIT_CNT</a></h4></section></summary><div class="docblock"><p>0x318 - L2-Cache bus3 Hit-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_ibus3_acs_miss_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1247-1249">source</a><h4 class="code-header">pub const fn <a href="#method.l2_ibus3_acs_miss_cnt" class="fn">l2_ibus3_acs_miss_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_IBUS3_ACS_MISS_CNT.html" title="type esp32c6::extmem::L2_IBUS3_ACS_MISS_CNT">L2_IBUS3_ACS_MISS_CNT</a></h4></section></summary><div class="docblock"><p>0x31c - L2-Cache bus3 Miss-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_ibus3_acs_conflict_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1252-1254">source</a><h4 class="code-header">pub const fn <a href="#method.l2_ibus3_acs_conflict_cnt" class="fn">l2_ibus3_acs_conflict_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_IBUS3_ACS_CONFLICT_CNT.html" title="type esp32c6::extmem::L2_IBUS3_ACS_CONFLICT_CNT">L2_IBUS3_ACS_CONFLICT_CNT</a></h4></section></summary><div class="docblock"><p>0x320 - L2-Cache bus3 Conflict-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_ibus3_acs_nxtlvl_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1257-1259">source</a><h4 class="code-header">pub const fn <a href="#method.l2_ibus3_acs_nxtlvl_cnt" class="fn">l2_ibus3_acs_nxtlvl_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_IBUS3_ACS_NXTLVL_CNT.html" title="type esp32c6::extmem::L2_IBUS3_ACS_NXTLVL_CNT">L2_IBUS3_ACS_NXTLVL_CNT</a></h4></section></summary><div class="docblock"><p>0x324 - L2-Cache bus3 Next-Level-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_dbus0_acs_hit_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1262-1264">source</a><h4 class="code-header">pub const fn <a href="#method.l2_dbus0_acs_hit_cnt" class="fn">l2_dbus0_acs_hit_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_DBUS0_ACS_HIT_CNT.html" title="type esp32c6::extmem::L2_DBUS0_ACS_HIT_CNT">L2_DBUS0_ACS_HIT_CNT</a></h4></section></summary><div class="docblock"><p>0x328 - L2-Cache bus0 Hit-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_dbus0_acs_miss_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1267-1269">source</a><h4 class="code-header">pub const fn <a href="#method.l2_dbus0_acs_miss_cnt" class="fn">l2_dbus0_acs_miss_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_DBUS0_ACS_MISS_CNT.html" title="type esp32c6::extmem::L2_DBUS0_ACS_MISS_CNT">L2_DBUS0_ACS_MISS_CNT</a></h4></section></summary><div class="docblock"><p>0x32c - L2-Cache bus0 Miss-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_dbus0_acs_conflict_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1272-1274">source</a><h4 class="code-header">pub const fn <a href="#method.l2_dbus0_acs_conflict_cnt" class="fn">l2_dbus0_acs_conflict_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_DBUS0_ACS_CONFLICT_CNT.html" title="type esp32c6::extmem::L2_DBUS0_ACS_CONFLICT_CNT">L2_DBUS0_ACS_CONFLICT_CNT</a></h4></section></summary><div class="docblock"><p>0x330 - L2-Cache bus0 Conflict-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_dbus0_acs_nxtlvl_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1277-1279">source</a><h4 class="code-header">pub const fn <a href="#method.l2_dbus0_acs_nxtlvl_cnt" class="fn">l2_dbus0_acs_nxtlvl_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_DBUS0_ACS_NXTLVL_CNT.html" title="type esp32c6::extmem::L2_DBUS0_ACS_NXTLVL_CNT">L2_DBUS0_ACS_NXTLVL_CNT</a></h4></section></summary><div class="docblock"><p>0x334 - L2-Cache bus0 Next-Level-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_dbus1_acs_hit_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1282-1284">source</a><h4 class="code-header">pub const fn <a href="#method.l2_dbus1_acs_hit_cnt" class="fn">l2_dbus1_acs_hit_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_DBUS1_ACS_HIT_CNT.html" title="type esp32c6::extmem::L2_DBUS1_ACS_HIT_CNT">L2_DBUS1_ACS_HIT_CNT</a></h4></section></summary><div class="docblock"><p>0x338 - L2-Cache bus1 Hit-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_dbus1_acs_miss_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1287-1289">source</a><h4 class="code-header">pub const fn <a href="#method.l2_dbus1_acs_miss_cnt" class="fn">l2_dbus1_acs_miss_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_DBUS1_ACS_MISS_CNT.html" title="type esp32c6::extmem::L2_DBUS1_ACS_MISS_CNT">L2_DBUS1_ACS_MISS_CNT</a></h4></section></summary><div class="docblock"><p>0x33c - L2-Cache bus1 Miss-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_dbus1_acs_conflict_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1292-1294">source</a><h4 class="code-header">pub const fn <a href="#method.l2_dbus1_acs_conflict_cnt" class="fn">l2_dbus1_acs_conflict_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_DBUS1_ACS_CONFLICT_CNT.html" title="type esp32c6::extmem::L2_DBUS1_ACS_CONFLICT_CNT">L2_DBUS1_ACS_CONFLICT_CNT</a></h4></section></summary><div class="docblock"><p>0x340 - L2-Cache bus1 Conflict-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_dbus1_acs_nxtlvl_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1297-1299">source</a><h4 class="code-header">pub const fn <a href="#method.l2_dbus1_acs_nxtlvl_cnt" class="fn">l2_dbus1_acs_nxtlvl_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_DBUS1_ACS_NXTLVL_CNT.html" title="type esp32c6::extmem::L2_DBUS1_ACS_NXTLVL_CNT">L2_DBUS1_ACS_NXTLVL_CNT</a></h4></section></summary><div class="docblock"><p>0x344 - L2-Cache bus1 Next-Level-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_dbus2_acs_hit_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1302-1304">source</a><h4 class="code-header">pub const fn <a href="#method.l2_dbus2_acs_hit_cnt" class="fn">l2_dbus2_acs_hit_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_DBUS2_ACS_HIT_CNT.html" title="type esp32c6::extmem::L2_DBUS2_ACS_HIT_CNT">L2_DBUS2_ACS_HIT_CNT</a></h4></section></summary><div class="docblock"><p>0x348 - L2-Cache bus2 Hit-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_dbus2_acs_miss_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1307-1309">source</a><h4 class="code-header">pub const fn <a href="#method.l2_dbus2_acs_miss_cnt" class="fn">l2_dbus2_acs_miss_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_DBUS2_ACS_MISS_CNT.html" title="type esp32c6::extmem::L2_DBUS2_ACS_MISS_CNT">L2_DBUS2_ACS_MISS_CNT</a></h4></section></summary><div class="docblock"><p>0x34c - L2-Cache bus2 Miss-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_dbus2_acs_conflict_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1312-1314">source</a><h4 class="code-header">pub const fn <a href="#method.l2_dbus2_acs_conflict_cnt" class="fn">l2_dbus2_acs_conflict_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_DBUS2_ACS_CONFLICT_CNT.html" title="type esp32c6::extmem::L2_DBUS2_ACS_CONFLICT_CNT">L2_DBUS2_ACS_CONFLICT_CNT</a></h4></section></summary><div class="docblock"><p>0x350 - L2-Cache bus2 Conflict-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_dbus2_acs_nxtlvl_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1317-1319">source</a><h4 class="code-header">pub const fn <a href="#method.l2_dbus2_acs_nxtlvl_cnt" class="fn">l2_dbus2_acs_nxtlvl_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_DBUS2_ACS_NXTLVL_CNT.html" title="type esp32c6::extmem::L2_DBUS2_ACS_NXTLVL_CNT">L2_DBUS2_ACS_NXTLVL_CNT</a></h4></section></summary><div class="docblock"><p>0x354 - L2-Cache bus2 Next-Level-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_dbus3_acs_hit_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1322-1324">source</a><h4 class="code-header">pub const fn <a href="#method.l2_dbus3_acs_hit_cnt" class="fn">l2_dbus3_acs_hit_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_DBUS3_ACS_HIT_CNT.html" title="type esp32c6::extmem::L2_DBUS3_ACS_HIT_CNT">L2_DBUS3_ACS_HIT_CNT</a></h4></section></summary><div class="docblock"><p>0x358 - L2-Cache bus3 Hit-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_dbus3_acs_miss_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1327-1329">source</a><h4 class="code-header">pub const fn <a href="#method.l2_dbus3_acs_miss_cnt" class="fn">l2_dbus3_acs_miss_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_DBUS3_ACS_MISS_CNT.html" title="type esp32c6::extmem::L2_DBUS3_ACS_MISS_CNT">L2_DBUS3_ACS_MISS_CNT</a></h4></section></summary><div class="docblock"><p>0x35c - L2-Cache bus3 Miss-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_dbus3_acs_conflict_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1332-1334">source</a><h4 class="code-header">pub const fn <a href="#method.l2_dbus3_acs_conflict_cnt" class="fn">l2_dbus3_acs_conflict_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_DBUS3_ACS_CONFLICT_CNT.html" title="type esp32c6::extmem::L2_DBUS3_ACS_CONFLICT_CNT">L2_DBUS3_ACS_CONFLICT_CNT</a></h4></section></summary><div class="docblock"><p>0x360 - L2-Cache bus3 Conflict-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_dbus3_acs_nxtlvl_cnt" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1337-1339">source</a><h4 class="code-header">pub const fn <a href="#method.l2_dbus3_acs_nxtlvl_cnt" class="fn">l2_dbus3_acs_nxtlvl_cnt</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_DBUS3_ACS_NXTLVL_CNT.html" title="type esp32c6::extmem::L2_DBUS3_ACS_NXTLVL_CNT">L2_DBUS3_ACS_NXTLVL_CNT</a></h4></section></summary><div class="docblock"><p>0x364 - L2-Cache bus3 Next-Level-Access Counter register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_cache_acs_fail_id_attr" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1342-1344">source</a><h4 class="code-header">pub const fn <a href="#method.l2_cache_acs_fail_id_attr" class="fn">l2_cache_acs_fail_id_attr</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_CACHE_ACS_FAIL_ID_ATTR.html" title="type esp32c6::extmem::L2_CACHE_ACS_FAIL_ID_ATTR">L2_CACHE_ACS_FAIL_ID_ATTR</a></h4></section></summary><div class="docblock"><p>0x368 - L2-Cache Access Fail ID/attribution information register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_cache_acs_fail_addr" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1347-1349">source</a><h4 class="code-header">pub const fn <a href="#method.l2_cache_acs_fail_addr" class="fn">l2_cache_acs_fail_addr</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_CACHE_ACS_FAIL_ADDR.html" title="type esp32c6::extmem::L2_CACHE_ACS_FAIL_ADDR">L2_CACHE_ACS_FAIL_ADDR</a></h4></section></summary><div class="docblock"><p>0x36c - L2-Cache Access Fail Address information register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_cache_sync_preload_int_ena" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1352-1354">source</a><h4 class="code-header">pub const fn <a href="#method.l2_cache_sync_preload_int_ena" class="fn">l2_cache_sync_preload_int_ena</a>(
    &amp;self
) -&gt; &amp;<a class="type" href="type.L2_CACHE_SYNC_PRELOAD_INT_ENA.html" title="type esp32c6::extmem::L2_CACHE_SYNC_PRELOAD_INT_ENA">L2_CACHE_SYNC_PRELOAD_INT_ENA</a></h4></section></summary><div class="docblock"><p>0x370 - L1-Cache Access Fail Interrupt enable register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_cache_sync_preload_int_clr" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1357-1359">source</a><h4 class="code-header">pub const fn <a href="#method.l2_cache_sync_preload_int_clr" class="fn">l2_cache_sync_preload_int_clr</a>(
    &amp;self
) -&gt; &amp;<a class="type" href="type.L2_CACHE_SYNC_PRELOAD_INT_CLR.html" title="type esp32c6::extmem::L2_CACHE_SYNC_PRELOAD_INT_CLR">L2_CACHE_SYNC_PRELOAD_INT_CLR</a></h4></section></summary><div class="docblock"><p>0x374 - Sync Preload operation Interrupt clear register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_cache_sync_preload_int_raw" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1362-1364">source</a><h4 class="code-header">pub const fn <a href="#method.l2_cache_sync_preload_int_raw" class="fn">l2_cache_sync_preload_int_raw</a>(
    &amp;self
) -&gt; &amp;<a class="type" href="type.L2_CACHE_SYNC_PRELOAD_INT_RAW.html" title="type esp32c6::extmem::L2_CACHE_SYNC_PRELOAD_INT_RAW">L2_CACHE_SYNC_PRELOAD_INT_RAW</a></h4></section></summary><div class="docblock"><p>0x378 - Sync Preload operation Interrupt raw register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_cache_sync_preload_int_st" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1367-1369">source</a><h4 class="code-header">pub const fn <a href="#method.l2_cache_sync_preload_int_st" class="fn">l2_cache_sync_preload_int_st</a>(
    &amp;self
) -&gt; &amp;<a class="type" href="type.L2_CACHE_SYNC_PRELOAD_INT_ST.html" title="type esp32c6::extmem::L2_CACHE_SYNC_PRELOAD_INT_ST">L2_CACHE_SYNC_PRELOAD_INT_ST</a></h4></section></summary><div class="docblock"><p>0x37c - L1-Cache Access Fail Interrupt status register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_cache_sync_preload_exception" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1372-1374">source</a><h4 class="code-header">pub const fn <a href="#method.l2_cache_sync_preload_exception" class="fn">l2_cache_sync_preload_exception</a>(
    &amp;self
) -&gt; &amp;<a class="type" href="type.L2_CACHE_SYNC_PRELOAD_EXCEPTION.html" title="type esp32c6::extmem::L2_CACHE_SYNC_PRELOAD_EXCEPTION">L2_CACHE_SYNC_PRELOAD_EXCEPTION</a></h4></section></summary><div class="docblock"><p>0x380 - Cache Sync/Preload Operation exception register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_cache_sync_rst_ctrl" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1377-1379">source</a><h4 class="code-header">pub const fn <a href="#method.l2_cache_sync_rst_ctrl" class="fn">l2_cache_sync_rst_ctrl</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_CACHE_SYNC_RST_CTRL.html" title="type esp32c6::extmem::L2_CACHE_SYNC_RST_CTRL">L2_CACHE_SYNC_RST_CTRL</a></h4></section></summary><div class="docblock"><p>0x384 - Cache Sync Reset control register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_cache_preload_rst_ctrl" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1382-1384">source</a><h4 class="code-header">pub const fn <a href="#method.l2_cache_preload_rst_ctrl" class="fn">l2_cache_preload_rst_ctrl</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_CACHE_PRELOAD_RST_CTRL.html" title="type esp32c6::extmem::L2_CACHE_PRELOAD_RST_CTRL">L2_CACHE_PRELOAD_RST_CTRL</a></h4></section></summary><div class="docblock"><p>0x388 - Cache Preload Reset control register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_cache_autoload_buf_clr_ctrl" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1387-1389">source</a><h4 class="code-header">pub const fn <a href="#method.l2_cache_autoload_buf_clr_ctrl" class="fn">l2_cache_autoload_buf_clr_ctrl</a>(
    &amp;self
) -&gt; &amp;<a class="type" href="type.L2_CACHE_AUTOLOAD_BUF_CLR_CTRL.html" title="type esp32c6::extmem::L2_CACHE_AUTOLOAD_BUF_CLR_CTRL">L2_CACHE_AUTOLOAD_BUF_CLR_CTRL</a></h4></section></summary><div class="docblock"><p>0x38c - Cache Autoload buffer clear control register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_unallocate_buffer_clear" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1392-1394">source</a><h4 class="code-header">pub const fn <a href="#method.l2_unallocate_buffer_clear" class="fn">l2_unallocate_buffer_clear</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_UNALLOCATE_BUFFER_CLEAR.html" title="type esp32c6::extmem::L2_UNALLOCATE_BUFFER_CLEAR">L2_UNALLOCATE_BUFFER_CLEAR</a></h4></section></summary><div class="docblock"><p>0x390 - Unallocate request buffer clear registers</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_cache_access_attr_ctrl" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1397-1399">source</a><h4 class="code-header">pub const fn <a href="#method.l2_cache_access_attr_ctrl" class="fn">l2_cache_access_attr_ctrl</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_CACHE_ACCESS_ATTR_CTRL.html" title="type esp32c6::extmem::L2_CACHE_ACCESS_ATTR_CTRL">L2_CACHE_ACCESS_ATTR_CTRL</a></h4></section></summary><div class="docblock"><p>0x394 - L1 Cache access Attribute propagation control register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_cache_object_ctrl" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1402-1404">source</a><h4 class="code-header">pub const fn <a href="#method.l2_cache_object_ctrl" class="fn">l2_cache_object_ctrl</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_CACHE_OBJECT_CTRL.html" title="type esp32c6::extmem::L2_CACHE_OBJECT_CTRL">L2_CACHE_OBJECT_CTRL</a></h4></section></summary><div class="docblock"><p>0x398 - Cache Tag and Data memory Object control register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_cache_way_object" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1407-1409">source</a><h4 class="code-header">pub const fn <a href="#method.l2_cache_way_object" class="fn">l2_cache_way_object</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_CACHE_WAY_OBJECT.html" title="type esp32c6::extmem::L2_CACHE_WAY_OBJECT">L2_CACHE_WAY_OBJECT</a></h4></section></summary><div class="docblock"><p>0x39c - Cache Tag and Data memory way register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_cache_vaddr" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1412-1414">source</a><h4 class="code-header">pub const fn <a href="#method.l2_cache_vaddr" class="fn">l2_cache_vaddr</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_CACHE_VADDR.html" title="type esp32c6::extmem::L2_CACHE_VADDR">L2_CACHE_VADDR</a></h4></section></summary><div class="docblock"><p>0x3a0 - Cache Vaddr register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.l2_cache_debug_bus" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1417-1419">source</a><h4 class="code-header">pub const fn <a href="#method.l2_cache_debug_bus" class="fn">l2_cache_debug_bus</a>(&amp;self) -&gt; &amp;<a class="type" href="type.L2_CACHE_DEBUG_BUS.html" title="type esp32c6::extmem::L2_CACHE_DEBUG_BUS">L2_CACHE_DEBUG_BUS</a></h4></section></summary><div class="docblock"><p>0x3a4 - Cache Tag/data memory content register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.level_split1" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1422-1424">source</a><h4 class="code-header">pub const fn <a href="#method.level_split1" class="fn">level_split1</a>(&amp;self) -&gt; &amp;<a class="type" href="type.LEVEL_SPLIT1.html" title="type esp32c6::extmem::LEVEL_SPLIT1">LEVEL_SPLIT1</a></h4></section></summary><div class="docblock"><p>0x3a8 - USED TO SPLIT L1 CACHE AND L2 CACHE</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.clock_gate" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1427-1429">source</a><h4 class="code-header">pub const fn <a href="#method.clock_gate" class="fn">clock_gate</a>(&amp;self) -&gt; &amp;<a class="type" href="type.CLOCK_GATE.html" title="type esp32c6::extmem::CLOCK_GATE">CLOCK_GATE</a></h4></section></summary><div class="docblock"><p>0x3ac - Clock gate control register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.redundancy_sig0" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1432-1434">source</a><h4 class="code-header">pub const fn <a href="#method.redundancy_sig0" class="fn">redundancy_sig0</a>(&amp;self) -&gt; &amp;<a class="type" href="type.REDUNDANCY_SIG0.html" title="type esp32c6::extmem::REDUNDANCY_SIG0">REDUNDANCY_SIG0</a></h4></section></summary><div class="docblock"><p>0x3b0 - Cache redundancy signal 0 register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.redundancy_sig1" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1437-1439">source</a><h4 class="code-header">pub const fn <a href="#method.redundancy_sig1" class="fn">redundancy_sig1</a>(&amp;self) -&gt; &amp;<a class="type" href="type.REDUNDANCY_SIG1.html" title="type esp32c6::extmem::REDUNDANCY_SIG1">REDUNDANCY_SIG1</a></h4></section></summary><div class="docblock"><p>0x3b4 - Cache redundancy signal 1 register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.redundancy_sig2" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1442-1444">source</a><h4 class="code-header">pub const fn <a href="#method.redundancy_sig2" class="fn">redundancy_sig2</a>(&amp;self) -&gt; &amp;<a class="type" href="type.REDUNDANCY_SIG2.html" title="type esp32c6::extmem::REDUNDANCY_SIG2">REDUNDANCY_SIG2</a></h4></section></summary><div class="docblock"><p>0x3b8 - Cache redundancy signal 2 register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.redundancy_sig3" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1447-1449">source</a><h4 class="code-header">pub const fn <a href="#method.redundancy_sig3" class="fn">redundancy_sig3</a>(&amp;self) -&gt; &amp;<a class="type" href="type.REDUNDANCY_SIG3.html" title="type esp32c6::extmem::REDUNDANCY_SIG3">REDUNDANCY_SIG3</a></h4></section></summary><div class="docblock"><p>0x3bc - Cache redundancy signal 3 register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.redundancy_sig4" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1452-1454">source</a><h4 class="code-header">pub const fn <a href="#method.redundancy_sig4" class="fn">redundancy_sig4</a>(&amp;self) -&gt; &amp;<a class="type" href="type.REDUNDANCY_SIG4.html" title="type esp32c6::extmem::REDUNDANCY_SIG4">REDUNDANCY_SIG4</a></h4></section></summary><div class="docblock"><p>0x3c0 - Cache redundancy signal 0 register</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.date" class="method"><a class="src rightside" href="../../src/esp32c6/extmem.rs.html#1457-1459">source</a><h4 class="code-header">pub const fn <a href="#method.date" class="fn">date</a>(&amp;self) -&gt; &amp;<a class="type" href="type.DATE.html" title="type esp32c6::extmem::DATE">DATE</a></h4></section></summary><div class="docblock"><p>0x3fc - Version control register</p>
</div></details></div></details></div><h2 id="synthetic-implementations" class="section-header">Auto Trait Implementations<a href="#synthetic-implementations" class="anchor">§</a></h2><div id="synthetic-implementations-list"><section id="impl-RefUnwindSafe-for-RegisterBlock" class="impl"><a href="#impl-RefUnwindSafe-for-RegisterBlock" class="anchor">§</a><h3 class="code-header">impl !RefUnwindSafe for <a class="struct" href="struct.RegisterBlock.html" title="struct esp32c6::extmem::RegisterBlock">RegisterBlock</a></h3></section><section id="impl-Send-for-RegisterBlock" class="impl"><a href="#impl-Send-for-RegisterBlock" class="anchor">§</a><h3 class="code-header">impl Send for <a class="struct" href="struct.RegisterBlock.html" title="struct esp32c6::extmem::RegisterBlock">RegisterBlock</a></h3></section><section id="impl-Sync-for-RegisterBlock" class="impl"><a href="#impl-Sync-for-RegisterBlock" class="anchor">§</a><h3 class="code-header">impl !Sync for <a class="struct" href="struct.RegisterBlock.html" title="struct esp32c6::extmem::RegisterBlock">RegisterBlock</a></h3></section><section id="impl-Unpin-for-RegisterBlock" class="impl"><a href="#impl-Unpin-for-RegisterBlock" class="anchor">§</a><h3 class="code-header">impl Unpin for <a class="struct" href="struct.RegisterBlock.html" title="struct esp32c6::extmem::RegisterBlock">RegisterBlock</a></h3></section><section id="impl-UnwindSafe-for-RegisterBlock" class="impl"><a href="#impl-UnwindSafe-for-RegisterBlock" class="anchor">§</a><h3 class="code-header">impl UnwindSafe for <a class="struct" href="struct.RegisterBlock.html" title="struct esp32c6::extmem::RegisterBlock">RegisterBlock</a></h3></section></div><h2 id="blanket-implementations" class="section-header">Blanket Implementations<a href="#blanket-implementations" class="anchor">§</a></h2><div id="blanket-implementations-list"><details class="toggle implementors-toggle"><summary><section id="impl-Any-for-T" class="impl"><a href="#impl-Any-for-T" class="anchor">§</a><h3 class="code-header">impl&lt;T&gt; Any for T<div class="where">where
    T: 'static + ?Sized,</div></h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.type_id" class="method trait-impl"><a href="#method.type_id" class="anchor">§</a><h4 class="code-header">fn <a class="fn">type_id</a>(&amp;self) -&gt; TypeId</h4></section></summary><div class='docblock'>Gets the <code>TypeId</code> of <code>self</code>. <a>Read more</a></div></details></div></details><details class="toggle implementors-toggle"><summary><section id="impl-Borrow%3CT%3E-for-T" class="impl"><a href="#impl-Borrow%3CT%3E-for-T" class="anchor">§</a><h3 class="code-header">impl&lt;T&gt; Borrow&lt;T&gt; for T<div class="where">where
    T: ?Sized,</div></h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.borrow" class="method trait-impl"><a href="#method.borrow" class="anchor">§</a><h4 class="code-header">fn <a class="fn">borrow</a>(&amp;self) -&gt; &amp;T</h4></section></summary><div class='docblock'>Immutably borrows from an owned value. <a>Read more</a></div></details></div></details><details class="toggle implementors-toggle"><summary><section id="impl-BorrowMut%3CT%3E-for-T" class="impl"><a href="#impl-BorrowMut%3CT%3E-for-T" class="anchor">§</a><h3 class="code-header">impl&lt;T&gt; BorrowMut&lt;T&gt; for T<div class="where">where
    T: ?Sized,</div></h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.borrow_mut" class="method trait-impl"><a href="#method.borrow_mut" class="anchor">§</a><h4 class="code-header">fn <a class="fn">borrow_mut</a>(&amp;mut self) -&gt; &amp;mut T</h4></section></summary><div class='docblock'>Mutably borrows from an owned value. <a>Read more</a></div></details></div></details><details class="toggle implementors-toggle"><summary><section id="impl-From%3CT%3E-for-T" class="impl"><a href="#impl-From%3CT%3E-for-T" class="anchor">§</a><h3 class="code-header">impl&lt;T&gt; From&lt;T&gt; for T</h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.from" class="method trait-impl"><a href="#method.from" class="anchor">§</a><h4 class="code-header">fn <a class="fn">from</a>(t: T) -&gt; T</h4></section></summary><div class="docblock"><p>Returns the argument unchanged.</p>
</div></details></div></details><details class="toggle implementors-toggle"><summary><section id="impl-Into%3CU%3E-for-T" class="impl"><a href="#impl-Into%3CU%3E-for-T" class="anchor">§</a><h3 class="code-header">impl&lt;T, U&gt; Into&lt;U&gt; for T<div class="where">where
    U: From&lt;T&gt;,</div></h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.into" class="method trait-impl"><a href="#method.into" class="anchor">§</a><h4 class="code-header">fn <a class="fn">into</a>(self) -&gt; U</h4></section></summary><div class="docblock"><p>Calls <code>U::from(self)</code>.</p>
<p>That is, this conversion is whatever the implementation of
<code>[From]&lt;T&gt; for U</code> chooses to do.</p>
</div></details></div></details><details class="toggle implementors-toggle"><summary><section id="impl-TryFrom%3CU%3E-for-T" class="impl"><a href="#impl-TryFrom%3CU%3E-for-T" class="anchor">§</a><h3 class="code-header">impl&lt;T, U&gt; TryFrom&lt;U&gt; for T<div class="where">where
    U: Into&lt;T&gt;,</div></h3></section></summary><div class="impl-items"><details class="toggle" open><summary><section id="associatedtype.Error-1" class="associatedtype trait-impl"><a href="#associatedtype.Error-1" class="anchor">§</a><h4 class="code-header">type <a class="associatedtype">Error</a> = Infallible</h4></section></summary><div class='docblock'>The type returned in the event of a conversion error.</div></details><details class="toggle method-toggle" open><summary><section id="method.try_from" class="method trait-impl"><a href="#method.try_from" class="anchor">§</a><h4 class="code-header">fn <a class="fn">try_from</a>(value: U) -&gt; Result&lt;T, &lt;T as TryFrom&lt;U&gt;&gt;::Error&gt;</h4></section></summary><div class='docblock'>Performs the conversion.</div></details></div></details><details class="toggle implementors-toggle"><summary><section id="impl-TryInto%3CU%3E-for-T" class="impl"><a href="#impl-TryInto%3CU%3E-for-T" class="anchor">§</a><h3 class="code-header">impl&lt;T, U&gt; TryInto&lt;U&gt; for T<div class="where">where
    U: TryFrom&lt;T&gt;,</div></h3></section></summary><div class="impl-items"><details class="toggle" open><summary><section id="associatedtype.Error" class="associatedtype trait-impl"><a href="#associatedtype.Error" class="anchor">§</a><h4 class="code-header">type <a class="associatedtype">Error</a> = &lt;U as TryFrom&lt;T&gt;&gt;::Error</h4></section></summary><div class='docblock'>The type returned in the event of a conversion error.</div></details><details class="toggle method-toggle" open><summary><section id="method.try_into" class="method trait-impl"><a href="#method.try_into" class="anchor">§</a><h4 class="code-header">fn <a class="fn">try_into</a>(self) -&gt; Result&lt;U, &lt;U as TryFrom&lt;T&gt;&gt;::Error&gt;</h4></section></summary><div class='docblock'>Performs the conversion.</div></details></div></details></div></section></div></main></body></html>