0.6
2018.1
Apr  4 2018
18:43:17
/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_1/Example_Project_1.srcs/sources_1/new/And_gate.vhd,1527970185,vhdl,/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_1/Example_Project_1.srcs/sources_1/new/Top_Design.vhd,,,and_gate,,,,,,,,
/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_1/Example_Project_1.srcs/sources_1/new/Or_gate.vhd,1527970221,vhdl,/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_1/Example_Project_1.srcs/sources_1/new/Top_Design.vhd,,,or_gate,,,,,,,,
/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_1/Example_Project_1.srcs/sources_1/new/my_package.vhd,1527970264,vhdl,/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_1/Example_Project_1.srcs/sources_1/new/Top_Design.vhd,,,my_package,,,,,,,,
