INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:48:17 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.617ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.200ns  (clk rise@6.200ns - clk rise@0.000ns)
  Data Path Delay:        6.461ns  (logic 2.213ns (34.253%)  route 4.248ns (65.747%))
  Logic Levels:           22  (CARRY4=10 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.683 - 6.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2273, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X49Y166        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y166        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/Q
                         net (fo=44, routed)          0.459     1.183    lsq1/handshake_lsq_lsq1_core/ldq_head_q[1]
    SLICE_X48Y168        LUT5 (Prop_lut5_I1_O)        0.043     1.226 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_i_8/O
                         net (fo=1, routed)           0.000     1.226    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_i_8_n_0
    SLICE_X48Y168        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.477 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.477    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X48Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.526 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.526    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3_n_0
    SLICE_X48Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.575 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_13_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.575    lsq1/handshake_lsq_lsq1_core/ldq_alloc_13_q_reg_i_3_n_0
    SLICE_X48Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.624 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.624    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_0
    SLICE_X48Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.673 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.673    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4_n_0
    SLICE_X48Y173        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     1.826 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_4/O[1]
                         net (fo=33, routed)          0.454     2.280    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_4_n_6
    SLICE_X49Y179        LUT4 (Prop_lut4_I1_O)        0.119     2.399 r  lsq1/handshake_lsq_lsq1_core/dataReg[9]_i_8/O
                         net (fo=1, routed)           0.409     2.808    lsq1/handshake_lsq_lsq1_core/dataReg[9]_i_8_n_0
    SLICE_X49Y175        LUT6 (Prop_lut6_I4_O)        0.043     2.851 r  lsq1/handshake_lsq_lsq1_core/dataReg[9]_i_5/O
                         net (fo=2, routed)           0.382     3.233    lsq1/handshake_lsq_lsq1_core/dataReg[9]_i_5_n_0
    SLICE_X51Y175        LUT6 (Prop_lut6_I4_O)        0.043     3.276 r  lsq1/handshake_lsq_lsq1_core/level4_c1[12]_i_2/O
                         net (fo=9, routed)           0.429     3.705    lsq1/handshake_lsq_lsq1_core/level4_c1[12]_i_2_n_0
    SLICE_X55Y176        LUT4 (Prop_lut4_I3_O)        0.043     3.748 r  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_7/O
                         net (fo=1, routed)           0.337     4.085    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_7_n_0
    SLICE_X55Y176        LUT6 (Prop_lut6_I0_O)        0.043     4.128 f  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_4/O
                         net (fo=2, routed)           0.182     4.310    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_4_n_0
    SLICE_X52Y176        LUT5 (Prop_lut5_I4_O)        0.043     4.353 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_10/O
                         net (fo=4, routed)           0.215     4.567    lsq1/handshake_lsq_lsq1_core/dataReg_reg[22]
    SLICE_X53Y177        LUT3 (Prop_lut3_I0_O)        0.043     4.610 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     4.610    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X53Y177        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     4.797 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.797    addf0/operator/ltOp_carry__2_n_0
    SLICE_X53Y178        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     4.924 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=83, routed)          0.374     5.298    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X54Y177        LUT2 (Prop_lut2_I0_O)        0.134     5.432 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.000     5.432    addf0/operator/ps_c1_reg[3][0]
    SLICE_X54Y177        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.222     5.654 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.654    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X54Y178        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     5.756 r  addf0/operator/_inferred__1/i__carry__0/O[0]
                         net (fo=4, routed)           0.333     6.088    addf0/operator/RightShifterComponent/level4_c1_reg[25]_0[0]
    SLICE_X55Y178        LUT4 (Prop_lut4_I2_O)        0.119     6.207 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.190     6.397    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]
    SLICE_X55Y179        LUT5 (Prop_lut5_I0_O)        0.043     6.440 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.215     6.655    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X52Y180        LUT3 (Prop_lut3_I1_O)        0.043     6.698 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.271     6.969    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X52Y178        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.200     6.200 r  
                                                      0.000     6.200 r  clk (IN)
                         net (fo=2273, unset)         0.483     6.683    addf0/operator/RightShifterComponent/clk
    SLICE_X52Y178        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[14]/C
                         clock pessimism              0.000     6.683    
                         clock uncertainty           -0.035     6.647    
    SLICE_X52Y178        FDRE (Setup_fdre_C_R)       -0.295     6.352    addf0/operator/RightShifterComponent/level4_c1_reg[14]
  -------------------------------------------------------------------
                         required time                          6.352    
                         arrival time                          -6.969    
  -------------------------------------------------------------------
                         slack                                 -0.617    




