$date
	Fri May  4 18:58:19 2018
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module testbench $end
$scope module test_1_behavioral $end
$var wire 4 ! Q [3:0] $end
$var wire 1 " S_OUT $end
$var reg 1 # CLK $end
$var reg 4 $ D [3:0] $end
$var reg 1 % DIR $end
$var reg 1 & ENB $end
$var reg 2 ' MODO [1:0] $end
$var reg 1 ( S_IN $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module test_2_behavioral $end
$var wire 4 ) Q [3:0] $end
$var wire 1 * S_OUT $end
$var reg 1 + CLK $end
$var reg 4 , D [3:0] $end
$var reg 1 - DIR $end
$var reg 1 . ENB $end
$var reg 2 / MODO [1:0] $end
$var reg 1 0 S_IN $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module test_3_behavioral $end
$var wire 4 1 Q [3:0] $end
$var wire 1 2 S_OUT $end
$var reg 1 3 CLK $end
$var reg 4 4 D [3:0] $end
$var reg 1 5 DIR $end
$var reg 1 6 ENB $end
$var reg 2 7 MODO [1:0] $end
$var reg 1 8 S_IN $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module test_4_behavioral $end
$var wire 4 9 Q [3:0] $end
$var wire 1 : S_OUT $end
$var reg 1 ; CLK $end
$var reg 4 < D [3:0] $end
$var reg 1 = DIR $end
$var reg 1 > ENB $end
$var reg 2 ? MODO [1:0] $end
$var reg 1 @ S_IN $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module test_5_behavioral $end
$var wire 4 A Q [3:0] $end
$var wire 1 B S_OUT $end
$var reg 1 C CLK $end
$var reg 4 D D [3:0] $end
$var reg 1 E DIR $end
$var reg 1 F ENB $end
$var reg 2 G MODO [1:0] $end
$var reg 1 H S_IN $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0H
b10 G
1F
0E
b0 D
0C
0B
bx A
0@
b10 ?
1>
1=
b1 <
0;
0:
bx 9
08
b10 7
16
05
b1000 4
03
02
bx 1
00
b10 /
1.
1-
b1000 ,
0+
0*
bx )
0(
b10 '
1&
0%
b1 $
0#
0"
bx !
$end
#90
b0 A
1C
#179
b10 D
#180
0C
#252
b1000 )
b1 !
1+
1#
#270
b10 A
1C
#358
b1111 D
#360
0C
#450
b1111 A
1C
#503
b0 /
b0 '
#504
0+
0#
#537
b11 D
#540
0C
#630
b11 A
1C
#666
b1 9
b1000 1
1;
13
#716
b100 D
#720
0C
#756
b100 )
b10 !
1+
1#
#810
b100 A
1C
#895
b101 D
#900
0C
#964
1:
12
b1 ?
b1 7
#990
b101 A
1C
#1008
0+
0#
#1074
b110 D
#1080
0C
#1170
b110 A
1C
#1253
b111 D
#1260
b10 )
b100 !
0C
1+
1#
#1332
0;
03
#1350
b111 A
1C
#1432
b1000 D
#1440
0C
#1512
0+
0#
#1530
b1000 A
1C
#1611
b1001 D
#1620
0C
#1710
b1001 A
1C
#1764
1*
1"
b1 )
b1000 !
1+
1#
#1790
b1010 D
#1800
0C
#1890
b1010 A
1C
#1969
b1011 D
#1980
0C
#1998
0:
02
b1000 9
b1 1
1;
13
#2016
0+
0#
#2070
b1011 A
1C
#2148
b1100 D
#2160
0C
#2250
b1100 A
1C
#2268
0*
0"
b0 )
b0 !
1+
1#
#2327
b1101 D
#2340
0C
#2430
b1101 A
1C
#2506
b1110 D
#2520
0C
0+
0#
#2610
b1110 A
1C
#2664
0;
03
#2685
b1111 D
#2700
0C
#2772
1+
1#
#2790
b1111 A
1C
#2880
0C
#2970
1C
#3024
0+
0#
#3060
0C
#3150
1C
#3240
0C
#3276
1+
1#
#3330
b100 9
b10 1
1C
1;
13
#3420
0C
#3510
1C
#3528
0+
0#
#3600
0C
#3690
1C
#3780
0C
1+
1#
#3870
1C
#3960
0C
#3996
0;
03
#4024
b1100 ,
b10 /
b11 $
b10 '
#4032
0+
0#
#4050
1C
#4140
0C
#4230
1C
#4284
b1100 )
b11 !
1+
1#
#4320
0C
#4410
1C
#4500
0C
#4527
b0 /
b0 '
#4536
0+
0#
#4590
1C
#4662
b10 9
b100 1
1;
13
#4680
0C
#4770
1C
#4788
b110 )
b110 !
1+
1#
#4860
0C
#4950
1C
#5040
0C
0+
0#
#5130
1C
#5220
0C
#5292
1*
1"
b11 )
b1100 !
1+
1#
#5310
1C
#5328
0;
03
#5400
0C
#5490
1C
#5544
0+
0#
#5580
0C
#5670
1C
#5760
0C
#5796
b1 )
b1000 !
1+
1#
#5850
1C
#5940
0C
#5994
1:
12
b1 9
b1000 1
1;
13
#6030
1C
#6048
0+
0#
#6120
0C
#6210
1C
#6300
0*
0"
b0 )
b0 !
0C
1+
1#
#6390
1C
#6480
0C
#6552
0+
0#
#6570
1C
#6660
0C
0;
03
#6750
1C
#6804
1+
1#
#6840
0C
#6930
1C
#7020
0C
#7056
0+
0#
#7110
1C
#7200
0C
#7290
1C
#7308
1+
1#
#7326
0:
02
b1000 9
b1 1
1;
13
#7380
0C
#7470
1C
#7560
0C
0+
0#
#7650
1C
#7740
0C
#7812
1+
1#
#7830
1C
#7920
0C
#7992
0;
03
#8010
1C
#8064
0+
0#
#8100
0C
#8190
1C
#8280
0C
#8316
1+
1#
#8370
1C
#8460
0C
#8550
1C
#8568
0+
0#
#8640
0C
#8658
b100 9
b10 1
1;
13
#8730
1C
#8820
0C
1+
1#
#8910
1C
#9000
0C
#9072
0+
0#
#9090
1C
#9180
0C
#9270
1C
#9324
1+
1#
0;
03
#9360
0C
#9450
1C
#9540
0C
#9576
0+
0#
#9630
1C
#9720
0C
#9810
1C
#9828
1+
1#
#9900
0C
#9990
b10 9
b100 1
1C
1;
13
#10000
