[13:22:48.389] <TB3>     INFO: *** Welcome to pxar ***
[13:22:48.389] <TB3>     INFO: *** Today: 2016/08/03
[13:22:48.396] <TB3>     INFO: *** Version: b2a7-dirty
[13:22:48.396] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters_C15.dat
[13:22:48.397] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:22:48.397] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//defaultMaskFile.dat
[13:22:48.397] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//trimParameters_C15.dat
[13:22:48.474] <TB3>     INFO:         clk: 4
[13:22:48.474] <TB3>     INFO:         ctr: 4
[13:22:48.474] <TB3>     INFO:         sda: 19
[13:22:48.474] <TB3>     INFO:         tin: 9
[13:22:48.474] <TB3>     INFO:         level: 15
[13:22:48.474] <TB3>     INFO:         triggerdelay: 0
[13:22:48.475] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:22:48.475] <TB3>     INFO: Log level: DEBUG
[13:22:48.480] <TB3>     INFO: Found DTB DTB_WRE7QJ
[13:22:48.489] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[13:22:48.492] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[13:22:48.495] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[13:22:50.057] <TB3>     INFO: DUT info: 
[13:22:50.057] <TB3>     INFO: The DUT currently contains the following objects:
[13:22:50.057] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:22:50.057] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[13:22:50.057] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[13:22:50.057] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:22:50.057] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:22:50.057] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:22:50.057] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:22:50.057] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:22:50.057] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:22:50.057] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:22:50.057] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:22:50.057] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:22:50.057] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:22:50.057] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:22:50.057] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:22:50.057] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:22:50.057] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:22:50.057] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:22:50.057] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:22:50.057] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:22:50.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:22:50.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:22:50.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:22:50.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:22:50.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:22:50.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:22:50.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:22:50.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:22:50.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:22:50.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:22:50.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:22:50.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:22:50.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:22:50.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:22:50.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:22:50.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:22:50.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:22:50.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:22:50.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:22:50.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:22:50.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:22:50.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:22:50.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:22:50.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:22:50.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:22:50.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:22:50.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:22:50.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:22:50.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:22:50.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:22:50.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:22:50.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:22:50.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:22:50.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:22:50.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:22:50.059] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:22:50.059] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:22:50.059] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:22:50.059] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:22:50.059] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:22:50.059] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:22:50.059] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:22:50.059] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:22:50.059] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:22:50.059] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:22:50.059] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:22:50.059] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:22:50.059] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:22:50.059] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:22:50.059] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:22:50.059] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:22:50.059] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:22:50.059] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:22:50.059] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:22:50.059] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:22:50.059] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:22:50.059] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:22:50.059] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:22:50.059] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:22:50.059] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:22:50.059] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:22:50.059] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:22:50.059] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:22:50.059] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:22:50.059] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:22:50.059] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:22:50.059] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:22:50.059] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:22:50.059] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:22:50.059] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:22:50.059] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:22:50.059] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:22:50.059] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:22:50.059] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:22:50.059] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:22:50.059] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:22:50.059] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:22:50.059] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:22:50.059] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:22:50.059] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:22:50.059] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:22:50.060] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:22:50.060] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:22:50.060] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:22:50.060] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:22:50.060] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:22:50.060] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:22:50.060] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:22:50.060] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:22:50.060] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:22:50.060] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:22:50.060] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:22:50.060] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:22:50.060] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:22:50.060] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:22:50.060] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:22:50.060] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:22:50.060] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:22:50.060] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:22:50.060] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:22:50.060] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:22:50.060] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:22:50.060] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:22:50.060] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:22:50.060] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:22:50.060] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:22:50.060] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:22:50.060] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:22:50.060] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:22:50.060] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:22:50.060] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:22:50.060] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:22:50.060] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:22:50.060] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:22:50.060] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:22:50.060] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:22:50.060] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:22:50.060] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:22:50.060] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:22:50.060] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:22:50.060] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:22:50.060] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:22:50.060] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:22:50.060] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:22:50.060] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:22:50.060] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:22:50.060] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:22:50.061] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:22:50.061] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:22:50.061] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:22:50.061] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:22:50.061] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:22:50.061] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:22:50.061] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:22:50.061] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:22:50.061] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:22:50.061] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:22:50.061] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:22:50.061] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:22:50.061] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:22:50.061] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:22:50.061] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:22:50.061] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:22:50.061] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:22:50.061] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:22:50.061] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:22:50.061] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:22:50.061] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:22:50.061] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:22:50.061] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:22:50.061] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:22:50.061] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:22:50.061] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:22:50.061] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:22:50.061] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:22:50.061] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:22:50.061] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:22:50.061] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:22:50.061] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:22:50.061] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:22:50.061] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:22:50.061] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:22:50.061] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:22:50.061] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:22:50.061] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:22:50.061] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:22:50.063] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30879744
[13:22:50.063] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0xabd050
[13:22:50.063] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xa33770
[13:22:50.063] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f1e21d94010
[13:22:50.063] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f1e27fff510
[13:22:50.063] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30945280 fPxarMemory = 0x7f1e21d94010
[13:22:50.064] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 366.6mA
[13:22:50.066] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 462.3mA
[13:22:50.066] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 16.0 C
[13:22:50.066] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:22:50.466] <TB3>     INFO: enter 'restricted' command line mode
[13:22:50.466] <TB3>     INFO: enter test to run
[13:22:50.467] <TB3>     INFO:   test: FPIXTest no parameter change
[13:22:50.467] <TB3>     INFO:   running: fpixtest
[13:22:50.467] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:22:50.470] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:22:50.470] <TB3>     INFO: ######################################################################
[13:22:50.470] <TB3>     INFO: PixTestFPIXTest::doTest()
[13:22:50.470] <TB3>     INFO: ######################################################################
[13:22:50.473] <TB3>     INFO: ######################################################################
[13:22:50.473] <TB3>     INFO: PixTestPretest::doTest()
[13:22:50.473] <TB3>     INFO: ######################################################################
[13:22:50.478] <TB3>     INFO:    ----------------------------------------------------------------------
[13:22:50.478] <TB3>     INFO:    PixTestPretest::programROC() 
[13:22:50.478] <TB3>     INFO:    ----------------------------------------------------------------------
[13:23:08.495] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:23:08.495] <TB3>     INFO: IA differences per ROC:  17.7 18.5 16.9 20.1 16.9 16.9 18.5 20.1 17.7 16.9 20.9 19.3 17.7 18.5 16.9 18.5
[13:23:08.565] <TB3>     INFO:    ----------------------------------------------------------------------
[13:23:08.565] <TB3>     INFO:    PixTestPretest::checkIdig() 
[13:23:08.565] <TB3>     INFO:    ----------------------------------------------------------------------
[13:23:09.818] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[13:23:10.319] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 1.6 mA
[13:23:10.821] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 1.6 mA
[13:23:11.323] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 1.6 mA
[13:23:11.824] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[13:23:12.326] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 1.6 mA
[13:23:12.828] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[13:23:13.330] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 1.6 mA
[13:23:13.831] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 1.6 mA
[13:23:14.333] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 1.6 mA
[13:23:14.835] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 1.6 mA
[13:23:15.336] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 1.6 mA
[13:23:15.838] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[13:23:16.340] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 1.6 mA
[13:23:16.841] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[13:23:17.343] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[13:23:17.596] <TB3>     INFO: Idig [mA/ROC]: 1.6 1.6 1.6 1.6 2.4 1.6 2.4 1.6 1.6 1.6 1.6 1.6 2.4 1.6 2.4 2.4 
[13:23:17.596] <TB3>     INFO: Test took 9035 ms.
[13:23:17.596] <TB3>     INFO: PixTestPretest::checkIdig() done.
[13:23:17.624] <TB3>     INFO:    ----------------------------------------------------------------------
[13:23:17.624] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:23:17.624] <TB3>     INFO:    ----------------------------------------------------------------------
[13:23:17.726] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 66.2812 mA
[13:23:17.828] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 22.9188 mA
[13:23:17.929] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  85 Ia 24.5188 mA
[13:23:18.029] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  83 Ia 24.5188 mA
[13:23:18.130] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  81 Ia 23.7188 mA
[13:23:18.231] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  83 Ia 24.5188 mA
[13:23:18.332] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  81 Ia 23.7188 mA
[13:23:18.433] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  83 Ia 24.5188 mA
[13:23:18.534] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  81 Ia 23.7188 mA
[13:23:18.635] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  83 Ia 24.5188 mA
[13:23:18.736] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  81 Ia 23.7188 mA
[13:23:18.836] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  83 Ia 24.5188 mA
[13:23:18.937] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  81 Ia 23.7188 mA
[13:23:19.039] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 22.9188 mA
[13:23:19.139] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  85 Ia 25.3187 mA
[13:23:19.240] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  78 Ia 22.9188 mA
[13:23:19.341] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  85 Ia 25.3187 mA
[13:23:19.442] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  78 Ia 22.9188 mA
[13:23:19.543] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  85 Ia 25.3187 mA
[13:23:19.644] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  78 Ia 22.9188 mA
[13:23:19.744] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  85 Ia 25.3187 mA
[13:23:19.845] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  78 Ia 22.9188 mA
[13:23:19.945] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  85 Ia 25.3187 mA
[13:23:20.046] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  78 Ia 22.9188 mA
[13:23:20.147] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  85 Ia 25.3187 mA
[13:23:20.248] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 21.3187 mA
[13:23:20.349] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  94 Ia 25.3187 mA
[13:23:20.450] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  87 Ia 23.7188 mA
[13:23:20.550] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  89 Ia 23.7188 mA
[13:23:20.651] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  91 Ia 24.5188 mA
[13:23:20.752] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  89 Ia 23.7188 mA
[13:23:20.853] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  91 Ia 24.5188 mA
[13:23:20.953] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  89 Ia 23.7188 mA
[13:23:21.055] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  91 Ia 24.5188 mA
[13:23:21.155] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  89 Ia 23.7188 mA
[13:23:21.256] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  91 Ia 23.7188 mA
[13:23:21.357] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  93 Ia 24.5188 mA
[13:23:21.459] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 25.3187 mA
[13:23:21.560] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  71 Ia 23.7188 mA
[13:23:21.661] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  73 Ia 22.9188 mA
[13:23:21.762] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  80 Ia 26.1187 mA
[13:23:21.862] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  68 Ia 22.1188 mA
[13:23:21.963] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  79 Ia 25.3187 mA
[13:23:22.063] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  72 Ia 22.9188 mA
[13:23:22.164] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  79 Ia 25.3187 mA
[13:23:22.265] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  72 Ia 22.9188 mA
[13:23:22.366] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  79 Ia 25.3187 mA
[13:23:22.467] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana  72 Ia 22.9188 mA
[13:23:22.567] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana  79 Ia 24.5188 mA
[13:23:22.669] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 21.3187 mA
[13:23:22.769] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  94 Ia 25.3187 mA
[13:23:22.870] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  87 Ia 23.7188 mA
[13:23:22.971] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  89 Ia 23.7188 mA
[13:23:23.072] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  91 Ia 24.5188 mA
[13:23:23.172] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  89 Ia 23.7188 mA
[13:23:23.273] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  91 Ia 24.5188 mA
[13:23:23.373] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  89 Ia 23.7188 mA
[13:23:23.474] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  91 Ia 24.5188 mA
[13:23:23.575] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  89 Ia 23.7188 mA
[13:23:23.676] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  91 Ia 24.5188 mA
[13:23:23.777] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  89 Ia 23.7188 mA
[13:23:23.878] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 21.3187 mA
[13:23:23.979] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  94 Ia 24.5188 mA
[13:23:24.080] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  92 Ia 24.5188 mA
[13:23:24.180] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  90 Ia 23.7188 mA
[13:23:24.281] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  92 Ia 24.5188 mA
[13:23:24.382] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  90 Ia 24.5188 mA
[13:23:24.482] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  88 Ia 23.7188 mA
[13:23:24.583] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  90 Ia 23.7188 mA
[13:23:24.684] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  92 Ia 24.5188 mA
[13:23:24.784] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  90 Ia 23.7188 mA
[13:23:24.885] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  92 Ia 24.5188 mA
[13:23:24.986] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  90 Ia 23.7188 mA
[13:23:25.087] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 22.9188 mA
[13:23:25.188] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  85 Ia 24.5188 mA
[13:23:25.289] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  83 Ia 24.5188 mA
[13:23:25.389] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  81 Ia 23.7188 mA
[13:23:25.490] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  83 Ia 24.5188 mA
[13:23:25.592] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  81 Ia 23.7188 mA
[13:23:25.692] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  83 Ia 24.5188 mA
[13:23:25.793] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  81 Ia 23.7188 mA
[13:23:25.893] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  83 Ia 24.5188 mA
[13:23:25.994] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  81 Ia 23.7188 mA
[13:23:26.095] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  83 Ia 24.5188 mA
[13:23:26.196] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  81 Ia 23.7188 mA
[13:23:26.297] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 25.3187 mA
[13:23:26.398] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  71 Ia 23.7188 mA
[13:23:26.499] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  73 Ia 23.7188 mA
[13:23:26.600] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  75 Ia 24.5188 mA
[13:23:26.700] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  73 Ia 23.7188 mA
[13:23:26.801] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  75 Ia 24.5188 mA
[13:23:26.901] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  73 Ia 23.7188 mA
[13:23:26.002] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  75 Ia 24.5188 mA
[13:23:27.103] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  73 Ia 23.7188 mA
[13:23:27.203] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  75 Ia 24.5188 mA
[13:23:27.304] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  73 Ia 24.5188 mA
[13:23:27.405] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  71 Ia 23.7188 mA
[13:23:27.507] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 22.1188 mA
[13:23:27.607] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  89 Ia 25.3187 mA
[13:23:27.708] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  82 Ia 23.7188 mA
[13:23:27.809] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  84 Ia 23.7188 mA
[13:23:27.910] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  86 Ia 24.5188 mA
[13:23:28.011] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  84 Ia 24.5188 mA
[13:23:28.111] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  82 Ia 23.7188 mA
[13:23:28.212] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  84 Ia 24.5188 mA
[13:23:28.313] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  82 Ia 23.7188 mA
[13:23:28.413] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  84 Ia 24.5188 mA
[13:23:28.514] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  82 Ia 24.5188 mA
[13:23:28.615] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  80 Ia 22.9188 mA
[13:23:28.716] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 21.3187 mA
[13:23:28.817] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  94 Ia 25.3187 mA
[13:23:28.917] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  87 Ia 23.7188 mA
[13:23:29.018] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  89 Ia 23.7188 mA
[13:23:29.119] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  91 Ia 24.5188 mA
[13:23:29.220] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  89 Ia 23.7188 mA
[13:23:29.321] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  91 Ia 24.5188 mA
[13:23:29.421] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  89 Ia 23.7188 mA
[13:23:29.522] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  91 Ia 24.5188 mA
[13:23:29.623] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  89 Ia 23.7188 mA
[13:23:29.724] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  91 Ia 24.5188 mA
[13:23:29.825] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  89 Ia 23.7188 mA
[13:23:29.926] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 25.3187 mA
[13:23:30.027] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  71 Ia 23.7188 mA
[13:23:30.127] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  73 Ia 23.7188 mA
[13:23:30.228] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  75 Ia 23.7188 mA
[13:23:30.332] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  77 Ia 24.5188 mA
[13:23:30.433] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  75 Ia 24.5188 mA
[13:23:30.534] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  73 Ia 23.7188 mA
[13:23:30.635] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  75 Ia 24.5188 mA
[13:23:30.736] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  73 Ia 23.7188 mA
[13:23:30.836] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  75 Ia 23.7188 mA
[13:23:30.937] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  77 Ia 24.5188 mA
[13:23:31.038] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  75 Ia 24.5188 mA
[13:23:31.139] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 23.7188 mA
[13:23:31.240] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  80 Ia 24.5188 mA
[13:23:31.341] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  78 Ia 23.7188 mA
[13:23:31.442] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  80 Ia 24.5188 mA
[13:23:31.542] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  78 Ia 23.7188 mA
[13:23:31.643] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  80 Ia 25.3187 mA
[13:23:31.744] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  73 Ia 22.9188 mA
[13:23:31.845] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  80 Ia 25.3187 mA
[13:23:31.945] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  73 Ia 22.9188 mA
[13:23:32.046] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  80 Ia 25.3187 mA
[13:23:32.147] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  73 Ia 22.9188 mA
[13:23:32.248] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  80 Ia 24.5188 mA
[13:23:32.350] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 22.9188 mA
[13:23:32.451] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  85 Ia 24.5188 mA
[13:23:32.552] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  83 Ia 23.7188 mA
[13:23:32.653] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  85 Ia 24.5188 mA
[13:23:32.753] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  83 Ia 23.7188 mA
[13:23:32.854] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  85 Ia 24.5188 mA
[13:23:32.955] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  83 Ia 23.7188 mA
[13:23:33.056] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  85 Ia 24.5188 mA
[13:23:33.157] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  83 Ia 23.7188 mA
[13:23:33.257] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  85 Ia 24.5188 mA
[13:23:33.358] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  83 Ia 23.7188 mA
[13:23:33.459] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  85 Ia 24.5188 mA
[13:23:33.560] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.7188 mA
[13:23:33.662] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  80 Ia 24.5188 mA
[13:23:33.762] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  78 Ia 23.7188 mA
[13:23:33.863] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  80 Ia 24.5188 mA
[13:23:33.964] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  78 Ia 22.9188 mA
[13:23:34.065] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  85 Ia 25.3187 mA
[13:23:34.166] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  78 Ia 23.7188 mA
[13:23:34.266] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  80 Ia 24.5188 mA
[13:23:34.367] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  78 Ia 23.7188 mA
[13:23:34.467] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  80 Ia 24.5188 mA
[13:23:34.568] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  78 Ia 23.7188 mA
[13:23:34.669] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  80 Ia 24.5188 mA
[13:23:34.770] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 22.1188 mA
[13:23:34.871] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  89 Ia 24.5188 mA
[13:23:34.973] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  87 Ia 24.5188 mA
[13:23:35.074] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  85 Ia 23.7188 mA
[13:23:35.174] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  87 Ia 23.7188 mA
[13:23:35.275] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  89 Ia 24.5188 mA
[13:23:35.376] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  87 Ia 24.5188 mA
[13:23:35.476] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  85 Ia 23.7188 mA
[13:23:35.577] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  87 Ia 23.7188 mA
[13:23:35.678] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  89 Ia 24.5188 mA
[13:23:35.779] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  87 Ia 24.5188 mA
[13:23:35.879] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  85 Ia 23.7188 mA
[13:23:35.981] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.7188 mA
[13:23:36.082] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  80 Ia 24.5188 mA
[13:23:36.182] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  78 Ia 22.9188 mA
[13:23:36.284] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  85 Ia 25.3187 mA
[13:23:36.384] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  78 Ia 22.9188 mA
[13:23:36.484] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  85 Ia 25.3187 mA
[13:23:36.585] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  78 Ia 22.9188 mA
[13:23:36.686] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  85 Ia 25.3187 mA
[13:23:36.787] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  78 Ia 22.9188 mA
[13:23:36.887] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  85 Ia 25.3187 mA
[13:23:36.988] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  78 Ia 22.9188 mA
[13:23:37.088] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  85 Ia 25.3187 mA
[13:23:37.114] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  81
[13:23:37.114] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  85
[13:23:37.114] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  93
[13:23:37.115] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  79
[13:23:37.115] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  89
[13:23:37.115] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  90
[13:23:37.115] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  81
[13:23:37.115] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  71
[13:23:37.115] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  80
[13:23:37.115] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  89
[13:23:37.115] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  75
[13:23:37.115] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  80
[13:23:37.116] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  85
[13:23:37.116] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  80
[13:23:37.116] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  85
[13:23:37.116] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  85
[13:23:38.945] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 388.3 mA = 24.2687 mA/ROC
[13:23:38.945] <TB3>     INFO: i(loss) [mA/ROC]:     19.3  20.9  20.1  20.9  20.1  20.1  19.3  19.3  19.3  19.3  20.1  20.1  20.1  20.1  19.3  20.9
[13:23:38.978] <TB3>     INFO:    ----------------------------------------------------------------------
[13:23:38.978] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[13:23:38.978] <TB3>     INFO:    ----------------------------------------------------------------------
[13:23:39.114] <TB3>     INFO: Expecting 231680 events.
[13:23:47.338] <TB3>     INFO: 231680 events read in total (7506ms).
[13:23:47.491] <TB3>     INFO: Test took 8510ms.
[13:23:47.695] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 98 and Delta(CalDel) = 60
[13:23:47.698] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 127 and Delta(CalDel) = 62
[13:23:47.705] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 81 and Delta(CalDel) = 60
[13:23:47.708] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 94 and Delta(CalDel) = 61
[13:23:47.712] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 80 and Delta(CalDel) = 64
[13:23:47.715] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 76 and Delta(CalDel) = 61
[13:23:47.723] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 76 and Delta(CalDel) = 62
[13:23:47.727] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 113 and Delta(CalDel) = 62
[13:23:47.731] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 91 and Delta(CalDel) = 62
[13:23:47.734] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 80 and Delta(CalDel) = 63
[13:23:47.738] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 91 and Delta(CalDel) = 64
[13:23:47.742] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 113 and Delta(CalDel) = 63
[13:23:47.745] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 90 and Delta(CalDel) = 63
[13:23:47.749] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 113 and Delta(CalDel) = 63
[13:23:47.752] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 96 and Delta(CalDel) = 60
[13:23:47.756] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 100 and Delta(CalDel) = 59
[13:23:47.798] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:23:47.839] <TB3>     INFO:    ----------------------------------------------------------------------
[13:23:47.839] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:23:47.839] <TB3>     INFO:    ----------------------------------------------------------------------
[13:23:47.975] <TB3>     INFO: Expecting 231680 events.
[13:23:56.217] <TB3>     INFO: 231680 events read in total (7527ms).
[13:23:56.222] <TB3>     INFO: Test took 8379ms.
[13:23:56.246] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 31
[13:23:56.560] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 130 +/- 30
[13:23:56.564] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 30.5
[13:23:56.567] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 142 +/- 30.5
[13:23:56.571] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 147 +/- 31.5
[13:23:56.574] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 140 +/- 30
[13:23:56.577] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 31
[13:23:56.581] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 30.5
[13:23:56.585] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 31
[13:23:56.588] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 140 +/- 31
[13:23:56.593] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 158 +/- 32
[13:23:56.597] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 134 +/- 29.5
[13:23:56.600] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 157 +/- 31.5
[13:23:56.604] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 156 +/- 31.5
[13:23:56.607] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 30.5
[13:23:56.611] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 30
[13:23:56.644] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:23:56.644] <TB3>     INFO: CalDel:      144   130   127   142   147   140   138   138   129   140   158   134   157   156   128   128
[13:23:56.644] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:23:56.650] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters_C0.dat
[13:23:56.650] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters_C1.dat
[13:23:56.650] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters_C2.dat
[13:23:56.651] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters_C3.dat
[13:23:56.651] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters_C4.dat
[13:23:56.651] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters_C5.dat
[13:23:56.651] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters_C6.dat
[13:23:56.651] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters_C7.dat
[13:23:56.651] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters_C8.dat
[13:23:56.652] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters_C9.dat
[13:23:56.652] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters_C10.dat
[13:23:56.652] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters_C11.dat
[13:23:56.652] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters_C12.dat
[13:23:56.652] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters_C13.dat
[13:23:56.652] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters_C14.dat
[13:23:56.653] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters_C15.dat
[13:23:56.653] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:23:56.653] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:23:56.653] <TB3>     INFO: PixTestPretest::doTest() done, duration: 66 seconds
[13:23:56.653] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:23:56.738] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:23:56.738] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:23:56.738] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:23:56.738] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:23:56.743] <TB3>     INFO: ######################################################################
[13:23:56.743] <TB3>     INFO: PixTestTiming::doTest()
[13:23:56.743] <TB3>     INFO: ######################################################################
[13:23:56.743] <TB3>     INFO:    ----------------------------------------------------------------------
[13:23:56.743] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[13:23:56.743] <TB3>     INFO:    ----------------------------------------------------------------------
[13:23:56.743] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:23:58.639] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:24:00.912] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:24:03.185] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:24:05.458] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:24:07.731] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:24:10.004] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:24:12.281] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:24:14.554] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:24:16.073] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:24:17.593] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:24:19.112] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:24:20.631] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:24:22.150] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:24:23.669] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:24:25.189] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:24:26.708] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:24:28.228] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:24:29.747] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:24:31.267] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:24:32.787] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:24:34.307] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:24:35.826] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:24:37.346] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:24:38.866] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:24:40.388] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:24:41.910] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:24:43.431] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:24:44.953] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:24:46.474] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:24:47.996] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:24:49.518] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:24:51.039] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:24:52.559] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:24:54.083] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:24:55.607] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:24:57.126] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:24:58.646] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:25:00.167] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:25:01.688] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:25:03.212] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:25:05.484] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:25:06.004] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:25:09.277] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:25:11.555] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:25:13.828] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:25:16.101] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:25:18.374] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:25:20.647] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:25:22.919] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:25:25.192] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:25:27.466] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:25:29.743] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:25:32.016] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:25:34.288] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:25:36.561] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:25:38.835] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:25:41.107] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:25:43.380] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:25:45.656] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:25:47.929] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:25:50.204] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:25:52.476] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:25:54.749] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:25:57.022] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:25:59.296] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:26:01.568] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:26:03.841] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:26:06.114] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:26:08.387] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:26:10.660] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:26:12.935] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:26:15.208] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:26:16.727] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:26:18.000] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:26:21.273] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:26:23.545] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:26:25.818] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:26:28.091] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:26:30.368] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:26:32.640] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:26:34.161] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:26:35.681] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:26:37.200] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:26:38.720] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:26:40.240] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:26:41.759] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:26:43.279] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:26:44.799] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:26:57.216] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:27:09.659] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:27:22.050] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:27:34.464] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:27:46.081] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:27:58.484] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:28:10.898] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:28:23.285] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:28:24.805] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:28:26.325] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:28:27.845] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:28:29.365] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:28:30.886] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:28:32.406] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:28:33.926] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:28:35.446] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:28:37.719] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:28:39.993] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:28:42.266] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:28:44.539] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:28:46.811] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:28:49.085] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:28:51.357] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:28:53.632] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:28:55.905] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:28:58.177] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:29:00.451] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:29:02.725] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:29:04.998] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:29:07.271] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:29:09.544] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:29:11.817] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:29:14.090] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:29:16.363] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:29:18.635] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:29:20.909] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:29:23.183] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:29:25.458] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:29:27.735] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:29:30.394] <TB3>     INFO: TBM Phase Settings: 212
[13:29:30.394] <TB3>     INFO: 400MHz Phase: 5
[13:29:30.394] <TB3>     INFO: 160MHz Phase: 6
[13:29:30.394] <TB3>     INFO: Functional Phase Area: 4
[13:29:30.401] <TB3>     INFO: Test took 333658 ms.
[13:29:30.401] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:29:30.401] <TB3>     INFO:    ----------------------------------------------------------------------
[13:29:30.401] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[13:29:30.401] <TB3>     INFO:    ----------------------------------------------------------------------
[13:29:30.401] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:29:31.543] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:29:33.063] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:29:34.584] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:29:36.104] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:29:37.623] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:29:39.143] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:29:40.664] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:29:42.184] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:29:43.703] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:29:45.223] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:29:46.742] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:29:48.262] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:29:49.781] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:29:51.301] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:29:52.820] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:29:54.344] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:29:55.863] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:29:58.137] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:30:00.410] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:30:02.683] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:30:04.957] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:30:07.229] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:30:08.749] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:30:10.269] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:30:11.789] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:30:14.061] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:30:16.335] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:30:18.608] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:30:20.882] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:30:23.154] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:30:24.676] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:30:26.195] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:30:27.717] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:30:29.991] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:30:32.263] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:30:34.536] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:30:36.809] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:30:39.082] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:30:40.603] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:30:42.122] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:30:43.643] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:30:45.162] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:30:46.682] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:30:48.201] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:30:49.721] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:30:51.240] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:30:52.760] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:30:54.280] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:30:55.802] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:30:57.321] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:30:58.842] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:31:00.362] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:31:01.882] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:31:03.402] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:31:04.923] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:31:06.444] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:31:07.964] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:31:09.485] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:31:11.005] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:31:12.525] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:31:14.045] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:31:15.565] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:31:17.091] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:31:18.994] <TB3>     INFO: ROC Delay Settings: 219
[13:31:18.994] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[13:31:18.994] <TB3>     INFO: ROC Port 0 Delay: 3
[13:31:18.994] <TB3>     INFO: ROC Port 1 Delay: 3
[13:31:18.994] <TB3>     INFO: Functional ROC Area: 3
[13:31:18.999] <TB3>     INFO: Test took 108598 ms.
[13:31:18.999] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[13:31:18.999] <TB3>     INFO:    ----------------------------------------------------------------------
[13:31:18.999] <TB3>     INFO:    PixTestTiming::TimingTest()
[13:31:18.999] <TB3>     INFO:    ----------------------------------------------------------------------
[13:31:20.138] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 4308 4308 4308 4308 4308 4308 4308 4308 e062 c000 a101 8040 430b 430b 430b 430b 430b 4308 430b 430b e062 c000 
[13:31:20.138] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4308 4308 4308 4308 4308 4308 4308 4308 e022 c000 a102 80b1 4309 4309 4309 4309 4309 4308 4309 4309 e022 c000 
[13:31:20.138] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4308 4308 4308 4308 4308 4308 4308 4308 e022 c000 a103 80c0 4308 4308 4308 4308 4309 4308 4309 4309 e022 c000 
[13:31:20.139] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:31:34.305] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:31:34.305] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:31:48.480] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:31:48.480] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:32:02.613] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:32:02.613] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:32:16.734] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:32:16.734] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:32:30.918] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:32:30.918] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:32:45.124] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:32:45.124] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:32:59.371] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:32:59.371] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:33:13.519] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:33:13.519] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:33:27.721] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:33:27.721] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:33:41.961] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:33:42.344] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:33:42.356] <TB3>     INFO: Decoding statistics:
[13:33:42.357] <TB3>     INFO:   General information:
[13:33:42.357] <TB3>     INFO: 	 16bit words read:         240000000
[13:33:42.357] <TB3>     INFO: 	 valid events total:       20000000
[13:33:42.357] <TB3>     INFO: 	 empty events:             20000000
[13:33:42.357] <TB3>     INFO: 	 valid events with pixels: 0
[13:33:42.357] <TB3>     INFO: 	 valid pixel hits:         0
[13:33:42.357] <TB3>     INFO:   Event errors: 	           0
[13:33:42.357] <TB3>     INFO: 	 start marker:             0
[13:33:42.357] <TB3>     INFO: 	 stop marker:              0
[13:33:42.357] <TB3>     INFO: 	 overflow:                 0
[13:33:42.357] <TB3>     INFO: 	 invalid 5bit words:       0
[13:33:42.357] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[13:33:42.357] <TB3>     INFO:   TBM errors: 		           0
[13:33:42.357] <TB3>     INFO: 	 flawed TBM headers:       0
[13:33:42.357] <TB3>     INFO: 	 flawed TBM trailers:      0
[13:33:42.357] <TB3>     INFO: 	 event ID mismatches:      0
[13:33:42.357] <TB3>     INFO:   ROC errors: 		           0
[13:33:42.357] <TB3>     INFO: 	 missing ROC header(s):    0
[13:33:42.357] <TB3>     INFO: 	 misplaced readback start: 0
[13:33:42.357] <TB3>     INFO:   Pixel decoding errors:	   0
[13:33:42.357] <TB3>     INFO: 	 pixel data incomplete:    0
[13:33:42.357] <TB3>     INFO: 	 pixel address:            0
[13:33:42.357] <TB3>     INFO: 	 pulse height fill bit:    0
[13:33:42.357] <TB3>     INFO: 	 buffer corruption:        0
[13:33:42.357] <TB3>     INFO:    ----------------------------------------------------------------------
[13:33:42.357] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:33:42.357] <TB3>     INFO:    ----------------------------------------------------------------------
[13:33:42.357] <TB3>     INFO:    ----------------------------------------------------------------------
[13:33:42.357] <TB3>     INFO:    Read back bit status: 1
[13:33:42.357] <TB3>     INFO:    ----------------------------------------------------------------------
[13:33:42.357] <TB3>     INFO:    ----------------------------------------------------------------------
[13:33:42.357] <TB3>     INFO:    Timings are good!
[13:33:42.357] <TB3>     INFO:    ----------------------------------------------------------------------
[13:33:42.357] <TB3>     INFO: Test took 143358 ms.
[13:33:42.357] <TB3>     INFO: PixTestTiming::TimingTest() done.
[13:33:42.357] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:33:42.357] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:33:42.357] <TB3>     INFO: PixTestTiming::doTest took 585618 ms.
[13:33:42.357] <TB3>     INFO: PixTestTiming::doTest() done
[13:33:42.358] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:33:42.358] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[13:33:42.358] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[13:33:42.358] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[13:33:42.358] <TB3>     INFO: Write out ROCDelayScan3_V0
[13:33:42.358] <TB3>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[13:33:42.358] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:33:42.711] <TB3>     INFO: ######################################################################
[13:33:42.711] <TB3>     INFO: PixTestAlive::doTest()
[13:33:42.711] <TB3>     INFO: ######################################################################
[13:33:42.715] <TB3>     INFO:    ----------------------------------------------------------------------
[13:33:42.715] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:33:42.715] <TB3>     INFO:    ----------------------------------------------------------------------
[13:33:42.716] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:33:43.062] <TB3>     INFO: Expecting 41600 events.
[13:33:47.166] <TB3>     INFO: 41600 events read in total (3389ms).
[13:33:47.167] <TB3>     INFO: Test took 4451ms.
[13:33:47.176] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:33:47.176] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66547
[13:33:47.176] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:33:47.551] <TB3>     INFO: PixTestAlive::aliveTest() done
[13:33:47.551] <TB3>     INFO: number of dead pixels (per ROC):     8    0    0    0    0    0    0    0    0    0    0    0    0    0    0    5
[13:33:47.551] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     8    0    0    0    0    0    0    0    0    0    0    0    0    0    0    5
[13:33:47.554] <TB3>     INFO:    ----------------------------------------------------------------------
[13:33:47.554] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:33:47.554] <TB3>     INFO:    ----------------------------------------------------------------------
[13:33:47.556] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:33:47.902] <TB3>     INFO: Expecting 41600 events.
[13:33:50.869] <TB3>     INFO: 41600 events read in total (2252ms).
[13:33:50.870] <TB3>     INFO: Test took 3314ms.
[13:33:50.870] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:33:50.870] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:33:50.870] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:33:50.870] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:33:51.276] <TB3>     INFO: PixTestAlive::maskTest() done
[13:33:51.276] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:33:51.279] <TB3>     INFO:    ----------------------------------------------------------------------
[13:33:51.279] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:33:51.279] <TB3>     INFO:    ----------------------------------------------------------------------
[13:33:51.281] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:33:51.623] <TB3>     INFO: Expecting 41600 events.
[13:33:55.686] <TB3>     INFO: 41600 events read in total (3347ms).
[13:33:55.687] <TB3>     INFO: Test took 4406ms.
[13:33:55.695] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:33:55.695] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66547
[13:33:55.695] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:33:56.075] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[13:33:56.075] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:33:56.076] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:33:56.076] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[13:33:56.084] <TB3>     INFO: ######################################################################
[13:33:56.084] <TB3>     INFO: PixTestTrim::doTest()
[13:33:56.084] <TB3>     INFO: ######################################################################
[13:33:56.087] <TB3>     INFO:    ----------------------------------------------------------------------
[13:33:56.087] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:33:56.087] <TB3>     INFO:    ----------------------------------------------------------------------
[13:33:56.164] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:33:56.164] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:33:56.177] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:33:56.177] <TB3>     INFO:     run 1 of 1
[13:33:56.177] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:33:56.519] <TB3>     INFO: Expecting 5025280 events.
[13:34:41.226] <TB3>     INFO: 1376560 events read in total (43992ms).
[13:35:23.861] <TB3>     INFO: 2736688 events read in total (86627ms).
[13:36:07.671] <TB3>     INFO: 4106808 events read in total (130437ms).
[13:36:37.127] <TB3>     INFO: 5025280 events read in total (159893ms).
[13:36:37.169] <TB3>     INFO: Test took 160992ms.
[13:36:37.232] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:36:37.349] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:36:38.740] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:36:40.192] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:36:41.574] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:36:42.969] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:36:44.282] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:36:45.623] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:36:46.962] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:36:48.405] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:36:49.737] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:36:51.044] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:36:52.388] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:36:53.813] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:36:55.125] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:36:56.479] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:36:57.847] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:36:59.264] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 226766848
[13:36:59.267] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.2432 minThrLimit = 99.2286 minThrNLimit = 122.748 -> result = 99.2432 -> 99
[13:36:59.267] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.615 minThrLimit = 103.593 minThrNLimit = 136.337 -> result = 103.615 -> 103
[13:36:59.268] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.7995 minThrLimit = 91.7787 minThrNLimit = 118.173 -> result = 91.7995 -> 91
[13:36:59.268] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.6757 minThrLimit = 92.6582 minThrNLimit = 122.994 -> result = 92.6757 -> 92
[13:36:59.269] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.8563 minThrLimit = 81.8538 minThrNLimit = 106.424 -> result = 81.8563 -> 81
[13:36:59.269] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.1407 minThrLimit = 86.1321 minThrNLimit = 110.133 -> result = 86.1407 -> 86
[13:36:59.269] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.2775 minThrLimit = 88.2556 minThrNLimit = 111.374 -> result = 88.2775 -> 88
[13:36:59.270] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.844 minThrLimit = 101.814 minThrNLimit = 130.468 -> result = 101.844 -> 101
[13:36:59.270] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.5379 minThrLimit = 90.5309 minThrNLimit = 113.334 -> result = 90.5379 -> 90
[13:36:59.270] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.6233 minThrLimit = 85.6184 minThrNLimit = 106.663 -> result = 85.6233 -> 85
[13:36:59.271] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.984 minThrLimit = 90.9759 minThrNLimit = 113.958 -> result = 90.984 -> 90
[13:36:59.271] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.461 minThrLimit = 103.453 minThrNLimit = 129.931 -> result = 103.461 -> 103
[13:36:59.272] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.3043 minThrLimit = 81.3033 minThrNLimit = 104.8 -> result = 81.3043 -> 81
[13:36:59.272] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.3198 minThrLimit = 90.309 minThrNLimit = 114.192 -> result = 90.3198 -> 90
[13:36:59.273] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.2807 minThrLimit = 92.2784 minThrNLimit = 117.635 -> result = 92.2807 -> 92
[13:36:59.273] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.604 minThrLimit = 100.596 minThrNLimit = 130.228 -> result = 100.604 -> 100
[13:36:59.273] <TB3>     INFO: ROC 0 VthrComp = 99
[13:36:59.273] <TB3>     INFO: ROC 1 VthrComp = 103
[13:36:59.273] <TB3>     INFO: ROC 2 VthrComp = 91
[13:36:59.274] <TB3>     INFO: ROC 3 VthrComp = 92
[13:36:59.274] <TB3>     INFO: ROC 4 VthrComp = 81
[13:36:59.274] <TB3>     INFO: ROC 5 VthrComp = 86
[13:36:59.274] <TB3>     INFO: ROC 6 VthrComp = 88
[13:36:59.274] <TB3>     INFO: ROC 7 VthrComp = 101
[13:36:59.274] <TB3>     INFO: ROC 8 VthrComp = 90
[13:36:59.274] <TB3>     INFO: ROC 9 VthrComp = 85
[13:36:59.274] <TB3>     INFO: ROC 10 VthrComp = 90
[13:36:59.274] <TB3>     INFO: ROC 11 VthrComp = 103
[13:36:59.275] <TB3>     INFO: ROC 12 VthrComp = 81
[13:36:59.275] <TB3>     INFO: ROC 13 VthrComp = 90
[13:36:59.275] <TB3>     INFO: ROC 14 VthrComp = 92
[13:36:59.275] <TB3>     INFO: ROC 15 VthrComp = 100
[13:36:59.275] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:36:59.275] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:36:59.288] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:36:59.288] <TB3>     INFO:     run 1 of 1
[13:36:59.288] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:36:59.631] <TB3>     INFO: Expecting 5025280 events.
[13:37:35.775] <TB3>     INFO: 886616 events read in total (35429ms).
[13:38:11.273] <TB3>     INFO: 1770944 events read in total (70927ms).
[13:38:46.716] <TB3>     INFO: 2653328 events read in total (106370ms).
[13:39:19.952] <TB3>     INFO: 3526664 events read in total (139606ms).
[13:39:55.371] <TB3>     INFO: 4395088 events read in total (175025ms).
[13:40:21.124] <TB3>     INFO: 5025280 events read in total (200778ms).
[13:40:21.191] <TB3>     INFO: Test took 201903ms.
[13:40:21.355] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:40:21.718] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:40:23.289] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:40:24.842] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:40:26.393] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:40:27.936] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:40:29.489] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:40:31.051] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:40:32.629] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:40:34.210] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:40:35.780] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:40:37.343] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:40:38.913] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:40:40.476] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:40:42.030] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:40:43.598] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:40:45.160] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:40:46.728] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 265060352
[13:40:46.731] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 54.4998 for pixel 0/68 mean/min/max = 43.4258/30.6942/56.1574
[13:40:46.731] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 55.7011 for pixel 33/79 mean/min/max = 44.378/32.8961/55.8598
[13:40:46.731] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 56.1565 for pixel 0/8 mean/min/max = 45.187/34.1/56.274
[13:40:46.732] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 55.9581 for pixel 8/19 mean/min/max = 44.9108/33.713/56.1085
[13:40:46.732] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 54.0369 for pixel 10/1 mean/min/max = 43.7786/33.4172/54.1399
[13:40:46.732] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 54.9536 for pixel 0/8 mean/min/max = 43.7238/31.9875/55.4601
[13:40:46.733] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 58.4799 for pixel 5/25 mean/min/max = 46.2494/33.8608/58.638
[13:40:46.733] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 59.2478 for pixel 0/4 mean/min/max = 46.0956/32.8893/59.302
[13:40:46.733] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 57.4332 for pixel 6/9 mean/min/max = 45.5497/33.6339/57.4655
[13:40:46.734] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 55.6501 for pixel 48/1 mean/min/max = 44.4484/33.1137/55.7831
[13:40:46.734] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 59.4646 for pixel 11/3 mean/min/max = 46.6842/33.8939/59.4745
[13:40:46.734] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 58.418 for pixel 51/6 mean/min/max = 45.6247/32.734/58.5155
[13:40:46.735] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 56.0321 for pixel 0/6 mean/min/max = 44.5995/32.6368/56.5621
[13:40:46.735] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 58.6239 for pixel 11/14 mean/min/max = 46.0589/33.4517/58.6661
[13:40:46.736] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 57.7068 for pixel 51/47 mean/min/max = 45.4446/33.0997/57.7896
[13:40:46.736] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 58.192 for pixel 20/26 mean/min/max = 45.3181/32.3247/58.3116
[13:40:46.736] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:40:46.868] <TB3>     INFO: Expecting 411648 events.
[13:40:54.530] <TB3>     INFO: 411648 events read in total (6947ms).
[13:40:54.536] <TB3>     INFO: Expecting 411648 events.
[13:41:02.213] <TB3>     INFO: 411648 events read in total (7015ms).
[13:41:02.222] <TB3>     INFO: Expecting 411648 events.
[13:41:09.893] <TB3>     INFO: 411648 events read in total (7018ms).
[13:41:09.905] <TB3>     INFO: Expecting 411648 events.
[13:41:17.603] <TB3>     INFO: 411648 events read in total (7047ms).
[13:41:17.618] <TB3>     INFO: Expecting 411648 events.
[13:41:25.253] <TB3>     INFO: 411648 events read in total (6988ms).
[13:41:25.270] <TB3>     INFO: Expecting 411648 events.
[13:41:32.926] <TB3>     INFO: 411648 events read in total (7006ms).
[13:41:32.947] <TB3>     INFO: Expecting 411648 events.
[13:41:40.662] <TB3>     INFO: 411648 events read in total (7064ms).
[13:41:40.684] <TB3>     INFO: Expecting 411648 events.
[13:41:48.336] <TB3>     INFO: 411648 events read in total (7008ms).
[13:41:48.361] <TB3>     INFO: Expecting 411648 events.
[13:41:56.024] <TB3>     INFO: 411648 events read in total (7020ms).
[13:41:56.050] <TB3>     INFO: Expecting 411648 events.
[13:42:03.750] <TB3>     INFO: 411648 events read in total (7060ms).
[13:42:03.781] <TB3>     INFO: Expecting 411648 events.
[13:42:11.500] <TB3>     INFO: 411648 events read in total (7081ms).
[13:42:11.532] <TB3>     INFO: Expecting 411648 events.
[13:42:19.209] <TB3>     INFO: 411648 events read in total (7046ms).
[13:42:19.243] <TB3>     INFO: Expecting 411648 events.
[13:42:26.855] <TB3>     INFO: 411648 events read in total (6982ms).
[13:42:26.892] <TB3>     INFO: Expecting 411648 events.
[13:42:34.583] <TB3>     INFO: 411648 events read in total (7059ms).
[13:42:34.625] <TB3>     INFO: Expecting 411648 events.
[13:42:42.316] <TB3>     INFO: 411648 events read in total (7069ms).
[13:42:42.359] <TB3>     INFO: Expecting 411648 events.
[13:42:50.065] <TB3>     INFO: 411648 events read in total (7081ms).
[13:42:50.112] <TB3>     INFO: Test took 123376ms.
[13:42:50.609] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2717 < 35 for itrim = 98; old thr = 34.6086 ... break
[13:42:50.652] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0228 < 35 for itrim = 104; old thr = 34.7142 ... break
[13:42:50.696] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0036 < 35 for itrim = 108; old thr = 34.1207 ... break
[13:42:50.746] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0749 < 35 for itrim = 117; old thr = 34.3567 ... break
[13:42:50.790] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7453 < 35 for itrim+1 = 100; old thr = 34.3797 ... break
[13:42:50.826] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.7221 < 35 for itrim = 90; old thr = 34.2233 ... break
[13:42:50.866] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3354 < 35 for itrim = 108; old thr = 33.6964 ... break
[13:42:50.903] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4766 < 35 for itrim = 115; old thr = 33.7804 ... break
[13:42:50.943] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0208 < 35 for itrim = 112; old thr = 34.3152 ... break
[13:42:50.985] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1822 < 35 for itrim = 99; old thr = 34.7285 ... break
[13:42:51.024] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1497 < 35 for itrim = 109; old thr = 34.2651 ... break
[13:42:51.063] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.7235 < 35 for itrim+1 = 112; old thr = 34.9335 ... break
[13:42:51.099] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1776 < 35 for itrim+1 = 95; old thr = 34.8396 ... break
[13:42:51.140] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2354 < 35 for itrim+1 = 117; old thr = 34.9793 ... break
[13:42:51.182] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4216 < 35 for itrim+1 = 102; old thr = 34.7634 ... break
[13:42:51.230] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1645 < 35 for itrim = 116; old thr = 34.5049 ... break
[13:42:51.306] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:42:51.316] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:42:51.316] <TB3>     INFO:     run 1 of 1
[13:42:51.316] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:42:51.659] <TB3>     INFO: Expecting 5025280 events.
[13:43:27.599] <TB3>     INFO: 873552 events read in total (35225ms).
[13:44:02.917] <TB3>     INFO: 1745736 events read in total (70543ms).
[13:44:38.254] <TB3>     INFO: 2615336 events read in total (105880ms).
[13:45:11.442] <TB3>     INFO: 3474656 events read in total (139068ms).
[13:45:46.555] <TB3>     INFO: 4329328 events read in total (174182ms).
[13:46:15.244] <TB3>     INFO: 5025280 events read in total (202870ms).
[13:46:15.319] <TB3>     INFO: Test took 204003ms.
[13:46:15.504] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:46:15.867] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:46:17.400] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:46:18.921] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:46:20.430] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:46:21.934] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:46:23.457] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:46:24.962] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:46:26.519] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:46:28.063] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:46:29.586] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:46:31.125] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:46:32.664] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:46:34.186] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:46:35.694] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:46:37.207] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:46:38.710] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:46:40.208] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 260997120
[13:46:40.210] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 11.103708 .. 96.792608
[13:46:40.285] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 106 (-1/-1) hits flags = 528 (plus default)
[13:46:40.295] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:46:40.295] <TB3>     INFO:     run 1 of 1
[13:46:40.295] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:46:40.639] <TB3>     INFO: Expecting 3527680 events.
[13:47:17.982] <TB3>     INFO: 940968 events read in total (36628ms).
[13:47:53.460] <TB3>     INFO: 1883704 events read in total (72106ms).
[13:48:30.204] <TB3>     INFO: 2820096 events read in total (108850ms).
[13:48:58.212] <TB3>     INFO: 3527680 events read in total (136858ms).
[13:48:58.270] <TB3>     INFO: Test took 137975ms.
[13:48:58.390] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:48:58.619] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:48:59.973] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:49:01.330] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:49:02.679] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:49:04.025] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:49:05.376] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:49:06.723] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:49:08.066] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:49:09.407] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:49:10.748] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:49:12.096] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:49:13.442] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:49:14.783] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:49:16.123] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:49:17.460] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:49:18.798] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:49:20.137] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 270249984
[13:49:20.219] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 20.432354 .. 78.662792
[13:49:20.295] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 10 .. 88 (-1/-1) hits flags = 528 (plus default)
[13:49:20.305] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:49:20.305] <TB3>     INFO:     run 1 of 1
[13:49:20.305] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:49:20.647] <TB3>     INFO: Expecting 2629120 events.
[13:49:57.717] <TB3>     INFO: 936320 events read in total (36355ms).
[13:50:32.762] <TB3>     INFO: 1872616 events read in total (71400ms).
[13:51:02.386] <TB3>     INFO: 2629120 events read in total (101024ms).
[13:51:02.429] <TB3>     INFO: Test took 102125ms.
[13:51:02.520] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:02.701] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:51:03.924] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:51:05.153] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:51:06.397] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:51:07.641] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:51:08.884] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:51:10.138] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:51:11.366] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:51:12.589] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:51:13.811] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:51:15.039] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:51:16.265] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:51:17.489] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:51:18.710] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:51:19.928] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:51:21.153] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:51:22.383] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 422047744
[13:51:22.468] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 23.855246 .. 70.294419
[13:51:22.543] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 13 .. 80 (-1/-1) hits flags = 528 (plus default)
[13:51:22.553] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:51:22.553] <TB3>     INFO:     run 1 of 1
[13:51:22.553] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:51:22.897] <TB3>     INFO: Expecting 2263040 events.
[13:52:00.279] <TB3>     INFO: 941992 events read in total (36659ms).
[13:52:35.542] <TB3>     INFO: 1883504 events read in total (71922ms).
[13:52:50.579] <TB3>     INFO: 2263040 events read in total (86960ms).
[13:52:50.621] <TB3>     INFO: Test took 88069ms.
[13:52:50.698] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:50.853] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:52:52.022] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:52:53.194] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:52:54.362] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:52:55.530] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:52:56.697] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:52:57.868] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:52:59.036] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:53:00.208] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:53:01.378] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:53:02.543] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:53:03.715] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:53:04.888] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:53:06.062] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:53:07.226] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:53:08.395] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:53:09.565] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 396738560
[13:53:09.647] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 26.762772 .. 70.294419
[13:53:09.721] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 16 .. 80 (-1/-1) hits flags = 528 (plus default)
[13:53:09.731] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:53:09.731] <TB3>     INFO:     run 1 of 1
[13:53:09.732] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:53:10.074] <TB3>     INFO: Expecting 2163200 events.
[13:53:47.110] <TB3>     INFO: 923560 events read in total (36313ms).
[13:54:22.051] <TB3>     INFO: 1845736 events read in total (71254ms).
[13:54:34.830] <TB3>     INFO: 2163200 events read in total (84034ms).
[13:54:34.867] <TB3>     INFO: Test took 85136ms.
[13:54:34.943] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:35.093] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:54:36.276] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:54:37.459] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:54:38.624] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:54:39.788] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:54:40.955] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:54:42.125] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:54:43.290] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:54:44.455] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:54:45.619] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:54:46.783] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:54:47.951] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:54:49.115] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:54:50.284] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:54:51.458] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:54:52.626] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:54:53.796] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 440897536
[13:54:53.881] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[13:54:53.881] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:54:53.892] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:54:53.892] <TB3>     INFO:     run 1 of 1
[13:54:53.892] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:54:54.234] <TB3>     INFO: Expecting 1364480 events.
[13:55:33.397] <TB3>     INFO: 1077424 events read in total (38443ms).
[13:55:44.300] <TB3>     INFO: 1364480 events read in total (49346ms).
[13:55:44.314] <TB3>     INFO: Test took 50422ms.
[13:55:44.348] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:44.422] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:55:45.401] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:55:46.386] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:55:47.365] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:55:48.343] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:55:49.323] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:55:50.291] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:55:51.249] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:55:52.216] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:55:53.182] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:55:54.146] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:55:55.114] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:55:56.083] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:55:57.052] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:55:58.015] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:55:58.981] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:55:59.949] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 357732352
[13:55:59.982] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C0.dat
[13:55:59.982] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C1.dat
[13:55:59.982] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C2.dat
[13:55:59.982] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C3.dat
[13:55:59.982] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C4.dat
[13:55:59.982] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C5.dat
[13:55:59.982] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C6.dat
[13:55:59.982] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C7.dat
[13:55:59.983] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C8.dat
[13:55:59.983] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C9.dat
[13:55:59.983] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C10.dat
[13:55:59.983] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C11.dat
[13:55:59.983] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C12.dat
[13:55:59.983] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C13.dat
[13:55:59.983] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C14.dat
[13:55:59.983] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C15.dat
[13:55:59.983] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//trimParameters35_C0.dat
[13:55:59.991] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//trimParameters35_C1.dat
[13:55:59.998] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//trimParameters35_C2.dat
[13:56:00.005] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//trimParameters35_C3.dat
[13:56:00.011] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//trimParameters35_C4.dat
[13:56:00.018] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//trimParameters35_C5.dat
[13:56:00.025] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//trimParameters35_C6.dat
[13:56:00.032] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//trimParameters35_C7.dat
[13:56:00.038] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//trimParameters35_C8.dat
[13:56:00.045] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//trimParameters35_C9.dat
[13:56:00.052] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//trimParameters35_C10.dat
[13:56:00.059] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//trimParameters35_C11.dat
[13:56:00.066] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//trimParameters35_C12.dat
[13:56:00.073] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//trimParameters35_C13.dat
[13:56:00.080] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//trimParameters35_C14.dat
[13:56:00.086] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//trimParameters35_C15.dat
[13:56:00.093] <TB3>     INFO: PixTestTrim::trimTest() done
[13:56:00.093] <TB3>     INFO: vtrim:      98 104 108 117 100  90 108 115 112  99 109 112  95 117 102 116 
[13:56:00.093] <TB3>     INFO: vthrcomp:   99 103  91  92  81  86  88 101  90  85  90 103  81  90  92 100 
[13:56:00.093] <TB3>     INFO: vcal mean:  34.95  35.01  35.08  35.02  35.07  35.07  35.13  34.98  35.03  35.05  35.03  34.96  35.07  35.02  35.06  34.98 
[13:56:00.093] <TB3>     INFO: vcal RMS:    1.76   0.81   0.75   0.78   0.77   0.81   0.83   0.83   0.84   0.78   0.84   0.81   0.79   0.83   0.83   1.46 
[13:56:00.093] <TB3>     INFO: bits mean:  10.08   9.43   8.96   9.54  10.18   9.94   9.14   9.14   9.68   9.43   8.95   9.23   9.14   9.26   9.22   9.69 
[13:56:00.093] <TB3>     INFO: bits RMS:    2.64   2.78   2.69   2.50   2.29   2.65   2.62   2.78   2.44   2.73   2.65   2.76   2.89   2.61   2.73   2.65 
[13:56:00.103] <TB3>     INFO:    ----------------------------------------------------------------------
[13:56:00.103] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[13:56:00.103] <TB3>     INFO:    ----------------------------------------------------------------------
[13:56:00.106] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[13:56:00.106] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[13:56:00.116] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:56:00.116] <TB3>     INFO:     run 1 of 1
[13:56:00.116] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:56:00.459] <TB3>     INFO: Expecting 4160000 events.
[13:56:47.131] <TB3>     INFO: 1120330 events read in total (45957ms).
[13:57:32.892] <TB3>     INFO: 2229470 events read in total (91718ms).
[13:58:18.325] <TB3>     INFO: 3324545 events read in total (137151ms).
[13:58:51.362] <TB3>     INFO: 4160000 events read in total (170188ms).
[13:58:51.426] <TB3>     INFO: Test took 171310ms.
[13:58:51.563] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:58:51.846] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:58:53.699] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:58:55.569] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:58:57.445] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:58:59.303] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:59:01.199] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:59:03.110] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:59:05.007] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:59:06.887] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:59:08.736] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:59:10.612] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:59:12.476] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:59:14.363] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:59:16.261] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:59:18.114] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:59:19.962] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:59:21.815] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 340172800
[13:59:21.816] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[13:59:21.890] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[13:59:21.890] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 185 (-1/-1) hits flags = 528 (plus default)
[13:59:21.900] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:59:21.900] <TB3>     INFO:     run 1 of 1
[13:59:21.901] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:59:22.244] <TB3>     INFO: Expecting 3868800 events.
[14:00:09.034] <TB3>     INFO: 1118460 events read in total (46076ms).
[14:00:54.776] <TB3>     INFO: 2221500 events read in total (91819ms).
[14:01:38.662] <TB3>     INFO: 3311210 events read in total (135704ms).
[14:02:01.725] <TB3>     INFO: 3868800 events read in total (158767ms).
[14:02:01.783] <TB3>     INFO: Test took 159882ms.
[14:02:01.905] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:02.167] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:02:03.977] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:02:05.769] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:02:07.593] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:02:09.404] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:02:11.244] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:02:13.080] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:02:14.939] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:02:16.730] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:02:18.556] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:02:20.397] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:02:22.235] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:02:24.019] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:02:25.843] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:02:27.668] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:02:29.486] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:02:31.261] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 329543680
[14:02:31.262] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:02:31.336] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:02:31.337] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 174 (-1/-1) hits flags = 528 (plus default)
[14:02:31.347] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:02:31.347] <TB3>     INFO:     run 1 of 1
[14:02:31.347] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:02:31.691] <TB3>     INFO: Expecting 3640000 events.
[14:03:19.330] <TB3>     INFO: 1149995 events read in total (46924ms).
[14:04:05.453] <TB3>     INFO: 2282760 events read in total (93047ms).
[14:04:50.994] <TB3>     INFO: 3403935 events read in total (138588ms).
[14:05:00.935] <TB3>     INFO: 3640000 events read in total (148529ms).
[14:05:00.976] <TB3>     INFO: Test took 149629ms.
[14:05:01.085] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:01.308] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:05:03.054] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:05:04.772] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:05:06.535] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:05:08.292] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:05:10.083] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:05:11.851] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:05:13.653] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:05:15.424] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:05:17.182] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:05:18.959] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:05:20.718] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:05:22.437] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:05:24.206] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:05:25.966] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:05:27.726] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:05:29.451] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 385716224
[14:05:29.452] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:05:29.526] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:05:29.526] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 174 (-1/-1) hits flags = 528 (plus default)
[14:05:29.537] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:05:29.537] <TB3>     INFO:     run 1 of 1
[14:05:29.537] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:05:29.882] <TB3>     INFO: Expecting 3640000 events.
[14:06:17.019] <TB3>     INFO: 1149820 events read in total (46422ms).
[14:07:01.480] <TB3>     INFO: 2283415 events read in total (90883ms).
[14:07:47.536] <TB3>     INFO: 3403175 events read in total (136939ms).
[14:07:57.479] <TB3>     INFO: 3640000 events read in total (146882ms).
[14:07:57.521] <TB3>     INFO: Test took 147984ms.
[14:07:57.630] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:57.847] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:07:59.597] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:08:01.319] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:08:03.075] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:08:04.821] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:08:06.611] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:08:08.375] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:08:10.152] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:08:11.869] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:08:13.626] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:08:15.401] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:08:17.164] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:08:18.871] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:08:20.664] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:08:22.448] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:08:24.236] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:08:25.988] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 399949824
[14:08:25.988] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:08:26.063] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:08:26.063] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 174 (-1/-1) hits flags = 528 (plus default)
[14:08:26.073] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:08:26.073] <TB3>     INFO:     run 1 of 1
[14:08:26.073] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:08:26.416] <TB3>     INFO: Expecting 3640000 events.
[14:09:13.864] <TB3>     INFO: 1150650 events read in total (46733ms).
[14:09:58.252] <TB3>     INFO: 2282795 events read in total (91121ms).
[14:10:44.254] <TB3>     INFO: 3401895 events read in total (137123ms).
[14:10:54.148] <TB3>     INFO: 3640000 events read in total (147017ms).
[14:10:54.195] <TB3>     INFO: Test took 148122ms.
[14:10:54.302] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:54.520] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:10:56.294] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:10:58.048] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:10:59.852] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:11:01.643] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:11:03.448] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:11:05.232] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:11:07.023] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:11:08.761] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:11:10.526] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:11:12.293] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:11:14.065] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:11:15.791] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:11:17.579] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:11:19.354] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:11:21.127] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:11:22.856] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 392089600
[14:11:22.857] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 7.73864, thr difference RMS: 1.63547
[14:11:22.857] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 7.59262, thr difference RMS: 1.78559
[14:11:22.858] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.16704, thr difference RMS: 1.33535
[14:11:22.858] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 7.92178, thr difference RMS: 1.37298
[14:11:22.858] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.53454, thr difference RMS: 1.20203
[14:11:22.858] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.264, thr difference RMS: 1.49396
[14:11:22.858] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.12782, thr difference RMS: 1.64883
[14:11:22.858] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.27107, thr difference RMS: 1.61631
[14:11:22.859] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.31417, thr difference RMS: 1.63032
[14:11:22.859] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.51252, thr difference RMS: 1.32424
[14:11:22.859] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.5105, thr difference RMS: 1.68732
[14:11:22.859] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.05726, thr difference RMS: 1.59395
[14:11:22.859] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.18084, thr difference RMS: 1.205
[14:11:22.860] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.13558, thr difference RMS: 1.61918
[14:11:22.860] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.44363, thr difference RMS: 1.59769
[14:11:22.860] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.339, thr difference RMS: 1.68597
[14:11:22.860] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 7.76108, thr difference RMS: 1.61976
[14:11:22.860] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 7.62578, thr difference RMS: 1.79794
[14:11:22.861] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.23374, thr difference RMS: 1.32654
[14:11:22.861] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 7.9456, thr difference RMS: 1.34866
[14:11:22.861] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.62198, thr difference RMS: 1.18948
[14:11:22.861] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.32974, thr difference RMS: 1.49281
[14:11:22.861] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.20242, thr difference RMS: 1.55826
[14:11:22.862] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.28131, thr difference RMS: 1.64155
[14:11:22.862] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.31178, thr difference RMS: 1.57772
[14:11:22.862] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.42972, thr difference RMS: 1.3038
[14:11:22.862] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.50514, thr difference RMS: 1.63854
[14:11:22.862] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.04329, thr difference RMS: 1.63128
[14:11:22.863] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.12519, thr difference RMS: 1.20567
[14:11:22.863] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 7.98569, thr difference RMS: 1.56336
[14:11:22.863] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.49913, thr difference RMS: 1.54939
[14:11:22.863] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.43395, thr difference RMS: 1.74745
[14:11:22.863] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 7.81703, thr difference RMS: 1.60737
[14:11:22.864] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 7.73429, thr difference RMS: 1.80591
[14:11:22.864] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.29472, thr difference RMS: 1.30226
[14:11:22.864] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.0057, thr difference RMS: 1.33166
[14:11:22.864] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.66114, thr difference RMS: 1.16941
[14:11:22.864] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.39121, thr difference RMS: 1.44871
[14:11:22.865] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.19443, thr difference RMS: 1.59607
[14:11:22.865] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.35872, thr difference RMS: 1.63896
[14:11:22.865] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.47965, thr difference RMS: 1.58215
[14:11:22.865] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.45361, thr difference RMS: 1.29098
[14:11:22.865] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.68987, thr difference RMS: 1.63467
[14:11:22.866] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.06141, thr difference RMS: 1.6124
[14:11:22.866] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.19698, thr difference RMS: 1.18373
[14:11:22.866] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 7.87072, thr difference RMS: 1.57462
[14:11:22.866] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.60727, thr difference RMS: 1.56466
[14:11:22.866] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.57153, thr difference RMS: 1.71032
[14:11:22.867] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 7.77769, thr difference RMS: 1.63054
[14:11:22.867] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 7.83353, thr difference RMS: 1.75875
[14:11:22.867] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.4539, thr difference RMS: 1.32104
[14:11:22.867] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.01256, thr difference RMS: 1.34416
[14:11:22.867] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.6777, thr difference RMS: 1.18605
[14:11:22.868] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.4813, thr difference RMS: 1.44847
[14:11:22.868] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.26386, thr difference RMS: 1.60147
[14:11:22.868] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.42102, thr difference RMS: 1.61296
[14:11:22.868] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.60981, thr difference RMS: 1.62002
[14:11:22.869] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.41111, thr difference RMS: 1.3057
[14:11:22.869] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.75033, thr difference RMS: 1.68389
[14:11:22.869] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.00064, thr difference RMS: 1.59851
[14:11:22.869] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.2638, thr difference RMS: 1.16192
[14:11:22.869] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 7.81452, thr difference RMS: 1.606
[14:11:22.870] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.59725, thr difference RMS: 1.57231
[14:11:22.870] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.70877, thr difference RMS: 1.66579
[14:11:22.973] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[14:11:22.975] <TB3>     INFO: PixTestTrim::doTest() done, duration: 2246 seconds
[14:11:22.975] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:11:23.681] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:11:23.681] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:11:23.685] <TB3>     INFO: ######################################################################
[14:11:23.685] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[14:11:23.685] <TB3>     INFO: ######################################################################
[14:11:23.686] <TB3>     INFO:    ----------------------------------------------------------------------
[14:11:23.686] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:11:23.686] <TB3>     INFO:    ----------------------------------------------------------------------
[14:11:23.686] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:11:23.696] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:11:23.697] <TB3>     INFO:     run 1 of 1
[14:11:23.697] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:11:24.040] <TB3>     INFO: Expecting 59072000 events.
[14:11:53.229] <TB3>     INFO: 1073000 events read in total (28474ms).
[14:12:21.815] <TB3>     INFO: 2141400 events read in total (57060ms).
[14:12:50.207] <TB3>     INFO: 3210600 events read in total (85452ms).
[14:13:18.574] <TB3>     INFO: 4283000 events read in total (113819ms).
[14:13:46.902] <TB3>     INFO: 5352000 events read in total (142147ms).
[14:14:15.325] <TB3>     INFO: 6423800 events read in total (170570ms).
[14:14:43.718] <TB3>     INFO: 7493000 events read in total (198963ms).
[14:15:12.104] <TB3>     INFO: 8562000 events read in total (227349ms).
[14:15:40.505] <TB3>     INFO: 9635200 events read in total (255750ms).
[14:16:08.898] <TB3>     INFO: 10704600 events read in total (284143ms).
[14:16:37.303] <TB3>     INFO: 11774600 events read in total (312548ms).
[14:17:05.714] <TB3>     INFO: 12845400 events read in total (340959ms).
[14:17:34.073] <TB3>     INFO: 13914200 events read in total (369318ms).
[14:18:02.469] <TB3>     INFO: 14986800 events read in total (397714ms).
[14:18:30.829] <TB3>     INFO: 16056800 events read in total (426074ms).
[14:18:59.220] <TB3>     INFO: 17125000 events read in total (454465ms).
[14:19:27.660] <TB3>     INFO: 18196600 events read in total (482905ms).
[14:19:56.100] <TB3>     INFO: 19265200 events read in total (511345ms).
[14:20:24.493] <TB3>     INFO: 20334400 events read in total (539738ms).
[14:20:52.823] <TB3>     INFO: 21407600 events read in total (568068ms).
[14:21:21.102] <TB3>     INFO: 22475800 events read in total (596347ms).
[14:21:49.496] <TB3>     INFO: 23543800 events read in total (624741ms).
[14:22:17.915] <TB3>     INFO: 24616200 events read in total (653160ms).
[14:22:46.232] <TB3>     INFO: 25685600 events read in total (681477ms).
[14:23:14.602] <TB3>     INFO: 26756000 events read in total (709847ms).
[14:23:43.019] <TB3>     INFO: 27826400 events read in total (738264ms).
[14:24:11.360] <TB3>     INFO: 28895000 events read in total (766605ms).
[14:24:39.670] <TB3>     INFO: 29965600 events read in total (794915ms).
[14:25:08.049] <TB3>     INFO: 31037000 events read in total (823294ms).
[14:25:36.351] <TB3>     INFO: 32105200 events read in total (851596ms).
[14:26:04.721] <TB3>     INFO: 33175800 events read in total (879966ms).
[14:26:33.146] <TB3>     INFO: 34245400 events read in total (908391ms).
[14:27:01.580] <TB3>     INFO: 35313800 events read in total (936825ms).
[14:27:29.971] <TB3>     INFO: 36384800 events read in total (965216ms).
[14:27:58.232] <TB3>     INFO: 37454200 events read in total (993477ms).
[14:28:26.616] <TB3>     INFO: 38521800 events read in total (1021861ms).
[14:28:55.012] <TB3>     INFO: 39590000 events read in total (1050257ms).
[14:29:23.464] <TB3>     INFO: 40662600 events read in total (1078709ms).
[14:29:51.781] <TB3>     INFO: 41731200 events read in total (1107026ms).
[14:30:20.194] <TB3>     INFO: 42798600 events read in total (1135439ms).
[14:30:48.627] <TB3>     INFO: 43870200 events read in total (1163872ms).
[14:31:16.947] <TB3>     INFO: 44938800 events read in total (1192192ms).
[14:31:45.301] <TB3>     INFO: 46007400 events read in total (1220546ms).
[14:32:13.666] <TB3>     INFO: 47078600 events read in total (1248911ms).
[14:32:42.014] <TB3>     INFO: 48146600 events read in total (1277259ms).
[14:33:10.393] <TB3>     INFO: 49214400 events read in total (1305638ms).
[14:33:38.764] <TB3>     INFO: 50282800 events read in total (1334009ms).
[14:34:07.148] <TB3>     INFO: 51355200 events read in total (1362393ms).
[14:34:35.461] <TB3>     INFO: 52422600 events read in total (1390706ms).
[14:35:03.819] <TB3>     INFO: 53489800 events read in total (1419064ms).
[14:35:32.264] <TB3>     INFO: 54557000 events read in total (1447509ms).
[14:36:00.655] <TB3>     INFO: 55628800 events read in total (1475900ms).
[14:36:27.319] <TB3>     INFO: 56696800 events read in total (1502564ms).
[14:36:55.940] <TB3>     INFO: 57764200 events read in total (1531185ms).
[14:37:24.609] <TB3>     INFO: 58832800 events read in total (1559854ms).
[14:37:31.312] <TB3>     INFO: 59072000 events read in total (1566557ms).
[14:37:31.332] <TB3>     INFO: Test took 1567635ms.
[14:37:31.389] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:37:31.516] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:37:31.516] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:37:32.695] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:37:32.695] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:37:33.877] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:37:33.877] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:37:35.052] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:37:35.052] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:37:36.246] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:37:36.246] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:37:37.441] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:37:37.441] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:37:38.570] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:37:38.570] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:37:39.739] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:37:39.739] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:37:40.907] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:37:40.907] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:37:42.058] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:37:42.058] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:37:43.236] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:37:43.236] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:37:44.392] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:37:44.392] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:37:45.541] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:37:45.541] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:37:46.709] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:37:46.710] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:37:47.860] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:37:47.860] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:37:48.001] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:37:48.001] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:37:50.166] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 499539968
[14:37:50.195] <TB3>     INFO: PixTestScurves::scurves() done 
[14:37:50.196] <TB3>     INFO: Vcal mean:  35.05  35.07  35.08  35.05  35.08  35.10  35.10  35.09  35.09  35.10  35.10  35.04  35.08  35.07  35.10  35.01 
[14:37:50.196] <TB3>     INFO: Vcal RMS:    1.69   0.68   0.61   0.66   0.65   0.66   0.70   0.70   0.69   0.65   0.70   0.68   0.65   0.69   0.67   1.40 
[14:37:50.196] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:37:50.271] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:37:50.271] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:37:50.271] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:37:50.271] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:37:50.271] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:37:50.271] <TB3>     INFO: ######################################################################
[14:37:50.271] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:37:50.271] <TB3>     INFO: ######################################################################
[14:37:50.276] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:37:50.618] <TB3>     INFO: Expecting 41600 events.
[14:37:54.735] <TB3>     INFO: 41600 events read in total (3393ms).
[14:37:54.736] <TB3>     INFO: Test took 4460ms.
[14:37:54.744] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:37:54.744] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66548
[14:37:54.744] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:37:54.748] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 2, 79] has eff 0/10
[14:37:54.748] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 2, 79]
[14:37:54.748] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 4, 79] has eff 0/10
[14:37:54.748] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 4, 79]
[14:37:54.748] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 6, 79] has eff 0/10
[14:37:54.748] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 6, 79]
[14:37:54.748] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 9, 79] has eff 0/10
[14:37:54.748] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 9, 79]
[14:37:54.748] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 12, 79] has eff 0/10
[14:37:54.749] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 12, 79]
[14:37:54.749] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 13, 79] has eff 0/10
[14:37:54.749] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 13, 79]
[14:37:54.749] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 15, 79] has eff 0/10
[14:37:54.749] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 15, 79]
[14:37:54.751] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 27, 13] has eff 0/10
[14:37:54.751] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 27, 13]
[14:37:54.751] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 29, 20] has eff 0/10
[14:37:54.751] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 29, 20]
[14:37:54.751] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 28, 24] has eff 0/10
[14:37:54.751] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 28, 24]
[14:37:54.751] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 30, 53] has eff 0/10
[14:37:54.751] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 30, 53]
[14:37:54.751] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 30, 54] has eff 0/10
[14:37:54.751] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 30, 54]
[14:37:54.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 12
[14:37:54.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:37:54.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:37:54.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:37:55.091] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:37:55.436] <TB3>     INFO: Expecting 41600 events.
[14:37:59.593] <TB3>     INFO: 41600 events read in total (3442ms).
[14:37:59.594] <TB3>     INFO: Test took 4503ms.
[14:37:59.601] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:37:59.601] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66550
[14:37:59.601] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:37:59.606] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.332
[14:37:59.606] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 175
[14:37:59.606] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.243
[14:37:59.606] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 181
[14:37:59.606] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.707
[14:37:59.606] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 177
[14:37:59.607] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.699
[14:37:59.607] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [5 ,5] phvalue 178
[14:37:59.607] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 193.899
[14:37:59.607] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 194
[14:37:59.607] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.938
[14:37:59.607] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,11] phvalue 178
[14:37:59.607] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.213
[14:37:59.607] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 181
[14:37:59.607] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.532
[14:37:59.607] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 176
[14:37:59.607] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.098
[14:37:59.607] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 169
[14:37:59.607] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.681
[14:37:59.608] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[14:37:59.608] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.835
[14:37:59.608] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[14:37:59.608] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.93
[14:37:59.608] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,10] phvalue 176
[14:37:59.608] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 199.244
[14:37:59.608] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,8] phvalue 200
[14:37:59.608] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.4
[14:37:59.608] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 184
[14:37:59.608] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.172
[14:37:59.608] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,52] phvalue 172
[14:37:59.608] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.273
[14:37:59.608] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 183
[14:37:59.609] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:37:59.609] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:37:59.609] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:37:59.693] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:38:00.035] <TB3>     INFO: Expecting 41600 events.
[14:38:04.161] <TB3>     INFO: 41600 events read in total (3411ms).
[14:38:04.162] <TB3>     INFO: Test took 4469ms.
[14:38:04.169] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:38:04.170] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66547
[14:38:04.170] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:38:04.173] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:38:04.174] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 56minph_roc = 8
[14:38:04.174] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.5546
[14:38:04.174] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 66
[14:38:04.174] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.4669
[14:38:04.174] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [9 ,48] phvalue 75
[14:38:04.175] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.1424
[14:38:04.175] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 69
[14:38:04.175] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.885
[14:38:04.175] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 82
[14:38:04.175] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 92.9322
[14:38:04.175] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [13 ,24] phvalue 93
[14:38:04.175] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.2375
[14:38:04.175] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 73
[14:38:04.175] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.2841
[14:38:04.175] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,68] phvalue 79
[14:38:04.175] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.8425
[14:38:04.175] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 61
[14:38:04.176] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.9986
[14:38:04.176] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,48] phvalue 60
[14:38:04.176] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.3862
[14:38:04.176] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 80
[14:38:04.176] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.0967
[14:38:04.176] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,49] phvalue 75
[14:38:04.176] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.1283
[14:38:04.176] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 70
[14:38:04.176] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 100.252
[14:38:04.176] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 101
[14:38:04.176] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.7457
[14:38:04.176] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,31] phvalue 73
[14:38:04.177] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.8499
[14:38:04.177] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 67
[14:38:04.177] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.1048
[14:38:04.177] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 77
[14:38:04.178] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 0 0
[14:38:04.580] <TB3>     INFO: Expecting 2560 events.
[14:38:05.539] <TB3>     INFO: 2560 events read in total (245ms).
[14:38:05.539] <TB3>     INFO: Test took 1361ms.
[14:38:05.540] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:38:05.540] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 9, 48, 1 1
[14:38:06.047] <TB3>     INFO: Expecting 2560 events.
[14:38:07.005] <TB3>     INFO: 2560 events read in total (243ms).
[14:38:07.005] <TB3>     INFO: Test took 1465ms.
[14:38:07.006] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:38:07.006] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 2 2
[14:38:07.513] <TB3>     INFO: Expecting 2560 events.
[14:38:08.470] <TB3>     INFO: 2560 events read in total (242ms).
[14:38:08.471] <TB3>     INFO: Test took 1465ms.
[14:38:08.471] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:38:08.471] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 3 3
[14:38:08.978] <TB3>     INFO: Expecting 2560 events.
[14:38:09.937] <TB3>     INFO: 2560 events read in total (244ms).
[14:38:09.938] <TB3>     INFO: Test took 1467ms.
[14:38:09.938] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:38:09.938] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 13, 24, 4 4
[14:38:10.445] <TB3>     INFO: Expecting 2560 events.
[14:38:11.404] <TB3>     INFO: 2560 events read in total (244ms).
[14:38:11.404] <TB3>     INFO: Test took 1466ms.
[14:38:11.407] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:38:11.407] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 5 5
[14:38:11.911] <TB3>     INFO: Expecting 2560 events.
[14:38:12.872] <TB3>     INFO: 2560 events read in total (246ms).
[14:38:12.872] <TB3>     INFO: Test took 1465ms.
[14:38:12.872] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:38:12.872] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 68, 6 6
[14:38:13.380] <TB3>     INFO: Expecting 2560 events.
[14:38:14.338] <TB3>     INFO: 2560 events read in total (243ms).
[14:38:14.339] <TB3>     INFO: Test took 1466ms.
[14:38:14.339] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:38:14.339] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 7 7
[14:38:14.846] <TB3>     INFO: Expecting 2560 events.
[14:38:15.802] <TB3>     INFO: 2560 events read in total (241ms).
[14:38:15.803] <TB3>     INFO: Test took 1464ms.
[14:38:15.803] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:38:15.803] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 48, 8 8
[14:38:16.311] <TB3>     INFO: Expecting 2560 events.
[14:38:17.270] <TB3>     INFO: 2560 events read in total (244ms).
[14:38:17.271] <TB3>     INFO: Test took 1468ms.
[14:38:17.271] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:38:17.271] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 9 9
[14:38:17.778] <TB3>     INFO: Expecting 2560 events.
[14:38:18.737] <TB3>     INFO: 2560 events read in total (244ms).
[14:38:18.737] <TB3>     INFO: Test took 1466ms.
[14:38:18.737] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:38:18.737] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 49, 10 10
[14:38:19.245] <TB3>     INFO: Expecting 2560 events.
[14:38:20.204] <TB3>     INFO: 2560 events read in total (244ms).
[14:38:20.204] <TB3>     INFO: Test took 1466ms.
[14:38:20.204] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:38:20.204] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 11 11
[14:38:20.712] <TB3>     INFO: Expecting 2560 events.
[14:38:21.669] <TB3>     INFO: 2560 events read in total (242ms).
[14:38:21.669] <TB3>     INFO: Test took 1465ms.
[14:38:21.670] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:38:21.670] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 12 12
[14:38:22.177] <TB3>     INFO: Expecting 2560 events.
[14:38:23.135] <TB3>     INFO: 2560 events read in total (243ms).
[14:38:23.136] <TB3>     INFO: Test took 1466ms.
[14:38:23.136] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:38:23.136] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 31, 13 13
[14:38:23.643] <TB3>     INFO: Expecting 2560 events.
[14:38:24.601] <TB3>     INFO: 2560 events read in total (243ms).
[14:38:24.602] <TB3>     INFO: Test took 1466ms.
[14:38:24.604] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:38:24.604] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 14 14
[14:38:25.109] <TB3>     INFO: Expecting 2560 events.
[14:38:26.068] <TB3>     INFO: 2560 events read in total (244ms).
[14:38:26.068] <TB3>     INFO: Test took 1464ms.
[14:38:26.068] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:38:26.069] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 15 15
[14:38:26.576] <TB3>     INFO: Expecting 2560 events.
[14:38:27.536] <TB3>     INFO: 2560 events read in total (245ms).
[14:38:27.537] <TB3>     INFO: Test took 1468ms.
[14:38:27.537] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:38:27.537] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[14:38:27.537] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[14:38:27.538] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC2
[14:38:27.538] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC3
[14:38:27.538] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[14:38:27.538] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[14:38:27.538] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[14:38:27.538] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[14:38:27.538] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC8
[14:38:27.538] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC9
[14:38:27.538] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[14:38:27.538] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[14:38:27.538] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[14:38:27.538] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[14:38:27.538] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[14:38:27.538] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[14:38:27.541] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:38:28.046] <TB3>     INFO: Expecting 655360 events.
[14:38:39.832] <TB3>     INFO: 655360 events read in total (11071ms).
[14:38:39.842] <TB3>     INFO: Expecting 655360 events.
[14:38:51.481] <TB3>     INFO: 655360 events read in total (11084ms).
[14:38:51.496] <TB3>     INFO: Expecting 655360 events.
[14:39:03.103] <TB3>     INFO: 655360 events read in total (11052ms).
[14:39:03.122] <TB3>     INFO: Expecting 655360 events.
[14:39:14.766] <TB3>     INFO: 655360 events read in total (11098ms).
[14:39:14.789] <TB3>     INFO: Expecting 655360 events.
[14:39:26.451] <TB3>     INFO: 655360 events read in total (11116ms).
[14:39:26.479] <TB3>     INFO: Expecting 655360 events.
[14:39:38.072] <TB3>     INFO: 655360 events read in total (11056ms).
[14:39:38.104] <TB3>     INFO: Expecting 655360 events.
[14:39:49.751] <TB3>     INFO: 655360 events read in total (11110ms).
[14:39:49.787] <TB3>     INFO: Expecting 655360 events.
[14:40:01.419] <TB3>     INFO: 655360 events read in total (11100ms).
[14:40:01.463] <TB3>     INFO: Expecting 655360 events.
[14:40:13.104] <TB3>     INFO: 655360 events read in total (11115ms).
[14:40:13.153] <TB3>     INFO: Expecting 655360 events.
[14:40:24.798] <TB3>     INFO: 655360 events read in total (11118ms).
[14:40:24.849] <TB3>     INFO: Expecting 655360 events.
[14:40:36.527] <TB3>     INFO: 655360 events read in total (11152ms).
[14:40:36.588] <TB3>     INFO: Expecting 655360 events.
[14:40:48.253] <TB3>     INFO: 655360 events read in total (11139ms).
[14:40:48.317] <TB3>     INFO: Expecting 655360 events.
[14:40:59.977] <TB3>     INFO: 655360 events read in total (11134ms).
[14:41:00.048] <TB3>     INFO: Expecting 655360 events.
[14:41:11.717] <TB3>     INFO: 655360 events read in total (11142ms).
[14:41:11.791] <TB3>     INFO: Expecting 655360 events.
[14:41:23.437] <TB3>     INFO: 655360 events read in total (11119ms).
[14:41:23.506] <TB3>     INFO: Expecting 655360 events.
[14:41:35.177] <TB3>     INFO: 655360 events read in total (11144ms).
[14:41:35.258] <TB3>     INFO: Test took 187717ms.
[14:41:35.351] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:35.658] <TB3>     INFO: Expecting 655360 events.
[14:41:47.430] <TB3>     INFO: 655360 events read in total (11057ms).
[14:41:47.440] <TB3>     INFO: Expecting 655360 events.
[14:41:59.095] <TB3>     INFO: 655360 events read in total (11101ms).
[14:41:59.109] <TB3>     INFO: Expecting 655360 events.
[14:42:10.760] <TB3>     INFO: 655360 events read in total (11098ms).
[14:42:10.779] <TB3>     INFO: Expecting 655360 events.
[14:42:22.410] <TB3>     INFO: 655360 events read in total (11084ms).
[14:42:22.434] <TB3>     INFO: Expecting 655360 events.
[14:42:34.064] <TB3>     INFO: 655360 events read in total (11089ms).
[14:42:34.092] <TB3>     INFO: Expecting 655360 events.
[14:42:45.718] <TB3>     INFO: 655360 events read in total (11087ms).
[14:42:45.749] <TB3>     INFO: Expecting 655360 events.
[14:42:57.391] <TB3>     INFO: 655360 events read in total (11105ms).
[14:42:57.429] <TB3>     INFO: Expecting 655360 events.
[14:43:09.065] <TB3>     INFO: 655360 events read in total (11100ms).
[14:43:09.107] <TB3>     INFO: Expecting 655360 events.
[14:43:20.778] <TB3>     INFO: 655360 events read in total (11137ms).
[14:43:20.827] <TB3>     INFO: Expecting 655360 events.
[14:43:32.560] <TB3>     INFO: 655360 events read in total (11206ms).
[14:43:32.618] <TB3>     INFO: Expecting 655360 events.
[14:43:44.358] <TB3>     INFO: 655360 events read in total (11214ms).
[14:43:44.416] <TB3>     INFO: Expecting 655360 events.
[14:43:56.152] <TB3>     INFO: 655360 events read in total (11209ms).
[14:43:56.213] <TB3>     INFO: Expecting 655360 events.
[14:44:08.005] <TB3>     INFO: 655360 events read in total (11266ms).
[14:44:08.074] <TB3>     INFO: Expecting 655360 events.
[14:44:19.822] <TB3>     INFO: 655360 events read in total (11222ms).
[14:44:19.888] <TB3>     INFO: Expecting 655360 events.
[14:44:31.617] <TB3>     INFO: 655360 events read in total (11202ms).
[14:44:31.687] <TB3>     INFO: Expecting 655360 events.
[14:44:43.388] <TB3>     INFO: 655360 events read in total (11175ms).
[14:44:43.462] <TB3>     INFO: Test took 188111ms.
[14:44:43.638] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:44:43.638] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:44:43.638] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:44:43.639] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:44:43.639] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:44:43.639] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:44:43.639] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:44:43.640] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:44:43.640] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:44:43.640] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:44:43.640] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:44:43.641] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:44:43.641] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:44:43.641] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:44:43.641] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:44:43.641] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:44:43.641] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:44:43.642] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:44:43.642] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:44:43.642] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:44:43.642] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:44:43.643] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:44:43.643] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:44:43.643] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:44:43.643] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:44:43.644] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:44:43.644] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:44:43.644] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:44:43.644] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:44:43.644] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:44:43.645] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:44:43.645] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:44:43.645] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:44:43.652] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:44:43.659] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:44:43.667] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:44:43.674] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:44:43.681] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:44:43.687] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:44:43.695] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:44:43.702] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:44:43.709] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:44:43.716] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:44:43.723] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:44:43.730] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:44:43.737] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:44:43.744] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:44:43.751] <TB3>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:44:43.758] <TB3>     INFO: safety margin for low PH: adding 6, margin is now 26
[14:44:43.765] <TB3>     INFO: safety margin for low PH: adding 7, margin is now 27
[14:44:43.772] <TB3>     INFO: safety margin for low PH: adding 8, margin is now 28
[14:44:43.779] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:44:43.786] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:44:43.793] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:44:43.800] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:44:43.807] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:44:43.814] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:44:43.845] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C0.dat
[14:44:43.845] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C1.dat
[14:44:43.845] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C2.dat
[14:44:43.845] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C3.dat
[14:44:43.845] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C4.dat
[14:44:43.845] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C5.dat
[14:44:43.845] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C6.dat
[14:44:43.845] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C7.dat
[14:44:43.846] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C8.dat
[14:44:43.846] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C9.dat
[14:44:43.846] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C10.dat
[14:44:43.846] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C11.dat
[14:44:43.846] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C12.dat
[14:44:43.846] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C13.dat
[14:44:43.846] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C14.dat
[14:44:43.846] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//dacParameters35_C15.dat
[14:44:44.192] <TB3>     INFO: Expecting 41600 events.
[14:44:48.044] <TB3>     INFO: 41600 events read in total (3137ms).
[14:44:48.044] <TB3>     INFO: Test took 4195ms.
[14:44:48.691] <TB3>     INFO: Expecting 41600 events.
[14:44:52.549] <TB3>     INFO: 41600 events read in total (3143ms).
[14:44:52.550] <TB3>     INFO: Test took 4203ms.
[14:44:53.201] <TB3>     INFO: Expecting 41600 events.
[14:44:57.056] <TB3>     INFO: 41600 events read in total (3141ms).
[14:44:57.057] <TB3>     INFO: Test took 4202ms.
[14:44:57.359] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:57.491] <TB3>     INFO: Expecting 2560 events.
[14:44:58.450] <TB3>     INFO: 2560 events read in total (245ms).
[14:44:58.450] <TB3>     INFO: Test took 1091ms.
[14:44:58.452] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:58.959] <TB3>     INFO: Expecting 2560 events.
[14:44:59.918] <TB3>     INFO: 2560 events read in total (245ms).
[14:44:59.919] <TB3>     INFO: Test took 1467ms.
[14:44:59.921] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:00.427] <TB3>     INFO: Expecting 2560 events.
[14:45:01.386] <TB3>     INFO: 2560 events read in total (244ms).
[14:45:01.387] <TB3>     INFO: Test took 1466ms.
[14:45:01.389] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:01.895] <TB3>     INFO: Expecting 2560 events.
[14:45:02.854] <TB3>     INFO: 2560 events read in total (244ms).
[14:45:02.854] <TB3>     INFO: Test took 1465ms.
[14:45:02.856] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:03.363] <TB3>     INFO: Expecting 2560 events.
[14:45:04.321] <TB3>     INFO: 2560 events read in total (243ms).
[14:45:04.321] <TB3>     INFO: Test took 1465ms.
[14:45:04.323] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:04.830] <TB3>     INFO: Expecting 2560 events.
[14:45:05.789] <TB3>     INFO: 2560 events read in total (244ms).
[14:45:05.790] <TB3>     INFO: Test took 1467ms.
[14:45:05.791] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:06.298] <TB3>     INFO: Expecting 2560 events.
[14:45:07.257] <TB3>     INFO: 2560 events read in total (244ms).
[14:45:07.258] <TB3>     INFO: Test took 1467ms.
[14:45:07.259] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:07.766] <TB3>     INFO: Expecting 2560 events.
[14:45:08.722] <TB3>     INFO: 2560 events read in total (241ms).
[14:45:08.722] <TB3>     INFO: Test took 1463ms.
[14:45:08.724] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:09.231] <TB3>     INFO: Expecting 2560 events.
[14:45:10.190] <TB3>     INFO: 2560 events read in total (244ms).
[14:45:10.190] <TB3>     INFO: Test took 1466ms.
[14:45:10.192] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:10.699] <TB3>     INFO: Expecting 2560 events.
[14:45:11.660] <TB3>     INFO: 2560 events read in total (246ms).
[14:45:11.660] <TB3>     INFO: Test took 1468ms.
[14:45:11.662] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:12.169] <TB3>     INFO: Expecting 2560 events.
[14:45:13.128] <TB3>     INFO: 2560 events read in total (244ms).
[14:45:13.128] <TB3>     INFO: Test took 1466ms.
[14:45:13.130] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:13.638] <TB3>     INFO: Expecting 2560 events.
[14:45:14.595] <TB3>     INFO: 2560 events read in total (242ms).
[14:45:14.596] <TB3>     INFO: Test took 1466ms.
[14:45:14.598] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:15.104] <TB3>     INFO: Expecting 2560 events.
[14:45:16.063] <TB3>     INFO: 2560 events read in total (244ms).
[14:45:16.063] <TB3>     INFO: Test took 1466ms.
[14:45:16.070] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:16.571] <TB3>     INFO: Expecting 2560 events.
[14:45:17.531] <TB3>     INFO: 2560 events read in total (245ms).
[14:45:17.532] <TB3>     INFO: Test took 1462ms.
[14:45:17.533] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:18.040] <TB3>     INFO: Expecting 2560 events.
[14:45:18.999] <TB3>     INFO: 2560 events read in total (244ms).
[14:45:18.999] <TB3>     INFO: Test took 1466ms.
[14:45:18.001] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:19.508] <TB3>     INFO: Expecting 2560 events.
[14:45:20.471] <TB3>     INFO: 2560 events read in total (244ms).
[14:45:20.471] <TB3>     INFO: Test took 1470ms.
[14:45:20.473] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:20.979] <TB3>     INFO: Expecting 2560 events.
[14:45:21.938] <TB3>     INFO: 2560 events read in total (243ms).
[14:45:21.938] <TB3>     INFO: Test took 1465ms.
[14:45:21.940] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:22.447] <TB3>     INFO: Expecting 2560 events.
[14:45:23.405] <TB3>     INFO: 2560 events read in total (243ms).
[14:45:23.405] <TB3>     INFO: Test took 1465ms.
[14:45:23.407] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:23.914] <TB3>     INFO: Expecting 2560 events.
[14:45:24.873] <TB3>     INFO: 2560 events read in total (244ms).
[14:45:24.874] <TB3>     INFO: Test took 1467ms.
[14:45:24.876] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:25.382] <TB3>     INFO: Expecting 2560 events.
[14:45:26.339] <TB3>     INFO: 2560 events read in total (242ms).
[14:45:26.340] <TB3>     INFO: Test took 1464ms.
[14:45:26.342] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:26.848] <TB3>     INFO: Expecting 2560 events.
[14:45:27.807] <TB3>     INFO: 2560 events read in total (244ms).
[14:45:27.808] <TB3>     INFO: Test took 1466ms.
[14:45:27.812] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:28.316] <TB3>     INFO: Expecting 2560 events.
[14:45:29.275] <TB3>     INFO: 2560 events read in total (244ms).
[14:45:29.276] <TB3>     INFO: Test took 1464ms.
[14:45:29.278] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:29.784] <TB3>     INFO: Expecting 2560 events.
[14:45:30.742] <TB3>     INFO: 2560 events read in total (243ms).
[14:45:30.742] <TB3>     INFO: Test took 1464ms.
[14:45:30.744] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:31.251] <TB3>     INFO: Expecting 2560 events.
[14:45:32.210] <TB3>     INFO: 2560 events read in total (244ms).
[14:45:32.211] <TB3>     INFO: Test took 1467ms.
[14:45:32.213] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:32.719] <TB3>     INFO: Expecting 2560 events.
[14:45:33.677] <TB3>     INFO: 2560 events read in total (243ms).
[14:45:33.677] <TB3>     INFO: Test took 1464ms.
[14:45:33.679] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:34.186] <TB3>     INFO: Expecting 2560 events.
[14:45:35.145] <TB3>     INFO: 2560 events read in total (244ms).
[14:45:35.146] <TB3>     INFO: Test took 1467ms.
[14:45:35.149] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:35.654] <TB3>     INFO: Expecting 2560 events.
[14:45:36.614] <TB3>     INFO: 2560 events read in total (245ms).
[14:45:36.614] <TB3>     INFO: Test took 1465ms.
[14:45:36.616] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:37.122] <TB3>     INFO: Expecting 2560 events.
[14:45:38.082] <TB3>     INFO: 2560 events read in total (245ms).
[14:45:38.082] <TB3>     INFO: Test took 1466ms.
[14:45:38.085] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:38.591] <TB3>     INFO: Expecting 2560 events.
[14:45:39.547] <TB3>     INFO: 2560 events read in total (241ms).
[14:45:39.547] <TB3>     INFO: Test took 1464ms.
[14:45:39.550] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:40.056] <TB3>     INFO: Expecting 2560 events.
[14:45:41.014] <TB3>     INFO: 2560 events read in total (243ms).
[14:45:41.014] <TB3>     INFO: Test took 1464ms.
[14:45:41.017] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:41.523] <TB3>     INFO: Expecting 2560 events.
[14:45:42.483] <TB3>     INFO: 2560 events read in total (245ms).
[14:45:42.483] <TB3>     INFO: Test took 1467ms.
[14:45:42.485] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:42.991] <TB3>     INFO: Expecting 2560 events.
[14:45:43.949] <TB3>     INFO: 2560 events read in total (243ms).
[14:45:43.950] <TB3>     INFO: Test took 1465ms.
[14:45:44.972] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 474 seconds
[14:45:44.973] <TB3>     INFO: PH scale (per ROC):    79  81  83  75  84  83  79  83  76  75  76  74  81  83  78  79
[14:45:44.973] <TB3>     INFO: PH offset (per ROC):  178 171 174 170 154 172 171 178 188 171 176 179 150 173 178 173
[14:45:45.149] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:45:45.154] <TB3>     INFO: ######################################################################
[14:45:45.154] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:45:45.154] <TB3>     INFO: ######################################################################
[14:45:45.154] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:45:45.165] <TB3>     INFO: scanning low vcal = 10
[14:45:45.510] <TB3>     INFO: Expecting 41600 events.
[14:45:49.231] <TB3>     INFO: 41600 events read in total (3006ms).
[14:45:49.231] <TB3>     INFO: Test took 4066ms.
[14:45:49.233] <TB3>     INFO: scanning low vcal = 20
[14:45:49.739] <TB3>     INFO: Expecting 41600 events.
[14:45:53.462] <TB3>     INFO: 41600 events read in total (3009ms).
[14:45:53.462] <TB3>     INFO: Test took 4229ms.
[14:45:53.463] <TB3>     INFO: scanning low vcal = 30
[14:45:53.970] <TB3>     INFO: Expecting 41600 events.
[14:45:57.701] <TB3>     INFO: 41600 events read in total (3016ms).
[14:45:57.702] <TB3>     INFO: Test took 4239ms.
[14:45:57.705] <TB3>     INFO: scanning low vcal = 40
[14:45:58.206] <TB3>     INFO: Expecting 41600 events.
[14:46:02.470] <TB3>     INFO: 41600 events read in total (3549ms).
[14:46:02.471] <TB3>     INFO: Test took 4766ms.
[14:46:02.474] <TB3>     INFO: scanning low vcal = 50
[14:46:02.887] <TB3>     INFO: Expecting 41600 events.
[14:46:07.161] <TB3>     INFO: 41600 events read in total (3559ms).
[14:46:07.162] <TB3>     INFO: Test took 4688ms.
[14:46:07.166] <TB3>     INFO: scanning low vcal = 60
[14:46:07.581] <TB3>     INFO: Expecting 41600 events.
[14:46:11.863] <TB3>     INFO: 41600 events read in total (3567ms).
[14:46:11.864] <TB3>     INFO: Test took 4697ms.
[14:46:11.867] <TB3>     INFO: scanning low vcal = 70
[14:46:12.286] <TB3>     INFO: Expecting 41600 events.
[14:46:16.565] <TB3>     INFO: 41600 events read in total (3564ms).
[14:46:16.565] <TB3>     INFO: Test took 4698ms.
[14:46:16.568] <TB3>     INFO: scanning low vcal = 80
[14:46:16.987] <TB3>     INFO: Expecting 41600 events.
[14:46:21.276] <TB3>     INFO: 41600 events read in total (3574ms).
[14:46:21.277] <TB3>     INFO: Test took 4709ms.
[14:46:21.281] <TB3>     INFO: scanning low vcal = 90
[14:46:21.696] <TB3>     INFO: Expecting 41600 events.
[14:46:25.975] <TB3>     INFO: 41600 events read in total (3564ms).
[14:46:25.976] <TB3>     INFO: Test took 4695ms.
[14:46:25.979] <TB3>     INFO: scanning low vcal = 100
[14:46:26.395] <TB3>     INFO: Expecting 41600 events.
[14:46:30.805] <TB3>     INFO: 41600 events read in total (3695ms).
[14:46:30.806] <TB3>     INFO: Test took 4827ms.
[14:46:30.809] <TB3>     INFO: scanning low vcal = 110
[14:46:31.227] <TB3>     INFO: Expecting 41600 events.
[14:46:35.496] <TB3>     INFO: 41600 events read in total (3554ms).
[14:46:35.496] <TB3>     INFO: Test took 4687ms.
[14:46:35.499] <TB3>     INFO: scanning low vcal = 120
[14:46:35.919] <TB3>     INFO: Expecting 41600 events.
[14:46:40.200] <TB3>     INFO: 41600 events read in total (3567ms).
[14:46:40.201] <TB3>     INFO: Test took 4702ms.
[14:46:40.204] <TB3>     INFO: scanning low vcal = 130
[14:46:40.622] <TB3>     INFO: Expecting 41600 events.
[14:46:44.850] <TB3>     INFO: 41600 events read in total (3513ms).
[14:46:44.851] <TB3>     INFO: Test took 4647ms.
[14:46:44.854] <TB3>     INFO: scanning low vcal = 140
[14:46:45.274] <TB3>     INFO: Expecting 41600 events.
[14:46:49.497] <TB3>     INFO: 41600 events read in total (3507ms).
[14:46:49.498] <TB3>     INFO: Test took 4643ms.
[14:46:49.501] <TB3>     INFO: scanning low vcal = 150
[14:46:49.920] <TB3>     INFO: Expecting 41600 events.
[14:46:54.149] <TB3>     INFO: 41600 events read in total (3514ms).
[14:46:54.149] <TB3>     INFO: Test took 4648ms.
[14:46:54.152] <TB3>     INFO: scanning low vcal = 160
[14:46:54.572] <TB3>     INFO: Expecting 41600 events.
[14:46:58.800] <TB3>     INFO: 41600 events read in total (3513ms).
[14:46:58.801] <TB3>     INFO: Test took 4648ms.
[14:46:58.804] <TB3>     INFO: scanning low vcal = 170
[14:46:59.223] <TB3>     INFO: Expecting 41600 events.
[14:47:03.454] <TB3>     INFO: 41600 events read in total (3516ms).
[14:47:03.455] <TB3>     INFO: Test took 4651ms.
[14:47:03.462] <TB3>     INFO: scanning low vcal = 180
[14:47:03.880] <TB3>     INFO: Expecting 41600 events.
[14:47:08.110] <TB3>     INFO: 41600 events read in total (3515ms).
[14:47:08.111] <TB3>     INFO: Test took 4649ms.
[14:47:08.115] <TB3>     INFO: scanning low vcal = 190
[14:47:08.532] <TB3>     INFO: Expecting 41600 events.
[14:47:12.754] <TB3>     INFO: 41600 events read in total (3507ms).
[14:47:12.755] <TB3>     INFO: Test took 4640ms.
[14:47:12.758] <TB3>     INFO: scanning low vcal = 200
[14:47:13.178] <TB3>     INFO: Expecting 41600 events.
[14:47:17.403] <TB3>     INFO: 41600 events read in total (3510ms).
[14:47:17.404] <TB3>     INFO: Test took 4646ms.
[14:47:17.407] <TB3>     INFO: scanning low vcal = 210
[14:47:17.825] <TB3>     INFO: Expecting 41600 events.
[14:47:22.105] <TB3>     INFO: 41600 events read in total (3565ms).
[14:47:22.106] <TB3>     INFO: Test took 4699ms.
[14:47:22.109] <TB3>     INFO: scanning low vcal = 220
[14:47:22.528] <TB3>     INFO: Expecting 41600 events.
[14:47:26.801] <TB3>     INFO: 41600 events read in total (3558ms).
[14:47:26.802] <TB3>     INFO: Test took 4693ms.
[14:47:26.805] <TB3>     INFO: scanning low vcal = 230
[14:47:27.223] <TB3>     INFO: Expecting 41600 events.
[14:47:31.510] <TB3>     INFO: 41600 events read in total (3573ms).
[14:47:31.510] <TB3>     INFO: Test took 4705ms.
[14:47:31.513] <TB3>     INFO: scanning low vcal = 240
[14:47:31.931] <TB3>     INFO: Expecting 41600 events.
[14:47:36.229] <TB3>     INFO: 41600 events read in total (3583ms).
[14:47:36.229] <TB3>     INFO: Test took 4715ms.
[14:47:36.232] <TB3>     INFO: scanning low vcal = 250
[14:47:36.650] <TB3>     INFO: Expecting 41600 events.
[14:47:40.917] <TB3>     INFO: 41600 events read in total (3553ms).
[14:47:40.918] <TB3>     INFO: Test took 4686ms.
[14:47:40.922] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:47:41.338] <TB3>     INFO: Expecting 41600 events.
[14:47:45.621] <TB3>     INFO: 41600 events read in total (3569ms).
[14:47:45.622] <TB3>     INFO: Test took 4700ms.
[14:47:45.625] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:47:46.043] <TB3>     INFO: Expecting 41600 events.
[14:47:50.324] <TB3>     INFO: 41600 events read in total (3566ms).
[14:47:50.325] <TB3>     INFO: Test took 4700ms.
[14:47:50.328] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:47:50.746] <TB3>     INFO: Expecting 41600 events.
[14:47:55.017] <TB3>     INFO: 41600 events read in total (3556ms).
[14:47:55.018] <TB3>     INFO: Test took 4690ms.
[14:47:55.021] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:47:55.437] <TB3>     INFO: Expecting 41600 events.
[14:47:59.715] <TB3>     INFO: 41600 events read in total (3563ms).
[14:47:59.715] <TB3>     INFO: Test took 4694ms.
[14:47:59.718] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:48:00.133] <TB3>     INFO: Expecting 41600 events.
[14:48:04.396] <TB3>     INFO: 41600 events read in total (3548ms).
[14:48:04.396] <TB3>     INFO: Test took 4678ms.
[14:48:04.951] <TB3>     INFO: PixTestGainPedestal::measure() done 
[14:48:04.954] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:48:04.954] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:48:04.955] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:48:04.955] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:48:04.955] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:48:04.955] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:48:04.955] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:48:04.955] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:48:04.956] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:48:04.956] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:48:04.956] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:48:04.956] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:48:04.956] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:48:04.956] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:48:04.957] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:48:04.957] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:48:42.280] <TB3>     INFO: PixTestGainPedestal::fit() done
[14:48:42.280] <TB3>     INFO: non-linearity mean:  0.948 0.955 0.952 0.951 0.956 0.957 0.958 0.963 0.955 0.950 0.959 0.954 0.953 0.953 0.951 0.959
[14:48:42.280] <TB3>     INFO: non-linearity RMS:   0.007 0.006 0.007 0.005 0.006 0.006 0.006 0.005 0.007 0.007 0.004 0.006 0.006 0.007 0.006 0.005
[14:48:42.280] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:48:42.303] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:48:42.325] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:48:42.347] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:48:42.369] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:48:42.392] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:48:42.414] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:48:42.436] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:48:42.459] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:48:42.481] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:48:42.503] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:48:42.525] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:48:42.548] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:48:42.570] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:48:42.592] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:48:42.614] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-17_FPIXTest-17C-Nebraska-160803-1320_2016-08-03_13h20m_1470248454//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:48:42.636] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[14:48:42.636] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:48:42.643] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:48:42.644] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:48:42.647] <TB3>     INFO: ######################################################################
[14:48:42.647] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:48:42.647] <TB3>     INFO: ######################################################################
[14:48:42.649] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:48:42.658] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:48:42.658] <TB3>     INFO:     run 1 of 1
[14:48:42.658] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:48:42.001] <TB3>     INFO: Expecting 3120000 events.
[14:49:31.359] <TB3>     INFO: 1241330 events read in total (47643ms).
[14:50:17.782] <TB3>     INFO: 2479990 events read in total (94066ms).
[14:50:41.812] <TB3>     INFO: 3120000 events read in total (118097ms).
[14:50:41.858] <TB3>     INFO: Test took 119201ms.
[14:50:41.936] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:50:42.077] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:50:43.578] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:50:45.207] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:50:46.689] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:50:48.177] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:50:49.603] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:50:51.040] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:50:52.486] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:50:54.052] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:50:55.485] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:50:56.914] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:50:58.364] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:50:59.912] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:51:01.329] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:51:02.782] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:51:04.243] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:51:05.748] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 338788352
[14:51:05.779] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:51:05.779] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.5974, RMS = 1.21722
[14:51:05.779] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:51:05.779] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:51:05.779] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.8629, RMS = 1.24458
[14:51:05.779] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:51:05.780] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:51:05.780] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.067, RMS = 1.63676
[14:51:05.780] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[14:51:05.780] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:51:05.780] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.8448, RMS = 1.6225
[14:51:05.780] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[14:51:05.781] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:51:05.781] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.5325, RMS = 1.4403
[14:51:05.781] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:51:05.781] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:51:05.781] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.5659, RMS = 1.28926
[14:51:05.782] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:51:05.783] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:51:05.783] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.6528, RMS = 1.60752
[14:51:05.783] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:51:05.783] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:51:05.783] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.7542, RMS = 1.72498
[14:51:05.783] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:51:05.784] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:51:05.784] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 66.1118, RMS = 1.84805
[14:51:05.784] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 76
[14:51:05.784] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:51:05.784] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 66.1026, RMS = 1.80845
[14:51:05.784] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 76
[14:51:05.785] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:51:05.785] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.6707, RMS = 2.0533
[14:51:05.785] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:51:05.785] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:51:05.785] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.6546, RMS = 1.96439
[14:51:05.785] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:51:05.786] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:51:05.787] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.2056, RMS = 2.13999
[14:51:05.787] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[14:51:05.787] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:51:05.787] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.526, RMS = 2.17532
[14:51:05.787] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[14:51:05.788] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:51:05.788] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.6668, RMS = 2.8408
[14:51:05.788] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 101
[14:51:05.788] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:51:05.788] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.3914, RMS = 2.77829
[14:51:05.788] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 100
[14:51:05.789] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:51:05.789] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.3911, RMS = 1.74203
[14:51:05.789] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:51:05.789] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:51:05.789] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.1797, RMS = 1.78687
[14:51:05.789] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:51:05.790] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:51:05.790] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.0785, RMS = 2.09783
[14:51:05.790] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[14:51:05.790] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:51:05.790] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.8072, RMS = 1.80706
[14:51:05.790] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 79
[14:51:05.791] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:51:05.791] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.5078, RMS = 2.038
[14:51:05.791] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:51:05.791] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:51:05.791] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.2241, RMS = 2.11459
[14:51:05.791] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:51:05.793] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:51:05.793] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.2341, RMS = 2.71333
[14:51:05.793] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 102
[14:51:05.793] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:51:05.793] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.3704, RMS = 2.69498
[14:51:05.793] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 100
[14:51:05.794] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:51:05.794] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.3032, RMS = 2.372
[14:51:05.794] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:51:05.794] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:51:05.794] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.7993, RMS = 2.26576
[14:51:05.794] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[14:51:05.795] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:51:05.795] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.9868, RMS = 1.71212
[14:51:05.795] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:51:05.795] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:51:05.795] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.8972, RMS = 1.83286
[14:51:05.795] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:51:05.796] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:51:05.796] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.9952, RMS = 1.21077
[14:51:05.796] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:51:05.796] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:51:05.796] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.8942, RMS = 1.16767
[14:51:05.796] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:51:05.798] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 2 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:51:05.798] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.3938, RMS = 3.92548
[14:51:05.798] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 106
[14:51:05.798] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 2 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:51:05.798] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.1328, RMS = 3.63491
[14:51:05.798] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 102
[14:51:05.802] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 143 seconds
[14:51:05.802] <TB3>     INFO: number of dead bumps (per ROC):     4    1    4    7    5    0    0    0    0    0   11   10   10    1    0 1899
[14:51:05.802] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:51:05.896] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:51:05.896] <TB3>     INFO: enter test to run
[14:51:05.896] <TB3>     INFO:   test:  no parameter change
[14:51:05.897] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 389.9mA
[14:51:05.899] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 464.7mA
[14:51:05.900] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.0 C
[14:51:05.900] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:51:06.393] <TB3>    QUIET: Connection to board 24 closed.
[14:51:06.395] <TB3>     INFO: pXar: this is the end, my friend
[14:51:06.395] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
