<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: src/import/chips/ocmb/odyssey/procedures/xml/error_info/poz_perv_mod_chiplet_clocking_errors.xml $ -->
<!--                                                                        -->
<!-- OpenPOWER HostBoot Project                                             -->
<!--                                                                        -->
<!-- Contributors Listed Below - COPYRIGHT 2022,2023                        -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->
<!-- File: poz_perv_mod_chiplet_clocking_errors.xml -->
<!-- Halt codes for poz_perv_mod_chiplet_clocking -->

<hwpErrors>
   <!-- ******************************************************************** -->
   <hwpError>
      <rc>RC_POZ_OPCG_DONE_NOT_SET_ERR</rc>
      <description>OPCG_DONE not set </description>
      <ffdc>PERV_CPLT_STAT0</ffdc>
      <ffdc>POLL_COUNT</ffdc>
      <ffdc>HW_DELAY</ffdc>
      <ffdc>PROC_TARGET</ffdc>
   </hwpError>
   <!-- ******************************************************************** -->
   <hwpError>
      <rc>RC_POZ_SRAM_ABIST_DONE_BIT_ERR</rc>
      <description>SRAM abist done bit is not set</description>
      <ffdc>PERV_CPLT_STAT0</ffdc>
      <ffdc>SELECT_SRAM</ffdc>
      <ffdc>PROC_TARGET</ffdc>
   </hwpError>
   <!-- ******************************************************************** -->
   <hwpError>
      <rc>RC_POZ_THOLD_ERR</rc>
      <description>thold status not matching the expected value
	in clock start stop sequence</description>
      <ffdc>CLOCK_CMD</ffdc>
      <ffdc>CLOCK_TYPE</ffdc>
      <ffdc>REGIONS</ffdc>
      <ffdc>READ_CLK</ffdc>
      <ffdc>PROC_TARGET</ffdc>
   </hwpError>
   <!-- ******************************************************************** -->
   <hwpError>
      <rc>RC_POZ_INVALID_CLOCK_TYPE</rc>
      <description>Invalid clock_type passed to check_clock_status function</description>
      <ffdc>CLOCK_TYPE_VALUE</ffdc>
      <ffdc>PROC_TARGET</ffdc>
   </hwpError>
   <!-- ******************************************************************** -->
   <hwpError>
      <rc>RC_POZ_CPLT_NOT_ALIGNED_ERR</rc>
      <description>Chiplet not aligned</description>
      <ffdc>PERV_CPLT_STAT0</ffdc>
      <ffdc>LOOP_COUNT</ffdc>
      <ffdc>HW_DELAY</ffdc>
      <ffdc>PROC_TARGET</ffdc>
   </hwpError>
   <!-- ******************************************************************** -->
</hwpErrors>
