#-----------------------------------------------------------
# Vivado v2024.2.1 (64-bit)
# SW Build 5266912 on Sun Dec 15 09:03:24 MST 2024
# IP Build 5264866 on Sun Dec 15 16:27:47 MST 2024
# SharedData Build 5264680 on Wed Dec 11 12:48:36 MST 2024
# Start of session at: Wed Apr 16 14:03:28 2025
# Process ID         : 46028
# Current directory  : D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.runs/synth_1
# Command line       : vivado.exe -log topmodule.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source topmodule.tcl
# Log file           : D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.runs/synth_1/topmodule.vds
# Journal file       : D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.runs/synth_1\vivado.jou
# Running On         : Romits-Laptop
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 5 4600H with Radeon Graphics         
# CPU Frequency      : 2994 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 17042 MB
# Swap memory        : 58256 MB
# Total Virtual      : 75299 MB
# Available Virtual  : 22485 MB
#-----------------------------------------------------------
source topmodule.tcl -notrace
Command: synth_design -top topmodule -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7692
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 975.605 ; gain = 467.242
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topmodule' [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/topmodule.v:3]
INFO: [Synth 8-6157] synthesizing module 'slow_clock_gen' [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/slow_clock.v:1]
	Parameter DIV_FACTOR bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'slow_clock_gen' (0#1) [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/slow_clock.v:1]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.runs/synth_1/.Xil/Vivado-46028-Romits-Laptop/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.runs/synth_1/.Xil/Vivado-46028-Romits-Laptop/realtime/blk_mem_gen_0_stub.v:6]
WARNING: [Synth 8-689] width (14) of port connection 'addra' does not match port width (15) of module 'blk_mem_gen_0' [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/topmodule.v:29]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_1' [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.runs/synth_1/.Xil/Vivado-46028-Romits-Laptop/realtime/blk_mem_gen_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_1' (0#1) [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.runs/synth_1/.Xil/Vivado-46028-Romits-Laptop/realtime/blk_mem_gen_1_stub.v:6]
WARNING: [Synth 8-689] width (15) of port connection 'addra' does not match port width (16) of module 'blk_mem_gen_1' [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/topmodule.v:45]
INFO: [Synth 8-6157] synthesizing module 'imrx' [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/imrx.v:3]
INFO: [Synth 8-226] default block is never used [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/imrx.v:89]
INFO: [Synth 8-6155] done synthesizing module 'imrx' (0#1) [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/imrx.v:3]
INFO: [Synth 8-6157] synthesizing module 'dct_top_2' [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/dct_top_2.v:3]
INFO: [Synth 8-6157] synthesizing module 'do_dct' [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:3]
INFO: [Synth 8-6157] synthesizing module 'matrix_mult_8x8_dsp' [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:3]
	Parameter TRANSPOSE_B bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:43]
INFO: [Synth 8-6155] done synthesizing module 'matrix_mult_8x8_dsp' (0#1) [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:3]
INFO: [Synth 8-6157] synthesizing module 'matrix_mult_8x8_dsp__parameterized0' [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:3]
	Parameter TRANSPOSE_B bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:43]
INFO: [Synth 8-6155] done synthesizing module 'matrix_mult_8x8_dsp__parameterized0' (0#1) [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:3]
INFO: [Synth 8-6155] done synthesizing module 'do_dct' (0#1) [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dct_top_2' (0#1) [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/dct_top_2.v:3]
INFO: [Synth 8-6157] synthesizing module 'imtx' [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/imtx.v:3]
INFO: [Synth 8-226] default block is never used [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/imtx.v:76]
INFO: [Synth 8-6155] done synthesizing module 'imtx' (0#1) [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/imtx.v:3]
WARNING: [Synth 8-7071] port 'done' of module 'imtx' is unconnected for instance 'uut2' [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/topmodule.v:110]
WARNING: [Synth 8-7023] instance 'uut2' of module 'imtx' has 11 connections declared, but only 10 given [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/topmodule.v:110]
INFO: [Synth 8-6155] done synthesizing module 'topmodule' (0#1) [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/topmodule.v:3]
WARNING: [Synth 8-6014] Unused sequential element inc_bytecounter_reg was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/imrx.v:83]
WARNING: [Synth 8-7137] Register matA_reg[0][0] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[0][1] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[0][2] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[0][3] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[0][4] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[0][5] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[0][6] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[0][7] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[1][0] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[1][1] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[1][2] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[1][3] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[1][4] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[1][5] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[1][6] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[1][7] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[2][0] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[2][1] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[2][2] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[2][3] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[2][4] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[2][5] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[2][6] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[2][7] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[3][0] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[3][1] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[3][2] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[3][3] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[3][4] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[3][5] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[3][6] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[3][7] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[4][0] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[4][1] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[4][2] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[4][3] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[4][4] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[4][5] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[4][6] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[4][7] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[5][0] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[5][1] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[5][2] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[5][3] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[5][4] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[5][5] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[5][6] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[5][7] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[6][0] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[6][1] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[6][2] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[6][3] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[6][4] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[6][5] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[6][6] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[6][7] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[7][0] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[7][1] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[7][2] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[7][3] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[7][4] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[7][5] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[7][6] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matA_reg[7][7] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:48]
WARNING: [Synth 8-7137] Register matB_reg[0][0] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:49]
WARNING: [Synth 8-7137] Register matB_reg[0][1] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:49]
WARNING: [Synth 8-7137] Register matB_reg[0][2] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:49]
WARNING: [Synth 8-7137] Register matB_reg[0][3] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:49]
WARNING: [Synth 8-7137] Register matB_reg[0][4] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:49]
WARNING: [Synth 8-7137] Register matB_reg[0][5] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:49]
WARNING: [Synth 8-7137] Register matB_reg[0][6] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:49]
WARNING: [Synth 8-7137] Register matB_reg[0][7] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:49]
WARNING: [Synth 8-7137] Register matB_reg[1][0] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:49]
WARNING: [Synth 8-7137] Register matB_reg[1][1] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:49]
WARNING: [Synth 8-7137] Register matB_reg[1][2] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:49]
WARNING: [Synth 8-7137] Register matB_reg[1][3] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:49]
WARNING: [Synth 8-7137] Register matB_reg[1][4] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:49]
WARNING: [Synth 8-7137] Register matB_reg[1][5] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:49]
WARNING: [Synth 8-7137] Register matB_reg[1][6] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:49]
WARNING: [Synth 8-7137] Register matB_reg[1][7] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:49]
WARNING: [Synth 8-7137] Register matB_reg[2][0] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:49]
WARNING: [Synth 8-7137] Register matB_reg[2][1] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:49]
WARNING: [Synth 8-7137] Register matB_reg[2][2] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:49]
WARNING: [Synth 8-7137] Register matB_reg[2][3] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:49]
WARNING: [Synth 8-7137] Register matB_reg[2][4] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:49]
WARNING: [Synth 8-7137] Register matB_reg[2][5] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:49]
WARNING: [Synth 8-7137] Register matB_reg[2][6] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:49]
WARNING: [Synth 8-7137] Register matB_reg[2][7] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:49]
WARNING: [Synth 8-7137] Register matB_reg[3][0] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:49]
WARNING: [Synth 8-7137] Register matB_reg[3][1] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:49]
WARNING: [Synth 8-7137] Register matB_reg[3][2] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:49]
WARNING: [Synth 8-7137] Register matB_reg[3][3] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:49]
WARNING: [Synth 8-7137] Register matB_reg[3][4] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:49]
WARNING: [Synth 8-7137] Register matB_reg[3][5] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:49]
WARNING: [Synth 8-7137] Register matB_reg[3][6] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:49]
WARNING: [Synth 8-7137] Register matB_reg[3][7] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:49]
WARNING: [Synth 8-7137] Register matB_reg[4][0] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:49]
WARNING: [Synth 8-7137] Register matB_reg[4][1] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:49]
WARNING: [Synth 8-7137] Register matB_reg[4][2] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:49]
WARNING: [Synth 8-7137] Register matB_reg[4][3] in module matrix_mult_8x8_dsp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v:49]
INFO: [Common 17-14] Message 'Synth 8-7137' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[0] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[1] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[2] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[3] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[4] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[5] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[6] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[7] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[8] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[9] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[10] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[11] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[12] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[13] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[14] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[15] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[16] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[17] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[18] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[19] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[20] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[21] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[22] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[23] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[24] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[25] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[26] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[27] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[28] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[29] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[30] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[31] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[32] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[33] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[34] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[35] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[36] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[37] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[38] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[39] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[40] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[41] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[42] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[43] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[44] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[45] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[46] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[47] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[48] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[49] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[50] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[51] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[52] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[53] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[54] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[55] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[56] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[57] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[58] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[59] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[60] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[61] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[62] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element bram_B2_reg[63] was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v:97]
WARNING: [Synth 8-6014] Unused sequential element pixel_data_reg was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/dct_top_2.v:127]
WARNING: [Synth 8-6014] Unused sequential element conv_pixel_reg was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/dct_top_2.v:129]
WARNING: [Synth 8-6014] Unused sequential element temp_addr_reg was removed.  [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/dct_top_2.v:187]
WARNING: [Synth 8-7129] Port clk in module matrix_mult_8x8_dsp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module matrix_mult_8x8_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module dct_top_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port proc1_dout[7] in module dct_top_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port proc1_dout[6] in module dct_top_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port proc1_dout[5] in module dct_top_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port proc1_dout[4] in module dct_top_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port proc1_dout[3] in module dct_top_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port proc1_dout[2] in module dct_top_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port proc1_dout[1] in module dct_top_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port proc1_dout[0] in module dct_top_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[7] in module imrx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[6] in module imrx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[5] in module imrx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[4] in module imrx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[3] in module imrx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[2] in module imrx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[1] in module imrx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout[0] in module imrx is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1131.844 ; gain = 623.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1131.844 ; gain = 623.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1131.844 ; gain = 623.480
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.189 . Memory (MB): peak = 1131.844 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.gen/sources_1/ip/blk_mem_gen_0_3/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'original'
Finished Parsing XDC File [d:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.gen/sources_1/ip/blk_mem_gen_0_3/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'original'
Parsing XDC File [d:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'processed'
Finished Parsing XDC File [d:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'processed'
Parsing XDC File [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/constrs_1/new/consts.xdc]
Finished Parsing XDC File [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/constrs_1/new/consts.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.srcs/constrs_1/new/consts.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/topmodule_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/topmodule_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1226.375 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1226.375 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1226.375 ; gain = 718.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1226.375 ; gain = 718.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for original. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for processed. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1226.375 ; gain = 718.012
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matrix_mult_8x8_dsp'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matrix_mult_8x8_dsp__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'do_dct'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                    LOAD |                              001 |                              001
                 COMPUTE |                              010 |                              010
                 DONE_ST |                              011 |                              011
                   READY |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matrix_mult_8x8_dsp'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                    LOAD |                              001 |                              001
                 COMPUTE |                              010 |                              010
                 DONE_ST |                              011 |                              011
                   READY |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matrix_mult_8x8_dsp__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                    MUL1 |                               01 |                               01
                    MUL2 |                               10 |                               10
                    DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'do_dct'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1226.375 ; gain = 718.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   14 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 7     
	               32 Bit    Registers := 128   
	               16 Bit    Registers := 320   
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 3     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 12    
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 32    
+---Muxes : 
	   4 Input 1024 Bit        Muxes := 1     
	   2 Input 1024 Bit        Muxes := 2     
	  11 Input 1024 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 4     
	   2 Input   10 Bit        Muxes := 1     
	  10 Input    8 Bit        Muxes := 1     
	  11 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	   2 Input    7 Bit        Muxes := 1     
	  11 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   5 Input    4 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 44    
	   4 Input    1 Bit        Muxes := 6     
	   5 Input    1 Bit        Muxes := 12    
	  11 Input    1 Bit        Muxes := 11    
	  10 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
WARNING: [Synth 8-7129] Port clk in module matrix_mult_8x8_dsp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module matrix_mult_8x8_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module dct_top_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port proc1_dout[7] in module dct_top_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port proc1_dout[6] in module dct_top_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port proc1_dout[5] in module dct_top_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port proc1_dout[4] in module dct_top_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port proc1_dout[3] in module dct_top_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port proc1_dout[2] in module dct_top_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port proc1_dout[1] in module dct_top_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port proc1_dout[0] in module dct_top_2 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1238.164 ; gain = 729.801
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 128, Available = 90. Use report_utilization command for details.
 Sort Area is  p_1_out_0 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_10 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_11 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_12 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_13 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_14 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_15 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_16 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_17 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_18 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_19 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_1a : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_1b : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_1c : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_1d : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_1e : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_1f : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_2 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_20 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_21 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_22 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_23 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_24 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_25 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_26 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_27 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_28 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_29 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_2a : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_2b : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_2c : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_2d : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_2e : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_2f : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_3 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_30 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_31 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_32 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_33 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_34 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_35 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_36 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_37 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_38 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_39 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_3a : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_3b : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_3c : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_3d : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_3e : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_3f : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_4 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_40 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_41 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_42 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_43 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_44 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_45 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_46 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_47 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_48 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_49 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_4a : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_4b : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_4c : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_4d : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_4e : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_4f : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_5 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_50 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_51 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_52 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_53 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_54 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_55 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_56 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_57 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_58 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_59 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_5a : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_5b : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_5c : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_5d : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_5e : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_5f : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_6 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_60 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_61 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_62 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_63 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_64 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_65 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_66 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_67 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_68 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_69 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_6a : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_6b : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_6c : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_6d : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_6e : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_6f : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_7 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_70 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_71 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_72 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_73 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_74 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_75 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_76 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_77 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_78 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_79 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_7a : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_7b : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_7c : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_7d : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_7e : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_7f : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_8 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_80 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_9 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_a : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_b : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_c : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_d : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_e : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  p_1_out_f : 0 0 : 2032 2032 : Used 1 time 0
 DSP resource Status: p_1_out_0 0 2032 2032: Used 1 time : Accepted (1 < 90) uniquify 0 
 DSP resource Status: p_1_out_2 0 2032 2032: Used 1 time : Accepted (18 < 90) uniquify 0 
 DSP resource Status: p_1_out_3 0 2032 2032: Used 1 time : Accepted (35 < 90) uniquify 0 
 DSP resource Status: p_1_out_4 0 2032 2032: Used 1 time : Accepted (52 < 90) uniquify 0 
 DSP resource Status: p_1_out_5 0 2032 2032: Used 1 time : Accepted (69 < 90) uniquify 0 
 DSP resource Status: p_1_out_6 0 2032 2032: Used 1 time : Accepted (86 < 90) uniquify 0 
 DSP resource Status: p_1_out_7 0 2032 2032: Used 1 time : Rejected (103 > 90) uniquify 0 
 DSP resource Status: p_1_out_8 0 2032 2032: Used 1 time : Rejected (120 > 90) uniquify 0 
 DSP resource Status: p_1_out_9 0 2032 2032: Used 1 time : Rejected (122 > 90) uniquify 0 
 DSP resource Status: p_1_out_a 0 2032 2032: Used 1 time : Rejected (123 > 90) uniquify 0 
 DSP resource Status: p_1_out_b 0 2032 2032: Used 1 time : Rejected (124 > 90) uniquify 0 
 DSP resource Status: p_1_out_c 0 2032 2032: Used 1 time : Rejected (125 > 90) uniquify 0 
 DSP resource Status: p_1_out_d 0 2032 2032: Used 1 time : Rejected (126 > 90) uniquify 0 
 DSP resource Status: p_1_out_e 0 2032 2032: Used 1 time : Rejected (127 > 90) uniquify 0 
 DSP resource Status: p_1_out_f 0 2032 2032: Used 1 time : Rejected (128 > 90) uniquify 0 
 DSP resource Status: p_1_out_10 0 2032 2032: Used 1 time : Accepted (2 < 90) uniquify 0 
 DSP resource Status: p_1_out_11 0 2032 2032: Used 1 time : Accepted (3 < 90) uniquify 0 
 DSP resource Status: p_1_out_12 0 2032 2032: Used 1 time : Accepted (4 < 90) uniquify 0 
 DSP resource Status: p_1_out_13 0 2032 2032: Used 1 time : Accepted (5 < 90) uniquify 0 
 DSP resource Status: p_1_out_14 0 2032 2032: Used 1 time : Accepted (6 < 90) uniquify 0 
 DSP resource Status: p_1_out_15 0 2032 2032: Used 1 time : Accepted (7 < 90) uniquify 0 
 DSP resource Status: p_1_out_16 0 2032 2032: Used 1 time : Accepted (8 < 90) uniquify 0 
 DSP resource Status: p_1_out_17 0 2032 2032: Used 1 time : Accepted (9 < 90) uniquify 0 
 DSP resource Status: p_1_out_18 0 2032 2032: Used 1 time : Accepted (10 < 90) uniquify 0 
 DSP resource Status: p_1_out_19 0 2032 2032: Used 1 time : Accepted (11 < 90) uniquify 0 
 DSP resource Status: p_1_out_1a 0 2032 2032: Used 1 time : Accepted (12 < 90) uniquify 0 
 DSP resource Status: p_1_out_1b 0 2032 2032: Used 1 time : Accepted (13 < 90) uniquify 0 
 DSP resource Status: p_1_out_1c 0 2032 2032: Used 1 time : Accepted (14 < 90) uniquify 0 
 DSP resource Status: p_1_out_1d 0 2032 2032: Used 1 time : Accepted (15 < 90) uniquify 0 
 DSP resource Status: p_1_out_1e 0 2032 2032: Used 1 time : Accepted (16 < 90) uniquify 0 
 DSP resource Status: p_1_out_1f 0 2032 2032: Used 1 time : Accepted (17 < 90) uniquify 0 
 DSP resource Status: p_1_out_20 0 2032 2032: Used 1 time : Accepted (19 < 90) uniquify 0 
 DSP resource Status: p_1_out_21 0 2032 2032: Used 1 time : Accepted (20 < 90) uniquify 0 
 DSP resource Status: p_1_out_22 0 2032 2032: Used 1 time : Accepted (21 < 90) uniquify 0 
 DSP resource Status: p_1_out_23 0 2032 2032: Used 1 time : Accepted (22 < 90) uniquify 0 
 DSP resource Status: p_1_out_24 0 2032 2032: Used 1 time : Accepted (23 < 90) uniquify 0 
 DSP resource Status: p_1_out_25 0 2032 2032: Used 1 time : Accepted (24 < 90) uniquify 0 
 DSP resource Status: p_1_out_26 0 2032 2032: Used 1 time : Accepted (25 < 90) uniquify 0 
 DSP resource Status: p_1_out_27 0 2032 2032: Used 1 time : Accepted (26 < 90) uniquify 0 
 DSP resource Status: p_1_out_28 0 2032 2032: Used 1 time : Accepted (27 < 90) uniquify 0 
 DSP resource Status: p_1_out_29 0 2032 2032: Used 1 time : Accepted (28 < 90) uniquify 0 
 DSP resource Status: p_1_out_2a 0 2032 2032: Used 1 time : Accepted (29 < 90) uniquify 0 
 DSP resource Status: p_1_out_2b 0 2032 2032: Used 1 time : Accepted (30 < 90) uniquify 0 
 DSP resource Status: p_1_out_2c 0 2032 2032: Used 1 time : Accepted (31 < 90) uniquify 0 
 DSP resource Status: p_1_out_2d 0 2032 2032: Used 1 time : Accepted (32 < 90) uniquify 0 
 DSP resource Status: p_1_out_2e 0 2032 2032: Used 1 time : Accepted (33 < 90) uniquify 0 
 DSP resource Status: p_1_out_2f 0 2032 2032: Used 1 time : Accepted (34 < 90) uniquify 0 
 DSP resource Status: p_1_out_30 0 2032 2032: Used 1 time : Accepted (36 < 90) uniquify 0 
 DSP resource Status: p_1_out_31 0 2032 2032: Used 1 time : Accepted (37 < 90) uniquify 0 
 DSP resource Status: p_1_out_32 0 2032 2032: Used 1 time : Accepted (38 < 90) uniquify 0 
 DSP resource Status: p_1_out_33 0 2032 2032: Used 1 time : Accepted (39 < 90) uniquify 0 
 DSP resource Status: p_1_out_34 0 2032 2032: Used 1 time : Accepted (40 < 90) uniquify 0 
 DSP resource Status: p_1_out_35 0 2032 2032: Used 1 time : Accepted (41 < 90) uniquify 0 
 DSP resource Status: p_1_out_36 0 2032 2032: Used 1 time : Accepted (42 < 90) uniquify 0 
 DSP resource Status: p_1_out_37 0 2032 2032: Used 1 time : Accepted (43 < 90) uniquify 0 
 DSP resource Status: p_1_out_38 0 2032 2032: Used 1 time : Accepted (44 < 90) uniquify 0 
 DSP resource Status: p_1_out_39 0 2032 2032: Used 1 time : Accepted (45 < 90) uniquify 0 
 DSP resource Status: p_1_out_3a 0 2032 2032: Used 1 time : Accepted (46 < 90) uniquify 0 
 DSP resource Status: p_1_out_3b 0 2032 2032: Used 1 time : Accepted (47 < 90) uniquify 0 
 DSP resource Status: p_1_out_3c 0 2032 2032: Used 1 time : Accepted (48 < 90) uniquify 0 
 DSP resource Status: p_1_out_3d 0 2032 2032: Used 1 time : Accepted (49 < 90) uniquify 0 
 DSP resource Status: p_1_out_3e 0 2032 2032: Used 1 time : Accepted (50 < 90) uniquify 0 
 DSP resource Status: p_1_out_3f 0 2032 2032: Used 1 time : Accepted (51 < 90) uniquify 0 
 DSP resource Status: p_1_out_40 0 2032 2032: Used 1 time : Accepted (53 < 90) uniquify 0 
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
 DSP resource Status: p_1_out_41 0 2032 2032: Used 1 time : Accepted (54 < 90) uniquify 0 
 DSP resource Status: p_1_out_42 0 2032 2032: Used 1 time : Accepted (55 < 90) uniquify 0 
 DSP resource Status: p_1_out_43 0 2032 2032: Used 1 time : Accepted (56 < 90) uniquify 0 
 DSP resource Status: p_1_out_44 0 2032 2032: Used 1 time : Accepted (57 < 90) uniquify 0 
 DSP resource Status: p_1_out_45 0 2032 2032: Used 1 time : Accepted (58 < 90) uniquify 0 
 DSP resource Status: p_1_out_46 0 2032 2032: Used 1 time : Accepted (59 < 90) uniquify 0 
 DSP resource Status: p_1_out_47 0 2032 2032: Used 1 time : Accepted (60 < 90) uniquify 0 
 DSP resource Status: p_1_out_48 0 2032 2032: Used 1 time : Accepted (61 < 90) uniquify 0 
 DSP resource Status: p_1_out_49 0 2032 2032: Used 1 time : Accepted (62 < 90) uniquify 0 
 DSP resource Status: p_1_out_4a 0 2032 2032: Used 1 time : Accepted (63 < 90) uniquify 0 
 DSP resource Status: p_1_out_4b 0 2032 2032: Used 1 time : Accepted (64 < 90) uniquify 0 
 DSP resource Status: p_1_out_4c 0 2032 2032: Used 1 time : Accepted (65 < 90) uniquify 0 
 DSP resource Status: p_1_out_4d 0 2032 2032: Used 1 time : Accepted (66 < 90) uniquify 0 
 DSP resource Status: p_1_out_4e 0 2032 2032: Used 1 time : Accepted (67 < 90) uniquify 0 
 DSP resource Status: p_1_out_4f 0 2032 2032: Used 1 time : Accepted (68 < 90) uniquify 0 
 DSP resource Status: p_1_out_50 0 2032 2032: Used 1 time : Accepted (70 < 90) uniquify 0 
 DSP resource Status: p_1_out_51 0 2032 2032: Used 1 time : Accepted (71 < 90) uniquify 0 
 DSP resource Status: p_1_out_52 0 2032 2032: Used 1 time : Accepted (72 < 90) uniquify 0 
 DSP resource Status: p_1_out_53 0 2032 2032: Used 1 time : Accepted (73 < 90) uniquify 0 
 DSP resource Status: p_1_out_54 0 2032 2032: Used 1 time : Accepted (74 < 90) uniquify 0 
 DSP resource Status: p_1_out_55 0 2032 2032: Used 1 time : Accepted (75 < 90) uniquify 0 
 DSP resource Status: p_1_out_56 0 2032 2032: Used 1 time : Accepted (76 < 90) uniquify 0 
 DSP resource Status: p_1_out_57 0 2032 2032: Used 1 time : Accepted (77 < 90) uniquify 0 
 DSP resource Status: p_1_out_58 0 2032 2032: Used 1 time : Accepted (78 < 90) uniquify 0 
 DSP resource Status: p_1_out_59 0 2032 2032: Used 1 time : Accepted (79 < 90) uniquify 0 
 DSP resource Status: p_1_out_5a 0 2032 2032: Used 1 time : Accepted (80 < 90) uniquify 0 
 DSP resource Status: p_1_out_5b 0 2032 2032: Used 1 time : Accepted (81 < 90) uniquify 0 
 DSP resource Status: p_1_out_5c 0 2032 2032: Used 1 time : Accepted (82 < 90) uniquify 0 
 DSP resource Status: p_1_out_5d 0 2032 2032: Used 1 time : Accepted (83 < 90) uniquify 0 
 DSP resource Status: p_1_out_5e 0 2032 2032: Used 1 time : Accepted (84 < 90) uniquify 0 
 DSP resource Status: p_1_out_5f 0 2032 2032: Used 1 time : Accepted (85 < 90) uniquify 0 
 DSP resource Status: p_1_out_60 0 2032 2032: Used 1 time : Accepted (87 < 90) uniquify 0 
 DSP resource Status: p_1_out_61 0 2032 2032: Used 1 time : Accepted (88 < 90) uniquify 0 
 DSP resource Status: p_1_out_62 0 2032 2032: Used 1 time : Accepted (89 < 90) uniquify 0 
 DSP resource Status: p_1_out_63 0 2032 2032: Used 1 time : Accepted (90 < 90) uniquify 0 
 DSP resource Status: p_1_out_64 0 2032 2032: Used 1 time : Rejected (91 > 90) uniquify 0 
 DSP resource Status: p_1_out_65 0 2032 2032: Used 1 time : Rejected (92 > 90) uniquify 0 
 DSP resource Status: p_1_out_66 0 2032 2032: Used 1 time : Rejected (93 > 90) uniquify 0 
 DSP resource Status: p_1_out_67 0 2032 2032: Used 1 time : Rejected (94 > 90) uniquify 0 
 DSP resource Status: p_1_out_68 0 2032 2032: Used 1 time : Rejected (95 > 90) uniquify 0 
 DSP resource Status: p_1_out_69 0 2032 2032: Used 1 time : Rejected (96 > 90) uniquify 0 
 DSP resource Status: p_1_out_6a 0 2032 2032: Used 1 time : Rejected (97 > 90) uniquify 0 
 DSP resource Status: p_1_out_6b 0 2032 2032: Used 1 time : Rejected (98 > 90) uniquify 0 
 DSP resource Status: p_1_out_6c 0 2032 2032: Used 1 time : Rejected (99 > 90) uniquify 0 
 DSP resource Status: p_1_out_6d 0 2032 2032: Used 1 time : Rejected (100 > 90) uniquify 0 
 DSP resource Status: p_1_out_6e 0 2032 2032: Used 1 time : Rejected (101 > 90) uniquify 0 
 DSP resource Status: p_1_out_6f 0 2032 2032: Used 1 time : Rejected (102 > 90) uniquify 0 
 DSP resource Status: p_1_out_70 0 2032 2032: Used 1 time : Rejected (104 > 90) uniquify 0 
 DSP resource Status: p_1_out_71 0 2032 2032: Used 1 time : Rejected (105 > 90) uniquify 0 
 DSP resource Status: p_1_out_72 0 2032 2032: Used 1 time : Rejected (106 > 90) uniquify 0 
 DSP resource Status: p_1_out_73 0 2032 2032: Used 1 time : Rejected (107 > 90) uniquify 0 
 DSP resource Status: p_1_out_74 0 2032 2032: Used 1 time : Rejected (108 > 90) uniquify 0 
 DSP resource Status: p_1_out_75 0 2032 2032: Used 1 time : Rejected (109 > 90) uniquify 0 
 DSP resource Status: p_1_out_76 0 2032 2032: Used 1 time : Rejected (110 > 90) uniquify 0 
 DSP resource Status: p_1_out_77 0 2032 2032: Used 1 time : Rejected (111 > 90) uniquify 0 
 DSP resource Status: p_1_out_78 0 2032 2032: Used 1 time : Rejected (112 > 90) uniquify 0 
 DSP resource Status: p_1_out_79 0 2032 2032: Used 1 time : Rejected (113 > 90) uniquify 0 
 DSP resource Status: p_1_out_7a 0 2032 2032: Used 1 time : Rejected (114 > 90) uniquify 0 
 DSP resource Status: p_1_out_7b 0 2032 2032: Used 1 time : Rejected (115 > 90) uniquify 0 
 DSP resource Status: p_1_out_7c 0 2032 2032: Used 1 time : Rejected (116 > 90) uniquify 0 
 DSP resource Status: p_1_out_7d 0 2032 2032: Used 1 time : Rejected (117 > 90) uniquify 0 
 DSP resource Status: p_1_out_7e 0 2032 2032: Used 1 time : Rejected (118 > 90) uniquify 0 
 DSP resource Status: p_1_out_7f 0 2032 2032: Used 1 time : Rejected (119 > 90) uniquify 0 
 DSP resource Status: p_1_out_80 0 2032 2032: Used 1 time : Rejected (121 > 90) uniquify 0 
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name         | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|matrix_mult_8x8_dsp | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+--------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1379.867 ; gain = 871.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 1407.836 ; gain = 899.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:01:11 . Memory (MB): peak = 1748.699 ; gain = 1240.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:11 ; elapsed = 00:01:17 . Memory (MB): peak = 1748.699 ; gain = 1240.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:11 ; elapsed = 00:01:17 . Memory (MB): peak = 1748.699 ; gain = 1240.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:12 ; elapsed = 00:01:19 . Memory (MB): peak = 1748.699 ; gain = 1240.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:12 ; elapsed = 00:01:19 . Memory (MB): peak = 1748.699 ; gain = 1240.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:12 ; elapsed = 00:01:19 . Memory (MB): peak = 1748.699 ; gain = 1240.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:12 ; elapsed = 00:01:19 . Memory (MB): peak = 1748.699 ; gain = 1240.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name         | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|matrix_mult_8x8_dsp | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
+--------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
|2     |blk_mem_gen_1 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |blk_mem_gen |     2|
|3     |BUFG        |     2|
|4     |CARRY4      |  1845|
|5     |DSP48E1     |    76|
|6     |LUT1        |    81|
|7     |LUT2        |  4720|
|8     |LUT3        |  1882|
|9     |LUT4        |  1853|
|10    |LUT5        |  1040|
|11    |LUT6        |  4925|
|12    |MUXF7       |   333|
|13    |MUXF8       |    64|
|14    |FDCE        |  1351|
|15    |FDRE        |  8254|
|16    |FDSE        |   228|
|17    |IBUF        |     5|
|18    |OBUF        |    11|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:13 ; elapsed = 00:01:19 . Memory (MB): peak = 1748.699 ; gain = 1240.336
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:00 ; elapsed = 00:01:15 . Memory (MB): peak = 1748.699 ; gain = 1145.805
Synthesis Optimization Complete : Time (s): cpu = 00:01:13 ; elapsed = 00:01:19 . Memory (MB): peak = 1748.699 ; gain = 1240.336
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.238 . Memory (MB): peak = 1748.699 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2318 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1748.699 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: fb7870f8
INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 204 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1748.699 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/College - IIT Gn/Sem 4/Digital Systems/JPEG-Compression-Project/jaskirat/combined_everyhting/project_1/project_1.runs/synth_1/topmodule.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file topmodule_utilization_synth.rpt -pb topmodule_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 16 14:05:02 2025...
