// Seed: 821347830
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_9;
  wire id_10;
  wire id_11 = 1;
  wire id_12;
  assign id_6 = 1;
endmodule
macromodule module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_16 = 1;
  module_0(
      id_6, id_11, id_15, id_11, id_14, id_2, id_11, id_4
  );
  wire id_17;
  wire id_18 = id_5;
  assign id_15 = id_5;
  assign id_11 = id_6;
  always_comb assign id_2.id_9 = 1;
  wire id_19;
  wire id_20;
  wire id_21;
endmodule
