from myhdl import *

def ram(dout, din, addr, we, clk, depth=2):
    """  Ram model """
    
    mem = [Signal(intbv(0)[8:]) for i in range(depth)]
    
    @always(clk.posedge)
    def write():
        if we:
            mem[addr].next = din
                
    @always_comb
    def read():
        dout.next = mem[addr]

    return write, read


dout_lf = Signal(intbv(0)[8:])
din_lf = Signal(intbv(0)[8:])
addr_lf = Signal(intbv(0)[7:])
we_lf = Signal(bool(0))

dout_sa = Signal(intbv(0)[8:])
din_sa = Signal(intbv(0)[8:])
addr_sa = Signal(intbv(0)[7:])
we_sa = Signal(bool(0))

dout_rh = Signal(intbv(0)[8:])
din_rh = Signal(intbv(0)[8:])
addr_rh = Signal(intbv(0)[7:])
we_rh = Signal(bool(0))

dout_res = Signal(intbv(0)[8:])
din_res = Signal(intbv(0)[8:])
addr_res = Signal(intbv(0)[7:])
we_res = Signal(bool(0))

clk = Signal(bool(0))

def xx():
    toVerilog.name = 'ram_1'
    toVerilog(ram, dout, din, addr, we, clk)
    toVHDL(ram, dout, din, addr, we, clk)
    
if __name__ == '__main__':
    main()
