INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD_lab/asynchro_d/asynchro_d.srcs/sources_1/new/asynchro_d.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD_lab/asynchro_d/asynchro_d.srcs/sim_1/new/asynchro_d_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD_lab/asynchro_d/asynchro_d.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
