# 计算机组成原理第五次作业

<p align="right">by PB18000227 艾语晨</p>

### 唐书 8.23

##### 在中断处理过程中，“保护现场”需要完成哪些任务，如何实现？

> Answer :

保护现场需要保存断点和寄存器内容。前者用于记录当前位置，用于恢复或者查找错误；后者是当前程序执行情况和数据

断点保存通过中断隐指令（硬件向量法、软件查询法）完成，寄存器内容通过中断服务程序ISR完成，通过`push`指令压栈或`store`指令写入存储器

### 唐书 8.24

##### 现有 A、B、C、D 四个中断源，其优先级从高到低按 A$\to$B$\to$C$\to$D 的顺序排列。若中断服务程序的执行时间为20µs，根据下图所示时间轴给出的中断源请求中断的时刻，画出CPU执行程序的轨迹。

##### <img src="/Users/lapland/Library/Application Support/typora-user-images/Screenshot 2020-05-04 at 12.17.25 PM.png" alt="Screenshot 2020-05-04 at 12.17.25 PM" style="zoom:50%;" />

> Answer :
>
> 一格为10µs，Blank代表这段时间内CPU空闲

![Screenshot 2020-05-04 at 1.43.00 PM](/Users/lapland/Desktop/Screenshot 2020-05-04 at 1.43.00 PM.png)

### COD 4.25

##### This exercise explores how exception handling affects pipeline design. The first three problems in this exercise refer to the following two instructions:

|        | Instruction 1  | Instruction 2     |
| ------ | -------------- | ----------------- |
| **a.** | `add $0,$1,$2` | `bne $1,$2,Label` |
| **b.** | `lw $2,40($3)` | `nand $1,$2,$3`   |

> **4.25.1** [5] <4.9> Which exceptions can each of these instructions trigger? For each of these exceptions, specify the pipeline stage in which it is detected. 

> Answer :

|        | Instruction 1 | Instruction 2      |
| ------ | ------------- | ------------------ |
| **a.** | 算数溢出      | 跳转指令地址不正确 |
| **b.** | 数据读取错误  | 没有这个指令       |

下表为可能的异常（对照表附在最后）

|        | Instruction 1                                           | Instruction 2              |
| ------ | ------------------------------------------------------- | -------------------------- |
| **a.** | Overflow (EX)                                           | Instruction Bus Error (EX) |
| **b.** | Data Bus Error, TLB Miss Load, Address Error Load (MEM) | RI (ID)                    |

对照表：

![Screenshot 2020-05-04 at 1.53.11 PM](/Users/lapland/Library/Application Support/typora-user-images/Screenshot 2020-05-04 at 1.53.11 PM.png)

