// Seed: 2923554800
macromodule module_0;
  wire [-1 : -1] id_1;
endmodule
module module_1 (
    output tri   id_0,
    input  tri1  id_1,
    output uwire id_2,
    output wor   id_3,
    input  tri1  id_4,
    output uwire id_5
);
  assign id_2 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri1 id_0,
    output tri id_1,
    input wire id_2,
    output supply1 id_3,
    output wire id_4,
    input tri0 id_5,
    input wire id_6,
    input wire id_7
);
  logic [1 : 1] id_9;
  module_0 modCall_1 ();
  parameter id_10 = -1;
  wire id_11;
endmodule
