/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.10
Build    : 1.2.14
Hash     : 9ba1b42
Date     : Oct  5 2024
Type     : Engineering
Log Time   : Mon Oct  7 10:09:18 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 76

#Path 1
Startpoint: design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].Q[0] (dffre clocked by clk)
Endpoint  : design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[0].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                 0.000     0.000
design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].C[0] (dffre)                                            0.890     0.890
design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].Q[0] (dffre) [clock-to-output]                          0.154     1.044
$auto_1085.S[0].in[0] (.names)                                                                                       0.890     1.935
$auto_1085.S[0].out[0] (.names)                                                                                      0.218     2.153
$auto_1085.C[1].p[0] (adder_carry)                                                                                   0.890     3.044
$auto_1085.C[1].cout[0] (adder_carry)                                                                                0.028     3.072
$auto_1085.C[2].cin[0] (adder_carry)                                                                                 0.890     3.962
$auto_1085.C[2].cout[0] (adder_carry)                                                                                0.020     3.982
$auto_1085.C[3].cin[0] (adder_carry)                                                                                 0.890     4.873
$auto_1085.C[3].cout[0] (adder_carry)                                                                                0.020     4.893
$auto_1085.C[4].cin[0] (adder_carry)                                                                                 0.890     5.783
$auto_1085.C[4].cout[0] (adder_carry)                                                                                0.020     5.803
$auto_1085.C[5].cin[0] (adder_carry)                                                                                 0.890     6.694
$auto_1085.C[5].cout[0] (adder_carry)                                                                                0.020     6.714
$auto_1085.C[6].cin[0] (adder_carry)                                                                                 0.890     7.604
$auto_1085.C[6].cout[0] (adder_carry)                                                                                0.020     7.624
$auto_1085.C[7].cin[0] (adder_carry)                                                                                 0.890     8.514
$auto_1085.C[7].cout[0] (adder_carry)                                                                                0.020     8.534
$auto_1085.C[8].cin[0] (adder_carry)                                                                                 0.890     9.425
$auto_1085.C[8].cout[0] (adder_carry)                                                                                0.020     9.445
$auto_1085.C[9].cin[0] (adder_carry)                                                                                 0.890    10.335
$auto_1085.C[9].cout[0] (adder_carry)                                                                                0.020    10.355
$auto_1085.C[10].cin[0] (adder_carry)                                                                                0.890    11.246
$auto_1085.C[10].cout[0] (adder_carry)                                                                               0.020    11.266
$auto_1085.C[11].cin[0] (adder_carry)                                                                                0.890    12.156
$auto_1085.C[11].cout[0] (adder_carry)                                                                               0.020    12.176
$auto_1085.C[12].cin[0] (adder_carry)                                                                                0.890    13.066
$auto_1085.C[12].cout[0] (adder_carry)                                                                               0.020    13.086
$auto_1085.C[13].cin[0] (adder_carry)                                                                                0.890    13.977
$auto_1085.C[13].cout[0] (adder_carry)                                                                               0.020    13.997
$auto_1085.C[14].cin[0] (adder_carry)                                                                                0.890    14.887
$auto_1085.C[14].cout[0] (adder_carry)                                                                               0.020    14.907
$auto_1085.C[15].cin[0] (adder_carry)                                                                                0.890    15.798
$auto_1085.C[15].cout[0] (adder_carry)                                                                               0.020    15.818
$auto_1085.C[16].cin[0] (adder_carry)                                                                                0.890    16.708
$auto_1085.C[16].cout[0] (adder_carry)                                                                               0.020    16.728
$auto_1085.C[17].cin[0] (adder_carry)                                                                                0.890    17.619
$auto_1085.C[17].cout[0] (adder_carry)                                                                               0.020    17.638
$auto_1085.C[18].cin[0] (adder_carry)                                                                                0.890    18.529
$auto_1085.C[18].cout[0] (adder_carry)                                                                               0.020    18.549
$auto_1085.C[19].cin[0] (adder_carry)                                                                                0.890    19.439
$auto_1085.C[19].cout[0] (adder_carry)                                                                               0.020    19.459
$auto_1085.C[20].cin[0] (adder_carry)                                                                                0.890    20.350
$auto_1085.C[20].cout[0] (adder_carry)                                                                               0.020    20.370
$auto_1085.C[21].cin[0] (adder_carry)                                                                                0.890    21.260
$auto_1085.C[21].cout[0] (adder_carry)                                                                               0.020    21.280
$auto_1085.C[22].cin[0] (adder_carry)                                                                                0.890    22.171
$auto_1085.C[22].cout[0] (adder_carry)                                                                               0.020    22.191
$auto_1085.C[23].cin[0] (adder_carry)                                                                                0.890    23.081
$auto_1085.C[23].cout[0] (adder_carry)                                                                               0.020    23.101
$auto_1085.C[24].cin[0] (adder_carry)                                                                                0.890    23.991
$auto_1085.C[24].cout[0] (adder_carry)                                                                               0.020    24.011
$auto_1085.C[25].cin[0] (adder_carry)                                                                                0.890    24.902
$auto_1085.C[25].cout[0] (adder_carry)                                                                               0.020    24.922
$auto_1085.C[26].cin[0] (adder_carry)                                                                                0.890    25.812
$auto_1085.C[26].cout[0] (adder_carry)                                                                               0.020    25.832
$auto_1085.C[27].cin[0] (adder_carry)                                                                                0.890    26.723
$auto_1085.C[27].cout[0] (adder_carry)                                                                               0.020    26.743
$auto_1085.C[28].cin[0] (adder_carry)                                                                                0.890    27.633
$auto_1085.C[28].cout[0] (adder_carry)                                                                               0.020    27.653
$auto_1085.C[29].cin[0] (adder_carry)                                                                                0.890    28.543
$auto_1085.C[29].cout[0] (adder_carry)                                                                               0.020    28.563
$auto_1085.C[30].cin[0] (adder_carry)                                                                                0.890    29.454
$auto_1085.C[30].sumout[0] (adder_carry)                                                                             0.037    29.491
$abc$128410$new_new_n3747__.in[1] (.names)                                                                           0.890    30.381
$abc$128410$new_new_n3747__.out[0] (.names)                                                                          0.197    30.578
$abc$128410$new_new_n3748__.in[0] (.names)                                                                           0.890    31.469
$abc$128410$new_new_n3748__.out[0] (.names)                                                                          0.218    31.687
$abc$128410$new_new_n3749__.in[0] (.names)                                                                           0.890    32.577
$abc$128410$new_new_n3749__.out[0] (.names)                                                                          0.172    32.750
$abc$128410$new_new_n3753__.in[1] (.names)                                                                           0.890    33.640
$abc$128410$new_new_n3753__.out[0] (.names)                                                                          0.152    33.792
$abc$128410$abc$64559$li717_li717.in[1] (.names)                                                                     0.890    34.682
$abc$128410$abc$64559$li717_li717.out[0] (.names)                                                                    0.152    34.834
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[0].D[0] (dffre)                       0.890    35.725
data arrival time                                                                                                             35.725

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                 0.000     0.000
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[0].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                                    0.000     0.890
cell setup time                                                                                                     -0.032     0.859
data required time                                                                                                             0.859
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.859
data arrival time                                                                                                            -35.725
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -34.866


#Path 2
Startpoint: design195_5_10_inst.large_adder_instance547.add_out_reg_2[0].Q[0] (dffre clocked by clk)
Endpoint  : design195_5_10_inst.encoder_instance548.data_out[3].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
design195_5_10_inst.large_adder_instance547.add_out_reg_2[0].C[0] (dffre)                       0.890     0.890
design195_5_10_inst.large_adder_instance547.add_out_reg_2[0].Q[0] (dffre) [clock-to-output]     0.154     1.044
$auto_1127.S[0].in[0] (.names)                                                                  0.890     1.935
$auto_1127.S[0].out[0] (.names)                                                                 0.218     2.153
$auto_1127.C[1].p[0] (adder_carry)                                                              0.890     3.044
$auto_1127.C[1].cout[0] (adder_carry)                                                           0.028     3.072
$auto_1127.C[2].cin[0] (adder_carry)                                                            0.890     3.962
$auto_1127.C[2].cout[0] (adder_carry)                                                           0.020     3.982
$auto_1127.C[3].cin[0] (adder_carry)                                                            0.890     4.873
$auto_1127.C[3].cout[0] (adder_carry)                                                           0.020     4.893
$auto_1127.C[4].cin[0] (adder_carry)                                                            0.890     5.783
$auto_1127.C[4].cout[0] (adder_carry)                                                           0.020     5.803
$auto_1127.C[5].cin[0] (adder_carry)                                                            0.890     6.694
$auto_1127.C[5].cout[0] (adder_carry)                                                           0.020     6.714
$auto_1127.C[6].cin[0] (adder_carry)                                                            0.890     7.604
$auto_1127.C[6].cout[0] (adder_carry)                                                           0.020     7.624
$auto_1127.C[7].cin[0] (adder_carry)                                                            0.890     8.514
$auto_1127.C[7].cout[0] (adder_carry)                                                           0.020     8.534
$auto_1127.C[8].cin[0] (adder_carry)                                                            0.890     9.425
$auto_1127.C[8].cout[0] (adder_carry)                                                           0.020     9.445
$auto_1127.C[9].cin[0] (adder_carry)                                                            0.890    10.335
$auto_1127.C[9].cout[0] (adder_carry)                                                           0.020    10.355
$auto_1127.C[10].cin[0] (adder_carry)                                                           0.890    11.246
$auto_1127.C[10].cout[0] (adder_carry)                                                          0.020    11.266
$auto_1127.C[11].cin[0] (adder_carry)                                                           0.890    12.156
$auto_1127.C[11].cout[0] (adder_carry)                                                          0.020    12.176
$auto_1127.C[12].cin[0] (adder_carry)                                                           0.890    13.066
$auto_1127.C[12].cout[0] (adder_carry)                                                          0.020    13.086
$auto_1127.C[13].cin[0] (adder_carry)                                                           0.890    13.977
$auto_1127.C[13].cout[0] (adder_carry)                                                          0.020    13.997
$auto_1127.C[14].cin[0] (adder_carry)                                                           0.890    14.887
$auto_1127.C[14].cout[0] (adder_carry)                                                          0.020    14.907
$auto_1127.C[15].cin[0] (adder_carry)                                                           0.890    15.798
$auto_1127.C[15].cout[0] (adder_carry)                                                          0.020    15.818
$auto_1127.C[16].cin[0] (adder_carry)                                                           0.890    16.708
$auto_1127.C[16].cout[0] (adder_carry)                                                          0.020    16.728
$auto_1127.C[17].cin[0] (adder_carry)                                                           0.890    17.619
$auto_1127.C[17].cout[0] (adder_carry)                                                          0.020    17.638
$auto_1127.C[18].cin[0] (adder_carry)                                                           0.890    18.529
$auto_1127.C[18].cout[0] (adder_carry)                                                          0.020    18.549
$auto_1127.C[19].cin[0] (adder_carry)                                                           0.890    19.439
$auto_1127.C[19].cout[0] (adder_carry)                                                          0.020    19.459
$auto_1127.C[20].cin[0] (adder_carry)                                                           0.890    20.350
$auto_1127.C[20].cout[0] (adder_carry)                                                          0.020    20.370
$auto_1127.C[21].cin[0] (adder_carry)                                                           0.890    21.260
$auto_1127.C[21].cout[0] (adder_carry)                                                          0.020    21.280
$auto_1127.C[22].cin[0] (adder_carry)                                                           0.890    22.171
$auto_1127.C[22].cout[0] (adder_carry)                                                          0.020    22.191
$auto_1127.C[23].cin[0] (adder_carry)                                                           0.890    23.081
$auto_1127.C[23].cout[0] (adder_carry)                                                          0.020    23.101
$auto_1127.C[24].cin[0] (adder_carry)                                                           0.890    23.991
$auto_1127.C[24].cout[0] (adder_carry)                                                          0.020    24.011
$auto_1127.C[25].cin[0] (adder_carry)                                                           0.890    24.902
$auto_1127.C[25].cout[0] (adder_carry)                                                          0.020    24.922
$auto_1127.C[26].cin[0] (adder_carry)                                                           0.890    25.812
$auto_1127.C[26].cout[0] (adder_carry)                                                          0.020    25.832
$auto_1127.C[27].cin[0] (adder_carry)                                                           0.890    26.723
$auto_1127.C[27].cout[0] (adder_carry)                                                          0.020    26.743
$auto_1127.C[28].cin[0] (adder_carry)                                                           0.890    27.633
$auto_1127.C[28].cout[0] (adder_carry)                                                          0.020    27.653
$auto_1127.C[29].cin[0] (adder_carry)                                                           0.890    28.543
$auto_1127.C[29].cout[0] (adder_carry)                                                          0.020    28.563
$auto_1127.C[30].cin[0] (adder_carry)                                                           0.890    29.454
$auto_1127.C[30].cout[0] (adder_carry)                                                          0.020    29.474
$abc$128410$abc$55512$auto_1127.co.cin[0] (adder_carry)                                         0.890    30.364
$abc$128410$abc$55512$auto_1127.co.sumout[0] (adder_carry)                                      0.037    30.401
$abc$128410$new_new_n2861__.in[0] (.names)                                                      0.890    31.292
$abc$128410$new_new_n2861__.out[0] (.names)                                                     0.218    31.510
$abc$128410$new_new_n2862__.in[0] (.names)                                                      0.890    32.400
$abc$128410$new_new_n2862__.out[0] (.names)                                                     0.172    32.573
$abc$128410$new_new_n2863__.in[0] (.names)                                                      0.890    33.463
$abc$128410$new_new_n2863__.out[0] (.names)                                                     0.172    33.636
$abc$128410$abc$64559$li286_li286.in[1] (.names)                                                0.890    34.526
$abc$128410$abc$64559$li286_li286.out[0] (.names)                                               0.197    34.723
design195_5_10_inst.encoder_instance548.data_out[3].D[0] (dffre)                                0.890    35.614
data arrival time                                                                                        35.614

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
design195_5_10_inst.encoder_instance548.data_out[3].C[0] (dffre)                                0.890     0.890
clock uncertainty                                                                               0.000     0.890
cell setup time                                                                                -0.032     0.859
data required time                                                                                        0.859
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.859
data arrival time                                                                                       -35.614
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -34.755


#Path 3
Startpoint: design195_5_10_inst.large_adder_instance547.add_out_reg_2[0].Q[0] (dffre clocked by clk)
Endpoint  : design195_5_10_inst.encoder_instance548.data_out[10].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
design195_5_10_inst.large_adder_instance547.add_out_reg_2[0].C[0] (dffre)                       0.890     0.890
design195_5_10_inst.large_adder_instance547.add_out_reg_2[0].Q[0] (dffre) [clock-to-output]     0.154     1.044
$auto_1127.S[0].in[0] (.names)                                                                  0.890     1.935
$auto_1127.S[0].out[0] (.names)                                                                 0.218     2.153
$auto_1127.C[1].p[0] (adder_carry)                                                              0.890     3.044
$auto_1127.C[1].cout[0] (adder_carry)                                                           0.028     3.072
$auto_1127.C[2].cin[0] (adder_carry)                                                            0.890     3.962
$auto_1127.C[2].cout[0] (adder_carry)                                                           0.020     3.982
$auto_1127.C[3].cin[0] (adder_carry)                                                            0.890     4.873
$auto_1127.C[3].cout[0] (adder_carry)                                                           0.020     4.893
$auto_1127.C[4].cin[0] (adder_carry)                                                            0.890     5.783
$auto_1127.C[4].cout[0] (adder_carry)                                                           0.020     5.803
$auto_1127.C[5].cin[0] (adder_carry)                                                            0.890     6.694
$auto_1127.C[5].cout[0] (adder_carry)                                                           0.020     6.714
$auto_1127.C[6].cin[0] (adder_carry)                                                            0.890     7.604
$auto_1127.C[6].cout[0] (adder_carry)                                                           0.020     7.624
$auto_1127.C[7].cin[0] (adder_carry)                                                            0.890     8.514
$auto_1127.C[7].cout[0] (adder_carry)                                                           0.020     8.534
$auto_1127.C[8].cin[0] (adder_carry)                                                            0.890     9.425
$auto_1127.C[8].cout[0] (adder_carry)                                                           0.020     9.445
$auto_1127.C[9].cin[0] (adder_carry)                                                            0.890    10.335
$auto_1127.C[9].cout[0] (adder_carry)                                                           0.020    10.355
$auto_1127.C[10].cin[0] (adder_carry)                                                           0.890    11.246
$auto_1127.C[10].cout[0] (adder_carry)                                                          0.020    11.266
$auto_1127.C[11].cin[0] (adder_carry)                                                           0.890    12.156
$auto_1127.C[11].cout[0] (adder_carry)                                                          0.020    12.176
$auto_1127.C[12].cin[0] (adder_carry)                                                           0.890    13.066
$auto_1127.C[12].cout[0] (adder_carry)                                                          0.020    13.086
$auto_1127.C[13].cin[0] (adder_carry)                                                           0.890    13.977
$auto_1127.C[13].cout[0] (adder_carry)                                                          0.020    13.997
$auto_1127.C[14].cin[0] (adder_carry)                                                           0.890    14.887
$auto_1127.C[14].cout[0] (adder_carry)                                                          0.020    14.907
$auto_1127.C[15].cin[0] (adder_carry)                                                           0.890    15.798
$auto_1127.C[15].cout[0] (adder_carry)                                                          0.020    15.818
$auto_1127.C[16].cin[0] (adder_carry)                                                           0.890    16.708
$auto_1127.C[16].cout[0] (adder_carry)                                                          0.020    16.728
$auto_1127.C[17].cin[0] (adder_carry)                                                           0.890    17.619
$auto_1127.C[17].cout[0] (adder_carry)                                                          0.020    17.638
$auto_1127.C[18].cin[0] (adder_carry)                                                           0.890    18.529
$auto_1127.C[18].cout[0] (adder_carry)                                                          0.020    18.549
$auto_1127.C[19].cin[0] (adder_carry)                                                           0.890    19.439
$auto_1127.C[19].cout[0] (adder_carry)                                                          0.020    19.459
$auto_1127.C[20].cin[0] (adder_carry)                                                           0.890    20.350
$auto_1127.C[20].cout[0] (adder_carry)                                                          0.020    20.370
$auto_1127.C[21].cin[0] (adder_carry)                                                           0.890    21.260
$auto_1127.C[21].cout[0] (adder_carry)                                                          0.020    21.280
$auto_1127.C[22].cin[0] (adder_carry)                                                           0.890    22.171
$auto_1127.C[22].cout[0] (adder_carry)                                                          0.020    22.191
$auto_1127.C[23].cin[0] (adder_carry)                                                           0.890    23.081
$auto_1127.C[23].cout[0] (adder_carry)                                                          0.020    23.101
$auto_1127.C[24].cin[0] (adder_carry)                                                           0.890    23.991
$auto_1127.C[24].cout[0] (adder_carry)                                                          0.020    24.011
$auto_1127.C[25].cin[0] (adder_carry)                                                           0.890    24.902
$auto_1127.C[25].cout[0] (adder_carry)                                                          0.020    24.922
$auto_1127.C[26].cin[0] (adder_carry)                                                           0.890    25.812
$auto_1127.C[26].cout[0] (adder_carry)                                                          0.020    25.832
$auto_1127.C[27].cin[0] (adder_carry)                                                           0.890    26.723
$auto_1127.C[27].cout[0] (adder_carry)                                                          0.020    26.743
$auto_1127.C[28].cin[0] (adder_carry)                                                           0.890    27.633
$auto_1127.C[28].cout[0] (adder_carry)                                                          0.020    27.653
$auto_1127.C[29].cin[0] (adder_carry)                                                           0.890    28.543
$auto_1127.C[29].cout[0] (adder_carry)                                                          0.020    28.563
$auto_1127.C[30].cin[0] (adder_carry)                                                           0.890    29.454
$auto_1127.C[30].cout[0] (adder_carry)                                                          0.020    29.474
$abc$128410$abc$55512$auto_1127.co.cin[0] (adder_carry)                                         0.890    30.364
$abc$128410$abc$55512$auto_1127.co.sumout[0] (adder_carry)                                      0.037    30.401
$abc$128410$new_new_n2861__.in[0] (.names)                                                      0.890    31.292
$abc$128410$new_new_n2861__.out[0] (.names)                                                     0.218    31.510
$abc$128410$new_new_n2862__.in[0] (.names)                                                      0.890    32.400
$abc$128410$new_new_n2862__.out[0] (.names)                                                     0.172    32.573
$abc$128410$new_new_n2863__.in[0] (.names)                                                      0.890    33.463
$abc$128410$new_new_n2863__.out[0] (.names)                                                     0.172    33.636
$abc$128410$abc$64559$li287_li287.in[1] (.names)                                                0.890    34.526
$abc$128410$abc$64559$li287_li287.out[0] (.names)                                               0.197    34.723
design195_5_10_inst.encoder_instance548.data_out[10].D[0] (dffre)                               0.890    35.614
data arrival time                                                                                        35.614

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
design195_5_10_inst.encoder_instance548.data_out[10].C[0] (dffre)                               0.890     0.890
clock uncertainty                                                                               0.000     0.890
cell setup time                                                                                -0.032     0.859
data required time                                                                                        0.859
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.859
data arrival time                                                                                       -35.614
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -34.755


#Path 4
Startpoint: design195_5_10_inst.large_adder_instance547.add_out_reg_2[0].Q[0] (dffre clocked by clk)
Endpoint  : design195_5_10_inst.encoder_instance548.data_out[4].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
design195_5_10_inst.large_adder_instance547.add_out_reg_2[0].C[0] (dffre)                       0.890     0.890
design195_5_10_inst.large_adder_instance547.add_out_reg_2[0].Q[0] (dffre) [clock-to-output]     0.154     1.044
$auto_1127.S[0].in[0] (.names)                                                                  0.890     1.935
$auto_1127.S[0].out[0] (.names)                                                                 0.218     2.153
$auto_1127.C[1].p[0] (adder_carry)                                                              0.890     3.044
$auto_1127.C[1].cout[0] (adder_carry)                                                           0.028     3.072
$auto_1127.C[2].cin[0] (adder_carry)                                                            0.890     3.962
$auto_1127.C[2].cout[0] (adder_carry)                                                           0.020     3.982
$auto_1127.C[3].cin[0] (adder_carry)                                                            0.890     4.873
$auto_1127.C[3].cout[0] (adder_carry)                                                           0.020     4.893
$auto_1127.C[4].cin[0] (adder_carry)                                                            0.890     5.783
$auto_1127.C[4].cout[0] (adder_carry)                                                           0.020     5.803
$auto_1127.C[5].cin[0] (adder_carry)                                                            0.890     6.694
$auto_1127.C[5].cout[0] (adder_carry)                                                           0.020     6.714
$auto_1127.C[6].cin[0] (adder_carry)                                                            0.890     7.604
$auto_1127.C[6].cout[0] (adder_carry)                                                           0.020     7.624
$auto_1127.C[7].cin[0] (adder_carry)                                                            0.890     8.514
$auto_1127.C[7].cout[0] (adder_carry)                                                           0.020     8.534
$auto_1127.C[8].cin[0] (adder_carry)                                                            0.890     9.425
$auto_1127.C[8].cout[0] (adder_carry)                                                           0.020     9.445
$auto_1127.C[9].cin[0] (adder_carry)                                                            0.890    10.335
$auto_1127.C[9].cout[0] (adder_carry)                                                           0.020    10.355
$auto_1127.C[10].cin[0] (adder_carry)                                                           0.890    11.246
$auto_1127.C[10].cout[0] (adder_carry)                                                          0.020    11.266
$auto_1127.C[11].cin[0] (adder_carry)                                                           0.890    12.156
$auto_1127.C[11].cout[0] (adder_carry)                                                          0.020    12.176
$auto_1127.C[12].cin[0] (adder_carry)                                                           0.890    13.066
$auto_1127.C[12].cout[0] (adder_carry)                                                          0.020    13.086
$auto_1127.C[13].cin[0] (adder_carry)                                                           0.890    13.977
$auto_1127.C[13].cout[0] (adder_carry)                                                          0.020    13.997
$auto_1127.C[14].cin[0] (adder_carry)                                                           0.890    14.887
$auto_1127.C[14].cout[0] (adder_carry)                                                          0.020    14.907
$auto_1127.C[15].cin[0] (adder_carry)                                                           0.890    15.798
$auto_1127.C[15].cout[0] (adder_carry)                                                          0.020    15.818
$auto_1127.C[16].cin[0] (adder_carry)                                                           0.890    16.708
$auto_1127.C[16].cout[0] (adder_carry)                                                          0.020    16.728
$auto_1127.C[17].cin[0] (adder_carry)                                                           0.890    17.619
$auto_1127.C[17].cout[0] (adder_carry)                                                          0.020    17.638
$auto_1127.C[18].cin[0] (adder_carry)                                                           0.890    18.529
$auto_1127.C[18].cout[0] (adder_carry)                                                          0.020    18.549
$auto_1127.C[19].cin[0] (adder_carry)                                                           0.890    19.439
$auto_1127.C[19].cout[0] (adder_carry)                                                          0.020    19.459
$auto_1127.C[20].cin[0] (adder_carry)                                                           0.890    20.350
$auto_1127.C[20].cout[0] (adder_carry)                                                          0.020    20.370
$auto_1127.C[21].cin[0] (adder_carry)                                                           0.890    21.260
$auto_1127.C[21].cout[0] (adder_carry)                                                          0.020    21.280
$auto_1127.C[22].cin[0] (adder_carry)                                                           0.890    22.171
$auto_1127.C[22].cout[0] (adder_carry)                                                          0.020    22.191
$auto_1127.C[23].cin[0] (adder_carry)                                                           0.890    23.081
$auto_1127.C[23].cout[0] (adder_carry)                                                          0.020    23.101
$auto_1127.C[24].cin[0] (adder_carry)                                                           0.890    23.991
$auto_1127.C[24].cout[0] (adder_carry)                                                          0.020    24.011
$auto_1127.C[25].cin[0] (adder_carry)                                                           0.890    24.902
$auto_1127.C[25].cout[0] (adder_carry)                                                          0.020    24.922
$auto_1127.C[26].cin[0] (adder_carry)                                                           0.890    25.812
$auto_1127.C[26].cout[0] (adder_carry)                                                          0.020    25.832
$auto_1127.C[27].cin[0] (adder_carry)                                                           0.890    26.723
$auto_1127.C[27].cout[0] (adder_carry)                                                          0.020    26.743
$auto_1127.C[28].cin[0] (adder_carry)                                                           0.890    27.633
$auto_1127.C[28].cout[0] (adder_carry)                                                          0.020    27.653
$auto_1127.C[29].cin[0] (adder_carry)                                                           0.890    28.543
$auto_1127.C[29].cout[0] (adder_carry)                                                          0.020    28.563
$auto_1127.C[30].cin[0] (adder_carry)                                                           0.890    29.454
$auto_1127.C[30].cout[0] (adder_carry)                                                          0.020    29.474
$abc$128410$abc$55512$auto_1127.co.cin[0] (adder_carry)                                         0.890    30.364
$abc$128410$abc$55512$auto_1127.co.sumout[0] (adder_carry)                                      0.037    30.401
$abc$128410$new_new_n2861__.in[0] (.names)                                                      0.890    31.292
$abc$128410$new_new_n2861__.out[0] (.names)                                                     0.218    31.510
$abc$128410$new_new_n2862__.in[0] (.names)                                                      0.890    32.400
$abc$128410$new_new_n2862__.out[0] (.names)                                                     0.172    32.573
$abc$128410$new_new_n2863__.in[0] (.names)                                                      0.890    33.463
$abc$128410$new_new_n2863__.out[0] (.names)                                                     0.172    33.636
$abc$128410$abc$64559$li288_li288.in[1] (.names)                                                0.890    34.526
$abc$128410$abc$64559$li288_li288.out[0] (.names)                                               0.197    34.723
design195_5_10_inst.encoder_instance548.data_out[4].D[0] (dffre)                                0.890    35.614
data arrival time                                                                                        35.614

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
design195_5_10_inst.encoder_instance548.data_out[4].C[0] (dffre)                                0.890     0.890
clock uncertainty                                                                               0.000     0.890
cell setup time                                                                                -0.032     0.859
data required time                                                                                        0.859
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.859
data arrival time                                                                                       -35.614
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -34.755


#Path 5
Startpoint: design195_5_10_inst.large_adder_instance547.add_out_reg_2[0].Q[0] (dffre clocked by clk)
Endpoint  : design195_5_10_inst.encoder_instance548.data_out[11].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
design195_5_10_inst.large_adder_instance547.add_out_reg_2[0].C[0] (dffre)                       0.890     0.890
design195_5_10_inst.large_adder_instance547.add_out_reg_2[0].Q[0] (dffre) [clock-to-output]     0.154     1.044
$auto_1127.S[0].in[0] (.names)                                                                  0.890     1.935
$auto_1127.S[0].out[0] (.names)                                                                 0.218     2.153
$auto_1127.C[1].p[0] (adder_carry)                                                              0.890     3.044
$auto_1127.C[1].cout[0] (adder_carry)                                                           0.028     3.072
$auto_1127.C[2].cin[0] (adder_carry)                                                            0.890     3.962
$auto_1127.C[2].cout[0] (adder_carry)                                                           0.020     3.982
$auto_1127.C[3].cin[0] (adder_carry)                                                            0.890     4.873
$auto_1127.C[3].cout[0] (adder_carry)                                                           0.020     4.893
$auto_1127.C[4].cin[0] (adder_carry)                                                            0.890     5.783
$auto_1127.C[4].cout[0] (adder_carry)                                                           0.020     5.803
$auto_1127.C[5].cin[0] (adder_carry)                                                            0.890     6.694
$auto_1127.C[5].cout[0] (adder_carry)                                                           0.020     6.714
$auto_1127.C[6].cin[0] (adder_carry)                                                            0.890     7.604
$auto_1127.C[6].cout[0] (adder_carry)                                                           0.020     7.624
$auto_1127.C[7].cin[0] (adder_carry)                                                            0.890     8.514
$auto_1127.C[7].cout[0] (adder_carry)                                                           0.020     8.534
$auto_1127.C[8].cin[0] (adder_carry)                                                            0.890     9.425
$auto_1127.C[8].cout[0] (adder_carry)                                                           0.020     9.445
$auto_1127.C[9].cin[0] (adder_carry)                                                            0.890    10.335
$auto_1127.C[9].cout[0] (adder_carry)                                                           0.020    10.355
$auto_1127.C[10].cin[0] (adder_carry)                                                           0.890    11.246
$auto_1127.C[10].cout[0] (adder_carry)                                                          0.020    11.266
$auto_1127.C[11].cin[0] (adder_carry)                                                           0.890    12.156
$auto_1127.C[11].cout[0] (adder_carry)                                                          0.020    12.176
$auto_1127.C[12].cin[0] (adder_carry)                                                           0.890    13.066
$auto_1127.C[12].cout[0] (adder_carry)                                                          0.020    13.086
$auto_1127.C[13].cin[0] (adder_carry)                                                           0.890    13.977
$auto_1127.C[13].cout[0] (adder_carry)                                                          0.020    13.997
$auto_1127.C[14].cin[0] (adder_carry)                                                           0.890    14.887
$auto_1127.C[14].cout[0] (adder_carry)                                                          0.020    14.907
$auto_1127.C[15].cin[0] (adder_carry)                                                           0.890    15.798
$auto_1127.C[15].cout[0] (adder_carry)                                                          0.020    15.818
$auto_1127.C[16].cin[0] (adder_carry)                                                           0.890    16.708
$auto_1127.C[16].cout[0] (adder_carry)                                                          0.020    16.728
$auto_1127.C[17].cin[0] (adder_carry)                                                           0.890    17.619
$auto_1127.C[17].cout[0] (adder_carry)                                                          0.020    17.638
$auto_1127.C[18].cin[0] (adder_carry)                                                           0.890    18.529
$auto_1127.C[18].cout[0] (adder_carry)                                                          0.020    18.549
$auto_1127.C[19].cin[0] (adder_carry)                                                           0.890    19.439
$auto_1127.C[19].cout[0] (adder_carry)                                                          0.020    19.459
$auto_1127.C[20].cin[0] (adder_carry)                                                           0.890    20.350
$auto_1127.C[20].cout[0] (adder_carry)                                                          0.020    20.370
$auto_1127.C[21].cin[0] (adder_carry)                                                           0.890    21.260
$auto_1127.C[21].cout[0] (adder_carry)                                                          0.020    21.280
$auto_1127.C[22].cin[0] (adder_carry)                                                           0.890    22.171
$auto_1127.C[22].cout[0] (adder_carry)                                                          0.020    22.191
$auto_1127.C[23].cin[0] (adder_carry)                                                           0.890    23.081
$auto_1127.C[23].cout[0] (adder_carry)                                                          0.020    23.101
$auto_1127.C[24].cin[0] (adder_carry)                                                           0.890    23.991
$auto_1127.C[24].cout[0] (adder_carry)                                                          0.020    24.011
$auto_1127.C[25].cin[0] (adder_carry)                                                           0.890    24.902
$auto_1127.C[25].cout[0] (adder_carry)                                                          0.020    24.922
$auto_1127.C[26].cin[0] (adder_carry)                                                           0.890    25.812
$auto_1127.C[26].cout[0] (adder_carry)                                                          0.020    25.832
$auto_1127.C[27].cin[0] (adder_carry)                                                           0.890    26.723
$auto_1127.C[27].cout[0] (adder_carry)                                                          0.020    26.743
$auto_1127.C[28].cin[0] (adder_carry)                                                           0.890    27.633
$auto_1127.C[28].cout[0] (adder_carry)                                                          0.020    27.653
$auto_1127.C[29].cin[0] (adder_carry)                                                           0.890    28.543
$auto_1127.C[29].cout[0] (adder_carry)                                                          0.020    28.563
$auto_1127.C[30].cin[0] (adder_carry)                                                           0.890    29.454
$auto_1127.C[30].cout[0] (adder_carry)                                                          0.020    29.474
$abc$128410$abc$55512$auto_1127.co.cin[0] (adder_carry)                                         0.890    30.364
$abc$128410$abc$55512$auto_1127.co.sumout[0] (adder_carry)                                      0.037    30.401
$abc$128410$new_new_n2861__.in[0] (.names)                                                      0.890    31.292
$abc$128410$new_new_n2861__.out[0] (.names)                                                     0.218    31.510
$abc$128410$new_new_n2862__.in[0] (.names)                                                      0.890    32.400
$abc$128410$new_new_n2862__.out[0] (.names)                                                     0.172    32.573
$abc$128410$new_new_n2863__.in[0] (.names)                                                      0.890    33.463
$abc$128410$new_new_n2863__.out[0] (.names)                                                     0.172    33.636
$abc$128410$abc$64559$li289_li289.in[1] (.names)                                                0.890    34.526
$abc$128410$abc$64559$li289_li289.out[0] (.names)                                               0.197    34.723
design195_5_10_inst.encoder_instance548.data_out[11].D[0] (dffre)                               0.890    35.614
data arrival time                                                                                        35.614

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
design195_5_10_inst.encoder_instance548.data_out[11].C[0] (dffre)                               0.890     0.890
clock uncertainty                                                                               0.000     0.890
cell setup time                                                                                -0.032     0.859
data required time                                                                                        0.859
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.859
data arrival time                                                                                       -35.614
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -34.755


#Path 6
Startpoint: design195_5_10_inst.large_adder_instance547.add_out_reg_2[0].Q[0] (dffre clocked by clk)
Endpoint  : design195_5_10_inst.encoder_instance548.data_out[23].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
design195_5_10_inst.large_adder_instance547.add_out_reg_2[0].C[0] (dffre)                       0.890     0.890
design195_5_10_inst.large_adder_instance547.add_out_reg_2[0].Q[0] (dffre) [clock-to-output]     0.154     1.044
$auto_1127.S[0].in[0] (.names)                                                                  0.890     1.935
$auto_1127.S[0].out[0] (.names)                                                                 0.218     2.153
$auto_1127.C[1].p[0] (adder_carry)                                                              0.890     3.044
$auto_1127.C[1].cout[0] (adder_carry)                                                           0.028     3.072
$auto_1127.C[2].cin[0] (adder_carry)                                                            0.890     3.962
$auto_1127.C[2].cout[0] (adder_carry)                                                           0.020     3.982
$auto_1127.C[3].cin[0] (adder_carry)                                                            0.890     4.873
$auto_1127.C[3].cout[0] (adder_carry)                                                           0.020     4.893
$auto_1127.C[4].cin[0] (adder_carry)                                                            0.890     5.783
$auto_1127.C[4].cout[0] (adder_carry)                                                           0.020     5.803
$auto_1127.C[5].cin[0] (adder_carry)                                                            0.890     6.694
$auto_1127.C[5].cout[0] (adder_carry)                                                           0.020     6.714
$auto_1127.C[6].cin[0] (adder_carry)                                                            0.890     7.604
$auto_1127.C[6].cout[0] (adder_carry)                                                           0.020     7.624
$auto_1127.C[7].cin[0] (adder_carry)                                                            0.890     8.514
$auto_1127.C[7].cout[0] (adder_carry)                                                           0.020     8.534
$auto_1127.C[8].cin[0] (adder_carry)                                                            0.890     9.425
$auto_1127.C[8].cout[0] (adder_carry)                                                           0.020     9.445
$auto_1127.C[9].cin[0] (adder_carry)                                                            0.890    10.335
$auto_1127.C[9].cout[0] (adder_carry)                                                           0.020    10.355
$auto_1127.C[10].cin[0] (adder_carry)                                                           0.890    11.246
$auto_1127.C[10].cout[0] (adder_carry)                                                          0.020    11.266
$auto_1127.C[11].cin[0] (adder_carry)                                                           0.890    12.156
$auto_1127.C[11].cout[0] (adder_carry)                                                          0.020    12.176
$auto_1127.C[12].cin[0] (adder_carry)                                                           0.890    13.066
$auto_1127.C[12].cout[0] (adder_carry)                                                          0.020    13.086
$auto_1127.C[13].cin[0] (adder_carry)                                                           0.890    13.977
$auto_1127.C[13].cout[0] (adder_carry)                                                          0.020    13.997
$auto_1127.C[14].cin[0] (adder_carry)                                                           0.890    14.887
$auto_1127.C[14].cout[0] (adder_carry)                                                          0.020    14.907
$auto_1127.C[15].cin[0] (adder_carry)                                                           0.890    15.798
$auto_1127.C[15].cout[0] (adder_carry)                                                          0.020    15.818
$auto_1127.C[16].cin[0] (adder_carry)                                                           0.890    16.708
$auto_1127.C[16].cout[0] (adder_carry)                                                          0.020    16.728
$auto_1127.C[17].cin[0] (adder_carry)                                                           0.890    17.619
$auto_1127.C[17].cout[0] (adder_carry)                                                          0.020    17.638
$auto_1127.C[18].cin[0] (adder_carry)                                                           0.890    18.529
$auto_1127.C[18].cout[0] (adder_carry)                                                          0.020    18.549
$auto_1127.C[19].cin[0] (adder_carry)                                                           0.890    19.439
$auto_1127.C[19].cout[0] (adder_carry)                                                          0.020    19.459
$auto_1127.C[20].cin[0] (adder_carry)                                                           0.890    20.350
$auto_1127.C[20].cout[0] (adder_carry)                                                          0.020    20.370
$auto_1127.C[21].cin[0] (adder_carry)                                                           0.890    21.260
$auto_1127.C[21].cout[0] (adder_carry)                                                          0.020    21.280
$auto_1127.C[22].cin[0] (adder_carry)                                                           0.890    22.171
$auto_1127.C[22].cout[0] (adder_carry)                                                          0.020    22.191
$auto_1127.C[23].cin[0] (adder_carry)                                                           0.890    23.081
$auto_1127.C[23].cout[0] (adder_carry)                                                          0.020    23.101
$auto_1127.C[24].cin[0] (adder_carry)                                                           0.890    23.991
$auto_1127.C[24].cout[0] (adder_carry)                                                          0.020    24.011
$auto_1127.C[25].cin[0] (adder_carry)                                                           0.890    24.902
$auto_1127.C[25].cout[0] (adder_carry)                                                          0.020    24.922
$auto_1127.C[26].cin[0] (adder_carry)                                                           0.890    25.812
$auto_1127.C[26].cout[0] (adder_carry)                                                          0.020    25.832
$auto_1127.C[27].cin[0] (adder_carry)                                                           0.890    26.723
$auto_1127.C[27].cout[0] (adder_carry)                                                          0.020    26.743
$auto_1127.C[28].cin[0] (adder_carry)                                                           0.890    27.633
$auto_1127.C[28].cout[0] (adder_carry)                                                          0.020    27.653
$auto_1127.C[29].cin[0] (adder_carry)                                                           0.890    28.543
$auto_1127.C[29].cout[0] (adder_carry)                                                          0.020    28.563
$auto_1127.C[30].cin[0] (adder_carry)                                                           0.890    29.454
$auto_1127.C[30].cout[0] (adder_carry)                                                          0.020    29.474
$abc$128410$abc$55512$auto_1127.co.cin[0] (adder_carry)                                         0.890    30.364
$abc$128410$abc$55512$auto_1127.co.sumout[0] (adder_carry)                                      0.037    30.401
$abc$128410$new_new_n2861__.in[0] (.names)                                                      0.890    31.292
$abc$128410$new_new_n2861__.out[0] (.names)                                                     0.218    31.510
$abc$128410$new_new_n2862__.in[0] (.names)                                                      0.890    32.400
$abc$128410$new_new_n2862__.out[0] (.names)                                                     0.172    32.573
$abc$128410$new_new_n2863__.in[0] (.names)                                                      0.890    33.463
$abc$128410$new_new_n2863__.out[0] (.names)                                                     0.172    33.636
$abc$128410$abc$64559$li290_li290.in[1] (.names)                                                0.890    34.526
$abc$128410$abc$64559$li290_li290.out[0] (.names)                                               0.197    34.723
design195_5_10_inst.encoder_instance548.data_out[23].D[0] (dffre)                               0.890    35.614
data arrival time                                                                                        35.614

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
design195_5_10_inst.encoder_instance548.data_out[23].C[0] (dffre)                               0.890     0.890
clock uncertainty                                                                               0.000     0.890
cell setup time                                                                                -0.032     0.859
data required time                                                                                        0.859
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.859
data arrival time                                                                                       -35.614
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -34.755


#Path 7
Startpoint: design195_5_10_inst.large_adder_instance547.add_out_reg_2[0].Q[0] (dffre clocked by clk)
Endpoint  : design195_5_10_inst.encoder_instance548.data_out[18].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
design195_5_10_inst.large_adder_instance547.add_out_reg_2[0].C[0] (dffre)                       0.890     0.890
design195_5_10_inst.large_adder_instance547.add_out_reg_2[0].Q[0] (dffre) [clock-to-output]     0.154     1.044
$auto_1127.S[0].in[0] (.names)                                                                  0.890     1.935
$auto_1127.S[0].out[0] (.names)                                                                 0.218     2.153
$auto_1127.C[1].p[0] (adder_carry)                                                              0.890     3.044
$auto_1127.C[1].cout[0] (adder_carry)                                                           0.028     3.072
$auto_1127.C[2].cin[0] (adder_carry)                                                            0.890     3.962
$auto_1127.C[2].cout[0] (adder_carry)                                                           0.020     3.982
$auto_1127.C[3].cin[0] (adder_carry)                                                            0.890     4.873
$auto_1127.C[3].cout[0] (adder_carry)                                                           0.020     4.893
$auto_1127.C[4].cin[0] (adder_carry)                                                            0.890     5.783
$auto_1127.C[4].cout[0] (adder_carry)                                                           0.020     5.803
$auto_1127.C[5].cin[0] (adder_carry)                                                            0.890     6.694
$auto_1127.C[5].cout[0] (adder_carry)                                                           0.020     6.714
$auto_1127.C[6].cin[0] (adder_carry)                                                            0.890     7.604
$auto_1127.C[6].cout[0] (adder_carry)                                                           0.020     7.624
$auto_1127.C[7].cin[0] (adder_carry)                                                            0.890     8.514
$auto_1127.C[7].cout[0] (adder_carry)                                                           0.020     8.534
$auto_1127.C[8].cin[0] (adder_carry)                                                            0.890     9.425
$auto_1127.C[8].cout[0] (adder_carry)                                                           0.020     9.445
$auto_1127.C[9].cin[0] (adder_carry)                                                            0.890    10.335
$auto_1127.C[9].cout[0] (adder_carry)                                                           0.020    10.355
$auto_1127.C[10].cin[0] (adder_carry)                                                           0.890    11.246
$auto_1127.C[10].cout[0] (adder_carry)                                                          0.020    11.266
$auto_1127.C[11].cin[0] (adder_carry)                                                           0.890    12.156
$auto_1127.C[11].cout[0] (adder_carry)                                                          0.020    12.176
$auto_1127.C[12].cin[0] (adder_carry)                                                           0.890    13.066
$auto_1127.C[12].cout[0] (adder_carry)                                                          0.020    13.086
$auto_1127.C[13].cin[0] (adder_carry)                                                           0.890    13.977
$auto_1127.C[13].cout[0] (adder_carry)                                                          0.020    13.997
$auto_1127.C[14].cin[0] (adder_carry)                                                           0.890    14.887
$auto_1127.C[14].cout[0] (adder_carry)                                                          0.020    14.907
$auto_1127.C[15].cin[0] (adder_carry)                                                           0.890    15.798
$auto_1127.C[15].cout[0] (adder_carry)                                                          0.020    15.818
$auto_1127.C[16].cin[0] (adder_carry)                                                           0.890    16.708
$auto_1127.C[16].cout[0] (adder_carry)                                                          0.020    16.728
$auto_1127.C[17].cin[0] (adder_carry)                                                           0.890    17.619
$auto_1127.C[17].cout[0] (adder_carry)                                                          0.020    17.638
$auto_1127.C[18].cin[0] (adder_carry)                                                           0.890    18.529
$auto_1127.C[18].cout[0] (adder_carry)                                                          0.020    18.549
$auto_1127.C[19].cin[0] (adder_carry)                                                           0.890    19.439
$auto_1127.C[19].cout[0] (adder_carry)                                                          0.020    19.459
$auto_1127.C[20].cin[0] (adder_carry)                                                           0.890    20.350
$auto_1127.C[20].cout[0] (adder_carry)                                                          0.020    20.370
$auto_1127.C[21].cin[0] (adder_carry)                                                           0.890    21.260
$auto_1127.C[21].cout[0] (adder_carry)                                                          0.020    21.280
$auto_1127.C[22].cin[0] (adder_carry)                                                           0.890    22.171
$auto_1127.C[22].cout[0] (adder_carry)                                                          0.020    22.191
$auto_1127.C[23].cin[0] (adder_carry)                                                           0.890    23.081
$auto_1127.C[23].cout[0] (adder_carry)                                                          0.020    23.101
$auto_1127.C[24].cin[0] (adder_carry)                                                           0.890    23.991
$auto_1127.C[24].cout[0] (adder_carry)                                                          0.020    24.011
$auto_1127.C[25].cin[0] (adder_carry)                                                           0.890    24.902
$auto_1127.C[25].cout[0] (adder_carry)                                                          0.020    24.922
$auto_1127.C[26].cin[0] (adder_carry)                                                           0.890    25.812
$auto_1127.C[26].cout[0] (adder_carry)                                                          0.020    25.832
$auto_1127.C[27].cin[0] (adder_carry)                                                           0.890    26.723
$auto_1127.C[27].cout[0] (adder_carry)                                                          0.020    26.743
$auto_1127.C[28].cin[0] (adder_carry)                                                           0.890    27.633
$auto_1127.C[28].cout[0] (adder_carry)                                                          0.020    27.653
$auto_1127.C[29].cin[0] (adder_carry)                                                           0.890    28.543
$auto_1127.C[29].cout[0] (adder_carry)                                                          0.020    28.563
$auto_1127.C[30].cin[0] (adder_carry)                                                           0.890    29.454
$auto_1127.C[30].cout[0] (adder_carry)                                                          0.020    29.474
$abc$128410$abc$55512$auto_1127.co.cin[0] (adder_carry)                                         0.890    30.364
$abc$128410$abc$55512$auto_1127.co.sumout[0] (adder_carry)                                      0.037    30.401
$abc$128410$new_new_n2861__.in[0] (.names)                                                      0.890    31.292
$abc$128410$new_new_n2861__.out[0] (.names)                                                     0.218    31.510
$abc$128410$new_new_n2862__.in[0] (.names)                                                      0.890    32.400
$abc$128410$new_new_n2862__.out[0] (.names)                                                     0.172    32.573
$abc$128410$new_new_n2863__.in[0] (.names)                                                      0.890    33.463
$abc$128410$new_new_n2863__.out[0] (.names)                                                     0.172    33.636
$abc$128410$abc$64559$li291_li291.in[1] (.names)                                                0.890    34.526
$abc$128410$abc$64559$li291_li291.out[0] (.names)                                               0.197    34.723
design195_5_10_inst.encoder_instance548.data_out[18].D[0] (dffre)                               0.890    35.614
data arrival time                                                                                        35.614

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
design195_5_10_inst.encoder_instance548.data_out[18].C[0] (dffre)                               0.890     0.890
clock uncertainty                                                                               0.000     0.890
cell setup time                                                                                -0.032     0.859
data required time                                                                                        0.859
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.859
data arrival time                                                                                       -35.614
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -34.755


#Path 8
Startpoint: design195_5_10_inst.large_adder_instance547.add_out_reg_2[0].Q[0] (dffre clocked by clk)
Endpoint  : design195_5_10_inst.encoder_instance548.data_out[22].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
design195_5_10_inst.large_adder_instance547.add_out_reg_2[0].C[0] (dffre)                       0.890     0.890
design195_5_10_inst.large_adder_instance547.add_out_reg_2[0].Q[0] (dffre) [clock-to-output]     0.154     1.044
$auto_1127.S[0].in[0] (.names)                                                                  0.890     1.935
$auto_1127.S[0].out[0] (.names)                                                                 0.218     2.153
$auto_1127.C[1].p[0] (adder_carry)                                                              0.890     3.044
$auto_1127.C[1].cout[0] (adder_carry)                                                           0.028     3.072
$auto_1127.C[2].cin[0] (adder_carry)                                                            0.890     3.962
$auto_1127.C[2].cout[0] (adder_carry)                                                           0.020     3.982
$auto_1127.C[3].cin[0] (adder_carry)                                                            0.890     4.873
$auto_1127.C[3].cout[0] (adder_carry)                                                           0.020     4.893
$auto_1127.C[4].cin[0] (adder_carry)                                                            0.890     5.783
$auto_1127.C[4].cout[0] (adder_carry)                                                           0.020     5.803
$auto_1127.C[5].cin[0] (adder_carry)                                                            0.890     6.694
$auto_1127.C[5].cout[0] (adder_carry)                                                           0.020     6.714
$auto_1127.C[6].cin[0] (adder_carry)                                                            0.890     7.604
$auto_1127.C[6].cout[0] (adder_carry)                                                           0.020     7.624
$auto_1127.C[7].cin[0] (adder_carry)                                                            0.890     8.514
$auto_1127.C[7].cout[0] (adder_carry)                                                           0.020     8.534
$auto_1127.C[8].cin[0] (adder_carry)                                                            0.890     9.425
$auto_1127.C[8].cout[0] (adder_carry)                                                           0.020     9.445
$auto_1127.C[9].cin[0] (adder_carry)                                                            0.890    10.335
$auto_1127.C[9].cout[0] (adder_carry)                                                           0.020    10.355
$auto_1127.C[10].cin[0] (adder_carry)                                                           0.890    11.246
$auto_1127.C[10].cout[0] (adder_carry)                                                          0.020    11.266
$auto_1127.C[11].cin[0] (adder_carry)                                                           0.890    12.156
$auto_1127.C[11].cout[0] (adder_carry)                                                          0.020    12.176
$auto_1127.C[12].cin[0] (adder_carry)                                                           0.890    13.066
$auto_1127.C[12].cout[0] (adder_carry)                                                          0.020    13.086
$auto_1127.C[13].cin[0] (adder_carry)                                                           0.890    13.977
$auto_1127.C[13].cout[0] (adder_carry)                                                          0.020    13.997
$auto_1127.C[14].cin[0] (adder_carry)                                                           0.890    14.887
$auto_1127.C[14].cout[0] (adder_carry)                                                          0.020    14.907
$auto_1127.C[15].cin[0] (adder_carry)                                                           0.890    15.798
$auto_1127.C[15].cout[0] (adder_carry)                                                          0.020    15.818
$auto_1127.C[16].cin[0] (adder_carry)                                                           0.890    16.708
$auto_1127.C[16].cout[0] (adder_carry)                                                          0.020    16.728
$auto_1127.C[17].cin[0] (adder_carry)                                                           0.890    17.619
$auto_1127.C[17].cout[0] (adder_carry)                                                          0.020    17.638
$auto_1127.C[18].cin[0] (adder_carry)                                                           0.890    18.529
$auto_1127.C[18].cout[0] (adder_carry)                                                          0.020    18.549
$auto_1127.C[19].cin[0] (adder_carry)                                                           0.890    19.439
$auto_1127.C[19].cout[0] (adder_carry)                                                          0.020    19.459
$auto_1127.C[20].cin[0] (adder_carry)                                                           0.890    20.350
$auto_1127.C[20].cout[0] (adder_carry)                                                          0.020    20.370
$auto_1127.C[21].cin[0] (adder_carry)                                                           0.890    21.260
$auto_1127.C[21].cout[0] (adder_carry)                                                          0.020    21.280
$auto_1127.C[22].cin[0] (adder_carry)                                                           0.890    22.171
$auto_1127.C[22].cout[0] (adder_carry)                                                          0.020    22.191
$auto_1127.C[23].cin[0] (adder_carry)                                                           0.890    23.081
$auto_1127.C[23].cout[0] (adder_carry)                                                          0.020    23.101
$auto_1127.C[24].cin[0] (adder_carry)                                                           0.890    23.991
$auto_1127.C[24].cout[0] (adder_carry)                                                          0.020    24.011
$auto_1127.C[25].cin[0] (adder_carry)                                                           0.890    24.902
$auto_1127.C[25].cout[0] (adder_carry)                                                          0.020    24.922
$auto_1127.C[26].cin[0] (adder_carry)                                                           0.890    25.812
$auto_1127.C[26].cout[0] (adder_carry)                                                          0.020    25.832
$auto_1127.C[27].cin[0] (adder_carry)                                                           0.890    26.723
$auto_1127.C[27].cout[0] (adder_carry)                                                          0.020    26.743
$auto_1127.C[28].cin[0] (adder_carry)                                                           0.890    27.633
$auto_1127.C[28].cout[0] (adder_carry)                                                          0.020    27.653
$auto_1127.C[29].cin[0] (adder_carry)                                                           0.890    28.543
$auto_1127.C[29].cout[0] (adder_carry)                                                          0.020    28.563
$auto_1127.C[30].cin[0] (adder_carry)                                                           0.890    29.454
$auto_1127.C[30].cout[0] (adder_carry)                                                          0.020    29.474
$abc$128410$abc$55512$auto_1127.co.cin[0] (adder_carry)                                         0.890    30.364
$abc$128410$abc$55512$auto_1127.co.sumout[0] (adder_carry)                                      0.037    30.401
$abc$128410$new_new_n2861__.in[0] (.names)                                                      0.890    31.292
$abc$128410$new_new_n2861__.out[0] (.names)                                                     0.218    31.510
$abc$128410$new_new_n2862__.in[0] (.names)                                                      0.890    32.400
$abc$128410$new_new_n2862__.out[0] (.names)                                                     0.172    32.573
$abc$128410$new_new_n2863__.in[0] (.names)                                                      0.890    33.463
$abc$128410$new_new_n2863__.out[0] (.names)                                                     0.172    33.636
$abc$128410$abc$64559$li292_li292.in[1] (.names)                                                0.890    34.526
$abc$128410$abc$64559$li292_li292.out[0] (.names)                                               0.197    34.723
design195_5_10_inst.encoder_instance548.data_out[22].D[0] (dffre)                               0.890    35.614
data arrival time                                                                                        35.614

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
design195_5_10_inst.encoder_instance548.data_out[22].C[0] (dffre)                               0.890     0.890
clock uncertainty                                                                               0.000     0.890
cell setup time                                                                                -0.032     0.859
data required time                                                                                        0.859
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.859
data arrival time                                                                                       -35.614
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -34.755


#Path 9
Startpoint: design195_5_10_inst.large_adder_instance547.add_out_reg_2[0].Q[0] (dffre clocked by clk)
Endpoint  : design195_5_10_inst.encoder_instance548.data_out[2].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
design195_5_10_inst.large_adder_instance547.add_out_reg_2[0].C[0] (dffre)                       0.890     0.890
design195_5_10_inst.large_adder_instance547.add_out_reg_2[0].Q[0] (dffre) [clock-to-output]     0.154     1.044
$auto_1127.S[0].in[0] (.names)                                                                  0.890     1.935
$auto_1127.S[0].out[0] (.names)                                                                 0.218     2.153
$auto_1127.C[1].p[0] (adder_carry)                                                              0.890     3.044
$auto_1127.C[1].cout[0] (adder_carry)                                                           0.028     3.072
$auto_1127.C[2].cin[0] (adder_carry)                                                            0.890     3.962
$auto_1127.C[2].cout[0] (adder_carry)                                                           0.020     3.982
$auto_1127.C[3].cin[0] (adder_carry)                                                            0.890     4.873
$auto_1127.C[3].cout[0] (adder_carry)                                                           0.020     4.893
$auto_1127.C[4].cin[0] (adder_carry)                                                            0.890     5.783
$auto_1127.C[4].cout[0] (adder_carry)                                                           0.020     5.803
$auto_1127.C[5].cin[0] (adder_carry)                                                            0.890     6.694
$auto_1127.C[5].cout[0] (adder_carry)                                                           0.020     6.714
$auto_1127.C[6].cin[0] (adder_carry)                                                            0.890     7.604
$auto_1127.C[6].cout[0] (adder_carry)                                                           0.020     7.624
$auto_1127.C[7].cin[0] (adder_carry)                                                            0.890     8.514
$auto_1127.C[7].cout[0] (adder_carry)                                                           0.020     8.534
$auto_1127.C[8].cin[0] (adder_carry)                                                            0.890     9.425
$auto_1127.C[8].cout[0] (adder_carry)                                                           0.020     9.445
$auto_1127.C[9].cin[0] (adder_carry)                                                            0.890    10.335
$auto_1127.C[9].cout[0] (adder_carry)                                                           0.020    10.355
$auto_1127.C[10].cin[0] (adder_carry)                                                           0.890    11.246
$auto_1127.C[10].cout[0] (adder_carry)                                                          0.020    11.266
$auto_1127.C[11].cin[0] (adder_carry)                                                           0.890    12.156
$auto_1127.C[11].cout[0] (adder_carry)                                                          0.020    12.176
$auto_1127.C[12].cin[0] (adder_carry)                                                           0.890    13.066
$auto_1127.C[12].cout[0] (adder_carry)                                                          0.020    13.086
$auto_1127.C[13].cin[0] (adder_carry)                                                           0.890    13.977
$auto_1127.C[13].cout[0] (adder_carry)                                                          0.020    13.997
$auto_1127.C[14].cin[0] (adder_carry)                                                           0.890    14.887
$auto_1127.C[14].cout[0] (adder_carry)                                                          0.020    14.907
$auto_1127.C[15].cin[0] (adder_carry)                                                           0.890    15.798
$auto_1127.C[15].cout[0] (adder_carry)                                                          0.020    15.818
$auto_1127.C[16].cin[0] (adder_carry)                                                           0.890    16.708
$auto_1127.C[16].cout[0] (adder_carry)                                                          0.020    16.728
$auto_1127.C[17].cin[0] (adder_carry)                                                           0.890    17.619
$auto_1127.C[17].cout[0] (adder_carry)                                                          0.020    17.638
$auto_1127.C[18].cin[0] (adder_carry)                                                           0.890    18.529
$auto_1127.C[18].cout[0] (adder_carry)                                                          0.020    18.549
$auto_1127.C[19].cin[0] (adder_carry)                                                           0.890    19.439
$auto_1127.C[19].cout[0] (adder_carry)                                                          0.020    19.459
$auto_1127.C[20].cin[0] (adder_carry)                                                           0.890    20.350
$auto_1127.C[20].cout[0] (adder_carry)                                                          0.020    20.370
$auto_1127.C[21].cin[0] (adder_carry)                                                           0.890    21.260
$auto_1127.C[21].cout[0] (adder_carry)                                                          0.020    21.280
$auto_1127.C[22].cin[0] (adder_carry)                                                           0.890    22.171
$auto_1127.C[22].cout[0] (adder_carry)                                                          0.020    22.191
$auto_1127.C[23].cin[0] (adder_carry)                                                           0.890    23.081
$auto_1127.C[23].cout[0] (adder_carry)                                                          0.020    23.101
$auto_1127.C[24].cin[0] (adder_carry)                                                           0.890    23.991
$auto_1127.C[24].cout[0] (adder_carry)                                                          0.020    24.011
$auto_1127.C[25].cin[0] (adder_carry)                                                           0.890    24.902
$auto_1127.C[25].cout[0] (adder_carry)                                                          0.020    24.922
$auto_1127.C[26].cin[0] (adder_carry)                                                           0.890    25.812
$auto_1127.C[26].cout[0] (adder_carry)                                                          0.020    25.832
$auto_1127.C[27].cin[0] (adder_carry)                                                           0.890    26.723
$auto_1127.C[27].cout[0] (adder_carry)                                                          0.020    26.743
$auto_1127.C[28].cin[0] (adder_carry)                                                           0.890    27.633
$auto_1127.C[28].cout[0] (adder_carry)                                                          0.020    27.653
$auto_1127.C[29].cin[0] (adder_carry)                                                           0.890    28.543
$auto_1127.C[29].cout[0] (adder_carry)                                                          0.020    28.563
$auto_1127.C[30].cin[0] (adder_carry)                                                           0.890    29.454
$auto_1127.C[30].cout[0] (adder_carry)                                                          0.020    29.474
$abc$128410$abc$55512$auto_1127.co.cin[0] (adder_carry)                                         0.890    30.364
$abc$128410$abc$55512$auto_1127.co.sumout[0] (adder_carry)                                      0.037    30.401
$abc$128410$new_new_n2861__.in[0] (.names)                                                      0.890    31.292
$abc$128410$new_new_n2861__.out[0] (.names)                                                     0.218    31.510
$abc$128410$new_new_n2862__.in[0] (.names)                                                      0.890    32.400
$abc$128410$new_new_n2862__.out[0] (.names)                                                     0.172    32.573
$abc$128410$new_new_n2863__.in[0] (.names)                                                      0.890    33.463
$abc$128410$new_new_n2863__.out[0] (.names)                                                     0.172    33.636
$abc$128410$abc$64559$li285_li285.in[1] (.names)                                                0.890    34.526
$abc$128410$abc$64559$li285_li285.out[0] (.names)                                               0.152    34.678
design195_5_10_inst.encoder_instance548.data_out[2].D[0] (dffre)                                0.890    35.568
data arrival time                                                                                        35.568

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
design195_5_10_inst.encoder_instance548.data_out[2].C[0] (dffre)                                0.890     0.890
clock uncertainty                                                                               0.000     0.890
cell setup time                                                                                -0.032     0.859
data required time                                                                                        0.859
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.859
data arrival time                                                                                       -35.568
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -34.710


#Path 10
Startpoint: design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].Q[0] (dffre clocked by clk)
Endpoint  : design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[31].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                  0.000     0.000
design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].C[0] (dffre)                                             0.890     0.890
design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].Q[0] (dffre) [clock-to-output]                           0.154     1.044
$auto_1085.S[0].in[0] (.names)                                                                                        0.890     1.935
$auto_1085.S[0].out[0] (.names)                                                                                       0.218     2.153
$auto_1085.C[1].p[0] (adder_carry)                                                                                    0.890     3.044
$auto_1085.C[1].cout[0] (adder_carry)                                                                                 0.028     3.072
$auto_1085.C[2].cin[0] (adder_carry)                                                                                  0.890     3.962
$auto_1085.C[2].cout[0] (adder_carry)                                                                                 0.020     3.982
$auto_1085.C[3].cin[0] (adder_carry)                                                                                  0.890     4.873
$auto_1085.C[3].cout[0] (adder_carry)                                                                                 0.020     4.893
$auto_1085.C[4].cin[0] (adder_carry)                                                                                  0.890     5.783
$auto_1085.C[4].cout[0] (adder_carry)                                                                                 0.020     5.803
$auto_1085.C[5].cin[0] (adder_carry)                                                                                  0.890     6.694
$auto_1085.C[5].cout[0] (adder_carry)                                                                                 0.020     6.714
$auto_1085.C[6].cin[0] (adder_carry)                                                                                  0.890     7.604
$auto_1085.C[6].cout[0] (adder_carry)                                                                                 0.020     7.624
$auto_1085.C[7].cin[0] (adder_carry)                                                                                  0.890     8.514
$auto_1085.C[7].cout[0] (adder_carry)                                                                                 0.020     8.534
$auto_1085.C[8].cin[0] (adder_carry)                                                                                  0.890     9.425
$auto_1085.C[8].cout[0] (adder_carry)                                                                                 0.020     9.445
$auto_1085.C[9].cin[0] (adder_carry)                                                                                  0.890    10.335
$auto_1085.C[9].cout[0] (adder_carry)                                                                                 0.020    10.355
$auto_1085.C[10].cin[0] (adder_carry)                                                                                 0.890    11.246
$auto_1085.C[10].cout[0] (adder_carry)                                                                                0.020    11.266
$auto_1085.C[11].cin[0] (adder_carry)                                                                                 0.890    12.156
$auto_1085.C[11].cout[0] (adder_carry)                                                                                0.020    12.176
$auto_1085.C[12].cin[0] (adder_carry)                                                                                 0.890    13.066
$auto_1085.C[12].cout[0] (adder_carry)                                                                                0.020    13.086
$auto_1085.C[13].cin[0] (adder_carry)                                                                                 0.890    13.977
$auto_1085.C[13].cout[0] (adder_carry)                                                                                0.020    13.997
$auto_1085.C[14].cin[0] (adder_carry)                                                                                 0.890    14.887
$auto_1085.C[14].cout[0] (adder_carry)                                                                                0.020    14.907
$auto_1085.C[15].cin[0] (adder_carry)                                                                                 0.890    15.798
$auto_1085.C[15].cout[0] (adder_carry)                                                                                0.020    15.818
$auto_1085.C[16].cin[0] (adder_carry)                                                                                 0.890    16.708
$auto_1085.C[16].cout[0] (adder_carry)                                                                                0.020    16.728
$auto_1085.C[17].cin[0] (adder_carry)                                                                                 0.890    17.619
$auto_1085.C[17].cout[0] (adder_carry)                                                                                0.020    17.638
$auto_1085.C[18].cin[0] (adder_carry)                                                                                 0.890    18.529
$auto_1085.C[18].cout[0] (adder_carry)                                                                                0.020    18.549
$auto_1085.C[19].cin[0] (adder_carry)                                                                                 0.890    19.439
$auto_1085.C[19].cout[0] (adder_carry)                                                                                0.020    19.459
$auto_1085.C[20].cin[0] (adder_carry)                                                                                 0.890    20.350
$auto_1085.C[20].cout[0] (adder_carry)                                                                                0.020    20.370
$auto_1085.C[21].cin[0] (adder_carry)                                                                                 0.890    21.260
$auto_1085.C[21].cout[0] (adder_carry)                                                                                0.020    21.280
$auto_1085.C[22].cin[0] (adder_carry)                                                                                 0.890    22.171
$auto_1085.C[22].cout[0] (adder_carry)                                                                                0.020    22.191
$auto_1085.C[23].cin[0] (adder_carry)                                                                                 0.890    23.081
$auto_1085.C[23].cout[0] (adder_carry)                                                                                0.020    23.101
$auto_1085.C[24].cin[0] (adder_carry)                                                                                 0.890    23.991
$auto_1085.C[24].cout[0] (adder_carry)                                                                                0.020    24.011
$auto_1085.C[25].cin[0] (adder_carry)                                                                                 0.890    24.902
$auto_1085.C[25].cout[0] (adder_carry)                                                                                0.020    24.922
$auto_1085.C[26].cin[0] (adder_carry)                                                                                 0.890    25.812
$auto_1085.C[26].cout[0] (adder_carry)                                                                                0.020    25.832
$auto_1085.C[27].cin[0] (adder_carry)                                                                                 0.890    26.723
$auto_1085.C[27].cout[0] (adder_carry)                                                                                0.020    26.743
$auto_1085.C[28].cin[0] (adder_carry)                                                                                 0.890    27.633
$auto_1085.C[28].cout[0] (adder_carry)                                                                                0.020    27.653
$auto_1085.C[29].cin[0] (adder_carry)                                                                                 0.890    28.543
$auto_1085.C[29].cout[0] (adder_carry)                                                                                0.020    28.563
$auto_1085.C[30].cin[0] (adder_carry)                                                                                 0.890    29.454
$auto_1085.C[30].cout[0] (adder_carry)                                                                                0.020    29.474
$abc$128410$abc$55512$auto_1085.co.cin[0] (adder_carry)                                                               0.890    30.364
$abc$128410$abc$55512$auto_1085.co.sumout[0] (adder_carry)                                                            0.037    30.401
$abc$128410$new_new_n3744__.in[3] (.names)                                                                            0.890    31.292
$abc$128410$new_new_n3744__.out[0] (.names)                                                                           0.136    31.427
$abc$128410$abc$64559$li748_li748.in[1] (.names)                                                                      0.890    32.318
$abc$128410$abc$64559$li748_li748.out[0] (.names)                                                                     0.197    32.515
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[31].D[0] (dffre)                       0.890    33.405
data arrival time                                                                                                              33.405

clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                  0.000     0.000
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[31].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                                     0.000     0.890
cell setup time                                                                                                      -0.032     0.859
data required time                                                                                                              0.859
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              0.859
data arrival time                                                                                                             -33.405
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -32.546


#Path 11
Startpoint: design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].Q[0] (dffre clocked by clk)
Endpoint  : design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[30].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                  0.000     0.000
design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].C[0] (dffre)                                             0.890     0.890
design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].Q[0] (dffre) [clock-to-output]                           0.154     1.044
$auto_1085.S[0].in[0] (.names)                                                                                        0.890     1.935
$auto_1085.S[0].out[0] (.names)                                                                                       0.218     2.153
$auto_1085.C[1].p[0] (adder_carry)                                                                                    0.890     3.044
$auto_1085.C[1].cout[0] (adder_carry)                                                                                 0.028     3.072
$auto_1085.C[2].cin[0] (adder_carry)                                                                                  0.890     3.962
$auto_1085.C[2].cout[0] (adder_carry)                                                                                 0.020     3.982
$auto_1085.C[3].cin[0] (adder_carry)                                                                                  0.890     4.873
$auto_1085.C[3].cout[0] (adder_carry)                                                                                 0.020     4.893
$auto_1085.C[4].cin[0] (adder_carry)                                                                                  0.890     5.783
$auto_1085.C[4].cout[0] (adder_carry)                                                                                 0.020     5.803
$auto_1085.C[5].cin[0] (adder_carry)                                                                                  0.890     6.694
$auto_1085.C[5].cout[0] (adder_carry)                                                                                 0.020     6.714
$auto_1085.C[6].cin[0] (adder_carry)                                                                                  0.890     7.604
$auto_1085.C[6].cout[0] (adder_carry)                                                                                 0.020     7.624
$auto_1085.C[7].cin[0] (adder_carry)                                                                                  0.890     8.514
$auto_1085.C[7].cout[0] (adder_carry)                                                                                 0.020     8.534
$auto_1085.C[8].cin[0] (adder_carry)                                                                                  0.890     9.425
$auto_1085.C[8].cout[0] (adder_carry)                                                                                 0.020     9.445
$auto_1085.C[9].cin[0] (adder_carry)                                                                                  0.890    10.335
$auto_1085.C[9].cout[0] (adder_carry)                                                                                 0.020    10.355
$auto_1085.C[10].cin[0] (adder_carry)                                                                                 0.890    11.246
$auto_1085.C[10].cout[0] (adder_carry)                                                                                0.020    11.266
$auto_1085.C[11].cin[0] (adder_carry)                                                                                 0.890    12.156
$auto_1085.C[11].cout[0] (adder_carry)                                                                                0.020    12.176
$auto_1085.C[12].cin[0] (adder_carry)                                                                                 0.890    13.066
$auto_1085.C[12].cout[0] (adder_carry)                                                                                0.020    13.086
$auto_1085.C[13].cin[0] (adder_carry)                                                                                 0.890    13.977
$auto_1085.C[13].cout[0] (adder_carry)                                                                                0.020    13.997
$auto_1085.C[14].cin[0] (adder_carry)                                                                                 0.890    14.887
$auto_1085.C[14].cout[0] (adder_carry)                                                                                0.020    14.907
$auto_1085.C[15].cin[0] (adder_carry)                                                                                 0.890    15.798
$auto_1085.C[15].cout[0] (adder_carry)                                                                                0.020    15.818
$auto_1085.C[16].cin[0] (adder_carry)                                                                                 0.890    16.708
$auto_1085.C[16].cout[0] (adder_carry)                                                                                0.020    16.728
$auto_1085.C[17].cin[0] (adder_carry)                                                                                 0.890    17.619
$auto_1085.C[17].cout[0] (adder_carry)                                                                                0.020    17.638
$auto_1085.C[18].cin[0] (adder_carry)                                                                                 0.890    18.529
$auto_1085.C[18].cout[0] (adder_carry)                                                                                0.020    18.549
$auto_1085.C[19].cin[0] (adder_carry)                                                                                 0.890    19.439
$auto_1085.C[19].cout[0] (adder_carry)                                                                                0.020    19.459
$auto_1085.C[20].cin[0] (adder_carry)                                                                                 0.890    20.350
$auto_1085.C[20].cout[0] (adder_carry)                                                                                0.020    20.370
$auto_1085.C[21].cin[0] (adder_carry)                                                                                 0.890    21.260
$auto_1085.C[21].cout[0] (adder_carry)                                                                                0.020    21.280
$auto_1085.C[22].cin[0] (adder_carry)                                                                                 0.890    22.171
$auto_1085.C[22].cout[0] (adder_carry)                                                                                0.020    22.191
$auto_1085.C[23].cin[0] (adder_carry)                                                                                 0.890    23.081
$auto_1085.C[23].cout[0] (adder_carry)                                                                                0.020    23.101
$auto_1085.C[24].cin[0] (adder_carry)                                                                                 0.890    23.991
$auto_1085.C[24].cout[0] (adder_carry)                                                                                0.020    24.011
$auto_1085.C[25].cin[0] (adder_carry)                                                                                 0.890    24.902
$auto_1085.C[25].cout[0] (adder_carry)                                                                                0.020    24.922
$auto_1085.C[26].cin[0] (adder_carry)                                                                                 0.890    25.812
$auto_1085.C[26].cout[0] (adder_carry)                                                                                0.020    25.832
$auto_1085.C[27].cin[0] (adder_carry)                                                                                 0.890    26.723
$auto_1085.C[27].cout[0] (adder_carry)                                                                                0.020    26.743
$auto_1085.C[28].cin[0] (adder_carry)                                                                                 0.890    27.633
$auto_1085.C[28].cout[0] (adder_carry)                                                                                0.020    27.653
$auto_1085.C[29].cin[0] (adder_carry)                                                                                 0.890    28.543
$auto_1085.C[29].cout[0] (adder_carry)                                                                                0.020    28.563
$auto_1085.C[30].cin[0] (adder_carry)                                                                                 0.890    29.454
$auto_1085.C[30].sumout[0] (adder_carry)                                                                              0.037    29.491
$abc$128410$abc$64559$li747_li747.in[0] (.names)                                                                      0.890    30.381
$abc$128410$abc$64559$li747_li747.out[0] (.names)                                                                     0.218    30.599
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[30].D[0] (dffre)                       0.890    31.490
data arrival time                                                                                                              31.490

clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                  0.000     0.000
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[30].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                                     0.000     0.890
cell setup time                                                                                                      -0.032     0.859
data required time                                                                                                              0.859
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              0.859
data arrival time                                                                                                             -31.490
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -30.631


#Path 12
Startpoint: design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].Q[0] (dffre clocked by clk)
Endpoint  : design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[29].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                  0.000     0.000
design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].C[0] (dffre)                                             0.890     0.890
design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].Q[0] (dffre) [clock-to-output]                           0.154     1.044
$auto_1085.S[0].in[0] (.names)                                                                                        0.890     1.935
$auto_1085.S[0].out[0] (.names)                                                                                       0.218     2.153
$auto_1085.C[1].p[0] (adder_carry)                                                                                    0.890     3.044
$auto_1085.C[1].cout[0] (adder_carry)                                                                                 0.028     3.072
$auto_1085.C[2].cin[0] (adder_carry)                                                                                  0.890     3.962
$auto_1085.C[2].cout[0] (adder_carry)                                                                                 0.020     3.982
$auto_1085.C[3].cin[0] (adder_carry)                                                                                  0.890     4.873
$auto_1085.C[3].cout[0] (adder_carry)                                                                                 0.020     4.893
$auto_1085.C[4].cin[0] (adder_carry)                                                                                  0.890     5.783
$auto_1085.C[4].cout[0] (adder_carry)                                                                                 0.020     5.803
$auto_1085.C[5].cin[0] (adder_carry)                                                                                  0.890     6.694
$auto_1085.C[5].cout[0] (adder_carry)                                                                                 0.020     6.714
$auto_1085.C[6].cin[0] (adder_carry)                                                                                  0.890     7.604
$auto_1085.C[6].cout[0] (adder_carry)                                                                                 0.020     7.624
$auto_1085.C[7].cin[0] (adder_carry)                                                                                  0.890     8.514
$auto_1085.C[7].cout[0] (adder_carry)                                                                                 0.020     8.534
$auto_1085.C[8].cin[0] (adder_carry)                                                                                  0.890     9.425
$auto_1085.C[8].cout[0] (adder_carry)                                                                                 0.020     9.445
$auto_1085.C[9].cin[0] (adder_carry)                                                                                  0.890    10.335
$auto_1085.C[9].cout[0] (adder_carry)                                                                                 0.020    10.355
$auto_1085.C[10].cin[0] (adder_carry)                                                                                 0.890    11.246
$auto_1085.C[10].cout[0] (adder_carry)                                                                                0.020    11.266
$auto_1085.C[11].cin[0] (adder_carry)                                                                                 0.890    12.156
$auto_1085.C[11].cout[0] (adder_carry)                                                                                0.020    12.176
$auto_1085.C[12].cin[0] (adder_carry)                                                                                 0.890    13.066
$auto_1085.C[12].cout[0] (adder_carry)                                                                                0.020    13.086
$auto_1085.C[13].cin[0] (adder_carry)                                                                                 0.890    13.977
$auto_1085.C[13].cout[0] (adder_carry)                                                                                0.020    13.997
$auto_1085.C[14].cin[0] (adder_carry)                                                                                 0.890    14.887
$auto_1085.C[14].cout[0] (adder_carry)                                                                                0.020    14.907
$auto_1085.C[15].cin[0] (adder_carry)                                                                                 0.890    15.798
$auto_1085.C[15].cout[0] (adder_carry)                                                                                0.020    15.818
$auto_1085.C[16].cin[0] (adder_carry)                                                                                 0.890    16.708
$auto_1085.C[16].cout[0] (adder_carry)                                                                                0.020    16.728
$auto_1085.C[17].cin[0] (adder_carry)                                                                                 0.890    17.619
$auto_1085.C[17].cout[0] (adder_carry)                                                                                0.020    17.638
$auto_1085.C[18].cin[0] (adder_carry)                                                                                 0.890    18.529
$auto_1085.C[18].cout[0] (adder_carry)                                                                                0.020    18.549
$auto_1085.C[19].cin[0] (adder_carry)                                                                                 0.890    19.439
$auto_1085.C[19].cout[0] (adder_carry)                                                                                0.020    19.459
$auto_1085.C[20].cin[0] (adder_carry)                                                                                 0.890    20.350
$auto_1085.C[20].cout[0] (adder_carry)                                                                                0.020    20.370
$auto_1085.C[21].cin[0] (adder_carry)                                                                                 0.890    21.260
$auto_1085.C[21].cout[0] (adder_carry)                                                                                0.020    21.280
$auto_1085.C[22].cin[0] (adder_carry)                                                                                 0.890    22.171
$auto_1085.C[22].cout[0] (adder_carry)                                                                                0.020    22.191
$auto_1085.C[23].cin[0] (adder_carry)                                                                                 0.890    23.081
$auto_1085.C[23].cout[0] (adder_carry)                                                                                0.020    23.101
$auto_1085.C[24].cin[0] (adder_carry)                                                                                 0.890    23.991
$auto_1085.C[24].cout[0] (adder_carry)                                                                                0.020    24.011
$auto_1085.C[25].cin[0] (adder_carry)                                                                                 0.890    24.902
$auto_1085.C[25].cout[0] (adder_carry)                                                                                0.020    24.922
$auto_1085.C[26].cin[0] (adder_carry)                                                                                 0.890    25.812
$auto_1085.C[26].cout[0] (adder_carry)                                                                                0.020    25.832
$auto_1085.C[27].cin[0] (adder_carry)                                                                                 0.890    26.723
$auto_1085.C[27].cout[0] (adder_carry)                                                                                0.020    26.743
$auto_1085.C[28].cin[0] (adder_carry)                                                                                 0.890    27.633
$auto_1085.C[28].cout[0] (adder_carry)                                                                                0.020    27.653
$auto_1085.C[29].cin[0] (adder_carry)                                                                                 0.890    28.543
$auto_1085.C[29].sumout[0] (adder_carry)                                                                              0.037    28.580
$abc$128410$abc$64559$li746_li746.in[0] (.names)                                                                      0.890    29.471
$abc$128410$abc$64559$li746_li746.out[0] (.names)                                                                     0.218    29.689
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[29].D[0] (dffre)                       0.890    30.579
data arrival time                                                                                                              30.579

clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                  0.000     0.000
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[29].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                                     0.000     0.890
cell setup time                                                                                                      -0.032     0.859
data required time                                                                                                              0.859
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              0.859
data arrival time                                                                                                             -30.579
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -29.721


#Path 13
Startpoint: design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].Q[0] (dffre clocked by clk)
Endpoint  : design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[28].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                  0.000     0.000
design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].C[0] (dffre)                                             0.890     0.890
design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].Q[0] (dffre) [clock-to-output]                           0.154     1.044
$auto_1085.S[0].in[0] (.names)                                                                                        0.890     1.935
$auto_1085.S[0].out[0] (.names)                                                                                       0.218     2.153
$auto_1085.C[1].p[0] (adder_carry)                                                                                    0.890     3.044
$auto_1085.C[1].cout[0] (adder_carry)                                                                                 0.028     3.072
$auto_1085.C[2].cin[0] (adder_carry)                                                                                  0.890     3.962
$auto_1085.C[2].cout[0] (adder_carry)                                                                                 0.020     3.982
$auto_1085.C[3].cin[0] (adder_carry)                                                                                  0.890     4.873
$auto_1085.C[3].cout[0] (adder_carry)                                                                                 0.020     4.893
$auto_1085.C[4].cin[0] (adder_carry)                                                                                  0.890     5.783
$auto_1085.C[4].cout[0] (adder_carry)                                                                                 0.020     5.803
$auto_1085.C[5].cin[0] (adder_carry)                                                                                  0.890     6.694
$auto_1085.C[5].cout[0] (adder_carry)                                                                                 0.020     6.714
$auto_1085.C[6].cin[0] (adder_carry)                                                                                  0.890     7.604
$auto_1085.C[6].cout[0] (adder_carry)                                                                                 0.020     7.624
$auto_1085.C[7].cin[0] (adder_carry)                                                                                  0.890     8.514
$auto_1085.C[7].cout[0] (adder_carry)                                                                                 0.020     8.534
$auto_1085.C[8].cin[0] (adder_carry)                                                                                  0.890     9.425
$auto_1085.C[8].cout[0] (adder_carry)                                                                                 0.020     9.445
$auto_1085.C[9].cin[0] (adder_carry)                                                                                  0.890    10.335
$auto_1085.C[9].cout[0] (adder_carry)                                                                                 0.020    10.355
$auto_1085.C[10].cin[0] (adder_carry)                                                                                 0.890    11.246
$auto_1085.C[10].cout[0] (adder_carry)                                                                                0.020    11.266
$auto_1085.C[11].cin[0] (adder_carry)                                                                                 0.890    12.156
$auto_1085.C[11].cout[0] (adder_carry)                                                                                0.020    12.176
$auto_1085.C[12].cin[0] (adder_carry)                                                                                 0.890    13.066
$auto_1085.C[12].cout[0] (adder_carry)                                                                                0.020    13.086
$auto_1085.C[13].cin[0] (adder_carry)                                                                                 0.890    13.977
$auto_1085.C[13].cout[0] (adder_carry)                                                                                0.020    13.997
$auto_1085.C[14].cin[0] (adder_carry)                                                                                 0.890    14.887
$auto_1085.C[14].cout[0] (adder_carry)                                                                                0.020    14.907
$auto_1085.C[15].cin[0] (adder_carry)                                                                                 0.890    15.798
$auto_1085.C[15].cout[0] (adder_carry)                                                                                0.020    15.818
$auto_1085.C[16].cin[0] (adder_carry)                                                                                 0.890    16.708
$auto_1085.C[16].cout[0] (adder_carry)                                                                                0.020    16.728
$auto_1085.C[17].cin[0] (adder_carry)                                                                                 0.890    17.619
$auto_1085.C[17].cout[0] (adder_carry)                                                                                0.020    17.638
$auto_1085.C[18].cin[0] (adder_carry)                                                                                 0.890    18.529
$auto_1085.C[18].cout[0] (adder_carry)                                                                                0.020    18.549
$auto_1085.C[19].cin[0] (adder_carry)                                                                                 0.890    19.439
$auto_1085.C[19].cout[0] (adder_carry)                                                                                0.020    19.459
$auto_1085.C[20].cin[0] (adder_carry)                                                                                 0.890    20.350
$auto_1085.C[20].cout[0] (adder_carry)                                                                                0.020    20.370
$auto_1085.C[21].cin[0] (adder_carry)                                                                                 0.890    21.260
$auto_1085.C[21].cout[0] (adder_carry)                                                                                0.020    21.280
$auto_1085.C[22].cin[0] (adder_carry)                                                                                 0.890    22.171
$auto_1085.C[22].cout[0] (adder_carry)                                                                                0.020    22.191
$auto_1085.C[23].cin[0] (adder_carry)                                                                                 0.890    23.081
$auto_1085.C[23].cout[0] (adder_carry)                                                                                0.020    23.101
$auto_1085.C[24].cin[0] (adder_carry)                                                                                 0.890    23.991
$auto_1085.C[24].cout[0] (adder_carry)                                                                                0.020    24.011
$auto_1085.C[25].cin[0] (adder_carry)                                                                                 0.890    24.902
$auto_1085.C[25].cout[0] (adder_carry)                                                                                0.020    24.922
$auto_1085.C[26].cin[0] (adder_carry)                                                                                 0.890    25.812
$auto_1085.C[26].cout[0] (adder_carry)                                                                                0.020    25.832
$auto_1085.C[27].cin[0] (adder_carry)                                                                                 0.890    26.723
$auto_1085.C[27].cout[0] (adder_carry)                                                                                0.020    26.743
$auto_1085.C[28].cin[0] (adder_carry)                                                                                 0.890    27.633
$auto_1085.C[28].sumout[0] (adder_carry)                                                                              0.037    27.670
$abc$128410$abc$64559$li745_li745.in[0] (.names)                                                                      0.890    28.561
$abc$128410$abc$64559$li745_li745.out[0] (.names)                                                                     0.218    28.779
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[28].D[0] (dffre)                       0.890    29.669
data arrival time                                                                                                              29.669

clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                  0.000     0.000
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[28].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                                     0.000     0.890
cell setup time                                                                                                      -0.032     0.859
data required time                                                                                                              0.859
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              0.859
data arrival time                                                                                                             -29.669
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -28.810


#Path 14
Startpoint: design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].Q[0] (dffre clocked by clk)
Endpoint  : design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[27].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                  0.000     0.000
design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].C[0] (dffre)                                             0.890     0.890
design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].Q[0] (dffre) [clock-to-output]                           0.154     1.044
$auto_1085.S[0].in[0] (.names)                                                                                        0.890     1.935
$auto_1085.S[0].out[0] (.names)                                                                                       0.218     2.153
$auto_1085.C[1].p[0] (adder_carry)                                                                                    0.890     3.044
$auto_1085.C[1].cout[0] (adder_carry)                                                                                 0.028     3.072
$auto_1085.C[2].cin[0] (adder_carry)                                                                                  0.890     3.962
$auto_1085.C[2].cout[0] (adder_carry)                                                                                 0.020     3.982
$auto_1085.C[3].cin[0] (adder_carry)                                                                                  0.890     4.873
$auto_1085.C[3].cout[0] (adder_carry)                                                                                 0.020     4.893
$auto_1085.C[4].cin[0] (adder_carry)                                                                                  0.890     5.783
$auto_1085.C[4].cout[0] (adder_carry)                                                                                 0.020     5.803
$auto_1085.C[5].cin[0] (adder_carry)                                                                                  0.890     6.694
$auto_1085.C[5].cout[0] (adder_carry)                                                                                 0.020     6.714
$auto_1085.C[6].cin[0] (adder_carry)                                                                                  0.890     7.604
$auto_1085.C[6].cout[0] (adder_carry)                                                                                 0.020     7.624
$auto_1085.C[7].cin[0] (adder_carry)                                                                                  0.890     8.514
$auto_1085.C[7].cout[0] (adder_carry)                                                                                 0.020     8.534
$auto_1085.C[8].cin[0] (adder_carry)                                                                                  0.890     9.425
$auto_1085.C[8].cout[0] (adder_carry)                                                                                 0.020     9.445
$auto_1085.C[9].cin[0] (adder_carry)                                                                                  0.890    10.335
$auto_1085.C[9].cout[0] (adder_carry)                                                                                 0.020    10.355
$auto_1085.C[10].cin[0] (adder_carry)                                                                                 0.890    11.246
$auto_1085.C[10].cout[0] (adder_carry)                                                                                0.020    11.266
$auto_1085.C[11].cin[0] (adder_carry)                                                                                 0.890    12.156
$auto_1085.C[11].cout[0] (adder_carry)                                                                                0.020    12.176
$auto_1085.C[12].cin[0] (adder_carry)                                                                                 0.890    13.066
$auto_1085.C[12].cout[0] (adder_carry)                                                                                0.020    13.086
$auto_1085.C[13].cin[0] (adder_carry)                                                                                 0.890    13.977
$auto_1085.C[13].cout[0] (adder_carry)                                                                                0.020    13.997
$auto_1085.C[14].cin[0] (adder_carry)                                                                                 0.890    14.887
$auto_1085.C[14].cout[0] (adder_carry)                                                                                0.020    14.907
$auto_1085.C[15].cin[0] (adder_carry)                                                                                 0.890    15.798
$auto_1085.C[15].cout[0] (adder_carry)                                                                                0.020    15.818
$auto_1085.C[16].cin[0] (adder_carry)                                                                                 0.890    16.708
$auto_1085.C[16].cout[0] (adder_carry)                                                                                0.020    16.728
$auto_1085.C[17].cin[0] (adder_carry)                                                                                 0.890    17.619
$auto_1085.C[17].cout[0] (adder_carry)                                                                                0.020    17.638
$auto_1085.C[18].cin[0] (adder_carry)                                                                                 0.890    18.529
$auto_1085.C[18].cout[0] (adder_carry)                                                                                0.020    18.549
$auto_1085.C[19].cin[0] (adder_carry)                                                                                 0.890    19.439
$auto_1085.C[19].cout[0] (adder_carry)                                                                                0.020    19.459
$auto_1085.C[20].cin[0] (adder_carry)                                                                                 0.890    20.350
$auto_1085.C[20].cout[0] (adder_carry)                                                                                0.020    20.370
$auto_1085.C[21].cin[0] (adder_carry)                                                                                 0.890    21.260
$auto_1085.C[21].cout[0] (adder_carry)                                                                                0.020    21.280
$auto_1085.C[22].cin[0] (adder_carry)                                                                                 0.890    22.171
$auto_1085.C[22].cout[0] (adder_carry)                                                                                0.020    22.191
$auto_1085.C[23].cin[0] (adder_carry)                                                                                 0.890    23.081
$auto_1085.C[23].cout[0] (adder_carry)                                                                                0.020    23.101
$auto_1085.C[24].cin[0] (adder_carry)                                                                                 0.890    23.991
$auto_1085.C[24].cout[0] (adder_carry)                                                                                0.020    24.011
$auto_1085.C[25].cin[0] (adder_carry)                                                                                 0.890    24.902
$auto_1085.C[25].cout[0] (adder_carry)                                                                                0.020    24.922
$auto_1085.C[26].cin[0] (adder_carry)                                                                                 0.890    25.812
$auto_1085.C[26].cout[0] (adder_carry)                                                                                0.020    25.832
$auto_1085.C[27].cin[0] (adder_carry)                                                                                 0.890    26.723
$auto_1085.C[27].sumout[0] (adder_carry)                                                                              0.037    26.760
$abc$128410$abc$64559$li744_li744.in[0] (.names)                                                                      0.890    27.650
$abc$128410$abc$64559$li744_li744.out[0] (.names)                                                                     0.218    27.868
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[27].D[0] (dffre)                       0.890    28.759
data arrival time                                                                                                              28.759

clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                  0.000     0.000
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[27].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                                     0.000     0.890
cell setup time                                                                                                      -0.032     0.859
data required time                                                                                                              0.859
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              0.859
data arrival time                                                                                                             -28.759
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -27.900


#Path 15
Startpoint: design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].Q[0] (dffre clocked by clk)
Endpoint  : design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[26].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                  0.000     0.000
design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].C[0] (dffre)                                             0.890     0.890
design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].Q[0] (dffre) [clock-to-output]                           0.154     1.044
$auto_1085.S[0].in[0] (.names)                                                                                        0.890     1.935
$auto_1085.S[0].out[0] (.names)                                                                                       0.218     2.153
$auto_1085.C[1].p[0] (adder_carry)                                                                                    0.890     3.044
$auto_1085.C[1].cout[0] (adder_carry)                                                                                 0.028     3.072
$auto_1085.C[2].cin[0] (adder_carry)                                                                                  0.890     3.962
$auto_1085.C[2].cout[0] (adder_carry)                                                                                 0.020     3.982
$auto_1085.C[3].cin[0] (adder_carry)                                                                                  0.890     4.873
$auto_1085.C[3].cout[0] (adder_carry)                                                                                 0.020     4.893
$auto_1085.C[4].cin[0] (adder_carry)                                                                                  0.890     5.783
$auto_1085.C[4].cout[0] (adder_carry)                                                                                 0.020     5.803
$auto_1085.C[5].cin[0] (adder_carry)                                                                                  0.890     6.694
$auto_1085.C[5].cout[0] (adder_carry)                                                                                 0.020     6.714
$auto_1085.C[6].cin[0] (adder_carry)                                                                                  0.890     7.604
$auto_1085.C[6].cout[0] (adder_carry)                                                                                 0.020     7.624
$auto_1085.C[7].cin[0] (adder_carry)                                                                                  0.890     8.514
$auto_1085.C[7].cout[0] (adder_carry)                                                                                 0.020     8.534
$auto_1085.C[8].cin[0] (adder_carry)                                                                                  0.890     9.425
$auto_1085.C[8].cout[0] (adder_carry)                                                                                 0.020     9.445
$auto_1085.C[9].cin[0] (adder_carry)                                                                                  0.890    10.335
$auto_1085.C[9].cout[0] (adder_carry)                                                                                 0.020    10.355
$auto_1085.C[10].cin[0] (adder_carry)                                                                                 0.890    11.246
$auto_1085.C[10].cout[0] (adder_carry)                                                                                0.020    11.266
$auto_1085.C[11].cin[0] (adder_carry)                                                                                 0.890    12.156
$auto_1085.C[11].cout[0] (adder_carry)                                                                                0.020    12.176
$auto_1085.C[12].cin[0] (adder_carry)                                                                                 0.890    13.066
$auto_1085.C[12].cout[0] (adder_carry)                                                                                0.020    13.086
$auto_1085.C[13].cin[0] (adder_carry)                                                                                 0.890    13.977
$auto_1085.C[13].cout[0] (adder_carry)                                                                                0.020    13.997
$auto_1085.C[14].cin[0] (adder_carry)                                                                                 0.890    14.887
$auto_1085.C[14].cout[0] (adder_carry)                                                                                0.020    14.907
$auto_1085.C[15].cin[0] (adder_carry)                                                                                 0.890    15.798
$auto_1085.C[15].cout[0] (adder_carry)                                                                                0.020    15.818
$auto_1085.C[16].cin[0] (adder_carry)                                                                                 0.890    16.708
$auto_1085.C[16].cout[0] (adder_carry)                                                                                0.020    16.728
$auto_1085.C[17].cin[0] (adder_carry)                                                                                 0.890    17.619
$auto_1085.C[17].cout[0] (adder_carry)                                                                                0.020    17.638
$auto_1085.C[18].cin[0] (adder_carry)                                                                                 0.890    18.529
$auto_1085.C[18].cout[0] (adder_carry)                                                                                0.020    18.549
$auto_1085.C[19].cin[0] (adder_carry)                                                                                 0.890    19.439
$auto_1085.C[19].cout[0] (adder_carry)                                                                                0.020    19.459
$auto_1085.C[20].cin[0] (adder_carry)                                                                                 0.890    20.350
$auto_1085.C[20].cout[0] (adder_carry)                                                                                0.020    20.370
$auto_1085.C[21].cin[0] (adder_carry)                                                                                 0.890    21.260
$auto_1085.C[21].cout[0] (adder_carry)                                                                                0.020    21.280
$auto_1085.C[22].cin[0] (adder_carry)                                                                                 0.890    22.171
$auto_1085.C[22].cout[0] (adder_carry)                                                                                0.020    22.191
$auto_1085.C[23].cin[0] (adder_carry)                                                                                 0.890    23.081
$auto_1085.C[23].cout[0] (adder_carry)                                                                                0.020    23.101
$auto_1085.C[24].cin[0] (adder_carry)                                                                                 0.890    23.991
$auto_1085.C[24].cout[0] (adder_carry)                                                                                0.020    24.011
$auto_1085.C[25].cin[0] (adder_carry)                                                                                 0.890    24.902
$auto_1085.C[25].cout[0] (adder_carry)                                                                                0.020    24.922
$auto_1085.C[26].cin[0] (adder_carry)                                                                                 0.890    25.812
$auto_1085.C[26].sumout[0] (adder_carry)                                                                              0.037    25.849
$abc$128410$abc$64559$li743_li743.in[0] (.names)                                                                      0.890    26.740
$abc$128410$abc$64559$li743_li743.out[0] (.names)                                                                     0.218    26.958
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[26].D[0] (dffre)                       0.890    27.848
data arrival time                                                                                                              27.848

clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                  0.000     0.000
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[26].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                                     0.000     0.890
cell setup time                                                                                                      -0.032     0.859
data required time                                                                                                              0.859
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              0.859
data arrival time                                                                                                             -27.848
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -26.989


#Path 16
Startpoint: design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].Q[0] (dffre clocked by clk)
Endpoint  : design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[25].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                  0.000     0.000
design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].C[0] (dffre)                                             0.890     0.890
design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].Q[0] (dffre) [clock-to-output]                           0.154     1.044
$auto_1085.S[0].in[0] (.names)                                                                                        0.890     1.935
$auto_1085.S[0].out[0] (.names)                                                                                       0.218     2.153
$auto_1085.C[1].p[0] (adder_carry)                                                                                    0.890     3.044
$auto_1085.C[1].cout[0] (adder_carry)                                                                                 0.028     3.072
$auto_1085.C[2].cin[0] (adder_carry)                                                                                  0.890     3.962
$auto_1085.C[2].cout[0] (adder_carry)                                                                                 0.020     3.982
$auto_1085.C[3].cin[0] (adder_carry)                                                                                  0.890     4.873
$auto_1085.C[3].cout[0] (adder_carry)                                                                                 0.020     4.893
$auto_1085.C[4].cin[0] (adder_carry)                                                                                  0.890     5.783
$auto_1085.C[4].cout[0] (adder_carry)                                                                                 0.020     5.803
$auto_1085.C[5].cin[0] (adder_carry)                                                                                  0.890     6.694
$auto_1085.C[5].cout[0] (adder_carry)                                                                                 0.020     6.714
$auto_1085.C[6].cin[0] (adder_carry)                                                                                  0.890     7.604
$auto_1085.C[6].cout[0] (adder_carry)                                                                                 0.020     7.624
$auto_1085.C[7].cin[0] (adder_carry)                                                                                  0.890     8.514
$auto_1085.C[7].cout[0] (adder_carry)                                                                                 0.020     8.534
$auto_1085.C[8].cin[0] (adder_carry)                                                                                  0.890     9.425
$auto_1085.C[8].cout[0] (adder_carry)                                                                                 0.020     9.445
$auto_1085.C[9].cin[0] (adder_carry)                                                                                  0.890    10.335
$auto_1085.C[9].cout[0] (adder_carry)                                                                                 0.020    10.355
$auto_1085.C[10].cin[0] (adder_carry)                                                                                 0.890    11.246
$auto_1085.C[10].cout[0] (adder_carry)                                                                                0.020    11.266
$auto_1085.C[11].cin[0] (adder_carry)                                                                                 0.890    12.156
$auto_1085.C[11].cout[0] (adder_carry)                                                                                0.020    12.176
$auto_1085.C[12].cin[0] (adder_carry)                                                                                 0.890    13.066
$auto_1085.C[12].cout[0] (adder_carry)                                                                                0.020    13.086
$auto_1085.C[13].cin[0] (adder_carry)                                                                                 0.890    13.977
$auto_1085.C[13].cout[0] (adder_carry)                                                                                0.020    13.997
$auto_1085.C[14].cin[0] (adder_carry)                                                                                 0.890    14.887
$auto_1085.C[14].cout[0] (adder_carry)                                                                                0.020    14.907
$auto_1085.C[15].cin[0] (adder_carry)                                                                                 0.890    15.798
$auto_1085.C[15].cout[0] (adder_carry)                                                                                0.020    15.818
$auto_1085.C[16].cin[0] (adder_carry)                                                                                 0.890    16.708
$auto_1085.C[16].cout[0] (adder_carry)                                                                                0.020    16.728
$auto_1085.C[17].cin[0] (adder_carry)                                                                                 0.890    17.619
$auto_1085.C[17].cout[0] (adder_carry)                                                                                0.020    17.638
$auto_1085.C[18].cin[0] (adder_carry)                                                                                 0.890    18.529
$auto_1085.C[18].cout[0] (adder_carry)                                                                                0.020    18.549
$auto_1085.C[19].cin[0] (adder_carry)                                                                                 0.890    19.439
$auto_1085.C[19].cout[0] (adder_carry)                                                                                0.020    19.459
$auto_1085.C[20].cin[0] (adder_carry)                                                                                 0.890    20.350
$auto_1085.C[20].cout[0] (adder_carry)                                                                                0.020    20.370
$auto_1085.C[21].cin[0] (adder_carry)                                                                                 0.890    21.260
$auto_1085.C[21].cout[0] (adder_carry)                                                                                0.020    21.280
$auto_1085.C[22].cin[0] (adder_carry)                                                                                 0.890    22.171
$auto_1085.C[22].cout[0] (adder_carry)                                                                                0.020    22.191
$auto_1085.C[23].cin[0] (adder_carry)                                                                                 0.890    23.081
$auto_1085.C[23].cout[0] (adder_carry)                                                                                0.020    23.101
$auto_1085.C[24].cin[0] (adder_carry)                                                                                 0.890    23.991
$auto_1085.C[24].cout[0] (adder_carry)                                                                                0.020    24.011
$auto_1085.C[25].cin[0] (adder_carry)                                                                                 0.890    24.902
$auto_1085.C[25].sumout[0] (adder_carry)                                                                              0.037    24.939
$abc$128410$abc$64559$li742_li742.in[0] (.names)                                                                      0.890    25.829
$abc$128410$abc$64559$li742_li742.out[0] (.names)                                                                     0.218    26.047
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[25].D[0] (dffre)                       0.890    26.938
data arrival time                                                                                                              26.938

clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                  0.000     0.000
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[25].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                                     0.000     0.890
cell setup time                                                                                                      -0.032     0.859
data required time                                                                                                              0.859
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              0.859
data arrival time                                                                                                             -26.938
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -26.079


#Path 17
Startpoint: design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].Q[0] (dffre clocked by clk)
Endpoint  : design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[24].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                  0.000     0.000
design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].C[0] (dffre)                                             0.890     0.890
design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].Q[0] (dffre) [clock-to-output]                           0.154     1.044
$auto_1085.S[0].in[0] (.names)                                                                                        0.890     1.935
$auto_1085.S[0].out[0] (.names)                                                                                       0.218     2.153
$auto_1085.C[1].p[0] (adder_carry)                                                                                    0.890     3.044
$auto_1085.C[1].cout[0] (adder_carry)                                                                                 0.028     3.072
$auto_1085.C[2].cin[0] (adder_carry)                                                                                  0.890     3.962
$auto_1085.C[2].cout[0] (adder_carry)                                                                                 0.020     3.982
$auto_1085.C[3].cin[0] (adder_carry)                                                                                  0.890     4.873
$auto_1085.C[3].cout[0] (adder_carry)                                                                                 0.020     4.893
$auto_1085.C[4].cin[0] (adder_carry)                                                                                  0.890     5.783
$auto_1085.C[4].cout[0] (adder_carry)                                                                                 0.020     5.803
$auto_1085.C[5].cin[0] (adder_carry)                                                                                  0.890     6.694
$auto_1085.C[5].cout[0] (adder_carry)                                                                                 0.020     6.714
$auto_1085.C[6].cin[0] (adder_carry)                                                                                  0.890     7.604
$auto_1085.C[6].cout[0] (adder_carry)                                                                                 0.020     7.624
$auto_1085.C[7].cin[0] (adder_carry)                                                                                  0.890     8.514
$auto_1085.C[7].cout[0] (adder_carry)                                                                                 0.020     8.534
$auto_1085.C[8].cin[0] (adder_carry)                                                                                  0.890     9.425
$auto_1085.C[8].cout[0] (adder_carry)                                                                                 0.020     9.445
$auto_1085.C[9].cin[0] (adder_carry)                                                                                  0.890    10.335
$auto_1085.C[9].cout[0] (adder_carry)                                                                                 0.020    10.355
$auto_1085.C[10].cin[0] (adder_carry)                                                                                 0.890    11.246
$auto_1085.C[10].cout[0] (adder_carry)                                                                                0.020    11.266
$auto_1085.C[11].cin[0] (adder_carry)                                                                                 0.890    12.156
$auto_1085.C[11].cout[0] (adder_carry)                                                                                0.020    12.176
$auto_1085.C[12].cin[0] (adder_carry)                                                                                 0.890    13.066
$auto_1085.C[12].cout[0] (adder_carry)                                                                                0.020    13.086
$auto_1085.C[13].cin[0] (adder_carry)                                                                                 0.890    13.977
$auto_1085.C[13].cout[0] (adder_carry)                                                                                0.020    13.997
$auto_1085.C[14].cin[0] (adder_carry)                                                                                 0.890    14.887
$auto_1085.C[14].cout[0] (adder_carry)                                                                                0.020    14.907
$auto_1085.C[15].cin[0] (adder_carry)                                                                                 0.890    15.798
$auto_1085.C[15].cout[0] (adder_carry)                                                                                0.020    15.818
$auto_1085.C[16].cin[0] (adder_carry)                                                                                 0.890    16.708
$auto_1085.C[16].cout[0] (adder_carry)                                                                                0.020    16.728
$auto_1085.C[17].cin[0] (adder_carry)                                                                                 0.890    17.619
$auto_1085.C[17].cout[0] (adder_carry)                                                                                0.020    17.638
$auto_1085.C[18].cin[0] (adder_carry)                                                                                 0.890    18.529
$auto_1085.C[18].cout[0] (adder_carry)                                                                                0.020    18.549
$auto_1085.C[19].cin[0] (adder_carry)                                                                                 0.890    19.439
$auto_1085.C[19].cout[0] (adder_carry)                                                                                0.020    19.459
$auto_1085.C[20].cin[0] (adder_carry)                                                                                 0.890    20.350
$auto_1085.C[20].cout[0] (adder_carry)                                                                                0.020    20.370
$auto_1085.C[21].cin[0] (adder_carry)                                                                                 0.890    21.260
$auto_1085.C[21].cout[0] (adder_carry)                                                                                0.020    21.280
$auto_1085.C[22].cin[0] (adder_carry)                                                                                 0.890    22.171
$auto_1085.C[22].cout[0] (adder_carry)                                                                                0.020    22.191
$auto_1085.C[23].cin[0] (adder_carry)                                                                                 0.890    23.081
$auto_1085.C[23].cout[0] (adder_carry)                                                                                0.020    23.101
$auto_1085.C[24].cin[0] (adder_carry)                                                                                 0.890    23.991
$auto_1085.C[24].sumout[0] (adder_carry)                                                                              0.037    24.028
$abc$128410$abc$64559$li741_li741.in[0] (.names)                                                                      0.890    24.919
$abc$128410$abc$64559$li741_li741.out[0] (.names)                                                                     0.218    25.137
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[24].D[0] (dffre)                       0.890    26.027
data arrival time                                                                                                              26.027

clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                  0.000     0.000
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[24].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                                     0.000     0.890
cell setup time                                                                                                      -0.032     0.859
data required time                                                                                                              0.859
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              0.859
data arrival time                                                                                                             -26.027
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -25.169


#Path 18
Startpoint: design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].Q[0] (dffre clocked by clk)
Endpoint  : design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[23].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                  0.000     0.000
design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].C[0] (dffre)                                             0.890     0.890
design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].Q[0] (dffre) [clock-to-output]                           0.154     1.044
$auto_1085.S[0].in[0] (.names)                                                                                        0.890     1.935
$auto_1085.S[0].out[0] (.names)                                                                                       0.218     2.153
$auto_1085.C[1].p[0] (adder_carry)                                                                                    0.890     3.044
$auto_1085.C[1].cout[0] (adder_carry)                                                                                 0.028     3.072
$auto_1085.C[2].cin[0] (adder_carry)                                                                                  0.890     3.962
$auto_1085.C[2].cout[0] (adder_carry)                                                                                 0.020     3.982
$auto_1085.C[3].cin[0] (adder_carry)                                                                                  0.890     4.873
$auto_1085.C[3].cout[0] (adder_carry)                                                                                 0.020     4.893
$auto_1085.C[4].cin[0] (adder_carry)                                                                                  0.890     5.783
$auto_1085.C[4].cout[0] (adder_carry)                                                                                 0.020     5.803
$auto_1085.C[5].cin[0] (adder_carry)                                                                                  0.890     6.694
$auto_1085.C[5].cout[0] (adder_carry)                                                                                 0.020     6.714
$auto_1085.C[6].cin[0] (adder_carry)                                                                                  0.890     7.604
$auto_1085.C[6].cout[0] (adder_carry)                                                                                 0.020     7.624
$auto_1085.C[7].cin[0] (adder_carry)                                                                                  0.890     8.514
$auto_1085.C[7].cout[0] (adder_carry)                                                                                 0.020     8.534
$auto_1085.C[8].cin[0] (adder_carry)                                                                                  0.890     9.425
$auto_1085.C[8].cout[0] (adder_carry)                                                                                 0.020     9.445
$auto_1085.C[9].cin[0] (adder_carry)                                                                                  0.890    10.335
$auto_1085.C[9].cout[0] (adder_carry)                                                                                 0.020    10.355
$auto_1085.C[10].cin[0] (adder_carry)                                                                                 0.890    11.246
$auto_1085.C[10].cout[0] (adder_carry)                                                                                0.020    11.266
$auto_1085.C[11].cin[0] (adder_carry)                                                                                 0.890    12.156
$auto_1085.C[11].cout[0] (adder_carry)                                                                                0.020    12.176
$auto_1085.C[12].cin[0] (adder_carry)                                                                                 0.890    13.066
$auto_1085.C[12].cout[0] (adder_carry)                                                                                0.020    13.086
$auto_1085.C[13].cin[0] (adder_carry)                                                                                 0.890    13.977
$auto_1085.C[13].cout[0] (adder_carry)                                                                                0.020    13.997
$auto_1085.C[14].cin[0] (adder_carry)                                                                                 0.890    14.887
$auto_1085.C[14].cout[0] (adder_carry)                                                                                0.020    14.907
$auto_1085.C[15].cin[0] (adder_carry)                                                                                 0.890    15.798
$auto_1085.C[15].cout[0] (adder_carry)                                                                                0.020    15.818
$auto_1085.C[16].cin[0] (adder_carry)                                                                                 0.890    16.708
$auto_1085.C[16].cout[0] (adder_carry)                                                                                0.020    16.728
$auto_1085.C[17].cin[0] (adder_carry)                                                                                 0.890    17.619
$auto_1085.C[17].cout[0] (adder_carry)                                                                                0.020    17.638
$auto_1085.C[18].cin[0] (adder_carry)                                                                                 0.890    18.529
$auto_1085.C[18].cout[0] (adder_carry)                                                                                0.020    18.549
$auto_1085.C[19].cin[0] (adder_carry)                                                                                 0.890    19.439
$auto_1085.C[19].cout[0] (adder_carry)                                                                                0.020    19.459
$auto_1085.C[20].cin[0] (adder_carry)                                                                                 0.890    20.350
$auto_1085.C[20].cout[0] (adder_carry)                                                                                0.020    20.370
$auto_1085.C[21].cin[0] (adder_carry)                                                                                 0.890    21.260
$auto_1085.C[21].cout[0] (adder_carry)                                                                                0.020    21.280
$auto_1085.C[22].cin[0] (adder_carry)                                                                                 0.890    22.171
$auto_1085.C[22].cout[0] (adder_carry)                                                                                0.020    22.191
$auto_1085.C[23].cin[0] (adder_carry)                                                                                 0.890    23.081
$auto_1085.C[23].sumout[0] (adder_carry)                                                                              0.037    23.118
$abc$128410$abc$64559$li740_li740.in[0] (.names)                                                                      0.890    24.008
$abc$128410$abc$64559$li740_li740.out[0] (.names)                                                                     0.218    24.227
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[23].D[0] (dffre)                       0.890    25.117
data arrival time                                                                                                              25.117

clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                  0.000     0.000
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[23].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                                     0.000     0.890
cell setup time                                                                                                      -0.032     0.859
data required time                                                                                                              0.859
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              0.859
data arrival time                                                                                                             -25.117
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -24.258


#Path 19
Startpoint: design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].Q[0] (dffre clocked by clk)
Endpoint  : design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[22].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                  0.000     0.000
design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].C[0] (dffre)                                             0.890     0.890
design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].Q[0] (dffre) [clock-to-output]                           0.154     1.044
$auto_1085.S[0].in[0] (.names)                                                                                        0.890     1.935
$auto_1085.S[0].out[0] (.names)                                                                                       0.218     2.153
$auto_1085.C[1].p[0] (adder_carry)                                                                                    0.890     3.044
$auto_1085.C[1].cout[0] (adder_carry)                                                                                 0.028     3.072
$auto_1085.C[2].cin[0] (adder_carry)                                                                                  0.890     3.962
$auto_1085.C[2].cout[0] (adder_carry)                                                                                 0.020     3.982
$auto_1085.C[3].cin[0] (adder_carry)                                                                                  0.890     4.873
$auto_1085.C[3].cout[0] (adder_carry)                                                                                 0.020     4.893
$auto_1085.C[4].cin[0] (adder_carry)                                                                                  0.890     5.783
$auto_1085.C[4].cout[0] (adder_carry)                                                                                 0.020     5.803
$auto_1085.C[5].cin[0] (adder_carry)                                                                                  0.890     6.694
$auto_1085.C[5].cout[0] (adder_carry)                                                                                 0.020     6.714
$auto_1085.C[6].cin[0] (adder_carry)                                                                                  0.890     7.604
$auto_1085.C[6].cout[0] (adder_carry)                                                                                 0.020     7.624
$auto_1085.C[7].cin[0] (adder_carry)                                                                                  0.890     8.514
$auto_1085.C[7].cout[0] (adder_carry)                                                                                 0.020     8.534
$auto_1085.C[8].cin[0] (adder_carry)                                                                                  0.890     9.425
$auto_1085.C[8].cout[0] (adder_carry)                                                                                 0.020     9.445
$auto_1085.C[9].cin[0] (adder_carry)                                                                                  0.890    10.335
$auto_1085.C[9].cout[0] (adder_carry)                                                                                 0.020    10.355
$auto_1085.C[10].cin[0] (adder_carry)                                                                                 0.890    11.246
$auto_1085.C[10].cout[0] (adder_carry)                                                                                0.020    11.266
$auto_1085.C[11].cin[0] (adder_carry)                                                                                 0.890    12.156
$auto_1085.C[11].cout[0] (adder_carry)                                                                                0.020    12.176
$auto_1085.C[12].cin[0] (adder_carry)                                                                                 0.890    13.066
$auto_1085.C[12].cout[0] (adder_carry)                                                                                0.020    13.086
$auto_1085.C[13].cin[0] (adder_carry)                                                                                 0.890    13.977
$auto_1085.C[13].cout[0] (adder_carry)                                                                                0.020    13.997
$auto_1085.C[14].cin[0] (adder_carry)                                                                                 0.890    14.887
$auto_1085.C[14].cout[0] (adder_carry)                                                                                0.020    14.907
$auto_1085.C[15].cin[0] (adder_carry)                                                                                 0.890    15.798
$auto_1085.C[15].cout[0] (adder_carry)                                                                                0.020    15.818
$auto_1085.C[16].cin[0] (adder_carry)                                                                                 0.890    16.708
$auto_1085.C[16].cout[0] (adder_carry)                                                                                0.020    16.728
$auto_1085.C[17].cin[0] (adder_carry)                                                                                 0.890    17.619
$auto_1085.C[17].cout[0] (adder_carry)                                                                                0.020    17.638
$auto_1085.C[18].cin[0] (adder_carry)                                                                                 0.890    18.529
$auto_1085.C[18].cout[0] (adder_carry)                                                                                0.020    18.549
$auto_1085.C[19].cin[0] (adder_carry)                                                                                 0.890    19.439
$auto_1085.C[19].cout[0] (adder_carry)                                                                                0.020    19.459
$auto_1085.C[20].cin[0] (adder_carry)                                                                                 0.890    20.350
$auto_1085.C[20].cout[0] (adder_carry)                                                                                0.020    20.370
$auto_1085.C[21].cin[0] (adder_carry)                                                                                 0.890    21.260
$auto_1085.C[21].cout[0] (adder_carry)                                                                                0.020    21.280
$auto_1085.C[22].cin[0] (adder_carry)                                                                                 0.890    22.171
$auto_1085.C[22].sumout[0] (adder_carry)                                                                              0.037    22.208
$abc$128410$abc$64559$li739_li739.in[0] (.names)                                                                      0.890    23.098
$abc$128410$abc$64559$li739_li739.out[0] (.names)                                                                     0.218    23.316
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[22].D[0] (dffre)                       0.890    24.207
data arrival time                                                                                                              24.207

clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                  0.000     0.000
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[22].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                                     0.000     0.890
cell setup time                                                                                                      -0.032     0.859
data required time                                                                                                              0.859
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              0.859
data arrival time                                                                                                             -24.207
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -23.348


#Path 20
Startpoint: design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].Q[0] (dffre clocked by clk)
Endpoint  : design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[21].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                  0.000     0.000
design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].C[0] (dffre)                                             0.890     0.890
design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].Q[0] (dffre) [clock-to-output]                           0.154     1.044
$auto_1085.S[0].in[0] (.names)                                                                                        0.890     1.935
$auto_1085.S[0].out[0] (.names)                                                                                       0.218     2.153
$auto_1085.C[1].p[0] (adder_carry)                                                                                    0.890     3.044
$auto_1085.C[1].cout[0] (adder_carry)                                                                                 0.028     3.072
$auto_1085.C[2].cin[0] (adder_carry)                                                                                  0.890     3.962
$auto_1085.C[2].cout[0] (adder_carry)                                                                                 0.020     3.982
$auto_1085.C[3].cin[0] (adder_carry)                                                                                  0.890     4.873
$auto_1085.C[3].cout[0] (adder_carry)                                                                                 0.020     4.893
$auto_1085.C[4].cin[0] (adder_carry)                                                                                  0.890     5.783
$auto_1085.C[4].cout[0] (adder_carry)                                                                                 0.020     5.803
$auto_1085.C[5].cin[0] (adder_carry)                                                                                  0.890     6.694
$auto_1085.C[5].cout[0] (adder_carry)                                                                                 0.020     6.714
$auto_1085.C[6].cin[0] (adder_carry)                                                                                  0.890     7.604
$auto_1085.C[6].cout[0] (adder_carry)                                                                                 0.020     7.624
$auto_1085.C[7].cin[0] (adder_carry)                                                                                  0.890     8.514
$auto_1085.C[7].cout[0] (adder_carry)                                                                                 0.020     8.534
$auto_1085.C[8].cin[0] (adder_carry)                                                                                  0.890     9.425
$auto_1085.C[8].cout[0] (adder_carry)                                                                                 0.020     9.445
$auto_1085.C[9].cin[0] (adder_carry)                                                                                  0.890    10.335
$auto_1085.C[9].cout[0] (adder_carry)                                                                                 0.020    10.355
$auto_1085.C[10].cin[0] (adder_carry)                                                                                 0.890    11.246
$auto_1085.C[10].cout[0] (adder_carry)                                                                                0.020    11.266
$auto_1085.C[11].cin[0] (adder_carry)                                                                                 0.890    12.156
$auto_1085.C[11].cout[0] (adder_carry)                                                                                0.020    12.176
$auto_1085.C[12].cin[0] (adder_carry)                                                                                 0.890    13.066
$auto_1085.C[12].cout[0] (adder_carry)                                                                                0.020    13.086
$auto_1085.C[13].cin[0] (adder_carry)                                                                                 0.890    13.977
$auto_1085.C[13].cout[0] (adder_carry)                                                                                0.020    13.997
$auto_1085.C[14].cin[0] (adder_carry)                                                                                 0.890    14.887
$auto_1085.C[14].cout[0] (adder_carry)                                                                                0.020    14.907
$auto_1085.C[15].cin[0] (adder_carry)                                                                                 0.890    15.798
$auto_1085.C[15].cout[0] (adder_carry)                                                                                0.020    15.818
$auto_1085.C[16].cin[0] (adder_carry)                                                                                 0.890    16.708
$auto_1085.C[16].cout[0] (adder_carry)                                                                                0.020    16.728
$auto_1085.C[17].cin[0] (adder_carry)                                                                                 0.890    17.619
$auto_1085.C[17].cout[0] (adder_carry)                                                                                0.020    17.638
$auto_1085.C[18].cin[0] (adder_carry)                                                                                 0.890    18.529
$auto_1085.C[18].cout[0] (adder_carry)                                                                                0.020    18.549
$auto_1085.C[19].cin[0] (adder_carry)                                                                                 0.890    19.439
$auto_1085.C[19].cout[0] (adder_carry)                                                                                0.020    19.459
$auto_1085.C[20].cin[0] (adder_carry)                                                                                 0.890    20.350
$auto_1085.C[20].cout[0] (adder_carry)                                                                                0.020    20.370
$auto_1085.C[21].cin[0] (adder_carry)                                                                                 0.890    21.260
$auto_1085.C[21].sumout[0] (adder_carry)                                                                              0.037    21.297
$abc$128410$abc$64559$li738_li738.in[0] (.names)                                                                      0.890    22.188
$abc$128410$abc$64559$li738_li738.out[0] (.names)                                                                     0.218    22.406
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[21].D[0] (dffre)                       0.890    23.296
data arrival time                                                                                                              23.296

clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                  0.000     0.000
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[21].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                                     0.000     0.890
cell setup time                                                                                                      -0.032     0.859
data required time                                                                                                              0.859
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              0.859
data arrival time                                                                                                             -23.296
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -22.437


#Path 21
Startpoint: design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].Q[0] (dffre clocked by clk)
Endpoint  : design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[20].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                  0.000     0.000
design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].C[0] (dffre)                                             0.890     0.890
design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].Q[0] (dffre) [clock-to-output]                           0.154     1.044
$auto_1085.S[0].in[0] (.names)                                                                                        0.890     1.935
$auto_1085.S[0].out[0] (.names)                                                                                       0.218     2.153
$auto_1085.C[1].p[0] (adder_carry)                                                                                    0.890     3.044
$auto_1085.C[1].cout[0] (adder_carry)                                                                                 0.028     3.072
$auto_1085.C[2].cin[0] (adder_carry)                                                                                  0.890     3.962
$auto_1085.C[2].cout[0] (adder_carry)                                                                                 0.020     3.982
$auto_1085.C[3].cin[0] (adder_carry)                                                                                  0.890     4.873
$auto_1085.C[3].cout[0] (adder_carry)                                                                                 0.020     4.893
$auto_1085.C[4].cin[0] (adder_carry)                                                                                  0.890     5.783
$auto_1085.C[4].cout[0] (adder_carry)                                                                                 0.020     5.803
$auto_1085.C[5].cin[0] (adder_carry)                                                                                  0.890     6.694
$auto_1085.C[5].cout[0] (adder_carry)                                                                                 0.020     6.714
$auto_1085.C[6].cin[0] (adder_carry)                                                                                  0.890     7.604
$auto_1085.C[6].cout[0] (adder_carry)                                                                                 0.020     7.624
$auto_1085.C[7].cin[0] (adder_carry)                                                                                  0.890     8.514
$auto_1085.C[7].cout[0] (adder_carry)                                                                                 0.020     8.534
$auto_1085.C[8].cin[0] (adder_carry)                                                                                  0.890     9.425
$auto_1085.C[8].cout[0] (adder_carry)                                                                                 0.020     9.445
$auto_1085.C[9].cin[0] (adder_carry)                                                                                  0.890    10.335
$auto_1085.C[9].cout[0] (adder_carry)                                                                                 0.020    10.355
$auto_1085.C[10].cin[0] (adder_carry)                                                                                 0.890    11.246
$auto_1085.C[10].cout[0] (adder_carry)                                                                                0.020    11.266
$auto_1085.C[11].cin[0] (adder_carry)                                                                                 0.890    12.156
$auto_1085.C[11].cout[0] (adder_carry)                                                                                0.020    12.176
$auto_1085.C[12].cin[0] (adder_carry)                                                                                 0.890    13.066
$auto_1085.C[12].cout[0] (adder_carry)                                                                                0.020    13.086
$auto_1085.C[13].cin[0] (adder_carry)                                                                                 0.890    13.977
$auto_1085.C[13].cout[0] (adder_carry)                                                                                0.020    13.997
$auto_1085.C[14].cin[0] (adder_carry)                                                                                 0.890    14.887
$auto_1085.C[14].cout[0] (adder_carry)                                                                                0.020    14.907
$auto_1085.C[15].cin[0] (adder_carry)                                                                                 0.890    15.798
$auto_1085.C[15].cout[0] (adder_carry)                                                                                0.020    15.818
$auto_1085.C[16].cin[0] (adder_carry)                                                                                 0.890    16.708
$auto_1085.C[16].cout[0] (adder_carry)                                                                                0.020    16.728
$auto_1085.C[17].cin[0] (adder_carry)                                                                                 0.890    17.619
$auto_1085.C[17].cout[0] (adder_carry)                                                                                0.020    17.638
$auto_1085.C[18].cin[0] (adder_carry)                                                                                 0.890    18.529
$auto_1085.C[18].cout[0] (adder_carry)                                                                                0.020    18.549
$auto_1085.C[19].cin[0] (adder_carry)                                                                                 0.890    19.439
$auto_1085.C[19].cout[0] (adder_carry)                                                                                0.020    19.459
$auto_1085.C[20].cin[0] (adder_carry)                                                                                 0.890    20.350
$auto_1085.C[20].sumout[0] (adder_carry)                                                                              0.037    20.387
$abc$128410$abc$64559$li737_li737.in[0] (.names)                                                                      0.890    21.277
$abc$128410$abc$64559$li737_li737.out[0] (.names)                                                                     0.218    21.495
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[20].D[0] (dffre)                       0.890    22.386
data arrival time                                                                                                              22.386

clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                  0.000     0.000
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[20].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                                     0.000     0.890
cell setup time                                                                                                      -0.032     0.859
data required time                                                                                                              0.859
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              0.859
data arrival time                                                                                                             -22.386
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -21.527


#Path 22
Startpoint: design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].Q[0] (dffre clocked by clk)
Endpoint  : design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[19].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                  0.000     0.000
design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].C[0] (dffre)                                             0.890     0.890
design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].Q[0] (dffre) [clock-to-output]                           0.154     1.044
$auto_1085.S[0].in[0] (.names)                                                                                        0.890     1.935
$auto_1085.S[0].out[0] (.names)                                                                                       0.218     2.153
$auto_1085.C[1].p[0] (adder_carry)                                                                                    0.890     3.044
$auto_1085.C[1].cout[0] (adder_carry)                                                                                 0.028     3.072
$auto_1085.C[2].cin[0] (adder_carry)                                                                                  0.890     3.962
$auto_1085.C[2].cout[0] (adder_carry)                                                                                 0.020     3.982
$auto_1085.C[3].cin[0] (adder_carry)                                                                                  0.890     4.873
$auto_1085.C[3].cout[0] (adder_carry)                                                                                 0.020     4.893
$auto_1085.C[4].cin[0] (adder_carry)                                                                                  0.890     5.783
$auto_1085.C[4].cout[0] (adder_carry)                                                                                 0.020     5.803
$auto_1085.C[5].cin[0] (adder_carry)                                                                                  0.890     6.694
$auto_1085.C[5].cout[0] (adder_carry)                                                                                 0.020     6.714
$auto_1085.C[6].cin[0] (adder_carry)                                                                                  0.890     7.604
$auto_1085.C[6].cout[0] (adder_carry)                                                                                 0.020     7.624
$auto_1085.C[7].cin[0] (adder_carry)                                                                                  0.890     8.514
$auto_1085.C[7].cout[0] (adder_carry)                                                                                 0.020     8.534
$auto_1085.C[8].cin[0] (adder_carry)                                                                                  0.890     9.425
$auto_1085.C[8].cout[0] (adder_carry)                                                                                 0.020     9.445
$auto_1085.C[9].cin[0] (adder_carry)                                                                                  0.890    10.335
$auto_1085.C[9].cout[0] (adder_carry)                                                                                 0.020    10.355
$auto_1085.C[10].cin[0] (adder_carry)                                                                                 0.890    11.246
$auto_1085.C[10].cout[0] (adder_carry)                                                                                0.020    11.266
$auto_1085.C[11].cin[0] (adder_carry)                                                                                 0.890    12.156
$auto_1085.C[11].cout[0] (adder_carry)                                                                                0.020    12.176
$auto_1085.C[12].cin[0] (adder_carry)                                                                                 0.890    13.066
$auto_1085.C[12].cout[0] (adder_carry)                                                                                0.020    13.086
$auto_1085.C[13].cin[0] (adder_carry)                                                                                 0.890    13.977
$auto_1085.C[13].cout[0] (adder_carry)                                                                                0.020    13.997
$auto_1085.C[14].cin[0] (adder_carry)                                                                                 0.890    14.887
$auto_1085.C[14].cout[0] (adder_carry)                                                                                0.020    14.907
$auto_1085.C[15].cin[0] (adder_carry)                                                                                 0.890    15.798
$auto_1085.C[15].cout[0] (adder_carry)                                                                                0.020    15.818
$auto_1085.C[16].cin[0] (adder_carry)                                                                                 0.890    16.708
$auto_1085.C[16].cout[0] (adder_carry)                                                                                0.020    16.728
$auto_1085.C[17].cin[0] (adder_carry)                                                                                 0.890    17.619
$auto_1085.C[17].cout[0] (adder_carry)                                                                                0.020    17.638
$auto_1085.C[18].cin[0] (adder_carry)                                                                                 0.890    18.529
$auto_1085.C[18].cout[0] (adder_carry)                                                                                0.020    18.549
$auto_1085.C[19].cin[0] (adder_carry)                                                                                 0.890    19.439
$auto_1085.C[19].sumout[0] (adder_carry)                                                                              0.037    19.476
$abc$128410$abc$64559$li736_li736.in[0] (.names)                                                                      0.890    20.367
$abc$128410$abc$64559$li736_li736.out[0] (.names)                                                                     0.218    20.585
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[19].D[0] (dffre)                       0.890    21.475
data arrival time                                                                                                              21.475

clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                  0.000     0.000
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[19].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                                     0.000     0.890
cell setup time                                                                                                      -0.032     0.859
data required time                                                                                                              0.859
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              0.859
data arrival time                                                                                                             -21.475
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -20.616


#Path 23
Startpoint: design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].Q[0] (dffre clocked by clk)
Endpoint  : design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[18].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                  0.000     0.000
design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].C[0] (dffre)                                             0.890     0.890
design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].Q[0] (dffre) [clock-to-output]                           0.154     1.044
$auto_1085.S[0].in[0] (.names)                                                                                        0.890     1.935
$auto_1085.S[0].out[0] (.names)                                                                                       0.218     2.153
$auto_1085.C[1].p[0] (adder_carry)                                                                                    0.890     3.044
$auto_1085.C[1].cout[0] (adder_carry)                                                                                 0.028     3.072
$auto_1085.C[2].cin[0] (adder_carry)                                                                                  0.890     3.962
$auto_1085.C[2].cout[0] (adder_carry)                                                                                 0.020     3.982
$auto_1085.C[3].cin[0] (adder_carry)                                                                                  0.890     4.873
$auto_1085.C[3].cout[0] (adder_carry)                                                                                 0.020     4.893
$auto_1085.C[4].cin[0] (adder_carry)                                                                                  0.890     5.783
$auto_1085.C[4].cout[0] (adder_carry)                                                                                 0.020     5.803
$auto_1085.C[5].cin[0] (adder_carry)                                                                                  0.890     6.694
$auto_1085.C[5].cout[0] (adder_carry)                                                                                 0.020     6.714
$auto_1085.C[6].cin[0] (adder_carry)                                                                                  0.890     7.604
$auto_1085.C[6].cout[0] (adder_carry)                                                                                 0.020     7.624
$auto_1085.C[7].cin[0] (adder_carry)                                                                                  0.890     8.514
$auto_1085.C[7].cout[0] (adder_carry)                                                                                 0.020     8.534
$auto_1085.C[8].cin[0] (adder_carry)                                                                                  0.890     9.425
$auto_1085.C[8].cout[0] (adder_carry)                                                                                 0.020     9.445
$auto_1085.C[9].cin[0] (adder_carry)                                                                                  0.890    10.335
$auto_1085.C[9].cout[0] (adder_carry)                                                                                 0.020    10.355
$auto_1085.C[10].cin[0] (adder_carry)                                                                                 0.890    11.246
$auto_1085.C[10].cout[0] (adder_carry)                                                                                0.020    11.266
$auto_1085.C[11].cin[0] (adder_carry)                                                                                 0.890    12.156
$auto_1085.C[11].cout[0] (adder_carry)                                                                                0.020    12.176
$auto_1085.C[12].cin[0] (adder_carry)                                                                                 0.890    13.066
$auto_1085.C[12].cout[0] (adder_carry)                                                                                0.020    13.086
$auto_1085.C[13].cin[0] (adder_carry)                                                                                 0.890    13.977
$auto_1085.C[13].cout[0] (adder_carry)                                                                                0.020    13.997
$auto_1085.C[14].cin[0] (adder_carry)                                                                                 0.890    14.887
$auto_1085.C[14].cout[0] (adder_carry)                                                                                0.020    14.907
$auto_1085.C[15].cin[0] (adder_carry)                                                                                 0.890    15.798
$auto_1085.C[15].cout[0] (adder_carry)                                                                                0.020    15.818
$auto_1085.C[16].cin[0] (adder_carry)                                                                                 0.890    16.708
$auto_1085.C[16].cout[0] (adder_carry)                                                                                0.020    16.728
$auto_1085.C[17].cin[0] (adder_carry)                                                                                 0.890    17.619
$auto_1085.C[17].cout[0] (adder_carry)                                                                                0.020    17.638
$auto_1085.C[18].cin[0] (adder_carry)                                                                                 0.890    18.529
$auto_1085.C[18].sumout[0] (adder_carry)                                                                              0.037    18.566
$abc$128410$abc$64559$li735_li735.in[0] (.names)                                                                      0.890    19.456
$abc$128410$abc$64559$li735_li735.out[0] (.names)                                                                     0.218    19.674
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[18].D[0] (dffre)                       0.890    20.565
data arrival time                                                                                                              20.565

clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                  0.000     0.000
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[18].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                                     0.000     0.890
cell setup time                                                                                                      -0.032     0.859
data required time                                                                                                              0.859
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              0.859
data arrival time                                                                                                             -20.565
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -19.706


#Path 24
Startpoint: $delete_wire$131904.RDATA_A1[0] (RS_TDP36K clocked by clk)
Endpoint  : $delete_wire$131701.b[0] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
$delete_wire$131904.CLK_A1[0] (RS_TDP36K)                                        0.890     0.890
$delete_wire$131904.RDATA_A1[0] (RS_TDP36K) [clock-to-output]                    0.293     1.183
$auto_1130.S[0].in[1] (.names)                                                   0.890     2.074
$auto_1130.S[0].out[0] (.names)                                                  0.197     2.271
$auto_1133.S[0].in[0] (.names)                                                   0.890     3.161
$auto_1133.S[0].out[0] (.names)                                                  0.218     3.379
$auto_1133.C[1].p[0] (adder_carry)                                               0.890     4.270
$auto_1133.C[1].cout[0] (adder_carry)                                            0.028     4.298
$auto_1133.C[2].cin[0] (adder_carry)                                             0.890     5.188
$auto_1133.C[2].cout[0] (adder_carry)                                            0.020     5.208
$auto_1133.C[3].cin[0] (adder_carry)                                             0.890     6.099
$auto_1133.C[3].cout[0] (adder_carry)                                            0.020     6.119
$auto_1133.C[4].cin[0] (adder_carry)                                             0.890     7.009
$auto_1133.C[4].cout[0] (adder_carry)                                            0.020     7.029
$auto_1133.C[5].cin[0] (adder_carry)                                             0.890     7.920
$auto_1133.C[5].cout[0] (adder_carry)                                            0.020     7.940
$auto_1133.C[6].cin[0] (adder_carry)                                             0.890     8.830
$auto_1133.C[6].cout[0] (adder_carry)                                            0.020     8.850
$auto_1133.C[7].cin[0] (adder_carry)                                             0.890     9.740
$auto_1133.C[7].cout[0] (adder_carry)                                            0.020     9.760
$auto_1133.C[8].cin[0] (adder_carry)                                             0.890    10.651
$auto_1133.C[8].cout[0] (adder_carry)                                            0.020    10.671
$auto_1133.C[9].cin[0] (adder_carry)                                             0.890    11.561
$auto_1133.C[9].cout[0] (adder_carry)                                            0.020    11.581
$auto_1133.C[10].cin[0] (adder_carry)                                            0.890    12.472
$auto_1133.C[10].cout[0] (adder_carry)                                           0.020    12.492
$auto_1133.C[11].cin[0] (adder_carry)                                            0.890    13.382
$auto_1133.C[11].cout[0] (adder_carry)                                           0.020    13.402
$auto_1133.C[12].cin[0] (adder_carry)                                            0.890    14.293
$auto_1133.C[12].cout[0] (adder_carry)                                           0.020    14.312
$auto_1133.C[13].cin[0] (adder_carry)                                            0.890    15.203
$auto_1133.C[13].cout[0] (adder_carry)                                           0.020    15.223
$auto_1133.C[14].cin[0] (adder_carry)                                            0.890    16.113
$auto_1133.C[14].cout[0] (adder_carry)                                           0.020    16.133
$auto_1133.C[15].cin[0] (adder_carry)                                            0.890    17.024
$auto_1133.C[15].cout[0] (adder_carry)                                           0.020    17.044
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry)                          0.890    17.934
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry)                       0.037    17.971
$auto_1133.Y[16].in[0] (.names)                                                  0.890    18.862
$auto_1133.Y[16].out[0] (.names)                                                 0.218    19.080
$delete_wire$131701.b[0] (RS_DSP_MULT_REGIN)                                     0.890    19.970
data arrival time                                                                         19.970

clock clk (rise edge)                                             0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
$delete_wire$131701.clk[0] (RS_DSP_MULT_REGIN)                                   0.890     0.890
clock uncertainty                                                                0.000     0.890
cell setup time                                                                 -0.070     0.821
data required time                                                                         0.821
------------------------------------------------------------------------------------------------
data required time                                                                         0.821
data arrival time                                                                        -19.970
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -19.149


#Path 25
Startpoint: $delete_wire$131904.RDATA_A1[0] (RS_TDP36K clocked by clk)
Endpoint  : $delete_wire$131701.b[4] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
$delete_wire$131904.CLK_A1[0] (RS_TDP36K)                                        0.890     0.890
$delete_wire$131904.RDATA_A1[0] (RS_TDP36K) [clock-to-output]                    0.293     1.183
$auto_1130.S[0].in[1] (.names)                                                   0.890     2.074
$auto_1130.S[0].out[0] (.names)                                                  0.197     2.271
$auto_1133.S[0].in[0] (.names)                                                   0.890     3.161
$auto_1133.S[0].out[0] (.names)                                                  0.218     3.379
$auto_1133.C[1].p[0] (adder_carry)                                               0.890     4.270
$auto_1133.C[1].cout[0] (adder_carry)                                            0.028     4.298
$auto_1133.C[2].cin[0] (adder_carry)                                             0.890     5.188
$auto_1133.C[2].cout[0] (adder_carry)                                            0.020     5.208
$auto_1133.C[3].cin[0] (adder_carry)                                             0.890     6.099
$auto_1133.C[3].cout[0] (adder_carry)                                            0.020     6.119
$auto_1133.C[4].cin[0] (adder_carry)                                             0.890     7.009
$auto_1133.C[4].cout[0] (adder_carry)                                            0.020     7.029
$auto_1133.C[5].cin[0] (adder_carry)                                             0.890     7.920
$auto_1133.C[5].cout[0] (adder_carry)                                            0.020     7.940
$auto_1133.C[6].cin[0] (adder_carry)                                             0.890     8.830
$auto_1133.C[6].cout[0] (adder_carry)                                            0.020     8.850
$auto_1133.C[7].cin[0] (adder_carry)                                             0.890     9.740
$auto_1133.C[7].cout[0] (adder_carry)                                            0.020     9.760
$auto_1133.C[8].cin[0] (adder_carry)                                             0.890    10.651
$auto_1133.C[8].cout[0] (adder_carry)                                            0.020    10.671
$auto_1133.C[9].cin[0] (adder_carry)                                             0.890    11.561
$auto_1133.C[9].cout[0] (adder_carry)                                            0.020    11.581
$auto_1133.C[10].cin[0] (adder_carry)                                            0.890    12.472
$auto_1133.C[10].cout[0] (adder_carry)                                           0.020    12.492
$auto_1133.C[11].cin[0] (adder_carry)                                            0.890    13.382
$auto_1133.C[11].cout[0] (adder_carry)                                           0.020    13.402
$auto_1133.C[12].cin[0] (adder_carry)                                            0.890    14.293
$auto_1133.C[12].cout[0] (adder_carry)                                           0.020    14.312
$auto_1133.C[13].cin[0] (adder_carry)                                            0.890    15.203
$auto_1133.C[13].cout[0] (adder_carry)                                           0.020    15.223
$auto_1133.C[14].cin[0] (adder_carry)                                            0.890    16.113
$auto_1133.C[14].cout[0] (adder_carry)                                           0.020    16.133
$auto_1133.C[15].cin[0] (adder_carry)                                            0.890    17.024
$auto_1133.C[15].cout[0] (adder_carry)                                           0.020    17.044
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry)                          0.890    17.934
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry)                       0.037    17.971
$auto_1133.Y[16].in[0] (.names)                                                  0.890    18.862
$auto_1133.Y[16].out[0] (.names)                                                 0.218    19.080
$delete_wire$131701.b[4] (RS_DSP_MULT_REGIN)                                     0.890    19.970
data arrival time                                                                         19.970

clock clk (rise edge)                                             0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
$delete_wire$131701.clk[0] (RS_DSP_MULT_REGIN)                                   0.890     0.890
clock uncertainty                                                                0.000     0.890
cell setup time                                                                 -0.070     0.821
data required time                                                                         0.821
------------------------------------------------------------------------------------------------
data required time                                                                         0.821
data arrival time                                                                        -19.970
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -19.149


#Path 26
Startpoint: $delete_wire$131904.RDATA_A1[0] (RS_TDP36K clocked by clk)
Endpoint  : $delete_wire$131701.b[10] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
$delete_wire$131904.CLK_A1[0] (RS_TDP36K)                                        0.890     0.890
$delete_wire$131904.RDATA_A1[0] (RS_TDP36K) [clock-to-output]                    0.293     1.183
$auto_1130.S[0].in[1] (.names)                                                   0.890     2.074
$auto_1130.S[0].out[0] (.names)                                                  0.197     2.271
$auto_1133.S[0].in[0] (.names)                                                   0.890     3.161
$auto_1133.S[0].out[0] (.names)                                                  0.218     3.379
$auto_1133.C[1].p[0] (adder_carry)                                               0.890     4.270
$auto_1133.C[1].cout[0] (adder_carry)                                            0.028     4.298
$auto_1133.C[2].cin[0] (adder_carry)                                             0.890     5.188
$auto_1133.C[2].cout[0] (adder_carry)                                            0.020     5.208
$auto_1133.C[3].cin[0] (adder_carry)                                             0.890     6.099
$auto_1133.C[3].cout[0] (adder_carry)                                            0.020     6.119
$auto_1133.C[4].cin[0] (adder_carry)                                             0.890     7.009
$auto_1133.C[4].cout[0] (adder_carry)                                            0.020     7.029
$auto_1133.C[5].cin[0] (adder_carry)                                             0.890     7.920
$auto_1133.C[5].cout[0] (adder_carry)                                            0.020     7.940
$auto_1133.C[6].cin[0] (adder_carry)                                             0.890     8.830
$auto_1133.C[6].cout[0] (adder_carry)                                            0.020     8.850
$auto_1133.C[7].cin[0] (adder_carry)                                             0.890     9.740
$auto_1133.C[7].cout[0] (adder_carry)                                            0.020     9.760
$auto_1133.C[8].cin[0] (adder_carry)                                             0.890    10.651
$auto_1133.C[8].cout[0] (adder_carry)                                            0.020    10.671
$auto_1133.C[9].cin[0] (adder_carry)                                             0.890    11.561
$auto_1133.C[9].cout[0] (adder_carry)                                            0.020    11.581
$auto_1133.C[10].cin[0] (adder_carry)                                            0.890    12.472
$auto_1133.C[10].cout[0] (adder_carry)                                           0.020    12.492
$auto_1133.C[11].cin[0] (adder_carry)                                            0.890    13.382
$auto_1133.C[11].cout[0] (adder_carry)                                           0.020    13.402
$auto_1133.C[12].cin[0] (adder_carry)                                            0.890    14.293
$auto_1133.C[12].cout[0] (adder_carry)                                           0.020    14.312
$auto_1133.C[13].cin[0] (adder_carry)                                            0.890    15.203
$auto_1133.C[13].cout[0] (adder_carry)                                           0.020    15.223
$auto_1133.C[14].cin[0] (adder_carry)                                            0.890    16.113
$auto_1133.C[14].cout[0] (adder_carry)                                           0.020    16.133
$auto_1133.C[15].cin[0] (adder_carry)                                            0.890    17.024
$auto_1133.C[15].cout[0] (adder_carry)                                           0.020    17.044
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry)                          0.890    17.934
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry)                       0.037    17.971
$auto_1133.Y[16].in[0] (.names)                                                  0.890    18.862
$auto_1133.Y[16].out[0] (.names)                                                 0.218    19.080
$delete_wire$131701.b[10] (RS_DSP_MULT_REGIN)                                    0.890    19.970
data arrival time                                                                         19.970

clock clk (rise edge)                                             0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
$delete_wire$131701.clk[0] (RS_DSP_MULT_REGIN)                                   0.890     0.890
clock uncertainty                                                                0.000     0.890
cell setup time                                                                 -0.070     0.821
data required time                                                                         0.821
------------------------------------------------------------------------------------------------
data required time                                                                         0.821
data arrival time                                                                        -19.970
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -19.149


#Path 27
Startpoint: $delete_wire$131904.RDATA_A1[0] (RS_TDP36K clocked by clk)
Endpoint  : $delete_wire$131701.b[2] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
$delete_wire$131904.CLK_A1[0] (RS_TDP36K)                                        0.890     0.890
$delete_wire$131904.RDATA_A1[0] (RS_TDP36K) [clock-to-output]                    0.293     1.183
$auto_1130.S[0].in[1] (.names)                                                   0.890     2.074
$auto_1130.S[0].out[0] (.names)                                                  0.197     2.271
$auto_1133.S[0].in[0] (.names)                                                   0.890     3.161
$auto_1133.S[0].out[0] (.names)                                                  0.218     3.379
$auto_1133.C[1].p[0] (adder_carry)                                               0.890     4.270
$auto_1133.C[1].cout[0] (adder_carry)                                            0.028     4.298
$auto_1133.C[2].cin[0] (adder_carry)                                             0.890     5.188
$auto_1133.C[2].cout[0] (adder_carry)                                            0.020     5.208
$auto_1133.C[3].cin[0] (adder_carry)                                             0.890     6.099
$auto_1133.C[3].cout[0] (adder_carry)                                            0.020     6.119
$auto_1133.C[4].cin[0] (adder_carry)                                             0.890     7.009
$auto_1133.C[4].cout[0] (adder_carry)                                            0.020     7.029
$auto_1133.C[5].cin[0] (adder_carry)                                             0.890     7.920
$auto_1133.C[5].cout[0] (adder_carry)                                            0.020     7.940
$auto_1133.C[6].cin[0] (adder_carry)                                             0.890     8.830
$auto_1133.C[6].cout[0] (adder_carry)                                            0.020     8.850
$auto_1133.C[7].cin[0] (adder_carry)                                             0.890     9.740
$auto_1133.C[7].cout[0] (adder_carry)                                            0.020     9.760
$auto_1133.C[8].cin[0] (adder_carry)                                             0.890    10.651
$auto_1133.C[8].cout[0] (adder_carry)                                            0.020    10.671
$auto_1133.C[9].cin[0] (adder_carry)                                             0.890    11.561
$auto_1133.C[9].cout[0] (adder_carry)                                            0.020    11.581
$auto_1133.C[10].cin[0] (adder_carry)                                            0.890    12.472
$auto_1133.C[10].cout[0] (adder_carry)                                           0.020    12.492
$auto_1133.C[11].cin[0] (adder_carry)                                            0.890    13.382
$auto_1133.C[11].cout[0] (adder_carry)                                           0.020    13.402
$auto_1133.C[12].cin[0] (adder_carry)                                            0.890    14.293
$auto_1133.C[12].cout[0] (adder_carry)                                           0.020    14.312
$auto_1133.C[13].cin[0] (adder_carry)                                            0.890    15.203
$auto_1133.C[13].cout[0] (adder_carry)                                           0.020    15.223
$auto_1133.C[14].cin[0] (adder_carry)                                            0.890    16.113
$auto_1133.C[14].cout[0] (adder_carry)                                           0.020    16.133
$auto_1133.C[15].cin[0] (adder_carry)                                            0.890    17.024
$auto_1133.C[15].cout[0] (adder_carry)                                           0.020    17.044
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry)                          0.890    17.934
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry)                       0.037    17.971
$auto_1133.Y[16].in[0] (.names)                                                  0.890    18.862
$auto_1133.Y[16].out[0] (.names)                                                 0.218    19.080
$delete_wire$131701.b[2] (RS_DSP_MULT_REGIN)                                     0.890    19.970
data arrival time                                                                         19.970

clock clk (rise edge)                                             0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
$delete_wire$131701.clk[0] (RS_DSP_MULT_REGIN)                                   0.890     0.890
clock uncertainty                                                                0.000     0.890
cell setup time                                                                 -0.070     0.821
data required time                                                                         0.821
------------------------------------------------------------------------------------------------
data required time                                                                         0.821
data arrival time                                                                        -19.970
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -19.149


#Path 28
Startpoint: $delete_wire$131904.RDATA_A1[0] (RS_TDP36K clocked by clk)
Endpoint  : $delete_wire$131701.b[3] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
$delete_wire$131904.CLK_A1[0] (RS_TDP36K)                                        0.890     0.890
$delete_wire$131904.RDATA_A1[0] (RS_TDP36K) [clock-to-output]                    0.293     1.183
$auto_1130.S[0].in[1] (.names)                                                   0.890     2.074
$auto_1130.S[0].out[0] (.names)                                                  0.197     2.271
$auto_1133.S[0].in[0] (.names)                                                   0.890     3.161
$auto_1133.S[0].out[0] (.names)                                                  0.218     3.379
$auto_1133.C[1].p[0] (adder_carry)                                               0.890     4.270
$auto_1133.C[1].cout[0] (adder_carry)                                            0.028     4.298
$auto_1133.C[2].cin[0] (adder_carry)                                             0.890     5.188
$auto_1133.C[2].cout[0] (adder_carry)                                            0.020     5.208
$auto_1133.C[3].cin[0] (adder_carry)                                             0.890     6.099
$auto_1133.C[3].cout[0] (adder_carry)                                            0.020     6.119
$auto_1133.C[4].cin[0] (adder_carry)                                             0.890     7.009
$auto_1133.C[4].cout[0] (adder_carry)                                            0.020     7.029
$auto_1133.C[5].cin[0] (adder_carry)                                             0.890     7.920
$auto_1133.C[5].cout[0] (adder_carry)                                            0.020     7.940
$auto_1133.C[6].cin[0] (adder_carry)                                             0.890     8.830
$auto_1133.C[6].cout[0] (adder_carry)                                            0.020     8.850
$auto_1133.C[7].cin[0] (adder_carry)                                             0.890     9.740
$auto_1133.C[7].cout[0] (adder_carry)                                            0.020     9.760
$auto_1133.C[8].cin[0] (adder_carry)                                             0.890    10.651
$auto_1133.C[8].cout[0] (adder_carry)                                            0.020    10.671
$auto_1133.C[9].cin[0] (adder_carry)                                             0.890    11.561
$auto_1133.C[9].cout[0] (adder_carry)                                            0.020    11.581
$auto_1133.C[10].cin[0] (adder_carry)                                            0.890    12.472
$auto_1133.C[10].cout[0] (adder_carry)                                           0.020    12.492
$auto_1133.C[11].cin[0] (adder_carry)                                            0.890    13.382
$auto_1133.C[11].cout[0] (adder_carry)                                           0.020    13.402
$auto_1133.C[12].cin[0] (adder_carry)                                            0.890    14.293
$auto_1133.C[12].cout[0] (adder_carry)                                           0.020    14.312
$auto_1133.C[13].cin[0] (adder_carry)                                            0.890    15.203
$auto_1133.C[13].cout[0] (adder_carry)                                           0.020    15.223
$auto_1133.C[14].cin[0] (adder_carry)                                            0.890    16.113
$auto_1133.C[14].cout[0] (adder_carry)                                           0.020    16.133
$auto_1133.C[15].cin[0] (adder_carry)                                            0.890    17.024
$auto_1133.C[15].cout[0] (adder_carry)                                           0.020    17.044
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry)                          0.890    17.934
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry)                       0.037    17.971
$auto_1133.Y[16].in[0] (.names)                                                  0.890    18.862
$auto_1133.Y[16].out[0] (.names)                                                 0.218    19.080
$delete_wire$131701.b[3] (RS_DSP_MULT_REGIN)                                     0.890    19.970
data arrival time                                                                         19.970

clock clk (rise edge)                                             0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
$delete_wire$131701.clk[0] (RS_DSP_MULT_REGIN)                                   0.890     0.890
clock uncertainty                                                                0.000     0.890
cell setup time                                                                 -0.070     0.821
data required time                                                                         0.821
------------------------------------------------------------------------------------------------
data required time                                                                         0.821
data arrival time                                                                        -19.970
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -19.149


#Path 29
Startpoint: $delete_wire$131904.RDATA_A1[0] (RS_TDP36K clocked by clk)
Endpoint  : $delete_wire$131701.b[8] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
$delete_wire$131904.CLK_A1[0] (RS_TDP36K)                                        0.890     0.890
$delete_wire$131904.RDATA_A1[0] (RS_TDP36K) [clock-to-output]                    0.293     1.183
$auto_1130.S[0].in[1] (.names)                                                   0.890     2.074
$auto_1130.S[0].out[0] (.names)                                                  0.197     2.271
$auto_1133.S[0].in[0] (.names)                                                   0.890     3.161
$auto_1133.S[0].out[0] (.names)                                                  0.218     3.379
$auto_1133.C[1].p[0] (adder_carry)                                               0.890     4.270
$auto_1133.C[1].cout[0] (adder_carry)                                            0.028     4.298
$auto_1133.C[2].cin[0] (adder_carry)                                             0.890     5.188
$auto_1133.C[2].cout[0] (adder_carry)                                            0.020     5.208
$auto_1133.C[3].cin[0] (adder_carry)                                             0.890     6.099
$auto_1133.C[3].cout[0] (adder_carry)                                            0.020     6.119
$auto_1133.C[4].cin[0] (adder_carry)                                             0.890     7.009
$auto_1133.C[4].cout[0] (adder_carry)                                            0.020     7.029
$auto_1133.C[5].cin[0] (adder_carry)                                             0.890     7.920
$auto_1133.C[5].cout[0] (adder_carry)                                            0.020     7.940
$auto_1133.C[6].cin[0] (adder_carry)                                             0.890     8.830
$auto_1133.C[6].cout[0] (adder_carry)                                            0.020     8.850
$auto_1133.C[7].cin[0] (adder_carry)                                             0.890     9.740
$auto_1133.C[7].cout[0] (adder_carry)                                            0.020     9.760
$auto_1133.C[8].cin[0] (adder_carry)                                             0.890    10.651
$auto_1133.C[8].cout[0] (adder_carry)                                            0.020    10.671
$auto_1133.C[9].cin[0] (adder_carry)                                             0.890    11.561
$auto_1133.C[9].cout[0] (adder_carry)                                            0.020    11.581
$auto_1133.C[10].cin[0] (adder_carry)                                            0.890    12.472
$auto_1133.C[10].cout[0] (adder_carry)                                           0.020    12.492
$auto_1133.C[11].cin[0] (adder_carry)                                            0.890    13.382
$auto_1133.C[11].cout[0] (adder_carry)                                           0.020    13.402
$auto_1133.C[12].cin[0] (adder_carry)                                            0.890    14.293
$auto_1133.C[12].cout[0] (adder_carry)                                           0.020    14.312
$auto_1133.C[13].cin[0] (adder_carry)                                            0.890    15.203
$auto_1133.C[13].cout[0] (adder_carry)                                           0.020    15.223
$auto_1133.C[14].cin[0] (adder_carry)                                            0.890    16.113
$auto_1133.C[14].cout[0] (adder_carry)                                           0.020    16.133
$auto_1133.C[15].cin[0] (adder_carry)                                            0.890    17.024
$auto_1133.C[15].cout[0] (adder_carry)                                           0.020    17.044
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry)                          0.890    17.934
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry)                       0.037    17.971
$auto_1133.Y[16].in[0] (.names)                                                  0.890    18.862
$auto_1133.Y[16].out[0] (.names)                                                 0.218    19.080
$delete_wire$131701.b[8] (RS_DSP_MULT_REGIN)                                     0.890    19.970
data arrival time                                                                         19.970

clock clk (rise edge)                                             0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
$delete_wire$131701.clk[0] (RS_DSP_MULT_REGIN)                                   0.890     0.890
clock uncertainty                                                                0.000     0.890
cell setup time                                                                 -0.070     0.821
data required time                                                                         0.821
------------------------------------------------------------------------------------------------
data required time                                                                         0.821
data arrival time                                                                        -19.970
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -19.149


#Path 30
Startpoint: $delete_wire$131904.RDATA_A1[0] (RS_TDP36K clocked by clk)
Endpoint  : $delete_wire$131701.b[5] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
$delete_wire$131904.CLK_A1[0] (RS_TDP36K)                                        0.890     0.890
$delete_wire$131904.RDATA_A1[0] (RS_TDP36K) [clock-to-output]                    0.293     1.183
$auto_1130.S[0].in[1] (.names)                                                   0.890     2.074
$auto_1130.S[0].out[0] (.names)                                                  0.197     2.271
$auto_1133.S[0].in[0] (.names)                                                   0.890     3.161
$auto_1133.S[0].out[0] (.names)                                                  0.218     3.379
$auto_1133.C[1].p[0] (adder_carry)                                               0.890     4.270
$auto_1133.C[1].cout[0] (adder_carry)                                            0.028     4.298
$auto_1133.C[2].cin[0] (adder_carry)                                             0.890     5.188
$auto_1133.C[2].cout[0] (adder_carry)                                            0.020     5.208
$auto_1133.C[3].cin[0] (adder_carry)                                             0.890     6.099
$auto_1133.C[3].cout[0] (adder_carry)                                            0.020     6.119
$auto_1133.C[4].cin[0] (adder_carry)                                             0.890     7.009
$auto_1133.C[4].cout[0] (adder_carry)                                            0.020     7.029
$auto_1133.C[5].cin[0] (adder_carry)                                             0.890     7.920
$auto_1133.C[5].cout[0] (adder_carry)                                            0.020     7.940
$auto_1133.C[6].cin[0] (adder_carry)                                             0.890     8.830
$auto_1133.C[6].cout[0] (adder_carry)                                            0.020     8.850
$auto_1133.C[7].cin[0] (adder_carry)                                             0.890     9.740
$auto_1133.C[7].cout[0] (adder_carry)                                            0.020     9.760
$auto_1133.C[8].cin[0] (adder_carry)                                             0.890    10.651
$auto_1133.C[8].cout[0] (adder_carry)                                            0.020    10.671
$auto_1133.C[9].cin[0] (adder_carry)                                             0.890    11.561
$auto_1133.C[9].cout[0] (adder_carry)                                            0.020    11.581
$auto_1133.C[10].cin[0] (adder_carry)                                            0.890    12.472
$auto_1133.C[10].cout[0] (adder_carry)                                           0.020    12.492
$auto_1133.C[11].cin[0] (adder_carry)                                            0.890    13.382
$auto_1133.C[11].cout[0] (adder_carry)                                           0.020    13.402
$auto_1133.C[12].cin[0] (adder_carry)                                            0.890    14.293
$auto_1133.C[12].cout[0] (adder_carry)                                           0.020    14.312
$auto_1133.C[13].cin[0] (adder_carry)                                            0.890    15.203
$auto_1133.C[13].cout[0] (adder_carry)                                           0.020    15.223
$auto_1133.C[14].cin[0] (adder_carry)                                            0.890    16.113
$auto_1133.C[14].cout[0] (adder_carry)                                           0.020    16.133
$auto_1133.C[15].cin[0] (adder_carry)                                            0.890    17.024
$auto_1133.C[15].cout[0] (adder_carry)                                           0.020    17.044
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry)                          0.890    17.934
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry)                       0.037    17.971
$auto_1133.Y[16].in[0] (.names)                                                  0.890    18.862
$auto_1133.Y[16].out[0] (.names)                                                 0.218    19.080
$delete_wire$131701.b[5] (RS_DSP_MULT_REGIN)                                     0.890    19.970
data arrival time                                                                         19.970

clock clk (rise edge)                                             0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
$delete_wire$131701.clk[0] (RS_DSP_MULT_REGIN)                                   0.890     0.890
clock uncertainty                                                                0.000     0.890
cell setup time                                                                 -0.070     0.821
data required time                                                                         0.821
------------------------------------------------------------------------------------------------
data required time                                                                         0.821
data arrival time                                                                        -19.970
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -19.149


#Path 31
Startpoint: $delete_wire$131904.RDATA_A1[0] (RS_TDP36K clocked by clk)
Endpoint  : $delete_wire$131677.b[17] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
$delete_wire$131904.CLK_A1[0] (RS_TDP36K)                                        0.890     0.890
$delete_wire$131904.RDATA_A1[0] (RS_TDP36K) [clock-to-output]                    0.293     1.183
$auto_1130.S[0].in[1] (.names)                                                   0.890     2.074
$auto_1130.S[0].out[0] (.names)                                                  0.197     2.271
$auto_1133.S[0].in[0] (.names)                                                   0.890     3.161
$auto_1133.S[0].out[0] (.names)                                                  0.218     3.379
$auto_1133.C[1].p[0] (adder_carry)                                               0.890     4.270
$auto_1133.C[1].cout[0] (adder_carry)                                            0.028     4.298
$auto_1133.C[2].cin[0] (adder_carry)                                             0.890     5.188
$auto_1133.C[2].cout[0] (adder_carry)                                            0.020     5.208
$auto_1133.C[3].cin[0] (adder_carry)                                             0.890     6.099
$auto_1133.C[3].cout[0] (adder_carry)                                            0.020     6.119
$auto_1133.C[4].cin[0] (adder_carry)                                             0.890     7.009
$auto_1133.C[4].cout[0] (adder_carry)                                            0.020     7.029
$auto_1133.C[5].cin[0] (adder_carry)                                             0.890     7.920
$auto_1133.C[5].cout[0] (adder_carry)                                            0.020     7.940
$auto_1133.C[6].cin[0] (adder_carry)                                             0.890     8.830
$auto_1133.C[6].cout[0] (adder_carry)                                            0.020     8.850
$auto_1133.C[7].cin[0] (adder_carry)                                             0.890     9.740
$auto_1133.C[7].cout[0] (adder_carry)                                            0.020     9.760
$auto_1133.C[8].cin[0] (adder_carry)                                             0.890    10.651
$auto_1133.C[8].cout[0] (adder_carry)                                            0.020    10.671
$auto_1133.C[9].cin[0] (adder_carry)                                             0.890    11.561
$auto_1133.C[9].cout[0] (adder_carry)                                            0.020    11.581
$auto_1133.C[10].cin[0] (adder_carry)                                            0.890    12.472
$auto_1133.C[10].cout[0] (adder_carry)                                           0.020    12.492
$auto_1133.C[11].cin[0] (adder_carry)                                            0.890    13.382
$auto_1133.C[11].cout[0] (adder_carry)                                           0.020    13.402
$auto_1133.C[12].cin[0] (adder_carry)                                            0.890    14.293
$auto_1133.C[12].cout[0] (adder_carry)                                           0.020    14.312
$auto_1133.C[13].cin[0] (adder_carry)                                            0.890    15.203
$auto_1133.C[13].cout[0] (adder_carry)                                           0.020    15.223
$auto_1133.C[14].cin[0] (adder_carry)                                            0.890    16.113
$auto_1133.C[14].cout[0] (adder_carry)                                           0.020    16.133
$auto_1133.C[15].cin[0] (adder_carry)                                            0.890    17.024
$auto_1133.C[15].cout[0] (adder_carry)                                           0.020    17.044
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry)                          0.890    17.934
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry)                       0.037    17.971
$auto_1133.Y[16].in[0] (.names)                                                  0.890    18.862
$auto_1133.Y[16].out[0] (.names)                                                 0.218    19.080
$delete_wire$131677.b[17] (RS_DSP_MULT_REGIN)                                    0.890    19.970
data arrival time                                                                         19.970

clock clk (rise edge)                                             0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
$delete_wire$131677.clk[0] (RS_DSP_MULT_REGIN)                                   0.890     0.890
clock uncertainty                                                                0.000     0.890
cell setup time                                                                 -0.070     0.821
data required time                                                                         0.821
------------------------------------------------------------------------------------------------
data required time                                                                         0.821
data arrival time                                                                        -19.970
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -19.149


#Path 32
Startpoint: $delete_wire$131904.RDATA_A1[0] (RS_TDP36K clocked by clk)
Endpoint  : $delete_wire$131677.b[16] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
$delete_wire$131904.CLK_A1[0] (RS_TDP36K)                                        0.890     0.890
$delete_wire$131904.RDATA_A1[0] (RS_TDP36K) [clock-to-output]                    0.293     1.183
$auto_1130.S[0].in[1] (.names)                                                   0.890     2.074
$auto_1130.S[0].out[0] (.names)                                                  0.197     2.271
$auto_1133.S[0].in[0] (.names)                                                   0.890     3.161
$auto_1133.S[0].out[0] (.names)                                                  0.218     3.379
$auto_1133.C[1].p[0] (adder_carry)                                               0.890     4.270
$auto_1133.C[1].cout[0] (adder_carry)                                            0.028     4.298
$auto_1133.C[2].cin[0] (adder_carry)                                             0.890     5.188
$auto_1133.C[2].cout[0] (adder_carry)                                            0.020     5.208
$auto_1133.C[3].cin[0] (adder_carry)                                             0.890     6.099
$auto_1133.C[3].cout[0] (adder_carry)                                            0.020     6.119
$auto_1133.C[4].cin[0] (adder_carry)                                             0.890     7.009
$auto_1133.C[4].cout[0] (adder_carry)                                            0.020     7.029
$auto_1133.C[5].cin[0] (adder_carry)                                             0.890     7.920
$auto_1133.C[5].cout[0] (adder_carry)                                            0.020     7.940
$auto_1133.C[6].cin[0] (adder_carry)                                             0.890     8.830
$auto_1133.C[6].cout[0] (adder_carry)                                            0.020     8.850
$auto_1133.C[7].cin[0] (adder_carry)                                             0.890     9.740
$auto_1133.C[7].cout[0] (adder_carry)                                            0.020     9.760
$auto_1133.C[8].cin[0] (adder_carry)                                             0.890    10.651
$auto_1133.C[8].cout[0] (adder_carry)                                            0.020    10.671
$auto_1133.C[9].cin[0] (adder_carry)                                             0.890    11.561
$auto_1133.C[9].cout[0] (adder_carry)                                            0.020    11.581
$auto_1133.C[10].cin[0] (adder_carry)                                            0.890    12.472
$auto_1133.C[10].cout[0] (adder_carry)                                           0.020    12.492
$auto_1133.C[11].cin[0] (adder_carry)                                            0.890    13.382
$auto_1133.C[11].cout[0] (adder_carry)                                           0.020    13.402
$auto_1133.C[12].cin[0] (adder_carry)                                            0.890    14.293
$auto_1133.C[12].cout[0] (adder_carry)                                           0.020    14.312
$auto_1133.C[13].cin[0] (adder_carry)                                            0.890    15.203
$auto_1133.C[13].cout[0] (adder_carry)                                           0.020    15.223
$auto_1133.C[14].cin[0] (adder_carry)                                            0.890    16.113
$auto_1133.C[14].cout[0] (adder_carry)                                           0.020    16.133
$auto_1133.C[15].cin[0] (adder_carry)                                            0.890    17.024
$auto_1133.C[15].cout[0] (adder_carry)                                           0.020    17.044
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry)                          0.890    17.934
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry)                       0.037    17.971
$auto_1133.Y[16].in[0] (.names)                                                  0.890    18.862
$auto_1133.Y[16].out[0] (.names)                                                 0.218    19.080
$delete_wire$131677.b[16] (RS_DSP_MULT_REGIN)                                    0.890    19.970
data arrival time                                                                         19.970

clock clk (rise edge)                                             0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
$delete_wire$131677.clk[0] (RS_DSP_MULT_REGIN)                                   0.890     0.890
clock uncertainty                                                                0.000     0.890
cell setup time                                                                 -0.070     0.821
data required time                                                                         0.821
------------------------------------------------------------------------------------------------
data required time                                                                         0.821
data arrival time                                                                        -19.970
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -19.149


#Path 33
Startpoint: $delete_wire$131904.RDATA_A1[0] (RS_TDP36K clocked by clk)
Endpoint  : $delete_wire$131707.b[15] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
$delete_wire$131904.CLK_A1[0] (RS_TDP36K)                                        0.890     0.890
$delete_wire$131904.RDATA_A1[0] (RS_TDP36K) [clock-to-output]                    0.293     1.183
$auto_1130.S[0].in[1] (.names)                                                   0.890     2.074
$auto_1130.S[0].out[0] (.names)                                                  0.197     2.271
$auto_1133.S[0].in[0] (.names)                                                   0.890     3.161
$auto_1133.S[0].out[0] (.names)                                                  0.218     3.379
$auto_1133.C[1].p[0] (adder_carry)                                               0.890     4.270
$auto_1133.C[1].cout[0] (adder_carry)                                            0.028     4.298
$auto_1133.C[2].cin[0] (adder_carry)                                             0.890     5.188
$auto_1133.C[2].cout[0] (adder_carry)                                            0.020     5.208
$auto_1133.C[3].cin[0] (adder_carry)                                             0.890     6.099
$auto_1133.C[3].cout[0] (adder_carry)                                            0.020     6.119
$auto_1133.C[4].cin[0] (adder_carry)                                             0.890     7.009
$auto_1133.C[4].cout[0] (adder_carry)                                            0.020     7.029
$auto_1133.C[5].cin[0] (adder_carry)                                             0.890     7.920
$auto_1133.C[5].cout[0] (adder_carry)                                            0.020     7.940
$auto_1133.C[6].cin[0] (adder_carry)                                             0.890     8.830
$auto_1133.C[6].cout[0] (adder_carry)                                            0.020     8.850
$auto_1133.C[7].cin[0] (adder_carry)                                             0.890     9.740
$auto_1133.C[7].cout[0] (adder_carry)                                            0.020     9.760
$auto_1133.C[8].cin[0] (adder_carry)                                             0.890    10.651
$auto_1133.C[8].cout[0] (adder_carry)                                            0.020    10.671
$auto_1133.C[9].cin[0] (adder_carry)                                             0.890    11.561
$auto_1133.C[9].cout[0] (adder_carry)                                            0.020    11.581
$auto_1133.C[10].cin[0] (adder_carry)                                            0.890    12.472
$auto_1133.C[10].cout[0] (adder_carry)                                           0.020    12.492
$auto_1133.C[11].cin[0] (adder_carry)                                            0.890    13.382
$auto_1133.C[11].cout[0] (adder_carry)                                           0.020    13.402
$auto_1133.C[12].cin[0] (adder_carry)                                            0.890    14.293
$auto_1133.C[12].cout[0] (adder_carry)                                           0.020    14.312
$auto_1133.C[13].cin[0] (adder_carry)                                            0.890    15.203
$auto_1133.C[13].cout[0] (adder_carry)                                           0.020    15.223
$auto_1133.C[14].cin[0] (adder_carry)                                            0.890    16.113
$auto_1133.C[14].cout[0] (adder_carry)                                           0.020    16.133
$auto_1133.C[15].cin[0] (adder_carry)                                            0.890    17.024
$auto_1133.C[15].cout[0] (adder_carry)                                           0.020    17.044
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry)                          0.890    17.934
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry)                       0.037    17.971
$auto_1133.Y[15].in[0] (.names)                                                  0.890    18.862
$auto_1133.Y[15].out[0] (.names)                                                 0.218    19.080
$delete_wire$131707.b[15] (RS_DSP_MULT_REGIN)                                    0.890    19.970
data arrival time                                                                         19.970

clock clk (rise edge)                                             0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
$delete_wire$131707.clk[0] (RS_DSP_MULT_REGIN)                                   0.890     0.890
clock uncertainty                                                                0.000     0.890
cell setup time                                                                 -0.070     0.821
data required time                                                                         0.821
------------------------------------------------------------------------------------------------
data required time                                                                         0.821
data arrival time                                                                        -19.970
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -19.149


#Path 34
Startpoint: $delete_wire$131904.RDATA_A1[0] (RS_TDP36K clocked by clk)
Endpoint  : $delete_wire$131677.b[15] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
$delete_wire$131904.CLK_A1[0] (RS_TDP36K)                                        0.890     0.890
$delete_wire$131904.RDATA_A1[0] (RS_TDP36K) [clock-to-output]                    0.293     1.183
$auto_1130.S[0].in[1] (.names)                                                   0.890     2.074
$auto_1130.S[0].out[0] (.names)                                                  0.197     2.271
$auto_1133.S[0].in[0] (.names)                                                   0.890     3.161
$auto_1133.S[0].out[0] (.names)                                                  0.218     3.379
$auto_1133.C[1].p[0] (adder_carry)                                               0.890     4.270
$auto_1133.C[1].cout[0] (adder_carry)                                            0.028     4.298
$auto_1133.C[2].cin[0] (adder_carry)                                             0.890     5.188
$auto_1133.C[2].cout[0] (adder_carry)                                            0.020     5.208
$auto_1133.C[3].cin[0] (adder_carry)                                             0.890     6.099
$auto_1133.C[3].cout[0] (adder_carry)                                            0.020     6.119
$auto_1133.C[4].cin[0] (adder_carry)                                             0.890     7.009
$auto_1133.C[4].cout[0] (adder_carry)                                            0.020     7.029
$auto_1133.C[5].cin[0] (adder_carry)                                             0.890     7.920
$auto_1133.C[5].cout[0] (adder_carry)                                            0.020     7.940
$auto_1133.C[6].cin[0] (adder_carry)                                             0.890     8.830
$auto_1133.C[6].cout[0] (adder_carry)                                            0.020     8.850
$auto_1133.C[7].cin[0] (adder_carry)                                             0.890     9.740
$auto_1133.C[7].cout[0] (adder_carry)                                            0.020     9.760
$auto_1133.C[8].cin[0] (adder_carry)                                             0.890    10.651
$auto_1133.C[8].cout[0] (adder_carry)                                            0.020    10.671
$auto_1133.C[9].cin[0] (adder_carry)                                             0.890    11.561
$auto_1133.C[9].cout[0] (adder_carry)                                            0.020    11.581
$auto_1133.C[10].cin[0] (adder_carry)                                            0.890    12.472
$auto_1133.C[10].cout[0] (adder_carry)                                           0.020    12.492
$auto_1133.C[11].cin[0] (adder_carry)                                            0.890    13.382
$auto_1133.C[11].cout[0] (adder_carry)                                           0.020    13.402
$auto_1133.C[12].cin[0] (adder_carry)                                            0.890    14.293
$auto_1133.C[12].cout[0] (adder_carry)                                           0.020    14.312
$auto_1133.C[13].cin[0] (adder_carry)                                            0.890    15.203
$auto_1133.C[13].cout[0] (adder_carry)                                           0.020    15.223
$auto_1133.C[14].cin[0] (adder_carry)                                            0.890    16.113
$auto_1133.C[14].cout[0] (adder_carry)                                           0.020    16.133
$auto_1133.C[15].cin[0] (adder_carry)                                            0.890    17.024
$auto_1133.C[15].cout[0] (adder_carry)                                           0.020    17.044
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry)                          0.890    17.934
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry)                       0.037    17.971
$auto_1133.Y[15].in[0] (.names)                                                  0.890    18.862
$auto_1133.Y[15].out[0] (.names)                                                 0.218    19.080
$delete_wire$131677.b[15] (RS_DSP_MULT_REGIN)                                    0.890    19.970
data arrival time                                                                         19.970

clock clk (rise edge)                                             0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
$delete_wire$131677.clk[0] (RS_DSP_MULT_REGIN)                                   0.890     0.890
clock uncertainty                                                                0.000     0.890
cell setup time                                                                 -0.070     0.821
data required time                                                                         0.821
------------------------------------------------------------------------------------------------
data required time                                                                         0.821
data arrival time                                                                        -19.970
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -19.149


#Path 35
Startpoint: $delete_wire$131904.RDATA_A1[0] (RS_TDP36K clocked by clk)
Endpoint  : $delete_wire$131701.b[1] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
$delete_wire$131904.CLK_A1[0] (RS_TDP36K)                                        0.890     0.890
$delete_wire$131904.RDATA_A1[0] (RS_TDP36K) [clock-to-output]                    0.293     1.183
$auto_1130.S[0].in[1] (.names)                                                   0.890     2.074
$auto_1130.S[0].out[0] (.names)                                                  0.197     2.271
$auto_1133.S[0].in[0] (.names)                                                   0.890     3.161
$auto_1133.S[0].out[0] (.names)                                                  0.218     3.379
$auto_1133.C[1].p[0] (adder_carry)                                               0.890     4.270
$auto_1133.C[1].cout[0] (adder_carry)                                            0.028     4.298
$auto_1133.C[2].cin[0] (adder_carry)                                             0.890     5.188
$auto_1133.C[2].cout[0] (adder_carry)                                            0.020     5.208
$auto_1133.C[3].cin[0] (adder_carry)                                             0.890     6.099
$auto_1133.C[3].cout[0] (adder_carry)                                            0.020     6.119
$auto_1133.C[4].cin[0] (adder_carry)                                             0.890     7.009
$auto_1133.C[4].cout[0] (adder_carry)                                            0.020     7.029
$auto_1133.C[5].cin[0] (adder_carry)                                             0.890     7.920
$auto_1133.C[5].cout[0] (adder_carry)                                            0.020     7.940
$auto_1133.C[6].cin[0] (adder_carry)                                             0.890     8.830
$auto_1133.C[6].cout[0] (adder_carry)                                            0.020     8.850
$auto_1133.C[7].cin[0] (adder_carry)                                             0.890     9.740
$auto_1133.C[7].cout[0] (adder_carry)                                            0.020     9.760
$auto_1133.C[8].cin[0] (adder_carry)                                             0.890    10.651
$auto_1133.C[8].cout[0] (adder_carry)                                            0.020    10.671
$auto_1133.C[9].cin[0] (adder_carry)                                             0.890    11.561
$auto_1133.C[9].cout[0] (adder_carry)                                            0.020    11.581
$auto_1133.C[10].cin[0] (adder_carry)                                            0.890    12.472
$auto_1133.C[10].cout[0] (adder_carry)                                           0.020    12.492
$auto_1133.C[11].cin[0] (adder_carry)                                            0.890    13.382
$auto_1133.C[11].cout[0] (adder_carry)                                           0.020    13.402
$auto_1133.C[12].cin[0] (adder_carry)                                            0.890    14.293
$auto_1133.C[12].cout[0] (adder_carry)                                           0.020    14.312
$auto_1133.C[13].cin[0] (adder_carry)                                            0.890    15.203
$auto_1133.C[13].cout[0] (adder_carry)                                           0.020    15.223
$auto_1133.C[14].cin[0] (adder_carry)                                            0.890    16.113
$auto_1133.C[14].cout[0] (adder_carry)                                           0.020    16.133
$auto_1133.C[15].cin[0] (adder_carry)                                            0.890    17.024
$auto_1133.C[15].cout[0] (adder_carry)                                           0.020    17.044
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry)                          0.890    17.934
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry)                       0.037    17.971
$auto_1133.Y[16].in[0] (.names)                                                  0.890    18.862
$auto_1133.Y[16].out[0] (.names)                                                 0.218    19.080
$delete_wire$131701.b[1] (RS_DSP_MULT_REGIN)                                     0.890    19.970
data arrival time                                                                         19.970

clock clk (rise edge)                                             0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
$delete_wire$131701.clk[0] (RS_DSP_MULT_REGIN)                                   0.890     0.890
clock uncertainty                                                                0.000     0.890
cell setup time                                                                 -0.070     0.821
data required time                                                                         0.821
------------------------------------------------------------------------------------------------
data required time                                                                         0.821
data arrival time                                                                        -19.970
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -19.149


#Path 36
Startpoint: $delete_wire$131904.RDATA_A1[0] (RS_TDP36K clocked by clk)
Endpoint  : $delete_wire$131701.b[12] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
$delete_wire$131904.CLK_A1[0] (RS_TDP36K)                                        0.890     0.890
$delete_wire$131904.RDATA_A1[0] (RS_TDP36K) [clock-to-output]                    0.293     1.183
$auto_1130.S[0].in[1] (.names)                                                   0.890     2.074
$auto_1130.S[0].out[0] (.names)                                                  0.197     2.271
$auto_1133.S[0].in[0] (.names)                                                   0.890     3.161
$auto_1133.S[0].out[0] (.names)                                                  0.218     3.379
$auto_1133.C[1].p[0] (adder_carry)                                               0.890     4.270
$auto_1133.C[1].cout[0] (adder_carry)                                            0.028     4.298
$auto_1133.C[2].cin[0] (adder_carry)                                             0.890     5.188
$auto_1133.C[2].cout[0] (adder_carry)                                            0.020     5.208
$auto_1133.C[3].cin[0] (adder_carry)                                             0.890     6.099
$auto_1133.C[3].cout[0] (adder_carry)                                            0.020     6.119
$auto_1133.C[4].cin[0] (adder_carry)                                             0.890     7.009
$auto_1133.C[4].cout[0] (adder_carry)                                            0.020     7.029
$auto_1133.C[5].cin[0] (adder_carry)                                             0.890     7.920
$auto_1133.C[5].cout[0] (adder_carry)                                            0.020     7.940
$auto_1133.C[6].cin[0] (adder_carry)                                             0.890     8.830
$auto_1133.C[6].cout[0] (adder_carry)                                            0.020     8.850
$auto_1133.C[7].cin[0] (adder_carry)                                             0.890     9.740
$auto_1133.C[7].cout[0] (adder_carry)                                            0.020     9.760
$auto_1133.C[8].cin[0] (adder_carry)                                             0.890    10.651
$auto_1133.C[8].cout[0] (adder_carry)                                            0.020    10.671
$auto_1133.C[9].cin[0] (adder_carry)                                             0.890    11.561
$auto_1133.C[9].cout[0] (adder_carry)                                            0.020    11.581
$auto_1133.C[10].cin[0] (adder_carry)                                            0.890    12.472
$auto_1133.C[10].cout[0] (adder_carry)                                           0.020    12.492
$auto_1133.C[11].cin[0] (adder_carry)                                            0.890    13.382
$auto_1133.C[11].cout[0] (adder_carry)                                           0.020    13.402
$auto_1133.C[12].cin[0] (adder_carry)                                            0.890    14.293
$auto_1133.C[12].cout[0] (adder_carry)                                           0.020    14.312
$auto_1133.C[13].cin[0] (adder_carry)                                            0.890    15.203
$auto_1133.C[13].cout[0] (adder_carry)                                           0.020    15.223
$auto_1133.C[14].cin[0] (adder_carry)                                            0.890    16.113
$auto_1133.C[14].cout[0] (adder_carry)                                           0.020    16.133
$auto_1133.C[15].cin[0] (adder_carry)                                            0.890    17.024
$auto_1133.C[15].cout[0] (adder_carry)                                           0.020    17.044
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry)                          0.890    17.934
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry)                       0.037    17.971
$auto_1133.Y[16].in[0] (.names)                                                  0.890    18.862
$auto_1133.Y[16].out[0] (.names)                                                 0.218    19.080
$delete_wire$131701.b[12] (RS_DSP_MULT_REGIN)                                    0.890    19.970
data arrival time                                                                         19.970

clock clk (rise edge)                                             0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
$delete_wire$131701.clk[0] (RS_DSP_MULT_REGIN)                                   0.890     0.890
clock uncertainty                                                                0.000     0.890
cell setup time                                                                 -0.070     0.821
data required time                                                                         0.821
------------------------------------------------------------------------------------------------
data required time                                                                         0.821
data arrival time                                                                        -19.970
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -19.149


#Path 37
Startpoint: $delete_wire$131904.RDATA_A1[0] (RS_TDP36K clocked by clk)
Endpoint  : $delete_wire$131701.b[6] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
$delete_wire$131904.CLK_A1[0] (RS_TDP36K)                                        0.890     0.890
$delete_wire$131904.RDATA_A1[0] (RS_TDP36K) [clock-to-output]                    0.293     1.183
$auto_1130.S[0].in[1] (.names)                                                   0.890     2.074
$auto_1130.S[0].out[0] (.names)                                                  0.197     2.271
$auto_1133.S[0].in[0] (.names)                                                   0.890     3.161
$auto_1133.S[0].out[0] (.names)                                                  0.218     3.379
$auto_1133.C[1].p[0] (adder_carry)                                               0.890     4.270
$auto_1133.C[1].cout[0] (adder_carry)                                            0.028     4.298
$auto_1133.C[2].cin[0] (adder_carry)                                             0.890     5.188
$auto_1133.C[2].cout[0] (adder_carry)                                            0.020     5.208
$auto_1133.C[3].cin[0] (adder_carry)                                             0.890     6.099
$auto_1133.C[3].cout[0] (adder_carry)                                            0.020     6.119
$auto_1133.C[4].cin[0] (adder_carry)                                             0.890     7.009
$auto_1133.C[4].cout[0] (adder_carry)                                            0.020     7.029
$auto_1133.C[5].cin[0] (adder_carry)                                             0.890     7.920
$auto_1133.C[5].cout[0] (adder_carry)                                            0.020     7.940
$auto_1133.C[6].cin[0] (adder_carry)                                             0.890     8.830
$auto_1133.C[6].cout[0] (adder_carry)                                            0.020     8.850
$auto_1133.C[7].cin[0] (adder_carry)                                             0.890     9.740
$auto_1133.C[7].cout[0] (adder_carry)                                            0.020     9.760
$auto_1133.C[8].cin[0] (adder_carry)                                             0.890    10.651
$auto_1133.C[8].cout[0] (adder_carry)                                            0.020    10.671
$auto_1133.C[9].cin[0] (adder_carry)                                             0.890    11.561
$auto_1133.C[9].cout[0] (adder_carry)                                            0.020    11.581
$auto_1133.C[10].cin[0] (adder_carry)                                            0.890    12.472
$auto_1133.C[10].cout[0] (adder_carry)                                           0.020    12.492
$auto_1133.C[11].cin[0] (adder_carry)                                            0.890    13.382
$auto_1133.C[11].cout[0] (adder_carry)                                           0.020    13.402
$auto_1133.C[12].cin[0] (adder_carry)                                            0.890    14.293
$auto_1133.C[12].cout[0] (adder_carry)                                           0.020    14.312
$auto_1133.C[13].cin[0] (adder_carry)                                            0.890    15.203
$auto_1133.C[13].cout[0] (adder_carry)                                           0.020    15.223
$auto_1133.C[14].cin[0] (adder_carry)                                            0.890    16.113
$auto_1133.C[14].cout[0] (adder_carry)                                           0.020    16.133
$auto_1133.C[15].cin[0] (adder_carry)                                            0.890    17.024
$auto_1133.C[15].cout[0] (adder_carry)                                           0.020    17.044
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry)                          0.890    17.934
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry)                       0.037    17.971
$auto_1133.Y[16].in[0] (.names)                                                  0.890    18.862
$auto_1133.Y[16].out[0] (.names)                                                 0.218    19.080
$delete_wire$131701.b[6] (RS_DSP_MULT_REGIN)                                     0.890    19.970
data arrival time                                                                         19.970

clock clk (rise edge)                                             0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
$delete_wire$131701.clk[0] (RS_DSP_MULT_REGIN)                                   0.890     0.890
clock uncertainty                                                                0.000     0.890
cell setup time                                                                 -0.070     0.821
data required time                                                                         0.821
------------------------------------------------------------------------------------------------
data required time                                                                         0.821
data arrival time                                                                        -19.970
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -19.149


#Path 38
Startpoint: $delete_wire$131904.RDATA_A1[0] (RS_TDP36K clocked by clk)
Endpoint  : $delete_wire$131701.b[7] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
$delete_wire$131904.CLK_A1[0] (RS_TDP36K)                                        0.890     0.890
$delete_wire$131904.RDATA_A1[0] (RS_TDP36K) [clock-to-output]                    0.293     1.183
$auto_1130.S[0].in[1] (.names)                                                   0.890     2.074
$auto_1130.S[0].out[0] (.names)                                                  0.197     2.271
$auto_1133.S[0].in[0] (.names)                                                   0.890     3.161
$auto_1133.S[0].out[0] (.names)                                                  0.218     3.379
$auto_1133.C[1].p[0] (adder_carry)                                               0.890     4.270
$auto_1133.C[1].cout[0] (adder_carry)                                            0.028     4.298
$auto_1133.C[2].cin[0] (adder_carry)                                             0.890     5.188
$auto_1133.C[2].cout[0] (adder_carry)                                            0.020     5.208
$auto_1133.C[3].cin[0] (adder_carry)                                             0.890     6.099
$auto_1133.C[3].cout[0] (adder_carry)                                            0.020     6.119
$auto_1133.C[4].cin[0] (adder_carry)                                             0.890     7.009
$auto_1133.C[4].cout[0] (adder_carry)                                            0.020     7.029
$auto_1133.C[5].cin[0] (adder_carry)                                             0.890     7.920
$auto_1133.C[5].cout[0] (adder_carry)                                            0.020     7.940
$auto_1133.C[6].cin[0] (adder_carry)                                             0.890     8.830
$auto_1133.C[6].cout[0] (adder_carry)                                            0.020     8.850
$auto_1133.C[7].cin[0] (adder_carry)                                             0.890     9.740
$auto_1133.C[7].cout[0] (adder_carry)                                            0.020     9.760
$auto_1133.C[8].cin[0] (adder_carry)                                             0.890    10.651
$auto_1133.C[8].cout[0] (adder_carry)                                            0.020    10.671
$auto_1133.C[9].cin[0] (adder_carry)                                             0.890    11.561
$auto_1133.C[9].cout[0] (adder_carry)                                            0.020    11.581
$auto_1133.C[10].cin[0] (adder_carry)                                            0.890    12.472
$auto_1133.C[10].cout[0] (adder_carry)                                           0.020    12.492
$auto_1133.C[11].cin[0] (adder_carry)                                            0.890    13.382
$auto_1133.C[11].cout[0] (adder_carry)                                           0.020    13.402
$auto_1133.C[12].cin[0] (adder_carry)                                            0.890    14.293
$auto_1133.C[12].cout[0] (adder_carry)                                           0.020    14.312
$auto_1133.C[13].cin[0] (adder_carry)                                            0.890    15.203
$auto_1133.C[13].cout[0] (adder_carry)                                           0.020    15.223
$auto_1133.C[14].cin[0] (adder_carry)                                            0.890    16.113
$auto_1133.C[14].cout[0] (adder_carry)                                           0.020    16.133
$auto_1133.C[15].cin[0] (adder_carry)                                            0.890    17.024
$auto_1133.C[15].cout[0] (adder_carry)                                           0.020    17.044
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry)                          0.890    17.934
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry)                       0.037    17.971
$auto_1133.Y[16].in[0] (.names)                                                  0.890    18.862
$auto_1133.Y[16].out[0] (.names)                                                 0.218    19.080
$delete_wire$131701.b[7] (RS_DSP_MULT_REGIN)                                     0.890    19.970
data arrival time                                                                         19.970

clock clk (rise edge)                                             0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
$delete_wire$131701.clk[0] (RS_DSP_MULT_REGIN)                                   0.890     0.890
clock uncertainty                                                                0.000     0.890
cell setup time                                                                 -0.070     0.821
data required time                                                                         0.821
------------------------------------------------------------------------------------------------
data required time                                                                         0.821
data arrival time                                                                        -19.970
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -19.149


#Path 39
Startpoint: $delete_wire$131904.RDATA_A1[0] (RS_TDP36K clocked by clk)
Endpoint  : $delete_wire$131701.b[9] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
$delete_wire$131904.CLK_A1[0] (RS_TDP36K)                                        0.890     0.890
$delete_wire$131904.RDATA_A1[0] (RS_TDP36K) [clock-to-output]                    0.293     1.183
$auto_1130.S[0].in[1] (.names)                                                   0.890     2.074
$auto_1130.S[0].out[0] (.names)                                                  0.197     2.271
$auto_1133.S[0].in[0] (.names)                                                   0.890     3.161
$auto_1133.S[0].out[0] (.names)                                                  0.218     3.379
$auto_1133.C[1].p[0] (adder_carry)                                               0.890     4.270
$auto_1133.C[1].cout[0] (adder_carry)                                            0.028     4.298
$auto_1133.C[2].cin[0] (adder_carry)                                             0.890     5.188
$auto_1133.C[2].cout[0] (adder_carry)                                            0.020     5.208
$auto_1133.C[3].cin[0] (adder_carry)                                             0.890     6.099
$auto_1133.C[3].cout[0] (adder_carry)                                            0.020     6.119
$auto_1133.C[4].cin[0] (adder_carry)                                             0.890     7.009
$auto_1133.C[4].cout[0] (adder_carry)                                            0.020     7.029
$auto_1133.C[5].cin[0] (adder_carry)                                             0.890     7.920
$auto_1133.C[5].cout[0] (adder_carry)                                            0.020     7.940
$auto_1133.C[6].cin[0] (adder_carry)                                             0.890     8.830
$auto_1133.C[6].cout[0] (adder_carry)                                            0.020     8.850
$auto_1133.C[7].cin[0] (adder_carry)                                             0.890     9.740
$auto_1133.C[7].cout[0] (adder_carry)                                            0.020     9.760
$auto_1133.C[8].cin[0] (adder_carry)                                             0.890    10.651
$auto_1133.C[8].cout[0] (adder_carry)                                            0.020    10.671
$auto_1133.C[9].cin[0] (adder_carry)                                             0.890    11.561
$auto_1133.C[9].cout[0] (adder_carry)                                            0.020    11.581
$auto_1133.C[10].cin[0] (adder_carry)                                            0.890    12.472
$auto_1133.C[10].cout[0] (adder_carry)                                           0.020    12.492
$auto_1133.C[11].cin[0] (adder_carry)                                            0.890    13.382
$auto_1133.C[11].cout[0] (adder_carry)                                           0.020    13.402
$auto_1133.C[12].cin[0] (adder_carry)                                            0.890    14.293
$auto_1133.C[12].cout[0] (adder_carry)                                           0.020    14.312
$auto_1133.C[13].cin[0] (adder_carry)                                            0.890    15.203
$auto_1133.C[13].cout[0] (adder_carry)                                           0.020    15.223
$auto_1133.C[14].cin[0] (adder_carry)                                            0.890    16.113
$auto_1133.C[14].cout[0] (adder_carry)                                           0.020    16.133
$auto_1133.C[15].cin[0] (adder_carry)                                            0.890    17.024
$auto_1133.C[15].cout[0] (adder_carry)                                           0.020    17.044
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry)                          0.890    17.934
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry)                       0.037    17.971
$auto_1133.Y[16].in[0] (.names)                                                  0.890    18.862
$auto_1133.Y[16].out[0] (.names)                                                 0.218    19.080
$delete_wire$131701.b[9] (RS_DSP_MULT_REGIN)                                     0.890    19.970
data arrival time                                                                         19.970

clock clk (rise edge)                                             0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
$delete_wire$131701.clk[0] (RS_DSP_MULT_REGIN)                                   0.890     0.890
clock uncertainty                                                                0.000     0.890
cell setup time                                                                 -0.070     0.821
data required time                                                                         0.821
------------------------------------------------------------------------------------------------
data required time                                                                         0.821
data arrival time                                                                        -19.970
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -19.149


#Path 40
Startpoint: $delete_wire$131904.RDATA_A1[0] (RS_TDP36K clocked by clk)
Endpoint  : $delete_wire$131701.b[11] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
$delete_wire$131904.CLK_A1[0] (RS_TDP36K)                                        0.890     0.890
$delete_wire$131904.RDATA_A1[0] (RS_TDP36K) [clock-to-output]                    0.293     1.183
$auto_1130.S[0].in[1] (.names)                                                   0.890     2.074
$auto_1130.S[0].out[0] (.names)                                                  0.197     2.271
$auto_1133.S[0].in[0] (.names)                                                   0.890     3.161
$auto_1133.S[0].out[0] (.names)                                                  0.218     3.379
$auto_1133.C[1].p[0] (adder_carry)                                               0.890     4.270
$auto_1133.C[1].cout[0] (adder_carry)                                            0.028     4.298
$auto_1133.C[2].cin[0] (adder_carry)                                             0.890     5.188
$auto_1133.C[2].cout[0] (adder_carry)                                            0.020     5.208
$auto_1133.C[3].cin[0] (adder_carry)                                             0.890     6.099
$auto_1133.C[3].cout[0] (adder_carry)                                            0.020     6.119
$auto_1133.C[4].cin[0] (adder_carry)                                             0.890     7.009
$auto_1133.C[4].cout[0] (adder_carry)                                            0.020     7.029
$auto_1133.C[5].cin[0] (adder_carry)                                             0.890     7.920
$auto_1133.C[5].cout[0] (adder_carry)                                            0.020     7.940
$auto_1133.C[6].cin[0] (adder_carry)                                             0.890     8.830
$auto_1133.C[6].cout[0] (adder_carry)                                            0.020     8.850
$auto_1133.C[7].cin[0] (adder_carry)                                             0.890     9.740
$auto_1133.C[7].cout[0] (adder_carry)                                            0.020     9.760
$auto_1133.C[8].cin[0] (adder_carry)                                             0.890    10.651
$auto_1133.C[8].cout[0] (adder_carry)                                            0.020    10.671
$auto_1133.C[9].cin[0] (adder_carry)                                             0.890    11.561
$auto_1133.C[9].cout[0] (adder_carry)                                            0.020    11.581
$auto_1133.C[10].cin[0] (adder_carry)                                            0.890    12.472
$auto_1133.C[10].cout[0] (adder_carry)                                           0.020    12.492
$auto_1133.C[11].cin[0] (adder_carry)                                            0.890    13.382
$auto_1133.C[11].cout[0] (adder_carry)                                           0.020    13.402
$auto_1133.C[12].cin[0] (adder_carry)                                            0.890    14.293
$auto_1133.C[12].cout[0] (adder_carry)                                           0.020    14.312
$auto_1133.C[13].cin[0] (adder_carry)                                            0.890    15.203
$auto_1133.C[13].cout[0] (adder_carry)                                           0.020    15.223
$auto_1133.C[14].cin[0] (adder_carry)                                            0.890    16.113
$auto_1133.C[14].cout[0] (adder_carry)                                           0.020    16.133
$auto_1133.C[15].cin[0] (adder_carry)                                            0.890    17.024
$auto_1133.C[15].cout[0] (adder_carry)                                           0.020    17.044
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry)                          0.890    17.934
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry)                       0.037    17.971
$auto_1133.Y[16].in[0] (.names)                                                  0.890    18.862
$auto_1133.Y[16].out[0] (.names)                                                 0.218    19.080
$delete_wire$131701.b[11] (RS_DSP_MULT_REGIN)                                    0.890    19.970
data arrival time                                                                         19.970

clock clk (rise edge)                                             0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
$delete_wire$131701.clk[0] (RS_DSP_MULT_REGIN)                                   0.890     0.890
clock uncertainty                                                                0.000     0.890
cell setup time                                                                 -0.070     0.821
data required time                                                                         0.821
------------------------------------------------------------------------------------------------
data required time                                                                         0.821
data arrival time                                                                        -19.970
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -19.149


#Path 41
Startpoint: $delete_wire$131904.RDATA_A1[0] (RS_TDP36K clocked by clk)
Endpoint  : $delete_wire$131701.b[13] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
$delete_wire$131904.CLK_A1[0] (RS_TDP36K)                                        0.890     0.890
$delete_wire$131904.RDATA_A1[0] (RS_TDP36K) [clock-to-output]                    0.293     1.183
$auto_1130.S[0].in[1] (.names)                                                   0.890     2.074
$auto_1130.S[0].out[0] (.names)                                                  0.197     2.271
$auto_1133.S[0].in[0] (.names)                                                   0.890     3.161
$auto_1133.S[0].out[0] (.names)                                                  0.218     3.379
$auto_1133.C[1].p[0] (adder_carry)                                               0.890     4.270
$auto_1133.C[1].cout[0] (adder_carry)                                            0.028     4.298
$auto_1133.C[2].cin[0] (adder_carry)                                             0.890     5.188
$auto_1133.C[2].cout[0] (adder_carry)                                            0.020     5.208
$auto_1133.C[3].cin[0] (adder_carry)                                             0.890     6.099
$auto_1133.C[3].cout[0] (adder_carry)                                            0.020     6.119
$auto_1133.C[4].cin[0] (adder_carry)                                             0.890     7.009
$auto_1133.C[4].cout[0] (adder_carry)                                            0.020     7.029
$auto_1133.C[5].cin[0] (adder_carry)                                             0.890     7.920
$auto_1133.C[5].cout[0] (adder_carry)                                            0.020     7.940
$auto_1133.C[6].cin[0] (adder_carry)                                             0.890     8.830
$auto_1133.C[6].cout[0] (adder_carry)                                            0.020     8.850
$auto_1133.C[7].cin[0] (adder_carry)                                             0.890     9.740
$auto_1133.C[7].cout[0] (adder_carry)                                            0.020     9.760
$auto_1133.C[8].cin[0] (adder_carry)                                             0.890    10.651
$auto_1133.C[8].cout[0] (adder_carry)                                            0.020    10.671
$auto_1133.C[9].cin[0] (adder_carry)                                             0.890    11.561
$auto_1133.C[9].cout[0] (adder_carry)                                            0.020    11.581
$auto_1133.C[10].cin[0] (adder_carry)                                            0.890    12.472
$auto_1133.C[10].cout[0] (adder_carry)                                           0.020    12.492
$auto_1133.C[11].cin[0] (adder_carry)                                            0.890    13.382
$auto_1133.C[11].cout[0] (adder_carry)                                           0.020    13.402
$auto_1133.C[12].cin[0] (adder_carry)                                            0.890    14.293
$auto_1133.C[12].cout[0] (adder_carry)                                           0.020    14.312
$auto_1133.C[13].cin[0] (adder_carry)                                            0.890    15.203
$auto_1133.C[13].cout[0] (adder_carry)                                           0.020    15.223
$auto_1133.C[14].cin[0] (adder_carry)                                            0.890    16.113
$auto_1133.C[14].cout[0] (adder_carry)                                           0.020    16.133
$auto_1133.C[15].cin[0] (adder_carry)                                            0.890    17.024
$auto_1133.C[15].cout[0] (adder_carry)                                           0.020    17.044
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry)                          0.890    17.934
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry)                       0.037    17.971
$auto_1133.Y[16].in[0] (.names)                                                  0.890    18.862
$auto_1133.Y[16].out[0] (.names)                                                 0.218    19.080
$delete_wire$131701.b[13] (RS_DSP_MULT_REGIN)                                    0.890    19.970
data arrival time                                                                         19.970

clock clk (rise edge)                                             0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
$delete_wire$131701.clk[0] (RS_DSP_MULT_REGIN)                                   0.890     0.890
clock uncertainty                                                                0.000     0.890
cell setup time                                                                 -0.070     0.821
data required time                                                                         0.821
------------------------------------------------------------------------------------------------
data required time                                                                         0.821
data arrival time                                                                        -19.970
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -19.149


#Path 42
Startpoint: $delete_wire$131904.RDATA_A1[0] (RS_TDP36K clocked by clk)
Endpoint  : $delete_wire$131707.b[16] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
$delete_wire$131904.CLK_A1[0] (RS_TDP36K)                                        0.890     0.890
$delete_wire$131904.RDATA_A1[0] (RS_TDP36K) [clock-to-output]                    0.293     1.183
$auto_1130.S[0].in[1] (.names)                                                   0.890     2.074
$auto_1130.S[0].out[0] (.names)                                                  0.197     2.271
$auto_1133.S[0].in[0] (.names)                                                   0.890     3.161
$auto_1133.S[0].out[0] (.names)                                                  0.218     3.379
$auto_1133.C[1].p[0] (adder_carry)                                               0.890     4.270
$auto_1133.C[1].cout[0] (adder_carry)                                            0.028     4.298
$auto_1133.C[2].cin[0] (adder_carry)                                             0.890     5.188
$auto_1133.C[2].cout[0] (adder_carry)                                            0.020     5.208
$auto_1133.C[3].cin[0] (adder_carry)                                             0.890     6.099
$auto_1133.C[3].cout[0] (adder_carry)                                            0.020     6.119
$auto_1133.C[4].cin[0] (adder_carry)                                             0.890     7.009
$auto_1133.C[4].cout[0] (adder_carry)                                            0.020     7.029
$auto_1133.C[5].cin[0] (adder_carry)                                             0.890     7.920
$auto_1133.C[5].cout[0] (adder_carry)                                            0.020     7.940
$auto_1133.C[6].cin[0] (adder_carry)                                             0.890     8.830
$auto_1133.C[6].cout[0] (adder_carry)                                            0.020     8.850
$auto_1133.C[7].cin[0] (adder_carry)                                             0.890     9.740
$auto_1133.C[7].cout[0] (adder_carry)                                            0.020     9.760
$auto_1133.C[8].cin[0] (adder_carry)                                             0.890    10.651
$auto_1133.C[8].cout[0] (adder_carry)                                            0.020    10.671
$auto_1133.C[9].cin[0] (adder_carry)                                             0.890    11.561
$auto_1133.C[9].cout[0] (adder_carry)                                            0.020    11.581
$auto_1133.C[10].cin[0] (adder_carry)                                            0.890    12.472
$auto_1133.C[10].cout[0] (adder_carry)                                           0.020    12.492
$auto_1133.C[11].cin[0] (adder_carry)                                            0.890    13.382
$auto_1133.C[11].cout[0] (adder_carry)                                           0.020    13.402
$auto_1133.C[12].cin[0] (adder_carry)                                            0.890    14.293
$auto_1133.C[12].cout[0] (adder_carry)                                           0.020    14.312
$auto_1133.C[13].cin[0] (adder_carry)                                            0.890    15.203
$auto_1133.C[13].cout[0] (adder_carry)                                           0.020    15.223
$auto_1133.C[14].cin[0] (adder_carry)                                            0.890    16.113
$auto_1133.C[14].cout[0] (adder_carry)                                           0.020    16.133
$auto_1133.C[15].cin[0] (adder_carry)                                            0.890    17.024
$auto_1133.C[15].cout[0] (adder_carry)                                           0.020    17.044
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry)                          0.890    17.934
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry)                       0.037    17.971
$auto_1133.Y[16].in[0] (.names)                                                  0.890    18.862
$auto_1133.Y[16].out[0] (.names)                                                 0.218    19.080
$delete_wire$131707.b[16] (RS_DSP_MULT_REGIN)                                    0.890    19.970
data arrival time                                                                         19.970

clock clk (rise edge)                                             0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
$delete_wire$131707.clk[0] (RS_DSP_MULT_REGIN)                                   0.890     0.890
clock uncertainty                                                                0.000     0.890
cell setup time                                                                 -0.070     0.821
data required time                                                                         0.821
------------------------------------------------------------------------------------------------
data required time                                                                         0.821
data arrival time                                                                        -19.970
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -19.149


#Path 43
Startpoint: $delete_wire$131904.RDATA_A1[0] (RS_TDP36K clocked by clk)
Endpoint  : $delete_wire$131707.b[17] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
$delete_wire$131904.CLK_A1[0] (RS_TDP36K)                                        0.890     0.890
$delete_wire$131904.RDATA_A1[0] (RS_TDP36K) [clock-to-output]                    0.293     1.183
$auto_1130.S[0].in[1] (.names)                                                   0.890     2.074
$auto_1130.S[0].out[0] (.names)                                                  0.197     2.271
$auto_1133.S[0].in[0] (.names)                                                   0.890     3.161
$auto_1133.S[0].out[0] (.names)                                                  0.218     3.379
$auto_1133.C[1].p[0] (adder_carry)                                               0.890     4.270
$auto_1133.C[1].cout[0] (adder_carry)                                            0.028     4.298
$auto_1133.C[2].cin[0] (adder_carry)                                             0.890     5.188
$auto_1133.C[2].cout[0] (adder_carry)                                            0.020     5.208
$auto_1133.C[3].cin[0] (adder_carry)                                             0.890     6.099
$auto_1133.C[3].cout[0] (adder_carry)                                            0.020     6.119
$auto_1133.C[4].cin[0] (adder_carry)                                             0.890     7.009
$auto_1133.C[4].cout[0] (adder_carry)                                            0.020     7.029
$auto_1133.C[5].cin[0] (adder_carry)                                             0.890     7.920
$auto_1133.C[5].cout[0] (adder_carry)                                            0.020     7.940
$auto_1133.C[6].cin[0] (adder_carry)                                             0.890     8.830
$auto_1133.C[6].cout[0] (adder_carry)                                            0.020     8.850
$auto_1133.C[7].cin[0] (adder_carry)                                             0.890     9.740
$auto_1133.C[7].cout[0] (adder_carry)                                            0.020     9.760
$auto_1133.C[8].cin[0] (adder_carry)                                             0.890    10.651
$auto_1133.C[8].cout[0] (adder_carry)                                            0.020    10.671
$auto_1133.C[9].cin[0] (adder_carry)                                             0.890    11.561
$auto_1133.C[9].cout[0] (adder_carry)                                            0.020    11.581
$auto_1133.C[10].cin[0] (adder_carry)                                            0.890    12.472
$auto_1133.C[10].cout[0] (adder_carry)                                           0.020    12.492
$auto_1133.C[11].cin[0] (adder_carry)                                            0.890    13.382
$auto_1133.C[11].cout[0] (adder_carry)                                           0.020    13.402
$auto_1133.C[12].cin[0] (adder_carry)                                            0.890    14.293
$auto_1133.C[12].cout[0] (adder_carry)                                           0.020    14.312
$auto_1133.C[13].cin[0] (adder_carry)                                            0.890    15.203
$auto_1133.C[13].cout[0] (adder_carry)                                           0.020    15.223
$auto_1133.C[14].cin[0] (adder_carry)                                            0.890    16.113
$auto_1133.C[14].cout[0] (adder_carry)                                           0.020    16.133
$auto_1133.C[15].cin[0] (adder_carry)                                            0.890    17.024
$auto_1133.C[15].cout[0] (adder_carry)                                           0.020    17.044
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry)                          0.890    17.934
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry)                       0.037    17.971
$auto_1133.Y[16].in[0] (.names)                                                  0.890    18.862
$auto_1133.Y[16].out[0] (.names)                                                 0.218    19.080
$delete_wire$131707.b[17] (RS_DSP_MULT_REGIN)                                    0.890    19.970
data arrival time                                                                         19.970

clock clk (rise edge)                                             0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
$delete_wire$131707.clk[0] (RS_DSP_MULT_REGIN)                                   0.890     0.890
clock uncertainty                                                                0.000     0.890
cell setup time                                                                 -0.070     0.821
data required time                                                                         0.821
------------------------------------------------------------------------------------------------
data required time                                                                         0.821
data arrival time                                                                        -19.970
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -19.149


#Path 44
Startpoint: design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[0].Q[0] (dffre clocked by clk)
Endpoint  : $delete_wire$131525.b[15] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[0].C[0] (dffre)                       0.890     0.890
design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[0].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$128410$abc$64559$li530_li530.in[0] (.names)                                                        0.890     1.935
$abc$128410$abc$64559$li530_li530.out[0] (.names)                                                       0.218     2.153
$auto_1076.S[0].in[0] (.names)                                                                          0.890     3.044
$auto_1076.S[0].out[0] (.names)                                                                         0.218     3.262
$auto_1076.C[1].p[0] (adder_carry)                                                                      0.890     4.152
$auto_1076.C[1].cout[0] (adder_carry)                                                                   0.028     4.180
$auto_1076.C[2].cin[0] (adder_carry)                                                                    0.890     5.071
$auto_1076.C[2].cout[0] (adder_carry)                                                                   0.020     5.091
$auto_1076.C[3].cin[0] (adder_carry)                                                                    0.890     5.981
$auto_1076.C[3].cout[0] (adder_carry)                                                                   0.020     6.001
$auto_1076.C[4].cin[0] (adder_carry)                                                                    0.890     6.892
$auto_1076.C[4].cout[0] (adder_carry)                                                                   0.020     6.912
$auto_1076.C[5].cin[0] (adder_carry)                                                                    0.890     7.802
$auto_1076.C[5].cout[0] (adder_carry)                                                                   0.020     7.822
$auto_1076.C[6].cin[0] (adder_carry)                                                                    0.890     8.713
$auto_1076.C[6].cout[0] (adder_carry)                                                                   0.020     8.733
$auto_1076.C[7].cin[0] (adder_carry)                                                                    0.890     9.623
$auto_1076.C[7].cout[0] (adder_carry)                                                                   0.020     9.643
$auto_1076.C[8].cin[0] (adder_carry)                                                                    0.890    10.533
$auto_1076.C[8].cout[0] (adder_carry)                                                                   0.020    10.553
$auto_1076.C[9].cin[0] (adder_carry)                                                                    0.890    11.444
$auto_1076.C[9].cout[0] (adder_carry)                                                                   0.020    11.464
$auto_1076.C[10].cin[0] (adder_carry)                                                                   0.890    12.354
$auto_1076.C[10].cout[0] (adder_carry)                                                                  0.020    12.374
$auto_1076.C[11].cin[0] (adder_carry)                                                                   0.890    13.265
$auto_1076.C[11].cout[0] (adder_carry)                                                                  0.020    13.285
$auto_1076.C[12].cin[0] (adder_carry)                                                                   0.890    14.175
$auto_1076.C[12].cout[0] (adder_carry)                                                                  0.020    14.195
$auto_1076.C[13].cin[0] (adder_carry)                                                                   0.890    15.085
$auto_1076.C[13].cout[0] (adder_carry)                                                                  0.020    15.105
$auto_1076.C[14].cin[0] (adder_carry)                                                                   0.890    15.996
$auto_1076.C[14].cout[0] (adder_carry)                                                                  0.020    16.016
$auto_1076.C[15].cin[0] (adder_carry)                                                                   0.890    16.906
$auto_1076.C[15].cout[0] (adder_carry)                                                                  0.020    16.926
$abc$128410$abc$55512$auto_1076.co.cin[0] (adder_carry)                                                 0.890    17.817
$abc$128410$abc$55512$auto_1076.co.sumout[0] (adder_carry)                                              0.037    17.854
$auto_1076.Y[15].in[0] (.names)                                                                         0.890    18.744
$auto_1076.Y[15].out[0] (.names)                                                                        0.218    18.962
$delete_wire$131525.b[15] (RS_DSP_MULT_REGIN)                                                           0.890    19.853
data arrival time                                                                                                19.853

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
$delete_wire$131525.clk[0] (RS_DSP_MULT_REGIN)                                                          0.890     0.890
clock uncertainty                                                                                       0.000     0.890
cell setup time                                                                                        -0.070     0.821
data required time                                                                                                0.821
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.821
data arrival time                                                                                               -19.853
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -19.032


#Path 45
Startpoint: design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[0].Q[0] (dffre clocked by clk)
Endpoint  : $delete_wire$131525.b[17] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[0].C[0] (dffre)                       0.890     0.890
design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[0].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$128410$abc$64559$li530_li530.in[0] (.names)                                                        0.890     1.935
$abc$128410$abc$64559$li530_li530.out[0] (.names)                                                       0.218     2.153
$auto_1076.S[0].in[0] (.names)                                                                          0.890     3.044
$auto_1076.S[0].out[0] (.names)                                                                         0.218     3.262
$auto_1076.C[1].p[0] (adder_carry)                                                                      0.890     4.152
$auto_1076.C[1].cout[0] (adder_carry)                                                                   0.028     4.180
$auto_1076.C[2].cin[0] (adder_carry)                                                                    0.890     5.071
$auto_1076.C[2].cout[0] (adder_carry)                                                                   0.020     5.091
$auto_1076.C[3].cin[0] (adder_carry)                                                                    0.890     5.981
$auto_1076.C[3].cout[0] (adder_carry)                                                                   0.020     6.001
$auto_1076.C[4].cin[0] (adder_carry)                                                                    0.890     6.892
$auto_1076.C[4].cout[0] (adder_carry)                                                                   0.020     6.912
$auto_1076.C[5].cin[0] (adder_carry)                                                                    0.890     7.802
$auto_1076.C[5].cout[0] (adder_carry)                                                                   0.020     7.822
$auto_1076.C[6].cin[0] (adder_carry)                                                                    0.890     8.713
$auto_1076.C[6].cout[0] (adder_carry)                                                                   0.020     8.733
$auto_1076.C[7].cin[0] (adder_carry)                                                                    0.890     9.623
$auto_1076.C[7].cout[0] (adder_carry)                                                                   0.020     9.643
$auto_1076.C[8].cin[0] (adder_carry)                                                                    0.890    10.533
$auto_1076.C[8].cout[0] (adder_carry)                                                                   0.020    10.553
$auto_1076.C[9].cin[0] (adder_carry)                                                                    0.890    11.444
$auto_1076.C[9].cout[0] (adder_carry)                                                                   0.020    11.464
$auto_1076.C[10].cin[0] (adder_carry)                                                                   0.890    12.354
$auto_1076.C[10].cout[0] (adder_carry)                                                                  0.020    12.374
$auto_1076.C[11].cin[0] (adder_carry)                                                                   0.890    13.265
$auto_1076.C[11].cout[0] (adder_carry)                                                                  0.020    13.285
$auto_1076.C[12].cin[0] (adder_carry)                                                                   0.890    14.175
$auto_1076.C[12].cout[0] (adder_carry)                                                                  0.020    14.195
$auto_1076.C[13].cin[0] (adder_carry)                                                                   0.890    15.085
$auto_1076.C[13].cout[0] (adder_carry)                                                                  0.020    15.105
$auto_1076.C[14].cin[0] (adder_carry)                                                                   0.890    15.996
$auto_1076.C[14].cout[0] (adder_carry)                                                                  0.020    16.016
$auto_1076.C[15].cin[0] (adder_carry)                                                                   0.890    16.906
$auto_1076.C[15].cout[0] (adder_carry)                                                                  0.020    16.926
$abc$128410$abc$55512$auto_1076.co.cin[0] (adder_carry)                                                 0.890    17.817
$abc$128410$abc$55512$auto_1076.co.sumout[0] (adder_carry)                                              0.037    17.854
$auto_1076.Y[16].in[0] (.names)                                                                         0.890    18.744
$auto_1076.Y[16].out[0] (.names)                                                                        0.218    18.962
$delete_wire$131525.b[17] (RS_DSP_MULT_REGIN)                                                           0.890    19.853
data arrival time                                                                                                19.853

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
$delete_wire$131525.clk[0] (RS_DSP_MULT_REGIN)                                                          0.890     0.890
clock uncertainty                                                                                       0.000     0.890
cell setup time                                                                                        -0.070     0.821
data required time                                                                                                0.821
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.821
data arrival time                                                                                               -19.853
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -19.032


#Path 46
Startpoint: design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[0].Q[0] (dffre clocked by clk)
Endpoint  : $delete_wire$131525.b[16] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[0].C[0] (dffre)                       0.890     0.890
design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[0].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$128410$abc$64559$li530_li530.in[0] (.names)                                                        0.890     1.935
$abc$128410$abc$64559$li530_li530.out[0] (.names)                                                       0.218     2.153
$auto_1076.S[0].in[0] (.names)                                                                          0.890     3.044
$auto_1076.S[0].out[0] (.names)                                                                         0.218     3.262
$auto_1076.C[1].p[0] (adder_carry)                                                                      0.890     4.152
$auto_1076.C[1].cout[0] (adder_carry)                                                                   0.028     4.180
$auto_1076.C[2].cin[0] (adder_carry)                                                                    0.890     5.071
$auto_1076.C[2].cout[0] (adder_carry)                                                                   0.020     5.091
$auto_1076.C[3].cin[0] (adder_carry)                                                                    0.890     5.981
$auto_1076.C[3].cout[0] (adder_carry)                                                                   0.020     6.001
$auto_1076.C[4].cin[0] (adder_carry)                                                                    0.890     6.892
$auto_1076.C[4].cout[0] (adder_carry)                                                                   0.020     6.912
$auto_1076.C[5].cin[0] (adder_carry)                                                                    0.890     7.802
$auto_1076.C[5].cout[0] (adder_carry)                                                                   0.020     7.822
$auto_1076.C[6].cin[0] (adder_carry)                                                                    0.890     8.713
$auto_1076.C[6].cout[0] (adder_carry)                                                                   0.020     8.733
$auto_1076.C[7].cin[0] (adder_carry)                                                                    0.890     9.623
$auto_1076.C[7].cout[0] (adder_carry)                                                                   0.020     9.643
$auto_1076.C[8].cin[0] (adder_carry)                                                                    0.890    10.533
$auto_1076.C[8].cout[0] (adder_carry)                                                                   0.020    10.553
$auto_1076.C[9].cin[0] (adder_carry)                                                                    0.890    11.444
$auto_1076.C[9].cout[0] (adder_carry)                                                                   0.020    11.464
$auto_1076.C[10].cin[0] (adder_carry)                                                                   0.890    12.354
$auto_1076.C[10].cout[0] (adder_carry)                                                                  0.020    12.374
$auto_1076.C[11].cin[0] (adder_carry)                                                                   0.890    13.265
$auto_1076.C[11].cout[0] (adder_carry)                                                                  0.020    13.285
$auto_1076.C[12].cin[0] (adder_carry)                                                                   0.890    14.175
$auto_1076.C[12].cout[0] (adder_carry)                                                                  0.020    14.195
$auto_1076.C[13].cin[0] (adder_carry)                                                                   0.890    15.085
$auto_1076.C[13].cout[0] (adder_carry)                                                                  0.020    15.105
$auto_1076.C[14].cin[0] (adder_carry)                                                                   0.890    15.996
$auto_1076.C[14].cout[0] (adder_carry)                                                                  0.020    16.016
$auto_1076.C[15].cin[0] (adder_carry)                                                                   0.890    16.906
$auto_1076.C[15].cout[0] (adder_carry)                                                                  0.020    16.926
$abc$128410$abc$55512$auto_1076.co.cin[0] (adder_carry)                                                 0.890    17.817
$abc$128410$abc$55512$auto_1076.co.sumout[0] (adder_carry)                                              0.037    17.854
$auto_1076.Y[16].in[0] (.names)                                                                         0.890    18.744
$auto_1076.Y[16].out[0] (.names)                                                                        0.218    18.962
$delete_wire$131525.b[16] (RS_DSP_MULT_REGIN)                                                           0.890    19.853
data arrival time                                                                                                19.853

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
$delete_wire$131525.clk[0] (RS_DSP_MULT_REGIN)                                                          0.890     0.890
clock uncertainty                                                                                       0.000     0.890
cell setup time                                                                                        -0.070     0.821
data required time                                                                                                0.821
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.821
data arrival time                                                                                               -19.853
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -19.032


#Path 47
Startpoint: design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].Q[0] (dffre clocked by clk)
Endpoint  : design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[17].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                  0.000     0.000
design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].C[0] (dffre)                                             0.890     0.890
design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].Q[0] (dffre) [clock-to-output]                           0.154     1.044
$auto_1085.S[0].in[0] (.names)                                                                                        0.890     1.935
$auto_1085.S[0].out[0] (.names)                                                                                       0.218     2.153
$auto_1085.C[1].p[0] (adder_carry)                                                                                    0.890     3.044
$auto_1085.C[1].cout[0] (adder_carry)                                                                                 0.028     3.072
$auto_1085.C[2].cin[0] (adder_carry)                                                                                  0.890     3.962
$auto_1085.C[2].cout[0] (adder_carry)                                                                                 0.020     3.982
$auto_1085.C[3].cin[0] (adder_carry)                                                                                  0.890     4.873
$auto_1085.C[3].cout[0] (adder_carry)                                                                                 0.020     4.893
$auto_1085.C[4].cin[0] (adder_carry)                                                                                  0.890     5.783
$auto_1085.C[4].cout[0] (adder_carry)                                                                                 0.020     5.803
$auto_1085.C[5].cin[0] (adder_carry)                                                                                  0.890     6.694
$auto_1085.C[5].cout[0] (adder_carry)                                                                                 0.020     6.714
$auto_1085.C[6].cin[0] (adder_carry)                                                                                  0.890     7.604
$auto_1085.C[6].cout[0] (adder_carry)                                                                                 0.020     7.624
$auto_1085.C[7].cin[0] (adder_carry)                                                                                  0.890     8.514
$auto_1085.C[7].cout[0] (adder_carry)                                                                                 0.020     8.534
$auto_1085.C[8].cin[0] (adder_carry)                                                                                  0.890     9.425
$auto_1085.C[8].cout[0] (adder_carry)                                                                                 0.020     9.445
$auto_1085.C[9].cin[0] (adder_carry)                                                                                  0.890    10.335
$auto_1085.C[9].cout[0] (adder_carry)                                                                                 0.020    10.355
$auto_1085.C[10].cin[0] (adder_carry)                                                                                 0.890    11.246
$auto_1085.C[10].cout[0] (adder_carry)                                                                                0.020    11.266
$auto_1085.C[11].cin[0] (adder_carry)                                                                                 0.890    12.156
$auto_1085.C[11].cout[0] (adder_carry)                                                                                0.020    12.176
$auto_1085.C[12].cin[0] (adder_carry)                                                                                 0.890    13.066
$auto_1085.C[12].cout[0] (adder_carry)                                                                                0.020    13.086
$auto_1085.C[13].cin[0] (adder_carry)                                                                                 0.890    13.977
$auto_1085.C[13].cout[0] (adder_carry)                                                                                0.020    13.997
$auto_1085.C[14].cin[0] (adder_carry)                                                                                 0.890    14.887
$auto_1085.C[14].cout[0] (adder_carry)                                                                                0.020    14.907
$auto_1085.C[15].cin[0] (adder_carry)                                                                                 0.890    15.798
$auto_1085.C[15].cout[0] (adder_carry)                                                                                0.020    15.818
$auto_1085.C[16].cin[0] (adder_carry)                                                                                 0.890    16.708
$auto_1085.C[16].cout[0] (adder_carry)                                                                                0.020    16.728
$auto_1085.C[17].cin[0] (adder_carry)                                                                                 0.890    17.619
$auto_1085.C[17].sumout[0] (adder_carry)                                                                              0.037    17.655
$abc$128410$abc$64559$li734_li734.in[0] (.names)                                                                      0.890    18.546
$abc$128410$abc$64559$li734_li734.out[0] (.names)                                                                     0.218    18.764
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[17].D[0] (dffre)                       0.890    19.655
data arrival time                                                                                                              19.655

clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                  0.000     0.000
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[17].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                                     0.000     0.890
cell setup time                                                                                                      -0.032     0.859
data required time                                                                                                              0.859
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              0.859
data arrival time                                                                                                             -19.655
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -18.796


#Path 48
Startpoint: $delete_wire$131904.RDATA_A1[0] (RS_TDP36K clocked by clk)
Endpoint  : design195_5_10_inst.large_adder_instance547.add_out_reg_2[15].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
$delete_wire$131904.CLK_A1[0] (RS_TDP36K)                                                        0.890     0.890
$delete_wire$131904.RDATA_A1[0] (RS_TDP36K) [clock-to-output]                                    0.293     1.183
$auto_1130.S[0].in[1] (.names)                                                                   0.890     2.074
$auto_1130.S[0].out[0] (.names)                                                                  0.197     2.271
$auto_1130.C[1].p[0] (adder_carry)                                                               0.890     3.161
$auto_1130.C[1].cout[0] (adder_carry)                                                            0.028     3.189
$auto_1130.C[2].cin[0] (adder_carry)                                                             0.890     4.080
$auto_1130.C[2].cout[0] (adder_carry)                                                            0.020     4.100
$auto_1130.C[3].cin[0] (adder_carry)                                                             0.890     4.990
$auto_1130.C[3].cout[0] (adder_carry)                                                            0.020     5.010
$auto_1130.C[4].cin[0] (adder_carry)                                                             0.890     5.901
$auto_1130.C[4].cout[0] (adder_carry)                                                            0.020     5.921
$auto_1130.C[5].cin[0] (adder_carry)                                                             0.890     6.811
$auto_1130.C[5].cout[0] (adder_carry)                                                            0.020     6.831
$auto_1130.C[6].cin[0] (adder_carry)                                                             0.890     7.721
$auto_1130.C[6].cout[0] (adder_carry)                                                            0.020     7.741
$auto_1130.C[7].cin[0] (adder_carry)                                                             0.890     8.632
$auto_1130.C[7].cout[0] (adder_carry)                                                            0.020     8.652
$auto_1130.C[8].cin[0] (adder_carry)                                                             0.890     9.542
$auto_1130.C[8].cout[0] (adder_carry)                                                            0.020     9.562
$auto_1130.C[9].cin[0] (adder_carry)                                                             0.890    10.453
$auto_1130.C[9].cout[0] (adder_carry)                                                            0.020    10.473
$auto_1130.C[10].cin[0] (adder_carry)                                                            0.890    11.363
$auto_1130.C[10].cout[0] (adder_carry)                                                           0.020    11.383
$auto_1130.C[11].cin[0] (adder_carry)                                                            0.890    12.274
$auto_1130.C[11].cout[0] (adder_carry)                                                           0.020    12.293
$auto_1130.C[12].cin[0] (adder_carry)                                                            0.890    13.184
$auto_1130.C[12].cout[0] (adder_carry)                                                           0.020    13.204
$auto_1130.C[13].cin[0] (adder_carry)                                                            0.890    14.094
$auto_1130.C[13].cout[0] (adder_carry)                                                           0.020    14.114
$auto_1130.C[14].cin[0] (adder_carry)                                                            0.890    15.005
$auto_1130.C[14].cout[0] (adder_carry)                                                           0.020    15.025
$auto_1130.C[15].cin[0] (adder_carry)                                                            0.890    15.915
$auto_1130.C[15].cout[0] (adder_carry)                                                           0.020    15.935
$abc$128410$abc$55512$auto_1130.co.cin[0] (adder_carry)                                          0.890    16.826
$abc$128410$abc$55512$auto_1130.co.sumout[0] (adder_carry)                                       0.037    16.863
$abc$128410$abc$64559$li572_li572.in[0] (.names)                                                 0.890    17.753
$abc$128410$abc$64559$li572_li572.out[0] (.names)                                                0.218    17.971
design195_5_10_inst.large_adder_instance547.add_out_reg_2[15].D[0] (dffre)                       0.890    18.862
data arrival time                                                                                         18.862

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
design195_5_10_inst.large_adder_instance547.add_out_reg_2[15].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                0.000     0.890
cell setup time                                                                                 -0.032     0.859
data required time                                                                                         0.859
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         0.859
data arrival time                                                                                        -18.862
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -18.003


#Path 49
Startpoint: $delete_wire$131904.RDATA_A1[0] (RS_TDP36K clocked by clk)
Endpoint  : design195_5_10_inst.large_adder_instance547.add_out_reg_2[16].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
$delete_wire$131904.CLK_A1[0] (RS_TDP36K)                                                        0.890     0.890
$delete_wire$131904.RDATA_A1[0] (RS_TDP36K) [clock-to-output]                                    0.293     1.183
$auto_1130.S[0].in[1] (.names)                                                                   0.890     2.074
$auto_1130.S[0].out[0] (.names)                                                                  0.197     2.271
$auto_1130.C[1].p[0] (adder_carry)                                                               0.890     3.161
$auto_1130.C[1].cout[0] (adder_carry)                                                            0.028     3.189
$auto_1130.C[2].cin[0] (adder_carry)                                                             0.890     4.080
$auto_1130.C[2].cout[0] (adder_carry)                                                            0.020     4.100
$auto_1130.C[3].cin[0] (adder_carry)                                                             0.890     4.990
$auto_1130.C[3].cout[0] (adder_carry)                                                            0.020     5.010
$auto_1130.C[4].cin[0] (adder_carry)                                                             0.890     5.901
$auto_1130.C[4].cout[0] (adder_carry)                                                            0.020     5.921
$auto_1130.C[5].cin[0] (adder_carry)                                                             0.890     6.811
$auto_1130.C[5].cout[0] (adder_carry)                                                            0.020     6.831
$auto_1130.C[6].cin[0] (adder_carry)                                                             0.890     7.721
$auto_1130.C[6].cout[0] (adder_carry)                                                            0.020     7.741
$auto_1130.C[7].cin[0] (adder_carry)                                                             0.890     8.632
$auto_1130.C[7].cout[0] (adder_carry)                                                            0.020     8.652
$auto_1130.C[8].cin[0] (adder_carry)                                                             0.890     9.542
$auto_1130.C[8].cout[0] (adder_carry)                                                            0.020     9.562
$auto_1130.C[9].cin[0] (adder_carry)                                                             0.890    10.453
$auto_1130.C[9].cout[0] (adder_carry)                                                            0.020    10.473
$auto_1130.C[10].cin[0] (adder_carry)                                                            0.890    11.363
$auto_1130.C[10].cout[0] (adder_carry)                                                           0.020    11.383
$auto_1130.C[11].cin[0] (adder_carry)                                                            0.890    12.274
$auto_1130.C[11].cout[0] (adder_carry)                                                           0.020    12.293
$auto_1130.C[12].cin[0] (adder_carry)                                                            0.890    13.184
$auto_1130.C[12].cout[0] (adder_carry)                                                           0.020    13.204
$auto_1130.C[13].cin[0] (adder_carry)                                                            0.890    14.094
$auto_1130.C[13].cout[0] (adder_carry)                                                           0.020    14.114
$auto_1130.C[14].cin[0] (adder_carry)                                                            0.890    15.005
$auto_1130.C[14].cout[0] (adder_carry)                                                           0.020    15.025
$auto_1130.C[15].cin[0] (adder_carry)                                                            0.890    15.915
$auto_1130.C[15].cout[0] (adder_carry)                                                           0.020    15.935
$abc$128410$abc$55512$auto_1130.co.cin[0] (adder_carry)                                          0.890    16.826
$abc$128410$abc$55512$auto_1130.co.sumout[0] (adder_carry)                                       0.037    16.863
$abc$128410$abc$64559$li573_li573.in[2] (.names)                                                 0.890    17.753
$abc$128410$abc$64559$li573_li573.out[0] (.names)                                                0.148    17.901
design195_5_10_inst.large_adder_instance547.add_out_reg_2[16].D[0] (dffre)                       0.890    18.791
data arrival time                                                                                         18.791

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
design195_5_10_inst.large_adder_instance547.add_out_reg_2[16].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                0.000     0.890
cell setup time                                                                                 -0.032     0.859
data required time                                                                                         0.859
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         0.859
data arrival time                                                                                        -18.791
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -17.932


#Path 50
Startpoint: design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[0].Q[0] (dffre clocked by clk)
Endpoint  : $delete_wire$131651.b[16] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[0].C[0] (dffre)                       0.890     0.890
design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[0].Q[0] (dffre) [clock-to-output]     0.154     1.044
$auto_1118.S[0].in[0] (.names)                                                                            0.890     1.935
$auto_1118.S[0].out[0] (.names)                                                                           0.218     2.153
$auto_1118.C[1].p[0] (adder_carry)                                                                        0.890     3.044
$auto_1118.C[1].cout[0] (adder_carry)                                                                     0.028     3.072
$auto_1118.C[2].cin[0] (adder_carry)                                                                      0.890     3.962
$auto_1118.C[2].cout[0] (adder_carry)                                                                     0.020     3.982
$auto_1118.C[3].cin[0] (adder_carry)                                                                      0.890     4.873
$auto_1118.C[3].cout[0] (adder_carry)                                                                     0.020     4.893
$auto_1118.C[4].cin[0] (adder_carry)                                                                      0.890     5.783
$auto_1118.C[4].cout[0] (adder_carry)                                                                     0.020     5.803
$auto_1118.C[5].cin[0] (adder_carry)                                                                      0.890     6.694
$auto_1118.C[5].cout[0] (adder_carry)                                                                     0.020     6.714
$auto_1118.C[6].cin[0] (adder_carry)                                                                      0.890     7.604
$auto_1118.C[6].cout[0] (adder_carry)                                                                     0.020     7.624
$auto_1118.C[7].cin[0] (adder_carry)                                                                      0.890     8.514
$auto_1118.C[7].cout[0] (adder_carry)                                                                     0.020     8.534
$auto_1118.C[8].cin[0] (adder_carry)                                                                      0.890     9.425
$auto_1118.C[8].cout[0] (adder_carry)                                                                     0.020     9.445
$auto_1118.C[9].cin[0] (adder_carry)                                                                      0.890    10.335
$auto_1118.C[9].cout[0] (adder_carry)                                                                     0.020    10.355
$auto_1118.C[10].cin[0] (adder_carry)                                                                     0.890    11.246
$auto_1118.C[10].cout[0] (adder_carry)                                                                    0.020    11.266
$auto_1118.C[11].cin[0] (adder_carry)                                                                     0.890    12.156
$auto_1118.C[11].cout[0] (adder_carry)                                                                    0.020    12.176
$auto_1118.C[12].cin[0] (adder_carry)                                                                     0.890    13.066
$auto_1118.C[12].cout[0] (adder_carry)                                                                    0.020    13.086
$auto_1118.C[13].cin[0] (adder_carry)                                                                     0.890    13.977
$auto_1118.C[13].cout[0] (adder_carry)                                                                    0.020    13.997
$auto_1118.C[14].cin[0] (adder_carry)                                                                     0.890    14.887
$auto_1118.C[14].cout[0] (adder_carry)                                                                    0.020    14.907
$auto_1118.C[15].cin[0] (adder_carry)                                                                     0.890    15.798
$auto_1118.C[15].cout[0] (adder_carry)                                                                    0.020    15.818
$abc$128410$abc$55512$auto_1118.co.cin[0] (adder_carry)                                                   0.890    16.708
$abc$128410$abc$55512$auto_1118.co.sumout[0] (adder_carry)                                                0.037    16.745
$auto_1118.Y[16].in[0] (.names)                                                                           0.890    17.636
$auto_1118.Y[16].out[0] (.names)                                                                          0.218    17.854
$delete_wire$131651.b[16] (RS_DSP_MULT_REGIN)                                                             0.890    18.744
data arrival time                                                                                                  18.744

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
$delete_wire$131651.clk[0] (RS_DSP_MULT_REGIN)                                                            0.890     0.890
clock uncertainty                                                                                         0.000     0.890
cell setup time                                                                                          -0.070     0.821
data required time                                                                                                  0.821
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.821
data arrival time                                                                                                 -18.744
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -17.923


#Path 51
Startpoint: design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[0].Q[0] (dffre clocked by clk)
Endpoint  : $delete_wire$131651.b[15] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[0].C[0] (dffre)                       0.890     0.890
design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[0].Q[0] (dffre) [clock-to-output]     0.154     1.044
$auto_1118.S[0].in[0] (.names)                                                                            0.890     1.935
$auto_1118.S[0].out[0] (.names)                                                                           0.218     2.153
$auto_1118.C[1].p[0] (adder_carry)                                                                        0.890     3.044
$auto_1118.C[1].cout[0] (adder_carry)                                                                     0.028     3.072
$auto_1118.C[2].cin[0] (adder_carry)                                                                      0.890     3.962
$auto_1118.C[2].cout[0] (adder_carry)                                                                     0.020     3.982
$auto_1118.C[3].cin[0] (adder_carry)                                                                      0.890     4.873
$auto_1118.C[3].cout[0] (adder_carry)                                                                     0.020     4.893
$auto_1118.C[4].cin[0] (adder_carry)                                                                      0.890     5.783
$auto_1118.C[4].cout[0] (adder_carry)                                                                     0.020     5.803
$auto_1118.C[5].cin[0] (adder_carry)                                                                      0.890     6.694
$auto_1118.C[5].cout[0] (adder_carry)                                                                     0.020     6.714
$auto_1118.C[6].cin[0] (adder_carry)                                                                      0.890     7.604
$auto_1118.C[6].cout[0] (adder_carry)                                                                     0.020     7.624
$auto_1118.C[7].cin[0] (adder_carry)                                                                      0.890     8.514
$auto_1118.C[7].cout[0] (adder_carry)                                                                     0.020     8.534
$auto_1118.C[8].cin[0] (adder_carry)                                                                      0.890     9.425
$auto_1118.C[8].cout[0] (adder_carry)                                                                     0.020     9.445
$auto_1118.C[9].cin[0] (adder_carry)                                                                      0.890    10.335
$auto_1118.C[9].cout[0] (adder_carry)                                                                     0.020    10.355
$auto_1118.C[10].cin[0] (adder_carry)                                                                     0.890    11.246
$auto_1118.C[10].cout[0] (adder_carry)                                                                    0.020    11.266
$auto_1118.C[11].cin[0] (adder_carry)                                                                     0.890    12.156
$auto_1118.C[11].cout[0] (adder_carry)                                                                    0.020    12.176
$auto_1118.C[12].cin[0] (adder_carry)                                                                     0.890    13.066
$auto_1118.C[12].cout[0] (adder_carry)                                                                    0.020    13.086
$auto_1118.C[13].cin[0] (adder_carry)                                                                     0.890    13.977
$auto_1118.C[13].cout[0] (adder_carry)                                                                    0.020    13.997
$auto_1118.C[14].cin[0] (adder_carry)                                                                     0.890    14.887
$auto_1118.C[14].cout[0] (adder_carry)                                                                    0.020    14.907
$auto_1118.C[15].cin[0] (adder_carry)                                                                     0.890    15.798
$auto_1118.C[15].cout[0] (adder_carry)                                                                    0.020    15.818
$abc$128410$abc$55512$auto_1118.co.cin[0] (adder_carry)                                                   0.890    16.708
$abc$128410$abc$55512$auto_1118.co.sumout[0] (adder_carry)                                                0.037    16.745
$auto_1118.Y[15].in[0] (.names)                                                                           0.890    17.636
$auto_1118.Y[15].out[0] (.names)                                                                          0.218    17.854
$delete_wire$131651.b[15] (RS_DSP_MULT_REGIN)                                                             0.890    18.744
data arrival time                                                                                                  18.744

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
$delete_wire$131651.clk[0] (RS_DSP_MULT_REGIN)                                                            0.890     0.890
clock uncertainty                                                                                         0.000     0.890
cell setup time                                                                                          -0.070     0.821
data required time                                                                                                  0.821
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.821
data arrival time                                                                                                 -18.744
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -17.923


#Path 52
Startpoint: design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[0].Q[0] (dffre clocked by clk)
Endpoint  : $delete_wire$131651.b[17] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[0].C[0] (dffre)                       0.890     0.890
design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[0].Q[0] (dffre) [clock-to-output]     0.154     1.044
$auto_1118.S[0].in[0] (.names)                                                                            0.890     1.935
$auto_1118.S[0].out[0] (.names)                                                                           0.218     2.153
$auto_1118.C[1].p[0] (adder_carry)                                                                        0.890     3.044
$auto_1118.C[1].cout[0] (adder_carry)                                                                     0.028     3.072
$auto_1118.C[2].cin[0] (adder_carry)                                                                      0.890     3.962
$auto_1118.C[2].cout[0] (adder_carry)                                                                     0.020     3.982
$auto_1118.C[3].cin[0] (adder_carry)                                                                      0.890     4.873
$auto_1118.C[3].cout[0] (adder_carry)                                                                     0.020     4.893
$auto_1118.C[4].cin[0] (adder_carry)                                                                      0.890     5.783
$auto_1118.C[4].cout[0] (adder_carry)                                                                     0.020     5.803
$auto_1118.C[5].cin[0] (adder_carry)                                                                      0.890     6.694
$auto_1118.C[5].cout[0] (adder_carry)                                                                     0.020     6.714
$auto_1118.C[6].cin[0] (adder_carry)                                                                      0.890     7.604
$auto_1118.C[6].cout[0] (adder_carry)                                                                     0.020     7.624
$auto_1118.C[7].cin[0] (adder_carry)                                                                      0.890     8.514
$auto_1118.C[7].cout[0] (adder_carry)                                                                     0.020     8.534
$auto_1118.C[8].cin[0] (adder_carry)                                                                      0.890     9.425
$auto_1118.C[8].cout[0] (adder_carry)                                                                     0.020     9.445
$auto_1118.C[9].cin[0] (adder_carry)                                                                      0.890    10.335
$auto_1118.C[9].cout[0] (adder_carry)                                                                     0.020    10.355
$auto_1118.C[10].cin[0] (adder_carry)                                                                     0.890    11.246
$auto_1118.C[10].cout[0] (adder_carry)                                                                    0.020    11.266
$auto_1118.C[11].cin[0] (adder_carry)                                                                     0.890    12.156
$auto_1118.C[11].cout[0] (adder_carry)                                                                    0.020    12.176
$auto_1118.C[12].cin[0] (adder_carry)                                                                     0.890    13.066
$auto_1118.C[12].cout[0] (adder_carry)                                                                    0.020    13.086
$auto_1118.C[13].cin[0] (adder_carry)                                                                     0.890    13.977
$auto_1118.C[13].cout[0] (adder_carry)                                                                    0.020    13.997
$auto_1118.C[14].cin[0] (adder_carry)                                                                     0.890    14.887
$auto_1118.C[14].cout[0] (adder_carry)                                                                    0.020    14.907
$auto_1118.C[15].cin[0] (adder_carry)                                                                     0.890    15.798
$auto_1118.C[15].cout[0] (adder_carry)                                                                    0.020    15.818
$abc$128410$abc$55512$auto_1118.co.cin[0] (adder_carry)                                                   0.890    16.708
$abc$128410$abc$55512$auto_1118.co.sumout[0] (adder_carry)                                                0.037    16.745
$auto_1118.Y[16].in[0] (.names)                                                                           0.890    17.636
$auto_1118.Y[16].out[0] (.names)                                                                          0.218    17.854
$delete_wire$131651.b[17] (RS_DSP_MULT_REGIN)                                                             0.890    18.744
data arrival time                                                                                                  18.744

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
$delete_wire$131651.clk[0] (RS_DSP_MULT_REGIN)                                                            0.890     0.890
clock uncertainty                                                                                         0.000     0.890
cell setup time                                                                                          -0.070     0.821
data required time                                                                                                  0.821
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.821
data arrival time                                                                                                 -18.744
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -17.923


#Path 53
Startpoint: design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].Q[0] (dffre clocked by clk)
Endpoint  : design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[16].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                  0.000     0.000
design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].C[0] (dffre)                                             0.890     0.890
design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].Q[0] (dffre) [clock-to-output]                           0.154     1.044
$auto_1085.S[0].in[0] (.names)                                                                                        0.890     1.935
$auto_1085.S[0].out[0] (.names)                                                                                       0.218     2.153
$auto_1085.C[1].p[0] (adder_carry)                                                                                    0.890     3.044
$auto_1085.C[1].cout[0] (adder_carry)                                                                                 0.028     3.072
$auto_1085.C[2].cin[0] (adder_carry)                                                                                  0.890     3.962
$auto_1085.C[2].cout[0] (adder_carry)                                                                                 0.020     3.982
$auto_1085.C[3].cin[0] (adder_carry)                                                                                  0.890     4.873
$auto_1085.C[3].cout[0] (adder_carry)                                                                                 0.020     4.893
$auto_1085.C[4].cin[0] (adder_carry)                                                                                  0.890     5.783
$auto_1085.C[4].cout[0] (adder_carry)                                                                                 0.020     5.803
$auto_1085.C[5].cin[0] (adder_carry)                                                                                  0.890     6.694
$auto_1085.C[5].cout[0] (adder_carry)                                                                                 0.020     6.714
$auto_1085.C[6].cin[0] (adder_carry)                                                                                  0.890     7.604
$auto_1085.C[6].cout[0] (adder_carry)                                                                                 0.020     7.624
$auto_1085.C[7].cin[0] (adder_carry)                                                                                  0.890     8.514
$auto_1085.C[7].cout[0] (adder_carry)                                                                                 0.020     8.534
$auto_1085.C[8].cin[0] (adder_carry)                                                                                  0.890     9.425
$auto_1085.C[8].cout[0] (adder_carry)                                                                                 0.020     9.445
$auto_1085.C[9].cin[0] (adder_carry)                                                                                  0.890    10.335
$auto_1085.C[9].cout[0] (adder_carry)                                                                                 0.020    10.355
$auto_1085.C[10].cin[0] (adder_carry)                                                                                 0.890    11.246
$auto_1085.C[10].cout[0] (adder_carry)                                                                                0.020    11.266
$auto_1085.C[11].cin[0] (adder_carry)                                                                                 0.890    12.156
$auto_1085.C[11].cout[0] (adder_carry)                                                                                0.020    12.176
$auto_1085.C[12].cin[0] (adder_carry)                                                                                 0.890    13.066
$auto_1085.C[12].cout[0] (adder_carry)                                                                                0.020    13.086
$auto_1085.C[13].cin[0] (adder_carry)                                                                                 0.890    13.977
$auto_1085.C[13].cout[0] (adder_carry)                                                                                0.020    13.997
$auto_1085.C[14].cin[0] (adder_carry)                                                                                 0.890    14.887
$auto_1085.C[14].cout[0] (adder_carry)                                                                                0.020    14.907
$auto_1085.C[15].cin[0] (adder_carry)                                                                                 0.890    15.798
$auto_1085.C[15].cout[0] (adder_carry)                                                                                0.020    15.818
$auto_1085.C[16].cin[0] (adder_carry)                                                                                 0.890    16.708
$auto_1085.C[16].sumout[0] (adder_carry)                                                                              0.037    16.745
$abc$128410$abc$64559$li733_li733.in[0] (.names)                                                                      0.890    17.636
$abc$128410$abc$64559$li733_li733.out[0] (.names)                                                                     0.218    17.854
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[16].D[0] (dffre)                       0.890    18.744
data arrival time                                                                                                              18.744

clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                  0.000     0.000
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[16].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                                     0.000     0.890
cell setup time                                                                                                      -0.032     0.859
data required time                                                                                                              0.859
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              0.859
data arrival time                                                                                                             -18.744
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -17.885


#Path 54
Startpoint: design195_5_10_inst.full_adder_instance321.full_adder_inst.b[0].Q[0] (dffre clocked by clk)
Endpoint  : design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[15].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
design195_5_10_inst.full_adder_instance321.full_adder_inst.b[0].C[0] (dffre)                               0.890     0.890
design195_5_10_inst.full_adder_instance321.full_adder_inst.b[0].Q[0] (dffre) [clock-to-output]             0.154     1.044
$auto_1049.S[0].in[0] (.names)                                                                             0.890     1.935
$auto_1049.S[0].out[0] (.names)                                                                            0.218     2.153
$auto_1049.C[1].p[0] (adder_carry)                                                                         0.890     3.044
$auto_1049.C[1].cout[0] (adder_carry)                                                                      0.028     3.072
$auto_1049.C[2].cin[0] (adder_carry)                                                                       0.890     3.962
$auto_1049.C[2].cout[0] (adder_carry)                                                                      0.020     3.982
$auto_1049.C[3].cin[0] (adder_carry)                                                                       0.890     4.873
$auto_1049.C[3].cout[0] (adder_carry)                                                                      0.020     4.893
$auto_1049.C[4].cin[0] (adder_carry)                                                                       0.890     5.783
$auto_1049.C[4].cout[0] (adder_carry)                                                                      0.020     5.803
$auto_1049.C[5].cin[0] (adder_carry)                                                                       0.890     6.694
$auto_1049.C[5].cout[0] (adder_carry)                                                                      0.020     6.714
$auto_1049.C[6].cin[0] (adder_carry)                                                                       0.890     7.604
$auto_1049.C[6].cout[0] (adder_carry)                                                                      0.020     7.624
$auto_1049.C[7].cin[0] (adder_carry)                                                                       0.890     8.514
$auto_1049.C[7].cout[0] (adder_carry)                                                                      0.020     8.534
$auto_1049.C[8].cin[0] (adder_carry)                                                                       0.890     9.425
$auto_1049.C[8].cout[0] (adder_carry)                                                                      0.020     9.445
$auto_1049.C[9].cin[0] (adder_carry)                                                                       0.890    10.335
$auto_1049.C[9].cout[0] (adder_carry)                                                                      0.020    10.355
$auto_1049.C[10].cin[0] (adder_carry)                                                                      0.890    11.246
$auto_1049.C[10].cout[0] (adder_carry)                                                                     0.020    11.266
$auto_1049.C[11].cin[0] (adder_carry)                                                                      0.890    12.156
$auto_1049.C[11].cout[0] (adder_carry)                                                                     0.020    12.176
$auto_1049.C[12].cin[0] (adder_carry)                                                                      0.890    13.066
$auto_1049.C[12].cout[0] (adder_carry)                                                                     0.020    13.086
$auto_1049.C[13].cin[0] (adder_carry)                                                                      0.890    13.977
$auto_1049.C[13].cout[0] (adder_carry)                                                                     0.020    13.997
$auto_1049.C[14].cin[0] (adder_carry)                                                                      0.890    14.887
$auto_1049.C[14].cout[0] (adder_carry)                                                                     0.020    14.907
$auto_1049.C[15].cin[0] (adder_carry)                                                                      0.890    15.798
$auto_1049.C[15].cout[0] (adder_carry)                                                                     0.020    15.818
$abc$128410$abc$55512$auto_1049.co.cin[0] (adder_carry)                                                    0.890    16.708
$abc$128410$abc$55512$auto_1049.co.sumout[0] (adder_carry)                                                 0.037    16.745
$abc$128410$abc$64559$li363_li363.in[0] (.names)                                                           0.890    17.636
$abc$128410$abc$64559$li363_li363.out[0] (.names)                                                          0.218    17.854
design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[15].D[0] (dffre)                       0.890    18.744
data arrival time                                                                                                   18.744

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[15].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                          0.000     0.890
cell setup time                                                                                           -0.032     0.859
data required time                                                                                                   0.859
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   0.859
data arrival time                                                                                                  -18.744
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -17.885


#Path 55
Startpoint: design195_5_10_inst.full_adder_instance431.full_adder_inst.b[0].Q[0] (dffre clocked by clk)
Endpoint  : design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[15].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
design195_5_10_inst.full_adder_instance431.full_adder_inst.b[0].C[0] (dffre)                               0.890     0.890
design195_5_10_inst.full_adder_instance431.full_adder_inst.b[0].Q[0] (dffre) [clock-to-output]             0.154     1.044
$auto_1055.S[0].in[0] (.names)                                                                             0.890     1.935
$auto_1055.S[0].out[0] (.names)                                                                            0.218     2.153
$auto_1055.C[1].p[0] (adder_carry)                                                                         0.890     3.044
$auto_1055.C[1].cout[0] (adder_carry)                                                                      0.028     3.072
$auto_1055.C[2].cin[0] (adder_carry)                                                                       0.890     3.962
$auto_1055.C[2].cout[0] (adder_carry)                                                                      0.020     3.982
$auto_1055.C[3].cin[0] (adder_carry)                                                                       0.890     4.873
$auto_1055.C[3].cout[0] (adder_carry)                                                                      0.020     4.893
$auto_1055.C[4].cin[0] (adder_carry)                                                                       0.890     5.783
$auto_1055.C[4].cout[0] (adder_carry)                                                                      0.020     5.803
$auto_1055.C[5].cin[0] (adder_carry)                                                                       0.890     6.694
$auto_1055.C[5].cout[0] (adder_carry)                                                                      0.020     6.714
$auto_1055.C[6].cin[0] (adder_carry)                                                                       0.890     7.604
$auto_1055.C[6].cout[0] (adder_carry)                                                                      0.020     7.624
$auto_1055.C[7].cin[0] (adder_carry)                                                                       0.890     8.514
$auto_1055.C[7].cout[0] (adder_carry)                                                                      0.020     8.534
$auto_1055.C[8].cin[0] (adder_carry)                                                                       0.890     9.425
$auto_1055.C[8].cout[0] (adder_carry)                                                                      0.020     9.445
$auto_1055.C[9].cin[0] (adder_carry)                                                                       0.890    10.335
$auto_1055.C[9].cout[0] (adder_carry)                                                                      0.020    10.355
$auto_1055.C[10].cin[0] (adder_carry)                                                                      0.890    11.246
$auto_1055.C[10].cout[0] (adder_carry)                                                                     0.020    11.266
$auto_1055.C[11].cin[0] (adder_carry)                                                                      0.890    12.156
$auto_1055.C[11].cout[0] (adder_carry)                                                                     0.020    12.176
$auto_1055.C[12].cin[0] (adder_carry)                                                                      0.890    13.066
$auto_1055.C[12].cout[0] (adder_carry)                                                                     0.020    13.086
$auto_1055.C[13].cin[0] (adder_carry)                                                                      0.890    13.977
$auto_1055.C[13].cout[0] (adder_carry)                                                                     0.020    13.997
$auto_1055.C[14].cin[0] (adder_carry)                                                                      0.890    14.887
$auto_1055.C[14].cout[0] (adder_carry)                                                                     0.020    14.907
$auto_1055.C[15].cin[0] (adder_carry)                                                                      0.890    15.798
$auto_1055.C[15].cout[0] (adder_carry)                                                                     0.020    15.818
$abc$128410$abc$55512$auto_1055.co.cin[0] (adder_carry)                                                    0.890    16.708
$abc$128410$abc$55512$auto_1055.co.sumout[0] (adder_carry)                                                 0.037    16.745
$abc$128410$abc$64559$li412_li412.in[0] (.names)                                                           0.890    17.636
$abc$128410$abc$64559$li412_li412.out[0] (.names)                                                          0.218    17.854
design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[15].D[0] (dffre)                       0.890    18.744
data arrival time                                                                                                   18.744

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[15].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                          0.000     0.890
cell setup time                                                                                           -0.032     0.859
data required time                                                                                                   0.859
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   0.859
data arrival time                                                                                                  -18.744
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -17.885


#Path 56
Startpoint: design195_5_10_inst.full_adder_instance540.full_adder_inst.b[0].Q[0] (dffre clocked by clk)
Endpoint  : design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[15].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
design195_5_10_inst.full_adder_instance540.full_adder_inst.b[0].C[0] (dffre)                               0.890     0.890
design195_5_10_inst.full_adder_instance540.full_adder_inst.b[0].Q[0] (dffre) [clock-to-output]             0.154     1.044
$auto_1061.S[0].in[0] (.names)                                                                             0.890     1.935
$auto_1061.S[0].out[0] (.names)                                                                            0.218     2.153
$auto_1061.C[1].p[0] (adder_carry)                                                                         0.890     3.044
$auto_1061.C[1].cout[0] (adder_carry)                                                                      0.028     3.072
$auto_1061.C[2].cin[0] (adder_carry)                                                                       0.890     3.962
$auto_1061.C[2].cout[0] (adder_carry)                                                                      0.020     3.982
$auto_1061.C[3].cin[0] (adder_carry)                                                                       0.890     4.873
$auto_1061.C[3].cout[0] (adder_carry)                                                                      0.020     4.893
$auto_1061.C[4].cin[0] (adder_carry)                                                                       0.890     5.783
$auto_1061.C[4].cout[0] (adder_carry)                                                                      0.020     5.803
$auto_1061.C[5].cin[0] (adder_carry)                                                                       0.890     6.694
$auto_1061.C[5].cout[0] (adder_carry)                                                                      0.020     6.714
$auto_1061.C[6].cin[0] (adder_carry)                                                                       0.890     7.604
$auto_1061.C[6].cout[0] (adder_carry)                                                                      0.020     7.624
$auto_1061.C[7].cin[0] (adder_carry)                                                                       0.890     8.514
$auto_1061.C[7].cout[0] (adder_carry)                                                                      0.020     8.534
$auto_1061.C[8].cin[0] (adder_carry)                                                                       0.890     9.425
$auto_1061.C[8].cout[0] (adder_carry)                                                                      0.020     9.445
$auto_1061.C[9].cin[0] (adder_carry)                                                                       0.890    10.335
$auto_1061.C[9].cout[0] (adder_carry)                                                                      0.020    10.355
$auto_1061.C[10].cin[0] (adder_carry)                                                                      0.890    11.246
$auto_1061.C[10].cout[0] (adder_carry)                                                                     0.020    11.266
$auto_1061.C[11].cin[0] (adder_carry)                                                                      0.890    12.156
$auto_1061.C[11].cout[0] (adder_carry)                                                                     0.020    12.176
$auto_1061.C[12].cin[0] (adder_carry)                                                                      0.890    13.066
$auto_1061.C[12].cout[0] (adder_carry)                                                                     0.020    13.086
$auto_1061.C[13].cin[0] (adder_carry)                                                                      0.890    13.977
$auto_1061.C[13].cout[0] (adder_carry)                                                                     0.020    13.997
$auto_1061.C[14].cin[0] (adder_carry)                                                                      0.890    14.887
$auto_1061.C[14].cout[0] (adder_carry)                                                                     0.020    14.907
$auto_1061.C[15].cin[0] (adder_carry)                                                                      0.890    15.798
$auto_1061.C[15].cout[0] (adder_carry)                                                                     0.020    15.818
$abc$128410$abc$55512$auto_1061.co.cin[0] (adder_carry)                                                    0.890    16.708
$abc$128410$abc$55512$auto_1061.co.sumout[0] (adder_carry)                                                 0.037    16.745
$abc$128410$abc$64559$li461_li461.in[0] (.names)                                                           0.890    17.636
$abc$128410$abc$64559$li461_li461.out[0] (.names)                                                          0.218    17.854
design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[15].D[0] (dffre)                       0.890    18.744
data arrival time                                                                                                   18.744

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[15].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                          0.000     0.890
cell setup time                                                                                           -0.032     0.859
data required time                                                                                                   0.859
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   0.859
data arrival time                                                                                                  -18.744
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -17.885


#Path 57
Startpoint: design195_5_10_inst.full_adder_instance540.full_adder_inst.b[0].Q[0] (dffre clocked by clk)
Endpoint  : design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[16].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
design195_5_10_inst.full_adder_instance540.full_adder_inst.b[0].C[0] (dffre)                               0.890     0.890
design195_5_10_inst.full_adder_instance540.full_adder_inst.b[0].Q[0] (dffre) [clock-to-output]             0.154     1.044
$auto_1061.S[0].in[0] (.names)                                                                             0.890     1.935
$auto_1061.S[0].out[0] (.names)                                                                            0.218     2.153
$auto_1061.C[1].p[0] (adder_carry)                                                                         0.890     3.044
$auto_1061.C[1].cout[0] (adder_carry)                                                                      0.028     3.072
$auto_1061.C[2].cin[0] (adder_carry)                                                                       0.890     3.962
$auto_1061.C[2].cout[0] (adder_carry)                                                                      0.020     3.982
$auto_1061.C[3].cin[0] (adder_carry)                                                                       0.890     4.873
$auto_1061.C[3].cout[0] (adder_carry)                                                                      0.020     4.893
$auto_1061.C[4].cin[0] (adder_carry)                                                                       0.890     5.783
$auto_1061.C[4].cout[0] (adder_carry)                                                                      0.020     5.803
$auto_1061.C[5].cin[0] (adder_carry)                                                                       0.890     6.694
$auto_1061.C[5].cout[0] (adder_carry)                                                                      0.020     6.714
$auto_1061.C[6].cin[0] (adder_carry)                                                                       0.890     7.604
$auto_1061.C[6].cout[0] (adder_carry)                                                                      0.020     7.624
$auto_1061.C[7].cin[0] (adder_carry)                                                                       0.890     8.514
$auto_1061.C[7].cout[0] (adder_carry)                                                                      0.020     8.534
$auto_1061.C[8].cin[0] (adder_carry)                                                                       0.890     9.425
$auto_1061.C[8].cout[0] (adder_carry)                                                                      0.020     9.445
$auto_1061.C[9].cin[0] (adder_carry)                                                                       0.890    10.335
$auto_1061.C[9].cout[0] (adder_carry)                                                                      0.020    10.355
$auto_1061.C[10].cin[0] (adder_carry)                                                                      0.890    11.246
$auto_1061.C[10].cout[0] (adder_carry)                                                                     0.020    11.266
$auto_1061.C[11].cin[0] (adder_carry)                                                                      0.890    12.156
$auto_1061.C[11].cout[0] (adder_carry)                                                                     0.020    12.176
$auto_1061.C[12].cin[0] (adder_carry)                                                                      0.890    13.066
$auto_1061.C[12].cout[0] (adder_carry)                                                                     0.020    13.086
$auto_1061.C[13].cin[0] (adder_carry)                                                                      0.890    13.977
$auto_1061.C[13].cout[0] (adder_carry)                                                                     0.020    13.997
$auto_1061.C[14].cin[0] (adder_carry)                                                                      0.890    14.887
$auto_1061.C[14].cout[0] (adder_carry)                                                                     0.020    14.907
$auto_1061.C[15].cin[0] (adder_carry)                                                                      0.890    15.798
$auto_1061.C[15].cout[0] (adder_carry)                                                                     0.020    15.818
$abc$128410$abc$55512$auto_1061.co.cin[0] (adder_carry)                                                    0.890    16.708
$abc$128410$abc$55512$auto_1061.co.sumout[0] (adder_carry)                                                 0.037    16.745
$abc$128410$abc$64559$li462_li462.in[1] (.names)                                                           0.890    17.636
$abc$128410$abc$64559$li462_li462.out[0] (.names)                                                          0.197    17.832
design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[16].D[0] (dffre)                       0.890    18.723
data arrival time                                                                                                   18.723

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[16].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                          0.000     0.890
cell setup time                                                                                           -0.032     0.859
data required time                                                                                                   0.859
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   0.859
data arrival time                                                                                                  -18.723
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -17.864


#Path 58
Startpoint: design195_5_10_inst.full_adder_instance431.full_adder_inst.b[0].Q[0] (dffre clocked by clk)
Endpoint  : design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[16].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
design195_5_10_inst.full_adder_instance431.full_adder_inst.b[0].C[0] (dffre)                               0.890     0.890
design195_5_10_inst.full_adder_instance431.full_adder_inst.b[0].Q[0] (dffre) [clock-to-output]             0.154     1.044
$auto_1055.S[0].in[0] (.names)                                                                             0.890     1.935
$auto_1055.S[0].out[0] (.names)                                                                            0.218     2.153
$auto_1055.C[1].p[0] (adder_carry)                                                                         0.890     3.044
$auto_1055.C[1].cout[0] (adder_carry)                                                                      0.028     3.072
$auto_1055.C[2].cin[0] (adder_carry)                                                                       0.890     3.962
$auto_1055.C[2].cout[0] (adder_carry)                                                                      0.020     3.982
$auto_1055.C[3].cin[0] (adder_carry)                                                                       0.890     4.873
$auto_1055.C[3].cout[0] (adder_carry)                                                                      0.020     4.893
$auto_1055.C[4].cin[0] (adder_carry)                                                                       0.890     5.783
$auto_1055.C[4].cout[0] (adder_carry)                                                                      0.020     5.803
$auto_1055.C[5].cin[0] (adder_carry)                                                                       0.890     6.694
$auto_1055.C[5].cout[0] (adder_carry)                                                                      0.020     6.714
$auto_1055.C[6].cin[0] (adder_carry)                                                                       0.890     7.604
$auto_1055.C[6].cout[0] (adder_carry)                                                                      0.020     7.624
$auto_1055.C[7].cin[0] (adder_carry)                                                                       0.890     8.514
$auto_1055.C[7].cout[0] (adder_carry)                                                                      0.020     8.534
$auto_1055.C[8].cin[0] (adder_carry)                                                                       0.890     9.425
$auto_1055.C[8].cout[0] (adder_carry)                                                                      0.020     9.445
$auto_1055.C[9].cin[0] (adder_carry)                                                                       0.890    10.335
$auto_1055.C[9].cout[0] (adder_carry)                                                                      0.020    10.355
$auto_1055.C[10].cin[0] (adder_carry)                                                                      0.890    11.246
$auto_1055.C[10].cout[0] (adder_carry)                                                                     0.020    11.266
$auto_1055.C[11].cin[0] (adder_carry)                                                                      0.890    12.156
$auto_1055.C[11].cout[0] (adder_carry)                                                                     0.020    12.176
$auto_1055.C[12].cin[0] (adder_carry)                                                                      0.890    13.066
$auto_1055.C[12].cout[0] (adder_carry)                                                                     0.020    13.086
$auto_1055.C[13].cin[0] (adder_carry)                                                                      0.890    13.977
$auto_1055.C[13].cout[0] (adder_carry)                                                                     0.020    13.997
$auto_1055.C[14].cin[0] (adder_carry)                                                                      0.890    14.887
$auto_1055.C[14].cout[0] (adder_carry)                                                                     0.020    14.907
$auto_1055.C[15].cin[0] (adder_carry)                                                                      0.890    15.798
$auto_1055.C[15].cout[0] (adder_carry)                                                                     0.020    15.818
$abc$128410$abc$55512$auto_1055.co.cin[0] (adder_carry)                                                    0.890    16.708
$abc$128410$abc$55512$auto_1055.co.sumout[0] (adder_carry)                                                 0.037    16.745
$abc$128410$abc$64559$li413_li413.in[1] (.names)                                                           0.890    17.636
$abc$128410$abc$64559$li413_li413.out[0] (.names)                                                          0.197    17.832
design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[16].D[0] (dffre)                       0.890    18.723
data arrival time                                                                                                   18.723

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[16].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                          0.000     0.890
cell setup time                                                                                           -0.032     0.859
data required time                                                                                                   0.859
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   0.859
data arrival time                                                                                                  -18.723
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -17.864


#Path 59
Startpoint: design195_5_10_inst.full_adder_instance321.full_adder_inst.b[0].Q[0] (dffre clocked by clk)
Endpoint  : design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[16].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
design195_5_10_inst.full_adder_instance321.full_adder_inst.b[0].C[0] (dffre)                               0.890     0.890
design195_5_10_inst.full_adder_instance321.full_adder_inst.b[0].Q[0] (dffre) [clock-to-output]             0.154     1.044
$auto_1049.S[0].in[0] (.names)                                                                             0.890     1.935
$auto_1049.S[0].out[0] (.names)                                                                            0.218     2.153
$auto_1049.C[1].p[0] (adder_carry)                                                                         0.890     3.044
$auto_1049.C[1].cout[0] (adder_carry)                                                                      0.028     3.072
$auto_1049.C[2].cin[0] (adder_carry)                                                                       0.890     3.962
$auto_1049.C[2].cout[0] (adder_carry)                                                                      0.020     3.982
$auto_1049.C[3].cin[0] (adder_carry)                                                                       0.890     4.873
$auto_1049.C[3].cout[0] (adder_carry)                                                                      0.020     4.893
$auto_1049.C[4].cin[0] (adder_carry)                                                                       0.890     5.783
$auto_1049.C[4].cout[0] (adder_carry)                                                                      0.020     5.803
$auto_1049.C[5].cin[0] (adder_carry)                                                                       0.890     6.694
$auto_1049.C[5].cout[0] (adder_carry)                                                                      0.020     6.714
$auto_1049.C[6].cin[0] (adder_carry)                                                                       0.890     7.604
$auto_1049.C[6].cout[0] (adder_carry)                                                                      0.020     7.624
$auto_1049.C[7].cin[0] (adder_carry)                                                                       0.890     8.514
$auto_1049.C[7].cout[0] (adder_carry)                                                                      0.020     8.534
$auto_1049.C[8].cin[0] (adder_carry)                                                                       0.890     9.425
$auto_1049.C[8].cout[0] (adder_carry)                                                                      0.020     9.445
$auto_1049.C[9].cin[0] (adder_carry)                                                                       0.890    10.335
$auto_1049.C[9].cout[0] (adder_carry)                                                                      0.020    10.355
$auto_1049.C[10].cin[0] (adder_carry)                                                                      0.890    11.246
$auto_1049.C[10].cout[0] (adder_carry)                                                                     0.020    11.266
$auto_1049.C[11].cin[0] (adder_carry)                                                                      0.890    12.156
$auto_1049.C[11].cout[0] (adder_carry)                                                                     0.020    12.176
$auto_1049.C[12].cin[0] (adder_carry)                                                                      0.890    13.066
$auto_1049.C[12].cout[0] (adder_carry)                                                                     0.020    13.086
$auto_1049.C[13].cin[0] (adder_carry)                                                                      0.890    13.977
$auto_1049.C[13].cout[0] (adder_carry)                                                                     0.020    13.997
$auto_1049.C[14].cin[0] (adder_carry)                                                                      0.890    14.887
$auto_1049.C[14].cout[0] (adder_carry)                                                                     0.020    14.907
$auto_1049.C[15].cin[0] (adder_carry)                                                                      0.890    15.798
$auto_1049.C[15].cout[0] (adder_carry)                                                                     0.020    15.818
$abc$128410$abc$55512$auto_1049.co.cin[0] (adder_carry)                                                    0.890    16.708
$abc$128410$abc$55512$auto_1049.co.sumout[0] (adder_carry)                                                 0.037    16.745
$abc$128410$abc$64559$li364_li364.in[1] (.names)                                                           0.890    17.636
$abc$128410$abc$64559$li364_li364.out[0] (.names)                                                          0.197    17.832
design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[16].D[0] (dffre)                       0.890    18.723
data arrival time                                                                                                   18.723

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[16].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                          0.000     0.890
cell setup time                                                                                           -0.032     0.859
data required time                                                                                                   0.859
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   0.859
data arrival time                                                                                                  -18.723
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -17.864


#Path 60
Startpoint: $delete_wire$131904.RDATA_A1[0] (RS_TDP36K clocked by clk)
Endpoint  : $delete_wire$131707.b[14] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input)                                 0.000     0.000
$delete_wire$131904.CLK_A1[0] (RS_TDP36K)                            0.890     0.890
$delete_wire$131904.RDATA_A1[0] (RS_TDP36K) [clock-to-output]        0.293     1.183
$auto_1130.S[0].in[1] (.names)                                       0.890     2.074
$auto_1130.S[0].out[0] (.names)                                      0.197     2.271
$auto_1133.S[0].in[0] (.names)                                       0.890     3.161
$auto_1133.S[0].out[0] (.names)                                      0.218     3.379
$auto_1133.C[1].p[0] (adder_carry)                                   0.890     4.270
$auto_1133.C[1].cout[0] (adder_carry)                                0.028     4.298
$auto_1133.C[2].cin[0] (adder_carry)                                 0.890     5.188
$auto_1133.C[2].cout[0] (adder_carry)                                0.020     5.208
$auto_1133.C[3].cin[0] (adder_carry)                                 0.890     6.099
$auto_1133.C[3].cout[0] (adder_carry)                                0.020     6.119
$auto_1133.C[4].cin[0] (adder_carry)                                 0.890     7.009
$auto_1133.C[4].cout[0] (adder_carry)                                0.020     7.029
$auto_1133.C[5].cin[0] (adder_carry)                                 0.890     7.920
$auto_1133.C[5].cout[0] (adder_carry)                                0.020     7.940
$auto_1133.C[6].cin[0] (adder_carry)                                 0.890     8.830
$auto_1133.C[6].cout[0] (adder_carry)                                0.020     8.850
$auto_1133.C[7].cin[0] (adder_carry)                                 0.890     9.740
$auto_1133.C[7].cout[0] (adder_carry)                                0.020     9.760
$auto_1133.C[8].cin[0] (adder_carry)                                 0.890    10.651
$auto_1133.C[8].cout[0] (adder_carry)                                0.020    10.671
$auto_1133.C[9].cin[0] (adder_carry)                                 0.890    11.561
$auto_1133.C[9].cout[0] (adder_carry)                                0.020    11.581
$auto_1133.C[10].cin[0] (adder_carry)                                0.890    12.472
$auto_1133.C[10].cout[0] (adder_carry)                               0.020    12.492
$auto_1133.C[11].cin[0] (adder_carry)                                0.890    13.382
$auto_1133.C[11].cout[0] (adder_carry)                               0.020    13.402
$auto_1133.C[12].cin[0] (adder_carry)                                0.890    14.293
$auto_1133.C[12].cout[0] (adder_carry)                               0.020    14.312
$auto_1133.C[13].cin[0] (adder_carry)                                0.890    15.203
$auto_1133.C[13].cout[0] (adder_carry)                               0.020    15.223
$auto_1133.C[14].cin[0] (adder_carry)                                0.890    16.113
$auto_1133.C[14].cout[0] (adder_carry)                               0.020    16.133
$auto_1133.C[15].cin[0] (adder_carry)                                0.890    17.024
$auto_1133.C[15].sumout[0] (adder_carry)                             0.037    17.061
$delete_wire$131707.b[14] (RS_DSP_MULT_REGIN)                        0.890    17.951
data arrival time                                                             17.951

clock clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input)                                 0.000     0.000
$delete_wire$131707.clk[0] (RS_DSP_MULT_REGIN)                       0.890     0.890
clock uncertainty                                                    0.000     0.890
cell setup time                                                     -0.070     0.821
data required time                                                             0.821
------------------------------------------------------------------------------------
data required time                                                             0.821
data arrival time                                                            -17.951
------------------------------------------------------------------------------------
slack (VIOLATED)                                                             -17.130


#Path 61
Startpoint: $delete_wire$131904.RDATA_A1[0] (RS_TDP36K clocked by clk)
Endpoint  : $delete_wire$131677.b[14] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input)                                 0.000     0.000
$delete_wire$131904.CLK_A1[0] (RS_TDP36K)                            0.890     0.890
$delete_wire$131904.RDATA_A1[0] (RS_TDP36K) [clock-to-output]        0.293     1.183
$auto_1130.S[0].in[1] (.names)                                       0.890     2.074
$auto_1130.S[0].out[0] (.names)                                      0.197     2.271
$auto_1133.S[0].in[0] (.names)                                       0.890     3.161
$auto_1133.S[0].out[0] (.names)                                      0.218     3.379
$auto_1133.C[1].p[0] (adder_carry)                                   0.890     4.270
$auto_1133.C[1].cout[0] (adder_carry)                                0.028     4.298
$auto_1133.C[2].cin[0] (adder_carry)                                 0.890     5.188
$auto_1133.C[2].cout[0] (adder_carry)                                0.020     5.208
$auto_1133.C[3].cin[0] (adder_carry)                                 0.890     6.099
$auto_1133.C[3].cout[0] (adder_carry)                                0.020     6.119
$auto_1133.C[4].cin[0] (adder_carry)                                 0.890     7.009
$auto_1133.C[4].cout[0] (adder_carry)                                0.020     7.029
$auto_1133.C[5].cin[0] (adder_carry)                                 0.890     7.920
$auto_1133.C[5].cout[0] (adder_carry)                                0.020     7.940
$auto_1133.C[6].cin[0] (adder_carry)                                 0.890     8.830
$auto_1133.C[6].cout[0] (adder_carry)                                0.020     8.850
$auto_1133.C[7].cin[0] (adder_carry)                                 0.890     9.740
$auto_1133.C[7].cout[0] (adder_carry)                                0.020     9.760
$auto_1133.C[8].cin[0] (adder_carry)                                 0.890    10.651
$auto_1133.C[8].cout[0] (adder_carry)                                0.020    10.671
$auto_1133.C[9].cin[0] (adder_carry)                                 0.890    11.561
$auto_1133.C[9].cout[0] (adder_carry)                                0.020    11.581
$auto_1133.C[10].cin[0] (adder_carry)                                0.890    12.472
$auto_1133.C[10].cout[0] (adder_carry)                               0.020    12.492
$auto_1133.C[11].cin[0] (adder_carry)                                0.890    13.382
$auto_1133.C[11].cout[0] (adder_carry)                               0.020    13.402
$auto_1133.C[12].cin[0] (adder_carry)                                0.890    14.293
$auto_1133.C[12].cout[0] (adder_carry)                               0.020    14.312
$auto_1133.C[13].cin[0] (adder_carry)                                0.890    15.203
$auto_1133.C[13].cout[0] (adder_carry)                               0.020    15.223
$auto_1133.C[14].cin[0] (adder_carry)                                0.890    16.113
$auto_1133.C[14].cout[0] (adder_carry)                               0.020    16.133
$auto_1133.C[15].cin[0] (adder_carry)                                0.890    17.024
$auto_1133.C[15].sumout[0] (adder_carry)                             0.037    17.061
$delete_wire$131677.b[14] (RS_DSP_MULT_REGIN)                        0.890    17.951
data arrival time                                                             17.951

clock clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input)                                 0.000     0.000
$delete_wire$131677.clk[0] (RS_DSP_MULT_REGIN)                       0.890     0.890
clock uncertainty                                                    0.000     0.890
cell setup time                                                     -0.070     0.821
data required time                                                             0.821
------------------------------------------------------------------------------------
data required time                                                             0.821
data arrival time                                                            -17.951
------------------------------------------------------------------------------------
slack (VIOLATED)                                                             -17.130


#Path 62
Startpoint: $delete_wire$131904.RDATA_A1[0] (RS_TDP36K clocked by clk)
Endpoint  : design195_5_10_inst.large_adder_instance547.add_out_reg_2[14].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
$delete_wire$131904.CLK_A1[0] (RS_TDP36K)                                                        0.890     0.890
$delete_wire$131904.RDATA_A1[0] (RS_TDP36K) [clock-to-output]                                    0.293     1.183
$auto_1130.S[0].in[1] (.names)                                                                   0.890     2.074
$auto_1130.S[0].out[0] (.names)                                                                  0.197     2.271
$auto_1130.C[1].p[0] (adder_carry)                                                               0.890     3.161
$auto_1130.C[1].cout[0] (adder_carry)                                                            0.028     3.189
$auto_1130.C[2].cin[0] (adder_carry)                                                             0.890     4.080
$auto_1130.C[2].cout[0] (adder_carry)                                                            0.020     4.100
$auto_1130.C[3].cin[0] (adder_carry)                                                             0.890     4.990
$auto_1130.C[3].cout[0] (adder_carry)                                                            0.020     5.010
$auto_1130.C[4].cin[0] (adder_carry)                                                             0.890     5.901
$auto_1130.C[4].cout[0] (adder_carry)                                                            0.020     5.921
$auto_1130.C[5].cin[0] (adder_carry)                                                             0.890     6.811
$auto_1130.C[5].cout[0] (adder_carry)                                                            0.020     6.831
$auto_1130.C[6].cin[0] (adder_carry)                                                             0.890     7.721
$auto_1130.C[6].cout[0] (adder_carry)                                                            0.020     7.741
$auto_1130.C[7].cin[0] (adder_carry)                                                             0.890     8.632
$auto_1130.C[7].cout[0] (adder_carry)                                                            0.020     8.652
$auto_1130.C[8].cin[0] (adder_carry)                                                             0.890     9.542
$auto_1130.C[8].cout[0] (adder_carry)                                                            0.020     9.562
$auto_1130.C[9].cin[0] (adder_carry)                                                             0.890    10.453
$auto_1130.C[9].cout[0] (adder_carry)                                                            0.020    10.473
$auto_1130.C[10].cin[0] (adder_carry)                                                            0.890    11.363
$auto_1130.C[10].cout[0] (adder_carry)                                                           0.020    11.383
$auto_1130.C[11].cin[0] (adder_carry)                                                            0.890    12.274
$auto_1130.C[11].cout[0] (adder_carry)                                                           0.020    12.293
$auto_1130.C[12].cin[0] (adder_carry)                                                            0.890    13.184
$auto_1130.C[12].cout[0] (adder_carry)                                                           0.020    13.204
$auto_1130.C[13].cin[0] (adder_carry)                                                            0.890    14.094
$auto_1130.C[13].cout[0] (adder_carry)                                                           0.020    14.114
$auto_1130.C[14].cin[0] (adder_carry)                                                            0.890    15.005
$auto_1130.C[14].cout[0] (adder_carry)                                                           0.020    15.025
$auto_1130.C[15].cin[0] (adder_carry)                                                            0.890    15.915
$auto_1130.C[15].sumout[0] (adder_carry)                                                         0.037    15.952
$abc$128410$abc$64559$li571_li571.in[0] (.names)                                                 0.890    16.843
$abc$128410$abc$64559$li571_li571.out[0] (.names)                                                0.218    17.061
design195_5_10_inst.large_adder_instance547.add_out_reg_2[14].D[0] (dffre)                       0.890    17.951
data arrival time                                                                                         17.951

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
design195_5_10_inst.large_adder_instance547.add_out_reg_2[14].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                0.000     0.890
cell setup time                                                                                 -0.032     0.859
data required time                                                                                         0.859
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         0.859
data arrival time                                                                                        -17.951
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -17.092


#Path 63
Startpoint: design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[0].Q[0] (dffre clocked by clk)
Endpoint  : $delete_wire$131525.b[14] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[0].C[0] (dffre)                       0.890     0.890
design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[0].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$128410$abc$64559$li530_li530.in[0] (.names)                                                        0.890     1.935
$abc$128410$abc$64559$li530_li530.out[0] (.names)                                                       0.218     2.153
$auto_1076.S[0].in[0] (.names)                                                                          0.890     3.044
$auto_1076.S[0].out[0] (.names)                                                                         0.218     3.262
$auto_1076.C[1].p[0] (adder_carry)                                                                      0.890     4.152
$auto_1076.C[1].cout[0] (adder_carry)                                                                   0.028     4.180
$auto_1076.C[2].cin[0] (adder_carry)                                                                    0.890     5.071
$auto_1076.C[2].cout[0] (adder_carry)                                                                   0.020     5.091
$auto_1076.C[3].cin[0] (adder_carry)                                                                    0.890     5.981
$auto_1076.C[3].cout[0] (adder_carry)                                                                   0.020     6.001
$auto_1076.C[4].cin[0] (adder_carry)                                                                    0.890     6.892
$auto_1076.C[4].cout[0] (adder_carry)                                                                   0.020     6.912
$auto_1076.C[5].cin[0] (adder_carry)                                                                    0.890     7.802
$auto_1076.C[5].cout[0] (adder_carry)                                                                   0.020     7.822
$auto_1076.C[6].cin[0] (adder_carry)                                                                    0.890     8.713
$auto_1076.C[6].cout[0] (adder_carry)                                                                   0.020     8.733
$auto_1076.C[7].cin[0] (adder_carry)                                                                    0.890     9.623
$auto_1076.C[7].cout[0] (adder_carry)                                                                   0.020     9.643
$auto_1076.C[8].cin[0] (adder_carry)                                                                    0.890    10.533
$auto_1076.C[8].cout[0] (adder_carry)                                                                   0.020    10.553
$auto_1076.C[9].cin[0] (adder_carry)                                                                    0.890    11.444
$auto_1076.C[9].cout[0] (adder_carry)                                                                   0.020    11.464
$auto_1076.C[10].cin[0] (adder_carry)                                                                   0.890    12.354
$auto_1076.C[10].cout[0] (adder_carry)                                                                  0.020    12.374
$auto_1076.C[11].cin[0] (adder_carry)                                                                   0.890    13.265
$auto_1076.C[11].cout[0] (adder_carry)                                                                  0.020    13.285
$auto_1076.C[12].cin[0] (adder_carry)                                                                   0.890    14.175
$auto_1076.C[12].cout[0] (adder_carry)                                                                  0.020    14.195
$auto_1076.C[13].cin[0] (adder_carry)                                                                   0.890    15.085
$auto_1076.C[13].cout[0] (adder_carry)                                                                  0.020    15.105
$auto_1076.C[14].cin[0] (adder_carry)                                                                   0.890    15.996
$auto_1076.C[14].cout[0] (adder_carry)                                                                  0.020    16.016
$auto_1076.C[15].cin[0] (adder_carry)                                                                   0.890    16.906
$auto_1076.C[15].sumout[0] (adder_carry)                                                                0.037    16.943
$delete_wire$131525.b[14] (RS_DSP_MULT_REGIN)                                                           0.890    17.834
data arrival time                                                                                                17.834

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
$delete_wire$131525.clk[0] (RS_DSP_MULT_REGIN)                                                          0.890     0.890
clock uncertainty                                                                                       0.000     0.890
cell setup time                                                                                        -0.070     0.821
data required time                                                                                                0.821
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.821
data arrival time                                                                                               -17.834
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -17.013


#Path 64
Startpoint: design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].Q[0] (dffre clocked by clk)
Endpoint  : design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[15].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                  0.000     0.000
design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].C[0] (dffre)                                             0.890     0.890
design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].Q[0] (dffre) [clock-to-output]                           0.154     1.044
$auto_1085.S[0].in[0] (.names)                                                                                        0.890     1.935
$auto_1085.S[0].out[0] (.names)                                                                                       0.218     2.153
$auto_1085.C[1].p[0] (adder_carry)                                                                                    0.890     3.044
$auto_1085.C[1].cout[0] (adder_carry)                                                                                 0.028     3.072
$auto_1085.C[2].cin[0] (adder_carry)                                                                                  0.890     3.962
$auto_1085.C[2].cout[0] (adder_carry)                                                                                 0.020     3.982
$auto_1085.C[3].cin[0] (adder_carry)                                                                                  0.890     4.873
$auto_1085.C[3].cout[0] (adder_carry)                                                                                 0.020     4.893
$auto_1085.C[4].cin[0] (adder_carry)                                                                                  0.890     5.783
$auto_1085.C[4].cout[0] (adder_carry)                                                                                 0.020     5.803
$auto_1085.C[5].cin[0] (adder_carry)                                                                                  0.890     6.694
$auto_1085.C[5].cout[0] (adder_carry)                                                                                 0.020     6.714
$auto_1085.C[6].cin[0] (adder_carry)                                                                                  0.890     7.604
$auto_1085.C[6].cout[0] (adder_carry)                                                                                 0.020     7.624
$auto_1085.C[7].cin[0] (adder_carry)                                                                                  0.890     8.514
$auto_1085.C[7].cout[0] (adder_carry)                                                                                 0.020     8.534
$auto_1085.C[8].cin[0] (adder_carry)                                                                                  0.890     9.425
$auto_1085.C[8].cout[0] (adder_carry)                                                                                 0.020     9.445
$auto_1085.C[9].cin[0] (adder_carry)                                                                                  0.890    10.335
$auto_1085.C[9].cout[0] (adder_carry)                                                                                 0.020    10.355
$auto_1085.C[10].cin[0] (adder_carry)                                                                                 0.890    11.246
$auto_1085.C[10].cout[0] (adder_carry)                                                                                0.020    11.266
$auto_1085.C[11].cin[0] (adder_carry)                                                                                 0.890    12.156
$auto_1085.C[11].cout[0] (adder_carry)                                                                                0.020    12.176
$auto_1085.C[12].cin[0] (adder_carry)                                                                                 0.890    13.066
$auto_1085.C[12].cout[0] (adder_carry)                                                                                0.020    13.086
$auto_1085.C[13].cin[0] (adder_carry)                                                                                 0.890    13.977
$auto_1085.C[13].cout[0] (adder_carry)                                                                                0.020    13.997
$auto_1085.C[14].cin[0] (adder_carry)                                                                                 0.890    14.887
$auto_1085.C[14].cout[0] (adder_carry)                                                                                0.020    14.907
$auto_1085.C[15].cin[0] (adder_carry)                                                                                 0.890    15.798
$auto_1085.C[15].sumout[0] (adder_carry)                                                                              0.037    15.835
$abc$128410$abc$64559$li732_li732.in[0] (.names)                                                                      0.890    16.725
$abc$128410$abc$64559$li732_li732.out[0] (.names)                                                                     0.218    16.943
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[15].D[0] (dffre)                       0.890    17.834
data arrival time                                                                                                              17.834

clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                  0.000     0.000
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[15].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                                     0.000     0.890
cell setup time                                                                                                      -0.032     0.859
data required time                                                                                                              0.859
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              0.859
data arrival time                                                                                                             -17.834
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -16.975


#Path 65
Startpoint: design195_5_10_inst.full_adder_instance321.full_adder_inst.b[0].Q[0] (dffre clocked by clk)
Endpoint  : design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[14].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
design195_5_10_inst.full_adder_instance321.full_adder_inst.b[0].C[0] (dffre)                               0.890     0.890
design195_5_10_inst.full_adder_instance321.full_adder_inst.b[0].Q[0] (dffre) [clock-to-output]             0.154     1.044
$auto_1049.S[0].in[0] (.names)                                                                             0.890     1.935
$auto_1049.S[0].out[0] (.names)                                                                            0.218     2.153
$auto_1049.C[1].p[0] (adder_carry)                                                                         0.890     3.044
$auto_1049.C[1].cout[0] (adder_carry)                                                                      0.028     3.072
$auto_1049.C[2].cin[0] (adder_carry)                                                                       0.890     3.962
$auto_1049.C[2].cout[0] (adder_carry)                                                                      0.020     3.982
$auto_1049.C[3].cin[0] (adder_carry)                                                                       0.890     4.873
$auto_1049.C[3].cout[0] (adder_carry)                                                                      0.020     4.893
$auto_1049.C[4].cin[0] (adder_carry)                                                                       0.890     5.783
$auto_1049.C[4].cout[0] (adder_carry)                                                                      0.020     5.803
$auto_1049.C[5].cin[0] (adder_carry)                                                                       0.890     6.694
$auto_1049.C[5].cout[0] (adder_carry)                                                                      0.020     6.714
$auto_1049.C[6].cin[0] (adder_carry)                                                                       0.890     7.604
$auto_1049.C[6].cout[0] (adder_carry)                                                                      0.020     7.624
$auto_1049.C[7].cin[0] (adder_carry)                                                                       0.890     8.514
$auto_1049.C[7].cout[0] (adder_carry)                                                                      0.020     8.534
$auto_1049.C[8].cin[0] (adder_carry)                                                                       0.890     9.425
$auto_1049.C[8].cout[0] (adder_carry)                                                                      0.020     9.445
$auto_1049.C[9].cin[0] (adder_carry)                                                                       0.890    10.335
$auto_1049.C[9].cout[0] (adder_carry)                                                                      0.020    10.355
$auto_1049.C[10].cin[0] (adder_carry)                                                                      0.890    11.246
$auto_1049.C[10].cout[0] (adder_carry)                                                                     0.020    11.266
$auto_1049.C[11].cin[0] (adder_carry)                                                                      0.890    12.156
$auto_1049.C[11].cout[0] (adder_carry)                                                                     0.020    12.176
$auto_1049.C[12].cin[0] (adder_carry)                                                                      0.890    13.066
$auto_1049.C[12].cout[0] (adder_carry)                                                                     0.020    13.086
$auto_1049.C[13].cin[0] (adder_carry)                                                                      0.890    13.977
$auto_1049.C[13].cout[0] (adder_carry)                                                                     0.020    13.997
$auto_1049.C[14].cin[0] (adder_carry)                                                                      0.890    14.887
$auto_1049.C[14].cout[0] (adder_carry)                                                                     0.020    14.907
$auto_1049.C[15].cin[0] (adder_carry)                                                                      0.890    15.798
$auto_1049.C[15].sumout[0] (adder_carry)                                                                   0.037    15.835
$abc$128410$abc$64559$li362_li362.in[0] (.names)                                                           0.890    16.725
$abc$128410$abc$64559$li362_li362.out[0] (.names)                                                          0.218    16.943
design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[14].D[0] (dffre)                       0.890    17.834
data arrival time                                                                                                   17.834

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[14].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                          0.000     0.890
cell setup time                                                                                           -0.032     0.859
data required time                                                                                                   0.859
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   0.859
data arrival time                                                                                                  -17.834
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -16.975


#Path 66
Startpoint: design195_5_10_inst.full_adder_instance431.full_adder_inst.b[0].Q[0] (dffre clocked by clk)
Endpoint  : design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[14].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
design195_5_10_inst.full_adder_instance431.full_adder_inst.b[0].C[0] (dffre)                               0.890     0.890
design195_5_10_inst.full_adder_instance431.full_adder_inst.b[0].Q[0] (dffre) [clock-to-output]             0.154     1.044
$auto_1055.S[0].in[0] (.names)                                                                             0.890     1.935
$auto_1055.S[0].out[0] (.names)                                                                            0.218     2.153
$auto_1055.C[1].p[0] (adder_carry)                                                                         0.890     3.044
$auto_1055.C[1].cout[0] (adder_carry)                                                                      0.028     3.072
$auto_1055.C[2].cin[0] (adder_carry)                                                                       0.890     3.962
$auto_1055.C[2].cout[0] (adder_carry)                                                                      0.020     3.982
$auto_1055.C[3].cin[0] (adder_carry)                                                                       0.890     4.873
$auto_1055.C[3].cout[0] (adder_carry)                                                                      0.020     4.893
$auto_1055.C[4].cin[0] (adder_carry)                                                                       0.890     5.783
$auto_1055.C[4].cout[0] (adder_carry)                                                                      0.020     5.803
$auto_1055.C[5].cin[0] (adder_carry)                                                                       0.890     6.694
$auto_1055.C[5].cout[0] (adder_carry)                                                                      0.020     6.714
$auto_1055.C[6].cin[0] (adder_carry)                                                                       0.890     7.604
$auto_1055.C[6].cout[0] (adder_carry)                                                                      0.020     7.624
$auto_1055.C[7].cin[0] (adder_carry)                                                                       0.890     8.514
$auto_1055.C[7].cout[0] (adder_carry)                                                                      0.020     8.534
$auto_1055.C[8].cin[0] (adder_carry)                                                                       0.890     9.425
$auto_1055.C[8].cout[0] (adder_carry)                                                                      0.020     9.445
$auto_1055.C[9].cin[0] (adder_carry)                                                                       0.890    10.335
$auto_1055.C[9].cout[0] (adder_carry)                                                                      0.020    10.355
$auto_1055.C[10].cin[0] (adder_carry)                                                                      0.890    11.246
$auto_1055.C[10].cout[0] (adder_carry)                                                                     0.020    11.266
$auto_1055.C[11].cin[0] (adder_carry)                                                                      0.890    12.156
$auto_1055.C[11].cout[0] (adder_carry)                                                                     0.020    12.176
$auto_1055.C[12].cin[0] (adder_carry)                                                                      0.890    13.066
$auto_1055.C[12].cout[0] (adder_carry)                                                                     0.020    13.086
$auto_1055.C[13].cin[0] (adder_carry)                                                                      0.890    13.977
$auto_1055.C[13].cout[0] (adder_carry)                                                                     0.020    13.997
$auto_1055.C[14].cin[0] (adder_carry)                                                                      0.890    14.887
$auto_1055.C[14].cout[0] (adder_carry)                                                                     0.020    14.907
$auto_1055.C[15].cin[0] (adder_carry)                                                                      0.890    15.798
$auto_1055.C[15].sumout[0] (adder_carry)                                                                   0.037    15.835
$abc$128410$abc$64559$li411_li411.in[0] (.names)                                                           0.890    16.725
$abc$128410$abc$64559$li411_li411.out[0] (.names)                                                          0.218    16.943
design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[14].D[0] (dffre)                       0.890    17.834
data arrival time                                                                                                   17.834

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[14].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                          0.000     0.890
cell setup time                                                                                           -0.032     0.859
data required time                                                                                                   0.859
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   0.859
data arrival time                                                                                                  -17.834
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -16.975


#Path 67
Startpoint: design195_5_10_inst.full_adder_instance540.full_adder_inst.b[0].Q[0] (dffre clocked by clk)
Endpoint  : design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[14].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
design195_5_10_inst.full_adder_instance540.full_adder_inst.b[0].C[0] (dffre)                               0.890     0.890
design195_5_10_inst.full_adder_instance540.full_adder_inst.b[0].Q[0] (dffre) [clock-to-output]             0.154     1.044
$auto_1061.S[0].in[0] (.names)                                                                             0.890     1.935
$auto_1061.S[0].out[0] (.names)                                                                            0.218     2.153
$auto_1061.C[1].p[0] (adder_carry)                                                                         0.890     3.044
$auto_1061.C[1].cout[0] (adder_carry)                                                                      0.028     3.072
$auto_1061.C[2].cin[0] (adder_carry)                                                                       0.890     3.962
$auto_1061.C[2].cout[0] (adder_carry)                                                                      0.020     3.982
$auto_1061.C[3].cin[0] (adder_carry)                                                                       0.890     4.873
$auto_1061.C[3].cout[0] (adder_carry)                                                                      0.020     4.893
$auto_1061.C[4].cin[0] (adder_carry)                                                                       0.890     5.783
$auto_1061.C[4].cout[0] (adder_carry)                                                                      0.020     5.803
$auto_1061.C[5].cin[0] (adder_carry)                                                                       0.890     6.694
$auto_1061.C[5].cout[0] (adder_carry)                                                                      0.020     6.714
$auto_1061.C[6].cin[0] (adder_carry)                                                                       0.890     7.604
$auto_1061.C[6].cout[0] (adder_carry)                                                                      0.020     7.624
$auto_1061.C[7].cin[0] (adder_carry)                                                                       0.890     8.514
$auto_1061.C[7].cout[0] (adder_carry)                                                                      0.020     8.534
$auto_1061.C[8].cin[0] (adder_carry)                                                                       0.890     9.425
$auto_1061.C[8].cout[0] (adder_carry)                                                                      0.020     9.445
$auto_1061.C[9].cin[0] (adder_carry)                                                                       0.890    10.335
$auto_1061.C[9].cout[0] (adder_carry)                                                                      0.020    10.355
$auto_1061.C[10].cin[0] (adder_carry)                                                                      0.890    11.246
$auto_1061.C[10].cout[0] (adder_carry)                                                                     0.020    11.266
$auto_1061.C[11].cin[0] (adder_carry)                                                                      0.890    12.156
$auto_1061.C[11].cout[0] (adder_carry)                                                                     0.020    12.176
$auto_1061.C[12].cin[0] (adder_carry)                                                                      0.890    13.066
$auto_1061.C[12].cout[0] (adder_carry)                                                                     0.020    13.086
$auto_1061.C[13].cin[0] (adder_carry)                                                                      0.890    13.977
$auto_1061.C[13].cout[0] (adder_carry)                                                                     0.020    13.997
$auto_1061.C[14].cin[0] (adder_carry)                                                                      0.890    14.887
$auto_1061.C[14].cout[0] (adder_carry)                                                                     0.020    14.907
$auto_1061.C[15].cin[0] (adder_carry)                                                                      0.890    15.798
$auto_1061.C[15].sumout[0] (adder_carry)                                                                   0.037    15.835
$abc$128410$abc$64559$li460_li460.in[0] (.names)                                                           0.890    16.725
$abc$128410$abc$64559$li460_li460.out[0] (.names)                                                          0.218    16.943
design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[14].D[0] (dffre)                       0.890    17.834
data arrival time                                                                                                   17.834

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[14].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                          0.000     0.890
cell setup time                                                                                           -0.032     0.859
data required time                                                                                                   0.859
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   0.859
data arrival time                                                                                                  -17.834
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -16.975


#Path 68
Startpoint: $delete_wire$131904.RDATA_A1[0] (RS_TDP36K clocked by clk)
Endpoint  : $delete_wire$131707.b[13] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input)                                 0.000     0.000
$delete_wire$131904.CLK_A1[0] (RS_TDP36K)                            0.890     0.890
$delete_wire$131904.RDATA_A1[0] (RS_TDP36K) [clock-to-output]        0.293     1.183
$auto_1130.S[0].in[1] (.names)                                       0.890     2.074
$auto_1130.S[0].out[0] (.names)                                      0.197     2.271
$auto_1133.S[0].in[0] (.names)                                       0.890     3.161
$auto_1133.S[0].out[0] (.names)                                      0.218     3.379
$auto_1133.C[1].p[0] (adder_carry)                                   0.890     4.270
$auto_1133.C[1].cout[0] (adder_carry)                                0.028     4.298
$auto_1133.C[2].cin[0] (adder_carry)                                 0.890     5.188
$auto_1133.C[2].cout[0] (adder_carry)                                0.020     5.208
$auto_1133.C[3].cin[0] (adder_carry)                                 0.890     6.099
$auto_1133.C[3].cout[0] (adder_carry)                                0.020     6.119
$auto_1133.C[4].cin[0] (adder_carry)                                 0.890     7.009
$auto_1133.C[4].cout[0] (adder_carry)                                0.020     7.029
$auto_1133.C[5].cin[0] (adder_carry)                                 0.890     7.920
$auto_1133.C[5].cout[0] (adder_carry)                                0.020     7.940
$auto_1133.C[6].cin[0] (adder_carry)                                 0.890     8.830
$auto_1133.C[6].cout[0] (adder_carry)                                0.020     8.850
$auto_1133.C[7].cin[0] (adder_carry)                                 0.890     9.740
$auto_1133.C[7].cout[0] (adder_carry)                                0.020     9.760
$auto_1133.C[8].cin[0] (adder_carry)                                 0.890    10.651
$auto_1133.C[8].cout[0] (adder_carry)                                0.020    10.671
$auto_1133.C[9].cin[0] (adder_carry)                                 0.890    11.561
$auto_1133.C[9].cout[0] (adder_carry)                                0.020    11.581
$auto_1133.C[10].cin[0] (adder_carry)                                0.890    12.472
$auto_1133.C[10].cout[0] (adder_carry)                               0.020    12.492
$auto_1133.C[11].cin[0] (adder_carry)                                0.890    13.382
$auto_1133.C[11].cout[0] (adder_carry)                               0.020    13.402
$auto_1133.C[12].cin[0] (adder_carry)                                0.890    14.293
$auto_1133.C[12].cout[0] (adder_carry)                               0.020    14.312
$auto_1133.C[13].cin[0] (adder_carry)                                0.890    15.203
$auto_1133.C[13].cout[0] (adder_carry)                               0.020    15.223
$auto_1133.C[14].cin[0] (adder_carry)                                0.890    16.113
$auto_1133.C[14].sumout[0] (adder_carry)                             0.037    16.150
$delete_wire$131707.b[13] (RS_DSP_MULT_REGIN)                        0.890    17.041
data arrival time                                                             17.041

clock clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input)                                 0.000     0.000
$delete_wire$131707.clk[0] (RS_DSP_MULT_REGIN)                       0.890     0.890
clock uncertainty                                                    0.000     0.890
cell setup time                                                     -0.070     0.821
data required time                                                             0.821
------------------------------------------------------------------------------------
data required time                                                             0.821
data arrival time                                                            -17.041
------------------------------------------------------------------------------------
slack (VIOLATED)                                                             -16.220


#Path 69
Startpoint: $delete_wire$131904.RDATA_A1[0] (RS_TDP36K clocked by clk)
Endpoint  : $delete_wire$131677.b[13] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input)                                 0.000     0.000
$delete_wire$131904.CLK_A1[0] (RS_TDP36K)                            0.890     0.890
$delete_wire$131904.RDATA_A1[0] (RS_TDP36K) [clock-to-output]        0.293     1.183
$auto_1130.S[0].in[1] (.names)                                       0.890     2.074
$auto_1130.S[0].out[0] (.names)                                      0.197     2.271
$auto_1133.S[0].in[0] (.names)                                       0.890     3.161
$auto_1133.S[0].out[0] (.names)                                      0.218     3.379
$auto_1133.C[1].p[0] (adder_carry)                                   0.890     4.270
$auto_1133.C[1].cout[0] (adder_carry)                                0.028     4.298
$auto_1133.C[2].cin[0] (adder_carry)                                 0.890     5.188
$auto_1133.C[2].cout[0] (adder_carry)                                0.020     5.208
$auto_1133.C[3].cin[0] (adder_carry)                                 0.890     6.099
$auto_1133.C[3].cout[0] (adder_carry)                                0.020     6.119
$auto_1133.C[4].cin[0] (adder_carry)                                 0.890     7.009
$auto_1133.C[4].cout[0] (adder_carry)                                0.020     7.029
$auto_1133.C[5].cin[0] (adder_carry)                                 0.890     7.920
$auto_1133.C[5].cout[0] (adder_carry)                                0.020     7.940
$auto_1133.C[6].cin[0] (adder_carry)                                 0.890     8.830
$auto_1133.C[6].cout[0] (adder_carry)                                0.020     8.850
$auto_1133.C[7].cin[0] (adder_carry)                                 0.890     9.740
$auto_1133.C[7].cout[0] (adder_carry)                                0.020     9.760
$auto_1133.C[8].cin[0] (adder_carry)                                 0.890    10.651
$auto_1133.C[8].cout[0] (adder_carry)                                0.020    10.671
$auto_1133.C[9].cin[0] (adder_carry)                                 0.890    11.561
$auto_1133.C[9].cout[0] (adder_carry)                                0.020    11.581
$auto_1133.C[10].cin[0] (adder_carry)                                0.890    12.472
$auto_1133.C[10].cout[0] (adder_carry)                               0.020    12.492
$auto_1133.C[11].cin[0] (adder_carry)                                0.890    13.382
$auto_1133.C[11].cout[0] (adder_carry)                               0.020    13.402
$auto_1133.C[12].cin[0] (adder_carry)                                0.890    14.293
$auto_1133.C[12].cout[0] (adder_carry)                               0.020    14.312
$auto_1133.C[13].cin[0] (adder_carry)                                0.890    15.203
$auto_1133.C[13].cout[0] (adder_carry)                               0.020    15.223
$auto_1133.C[14].cin[0] (adder_carry)                                0.890    16.113
$auto_1133.C[14].sumout[0] (adder_carry)                             0.037    16.150
$delete_wire$131677.b[13] (RS_DSP_MULT_REGIN)                        0.890    17.041
data arrival time                                                             17.041

clock clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input)                                 0.000     0.000
$delete_wire$131677.clk[0] (RS_DSP_MULT_REGIN)                       0.890     0.890
clock uncertainty                                                    0.000     0.890
cell setup time                                                     -0.070     0.821
data required time                                                             0.821
------------------------------------------------------------------------------------
data required time                                                             0.821
data arrival time                                                            -17.041
------------------------------------------------------------------------------------
slack (VIOLATED)                                                             -16.220


#Path 70
Startpoint: $delete_wire$131904.RDATA_A1[0] (RS_TDP36K clocked by clk)
Endpoint  : design195_5_10_inst.large_adder_instance547.add_out_reg_2[13].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
$delete_wire$131904.CLK_A1[0] (RS_TDP36K)                                                        0.890     0.890
$delete_wire$131904.RDATA_A1[0] (RS_TDP36K) [clock-to-output]                                    0.293     1.183
$auto_1130.S[0].in[1] (.names)                                                                   0.890     2.074
$auto_1130.S[0].out[0] (.names)                                                                  0.197     2.271
$auto_1130.C[1].p[0] (adder_carry)                                                               0.890     3.161
$auto_1130.C[1].cout[0] (adder_carry)                                                            0.028     3.189
$auto_1130.C[2].cin[0] (adder_carry)                                                             0.890     4.080
$auto_1130.C[2].cout[0] (adder_carry)                                                            0.020     4.100
$auto_1130.C[3].cin[0] (adder_carry)                                                             0.890     4.990
$auto_1130.C[3].cout[0] (adder_carry)                                                            0.020     5.010
$auto_1130.C[4].cin[0] (adder_carry)                                                             0.890     5.901
$auto_1130.C[4].cout[0] (adder_carry)                                                            0.020     5.921
$auto_1130.C[5].cin[0] (adder_carry)                                                             0.890     6.811
$auto_1130.C[5].cout[0] (adder_carry)                                                            0.020     6.831
$auto_1130.C[6].cin[0] (adder_carry)                                                             0.890     7.721
$auto_1130.C[6].cout[0] (adder_carry)                                                            0.020     7.741
$auto_1130.C[7].cin[0] (adder_carry)                                                             0.890     8.632
$auto_1130.C[7].cout[0] (adder_carry)                                                            0.020     8.652
$auto_1130.C[8].cin[0] (adder_carry)                                                             0.890     9.542
$auto_1130.C[8].cout[0] (adder_carry)                                                            0.020     9.562
$auto_1130.C[9].cin[0] (adder_carry)                                                             0.890    10.453
$auto_1130.C[9].cout[0] (adder_carry)                                                            0.020    10.473
$auto_1130.C[10].cin[0] (adder_carry)                                                            0.890    11.363
$auto_1130.C[10].cout[0] (adder_carry)                                                           0.020    11.383
$auto_1130.C[11].cin[0] (adder_carry)                                                            0.890    12.274
$auto_1130.C[11].cout[0] (adder_carry)                                                           0.020    12.293
$auto_1130.C[12].cin[0] (adder_carry)                                                            0.890    13.184
$auto_1130.C[12].cout[0] (adder_carry)                                                           0.020    13.204
$auto_1130.C[13].cin[0] (adder_carry)                                                            0.890    14.094
$auto_1130.C[13].cout[0] (adder_carry)                                                           0.020    14.114
$auto_1130.C[14].cin[0] (adder_carry)                                                            0.890    15.005
$auto_1130.C[14].sumout[0] (adder_carry)                                                         0.037    15.042
$abc$128410$abc$64559$li570_li570.in[0] (.names)                                                 0.890    15.932
$abc$128410$abc$64559$li570_li570.out[0] (.names)                                                0.218    16.150
design195_5_10_inst.large_adder_instance547.add_out_reg_2[13].D[0] (dffre)                       0.890    17.041
data arrival time                                                                                         17.041

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
design195_5_10_inst.large_adder_instance547.add_out_reg_2[13].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                0.000     0.890
cell setup time                                                                                 -0.032     0.859
data required time                                                                                         0.859
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         0.859
data arrival time                                                                                        -17.041
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -16.182


#Path 71
Startpoint: design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[0].Q[0] (dffre clocked by clk)
Endpoint  : $delete_wire$131525.b[13] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[0].C[0] (dffre)                       0.890     0.890
design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[0].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$128410$abc$64559$li530_li530.in[0] (.names)                                                        0.890     1.935
$abc$128410$abc$64559$li530_li530.out[0] (.names)                                                       0.218     2.153
$auto_1076.S[0].in[0] (.names)                                                                          0.890     3.044
$auto_1076.S[0].out[0] (.names)                                                                         0.218     3.262
$auto_1076.C[1].p[0] (adder_carry)                                                                      0.890     4.152
$auto_1076.C[1].cout[0] (adder_carry)                                                                   0.028     4.180
$auto_1076.C[2].cin[0] (adder_carry)                                                                    0.890     5.071
$auto_1076.C[2].cout[0] (adder_carry)                                                                   0.020     5.091
$auto_1076.C[3].cin[0] (adder_carry)                                                                    0.890     5.981
$auto_1076.C[3].cout[0] (adder_carry)                                                                   0.020     6.001
$auto_1076.C[4].cin[0] (adder_carry)                                                                    0.890     6.892
$auto_1076.C[4].cout[0] (adder_carry)                                                                   0.020     6.912
$auto_1076.C[5].cin[0] (adder_carry)                                                                    0.890     7.802
$auto_1076.C[5].cout[0] (adder_carry)                                                                   0.020     7.822
$auto_1076.C[6].cin[0] (adder_carry)                                                                    0.890     8.713
$auto_1076.C[6].cout[0] (adder_carry)                                                                   0.020     8.733
$auto_1076.C[7].cin[0] (adder_carry)                                                                    0.890     9.623
$auto_1076.C[7].cout[0] (adder_carry)                                                                   0.020     9.643
$auto_1076.C[8].cin[0] (adder_carry)                                                                    0.890    10.533
$auto_1076.C[8].cout[0] (adder_carry)                                                                   0.020    10.553
$auto_1076.C[9].cin[0] (adder_carry)                                                                    0.890    11.444
$auto_1076.C[9].cout[0] (adder_carry)                                                                   0.020    11.464
$auto_1076.C[10].cin[0] (adder_carry)                                                                   0.890    12.354
$auto_1076.C[10].cout[0] (adder_carry)                                                                  0.020    12.374
$auto_1076.C[11].cin[0] (adder_carry)                                                                   0.890    13.265
$auto_1076.C[11].cout[0] (adder_carry)                                                                  0.020    13.285
$auto_1076.C[12].cin[0] (adder_carry)                                                                   0.890    14.175
$auto_1076.C[12].cout[0] (adder_carry)                                                                  0.020    14.195
$auto_1076.C[13].cin[0] (adder_carry)                                                                   0.890    15.085
$auto_1076.C[13].cout[0] (adder_carry)                                                                  0.020    15.105
$auto_1076.C[14].cin[0] (adder_carry)                                                                   0.890    15.996
$auto_1076.C[14].sumout[0] (adder_carry)                                                                0.037    16.033
$delete_wire$131525.b[13] (RS_DSP_MULT_REGIN)                                                           0.890    16.923
data arrival time                                                                                                16.923

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
$delete_wire$131525.clk[0] (RS_DSP_MULT_REGIN)                                                          0.890     0.890
clock uncertainty                                                                                       0.000     0.890
cell setup time                                                                                        -0.070     0.821
data required time                                                                                                0.821
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.821
data arrival time                                                                                               -16.923
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -16.102


#Path 72
Startpoint: design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].Q[0] (dffre clocked by clk)
Endpoint  : design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[14].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                  0.000     0.000
design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].C[0] (dffre)                                             0.890     0.890
design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].Q[0] (dffre) [clock-to-output]                           0.154     1.044
$auto_1085.S[0].in[0] (.names)                                                                                        0.890     1.935
$auto_1085.S[0].out[0] (.names)                                                                                       0.218     2.153
$auto_1085.C[1].p[0] (adder_carry)                                                                                    0.890     3.044
$auto_1085.C[1].cout[0] (adder_carry)                                                                                 0.028     3.072
$auto_1085.C[2].cin[0] (adder_carry)                                                                                  0.890     3.962
$auto_1085.C[2].cout[0] (adder_carry)                                                                                 0.020     3.982
$auto_1085.C[3].cin[0] (adder_carry)                                                                                  0.890     4.873
$auto_1085.C[3].cout[0] (adder_carry)                                                                                 0.020     4.893
$auto_1085.C[4].cin[0] (adder_carry)                                                                                  0.890     5.783
$auto_1085.C[4].cout[0] (adder_carry)                                                                                 0.020     5.803
$auto_1085.C[5].cin[0] (adder_carry)                                                                                  0.890     6.694
$auto_1085.C[5].cout[0] (adder_carry)                                                                                 0.020     6.714
$auto_1085.C[6].cin[0] (adder_carry)                                                                                  0.890     7.604
$auto_1085.C[6].cout[0] (adder_carry)                                                                                 0.020     7.624
$auto_1085.C[7].cin[0] (adder_carry)                                                                                  0.890     8.514
$auto_1085.C[7].cout[0] (adder_carry)                                                                                 0.020     8.534
$auto_1085.C[8].cin[0] (adder_carry)                                                                                  0.890     9.425
$auto_1085.C[8].cout[0] (adder_carry)                                                                                 0.020     9.445
$auto_1085.C[9].cin[0] (adder_carry)                                                                                  0.890    10.335
$auto_1085.C[9].cout[0] (adder_carry)                                                                                 0.020    10.355
$auto_1085.C[10].cin[0] (adder_carry)                                                                                 0.890    11.246
$auto_1085.C[10].cout[0] (adder_carry)                                                                                0.020    11.266
$auto_1085.C[11].cin[0] (adder_carry)                                                                                 0.890    12.156
$auto_1085.C[11].cout[0] (adder_carry)                                                                                0.020    12.176
$auto_1085.C[12].cin[0] (adder_carry)                                                                                 0.890    13.066
$auto_1085.C[12].cout[0] (adder_carry)                                                                                0.020    13.086
$auto_1085.C[13].cin[0] (adder_carry)                                                                                 0.890    13.977
$auto_1085.C[13].cout[0] (adder_carry)                                                                                0.020    13.997
$auto_1085.C[14].cin[0] (adder_carry)                                                                                 0.890    14.887
$auto_1085.C[14].sumout[0] (adder_carry)                                                                              0.037    14.924
$abc$128410$abc$64559$li731_li731.in[0] (.names)                                                                      0.890    15.815
$abc$128410$abc$64559$li731_li731.out[0] (.names)                                                                     0.218    16.033
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[14].D[0] (dffre)                       0.890    16.923
data arrival time                                                                                                              16.923

clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                  0.000     0.000
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[14].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                                     0.000     0.890
cell setup time                                                                                                      -0.032     0.859
data required time                                                                                                              0.859
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              0.859
data arrival time                                                                                                             -16.923
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -16.064


#Path 73
Startpoint: design195_5_10_inst.full_adder_instance540.full_adder_inst.b[0].Q[0] (dffre clocked by clk)
Endpoint  : design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[13].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
design195_5_10_inst.full_adder_instance540.full_adder_inst.b[0].C[0] (dffre)                               0.890     0.890
design195_5_10_inst.full_adder_instance540.full_adder_inst.b[0].Q[0] (dffre) [clock-to-output]             0.154     1.044
$auto_1061.S[0].in[0] (.names)                                                                             0.890     1.935
$auto_1061.S[0].out[0] (.names)                                                                            0.218     2.153
$auto_1061.C[1].p[0] (adder_carry)                                                                         0.890     3.044
$auto_1061.C[1].cout[0] (adder_carry)                                                                      0.028     3.072
$auto_1061.C[2].cin[0] (adder_carry)                                                                       0.890     3.962
$auto_1061.C[2].cout[0] (adder_carry)                                                                      0.020     3.982
$auto_1061.C[3].cin[0] (adder_carry)                                                                       0.890     4.873
$auto_1061.C[3].cout[0] (adder_carry)                                                                      0.020     4.893
$auto_1061.C[4].cin[0] (adder_carry)                                                                       0.890     5.783
$auto_1061.C[4].cout[0] (adder_carry)                                                                      0.020     5.803
$auto_1061.C[5].cin[0] (adder_carry)                                                                       0.890     6.694
$auto_1061.C[5].cout[0] (adder_carry)                                                                      0.020     6.714
$auto_1061.C[6].cin[0] (adder_carry)                                                                       0.890     7.604
$auto_1061.C[6].cout[0] (adder_carry)                                                                      0.020     7.624
$auto_1061.C[7].cin[0] (adder_carry)                                                                       0.890     8.514
$auto_1061.C[7].cout[0] (adder_carry)                                                                      0.020     8.534
$auto_1061.C[8].cin[0] (adder_carry)                                                                       0.890     9.425
$auto_1061.C[8].cout[0] (adder_carry)                                                                      0.020     9.445
$auto_1061.C[9].cin[0] (adder_carry)                                                                       0.890    10.335
$auto_1061.C[9].cout[0] (adder_carry)                                                                      0.020    10.355
$auto_1061.C[10].cin[0] (adder_carry)                                                                      0.890    11.246
$auto_1061.C[10].cout[0] (adder_carry)                                                                     0.020    11.266
$auto_1061.C[11].cin[0] (adder_carry)                                                                      0.890    12.156
$auto_1061.C[11].cout[0] (adder_carry)                                                                     0.020    12.176
$auto_1061.C[12].cin[0] (adder_carry)                                                                      0.890    13.066
$auto_1061.C[12].cout[0] (adder_carry)                                                                     0.020    13.086
$auto_1061.C[13].cin[0] (adder_carry)                                                                      0.890    13.977
$auto_1061.C[13].cout[0] (adder_carry)                                                                     0.020    13.997
$auto_1061.C[14].cin[0] (adder_carry)                                                                      0.890    14.887
$auto_1061.C[14].sumout[0] (adder_carry)                                                                   0.037    14.924
$abc$128410$abc$64559$li459_li459.in[0] (.names)                                                           0.890    15.815
$abc$128410$abc$64559$li459_li459.out[0] (.names)                                                          0.218    16.033
design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[13].D[0] (dffre)                       0.890    16.923
data arrival time                                                                                                   16.923

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[13].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                          0.000     0.890
cell setup time                                                                                           -0.032     0.859
data required time                                                                                                   0.859
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   0.859
data arrival time                                                                                                  -16.923
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -16.064


#Path 74
Startpoint: design195_5_10_inst.full_adder_instance431.full_adder_inst.b[0].Q[0] (dffre clocked by clk)
Endpoint  : design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[13].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
design195_5_10_inst.full_adder_instance431.full_adder_inst.b[0].C[0] (dffre)                               0.890     0.890
design195_5_10_inst.full_adder_instance431.full_adder_inst.b[0].Q[0] (dffre) [clock-to-output]             0.154     1.044
$auto_1055.S[0].in[0] (.names)                                                                             0.890     1.935
$auto_1055.S[0].out[0] (.names)                                                                            0.218     2.153
$auto_1055.C[1].p[0] (adder_carry)                                                                         0.890     3.044
$auto_1055.C[1].cout[0] (adder_carry)                                                                      0.028     3.072
$auto_1055.C[2].cin[0] (adder_carry)                                                                       0.890     3.962
$auto_1055.C[2].cout[0] (adder_carry)                                                                      0.020     3.982
$auto_1055.C[3].cin[0] (adder_carry)                                                                       0.890     4.873
$auto_1055.C[3].cout[0] (adder_carry)                                                                      0.020     4.893
$auto_1055.C[4].cin[0] (adder_carry)                                                                       0.890     5.783
$auto_1055.C[4].cout[0] (adder_carry)                                                                      0.020     5.803
$auto_1055.C[5].cin[0] (adder_carry)                                                                       0.890     6.694
$auto_1055.C[5].cout[0] (adder_carry)                                                                      0.020     6.714
$auto_1055.C[6].cin[0] (adder_carry)                                                                       0.890     7.604
$auto_1055.C[6].cout[0] (adder_carry)                                                                      0.020     7.624
$auto_1055.C[7].cin[0] (adder_carry)                                                                       0.890     8.514
$auto_1055.C[7].cout[0] (adder_carry)                                                                      0.020     8.534
$auto_1055.C[8].cin[0] (adder_carry)                                                                       0.890     9.425
$auto_1055.C[8].cout[0] (adder_carry)                                                                      0.020     9.445
$auto_1055.C[9].cin[0] (adder_carry)                                                                       0.890    10.335
$auto_1055.C[9].cout[0] (adder_carry)                                                                      0.020    10.355
$auto_1055.C[10].cin[0] (adder_carry)                                                                      0.890    11.246
$auto_1055.C[10].cout[0] (adder_carry)                                                                     0.020    11.266
$auto_1055.C[11].cin[0] (adder_carry)                                                                      0.890    12.156
$auto_1055.C[11].cout[0] (adder_carry)                                                                     0.020    12.176
$auto_1055.C[12].cin[0] (adder_carry)                                                                      0.890    13.066
$auto_1055.C[12].cout[0] (adder_carry)                                                                     0.020    13.086
$auto_1055.C[13].cin[0] (adder_carry)                                                                      0.890    13.977
$auto_1055.C[13].cout[0] (adder_carry)                                                                     0.020    13.997
$auto_1055.C[14].cin[0] (adder_carry)                                                                      0.890    14.887
$auto_1055.C[14].sumout[0] (adder_carry)                                                                   0.037    14.924
$abc$128410$abc$64559$li410_li410.in[0] (.names)                                                           0.890    15.815
$abc$128410$abc$64559$li410_li410.out[0] (.names)                                                          0.218    16.033
design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[13].D[0] (dffre)                       0.890    16.923
data arrival time                                                                                                   16.923

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[13].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                          0.000     0.890
cell setup time                                                                                           -0.032     0.859
data required time                                                                                                   0.859
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   0.859
data arrival time                                                                                                  -16.923
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -16.064


#Path 75
Startpoint: design195_5_10_inst.full_adder_instance321.full_adder_inst.b[0].Q[0] (dffre clocked by clk)
Endpoint  : design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[13].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
design195_5_10_inst.full_adder_instance321.full_adder_inst.b[0].C[0] (dffre)                               0.890     0.890
design195_5_10_inst.full_adder_instance321.full_adder_inst.b[0].Q[0] (dffre) [clock-to-output]             0.154     1.044
$auto_1049.S[0].in[0] (.names)                                                                             0.890     1.935
$auto_1049.S[0].out[0] (.names)                                                                            0.218     2.153
$auto_1049.C[1].p[0] (adder_carry)                                                                         0.890     3.044
$auto_1049.C[1].cout[0] (adder_carry)                                                                      0.028     3.072
$auto_1049.C[2].cin[0] (adder_carry)                                                                       0.890     3.962
$auto_1049.C[2].cout[0] (adder_carry)                                                                      0.020     3.982
$auto_1049.C[3].cin[0] (adder_carry)                                                                       0.890     4.873
$auto_1049.C[3].cout[0] (adder_carry)                                                                      0.020     4.893
$auto_1049.C[4].cin[0] (adder_carry)                                                                       0.890     5.783
$auto_1049.C[4].cout[0] (adder_carry)                                                                      0.020     5.803
$auto_1049.C[5].cin[0] (adder_carry)                                                                       0.890     6.694
$auto_1049.C[5].cout[0] (adder_carry)                                                                      0.020     6.714
$auto_1049.C[6].cin[0] (adder_carry)                                                                       0.890     7.604
$auto_1049.C[6].cout[0] (adder_carry)                                                                      0.020     7.624
$auto_1049.C[7].cin[0] (adder_carry)                                                                       0.890     8.514
$auto_1049.C[7].cout[0] (adder_carry)                                                                      0.020     8.534
$auto_1049.C[8].cin[0] (adder_carry)                                                                       0.890     9.425
$auto_1049.C[8].cout[0] (adder_carry)                                                                      0.020     9.445
$auto_1049.C[9].cin[0] (adder_carry)                                                                       0.890    10.335
$auto_1049.C[9].cout[0] (adder_carry)                                                                      0.020    10.355
$auto_1049.C[10].cin[0] (adder_carry)                                                                      0.890    11.246
$auto_1049.C[10].cout[0] (adder_carry)                                                                     0.020    11.266
$auto_1049.C[11].cin[0] (adder_carry)                                                                      0.890    12.156
$auto_1049.C[11].cout[0] (adder_carry)                                                                     0.020    12.176
$auto_1049.C[12].cin[0] (adder_carry)                                                                      0.890    13.066
$auto_1049.C[12].cout[0] (adder_carry)                                                                     0.020    13.086
$auto_1049.C[13].cin[0] (adder_carry)                                                                      0.890    13.977
$auto_1049.C[13].cout[0] (adder_carry)                                                                     0.020    13.997
$auto_1049.C[14].cin[0] (adder_carry)                                                                      0.890    14.887
$auto_1049.C[14].sumout[0] (adder_carry)                                                                   0.037    14.924
$abc$128410$abc$64559$li361_li361.in[0] (.names)                                                           0.890    15.815
$abc$128410$abc$64559$li361_li361.out[0] (.names)                                                          0.218    16.033
design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[13].D[0] (dffre)                       0.890    16.923
data arrival time                                                                                                   16.923

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[13].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                          0.000     0.890
cell setup time                                                                                           -0.032     0.859
data required time                                                                                                   0.859
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   0.859
data arrival time                                                                                                  -16.923
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -16.064


#Path 76
Startpoint: design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[0].Q[0] (dffre clocked by clk)
Endpoint  : $delete_wire$131651.b[14] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[0].C[0] (dffre)                       0.890     0.890
design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[0].Q[0] (dffre) [clock-to-output]     0.154     1.044
$auto_1118.S[0].in[0] (.names)                                                                            0.890     1.935
$auto_1118.S[0].out[0] (.names)                                                                           0.218     2.153
$auto_1118.C[1].p[0] (adder_carry)                                                                        0.890     3.044
$auto_1118.C[1].cout[0] (adder_carry)                                                                     0.028     3.072
$auto_1118.C[2].cin[0] (adder_carry)                                                                      0.890     3.962
$auto_1118.C[2].cout[0] (adder_carry)                                                                     0.020     3.982
$auto_1118.C[3].cin[0] (adder_carry)                                                                      0.890     4.873
$auto_1118.C[3].cout[0] (adder_carry)                                                                     0.020     4.893
$auto_1118.C[4].cin[0] (adder_carry)                                                                      0.890     5.783
$auto_1118.C[4].cout[0] (adder_carry)                                                                     0.020     5.803
$auto_1118.C[5].cin[0] (adder_carry)                                                                      0.890     6.694
$auto_1118.C[5].cout[0] (adder_carry)                                                                     0.020     6.714
$auto_1118.C[6].cin[0] (adder_carry)                                                                      0.890     7.604
$auto_1118.C[6].cout[0] (adder_carry)                                                                     0.020     7.624
$auto_1118.C[7].cin[0] (adder_carry)                                                                      0.890     8.514
$auto_1118.C[7].cout[0] (adder_carry)                                                                     0.020     8.534
$auto_1118.C[8].cin[0] (adder_carry)                                                                      0.890     9.425
$auto_1118.C[8].cout[0] (adder_carry)                                                                     0.020     9.445
$auto_1118.C[9].cin[0] (adder_carry)                                                                      0.890    10.335
$auto_1118.C[9].cout[0] (adder_carry)                                                                     0.020    10.355
$auto_1118.C[10].cin[0] (adder_carry)                                                                     0.890    11.246
$auto_1118.C[10].cout[0] (adder_carry)                                                                    0.020    11.266
$auto_1118.C[11].cin[0] (adder_carry)                                                                     0.890    12.156
$auto_1118.C[11].cout[0] (adder_carry)                                                                    0.020    12.176
$auto_1118.C[12].cin[0] (adder_carry)                                                                     0.890    13.066
$auto_1118.C[12].cout[0] (adder_carry)                                                                    0.020    13.086
$auto_1118.C[13].cin[0] (adder_carry)                                                                     0.890    13.977
$auto_1118.C[13].cout[0] (adder_carry)                                                                    0.020    13.997
$auto_1118.C[14].cin[0] (adder_carry)                                                                     0.890    14.887
$auto_1118.C[14].cout[0] (adder_carry)                                                                    0.020    14.907
$auto_1118.C[15].cin[0] (adder_carry)                                                                     0.890    15.798
$auto_1118.C[15].sumout[0] (adder_carry)                                                                  0.037    15.835
$delete_wire$131651.b[14] (RS_DSP_MULT_REGIN)                                                             0.890    16.725
data arrival time                                                                                                  16.725

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
$delete_wire$131651.clk[0] (RS_DSP_MULT_REGIN)                                                            0.890     0.890
clock uncertainty                                                                                         0.000     0.890
cell setup time                                                                                          -0.070     0.821
data required time                                                                                                  0.821
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.821
data arrival time                                                                                                 -16.725
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -15.904


#Path 77
Startpoint: $delete_wire$131904.RDATA_A1[0] (RS_TDP36K clocked by clk)
Endpoint  : $delete_wire$131707.b[12] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input)                                 0.000     0.000
$delete_wire$131904.CLK_A1[0] (RS_TDP36K)                            0.890     0.890
$delete_wire$131904.RDATA_A1[0] (RS_TDP36K) [clock-to-output]        0.293     1.183
$auto_1130.S[0].in[1] (.names)                                       0.890     2.074
$auto_1130.S[0].out[0] (.names)                                      0.197     2.271
$auto_1133.S[0].in[0] (.names)                                       0.890     3.161
$auto_1133.S[0].out[0] (.names)                                      0.218     3.379
$auto_1133.C[1].p[0] (adder_carry)                                   0.890     4.270
$auto_1133.C[1].cout[0] (adder_carry)                                0.028     4.298
$auto_1133.C[2].cin[0] (adder_carry)                                 0.890     5.188
$auto_1133.C[2].cout[0] (adder_carry)                                0.020     5.208
$auto_1133.C[3].cin[0] (adder_carry)                                 0.890     6.099
$auto_1133.C[3].cout[0] (adder_carry)                                0.020     6.119
$auto_1133.C[4].cin[0] (adder_carry)                                 0.890     7.009
$auto_1133.C[4].cout[0] (adder_carry)                                0.020     7.029
$auto_1133.C[5].cin[0] (adder_carry)                                 0.890     7.920
$auto_1133.C[5].cout[0] (adder_carry)                                0.020     7.940
$auto_1133.C[6].cin[0] (adder_carry)                                 0.890     8.830
$auto_1133.C[6].cout[0] (adder_carry)                                0.020     8.850
$auto_1133.C[7].cin[0] (adder_carry)                                 0.890     9.740
$auto_1133.C[7].cout[0] (adder_carry)                                0.020     9.760
$auto_1133.C[8].cin[0] (adder_carry)                                 0.890    10.651
$auto_1133.C[8].cout[0] (adder_carry)                                0.020    10.671
$auto_1133.C[9].cin[0] (adder_carry)                                 0.890    11.561
$auto_1133.C[9].cout[0] (adder_carry)                                0.020    11.581
$auto_1133.C[10].cin[0] (adder_carry)                                0.890    12.472
$auto_1133.C[10].cout[0] (adder_carry)                               0.020    12.492
$auto_1133.C[11].cin[0] (adder_carry)                                0.890    13.382
$auto_1133.C[11].cout[0] (adder_carry)                               0.020    13.402
$auto_1133.C[12].cin[0] (adder_carry)                                0.890    14.293
$auto_1133.C[12].cout[0] (adder_carry)                               0.020    14.312
$auto_1133.C[13].cin[0] (adder_carry)                                0.890    15.203
$auto_1133.C[13].sumout[0] (adder_carry)                             0.037    15.240
$delete_wire$131707.b[12] (RS_DSP_MULT_REGIN)                        0.890    16.130
data arrival time                                                             16.130

clock clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input)                                 0.000     0.000
$delete_wire$131707.clk[0] (RS_DSP_MULT_REGIN)                       0.890     0.890
clock uncertainty                                                    0.000     0.890
cell setup time                                                     -0.070     0.821
data required time                                                             0.821
------------------------------------------------------------------------------------
data required time                                                             0.821
data arrival time                                                            -16.130
------------------------------------------------------------------------------------
slack (VIOLATED)                                                             -15.309


#Path 78
Startpoint: $delete_wire$131904.RDATA_A1[0] (RS_TDP36K clocked by clk)
Endpoint  : $delete_wire$131677.b[12] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input)                                 0.000     0.000
$delete_wire$131904.CLK_A1[0] (RS_TDP36K)                            0.890     0.890
$delete_wire$131904.RDATA_A1[0] (RS_TDP36K) [clock-to-output]        0.293     1.183
$auto_1130.S[0].in[1] (.names)                                       0.890     2.074
$auto_1130.S[0].out[0] (.names)                                      0.197     2.271
$auto_1133.S[0].in[0] (.names)                                       0.890     3.161
$auto_1133.S[0].out[0] (.names)                                      0.218     3.379
$auto_1133.C[1].p[0] (adder_carry)                                   0.890     4.270
$auto_1133.C[1].cout[0] (adder_carry)                                0.028     4.298
$auto_1133.C[2].cin[0] (adder_carry)                                 0.890     5.188
$auto_1133.C[2].cout[0] (adder_carry)                                0.020     5.208
$auto_1133.C[3].cin[0] (adder_carry)                                 0.890     6.099
$auto_1133.C[3].cout[0] (adder_carry)                                0.020     6.119
$auto_1133.C[4].cin[0] (adder_carry)                                 0.890     7.009
$auto_1133.C[4].cout[0] (adder_carry)                                0.020     7.029
$auto_1133.C[5].cin[0] (adder_carry)                                 0.890     7.920
$auto_1133.C[5].cout[0] (adder_carry)                                0.020     7.940
$auto_1133.C[6].cin[0] (adder_carry)                                 0.890     8.830
$auto_1133.C[6].cout[0] (adder_carry)                                0.020     8.850
$auto_1133.C[7].cin[0] (adder_carry)                                 0.890     9.740
$auto_1133.C[7].cout[0] (adder_carry)                                0.020     9.760
$auto_1133.C[8].cin[0] (adder_carry)                                 0.890    10.651
$auto_1133.C[8].cout[0] (adder_carry)                                0.020    10.671
$auto_1133.C[9].cin[0] (adder_carry)                                 0.890    11.561
$auto_1133.C[9].cout[0] (adder_carry)                                0.020    11.581
$auto_1133.C[10].cin[0] (adder_carry)                                0.890    12.472
$auto_1133.C[10].cout[0] (adder_carry)                               0.020    12.492
$auto_1133.C[11].cin[0] (adder_carry)                                0.890    13.382
$auto_1133.C[11].cout[0] (adder_carry)                               0.020    13.402
$auto_1133.C[12].cin[0] (adder_carry)                                0.890    14.293
$auto_1133.C[12].cout[0] (adder_carry)                               0.020    14.312
$auto_1133.C[13].cin[0] (adder_carry)                                0.890    15.203
$auto_1133.C[13].sumout[0] (adder_carry)                             0.037    15.240
$delete_wire$131677.b[12] (RS_DSP_MULT_REGIN)                        0.890    16.130
data arrival time                                                             16.130

clock clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input)                                 0.000     0.000
$delete_wire$131677.clk[0] (RS_DSP_MULT_REGIN)                       0.890     0.890
clock uncertainty                                                    0.000     0.890
cell setup time                                                     -0.070     0.821
data required time                                                             0.821
------------------------------------------------------------------------------------
data required time                                                             0.821
data arrival time                                                            -16.130
------------------------------------------------------------------------------------
slack (VIOLATED)                                                             -15.309


#Path 79
Startpoint: $delete_wire$131904.RDATA_A1[0] (RS_TDP36K clocked by clk)
Endpoint  : design195_5_10_inst.large_adder_instance547.add_out_reg_2[12].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
$delete_wire$131904.CLK_A1[0] (RS_TDP36K)                                                        0.890     0.890
$delete_wire$131904.RDATA_A1[0] (RS_TDP36K) [clock-to-output]                                    0.293     1.183
$auto_1130.S[0].in[1] (.names)                                                                   0.890     2.074
$auto_1130.S[0].out[0] (.names)                                                                  0.197     2.271
$auto_1130.C[1].p[0] (adder_carry)                                                               0.890     3.161
$auto_1130.C[1].cout[0] (adder_carry)                                                            0.028     3.189
$auto_1130.C[2].cin[0] (adder_carry)                                                             0.890     4.080
$auto_1130.C[2].cout[0] (adder_carry)                                                            0.020     4.100
$auto_1130.C[3].cin[0] (adder_carry)                                                             0.890     4.990
$auto_1130.C[3].cout[0] (adder_carry)                                                            0.020     5.010
$auto_1130.C[4].cin[0] (adder_carry)                                                             0.890     5.901
$auto_1130.C[4].cout[0] (adder_carry)                                                            0.020     5.921
$auto_1130.C[5].cin[0] (adder_carry)                                                             0.890     6.811
$auto_1130.C[5].cout[0] (adder_carry)                                                            0.020     6.831
$auto_1130.C[6].cin[0] (adder_carry)                                                             0.890     7.721
$auto_1130.C[6].cout[0] (adder_carry)                                                            0.020     7.741
$auto_1130.C[7].cin[0] (adder_carry)                                                             0.890     8.632
$auto_1130.C[7].cout[0] (adder_carry)                                                            0.020     8.652
$auto_1130.C[8].cin[0] (adder_carry)                                                             0.890     9.542
$auto_1130.C[8].cout[0] (adder_carry)                                                            0.020     9.562
$auto_1130.C[9].cin[0] (adder_carry)                                                             0.890    10.453
$auto_1130.C[9].cout[0] (adder_carry)                                                            0.020    10.473
$auto_1130.C[10].cin[0] (adder_carry)                                                            0.890    11.363
$auto_1130.C[10].cout[0] (adder_carry)                                                           0.020    11.383
$auto_1130.C[11].cin[0] (adder_carry)                                                            0.890    12.274
$auto_1130.C[11].cout[0] (adder_carry)                                                           0.020    12.293
$auto_1130.C[12].cin[0] (adder_carry)                                                            0.890    13.184
$auto_1130.C[12].cout[0] (adder_carry)                                                           0.020    13.204
$auto_1130.C[13].cin[0] (adder_carry)                                                            0.890    14.094
$auto_1130.C[13].sumout[0] (adder_carry)                                                         0.037    14.131
$abc$128410$abc$64559$li569_li569.in[0] (.names)                                                 0.890    15.022
$abc$128410$abc$64559$li569_li569.out[0] (.names)                                                0.218    15.240
design195_5_10_inst.large_adder_instance547.add_out_reg_2[12].D[0] (dffre)                       0.890    16.130
data arrival time                                                                                         16.130

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
design195_5_10_inst.large_adder_instance547.add_out_reg_2[12].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                0.000     0.890
cell setup time                                                                                 -0.032     0.859
data required time                                                                                         0.859
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         0.859
data arrival time                                                                                        -16.130
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -15.271


#Path 80
Startpoint: design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[0].Q[0] (dffre clocked by clk)
Endpoint  : $delete_wire$131525.b[12] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[0].C[0] (dffre)                       0.890     0.890
design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[0].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$128410$abc$64559$li530_li530.in[0] (.names)                                                        0.890     1.935
$abc$128410$abc$64559$li530_li530.out[0] (.names)                                                       0.218     2.153
$auto_1076.S[0].in[0] (.names)                                                                          0.890     3.044
$auto_1076.S[0].out[0] (.names)                                                                         0.218     3.262
$auto_1076.C[1].p[0] (adder_carry)                                                                      0.890     4.152
$auto_1076.C[1].cout[0] (adder_carry)                                                                   0.028     4.180
$auto_1076.C[2].cin[0] (adder_carry)                                                                    0.890     5.071
$auto_1076.C[2].cout[0] (adder_carry)                                                                   0.020     5.091
$auto_1076.C[3].cin[0] (adder_carry)                                                                    0.890     5.981
$auto_1076.C[3].cout[0] (adder_carry)                                                                   0.020     6.001
$auto_1076.C[4].cin[0] (adder_carry)                                                                    0.890     6.892
$auto_1076.C[4].cout[0] (adder_carry)                                                                   0.020     6.912
$auto_1076.C[5].cin[0] (adder_carry)                                                                    0.890     7.802
$auto_1076.C[5].cout[0] (adder_carry)                                                                   0.020     7.822
$auto_1076.C[6].cin[0] (adder_carry)                                                                    0.890     8.713
$auto_1076.C[6].cout[0] (adder_carry)                                                                   0.020     8.733
$auto_1076.C[7].cin[0] (adder_carry)                                                                    0.890     9.623
$auto_1076.C[7].cout[0] (adder_carry)                                                                   0.020     9.643
$auto_1076.C[8].cin[0] (adder_carry)                                                                    0.890    10.533
$auto_1076.C[8].cout[0] (adder_carry)                                                                   0.020    10.553
$auto_1076.C[9].cin[0] (adder_carry)                                                                    0.890    11.444
$auto_1076.C[9].cout[0] (adder_carry)                                                                   0.020    11.464
$auto_1076.C[10].cin[0] (adder_carry)                                                                   0.890    12.354
$auto_1076.C[10].cout[0] (adder_carry)                                                                  0.020    12.374
$auto_1076.C[11].cin[0] (adder_carry)                                                                   0.890    13.265
$auto_1076.C[11].cout[0] (adder_carry)                                                                  0.020    13.285
$auto_1076.C[12].cin[0] (adder_carry)                                                                   0.890    14.175
$auto_1076.C[12].cout[0] (adder_carry)                                                                  0.020    14.195
$auto_1076.C[13].cin[0] (adder_carry)                                                                   0.890    15.085
$auto_1076.C[13].sumout[0] (adder_carry)                                                                0.037    15.122
$delete_wire$131525.b[12] (RS_DSP_MULT_REGIN)                                                           0.890    16.013
data arrival time                                                                                                16.013

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
$delete_wire$131525.clk[0] (RS_DSP_MULT_REGIN)                                                          0.890     0.890
clock uncertainty                                                                                       0.000     0.890
cell setup time                                                                                        -0.070     0.821
data required time                                                                                                0.821
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.821
data arrival time                                                                                               -16.013
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -15.192


#Path 81
Startpoint: design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].Q[0] (dffre clocked by clk)
Endpoint  : design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[13].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                  0.000     0.000
design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].C[0] (dffre)                                             0.890     0.890
design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].Q[0] (dffre) [clock-to-output]                           0.154     1.044
$auto_1085.S[0].in[0] (.names)                                                                                        0.890     1.935
$auto_1085.S[0].out[0] (.names)                                                                                       0.218     2.153
$auto_1085.C[1].p[0] (adder_carry)                                                                                    0.890     3.044
$auto_1085.C[1].cout[0] (adder_carry)                                                                                 0.028     3.072
$auto_1085.C[2].cin[0] (adder_carry)                                                                                  0.890     3.962
$auto_1085.C[2].cout[0] (adder_carry)                                                                                 0.020     3.982
$auto_1085.C[3].cin[0] (adder_carry)                                                                                  0.890     4.873
$auto_1085.C[3].cout[0] (adder_carry)                                                                                 0.020     4.893
$auto_1085.C[4].cin[0] (adder_carry)                                                                                  0.890     5.783
$auto_1085.C[4].cout[0] (adder_carry)                                                                                 0.020     5.803
$auto_1085.C[5].cin[0] (adder_carry)                                                                                  0.890     6.694
$auto_1085.C[5].cout[0] (adder_carry)                                                                                 0.020     6.714
$auto_1085.C[6].cin[0] (adder_carry)                                                                                  0.890     7.604
$auto_1085.C[6].cout[0] (adder_carry)                                                                                 0.020     7.624
$auto_1085.C[7].cin[0] (adder_carry)                                                                                  0.890     8.514
$auto_1085.C[7].cout[0] (adder_carry)                                                                                 0.020     8.534
$auto_1085.C[8].cin[0] (adder_carry)                                                                                  0.890     9.425
$auto_1085.C[8].cout[0] (adder_carry)                                                                                 0.020     9.445
$auto_1085.C[9].cin[0] (adder_carry)                                                                                  0.890    10.335
$auto_1085.C[9].cout[0] (adder_carry)                                                                                 0.020    10.355
$auto_1085.C[10].cin[0] (adder_carry)                                                                                 0.890    11.246
$auto_1085.C[10].cout[0] (adder_carry)                                                                                0.020    11.266
$auto_1085.C[11].cin[0] (adder_carry)                                                                                 0.890    12.156
$auto_1085.C[11].cout[0] (adder_carry)                                                                                0.020    12.176
$auto_1085.C[12].cin[0] (adder_carry)                                                                                 0.890    13.066
$auto_1085.C[12].cout[0] (adder_carry)                                                                                0.020    13.086
$auto_1085.C[13].cin[0] (adder_carry)                                                                                 0.890    13.977
$auto_1085.C[13].sumout[0] (adder_carry)                                                                              0.037    14.014
$abc$128410$abc$64559$li730_li730.in[0] (.names)                                                                      0.890    14.904
$abc$128410$abc$64559$li730_li730.out[0] (.names)                                                                     0.218    15.122
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[13].D[0] (dffre)                       0.890    16.013
data arrival time                                                                                                              16.013

clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                  0.000     0.000
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[13].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                                     0.000     0.890
cell setup time                                                                                                      -0.032     0.859
data required time                                                                                                              0.859
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              0.859
data arrival time                                                                                                             -16.013
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -15.154


#Path 82
Startpoint: design195_5_10_inst.full_adder_instance540.full_adder_inst.b[0].Q[0] (dffre clocked by clk)
Endpoint  : design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[12].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
design195_5_10_inst.full_adder_instance540.full_adder_inst.b[0].C[0] (dffre)                               0.890     0.890
design195_5_10_inst.full_adder_instance540.full_adder_inst.b[0].Q[0] (dffre) [clock-to-output]             0.154     1.044
$auto_1061.S[0].in[0] (.names)                                                                             0.890     1.935
$auto_1061.S[0].out[0] (.names)                                                                            0.218     2.153
$auto_1061.C[1].p[0] (adder_carry)                                                                         0.890     3.044
$auto_1061.C[1].cout[0] (adder_carry)                                                                      0.028     3.072
$auto_1061.C[2].cin[0] (adder_carry)                                                                       0.890     3.962
$auto_1061.C[2].cout[0] (adder_carry)                                                                      0.020     3.982
$auto_1061.C[3].cin[0] (adder_carry)                                                                       0.890     4.873
$auto_1061.C[3].cout[0] (adder_carry)                                                                      0.020     4.893
$auto_1061.C[4].cin[0] (adder_carry)                                                                       0.890     5.783
$auto_1061.C[4].cout[0] (adder_carry)                                                                      0.020     5.803
$auto_1061.C[5].cin[0] (adder_carry)                                                                       0.890     6.694
$auto_1061.C[5].cout[0] (adder_carry)                                                                      0.020     6.714
$auto_1061.C[6].cin[0] (adder_carry)                                                                       0.890     7.604
$auto_1061.C[6].cout[0] (adder_carry)                                                                      0.020     7.624
$auto_1061.C[7].cin[0] (adder_carry)                                                                       0.890     8.514
$auto_1061.C[7].cout[0] (adder_carry)                                                                      0.020     8.534
$auto_1061.C[8].cin[0] (adder_carry)                                                                       0.890     9.425
$auto_1061.C[8].cout[0] (adder_carry)                                                                      0.020     9.445
$auto_1061.C[9].cin[0] (adder_carry)                                                                       0.890    10.335
$auto_1061.C[9].cout[0] (adder_carry)                                                                      0.020    10.355
$auto_1061.C[10].cin[0] (adder_carry)                                                                      0.890    11.246
$auto_1061.C[10].cout[0] (adder_carry)                                                                     0.020    11.266
$auto_1061.C[11].cin[0] (adder_carry)                                                                      0.890    12.156
$auto_1061.C[11].cout[0] (adder_carry)                                                                     0.020    12.176
$auto_1061.C[12].cin[0] (adder_carry)                                                                      0.890    13.066
$auto_1061.C[12].cout[0] (adder_carry)                                                                     0.020    13.086
$auto_1061.C[13].cin[0] (adder_carry)                                                                      0.890    13.977
$auto_1061.C[13].sumout[0] (adder_carry)                                                                   0.037    14.014
$abc$128410$abc$64559$li458_li458.in[0] (.names)                                                           0.890    14.904
$abc$128410$abc$64559$li458_li458.out[0] (.names)                                                          0.218    15.122
design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[12].D[0] (dffre)                       0.890    16.013
data arrival time                                                                                                   16.013

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[12].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                          0.000     0.890
cell setup time                                                                                           -0.032     0.859
data required time                                                                                                   0.859
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   0.859
data arrival time                                                                                                  -16.013
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -15.154


#Path 83
Startpoint: design195_5_10_inst.full_adder_instance431.full_adder_inst.b[0].Q[0] (dffre clocked by clk)
Endpoint  : design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[12].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
design195_5_10_inst.full_adder_instance431.full_adder_inst.b[0].C[0] (dffre)                               0.890     0.890
design195_5_10_inst.full_adder_instance431.full_adder_inst.b[0].Q[0] (dffre) [clock-to-output]             0.154     1.044
$auto_1055.S[0].in[0] (.names)                                                                             0.890     1.935
$auto_1055.S[0].out[0] (.names)                                                                            0.218     2.153
$auto_1055.C[1].p[0] (adder_carry)                                                                         0.890     3.044
$auto_1055.C[1].cout[0] (adder_carry)                                                                      0.028     3.072
$auto_1055.C[2].cin[0] (adder_carry)                                                                       0.890     3.962
$auto_1055.C[2].cout[0] (adder_carry)                                                                      0.020     3.982
$auto_1055.C[3].cin[0] (adder_carry)                                                                       0.890     4.873
$auto_1055.C[3].cout[0] (adder_carry)                                                                      0.020     4.893
$auto_1055.C[4].cin[0] (adder_carry)                                                                       0.890     5.783
$auto_1055.C[4].cout[0] (adder_carry)                                                                      0.020     5.803
$auto_1055.C[5].cin[0] (adder_carry)                                                                       0.890     6.694
$auto_1055.C[5].cout[0] (adder_carry)                                                                      0.020     6.714
$auto_1055.C[6].cin[0] (adder_carry)                                                                       0.890     7.604
$auto_1055.C[6].cout[0] (adder_carry)                                                                      0.020     7.624
$auto_1055.C[7].cin[0] (adder_carry)                                                                       0.890     8.514
$auto_1055.C[7].cout[0] (adder_carry)                                                                      0.020     8.534
$auto_1055.C[8].cin[0] (adder_carry)                                                                       0.890     9.425
$auto_1055.C[8].cout[0] (adder_carry)                                                                      0.020     9.445
$auto_1055.C[9].cin[0] (adder_carry)                                                                       0.890    10.335
$auto_1055.C[9].cout[0] (adder_carry)                                                                      0.020    10.355
$auto_1055.C[10].cin[0] (adder_carry)                                                                      0.890    11.246
$auto_1055.C[10].cout[0] (adder_carry)                                                                     0.020    11.266
$auto_1055.C[11].cin[0] (adder_carry)                                                                      0.890    12.156
$auto_1055.C[11].cout[0] (adder_carry)                                                                     0.020    12.176
$auto_1055.C[12].cin[0] (adder_carry)                                                                      0.890    13.066
$auto_1055.C[12].cout[0] (adder_carry)                                                                     0.020    13.086
$auto_1055.C[13].cin[0] (adder_carry)                                                                      0.890    13.977
$auto_1055.C[13].sumout[0] (adder_carry)                                                                   0.037    14.014
$abc$128410$abc$64559$li409_li409.in[0] (.names)                                                           0.890    14.904
$abc$128410$abc$64559$li409_li409.out[0] (.names)                                                          0.218    15.122
design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[12].D[0] (dffre)                       0.890    16.013
data arrival time                                                                                                   16.013

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[12].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                          0.000     0.890
cell setup time                                                                                           -0.032     0.859
data required time                                                                                                   0.859
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   0.859
data arrival time                                                                                                  -16.013
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -15.154


#Path 84
Startpoint: design195_5_10_inst.full_adder_instance321.full_adder_inst.b[0].Q[0] (dffre clocked by clk)
Endpoint  : design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[12].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
design195_5_10_inst.full_adder_instance321.full_adder_inst.b[0].C[0] (dffre)                               0.890     0.890
design195_5_10_inst.full_adder_instance321.full_adder_inst.b[0].Q[0] (dffre) [clock-to-output]             0.154     1.044
$auto_1049.S[0].in[0] (.names)                                                                             0.890     1.935
$auto_1049.S[0].out[0] (.names)                                                                            0.218     2.153
$auto_1049.C[1].p[0] (adder_carry)                                                                         0.890     3.044
$auto_1049.C[1].cout[0] (adder_carry)                                                                      0.028     3.072
$auto_1049.C[2].cin[0] (adder_carry)                                                                       0.890     3.962
$auto_1049.C[2].cout[0] (adder_carry)                                                                      0.020     3.982
$auto_1049.C[3].cin[0] (adder_carry)                                                                       0.890     4.873
$auto_1049.C[3].cout[0] (adder_carry)                                                                      0.020     4.893
$auto_1049.C[4].cin[0] (adder_carry)                                                                       0.890     5.783
$auto_1049.C[4].cout[0] (adder_carry)                                                                      0.020     5.803
$auto_1049.C[5].cin[0] (adder_carry)                                                                       0.890     6.694
$auto_1049.C[5].cout[0] (adder_carry)                                                                      0.020     6.714
$auto_1049.C[6].cin[0] (adder_carry)                                                                       0.890     7.604
$auto_1049.C[6].cout[0] (adder_carry)                                                                      0.020     7.624
$auto_1049.C[7].cin[0] (adder_carry)                                                                       0.890     8.514
$auto_1049.C[7].cout[0] (adder_carry)                                                                      0.020     8.534
$auto_1049.C[8].cin[0] (adder_carry)                                                                       0.890     9.425
$auto_1049.C[8].cout[0] (adder_carry)                                                                      0.020     9.445
$auto_1049.C[9].cin[0] (adder_carry)                                                                       0.890    10.335
$auto_1049.C[9].cout[0] (adder_carry)                                                                      0.020    10.355
$auto_1049.C[10].cin[0] (adder_carry)                                                                      0.890    11.246
$auto_1049.C[10].cout[0] (adder_carry)                                                                     0.020    11.266
$auto_1049.C[11].cin[0] (adder_carry)                                                                      0.890    12.156
$auto_1049.C[11].cout[0] (adder_carry)                                                                     0.020    12.176
$auto_1049.C[12].cin[0] (adder_carry)                                                                      0.890    13.066
$auto_1049.C[12].cout[0] (adder_carry)                                                                     0.020    13.086
$auto_1049.C[13].cin[0] (adder_carry)                                                                      0.890    13.977
$auto_1049.C[13].sumout[0] (adder_carry)                                                                   0.037    14.014
$abc$128410$abc$64559$li360_li360.in[0] (.names)                                                           0.890    14.904
$abc$128410$abc$64559$li360_li360.out[0] (.names)                                                          0.218    15.122
design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[12].D[0] (dffre)                       0.890    16.013
data arrival time                                                                                                   16.013

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[12].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                          0.000     0.890
cell setup time                                                                                           -0.032     0.859
data required time                                                                                                   0.859
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   0.859
data arrival time                                                                                                  -16.013
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -15.154


#Path 85
Startpoint: design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[0].Q[0] (dffre clocked by clk)
Endpoint  : $delete_wire$131651.b[13] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[0].C[0] (dffre)                       0.890     0.890
design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[0].Q[0] (dffre) [clock-to-output]     0.154     1.044
$auto_1118.S[0].in[0] (.names)                                                                            0.890     1.935
$auto_1118.S[0].out[0] (.names)                                                                           0.218     2.153
$auto_1118.C[1].p[0] (adder_carry)                                                                        0.890     3.044
$auto_1118.C[1].cout[0] (adder_carry)                                                                     0.028     3.072
$auto_1118.C[2].cin[0] (adder_carry)                                                                      0.890     3.962
$auto_1118.C[2].cout[0] (adder_carry)                                                                     0.020     3.982
$auto_1118.C[3].cin[0] (adder_carry)                                                                      0.890     4.873
$auto_1118.C[3].cout[0] (adder_carry)                                                                     0.020     4.893
$auto_1118.C[4].cin[0] (adder_carry)                                                                      0.890     5.783
$auto_1118.C[4].cout[0] (adder_carry)                                                                     0.020     5.803
$auto_1118.C[5].cin[0] (adder_carry)                                                                      0.890     6.694
$auto_1118.C[5].cout[0] (adder_carry)                                                                     0.020     6.714
$auto_1118.C[6].cin[0] (adder_carry)                                                                      0.890     7.604
$auto_1118.C[6].cout[0] (adder_carry)                                                                     0.020     7.624
$auto_1118.C[7].cin[0] (adder_carry)                                                                      0.890     8.514
$auto_1118.C[7].cout[0] (adder_carry)                                                                     0.020     8.534
$auto_1118.C[8].cin[0] (adder_carry)                                                                      0.890     9.425
$auto_1118.C[8].cout[0] (adder_carry)                                                                     0.020     9.445
$auto_1118.C[9].cin[0] (adder_carry)                                                                      0.890    10.335
$auto_1118.C[9].cout[0] (adder_carry)                                                                     0.020    10.355
$auto_1118.C[10].cin[0] (adder_carry)                                                                     0.890    11.246
$auto_1118.C[10].cout[0] (adder_carry)                                                                    0.020    11.266
$auto_1118.C[11].cin[0] (adder_carry)                                                                     0.890    12.156
$auto_1118.C[11].cout[0] (adder_carry)                                                                    0.020    12.176
$auto_1118.C[12].cin[0] (adder_carry)                                                                     0.890    13.066
$auto_1118.C[12].cout[0] (adder_carry)                                                                    0.020    13.086
$auto_1118.C[13].cin[0] (adder_carry)                                                                     0.890    13.977
$auto_1118.C[13].cout[0] (adder_carry)                                                                    0.020    13.997
$auto_1118.C[14].cin[0] (adder_carry)                                                                     0.890    14.887
$auto_1118.C[14].sumout[0] (adder_carry)                                                                  0.037    14.924
$delete_wire$131651.b[13] (RS_DSP_MULT_REGIN)                                                             0.890    15.815
data arrival time                                                                                                  15.815

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
$delete_wire$131651.clk[0] (RS_DSP_MULT_REGIN)                                                            0.890     0.890
clock uncertainty                                                                                         0.000     0.890
cell setup time                                                                                          -0.070     0.821
data required time                                                                                                  0.821
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.821
data arrival time                                                                                                 -15.815
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -14.994


#Path 86
Startpoint: $delete_wire$131904.RDATA_A1[0] (RS_TDP36K clocked by clk)
Endpoint  : $delete_wire$131707.b[11] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input)                                 0.000     0.000
$delete_wire$131904.CLK_A1[0] (RS_TDP36K)                            0.890     0.890
$delete_wire$131904.RDATA_A1[0] (RS_TDP36K) [clock-to-output]        0.293     1.183
$auto_1130.S[0].in[1] (.names)                                       0.890     2.074
$auto_1130.S[0].out[0] (.names)                                      0.197     2.271
$auto_1133.S[0].in[0] (.names)                                       0.890     3.161
$auto_1133.S[0].out[0] (.names)                                      0.218     3.379
$auto_1133.C[1].p[0] (adder_carry)                                   0.890     4.270
$auto_1133.C[1].cout[0] (adder_carry)                                0.028     4.298
$auto_1133.C[2].cin[0] (adder_carry)                                 0.890     5.188
$auto_1133.C[2].cout[0] (adder_carry)                                0.020     5.208
$auto_1133.C[3].cin[0] (adder_carry)                                 0.890     6.099
$auto_1133.C[3].cout[0] (adder_carry)                                0.020     6.119
$auto_1133.C[4].cin[0] (adder_carry)                                 0.890     7.009
$auto_1133.C[4].cout[0] (adder_carry)                                0.020     7.029
$auto_1133.C[5].cin[0] (adder_carry)                                 0.890     7.920
$auto_1133.C[5].cout[0] (adder_carry)                                0.020     7.940
$auto_1133.C[6].cin[0] (adder_carry)                                 0.890     8.830
$auto_1133.C[6].cout[0] (adder_carry)                                0.020     8.850
$auto_1133.C[7].cin[0] (adder_carry)                                 0.890     9.740
$auto_1133.C[7].cout[0] (adder_carry)                                0.020     9.760
$auto_1133.C[8].cin[0] (adder_carry)                                 0.890    10.651
$auto_1133.C[8].cout[0] (adder_carry)                                0.020    10.671
$auto_1133.C[9].cin[0] (adder_carry)                                 0.890    11.561
$auto_1133.C[9].cout[0] (adder_carry)                                0.020    11.581
$auto_1133.C[10].cin[0] (adder_carry)                                0.890    12.472
$auto_1133.C[10].cout[0] (adder_carry)                               0.020    12.492
$auto_1133.C[11].cin[0] (adder_carry)                                0.890    13.382
$auto_1133.C[11].cout[0] (adder_carry)                               0.020    13.402
$auto_1133.C[12].cin[0] (adder_carry)                                0.890    14.293
$auto_1133.C[12].sumout[0] (adder_carry)                             0.037    14.330
$delete_wire$131707.b[11] (RS_DSP_MULT_REGIN)                        0.890    15.220
data arrival time                                                             15.220

clock clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input)                                 0.000     0.000
$delete_wire$131707.clk[0] (RS_DSP_MULT_REGIN)                       0.890     0.890
clock uncertainty                                                    0.000     0.890
cell setup time                                                     -0.070     0.821
data required time                                                             0.821
------------------------------------------------------------------------------------
data required time                                                             0.821
data arrival time                                                            -15.220
------------------------------------------------------------------------------------
slack (VIOLATED)                                                             -14.399


#Path 87
Startpoint: $delete_wire$131904.RDATA_A1[0] (RS_TDP36K clocked by clk)
Endpoint  : $delete_wire$131677.b[11] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input)                                 0.000     0.000
$delete_wire$131904.CLK_A1[0] (RS_TDP36K)                            0.890     0.890
$delete_wire$131904.RDATA_A1[0] (RS_TDP36K) [clock-to-output]        0.293     1.183
$auto_1130.S[0].in[1] (.names)                                       0.890     2.074
$auto_1130.S[0].out[0] (.names)                                      0.197     2.271
$auto_1133.S[0].in[0] (.names)                                       0.890     3.161
$auto_1133.S[0].out[0] (.names)                                      0.218     3.379
$auto_1133.C[1].p[0] (adder_carry)                                   0.890     4.270
$auto_1133.C[1].cout[0] (adder_carry)                                0.028     4.298
$auto_1133.C[2].cin[0] (adder_carry)                                 0.890     5.188
$auto_1133.C[2].cout[0] (adder_carry)                                0.020     5.208
$auto_1133.C[3].cin[0] (adder_carry)                                 0.890     6.099
$auto_1133.C[3].cout[0] (adder_carry)                                0.020     6.119
$auto_1133.C[4].cin[0] (adder_carry)                                 0.890     7.009
$auto_1133.C[4].cout[0] (adder_carry)                                0.020     7.029
$auto_1133.C[5].cin[0] (adder_carry)                                 0.890     7.920
$auto_1133.C[5].cout[0] (adder_carry)                                0.020     7.940
$auto_1133.C[6].cin[0] (adder_carry)                                 0.890     8.830
$auto_1133.C[6].cout[0] (adder_carry)                                0.020     8.850
$auto_1133.C[7].cin[0] (adder_carry)                                 0.890     9.740
$auto_1133.C[7].cout[0] (adder_carry)                                0.020     9.760
$auto_1133.C[8].cin[0] (adder_carry)                                 0.890    10.651
$auto_1133.C[8].cout[0] (adder_carry)                                0.020    10.671
$auto_1133.C[9].cin[0] (adder_carry)                                 0.890    11.561
$auto_1133.C[9].cout[0] (adder_carry)                                0.020    11.581
$auto_1133.C[10].cin[0] (adder_carry)                                0.890    12.472
$auto_1133.C[10].cout[0] (adder_carry)                               0.020    12.492
$auto_1133.C[11].cin[0] (adder_carry)                                0.890    13.382
$auto_1133.C[11].cout[0] (adder_carry)                               0.020    13.402
$auto_1133.C[12].cin[0] (adder_carry)                                0.890    14.293
$auto_1133.C[12].sumout[0] (adder_carry)                             0.037    14.330
$delete_wire$131677.b[11] (RS_DSP_MULT_REGIN)                        0.890    15.220
data arrival time                                                             15.220

clock clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input)                                 0.000     0.000
$delete_wire$131677.clk[0] (RS_DSP_MULT_REGIN)                       0.890     0.890
clock uncertainty                                                    0.000     0.890
cell setup time                                                     -0.070     0.821
data required time                                                             0.821
------------------------------------------------------------------------------------
data required time                                                             0.821
data arrival time                                                            -15.220
------------------------------------------------------------------------------------
slack (VIOLATED)                                                             -14.399


#Path 88
Startpoint: $delete_wire$131904.RDATA_A1[0] (RS_TDP36K clocked by clk)
Endpoint  : design195_5_10_inst.large_adder_instance547.add_out_reg_2[11].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
$delete_wire$131904.CLK_A1[0] (RS_TDP36K)                                                        0.890     0.890
$delete_wire$131904.RDATA_A1[0] (RS_TDP36K) [clock-to-output]                                    0.293     1.183
$auto_1130.S[0].in[1] (.names)                                                                   0.890     2.074
$auto_1130.S[0].out[0] (.names)                                                                  0.197     2.271
$auto_1130.C[1].p[0] (adder_carry)                                                               0.890     3.161
$auto_1130.C[1].cout[0] (adder_carry)                                                            0.028     3.189
$auto_1130.C[2].cin[0] (adder_carry)                                                             0.890     4.080
$auto_1130.C[2].cout[0] (adder_carry)                                                            0.020     4.100
$auto_1130.C[3].cin[0] (adder_carry)                                                             0.890     4.990
$auto_1130.C[3].cout[0] (adder_carry)                                                            0.020     5.010
$auto_1130.C[4].cin[0] (adder_carry)                                                             0.890     5.901
$auto_1130.C[4].cout[0] (adder_carry)                                                            0.020     5.921
$auto_1130.C[5].cin[0] (adder_carry)                                                             0.890     6.811
$auto_1130.C[5].cout[0] (adder_carry)                                                            0.020     6.831
$auto_1130.C[6].cin[0] (adder_carry)                                                             0.890     7.721
$auto_1130.C[6].cout[0] (adder_carry)                                                            0.020     7.741
$auto_1130.C[7].cin[0] (adder_carry)                                                             0.890     8.632
$auto_1130.C[7].cout[0] (adder_carry)                                                            0.020     8.652
$auto_1130.C[8].cin[0] (adder_carry)                                                             0.890     9.542
$auto_1130.C[8].cout[0] (adder_carry)                                                            0.020     9.562
$auto_1130.C[9].cin[0] (adder_carry)                                                             0.890    10.453
$auto_1130.C[9].cout[0] (adder_carry)                                                            0.020    10.473
$auto_1130.C[10].cin[0] (adder_carry)                                                            0.890    11.363
$auto_1130.C[10].cout[0] (adder_carry)                                                           0.020    11.383
$auto_1130.C[11].cin[0] (adder_carry)                                                            0.890    12.274
$auto_1130.C[11].cout[0] (adder_carry)                                                           0.020    12.293
$auto_1130.C[12].cin[0] (adder_carry)                                                            0.890    13.184
$auto_1130.C[12].sumout[0] (adder_carry)                                                         0.037    13.221
$abc$128410$abc$64559$li568_li568.in[0] (.names)                                                 0.890    14.111
$abc$128410$abc$64559$li568_li568.out[0] (.names)                                                0.218    14.330
design195_5_10_inst.large_adder_instance547.add_out_reg_2[11].D[0] (dffre)                       0.890    15.220
data arrival time                                                                                         15.220

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
design195_5_10_inst.large_adder_instance547.add_out_reg_2[11].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                0.000     0.890
cell setup time                                                                                 -0.032     0.859
data required time                                                                                         0.859
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         0.859
data arrival time                                                                                        -15.220
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -14.361


#Path 89
Startpoint: design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[0].Q[0] (dffre clocked by clk)
Endpoint  : $delete_wire$131525.b[11] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[0].C[0] (dffre)                       0.890     0.890
design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[0].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$128410$abc$64559$li530_li530.in[0] (.names)                                                        0.890     1.935
$abc$128410$abc$64559$li530_li530.out[0] (.names)                                                       0.218     2.153
$auto_1076.S[0].in[0] (.names)                                                                          0.890     3.044
$auto_1076.S[0].out[0] (.names)                                                                         0.218     3.262
$auto_1076.C[1].p[0] (adder_carry)                                                                      0.890     4.152
$auto_1076.C[1].cout[0] (adder_carry)                                                                   0.028     4.180
$auto_1076.C[2].cin[0] (adder_carry)                                                                    0.890     5.071
$auto_1076.C[2].cout[0] (adder_carry)                                                                   0.020     5.091
$auto_1076.C[3].cin[0] (adder_carry)                                                                    0.890     5.981
$auto_1076.C[3].cout[0] (adder_carry)                                                                   0.020     6.001
$auto_1076.C[4].cin[0] (adder_carry)                                                                    0.890     6.892
$auto_1076.C[4].cout[0] (adder_carry)                                                                   0.020     6.912
$auto_1076.C[5].cin[0] (adder_carry)                                                                    0.890     7.802
$auto_1076.C[5].cout[0] (adder_carry)                                                                   0.020     7.822
$auto_1076.C[6].cin[0] (adder_carry)                                                                    0.890     8.713
$auto_1076.C[6].cout[0] (adder_carry)                                                                   0.020     8.733
$auto_1076.C[7].cin[0] (adder_carry)                                                                    0.890     9.623
$auto_1076.C[7].cout[0] (adder_carry)                                                                   0.020     9.643
$auto_1076.C[8].cin[0] (adder_carry)                                                                    0.890    10.533
$auto_1076.C[8].cout[0] (adder_carry)                                                                   0.020    10.553
$auto_1076.C[9].cin[0] (adder_carry)                                                                    0.890    11.444
$auto_1076.C[9].cout[0] (adder_carry)                                                                   0.020    11.464
$auto_1076.C[10].cin[0] (adder_carry)                                                                   0.890    12.354
$auto_1076.C[10].cout[0] (adder_carry)                                                                  0.020    12.374
$auto_1076.C[11].cin[0] (adder_carry)                                                                   0.890    13.265
$auto_1076.C[11].cout[0] (adder_carry)                                                                  0.020    13.285
$auto_1076.C[12].cin[0] (adder_carry)                                                                   0.890    14.175
$auto_1076.C[12].sumout[0] (adder_carry)                                                                0.037    14.212
$delete_wire$131525.b[11] (RS_DSP_MULT_REGIN)                                                           0.890    15.103
data arrival time                                                                                                15.103

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
$delete_wire$131525.clk[0] (RS_DSP_MULT_REGIN)                                                          0.890     0.890
clock uncertainty                                                                                       0.000     0.890
cell setup time                                                                                        -0.070     0.821
data required time                                                                                                0.821
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.821
data arrival time                                                                                               -15.103
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -14.282


#Path 90
Startpoint: design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].Q[0] (dffre clocked by clk)
Endpoint  : design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[12].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                  0.000     0.000
design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].C[0] (dffre)                                             0.890     0.890
design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].Q[0] (dffre) [clock-to-output]                           0.154     1.044
$auto_1085.S[0].in[0] (.names)                                                                                        0.890     1.935
$auto_1085.S[0].out[0] (.names)                                                                                       0.218     2.153
$auto_1085.C[1].p[0] (adder_carry)                                                                                    0.890     3.044
$auto_1085.C[1].cout[0] (adder_carry)                                                                                 0.028     3.072
$auto_1085.C[2].cin[0] (adder_carry)                                                                                  0.890     3.962
$auto_1085.C[2].cout[0] (adder_carry)                                                                                 0.020     3.982
$auto_1085.C[3].cin[0] (adder_carry)                                                                                  0.890     4.873
$auto_1085.C[3].cout[0] (adder_carry)                                                                                 0.020     4.893
$auto_1085.C[4].cin[0] (adder_carry)                                                                                  0.890     5.783
$auto_1085.C[4].cout[0] (adder_carry)                                                                                 0.020     5.803
$auto_1085.C[5].cin[0] (adder_carry)                                                                                  0.890     6.694
$auto_1085.C[5].cout[0] (adder_carry)                                                                                 0.020     6.714
$auto_1085.C[6].cin[0] (adder_carry)                                                                                  0.890     7.604
$auto_1085.C[6].cout[0] (adder_carry)                                                                                 0.020     7.624
$auto_1085.C[7].cin[0] (adder_carry)                                                                                  0.890     8.514
$auto_1085.C[7].cout[0] (adder_carry)                                                                                 0.020     8.534
$auto_1085.C[8].cin[0] (adder_carry)                                                                                  0.890     9.425
$auto_1085.C[8].cout[0] (adder_carry)                                                                                 0.020     9.445
$auto_1085.C[9].cin[0] (adder_carry)                                                                                  0.890    10.335
$auto_1085.C[9].cout[0] (adder_carry)                                                                                 0.020    10.355
$auto_1085.C[10].cin[0] (adder_carry)                                                                                 0.890    11.246
$auto_1085.C[10].cout[0] (adder_carry)                                                                                0.020    11.266
$auto_1085.C[11].cin[0] (adder_carry)                                                                                 0.890    12.156
$auto_1085.C[11].cout[0] (adder_carry)                                                                                0.020    12.176
$auto_1085.C[12].cin[0] (adder_carry)                                                                                 0.890    13.066
$auto_1085.C[12].sumout[0] (adder_carry)                                                                              0.037    13.103
$abc$128410$abc$64559$li729_li729.in[0] (.names)                                                                      0.890    13.994
$abc$128410$abc$64559$li729_li729.out[0] (.names)                                                                     0.218    14.212
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[12].D[0] (dffre)                       0.890    15.103
data arrival time                                                                                                              15.103

clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                  0.000     0.000
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[12].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                                     0.000     0.890
cell setup time                                                                                                      -0.032     0.859
data required time                                                                                                              0.859
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              0.859
data arrival time                                                                                                             -15.103
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -14.244


#Path 91
Startpoint: design195_5_10_inst.full_adder_instance540.full_adder_inst.b[0].Q[0] (dffre clocked by clk)
Endpoint  : design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[11].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
design195_5_10_inst.full_adder_instance540.full_adder_inst.b[0].C[0] (dffre)                               0.890     0.890
design195_5_10_inst.full_adder_instance540.full_adder_inst.b[0].Q[0] (dffre) [clock-to-output]             0.154     1.044
$auto_1061.S[0].in[0] (.names)                                                                             0.890     1.935
$auto_1061.S[0].out[0] (.names)                                                                            0.218     2.153
$auto_1061.C[1].p[0] (adder_carry)                                                                         0.890     3.044
$auto_1061.C[1].cout[0] (adder_carry)                                                                      0.028     3.072
$auto_1061.C[2].cin[0] (adder_carry)                                                                       0.890     3.962
$auto_1061.C[2].cout[0] (adder_carry)                                                                      0.020     3.982
$auto_1061.C[3].cin[0] (adder_carry)                                                                       0.890     4.873
$auto_1061.C[3].cout[0] (adder_carry)                                                                      0.020     4.893
$auto_1061.C[4].cin[0] (adder_carry)                                                                       0.890     5.783
$auto_1061.C[4].cout[0] (adder_carry)                                                                      0.020     5.803
$auto_1061.C[5].cin[0] (adder_carry)                                                                       0.890     6.694
$auto_1061.C[5].cout[0] (adder_carry)                                                                      0.020     6.714
$auto_1061.C[6].cin[0] (adder_carry)                                                                       0.890     7.604
$auto_1061.C[6].cout[0] (adder_carry)                                                                      0.020     7.624
$auto_1061.C[7].cin[0] (adder_carry)                                                                       0.890     8.514
$auto_1061.C[7].cout[0] (adder_carry)                                                                      0.020     8.534
$auto_1061.C[8].cin[0] (adder_carry)                                                                       0.890     9.425
$auto_1061.C[8].cout[0] (adder_carry)                                                                      0.020     9.445
$auto_1061.C[9].cin[0] (adder_carry)                                                                       0.890    10.335
$auto_1061.C[9].cout[0] (adder_carry)                                                                      0.020    10.355
$auto_1061.C[10].cin[0] (adder_carry)                                                                      0.890    11.246
$auto_1061.C[10].cout[0] (adder_carry)                                                                     0.020    11.266
$auto_1061.C[11].cin[0] (adder_carry)                                                                      0.890    12.156
$auto_1061.C[11].cout[0] (adder_carry)                                                                     0.020    12.176
$auto_1061.C[12].cin[0] (adder_carry)                                                                      0.890    13.066
$auto_1061.C[12].sumout[0] (adder_carry)                                                                   0.037    13.103
$abc$128410$abc$64559$li457_li457.in[0] (.names)                                                           0.890    13.994
$abc$128410$abc$64559$li457_li457.out[0] (.names)                                                          0.218    14.212
design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[11].D[0] (dffre)                       0.890    15.103
data arrival time                                                                                                   15.103

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[11].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                          0.000     0.890
cell setup time                                                                                           -0.032     0.859
data required time                                                                                                   0.859
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   0.859
data arrival time                                                                                                  -15.103
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -14.244


#Path 92
Startpoint: design195_5_10_inst.full_adder_instance431.full_adder_inst.b[0].Q[0] (dffre clocked by clk)
Endpoint  : design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[11].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
design195_5_10_inst.full_adder_instance431.full_adder_inst.b[0].C[0] (dffre)                               0.890     0.890
design195_5_10_inst.full_adder_instance431.full_adder_inst.b[0].Q[0] (dffre) [clock-to-output]             0.154     1.044
$auto_1055.S[0].in[0] (.names)                                                                             0.890     1.935
$auto_1055.S[0].out[0] (.names)                                                                            0.218     2.153
$auto_1055.C[1].p[0] (adder_carry)                                                                         0.890     3.044
$auto_1055.C[1].cout[0] (adder_carry)                                                                      0.028     3.072
$auto_1055.C[2].cin[0] (adder_carry)                                                                       0.890     3.962
$auto_1055.C[2].cout[0] (adder_carry)                                                                      0.020     3.982
$auto_1055.C[3].cin[0] (adder_carry)                                                                       0.890     4.873
$auto_1055.C[3].cout[0] (adder_carry)                                                                      0.020     4.893
$auto_1055.C[4].cin[0] (adder_carry)                                                                       0.890     5.783
$auto_1055.C[4].cout[0] (adder_carry)                                                                      0.020     5.803
$auto_1055.C[5].cin[0] (adder_carry)                                                                       0.890     6.694
$auto_1055.C[5].cout[0] (adder_carry)                                                                      0.020     6.714
$auto_1055.C[6].cin[0] (adder_carry)                                                                       0.890     7.604
$auto_1055.C[6].cout[0] (adder_carry)                                                                      0.020     7.624
$auto_1055.C[7].cin[0] (adder_carry)                                                                       0.890     8.514
$auto_1055.C[7].cout[0] (adder_carry)                                                                      0.020     8.534
$auto_1055.C[8].cin[0] (adder_carry)                                                                       0.890     9.425
$auto_1055.C[8].cout[0] (adder_carry)                                                                      0.020     9.445
$auto_1055.C[9].cin[0] (adder_carry)                                                                       0.890    10.335
$auto_1055.C[9].cout[0] (adder_carry)                                                                      0.020    10.355
$auto_1055.C[10].cin[0] (adder_carry)                                                                      0.890    11.246
$auto_1055.C[10].cout[0] (adder_carry)                                                                     0.020    11.266
$auto_1055.C[11].cin[0] (adder_carry)                                                                      0.890    12.156
$auto_1055.C[11].cout[0] (adder_carry)                                                                     0.020    12.176
$auto_1055.C[12].cin[0] (adder_carry)                                                                      0.890    13.066
$auto_1055.C[12].sumout[0] (adder_carry)                                                                   0.037    13.103
$abc$128410$abc$64559$li408_li408.in[0] (.names)                                                           0.890    13.994
$abc$128410$abc$64559$li408_li408.out[0] (.names)                                                          0.218    14.212
design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[11].D[0] (dffre)                       0.890    15.103
data arrival time                                                                                                   15.103

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[11].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                          0.000     0.890
cell setup time                                                                                           -0.032     0.859
data required time                                                                                                   0.859
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   0.859
data arrival time                                                                                                  -15.103
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -14.244


#Path 93
Startpoint: design195_5_10_inst.full_adder_instance321.full_adder_inst.b[0].Q[0] (dffre clocked by clk)
Endpoint  : design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[11].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
design195_5_10_inst.full_adder_instance321.full_adder_inst.b[0].C[0] (dffre)                               0.890     0.890
design195_5_10_inst.full_adder_instance321.full_adder_inst.b[0].Q[0] (dffre) [clock-to-output]             0.154     1.044
$auto_1049.S[0].in[0] (.names)                                                                             0.890     1.935
$auto_1049.S[0].out[0] (.names)                                                                            0.218     2.153
$auto_1049.C[1].p[0] (adder_carry)                                                                         0.890     3.044
$auto_1049.C[1].cout[0] (adder_carry)                                                                      0.028     3.072
$auto_1049.C[2].cin[0] (adder_carry)                                                                       0.890     3.962
$auto_1049.C[2].cout[0] (adder_carry)                                                                      0.020     3.982
$auto_1049.C[3].cin[0] (adder_carry)                                                                       0.890     4.873
$auto_1049.C[3].cout[0] (adder_carry)                                                                      0.020     4.893
$auto_1049.C[4].cin[0] (adder_carry)                                                                       0.890     5.783
$auto_1049.C[4].cout[0] (adder_carry)                                                                      0.020     5.803
$auto_1049.C[5].cin[0] (adder_carry)                                                                       0.890     6.694
$auto_1049.C[5].cout[0] (adder_carry)                                                                      0.020     6.714
$auto_1049.C[6].cin[0] (adder_carry)                                                                       0.890     7.604
$auto_1049.C[6].cout[0] (adder_carry)                                                                      0.020     7.624
$auto_1049.C[7].cin[0] (adder_carry)                                                                       0.890     8.514
$auto_1049.C[7].cout[0] (adder_carry)                                                                      0.020     8.534
$auto_1049.C[8].cin[0] (adder_carry)                                                                       0.890     9.425
$auto_1049.C[8].cout[0] (adder_carry)                                                                      0.020     9.445
$auto_1049.C[9].cin[0] (adder_carry)                                                                       0.890    10.335
$auto_1049.C[9].cout[0] (adder_carry)                                                                      0.020    10.355
$auto_1049.C[10].cin[0] (adder_carry)                                                                      0.890    11.246
$auto_1049.C[10].cout[0] (adder_carry)                                                                     0.020    11.266
$auto_1049.C[11].cin[0] (adder_carry)                                                                      0.890    12.156
$auto_1049.C[11].cout[0] (adder_carry)                                                                     0.020    12.176
$auto_1049.C[12].cin[0] (adder_carry)                                                                      0.890    13.066
$auto_1049.C[12].sumout[0] (adder_carry)                                                                   0.037    13.103
$abc$128410$abc$64559$li359_li359.in[0] (.names)                                                           0.890    13.994
$abc$128410$abc$64559$li359_li359.out[0] (.names)                                                          0.218    14.212
design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[11].D[0] (dffre)                       0.890    15.103
data arrival time                                                                                                   15.103

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[11].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                          0.000     0.890
cell setup time                                                                                           -0.032     0.859
data required time                                                                                                   0.859
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   0.859
data arrival time                                                                                                  -15.103
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -14.244


#Path 94
Startpoint: design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[0].Q[0] (dffre clocked by clk)
Endpoint  : $delete_wire$131651.b[12] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[0].C[0] (dffre)                       0.890     0.890
design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[0].Q[0] (dffre) [clock-to-output]     0.154     1.044
$auto_1118.S[0].in[0] (.names)                                                                            0.890     1.935
$auto_1118.S[0].out[0] (.names)                                                                           0.218     2.153
$auto_1118.C[1].p[0] (adder_carry)                                                                        0.890     3.044
$auto_1118.C[1].cout[0] (adder_carry)                                                                     0.028     3.072
$auto_1118.C[2].cin[0] (adder_carry)                                                                      0.890     3.962
$auto_1118.C[2].cout[0] (adder_carry)                                                                     0.020     3.982
$auto_1118.C[3].cin[0] (adder_carry)                                                                      0.890     4.873
$auto_1118.C[3].cout[0] (adder_carry)                                                                     0.020     4.893
$auto_1118.C[4].cin[0] (adder_carry)                                                                      0.890     5.783
$auto_1118.C[4].cout[0] (adder_carry)                                                                     0.020     5.803
$auto_1118.C[5].cin[0] (adder_carry)                                                                      0.890     6.694
$auto_1118.C[5].cout[0] (adder_carry)                                                                     0.020     6.714
$auto_1118.C[6].cin[0] (adder_carry)                                                                      0.890     7.604
$auto_1118.C[6].cout[0] (adder_carry)                                                                     0.020     7.624
$auto_1118.C[7].cin[0] (adder_carry)                                                                      0.890     8.514
$auto_1118.C[7].cout[0] (adder_carry)                                                                     0.020     8.534
$auto_1118.C[8].cin[0] (adder_carry)                                                                      0.890     9.425
$auto_1118.C[8].cout[0] (adder_carry)                                                                     0.020     9.445
$auto_1118.C[9].cin[0] (adder_carry)                                                                      0.890    10.335
$auto_1118.C[9].cout[0] (adder_carry)                                                                     0.020    10.355
$auto_1118.C[10].cin[0] (adder_carry)                                                                     0.890    11.246
$auto_1118.C[10].cout[0] (adder_carry)                                                                    0.020    11.266
$auto_1118.C[11].cin[0] (adder_carry)                                                                     0.890    12.156
$auto_1118.C[11].cout[0] (adder_carry)                                                                    0.020    12.176
$auto_1118.C[12].cin[0] (adder_carry)                                                                     0.890    13.066
$auto_1118.C[12].cout[0] (adder_carry)                                                                    0.020    13.086
$auto_1118.C[13].cin[0] (adder_carry)                                                                     0.890    13.977
$auto_1118.C[13].sumout[0] (adder_carry)                                                                  0.037    14.014
$delete_wire$131651.b[12] (RS_DSP_MULT_REGIN)                                                             0.890    14.904
data arrival time                                                                                                  14.904

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                      0.000     0.000
$delete_wire$131651.clk[0] (RS_DSP_MULT_REGIN)                                                            0.890     0.890
clock uncertainty                                                                                         0.000     0.890
cell setup time                                                                                          -0.070     0.821
data required time                                                                                                  0.821
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.821
data arrival time                                                                                                 -14.904
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -14.083


#Path 95
Startpoint: $delete_wire$131904.RDATA_A1[0] (RS_TDP36K clocked by clk)
Endpoint  : $delete_wire$131707.b[10] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input)                                 0.000     0.000
$delete_wire$131904.CLK_A1[0] (RS_TDP36K)                            0.890     0.890
$delete_wire$131904.RDATA_A1[0] (RS_TDP36K) [clock-to-output]        0.293     1.183
$auto_1130.S[0].in[1] (.names)                                       0.890     2.074
$auto_1130.S[0].out[0] (.names)                                      0.197     2.271
$auto_1133.S[0].in[0] (.names)                                       0.890     3.161
$auto_1133.S[0].out[0] (.names)                                      0.218     3.379
$auto_1133.C[1].p[0] (adder_carry)                                   0.890     4.270
$auto_1133.C[1].cout[0] (adder_carry)                                0.028     4.298
$auto_1133.C[2].cin[0] (adder_carry)                                 0.890     5.188
$auto_1133.C[2].cout[0] (adder_carry)                                0.020     5.208
$auto_1133.C[3].cin[0] (adder_carry)                                 0.890     6.099
$auto_1133.C[3].cout[0] (adder_carry)                                0.020     6.119
$auto_1133.C[4].cin[0] (adder_carry)                                 0.890     7.009
$auto_1133.C[4].cout[0] (adder_carry)                                0.020     7.029
$auto_1133.C[5].cin[0] (adder_carry)                                 0.890     7.920
$auto_1133.C[5].cout[0] (adder_carry)                                0.020     7.940
$auto_1133.C[6].cin[0] (adder_carry)                                 0.890     8.830
$auto_1133.C[6].cout[0] (adder_carry)                                0.020     8.850
$auto_1133.C[7].cin[0] (adder_carry)                                 0.890     9.740
$auto_1133.C[7].cout[0] (adder_carry)                                0.020     9.760
$auto_1133.C[8].cin[0] (adder_carry)                                 0.890    10.651
$auto_1133.C[8].cout[0] (adder_carry)                                0.020    10.671
$auto_1133.C[9].cin[0] (adder_carry)                                 0.890    11.561
$auto_1133.C[9].cout[0] (adder_carry)                                0.020    11.581
$auto_1133.C[10].cin[0] (adder_carry)                                0.890    12.472
$auto_1133.C[10].cout[0] (adder_carry)                               0.020    12.492
$auto_1133.C[11].cin[0] (adder_carry)                                0.890    13.382
$auto_1133.C[11].sumout[0] (adder_carry)                             0.037    13.419
$delete_wire$131707.b[10] (RS_DSP_MULT_REGIN)                        0.890    14.310
data arrival time                                                             14.310

clock clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input)                                 0.000     0.000
$delete_wire$131707.clk[0] (RS_DSP_MULT_REGIN)                       0.890     0.890
clock uncertainty                                                    0.000     0.890
cell setup time                                                     -0.070     0.821
data required time                                                             0.821
------------------------------------------------------------------------------------
data required time                                                             0.821
data arrival time                                                            -14.310
------------------------------------------------------------------------------------
slack (VIOLATED)                                                             -13.489


#Path 96
Startpoint: $delete_wire$131904.RDATA_A1[0] (RS_TDP36K clocked by clk)
Endpoint  : $delete_wire$131677.b[10] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input)                                 0.000     0.000
$delete_wire$131904.CLK_A1[0] (RS_TDP36K)                            0.890     0.890
$delete_wire$131904.RDATA_A1[0] (RS_TDP36K) [clock-to-output]        0.293     1.183
$auto_1130.S[0].in[1] (.names)                                       0.890     2.074
$auto_1130.S[0].out[0] (.names)                                      0.197     2.271
$auto_1133.S[0].in[0] (.names)                                       0.890     3.161
$auto_1133.S[0].out[0] (.names)                                      0.218     3.379
$auto_1133.C[1].p[0] (adder_carry)                                   0.890     4.270
$auto_1133.C[1].cout[0] (adder_carry)                                0.028     4.298
$auto_1133.C[2].cin[0] (adder_carry)                                 0.890     5.188
$auto_1133.C[2].cout[0] (adder_carry)                                0.020     5.208
$auto_1133.C[3].cin[0] (adder_carry)                                 0.890     6.099
$auto_1133.C[3].cout[0] (adder_carry)                                0.020     6.119
$auto_1133.C[4].cin[0] (adder_carry)                                 0.890     7.009
$auto_1133.C[4].cout[0] (adder_carry)                                0.020     7.029
$auto_1133.C[5].cin[0] (adder_carry)                                 0.890     7.920
$auto_1133.C[5].cout[0] (adder_carry)                                0.020     7.940
$auto_1133.C[6].cin[0] (adder_carry)                                 0.890     8.830
$auto_1133.C[6].cout[0] (adder_carry)                                0.020     8.850
$auto_1133.C[7].cin[0] (adder_carry)                                 0.890     9.740
$auto_1133.C[7].cout[0] (adder_carry)                                0.020     9.760
$auto_1133.C[8].cin[0] (adder_carry)                                 0.890    10.651
$auto_1133.C[8].cout[0] (adder_carry)                                0.020    10.671
$auto_1133.C[9].cin[0] (adder_carry)                                 0.890    11.561
$auto_1133.C[9].cout[0] (adder_carry)                                0.020    11.581
$auto_1133.C[10].cin[0] (adder_carry)                                0.890    12.472
$auto_1133.C[10].cout[0] (adder_carry)                               0.020    12.492
$auto_1133.C[11].cin[0] (adder_carry)                                0.890    13.382
$auto_1133.C[11].sumout[0] (adder_carry)                             0.037    13.419
$delete_wire$131677.b[10] (RS_DSP_MULT_REGIN)                        0.890    14.310
data arrival time                                                             14.310

clock clk (rise edge)                                 0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input)                                 0.000     0.000
$delete_wire$131677.clk[0] (RS_DSP_MULT_REGIN)                       0.890     0.890
clock uncertainty                                                    0.000     0.890
cell setup time                                                     -0.070     0.821
data required time                                                             0.821
------------------------------------------------------------------------------------
data required time                                                             0.821
data arrival time                                                            -14.310
------------------------------------------------------------------------------------
slack (VIOLATED)                                                             -13.489


#Path 97
Startpoint: $delete_wire$131904.RDATA_A1[0] (RS_TDP36K clocked by clk)
Endpoint  : design195_5_10_inst.large_adder_instance547.add_out_reg_2[10].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
$delete_wire$131904.CLK_A1[0] (RS_TDP36K)                                                        0.890     0.890
$delete_wire$131904.RDATA_A1[0] (RS_TDP36K) [clock-to-output]                                    0.293     1.183
$auto_1130.S[0].in[1] (.names)                                                                   0.890     2.074
$auto_1130.S[0].out[0] (.names)                                                                  0.197     2.271
$auto_1130.C[1].p[0] (adder_carry)                                                               0.890     3.161
$auto_1130.C[1].cout[0] (adder_carry)                                                            0.028     3.189
$auto_1130.C[2].cin[0] (adder_carry)                                                             0.890     4.080
$auto_1130.C[2].cout[0] (adder_carry)                                                            0.020     4.100
$auto_1130.C[3].cin[0] (adder_carry)                                                             0.890     4.990
$auto_1130.C[3].cout[0] (adder_carry)                                                            0.020     5.010
$auto_1130.C[4].cin[0] (adder_carry)                                                             0.890     5.901
$auto_1130.C[4].cout[0] (adder_carry)                                                            0.020     5.921
$auto_1130.C[5].cin[0] (adder_carry)                                                             0.890     6.811
$auto_1130.C[5].cout[0] (adder_carry)                                                            0.020     6.831
$auto_1130.C[6].cin[0] (adder_carry)                                                             0.890     7.721
$auto_1130.C[6].cout[0] (adder_carry)                                                            0.020     7.741
$auto_1130.C[7].cin[0] (adder_carry)                                                             0.890     8.632
$auto_1130.C[7].cout[0] (adder_carry)                                                            0.020     8.652
$auto_1130.C[8].cin[0] (adder_carry)                                                             0.890     9.542
$auto_1130.C[8].cout[0] (adder_carry)                                                            0.020     9.562
$auto_1130.C[9].cin[0] (adder_carry)                                                             0.890    10.453
$auto_1130.C[9].cout[0] (adder_carry)                                                            0.020    10.473
$auto_1130.C[10].cin[0] (adder_carry)                                                            0.890    11.363
$auto_1130.C[10].cout[0] (adder_carry)                                                           0.020    11.383
$auto_1130.C[11].cin[0] (adder_carry)                                                            0.890    12.274
$auto_1130.C[11].sumout[0] (adder_carry)                                                         0.037    12.311
$abc$128410$abc$64559$li567_li567.in[0] (.names)                                                 0.890    13.201
$abc$128410$abc$64559$li567_li567.out[0] (.names)                                                0.218    13.419
design195_5_10_inst.large_adder_instance547.add_out_reg_2[10].D[0] (dffre)                       0.890    14.310
data arrival time                                                                                         14.310

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
design195_5_10_inst.large_adder_instance547.add_out_reg_2[10].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                0.000     0.890
cell setup time                                                                                 -0.032     0.859
data required time                                                                                         0.859
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         0.859
data arrival time                                                                                        -14.310
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -13.451


#Path 98
Startpoint: design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[0].Q[0] (dffre clocked by clk)
Endpoint  : $delete_wire$131525.b[10] (RS_DSP_MULT_REGIN clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[0].C[0] (dffre)                       0.890     0.890
design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[0].Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$128410$abc$64559$li530_li530.in[0] (.names)                                                        0.890     1.935
$abc$128410$abc$64559$li530_li530.out[0] (.names)                                                       0.218     2.153
$auto_1076.S[0].in[0] (.names)                                                                          0.890     3.044
$auto_1076.S[0].out[0] (.names)                                                                         0.218     3.262
$auto_1076.C[1].p[0] (adder_carry)                                                                      0.890     4.152
$auto_1076.C[1].cout[0] (adder_carry)                                                                   0.028     4.180
$auto_1076.C[2].cin[0] (adder_carry)                                                                    0.890     5.071
$auto_1076.C[2].cout[0] (adder_carry)                                                                   0.020     5.091
$auto_1076.C[3].cin[0] (adder_carry)                                                                    0.890     5.981
$auto_1076.C[3].cout[0] (adder_carry)                                                                   0.020     6.001
$auto_1076.C[4].cin[0] (adder_carry)                                                                    0.890     6.892
$auto_1076.C[4].cout[0] (adder_carry)                                                                   0.020     6.912
$auto_1076.C[5].cin[0] (adder_carry)                                                                    0.890     7.802
$auto_1076.C[5].cout[0] (adder_carry)                                                                   0.020     7.822
$auto_1076.C[6].cin[0] (adder_carry)                                                                    0.890     8.713
$auto_1076.C[6].cout[0] (adder_carry)                                                                   0.020     8.733
$auto_1076.C[7].cin[0] (adder_carry)                                                                    0.890     9.623
$auto_1076.C[7].cout[0] (adder_carry)                                                                   0.020     9.643
$auto_1076.C[8].cin[0] (adder_carry)                                                                    0.890    10.533
$auto_1076.C[8].cout[0] (adder_carry)                                                                   0.020    10.553
$auto_1076.C[9].cin[0] (adder_carry)                                                                    0.890    11.444
$auto_1076.C[9].cout[0] (adder_carry)                                                                   0.020    11.464
$auto_1076.C[10].cin[0] (adder_carry)                                                                   0.890    12.354
$auto_1076.C[10].cout[0] (adder_carry)                                                                  0.020    12.374
$auto_1076.C[11].cin[0] (adder_carry)                                                                   0.890    13.265
$auto_1076.C[11].sumout[0] (adder_carry)                                                                0.037    13.302
$delete_wire$131525.b[10] (RS_DSP_MULT_REGIN)                                                           0.890    14.192
data arrival time                                                                                                14.192

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
$delete_wire$131525.clk[0] (RS_DSP_MULT_REGIN)                                                          0.890     0.890
clock uncertainty                                                                                       0.000     0.890
cell setup time                                                                                        -0.070     0.821
data required time                                                                                                0.821
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.821
data arrival time                                                                                               -14.192
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -13.371


#Path 99
Startpoint: design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].Q[0] (dffre clocked by clk)
Endpoint  : design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[11].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                  0.000     0.000
design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].C[0] (dffre)                                             0.890     0.890
design195_5_10_inst.large_adder_instance212.add_out_reg_2[0].Q[0] (dffre) [clock-to-output]                           0.154     1.044
$auto_1085.S[0].in[0] (.names)                                                                                        0.890     1.935
$auto_1085.S[0].out[0] (.names)                                                                                       0.218     2.153
$auto_1085.C[1].p[0] (adder_carry)                                                                                    0.890     3.044
$auto_1085.C[1].cout[0] (adder_carry)                                                                                 0.028     3.072
$auto_1085.C[2].cin[0] (adder_carry)                                                                                  0.890     3.962
$auto_1085.C[2].cout[0] (adder_carry)                                                                                 0.020     3.982
$auto_1085.C[3].cin[0] (adder_carry)                                                                                  0.890     4.873
$auto_1085.C[3].cout[0] (adder_carry)                                                                                 0.020     4.893
$auto_1085.C[4].cin[0] (adder_carry)                                                                                  0.890     5.783
$auto_1085.C[4].cout[0] (adder_carry)                                                                                 0.020     5.803
$auto_1085.C[5].cin[0] (adder_carry)                                                                                  0.890     6.694
$auto_1085.C[5].cout[0] (adder_carry)                                                                                 0.020     6.714
$auto_1085.C[6].cin[0] (adder_carry)                                                                                  0.890     7.604
$auto_1085.C[6].cout[0] (adder_carry)                                                                                 0.020     7.624
$auto_1085.C[7].cin[0] (adder_carry)                                                                                  0.890     8.514
$auto_1085.C[7].cout[0] (adder_carry)                                                                                 0.020     8.534
$auto_1085.C[8].cin[0] (adder_carry)                                                                                  0.890     9.425
$auto_1085.C[8].cout[0] (adder_carry)                                                                                 0.020     9.445
$auto_1085.C[9].cin[0] (adder_carry)                                                                                  0.890    10.335
$auto_1085.C[9].cout[0] (adder_carry)                                                                                 0.020    10.355
$auto_1085.C[10].cin[0] (adder_carry)                                                                                 0.890    11.246
$auto_1085.C[10].cout[0] (adder_carry)                                                                                0.020    11.266
$auto_1085.C[11].cin[0] (adder_carry)                                                                                 0.890    12.156
$auto_1085.C[11].sumout[0] (adder_carry)                                                                              0.037    12.193
$abc$128410$abc$64559$li728_li728.in[0] (.names)                                                                      0.890    13.084
$abc$128410$abc$64559$li728_li728.out[0] (.names)                                                                     0.218    13.302
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[11].D[0] (dffre)                       0.890    14.192
data arrival time                                                                                                              14.192

clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                  0.000     0.000
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[11].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                                     0.000     0.890
cell setup time                                                                                                      -0.032     0.859
data required time                                                                                                              0.859
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              0.859
data arrival time                                                                                                             -14.192
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -13.333


#Path 100
Startpoint: design195_5_10_inst.full_adder_instance540.full_adder_inst.b[0].Q[0] (dffre clocked by clk)
Endpoint  : design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[10].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
design195_5_10_inst.full_adder_instance540.full_adder_inst.b[0].C[0] (dffre)                               0.890     0.890
design195_5_10_inst.full_adder_instance540.full_adder_inst.b[0].Q[0] (dffre) [clock-to-output]             0.154     1.044
$auto_1061.S[0].in[0] (.names)                                                                             0.890     1.935
$auto_1061.S[0].out[0] (.names)                                                                            0.218     2.153
$auto_1061.C[1].p[0] (adder_carry)                                                                         0.890     3.044
$auto_1061.C[1].cout[0] (adder_carry)                                                                      0.028     3.072
$auto_1061.C[2].cin[0] (adder_carry)                                                                       0.890     3.962
$auto_1061.C[2].cout[0] (adder_carry)                                                                      0.020     3.982
$auto_1061.C[3].cin[0] (adder_carry)                                                                       0.890     4.873
$auto_1061.C[3].cout[0] (adder_carry)                                                                      0.020     4.893
$auto_1061.C[4].cin[0] (adder_carry)                                                                       0.890     5.783
$auto_1061.C[4].cout[0] (adder_carry)                                                                      0.020     5.803
$auto_1061.C[5].cin[0] (adder_carry)                                                                       0.890     6.694
$auto_1061.C[5].cout[0] (adder_carry)                                                                      0.020     6.714
$auto_1061.C[6].cin[0] (adder_carry)                                                                       0.890     7.604
$auto_1061.C[6].cout[0] (adder_carry)                                                                      0.020     7.624
$auto_1061.C[7].cin[0] (adder_carry)                                                                       0.890     8.514
$auto_1061.C[7].cout[0] (adder_carry)                                                                      0.020     8.534
$auto_1061.C[8].cin[0] (adder_carry)                                                                       0.890     9.425
$auto_1061.C[8].cout[0] (adder_carry)                                                                      0.020     9.445
$auto_1061.C[9].cin[0] (adder_carry)                                                                       0.890    10.335
$auto_1061.C[9].cout[0] (adder_carry)                                                                      0.020    10.355
$auto_1061.C[10].cin[0] (adder_carry)                                                                      0.890    11.246
$auto_1061.C[10].cout[0] (adder_carry)                                                                     0.020    11.266
$auto_1061.C[11].cin[0] (adder_carry)                                                                      0.890    12.156
$auto_1061.C[11].sumout[0] (adder_carry)                                                                   0.037    12.193
$abc$128410$abc$64559$li456_li456.in[0] (.names)                                                           0.890    13.084
$abc$128410$abc$64559$li456_li456.out[0] (.names)                                                          0.218    13.302
design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[10].D[0] (dffre)                       0.890    14.192
data arrival time                                                                                                   14.192

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                       0.000     0.000
design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[10].C[0] (dffre)                       0.890     0.890
clock uncertainty                                                                                          0.000     0.890
cell setup time                                                                                           -0.032     0.859
data required time                                                                                                   0.859
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   0.859
data arrival time                                                                                                  -14.192
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -13.333


#End of timing report
