{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1578085545786 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1578085545791 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 03 16:05:45 2020 " "Processing started: Fri Jan 03 16:05:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1578085545791 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578085545791 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off q_8_42 -c q_8_42 " "Command: quartus_map --read_settings_files=on --write_settings_files=off q_8_42 -c q_8_42" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578085545791 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1578085546272 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1578085546272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q_8_42_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file q_8_42_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 q_8_42_pkg (SystemVerilog) " "Found design unit 1: q_8_42_pkg (SystemVerilog)" {  } { { "q_8_42_pkg.sv" "" { Text "C:/Users/home/Downloads/digital_design/q_8_42_count_ones_latency/q_8_42_pkg.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578085554997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578085554997 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "q_8_42_datapath.sv(13) " "Verilog HDL information at q_8_42_datapath.sv(13): always construct contains both blocking and non-blocking assignments" {  } { { "q_8_42_datapath.sv" "" { Text "C:/Users/home/Downloads/digital_design/q_8_42_count_ones_latency/q_8_42_datapath.sv" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1578085555000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q_8_42_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file q_8_42_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_8_42_datapath " "Found entity 1: q_8_42_datapath" {  } { { "q_8_42_datapath.sv" "" { Text "C:/Users/home/Downloads/digital_design/q_8_42_count_ones_latency/q_8_42_datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578085555002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578085555002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q_8_42_cntlr.sv 1 1 " "Found 1 design units, including 1 entities, in source file q_8_42_cntlr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_8_42_cntlr " "Found entity 1: q_8_42_cntlr" {  } { { "q_8_42_cntlr.sv" "" { Text "C:/Users/home/Downloads/digital_design/q_8_42_count_ones_latency/q_8_42_cntlr.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578085555005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578085555005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q_8_42.sv 1 1 " "Found 1 design units, including 1 entities, in source file q_8_42.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_8_42 " "Found entity 1: q_8_42" {  } { { "q_8_42.sv" "" { Text "C:/Users/home/Downloads/digital_design/q_8_42_count_ones_latency/q_8_42.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578085555008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578085555008 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "q_8_42 " "Elaborating entity \"q_8_42\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1578085555057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_8_42_datapath q_8_42_datapath:datapath " "Elaborating entity \"q_8_42_datapath\" for hierarchy \"q_8_42_datapath:datapath\"" {  } { { "q_8_42.sv" "datapath" { Text "C:/Users/home/Downloads/digital_design/q_8_42_count_ones_latency/q_8_42.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578085555077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_8_42_cntlr q_8_42_cntlr:controller " "Elaborating entity \"q_8_42_cntlr\" for hierarchy \"q_8_42_cntlr:controller\"" {  } { { "q_8_42.sv" "controller" { Text "C:/Users/home/Downloads/digital_design/q_8_42_count_ones_latency/q_8_42.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578085555099 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cnt\[0\] GND " "Pin \"cnt\[0\]\" is stuck at GND" {  } { { "q_8_42.sv" "" { Text "C:/Users/home/Downloads/digital_design/q_8_42_count_ones_latency/q_8_42.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578085555658 "|q_8_42|cnt[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cnt\[1\] GND " "Pin \"cnt\[1\]\" is stuck at GND" {  } { { "q_8_42.sv" "" { Text "C:/Users/home/Downloads/digital_design/q_8_42_count_ones_latency/q_8_42.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578085555658 "|q_8_42|cnt[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cnt\[2\] GND " "Pin \"cnt\[2\]\" is stuck at GND" {  } { { "q_8_42.sv" "" { Text "C:/Users/home/Downloads/digital_design/q_8_42_count_ones_latency/q_8_42.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578085555658 "|q_8_42|cnt[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cnt\[3\] GND " "Pin \"cnt\[3\]\" is stuck at GND" {  } { { "q_8_42.sv" "" { Text "C:/Users/home/Downloads/digital_design/q_8_42_count_ones_latency/q_8_42.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578085555658 "|q_8_42|cnt[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1578085555658 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1578085555728 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/home/Downloads/digital_design/q_8_42_count_ones_latency/output_files/q_8_42.map.smsg " "Generated suppressed messages file C:/Users/home/Downloads/digital_design/q_8_42_count_ones_latency/output_files/q_8_42.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578085555917 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1578085556108 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578085556108 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[0\] " "No output dependent on input pin \"data_in\[0\]\"" {  } { { "q_8_42.sv" "" { Text "C:/Users/home/Downloads/digital_design/q_8_42_count_ones_latency/q_8_42.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578085556299 "|q_8_42|data_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[1\] " "No output dependent on input pin \"data_in\[1\]\"" {  } { { "q_8_42.sv" "" { Text "C:/Users/home/Downloads/digital_design/q_8_42_count_ones_latency/q_8_42.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578085556299 "|q_8_42|data_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[2\] " "No output dependent on input pin \"data_in\[2\]\"" {  } { { "q_8_42.sv" "" { Text "C:/Users/home/Downloads/digital_design/q_8_42_count_ones_latency/q_8_42.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578085556299 "|q_8_42|data_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[3\] " "No output dependent on input pin \"data_in\[3\]\"" {  } { { "q_8_42.sv" "" { Text "C:/Users/home/Downloads/digital_design/q_8_42_count_ones_latency/q_8_42.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578085556299 "|q_8_42|data_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[4\] " "No output dependent on input pin \"data_in\[4\]\"" {  } { { "q_8_42.sv" "" { Text "C:/Users/home/Downloads/digital_design/q_8_42_count_ones_latency/q_8_42.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578085556299 "|q_8_42|data_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[5\] " "No output dependent on input pin \"data_in\[5\]\"" {  } { { "q_8_42.sv" "" { Text "C:/Users/home/Downloads/digital_design/q_8_42_count_ones_latency/q_8_42.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578085556299 "|q_8_42|data_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[6\] " "No output dependent on input pin \"data_in\[6\]\"" {  } { { "q_8_42.sv" "" { Text "C:/Users/home/Downloads/digital_design/q_8_42_count_ones_latency/q_8_42.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578085556299 "|q_8_42|data_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[7\] " "No output dependent on input pin \"data_in\[7\]\"" {  } { { "q_8_42.sv" "" { Text "C:/Users/home/Downloads/digital_design/q_8_42_count_ones_latency/q_8_42.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578085556299 "|q_8_42|data_in[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1578085556299 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1578085556300 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1578085556300 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1578085556300 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1578085556300 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578085556345 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 03 16:05:56 2020 " "Processing ended: Fri Jan 03 16:05:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578085556345 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578085556345 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578085556345 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1578085556345 ""}
