{"vcs1":{"timestamp_begin":1750905553.214286743, "rt":0.32, "ut":0.21, "st":0.06}}
{"vcselab":{"timestamp_begin":1750905553.608809736, "rt":0.21, "ut":0.12, "st":0.06}}
{"link":{"timestamp_begin":1750905553.870750931, "rt":0.09, "ut":0.05, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750905552.895396530}
{"VCS_COMP_START_TIME": 1750905552.895396530}
{"VCS_COMP_END_TIME": 1750905554.204729644}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all -f filelist.f -l compile.log -timescale=1ns/100ps"}
{"vcs1": {"peak_mem": 2508650}}
{"stitch_vcselab": {"peak_mem": 2508691}}
