{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "20057a26",
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "C:\\ProgramData\\Anaconda3\\lib\\site-packages\\gensim\\utils.py:1197: UserWarning: detected Windows; aliasing chunkize to chunkize_serial\n",
      "  warnings.warn(\"detected Windows; aliasing chunkize to chunkize_serial\")\n"
     ]
    }
   ],
   "source": [
    "import os\n",
    "import spacy\n",
    "import json\n",
    "import string\n",
    "import warnings\n",
    "import tqdm\n",
    "import re\n",
    "import numpy as np\n",
    "import pandas as pd\n",
    "\n",
    "from pprint import pprint\n",
    "from IPython.utils import io\n",
    "from tqdm.notebook import tqdm\n",
    "from gensim.models import Word2Vec \n",
    "from langdetect import DetectorFactory, detect\n",
    "from IPython.core.display import HTML, display\n",
    "from IPython.display import Image\n",
    "from spacy.lang.en.stop_words import STOP_WORDS\n",
    "import warnings\n",
    "warnings.filterwarnings('ignore')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "07a3fc8c",
   "metadata": {},
   "outputs": [],
   "source": [
    "directory_path = r'C:\\Users\\ashok\\Desktop\\Chanu\\Patadel Analytics Assignment\\patent_jsons_ML Assignment\\patent_jsons'\n",
    "\n",
    "data_list = []\n",
    "\n",
    "for filename in os.listdir(directory_path):\n",
    "    if filename.endswith('.json'):\n",
    "        file_path = os.path.join(directory_path, filename)\n",
    "        with open(file_path, 'r', encoding='utf-8') as file:\n",
    "            json_data = json.load(file)\n",
    "            data_list.append(json_data)\n",
    "df = pd.DataFrame(data_list)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "b1af02b1",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "(500, 21)"
      ]
     },
     "execution_count": 4,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "df.shape"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "4bb87b51",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>patent_number</th>\n",
       "      <th>publication_id</th>\n",
       "      <th>family_id</th>\n",
       "      <th>publication_date</th>\n",
       "      <th>titles</th>\n",
       "      <th>abstracts</th>\n",
       "      <th>claims</th>\n",
       "      <th>descriptions</th>\n",
       "      <th>inventors</th>\n",
       "      <th>assignees</th>\n",
       "      <th>...</th>\n",
       "      <th>locarno_classes</th>\n",
       "      <th>ipcr_classes</th>\n",
       "      <th>national_classes</th>\n",
       "      <th>ecla_classes</th>\n",
       "      <th>cpc_classes</th>\n",
       "      <th>f_term_classes</th>\n",
       "      <th>legal_status</th>\n",
       "      <th>priority_date</th>\n",
       "      <th>application_date</th>\n",
       "      <th>family_members</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>JP-H09311786-A</td>\n",
       "      <td>143280786</td>\n",
       "      <td>26393432</td>\n",
       "      <td>1997-12-02</td>\n",
       "      <td>[{'lang': 'JA', 'text': 'データ処理装置'}, {'lang': '...</td>\n",
       "      <td>[{'lang': 'JA', 'paragraph_markup': '&lt;abstract...</td>\n",
       "      <td>[{'lang': 'JA', 'claims': [{'num': 1, 'parent'...</td>\n",
       "      <td>[{'lang': 'EN', 'paragraph_markup': '&lt;descript...</td>\n",
       "      <td>[{'first_name': '', 'last_name': 'UMINAGA MASA...</td>\n",
       "      <td>[]</td>\n",
       "      <td>...</td>\n",
       "      <td>[]</td>\n",
       "      <td>[{'label': 'G06F   9/38        20060101AFI2005...</td>\n",
       "      <td>[{'primary': True, 'label': 'G06F   9/38    31...</td>\n",
       "      <td>[]</td>\n",
       "      <td>[]</td>\n",
       "      <td>[{'label': '5B013 AA00'}, {'label': '5B013 AA1...</td>\n",
       "      <td>Pending</td>\n",
       "      <td>1996-03-18</td>\n",
       "      <td>1997-03-07</td>\n",
       "      <td>[{'ucid': 'JP-H09311786-A', 'titles': [{'lang'...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>JP-H10177520-A</td>\n",
       "      <td>143364885</td>\n",
       "      <td>26550656</td>\n",
       "      <td>1998-06-30</td>\n",
       "      <td>[{'lang': 'JA', 'text': 'データプロセッサ及びデータ処理システム'}...</td>\n",
       "      <td>[{'lang': 'JA', 'paragraph_markup': '&lt;abstract...</td>\n",
       "      <td>[{'lang': 'EN', 'claims': [{'num': 1, 'parent'...</td>\n",
       "      <td>[{'lang': 'EN', 'paragraph_markup': '&lt;descript...</td>\n",
       "      <td>[{'first_name': '', 'last_name': 'NISHIMOTO JU...</td>\n",
       "      <td>[]</td>\n",
       "      <td>...</td>\n",
       "      <td>[]</td>\n",
       "      <td>[{'label': 'G06F  12/10        20060101ALI2005...</td>\n",
       "      <td>[{'primary': True, 'label': 'G06F  12/08      ...</td>\n",
       "      <td>[]</td>\n",
       "      <td>[]</td>\n",
       "      <td>[{'label': '5B005 JJ11'}, {'label': '5B005 MM5...</td>\n",
       "      <td>Withdrawn</td>\n",
       "      <td>1996-10-16</td>\n",
       "      <td>1997-10-14</td>\n",
       "      <td>[{'ucid': 'JP-H10177520-A', 'titles': [{'lang'...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>JP-H11184752-A</td>\n",
       "      <td>143645573</td>\n",
       "      <td>18409760</td>\n",
       "      <td>1999-07-09</td>\n",
       "      <td>[{'lang': 'JA', 'text': 'データ処理装置及びデータ処理システム'},...</td>\n",
       "      <td>[{'lang': 'JA', 'paragraph_markup': '&lt;abstract...</td>\n",
       "      <td>[{'lang': 'JA', 'claims': [{'num': 1, 'parent'...</td>\n",
       "      <td>[{'lang': 'JA', 'paragraph_markup': '&lt;descript...</td>\n",
       "      <td>[{'first_name': '', 'last_name': 'TAMAKI SANEA...</td>\n",
       "      <td>[]</td>\n",
       "      <td>...</td>\n",
       "      <td>[]</td>\n",
       "      <td>[{'label': 'G06F  12/08        20060101AFI2005...</td>\n",
       "      <td>[{'primary': True, 'label': 'G06F  12/08      ...</td>\n",
       "      <td>[{'label': 'Y02B60:12F'}]</td>\n",
       "      <td>[{'label': 'Y02D  10/00'}]</td>\n",
       "      <td>[{'label': '5B005 JJ12'}, {'label': '5B005 UU3...</td>\n",
       "      <td>Withdrawn</td>\n",
       "      <td>1997-12-19</td>\n",
       "      <td>1997-12-19</td>\n",
       "      <td>[{'ucid': 'JP-H11184752-A', 'titles': [{'lang'...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>US-20010011328-A1</td>\n",
       "      <td>75654482</td>\n",
       "      <td>25475553</td>\n",
       "      <td>2001-08-02</td>\n",
       "      <td>[{'lang': 'EN', 'text': 'SOFTWARE-CONTROLLED C...</td>\n",
       "      <td>[{'lang': 'EN', 'paragraph_markup': '&lt;abstract...</td>\n",
       "      <td>[{'lang': 'EN', 'claims': [{'num': 1, 'parent'...</td>\n",
       "      <td>[{'lang': 'EN', 'paragraph_markup': '&lt;descript...</td>\n",
       "      <td>[{'first_name': 'Shine', 'last_name': 'Chung',...</td>\n",
       "      <td>[{'first_name': '', 'last_name': 'SONY CORPORA...</td>\n",
       "      <td>...</td>\n",
       "      <td>[]</td>\n",
       "      <td>[{'label': 'G06F  12/12        20060101A I2005...</td>\n",
       "      <td>[{'primary': True, 'label': '711128'}, {'prima...</td>\n",
       "      <td>[{'label': 'G06F  12/12B8'}]</td>\n",
       "      <td>[{'label': 'G06F  12/128'}]</td>\n",
       "      <td>[]</td>\n",
       "      <td>Granted</td>\n",
       "      <td>1997-09-30</td>\n",
       "      <td>1997-09-30</td>\n",
       "      <td>[{'ucid': 'US-20010011328-A1', 'titles': [{'la...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>US-20010049770-A1</td>\n",
       "      <td>75680368</td>\n",
       "      <td>22769873</td>\n",
       "      <td>2001-12-06</td>\n",
       "      <td>[{'lang': 'EN', 'text': 'BUFFER MEMORY MANAGEM...</td>\n",
       "      <td>[{'lang': 'EN', 'paragraph_markup': '&lt;abstract...</td>\n",
       "      <td>[{'lang': 'EN', 'claims': [{'num': 1, 'parent'...</td>\n",
       "      <td>[{'lang': 'EN', 'paragraph_markup': '&lt;descript...</td>\n",
       "      <td>[{'first_name': 'Zhong-ning', 'last_name': 'Ca...</td>\n",
       "      <td>[{'first_name': '', 'last_name': 'INTEL CORPOR...</td>\n",
       "      <td>...</td>\n",
       "      <td>[]</td>\n",
       "      <td>[{'label': 'G06F  12/08        20060101A I2005...</td>\n",
       "      <td>[{'primary': True, 'label': '711129'}, {'prima...</td>\n",
       "      <td>[{'label': 'G06F  12/08B6M2'}, {'label': 'G06F...</td>\n",
       "      <td>[{'label': 'G06F  12/0848'}, {'label': 'G06F  ...</td>\n",
       "      <td>[]</td>\n",
       "      <td>Granted</td>\n",
       "      <td>1998-12-08</td>\n",
       "      <td>1998-12-08</td>\n",
       "      <td>[{'ucid': 'AU-6497199-A', 'titles': [{'lang': ...</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "<p>5 rows × 21 columns</p>\n",
       "</div>"
      ],
      "text/plain": [
       "       patent_number  publication_id  family_id publication_date  \\\n",
       "0     JP-H09311786-A       143280786   26393432       1997-12-02   \n",
       "1     JP-H10177520-A       143364885   26550656       1998-06-30   \n",
       "2     JP-H11184752-A       143645573   18409760       1999-07-09   \n",
       "3  US-20010011328-A1        75654482   25475553       2001-08-02   \n",
       "4  US-20010049770-A1        75680368   22769873       2001-12-06   \n",
       "\n",
       "                                              titles  \\\n",
       "0  [{'lang': 'JA', 'text': 'データ処理装置'}, {'lang': '...   \n",
       "1  [{'lang': 'JA', 'text': 'データプロセッサ及びデータ処理システム'}...   \n",
       "2  [{'lang': 'JA', 'text': 'データ処理装置及びデータ処理システム'},...   \n",
       "3  [{'lang': 'EN', 'text': 'SOFTWARE-CONTROLLED C...   \n",
       "4  [{'lang': 'EN', 'text': 'BUFFER MEMORY MANAGEM...   \n",
       "\n",
       "                                           abstracts  \\\n",
       "0  [{'lang': 'JA', 'paragraph_markup': '<abstract...   \n",
       "1  [{'lang': 'JA', 'paragraph_markup': '<abstract...   \n",
       "2  [{'lang': 'JA', 'paragraph_markup': '<abstract...   \n",
       "3  [{'lang': 'EN', 'paragraph_markup': '<abstract...   \n",
       "4  [{'lang': 'EN', 'paragraph_markup': '<abstract...   \n",
       "\n",
       "                                              claims  \\\n",
       "0  [{'lang': 'JA', 'claims': [{'num': 1, 'parent'...   \n",
       "1  [{'lang': 'EN', 'claims': [{'num': 1, 'parent'...   \n",
       "2  [{'lang': 'JA', 'claims': [{'num': 1, 'parent'...   \n",
       "3  [{'lang': 'EN', 'claims': [{'num': 1, 'parent'...   \n",
       "4  [{'lang': 'EN', 'claims': [{'num': 1, 'parent'...   \n",
       "\n",
       "                                        descriptions  \\\n",
       "0  [{'lang': 'EN', 'paragraph_markup': '<descript...   \n",
       "1  [{'lang': 'EN', 'paragraph_markup': '<descript...   \n",
       "2  [{'lang': 'JA', 'paragraph_markup': '<descript...   \n",
       "3  [{'lang': 'EN', 'paragraph_markup': '<descript...   \n",
       "4  [{'lang': 'EN', 'paragraph_markup': '<descript...   \n",
       "\n",
       "                                           inventors  \\\n",
       "0  [{'first_name': '', 'last_name': 'UMINAGA MASA...   \n",
       "1  [{'first_name': '', 'last_name': 'NISHIMOTO JU...   \n",
       "2  [{'first_name': '', 'last_name': 'TAMAKI SANEA...   \n",
       "3  [{'first_name': 'Shine', 'last_name': 'Chung',...   \n",
       "4  [{'first_name': 'Zhong-ning', 'last_name': 'Ca...   \n",
       "\n",
       "                                           assignees  ... locarno_classes  \\\n",
       "0                                                 []  ...              []   \n",
       "1                                                 []  ...              []   \n",
       "2                                                 []  ...              []   \n",
       "3  [{'first_name': '', 'last_name': 'SONY CORPORA...  ...              []   \n",
       "4  [{'first_name': '', 'last_name': 'INTEL CORPOR...  ...              []   \n",
       "\n",
       "                                        ipcr_classes  \\\n",
       "0  [{'label': 'G06F   9/38        20060101AFI2005...   \n",
       "1  [{'label': 'G06F  12/10        20060101ALI2005...   \n",
       "2  [{'label': 'G06F  12/08        20060101AFI2005...   \n",
       "3  [{'label': 'G06F  12/12        20060101A I2005...   \n",
       "4  [{'label': 'G06F  12/08        20060101A I2005...   \n",
       "\n",
       "                                    national_classes  \\\n",
       "0  [{'primary': True, 'label': 'G06F   9/38    31...   \n",
       "1  [{'primary': True, 'label': 'G06F  12/08      ...   \n",
       "2  [{'primary': True, 'label': 'G06F  12/08      ...   \n",
       "3  [{'primary': True, 'label': '711128'}, {'prima...   \n",
       "4  [{'primary': True, 'label': '711129'}, {'prima...   \n",
       "\n",
       "                                        ecla_classes  \\\n",
       "0                                                 []   \n",
       "1                                                 []   \n",
       "2                          [{'label': 'Y02B60:12F'}]   \n",
       "3                       [{'label': 'G06F  12/12B8'}]   \n",
       "4  [{'label': 'G06F  12/08B6M2'}, {'label': 'G06F...   \n",
       "\n",
       "                                         cpc_classes  \\\n",
       "0                                                 []   \n",
       "1                                                 []   \n",
       "2                         [{'label': 'Y02D  10/00'}]   \n",
       "3                        [{'label': 'G06F  12/128'}]   \n",
       "4  [{'label': 'G06F  12/0848'}, {'label': 'G06F  ...   \n",
       "\n",
       "                                      f_term_classes legal_status  \\\n",
       "0  [{'label': '5B013 AA00'}, {'label': '5B013 AA1...      Pending   \n",
       "1  [{'label': '5B005 JJ11'}, {'label': '5B005 MM5...    Withdrawn   \n",
       "2  [{'label': '5B005 JJ12'}, {'label': '5B005 UU3...    Withdrawn   \n",
       "3                                                 []      Granted   \n",
       "4                                                 []      Granted   \n",
       "\n",
       "  priority_date application_date  \\\n",
       "0    1996-03-18       1997-03-07   \n",
       "1    1996-10-16       1997-10-14   \n",
       "2    1997-12-19       1997-12-19   \n",
       "3    1997-09-30       1997-09-30   \n",
       "4    1998-12-08       1998-12-08   \n",
       "\n",
       "                                      family_members  \n",
       "0  [{'ucid': 'JP-H09311786-A', 'titles': [{'lang'...  \n",
       "1  [{'ucid': 'JP-H10177520-A', 'titles': [{'lang'...  \n",
       "2  [{'ucid': 'JP-H11184752-A', 'titles': [{'lang'...  \n",
       "3  [{'ucid': 'US-20010011328-A1', 'titles': [{'la...  \n",
       "4  [{'ucid': 'AU-6497199-A', 'titles': [{'lang': ...  \n",
       "\n",
       "[5 rows x 21 columns]"
      ]
     },
     "execution_count": 5,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "df.head()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "8f8d9ef0",
   "metadata": {},
   "outputs": [],
   "source": [
    "# to check if all patents are unique"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "id": "0333fdbf",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>index</th>\n",
       "      <th>patent_number</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>JP-H09311786-A</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>US-6230279-B1</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>US-6256728-B1</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>US-6256727-B1</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>US-6253316-B1</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>...</th>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>495</th>\n",
       "      <td>US-5752261-A</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>496</th>\n",
       "      <td>US-5752255-A</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>497</th>\n",
       "      <td>US-5752069-A</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>498</th>\n",
       "      <td>US-5751996-A</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>499</th>\n",
       "      <td>WO-1998020421-A1</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "<p>500 rows × 2 columns</p>\n",
       "</div>"
      ],
      "text/plain": [
       "                index  patent_number\n",
       "0      JP-H09311786-A              1\n",
       "1       US-6230279-B1              1\n",
       "2       US-6256728-B1              1\n",
       "3       US-6256727-B1              1\n",
       "4       US-6253316-B1              1\n",
       "..                ...            ...\n",
       "495      US-5752261-A              1\n",
       "496      US-5752255-A              1\n",
       "497      US-5752069-A              1\n",
       "498      US-5751996-A              1\n",
       "499  WO-1998020421-A1              1\n",
       "\n",
       "[500 rows x 2 columns]"
      ]
     },
     "execution_count": 7,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "df['patent_number'].value_counts().reset_index()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "id": "69d5b2a0",
   "metadata": {},
   "outputs": [],
   "source": [
    "# to get an idea about the dataset"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "id": "c24d5d1b",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "<class 'pandas.core.frame.DataFrame'>\n",
      "RangeIndex: 500 entries, 0 to 499\n",
      "Data columns (total 21 columns):\n",
      " #   Column            Non-Null Count  Dtype \n",
      "---  ------            --------------  ----- \n",
      " 0   patent_number     500 non-null    object\n",
      " 1   publication_id    500 non-null    int64 \n",
      " 2   family_id         500 non-null    int64 \n",
      " 3   publication_date  500 non-null    object\n",
      " 4   titles            500 non-null    object\n",
      " 5   abstracts         500 non-null    object\n",
      " 6   claims            500 non-null    object\n",
      " 7   descriptions      500 non-null    object\n",
      " 8   inventors         500 non-null    object\n",
      " 9   assignees         500 non-null    object\n",
      " 10  ipc_classes       500 non-null    object\n",
      " 11  locarno_classes   500 non-null    object\n",
      " 12  ipcr_classes      500 non-null    object\n",
      " 13  national_classes  500 non-null    object\n",
      " 14  ecla_classes      500 non-null    object\n",
      " 15  cpc_classes       500 non-null    object\n",
      " 16  f_term_classes    500 non-null    object\n",
      " 17  legal_status      500 non-null    object\n",
      " 18  priority_date     500 non-null    object\n",
      " 19  application_date  500 non-null    object\n",
      " 20  family_members    500 non-null    object\n",
      "dtypes: int64(2), object(19)\n",
      "memory usage: 82.2+ KB\n"
     ]
    }
   ],
   "source": [
    "df.info()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "id": "64b257f0",
   "metadata": {},
   "outputs": [],
   "source": [
    "# to filter patents which has more than language names"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "id": "47404430",
   "metadata": {},
   "outputs": [],
   "source": [
    "filtered_df = df[df['titles'].apply(len) >1]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "id": "efbd2e97",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "[{'lang': 'JA', 'text': 'データ処理装置'}, {'lang': 'EN', 'text': 'DATA PROCESSOR'}]"
      ]
     },
     "execution_count": 12,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "filtered_df['titles'][0]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "id": "53c355e4",
   "metadata": {},
   "outputs": [],
   "source": [
    "# getting only english titles"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "id": "741f33b0",
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>titles</th>\n",
       "      <th>english_titles</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>[{'lang': 'JA', 'text': 'データ処理装置'}, {'lang': '...</td>\n",
       "      <td>DATA PROCESSOR</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>[{'lang': 'JA', 'text': 'データプロセッサ及びデータ処理システム'}...</td>\n",
       "      <td>DATA PROCESSOR AND DATA PROCESSING SYSTEM</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>[{'lang': 'JA', 'text': 'データ処理装置及びデータ処理システム'},...</td>\n",
       "      <td>DATA PROCESSOR AND SYSTEM THEREFOR</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>22</th>\n",
       "      <td>[{'lang': 'EN', 'text': 'Cache memory using a ...</td>\n",
       "      <td>Cache memory using a lowest priority replaceme...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>24</th>\n",
       "      <td>[{'lang': 'EN', 'text': 'I/O Storage controlle...</td>\n",
       "      <td>I/O Storage controller cache system with prefe...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>25</th>\n",
       "      <td>[{'lang': 'EN', 'text': 'In a data processing ...</td>\n",
       "      <td>In a data processing system Set associative se...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>37</th>\n",
       "      <td>[{'lang': 'EN', 'text': 'Retrieving requested ...</td>\n",
       "      <td>Retrieving requested data from a multi)set Cac...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>38</th>\n",
       "      <td>[{'lang': 'EN', 'text': 'Method and apparatus ...</td>\n",
       "      <td>Method and apparatus for indexing, accessing a...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>41</th>\n",
       "      <td>[{'lang': 'EN', 'text': 'Computer system'}, {'...</td>\n",
       "      <td>Computer system Method for optimizing utilizat...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>46</th>\n",
       "      <td>[{'lang': 'EN', 'text': 'Storing device'}, {'l...</td>\n",
       "      <td>Storing device Data cache initialization</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>59</th>\n",
       "      <td>[{'lang': 'EN', 'text': 'For a data processing...</td>\n",
       "      <td>For a data processing system HIGH SPEED READ/M...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>75</th>\n",
       "      <td>[{'lang': 'EN', 'text': 'Microprocessor simult...</td>\n",
       "      <td>Microprocessor simultaneously issues an access...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>78</th>\n",
       "      <td>[{'lang': 'EN', 'text': 'In a computer system'...</td>\n",
       "      <td>In a computer system Cache prefetch and bypass...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>90</th>\n",
       "      <td>[{'lang': 'EN', 'text': 'Instruction fetch uni...</td>\n",
       "      <td>Instruction fetch unit with early instruction ...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>91</th>\n",
       "      <td>[{'lang': 'EN', 'text': 'Data processing syste...</td>\n",
       "      <td>Data processing system Block buffer for instru...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>92</th>\n",
       "      <td>[{'lang': 'EN', 'text': 'System and method for...</td>\n",
       "      <td>System and method for producing input/output e...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>93</th>\n",
       "      <td>[{'lang': 'EN', 'text': 'In a computer system'...</td>\n",
       "      <td>In a computer system Method and apparatus for ...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>97</th>\n",
       "      <td>[{'lang': 'EN', 'text': 'Data processing syste...</td>\n",
       "      <td>Data processing system Dynamically adaptive se...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>98</th>\n",
       "      <td>[{'lang': 'EN', 'text': 'Digital computer syst...</td>\n",
       "      <td>Digital computer system Cache tag memory</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>100</th>\n",
       "      <td>[{'lang': 'EN', 'text': 'In a computing device...</td>\n",
       "      <td>In a computing device Hybrid cache having phys...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>105</th>\n",
       "      <td>[{'lang': 'EN', 'text': 'APPARATUS FOR PROCESS...</td>\n",
       "      <td>APPARATUS FOR PROCESSING DATA Branch cache</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>110</th>\n",
       "      <td>[{'lang': 'EN', 'text': 'DATA PROCESSING SYSTE...</td>\n",
       "      <td>DATA PROCESSING SYSTEM Superscalar processor w...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>111</th>\n",
       "      <td>[{'lang': 'EN', 'text': 'MULTIPROCESSOR DATA P...</td>\n",
       "      <td>MULTIPROCESSOR DATA PROCESSING SYSTEM System a...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>113</th>\n",
       "      <td>[{'lang': 'EN', 'text': 'Method of and apparat...</td>\n",
       "      <td>Method of and apparatus for bus control and da...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>114</th>\n",
       "      <td>[{'lang': 'EN', 'text': 'IN A COMPUTER SYSTEM'...</td>\n",
       "      <td>IN A COMPUTER SYSTEM Method and apparatus for ...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>116</th>\n",
       "      <td>[{'lang': 'EN', 'text': 'IN A COMPUTER SYSTEM'...</td>\n",
       "      <td>IN A COMPUTER SYSTEM Cache memory system with ...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>117</th>\n",
       "      <td>[{'lang': 'EN', 'text': 'Update vs. invalidate...</td>\n",
       "      <td>Update vs. invalidate policy for a snoopy bus ...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>138</th>\n",
       "      <td>[{'lang': 'EN', 'text': 'MICROPROCESSOR SYSTEM...</td>\n",
       "      <td>MICROPROCESSOR SYSTEM Apparatus and method for...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>141</th>\n",
       "      <td>[{'lang': 'EN', 'text': 'Power down scheme for...</td>\n",
       "      <td>Power down scheme for idle processor component...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>146</th>\n",
       "      <td>[{'lang': 'EN', 'text': 'Controllably operable...</td>\n",
       "      <td>Controllably operable method and apparatus for...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>147</th>\n",
       "      <td>[{'lang': 'EN', 'text': 'Video processor'}, {'...</td>\n",
       "      <td>Video processor INTEGRATED CIRCUIT DEVICE</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>151</th>\n",
       "      <td>[{'lang': 'EN', 'text': 'Prefetching instructi...</td>\n",
       "      <td>Prefetching instructions between caches IN A P...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>154</th>\n",
       "      <td>[{'lang': 'EN', 'text': 'Random access cache m...</td>\n",
       "      <td>Random access cache memory controller and syst...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>167</th>\n",
       "      <td>[{'lang': 'EN', 'text': 'DATA PROCESSOR'}, {'l...</td>\n",
       "      <td>DATA PROCESSOR Identification of the distincti...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>169</th>\n",
       "      <td>[{'lang': 'EN', 'text': 'MICROPROCESSOR'}, {'l...</td>\n",
       "      <td>MICROPROCESSOR Cache line branch prediction sc...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>172</th>\n",
       "      <td>[{'lang': 'EN', 'text': 'IN A PROCESSOR'}, {'l...</td>\n",
       "      <td>IN A PROCESSOR Methods and apparatus for deter...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>174</th>\n",
       "      <td>[{'lang': 'EN', 'text': 'FOR A DATA PROCESSING...</td>\n",
       "      <td>FOR A DATA PROCESSING SYSTEM Predictive cachin...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>178</th>\n",
       "      <td>[{'lang': 'EN', 'text': 'IN A COMPUTER SYSTEM'...</td>\n",
       "      <td>IN A COMPUTER SYSTEM Method and apparatus for ...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>181</th>\n",
       "      <td>[{'lang': 'EN', 'text': 'DATA PROCESSING SYSTE...</td>\n",
       "      <td>DATA PROCESSING SYSTEM Method and apparatus fo...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>182</th>\n",
       "      <td>[{'lang': 'EN', 'text': 'Method and apparatus ...</td>\n",
       "      <td>Method and apparatus for self-snooping a bus d...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>183</th>\n",
       "      <td>[{'lang': 'EN', 'text': 'COMPUTER SYSTEM'}, {'...</td>\n",
       "      <td>COMPUTER SYSTEM Mechanism for writing back sel...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>190</th>\n",
       "      <td>[{'lang': 'EN', 'text': 'Cache memory system w...</td>\n",
       "      <td>Cache memory system with simultaneous access o...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>199</th>\n",
       "      <td>[{'lang': 'EN', 'text': 'COMPUTER SYSTEM'}, {'...</td>\n",
       "      <td>COMPUTER SYSTEM Method and apparatus for concu...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>201</th>\n",
       "      <td>[{'lang': 'EN', 'text': 'Multi set cache struc...</td>\n",
       "      <td>Multi set cache structure having parity RAMs h...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>203</th>\n",
       "      <td>[{'lang': 'EN', 'text': 'OF A COMPUTER'}, {'la...</td>\n",
       "      <td>OF A COMPUTER Central processing unit and meth...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>211</th>\n",
       "      <td>[{'lang': 'EN', 'text': 'COMPUTER SYSTEM'}, {'...</td>\n",
       "      <td>COMPUTER SYSTEM Method and apparatus for dynam...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>213</th>\n",
       "      <td>[{'lang': 'EN', 'text': 'System and method for...</td>\n",
       "      <td>System and method for reducing power consumpti...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>215</th>\n",
       "      <td>[{'lang': 'EN', 'text': 'DATA PROCESSING SYSTE...</td>\n",
       "      <td>DATA PROCESSING SYSTEM Processor and method fo...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>223</th>\n",
       "      <td>[{'lang': 'EN', 'text': 'DATA PROCESSING SYSTE...</td>\n",
       "      <td>DATA PROCESSING SYSTEM Delayed state writes fo...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>227</th>\n",
       "      <td>[{'lang': 'EN', 'text': 'METHOD OF OPERATING A...</td>\n",
       "      <td>METHOD OF OPERATING A COMPUTING APPARATUS Cach...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>230</th>\n",
       "      <td>[{'lang': 'EN', 'text': 'Instruction unit havi...</td>\n",
       "      <td>Instruction unit having a partitioned cache FO...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>231</th>\n",
       "      <td>[{'lang': 'EN', 'text': 'Multiprobe instructio...</td>\n",
       "      <td>Multiprobe instruction cache with instruction-...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>233</th>\n",
       "      <td>[{'lang': 'EN', 'text': 'Method and apparatus ...</td>\n",
       "      <td>Method and apparatus for predecoding variable ...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>235</th>\n",
       "      <td>[{'lang': 'EN', 'text': 'Cache circuit with pr...</td>\n",
       "      <td>Cache circuit with programmable sizing and met...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>246</th>\n",
       "      <td>[{'lang': 'EN', 'text': 'MODULATION CIRCUIT FO...</td>\n",
       "      <td>MODULATION CIRCUIT FOR MODULATING TIMING OF A ...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>496</th>\n",
       "      <td>[{'lang': 'FR', 'text': 'ANTE-MEMOIRE A ACCES ...</td>\n",
       "      <td>RANDOM ACCESS CACHE MEMORY</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>497</th>\n",
       "      <td>[{'lang': 'FR', 'text': 'MACHINE DE TRAITEMENT...</td>\n",
       "      <td>DATA PROCESSOR AND DATA PROCESSING SYSTEM</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>498</th>\n",
       "      <td>[{'lang': 'FR', 'text': 'ANTEMEMOIRE DE DONNEE...</td>\n",
       "      <td>A DATA CACHE CAPABLE OF PERFORMING STORE ACCES...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>499</th>\n",
       "      <td>[{'lang': 'EN', 'text': 'A WAY PREDICTION STRU...</td>\n",
       "      <td>A WAY PREDICTION STRUCTURE</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "                                                titles  \\\n",
       "0    [{'lang': 'JA', 'text': 'データ処理装置'}, {'lang': '...   \n",
       "1    [{'lang': 'JA', 'text': 'データプロセッサ及びデータ処理システム'}...   \n",
       "2    [{'lang': 'JA', 'text': 'データ処理装置及びデータ処理システム'},...   \n",
       "22   [{'lang': 'EN', 'text': 'Cache memory using a ...   \n",
       "24   [{'lang': 'EN', 'text': 'I/O Storage controlle...   \n",
       "25   [{'lang': 'EN', 'text': 'In a data processing ...   \n",
       "37   [{'lang': 'EN', 'text': 'Retrieving requested ...   \n",
       "38   [{'lang': 'EN', 'text': 'Method and apparatus ...   \n",
       "41   [{'lang': 'EN', 'text': 'Computer system'}, {'...   \n",
       "46   [{'lang': 'EN', 'text': 'Storing device'}, {'l...   \n",
       "59   [{'lang': 'EN', 'text': 'For a data processing...   \n",
       "75   [{'lang': 'EN', 'text': 'Microprocessor simult...   \n",
       "78   [{'lang': 'EN', 'text': 'In a computer system'...   \n",
       "90   [{'lang': 'EN', 'text': 'Instruction fetch uni...   \n",
       "91   [{'lang': 'EN', 'text': 'Data processing syste...   \n",
       "92   [{'lang': 'EN', 'text': 'System and method for...   \n",
       "93   [{'lang': 'EN', 'text': 'In a computer system'...   \n",
       "97   [{'lang': 'EN', 'text': 'Data processing syste...   \n",
       "98   [{'lang': 'EN', 'text': 'Digital computer syst...   \n",
       "100  [{'lang': 'EN', 'text': 'In a computing device...   \n",
       "105  [{'lang': 'EN', 'text': 'APPARATUS FOR PROCESS...   \n",
       "110  [{'lang': 'EN', 'text': 'DATA PROCESSING SYSTE...   \n",
       "111  [{'lang': 'EN', 'text': 'MULTIPROCESSOR DATA P...   \n",
       "113  [{'lang': 'EN', 'text': 'Method of and apparat...   \n",
       "114  [{'lang': 'EN', 'text': 'IN A COMPUTER SYSTEM'...   \n",
       "116  [{'lang': 'EN', 'text': 'IN A COMPUTER SYSTEM'...   \n",
       "117  [{'lang': 'EN', 'text': 'Update vs. invalidate...   \n",
       "138  [{'lang': 'EN', 'text': 'MICROPROCESSOR SYSTEM...   \n",
       "141  [{'lang': 'EN', 'text': 'Power down scheme for...   \n",
       "146  [{'lang': 'EN', 'text': 'Controllably operable...   \n",
       "147  [{'lang': 'EN', 'text': 'Video processor'}, {'...   \n",
       "151  [{'lang': 'EN', 'text': 'Prefetching instructi...   \n",
       "154  [{'lang': 'EN', 'text': 'Random access cache m...   \n",
       "167  [{'lang': 'EN', 'text': 'DATA PROCESSOR'}, {'l...   \n",
       "169  [{'lang': 'EN', 'text': 'MICROPROCESSOR'}, {'l...   \n",
       "172  [{'lang': 'EN', 'text': 'IN A PROCESSOR'}, {'l...   \n",
       "174  [{'lang': 'EN', 'text': 'FOR A DATA PROCESSING...   \n",
       "178  [{'lang': 'EN', 'text': 'IN A COMPUTER SYSTEM'...   \n",
       "181  [{'lang': 'EN', 'text': 'DATA PROCESSING SYSTE...   \n",
       "182  [{'lang': 'EN', 'text': 'Method and apparatus ...   \n",
       "183  [{'lang': 'EN', 'text': 'COMPUTER SYSTEM'}, {'...   \n",
       "190  [{'lang': 'EN', 'text': 'Cache memory system w...   \n",
       "199  [{'lang': 'EN', 'text': 'COMPUTER SYSTEM'}, {'...   \n",
       "201  [{'lang': 'EN', 'text': 'Multi set cache struc...   \n",
       "203  [{'lang': 'EN', 'text': 'OF A COMPUTER'}, {'la...   \n",
       "211  [{'lang': 'EN', 'text': 'COMPUTER SYSTEM'}, {'...   \n",
       "213  [{'lang': 'EN', 'text': 'System and method for...   \n",
       "215  [{'lang': 'EN', 'text': 'DATA PROCESSING SYSTE...   \n",
       "223  [{'lang': 'EN', 'text': 'DATA PROCESSING SYSTE...   \n",
       "227  [{'lang': 'EN', 'text': 'METHOD OF OPERATING A...   \n",
       "230  [{'lang': 'EN', 'text': 'Instruction unit havi...   \n",
       "231  [{'lang': 'EN', 'text': 'Multiprobe instructio...   \n",
       "233  [{'lang': 'EN', 'text': 'Method and apparatus ...   \n",
       "235  [{'lang': 'EN', 'text': 'Cache circuit with pr...   \n",
       "246  [{'lang': 'EN', 'text': 'MODULATION CIRCUIT FO...   \n",
       "496  [{'lang': 'FR', 'text': 'ANTE-MEMOIRE A ACCES ...   \n",
       "497  [{'lang': 'FR', 'text': 'MACHINE DE TRAITEMENT...   \n",
       "498  [{'lang': 'FR', 'text': 'ANTEMEMOIRE DE DONNEE...   \n",
       "499  [{'lang': 'EN', 'text': 'A WAY PREDICTION STRU...   \n",
       "\n",
       "                                        english_titles  \n",
       "0                                       DATA PROCESSOR  \n",
       "1            DATA PROCESSOR AND DATA PROCESSING SYSTEM  \n",
       "2                   DATA PROCESSOR AND SYSTEM THEREFOR  \n",
       "22   Cache memory using a lowest priority replaceme...  \n",
       "24   I/O Storage controller cache system with prefe...  \n",
       "25   In a data processing system Set associative se...  \n",
       "37   Retrieving requested data from a multi)set Cac...  \n",
       "38   Method and apparatus for indexing, accessing a...  \n",
       "41   Computer system Method for optimizing utilizat...  \n",
       "46            Storing device Data cache initialization  \n",
       "59   For a data processing system HIGH SPEED READ/M...  \n",
       "75   Microprocessor simultaneously issues an access...  \n",
       "78   In a computer system Cache prefetch and bypass...  \n",
       "90   Instruction fetch unit with early instruction ...  \n",
       "91   Data processing system Block buffer for instru...  \n",
       "92   System and method for producing input/output e...  \n",
       "93   In a computer system Method and apparatus for ...  \n",
       "97   Data processing system Dynamically adaptive se...  \n",
       "98            Digital computer system Cache tag memory  \n",
       "100  In a computing device Hybrid cache having phys...  \n",
       "105         APPARATUS FOR PROCESSING DATA Branch cache  \n",
       "110  DATA PROCESSING SYSTEM Superscalar processor w...  \n",
       "111  MULTIPROCESSOR DATA PROCESSING SYSTEM System a...  \n",
       "113  Method of and apparatus for bus control and da...  \n",
       "114  IN A COMPUTER SYSTEM Method and apparatus for ...  \n",
       "116  IN A COMPUTER SYSTEM Cache memory system with ...  \n",
       "117  Update vs. invalidate policy for a snoopy bus ...  \n",
       "138  MICROPROCESSOR SYSTEM Apparatus and method for...  \n",
       "141  Power down scheme for idle processor component...  \n",
       "146  Controllably operable method and apparatus for...  \n",
       "147          Video processor INTEGRATED CIRCUIT DEVICE  \n",
       "151  Prefetching instructions between caches IN A P...  \n",
       "154  Random access cache memory controller and syst...  \n",
       "167  DATA PROCESSOR Identification of the distincti...  \n",
       "169  MICROPROCESSOR Cache line branch prediction sc...  \n",
       "172  IN A PROCESSOR Methods and apparatus for deter...  \n",
       "174  FOR A DATA PROCESSING SYSTEM Predictive cachin...  \n",
       "178  IN A COMPUTER SYSTEM Method and apparatus for ...  \n",
       "181  DATA PROCESSING SYSTEM Method and apparatus fo...  \n",
       "182  Method and apparatus for self-snooping a bus d...  \n",
       "183  COMPUTER SYSTEM Mechanism for writing back sel...  \n",
       "190  Cache memory system with simultaneous access o...  \n",
       "199  COMPUTER SYSTEM Method and apparatus for concu...  \n",
       "201  Multi set cache structure having parity RAMs h...  \n",
       "203  OF A COMPUTER Central processing unit and meth...  \n",
       "211  COMPUTER SYSTEM Method and apparatus for dynam...  \n",
       "213  System and method for reducing power consumpti...  \n",
       "215  DATA PROCESSING SYSTEM Processor and method fo...  \n",
       "223  DATA PROCESSING SYSTEM Delayed state writes fo...  \n",
       "227  METHOD OF OPERATING A COMPUTING APPARATUS Cach...  \n",
       "230  Instruction unit having a partitioned cache FO...  \n",
       "231  Multiprobe instruction cache with instruction-...  \n",
       "233  Method and apparatus for predecoding variable ...  \n",
       "235  Cache circuit with programmable sizing and met...  \n",
       "246  MODULATION CIRCUIT FOR MODULATING TIMING OF A ...  \n",
       "496                         RANDOM ACCESS CACHE MEMORY  \n",
       "497          DATA PROCESSOR AND DATA PROCESSING SYSTEM  \n",
       "498  A DATA CACHE CAPABLE OF PERFORMING STORE ACCES...  \n",
       "499                         A WAY PREDICTION STRUCTURE  "
      ]
     },
     "execution_count": 14,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "filtered_df['english_titles'] = filtered_df['titles'].apply(lambda titles: ' '.join([item['text'] for item in titles if item['lang'] == 'EN']))\n",
    "filtered_df[['titles', 'english_titles']]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "id": "6594ef9f",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>patent_number</th>\n",
       "      <th>publication_id</th>\n",
       "      <th>family_id</th>\n",
       "      <th>publication_date</th>\n",
       "      <th>titles</th>\n",
       "      <th>abstracts</th>\n",
       "      <th>claims</th>\n",
       "      <th>descriptions</th>\n",
       "      <th>inventors</th>\n",
       "      <th>assignees</th>\n",
       "      <th>...</th>\n",
       "      <th>ipcr_classes</th>\n",
       "      <th>national_classes</th>\n",
       "      <th>ecla_classes</th>\n",
       "      <th>cpc_classes</th>\n",
       "      <th>f_term_classes</th>\n",
       "      <th>legal_status</th>\n",
       "      <th>priority_date</th>\n",
       "      <th>application_date</th>\n",
       "      <th>family_members</th>\n",
       "      <th>english_titles</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>JP-H09311786-A</td>\n",
       "      <td>143280786</td>\n",
       "      <td>26393432</td>\n",
       "      <td>1997-12-02</td>\n",
       "      <td>[{'lang': 'JA', 'text': 'データ処理装置'}, {'lang': '...</td>\n",
       "      <td>[{'lang': 'JA', 'paragraph_markup': '&lt;abstract...</td>\n",
       "      <td>[{'lang': 'JA', 'claims': [{'num': 1, 'parent'...</td>\n",
       "      <td>[{'lang': 'EN', 'paragraph_markup': '&lt;descript...</td>\n",
       "      <td>[{'first_name': '', 'last_name': 'UMINAGA MASA...</td>\n",
       "      <td>[]</td>\n",
       "      <td>...</td>\n",
       "      <td>[{'label': 'G06F   9/38        20060101AFI2005...</td>\n",
       "      <td>[{'primary': True, 'label': 'G06F   9/38    31...</td>\n",
       "      <td>[]</td>\n",
       "      <td>[]</td>\n",
       "      <td>[{'label': '5B013 AA00'}, {'label': '5B013 AA1...</td>\n",
       "      <td>Pending</td>\n",
       "      <td>1996-03-18</td>\n",
       "      <td>1997-03-07</td>\n",
       "      <td>[{'ucid': 'JP-H09311786-A', 'titles': [{'lang'...</td>\n",
       "      <td>DATA PROCESSOR</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>JP-H10177520-A</td>\n",
       "      <td>143364885</td>\n",
       "      <td>26550656</td>\n",
       "      <td>1998-06-30</td>\n",
       "      <td>[{'lang': 'JA', 'text': 'データプロセッサ及びデータ処理システム'}...</td>\n",
       "      <td>[{'lang': 'JA', 'paragraph_markup': '&lt;abstract...</td>\n",
       "      <td>[{'lang': 'EN', 'claims': [{'num': 1, 'parent'...</td>\n",
       "      <td>[{'lang': 'EN', 'paragraph_markup': '&lt;descript...</td>\n",
       "      <td>[{'first_name': '', 'last_name': 'NISHIMOTO JU...</td>\n",
       "      <td>[]</td>\n",
       "      <td>...</td>\n",
       "      <td>[{'label': 'G06F  12/10        20060101ALI2005...</td>\n",
       "      <td>[{'primary': True, 'label': 'G06F  12/08      ...</td>\n",
       "      <td>[]</td>\n",
       "      <td>[]</td>\n",
       "      <td>[{'label': '5B005 JJ11'}, {'label': '5B005 MM5...</td>\n",
       "      <td>Withdrawn</td>\n",
       "      <td>1996-10-16</td>\n",
       "      <td>1997-10-14</td>\n",
       "      <td>[{'ucid': 'JP-H10177520-A', 'titles': [{'lang'...</td>\n",
       "      <td>DATA PROCESSOR AND DATA PROCESSING SYSTEM</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>JP-H11184752-A</td>\n",
       "      <td>143645573</td>\n",
       "      <td>18409760</td>\n",
       "      <td>1999-07-09</td>\n",
       "      <td>[{'lang': 'JA', 'text': 'データ処理装置及びデータ処理システム'},...</td>\n",
       "      <td>[{'lang': 'JA', 'paragraph_markup': '&lt;abstract...</td>\n",
       "      <td>[{'lang': 'JA', 'claims': [{'num': 1, 'parent'...</td>\n",
       "      <td>[{'lang': 'JA', 'paragraph_markup': '&lt;descript...</td>\n",
       "      <td>[{'first_name': '', 'last_name': 'TAMAKI SANEA...</td>\n",
       "      <td>[]</td>\n",
       "      <td>...</td>\n",
       "      <td>[{'label': 'G06F  12/08        20060101AFI2005...</td>\n",
       "      <td>[{'primary': True, 'label': 'G06F  12/08      ...</td>\n",
       "      <td>[{'label': 'Y02B60:12F'}]</td>\n",
       "      <td>[{'label': 'Y02D  10/00'}]</td>\n",
       "      <td>[{'label': '5B005 JJ12'}, {'label': '5B005 UU3...</td>\n",
       "      <td>Withdrawn</td>\n",
       "      <td>1997-12-19</td>\n",
       "      <td>1997-12-19</td>\n",
       "      <td>[{'ucid': 'JP-H11184752-A', 'titles': [{'lang'...</td>\n",
       "      <td>DATA PROCESSOR AND SYSTEM THEREFOR</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>US-20010011328-A1</td>\n",
       "      <td>75654482</td>\n",
       "      <td>25475553</td>\n",
       "      <td>2001-08-02</td>\n",
       "      <td>[{'lang': 'EN', 'text': 'SOFTWARE-CONTROLLED C...</td>\n",
       "      <td>[{'lang': 'EN', 'paragraph_markup': '&lt;abstract...</td>\n",
       "      <td>[{'lang': 'EN', 'claims': [{'num': 1, 'parent'...</td>\n",
       "      <td>[{'lang': 'EN', 'paragraph_markup': '&lt;descript...</td>\n",
       "      <td>[{'first_name': 'Shine', 'last_name': 'Chung',...</td>\n",
       "      <td>[{'first_name': '', 'last_name': 'SONY CORPORA...</td>\n",
       "      <td>...</td>\n",
       "      <td>[{'label': 'G06F  12/12        20060101A I2005...</td>\n",
       "      <td>[{'primary': True, 'label': '711128'}, {'prima...</td>\n",
       "      <td>[{'label': 'G06F  12/12B8'}]</td>\n",
       "      <td>[{'label': 'G06F  12/128'}]</td>\n",
       "      <td>[]</td>\n",
       "      <td>Granted</td>\n",
       "      <td>1997-09-30</td>\n",
       "      <td>1997-09-30</td>\n",
       "      <td>[{'ucid': 'US-20010011328-A1', 'titles': [{'la...</td>\n",
       "      <td>SOFTWARE-CONTROLLED CACHE MEMORY COMPARTMENTAL...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>US-20010049770-A1</td>\n",
       "      <td>75680368</td>\n",
       "      <td>22769873</td>\n",
       "      <td>2001-12-06</td>\n",
       "      <td>[{'lang': 'EN', 'text': 'BUFFER MEMORY MANAGEM...</td>\n",
       "      <td>[{'lang': 'EN', 'paragraph_markup': '&lt;abstract...</td>\n",
       "      <td>[{'lang': 'EN', 'claims': [{'num': 1, 'parent'...</td>\n",
       "      <td>[{'lang': 'EN', 'paragraph_markup': '&lt;descript...</td>\n",
       "      <td>[{'first_name': 'Zhong-ning', 'last_name': 'Ca...</td>\n",
       "      <td>[{'first_name': '', 'last_name': 'INTEL CORPOR...</td>\n",
       "      <td>...</td>\n",
       "      <td>[{'label': 'G06F  12/08        20060101A I2005...</td>\n",
       "      <td>[{'primary': True, 'label': '711129'}, {'prima...</td>\n",
       "      <td>[{'label': 'G06F  12/08B6M2'}, {'label': 'G06F...</td>\n",
       "      <td>[{'label': 'G06F  12/0848'}, {'label': 'G06F  ...</td>\n",
       "      <td>[]</td>\n",
       "      <td>Granted</td>\n",
       "      <td>1998-12-08</td>\n",
       "      <td>1998-12-08</td>\n",
       "      <td>[{'ucid': 'AU-6497199-A', 'titles': [{'lang': ...</td>\n",
       "      <td>BUFFER MEMORY MANAGEMENT IN A SYSTEM HAVING MU...</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "<p>5 rows × 22 columns</p>\n",
       "</div>"
      ],
      "text/plain": [
       "       patent_number  publication_id  family_id publication_date  \\\n",
       "0     JP-H09311786-A       143280786   26393432       1997-12-02   \n",
       "1     JP-H10177520-A       143364885   26550656       1998-06-30   \n",
       "2     JP-H11184752-A       143645573   18409760       1999-07-09   \n",
       "3  US-20010011328-A1        75654482   25475553       2001-08-02   \n",
       "4  US-20010049770-A1        75680368   22769873       2001-12-06   \n",
       "\n",
       "                                              titles  \\\n",
       "0  [{'lang': 'JA', 'text': 'データ処理装置'}, {'lang': '...   \n",
       "1  [{'lang': 'JA', 'text': 'データプロセッサ及びデータ処理システム'}...   \n",
       "2  [{'lang': 'JA', 'text': 'データ処理装置及びデータ処理システム'},...   \n",
       "3  [{'lang': 'EN', 'text': 'SOFTWARE-CONTROLLED C...   \n",
       "4  [{'lang': 'EN', 'text': 'BUFFER MEMORY MANAGEM...   \n",
       "\n",
       "                                           abstracts  \\\n",
       "0  [{'lang': 'JA', 'paragraph_markup': '<abstract...   \n",
       "1  [{'lang': 'JA', 'paragraph_markup': '<abstract...   \n",
       "2  [{'lang': 'JA', 'paragraph_markup': '<abstract...   \n",
       "3  [{'lang': 'EN', 'paragraph_markup': '<abstract...   \n",
       "4  [{'lang': 'EN', 'paragraph_markup': '<abstract...   \n",
       "\n",
       "                                              claims  \\\n",
       "0  [{'lang': 'JA', 'claims': [{'num': 1, 'parent'...   \n",
       "1  [{'lang': 'EN', 'claims': [{'num': 1, 'parent'...   \n",
       "2  [{'lang': 'JA', 'claims': [{'num': 1, 'parent'...   \n",
       "3  [{'lang': 'EN', 'claims': [{'num': 1, 'parent'...   \n",
       "4  [{'lang': 'EN', 'claims': [{'num': 1, 'parent'...   \n",
       "\n",
       "                                        descriptions  \\\n",
       "0  [{'lang': 'EN', 'paragraph_markup': '<descript...   \n",
       "1  [{'lang': 'EN', 'paragraph_markup': '<descript...   \n",
       "2  [{'lang': 'JA', 'paragraph_markup': '<descript...   \n",
       "3  [{'lang': 'EN', 'paragraph_markup': '<descript...   \n",
       "4  [{'lang': 'EN', 'paragraph_markup': '<descript...   \n",
       "\n",
       "                                           inventors  \\\n",
       "0  [{'first_name': '', 'last_name': 'UMINAGA MASA...   \n",
       "1  [{'first_name': '', 'last_name': 'NISHIMOTO JU...   \n",
       "2  [{'first_name': '', 'last_name': 'TAMAKI SANEA...   \n",
       "3  [{'first_name': 'Shine', 'last_name': 'Chung',...   \n",
       "4  [{'first_name': 'Zhong-ning', 'last_name': 'Ca...   \n",
       "\n",
       "                                           assignees  ...  \\\n",
       "0                                                 []  ...   \n",
       "1                                                 []  ...   \n",
       "2                                                 []  ...   \n",
       "3  [{'first_name': '', 'last_name': 'SONY CORPORA...  ...   \n",
       "4  [{'first_name': '', 'last_name': 'INTEL CORPOR...  ...   \n",
       "\n",
       "                                        ipcr_classes  \\\n",
       "0  [{'label': 'G06F   9/38        20060101AFI2005...   \n",
       "1  [{'label': 'G06F  12/10        20060101ALI2005...   \n",
       "2  [{'label': 'G06F  12/08        20060101AFI2005...   \n",
       "3  [{'label': 'G06F  12/12        20060101A I2005...   \n",
       "4  [{'label': 'G06F  12/08        20060101A I2005...   \n",
       "\n",
       "                                    national_classes  \\\n",
       "0  [{'primary': True, 'label': 'G06F   9/38    31...   \n",
       "1  [{'primary': True, 'label': 'G06F  12/08      ...   \n",
       "2  [{'primary': True, 'label': 'G06F  12/08      ...   \n",
       "3  [{'primary': True, 'label': '711128'}, {'prima...   \n",
       "4  [{'primary': True, 'label': '711129'}, {'prima...   \n",
       "\n",
       "                                        ecla_classes  \\\n",
       "0                                                 []   \n",
       "1                                                 []   \n",
       "2                          [{'label': 'Y02B60:12F'}]   \n",
       "3                       [{'label': 'G06F  12/12B8'}]   \n",
       "4  [{'label': 'G06F  12/08B6M2'}, {'label': 'G06F...   \n",
       "\n",
       "                                         cpc_classes  \\\n",
       "0                                                 []   \n",
       "1                                                 []   \n",
       "2                         [{'label': 'Y02D  10/00'}]   \n",
       "3                        [{'label': 'G06F  12/128'}]   \n",
       "4  [{'label': 'G06F  12/0848'}, {'label': 'G06F  ...   \n",
       "\n",
       "                                      f_term_classes legal_status  \\\n",
       "0  [{'label': '5B013 AA00'}, {'label': '5B013 AA1...      Pending   \n",
       "1  [{'label': '5B005 JJ11'}, {'label': '5B005 MM5...    Withdrawn   \n",
       "2  [{'label': '5B005 JJ12'}, {'label': '5B005 UU3...    Withdrawn   \n",
       "3                                                 []      Granted   \n",
       "4                                                 []      Granted   \n",
       "\n",
       "  priority_date application_date  \\\n",
       "0    1996-03-18       1997-03-07   \n",
       "1    1996-10-16       1997-10-14   \n",
       "2    1997-12-19       1997-12-19   \n",
       "3    1997-09-30       1997-09-30   \n",
       "4    1998-12-08       1998-12-08   \n",
       "\n",
       "                                      family_members  \\\n",
       "0  [{'ucid': 'JP-H09311786-A', 'titles': [{'lang'...   \n",
       "1  [{'ucid': 'JP-H10177520-A', 'titles': [{'lang'...   \n",
       "2  [{'ucid': 'JP-H11184752-A', 'titles': [{'lang'...   \n",
       "3  [{'ucid': 'US-20010011328-A1', 'titles': [{'la...   \n",
       "4  [{'ucid': 'AU-6497199-A', 'titles': [{'lang': ...   \n",
       "\n",
       "                                      english_titles  \n",
       "0                                     DATA PROCESSOR  \n",
       "1          DATA PROCESSOR AND DATA PROCESSING SYSTEM  \n",
       "2                 DATA PROCESSOR AND SYSTEM THEREFOR  \n",
       "3  SOFTWARE-CONTROLLED CACHE MEMORY COMPARTMENTAL...  \n",
       "4  BUFFER MEMORY MANAGEMENT IN A SYSTEM HAVING MU...  \n",
       "\n",
       "[5 rows x 22 columns]"
      ]
     },
     "execution_count": 15,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "df['english_titles'] = df['titles'].apply(lambda titles: ' '.join([item['text'] for item in titles if item['lang'] == 'EN']))\n",
    "english_records_df = df[df['english_titles'].apply(len) > 0]\n",
    "english_records_df.head()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "id": "62ed8119",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Extracting only english language text from all the patents"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "id": "f3b20843",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "[{'lang': 'JA',\n",
       "  'paragraph_markup': '<abstract lang=\"JA\" load-source=\"patent-office\" mxw-id=\"PA58971002\"><p>(57)【要約】\\n【課題】  アドレス変換動作を高速化したデータプロセ<br/>ッサを提供する。\\n【解決手段】  アドレス変換バッファをデータ用と命令<br/>用に分け、データ用のアドレス変換バッファ（４）には<br/>命令用のアドレス変換情報も格納させ、命令用のアドレ<br/>ス変換バッファ（３）で変換ミスを生じたときは、新た<br/>なアドレス変換情報をデータ用のアドレス変換バッファ<br/>（４）から取り込むようにする。命令用のアドレス変換<br/>バッファで変換ミスを生じたとき毎回外部のアドレス変<br/>換テーブルからアドレス変換情報を取得する場合に比べ<br/>て、アドレス変換動作の高速化を実現できる。\\n</p></abstract>'},\n",
       " {'lang': 'EN',\n",
       "  'paragraph_markup': '<abstract lang=\"EN\" load-source=\"docdb\" mxw-id=\"PA94035622\" source=\"PAJ\"><p>PROBLEM TO BE SOLVED: To provide a data processor which is improved in address converting speed. SOLUTION: The address translation buffer of this data processor is divided into an address translation buffer 4 for data and an address translation buffer 3 for instruction so that address translation information for instruction can also be stored in the buffer 4 and, when a translation error occurs in the buffer 3, new address translation information can be fetched from the buffer 4. The address translating speed of the data processor can be improved as compared with such a case where the address translation information is obtained from an external address translation table whenever a translation error occurs.</p></abstract>'},\n",
       " {'lang': 'EN',\n",
       "  'paragraph_markup': '<abstract lang=\"EN\" load-source=\"google\" mxw-id=\"PA383798102\" source=\"translation\"><p>(57) [Problem] To provide a data processor in which an address translation operation is speeded up. SOLUTION: An address translation buffer is divided into a data translation buffer and an instruction translation buffer. An instruction address translation information is also stored in a data address translation buffer (4). When this occurs, new address translation information is taken in from the data address translation buffer (4). When a translation error occurs in the instruction address translation buffer, the address translation operation can be speeded up as compared with the case where address translation information is acquired from an external address translation table every time. </p></abstract>'}]"
      ]
     },
     "execution_count": 17,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "english_records_df['abstracts'][1]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "id": "e2415633",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>patent_number</th>\n",
       "      <th>publication_id</th>\n",
       "      <th>family_id</th>\n",
       "      <th>publication_date</th>\n",
       "      <th>titles</th>\n",
       "      <th>abstracts</th>\n",
       "      <th>claims</th>\n",
       "      <th>descriptions</th>\n",
       "      <th>inventors</th>\n",
       "      <th>assignees</th>\n",
       "      <th>...</th>\n",
       "      <th>national_classes</th>\n",
       "      <th>ecla_classes</th>\n",
       "      <th>cpc_classes</th>\n",
       "      <th>f_term_classes</th>\n",
       "      <th>legal_status</th>\n",
       "      <th>priority_date</th>\n",
       "      <th>application_date</th>\n",
       "      <th>family_members</th>\n",
       "      <th>english_titles</th>\n",
       "      <th>modified_abstract</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>JP-H09311786-A</td>\n",
       "      <td>143280786</td>\n",
       "      <td>26393432</td>\n",
       "      <td>1997-12-02</td>\n",
       "      <td>[{'lang': 'JA', 'text': 'データ処理装置'}, {'lang': '...</td>\n",
       "      <td>[{'lang': 'JA', 'paragraph_markup': '&lt;abstract...</td>\n",
       "      <td>[{'lang': 'JA', 'claims': [{'num': 1, 'parent'...</td>\n",
       "      <td>[{'lang': 'EN', 'paragraph_markup': '&lt;descript...</td>\n",
       "      <td>[{'first_name': '', 'last_name': 'UMINAGA MASA...</td>\n",
       "      <td>[]</td>\n",
       "      <td>...</td>\n",
       "      <td>[{'primary': True, 'label': 'G06F   9/38    31...</td>\n",
       "      <td>[]</td>\n",
       "      <td>[]</td>\n",
       "      <td>[{'label': '5B013 AA00'}, {'label': '5B013 AA1...</td>\n",
       "      <td>Pending</td>\n",
       "      <td>1996-03-18</td>\n",
       "      <td>1997-03-07</td>\n",
       "      <td>[{'ucid': 'JP-H09311786-A', 'titles': [{'lang'...</td>\n",
       "      <td>DATA PROCESSOR</td>\n",
       "      <td>PROBLEM TO BE SOLVED: To reduce a pipeline sta...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>JP-H10177520-A</td>\n",
       "      <td>143364885</td>\n",
       "      <td>26550656</td>\n",
       "      <td>1998-06-30</td>\n",
       "      <td>[{'lang': 'JA', 'text': 'データプロセッサ及びデータ処理システム'}...</td>\n",
       "      <td>[{'lang': 'JA', 'paragraph_markup': '&lt;abstract...</td>\n",
       "      <td>[{'lang': 'EN', 'claims': [{'num': 1, 'parent'...</td>\n",
       "      <td>[{'lang': 'EN', 'paragraph_markup': '&lt;descript...</td>\n",
       "      <td>[{'first_name': '', 'last_name': 'NISHIMOTO JU...</td>\n",
       "      <td>[]</td>\n",
       "      <td>...</td>\n",
       "      <td>[{'primary': True, 'label': 'G06F  12/08      ...</td>\n",
       "      <td>[]</td>\n",
       "      <td>[]</td>\n",
       "      <td>[{'label': '5B005 JJ11'}, {'label': '5B005 MM5...</td>\n",
       "      <td>Withdrawn</td>\n",
       "      <td>1996-10-16</td>\n",
       "      <td>1997-10-14</td>\n",
       "      <td>[{'ucid': 'JP-H10177520-A', 'titles': [{'lang'...</td>\n",
       "      <td>DATA PROCESSOR AND DATA PROCESSING SYSTEM</td>\n",
       "      <td>PROBLEM TO BE SOLVED: To provide a data proces...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>JP-H11184752-A</td>\n",
       "      <td>143645573</td>\n",
       "      <td>18409760</td>\n",
       "      <td>1999-07-09</td>\n",
       "      <td>[{'lang': 'JA', 'text': 'データ処理装置及びデータ処理システム'},...</td>\n",
       "      <td>[{'lang': 'JA', 'paragraph_markup': '&lt;abstract...</td>\n",
       "      <td>[{'lang': 'JA', 'claims': [{'num': 1, 'parent'...</td>\n",
       "      <td>[{'lang': 'JA', 'paragraph_markup': '&lt;descript...</td>\n",
       "      <td>[{'first_name': '', 'last_name': 'TAMAKI SANEA...</td>\n",
       "      <td>[]</td>\n",
       "      <td>...</td>\n",
       "      <td>[{'primary': True, 'label': 'G06F  12/08      ...</td>\n",
       "      <td>[{'label': 'Y02B60:12F'}]</td>\n",
       "      <td>[{'label': 'Y02D  10/00'}]</td>\n",
       "      <td>[{'label': '5B005 JJ12'}, {'label': '5B005 UU3...</td>\n",
       "      <td>Withdrawn</td>\n",
       "      <td>1997-12-19</td>\n",
       "      <td>1997-12-19</td>\n",
       "      <td>[{'ucid': 'JP-H11184752-A', 'titles': [{'lang'...</td>\n",
       "      <td>DATA PROCESSOR AND SYSTEM THEREFOR</td>\n",
       "      <td>PROBLEM TO BE SOLVED: To maintain the equivale...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>US-20010011328-A1</td>\n",
       "      <td>75654482</td>\n",
       "      <td>25475553</td>\n",
       "      <td>2001-08-02</td>\n",
       "      <td>[{'lang': 'EN', 'text': 'SOFTWARE-CONTROLLED C...</td>\n",
       "      <td>[{'lang': 'EN', 'paragraph_markup': '&lt;abstract...</td>\n",
       "      <td>[{'lang': 'EN', 'claims': [{'num': 1, 'parent'...</td>\n",
       "      <td>[{'lang': 'EN', 'paragraph_markup': '&lt;descript...</td>\n",
       "      <td>[{'first_name': 'Shine', 'last_name': 'Chung',...</td>\n",
       "      <td>[{'first_name': '', 'last_name': 'SONY CORPORA...</td>\n",
       "      <td>...</td>\n",
       "      <td>[{'primary': True, 'label': '711128'}, {'prima...</td>\n",
       "      <td>[{'label': 'G06F  12/12B8'}]</td>\n",
       "      <td>[{'label': 'G06F  12/128'}]</td>\n",
       "      <td>[]</td>\n",
       "      <td>Granted</td>\n",
       "      <td>1997-09-30</td>\n",
       "      <td>1997-09-30</td>\n",
       "      <td>[{'ucid': 'US-20010011328-A1', 'titles': [{'la...</td>\n",
       "      <td>SOFTWARE-CONTROLLED CACHE MEMORY COMPARTMENTAL...</td>\n",
       "      <td>A method and apparatus for controlling compart...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>US-20010049770-A1</td>\n",
       "      <td>75680368</td>\n",
       "      <td>22769873</td>\n",
       "      <td>2001-12-06</td>\n",
       "      <td>[{'lang': 'EN', 'text': 'BUFFER MEMORY MANAGEM...</td>\n",
       "      <td>[{'lang': 'EN', 'paragraph_markup': '&lt;abstract...</td>\n",
       "      <td>[{'lang': 'EN', 'claims': [{'num': 1, 'parent'...</td>\n",
       "      <td>[{'lang': 'EN', 'paragraph_markup': '&lt;descript...</td>\n",
       "      <td>[{'first_name': 'Zhong-ning', 'last_name': 'Ca...</td>\n",
       "      <td>[{'first_name': '', 'last_name': 'INTEL CORPOR...</td>\n",
       "      <td>...</td>\n",
       "      <td>[{'primary': True, 'label': '711129'}, {'prima...</td>\n",
       "      <td>[{'label': 'G06F  12/08B6M2'}, {'label': 'G06F...</td>\n",
       "      <td>[{'label': 'G06F  12/0848'}, {'label': 'G06F  ...</td>\n",
       "      <td>[]</td>\n",
       "      <td>Granted</td>\n",
       "      <td>1998-12-08</td>\n",
       "      <td>1998-12-08</td>\n",
       "      <td>[{'ucid': 'AU-6497199-A', 'titles': [{'lang': ...</td>\n",
       "      <td>BUFFER MEMORY MANAGEMENT IN A SYSTEM HAVING MU...</td>\n",
       "      <td>A system includes multiple program execution e...</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "<p>5 rows × 23 columns</p>\n",
       "</div>"
      ],
      "text/plain": [
       "       patent_number  publication_id  family_id publication_date  \\\n",
       "0     JP-H09311786-A       143280786   26393432       1997-12-02   \n",
       "1     JP-H10177520-A       143364885   26550656       1998-06-30   \n",
       "2     JP-H11184752-A       143645573   18409760       1999-07-09   \n",
       "3  US-20010011328-A1        75654482   25475553       2001-08-02   \n",
       "4  US-20010049770-A1        75680368   22769873       2001-12-06   \n",
       "\n",
       "                                              titles  \\\n",
       "0  [{'lang': 'JA', 'text': 'データ処理装置'}, {'lang': '...   \n",
       "1  [{'lang': 'JA', 'text': 'データプロセッサ及びデータ処理システム'}...   \n",
       "2  [{'lang': 'JA', 'text': 'データ処理装置及びデータ処理システム'},...   \n",
       "3  [{'lang': 'EN', 'text': 'SOFTWARE-CONTROLLED C...   \n",
       "4  [{'lang': 'EN', 'text': 'BUFFER MEMORY MANAGEM...   \n",
       "\n",
       "                                           abstracts  \\\n",
       "0  [{'lang': 'JA', 'paragraph_markup': '<abstract...   \n",
       "1  [{'lang': 'JA', 'paragraph_markup': '<abstract...   \n",
       "2  [{'lang': 'JA', 'paragraph_markup': '<abstract...   \n",
       "3  [{'lang': 'EN', 'paragraph_markup': '<abstract...   \n",
       "4  [{'lang': 'EN', 'paragraph_markup': '<abstract...   \n",
       "\n",
       "                                              claims  \\\n",
       "0  [{'lang': 'JA', 'claims': [{'num': 1, 'parent'...   \n",
       "1  [{'lang': 'EN', 'claims': [{'num': 1, 'parent'...   \n",
       "2  [{'lang': 'JA', 'claims': [{'num': 1, 'parent'...   \n",
       "3  [{'lang': 'EN', 'claims': [{'num': 1, 'parent'...   \n",
       "4  [{'lang': 'EN', 'claims': [{'num': 1, 'parent'...   \n",
       "\n",
       "                                        descriptions  \\\n",
       "0  [{'lang': 'EN', 'paragraph_markup': '<descript...   \n",
       "1  [{'lang': 'EN', 'paragraph_markup': '<descript...   \n",
       "2  [{'lang': 'JA', 'paragraph_markup': '<descript...   \n",
       "3  [{'lang': 'EN', 'paragraph_markup': '<descript...   \n",
       "4  [{'lang': 'EN', 'paragraph_markup': '<descript...   \n",
       "\n",
       "                                           inventors  \\\n",
       "0  [{'first_name': '', 'last_name': 'UMINAGA MASA...   \n",
       "1  [{'first_name': '', 'last_name': 'NISHIMOTO JU...   \n",
       "2  [{'first_name': '', 'last_name': 'TAMAKI SANEA...   \n",
       "3  [{'first_name': 'Shine', 'last_name': 'Chung',...   \n",
       "4  [{'first_name': 'Zhong-ning', 'last_name': 'Ca...   \n",
       "\n",
       "                                           assignees  ...  \\\n",
       "0                                                 []  ...   \n",
       "1                                                 []  ...   \n",
       "2                                                 []  ...   \n",
       "3  [{'first_name': '', 'last_name': 'SONY CORPORA...  ...   \n",
       "4  [{'first_name': '', 'last_name': 'INTEL CORPOR...  ...   \n",
       "\n",
       "                                    national_classes  \\\n",
       "0  [{'primary': True, 'label': 'G06F   9/38    31...   \n",
       "1  [{'primary': True, 'label': 'G06F  12/08      ...   \n",
       "2  [{'primary': True, 'label': 'G06F  12/08      ...   \n",
       "3  [{'primary': True, 'label': '711128'}, {'prima...   \n",
       "4  [{'primary': True, 'label': '711129'}, {'prima...   \n",
       "\n",
       "                                        ecla_classes  \\\n",
       "0                                                 []   \n",
       "1                                                 []   \n",
       "2                          [{'label': 'Y02B60:12F'}]   \n",
       "3                       [{'label': 'G06F  12/12B8'}]   \n",
       "4  [{'label': 'G06F  12/08B6M2'}, {'label': 'G06F...   \n",
       "\n",
       "                                         cpc_classes  \\\n",
       "0                                                 []   \n",
       "1                                                 []   \n",
       "2                         [{'label': 'Y02D  10/00'}]   \n",
       "3                        [{'label': 'G06F  12/128'}]   \n",
       "4  [{'label': 'G06F  12/0848'}, {'label': 'G06F  ...   \n",
       "\n",
       "                                      f_term_classes legal_status  \\\n",
       "0  [{'label': '5B013 AA00'}, {'label': '5B013 AA1...      Pending   \n",
       "1  [{'label': '5B005 JJ11'}, {'label': '5B005 MM5...    Withdrawn   \n",
       "2  [{'label': '5B005 JJ12'}, {'label': '5B005 UU3...    Withdrawn   \n",
       "3                                                 []      Granted   \n",
       "4                                                 []      Granted   \n",
       "\n",
       "  priority_date application_date  \\\n",
       "0    1996-03-18       1997-03-07   \n",
       "1    1996-10-16       1997-10-14   \n",
       "2    1997-12-19       1997-12-19   \n",
       "3    1997-09-30       1997-09-30   \n",
       "4    1998-12-08       1998-12-08   \n",
       "\n",
       "                                      family_members  \\\n",
       "0  [{'ucid': 'JP-H09311786-A', 'titles': [{'lang'...   \n",
       "1  [{'ucid': 'JP-H10177520-A', 'titles': [{'lang'...   \n",
       "2  [{'ucid': 'JP-H11184752-A', 'titles': [{'lang'...   \n",
       "3  [{'ucid': 'US-20010011328-A1', 'titles': [{'la...   \n",
       "4  [{'ucid': 'AU-6497199-A', 'titles': [{'lang': ...   \n",
       "\n",
       "                                      english_titles  \\\n",
       "0                                     DATA PROCESSOR   \n",
       "1          DATA PROCESSOR AND DATA PROCESSING SYSTEM   \n",
       "2                 DATA PROCESSOR AND SYSTEM THEREFOR   \n",
       "3  SOFTWARE-CONTROLLED CACHE MEMORY COMPARTMENTAL...   \n",
       "4  BUFFER MEMORY MANAGEMENT IN A SYSTEM HAVING MU...   \n",
       "\n",
       "                                   modified_abstract  \n",
       "0  PROBLEM TO BE SOLVED: To reduce a pipeline sta...  \n",
       "1  PROBLEM TO BE SOLVED: To provide a data proces...  \n",
       "2  PROBLEM TO BE SOLVED: To maintain the equivale...  \n",
       "3  A method and apparatus for controlling compart...  \n",
       "4  A system includes multiple program execution e...  \n",
       "\n",
       "[5 rows x 23 columns]"
      ]
     },
     "execution_count": 18,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "def modify_abstract(abstracts):\n",
    "    english_abstracts = [re.sub(r'<.*?>', '', item['paragraph_markup']) for item in abstracts if item['lang'] == 'EN']\n",
    "    priority_sources = ['patent-office', 'google', 'docdb']\n",
    "\n",
    "    for source in priority_sources:\n",
    "        for abstract in english_abstracts:\n",
    "            if source in abstract:\n",
    "                return abstract\n",
    "    \n",
    "    if english_abstracts:\n",
    "        return english_abstracts[0]\n",
    "    \n",
    "    return None \n",
    "\n",
    "df['modified_abstract'] = df['abstracts'].apply(modify_abstract)\n",
    "\n",
    "df.head()\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "id": "84b8c923",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'PROBLEM TO BE SOLVED: To reduce a pipeline stall due to a data hazard of a superscalar system and to improve the processing speed by changing an instruction in 1st instruction format stored in an instruction memory into an instruction in 2nd instruction format. SOLUTION: The instruction is taken in a 1st stage from the instruction memory and the instruction taken in the 1st stage 101 is decoded in a 2nd stage 103. The decoded instruction is executed in a 3rd stage and when the execution result is written in a register in a 4th stage 107, the instruction in the 1st instruction format stored in the instruction memory is changed into the instruction in the 2nd instruction format and executed. Consequently, the pipeline stall due to the data hazard of the superscalar system can be reduced and the processing speed is improved.'"
      ]
     },
     "execution_count": 19,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "df.modified_abstract[0]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "id": "3b7486de",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "[{'lang': 'EN',\n",
       "  'claims': [{'num': 1,\n",
       "    'parent': -1,\n",
       "    'type': 'independent',\n",
       "    'paragraph_markup': '<claim num=\"1\"><claim-text>1. A central processing unit, and a part of address conversion information for converting a virtual address output from the central processing unit into a physical address is stored, and a physical address corresponding to the virtual address is associated with the address conversion information. A first address translation buffer to be searched, and address translation information relating to an instruction address in the address translation information held by the first address translation buffer. An address is associatively searched from the address conversion information, and when the result of the associative search is a search error, the first address is determined by the virtual address related to the search error. <br/> A second address translation buffer for causing the address translation buffer to perform an associative search and acquiring address translation information retrieved by the associative search.</claim-text></claim>'},\n",
       "   {'num': 2,\n",
       "    'parent': -1,\n",
       "    'type': 'independent',\n",
       "    'paragraph_markup': '<claim num=\"2\"><claim-text>2. A central processing unit, and part of address conversion information for converting a virtual address handled by the central processing unit into a physical address is stored therein. <br/> A first address translation buffer for associatively searching a physical page number corresponding to a virtual page number output by the central processing unit from the address translation information, and an address translation for an instruction address in the address translation information held by the first address translation buffer A second address translation buffer for storing information and associatively searching a physical page number corresponding to a virtual page number output by the central processing unit at the time of instruction fetch from the address translation information; When the result is a search error, the first address translation buffer is associatively searched by the virtual page number related to the search error, and the address translation information retrieved by the associative search is provided to the second address translation buffer. And control means. Data processor.</claim-text></claim>'},\n",
       "   {'num': 3,\n",
       "    'parent': 2,\n",
       "    'type': 'dependent',\n",
       "    'paragraph_markup': '<claim num=\"3\"><claim-text>3. The result of the associative search by the second address translation buffer is a search error, and the result of the associative search of the first address translation buffer by the virtual page number related to the search error is a search error. 3. The data processor according to claim 2, wherein the central processing unit writes and controls the address translation information including the virtual page number related to the search error to the first address translation buffer by exception processing. .</claim-text></claim>'},\n",
       "   {'num': 4,\n",
       "    'parent': 2,\n",
       "    'type': 'dependent',\n",
       "    'paragraph_markup': '<claim num=\"4\"><claim-text>4. A cache entry of data is stored in correspondence with a physical page number, a physical page number associatively searched by said first address translation buffer is supplied, and a cache entry corresponding thereto is associatively searched. 3. The data processor according to claim 2, further comprising a data cache memory.</claim-text></claim>'},\n",
       "   {'num': 5,\n",
       "    'parent': 1,\n",
       "    'type': 'dependent',\n",
       "    'paragraph_markup': '<claim num=\"5\"><claim-text>5. A method according to claim 1, wherein a part of said data cache memory is mapped to a predetermined area defined by a virtual address, and an access to said predetermined area is detected to cause said data cache memory to perform a random access operation. <br/> 5. The data processor according to claim 4, further comprising a RAM area determination control means.</claim-text></claim>'},\n",
       "   {'num': 6,\n",
       "    'parent': 2,\n",
       "    'type': 'dependent',\n",
       "    'paragraph_markup': '<claim num=\"6\"><claim-text>6. A cache entry of an instruction is stored in correspondence with a physical page number, a physical page number associatively searched by said second address translation buffer is supplied, and an associative search is performed for a cache entry corresponding thereto. 3. The data processor according to claim 2, further comprising an instruction cache memory.</claim-text></claim>'},\n",
       "   {'num': 7,\n",
       "    'parent': 6,\n",
       "    'type': 'dependent',\n",
       "    'paragraph_markup': '<claim num=\"7\"><claim-text>7. A second R which maps a part of the instruction cache memory to a predetermined area defined by a virtual address and detects an access to the predetermined area to cause the instruction cache memory to perform a random access operation. <br/> 7. The data processor according to claim 6, further comprising an AM area determination control means.</claim-text></claim>'},\n",
       "   {'num': 8,\n",
       "    'parent': 4,\n",
       "    'type': 'dependent',\n",
       "    'paragraph_markup': '<claim num=\"8\"><claim-text>8. The translation information stored in the first address translation buffer has protection information for defining an access right to a page, and the access right to the page is determined based on the protection information of the translation information related to the associative hit. 5. The data processor according to claim 4, further comprising access protection means for determining.</claim-text></claim>'},\n",
       "   {'num': 9,\n",
       "    'parent': 8,\n",
       "    'type': 'dependent',\n",
       "    'paragraph_markup': '<claim num=\"9\"><claim-text>9. A physical page number output by an associative hit by an associative search by the first address translation buffer, and the input physical page number is assigned to a physical page allocated to an I / O register space in a data processor. 9. The data cache memory according to claim 8, further comprising a detecting means for judging whether the data cache memory matches the data, suppressing an associative search operation of the data cache memory by detecting the match, and directly accessing the I / O register. Data processor.</claim-text></claim>'},\n",
       "   {'num': 10,\n",
       "    'parent': -1,\n",
       "    'type': 'independent',\n",
       "    'paragraph_markup': '<claim num=\"10\"><claim-text>10. The translation information stored in the first address translation buffer is cache write mode defining information for defining whether write-through or write-back is employed as a write control mode for the data cache memory. And a cache write control means for controlling a cache write mode for the page based on the cache write mode information included in the conversion information related to the associative hit. 4. The data processor according to 4.</claim-text></claim>'},\n",
       "   {'num': 11,\n",
       "    'parent': 4,\n",
       "    'type': 'dependent',\n",
       "    'paragraph_markup': '<claim num=\"11\"><claim-text>11. The apparatus further comprises a first index mode designating circuit, wherein the first index mode designating circuit comprises: <br/> 6. The data processor according to claim 4, wherein a specific bit of the virtual address and a bit higher than the specific bit are switched and supplied to the data cache memory.</claim-text></claim>'},\n",
       "   {'num': 12,\n",
       "    'parent': 6,\n",
       "    'type': 'dependent',\n",
       "    'paragraph_markup': '<claim num=\"12\"><claim-text>12. The apparatus further comprises a second index mode designating circuit, wherein the second index mode designating circuit comprises: <br/> 8. The data processor according to claim 6, wherein a specific bit of the virtual address and a bit higher than the specific bit are switched and supplied to the instruction cache memory.</claim-text></claim>'},\n",
       "   {'num': 13,\n",
       "    'parent': -1,\n",
       "    'type': 'independent',\n",
       "    'paragraph_markup': '<claim num=\"13\"><claim-text>13. A central processing unit; a cache memory; <br/> A selection circuit for selecting a cache entry to be stored in the cache memory.</claim-text></claim>'},\n",
       "   {'num': 14,\n",
       "    'parent': 13,\n",
       "    'type': 'dependent',\n",
       "    'paragraph_markup': '<claim num=\"14\"><claim-text>14. The cache memory stores a data cache entry corresponding to a physical page number, is supplied with a physical page number associatively searched by an address translation buffer, and associatively searches a cache entry corresponding thereto. 14. The data processor according to claim 13, wherein the data processor is a data cache memory.</claim-text></claim>'},\n",
       "   {'num': 15,\n",
       "    'parent': 13,\n",
       "    'type': 'dependent',\n",
       "    'paragraph_markup': '<claim num=\"15\"><claim-text>15. The cache memory stores a cache entry of an instruction in association with a physical page number, is supplied with a physical page number associatively searched by an address translation buffer, and associatively searches a cache entry corresponding thereto. 14. The data processor according to claim 13, wherein said data processor is an instruction cache memory.</claim-text></claim>'},\n",
       "   {'num': 16,\n",
       "    'parent': 1,\n",
       "    'type': 'dependent',\n",
       "    'paragraph_markup': '<claim num=\"16\"><claim-text>16. The data processor according to claim 1, wherein the capacity of the first address translation buffer is larger than the capacity of the second address translation buffer.</claim-text></claim>'},\n",
       "   {'num': 17,\n",
       "    'parent': -1,\n",
       "    'type': 'independent',\n",
       "    'paragraph_markup': '<claim num=\"17\"><claim-text>17. A data processing system including a data processor and an external memory connected to the data processor, the data processor comprising: a central processing unit; and a virtual address handled by the central processing unit, being a physical address. A first part in which a part of address translation information for translation is stored, and a physical page number corresponding to a virtual page number output by the central processing unit is associatively searched from the address translation information. <br/> And a physical page number corresponding to a virtual page number output by the central processing unit at the time of instruction fetch, storing address translation information relating to an instruction address among the address translation information held by the first address translation buffer. From the address conversion information, and when the result of the associative search is a search error, the first address conversion buffer is associatively searched by the virtual page number relating to the search error, and the address conversion searched by the associative search is performed. A second address translation buffer for acquiring information.</claim-text></claim>'},\n",
       "   {'num': 18,\n",
       "    'parent': 17,\n",
       "    'type': 'dependent',\n",
       "    'paragraph_markup': '<claim num=\"18\"><claim-text>18. The external memory stores address translation information for translating the virtual address into the physical address, and a recently used part of the address translation information is stored in an operating system of the data processor. 18. The data processing system according to claim 17, wherein the data is stored in the first or second address conversion buffer from the external memory under control.</claim-text></claim>'},\n",
       "   {'num': 19,\n",
       "    'parent': 17,\n",
       "    'type': 'dependent',\n",
       "    'paragraph_markup': '<claim num=\"19\"><claim-text>19. When the search result of the data cache memory is a read miss, information for one cache line including data relating to the miss is read from the external memory and stored in the data cache memory. The data processing system according to claim 17, wherein:</claim-text></claim>'},\n",
       "   {'num': 20,\n",
       "    'parent': 17,\n",
       "    'type': 'dependent',\n",
       "    'paragraph_markup': '<claim num=\"20\"><claim-text>20. When the search result of the instruction cache memory is a read miss, information for one cache line including the instruction related to the miss is read from the external memory and stored in the instruction cache memory. The data processing system according to claim 17, wherein:</claim-text></claim>'}]},\n",
       " {'lang': 'JA',\n",
       "  'claims': [{'num': 1,\n",
       "    'parent': -1,\n",
       "    'type': 'independent',\n",
       "    'paragraph_markup': '<claim num=\"1\"><claim-text>【請求項１】 中央処理装置と、 前記中央処理装置が出力する仮想アドレスを物理アドレ<br/>スに変換するためのアドレス変換情報の一部が格納さ<br/>れ、前記仮想アドレスに応ずる物理アドレスをアドレス<br/>変換情報から連想検索する第1のアドレス変換バッファ<br/>と、 第1のアドレス変換バッファが保有するアドレス変換情<br/>報の内の命令アドレスに関するアドレス変換情報を格納<br/>し、命令フェッチに際して前記中央処理装置が出力する<br/>仮想アドレスに応ずる物理アドレスをアドレス変換情報<br/>から連想検索し、連想検索の結果が検索ミスであると<br/>き、当該検索ミスに係る仮想アドレスによって前記第1<br/>のアドレス変換バッファを連想検索させ、この連想検索<br/>によって検索されたアドレス変換情報を取得する第2の<br/>アドレス変換バッファと、を含んで成るものであること<br/>を特徴とするデータプロセッサ。</claim-text></claim>'},\n",
       "   {'num': 2,\n",
       "    'parent': -1,\n",
       "    'type': 'independent',\n",
       "    'paragraph_markup': '<claim num=\"2\"><claim-text>【請求項２】 中央処理装置と、 前記中央処理装置が取扱う仮想アドレスを物理アドレス<br/>に変換するためのアドレス変換情報の一部が格納され、<br/>中央処理装置が出力する仮想ページ番号に応ずる物理ペ<br/>ージ番号をアドレス変換情報から連想検索する第1のア<br/>ドレス変換バッファと、 第1のアドレス変換バッファが保有するアドレス変換情<br/>報の内の命令アドレスに関するアドレス変換情報を格納<br/>し、命令フェッチに際して前記中央処理装置が出力する<br/>仮想ページ番号に応ずる物理ページ番号をアドレス変換<br/>情報から連想検索する第２のアドレス変換バッファと、 前記第２のアドレス変換バッファによる連想検索の結果<br/>が検索ミスであるとき、当該検索ミスに係る仮想ページ<br/>番号によって前記第1のアドレス変換バッファを連想検<br/>索させ、この連想検索によって検索されたアドレス変換<br/>情報を前記第２のアドレス変換バッファに与えるバッフ<br/>ァ制御手段と、を含んで成るものであることを特徴とす<br/>るデータプロセッサ。</claim-text></claim>'},\n",
       "   {'num': 3,\n",
       "    'parent': -1,\n",
       "    'type': 'independent',\n",
       "    'paragraph_markup': '<claim num=\"3\"><claim-text>【請求項３】 前記第２のアドレス変換バッファによる<br/>連想検索の結果が検索ミスであって、当該検索ミスに係<br/>る仮想ページ番号による前記第1のアドレス変換バッフ<br/>ァの連想検索の結果が検索ミスであるとき、前記中央処<br/>理装置は例外処理によって前記検索ミスに係る仮想ペー<br/>ジ番号を含むアドレス変換情報を前記第1のアドレス変<br/>換バッファに書込み制御するものであることを特徴とす<br/>る請求項２記載のデータプロセッサ。</claim-text></claim>'},\n",
       "   {'num': 4,\n",
       "    'parent': -1,\n",
       "    'type': 'independent',\n",
       "    'paragraph_markup': '<claim num=\"4\"><claim-text>【請求項４】 物理ページ番号に対応させてデータのキ<br/>ャッシュエントリが格納され、前記第１のアドレス変換<br/>バッファによって連想検索された物理ページ番号が供給<br/>され、これに対応されるキャッシュエントリを連想検索<br/>するデータキャッシュメモリを更に含んで成るものであ<br/>ることを特徴とする請求項2記載のデータプロセッサ。</claim-text></claim>'},\n",
       "   {'num': 5,\n",
       "    'parent': -1,\n",
       "    'type': 'independent',\n",
       "    'paragraph_markup': '<claim num=\"5\"><claim-text>【請求項５】 前記データキャッシュメモリの一部は仮<br/>想アドレスによって規定される所定の領域にマッピング<br/>され、前記所定の領域へのアクセスを検出して前記デー<br/>タキャッシュメモリをランダムアクセス動作させる第1<br/>のＲＡＭ領域判定制御手段を更に備えて成るものである<br/>ことを特徴とする請求項４記載のデータプロセッサ。</claim-text></claim>'},\n",
       "   {'num': 6,\n",
       "    'parent': -1,\n",
       "    'type': 'independent',\n",
       "    'paragraph_markup': '<claim num=\"6\"><claim-text>【請求項６】 物理ページ番号に対応させて命令のキャ<br/>ッシュエントリが格納され、前記第２のアドレス変換バ<br/>ッファによって連想検索された物理ページ番号が供給さ<br/>れ、これに対応されるキャッシュエントリを連想検索す<br/>る命令キャッシュメモリを更に含んで成るものであるこ<br/>とを特徴とする請求項２記載のデータプロセッサ。</claim-text></claim>'},\n",
       "   {'num': 7,\n",
       "    'parent': -1,\n",
       "    'type': 'independent',\n",
       "    'paragraph_markup': '<claim num=\"7\"><claim-text>【請求項７】 前記命令キャッシュメモリの一部は仮想<br/>アドレスによって規定される所定の領域にマッピングさ<br/>れ、前記所定の領域へのアクセスを検出して前記命令キ<br/>ャッシュメモリをランダムアクセス動作させる第２のＲ<br/>ＡＭ領域判定制御手段を更に備えて成るものであること<br/>を特徴とする請求項６記載のデータプロセッサ。</claim-text></claim>'},\n",
       "   {'num': 8,\n",
       "    'parent': -1,\n",
       "    'type': 'independent',\n",
       "    'paragraph_markup': '<claim num=\"8\"><claim-text>【請求項８】 前記第１のアドレス変換バッファに格納<br/>される変換情報はページに対するアクセス権を規定する<br/>保護情報を有し、連想ヒットに係る変換情報の保護情報<br/>に基づいて当該ページに対するアクセス権を判定するア<br/>クセス保護手段を更に備えて成るものであることを特徴<br/>とする請求項４記載のデータプロセッサ。</claim-text></claim>'},\n",
       "   {'num': 9,\n",
       "    'parent': -1,\n",
       "    'type': 'independent',\n",
       "    'paragraph_markup': '<claim num=\"9\"><claim-text>【請求項９】 前記第1のアドレス変換バッファによる<br/>連想検索による連想ヒットによって出力される物理ペー<br/>ジ番号を入力し、入力した物理ページ番号がデータプロ<br/>セッサ内部のＩ／Ｏレジスタ空間に割り当てられた物理<br/>ページに一致するかを判定し、一致検出によって前記デ<br/>ータキャッシュメモリの連想検索動作を抑止すると共<br/>に、Ｉ／Ｏレジスタを直接アクセスさせる検出手段を更<br/>に備えて成るものであることを特徴とする請求項８記載<br/>のデータプロセッサ。</claim-text></claim>'},\n",
       "   {'num': 10,\n",
       "    'parent': -1,\n",
       "    'type': 'independent',\n",
       "    'paragraph_markup': '<claim num=\"10\"><claim-text>【請求項１０】 前記第１のアドレス変換バッファに格<br/>納される変換情報は、前記データキャッシュメモリに対<br/>する書込み制御形態としてライトスルー又はライトバッ<br/>クの何れを採用するかを規定するためのキャッシュライ<br/>トモード規定情報を有し、連想ヒットに係る変換情報に<br/>含まれる前記キャッシュライトモード情報に基づいて当<br/>該ページに対するキャッシュライトの形態を制御するキ<br/>ャッシュライト制御手段を更に備えて成るものであるこ<br/>とを特徴とする請求項４記載のデータプロセッサ。</claim-text></claim>'},\n",
       "   {'num': 11,\n",
       "    'parent': -1,\n",
       "    'type': 'independent',\n",
       "    'paragraph_markup': '<claim num=\"11\"><claim-text>【請求項１１】 第1のインデックスモード指定回路を<br/>更に含み、前記第1のインデックスモード指定回路は、<br/>前記仮想アドレスの特定ビットと、当該特定ビットより<br/>も上位のビットとを切り換えて前記データキャッシュメ<br/>モリに供給するものであることを特徴とする請求項4又<br/>は５記載のデータプロセッサ。</claim-text></claim>'},\n",
       "   {'num': 12,\n",
       "    'parent': -1,\n",
       "    'type': 'independent',\n",
       "    'paragraph_markup': '<claim num=\"12\"><claim-text>【請求項１２】 第２のインデックスモード指定回路を<br/>更に含み、前記第２のインデックスモード指定回路は、<br/>前記仮想アドレスの特定ビットと、当該特定ビットより<br/>も上位のビットとを切り換えて前記命令キャッシュメモ<br/>リに供給するものであることを特徴とする請求項６又は<br/>７記載のデータプロセッサ。</claim-text></claim>'},\n",
       "   {'num': 13,\n",
       "    'parent': -1,\n",
       "    'type': 'independent',\n",
       "    'paragraph_markup': '<claim num=\"13\"><claim-text>【請求項１３】 中央処理装置と、 キャッシュメモリと、 前記中央処理装置が出力する仮想アドレスの特定ビット<br/>と、当該特定ビットよりも上位のビットとを切り換え、<br/>前記キャッシュメモリにおける格納先のキャッシュエン<br/>トリを選択する選択回路と、を含んで成るものであるこ<br/>とを特徴とするデータプロセッサ。</claim-text></claim>'},\n",
       "   {'num': 14,\n",
       "    'parent': -1,\n",
       "    'type': 'independent',\n",
       "    'paragraph_markup': '<claim num=\"14\"><claim-text>【請求項１４】 前記キャッシュメモリは、物理ページ<br/>番号に対応させてデータのキャッシュエントリが格納さ<br/>れ、アドレス変換バッファによって連想検索された物理<br/>ページ番号が供給され、これに対応されるキャッシュエ<br/>ントリを連想検索するデータキャッシュメモリであるこ<br/>とを特徴とする請求項１３記載のデータプロセッサ。</claim-text></claim>'},\n",
       "   {'num': 15,\n",
       "    'parent': -1,\n",
       "    'type': 'independent',\n",
       "    'paragraph_markup': '<claim num=\"15\"><claim-text>【請求項１５】 前記キャッシュメモリは、物理ページ<br/>番号に対応させて命令のキャッシュエントリが格納さ<br/>れ、アドレス変換バッファによって連想検索された物理<br/>ページ番号が供給され、これに対応されるキャッシュエ<br/>ントリを連想検索する命令キャッシュメモリであること<br/>を特徴とする請求項１３記載のデータプロセッサ。</claim-text></claim>'},\n",
       "   {'num': 16,\n",
       "    'parent': -1,\n",
       "    'type': 'independent',\n",
       "    'paragraph_markup': '<claim num=\"16\"><claim-text>【請求項１６】 前記第1のアドレス変換バッファの容<br/>量は第２アドレス変換バッファの容量より大きいもので<br/>あることを特徴とする請求項１乃至１２の何れか１項記<br/>載のデータプロセッサ。</claim-text></claim>'},\n",
       "   {'num': 17,\n",
       "    'parent': -1,\n",
       "    'type': 'independent',\n",
       "    'paragraph_markup': '<claim num=\"17\"><claim-text>【請求項１７】 データプロセッサと、前記データプロ<br/>セッサに接続された外部メモリとを含むデータ処理シス<br/>テムであって、前記データプロセッサは、 中央処理装置と、 前記中央処理装置が取り扱う仮想アドレスを物理アドレ<br/>スに変換するためのアドレス変換情報の一部が格納さ<br/>れ、中央処理装置が出力する仮想ページ番号に応ずる物<br/>理ページ番号をアドレス変換情報から連想検索する第１<br/>のアドレス変換バッファと、 前記第１のアドレス変換バッファが保有するアドレス変<br/>換情報の内の命令アドレスに関するアドレス変換情報を<br/>格納し、命令フェッチに際して前記中央処理装置が出力<br/>する仮想ページ番号に応ずる物理ページ番号をアドレス<br/>変換情報から連想検索し、連想検索の結果が検索ミスで<br/>あるとき、当該検索ミスに係る仮想ページ番号によって<br/>前記第１のアドレス変換バッファを連想検索させ、この<br/>連想検索によって検索されたアドレス変換情報を取得す<br/>る第２のアドレス変換バッファと、を含んで成るもので<br/>あることを特徴とするデータ処理システム。</claim-text></claim>'},\n",
       "   {'num': 18,\n",
       "    'parent': -1,\n",
       "    'type': 'independent',\n",
       "    'paragraph_markup': '<claim num=\"18\"><claim-text>【請求項１８】 前記外部メモリは前記仮想アドレスを<br/>前記物理アドレスに変換するためのアドレス変換情報を<br/>格納し、前記アドレス変換情報の内最近利用された一部<br/>のものが前記データプロセッサのオペレーティングシス<br/>テムの制御により、前記外部メモリから前記第１又は第<br/>２のアドレス変換バッファに格納されるものであること<br/>を特徴とする請求項１７記載のデータ処理システム。</claim-text></claim>'},\n",
       "   {'num': 19,\n",
       "    'parent': -1,\n",
       "    'type': 'independent',\n",
       "    'paragraph_markup': '<claim num=\"19\"><claim-text>【請求項１９】 前記データキャッシュメモリの検索結<br/>果がリードミスの場合、ミスに係るデータを含む１キャ<br/>ッシュライン分の情報が前記外部メモリから読み出され<br/>て前記データキャッシュメモリに格納されるものである<br/>ことを特徴とする請求項１７記載のデータ処理システ<br/>ム。</claim-text></claim>'},\n",
       "   {'num': 20,\n",
       "    'parent': -1,\n",
       "    'type': 'independent',\n",
       "    'paragraph_markup': '<claim num=\"20\"><claim-text>【請求項２０】 前記命令キャッシュメモリの検索結果<br/>がリードミスの場合、ミスに係る命令を含む１キャッシ<br/>ュライン分の情報が前記外部メモリから読み出されて前<br/>記命令キャッシュメモリに格納されるものであることを<br/>特徴とする請求項１７記載のデータ処理システム。</claim-text></claim>'}]}]"
      ]
     },
     "execution_count": 20,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "df['claims'][1]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 21,
   "id": "5e3cff3d",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Below code extracts english claims only and removes any tags present"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 22,
   "id": "1a857a51",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>patent_number</th>\n",
       "      <th>publication_id</th>\n",
       "      <th>family_id</th>\n",
       "      <th>publication_date</th>\n",
       "      <th>titles</th>\n",
       "      <th>abstracts</th>\n",
       "      <th>claims</th>\n",
       "      <th>descriptions</th>\n",
       "      <th>inventors</th>\n",
       "      <th>assignees</th>\n",
       "      <th>...</th>\n",
       "      <th>ecla_classes</th>\n",
       "      <th>cpc_classes</th>\n",
       "      <th>f_term_classes</th>\n",
       "      <th>legal_status</th>\n",
       "      <th>priority_date</th>\n",
       "      <th>application_date</th>\n",
       "      <th>family_members</th>\n",
       "      <th>english_titles</th>\n",
       "      <th>modified_abstract</th>\n",
       "      <th>english_claims</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>JP-H09311786-A</td>\n",
       "      <td>143280786</td>\n",
       "      <td>26393432</td>\n",
       "      <td>1997-12-02</td>\n",
       "      <td>[{'lang': 'JA', 'text': 'データ処理装置'}, {'lang': '...</td>\n",
       "      <td>[{'lang': 'JA', 'paragraph_markup': '&lt;abstract...</td>\n",
       "      <td>[{'lang': 'JA', 'claims': [{'num': 1, 'parent'...</td>\n",
       "      <td>[{'lang': 'EN', 'paragraph_markup': '&lt;descript...</td>\n",
       "      <td>[{'first_name': '', 'last_name': 'UMINAGA MASA...</td>\n",
       "      <td>[]</td>\n",
       "      <td>...</td>\n",
       "      <td>[]</td>\n",
       "      <td>[]</td>\n",
       "      <td>[{'label': '5B013 AA00'}, {'label': '5B013 AA1...</td>\n",
       "      <td>Pending</td>\n",
       "      <td>1996-03-18</td>\n",
       "      <td>1997-03-07</td>\n",
       "      <td>[{'ucid': 'JP-H09311786-A', 'titles': [{'lang'...</td>\n",
       "      <td>DATA PROCESSOR</td>\n",
       "      <td>PROBLEM TO BE SOLVED: To reduce a pipeline sta...</td>\n",
       "      <td>[1. A data processing device that divides into...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>JP-H10177520-A</td>\n",
       "      <td>143364885</td>\n",
       "      <td>26550656</td>\n",
       "      <td>1998-06-30</td>\n",
       "      <td>[{'lang': 'JA', 'text': 'データプロセッサ及びデータ処理システム'}...</td>\n",
       "      <td>[{'lang': 'JA', 'paragraph_markup': '&lt;abstract...</td>\n",
       "      <td>[{'lang': 'EN', 'claims': [{'num': 1, 'parent'...</td>\n",
       "      <td>[{'lang': 'EN', 'paragraph_markup': '&lt;descript...</td>\n",
       "      <td>[{'first_name': '', 'last_name': 'NISHIMOTO JU...</td>\n",
       "      <td>[]</td>\n",
       "      <td>...</td>\n",
       "      <td>[]</td>\n",
       "      <td>[]</td>\n",
       "      <td>[{'label': '5B005 JJ11'}, {'label': '5B005 MM5...</td>\n",
       "      <td>Withdrawn</td>\n",
       "      <td>1996-10-16</td>\n",
       "      <td>1997-10-14</td>\n",
       "      <td>[{'ucid': 'JP-H10177520-A', 'titles': [{'lang'...</td>\n",
       "      <td>DATA PROCESSOR AND DATA PROCESSING SYSTEM</td>\n",
       "      <td>PROBLEM TO BE SOLVED: To provide a data proces...</td>\n",
       "      <td>[1. A central processing unit, and a part of a...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>JP-H11184752-A</td>\n",
       "      <td>143645573</td>\n",
       "      <td>18409760</td>\n",
       "      <td>1999-07-09</td>\n",
       "      <td>[{'lang': 'JA', 'text': 'データ処理装置及びデータ処理システム'},...</td>\n",
       "      <td>[{'lang': 'JA', 'paragraph_markup': '&lt;abstract...</td>\n",
       "      <td>[{'lang': 'JA', 'claims': [{'num': 1, 'parent'...</td>\n",
       "      <td>[{'lang': 'JA', 'paragraph_markup': '&lt;descript...</td>\n",
       "      <td>[{'first_name': '', 'last_name': 'TAMAKI SANEA...</td>\n",
       "      <td>[]</td>\n",
       "      <td>...</td>\n",
       "      <td>[{'label': 'Y02B60:12F'}]</td>\n",
       "      <td>[{'label': 'Y02D  10/00'}]</td>\n",
       "      <td>[{'label': '5B005 JJ12'}, {'label': '5B005 UU3...</td>\n",
       "      <td>Withdrawn</td>\n",
       "      <td>1997-12-19</td>\n",
       "      <td>1997-12-19</td>\n",
       "      <td>[{'ucid': 'JP-H11184752-A', 'titles': [{'lang'...</td>\n",
       "      <td>DATA PROCESSOR AND SYSTEM THEREFOR</td>\n",
       "      <td>PROBLEM TO BE SOLVED: To maintain the equivale...</td>\n",
       "      <td>[1. An access control means for outputting an ...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>US-20010011328-A1</td>\n",
       "      <td>75654482</td>\n",
       "      <td>25475553</td>\n",
       "      <td>2001-08-02</td>\n",
       "      <td>[{'lang': 'EN', 'text': 'SOFTWARE-CONTROLLED C...</td>\n",
       "      <td>[{'lang': 'EN', 'paragraph_markup': '&lt;abstract...</td>\n",
       "      <td>[{'lang': 'EN', 'claims': [{'num': 1, 'parent'...</td>\n",
       "      <td>[{'lang': 'EN', 'paragraph_markup': '&lt;descript...</td>\n",
       "      <td>[{'first_name': 'Shine', 'last_name': 'Chung',...</td>\n",
       "      <td>[{'first_name': '', 'last_name': 'SONY CORPORA...</td>\n",
       "      <td>...</td>\n",
       "      <td>[{'label': 'G06F  12/12B8'}]</td>\n",
       "      <td>[{'label': 'G06F  12/128'}]</td>\n",
       "      <td>[]</td>\n",
       "      <td>Granted</td>\n",
       "      <td>1997-09-30</td>\n",
       "      <td>1997-09-30</td>\n",
       "      <td>[{'ucid': 'US-20010011328-A1', 'titles': [{'la...</td>\n",
       "      <td>SOFTWARE-CONTROLLED CACHE MEMORY COMPARTMENTAL...</td>\n",
       "      <td>A method and apparatus for controlling compart...</td>\n",
       "      <td>[1. A cache memory comprising: \\na plurality o...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>US-20010049770-A1</td>\n",
       "      <td>75680368</td>\n",
       "      <td>22769873</td>\n",
       "      <td>2001-12-06</td>\n",
       "      <td>[{'lang': 'EN', 'text': 'BUFFER MEMORY MANAGEM...</td>\n",
       "      <td>[{'lang': 'EN', 'paragraph_markup': '&lt;abstract...</td>\n",
       "      <td>[{'lang': 'EN', 'claims': [{'num': 1, 'parent'...</td>\n",
       "      <td>[{'lang': 'EN', 'paragraph_markup': '&lt;descript...</td>\n",
       "      <td>[{'first_name': 'Zhong-ning', 'last_name': 'Ca...</td>\n",
       "      <td>[{'first_name': '', 'last_name': 'INTEL CORPOR...</td>\n",
       "      <td>...</td>\n",
       "      <td>[{'label': 'G06F  12/08B6M2'}, {'label': 'G06F...</td>\n",
       "      <td>[{'label': 'G06F  12/0848'}, {'label': 'G06F  ...</td>\n",
       "      <td>[]</td>\n",
       "      <td>Granted</td>\n",
       "      <td>1998-12-08</td>\n",
       "      <td>1998-12-08</td>\n",
       "      <td>[{'ucid': 'AU-6497199-A', 'titles': [{'lang': ...</td>\n",
       "      <td>BUFFER MEMORY MANAGEMENT IN A SYSTEM HAVING MU...</td>\n",
       "      <td>A system includes multiple program execution e...</td>\n",
       "      <td>[1. A system comprising: \\na processor; a plur...</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "<p>5 rows × 24 columns</p>\n",
       "</div>"
      ],
      "text/plain": [
       "       patent_number  publication_id  family_id publication_date  \\\n",
       "0     JP-H09311786-A       143280786   26393432       1997-12-02   \n",
       "1     JP-H10177520-A       143364885   26550656       1998-06-30   \n",
       "2     JP-H11184752-A       143645573   18409760       1999-07-09   \n",
       "3  US-20010011328-A1        75654482   25475553       2001-08-02   \n",
       "4  US-20010049770-A1        75680368   22769873       2001-12-06   \n",
       "\n",
       "                                              titles  \\\n",
       "0  [{'lang': 'JA', 'text': 'データ処理装置'}, {'lang': '...   \n",
       "1  [{'lang': 'JA', 'text': 'データプロセッサ及びデータ処理システム'}...   \n",
       "2  [{'lang': 'JA', 'text': 'データ処理装置及びデータ処理システム'},...   \n",
       "3  [{'lang': 'EN', 'text': 'SOFTWARE-CONTROLLED C...   \n",
       "4  [{'lang': 'EN', 'text': 'BUFFER MEMORY MANAGEM...   \n",
       "\n",
       "                                           abstracts  \\\n",
       "0  [{'lang': 'JA', 'paragraph_markup': '<abstract...   \n",
       "1  [{'lang': 'JA', 'paragraph_markup': '<abstract...   \n",
       "2  [{'lang': 'JA', 'paragraph_markup': '<abstract...   \n",
       "3  [{'lang': 'EN', 'paragraph_markup': '<abstract...   \n",
       "4  [{'lang': 'EN', 'paragraph_markup': '<abstract...   \n",
       "\n",
       "                                              claims  \\\n",
       "0  [{'lang': 'JA', 'claims': [{'num': 1, 'parent'...   \n",
       "1  [{'lang': 'EN', 'claims': [{'num': 1, 'parent'...   \n",
       "2  [{'lang': 'JA', 'claims': [{'num': 1, 'parent'...   \n",
       "3  [{'lang': 'EN', 'claims': [{'num': 1, 'parent'...   \n",
       "4  [{'lang': 'EN', 'claims': [{'num': 1, 'parent'...   \n",
       "\n",
       "                                        descriptions  \\\n",
       "0  [{'lang': 'EN', 'paragraph_markup': '<descript...   \n",
       "1  [{'lang': 'EN', 'paragraph_markup': '<descript...   \n",
       "2  [{'lang': 'JA', 'paragraph_markup': '<descript...   \n",
       "3  [{'lang': 'EN', 'paragraph_markup': '<descript...   \n",
       "4  [{'lang': 'EN', 'paragraph_markup': '<descript...   \n",
       "\n",
       "                                           inventors  \\\n",
       "0  [{'first_name': '', 'last_name': 'UMINAGA MASA...   \n",
       "1  [{'first_name': '', 'last_name': 'NISHIMOTO JU...   \n",
       "2  [{'first_name': '', 'last_name': 'TAMAKI SANEA...   \n",
       "3  [{'first_name': 'Shine', 'last_name': 'Chung',...   \n",
       "4  [{'first_name': 'Zhong-ning', 'last_name': 'Ca...   \n",
       "\n",
       "                                           assignees  ...  \\\n",
       "0                                                 []  ...   \n",
       "1                                                 []  ...   \n",
       "2                                                 []  ...   \n",
       "3  [{'first_name': '', 'last_name': 'SONY CORPORA...  ...   \n",
       "4  [{'first_name': '', 'last_name': 'INTEL CORPOR...  ...   \n",
       "\n",
       "                                        ecla_classes  \\\n",
       "0                                                 []   \n",
       "1                                                 []   \n",
       "2                          [{'label': 'Y02B60:12F'}]   \n",
       "3                       [{'label': 'G06F  12/12B8'}]   \n",
       "4  [{'label': 'G06F  12/08B6M2'}, {'label': 'G06F...   \n",
       "\n",
       "                                         cpc_classes  \\\n",
       "0                                                 []   \n",
       "1                                                 []   \n",
       "2                         [{'label': 'Y02D  10/00'}]   \n",
       "3                        [{'label': 'G06F  12/128'}]   \n",
       "4  [{'label': 'G06F  12/0848'}, {'label': 'G06F  ...   \n",
       "\n",
       "                                      f_term_classes legal_status  \\\n",
       "0  [{'label': '5B013 AA00'}, {'label': '5B013 AA1...      Pending   \n",
       "1  [{'label': '5B005 JJ11'}, {'label': '5B005 MM5...    Withdrawn   \n",
       "2  [{'label': '5B005 JJ12'}, {'label': '5B005 UU3...    Withdrawn   \n",
       "3                                                 []      Granted   \n",
       "4                                                 []      Granted   \n",
       "\n",
       "  priority_date application_date  \\\n",
       "0    1996-03-18       1997-03-07   \n",
       "1    1996-10-16       1997-10-14   \n",
       "2    1997-12-19       1997-12-19   \n",
       "3    1997-09-30       1997-09-30   \n",
       "4    1998-12-08       1998-12-08   \n",
       "\n",
       "                                      family_members  \\\n",
       "0  [{'ucid': 'JP-H09311786-A', 'titles': [{'lang'...   \n",
       "1  [{'ucid': 'JP-H10177520-A', 'titles': [{'lang'...   \n",
       "2  [{'ucid': 'JP-H11184752-A', 'titles': [{'lang'...   \n",
       "3  [{'ucid': 'US-20010011328-A1', 'titles': [{'la...   \n",
       "4  [{'ucid': 'AU-6497199-A', 'titles': [{'lang': ...   \n",
       "\n",
       "                                      english_titles  \\\n",
       "0                                     DATA PROCESSOR   \n",
       "1          DATA PROCESSOR AND DATA PROCESSING SYSTEM   \n",
       "2                 DATA PROCESSOR AND SYSTEM THEREFOR   \n",
       "3  SOFTWARE-CONTROLLED CACHE MEMORY COMPARTMENTAL...   \n",
       "4  BUFFER MEMORY MANAGEMENT IN A SYSTEM HAVING MU...   \n",
       "\n",
       "                                   modified_abstract  \\\n",
       "0  PROBLEM TO BE SOLVED: To reduce a pipeline sta...   \n",
       "1  PROBLEM TO BE SOLVED: To provide a data proces...   \n",
       "2  PROBLEM TO BE SOLVED: To maintain the equivale...   \n",
       "3  A method and apparatus for controlling compart...   \n",
       "4  A system includes multiple program execution e...   \n",
       "\n",
       "                                      english_claims  \n",
       "0  [1. A data processing device that divides into...  \n",
       "1  [1. A central processing unit, and a part of a...  \n",
       "2  [1. An access control means for outputting an ...  \n",
       "3  [1. A cache memory comprising: \\na plurality o...  \n",
       "4  [1. A system comprising: \\na processor; a plur...  \n",
       "\n",
       "[5 rows x 24 columns]"
      ]
     },
     "execution_count": 22,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "def modify_claims(claims):\n",
    "    english_claims = []\n",
    "    for item in claims:\n",
    "        if item['lang'] == 'EN':\n",
    "            for claim_item in item['claims']:\n",
    "                english_claims.append(re.sub(r'<.*?>', '', claim_item['paragraph_markup']))\n",
    "    return english_claims\n",
    "\n",
    "df['english_claims'] = df['claims'].apply(modify_claims)\n",
    "df.head()\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 23,
   "id": "2d0ea9e2",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Below code extracts english description and ignore other languages and tags"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 24,
   "id": "99581228",
   "metadata": {},
   "outputs": [],
   "source": [
    "def modify_description(descriptions):\n",
    "    english_description = \"\"\n",
    "    for item in descriptions:\n",
    "        if item['lang'] == 'EN':\n",
    "            english_description = re.sub(r'<.*?>', '', item['paragraph_markup'])\n",
    "            break \n",
    "    return english_description\n",
    "\n",
    "df['english_description'] = df['descriptions'].apply(modify_description)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 25,
   "id": "e98844c0",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'Detailed Description of the Invention[0001]BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a data processing device such as a microprocessor or a microcomputer, and more particularly to a technique effective when applied to a data processing device such as superscalar for parallel processing.[0002]2. Description of the Related Art A microprocessor (CPU (Central P  rocessing unit), microcomputer, etc. ) Sequentially fetches a sequence of instructions,  Decrypt and execute. The instructions executed by the microprocessor are now of fixed length with the aim of simplifying the decoding circuit. A microprocessor that executes fixed-length instructions in a pipeline (Pipelining)  It is called an ISC (Red used Instruction Set Computer) type processor.FIG. 1 shows a pipelined implementation method of a microprocessor. Here, for simplification, the normally existing memory access stage (M  EM) is omitted. Individual stages (101, 10)  3, 105, 107) is a unit of time (clock)  The individual instruction processing is completed by sequentially stacking the processing from the first stage to the last stage through the latch group (102, 104, 106). The first stage 101 fetches an instruction (IF). Second  The stage 103 interprets an instruction and reads a register (ID). The third stage 105 executes the operation designated by the instruction function (EX). The fourth stage 107 writes the calculation result to the register arranged in the second stage 103 via the signal line 108 (WB).FIG. 2 shows a conceptual diagram when processing four instructions in a pipeline. If a subsequent instruction uses the contents of the register of the preceding instruction, there is room in the pipeline for the subsequent instruction (called pipeline stall due to data hazard). This state is shown in FIG. The two arrows pointing to the lower left in (a) of FIG. 2 indicate the register read of the subsequent instruction after the register write of the preceding instruction.Therefore, as a means for solving this problem, when the subsequent instruction uses the result of the previous operation, that value is also sent to the operator in the third stage 105 via the signal line 108. The control line for the above is the signal line 109,  110. This adjustment is  This is known as g), which allows execution every clock. It should be noted that 2 facing downward left in FIG.  The two arrows indicate forwarding. Therefore, the number of clocks required for individual instruction processing is four, for example.  However, since each stage processes a new instruction every clock, the instruction processing becomes one instruction per clock. Therefore, since one instruction can be executed in one clock, the smaller the number of execution instructions for performing a certain process (program), the shorter the execution time.Regarding pipeline and forwarding, 1994 Morgan Kaufman Publishers, I  Hennessy et al., `` Computer Organization a  nd Design ”Chapter 6 Enhancing Performance with Pipeli  ning (pages 362 to 450).Next, as an example of a method for improving the processing speed of a microprocessor, a superscalar method (Superscalar method)  ar). In the superscalar system, the number of arithmetic units that can be executed at the same time is plural, for example, two, and accordingly, two instruction fetches and two instruction decodes can be performed at one time. In this case, as shown in FIG. 3A without data dependence, ideally, two instructions can be executed every clock, so that the execution time becomes half as compared with the normal pipeline method. . For the superscalar method, see Nikkei Electronics, November 2, 1989.  7th issue (No.487), pages 191 to 200, \"Next Generation RI  SC, aiming for 100 MIPS in CMOS by introducing parallel processing ”.R adopting the conventional superscalar system  The instruction length of an ISC type microprocessor is fixed at 4 bytes, and the number of operands of arithmetic instructions such as arithmetic operations is generally three. This example is disclosed in Japanese Patent Laid-Open No. 2-1  No. 30634. On the other hand, there is a RISC-type microprocessor with a 2-byte fixed length instruction in order to improve code efficiency (reduce the amount of memory used for storing instructions). However, the RI of the 2-byte fixed length instruction  The SC type microprocessor does not employ the superscalar system. This example is described in JP-A-5-197546.[0009]In order to clarify the problems caused by the superscalar method, description will be made with reference to FIG. The operation of the instructions shown in FIG. 3 is shown below.(1) mov R3, R2 \"copy contents of register R3 to register R2\" (2) mov # 32, R5 \"copy data * 32 * to register R5\" (3) add R4, R2 \"register R4 Add the contents of R2 and the contents of R2 and store the result in R2. ”(4) and R3, R5“ AND the contents of registers R3 and R5 and store the result in R5. ”Instruction (1) above The instruction (2) and the instruction (3) and the instruction (4) have no data dependency (data flow). However, the instruction (1) and the instruction (3), and the instruction (2) and the instruction (4) have data dependency (data flow). That is, instruction (1) and instruction (3)  Both use register R2. Further, the register R5 is used by both the instruction (2) and the instruction (4). Therefore, the instruction (3) must be executed after the execution of the instruction (1). Also, the instruction (4) must be executed after the execution of the instruction (2).That is, when there is no data dependency between the instructions to be executed at the same time, there is no space in the pipeline as shown in FIG. A processing speed twice as fast as when executing only instructions is obtained. However, if there is a data dependency between the instructions that are executed at the same time, the pipeline will be disturbed as shown in FIG.  The processing speed will be the same as when executing only instructions.Therefore, as shown in FIG. 3C, when there is a data dependency between the instructions executed simultaneously,  A method is conceivable in which the subsequent instruction is sent to the next pipeline and the unprocessed instruction nop is executed at the same time as the preceding instruction in place of the subsequent instruction to avoid the disturbance of the pipeline. However, the number of useless instructions increases, the total number of execution instructions increases, and the execution time increases.Next, in order to clarify the problems caused by the instruction format and instruction system, description will be given below with reference to FIGS. 4 and 5.FIG. 4 shows an example of an instruction format (instruction format) and an instruction repertoire in the case of a 4-byte / 3-operand instruction (4-byte fixed length instruction) system. In this figure, the OP field 401 specifies the instruction function. The S1 field 403 is a register number specifying the first input (first operand), the S2 field 404 is a register number specifying the second input (second operand), and the D field 402 is a register number specifying the output (third operand). ) Is placed. That is, this instruction format can specify three operands. Command functions include copying (data transfer), addition, subtraction, and the like. In addition, 4  Compound instructions such as a 1-bit left shift addition instruction asl1add and a 0 extension addition instruction zextadd are also provided due to the margin of the instruction length of the byte instruction system. The asl1add instruction shifts the bit pattern of the first operand one bit to the left and then performs the normal addition, and the zextadd instruction zeros the left half of the bit pattern of the first operand and then performs the normal addition. is there. Note that, for simplification, memory access instructions, branch instructions, etc. that would normally exist are omitted. In the case of a copy command (data transfer command), the S2 field 404 is ignored, and the contents of the register (transfer source register) specified in the S1 field 403 remain unchanged in the D field 402.  It is copied (transferred) to the register (transfer destination register) specified by.FIG. 5 shows an example of the instruction format and instruction repertoire in the case of a 2-byte / 2-operand instruction (2-byte fixed length instruction) system. In FIG. 5, the OP field 501  Specifies the command function. The S1 field 503 has a register number (first operand) that specifies the first input, and the D field 502 has a register number (the same as the register number that specifies the output, the second operand) that specifies the second input. That is, this instruction format can specify two operands. As compared with FIG. 4, the point that the S2 field does not exist is the part that is clearly different from the instruction format of FIG. That is, the number of operands is one less. Further, the remaining field length is shorter than that of FIG.The instruction function includes a copy instruction (data transfer instruction), a 0 extension instruction, a sign extension instruction, and a 1 input transfer instruction as 1 input transfer instruction.  Bit shift left instruction, addition instruction as 2 input operation instruction,  There is a subtraction instruction, etc. Of these, the 1-bit left shift instruction is  Due to the instruction length, the numbers of the input register (transfer source register) and the output register (transfer destination register) are the same. Therefore, in this case, the S1 field stores not the register number but the extended instruction code for specifying the asl1 instruction.In order to clarify the advantages and disadvantages of the 4-byte / 3-operand instruction system and the 2-byte / 2-operand instruction system, consider the following formula, for example.A = b + c + d; (A) This is converted into an instruction sequence (instruction sequence (A1)) of a 4-byte / 3-operand instruction system as follows.Add Rb, Rc, Ra add Ra, Rd, Ra On the other hand, when this is converted into an instruction sequence (instruction sequence (A2)) of a 2-byte / 2-operand instruction system, it becomes as follows.Mov Rb, Ra add Rc, Ra add Rd, Ra If the instruction system has 4 bytes and 3 operands, the number of execution instructions is 2, but storage in the instruction memory (and instruction fetch for execution) The number of bytes is 8 bytes. On the other hand 2  In the case of an instruction system of bytes and 2 operands, the number of executed instructions increases to 3, but the number of bytes stored (and instruction fetch for execution) in the instruction memory decreases to 6 bytes. This tendency generally holds. It is generally accepted that the 4-byte / 3-operand instruction system has a 10 to 20% smaller number of executed instructions than the 2-byte / 2-operand instruction system, but the stored byte number is increased by 60%.However, there is one problem with the 2-byte / 2-operand instruction system. It involves the extra data transfer instructions needed in the two-operand instruction set. Although the above equation (A) can be similarly explained, the following equation (B) will be explained here.A = b + c; This is converted into an instruction sequence (instruction sequence (B1)) of a 4-byte / 3-operand instruction system as follows.On the other hand, when this is converted into a 2-byte / 2-operand instruction sequence (instruction sequence (B2)), it becomes as follows.Mov Rb, Ra add Rc, Ra 4 bytes / 3 operands instruction system can be executed in one clock by using only one of the pipelines. On the other hand, in the case of a 2-byte / 2-operand instruction system, a data flow exists between two extra instructions, a copy (data transfer) instruction mov and a subsequent add instruction add. That is, the value resulting from the preceding instruction is used by the subsequent instruction. Therefore, it is necessary to wait for the result of the preceding instruction mov to execute the succeeding instruction add, which takes two clocks. If the following instruction sequence mov Rb, Ra add Rc, Rd, there is no data flow between two instructions, so 2  Although it can be executed in one clock using one pipeline, the instruction string (B2) corresponding to the expression (B) requires extra processing time because of the data flow. When the superscalar system is adopted, it can be said that the 2-byte / 2-operand instruction system tends to take more execution time than the 4-byte / 3-operand instruction system because of the large number of execution instructions.The problem of the 2-byte / 2-operand instruction system has been explained by comparing it with the 4-byte / 3-operand instruction system.  When executing a 4-operand operation, the instruction sequence (A  There is a data flow as in 1), and there are similar problems to the 2-byte / 2-operand instruction system.The existing microprocessors are:  Due to the accumulation of software assets and the inheritance of software assets that have been built up to date, it is difficult to change the instruction format and instruction system. Therefore, it is necessary to improve the processing speed while maintaining the conventional instruction format and instruction system.An object of the present invention is to reduce the pipeline stall due to data hazard in the superscalar system and to realize the improvement of the processing speed.Another object of the present invention is to reduce the number of execution instructions and realize an improvement in processing speed.Further, another object of the present invention is 2 bytes.  It is to realize an improvement in the processing speed of a data processing device that executes a two-operand instruction system.The above and other objects and novel characteristics of the present invention will be apparent from the description of this specification and the accompanying drawings.[0031]The following is a brief description of an outline of a typical invention among the inventions disclosed in the present application.The pipeline type data processing device has a dependency on the stage for reading a fixed length instruction stored in the instruction memory and the data executed by the plurality of read instructions, and the plurality of instructions have a predetermined value. If there is a relationship,  It has a stage for changing the plurality of instructions so that the plurality of instructions can be executed in parallel in a plurality of pipelines, and a stage for executing the changed plurality of instructions in parallel.The instruction system is a 2-byte 2-operand instruction system, but is internally processed as a 3-operand instruction system. That is, the instruction fetch stage fetches two instructions. The instruction decode stage decodes two adjacent instructions. Two sets of computing units for the computing stage are prepared. Then, two adjacent two-operand instructions are  The instruction decoder is provided with means for detecting equality with three three-operand instructions and, if so, means for integrating two instructions into one three-operand instruction and sending it to the subsequent execution stage. As a result, one 3-operand instruction is sent to the execution stage and executed in one clock. Further, when it is detected that two adjacent instructions have a data flow relationship but cannot be integrated into one three-operand instruction, means for sending the source data of the preceding instruction to the arithmetic unit for the subsequent instruction is provided.This allows two instructions to be executed simultaneously. Due to the above two, it is possible to execute two instruction processing in one clock, which conventionally took two clocks due to the data flow between the adjacent instructions. Therefore, the number of execution clocks as a whole can be reduced.[0035]DESCRIPTION OF THE PREFERRED EMBODIMENTS A microprocessor according to an embodiment of the present invention will be described in order of items.&lt;&lt; Microprocessor Pipeline Data Path &gt;&gt; FIG. 6 shows a pipeline data path of the microprocessor according to the embodiment of the present invention. It will be described below that the microprocessor fetches and executes an instruction of a 2-byte / 2-operand instruction system as shown in FIG.The first stage 700 is an instruction fetch stage. The second stage 800 is an instruction decode stage. The third stage 900 is a calculation stage. The fourth stage 1000 is a stage for writing to a register and forwarding. A first latch group 750, a second latch group 850, and a third latch group 850 are provided between each stage.  There is a latch group 950. It should be noted that each stage in the embodiments of FIG. 6 and subsequent figures shows the flow of data, and does not show the physical arrangement of the circuits and the like described in each stage.&lt;&lt; Instruction Fetch Stage &gt;&gt; FIG. 7 is a detailed block diagram of the first stage 700 and the first latch group 750. The first stage 700 includes a program counter (PC) 701, a fetch controller 702, and an instruction memory 703. The role of the instruction fetch stage of the first stage 700 is to pass the instructions in the instruction memory to the next instruction decode stage of the second stage 800.The address indicated by the program counter 701 is sent to the signal line 704, and the instruction 4 bytes (2 instructions) in the instruction memory 703 are fetched to the fetch control unit 702 via the signal line 705. The two instructions fetched by the fetch control unit 702 are sent to the signal line 7 according to the signal line 803.  It is sent to 06 and 707. Then the first latch group 750  The content of the signal line 706 is stored in the latch 751 therein, and the content of the signal line 707 is stored in the latch 752. The latch 751 stores the first instruction and the latch 752 stores the second instruction. Here, the first instruction is the second instruction in the instruction sequence.  It precedes the order. In the present application, the first instruction is also referred to as a preceding instruction and the second instruction is also referred to as a subsequent instruction.The value of the program counter 701 is set to 4  The value added with is reset to the program counter 701. The value of the program counter 701 (the value of the address that accesses the instruction memory) is set to be a multiple of 2 so that a 4-byte instruction (2 instructions) is fetched from the instruction memory and latched in the first latch group 750. The first stage 700 operates. However, the 4-byte instruction fetched from the instruction memory is not always latched in the first latch group 750 as it is. That is, the second stage 80  When viewed from the instruction decoder stage which is 0, information about how many bytes ahead of the current instruction the next desired instruction is sent to the fetch control unit 702 of the first stage 700 via the signal line 803.  In response to this, the fetch control unit 702 of the first stage 700 utilizes the buffer existing in the fetch control unit 702 to send out the desired 4 bytes (2 instructions) of the instruction decoding stage to the signal lines 706 and 707. 1 latch group 7  It stores in the latches 751 and 752 in 50.&lt;&lt; Instruction Decode Stage &gt;&gt; FIG. 8 shows a detailed block diagram of the second stage 800 and the second latch group 850. The second stage 800 includes a decode controller 8  01 and register file 802. The role of the instruction decode stage of the second stage 800 is as follows. (1) Prepare input data used by two instructions and pass it to the next operation stage (third stage 900).(2) The data flow between two instructions is inspected, and the execution result of the preceding instruction (first instruction) is compared with the subsequent instruction (second instruction).  If two instructions are not used, the processing stage is requested to process two instructions.(3) The data flow between two instructions is checked, and if the execution result of the preceding instruction is used by the succeeding instruction,  Modify the two instructions according to the given rules.(4) The number of instructions requested to be processed in the operation stage is sent to the instruction fetch stage to prepare for the next pipeline processing.Instruction decode stage (second stage 80  The operation of 0) will be described below. FIG. 12 shows a detailed block diagram of a part of the decoding control unit 801. The decode control unit 801 has a data flow detection circuit DFDC, an instruction conversion circuit INCC, and the like. Instruction conversion circuit INCC  Has selectors SEL1 to SEL4, processes the contents of the latches 751 and 752 under the control of the data flow detection circuit DFDC, and converts them into the contents of the latches 851 and 852.OP of the first instruction which is the content of the latch 751  The field is OP-1, the D field is D-1, and the S1 field is S1-1. The OP field of the second instruction, which is the contents of the latch 752, is OP-2, the D field is D-2, and the S1 field is S1-2. Latch 85  The OP field of the first instruction, which is the content of 1, is OPN-  1, D field is DN-1, S1 field is S1N-  Let it be 1. The OP field of the second instruction, which is the contents of the latch 852, is OPN-2, the D field is DN-2, and S1.  Let the field be S1N-2. The second instruction, which is the content of the latch 852, further has an S2 field, which is S2.  2N-2.The decode control unit 801 fetches two instructions, a preceding instruction and a succeeding instruction, from the latches 751 and 752 in the latch group 750 via signal lines 753 and 754. Then, the data flow detection circuit DFDC checks whether or not the register number of the D field (D-1) of the preceding instruction is equal to the register number of the S1 field (S1-2) or the D field (D-2) of the subsequent instruction. .If the register numbers are not equal, it can be determined that there is no data flow. If the register numbers are the same, it can be determined that there is a data flow. Then, the data flow detection circuit DFDC receives the control signal 821.  To 824, and switches the selectors SEL1 to SEL4 respectively to switch the latch 8 via the signal lines 813 and 804.  The first and second instructions converted into 51 and 852 are stored. The invalid command NOP820 generated by INCC is always input to one input of the selectors SEL1 and SEL2.Further, a new command generated by the data flow detection circuit DFDC is input to the selector SEL2 via the signal line 840. The new instruction input to the selector SEL2 via the signal line 840 is generated by the data flow detection circuit DFDC based on 0P-1 of the latch 751 and 0P-2 of the latch 752, and is input to 0P-2 of the latch 852. Is stored. As an example of the new instruction generated, 0P-1 is a 1-bit shift instruction asl1  There is a 1-bit shift addition instruction asl1add generated when 0P-2 is the addition instruction add.The selector SEL3 is S1-1 or D-.  This is for selecting one of the two values and storing it in S1N-2.The selector SEL4 is S1-1 or S1.  -2 is selected and stored in S2N-2.FIG. 11 shows rules for converting two instructions in the instruction decode stage into two instructions in the operation stage (conditions and instructions across the operation stage). The first instruction is either translated or not translated into an invalid instruction nop. The second instruction is converted from the 2-byte / 2-operand format shown in FIG. 5 to the 4-byte / 3-operand format shown in FIG. 4 or converted into an invalid instruction nop. The ALU in FIG. 11 is a general name for two-input operation instructions such as arithmetic operations (addition, subtraction, etc.) and logical operations (logical product, logical sum, etc.). As described above, zextALU is an instruction that zero-extends the first input to the arithmetic unit and performs ALU operation. asl1ALU is an instruction for shifting the first input to the arithmetic unit to the left by 1 bit and performing the ALU operation.FIG. 11A shows a 2-operand type operation instruction which requires two instructions, a copy instruction mov and an operation instruction ALU, in order to execute a three-operand operation instruction.  It is converted into a three-operand operation instruction ALU. This is the case where the register number of the D field of the copy instruction mov matches the register number of the D field of the arithmetic instruction ALU. In this case, the first instruction is converted into an invalid instruction nop, and the second instruction is converted into a three-operand arithmetic instruction and passed to the arithmetic stage.The values stored in the fields of the latches 851 and 852 are summarized as follows. In addition,  “←” means that the value on the right side of “←” is stored on the left side of “←”.[0055]  Specifically, it is as follows. OP-1 of the latch 751  It is assumed that \"mov\" is stored in \"\", \"RN\" is stored in \"D-1\", and \"Rm\" is stored in \"S1-1\". Also, the latch 752  OP-2 has \"ALU\", D-2 has \"RN\", S  It is assumed that “Rl” is stored in 1-2. Where D  The data flow detection circuit DFDC detects that both -1 and D-2 are \"RN\" and the register numbers match. Then, the data flow detection circuit DFDC causes the selector SEL1 via 821 so that SEL1 selects the nop instruction 820.  And stores the nop instruction 820 in OPN-1 of the latch 851. The data flow detection circuit DFDC includes a latch 7  51 D-1 and S1-1 are directly connected to the signal lines 753 and 8  The data is stored in DN-1 and S1N-1 of the latch 851 via 13.Further, the data flow detection circuit DFDC controls the selector SEL2 via the control signal 822 so that the selector SEL2 selects OP-2 of the latch 752, and OP-2 of the latch 752 is OPN- of the latch 852.  2 is stored. Further data flow detection circuit DFDC  Controls the selector SEL3 via the control signal 823 so that the selector SEL3 selects S1-1 of the latch 751, and the S1-1 of the latch 751 is changed to the S1N of the latch 852.  -2. Further, the data flow detection circuit DFDC stores D-2 of the latch 752 in DN-2 of the latch 852 as it is via the signal line 754. Further, in the data flow detection circuit DFDC, the selector SEL4 has a latch 75.  The selector SEL4 is controlled via 834 so as to select S1-1 of 2 and S1-1 of latch 752 is changed to S2N−.  2 is stored.FIG. 11B shows the case where the register number of the D field of the copy instruction mov matches the register number of the S1 field of the arithmetic instruction ALU. In this case, the second instruction is converted into a three-operand operation instruction and passed to the operation stage without changing the first instruction.The values stored in the fields of the latches 851 and 852 are summarized as follows.  Specifically, it is as follows. OP-1 of the latch 751  It is assumed that \"mov\" is stored in \"\", \"RN\" is stored in \"D-1\", and \"Rm\" is stored in \"S1-1\". Also, the latch 752  OP-2 has \"ALU\", D-2 has \"Rx\", S  It is assumed that “RN” is stored in 1-2. Where D  The data flow detection circuit DFDC detects that both -1 and S1-2 are \"RN\" and the register numbers match. The data flow detection circuit DFDC then selects the selector SEL.  1 controls the selector SEL1 via 821 so that OP-1 of the latch 751 (mov instruction in this case) is selected.  The v instruction is stored in OPN-1 of the latch 851.In the data flow detection circuit DFDC, the D-1 and S1-1 of the latch 751 are directly connected to the signal line 753,  The data is stored in DN-1 and S1N-1 of the latch 851 via 813. Further, the data flow detection circuit DFDC controls the selector SEL2 via the control signal 822 so that the selector SEL2 selects OP-2 of the latch 752, and stores OP-2 of the latch 752 in OPN-2 of the latch 852. . The data flow detection circuit DFDC stores D-2 of the latch 752 as it is in DN-2 of the latch 852 via the signal lines 754 and 804. Further, the data flow detection circuit DFDC controls the selector SEL3 via the control signal 823 so that the selector SEL3 selects S1-1 of the latch 751, and the S1N-2 of the latch 852 is controlled by the selector SEL3 via the signal line 804. Store S1-1. The data flow detection circuit DFDC connects S1-2 of the latch 752 via the signal lines 754 and 804.  It is stored in S2N-2 of the latch 852 as it is.It should be noted that the values specifically stored in the latches 851 and 852 are made as described above.  (2) It will be omitted after this. This is because the values to be stored in the latches 851 and 852 can be created in the same manner as (1) and (2) in FIG.FIG. 11 (3) is for converting a 1-operand type 1-bit left shift instruction into a 2-operand type 1-bit left shift instruction. Register field number of copy instruction mov and D of 1-bit left shift instruction asl1  This is the case when the field register numbers match. In this case, the first instruction becomes an invalid instruction nop in the operation stage,  The second instruction is converted into a 2-operand 1-bit left shift instruction asl1 and passed.That is, each field is converted as follows.[0063]  In FIG. 11, (4) is a case where the first instruction is the copy instruction mov and the second instruction or condition does not correspond to (1), (2) and (3) in FIG. In this case, the first instruction remains unchanged and the second instruction is converted into the invalid instruction nop and passed to the operation stage. The \"other\" instructions are executed in the next pipeline, which is one clock offset.That is, each field is converted as follows.OPN-1 ← OP-1, DN-1 ← D-1, S1N-1 ← S1-1, OPN-2 ← nop In FIG. 11 (5), 0 extension instruction zext and operation instruction ALU are set to 0.  It is combined with the extended operation instruction zextALU. This is the case where the register number of the D field of the 0 extension instruction zext matches the register number of the D field of the arithmetic instruction ALU.  In this case, the first instruction is an invalid instruction nop in the operation stage.  The second instruction is a 3-operand 0-extended operation instruction zextALU  Is converted to and passed.That is, each field is converted as follows.[0067]  FIG. 11 (6) shows a case where the register number in the D field of the 0 extension instruction zext and the register number in the S1 field of the add instruction add match. In this case, the first instruction remains in the operation stage, and the second instruction has a 3-operand value of 0.  Converted to the extended addition instruction zextadd and passed.That is, each field is converted as follows.[0069]  In addition to the addition instruction add, a commutative logical product instruction and, a logical sum instruction or, or the like may be converted in the same manner.In (7) of FIG. 11, the first instruction is the 0 extension instruction ze.  This is the case where the second instruction or condition does not correspond to (5) or (6) in FIG. 11 at xt. In this case, the first instruction remains unchanged and the second instruction is converted into the invalid instruction nop and passed to the operation stage. The \"other\" instructions are executed in the next pipeline, which is one clock offset.That is, each field is converted as follows.OPN-1 ← OP-1, DN-1 ← D-1, S1N-1 ← S1-1, OPN-2 ← nop (8) in FIG. 11 is a 1-bit left shift instruction asl1 and an operation instruction  ALU and 1-bit left shift operation instruction asl1ALU are combined. This is the case where the register number of the D field of the 1-bit left shift instruction asl1 and the register number of the D field of the arithmetic instruction ALU match. In this case, the first instruction is converted into the invalid instruction nop, and the second instruction is converted into the 3-operand 1-bit left shift operation instruction asl1ALU and passed to the operation stage.That is, each field is converted as follows.[0074]  FIG. 11 (9) shows a case where the register number of the D field of the 1-bit left shift instruction asl1 and the register number of the S1 field of the add instruction add match. In this case, the second instruction is converted to the 3-operand 1-bit left shift addition instruction asl1add and passed to the operation stage without changing the first instruction.That is, each field is converted as follows.[0076]  In (10) of FIG. 11, the first instruction is a 1-bit left shift instruction as.  This is the case where the second instruction or condition does not correspond to (8) or (9) in FIG. 11 at l1. In this case, the first instruction remains unchanged and the second instruction is converted into the invalid instruction nop and passed to the operation stage. The \"other\" instructions are executed in the next pipeline, which is one clock offset.That is, each field is converted as follows.OPN-1 ← OP-1, DN-1 ← D-1, S1N-1 ← S1-1, OPN-2 ← nop (11) in FIG. 11 shows a case where there is no data flow between two instructions. No instruction conversion is performed.The two new instructions converted by the decode controller 801 are sent to the signal lines 813 and 804 and stored in the latches 851 and 852 in the second latch group 850, respectively. In addition, the inspection result of the relationship between the preceding instruction and the succeeding instruction in the data flow detection circuit DFDC is shown in the PC of FIG.  The instruction fetch stage (first stage 700) is communicated via the signal line 803 based on the updated value. That is,  The instruction fetch stage is informed of the information specifying the two instructions to be decoded in the next pipeline.Further, the decode controller 801  S1 field (S1-1), D field (D-  1), and the S1 field 503 (S1-  2), the four register numbers of the D field 502 (D-2) are sent to the register file 802 via the signal lines 805, 806, 807 and 808. Register file 80  The contents of the four registers in 2 are the signal lines 809 and 81.  0, 811, and 812, and latches 853 (1-1st input) and latches 854 (first latch) in the second latch group 74.  -2 input), latch 855 (2-1 input), latch 8  56 (2nd-2nd input).A block diagram of the register file 802 is shown in FIG. The register file 802 includes a register RGSTR, a register control circuit RCC, and the like. Register RGSTR has 4 read ports and 2  There is a light port of a book and signal lines 809 and 8 respectively.  10, 811, 812 and signal lines 955, 956 are connected. Therefore, the register file 802 can read the contents of four registers at the same time. Also, it is possible to write to two registers at the same time.In the case of (1), (5), and (8) of FIG. 11, the contents of the two registers designated by (S1-1) and (S1-2) are read onto the signal lines 811, 812. The latch 855 (the 2nd-1st input) and the latch 856 (the 2nd-2nd)  Input).In the case of (2), (6), and (9) of FIG. 11, the contents of the register designated in (S1-1) are read out on the signal lines 809 and 811, and the latch 853 (first-first) is read. 1  Input) and the latch 855 (2-1st input). The content of the register designated by (D-2) is the signal line 81.  2 is read out and stored in the latch 856 (2-2nd input).In the case of (3) in FIG. 11, the contents of the register designated in (S1-1) are read out to the signal line 811, and stored in the latch 855 (second 2-1 input).In the case of (4), (7), and (10) of FIG. 11, the contents of the register designated by (S1-1) are read out to the signal line 809, and the latch 853 (first-1 input) is read. ).In the case of (11) in FIG. 11, (S1-  1), (D-1), (S1-2), and the contents of the four registers designated by (D-2) are signal lines 809, 810, and 8  11 and 812, the latch 853 (first-1 input), the latch 854 (first-2 input), the latch 855.  It is stored in the latch 856 (the 2-2nd input).&lt;&lt; Execution Stage &gt;&gt; FIG. 9 shows the third stage 9  00 and the third latch group 950 are shown in detail. The third stage 900 includes an arithmetic control unit 901 and an ALU.  Operation units 902, 90 including (Alithmetic Logic Unit)  3, the first input adjustment circuits 904 and 905, the selector 906,  And 907. The role of the execution stage, which is the third stage 900, is to execute the operation of two instructions.The computing unit 902 and the first input adjusting circuit 904 are circuits for computing the preceding instruction, and are the second latch group 850.  From the two latches 853 and 854 in the first input to the first input and the second input from the second input via the signal lines 859 and 860 to the selector 90.  Sent to 6. In addition, the first and second outputs from the two latches 953 and 954 in the third latch group 950 are the signal line 9  55, 956 to the selector 906.The selector 906 selects one of the signal lines 859, 955 and 956 according to the signal line 1001, and selects the arithmetic unit 90 via the first input circuit 904 and the signal line 912.  Send the data to 2. Also, the selector 906 is the signal line 86.  One of 0, 955 and 956 is selected according to the signal line 1001 and data is sent to the arithmetic unit 902 via the signal line 913.The arithmetic control unit 901 takes in the instruction of the latch 851 in the second latch group 850, and connects the arithmetic unit 902 and the first input adjusting circuit 904 to the signal line 911 according to the instruction function.  And 908 to perform the operation for the preceding instruction. The resulting value (first output) is stored in the latch 953 in the third latch group 950 via the signal line 918.On the other hand, the arithmetic unit 903 and the first input adjusting circuit 9  Reference numeral 05 denotes a circuit for calculating a subsequent instruction. The two latches 855 and 856 in the second latch group 850 connect the 2-1 input and the 2-2 input to the selector 907 via the signal lines 861 and 862. Sent. In addition, 2 in the third latch group 950  The first output and the second output from one of the latches 953 and 954 are sent to the selector 907 via the signal lines 955 and 956.The selector 907 selects one of the signal lines 861, 955 and 956 according to the signal line 1002, and selects the arithmetic unit 90 via the first input circuit 905 and the signal line 914.  Send data to 3. Also, the selector 907 is the signal line 86.  One of 2, 955 and 956 is selected according to the signal line 1002 and data is sent to the arithmetic unit 903 via the signal line 915. The arithmetic control unit 901 takes in the instruction of the latch 852 in the second latch group 850, controls the arithmetic unit 903 and the first input adjustment circuit 905 with the signal lines 910 and 909 according to the instruction function, and performs the arithmetic operation for the subsequent instruction. I do. The resulting value (second output) is stored in the latch 954 in the third latch group 950 via the signal line 919.The above is the execution stage (third stage 90).  0), but the s1add instruction and zextadd instruction will be supplementarily described. The asl1add instruction and zextadd instruction can be realized by finely adjusting the first input to the arithmetic unit 902 or 903 capable of realizing addition. That is, the first input is not directly input to the arithmetic unit, but is input to the first input adjustment circuit 904 or 905, and the arithmetic control unit 901 controls it.  This can be realized by performing 1-bit left shift or 0-extension adjustment, inputting it to the arithmetic unit 902 or 903, and controlling it to perform normal addition.&lt;&lt; Write Stage &gt;&gt; FIG. 10 is a block diagram for explaining the operation of the fourth stage 1000. The fourth stage 1000 is composed of a register number decoding circuit 1010 and a forwarding control circuit 1020. The role of the fourth stage 1000, which is a stage that performs writing to a register and forwarding, is as follows.(1) Write the operation results of two instructions to the register of the specified number.(2) If the operation results of two instructions are used in the operation stage (next pipeline) at the current clock, it is not the value latched in the second latch group 850,  The value latched in the third latch group 950 is adjusted so as to be input to the arithmetic unit (forwarding).First, the process (1) will be described. The fourth stage 1000 includes latches 95 in the third latch group 950.  The two instructions calculated immediately before from 1, 952 are sent to the signal line 9  It is taken into the register number decoding circuit 1010 via 57 and 958. Further, the latch 953 in the third latch group 950,  The value of the immediately preceding calculation result from 954 is output to signal lines 955 and 956  To send to. Then, the register number decoding circuit 1010 sends the register numbers in the two D fields of the instruction executed immediately before to the signal lines 1003 and 1004 to specify the write register number of the register file 802 of the second stage 800. Thus, the values of the two calculation results are written in the register file 802.Next, the process (2) will be described. The fourth stage 1000 includes latches 851 in the second latch group 850,  The two instructions to be calculated this time from 852 are signal line 857,  It is taken into the forwarding control circuit 1020 via 858. In addition, the latches 951 in the third latch group 950,  The two instructions calculated immediately before from 952 are sent to the signal line 95.  Forwarding control circuit 1020 via 7, 958  Take in. Then, the forwarding control circuit 102  For 0, it is checked whether the register numbers in the two D fields of the instruction executed immediately before and the numbers of the S1 field and S2 field of the two instructions to be calculated this time have the same value. If there is the same one as a result of the inspection, the latches 853, 854, 8 in the second latch group 850 are checked for that portion.  The forwarding control circuit 1020 is configured so that the values (signal lines 955 and 956) in the latches 953 and 954 in the third latch group 950 are input to the arithmetic units 902 and 903 instead of the values in 55 and 856. , 1002 to control the two selectors 906 and 907.&lt;&lt; Processing of Instruction Sequence &gt;&gt; FIG. 13 shows how the instruction sequence is processed by individual clocks in the superscalar processing of the present invention. For comparison, it is also shown how the instruction sequence is processed with individual clocks only when the invalid instruction nop is inserted when the two instructions cannot be executed in parallel. In the present invention, it is possible to process two instructions per clock. Also,  In the present invention, the number of execution instructions is 6 less and the execution time is shorter than that in the case where the invalid instruction nop is inserted when two instructions cannot be executed in parallel (about 40% in this instruction sequence).  There are less execution instructions).If the preceding instruction is a transfer type instruction such as mov, zext, asl1 and the following instruction is an addition instruction such as add, two instructions are converted into one instruction and executed in one clock. The number of clocks can be reduced and the speed can be increased. Further, even if the preceding instruction is a transfer instruction and the subsequent instruction is an operation instruction, and there is a data flow between the two, it is executed with one clock, so that the number of clocks as a whole can be reduced and the speed can be increased. .&lt;&lt; Application Example to Microcomputer &gt;&gt; FIG. 1  4 shows a microcomputer system using the superscalar system of the present invention. The microcomputer MCU includes a central processing unit CPU, a floating point processing unit FPU, and a multiplier MULT having a product-sum operation function.  A memory management unit MMU for converting a logical address into a physical address, an instruction and data cache memory CACHE, a cache controller CCNT, an external bus interface EBIF, a 32-bit logical address bus LABUS, and a 32-bit physical address data bus. PABUS and 32-bit data bus DBUS, D  BS and BS are formed on a semiconductor substrate such as single crystal silicon and resin-sealed (sealed in a plastic package).The microcomputer MCU is connected via an external address bus EAB and a data bus EDB to a main memory unit MM composed of a semiconductor memory using dynamic memory elements such as DRAM as memory cells.The central processing unit CPU is composed of the pipeline data path shown in FIG. However, a memory access stage is provided between the third stage and the fourth stage to form a so-called 5-stage pipeline. In addition,  The data memory and the instruction memory 703 correspond to the cache memory CACHE or the main memory MM and do not exist in the central processing unit CPU. The central processing unit CPU executes the instruction of the instruction system of the 2-byte fixed length instruction, and the arithmetic unit 90  Reference numerals 2 and 903 each have a 32-bit ALU or the like. The register file 802 has 16 general-purpose registers having a 32-bit length. That is, the central processing unit CPU executes the instructions of the 2-byte / 2-operand instruction system (instruction set) described in Japanese Patent Laid-Open No. 5-197546. The CPU described in JP-A-5-197546 is not a superscalar system. On the other hand, the central processing unit CPU is a superscalar system, and the central processing unit CPU can execute the same command system as the command system described in the application number 1992/897457. Therefore,  High-speed performance can be achieved while maintaining compatibility with existing software (object code compatibility). Also,  The high code efficiency, which is a characteristic of 2-byte fixed length instructions, can be maintained.Although the invention made by the present inventor has been specifically described based on the embodiments, the present invention is not limited to the embodiments and various modifications can be made without departing from the scope of the invention. There is no end. For example,  In the embodiment shown in FIG. 6 and the following, the case of the 2-byte / 2-operand instruction system has been described, but it is also applicable to the case of the 4-byte / 3-operand instruction system. Although the 0 extension instruction and the 0 extension operation instruction have been described, the same can be applied to the sign extension instruction and the sign extension operation instruction. Further, although the case where the register is specified in the S1 field of the transfer instruction of the first instruction has been described, the case where the S1 field is immediate data can be applied.[0105]The effects obtained by typical ones of the inventions disclosed in the present application will be briefly described as follows.The instructions can be executed in parallel by detecting the data flow between adjacent instructions and converting the instructions. Therefore, it is possible to execute a plurality of instruction processes in one clock, which conventionally takes a plurality of clocks. Thereby,  The number of execution clocks as a whole can be reduced.[Brief description of drawings]FIG. 1 illustrates a pipelined implementation of a microprocessor.FIG. 2 shows a concept of pipeline processing.FIG. 3 shows the concept of superscalar processing.FIG. 4 shows an example of an instruction format and an instruction repertoire of a 4-byte instruction system.FIG. 5 shows an example of a command format and a command repertoire of a 2-byte command system.FIG. 6 is a diagram showing a data path of a pipeline of a microprocessor according to an embodiment of the present invention.FIG. 7 is a detailed block diagram of a first stage and a first latch group.FIG. 8 is a detailed block diagram of a second stage and a second latch group.FIG. 9 is a detailed block diagram of a third stage and a third latch group.FIG. 10 is a block diagram illustrating the operation of the fourth stage.FIG. 11 shows rules for converting two instructions in the instruction decode stage into two instructions in the operation stage.FIG. 12 shows a detailed block diagram of a part of a decoding control unit.FIG. 13 shows how an instruction sequence is processed with individual clocks.FIG. 14 is a diagram of a microcomputer system using the superscalar system of the present invention.FIG. 15 is a block diagram of a register file.[Explanation of symbols]101 ... 1st stage, 103 ... 2nd stage, 1  05 ... 3rd stage, 107 ... 4th stage, 10  8, 109, 110 ... Signal line, 401 ... OP field, 402 ... D field, 403 ... S1 field, 404 ... S2 field, 501 ... OP field, 502 ... D field, 503 ... S1 Field: 700 ... First stage, 800 ... Second stage, 900 ... Third stage, 1000 ... Fourth stage, 701 ... Program counter, 702 ... Fetch controller, 703 ... Instruction memory, 704 , 705,  706, 707 ... Signal line, 751, 752 ... Latch, 801, Decode control unit, 802 ... Register file, 803, 804, 805, 806, 807, 8  08, 809, 810, 811, 812, 813 ... Signal lines, 851, 852, 853, 854, 855, 85  6 ... Latch, 857, 858, 859, 860, 86  1, 862 ... Signal line, 901 ... Arithmetic control unit, 902  ... calculator, 903 ... calculator, 904 ... first input adjusting circuit, 905 ... first input adjusting circuit, 906 ... selector, 907 ... selector, 908, 909, 910, 91  1, 912, 913, 914, 915, 916, 91  7, 918, 919 ... Signal line, 951, 952, 95  3, 954 ... Latch, 955, 956, 957, 95  8 ... Signal line, 1001, 1002, 1003, 100  4 ... Signal line, 1010 ... Register number control circuit, 1  020 ... Forwarding control circuit, INCC ... Command conversion circuit, DFDC ... Data flow detection circuit, MC  U ... Microcomputer, CPU ... Central processing unit, FPU ... Floating point processing unit, MULT ...  ... Multiplier, MMU ... Memory management unit, CACHE  ... Instruction and data cache memory, CCNT ...  ... cache controller, EBIF ... external bus interface, LABUS ... 32-bit logical address bus, PABUS ... 32-bit physical address data bus, DBUS, DBS ... 32-bit data bus,  EAB ... External address bus, EDB ... External data bus, MM ... Main memory, RCC ... Register control circuit, RGSTR ... Register.'"
      ]
     },
     "execution_count": 25,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "df.english_description[0]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 26,
   "id": "5527398b",
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "data": {
      "text/plain": [
       "[{'ucid': 'CA-1129113-A1', 'titles': []},\n",
       " {'ucid': 'JP-S5939831-B2', 'titles': []},\n",
       " {'ucid': 'JP-1263896-C', 'titles': []},\n",
       " {'ucid': 'YU-39513-B1', 'titles': []},\n",
       " {'ucid': 'YU-302078-A1', 'titles': []},\n",
       " {'ucid': 'YU-39513-B',\n",
       "  'titles': [{'lang': 'EN',\n",
       "    'text': 'OUT-OF-STORAGE INDICATOR FOR A SECUNDARY SORAGE IN A TEST MANNER OPERATION'}]},\n",
       " {'ucid': 'YU-302078-A',\n",
       "  'titles': [{'lang': 'EN',\n",
       "    'text': 'SYSTEM OF AN OUT-OF-STORE INDICATOR FOR SECONDARY STORES IN TEST OPERATING MANNER'}]},\n",
       " {'ucid': 'JP-S5496938-A',\n",
       "  'titles': [{'lang': 'EN',\n",
       "    'text': 'DATA PROCESSING SYSTEM HAVING CACHE STORAGE INITIALIZATION FUNCTION'}]},\n",
       " {'ucid': 'US-4195341-A',\n",
       "  'titles': [{'lang': 'EN',\n",
       "    'text': 'Initialization of cache store to assure valid data'}]},\n",
       " {'ucid': 'AU-4288478-A',\n",
       "  'titles': [{'lang': 'EN', 'text': 'INITIALIZATION OF CACHE STORE'}]},\n",
       " {'ucid': 'CA-1129113-A',\n",
       "  'titles': [{'lang': 'FR', 'text': \"INITIALISATION D'UNE ANTEMEMOIRE\"},\n",
       "   {'lang': 'EN', 'text': 'INITIALIZATION OF CACHE STORE'}]},\n",
       " {'ucid': 'AU-522605-B2',\n",
       "  'titles': [{'lang': 'EN', 'text': 'INITIALIZATION OF CACHE STORE'}]}]"
      ]
     },
     "execution_count": 26,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "df.family_members[12]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 27,
   "id": "35b51c58",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Below code will extract only english language titles and ucid"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 28,
   "id": "710eaee5",
   "metadata": {},
   "outputs": [],
   "source": [
    "def process_family_members(row):\n",
    "    ucid_trimmed = [entry['ucid'] for entry in row]\n",
    "    english_titles = [title['text'] for entry in row for title in entry['titles'] if title['lang'] == 'EN']\n",
    "    return pd.Series([ucid_trimmed, english_titles], index=['ucid_trimmed', 'english_family_members'])\n",
    "\n",
    "df[['ucid_trimmed', 'english_family_members']] = df['family_members'].apply(process_family_members)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 29,
   "id": "e5c32791",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "['OUT-OF-STORAGE INDICATOR FOR A SECUNDARY SORAGE IN A TEST MANNER OPERATION',\n",
       " 'SYSTEM OF AN OUT-OF-STORE INDICATOR FOR SECONDARY STORES IN TEST OPERATING MANNER',\n",
       " 'DATA PROCESSING SYSTEM HAVING CACHE STORAGE INITIALIZATION FUNCTION',\n",
       " 'Initialization of cache store to assure valid data',\n",
       " 'INITIALIZATION OF CACHE STORE',\n",
       " 'INITIALIZATION OF CACHE STORE',\n",
       " 'INITIALIZATION OF CACHE STORE']"
      ]
     },
     "execution_count": 29,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "df.english_family_members[12]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 30,
   "id": "a87104d1",
   "metadata": {},
   "outputs": [],
   "source": [
    "# After performing all the preprocessing steps"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 31,
   "id": "39419270",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "(500, 27)"
      ]
     },
     "execution_count": 31,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "df.shape"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 32,
   "id": "22afe73c",
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "data": {
      "text/plain": [
       "Index(['patent_number', 'publication_id', 'family_id', 'publication_date',\n",
       "       'titles', 'abstracts', 'claims', 'descriptions', 'inventors',\n",
       "       'assignees', 'ipc_classes', 'locarno_classes', 'ipcr_classes',\n",
       "       'national_classes', 'ecla_classes', 'cpc_classes', 'f_term_classes',\n",
       "       'legal_status', 'priority_date', 'application_date', 'family_members',\n",
       "       'english_titles', 'modified_abstract', 'english_claims',\n",
       "       'english_description', 'ucid_trimmed', 'english_family_members'],\n",
       "      dtype='object')"
      ]
     },
     "execution_count": 32,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "df.columns"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 33,
   "id": "b473c6af",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Creating a new dataframe with only required columns"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 34,
   "id": "1465d7d5",
   "metadata": {},
   "outputs": [],
   "source": [
    "cleaned_df = df[['patent_number','english_titles','modified_abstract','english_claims','english_description','english_family_members']]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 35,
   "id": "5421c14b",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "<class 'pandas.core.frame.DataFrame'>\n",
      "RangeIndex: 500 entries, 0 to 499\n",
      "Data columns (total 6 columns):\n",
      " #   Column                  Non-Null Count  Dtype \n",
      "---  ------                  --------------  ----- \n",
      " 0   patent_number           500 non-null    object\n",
      " 1   english_titles          500 non-null    object\n",
      " 2   modified_abstract       500 non-null    object\n",
      " 3   english_claims          500 non-null    object\n",
      " 4   english_description     500 non-null    object\n",
      " 5   english_family_members  500 non-null    object\n",
      "dtypes: object(6)\n",
      "memory usage: 23.6+ KB\n"
     ]
    }
   ],
   "source": [
    "cleaned_df.info()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 36,
   "id": "8bde9c92",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Dropping Duplicates"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 37,
   "id": "08cc3aeb",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "<class 'pandas.core.frame.DataFrame'>\n",
      "Int64Index: 490 entries, 0 to 499\n",
      "Data columns (total 6 columns):\n",
      " #   Column                  Non-Null Count  Dtype \n",
      "---  ------                  --------------  ----- \n",
      " 0   patent_number           490 non-null    object\n",
      " 1   english_titles          490 non-null    object\n",
      " 2   modified_abstract       490 non-null    object\n",
      " 3   english_claims          490 non-null    object\n",
      " 4   english_description     490 non-null    object\n",
      " 5   english_family_members  490 non-null    object\n",
      "dtypes: object(6)\n",
      "memory usage: 26.8+ KB\n"
     ]
    }
   ],
   "source": [
    "cleaned_df.drop_duplicates(['modified_abstract'], inplace=True)\n",
    "cleaned_df.dropna(inplace=True)\n",
    "cleaned_df.info()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 38,
   "id": "494025e4",
   "metadata": {},
   "outputs": [],
   "source": [
    "punctuations = string.punctuation\n",
    "stopwords = list(STOP_WORDS)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 39,
   "id": "2100169c",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Converting features from list to string and removing stop words"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 40,
   "id": "97b103ca",
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>patent_number</th>\n",
       "      <th>english_titles</th>\n",
       "      <th>modified_abstract</th>\n",
       "      <th>english_claims</th>\n",
       "      <th>english_description</th>\n",
       "      <th>english_family_members</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>JP-H09311786-A</td>\n",
       "      <td>DATA PROCESSOR</td>\n",
       "      <td>PROBLEM TO BE SOLVED: To reduce a pipeline sta...</td>\n",
       "      <td>[1. A data processing device that divides into...</td>\n",
       "      <td>Detailed Description of the Invention[0001]BAC...</td>\n",
       "      <td>[DATA PROCESSOR]</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>JP-H10177520-A</td>\n",
       "      <td>DATA PROCESSOR AND DATA PROCESSING SYSTEM</td>\n",
       "      <td>PROBLEM TO BE SOLVED: To provide a data proces...</td>\n",
       "      <td>[1. A central processing unit, and a part of a...</td>\n",
       "      <td>DETAILED DESCRIPTION OF THE INVENTION[0001]BAC...</td>\n",
       "      <td>[DATA PROCESSOR AND DATA PROCESSING SYSTEM]</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>JP-H11184752-A</td>\n",
       "      <td>DATA PROCESSOR AND SYSTEM THEREFOR</td>\n",
       "      <td>PROBLEM TO BE SOLVED: To maintain the equivale...</td>\n",
       "      <td>[1. An access control means for outputting an ...</td>\n",
       "      <td>DETAILED DESCRIPTION OF THE INVENTION[0001]BAC...</td>\n",
       "      <td>[DATA PROCESSOR AND SYSTEM THEREFOR]</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>US-20010011328-A1</td>\n",
       "      <td>SOFTWARE-CONTROLLED CACHE MEMORY COMPARTMENTAL...</td>\n",
       "      <td>A method and apparatus for controlling compart...</td>\n",
       "      <td>[1. A cache memory comprising: \\na plurality o...</td>\n",
       "      <td>FIELD OF THE INVENTION [0001] The present inve...</td>\n",
       "      <td>[SOFTWARE-CONTROLLED CACHE MEMORY COMPARTMENTA...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>US-20010049770-A1</td>\n",
       "      <td>BUFFER MEMORY MANAGEMENT IN A SYSTEM HAVING MU...</td>\n",
       "      <td>A system includes multiple program execution e...</td>\n",
       "      <td>[1. A system comprising: \\na processor; a plur...</td>\n",
       "      <td>BACKGROUND [0001] The invention relates to buf...</td>\n",
       "      <td>[Buffer memory management in a system having m...</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "       patent_number                                     english_titles  \\\n",
       "0     JP-H09311786-A                                     DATA PROCESSOR   \n",
       "1     JP-H10177520-A          DATA PROCESSOR AND DATA PROCESSING SYSTEM   \n",
       "2     JP-H11184752-A                 DATA PROCESSOR AND SYSTEM THEREFOR   \n",
       "3  US-20010011328-A1  SOFTWARE-CONTROLLED CACHE MEMORY COMPARTMENTAL...   \n",
       "4  US-20010049770-A1  BUFFER MEMORY MANAGEMENT IN A SYSTEM HAVING MU...   \n",
       "\n",
       "                                   modified_abstract  \\\n",
       "0  PROBLEM TO BE SOLVED: To reduce a pipeline sta...   \n",
       "1  PROBLEM TO BE SOLVED: To provide a data proces...   \n",
       "2  PROBLEM TO BE SOLVED: To maintain the equivale...   \n",
       "3  A method and apparatus for controlling compart...   \n",
       "4  A system includes multiple program execution e...   \n",
       "\n",
       "                                      english_claims  \\\n",
       "0  [1. A data processing device that divides into...   \n",
       "1  [1. A central processing unit, and a part of a...   \n",
       "2  [1. An access control means for outputting an ...   \n",
       "3  [1. A cache memory comprising: \\na plurality o...   \n",
       "4  [1. A system comprising: \\na processor; a plur...   \n",
       "\n",
       "                                 english_description  \\\n",
       "0  Detailed Description of the Invention[0001]BAC...   \n",
       "1  DETAILED DESCRIPTION OF THE INVENTION[0001]BAC...   \n",
       "2  DETAILED DESCRIPTION OF THE INVENTION[0001]BAC...   \n",
       "3  FIELD OF THE INVENTION [0001] The present inve...   \n",
       "4  BACKGROUND [0001] The invention relates to buf...   \n",
       "\n",
       "                              english_family_members  \n",
       "0                                   [DATA PROCESSOR]  \n",
       "1        [DATA PROCESSOR AND DATA PROCESSING SYSTEM]  \n",
       "2               [DATA PROCESSOR AND SYSTEM THEREFOR]  \n",
       "3  [SOFTWARE-CONTROLLED CACHE MEMORY COMPARTMENTA...  \n",
       "4  [Buffer memory management in a system having m...  "
      ]
     },
     "execution_count": 40,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "cleaned_df.head()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 41,
   "id": "d16c7e0a",
   "metadata": {},
   "outputs": [],
   "source": [
    "cleaned_df['english_claims'] = cleaned_df['english_claims'].apply(lambda claims: ' '.join(re.sub(r'^\\d+\\.\\s*', '', claim) for claim in claims))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 42,
   "id": "1443e139",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>patent_number</th>\n",
       "      <th>english_titles</th>\n",
       "      <th>modified_abstract</th>\n",
       "      <th>english_claims</th>\n",
       "      <th>english_description</th>\n",
       "      <th>english_family_members</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>JP-H09311786-A</td>\n",
       "      <td>DATA PROCESSOR</td>\n",
       "      <td>PROBLEM TO BE SOLVED: To reduce a pipeline sta...</td>\n",
       "      <td>A data processing device that divides into a p...</td>\n",
       "      <td>Detailed Description of the Invention[0001]BAC...</td>\n",
       "      <td>[DATA PROCESSOR]</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>JP-H10177520-A</td>\n",
       "      <td>DATA PROCESSOR AND DATA PROCESSING SYSTEM</td>\n",
       "      <td>PROBLEM TO BE SOLVED: To provide a data proces...</td>\n",
       "      <td>A central processing unit, and a part of addre...</td>\n",
       "      <td>DETAILED DESCRIPTION OF THE INVENTION[0001]BAC...</td>\n",
       "      <td>[DATA PROCESSOR AND DATA PROCESSING SYSTEM]</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>JP-H11184752-A</td>\n",
       "      <td>DATA PROCESSOR AND SYSTEM THEREFOR</td>\n",
       "      <td>PROBLEM TO BE SOLVED: To maintain the equivale...</td>\n",
       "      <td>An access control means for outputting an addr...</td>\n",
       "      <td>DETAILED DESCRIPTION OF THE INVENTION[0001]BAC...</td>\n",
       "      <td>[DATA PROCESSOR AND SYSTEM THEREFOR]</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>US-20010011328-A1</td>\n",
       "      <td>SOFTWARE-CONTROLLED CACHE MEMORY COMPARTMENTAL...</td>\n",
       "      <td>A method and apparatus for controlling compart...</td>\n",
       "      <td>A cache memory comprising: \\na plurality of st...</td>\n",
       "      <td>FIELD OF THE INVENTION [0001] The present inve...</td>\n",
       "      <td>[SOFTWARE-CONTROLLED CACHE MEMORY COMPARTMENTA...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>US-20010049770-A1</td>\n",
       "      <td>BUFFER MEMORY MANAGEMENT IN A SYSTEM HAVING MU...</td>\n",
       "      <td>A system includes multiple program execution e...</td>\n",
       "      <td>A system comprising: \\na processor; a pluralit...</td>\n",
       "      <td>BACKGROUND [0001] The invention relates to buf...</td>\n",
       "      <td>[Buffer memory management in a system having m...</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "       patent_number                                     english_titles  \\\n",
       "0     JP-H09311786-A                                     DATA PROCESSOR   \n",
       "1     JP-H10177520-A          DATA PROCESSOR AND DATA PROCESSING SYSTEM   \n",
       "2     JP-H11184752-A                 DATA PROCESSOR AND SYSTEM THEREFOR   \n",
       "3  US-20010011328-A1  SOFTWARE-CONTROLLED CACHE MEMORY COMPARTMENTAL...   \n",
       "4  US-20010049770-A1  BUFFER MEMORY MANAGEMENT IN A SYSTEM HAVING MU...   \n",
       "\n",
       "                                   modified_abstract  \\\n",
       "0  PROBLEM TO BE SOLVED: To reduce a pipeline sta...   \n",
       "1  PROBLEM TO BE SOLVED: To provide a data proces...   \n",
       "2  PROBLEM TO BE SOLVED: To maintain the equivale...   \n",
       "3  A method and apparatus for controlling compart...   \n",
       "4  A system includes multiple program execution e...   \n",
       "\n",
       "                                      english_claims  \\\n",
       "0  A data processing device that divides into a p...   \n",
       "1  A central processing unit, and a part of addre...   \n",
       "2  An access control means for outputting an addr...   \n",
       "3  A cache memory comprising: \\na plurality of st...   \n",
       "4  A system comprising: \\na processor; a pluralit...   \n",
       "\n",
       "                                 english_description  \\\n",
       "0  Detailed Description of the Invention[0001]BAC...   \n",
       "1  DETAILED DESCRIPTION OF THE INVENTION[0001]BAC...   \n",
       "2  DETAILED DESCRIPTION OF THE INVENTION[0001]BAC...   \n",
       "3  FIELD OF THE INVENTION [0001] The present inve...   \n",
       "4  BACKGROUND [0001] The invention relates to buf...   \n",
       "\n",
       "                              english_family_members  \n",
       "0                                   [DATA PROCESSOR]  \n",
       "1        [DATA PROCESSOR AND DATA PROCESSING SYSTEM]  \n",
       "2               [DATA PROCESSOR AND SYSTEM THEREFOR]  \n",
       "3  [SOFTWARE-CONTROLLED CACHE MEMORY COMPARTMENTA...  \n",
       "4  [Buffer memory management in a system having m...  "
      ]
     },
     "execution_count": 42,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "cleaned_df.head()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 43,
   "id": "4e7063db",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "['OUT OF STORE INDICATOR FOR A CACHE  STORE IN A TEST MODE',\n",
       " 'SYSTEM FOR INITIALIZING THE CACHE STORAGE',\n",
       " 'Out of store indicator for a cache store in test mode',\n",
       " 'DATA PROCESSING SYSTEM HAVING CACHE STORAGE NO MEMORY DISPLAY UNIT IN TEST MODE']"
      ]
     },
     "execution_count": 43,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "cleaned_df['english_family_members'][10]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 44,
   "id": "1a99ce68",
   "metadata": {},
   "outputs": [],
   "source": [
    "cleaned_df['english_family_members'] = cleaned_df['english_family_members'].apply(lambda sentences: ' '.join(set(' '.join(word.lower() for word in sentence.split() if word.lower() not in stopwords) for sentence in sentences)))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 45,
   "id": "3c101d36",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'store indicator cache store test mode system initializing cache storage data processing system having cache storage memory display unit test mode'"
      ]
     },
     "execution_count": 45,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "cleaned_df['english_family_members'][10]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 46,
   "id": "3b9ccbbc",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>patent_number</th>\n",
       "      <th>english_titles</th>\n",
       "      <th>modified_abstract</th>\n",
       "      <th>english_claims</th>\n",
       "      <th>english_description</th>\n",
       "      <th>english_family_members</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>JP-H09311786-A</td>\n",
       "      <td>DATA PROCESSOR</td>\n",
       "      <td>PROBLEM TO BE SOLVED: To reduce a pipeline sta...</td>\n",
       "      <td>A data processing device that divides into a p...</td>\n",
       "      <td>Detailed Description of the Invention[0001]BAC...</td>\n",
       "      <td>data processor</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>JP-H10177520-A</td>\n",
       "      <td>DATA PROCESSOR AND DATA PROCESSING SYSTEM</td>\n",
       "      <td>PROBLEM TO BE SOLVED: To provide a data proces...</td>\n",
       "      <td>A central processing unit, and a part of addre...</td>\n",
       "      <td>DETAILED DESCRIPTION OF THE INVENTION[0001]BAC...</td>\n",
       "      <td>data processor data processing system</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>JP-H11184752-A</td>\n",
       "      <td>DATA PROCESSOR AND SYSTEM THEREFOR</td>\n",
       "      <td>PROBLEM TO BE SOLVED: To maintain the equivale...</td>\n",
       "      <td>An access control means for outputting an addr...</td>\n",
       "      <td>DETAILED DESCRIPTION OF THE INVENTION[0001]BAC...</td>\n",
       "      <td>data processor system therefor</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>US-20010011328-A1</td>\n",
       "      <td>SOFTWARE-CONTROLLED CACHE MEMORY COMPARTMENTAL...</td>\n",
       "      <td>A method and apparatus for controlling compart...</td>\n",
       "      <td>A cache memory comprising: \\na plurality of st...</td>\n",
       "      <td>FIELD OF THE INVENTION [0001] The present inve...</td>\n",
       "      <td>software-controlled cache memory compartmental...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>US-20010049770-A1</td>\n",
       "      <td>BUFFER MEMORY MANAGEMENT IN A SYSTEM HAVING MU...</td>\n",
       "      <td>A system includes multiple program execution e...</td>\n",
       "      <td>A system comprising: \\na processor; a pluralit...</td>\n",
       "      <td>BACKGROUND [0001] The invention relates to buf...</td>\n",
       "      <td>buffer memory management system haivng multipl...</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "       patent_number                                     english_titles  \\\n",
       "0     JP-H09311786-A                                     DATA PROCESSOR   \n",
       "1     JP-H10177520-A          DATA PROCESSOR AND DATA PROCESSING SYSTEM   \n",
       "2     JP-H11184752-A                 DATA PROCESSOR AND SYSTEM THEREFOR   \n",
       "3  US-20010011328-A1  SOFTWARE-CONTROLLED CACHE MEMORY COMPARTMENTAL...   \n",
       "4  US-20010049770-A1  BUFFER MEMORY MANAGEMENT IN A SYSTEM HAVING MU...   \n",
       "\n",
       "                                   modified_abstract  \\\n",
       "0  PROBLEM TO BE SOLVED: To reduce a pipeline sta...   \n",
       "1  PROBLEM TO BE SOLVED: To provide a data proces...   \n",
       "2  PROBLEM TO BE SOLVED: To maintain the equivale...   \n",
       "3  A method and apparatus for controlling compart...   \n",
       "4  A system includes multiple program execution e...   \n",
       "\n",
       "                                      english_claims  \\\n",
       "0  A data processing device that divides into a p...   \n",
       "1  A central processing unit, and a part of addre...   \n",
       "2  An access control means for outputting an addr...   \n",
       "3  A cache memory comprising: \\na plurality of st...   \n",
       "4  A system comprising: \\na processor; a pluralit...   \n",
       "\n",
       "                                 english_description  \\\n",
       "0  Detailed Description of the Invention[0001]BAC...   \n",
       "1  DETAILED DESCRIPTION OF THE INVENTION[0001]BAC...   \n",
       "2  DETAILED DESCRIPTION OF THE INVENTION[0001]BAC...   \n",
       "3  FIELD OF THE INVENTION [0001] The present inve...   \n",
       "4  BACKGROUND [0001] The invention relates to buf...   \n",
       "\n",
       "                              english_family_members  \n",
       "0                                     data processor  \n",
       "1              data processor data processing system  \n",
       "2                     data processor system therefor  \n",
       "3  software-controlled cache memory compartmental...  \n",
       "4  buffer memory management system haivng multipl...  "
      ]
     },
     "execution_count": 46,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "cleaned_df.head()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 47,
   "id": "75c385c4",
   "metadata": {},
   "outputs": [],
   "source": [
    "# cleaned_df.to_csv(\"cleaned_df.csv\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 48,
   "id": "543c3651",
   "metadata": {},
   "outputs": [],
   "source": [
    "cleaned_df.to_csv('cleaned_df.zip', index=False, compression=dict(method='zip', archive_name='cleaned_df.csv'))\n"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.7.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
