module fourbit_upanddown_counter(
     input clk,
     input reset,
     input up_down,           // 1 for up, 0 for down
     output reg [3:0] count
 );
  always @(posedge clk) begin
         if (reset)
              count <= 4'b0000;
         else if (up_down)
              count <= count + 1'b1; // Up count
         else
              count <= count - 1'b1; // Down count
     end
 endmodule
