
------------------------------------- Proof -------------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={12,rS,rD,UIMM}                        Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= IMMU.Addr=>IAddrReg.In                                  Premise(F58)
	S6= PC.Out=>IMMU.IEA                                        Premise(F63)
	S7= IMMU.IEA=addr                                           Path(S4,S6)
	S8= CP0.ASID=>IMMU.PID                                      Premise(F64)
	S9= IMMU.PID=pid                                            Path(S3,S8)
	S10= IMMU.Addr={pid,addr}                                   IMMU-Search(S9,S7)
	S11= IAddrReg.In={pid,addr}                                 Path(S10,S5)
	S12= CtrlIAddrReg=1                                         Premise(F123)
	S13= [IAddrReg]={pid,addr}                                  IAddrReg-Write(S11,S12)
	S14= CtrlPC=0                                               Premise(F124)
	S15= CtrlPCInc=0                                            Premise(F125)
	S16= PC[Out]=addr                                           PC-Hold(S1,S14,S15)
	S17= CtrlIMem=0                                             Premise(F126)
	S18= IMem[{pid,addr}]={12,rS,rD,UIMM}                       IMem-Hold(S2,S17)
	S19= GPR[rS]=a                                              Premise(F133)

IMMU	S20= IAddrReg.Out={pid,addr}                                IAddrReg-Out(S13)
	S21= PC.Out=addr                                            PC-Out(S16)
	S22= PC.Out=>ICache.IEA                                     Premise(F190)
	S23= ICache.IEA=addr                                        Path(S21,S22)
	S24= IMem.MEM8WordOut=>ICache.WData                         Premise(F192)
	S25= IAddrReg.Out=>IMem.RAddr                               Premise(F196)
	S26= IMem.RAddr={pid,addr}                                  Path(S20,S25)
	S27= IMem.Out={12,rS,rD,UIMM}                               IMem-Read(S26,S18)
	S28= IMem.MEM8WordOut=IMemGet8Word({pid,addr})              IMem-Read(S26,S18)
	S29= ICache.WData=IMemGet8Word({pid,addr})                  Path(S28,S24)
	S30= IMem.Out=>IRMux.MemData                                Premise(F199)
	S31= IRMux.MemData={12,rS,rD,UIMM}                          Path(S27,S30)
	S32= IRMux.Out={12,rS,rD,UIMM}                              IRMux-Select2(S31)
	S33= IRMux.Out=>IR_ID.In                                    Premise(F205)
	S34= IR_ID.In={12,rS,rD,UIMM}                               Path(S32,S33)
	S35= CtrlICache=1                                           Premise(F244)
	S36= ICache[line_addr]=IMemGet8Word({pid,addr})             ICache-Write(S23,S29,S35)
	S37= CtrlIR_ID=1                                            Premise(F249)
	S38= [IR_ID]={12,rS,rD,UIMM}                                IR_ID-Write(S34,S37)
	S39= CtrlGPR=0                                              Premise(F253)
	S40= GPR[rS]=a                                              GPR-Hold(S19,S39)
	S41= CtrlPC=0                                               Premise(F255)
	S42= CtrlPCInc=1                                            Premise(F256)
	S43= PC[Out]=addr+4                                         PC-Inc(S16,S41,S42)

ID	S44= IR_ID.Out={12,rS,rD,UIMM}                              IR-Out(S38)
	S45= IR_ID.Out25_21=rS                                      IR-Out(S38)
	S46= IR_ID.Out15_0=UIMM                                     IR-Out(S38)
	S47= FU.OutID1=>A_EX.In                                     Premise(F270)
	S48= LIMMEXT.Out=>B_EX.In                                   Premise(F272)
	S49= GPR.Rdata1=>FU.InID1                                   Premise(F310)
	S50= IR_ID.Out25_21=>GPR.RReg1                              Premise(F317)
	S51= GPR.RReg1=rS                                           Path(S45,S50)
	S52= GPR.Rdata1=a                                           GPR-Read(S51,S40)
	S53= FU.InID1=a                                             Path(S52,S49)
	S54= FU.OutID1=FU(a)                                        FU-Forward(S53)
	S55= A_EX.In=FU(a)                                          Path(S54,S47)
	S56= IR_ID.Out=>IR_EX.In                                    Premise(F334)
	S57= IR_EX.In={12,rS,rD,UIMM}                               Path(S44,S56)
	S58= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F340)
	S59= LIMMEXT.In=UIMM                                        Path(S46,S58)
	S60= LIMMEXT.Out={16{0},UIMM}                               LIMMEXT(S59)
	S61= B_EX.In={16{0},UIMM}                                   Path(S60,S48)
	S62= CtrlA_EX=1                                             Premise(F365)
	S63= [A_EX]=FU(a)                                           A_EX-Write(S55,S62)
	S64= CtrlB_EX=1                                             Premise(F366)
	S65= [B_EX]={16{0},UIMM}                                    B_EX-Write(S61,S64)
	S66= CtrlICache=0                                           Premise(F375)
	S67= ICache[line_addr]=IMemGet8Word({pid,addr})             ICache-Hold(S36,S66)
	S68= CtrlIR_EX=1                                            Premise(F379)
	S69= [IR_EX]={12,rS,rD,UIMM}                                IR_EX-Write(S57,S68)
	S70= CtrlPC=0                                               Premise(F386)
	S71= CtrlPCInc=0                                            Premise(F387)
	S72= PC[Out]=addr+4                                         PC-Hold(S43,S70,S71)

EX	S73= A_EX.Out=FU(a)                                         A_EX-Out(S63)
	S74= B_EX.Out={16{0},UIMM}                                  B_EX-Out(S65)
	S75= IR_EX.Out={12,rS,rD,UIMM}                              IR_EX-Out(S69)
	S76= A_EX.Out=>ALU.A                                        Premise(F395)
	S77= ALU.A=FU(a)                                            Path(S73,S76)
	S78= B_EX.Out=>ALU.B                                        Premise(F396)
	S79= ALU.B={16{0},UIMM}                                     Path(S74,S78)
	S80= ALU.Out=FU(a)&{16{0},UIMM}                             ALU(S77,S79)
	S81= ALU.Out=>ALUOut_MEM.In                                 Premise(F400)
	S82= ALUOut_MEM.In=FU(a)&{16{0},UIMM}                       Path(S80,S81)
	S83= IR_EX.Out=>IR_MEM.In                                   Premise(F469)
	S84= IR_MEM.In={12,rS,rD,UIMM}                              Path(S75,S83)
	S85= CtrlALUOut_MEM=1                                       Premise(F498)
	S86= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                        ALUOut_MEM-Write(S82,S85)
	S87= CtrlICache=0                                           Premise(F506)
	S88= ICache[line_addr]=IMemGet8Word({pid,addr})             ICache-Hold(S67,S87)
	S89= CtrlIR_MEM=1                                           Premise(F513)
	S90= [IR_MEM]={12,rS,rD,UIMM}                               IR_MEM-Write(S84,S89)
	S91= CtrlPC=0                                               Premise(F517)
	S92= CtrlPCInc=0                                            Premise(F518)
	S93= PC[Out]=addr+4                                         PC-Hold(S72,S91,S92)

MEM	S94= ALUOut_MEM.Out=FU(a)&{16{0},UIMM}                      ALUOut_MEM-Out(S86)
	S95= IR_MEM.Out={12,rS,rD,UIMM}                             IR_MEM-Out(S90)
	S96= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F531)
	S97= ALUOut_WB.In=FU(a)&{16{0},UIMM}                        Path(S94,S96)
	S98= IR_MEM.Out=>IR_WB.In                                   Premise(F600)
	S99= IR_WB.In={12,rS,rD,UIMM}                               Path(S95,S98)
	S100= CtrlALUOut_WB=1                                       Premise(F631)
	S101= [ALUOut_WB]=FU(a)&{16{0},UIMM}                        ALUOut_WB-Write(S97,S100)
	S102= CtrlICache=0                                          Premise(F636)
	S103= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S88,S102)
	S104= CtrlIR_WB=1                                           Premise(F644)
	S105= [IR_WB]={12,rS,rD,UIMM}                               IR_WB-Write(S99,S104)
	S106= CtrlPC=0                                              Premise(F647)
	S107= CtrlPCInc=0                                           Premise(F648)
	S108= PC[Out]=addr+4                                        PC-Hold(S93,S106,S107)

WB	S109= ALUOut_WB.Out=FU(a)&{16{0},UIMM}                      ALUOut_WB-Out(S101)
	S110= IR_WB.Out20_16=rD                                     IR-Out(S105)
	S111= ALUOut_WB.Out=>GPR.WData                              Premise(F969)
	S112= GPR.WData=FU(a)&{16{0},UIMM}                          Path(S109,S111)
	S113= IR_WB.Out20_16=>GPR.WReg                              Premise(F970)
	S114= GPR.WReg=rD                                           Path(S110,S113)
	S115= CtrlICache=0                                          Premise(F1026)
	S116= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S103,S115)
	S117= CtrlGPR=1                                             Premise(F1035)
	S118= GPR[rD]=FU(a)&{16{0},UIMM}                            GPR-Write(S114,S112,S117)
	S119= CtrlPC=0                                              Premise(F1037)
	S120= CtrlPCInc=0                                           Premise(F1038)
	S121= PC[Out]=addr+4                                        PC-Hold(S108,S119,S120)

POST	S116= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S103,S115)
	S118= GPR[rD]=FU(a)&{16{0},UIMM}                            GPR-Write(S114,S112,S117)
	S121= PC[Out]=addr+4                                        PC-Hold(S108,S119,S120)

