INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'instr_block' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'instr_block'...
WARNING:sim - A core named 'instr_block' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'instr_block'...
Delivering associated files for 'instr_block'...
Delivering EJava files for 'instr_block'...
Generating implementation netlist for 'instr_block'...
INFO:sim - Pre-processing HDL files for 'instr_block'...
Running synthesis for 'instr_block'
Running ngcbuild...
Writing VEO instantiation template for 'instr_block'...
Writing Verilog behavioral simulation model for 'instr_block'...
WARNING:sim - Overwriting existing file
   G:/ISE24/single_cpu/ipcore_dir/tmp/_cg/instr_block/doc/blk_mem_gen_v7_3_vinfo
   .html with file from view xilinx_documentation
Delivered 1 file into directory
G:/ISE24/single_cpu/ipcore_dir/tmp/_cg/instr_block
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'instr_block'...
Generating metadata file...
Regenerating ISE project file for 'instr_block'...
Generating ISE project...
XCO file found: instr_block.xco
XMDF file found: instr_block_xmdf.tcl
Adding G:/ISE24/single_cpu/ipcore_dir/tmp/_cg/instr_block.asy -view all
-origin_type imported
Adding G:/ISE24/single_cpu/ipcore_dir/tmp/_cg/instr_block.ngc -view all
-origin_type created
Checking file "G:/ISE24/single_cpu/ipcore_dir/tmp/_cg/instr_block.ngc" for
project device match ...
File "G:/ISE24/single_cpu/ipcore_dir/tmp/_cg/instr_block.ngc" device information
matches project device.
Adding G:/ISE24/single_cpu/ipcore_dir/tmp/_cg/instr_block.sym -view all
-origin_type imported
Adding G:/ISE24/single_cpu/ipcore_dir/tmp/_cg/instr_block.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "G:/ISE24/single_cpu/ipcore_dir/tmp/_cg/instr_block.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding G:/ISE24/single_cpu/ipcore_dir/tmp/_cg/instr_block.veo -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/instr_block"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'instr_block'.
