<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/netapp/share/gwsw/gowin_new/Gowin/V1.9.9Beta/IDE/ipcore/CAN/data/can.v<br>
/netapp/share/gwsw/gowin_new/Gowin/V1.9.9Beta/IDE/ipcore/CAN/data/can_top.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-1</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat May  6 11:06:48 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>can_top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.66s, Elapsed time = 0h 0m 0.675s, Peak memory usage = 97.254MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.059s, Elapsed time = 0h 0m 0.062s, Peak memory usage = 97.254MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.529s, Elapsed time = 0h 0m 0.53s, Peak memory usage = 97.254MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.14s, Elapsed time = 0h 0m 0.127s, Peak memory usage = 97.254MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.399s, Elapsed time = 0h 0m 0.401s, Peak memory usage = 97.254MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.12s, Elapsed time = 0h 0m 0.122s, Peak memory usage = 97.254MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.02s, Elapsed time = 0h 0m 0.015s, Peak memory usage = 97.254MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.04s, Elapsed time = 0h 0m 0.04s, Peak memory usage = 97.254MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.009s, Elapsed time = 0h 0m 0.012s, Peak memory usage = 97.254MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 97.254MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.14s, Elapsed time = 0h 0m 0.145s, Peak memory usage = 97.254MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.359s, Elapsed time = 0h 0m 0.352s, Peak memory usage = 97.254MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 33s, Elapsed time = 0h 0m 34s, Peak memory usage = 122.355MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.42s, Elapsed time = 0h 0m 0.425s, Peak memory usage = 122.355MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 122.355MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 37s, Elapsed time = 0h 0m 38s, Peak memory usage = 122.355MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>115</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>91</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>55</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>36</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>2091</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>24</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>88</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>1944</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFNC</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDLNCE</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>4501</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>380</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>1259</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>2862</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>356</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>356</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>15</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>15</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSP</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>4872(4516 LUTs, 356 ALUs) / 20736</td>
<td>24%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>2091 / 16173</td>
<td>13%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>8 / 16173</td>
<td><1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>2083 / 16173</td>
<td>13%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>1 / 46</td>
<td>3%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>canclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>canclk_ibuf/I </td>
</tr>
<tr>
<td>sysclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>sysclk_ibuf/I </td>
</tr>
<tr>
<td>ponrst_cclk_2_n</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>u_canc_top/u_canc_0/u_creset_0/ponrst_cclk_2_n_s0/Q </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>canclk</td>
<td>100.0(MHz)</td>
<td>96.3(MHz)</td>
<td>14</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>sysclk</td>
<td>100.0(MHz)</td>
<td>166.6(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>ponrst_cclk_2_n</td>
<td>100.0(MHz)</td>
<td>591.0(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.393</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.793</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_canc_top/u_canc_0/u_cregs_0/phseg2_nom_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/txstuffcntr_tot_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>canclk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1644</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cregs_0/phseg2_nom_0_s0/CLK</td>
</tr>
<tr>
<td>1.095</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>u_canc_top/u_canc_0/u_cregs_0/phseg2_nom_0_s0/Q</td>
</tr>
<tr>
<td>1.332</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_pre_nom_0_s/I0</td>
</tr>
<tr>
<td>1.881</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_pre_nom_0_s/COUT</td>
</tr>
<tr>
<td>1.881</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_pre_nom_1_s/CIN</td>
</tr>
<tr>
<td>2.351</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_pre_nom_1_s/SUM</td>
</tr>
<tr>
<td>2.588</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_post_nom_4_s1/I1</td>
</tr>
<tr>
<td>3.143</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_post_nom_4_s1/F</td>
</tr>
<tr>
<td>3.380</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_post_nom_5_s1/I0</td>
</tr>
<tr>
<td>3.897</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_post_nom_5_s1/F</td>
</tr>
<tr>
<td>4.134</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_post_nom_5_s0/I1</td>
</tr>
<tr>
<td>4.688</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_post_nom_5_s0/F</td>
</tr>
<tr>
<td>4.925</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/phseg2_adj_nom_5_s/I1</td>
</tr>
<tr>
<td>5.480</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/phseg2_adj_nom_5_s/SUM</td>
</tr>
<tr>
<td>5.717</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8655_s104/I1</td>
</tr>
<tr>
<td>6.272</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8655_s104/F</td>
</tr>
<tr>
<td>6.509</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8655_s90/I0</td>
</tr>
<tr>
<td>7.026</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8655_s90/F</td>
</tr>
<tr>
<td>7.263</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8655_s82/I1</td>
</tr>
<tr>
<td>7.818</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8655_s82/F</td>
</tr>
<tr>
<td>8.056</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8655_s117/I0</td>
</tr>
<tr>
<td>8.573</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8655_s117/F</td>
</tr>
<tr>
<td>8.810</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/txstuffcntr_tot_2_s11/I1</td>
</tr>
<tr>
<td>9.365</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/txstuffcntr_tot_2_s11/F</td>
</tr>
<tr>
<td>9.602</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8581_s86/I1</td>
</tr>
<tr>
<td>10.157</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8581_s86/F</td>
</tr>
<tr>
<td>10.394</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8581_s84/I1</td>
</tr>
<tr>
<td>10.949</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8581_s84/F</td>
</tr>
<tr>
<td>11.186</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/txstuffcntr_tot_1_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>canclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>canclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>440</td>
<td>canclk_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/txstuffcntr_tot_1_s0/CLK</td>
</tr>
<tr>
<td>10.828</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_canc_top/u_canc_0/u_cbsp_0/txstuffcntr_tot_1_s0</td>
</tr>
<tr>
<td>10.793</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/txstuffcntr_tot_1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.010, 67.907%; route: 3.081, 29.846%; tC2Q: 0.232, 2.247%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.355</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.148</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.793</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_canc_top/u_canc_0/u_cregs_0/phseg2_nom_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/cbsp_txd_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>canclk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1644</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cregs_0/phseg2_nom_0_s0/CLK</td>
</tr>
<tr>
<td>1.095</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>u_canc_top/u_canc_0/u_cregs_0/phseg2_nom_0_s0/Q</td>
</tr>
<tr>
<td>1.332</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_pre_nom_0_s/I0</td>
</tr>
<tr>
<td>1.881</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_pre_nom_0_s/COUT</td>
</tr>
<tr>
<td>1.881</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_pre_nom_1_s/CIN</td>
</tr>
<tr>
<td>2.351</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_pre_nom_1_s/SUM</td>
</tr>
<tr>
<td>2.588</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_post_nom_4_s1/I1</td>
</tr>
<tr>
<td>3.143</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_post_nom_4_s1/F</td>
</tr>
<tr>
<td>3.380</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_post_nom_5_s1/I0</td>
</tr>
<tr>
<td>3.897</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_post_nom_5_s1/F</td>
</tr>
<tr>
<td>4.134</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_post_nom_5_s0/I1</td>
</tr>
<tr>
<td>4.688</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_post_nom_5_s0/F</td>
</tr>
<tr>
<td>4.925</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/phseg2_adj_nom_5_s/I1</td>
</tr>
<tr>
<td>5.480</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/phseg2_adj_nom_5_s/SUM</td>
</tr>
<tr>
<td>5.717</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8655_s104/I1</td>
</tr>
<tr>
<td>6.272</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8655_s104/F</td>
</tr>
<tr>
<td>6.509</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8655_s90/I0</td>
</tr>
<tr>
<td>7.026</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8655_s90/F</td>
</tr>
<tr>
<td>7.263</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8655_s82/I1</td>
</tr>
<tr>
<td>7.818</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8655_s82/F</td>
</tr>
<tr>
<td>8.056</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8655_s117/I0</td>
</tr>
<tr>
<td>8.573</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8655_s117/F</td>
</tr>
<tr>
<td>8.810</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8944_s40/I1</td>
</tr>
<tr>
<td>9.365</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8944_s40/F</td>
</tr>
<tr>
<td>9.602</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8944_s34/I0</td>
</tr>
<tr>
<td>10.119</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8944_s34/F</td>
</tr>
<tr>
<td>10.356</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8944_s32/I1</td>
</tr>
<tr>
<td>10.911</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8944_s32/F</td>
</tr>
<tr>
<td>11.148</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/cbsp_txd_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>canclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>canclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>440</td>
<td>canclk_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/cbsp_txd_s1/CLK</td>
</tr>
<tr>
<td>10.828</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_canc_top/u_canc_0/u_cbsp_0/cbsp_txd_s1</td>
</tr>
<tr>
<td>10.793</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/cbsp_txd_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.972, 67.788%; route: 3.081, 29.956%; tC2Q: 0.232, 2.256%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.355</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.148</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.793</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_canc_top/u_canc_0/u_cregs_0/phseg2_nom_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/c_state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>canclk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1644</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cregs_0/phseg2_nom_0_s0/CLK</td>
</tr>
<tr>
<td>1.095</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>u_canc_top/u_canc_0/u_cregs_0/phseg2_nom_0_s0/Q</td>
</tr>
<tr>
<td>1.332</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_pre_nom_0_s/I0</td>
</tr>
<tr>
<td>1.881</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_pre_nom_0_s/COUT</td>
</tr>
<tr>
<td>1.881</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_pre_nom_1_s/CIN</td>
</tr>
<tr>
<td>2.351</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_pre_nom_1_s/SUM</td>
</tr>
<tr>
<td>2.588</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_post_nom_4_s1/I1</td>
</tr>
<tr>
<td>3.143</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_post_nom_4_s1/F</td>
</tr>
<tr>
<td>3.380</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_post_nom_5_s1/I0</td>
</tr>
<tr>
<td>3.897</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_post_nom_5_s1/F</td>
</tr>
<tr>
<td>4.134</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_post_nom_5_s0/I1</td>
</tr>
<tr>
<td>4.688</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_post_nom_5_s0/F</td>
</tr>
<tr>
<td>4.925</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/phseg2_adj_nom_5_s/I1</td>
</tr>
<tr>
<td>5.480</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/phseg2_adj_nom_5_s/SUM</td>
</tr>
<tr>
<td>5.717</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8655_s104/I1</td>
</tr>
<tr>
<td>6.272</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8655_s104/F</td>
</tr>
<tr>
<td>6.509</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8655_s90/I0</td>
</tr>
<tr>
<td>7.026</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8655_s90/F</td>
</tr>
<tr>
<td>7.263</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8655_s82/I1</td>
</tr>
<tr>
<td>7.818</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8655_s82/F</td>
</tr>
<tr>
<td>8.056</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8655_s117/I0</td>
</tr>
<tr>
<td>8.573</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8655_s117/F</td>
</tr>
<tr>
<td>8.810</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8655_s76/I1</td>
</tr>
<tr>
<td>9.365</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8655_s76/F</td>
</tr>
<tr>
<td>9.602</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8942_s73/I1</td>
</tr>
<tr>
<td>10.157</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8942_s73/F</td>
</tr>
<tr>
<td>10.394</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8942_s47/I0</td>
</tr>
<tr>
<td>10.911</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8942_s47/F</td>
</tr>
<tr>
<td>11.148</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/c_state_1_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>canclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>canclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>440</td>
<td>canclk_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/c_state_1_s1/CLK</td>
</tr>
<tr>
<td>10.828</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_canc_top/u_canc_0/u_cbsp_0/c_state_1_s1</td>
</tr>
<tr>
<td>10.793</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/c_state_1_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.972, 67.788%; route: 3.081, 29.956%; tC2Q: 0.232, 2.256%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.355</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.148</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.793</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_canc_top/u_canc_0/u_cregs_0/phseg2_nom_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/c_state_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>canclk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1644</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cregs_0/phseg2_nom_0_s0/CLK</td>
</tr>
<tr>
<td>1.095</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>u_canc_top/u_canc_0/u_cregs_0/phseg2_nom_0_s0/Q</td>
</tr>
<tr>
<td>1.332</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_pre_nom_0_s/I0</td>
</tr>
<tr>
<td>1.881</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_pre_nom_0_s/COUT</td>
</tr>
<tr>
<td>1.881</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_pre_nom_1_s/CIN</td>
</tr>
<tr>
<td>2.351</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_pre_nom_1_s/SUM</td>
</tr>
<tr>
<td>2.588</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_post_nom_4_s1/I1</td>
</tr>
<tr>
<td>3.143</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_post_nom_4_s1/F</td>
</tr>
<tr>
<td>3.380</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_post_nom_5_s1/I0</td>
</tr>
<tr>
<td>3.897</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_post_nom_5_s1/F</td>
</tr>
<tr>
<td>4.134</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_post_nom_5_s0/I1</td>
</tr>
<tr>
<td>4.688</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_post_nom_5_s0/F</td>
</tr>
<tr>
<td>4.925</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/phseg2_adj_nom_5_s/I1</td>
</tr>
<tr>
<td>5.480</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/phseg2_adj_nom_5_s/SUM</td>
</tr>
<tr>
<td>5.717</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8655_s104/I1</td>
</tr>
<tr>
<td>6.272</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8655_s104/F</td>
</tr>
<tr>
<td>6.509</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8655_s90/I0</td>
</tr>
<tr>
<td>7.026</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8655_s90/F</td>
</tr>
<tr>
<td>7.263</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8655_s82/I1</td>
</tr>
<tr>
<td>7.818</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8655_s82/F</td>
</tr>
<tr>
<td>8.056</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8655_s117/I0</td>
</tr>
<tr>
<td>8.573</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8655_s117/F</td>
</tr>
<tr>
<td>8.810</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8655_s76/I1</td>
</tr>
<tr>
<td>9.365</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8655_s76/F</td>
</tr>
<tr>
<td>9.602</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8941_s46/I1</td>
</tr>
<tr>
<td>10.157</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8941_s46/F</td>
</tr>
<tr>
<td>10.394</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8941_s45/I0</td>
</tr>
<tr>
<td>10.911</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8941_s45/F</td>
</tr>
<tr>
<td>11.148</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/c_state_2_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>canclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>canclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>440</td>
<td>canclk_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/c_state_2_s1/CLK</td>
</tr>
<tr>
<td>10.828</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_canc_top/u_canc_0/u_cbsp_0/c_state_2_s1</td>
</tr>
<tr>
<td>10.793</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/c_state_2_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.972, 67.788%; route: 3.081, 29.956%; tC2Q: 0.232, 2.256%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.355</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.148</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.793</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_canc_top/u_canc_0/u_cregs_0/phseg2_nom_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/txstuffcntr_tot_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>canclk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1644</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cregs_0/phseg2_nom_0_s0/CLK</td>
</tr>
<tr>
<td>1.095</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>u_canc_top/u_canc_0/u_cregs_0/phseg2_nom_0_s0/Q</td>
</tr>
<tr>
<td>1.332</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_pre_nom_0_s/I0</td>
</tr>
<tr>
<td>1.881</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_pre_nom_0_s/COUT</td>
</tr>
<tr>
<td>1.881</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_pre_nom_1_s/CIN</td>
</tr>
<tr>
<td>2.351</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_pre_nom_1_s/SUM</td>
</tr>
<tr>
<td>2.588</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_post_nom_4_s1/I1</td>
</tr>
<tr>
<td>3.143</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_post_nom_4_s1/F</td>
</tr>
<tr>
<td>3.380</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_post_nom_5_s1/I0</td>
</tr>
<tr>
<td>3.897</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_post_nom_5_s1/F</td>
</tr>
<tr>
<td>4.134</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_post_nom_5_s0/I1</td>
</tr>
<tr>
<td>4.688</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_post_nom_5_s0/F</td>
</tr>
<tr>
<td>4.925</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/phseg2_adj_nom_5_s/I1</td>
</tr>
<tr>
<td>5.480</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/phseg2_adj_nom_5_s/SUM</td>
</tr>
<tr>
<td>5.717</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8655_s104/I1</td>
</tr>
<tr>
<td>6.272</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8655_s104/F</td>
</tr>
<tr>
<td>6.509</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8655_s90/I0</td>
</tr>
<tr>
<td>7.026</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8655_s90/F</td>
</tr>
<tr>
<td>7.263</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8655_s82/I1</td>
</tr>
<tr>
<td>7.818</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8655_s82/F</td>
</tr>
<tr>
<td>8.056</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8655_s117/I0</td>
</tr>
<tr>
<td>8.573</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8655_s117/F</td>
</tr>
<tr>
<td>8.810</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/txstuffcntr_tot_2_s11/I1</td>
</tr>
<tr>
<td>9.365</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/txstuffcntr_tot_2_s11/F</td>
</tr>
<tr>
<td>9.602</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8582_s85/I1</td>
</tr>
<tr>
<td>10.157</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8582_s85/F</td>
</tr>
<tr>
<td>10.394</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8582_s84/I0</td>
</tr>
<tr>
<td>10.911</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8582_s84/F</td>
</tr>
<tr>
<td>11.148</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/txstuffcntr_tot_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>canclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>canclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>440</td>
<td>canclk_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/txstuffcntr_tot_0_s0/CLK</td>
</tr>
<tr>
<td>10.828</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_canc_top/u_canc_0/u_cbsp_0/txstuffcntr_tot_0_s0</td>
</tr>
<tr>
<td>10.793</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/txstuffcntr_tot_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.972, 67.788%; route: 3.081, 29.956%; tC2Q: 0.232, 2.256%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
