;redcode
;assert 1
	SPL 0, <922
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD #0, -92
	ADD 12, @10
	SUB #72, @200
	SLT 321, 40
	SUB @0, @2
	SUB #72, @200
	SPL 0, <922
	SUB @-127, 109
	SLT -7, <-30
	JMP @12, #200
	ADD 12, @10
	ADD @127, 106
	SUB @121, 106
	SUB @-127, 109
	CMP -7, -930
	ADD @-30, 9
	SLT -7, <-30
	JMP @12, #200
	SUB <527, 101
	JMN @72, #300
	MOV #72, @200
	ADD @3, 0
	SUB @0, @2
	SPL 0, <922
	SUB 12, @10
	SPL -207, @-120
	ADD 12, @10
	JMZ 210, 60
	ADD @-30, 9
	MOV -12, @18
	CMP -12, @18
	CMP #72, @200
	SUB 12, @10
	ADD @-30, 9
	DAT <72, <-300
	DAT <72, <300
	SUB <127, 181
	DAT <72, <300
	SLT 621, -9
	DAT <72, <300
	SLT 721, -9
	SUB #72, @200
	SPL 0, <922
	JMN -1, <-890
	SPL 0, <922
	SLT #-300, 90
	SPL 0, <922
