// Seed: 3789794081
module module_0 (
    input wand id_0,
    input tri1 id_1
);
  always @(posedge 1'b0 or negedge id_0) id_3 = id_1 == id_1;
  module_2(
      id_3, id_3
  ); id_4 :
  assert property (@(posedge id_4) 1)
  else $display(1);
  wire id_5;
endmodule
module module_1 (
    input  wor   id_0,
    output tri1  id_1,
    input  uwire id_2
);
  wire id_4 = id_2;
  tri id_5 = 1, id_6, id_7, id_8;
  module_0(
      id_2, id_0
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire  id_3;
  uwire id_4 = id_4 - 1;
endmodule
