// Seed: 908120425
module module_0 (
    output wor  id_0,
    output tri1 id_1,
    output tri1 id_2
);
  id_4(
      .id_0(1 - !1), .id_1(id_1), .id_2(id_1), .id_3(1), .id_4(id_1), .id_5(id_0)
  );
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    input supply0 id_2,
    output uwire id_3,
    output wor id_4,
    input uwire id_5,
    input uwire id_6,
    input tri id_7,
    input wor id_8,
    input uwire id_9,
    output wand id_10,
    input supply0 id_11,
    output supply0 id_12,
    input supply1 id_13,
    output supply0 id_14,
    input tri0 id_15,
    output tri id_16
);
  wire id_18;
  module_0 modCall_1 (
      id_4,
      id_16,
      id_4
  );
  wire id_19 = ~id_8;
endmodule
