
---------- Begin Simulation Statistics ----------
final_tick                                14446695000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    358                       # Simulator instruction rate (inst/s)
host_mem_usage                                8013300                       # Number of bytes of host memory used
host_op_rate                                      366                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23696.10                       # Real time elapsed on the host
host_tick_rate                                 456062                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8476812                       # Number of instructions simulated
sim_ops                                       8671991                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.010807                       # Number of seconds simulated
sim_ticks                                 10806900000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.732992                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  415935                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               425583                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                569                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4799                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            434045                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4088                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4890                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              802                       # Number of indirect misses.
system.cpu.branchPred.lookups                  473657                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   15176                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          694                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2898543                       # Number of instructions committed
system.cpu.committedOps                       2944511                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.151011                       # CPI: cycles per instruction
system.cpu.discardedOps                         11729                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1622017                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             95110                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           784963                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2839050                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.317358                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      509                       # number of quiesce instructions executed
system.cpu.numCycles                          9133342                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       509                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2035617     69.13%     69.13% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1664      0.06%     69.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::MemRead                 102046      3.47%     72.65% # Class of committed instruction
system.cpu.op_class_0::MemWrite                805184     27.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2944511                       # Class of committed instruction
system.cpu.quiesceCycles                      8157698                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6294292                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1292                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5187                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        746723                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              234280                       # Transaction distribution
system.membus.trans_dist::ReadResp             239425                       # Transaction distribution
system.membus.trans_dist::WriteReq             139145                       # Transaction distribution
system.membus.trans_dist::WriteResp            139145                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          329                       # Transaction distribution
system.membus.trans_dist::WriteClean               78                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4765                       # Transaction distribution
system.membus.trans_dist::ReadExReq               181                       # Transaction distribution
system.membus.trans_dist::ReadExResp              181                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           4776                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           370                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       368146                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        368146                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        14102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        14102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2136                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       737957                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8422                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       748573                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       736292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       736292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1498967                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       305600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       305600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        59712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        11753                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        77337                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     23561084                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     23561084                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23944021                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1115251                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001172                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.034213                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1113944     99.88%     99.88% # Request fanout histogram
system.membus.snoop_fanout::1                    1307      0.12%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1115251                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1887826444                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            10700874                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            13655124                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2171875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            8950070                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1436658180                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy           24842500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      6064274                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1516068                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      7580342                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1516068                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      6064274                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      7580342                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      7580342                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      7580342                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     15160684                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       278528                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       278528                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       481429                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       481429                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4942                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         8422                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        45088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1441794                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1445890                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1519914                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7766                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        11753                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       721268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     23068676                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     23134212                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     24195429                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2563553750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             23.7                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2056963373                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1317781000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      6064274                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4548205                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      6064274                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     16676753                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      6064274                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4548205                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10612479                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      6064274                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10612479                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10612479                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     27289232                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4548205                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10612479                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       15160684                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4548205                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1563816                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6112021                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4548205                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     15160684                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1563816                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      21272705                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       233746                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       233746                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       134400                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       134400                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        14352                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       718850                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       736292                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       459124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     23003140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     23561084                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       454417                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       454417    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       454417                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1071574875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1303119000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma        65536                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12309408                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3005672                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1108710916                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     24257095                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma      6064274                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1139032285                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     30321369                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     30355791                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     60677160                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1139032285                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     54612886                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma      6064274                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1199709445                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     17235972                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8257536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     25624580                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10092544                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     14811140                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     24903684                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4308993                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       258048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4571137                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2523136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       462849                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2985985                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      6064274                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1594904367                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    764098493                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      6064274                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2371131407                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    933898158                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1370526238                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2304424396                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      6064274                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2528802524                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2134624730                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      6064274                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4675555802                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       305664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       307264                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       305664                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       305664                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         4776                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         4801                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     28284152                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       148054                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       28432205                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     28284152                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     28284152                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     28284152                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       148054                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      28432205                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       196980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     14745604                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          33664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14993148                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        26048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8257536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8627648                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       230401                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             526                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              234272                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          407                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       129024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             134807                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     18227244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1364461964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1563816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3115047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1387368070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2410312                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     24257095                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    764098493                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      6064274                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1516068                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            798346242                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2410312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     42484339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2128560457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      6064274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1516068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1563816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3115047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2185714312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       407.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      7176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    359245.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       524.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000877358250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          179                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          179                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              422270                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             143461                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      234272                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     134807                       # Number of write requests accepted
system.mem_ctrls.readBursts                    234272                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   134807                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    182                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8413                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.59                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.80                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7548255835                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1170450000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13693118335                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32245.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58495.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       197                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   218333                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  125524                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                234270                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               134807                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     723                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     618                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  206298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  23702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    400                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        25050                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    942.527106                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   869.424948                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   230.360542                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          541      2.16%      2.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          648      2.59%      4.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          390      1.56%      6.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          358      1.43%      7.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          423      1.69%      9.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          342      1.37%     10.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          427      1.70%     12.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          380      1.52%     14.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        21541     85.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        25050                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          179                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1307.821229                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    957.451569                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             47     26.26%     26.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.56%     26.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           46     25.70%     52.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.56%     53.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           73     40.78%     93.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            5      2.79%     96.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            5      2.79%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4032-4095            1      0.56%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           179                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          179                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     753.150838                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    428.166271                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    425.051252                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             30     16.76%     16.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             3      1.68%     18.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             7      3.91%     22.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.56%     22.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      2.23%     25.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.56%     25.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            3      1.68%     27.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.56%     27.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.56%     28.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.56%     29.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            2      1.12%     30.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.56%     30.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           10      5.59%     36.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          114     63.69%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           179                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14981760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11648                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8628096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14993148                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8627648                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1386.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       798.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1387.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    798.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   10806550000                       # Total gap between requests
system.mem_ctrls.avgGap                      29279.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       196980                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14734084                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        33536                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        27456                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8257536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 18227243.705410432070                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1363395978.495220661163                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1563815.710333213210                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3103202.583534593694                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2540599.061710573733                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 24257095.004117742181                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 764098492.629708886147                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 6064273.751029435545                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1427236.302732513519                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       230401                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          526                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          407                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       129024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    181295690                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  13470656670                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18263830                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     22902145                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  10782349315                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   4528017125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 184357881500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma    683982000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     48004625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58862.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58466.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     68920.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43540.20                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  26492258.76                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1105472.93                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1428865.03                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    667951.17                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    187518.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5846015035                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    584640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4378377965                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1018                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           509                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10017195.726916                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    10245015.595652                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          509    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1195375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    211941750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             509                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9347942375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   5098752625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1433884                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1433884                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1433884                       # number of overall hits
system.cpu.icache.overall_hits::total         1433884                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4776                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4776                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4776                       # number of overall misses
system.cpu.icache.overall_misses::total          4776                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    209120625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    209120625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    209120625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    209120625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1438660                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1438660                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1438660                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1438660                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003320                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003320                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003320                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003320                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43785.725503                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43785.725503                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43785.725503                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43785.725503                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         4776                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4776                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4776                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4776                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    201740750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    201740750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    201740750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    201740750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003320                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003320                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003320                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003320                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42240.525544                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42240.525544                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42240.525544                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42240.525544                       # average overall mshr miss latency
system.cpu.icache.replacements                   4551                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1433884                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1433884                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4776                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4776                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    209120625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    209120625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1438660                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1438660                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003320                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003320                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43785.725503                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43785.725503                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4776                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4776                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    201740750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    201740750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003320                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003320                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42240.525544                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42240.525544                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           441.875800                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1490471                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4551                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            327.504065                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   441.875800                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.863039                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.863039                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          394                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2882095                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2882095                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       166908                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           166908                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       166908                       # number of overall hits
system.cpu.dcache.overall_hits::total          166908                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          707                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            707                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          707                       # number of overall misses
system.cpu.dcache.overall_misses::total           707                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     53778375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     53778375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     53778375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     53778375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       167615                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       167615                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       167615                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       167615                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004218                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004218                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004218                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004218                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76065.594059                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76065.594059                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76065.594059                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76065.594059                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          329                       # number of writebacks
system.cpu.dcache.writebacks::total               329                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          156                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          156                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          156                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          156                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          551                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          551                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          551                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          551                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5279                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5279                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     41194000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     41194000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     41194000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     41194000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     11625875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     11625875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003287                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003287                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003287                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003287                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74762.250454                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74762.250454                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74762.250454                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74762.250454                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2202.287365                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2202.287365                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    543                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       103323                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          103323                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          401                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           401                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     29967750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     29967750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       103724                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       103724                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003866                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003866                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74732.543641                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74732.543641                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           31                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           31                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          370                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          370                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          534                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          534                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     27405250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     27405250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     11625875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     11625875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003567                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003567                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74068.243243                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74068.243243                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21771.301498                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21771.301498                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        63585                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          63585                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          306                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          306                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     23810625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     23810625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        63891                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        63891                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004789                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004789                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77812.500000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77812.500000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          125                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          125                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          181                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          181                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4745                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4745                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     13788750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     13788750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002833                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002833                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76180.939227                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76180.939227                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       368146                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       368146                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3846144625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3846144625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10447.335093                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10447.335093                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        60810                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        60810                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       307336                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       307336                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3706563694                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3706563694                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12060.297830                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12060.297830                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           498.842506                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               12197                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               621                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.640902                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   498.842506                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.974302                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.974302                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          272                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          141                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3616179                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3616179                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  14446695000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                14446971250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    358                       # Simulator instruction rate (inst/s)
host_mem_usage                                8013300                       # Number of bytes of host memory used
host_op_rate                                      366                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23696.19                       # Real time elapsed on the host
host_tick_rate                                 456072                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8476821                       # Number of instructions simulated
sim_ops                                       8672006                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.010807                       # Number of seconds simulated
sim_ticks                                 10807176250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.732544                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  415937                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               425587                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                570                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4801                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            434045                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4088                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4890                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              802                       # Number of indirect misses.
system.cpu.branchPred.lookups                  473664                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   15179                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          694                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2898552                       # Number of instructions committed
system.cpu.committedOps                       2944526                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.151154                       # CPI: cycles per instruction
system.cpu.discardedOps                         11736                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1622036                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             95110                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           784966                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2839430                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.317344                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      509                       # number of quiesce instructions executed
system.cpu.numCycles                          9133784                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       509                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2035625     69.13%     69.13% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1664      0.06%     69.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::MemRead                 102052      3.47%     72.65% # Class of committed instruction
system.cpu.op_class_0::MemWrite                805184     27.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2944526                       # Class of committed instruction
system.cpu.quiesceCycles                      8157698                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6294354                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1293                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5191                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        746732                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              234280                       # Transaction distribution
system.membus.trans_dist::ReadResp             239430                       # Transaction distribution
system.membus.trans_dist::WriteReq             139145                       # Transaction distribution
system.membus.trans_dist::WriteResp            139145                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          331                       # Transaction distribution
system.membus.trans_dist::WriteClean               78                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4768                       # Transaction distribution
system.membus.trans_dist::ReadExReq               181                       # Transaction distribution
system.membus.trans_dist::ReadExResp              181                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           4778                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           372                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       368146                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        368146                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        14110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        14110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2136                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       737963                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8422                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       748579                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       736292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       736292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1498981                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       305792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       305792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        59968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        11753                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        77593                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     23561084                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     23561084                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23944469                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1115255                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001172                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.034213                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1113948     99.88%     99.88% # Request fanout histogram
system.membus.snoop_fanout::1                    1307      0.12%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1115255                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1887840444                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            10700874                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            13662499                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2171875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            8961570                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1436658180                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy           24857500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      6064119                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1516030                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      7580148                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1516030                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      6064119                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      7580148                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      7580148                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      7580148                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     15160297                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       278528                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       278528                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       481429                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       481429                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4942                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         8422                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        45088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1441794                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1445890                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1519914                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7766                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        11753                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       721268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     23068676                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     23134212                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     24195429                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2563553750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             23.7                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2056963373                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1317781000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      6064119                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4548089                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      6064119                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     16676327                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      6064119                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4548089                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10612208                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      6064119                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10612208                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10612208                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     27288534                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4548089                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10612208                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       15160297                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4548089                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1563776                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6111865                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4548089                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     15160297                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1563776                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      21272162                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       233746                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       233746                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       134400                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       134400                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        14352                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       718850                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       736292                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       459124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     23003140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     23561084                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       454417                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       454417    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       454417                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1071574875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1303119000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma        65536                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12309408                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3005672                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1108682576                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     24256475                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma      6064119                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1139003169                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     30320594                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     30355015                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     60675609                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1139003169                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     54611490                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma      6064119                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1199678778                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     17235972                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8257536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     25624580                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10092544                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     14811140                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     24903684                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4308993                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       258048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4571137                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2523136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       462849                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2985985                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      6064119                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1594863598                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    764078961                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      6064119                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2371070797                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    933874286                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1370491205                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2304365490                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      6064119                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2528737884                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2134570166                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      6064119                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4675436287                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       305792                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       307392                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       305792                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       305792                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         4778                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         4803                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     28295273                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       148050                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       28443323                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     28295273                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     28295273                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     28295273                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       148050                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      28443323                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       196980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     14745604                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          33792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14993276                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        26176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8257536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8627776                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       230401                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             528                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              234274                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          409                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       129024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             134809                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     18226778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1364427086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1563776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3126811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1387344451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2422094                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     24256475                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    764078961                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      6064119                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1516030                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            798337679                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2422094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     42483253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2128506047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      6064119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1516030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1563776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3126811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2185682130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       409.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      7176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    359245.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       526.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000877358250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          179                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          179                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              422276                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             143461                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      234274                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     134809                       # Number of write requests accepted
system.mem_ctrls.readBursts                    234274                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   134809                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    182                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8413                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.59                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.80                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7548255835                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1170460000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13693170835                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32244.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58494.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       197                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   218335                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  125524                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                234272                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               134809                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     725                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     618                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  206298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  23702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    400                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        25050                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    942.527106                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   869.424948                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   230.360542                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          541      2.16%      2.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          648      2.59%      4.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          390      1.56%      6.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          358      1.43%      7.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          423      1.69%      9.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          342      1.37%     10.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          427      1.70%     12.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          380      1.52%     14.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        21541     85.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        25050                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          179                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1307.821229                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    957.451569                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             47     26.26%     26.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.56%     26.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           46     25.70%     52.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.56%     53.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           73     40.78%     93.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            5      2.79%     96.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            5      2.79%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4032-4095            1      0.56%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           179                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          179                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     753.150838                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    428.166271                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    425.051252                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             30     16.76%     16.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             3      1.68%     18.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             7      3.91%     22.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.56%     22.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      2.23%     25.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.56%     25.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            3      1.68%     27.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.56%     27.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.56%     28.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.56%     29.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            2      1.12%     30.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.56%     30.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           10      5.59%     36.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          114     63.69%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           179                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14981888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11648                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8628096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14993276                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8627776                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1386.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       798.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1387.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    798.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   10807121250                       # Total gap between requests
system.mem_ctrls.avgGap                      29281.01                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       196980                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14734084                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        33664                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        27456                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8257536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 18226777.785732883960                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1363361127.750646352768                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1563775.736515817465                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3114967.242252572905                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2540534.119631851092                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 24256474.951077070087                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 764078960.958927631378                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 6064118.737769267522                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1427199.820119524840                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       230401                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          528                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          409                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       129024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    181295690                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  13470656670                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18263830                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     22954645                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  10782349315                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   4528017125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 184357881500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma    683982000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     48004625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58862.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58466.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     68920.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43474.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  26362712.26                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1105472.93                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1428865.03                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    667951.17                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    187518.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5846015035                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    584640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4378654215                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1018                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           509                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10017195.726916                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    10245015.595652                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          509    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1195375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    211941750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             509                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9348218625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   5098752625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1433896                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1433896                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1433896                       # number of overall hits
system.cpu.icache.overall_hits::total         1433896                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4778                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4778                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4778                       # number of overall misses
system.cpu.icache.overall_misses::total          4778                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    209251250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    209251250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    209251250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    209251250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1438674                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1438674                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1438674                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1438674                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003321                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003321                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003321                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003321                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43794.736291                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43794.736291                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43794.736291                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43794.736291                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         4778                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4778                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4778                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4778                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    201866250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    201866250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    201866250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    201866250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003321                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003321                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003321                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003321                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42249.110506                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42249.110506                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42249.110506                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42249.110506                       # average overall mshr miss latency
system.cpu.icache.replacements                   4554                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1433896                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1433896                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4778                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4778                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    209251250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    209251250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1438674                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1438674                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003321                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003321                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43794.736291                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43794.736291                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4778                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4778                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    201866250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    201866250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003321                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003321                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42249.110506                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42249.110506                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           441.875854                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3018812                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4998                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            604.004002                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   441.875854                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.863039                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.863039                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          393                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2882126                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2882126                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       166912                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           166912                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       166912                       # number of overall hits
system.cpu.dcache.overall_hits::total          166912                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          709                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            709                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          709                       # number of overall misses
system.cpu.dcache.overall_misses::total           709                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     53898375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     53898375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     53898375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     53898375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       167621                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       167621                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       167621                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       167621                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004230                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004230                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004230                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004230                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76020.275035                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76020.275035                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76020.275035                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76020.275035                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          331                       # number of writebacks
system.cpu.dcache.writebacks::total               331                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          156                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          156                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          156                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          156                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          553                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          553                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          553                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          553                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5279                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5279                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     41311250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     41311250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     41311250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     41311250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     11625875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     11625875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003299                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003299                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003299                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003299                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74703.887884                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74703.887884                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74703.887884                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74703.887884                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2202.287365                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2202.287365                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    545                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       103327                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          103327                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          403                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           403                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     30087750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     30087750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       103730                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       103730                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003885                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003885                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74659.429280                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74659.429280                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           31                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           31                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          372                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          372                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          534                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          534                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     27522500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     27522500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     11625875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     11625875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003586                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003586                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73985.215054                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73985.215054                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21771.301498                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21771.301498                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        63585                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          63585                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          306                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          306                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     23810625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     23810625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        63891                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        63891                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004789                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004789                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77812.500000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77812.500000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          125                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          125                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          181                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          181                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4745                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4745                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     13788750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     13788750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002833                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002833                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76180.939227                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76180.939227                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       368146                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       368146                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3846144625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3846144625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10447.335093                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10447.335093                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        60810                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        60810                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       307336                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       307336                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3706563694                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3706563694                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12060.297830                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12060.297830                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           498.841053                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              171888                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1065                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            161.397183                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   498.841053                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.974299                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.974299                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          271                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          140                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3616205                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3616205                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  14446971250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
