	component Sistema_Epy is
		port (
			clk_clk                      : in    std_logic                     := 'X';             -- clk
			clk_sdram_clk                : out   std_logic;                                        -- clk
			reset_reset_n                : in    std_logic                     := 'X';             -- reset_n
			sdram_wire_addr              : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_wire_ba                : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_wire_cas_n             : out   std_logic;                                        -- cas_n
			sdram_wire_cke               : out   std_logic;                                        -- cke
			sdram_wire_cs_n              : out   std_logic;                                        -- cs_n
			sdram_wire_dq                : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_wire_dqm               : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_wire_ras_n             : out   std_logic;                                        -- ras_n
			sdram_wire_we_n              : out   std_logic;                                        -- we_n
			uart_rxd                     : in    std_logic                     := 'X';             -- rxd
			uart_txd                     : out   std_logic;                                        -- txd
			vga_external_interface_CLK   : out   std_logic;                                        -- CLK
			vga_external_interface_HS    : out   std_logic;                                        -- HS
			vga_external_interface_VS    : out   std_logic;                                        -- VS
			vga_external_interface_BLANK : out   std_logic;                                        -- BLANK
			vga_external_interface_SYNC  : out   std_logic;                                        -- SYNC
			vga_external_interface_R     : out   std_logic_vector(7 downto 0);                     -- R
			vga_external_interface_G     : out   std_logic_vector(7 downto 0);                     -- G
			vga_external_interface_B     : out   std_logic_vector(7 downto 0)                      -- B
		);
	end component Sistema_Epy;

