library ieee;
use ieee.std_logic_1164.all;
library work;
use work.Gates.all;

entity bit_reversal is
port ( inp : in std_logic_vector(7 downto 0);
		 enable : in std_logic;
		 oup : out std_logic_vector(7 downto 0)
		);
end entity;

architecture body_BR of bit_reversal is

begin

	process(inp,enable,oup)

	begin
			if(enable ='1') then
					oup(7 downto 0) => inp(0 to 7);
			else
					oup(7 downto 0) => inp(0 to 7);
			end if;
			
	end process;
	
end architecture;