Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Nov 18 09:39:40 2023
| Host         : Simulacion10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file c_uart_top_timing_summary_routed.rpt -pb c_uart_top_timing_summary_routed.pb -rpx c_uart_top_timing_summary_routed.rpx -warn_on_violation
| Design       : c_uart_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (29)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (59)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (29)
-------------------------
 There are 29 register/latch pins with no clock driven by root clock pin: U_CLOCK/UART_CLK_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (59)
-------------------------------------------------
 There are 59 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.623        0.000                      0                   33        0.313        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.623        0.000                      0                   33        0.313        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.623ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.313ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.623ns  (required time - arrival time)
  Source:                 U_CLOCK/ucounter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/ucounter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.379ns  (logic 2.244ns (41.717%)  route 3.135ns (58.283%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.627     5.148    U_CLOCK/clock
    SLICE_X3Y18          FDCE                                         r  U_CLOCK/ucounter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 f  U_CLOCK/ucounter_reg[26]/Q
                         net (fo=2, routed)           1.216     6.821    U_CLOCK/ucounter_reg[26]
    SLICE_X2Y12          LUT4 (Prop_lut4_I1_O)        0.124     6.945 r  U_CLOCK/UART_CLK_i_9/O
                         net (fo=1, routed)           0.663     7.608    U_CLOCK/UART_CLK_i_9_n_0
    SLICE_X2Y13          LUT5 (Prop_lut5_I4_O)        0.124     7.732 f  U_CLOCK/UART_CLK_i_5/O
                         net (fo=34, routed)          1.255     8.987    U_CLOCK/UART_CLK_i_5_n_0
    SLICE_X3Y12          LUT5 (Prop_lut5_I1_O)        0.124     9.111 r  U_CLOCK/ucounter[0]_i_4/O
                         net (fo=1, routed)           0.000     9.111    U_CLOCK/ucounter[0]_i_4_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.509 r  U_CLOCK/ucounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.509    U_CLOCK/ucounter_reg[0]_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.623 r  U_CLOCK/ucounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.623    U_CLOCK/ucounter_reg[4]_i_1_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.737 r  U_CLOCK/ucounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.737    U_CLOCK/ucounter_reg[8]_i_1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.851 r  U_CLOCK/ucounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.851    U_CLOCK/ucounter_reg[12]_i_1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.965 r  U_CLOCK/ucounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.965    U_CLOCK/ucounter_reg[16]_i_1_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.079 r  U_CLOCK/ucounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.079    U_CLOCK/ucounter_reg[20]_i_1_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.193 r  U_CLOCK/ucounter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.193    U_CLOCK/ucounter_reg[24]_i_1_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.527 r  U_CLOCK/ucounter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.527    U_CLOCK/ucounter_reg[28]_i_1_n_6
    SLICE_X3Y19          FDCE                                         r  U_CLOCK/ucounter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    U_CLOCK/clock
    SLICE_X3Y19          FDCE                                         r  U_CLOCK/ucounter_reg[29]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y19          FDCE (Setup_fdce_C_D)        0.062    15.150    U_CLOCK/ucounter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -10.527    
  -------------------------------------------------------------------
                         slack                                  4.623    

Slack (MET) :             4.644ns  (required time - arrival time)
  Source:                 U_CLOCK/ucounter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/ucounter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.358ns  (logic 2.223ns (41.489%)  route 3.135ns (58.511%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.627     5.148    U_CLOCK/clock
    SLICE_X3Y18          FDCE                                         r  U_CLOCK/ucounter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 f  U_CLOCK/ucounter_reg[26]/Q
                         net (fo=2, routed)           1.216     6.821    U_CLOCK/ucounter_reg[26]
    SLICE_X2Y12          LUT4 (Prop_lut4_I1_O)        0.124     6.945 r  U_CLOCK/UART_CLK_i_9/O
                         net (fo=1, routed)           0.663     7.608    U_CLOCK/UART_CLK_i_9_n_0
    SLICE_X2Y13          LUT5 (Prop_lut5_I4_O)        0.124     7.732 f  U_CLOCK/UART_CLK_i_5/O
                         net (fo=34, routed)          1.255     8.987    U_CLOCK/UART_CLK_i_5_n_0
    SLICE_X3Y12          LUT5 (Prop_lut5_I1_O)        0.124     9.111 r  U_CLOCK/ucounter[0]_i_4/O
                         net (fo=1, routed)           0.000     9.111    U_CLOCK/ucounter[0]_i_4_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.509 r  U_CLOCK/ucounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.509    U_CLOCK/ucounter_reg[0]_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.623 r  U_CLOCK/ucounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.623    U_CLOCK/ucounter_reg[4]_i_1_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.737 r  U_CLOCK/ucounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.737    U_CLOCK/ucounter_reg[8]_i_1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.851 r  U_CLOCK/ucounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.851    U_CLOCK/ucounter_reg[12]_i_1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.965 r  U_CLOCK/ucounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.965    U_CLOCK/ucounter_reg[16]_i_1_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.079 r  U_CLOCK/ucounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.079    U_CLOCK/ucounter_reg[20]_i_1_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.193 r  U_CLOCK/ucounter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.193    U_CLOCK/ucounter_reg[24]_i_1_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.506 r  U_CLOCK/ucounter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.506    U_CLOCK/ucounter_reg[28]_i_1_n_4
    SLICE_X3Y19          FDCE                                         r  U_CLOCK/ucounter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    U_CLOCK/clock
    SLICE_X3Y19          FDCE                                         r  U_CLOCK/ucounter_reg[31]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y19          FDCE (Setup_fdce_C_D)        0.062    15.150    U_CLOCK/ucounter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -10.506    
  -------------------------------------------------------------------
                         slack                                  4.644    

Slack (MET) :             4.718ns  (required time - arrival time)
  Source:                 U_CLOCK/ucounter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/ucounter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 2.149ns (40.669%)  route 3.135ns (59.331%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.627     5.148    U_CLOCK/clock
    SLICE_X3Y18          FDCE                                         r  U_CLOCK/ucounter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 f  U_CLOCK/ucounter_reg[26]/Q
                         net (fo=2, routed)           1.216     6.821    U_CLOCK/ucounter_reg[26]
    SLICE_X2Y12          LUT4 (Prop_lut4_I1_O)        0.124     6.945 r  U_CLOCK/UART_CLK_i_9/O
                         net (fo=1, routed)           0.663     7.608    U_CLOCK/UART_CLK_i_9_n_0
    SLICE_X2Y13          LUT5 (Prop_lut5_I4_O)        0.124     7.732 f  U_CLOCK/UART_CLK_i_5/O
                         net (fo=34, routed)          1.255     8.987    U_CLOCK/UART_CLK_i_5_n_0
    SLICE_X3Y12          LUT5 (Prop_lut5_I1_O)        0.124     9.111 r  U_CLOCK/ucounter[0]_i_4/O
                         net (fo=1, routed)           0.000     9.111    U_CLOCK/ucounter[0]_i_4_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.509 r  U_CLOCK/ucounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.509    U_CLOCK/ucounter_reg[0]_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.623 r  U_CLOCK/ucounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.623    U_CLOCK/ucounter_reg[4]_i_1_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.737 r  U_CLOCK/ucounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.737    U_CLOCK/ucounter_reg[8]_i_1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.851 r  U_CLOCK/ucounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.851    U_CLOCK/ucounter_reg[12]_i_1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.965 r  U_CLOCK/ucounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.965    U_CLOCK/ucounter_reg[16]_i_1_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.079 r  U_CLOCK/ucounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.079    U_CLOCK/ucounter_reg[20]_i_1_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.193 r  U_CLOCK/ucounter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.193    U_CLOCK/ucounter_reg[24]_i_1_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.432 r  U_CLOCK/ucounter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.432    U_CLOCK/ucounter_reg[28]_i_1_n_5
    SLICE_X3Y19          FDCE                                         r  U_CLOCK/ucounter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    U_CLOCK/clock
    SLICE_X3Y19          FDCE                                         r  U_CLOCK/ucounter_reg[30]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y19          FDCE (Setup_fdce_C_D)        0.062    15.150    U_CLOCK/ucounter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -10.432    
  -------------------------------------------------------------------
                         slack                                  4.718    

Slack (MET) :             4.734ns  (required time - arrival time)
  Source:                 U_CLOCK/ucounter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/ucounter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.268ns  (logic 2.133ns (40.489%)  route 3.135ns (59.511%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.627     5.148    U_CLOCK/clock
    SLICE_X3Y18          FDCE                                         r  U_CLOCK/ucounter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 f  U_CLOCK/ucounter_reg[26]/Q
                         net (fo=2, routed)           1.216     6.821    U_CLOCK/ucounter_reg[26]
    SLICE_X2Y12          LUT4 (Prop_lut4_I1_O)        0.124     6.945 r  U_CLOCK/UART_CLK_i_9/O
                         net (fo=1, routed)           0.663     7.608    U_CLOCK/UART_CLK_i_9_n_0
    SLICE_X2Y13          LUT5 (Prop_lut5_I4_O)        0.124     7.732 f  U_CLOCK/UART_CLK_i_5/O
                         net (fo=34, routed)          1.255     8.987    U_CLOCK/UART_CLK_i_5_n_0
    SLICE_X3Y12          LUT5 (Prop_lut5_I1_O)        0.124     9.111 r  U_CLOCK/ucounter[0]_i_4/O
                         net (fo=1, routed)           0.000     9.111    U_CLOCK/ucounter[0]_i_4_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.509 r  U_CLOCK/ucounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.509    U_CLOCK/ucounter_reg[0]_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.623 r  U_CLOCK/ucounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.623    U_CLOCK/ucounter_reg[4]_i_1_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.737 r  U_CLOCK/ucounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.737    U_CLOCK/ucounter_reg[8]_i_1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.851 r  U_CLOCK/ucounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.851    U_CLOCK/ucounter_reg[12]_i_1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.965 r  U_CLOCK/ucounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.965    U_CLOCK/ucounter_reg[16]_i_1_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.079 r  U_CLOCK/ucounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.079    U_CLOCK/ucounter_reg[20]_i_1_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.193 r  U_CLOCK/ucounter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.193    U_CLOCK/ucounter_reg[24]_i_1_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.416 r  U_CLOCK/ucounter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.416    U_CLOCK/ucounter_reg[28]_i_1_n_7
    SLICE_X3Y19          FDCE                                         r  U_CLOCK/ucounter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    U_CLOCK/clock
    SLICE_X3Y19          FDCE                                         r  U_CLOCK/ucounter_reg[28]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y19          FDCE (Setup_fdce_C_D)        0.062    15.150    U_CLOCK/ucounter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -10.416    
  -------------------------------------------------------------------
                         slack                                  4.734    

Slack (MET) :             4.762ns  (required time - arrival time)
  Source:                 U_CLOCK/ucounter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/ucounter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.265ns  (logic 2.130ns (40.455%)  route 3.135ns (59.545%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.627     5.148    U_CLOCK/clock
    SLICE_X3Y18          FDCE                                         r  U_CLOCK/ucounter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 f  U_CLOCK/ucounter_reg[26]/Q
                         net (fo=2, routed)           1.216     6.821    U_CLOCK/ucounter_reg[26]
    SLICE_X2Y12          LUT4 (Prop_lut4_I1_O)        0.124     6.945 r  U_CLOCK/UART_CLK_i_9/O
                         net (fo=1, routed)           0.663     7.608    U_CLOCK/UART_CLK_i_9_n_0
    SLICE_X2Y13          LUT5 (Prop_lut5_I4_O)        0.124     7.732 f  U_CLOCK/UART_CLK_i_5/O
                         net (fo=34, routed)          1.255     8.987    U_CLOCK/UART_CLK_i_5_n_0
    SLICE_X3Y12          LUT5 (Prop_lut5_I1_O)        0.124     9.111 r  U_CLOCK/ucounter[0]_i_4/O
                         net (fo=1, routed)           0.000     9.111    U_CLOCK/ucounter[0]_i_4_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.509 r  U_CLOCK/ucounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.509    U_CLOCK/ucounter_reg[0]_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.623 r  U_CLOCK/ucounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.623    U_CLOCK/ucounter_reg[4]_i_1_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.737 r  U_CLOCK/ucounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.737    U_CLOCK/ucounter_reg[8]_i_1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.851 r  U_CLOCK/ucounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.851    U_CLOCK/ucounter_reg[12]_i_1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.965 r  U_CLOCK/ucounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.965    U_CLOCK/ucounter_reg[16]_i_1_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.079 r  U_CLOCK/ucounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.079    U_CLOCK/ucounter_reg[20]_i_1_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.413 r  U_CLOCK/ucounter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.413    U_CLOCK/ucounter_reg[24]_i_1_n_6
    SLICE_X3Y18          FDCE                                         r  U_CLOCK/ucounter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.509    14.850    U_CLOCK/clock
    SLICE_X3Y18          FDCE                                         r  U_CLOCK/ucounter_reg[25]/C
                         clock pessimism              0.298    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X3Y18          FDCE (Setup_fdce_C_D)        0.062    15.175    U_CLOCK/ucounter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                         -10.413    
  -------------------------------------------------------------------
                         slack                                  4.762    

Slack (MET) :             4.783ns  (required time - arrival time)
  Source:                 U_CLOCK/ucounter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/ucounter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.244ns  (logic 2.109ns (40.217%)  route 3.135ns (59.783%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.627     5.148    U_CLOCK/clock
    SLICE_X3Y18          FDCE                                         r  U_CLOCK/ucounter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 f  U_CLOCK/ucounter_reg[26]/Q
                         net (fo=2, routed)           1.216     6.821    U_CLOCK/ucounter_reg[26]
    SLICE_X2Y12          LUT4 (Prop_lut4_I1_O)        0.124     6.945 r  U_CLOCK/UART_CLK_i_9/O
                         net (fo=1, routed)           0.663     7.608    U_CLOCK/UART_CLK_i_9_n_0
    SLICE_X2Y13          LUT5 (Prop_lut5_I4_O)        0.124     7.732 f  U_CLOCK/UART_CLK_i_5/O
                         net (fo=34, routed)          1.255     8.987    U_CLOCK/UART_CLK_i_5_n_0
    SLICE_X3Y12          LUT5 (Prop_lut5_I1_O)        0.124     9.111 r  U_CLOCK/ucounter[0]_i_4/O
                         net (fo=1, routed)           0.000     9.111    U_CLOCK/ucounter[0]_i_4_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.509 r  U_CLOCK/ucounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.509    U_CLOCK/ucounter_reg[0]_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.623 r  U_CLOCK/ucounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.623    U_CLOCK/ucounter_reg[4]_i_1_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.737 r  U_CLOCK/ucounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.737    U_CLOCK/ucounter_reg[8]_i_1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.851 r  U_CLOCK/ucounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.851    U_CLOCK/ucounter_reg[12]_i_1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.965 r  U_CLOCK/ucounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.965    U_CLOCK/ucounter_reg[16]_i_1_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.079 r  U_CLOCK/ucounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.079    U_CLOCK/ucounter_reg[20]_i_1_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.392 r  U_CLOCK/ucounter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.392    U_CLOCK/ucounter_reg[24]_i_1_n_4
    SLICE_X3Y18          FDCE                                         r  U_CLOCK/ucounter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.509    14.850    U_CLOCK/clock
    SLICE_X3Y18          FDCE                                         r  U_CLOCK/ucounter_reg[27]/C
                         clock pessimism              0.298    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X3Y18          FDCE (Setup_fdce_C_D)        0.062    15.175    U_CLOCK/ucounter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                         -10.392    
  -------------------------------------------------------------------
                         slack                                  4.783    

Slack (MET) :             4.854ns  (required time - arrival time)
  Source:                 U_CLOCK/ucounter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/ucounter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.151ns  (logic 2.016ns (39.137%)  route 3.135ns (60.863%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.627     5.148    U_CLOCK/clock
    SLICE_X3Y18          FDCE                                         r  U_CLOCK/ucounter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 f  U_CLOCK/ucounter_reg[26]/Q
                         net (fo=2, routed)           1.216     6.821    U_CLOCK/ucounter_reg[26]
    SLICE_X2Y12          LUT4 (Prop_lut4_I1_O)        0.124     6.945 r  U_CLOCK/UART_CLK_i_9/O
                         net (fo=1, routed)           0.663     7.608    U_CLOCK/UART_CLK_i_9_n_0
    SLICE_X2Y13          LUT5 (Prop_lut5_I4_O)        0.124     7.732 f  U_CLOCK/UART_CLK_i_5/O
                         net (fo=34, routed)          1.255     8.987    U_CLOCK/UART_CLK_i_5_n_0
    SLICE_X3Y12          LUT5 (Prop_lut5_I1_O)        0.124     9.111 r  U_CLOCK/ucounter[0]_i_4/O
                         net (fo=1, routed)           0.000     9.111    U_CLOCK/ucounter[0]_i_4_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.509 r  U_CLOCK/ucounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.509    U_CLOCK/ucounter_reg[0]_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.623 r  U_CLOCK/ucounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.623    U_CLOCK/ucounter_reg[4]_i_1_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.737 r  U_CLOCK/ucounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.737    U_CLOCK/ucounter_reg[8]_i_1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.851 r  U_CLOCK/ucounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.851    U_CLOCK/ucounter_reg[12]_i_1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.965 r  U_CLOCK/ucounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.965    U_CLOCK/ucounter_reg[16]_i_1_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.299 r  U_CLOCK/ucounter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.299    U_CLOCK/ucounter_reg[20]_i_1_n_6
    SLICE_X3Y17          FDCE                                         r  U_CLOCK/ucounter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511    14.852    U_CLOCK/clock
    SLICE_X3Y17          FDCE                                         r  U_CLOCK/ucounter_reg[21]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X3Y17          FDCE (Setup_fdce_C_D)        0.062    15.153    U_CLOCK/ucounter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -10.299    
  -------------------------------------------------------------------
                         slack                                  4.854    

Slack (MET) :             4.857ns  (required time - arrival time)
  Source:                 U_CLOCK/ucounter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/ucounter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.170ns  (logic 2.035ns (39.361%)  route 3.135ns (60.639%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.627     5.148    U_CLOCK/clock
    SLICE_X3Y18          FDCE                                         r  U_CLOCK/ucounter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 f  U_CLOCK/ucounter_reg[26]/Q
                         net (fo=2, routed)           1.216     6.821    U_CLOCK/ucounter_reg[26]
    SLICE_X2Y12          LUT4 (Prop_lut4_I1_O)        0.124     6.945 r  U_CLOCK/UART_CLK_i_9/O
                         net (fo=1, routed)           0.663     7.608    U_CLOCK/UART_CLK_i_9_n_0
    SLICE_X2Y13          LUT5 (Prop_lut5_I4_O)        0.124     7.732 f  U_CLOCK/UART_CLK_i_5/O
                         net (fo=34, routed)          1.255     8.987    U_CLOCK/UART_CLK_i_5_n_0
    SLICE_X3Y12          LUT5 (Prop_lut5_I1_O)        0.124     9.111 r  U_CLOCK/ucounter[0]_i_4/O
                         net (fo=1, routed)           0.000     9.111    U_CLOCK/ucounter[0]_i_4_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.509 r  U_CLOCK/ucounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.509    U_CLOCK/ucounter_reg[0]_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.623 r  U_CLOCK/ucounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.623    U_CLOCK/ucounter_reg[4]_i_1_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.737 r  U_CLOCK/ucounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.737    U_CLOCK/ucounter_reg[8]_i_1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.851 r  U_CLOCK/ucounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.851    U_CLOCK/ucounter_reg[12]_i_1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.965 r  U_CLOCK/ucounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.965    U_CLOCK/ucounter_reg[16]_i_1_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.079 r  U_CLOCK/ucounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.079    U_CLOCK/ucounter_reg[20]_i_1_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.318 r  U_CLOCK/ucounter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.318    U_CLOCK/ucounter_reg[24]_i_1_n_5
    SLICE_X3Y18          FDCE                                         r  U_CLOCK/ucounter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.509    14.850    U_CLOCK/clock
    SLICE_X3Y18          FDCE                                         r  U_CLOCK/ucounter_reg[26]/C
                         clock pessimism              0.298    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X3Y18          FDCE (Setup_fdce_C_D)        0.062    15.175    U_CLOCK/ucounter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                         -10.318    
  -------------------------------------------------------------------
                         slack                                  4.857    

Slack (MET) :             4.873ns  (required time - arrival time)
  Source:                 U_CLOCK/ucounter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/ucounter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.154ns  (logic 2.019ns (39.173%)  route 3.135ns (60.827%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.627     5.148    U_CLOCK/clock
    SLICE_X3Y18          FDCE                                         r  U_CLOCK/ucounter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 f  U_CLOCK/ucounter_reg[26]/Q
                         net (fo=2, routed)           1.216     6.821    U_CLOCK/ucounter_reg[26]
    SLICE_X2Y12          LUT4 (Prop_lut4_I1_O)        0.124     6.945 r  U_CLOCK/UART_CLK_i_9/O
                         net (fo=1, routed)           0.663     7.608    U_CLOCK/UART_CLK_i_9_n_0
    SLICE_X2Y13          LUT5 (Prop_lut5_I4_O)        0.124     7.732 f  U_CLOCK/UART_CLK_i_5/O
                         net (fo=34, routed)          1.255     8.987    U_CLOCK/UART_CLK_i_5_n_0
    SLICE_X3Y12          LUT5 (Prop_lut5_I1_O)        0.124     9.111 r  U_CLOCK/ucounter[0]_i_4/O
                         net (fo=1, routed)           0.000     9.111    U_CLOCK/ucounter[0]_i_4_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.509 r  U_CLOCK/ucounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.509    U_CLOCK/ucounter_reg[0]_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.623 r  U_CLOCK/ucounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.623    U_CLOCK/ucounter_reg[4]_i_1_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.737 r  U_CLOCK/ucounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.737    U_CLOCK/ucounter_reg[8]_i_1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.851 r  U_CLOCK/ucounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.851    U_CLOCK/ucounter_reg[12]_i_1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.965 r  U_CLOCK/ucounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.965    U_CLOCK/ucounter_reg[16]_i_1_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.079 r  U_CLOCK/ucounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.079    U_CLOCK/ucounter_reg[20]_i_1_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.302 r  U_CLOCK/ucounter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.302    U_CLOCK/ucounter_reg[24]_i_1_n_7
    SLICE_X3Y18          FDCE                                         r  U_CLOCK/ucounter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.509    14.850    U_CLOCK/clock
    SLICE_X3Y18          FDCE                                         r  U_CLOCK/ucounter_reg[24]/C
                         clock pessimism              0.298    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X3Y18          FDCE (Setup_fdce_C_D)        0.062    15.175    U_CLOCK/ucounter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                         -10.302    
  -------------------------------------------------------------------
                         slack                                  4.873    

Slack (MET) :             4.875ns  (required time - arrival time)
  Source:                 U_CLOCK/ucounter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/ucounter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 1.995ns (38.888%)  route 3.135ns (61.112%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.627     5.148    U_CLOCK/clock
    SLICE_X3Y18          FDCE                                         r  U_CLOCK/ucounter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 f  U_CLOCK/ucounter_reg[26]/Q
                         net (fo=2, routed)           1.216     6.821    U_CLOCK/ucounter_reg[26]
    SLICE_X2Y12          LUT4 (Prop_lut4_I1_O)        0.124     6.945 r  U_CLOCK/UART_CLK_i_9/O
                         net (fo=1, routed)           0.663     7.608    U_CLOCK/UART_CLK_i_9_n_0
    SLICE_X2Y13          LUT5 (Prop_lut5_I4_O)        0.124     7.732 f  U_CLOCK/UART_CLK_i_5/O
                         net (fo=34, routed)          1.255     8.987    U_CLOCK/UART_CLK_i_5_n_0
    SLICE_X3Y12          LUT5 (Prop_lut5_I1_O)        0.124     9.111 r  U_CLOCK/ucounter[0]_i_4/O
                         net (fo=1, routed)           0.000     9.111    U_CLOCK/ucounter[0]_i_4_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.509 r  U_CLOCK/ucounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.509    U_CLOCK/ucounter_reg[0]_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.623 r  U_CLOCK/ucounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.623    U_CLOCK/ucounter_reg[4]_i_1_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.737 r  U_CLOCK/ucounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.737    U_CLOCK/ucounter_reg[8]_i_1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.851 r  U_CLOCK/ucounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.851    U_CLOCK/ucounter_reg[12]_i_1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.965 r  U_CLOCK/ucounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.965    U_CLOCK/ucounter_reg[16]_i_1_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.278 r  U_CLOCK/ucounter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.278    U_CLOCK/ucounter_reg[20]_i_1_n_4
    SLICE_X3Y17          FDCE                                         r  U_CLOCK/ucounter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511    14.852    U_CLOCK/clock
    SLICE_X3Y17          FDCE                                         r  U_CLOCK/ucounter_reg[23]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X3Y17          FDCE (Setup_fdce_C_D)        0.062    15.153    U_CLOCK/ucounter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -10.278    
  -------------------------------------------------------------------
                         slack                                  4.875    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 U_CLOCK/ucounter_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/ucounter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.588     1.471    U_CLOCK/clock
    SLICE_X3Y18          FDCE                                         r  U_CLOCK/ucounter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  U_CLOCK/ucounter_reg[27]/Q
                         net (fo=2, routed)           0.169     1.781    U_CLOCK/ucounter_reg[27]
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.045     1.826 r  U_CLOCK/ucounter[24]_i_2/O
                         net (fo=1, routed)           0.000     1.826    U_CLOCK/ucounter[24]_i_2_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.889 r  U_CLOCK/ucounter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    U_CLOCK/ucounter_reg[24]_i_1_n_4
    SLICE_X3Y18          FDCE                                         r  U_CLOCK/ucounter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.857     1.984    U_CLOCK/clock
    SLICE_X3Y18          FDCE                                         r  U_CLOCK/ucounter_reg[27]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X3Y18          FDCE (Hold_fdce_C_D)         0.105     1.576    U_CLOCK/ucounter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 U_CLOCK/ucounter_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/ucounter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.470    U_CLOCK/clock
    SLICE_X3Y19          FDCE                                         r  U_CLOCK/ucounter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U_CLOCK/ucounter_reg[31]/Q
                         net (fo=2, routed)           0.169     1.780    U_CLOCK/ucounter_reg[31]
    SLICE_X3Y19          LUT5 (Prop_lut5_I0_O)        0.045     1.825 r  U_CLOCK/ucounter[28]_i_2/O
                         net (fo=1, routed)           0.000     1.825    U_CLOCK/ucounter[28]_i_2_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.888 r  U_CLOCK/ucounter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.888    U_CLOCK/ucounter_reg[28]_i_1_n_4
    SLICE_X3Y19          FDCE                                         r  U_CLOCK/ucounter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.856     1.983    U_CLOCK/clock
    SLICE_X3Y19          FDCE                                         r  U_CLOCK/ucounter_reg[31]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X3Y19          FDCE (Hold_fdce_C_D)         0.105     1.575    U_CLOCK/ucounter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 U_CLOCK/ucounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/ucounter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.592     1.475    U_CLOCK/clock
    SLICE_X3Y12          FDCE                                         r  U_CLOCK/ucounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_CLOCK/ucounter_reg[3]/Q
                         net (fo=2, routed)           0.170     1.786    U_CLOCK/ucounter_reg[3]
    SLICE_X3Y12          LUT5 (Prop_lut5_I0_O)        0.045     1.831 r  U_CLOCK/ucounter[0]_i_3/O
                         net (fo=1, routed)           0.000     1.831    U_CLOCK/ucounter[0]_i_3_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.894 r  U_CLOCK/ucounter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    U_CLOCK/ucounter_reg[0]_i_1_n_4
    SLICE_X3Y12          FDCE                                         r  U_CLOCK/ucounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.862     1.989    U_CLOCK/clock
    SLICE_X3Y12          FDCE                                         r  U_CLOCK/ucounter_reg[3]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X3Y12          FDCE (Hold_fdce_C_D)         0.105     1.580    U_CLOCK/ucounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 U_CLOCK/ucounter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/ucounter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.474    U_CLOCK/clock
    SLICE_X3Y14          FDCE                                         r  U_CLOCK/ucounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_CLOCK/ucounter_reg[11]/Q
                         net (fo=2, routed)           0.170     1.785    U_CLOCK/ucounter_reg[11]
    SLICE_X3Y14          LUT5 (Prop_lut5_I0_O)        0.045     1.830 r  U_CLOCK/ucounter[8]_i_2/O
                         net (fo=1, routed)           0.000     1.830    U_CLOCK/ucounter[8]_i_2_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.893 r  U_CLOCK/ucounter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    U_CLOCK/ucounter_reg[8]_i_1_n_4
    SLICE_X3Y14          FDCE                                         r  U_CLOCK/ucounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     1.988    U_CLOCK/clock
    SLICE_X3Y14          FDCE                                         r  U_CLOCK/ucounter_reg[11]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X3Y14          FDCE (Hold_fdce_C_D)         0.105     1.579    U_CLOCK/ucounter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 U_CLOCK/ucounter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/ucounter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.590     1.473    U_CLOCK/clock
    SLICE_X3Y16          FDCE                                         r  U_CLOCK/ucounter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_CLOCK/ucounter_reg[19]/Q
                         net (fo=2, routed)           0.170     1.784    U_CLOCK/ucounter_reg[19]
    SLICE_X3Y16          LUT5 (Prop_lut5_I0_O)        0.045     1.829 r  U_CLOCK/ucounter[16]_i_2/O
                         net (fo=1, routed)           0.000     1.829    U_CLOCK/ucounter[16]_i_2_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.892 r  U_CLOCK/ucounter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    U_CLOCK/ucounter_reg[16]_i_1_n_4
    SLICE_X3Y16          FDCE                                         r  U_CLOCK/ucounter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.859     1.986    U_CLOCK/clock
    SLICE_X3Y16          FDCE                                         r  U_CLOCK/ucounter_reg[19]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X3Y16          FDCE (Hold_fdce_C_D)         0.105     1.578    U_CLOCK/ucounter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 U_CLOCK/ucounter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/ucounter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.474    U_CLOCK/clock
    SLICE_X3Y15          FDCE                                         r  U_CLOCK/ucounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_CLOCK/ucounter_reg[15]/Q
                         net (fo=2, routed)           0.170     1.785    U_CLOCK/ucounter_reg[15]
    SLICE_X3Y15          LUT5 (Prop_lut5_I0_O)        0.045     1.830 r  U_CLOCK/ucounter[12]_i_2/O
                         net (fo=1, routed)           0.000     1.830    U_CLOCK/ucounter[12]_i_2_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.893 r  U_CLOCK/ucounter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    U_CLOCK/ucounter_reg[12]_i_1_n_4
    SLICE_X3Y15          FDCE                                         r  U_CLOCK/ucounter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.860     1.987    U_CLOCK/clock
    SLICE_X3Y15          FDCE                                         r  U_CLOCK/ucounter_reg[15]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X3Y15          FDCE (Hold_fdce_C_D)         0.105     1.579    U_CLOCK/ucounter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 U_CLOCK/ucounter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/ucounter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.589     1.472    U_CLOCK/clock
    SLICE_X3Y17          FDCE                                         r  U_CLOCK/ucounter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  U_CLOCK/ucounter_reg[23]/Q
                         net (fo=2, routed)           0.170     1.783    U_CLOCK/ucounter_reg[23]
    SLICE_X3Y17          LUT5 (Prop_lut5_I0_O)        0.045     1.828 r  U_CLOCK/ucounter[20]_i_2/O
                         net (fo=1, routed)           0.000     1.828    U_CLOCK/ucounter[20]_i_2_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.891 r  U_CLOCK/ucounter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    U_CLOCK/ucounter_reg[20]_i_1_n_4
    SLICE_X3Y17          FDCE                                         r  U_CLOCK/ucounter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.985    U_CLOCK/clock
    SLICE_X3Y17          FDCE                                         r  U_CLOCK/ucounter_reg[23]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X3Y17          FDCE (Hold_fdce_C_D)         0.105     1.577    U_CLOCK/ucounter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 U_CLOCK/ucounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/ucounter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.592     1.475    U_CLOCK/clock
    SLICE_X3Y12          FDCE                                         r  U_CLOCK/ucounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 f  U_CLOCK/ucounter_reg[0]/Q
                         net (fo=3, routed)           0.167     1.783    U_CLOCK/ucounter_reg[0]
    SLICE_X3Y12          LUT5 (Prop_lut5_I0_O)        0.045     1.828 r  U_CLOCK/ucounter[0]_i_6/O
                         net (fo=1, routed)           0.000     1.828    U_CLOCK/ucounter[0]_i_6_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.898 r  U_CLOCK/ucounter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.898    U_CLOCK/ucounter_reg[0]_i_1_n_7
    SLICE_X3Y12          FDCE                                         r  U_CLOCK/ucounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.862     1.989    U_CLOCK/clock
    SLICE_X3Y12          FDCE                                         r  U_CLOCK/ucounter_reg[0]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X3Y12          FDCE (Hold_fdce_C_D)         0.105     1.580    U_CLOCK/ucounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 U_CLOCK/ucounter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/ucounter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.590     1.473    U_CLOCK/clock
    SLICE_X3Y16          FDCE                                         r  U_CLOCK/ucounter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_CLOCK/ucounter_reg[16]/Q
                         net (fo=2, routed)           0.167     1.781    U_CLOCK/ucounter_reg[16]
    SLICE_X3Y16          LUT5 (Prop_lut5_I0_O)        0.045     1.826 r  U_CLOCK/ucounter[16]_i_5/O
                         net (fo=1, routed)           0.000     1.826    U_CLOCK/ucounter[16]_i_5_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.896 r  U_CLOCK/ucounter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.896    U_CLOCK/ucounter_reg[16]_i_1_n_7
    SLICE_X3Y16          FDCE                                         r  U_CLOCK/ucounter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.859     1.986    U_CLOCK/clock
    SLICE_X3Y16          FDCE                                         r  U_CLOCK/ucounter_reg[16]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X3Y16          FDCE (Hold_fdce_C_D)         0.105     1.578    U_CLOCK/ucounter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 U_CLOCK/ucounter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/ucounter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.589     1.472    U_CLOCK/clock
    SLICE_X3Y17          FDCE                                         r  U_CLOCK/ucounter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  U_CLOCK/ucounter_reg[20]/Q
                         net (fo=2, routed)           0.167     1.780    U_CLOCK/ucounter_reg[20]
    SLICE_X3Y17          LUT5 (Prop_lut5_I0_O)        0.045     1.825 r  U_CLOCK/ucounter[20]_i_5/O
                         net (fo=1, routed)           0.000     1.825    U_CLOCK/ucounter[20]_i_5_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.895 r  U_CLOCK/ucounter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.895    U_CLOCK/ucounter_reg[20]_i_1_n_7
    SLICE_X3Y17          FDCE                                         r  U_CLOCK/ucounter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.985    U_CLOCK/clock
    SLICE_X3Y17          FDCE                                         r  U_CLOCK/ucounter_reg[20]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X3Y17          FDCE (Hold_fdce_C_D)         0.105     1.577    U_CLOCK/ucounter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.318    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y16    U_CLOCK/UART_CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y12    U_CLOCK/ucounter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y14    U_CLOCK/ucounter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y14    U_CLOCK/ucounter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y15    U_CLOCK/ucounter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y15    U_CLOCK/ucounter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y15    U_CLOCK/ucounter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y15    U_CLOCK/ucounter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y16    U_CLOCK/ucounter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    U_CLOCK/UART_CLK_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y12    U_CLOCK/ucounter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y14    U_CLOCK/ucounter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y14    U_CLOCK/ucounter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    U_CLOCK/ucounter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    U_CLOCK/ucounter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    U_CLOCK/ucounter_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    U_CLOCK/ucounter_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    U_CLOCK/ucounter_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    U_CLOCK/ucounter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    U_CLOCK/UART_CLK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    U_CLOCK/UART_CLK_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    U_CLOCK/ucounter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    U_CLOCK/ucounter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    U_CLOCK/ucounter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    U_CLOCK/ucounter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    U_CLOCK/ucounter_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    U_CLOCK/ucounter_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    U_CLOCK/ucounter_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    U_CLOCK/ucounter_reg[17]/C



