A simple implementation of MIPS pipeline architecture on FPGA.
