{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1597903045590 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1597903045595 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 20 13:57:25 2020 " "Processing started: Thu Aug 20 13:57:25 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1597903045595 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597903045595 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exu_top -c exu_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off exu_top -c exu_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597903045595 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1597903045871 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1597903045871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/exu/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/exu/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../alu/alu.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/alu/alu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597903053364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597903053364 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "WOAD_DATA_W ex_reg.v(100) " "Verilog HDL Compiler Directive warning at ex_reg.v(100): text macro \"WOAD_DATA_W\" is undefined" {  } { { "../ex_reg/ex_reg.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/ex_reg/ex_reg.v" 100 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1597903053367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/exu/ex_reg/ex_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/exu/ex_reg/ex_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_reg " "Found entity 1: ex_reg" {  } { { "../ex_reg/ex_reg.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/ex_reg/ex_reg.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597903053367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597903053367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file exu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 exu_top " "Found entity 1: exu_top" {  } { { "exu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/exu_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597903053369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597903053369 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alu_of exu_top.v(91) " "Verilog HDL Implicit Net warning at exu_top.v(91): created implicit net for \"alu_of\"" {  } { { "exu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/exu_top.v" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597903053369 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exu_top " "Elaborating entity \"exu_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1597903053393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_reg ex_reg:ex_reg_0 " "Elaborating entity \"ex_reg\" for hierarchy \"ex_reg:ex_reg_0\"" {  } { { "exu_top.v" "ex_reg_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/exu_top.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597903053395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_0 " "Elaborating entity \"alu\" for hierarchy \"alu:alu_0\"" {  } { { "exu_top.v" "alu_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/exu_top.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597903053398 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1597903054229 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ex_out\[1\] GND " "Pin \"ex_out\[1\]\" is stuck at GND" {  } { { "exu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/exu_top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597903054597 "|exu_top|ex_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ex_out\[2\] GND " "Pin \"ex_out\[2\]\" is stuck at GND" {  } { { "exu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/exu_top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597903054597 "|exu_top|ex_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ex_out\[3\] GND " "Pin \"ex_out\[3\]\" is stuck at GND" {  } { { "exu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/exu_top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597903054597 "|exu_top|ex_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ex_out\[4\] GND " "Pin \"ex_out\[4\]\" is stuck at GND" {  } { { "exu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/exu_top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597903054597 "|exu_top|ex_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ex_out\[5\] GND " "Pin \"ex_out\[5\]\" is stuck at GND" {  } { { "exu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/exu_top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597903054597 "|exu_top|ex_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ex_out\[6\] GND " "Pin \"ex_out\[6\]\" is stuck at GND" {  } { { "exu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/exu_top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597903054597 "|exu_top|ex_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ex_out\[7\] GND " "Pin \"ex_out\[7\]\" is stuck at GND" {  } { { "exu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/exu_top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597903054597 "|exu_top|ex_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ex_out\[8\] GND " "Pin \"ex_out\[8\]\" is stuck at GND" {  } { { "exu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/exu_top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597903054597 "|exu_top|ex_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ex_out\[9\] GND " "Pin \"ex_out\[9\]\" is stuck at GND" {  } { { "exu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/exu_top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597903054597 "|exu_top|ex_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ex_out\[10\] GND " "Pin \"ex_out\[10\]\" is stuck at GND" {  } { { "exu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/exu_top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597903054597 "|exu_top|ex_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ex_out\[11\] GND " "Pin \"ex_out\[11\]\" is stuck at GND" {  } { { "exu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/exu_top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597903054597 "|exu_top|ex_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ex_out\[12\] GND " "Pin \"ex_out\[12\]\" is stuck at GND" {  } { { "exu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/exu_top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597903054597 "|exu_top|ex_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ex_out\[13\] GND " "Pin \"ex_out\[13\]\" is stuck at GND" {  } { { "exu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/exu_top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597903054597 "|exu_top|ex_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ex_out\[14\] GND " "Pin \"ex_out\[14\]\" is stuck at GND" {  } { { "exu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/exu_top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597903054597 "|exu_top|ex_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ex_out\[15\] GND " "Pin \"ex_out\[15\]\" is stuck at GND" {  } { { "exu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/exu_top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597903054597 "|exu_top|ex_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ex_out\[16\] GND " "Pin \"ex_out\[16\]\" is stuck at GND" {  } { { "exu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/exu_top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597903054597 "|exu_top|ex_out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ex_out\[17\] GND " "Pin \"ex_out\[17\]\" is stuck at GND" {  } { { "exu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/exu_top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597903054597 "|exu_top|ex_out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ex_out\[18\] GND " "Pin \"ex_out\[18\]\" is stuck at GND" {  } { { "exu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/exu_top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597903054597 "|exu_top|ex_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ex_out\[19\] GND " "Pin \"ex_out\[19\]\" is stuck at GND" {  } { { "exu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/exu_top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597903054597 "|exu_top|ex_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ex_out\[20\] GND " "Pin \"ex_out\[20\]\" is stuck at GND" {  } { { "exu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/exu_top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597903054597 "|exu_top|ex_out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ex_out\[21\] GND " "Pin \"ex_out\[21\]\" is stuck at GND" {  } { { "exu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/exu_top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597903054597 "|exu_top|ex_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ex_out\[22\] GND " "Pin \"ex_out\[22\]\" is stuck at GND" {  } { { "exu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/exu_top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597903054597 "|exu_top|ex_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ex_out\[23\] GND " "Pin \"ex_out\[23\]\" is stuck at GND" {  } { { "exu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/exu_top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597903054597 "|exu_top|ex_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ex_out\[24\] GND " "Pin \"ex_out\[24\]\" is stuck at GND" {  } { { "exu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/exu_top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597903054597 "|exu_top|ex_out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ex_out\[25\] GND " "Pin \"ex_out\[25\]\" is stuck at GND" {  } { { "exu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/exu_top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597903054597 "|exu_top|ex_out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ex_out\[26\] GND " "Pin \"ex_out\[26\]\" is stuck at GND" {  } { { "exu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/exu_top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597903054597 "|exu_top|ex_out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ex_out\[27\] GND " "Pin \"ex_out\[27\]\" is stuck at GND" {  } { { "exu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/exu_top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597903054597 "|exu_top|ex_out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ex_out\[28\] GND " "Pin \"ex_out\[28\]\" is stuck at GND" {  } { { "exu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/exu_top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597903054597 "|exu_top|ex_out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ex_out\[29\] GND " "Pin \"ex_out\[29\]\" is stuck at GND" {  } { { "exu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/exu_top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597903054597 "|exu_top|ex_out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ex_out\[30\] GND " "Pin \"ex_out\[30\]\" is stuck at GND" {  } { { "exu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/exu_top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597903054597 "|exu_top|ex_out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ex_out\[31\] GND " "Pin \"ex_out\[31\]\" is stuck at GND" {  } { { "exu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/exu_top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597903054597 "|exu_top|ex_out[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1597903054597 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1597903054658 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1597903055957 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597903055957 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "796 " "Implemented 796 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "150 " "Implemented 150 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1597903056034 ""} { "Info" "ICUT_CUT_TM_OPINS" "110 " "Implemented 110 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1597903056034 ""} { "Info" "ICUT_CUT_TM_LCELLS" "536 " "Implemented 536 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1597903056034 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1597903056034 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1597903056063 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 20 13:57:36 2020 " "Processing ended: Thu Aug 20 13:57:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1597903056063 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1597903056063 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1597903056063 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1597903056063 ""}
