{"status": "active", "preferred_support_tool": "", "preferred_support_url": "", "labels": [], "private": false, "creation_date": "2005-09-09", "socialnetworks": [], "tools": [{"sourceforge_group_id": 148026, "mount_point": "summary", "name": "summary", "label": "Summary"}, {"mount_point": "support", "name": "support", "label": "Support"}, {"mount_point": "reviews", "name": "reviews", "label": "Reviews"}, {"mount_point": "files", "name": "files", "label": "Files"}, {"mount_point": "wiki", "name": "wiki", "label": "Wiki"}, {"mount_point": "feature-requests", "name": "tickets", "label": "Feature Requests"}, {"mount_point": "bugs", "name": "tickets", "label": "Bugs"}, {"mount_point": "discussion", "name": "discussion", "label": "Discussion"}, {"mount_point": "code", "name": "cvs", "label": "Code"}, {"mount_point": "mailman", "name": "mailman", "label": "Mailing Lists"}, {"mount_point": "activity", "name": "activity", "label": "Activity"}], "categories": {"developmentstatus": [{"fullpath": "Development Status :: 5 - Production/Stable", "fullname": "5 - Production/Stable", "shortname": "production", "id": 11}], "environment": [], "language": [{"fullpath": "Programming Language :: VHDL/Verilog", "fullname": "VHDL/Verilog", "shortname": "vhdl_verilog", "id": 551}], "license": [{"fullpath": "License :: OSI-Approved Open Source :: GNU General Public License version 2.0 (GPLv2)", "fullname": "GNU General Public License version 2.0 (GPLv2)", "shortname": "gpl", "id": 15}], "database": [], "topic": [{"fullpath": "Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)", "fullname": "Electronic Design Automation (EDA)", "shortname": "eda", "id": 246}], "audience": [{"fullpath": "Intended Audience :: by End-User Class :: Developers", "fullname": "Developers", "shortname": "developers", "id": 3}], "translation": [], "os": [{"fullpath": "Operating System :: Grouping and Descriptive Categories :: OS Portable (Source code to work with many OS platforms)", "fullname": "OS Portable (Source code to work with many OS platforms)", "shortname": "os_portable", "id": 436}]}, "_id": "516d7fabe88f3d3659d78eb5", "name": "VeriWell Verilog Simulator", "url": "http://sourceforge.net/p/veriwell/", "icon_url": null, "video_url": "", "screenshots": [], "summary": "", "short_description": "VeriWell is a full Verilog simulator.  It supports nearly all of the IEEE1364-1995 standard, as well as PLI 1.0.  Yes, VeriWell *is* the same simulator that was sold by Wellspring Solutions in the mid-1990 and was included with the Thomas and Moorby book", "moved_to_url": "", "shortname": "veriwell", "developers": [{"url": "http://sourceforge.net/u/amitrupu/", "username": "amitrupu", "name": "Amit Roy"}, {"url": "http://sourceforge.net/u/markhummel/", "username": "markhummel", "name": "Mark Hummel"}, {"url": "http://sourceforge.net/u/elliot00/", "username": "elliot00", "name": "Elliot Mednick"}], "external_homepage": "http://veriwell.sourceforge.net"}
