<stg><name>freduce_coefficients</name>


<trans_list>

<trans id="73" from="1" to="2">
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="2" to="3">
<condition id="12">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="2" to="5">
<condition id="13">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="3" to="4">
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="4" to="2">
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="5" to="6">
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %output_addr = getelementptr [19 x i64]* %output_r, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %output_addr_71 = getelementptr [19 x i64]* %output_r, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="output_addr_71"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:2  store i64 0, i64* %output_addr_71, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %i = phi i4 [ 0, %0 ], [ %i_4, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %tmp = icmp ult i4 %i, -6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp, label %2, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp_s = zext i4 %i to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %output_addr_72 = getelementptr [19 x i64]* %output_r, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="output_addr_72"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="5">
<![CDATA[
:2  %output_load_23 = load i64* %output_addr_72, align 8

]]></Node>
<StgValue><ssdm name="output_load_23"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:11  %tmp_301 = or i4 %i, 1

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="4">
<![CDATA[
:12  %tmp_302 = zext i4 %tmp_301 to i64

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %output_addr_73 = getelementptr [19 x i64]* %output_r, i64 0, i64 %tmp_302

]]></Node>
<StgValue><ssdm name="output_addr_73"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="5">
<![CDATA[
:14  %output_load = load i64* %output_addr_73, align 8

]]></Node>
<StgValue><ssdm name="output_load"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="5">
<![CDATA[
:0  %output_load_20 = load i64* %output_addr_71, align 8

]]></Node>
<StgValue><ssdm name="output_load_20"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="5">
<![CDATA[
:2  %output_load_21 = load i64* %output_addr, align 8

]]></Node>
<StgValue><ssdm name="output_load_21"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="24" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="5">
<![CDATA[
:2  %output_load_23 = load i64* %output_addr_72, align 8

]]></Node>
<StgValue><ssdm name="output_load_23"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:3  %tmp_396 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %output_load_23, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_396"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %tmp_i_cast_cast = select i1 %tmp_396, i64 67108863, i64 0

]]></Node>
<StgValue><ssdm name="tmp_i_cast_cast"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_1064_i = add nsw i64 %output_load_23, %tmp_i_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_1064_i"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="38" op_0_bw="38" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_397_i = call i38 @_ssdm_op_PartSelect.i38.i64.i32.i32(i64 %tmp_1064_i, i32 26, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_397_i"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="38" op_2_bw="26">
<![CDATA[
:8  %tmp_299 = call i64 @_ssdm_op_BitConcatenate.i64.i38.i26(i38 %tmp_397_i, i26 0)

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_300 = sub nsw i64 %output_load_23, %tmp_299

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:10  store i64 %tmp_300, i64* %output_addr_72, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="5">
<![CDATA[
:14  %output_load = load i64* %output_addr_73, align 8

]]></Node>
<StgValue><ssdm name="output_load"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:24  %i_4 = add i4 %i, 2

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="4">
<![CDATA[
:25  %tmp_305 = zext i4 %i_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %output_addr_74 = getelementptr [19 x i64]* %output_r, i64 0, i64 %tmp_305

]]></Node>
<StgValue><ssdm name="output_addr_74"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="5">
<![CDATA[
:27  %output_load_19 = load i64* %output_addr_74, align 8

]]></Node>
<StgValue><ssdm name="output_load_19"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="38">
<![CDATA[
:7  %over = sext i38 %tmp_397_i to i64

]]></Node>
<StgValue><ssdm name="over"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %v_assign_7 = add nsw i64 %output_load, %over

]]></Node>
<StgValue><ssdm name="v_assign_7"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:16  %tmp_397 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %v_assign_7, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_397"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %tmp_i1_cast_cast = select i1 %tmp_397, i64 33554431, i64 0

]]></Node>
<StgValue><ssdm name="tmp_i1_cast_cast"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %tmp_1066_i = add nsw i64 %tmp_i1_cast_cast, %v_assign_7

]]></Node>
<StgValue><ssdm name="tmp_1066_i"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="39" op_0_bw="39" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19  %tmp_399_i = call i39 @_ssdm_op_PartSelect.i39.i64.i32.i32(i64 %tmp_1066_i, i32 25, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_399_i"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="39">
<![CDATA[
:20  %over_7 = sext i39 %tmp_399_i to i64

]]></Node>
<StgValue><ssdm name="over_7"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="39" op_2_bw="25">
<![CDATA[
:21  %tmp_303 = call i64 @_ssdm_op_BitConcatenate.i64.i39.i25(i39 %tmp_399_i, i25 0)

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_304 = sub nsw i64 %v_assign_7, %tmp_303

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:23  store i64 %tmp_304, i64* %output_addr_73, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="5">
<![CDATA[
:27  %output_load_19 = load i64* %output_addr_74, align 8

]]></Node>
<StgValue><ssdm name="output_load_19"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28  %tmp_306 = add nsw i64 %output_load_19, %over_7

]]></Node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:29  store i64 %tmp_306, i64* %output_addr_74, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
:30  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="51" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="5">
<![CDATA[
:0  %output_load_20 = load i64* %output_addr_71, align 8

]]></Node>
<StgValue><ssdm name="output_load_20"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_398 = shl i64 %output_load_20, 4

]]></Node>
<StgValue><ssdm name="tmp_398"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="5">
<![CDATA[
:2  %output_load_21 = load i64* %output_addr, align 8

]]></Node>
<StgValue><ssdm name="output_load_21"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_399 = shl i64 %output_load_20, 1

]]></Node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp2 = add i64 %output_load_20, %output_load_21

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp3 = add i64 %tmp_399, %tmp_398

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %v_assign_8 = add nsw i64 %tmp2, %tmp3

]]></Node>
<StgValue><ssdm name="v_assign_8"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:7  store i64 0, i64* %output_addr_71, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:8  %tmp_400 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %v_assign_8, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_400"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %tmp_i2_cast_cast = select i1 %tmp_400, i64 67108863, i64 0

]]></Node>
<StgValue><ssdm name="tmp_i2_cast_cast"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %tmp_1064_i1 = add nsw i64 %v_assign_8, %tmp_i2_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_1064_i1"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="38" op_0_bw="38" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %tmp_397_i1 = call i38 @_ssdm_op_PartSelect.i38.i64.i32.i32(i64 %tmp_1064_i1, i32 26, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_397_i1"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %output_addr_75 = getelementptr [19 x i64]* %output_r, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="output_addr_75"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="5">
<![CDATA[
:17  %output_load_22 = load i64* %output_addr_75, align 8

]]></Node>
<StgValue><ssdm name="output_load_22"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="38">
<![CDATA[
:12  %over_8 = sext i38 %tmp_397_i1 to i64

]]></Node>
<StgValue><ssdm name="over_8"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="38" op_2_bw="26">
<![CDATA[
:13  %tmp_307 = call i64 @_ssdm_op_BitConcatenate.i64.i38.i26(i38 %tmp_397_i1, i26 0)

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_308 = sub nsw i64 %v_assign_8, %tmp_307

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:15  store i64 %tmp_308, i64* %output_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="5">
<![CDATA[
:17  %output_load_22 = load i64* %output_addr_75, align 8

]]></Node>
<StgValue><ssdm name="output_load_22"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %tmp_309 = add nsw i64 %over_8, %output_load_22

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:19  store i64 %tmp_309, i64* %output_addr_75, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0">
<![CDATA[
:20  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="81" name="output_r" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="82" from="output_r" to="output_addr" fromId="81" toId="7">
</dataflow>
<dataflow id="84" from="StgValue_83" to="output_addr" fromId="83" toId="7">
</dataflow>
<dataflow id="85" from="StgValue_83" to="output_addr" fromId="83" toId="7">
</dataflow>
<dataflow id="86" from="output_r" to="output_addr_71" fromId="81" toId="8">
</dataflow>
<dataflow id="87" from="StgValue_83" to="output_addr_71" fromId="83" toId="8">
</dataflow>
<dataflow id="89" from="StgValue_88" to="output_addr_71" fromId="88" toId="8">
</dataflow>
<dataflow id="90" from="StgValue_83" to="StgValue_9" fromId="83" toId="9">
</dataflow>
<dataflow id="91" from="output_addr_71" to="StgValue_9" fromId="8" toId="9">
</dataflow>
<dataflow id="93" from="StgValue_92" to="i" fromId="92" toId="11">
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="94" from="StgValue_10" to="i" fromId="10" toId="11">
</dataflow>
<dataflow id="95" from="i_4" to="i" fromId="33" toId="11">
<BackEdge/>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="96" from="StgValue_50" to="i" fromId="50" toId="11">
<BackEdge/>
</dataflow>
<dataflow id="97" from="i" to="tmp" fromId="11" toId="12">
</dataflow>
<dataflow id="99" from="StgValue_98" to="tmp" fromId="98" toId="12">
</dataflow>
<dataflow id="101" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="100" toId="13">
</dataflow>
<dataflow id="103" from="StgValue_102" to="empty" fromId="102" toId="13">
</dataflow>
<dataflow id="104" from="StgValue_102" to="empty" fromId="102" toId="13">
</dataflow>
<dataflow id="105" from="StgValue_102" to="empty" fromId="102" toId="13">
</dataflow>
<dataflow id="106" from="tmp" to="StgValue_14" fromId="12" toId="14">
</dataflow>
<dataflow id="107" from="i" to="tmp_s" fromId="11" toId="15">
</dataflow>
<dataflow id="108" from="output_r" to="output_addr_72" fromId="81" toId="16">
</dataflow>
<dataflow id="109" from="StgValue_83" to="output_addr_72" fromId="83" toId="16">
</dataflow>
<dataflow id="110" from="tmp_s" to="output_addr_72" fromId="15" toId="16">
</dataflow>
<dataflow id="111" from="output_addr_72" to="output_load_23" fromId="16" toId="17">
</dataflow>
<dataflow id="112" from="i" to="tmp_301" fromId="11" toId="18">
</dataflow>
<dataflow id="114" from="StgValue_113" to="tmp_301" fromId="113" toId="18">
</dataflow>
<dataflow id="115" from="tmp_301" to="tmp_302" fromId="18" toId="19">
</dataflow>
<dataflow id="116" from="output_r" to="output_addr_73" fromId="81" toId="20">
</dataflow>
<dataflow id="117" from="StgValue_83" to="output_addr_73" fromId="83" toId="20">
</dataflow>
<dataflow id="118" from="tmp_302" to="output_addr_73" fromId="19" toId="20">
</dataflow>
<dataflow id="119" from="output_addr_73" to="output_load" fromId="20" toId="21">
</dataflow>
<dataflow id="120" from="output_addr_71" to="output_load_20" fromId="8" toId="22">
</dataflow>
<dataflow id="121" from="output_addr" to="output_load_21" fromId="7" toId="23">
</dataflow>
<dataflow id="122" from="output_addr_72" to="output_load_23" fromId="16" toId="24">
</dataflow>
<dataflow id="124" from="_ssdm_op_BitSelect.i1.i64.i32" to="tmp_396" fromId="123" toId="25">
</dataflow>
<dataflow id="125" from="output_load_23" to="tmp_396" fromId="24" toId="25">
</dataflow>
<dataflow id="127" from="StgValue_126" to="tmp_396" fromId="126" toId="25">
</dataflow>
<dataflow id="128" from="tmp_396" to="tmp_i_cast_cast" fromId="25" toId="26">
</dataflow>
<dataflow id="130" from="StgValue_129" to="tmp_i_cast_cast" fromId="129" toId="26">
</dataflow>
<dataflow id="131" from="StgValue_83" to="tmp_i_cast_cast" fromId="83" toId="26">
</dataflow>
<dataflow id="132" from="output_load_23" to="tmp_1064_i" fromId="24" toId="27">
</dataflow>
<dataflow id="133" from="tmp_i_cast_cast" to="tmp_1064_i" fromId="26" toId="27">
</dataflow>
<dataflow id="135" from="_ssdm_op_PartSelect.i38.i64.i32.i32" to="tmp_397_i" fromId="134" toId="28">
</dataflow>
<dataflow id="136" from="tmp_1064_i" to="tmp_397_i" fromId="27" toId="28">
</dataflow>
<dataflow id="138" from="StgValue_137" to="tmp_397_i" fromId="137" toId="28">
</dataflow>
<dataflow id="139" from="StgValue_126" to="tmp_397_i" fromId="126" toId="28">
</dataflow>
<dataflow id="141" from="_ssdm_op_BitConcatenate.i64.i38.i26" to="tmp_299" fromId="140" toId="29">
</dataflow>
<dataflow id="142" from="tmp_397_i" to="tmp_299" fromId="28" toId="29">
</dataflow>
<dataflow id="144" from="StgValue_143" to="tmp_299" fromId="143" toId="29">
</dataflow>
<dataflow id="145" from="output_load_23" to="tmp_300" fromId="24" toId="30">
</dataflow>
<dataflow id="146" from="tmp_299" to="tmp_300" fromId="29" toId="30">
</dataflow>
<dataflow id="147" from="tmp_300" to="StgValue_31" fromId="30" toId="31">
</dataflow>
<dataflow id="148" from="output_addr_72" to="StgValue_31" fromId="16" toId="31">
</dataflow>
<dataflow id="149" from="output_addr_73" to="output_load" fromId="20" toId="32">
</dataflow>
<dataflow id="150" from="i" to="i_4" fromId="11" toId="33">
</dataflow>
<dataflow id="152" from="StgValue_151" to="i_4" fromId="151" toId="33">
</dataflow>
<dataflow id="153" from="i_4" to="tmp_305" fromId="33" toId="34">
</dataflow>
<dataflow id="154" from="output_r" to="output_addr_74" fromId="81" toId="35">
</dataflow>
<dataflow id="155" from="StgValue_83" to="output_addr_74" fromId="83" toId="35">
</dataflow>
<dataflow id="156" from="tmp_305" to="output_addr_74" fromId="34" toId="35">
</dataflow>
<dataflow id="157" from="output_addr_74" to="output_load_19" fromId="35" toId="36">
</dataflow>
<dataflow id="158" from="tmp_397_i" to="over" fromId="28" toId="37">
</dataflow>
<dataflow id="159" from="output_load" to="v_assign_7" fromId="32" toId="38">
</dataflow>
<dataflow id="160" from="over" to="v_assign_7" fromId="37" toId="38">
</dataflow>
<dataflow id="161" from="_ssdm_op_BitSelect.i1.i64.i32" to="tmp_397" fromId="123" toId="39">
</dataflow>
<dataflow id="162" from="v_assign_7" to="tmp_397" fromId="38" toId="39">
</dataflow>
<dataflow id="163" from="StgValue_126" to="tmp_397" fromId="126" toId="39">
</dataflow>
<dataflow id="164" from="tmp_397" to="tmp_i1_cast_cast" fromId="39" toId="40">
</dataflow>
<dataflow id="166" from="StgValue_165" to="tmp_i1_cast_cast" fromId="165" toId="40">
</dataflow>
<dataflow id="167" from="StgValue_83" to="tmp_i1_cast_cast" fromId="83" toId="40">
</dataflow>
<dataflow id="168" from="tmp_i1_cast_cast" to="tmp_1066_i" fromId="40" toId="41">
</dataflow>
<dataflow id="169" from="v_assign_7" to="tmp_1066_i" fromId="38" toId="41">
</dataflow>
<dataflow id="171" from="_ssdm_op_PartSelect.i39.i64.i32.i32" to="tmp_399_i" fromId="170" toId="42">
</dataflow>
<dataflow id="172" from="tmp_1066_i" to="tmp_399_i" fromId="41" toId="42">
</dataflow>
<dataflow id="174" from="StgValue_173" to="tmp_399_i" fromId="173" toId="42">
</dataflow>
<dataflow id="175" from="StgValue_126" to="tmp_399_i" fromId="126" toId="42">
</dataflow>
<dataflow id="176" from="tmp_399_i" to="over_7" fromId="42" toId="43">
</dataflow>
<dataflow id="178" from="_ssdm_op_BitConcatenate.i64.i39.i25" to="tmp_303" fromId="177" toId="44">
</dataflow>
<dataflow id="179" from="tmp_399_i" to="tmp_303" fromId="42" toId="44">
</dataflow>
<dataflow id="181" from="StgValue_180" to="tmp_303" fromId="180" toId="44">
</dataflow>
<dataflow id="182" from="v_assign_7" to="tmp_304" fromId="38" toId="45">
</dataflow>
<dataflow id="183" from="tmp_303" to="tmp_304" fromId="44" toId="45">
</dataflow>
<dataflow id="184" from="tmp_304" to="StgValue_46" fromId="45" toId="46">
</dataflow>
<dataflow id="185" from="output_addr_73" to="StgValue_46" fromId="20" toId="46">
</dataflow>
<dataflow id="186" from="output_addr_74" to="output_load_19" fromId="35" toId="47">
</dataflow>
<dataflow id="187" from="output_load_19" to="tmp_306" fromId="47" toId="48">
</dataflow>
<dataflow id="188" from="over_7" to="tmp_306" fromId="43" toId="48">
</dataflow>
<dataflow id="189" from="tmp_306" to="StgValue_49" fromId="48" toId="49">
</dataflow>
<dataflow id="190" from="output_addr_74" to="StgValue_49" fromId="35" toId="49">
</dataflow>
<dataflow id="191" from="output_addr_71" to="output_load_20" fromId="8" toId="51">
</dataflow>
<dataflow id="192" from="output_load_20" to="tmp_398" fromId="51" toId="52">
</dataflow>
<dataflow id="194" from="StgValue_193" to="tmp_398" fromId="193" toId="52">
</dataflow>
<dataflow id="195" from="output_addr" to="output_load_21" fromId="7" toId="53">
</dataflow>
<dataflow id="196" from="output_load_20" to="tmp_399" fromId="51" toId="54">
</dataflow>
<dataflow id="198" from="StgValue_197" to="tmp_399" fromId="197" toId="54">
</dataflow>
<dataflow id="199" from="output_load_20" to="tmp2" fromId="51" toId="55">
</dataflow>
<dataflow id="200" from="output_load_21" to="tmp2" fromId="53" toId="55">
</dataflow>
<dataflow id="201" from="tmp_399" to="tmp3" fromId="54" toId="56">
</dataflow>
<dataflow id="202" from="tmp_398" to="tmp3" fromId="52" toId="56">
</dataflow>
<dataflow id="203" from="tmp2" to="v_assign_8" fromId="55" toId="57">
</dataflow>
<dataflow id="204" from="tmp3" to="v_assign_8" fromId="56" toId="57">
</dataflow>
<dataflow id="205" from="StgValue_83" to="StgValue_58" fromId="83" toId="58">
</dataflow>
<dataflow id="206" from="output_addr_71" to="StgValue_58" fromId="8" toId="58">
</dataflow>
<dataflow id="207" from="_ssdm_op_BitSelect.i1.i64.i32" to="tmp_400" fromId="123" toId="59">
</dataflow>
<dataflow id="208" from="v_assign_8" to="tmp_400" fromId="57" toId="59">
</dataflow>
<dataflow id="209" from="StgValue_126" to="tmp_400" fromId="126" toId="59">
</dataflow>
<dataflow id="210" from="tmp_400" to="tmp_i2_cast_cast" fromId="59" toId="60">
</dataflow>
<dataflow id="211" from="StgValue_129" to="tmp_i2_cast_cast" fromId="129" toId="60">
</dataflow>
<dataflow id="212" from="StgValue_83" to="tmp_i2_cast_cast" fromId="83" toId="60">
</dataflow>
<dataflow id="213" from="v_assign_8" to="tmp_1064_i1" fromId="57" toId="61">
</dataflow>
<dataflow id="214" from="tmp_i2_cast_cast" to="tmp_1064_i1" fromId="60" toId="61">
</dataflow>
<dataflow id="215" from="_ssdm_op_PartSelect.i38.i64.i32.i32" to="tmp_397_i1" fromId="134" toId="62">
</dataflow>
<dataflow id="216" from="tmp_1064_i1" to="tmp_397_i1" fromId="61" toId="62">
</dataflow>
<dataflow id="217" from="StgValue_137" to="tmp_397_i1" fromId="137" toId="62">
</dataflow>
<dataflow id="218" from="StgValue_126" to="tmp_397_i1" fromId="126" toId="62">
</dataflow>
<dataflow id="219" from="output_r" to="output_addr_75" fromId="81" toId="63">
</dataflow>
<dataflow id="220" from="StgValue_83" to="output_addr_75" fromId="83" toId="63">
</dataflow>
<dataflow id="221" from="StgValue_197" to="output_addr_75" fromId="197" toId="63">
</dataflow>
<dataflow id="222" from="output_addr_75" to="output_load_22" fromId="63" toId="64">
</dataflow>
<dataflow id="223" from="tmp_397_i1" to="over_8" fromId="62" toId="65">
</dataflow>
<dataflow id="224" from="_ssdm_op_BitConcatenate.i64.i38.i26" to="tmp_307" fromId="140" toId="66">
</dataflow>
<dataflow id="225" from="tmp_397_i1" to="tmp_307" fromId="62" toId="66">
</dataflow>
<dataflow id="226" from="StgValue_143" to="tmp_307" fromId="143" toId="66">
</dataflow>
<dataflow id="227" from="v_assign_8" to="tmp_308" fromId="57" toId="67">
</dataflow>
<dataflow id="228" from="tmp_307" to="tmp_308" fromId="66" toId="67">
</dataflow>
<dataflow id="229" from="tmp_308" to="StgValue_68" fromId="67" toId="68">
</dataflow>
<dataflow id="230" from="output_addr" to="StgValue_68" fromId="7" toId="68">
</dataflow>
<dataflow id="231" from="output_addr_75" to="output_load_22" fromId="63" toId="69">
</dataflow>
<dataflow id="232" from="over_8" to="tmp_309" fromId="65" toId="70">
</dataflow>
<dataflow id="233" from="output_load_22" to="tmp_309" fromId="69" toId="70">
</dataflow>
<dataflow id="234" from="tmp_309" to="StgValue_71" fromId="70" toId="71">
</dataflow>
<dataflow id="235" from="output_addr_75" to="StgValue_71" fromId="63" toId="71">
</dataflow>
<dataflow id="236" from="tmp" to="StgValue_2" fromId="12" toId="2">
</dataflow>
</dataflows>


</stg>
