/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [6:0] _02_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [2:0] celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire [7:0] celloutsig_0_38z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire celloutsig_0_72z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_47z = celloutsig_0_22z ? celloutsig_0_33z : celloutsig_0_34z[1];
  assign celloutsig_0_6z = celloutsig_0_5z ? celloutsig_0_1z[4] : in_data[58];
  assign celloutsig_0_71z = celloutsig_0_16z ? celloutsig_0_21z : celloutsig_0_20z;
  assign celloutsig_0_16z = _01_ ? celloutsig_0_6z : celloutsig_0_8z[2];
  assign celloutsig_0_20z = celloutsig_0_10z[0] ? celloutsig_0_9z : celloutsig_0_18z;
  assign celloutsig_0_27z = celloutsig_0_13z ? celloutsig_0_1z[5] : celloutsig_0_19z;
  assign celloutsig_0_28z = celloutsig_0_6z ? celloutsig_0_10z[1] : celloutsig_0_56z;
  assign celloutsig_0_36z = ~celloutsig_0_1z[0];
  assign celloutsig_0_4z = ~celloutsig_0_1z[7];
  assign celloutsig_0_56z = ~celloutsig_0_0z;
  assign celloutsig_1_19z = ~celloutsig_1_8z;
  assign celloutsig_0_11z = ~celloutsig_0_10z[0];
  assign celloutsig_0_12z = ~celloutsig_0_6z;
  assign celloutsig_0_22z = celloutsig_0_13z | ~(celloutsig_0_19z);
  assign celloutsig_0_29z = celloutsig_0_17z[1] | ~(celloutsig_0_12z);
  reg [6:0] _18_;
  always_ff @(posedge celloutsig_1_8z, posedge clkin_data[0])
    if (clkin_data[0]) _18_ <= 7'h00;
    else _18_ <= { in_data[26:21], celloutsig_0_0z };
  assign { _02_[6:5], _01_, _02_[3:2], _00_, _02_[0] } = _18_;
  assign celloutsig_0_32z = { celloutsig_0_1z[5:0], celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_26z, celloutsig_0_29z, celloutsig_0_1z, celloutsig_0_18z } >= { celloutsig_0_8z[2:1], celloutsig_0_4z, celloutsig_0_22z, celloutsig_0_27z, _02_[6:5], _01_, _02_[3:2], _00_, _02_[0], celloutsig_0_14z };
  assign celloutsig_0_33z = { celloutsig_0_17z, celloutsig_0_11z, _02_[6:5], _01_, _02_[3:2], _00_, _02_[0] } >= { celloutsig_0_1z[6:1], celloutsig_0_15z, celloutsig_0_21z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_20z, celloutsig_0_12z, celloutsig_0_29z };
  assign celloutsig_0_53z = { _02_[5], _01_, _02_[3:2], _00_, celloutsig_0_19z } >= { celloutsig_0_38z[7:3], celloutsig_0_47z };
  assign celloutsig_0_5z = { celloutsig_0_1z[5:2], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z } >= { in_data[54], celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_1_1z = in_data[127:114] >= { celloutsig_1_0z[2:1], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_8z = in_data[105:103] >= { celloutsig_1_5z[3], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_18z = { celloutsig_1_5z[2:0], celloutsig_1_1z, celloutsig_1_2z } >= { in_data[174:171], celloutsig_1_2z };
  assign celloutsig_0_21z = { in_data[17], celloutsig_0_9z, celloutsig_0_56z } >= { celloutsig_0_56z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_2z = celloutsig_0_1z[3:0] >= { celloutsig_0_1z[6:4], celloutsig_0_0z };
  assign celloutsig_0_13z = { celloutsig_0_8z[1], celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_56z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_56z } <= { in_data[82:64], celloutsig_0_56z };
  assign celloutsig_0_26z = { celloutsig_0_1z[7:6], celloutsig_0_4z, celloutsig_0_5z } <= { celloutsig_0_23z, celloutsig_0_25z };
  assign celloutsig_0_0z = in_data[23] & ~(in_data[64]);
  assign celloutsig_1_2z = in_data[164] & ~(celloutsig_1_0z[3]);
  assign celloutsig_0_18z = celloutsig_0_10z[1] & ~(celloutsig_0_15z);
  assign celloutsig_0_34z = celloutsig_0_23z * { celloutsig_0_8z[3:2], celloutsig_0_21z };
  assign celloutsig_0_17z = { _02_[6:5], _01_, _02_[3:2] } * celloutsig_0_8z;
  assign celloutsig_0_23z = { _02_[5], _01_, _02_[3] } * { celloutsig_0_0z, celloutsig_0_21z, celloutsig_0_11z };
  assign celloutsig_0_25z = in_data[59:57] != celloutsig_0_17z[4:2];
  assign celloutsig_1_5z = { celloutsig_1_0z[2:1], celloutsig_1_1z, celloutsig_1_2z } | { celloutsig_1_4z[3:1], celloutsig_1_2z };
  assign celloutsig_0_15z = ^ { celloutsig_0_8z[3:2], celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_13z };
  assign celloutsig_0_38z = { celloutsig_0_17z[4:2], celloutsig_0_36z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_32z, celloutsig_0_27z } >> { celloutsig_0_17z[3:2], celloutsig_0_29z, celloutsig_0_19z, celloutsig_0_22z, celloutsig_0_30z };
  assign celloutsig_1_4z = in_data[107:104] >> in_data[167:164];
  assign celloutsig_0_8z = celloutsig_0_1z[5:1] >> { in_data[34], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_56z, celloutsig_0_2z };
  assign celloutsig_0_10z = { celloutsig_0_1z[3], celloutsig_0_6z, celloutsig_0_6z } >> { celloutsig_0_56z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_30z = { celloutsig_0_17z[1], celloutsig_0_2z, celloutsig_0_26z } >> { celloutsig_0_15z, celloutsig_0_28z, celloutsig_0_19z };
  assign celloutsig_1_0z = in_data[158:155] >> in_data[99:96];
  assign celloutsig_0_1z = in_data[59:52] >> in_data[76:69];
  assign celloutsig_0_14z = { celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_12z } >> in_data[56:50];
  assign celloutsig_0_72z = ~((celloutsig_0_17z[1] & celloutsig_0_53z) | celloutsig_0_23z[2]);
  assign celloutsig_0_9z = ~((celloutsig_0_2z & celloutsig_0_2z) | celloutsig_0_5z);
  assign celloutsig_0_19z = ~((celloutsig_0_11z & celloutsig_0_16z) | celloutsig_0_56z);
  assign { _02_[4], _02_[1] } = { _01_, _00_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_71z, celloutsig_0_72z };
endmodule
