

================================================================
== Vivado HLS Report for 'DCT'
================================================================
* Date:           Thu Oct 22 22:21:58 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        dct
* Solution:       solution2optimize
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      7.64|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  495|  495|  496|  496| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------+----------------+-----+-----+-----+-----+---------+
        |                          |                |  Latency  |  Interval | Pipeline|
        |         Instance         |     Module     | min | max | min | max |   Type  |
        +--------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_DCT_Block_proc_fu_35  |DCT_Block_proc  |  495|  495|  495|  495|   none  |
        +--------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|     50|   12681|  20909|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       2|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|     50|   12683|  20909|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |     22|      11|     39|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------+----------------+---------+-------+-------+-------+
    |      Instance     |     Module     | BRAM_18K| DSP48E|   FF  |  LUT  |
    +-------------------+----------------+---------+-------+-------+-------+
    |DCT_Block_proc_U0  |DCT_Block_proc  |        2|     50|  12681|  20909|
    +-------------------+----------------+---------+-------+-------+-------+
    |Total              |                |        2|     50|  12681|  20909|
    +-------------------+----------------+---------+-------+-------+-------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +-----------------------------------+---+----+-----+-----------+
    |                Name               | FF| LUT| Bits| Const Bits|
    +-----------------------------------+---+----+-----+-----------+
    |ap_CS                              |  1|   0|    1|          0|
    |ap_reg_procdone_DCT_Block_proc_U0  |  1|   0|    1|          0|
    +-----------------------------------+---+----+-----+-----------+
    |Total                              |  2|   0|    2|          0|
    +-----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|X_dout      |  in |   32|   ap_fifo  |       X      |    pointer   |
|X_empty_n   |  in |    1|   ap_fifo  |       X      |    pointer   |
|X_read      | out |    1|   ap_fifo  |       X      |    pointer   |
|function_r  |  in |    8|   ap_none  |  function_r  |    scalar    |
|Y_din       | out |   32|   ap_fifo  |       Y      |    pointer   |
|Y_full_n    |  in |    1|   ap_fifo  |       Y      |    pointer   |
|Y_write     | out |    1|   ap_fifo  |       Y      |    pointer   |
|ap_clk      |  in |    1| ap_ctrl_hs |      DCT     | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |      DCT     | return value |
|ap_done     | out |    1| ap_ctrl_hs |      DCT     | return value |
|ap_start    |  in |    1| ap_ctrl_hs |      DCT     | return value |
|ap_idle     | out |    1| ap_ctrl_hs |      DCT     | return value |
|ap_ready    | out |    1| ap_ctrl_hs |      DCT     | return value |
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 1 2 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 2.00ns
ST_1: function_read [1/1] 0.00ns
codeRepl:7  %function_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %function_r)

ST_1: stg_4 [2/2] 2.00ns
codeRepl:8  call fastcc void @DCT_Block__proc(i8 %function_read, float* %X, float* %Y)


 <State 2>: 0.00ns
ST_2: stg_5 [1/1] 0.00ns
codeRepl:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str) nounwind

ST_2: stg_6 [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(float* %X), !map !0

ST_2: stg_7 [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i8 %function_r) nounwind, !map !6

ST_2: stg_8 [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(float* %Y), !map !12

ST_2: stg_9 [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @str) nounwind

ST_2: stg_10 [1/1] 0.00ns
codeRepl:5  call void (...)* @_ssdm_op_SpecInterface(float* %Y, [8 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_2: stg_11 [1/1] 0.00ns
codeRepl:6  call void (...)* @_ssdm_op_SpecInterface(float* %X, [8 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_2: stg_12 [1/2] 0.00ns
codeRepl:8  call fastcc void @DCT_Block__proc(i8 %function_read, float* %X, float* %Y)

ST_2: stg_13 [1/1] 0.00ns
codeRepl:9  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x64a7e7e330; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ function_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x64a7e7e3c0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x64a7e7d130; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
function_read (read                ) [ 001]
stg_5         (specdataflowpipeline) [ 000]
stg_6         (specbitsmap         ) [ 000]
stg_7         (specbitsmap         ) [ 000]
stg_8         (specbitsmap         ) [ 000]
stg_9         (spectopmodule       ) [ 000]
stg_10        (specinterface       ) [ 000]
stg_11        (specinterface       ) [ 000]
stg_12        (call                ) [ 000]
stg_13        (ret                 ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="function_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="function_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Y">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DCT_Block__proc"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="function_read_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="8" slack="0"/>
<pin id="30" dir="0" index="1" bw="8" slack="0"/>
<pin id="31" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="function_read/1 "/>
</bind>
</comp>

<comp id="35" class="1004" name="grp_DCT_Block_proc_fu_35">
<pin_list>
<pin id="36" dir="0" index="0" bw="0" slack="0"/>
<pin id="37" dir="0" index="1" bw="8" slack="0"/>
<pin id="38" dir="0" index="2" bw="32" slack="0"/>
<pin id="39" dir="0" index="3" bw="32" slack="0"/>
<pin id="40" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_4/1 "/>
</bind>
</comp>

<comp id="45" class="1005" name="function_read_reg_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="8" slack="1"/>
<pin id="47" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="function_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="32"><net_src comp="6" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="2" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="41"><net_src comp="8" pin="0"/><net_sink comp="35" pin=0"/></net>

<net id="42"><net_src comp="28" pin="2"/><net_sink comp="35" pin=1"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="35" pin=2"/></net>

<net id="44"><net_src comp="4" pin="0"/><net_sink comp="35" pin=3"/></net>

<net id="48"><net_src comp="28" pin="2"/><net_sink comp="45" pin=0"/></net>

<net id="49"><net_src comp="45" pin="1"/><net_sink comp="35" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Y | {1 2 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|---------|---------|
| Operation|      Functional Unit     |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|---------|---------|
|   call   | grp_DCT_Block_proc_fu_35 |    2    |    50   | 482.934 |  24271  |  15342  |
|----------|--------------------------|---------|---------|---------|---------|---------|
|   read   | function_read_read_fu_28 |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|---------|
|   Total  |                          |    2    |    50   | 482.934 |  24271  |  15342  |
|----------|--------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|function_read_reg_45|    8   |
+--------------------+--------+
|        Total       |    8   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
| grp_DCT_Block_proc_fu_35 |  p1  |   2  |   8  |   16   ||    8    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   16   ||  1.571  ||    8    |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    2   |   50   |   482  |  24271 |  15342 |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    1   |    -   |    8   |
|  Register |    -   |    -   |    -   |    8   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   50   |   484  |  24279 |  15350 |
+-----------+--------+--------+--------+--------+--------+
