Pin number,Pin name,Pin type,Pin description
Left side of the chip,
1,DEC1,Power,1.1 V Digital supply decoupling,,
2,P0.00/XL1,Digital I/O/Analog input,General purpose I/O/Connection for 32.768 kHz crystal,,
3,P0.01/XL2,Digital I/O/Analog input,General purpose I/O/Connection for 32.768 kHz crystal,,
4,P0.04/AIN2,Digital I/O/Analog input,General purpose I/O/Analog input,,
5,P0.05/AIN3,Digital I/O/Analog input,General purpose I/O/Analog input,,
6,P0.07/TRACECLK,Digital I/O/Trace clock,General purpose I/O/Trace buffer clock,,
7,P0.08,Digital I/O,General purpose I/O,,
8,P1.08,Digital I/O,General purpose I/O,,
9,P1.09/TRACEDATA3,Digital I/O/Trace data,General purpose I/O/Trace buffer TRACEDATA[3],,
10,P0.11/TRACEDATA2,Digital I/O/Trace data,General purpose I/O/Trace buffer TRACEDATA[2],,
11,P0.12/TRACEDATA1,Digital I/O/Trace data,General purpose I/O/Trace buffer TRACEDATA[1],,
12,VDD,Power,Power supply,,
Bottom side of chip,
13,P0.13,Digital I/O,General purpose I/O,,
14,P0.14,Digital I/O,General purpose I/O,,
15,P0.17,Digital I/O,General purpose I/O,,
16,P0.18/nRESET,Digital I/O,General purpose I/O/Configurable as pin RESET,QSPI/CSN,
17,VDD,Power,Power supply,,
18,P0.19,Digital I/O,General purpose I/O,QSPI/SCK,
19,P0.20,Digital I/O,General purpose I/O,,
20,P0.21,Digital I/O,General purpose I/O,QSPI,
21,P0.22,Digital I/O,General purpose I/O,QSPI,
22,P0.23,Digital I/O,General purpose I/O,QSPI,
23,P0.24,Digital I/O,General purpose I/O,,
24,P1.00/TRACEDATA0,Digital I/O/Trace data,General purpose I/O/Trace buffer TRACEDATA[0]/Serial wire output (SWO),QSPI,
Right side of the chip,
25,VDD,Power,Power supply,,
26,SWDIO,Debug,Serial wire debug I/O for debug and programming,,
27,SWDCLK,Debug,Serial wire debug clock input for debug and programming,,
28,NC,,Not connected,,
29,P0.09/NFC1,Digital I/O/NFC input,General purpose I/O/NFC antenna connection,Standard drive low frequency I/O only,
30,P0.10/NFC2,Digital I/O/NFC input,General purpose I/O/NFC antenna connection,Standard drive low frequency I/O only,
31,ANT,RF,Single-ended radio antenna connection,See Reference circuitry for guidelines on how to ensure good RF performance,
32,VSS_PA,Power,Ground (radio supply),,
33,DEC6,Power,1.3 V regulator supply decoupling,Must be connected to DEC4 (pin 46),
34,DEC3,Power,Power supply decoupling,,
35,XC1,Analog input,Connection for 32 MHz crystal,,
36,XC2,Analog input,Connection for 32 MHz crystal,,
Top side of the chip,
37,VDD,Power,Power supply,,
38,P1.15,Digital I/O,General purpose I/O,Standard drive low frequency I/O only,
39,P0.03/AIN1,Digital I/O/Analog input,General purpose I/O/Analog input,Standard drive low frequency I/O only,
40,P0.02/AIN0,Digital I/O/Analog input,General purpose I/O/Analog input,Standard drive low frequency I/O only,
41,P0.28/AIN4,Digital I/O/Analog input,General purpose I/O/Analog input,Standard drive low frequency I/O only,
42,P0.29/AIN5,Digital I/O/Analog input,General purpose I/O/Analog input,Standard drive low frequency I/O only,
43,P0.30/AIN6,Digital I/O/Analog input,General purpose I/O/Analog input,Standard drive low frequency I/O only,
44,P0.31/AIN7,Digital I/O/Analog input,General purpose I/O/Analog input,Standard drive low frequency I/O only,
45,VSS,Power,Ground,,
46,DEC4,Power,1.3 V regulator supply decoupling,Must be connected to DEC6 (pin 33),
47,DCC,Power,DC/DC converter output,,
48,VDD,Power,Power supply,,
Backside of the chip,
Die pad,VSS,Power,Ground pad,Exposed die pad must be connected to ground (VSS) for proper device operation,
