// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        C_address0,
        C_ce0,
        C_we0,
        C_d0,
        C_address1,
        C_ce1,
        C_we1,
        C_d1,
        scale_reload,
        scale_16_reload,
        scale_32_reload,
        scale_48_reload,
        scale_1_reload,
        scale_17_reload,
        scale_33_reload,
        scale_49_reload,
        scale_2_reload,
        scale_18_reload,
        scale_34_reload,
        scale_50_reload,
        scale_3_reload,
        scale_19_reload,
        scale_35_reload,
        scale_51_reload,
        scale_4_reload,
        scale_20_reload,
        scale_36_reload,
        scale_52_reload,
        scale_5_reload,
        scale_21_reload,
        scale_37_reload,
        scale_53_reload,
        scale_6_reload,
        scale_22_reload,
        scale_38_reload,
        scale_54_reload,
        scale_7_reload,
        scale_23_reload,
        scale_39_reload,
        scale_55_reload,
        scale_8_reload,
        scale_24_reload,
        scale_40_reload,
        scale_56_reload,
        scale_9_reload,
        scale_25_reload,
        scale_41_reload,
        scale_57_reload,
        scale_10_reload,
        scale_26_reload,
        scale_42_reload,
        scale_58_reload,
        scale_11_reload,
        scale_27_reload,
        scale_43_reload,
        scale_59_reload,
        scale_12_reload,
        scale_28_reload,
        scale_44_reload,
        scale_60_reload,
        scale_13_reload,
        scale_29_reload,
        scale_45_reload,
        scale_61_reload,
        scale_14_reload,
        scale_30_reload,
        scale_46_reload,
        scale_62_reload,
        scale_15_reload,
        scale_31_reload,
        scale_47_reload,
        scale_63_reload,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_q0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_address0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_ce0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_q0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_address0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_ce0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_q0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_address0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_ce0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_q0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_address0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_ce0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_q0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_address0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_ce0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_q0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_address0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_ce0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 8'd1;
parameter    ap_ST_fsm_pp0_stage1 = 8'd2;
parameter    ap_ST_fsm_pp0_stage2 = 8'd4;
parameter    ap_ST_fsm_pp0_stage3 = 8'd8;
parameter    ap_ST_fsm_pp0_stage4 = 8'd16;
parameter    ap_ST_fsm_pp0_stage5 = 8'd32;
parameter    ap_ST_fsm_pp0_stage6 = 8'd64;
parameter    ap_ST_fsm_pp0_stage7 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] C_address0;
output   C_ce0;
output   C_we0;
output  [23:0] C_d0;
output  [13:0] C_address1;
output   C_ce1;
output   C_we1;
output  [23:0] C_d1;
input  [23:0] scale_reload;
input  [23:0] scale_16_reload;
input  [23:0] scale_32_reload;
input  [23:0] scale_48_reload;
input  [23:0] scale_1_reload;
input  [23:0] scale_17_reload;
input  [23:0] scale_33_reload;
input  [23:0] scale_49_reload;
input  [23:0] scale_2_reload;
input  [23:0] scale_18_reload;
input  [23:0] scale_34_reload;
input  [23:0] scale_50_reload;
input  [23:0] scale_3_reload;
input  [23:0] scale_19_reload;
input  [23:0] scale_35_reload;
input  [23:0] scale_51_reload;
input  [23:0] scale_4_reload;
input  [23:0] scale_20_reload;
input  [23:0] scale_36_reload;
input  [23:0] scale_52_reload;
input  [23:0] scale_5_reload;
input  [23:0] scale_21_reload;
input  [23:0] scale_37_reload;
input  [23:0] scale_53_reload;
input  [23:0] scale_6_reload;
input  [23:0] scale_22_reload;
input  [23:0] scale_38_reload;
input  [23:0] scale_54_reload;
input  [23:0] scale_7_reload;
input  [23:0] scale_23_reload;
input  [23:0] scale_39_reload;
input  [23:0] scale_55_reload;
input  [23:0] scale_8_reload;
input  [23:0] scale_24_reload;
input  [23:0] scale_40_reload;
input  [23:0] scale_56_reload;
input  [23:0] scale_9_reload;
input  [23:0] scale_25_reload;
input  [23:0] scale_41_reload;
input  [23:0] scale_57_reload;
input  [23:0] scale_10_reload;
input  [23:0] scale_26_reload;
input  [23:0] scale_42_reload;
input  [23:0] scale_58_reload;
input  [23:0] scale_11_reload;
input  [23:0] scale_27_reload;
input  [23:0] scale_43_reload;
input  [23:0] scale_59_reload;
input  [23:0] scale_12_reload;
input  [23:0] scale_28_reload;
input  [23:0] scale_44_reload;
input  [23:0] scale_60_reload;
input  [23:0] scale_13_reload;
input  [23:0] scale_29_reload;
input  [23:0] scale_45_reload;
input  [23:0] scale_61_reload;
input  [23:0] scale_14_reload;
input  [23:0] scale_30_reload;
input  [23:0] scale_46_reload;
input  [23:0] scale_62_reload;
input  [23:0] scale_15_reload;
input  [23:0] scale_31_reload;
input  [23:0] scale_47_reload;
input  [23:0] scale_63_reload;
output  [9:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_q0;
output  [9:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_q0;
output  [9:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_q0;
output  [9:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_q0;
output  [9:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_q0;
output  [9:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_q0;
output  [9:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_q0;
output  [9:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_q0;
output  [9:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0;
output  [9:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_q0;
output  [9:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_address0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_ce0;
input  [23:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_q0;
output  [9:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_address0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_ce0;
input  [23:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_q0;
output  [9:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_address0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_ce0;
input  [23:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_q0;
output  [9:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_address0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_ce0;
input  [23:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_q0;
output  [9:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_address0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_ce0;
input  [23:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_q0;
output  [9:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_address0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_ce0;
input  [23:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_q0;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_subdone;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [0:0] icmp_ln73_reg_4546;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7_subdone;
wire   [0:0] icmp_ln73_fu_1197_p2;
wire    ap_block_pp0_stage0_11001;
wire   [5:0] select_ln74_fu_1233_p3;
reg   [5:0] select_ln74_reg_4550;
wire   [7:0] trunc_ln77_fu_1249_p1;
reg   [7:0] trunc_ln77_reg_4556;
reg   [7:0] trunc_ln77_reg_4556_pp0_iter1_reg;
wire   [1:0] lshr_ln_fu_1253_p4;
reg   [1:0] lshr_ln_reg_4576;
reg   [1:0] lshr_ln_reg_4576_pp0_iter1_reg;
wire   [23:0] tmp_1_fu_1291_p11;
reg   [23:0] tmp_1_reg_4668;
reg   [4:0] tmp_9_reg_4673;
wire   [23:0] tmp_11_fu_1325_p11;
reg   [23:0] tmp_11_reg_4678;
reg   [3:0] tmp_19_reg_4683;
wire   [0:0] trunc_ln74_fu_1359_p1;
reg   [0:0] trunc_ln74_reg_4689;
reg   [0:0] trunc_ln74_reg_4689_pp0_iter1_reg;
wire   [23:0] tmp_21_fu_1363_p11;
reg   [23:0] tmp_21_reg_4697;
wire   [23:0] tmp_30_fu_1387_p11;
reg   [23:0] tmp_30_reg_4702;
reg   [2:0] tmp_38_reg_4707;
wire   [1:0] trunc_ln74_1_fu_1421_p1;
reg   [1:0] trunc_ln74_1_reg_4715;
wire   [23:0] tmp_40_fu_1425_p11;
reg   [23:0] tmp_40_reg_4721;
wire   [23:0] tmp_50_fu_1449_p11;
reg   [23:0] tmp_50_reg_4726;
wire   [23:0] tmp_59_fu_1473_p11;
reg   [23:0] tmp_59_reg_4731;
wire   [23:0] tmp_68_fu_1497_p11;
reg   [23:0] tmp_68_reg_4736;
wire   [2:0] trunc_ln74_2_fu_1521_p1;
reg   [2:0] trunc_ln74_2_reg_4741;
wire   [23:0] tmp_76_fu_1525_p11;
reg   [23:0] tmp_76_reg_4746;
reg   [1:0] tmp_86_reg_4751;
wire   [23:0] tmp_84_fu_1559_p11;
reg   [23:0] tmp_84_reg_4756;
wire   [23:0] tmp_92_fu_1583_p11;
reg   [23:0] tmp_92_reg_4761;
wire   [23:0] tmp_100_fu_1607_p11;
reg   [23:0] tmp_100_reg_4766;
wire   [23:0] tmp_108_fu_1631_p11;
reg   [23:0] tmp_108_reg_4771;
wire   [23:0] tmp_116_fu_1655_p11;
reg   [23:0] tmp_116_reg_4776;
wire   [23:0] tmp_124_fu_1679_p11;
reg   [23:0] tmp_124_reg_4781;
wire   [23:0] tmp_132_fu_1703_p11;
reg   [23:0] tmp_132_reg_4786;
wire   [23:0] select_ln77_3_fu_1888_p3;
reg   [23:0] select_ln77_3_reg_4791;
wire    ap_block_pp0_stage1_11001;
wire   [23:0] select_ln77_7_fu_2047_p3;
reg   [23:0] select_ln77_7_reg_4796;
reg   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load_reg_4801;
reg   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load_reg_4806;
reg   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load_reg_4811;
reg   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load_reg_4816;
reg   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_reg_4821;
reg   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_reg_4826;
reg   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_reg_4831;
reg   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_reg_4836;
reg   [23:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_29_reg_4841;
reg   [23:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_30_reg_4846;
reg   [23:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_31_reg_4851;
reg   [23:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_32_reg_4856;
reg   [23:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_33_reg_4861;
reg   [23:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_34_reg_4866;
wire   [23:0] select_ln77_11_fu_2232_p3;
reg   [23:0] select_ln77_11_reg_4871;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_11001;
wire   [23:0] select_ln77_15_fu_2390_p3;
reg   [23:0] select_ln77_15_reg_4876;
reg   [0:0] tmp_48_reg_4881;
reg   [0:0] tmp_96_reg_4887;
wire   [23:0] select_ln77_19_fu_2602_p3;
reg   [23:0] select_ln77_19_reg_4893;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_11001;
wire   [23:0] select_ln77_23_fu_2760_p3;
reg   [23:0] select_ln77_23_reg_4898;
wire   [23:0] select_ln77_27_fu_2948_p3;
reg   [23:0] select_ln77_27_reg_4903;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_11001;
wire   [23:0] select_ln77_31_fu_3106_p3;
reg   [23:0] select_ln77_31_reg_4908;
wire   [23:0] select_ln77_35_fu_3291_p3;
reg   [23:0] select_ln77_35_reg_4913;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5_11001;
wire   [23:0] select_ln77_39_fu_3449_p3;
reg   [23:0] select_ln77_39_reg_4918;
wire   [23:0] select_ln77_43_fu_3637_p3;
reg   [23:0] select_ln77_43_reg_4923;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6_11001;
wire   [23:0] select_ln77_47_fu_3795_p3;
reg   [23:0] select_ln77_47_reg_4928;
wire   [23:0] select_ln77_51_fu_3986_p3;
reg   [23:0] select_ln77_51_reg_4933;
wire    ap_block_pp0_stage7_11001;
wire   [23:0] select_ln77_55_fu_4144_p3;
reg   [23:0] select_ln77_55_reg_4938;
wire   [23:0] select_ln77_59_fu_4332_p3;
reg   [23:0] select_ln77_59_reg_4943;
wire   [23:0] select_ln77_63_fu_4490_p3;
reg   [23:0] select_ln77_63_reg_4948;
wire   [63:0] zext_ln77_17_fu_1271_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln77_16_fu_2064_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln77_18_fu_2077_p1;
wire   [63:0] zext_ln77_19_fu_2434_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln77_20_fu_2447_p1;
wire   [63:0] zext_ln77_21_fu_2777_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln77_22_fu_2793_p1;
wire   [63:0] zext_ln77_23_fu_3123_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln77_24_fu_3136_p1;
wire   [63:0] zext_ln77_25_fu_3466_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln77_26_fu_3482_p1;
wire   [63:0] zext_ln77_27_fu_3815_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln77_28_fu_3831_p1;
wire   [63:0] zext_ln77_29_fu_4161_p1;
wire   [63:0] zext_ln77_30_fu_4177_p1;
wire   [63:0] zext_ln77_31_fu_4507_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln77_32_fu_4520_p1;
reg   [6:0] j_fu_310;
wire   [6:0] add_ln74_fu_2414_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_j_load;
reg   [8:0] i_fu_314;
wire   [8:0] select_ln73_fu_1241_p3;
reg   [8:0] ap_sig_allocacmp_i_load;
reg   [10:0] indvar_flatten_fu_318;
wire   [10:0] add_ln73_1_fu_1203_p2;
reg   [10:0] ap_sig_allocacmp_indvar_flatten_load;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local;
reg    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_ce0_local;
reg    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_ce0_local;
reg    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_ce0_local;
reg    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_ce0_local;
reg    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_ce0_local;
reg    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_ce0_local;
reg    C_we1_local;
reg   [23:0] C_d1_local;
reg    C_ce1_local;
reg   [13:0] C_address1_local;
reg    C_we0_local;
reg   [23:0] C_d0_local;
reg    C_ce0_local;
reg   [13:0] C_address0_local;
reg  signed [23:0] grp_fu_1051_p0;
wire  signed [47:0] sext_ln77_1_fu_1742_p1;
wire  signed [47:0] sext_ln77_5_fu_2086_p1;
wire  signed [47:0] sext_ln77_9_fu_2456_p1;
wire  signed [47:0] sext_ln77_13_fu_2802_p1;
wire  signed [47:0] sext_ln77_17_fu_3145_p1;
wire  signed [47:0] sext_ln77_21_fu_3491_p1;
wire  signed [47:0] sext_ln77_25_fu_3840_p1;
wire  signed [47:0] sext_ln77_29_fu_4186_p1;
reg  signed [23:0] grp_fu_1051_p1;
wire  signed [47:0] sext_ln77_fu_1737_p1;
wire  signed [47:0] sext_ln77_4_fu_2082_p1;
wire  signed [47:0] sext_ln77_8_fu_2452_p1;
wire  signed [47:0] sext_ln77_12_fu_2798_p1;
wire  signed [47:0] sext_ln77_16_fu_3141_p1;
wire  signed [47:0] sext_ln77_20_fu_3487_p1;
wire  signed [47:0] sext_ln77_24_fu_3836_p1;
wire  signed [47:0] sext_ln77_28_fu_4182_p1;
reg  signed [23:0] grp_fu_1055_p0;
wire  signed [47:0] sext_ln77_3_fu_1901_p1;
wire  signed [47:0] sext_ln77_7_fu_2244_p1;
wire  signed [47:0] sext_ln77_11_fu_2614_p1;
wire  signed [47:0] sext_ln77_15_fu_2960_p1;
wire  signed [47:0] sext_ln77_19_fu_3303_p1;
wire  signed [47:0] sext_ln77_23_fu_3649_p1;
wire  signed [47:0] sext_ln77_27_fu_3998_p1;
wire  signed [47:0] sext_ln77_31_fu_4344_p1;
reg  signed [23:0] grp_fu_1055_p1;
wire  signed [47:0] sext_ln77_2_fu_1896_p1;
wire  signed [47:0] sext_ln77_6_fu_2240_p1;
wire  signed [47:0] sext_ln77_10_fu_2610_p1;
wire  signed [47:0] sext_ln77_14_fu_2956_p1;
wire  signed [47:0] sext_ln77_18_fu_3299_p1;
wire  signed [47:0] sext_ln77_22_fu_3645_p1;
wire  signed [47:0] sext_ln77_26_fu_3994_p1;
wire  signed [47:0] sext_ln77_30_fu_4340_p1;
wire   [47:0] grp_fu_1051_p2;
wire   [6:0] grp_fu_1085_p3;
wire   [7:0] grp_fu_1099_p3;
wire   [47:0] grp_fu_1055_p2;
wire   [6:0] grp_fu_1145_p3;
wire   [7:0] grp_fu_1159_p3;
wire   [0:0] tmp_fu_1225_p3;
wire   [5:0] trunc_ln73_fu_1215_p1;
wire   [8:0] add_ln73_fu_1219_p2;
wire   [9:0] tmp_s_fu_1263_p3;
wire   [23:0] tmp_1_fu_1291_p9;
wire   [23:0] tmp_11_fu_1325_p9;
wire   [23:0] tmp_21_fu_1363_p9;
wire   [23:0] tmp_30_fu_1387_p9;
wire   [23:0] tmp_40_fu_1425_p9;
wire   [23:0] tmp_50_fu_1449_p9;
wire   [23:0] tmp_59_fu_1473_p9;
wire   [23:0] tmp_68_fu_1497_p9;
wire   [23:0] tmp_76_fu_1525_p9;
wire   [23:0] tmp_84_fu_1559_p9;
wire   [23:0] tmp_92_fu_1583_p9;
wire   [23:0] tmp_100_fu_1607_p9;
wire   [23:0] tmp_108_fu_1631_p9;
wire   [23:0] tmp_116_fu_1655_p9;
wire   [23:0] tmp_124_fu_1679_p9;
wire   [23:0] tmp_132_fu_1703_p9;
wire   [0:0] grp_fu_1077_p3;
wire   [23:0] grp_fu_1067_p4;
wire   [23:0] zext_ln77_fu_1754_p1;
wire   [23:0] add_ln77_fu_1758_p2;
wire   [0:0] tmp_5_fu_1764_p3;
wire   [0:0] tmp_4_fu_1746_p3;
wire   [0:0] xor_ln77_fu_1772_p2;
wire   [0:0] and_ln77_fu_1778_p2;
wire   [0:0] grp_fu_1107_p2;
wire   [0:0] grp_fu_1113_p2;
wire   [0:0] tmp_6_fu_1784_p3;
wire   [0:0] grp_fu_1093_p2;
wire   [0:0] xor_ln77_1_fu_1800_p2;
wire   [0:0] and_ln77_1_fu_1806_p2;
wire   [0:0] select_ln77_fu_1792_p3;
wire   [0:0] xor_ln77_2_fu_1826_p2;
wire   [0:0] grp_fu_1059_p3;
wire   [0:0] or_ln77_fu_1832_p2;
wire   [0:0] xor_ln77_3_fu_1838_p2;
wire   [0:0] select_ln77_1_fu_1812_p3;
wire   [0:0] and_ln77_2_fu_1820_p2;
wire   [0:0] and_ln77_4_fu_1850_p2;
wire   [0:0] or_ln77_32_fu_1856_p2;
wire   [0:0] xor_ln77_4_fu_1862_p2;
wire   [0:0] and_ln77_3_fu_1844_p2;
wire   [0:0] and_ln77_5_fu_1868_p2;
wire   [0:0] or_ln77_1_fu_1882_p2;
wire   [23:0] select_ln77_2_fu_1874_p3;
wire   [0:0] grp_fu_1137_p3;
wire   [23:0] grp_fu_1127_p4;
wire   [23:0] zext_ln77_1_fu_1913_p1;
wire   [23:0] add_ln77_1_fu_1917_p2;
wire   [0:0] tmp_15_fu_1923_p3;
wire   [0:0] tmp_14_fu_1905_p3;
wire   [0:0] xor_ln77_5_fu_1931_p2;
wire   [0:0] and_ln77_6_fu_1937_p2;
wire   [0:0] grp_fu_1167_p2;
wire   [0:0] grp_fu_1173_p2;
wire   [0:0] tmp_16_fu_1943_p3;
wire   [0:0] grp_fu_1153_p2;
wire   [0:0] xor_ln77_6_fu_1959_p2;
wire   [0:0] and_ln77_7_fu_1965_p2;
wire   [0:0] select_ln77_4_fu_1951_p3;
wire   [0:0] xor_ln77_7_fu_1985_p2;
wire   [0:0] grp_fu_1119_p3;
wire   [0:0] or_ln77_2_fu_1991_p2;
wire   [0:0] xor_ln77_8_fu_1997_p2;
wire   [0:0] select_ln77_5_fu_1971_p3;
wire   [0:0] and_ln77_8_fu_1979_p2;
wire   [0:0] and_ln77_10_fu_2009_p2;
wire   [0:0] or_ln77_33_fu_2015_p2;
wire   [0:0] xor_ln77_9_fu_2021_p2;
wire   [0:0] and_ln77_9_fu_2003_p2;
wire   [0:0] and_ln77_11_fu_2027_p2;
wire   [0:0] or_ln77_3_fu_2041_p2;
wire   [23:0] select_ln77_6_fu_2033_p3;
wire   [13:0] add_ln77_s_fu_2058_p3;
wire   [13:0] tmp_10_fu_2069_p4;
wire   [23:0] zext_ln77_2_fu_2098_p1;
wire   [23:0] add_ln77_2_fu_2102_p2;
wire   [0:0] tmp_25_fu_2108_p3;
wire   [0:0] tmp_24_fu_2090_p3;
wire   [0:0] xor_ln77_10_fu_2116_p2;
wire   [0:0] and_ln77_12_fu_2122_p2;
wire   [0:0] tmp_26_fu_2128_p3;
wire   [0:0] xor_ln77_11_fu_2144_p2;
wire   [0:0] and_ln77_13_fu_2150_p2;
wire   [0:0] select_ln77_8_fu_2136_p3;
wire   [0:0] xor_ln77_12_fu_2170_p2;
wire   [0:0] or_ln77_4_fu_2176_p2;
wire   [0:0] xor_ln77_13_fu_2182_p2;
wire   [0:0] select_ln77_9_fu_2156_p3;
wire   [0:0] and_ln77_14_fu_2164_p2;
wire   [0:0] and_ln77_16_fu_2194_p2;
wire   [0:0] or_ln77_34_fu_2200_p2;
wire   [0:0] xor_ln77_14_fu_2206_p2;
wire   [0:0] and_ln77_15_fu_2188_p2;
wire   [0:0] and_ln77_17_fu_2212_p2;
wire   [0:0] or_ln77_5_fu_2226_p2;
wire   [23:0] select_ln77_10_fu_2218_p3;
wire   [23:0] zext_ln77_3_fu_2256_p1;
wire   [23:0] add_ln77_3_fu_2260_p2;
wire   [0:0] tmp_34_fu_2266_p3;
wire   [0:0] tmp_33_fu_2248_p3;
wire   [0:0] xor_ln77_15_fu_2274_p2;
wire   [0:0] and_ln77_18_fu_2280_p2;
wire   [0:0] tmp_35_fu_2286_p3;
wire   [0:0] xor_ln77_16_fu_2302_p2;
wire   [0:0] and_ln77_19_fu_2308_p2;
wire   [0:0] select_ln77_12_fu_2294_p3;
wire   [0:0] xor_ln77_17_fu_2328_p2;
wire   [0:0] or_ln77_6_fu_2334_p2;
wire   [0:0] xor_ln77_18_fu_2340_p2;
wire   [0:0] select_ln77_13_fu_2314_p3;
wire   [0:0] and_ln77_20_fu_2322_p2;
wire   [0:0] and_ln77_22_fu_2352_p2;
wire   [0:0] or_ln77_35_fu_2358_p2;
wire   [0:0] xor_ln77_19_fu_2364_p2;
wire   [0:0] and_ln77_21_fu_2346_p2;
wire   [0:0] and_ln77_23_fu_2370_p2;
wire   [0:0] or_ln77_7_fu_2384_p2;
wire   [23:0] select_ln77_14_fu_2376_p3;
wire   [6:0] zext_ln73_fu_2055_p1;
wire   [13:0] tmp_20_fu_2425_p5;
wire   [13:0] tmp_29_fu_2439_p4;
wire   [23:0] zext_ln77_4_fu_2468_p1;
wire   [23:0] add_ln77_4_fu_2472_p2;
wire   [0:0] tmp_44_fu_2478_p3;
wire   [0:0] tmp_43_fu_2460_p3;
wire   [0:0] xor_ln77_20_fu_2486_p2;
wire   [0:0] and_ln77_24_fu_2492_p2;
wire   [0:0] tmp_45_fu_2498_p3;
wire   [0:0] xor_ln77_21_fu_2514_p2;
wire   [0:0] and_ln77_25_fu_2520_p2;
wire   [0:0] select_ln77_16_fu_2506_p3;
wire   [0:0] xor_ln77_22_fu_2540_p2;
wire   [0:0] or_ln77_8_fu_2546_p2;
wire   [0:0] xor_ln77_23_fu_2552_p2;
wire   [0:0] select_ln77_17_fu_2526_p3;
wire   [0:0] and_ln77_26_fu_2534_p2;
wire   [0:0] and_ln77_28_fu_2564_p2;
wire   [0:0] or_ln77_36_fu_2570_p2;
wire   [0:0] xor_ln77_24_fu_2576_p2;
wire   [0:0] and_ln77_27_fu_2558_p2;
wire   [0:0] and_ln77_29_fu_2582_p2;
wire   [0:0] or_ln77_9_fu_2596_p2;
wire   [23:0] select_ln77_18_fu_2588_p3;
wire   [23:0] zext_ln77_5_fu_2626_p1;
wire   [23:0] add_ln77_5_fu_2630_p2;
wire   [0:0] tmp_54_fu_2636_p3;
wire   [0:0] tmp_53_fu_2618_p3;
wire   [0:0] xor_ln77_25_fu_2644_p2;
wire   [0:0] and_ln77_30_fu_2650_p2;
wire   [0:0] tmp_55_fu_2656_p3;
wire   [0:0] xor_ln77_26_fu_2672_p2;
wire   [0:0] and_ln77_31_fu_2678_p2;
wire   [0:0] select_ln77_20_fu_2664_p3;
wire   [0:0] xor_ln77_27_fu_2698_p2;
wire   [0:0] or_ln77_10_fu_2704_p2;
wire   [0:0] xor_ln77_28_fu_2710_p2;
wire   [0:0] select_ln77_21_fu_2684_p3;
wire   [0:0] and_ln77_32_fu_2692_p2;
wire   [0:0] and_ln77_34_fu_2722_p2;
wire   [0:0] or_ln77_37_fu_2728_p2;
wire   [0:0] xor_ln77_29_fu_2734_p2;
wire   [0:0] and_ln77_33_fu_2716_p2;
wire   [0:0] and_ln77_35_fu_2740_p2;
wire   [0:0] or_ln77_11_fu_2754_p2;
wire   [23:0] select_ln77_22_fu_2746_p3;
wire   [13:0] tmp_39_fu_2768_p5;
wire   [13:0] tmp_49_fu_2782_p6;
wire   [23:0] zext_ln77_6_fu_2814_p1;
wire   [23:0] add_ln77_6_fu_2818_p2;
wire   [0:0] tmp_63_fu_2824_p3;
wire   [0:0] tmp_62_fu_2806_p3;
wire   [0:0] xor_ln77_30_fu_2832_p2;
wire   [0:0] and_ln77_36_fu_2838_p2;
wire   [0:0] tmp_64_fu_2844_p3;
wire   [0:0] xor_ln77_31_fu_2860_p2;
wire   [0:0] and_ln77_37_fu_2866_p2;
wire   [0:0] select_ln77_24_fu_2852_p3;
wire   [0:0] xor_ln77_32_fu_2886_p2;
wire   [0:0] or_ln77_12_fu_2892_p2;
wire   [0:0] xor_ln77_33_fu_2898_p2;
wire   [0:0] select_ln77_25_fu_2872_p3;
wire   [0:0] and_ln77_38_fu_2880_p2;
wire   [0:0] and_ln77_40_fu_2910_p2;
wire   [0:0] or_ln77_38_fu_2916_p2;
wire   [0:0] xor_ln77_34_fu_2922_p2;
wire   [0:0] and_ln77_39_fu_2904_p2;
wire   [0:0] and_ln77_41_fu_2928_p2;
wire   [0:0] or_ln77_13_fu_2942_p2;
wire   [23:0] select_ln77_26_fu_2934_p3;
wire   [23:0] zext_ln77_7_fu_2972_p1;
wire   [23:0] add_ln77_7_fu_2976_p2;
wire   [0:0] tmp_72_fu_2982_p3;
wire   [0:0] tmp_71_fu_2964_p3;
wire   [0:0] xor_ln77_35_fu_2990_p2;
wire   [0:0] and_ln77_42_fu_2996_p2;
wire   [0:0] tmp_73_fu_3002_p3;
wire   [0:0] xor_ln77_36_fu_3018_p2;
wire   [0:0] and_ln77_43_fu_3024_p2;
wire   [0:0] select_ln77_28_fu_3010_p3;
wire   [0:0] xor_ln77_37_fu_3044_p2;
wire   [0:0] or_ln77_14_fu_3050_p2;
wire   [0:0] xor_ln77_38_fu_3056_p2;
wire   [0:0] select_ln77_29_fu_3030_p3;
wire   [0:0] and_ln77_44_fu_3038_p2;
wire   [0:0] and_ln77_46_fu_3068_p2;
wire   [0:0] or_ln77_39_fu_3074_p2;
wire   [0:0] xor_ln77_39_fu_3080_p2;
wire   [0:0] and_ln77_45_fu_3062_p2;
wire   [0:0] and_ln77_47_fu_3086_p2;
wire   [0:0] or_ln77_15_fu_3100_p2;
wire   [23:0] select_ln77_30_fu_3092_p3;
wire   [13:0] tmp_58_fu_3114_p5;
wire   [13:0] tmp_67_fu_3128_p4;
wire   [23:0] zext_ln77_8_fu_3157_p1;
wire   [23:0] add_ln77_8_fu_3161_p2;
wire   [0:0] tmp_81_fu_3167_p3;
wire   [0:0] tmp_80_fu_3149_p3;
wire   [0:0] xor_ln77_40_fu_3175_p2;
wire   [0:0] and_ln77_48_fu_3181_p2;
wire   [0:0] tmp_85_fu_3187_p3;
wire   [0:0] xor_ln77_41_fu_3203_p2;
wire   [0:0] and_ln77_49_fu_3209_p2;
wire   [0:0] select_ln77_32_fu_3195_p3;
wire   [0:0] xor_ln77_42_fu_3229_p2;
wire   [0:0] or_ln77_16_fu_3235_p2;
wire   [0:0] xor_ln77_43_fu_3241_p2;
wire   [0:0] select_ln77_33_fu_3215_p3;
wire   [0:0] and_ln77_50_fu_3223_p2;
wire   [0:0] and_ln77_52_fu_3253_p2;
wire   [0:0] or_ln77_40_fu_3259_p2;
wire   [0:0] xor_ln77_44_fu_3265_p2;
wire   [0:0] and_ln77_51_fu_3247_p2;
wire   [0:0] and_ln77_53_fu_3271_p2;
wire   [0:0] or_ln77_17_fu_3285_p2;
wire   [23:0] select_ln77_34_fu_3277_p3;
wire   [23:0] zext_ln77_9_fu_3315_p1;
wire   [23:0] add_ln77_9_fu_3319_p2;
wire   [0:0] tmp_94_fu_3325_p3;
wire   [0:0] tmp_93_fu_3307_p3;
wire   [0:0] xor_ln77_45_fu_3333_p2;
wire   [0:0] and_ln77_54_fu_3339_p2;
wire   [0:0] tmp_95_fu_3345_p3;
wire   [0:0] xor_ln77_46_fu_3361_p2;
wire   [0:0] and_ln77_55_fu_3367_p2;
wire   [0:0] select_ln77_36_fu_3353_p3;
wire   [0:0] xor_ln77_47_fu_3387_p2;
wire   [0:0] or_ln77_18_fu_3393_p2;
wire   [0:0] xor_ln77_48_fu_3399_p2;
wire   [0:0] select_ln77_37_fu_3373_p3;
wire   [0:0] and_ln77_56_fu_3381_p2;
wire   [0:0] and_ln77_58_fu_3411_p2;
wire   [0:0] or_ln77_41_fu_3417_p2;
wire   [0:0] xor_ln77_49_fu_3423_p2;
wire   [0:0] and_ln77_57_fu_3405_p2;
wire   [0:0] and_ln77_59_fu_3429_p2;
wire   [0:0] or_ln77_19_fu_3443_p2;
wire   [23:0] select_ln77_38_fu_3435_p3;
wire   [13:0] tmp_77_fu_3457_p5;
wire   [13:0] tmp_87_fu_3471_p6;
wire   [23:0] zext_ln77_10_fu_3503_p1;
wire   [23:0] add_ln77_10_fu_3507_p2;
wire   [0:0] tmp_104_fu_3513_p3;
wire   [0:0] tmp_103_fu_3495_p3;
wire   [0:0] xor_ln77_50_fu_3521_p2;
wire   [0:0] and_ln77_60_fu_3527_p2;
wire   [0:0] tmp_105_fu_3533_p3;
wire   [0:0] xor_ln77_51_fu_3549_p2;
wire   [0:0] and_ln77_61_fu_3555_p2;
wire   [0:0] select_ln77_40_fu_3541_p3;
wire   [0:0] xor_ln77_52_fu_3575_p2;
wire   [0:0] or_ln77_20_fu_3581_p2;
wire   [0:0] xor_ln77_53_fu_3587_p2;
wire   [0:0] select_ln77_41_fu_3561_p3;
wire   [0:0] and_ln77_62_fu_3569_p2;
wire   [0:0] and_ln77_64_fu_3599_p2;
wire   [0:0] or_ln77_42_fu_3605_p2;
wire   [0:0] xor_ln77_54_fu_3611_p2;
wire   [0:0] and_ln77_63_fu_3593_p2;
wire   [0:0] and_ln77_65_fu_3617_p2;
wire   [0:0] or_ln77_21_fu_3631_p2;
wire   [23:0] select_ln77_42_fu_3623_p3;
wire   [23:0] zext_ln77_11_fu_3661_p1;
wire   [23:0] add_ln77_11_fu_3665_p2;
wire   [0:0] tmp_113_fu_3671_p3;
wire   [0:0] tmp_112_fu_3653_p3;
wire   [0:0] xor_ln77_55_fu_3679_p2;
wire   [0:0] and_ln77_66_fu_3685_p2;
wire   [0:0] tmp_117_fu_3691_p3;
wire   [0:0] xor_ln77_56_fu_3707_p2;
wire   [0:0] and_ln77_67_fu_3713_p2;
wire   [0:0] select_ln77_44_fu_3699_p3;
wire   [0:0] xor_ln77_57_fu_3733_p2;
wire   [0:0] or_ln77_22_fu_3739_p2;
wire   [0:0] xor_ln77_58_fu_3745_p2;
wire   [0:0] select_ln77_45_fu_3719_p3;
wire   [0:0] and_ln77_68_fu_3727_p2;
wire   [0:0] and_ln77_70_fu_3757_p2;
wire   [0:0] or_ln77_43_fu_3763_p2;
wire   [0:0] xor_ln77_59_fu_3769_p2;
wire   [0:0] and_ln77_69_fu_3751_p2;
wire   [0:0] and_ln77_71_fu_3775_p2;
wire   [0:0] or_ln77_23_fu_3789_p2;
wire   [23:0] select_ln77_46_fu_3781_p3;
wire   [13:0] tmp_97_fu_3803_p7;
wire   [13:0] tmp_109_fu_3820_p6;
wire   [23:0] zext_ln77_12_fu_3852_p1;
wire   [23:0] add_ln77_12_fu_3856_p2;
wire   [0:0] tmp_125_fu_3862_p3;
wire   [0:0] tmp_121_fu_3844_p3;
wire   [0:0] xor_ln77_60_fu_3870_p2;
wire   [0:0] and_ln77_72_fu_3876_p2;
wire   [0:0] tmp_126_fu_3882_p3;
wire   [0:0] xor_ln77_61_fu_3898_p2;
wire   [0:0] and_ln77_73_fu_3904_p2;
wire   [0:0] select_ln77_48_fu_3890_p3;
wire   [0:0] xor_ln77_62_fu_3924_p2;
wire   [0:0] or_ln77_24_fu_3930_p2;
wire   [0:0] xor_ln77_63_fu_3936_p2;
wire   [0:0] select_ln77_49_fu_3910_p3;
wire   [0:0] and_ln77_74_fu_3918_p2;
wire   [0:0] and_ln77_76_fu_3948_p2;
wire   [0:0] or_ln77_44_fu_3954_p2;
wire   [0:0] xor_ln77_64_fu_3960_p2;
wire   [0:0] and_ln77_75_fu_3942_p2;
wire   [0:0] and_ln77_77_fu_3966_p2;
wire   [0:0] or_ln77_25_fu_3980_p2;
wire   [23:0] select_ln77_50_fu_3972_p3;
wire   [23:0] zext_ln77_13_fu_4010_p1;
wire   [23:0] add_ln77_13_fu_4014_p2;
wire   [0:0] tmp_134_fu_4020_p3;
wire   [0:0] tmp_133_fu_4002_p3;
wire   [0:0] xor_ln77_65_fu_4028_p2;
wire   [0:0] and_ln77_78_fu_4034_p2;
wire   [0:0] tmp_135_fu_4040_p3;
wire   [0:0] xor_ln77_66_fu_4056_p2;
wire   [0:0] and_ln77_79_fu_4062_p2;
wire   [0:0] select_ln77_52_fu_4048_p3;
wire   [0:0] xor_ln77_67_fu_4082_p2;
wire   [0:0] or_ln77_26_fu_4088_p2;
wire   [0:0] xor_ln77_68_fu_4094_p2;
wire   [0:0] select_ln77_53_fu_4068_p3;
wire   [0:0] and_ln77_80_fu_4076_p2;
wire   [0:0] and_ln77_82_fu_4106_p2;
wire   [0:0] or_ln77_45_fu_4112_p2;
wire   [0:0] xor_ln77_69_fu_4118_p2;
wire   [0:0] and_ln77_81_fu_4100_p2;
wire   [0:0] and_ln77_83_fu_4124_p2;
wire   [0:0] or_ln77_27_fu_4138_p2;
wire   [23:0] select_ln77_54_fu_4130_p3;
wire   [13:0] tmp_118_fu_4152_p5;
wire   [13:0] tmp_127_fu_4166_p6;
wire   [23:0] zext_ln77_14_fu_4198_p1;
wire   [23:0] add_ln77_14_fu_4202_p2;
wire   [0:0] tmp_142_fu_4208_p3;
wire   [0:0] tmp_141_fu_4190_p3;
wire   [0:0] xor_ln77_70_fu_4216_p2;
wire   [0:0] and_ln77_84_fu_4222_p2;
wire   [0:0] tmp_143_fu_4228_p3;
wire   [0:0] xor_ln77_71_fu_4244_p2;
wire   [0:0] and_ln77_85_fu_4250_p2;
wire   [0:0] select_ln77_56_fu_4236_p3;
wire   [0:0] xor_ln77_72_fu_4270_p2;
wire   [0:0] or_ln77_28_fu_4276_p2;
wire   [0:0] xor_ln77_73_fu_4282_p2;
wire   [0:0] select_ln77_57_fu_4256_p3;
wire   [0:0] and_ln77_86_fu_4264_p2;
wire   [0:0] and_ln77_88_fu_4294_p2;
wire   [0:0] or_ln77_46_fu_4300_p2;
wire   [0:0] xor_ln77_74_fu_4306_p2;
wire   [0:0] and_ln77_87_fu_4288_p2;
wire   [0:0] and_ln77_89_fu_4312_p2;
wire   [0:0] or_ln77_29_fu_4326_p2;
wire   [23:0] select_ln77_58_fu_4318_p3;
wire   [23:0] zext_ln77_15_fu_4356_p1;
wire   [23:0] add_ln77_15_fu_4360_p2;
wire   [0:0] tmp_148_fu_4366_p3;
wire   [0:0] tmp_147_fu_4348_p3;
wire   [0:0] xor_ln77_75_fu_4374_p2;
wire   [0:0] and_ln77_90_fu_4380_p2;
wire   [0:0] tmp_149_fu_4386_p3;
wire   [0:0] xor_ln77_76_fu_4402_p2;
wire   [0:0] and_ln77_91_fu_4408_p2;
wire   [0:0] select_ln77_60_fu_4394_p3;
wire   [0:0] xor_ln77_77_fu_4428_p2;
wire   [0:0] or_ln77_30_fu_4434_p2;
wire   [0:0] xor_ln77_78_fu_4440_p2;
wire   [0:0] select_ln77_61_fu_4414_p3;
wire   [0:0] and_ln77_92_fu_4422_p2;
wire   [0:0] and_ln77_94_fu_4452_p2;
wire   [0:0] or_ln77_47_fu_4458_p2;
wire   [0:0] xor_ln77_79_fu_4464_p2;
wire   [0:0] and_ln77_93_fu_4446_p2;
wire   [0:0] and_ln77_95_fu_4470_p2;
wire   [0:0] or_ln77_31_fu_4484_p2;
wire   [23:0] select_ln77_62_fu_4476_p3;
wire   [13:0] tmp_136_fu_4498_p5;
wire   [13:0] tmp_144_fu_4512_p4;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [7:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [5:0] tmp_1_fu_1291_p1;
wire   [5:0] tmp_1_fu_1291_p3;
wire  signed [5:0] tmp_1_fu_1291_p5;
wire  signed [5:0] tmp_1_fu_1291_p7;
wire   [5:0] tmp_11_fu_1325_p1;
wire   [5:0] tmp_11_fu_1325_p3;
wire  signed [5:0] tmp_11_fu_1325_p5;
wire  signed [5:0] tmp_11_fu_1325_p7;
wire   [5:0] tmp_21_fu_1363_p1;
wire   [5:0] tmp_21_fu_1363_p3;
wire  signed [5:0] tmp_21_fu_1363_p5;
wire  signed [5:0] tmp_21_fu_1363_p7;
wire   [5:0] tmp_30_fu_1387_p1;
wire   [5:0] tmp_30_fu_1387_p3;
wire  signed [5:0] tmp_30_fu_1387_p5;
wire  signed [5:0] tmp_30_fu_1387_p7;
wire   [5:0] tmp_40_fu_1425_p1;
wire   [5:0] tmp_40_fu_1425_p3;
wire  signed [5:0] tmp_40_fu_1425_p5;
wire  signed [5:0] tmp_40_fu_1425_p7;
wire   [5:0] tmp_50_fu_1449_p1;
wire   [5:0] tmp_50_fu_1449_p3;
wire  signed [5:0] tmp_50_fu_1449_p5;
wire  signed [5:0] tmp_50_fu_1449_p7;
wire   [5:0] tmp_59_fu_1473_p1;
wire   [5:0] tmp_59_fu_1473_p3;
wire  signed [5:0] tmp_59_fu_1473_p5;
wire  signed [5:0] tmp_59_fu_1473_p7;
wire   [5:0] tmp_68_fu_1497_p1;
wire   [5:0] tmp_68_fu_1497_p3;
wire  signed [5:0] tmp_68_fu_1497_p5;
wire  signed [5:0] tmp_68_fu_1497_p7;
wire   [5:0] tmp_76_fu_1525_p1;
wire   [5:0] tmp_76_fu_1525_p3;
wire  signed [5:0] tmp_76_fu_1525_p5;
wire  signed [5:0] tmp_76_fu_1525_p7;
wire   [5:0] tmp_84_fu_1559_p1;
wire   [5:0] tmp_84_fu_1559_p3;
wire  signed [5:0] tmp_84_fu_1559_p5;
wire  signed [5:0] tmp_84_fu_1559_p7;
wire   [5:0] tmp_92_fu_1583_p1;
wire   [5:0] tmp_92_fu_1583_p3;
wire  signed [5:0] tmp_92_fu_1583_p5;
wire  signed [5:0] tmp_92_fu_1583_p7;
wire   [5:0] tmp_100_fu_1607_p1;
wire   [5:0] tmp_100_fu_1607_p3;
wire  signed [5:0] tmp_100_fu_1607_p5;
wire  signed [5:0] tmp_100_fu_1607_p7;
wire   [5:0] tmp_108_fu_1631_p1;
wire   [5:0] tmp_108_fu_1631_p3;
wire  signed [5:0] tmp_108_fu_1631_p5;
wire  signed [5:0] tmp_108_fu_1631_p7;
wire   [5:0] tmp_116_fu_1655_p1;
wire   [5:0] tmp_116_fu_1655_p3;
wire  signed [5:0] tmp_116_fu_1655_p5;
wire  signed [5:0] tmp_116_fu_1655_p7;
wire   [5:0] tmp_124_fu_1679_p1;
wire   [5:0] tmp_124_fu_1679_p3;
wire  signed [5:0] tmp_124_fu_1679_p5;
wire  signed [5:0] tmp_124_fu_1679_p7;
wire   [5:0] tmp_132_fu_1703_p1;
wire   [5:0] tmp_132_fu_1703_p3;
wire  signed [5:0] tmp_132_fu_1703_p5;
wire  signed [5:0] tmp_132_fu_1703_p7;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 j_fu_310 = 7'd0;
#0 i_fu_314 = 9'd0;
#0 indvar_flatten_fu_318 = 11'd0;
#0 ap_done_reg = 1'b0;
end

top_kernel_mul_24s_24s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 48 ))
mul_24s_24s_48_1_1_U396(
    .din0(grp_fu_1051_p0),
    .din1(grp_fu_1051_p1),
    .dout(grp_fu_1051_p2)
);

top_kernel_mul_24s_24s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 48 ))
mul_24s_24s_48_1_1_U397(
    .din0(grp_fu_1055_p0),
    .din1(grp_fu_1055_p1),
    .dout(grp_fu_1055_p2)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U398(
    .din0(scale_reload),
    .din1(scale_16_reload),
    .din2(scale_32_reload),
    .din3(scale_48_reload),
    .def(tmp_1_fu_1291_p9),
    .sel(select_ln74_fu_1233_p3),
    .dout(tmp_1_fu_1291_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U399(
    .din0(scale_1_reload),
    .din1(scale_17_reload),
    .din2(scale_33_reload),
    .din3(scale_49_reload),
    .def(tmp_11_fu_1325_p9),
    .sel(select_ln74_fu_1233_p3),
    .dout(tmp_11_fu_1325_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U400(
    .din0(scale_2_reload),
    .din1(scale_18_reload),
    .din2(scale_34_reload),
    .din3(scale_50_reload),
    .def(tmp_21_fu_1363_p9),
    .sel(select_ln74_fu_1233_p3),
    .dout(tmp_21_fu_1363_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U401(
    .din0(scale_3_reload),
    .din1(scale_19_reload),
    .din2(scale_35_reload),
    .din3(scale_51_reload),
    .def(tmp_30_fu_1387_p9),
    .sel(select_ln74_fu_1233_p3),
    .dout(tmp_30_fu_1387_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U402(
    .din0(scale_4_reload),
    .din1(scale_20_reload),
    .din2(scale_36_reload),
    .din3(scale_52_reload),
    .def(tmp_40_fu_1425_p9),
    .sel(select_ln74_fu_1233_p3),
    .dout(tmp_40_fu_1425_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U403(
    .din0(scale_5_reload),
    .din1(scale_21_reload),
    .din2(scale_37_reload),
    .din3(scale_53_reload),
    .def(tmp_50_fu_1449_p9),
    .sel(select_ln74_fu_1233_p3),
    .dout(tmp_50_fu_1449_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U404(
    .din0(scale_6_reload),
    .din1(scale_22_reload),
    .din2(scale_38_reload),
    .din3(scale_54_reload),
    .def(tmp_59_fu_1473_p9),
    .sel(select_ln74_fu_1233_p3),
    .dout(tmp_59_fu_1473_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U405(
    .din0(scale_7_reload),
    .din1(scale_23_reload),
    .din2(scale_39_reload),
    .din3(scale_55_reload),
    .def(tmp_68_fu_1497_p9),
    .sel(select_ln74_fu_1233_p3),
    .dout(tmp_68_fu_1497_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U406(
    .din0(scale_8_reload),
    .din1(scale_24_reload),
    .din2(scale_40_reload),
    .din3(scale_56_reload),
    .def(tmp_76_fu_1525_p9),
    .sel(select_ln74_fu_1233_p3),
    .dout(tmp_76_fu_1525_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U407(
    .din0(scale_9_reload),
    .din1(scale_25_reload),
    .din2(scale_41_reload),
    .din3(scale_57_reload),
    .def(tmp_84_fu_1559_p9),
    .sel(select_ln74_fu_1233_p3),
    .dout(tmp_84_fu_1559_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U408(
    .din0(scale_10_reload),
    .din1(scale_26_reload),
    .din2(scale_42_reload),
    .din3(scale_58_reload),
    .def(tmp_92_fu_1583_p9),
    .sel(select_ln74_fu_1233_p3),
    .dout(tmp_92_fu_1583_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U409(
    .din0(scale_11_reload),
    .din1(scale_27_reload),
    .din2(scale_43_reload),
    .din3(scale_59_reload),
    .def(tmp_100_fu_1607_p9),
    .sel(select_ln74_fu_1233_p3),
    .dout(tmp_100_fu_1607_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U410(
    .din0(scale_12_reload),
    .din1(scale_28_reload),
    .din2(scale_44_reload),
    .din3(scale_60_reload),
    .def(tmp_108_fu_1631_p9),
    .sel(select_ln74_fu_1233_p3),
    .dout(tmp_108_fu_1631_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U411(
    .din0(scale_13_reload),
    .din1(scale_29_reload),
    .din2(scale_45_reload),
    .din3(scale_61_reload),
    .def(tmp_116_fu_1655_p9),
    .sel(select_ln74_fu_1233_p3),
    .dout(tmp_116_fu_1655_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U412(
    .din0(scale_14_reload),
    .din1(scale_30_reload),
    .din2(scale_46_reload),
    .din3(scale_62_reload),
    .def(tmp_124_fu_1679_p9),
    .sel(select_ln74_fu_1233_p3),
    .dout(tmp_124_fu_1679_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U413(
    .din0(scale_15_reload),
    .din1(scale_31_reload),
    .din2(scale_47_reload),
    .din3(scale_63_reload),
    .def(tmp_132_fu_1703_p9),
    .sel(select_ln74_fu_1233_p3),
    .dout(tmp_132_fu_1703_p11)
);

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln73_fu_1197_p2 == 1'd0))) begin
            i_fu_314 <= select_ln73_fu_1241_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_314 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln73_fu_1197_p2 == 1'd0))) begin
            indvar_flatten_fu_318 <= add_ln73_1_fu_1203_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_318 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_fu_310 <= 7'd0;
    end else if (((icmp_ln73_reg_4546 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        j_fu_310 <= add_ln74_fu_2414_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln73_reg_4546 <= icmp_ln73_fu_1197_p2;
        lshr_ln_reg_4576 <= {{select_ln74_fu_1233_p3[5:4]}};
        lshr_ln_reg_4576_pp0_iter1_reg <= lshr_ln_reg_4576;
        select_ln74_reg_4550 <= select_ln74_fu_1233_p3;
        select_ln77_59_reg_4943 <= select_ln77_59_fu_4332_p3;
        select_ln77_63_reg_4948 <= select_ln77_63_fu_4490_p3;
        tmp_100_reg_4766 <= tmp_100_fu_1607_p11;
        tmp_108_reg_4771 <= tmp_108_fu_1631_p11;
        tmp_116_reg_4776 <= tmp_116_fu_1655_p11;
        tmp_11_reg_4678 <= tmp_11_fu_1325_p11;
        tmp_124_reg_4781 <= tmp_124_fu_1679_p11;
        tmp_132_reg_4786 <= tmp_132_fu_1703_p11;
        tmp_19_reg_4683 <= {{select_ln74_fu_1233_p3[5:2]}};
        tmp_1_reg_4668 <= tmp_1_fu_1291_p11;
        tmp_21_reg_4697 <= tmp_21_fu_1363_p11;
        tmp_30_reg_4702 <= tmp_30_fu_1387_p11;
        tmp_38_reg_4707 <= {{select_ln74_fu_1233_p3[5:3]}};
        tmp_40_reg_4721 <= tmp_40_fu_1425_p11;
        tmp_50_reg_4726 <= tmp_50_fu_1449_p11;
        tmp_59_reg_4731 <= tmp_59_fu_1473_p11;
        tmp_68_reg_4736 <= tmp_68_fu_1497_p11;
        tmp_76_reg_4746 <= tmp_76_fu_1525_p11;
        tmp_84_reg_4756 <= tmp_84_fu_1559_p11;
        tmp_86_reg_4751 <= {{select_ln74_fu_1233_p3[2:1]}};
        tmp_92_reg_4761 <= tmp_92_fu_1583_p11;
        tmp_9_reg_4673 <= {{select_ln74_fu_1233_p3[5:1]}};
        trunc_ln74_1_reg_4715 <= trunc_ln74_1_fu_1421_p1;
        trunc_ln74_2_reg_4741 <= trunc_ln74_2_fu_1521_p1;
        trunc_ln74_reg_4689 <= trunc_ln74_fu_1359_p1;
        trunc_ln74_reg_4689_pp0_iter1_reg <= trunc_ln74_reg_4689;
        trunc_ln77_reg_4556 <= trunc_ln77_fu_1249_p1;
        trunc_ln77_reg_4556_pp0_iter1_reg <= trunc_ln77_reg_4556;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        select_ln77_11_reg_4871 <= select_ln77_11_fu_2232_p3;
        select_ln77_15_reg_4876 <= select_ln77_15_fu_2390_p3;
        tmp_48_reg_4881 <= zext_ln73_fu_2055_p1[32'd1];
        tmp_96_reg_4887 <= zext_ln73_fu_2055_p1[32'd2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        select_ln77_19_reg_4893 <= select_ln77_19_fu_2602_p3;
        select_ln77_23_reg_4898 <= select_ln77_23_fu_2760_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        select_ln77_27_reg_4903 <= select_ln77_27_fu_2948_p3;
        select_ln77_31_reg_4908 <= select_ln77_31_fu_3106_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        select_ln77_35_reg_4913 <= select_ln77_35_fu_3291_p3;
        select_ln77_39_reg_4918 <= select_ln77_39_fu_3449_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        select_ln77_3_reg_4791 <= select_ln77_3_fu_1888_p3;
        select_ln77_7_reg_4796 <= select_ln77_7_fu_2047_p3;
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_29_reg_4841 <= top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_q0;
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_30_reg_4846 <= top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_q0;
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_31_reg_4851 <= top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_q0;
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_32_reg_4856 <= top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_q0;
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_33_reg_4861 <= top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_q0;
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_34_reg_4866 <= top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_q0;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_reg_4831 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_reg_4826 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_q0;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_reg_4821 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_q0;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load_reg_4816 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_q0;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load_reg_4811 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_q0;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load_reg_4806 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_q0;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load_reg_4801 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_q0;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_reg_4836 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        select_ln77_43_reg_4923 <= select_ln77_43_fu_3637_p3;
        select_ln77_47_reg_4928 <= select_ln77_47_fu_3795_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        select_ln77_51_reg_4933 <= select_ln77_51_fu_3986_p3;
        select_ln77_55_reg_4938 <= select_ln77_55_fu_4144_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        C_address0_local = zext_ln77_32_fu_4520_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_address0_local = zext_ln77_30_fu_4177_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        C_address0_local = zext_ln77_28_fu_3831_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        C_address0_local = zext_ln77_26_fu_3482_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        C_address0_local = zext_ln77_24_fu_3136_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        C_address0_local = zext_ln77_22_fu_2793_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        C_address0_local = zext_ln77_20_fu_2447_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        C_address0_local = zext_ln77_18_fu_2077_p1;
    end else begin
        C_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        C_address1_local = zext_ln77_31_fu_4507_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_address1_local = zext_ln77_29_fu_4161_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        C_address1_local = zext_ln77_27_fu_3815_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        C_address1_local = zext_ln77_25_fu_3466_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        C_address1_local = zext_ln77_23_fu_3123_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        C_address1_local = zext_ln77_21_fu_2777_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        C_address1_local = zext_ln77_19_fu_2434_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        C_address1_local = zext_ln77_16_fu_2064_p1;
    end else begin
        C_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_ce0_local = 1'b1;
    end else begin
        C_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_ce1_local = 1'b1;
    end else begin
        C_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        C_d0_local = select_ln77_63_reg_4948;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_d0_local = select_ln77_55_reg_4938;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        C_d0_local = select_ln77_47_reg_4928;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        C_d0_local = select_ln77_39_reg_4918;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        C_d0_local = select_ln77_31_reg_4908;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        C_d0_local = select_ln77_23_reg_4898;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        C_d0_local = select_ln77_15_reg_4876;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        C_d0_local = select_ln77_7_reg_4796;
    end else begin
        C_d0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        C_d1_local = select_ln77_59_reg_4943;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_d1_local = select_ln77_51_reg_4933;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        C_d1_local = select_ln77_43_reg_4923;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        C_d1_local = select_ln77_35_reg_4913;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        C_d1_local = select_ln77_27_reg_4903;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        C_d1_local = select_ln77_19_reg_4893;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        C_d1_local = select_ln77_11_reg_4871;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        C_d1_local = select_ln77_3_reg_4791;
    end else begin
        C_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln73_reg_4546 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln73_reg_4546 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln73_reg_4546 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln73_reg_4546 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln73_reg_4546 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln73_reg_4546 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_we0_local = 1'b1;
    end else begin
        C_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln73_reg_4546 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln73_reg_4546 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln73_reg_4546 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln73_reg_4546 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln73_reg_4546 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln73_reg_4546 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_we1_local = 1'b1;
    end else begin
        C_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln73_reg_4546 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_load = 9'd0;
    end else begin
        ap_sig_allocacmp_i_load = i_fu_314;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 11'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_318;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j_load = 7'd0;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_310;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1051_p0 = sext_ln77_29_fu_4186_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1051_p0 = sext_ln77_25_fu_3840_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1051_p0 = sext_ln77_21_fu_3491_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1051_p0 = sext_ln77_17_fu_3145_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1051_p0 = sext_ln77_13_fu_2802_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1051_p0 = sext_ln77_9_fu_2456_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1051_p0 = sext_ln77_5_fu_2086_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1051_p0 = sext_ln77_1_fu_1742_p1;
    end else begin
        grp_fu_1051_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1051_p1 = sext_ln77_28_fu_4182_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1051_p1 = sext_ln77_24_fu_3836_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1051_p1 = sext_ln77_20_fu_3487_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1051_p1 = sext_ln77_16_fu_3141_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1051_p1 = sext_ln77_12_fu_2798_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1051_p1 = sext_ln77_8_fu_2452_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1051_p1 = sext_ln77_4_fu_2082_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1051_p1 = sext_ln77_fu_1737_p1;
    end else begin
        grp_fu_1051_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1055_p0 = sext_ln77_31_fu_4344_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1055_p0 = sext_ln77_27_fu_3998_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1055_p0 = sext_ln77_23_fu_3649_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1055_p0 = sext_ln77_19_fu_3303_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1055_p0 = sext_ln77_15_fu_2960_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1055_p0 = sext_ln77_11_fu_2614_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1055_p0 = sext_ln77_7_fu_2244_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1055_p0 = sext_ln77_3_fu_1901_p1;
    end else begin
        grp_fu_1055_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1055_p1 = sext_ln77_30_fu_4340_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1055_p1 = sext_ln77_26_fu_3994_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1055_p1 = sext_ln77_22_fu_3645_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1055_p1 = sext_ln77_18_fu_3299_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1055_p1 = sext_ln77_14_fu_2956_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1055_p1 = sext_ln77_10_fu_2610_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1055_p1 = sext_ln77_6_fu_2240_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1055_p1 = sext_ln77_2_fu_1896_p1;
    end else begin
        grp_fu_1055_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign C_address0 = C_address0_local;

assign C_address1 = C_address1_local;

assign C_ce0 = C_ce0_local;

assign C_ce1 = C_ce1_local;

assign C_d0 = C_d0_local;

assign C_d1 = C_d1_local;

assign C_we0 = C_we0_local;

assign C_we1 = C_we1_local;

assign add_ln73_1_fu_1203_p2 = (ap_sig_allocacmp_indvar_flatten_load + 11'd1);

assign add_ln73_fu_1219_p2 = (ap_sig_allocacmp_i_load + 9'd1);

assign add_ln74_fu_2414_p2 = (zext_ln73_fu_2055_p1 + 7'd16);

assign add_ln77_10_fu_3507_p2 = (grp_fu_1067_p4 + zext_ln77_10_fu_3503_p1);

assign add_ln77_11_fu_3665_p2 = (grp_fu_1127_p4 + zext_ln77_11_fu_3661_p1);

assign add_ln77_12_fu_3856_p2 = (grp_fu_1067_p4 + zext_ln77_12_fu_3852_p1);

assign add_ln77_13_fu_4014_p2 = (grp_fu_1127_p4 + zext_ln77_13_fu_4010_p1);

assign add_ln77_14_fu_4202_p2 = (grp_fu_1067_p4 + zext_ln77_14_fu_4198_p1);

assign add_ln77_15_fu_4360_p2 = (grp_fu_1127_p4 + zext_ln77_15_fu_4356_p1);

assign add_ln77_1_fu_1917_p2 = (grp_fu_1127_p4 + zext_ln77_1_fu_1913_p1);

assign add_ln77_2_fu_2102_p2 = (grp_fu_1067_p4 + zext_ln77_2_fu_2098_p1);

assign add_ln77_3_fu_2260_p2 = (grp_fu_1127_p4 + zext_ln77_3_fu_2256_p1);

assign add_ln77_4_fu_2472_p2 = (grp_fu_1067_p4 + zext_ln77_4_fu_2468_p1);

assign add_ln77_5_fu_2630_p2 = (grp_fu_1127_p4 + zext_ln77_5_fu_2626_p1);

assign add_ln77_6_fu_2818_p2 = (grp_fu_1067_p4 + zext_ln77_6_fu_2814_p1);

assign add_ln77_7_fu_2976_p2 = (grp_fu_1127_p4 + zext_ln77_7_fu_2972_p1);

assign add_ln77_8_fu_3161_p2 = (grp_fu_1067_p4 + zext_ln77_8_fu_3157_p1);

assign add_ln77_9_fu_3319_p2 = (grp_fu_1127_p4 + zext_ln77_9_fu_3315_p1);

assign add_ln77_fu_1758_p2 = (grp_fu_1067_p4 + zext_ln77_fu_1754_p1);

assign add_ln77_s_fu_2058_p3 = {{trunc_ln77_reg_4556}, {select_ln74_reg_4550}};

assign and_ln77_10_fu_2009_p2 = (tmp_15_fu_1923_p3 & select_ln77_5_fu_1971_p3);

assign and_ln77_11_fu_2027_p2 = (xor_ln77_9_fu_2021_p2 & grp_fu_1119_p3);

assign and_ln77_12_fu_2122_p2 = (xor_ln77_10_fu_2116_p2 & tmp_24_fu_2090_p3);

assign and_ln77_13_fu_2150_p2 = (xor_ln77_11_fu_2144_p2 & grp_fu_1093_p2);

assign and_ln77_14_fu_2164_p2 = (grp_fu_1107_p2 & and_ln77_12_fu_2122_p2);

assign and_ln77_15_fu_2188_p2 = (xor_ln77_13_fu_2182_p2 & or_ln77_4_fu_2176_p2);

assign and_ln77_16_fu_2194_p2 = (tmp_25_fu_2108_p3 & select_ln77_9_fu_2156_p3);

assign and_ln77_17_fu_2212_p2 = (xor_ln77_14_fu_2206_p2 & grp_fu_1059_p3);

assign and_ln77_18_fu_2280_p2 = (xor_ln77_15_fu_2274_p2 & tmp_33_fu_2248_p3);

assign and_ln77_19_fu_2308_p2 = (xor_ln77_16_fu_2302_p2 & grp_fu_1153_p2);

assign and_ln77_1_fu_1806_p2 = (xor_ln77_1_fu_1800_p2 & grp_fu_1093_p2);

assign and_ln77_20_fu_2322_p2 = (grp_fu_1167_p2 & and_ln77_18_fu_2280_p2);

assign and_ln77_21_fu_2346_p2 = (xor_ln77_18_fu_2340_p2 & or_ln77_6_fu_2334_p2);

assign and_ln77_22_fu_2352_p2 = (tmp_34_fu_2266_p3 & select_ln77_13_fu_2314_p3);

assign and_ln77_23_fu_2370_p2 = (xor_ln77_19_fu_2364_p2 & grp_fu_1119_p3);

assign and_ln77_24_fu_2492_p2 = (xor_ln77_20_fu_2486_p2 & tmp_43_fu_2460_p3);

assign and_ln77_25_fu_2520_p2 = (xor_ln77_21_fu_2514_p2 & grp_fu_1093_p2);

assign and_ln77_26_fu_2534_p2 = (grp_fu_1107_p2 & and_ln77_24_fu_2492_p2);

assign and_ln77_27_fu_2558_p2 = (xor_ln77_23_fu_2552_p2 & or_ln77_8_fu_2546_p2);

assign and_ln77_28_fu_2564_p2 = (tmp_44_fu_2478_p3 & select_ln77_17_fu_2526_p3);

assign and_ln77_29_fu_2582_p2 = (xor_ln77_24_fu_2576_p2 & grp_fu_1059_p3);

assign and_ln77_2_fu_1820_p2 = (grp_fu_1107_p2 & and_ln77_fu_1778_p2);

assign and_ln77_30_fu_2650_p2 = (xor_ln77_25_fu_2644_p2 & tmp_53_fu_2618_p3);

assign and_ln77_31_fu_2678_p2 = (xor_ln77_26_fu_2672_p2 & grp_fu_1153_p2);

assign and_ln77_32_fu_2692_p2 = (grp_fu_1167_p2 & and_ln77_30_fu_2650_p2);

assign and_ln77_33_fu_2716_p2 = (xor_ln77_28_fu_2710_p2 & or_ln77_10_fu_2704_p2);

assign and_ln77_34_fu_2722_p2 = (tmp_54_fu_2636_p3 & select_ln77_21_fu_2684_p3);

assign and_ln77_35_fu_2740_p2 = (xor_ln77_29_fu_2734_p2 & grp_fu_1119_p3);

assign and_ln77_36_fu_2838_p2 = (xor_ln77_30_fu_2832_p2 & tmp_62_fu_2806_p3);

assign and_ln77_37_fu_2866_p2 = (xor_ln77_31_fu_2860_p2 & grp_fu_1093_p2);

assign and_ln77_38_fu_2880_p2 = (grp_fu_1107_p2 & and_ln77_36_fu_2838_p2);

assign and_ln77_39_fu_2904_p2 = (xor_ln77_33_fu_2898_p2 & or_ln77_12_fu_2892_p2);

assign and_ln77_3_fu_1844_p2 = (xor_ln77_3_fu_1838_p2 & or_ln77_fu_1832_p2);

assign and_ln77_40_fu_2910_p2 = (tmp_63_fu_2824_p3 & select_ln77_25_fu_2872_p3);

assign and_ln77_41_fu_2928_p2 = (xor_ln77_34_fu_2922_p2 & grp_fu_1059_p3);

assign and_ln77_42_fu_2996_p2 = (xor_ln77_35_fu_2990_p2 & tmp_71_fu_2964_p3);

assign and_ln77_43_fu_3024_p2 = (xor_ln77_36_fu_3018_p2 & grp_fu_1153_p2);

assign and_ln77_44_fu_3038_p2 = (grp_fu_1167_p2 & and_ln77_42_fu_2996_p2);

assign and_ln77_45_fu_3062_p2 = (xor_ln77_38_fu_3056_p2 & or_ln77_14_fu_3050_p2);

assign and_ln77_46_fu_3068_p2 = (tmp_72_fu_2982_p3 & select_ln77_29_fu_3030_p3);

assign and_ln77_47_fu_3086_p2 = (xor_ln77_39_fu_3080_p2 & grp_fu_1119_p3);

assign and_ln77_48_fu_3181_p2 = (xor_ln77_40_fu_3175_p2 & tmp_80_fu_3149_p3);

assign and_ln77_49_fu_3209_p2 = (xor_ln77_41_fu_3203_p2 & grp_fu_1093_p2);

assign and_ln77_4_fu_1850_p2 = (tmp_5_fu_1764_p3 & select_ln77_1_fu_1812_p3);

assign and_ln77_50_fu_3223_p2 = (grp_fu_1107_p2 & and_ln77_48_fu_3181_p2);

assign and_ln77_51_fu_3247_p2 = (xor_ln77_43_fu_3241_p2 & or_ln77_16_fu_3235_p2);

assign and_ln77_52_fu_3253_p2 = (tmp_81_fu_3167_p3 & select_ln77_33_fu_3215_p3);

assign and_ln77_53_fu_3271_p2 = (xor_ln77_44_fu_3265_p2 & grp_fu_1059_p3);

assign and_ln77_54_fu_3339_p2 = (xor_ln77_45_fu_3333_p2 & tmp_93_fu_3307_p3);

assign and_ln77_55_fu_3367_p2 = (xor_ln77_46_fu_3361_p2 & grp_fu_1153_p2);

assign and_ln77_56_fu_3381_p2 = (grp_fu_1167_p2 & and_ln77_54_fu_3339_p2);

assign and_ln77_57_fu_3405_p2 = (xor_ln77_48_fu_3399_p2 & or_ln77_18_fu_3393_p2);

assign and_ln77_58_fu_3411_p2 = (tmp_94_fu_3325_p3 & select_ln77_37_fu_3373_p3);

assign and_ln77_59_fu_3429_p2 = (xor_ln77_49_fu_3423_p2 & grp_fu_1119_p3);

assign and_ln77_5_fu_1868_p2 = (xor_ln77_4_fu_1862_p2 & grp_fu_1059_p3);

assign and_ln77_60_fu_3527_p2 = (xor_ln77_50_fu_3521_p2 & tmp_103_fu_3495_p3);

assign and_ln77_61_fu_3555_p2 = (xor_ln77_51_fu_3549_p2 & grp_fu_1093_p2);

assign and_ln77_62_fu_3569_p2 = (grp_fu_1107_p2 & and_ln77_60_fu_3527_p2);

assign and_ln77_63_fu_3593_p2 = (xor_ln77_53_fu_3587_p2 & or_ln77_20_fu_3581_p2);

assign and_ln77_64_fu_3599_p2 = (tmp_104_fu_3513_p3 & select_ln77_41_fu_3561_p3);

assign and_ln77_65_fu_3617_p2 = (xor_ln77_54_fu_3611_p2 & grp_fu_1059_p3);

assign and_ln77_66_fu_3685_p2 = (xor_ln77_55_fu_3679_p2 & tmp_112_fu_3653_p3);

assign and_ln77_67_fu_3713_p2 = (xor_ln77_56_fu_3707_p2 & grp_fu_1153_p2);

assign and_ln77_68_fu_3727_p2 = (grp_fu_1167_p2 & and_ln77_66_fu_3685_p2);

assign and_ln77_69_fu_3751_p2 = (xor_ln77_58_fu_3745_p2 & or_ln77_22_fu_3739_p2);

assign and_ln77_6_fu_1937_p2 = (xor_ln77_5_fu_1931_p2 & tmp_14_fu_1905_p3);

assign and_ln77_70_fu_3757_p2 = (tmp_113_fu_3671_p3 & select_ln77_45_fu_3719_p3);

assign and_ln77_71_fu_3775_p2 = (xor_ln77_59_fu_3769_p2 & grp_fu_1119_p3);

assign and_ln77_72_fu_3876_p2 = (xor_ln77_60_fu_3870_p2 & tmp_121_fu_3844_p3);

assign and_ln77_73_fu_3904_p2 = (xor_ln77_61_fu_3898_p2 & grp_fu_1093_p2);

assign and_ln77_74_fu_3918_p2 = (grp_fu_1107_p2 & and_ln77_72_fu_3876_p2);

assign and_ln77_75_fu_3942_p2 = (xor_ln77_63_fu_3936_p2 & or_ln77_24_fu_3930_p2);

assign and_ln77_76_fu_3948_p2 = (tmp_125_fu_3862_p3 & select_ln77_49_fu_3910_p3);

assign and_ln77_77_fu_3966_p2 = (xor_ln77_64_fu_3960_p2 & grp_fu_1059_p3);

assign and_ln77_78_fu_4034_p2 = (xor_ln77_65_fu_4028_p2 & tmp_133_fu_4002_p3);

assign and_ln77_79_fu_4062_p2 = (xor_ln77_66_fu_4056_p2 & grp_fu_1153_p2);

assign and_ln77_7_fu_1965_p2 = (xor_ln77_6_fu_1959_p2 & grp_fu_1153_p2);

assign and_ln77_80_fu_4076_p2 = (grp_fu_1167_p2 & and_ln77_78_fu_4034_p2);

assign and_ln77_81_fu_4100_p2 = (xor_ln77_68_fu_4094_p2 & or_ln77_26_fu_4088_p2);

assign and_ln77_82_fu_4106_p2 = (tmp_134_fu_4020_p3 & select_ln77_53_fu_4068_p3);

assign and_ln77_83_fu_4124_p2 = (xor_ln77_69_fu_4118_p2 & grp_fu_1119_p3);

assign and_ln77_84_fu_4222_p2 = (xor_ln77_70_fu_4216_p2 & tmp_141_fu_4190_p3);

assign and_ln77_85_fu_4250_p2 = (xor_ln77_71_fu_4244_p2 & grp_fu_1093_p2);

assign and_ln77_86_fu_4264_p2 = (grp_fu_1107_p2 & and_ln77_84_fu_4222_p2);

assign and_ln77_87_fu_4288_p2 = (xor_ln77_73_fu_4282_p2 & or_ln77_28_fu_4276_p2);

assign and_ln77_88_fu_4294_p2 = (tmp_142_fu_4208_p3 & select_ln77_57_fu_4256_p3);

assign and_ln77_89_fu_4312_p2 = (xor_ln77_74_fu_4306_p2 & grp_fu_1059_p3);

assign and_ln77_8_fu_1979_p2 = (grp_fu_1167_p2 & and_ln77_6_fu_1937_p2);

assign and_ln77_90_fu_4380_p2 = (xor_ln77_75_fu_4374_p2 & tmp_147_fu_4348_p3);

assign and_ln77_91_fu_4408_p2 = (xor_ln77_76_fu_4402_p2 & grp_fu_1153_p2);

assign and_ln77_92_fu_4422_p2 = (grp_fu_1167_p2 & and_ln77_90_fu_4380_p2);

assign and_ln77_93_fu_4446_p2 = (xor_ln77_78_fu_4440_p2 & or_ln77_30_fu_4434_p2);

assign and_ln77_94_fu_4452_p2 = (tmp_148_fu_4366_p3 & select_ln77_61_fu_4414_p3);

assign and_ln77_95_fu_4470_p2 = (xor_ln77_79_fu_4464_p2 & grp_fu_1119_p3);

assign and_ln77_9_fu_2003_p2 = (xor_ln77_8_fu_1997_p2 & or_ln77_2_fu_1991_p2);

assign and_ln77_fu_1778_p2 = (xor_ln77_fu_1772_p2 & tmp_4_fu_1746_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign ap_ready = ap_ready_sig;

assign grp_fu_1059_p3 = grp_fu_1051_p2[32'd47];

assign grp_fu_1067_p4 = {{grp_fu_1051_p2[39:16]}};

assign grp_fu_1077_p3 = grp_fu_1051_p2[32'd15];

assign grp_fu_1085_p3 = {{grp_fu_1051_p2[47:41]}};

assign grp_fu_1093_p2 = ((grp_fu_1085_p3 == 7'd127) ? 1'b1 : 1'b0);

assign grp_fu_1099_p3 = {{grp_fu_1051_p2[47:40]}};

assign grp_fu_1107_p2 = ((grp_fu_1099_p3 == 8'd255) ? 1'b1 : 1'b0);

assign grp_fu_1113_p2 = ((grp_fu_1099_p3 == 8'd0) ? 1'b1 : 1'b0);

assign grp_fu_1119_p3 = grp_fu_1055_p2[32'd47];

assign grp_fu_1127_p4 = {{grp_fu_1055_p2[39:16]}};

assign grp_fu_1137_p3 = grp_fu_1055_p2[32'd15];

assign grp_fu_1145_p3 = {{grp_fu_1055_p2[47:41]}};

assign grp_fu_1153_p2 = ((grp_fu_1145_p3 == 7'd127) ? 1'b1 : 1'b0);

assign grp_fu_1159_p3 = {{grp_fu_1055_p2[47:40]}};

assign grp_fu_1167_p2 = ((grp_fu_1159_p3 == 8'd255) ? 1'b1 : 1'b0);

assign grp_fu_1173_p2 = ((grp_fu_1159_p3 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln73_fu_1197_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 11'd1024) ? 1'b1 : 1'b0);

assign lshr_ln_fu_1253_p4 = {{select_ln74_fu_1233_p3[5:4]}};

assign or_ln77_10_fu_2704_p2 = (xor_ln77_27_fu_2698_p2 | tmp_54_fu_2636_p3);

assign or_ln77_11_fu_2754_p2 = (and_ln77_35_fu_2740_p2 | and_ln77_33_fu_2716_p2);

assign or_ln77_12_fu_2892_p2 = (xor_ln77_32_fu_2886_p2 | tmp_63_fu_2824_p3);

assign or_ln77_13_fu_2942_p2 = (and_ln77_41_fu_2928_p2 | and_ln77_39_fu_2904_p2);

assign or_ln77_14_fu_3050_p2 = (xor_ln77_37_fu_3044_p2 | tmp_72_fu_2982_p3);

assign or_ln77_15_fu_3100_p2 = (and_ln77_47_fu_3086_p2 | and_ln77_45_fu_3062_p2);

assign or_ln77_16_fu_3235_p2 = (xor_ln77_42_fu_3229_p2 | tmp_81_fu_3167_p3);

assign or_ln77_17_fu_3285_p2 = (and_ln77_53_fu_3271_p2 | and_ln77_51_fu_3247_p2);

assign or_ln77_18_fu_3393_p2 = (xor_ln77_47_fu_3387_p2 | tmp_94_fu_3325_p3);

assign or_ln77_19_fu_3443_p2 = (and_ln77_59_fu_3429_p2 | and_ln77_57_fu_3405_p2);

assign or_ln77_1_fu_1882_p2 = (and_ln77_5_fu_1868_p2 | and_ln77_3_fu_1844_p2);

assign or_ln77_20_fu_3581_p2 = (xor_ln77_52_fu_3575_p2 | tmp_104_fu_3513_p3);

assign or_ln77_21_fu_3631_p2 = (and_ln77_65_fu_3617_p2 | and_ln77_63_fu_3593_p2);

assign or_ln77_22_fu_3739_p2 = (xor_ln77_57_fu_3733_p2 | tmp_113_fu_3671_p3);

assign or_ln77_23_fu_3789_p2 = (and_ln77_71_fu_3775_p2 | and_ln77_69_fu_3751_p2);

assign or_ln77_24_fu_3930_p2 = (xor_ln77_62_fu_3924_p2 | tmp_125_fu_3862_p3);

assign or_ln77_25_fu_3980_p2 = (and_ln77_77_fu_3966_p2 | and_ln77_75_fu_3942_p2);

assign or_ln77_26_fu_4088_p2 = (xor_ln77_67_fu_4082_p2 | tmp_134_fu_4020_p3);

assign or_ln77_27_fu_4138_p2 = (and_ln77_83_fu_4124_p2 | and_ln77_81_fu_4100_p2);

assign or_ln77_28_fu_4276_p2 = (xor_ln77_72_fu_4270_p2 | tmp_142_fu_4208_p3);

assign or_ln77_29_fu_4326_p2 = (and_ln77_89_fu_4312_p2 | and_ln77_87_fu_4288_p2);

assign or_ln77_2_fu_1991_p2 = (xor_ln77_7_fu_1985_p2 | tmp_15_fu_1923_p3);

assign or_ln77_30_fu_4434_p2 = (xor_ln77_77_fu_4428_p2 | tmp_148_fu_4366_p3);

assign or_ln77_31_fu_4484_p2 = (and_ln77_95_fu_4470_p2 | and_ln77_93_fu_4446_p2);

assign or_ln77_32_fu_1856_p2 = (and_ln77_4_fu_1850_p2 | and_ln77_2_fu_1820_p2);

assign or_ln77_33_fu_2015_p2 = (and_ln77_8_fu_1979_p2 | and_ln77_10_fu_2009_p2);

assign or_ln77_34_fu_2200_p2 = (and_ln77_16_fu_2194_p2 | and_ln77_14_fu_2164_p2);

assign or_ln77_35_fu_2358_p2 = (and_ln77_22_fu_2352_p2 | and_ln77_20_fu_2322_p2);

assign or_ln77_36_fu_2570_p2 = (and_ln77_28_fu_2564_p2 | and_ln77_26_fu_2534_p2);

assign or_ln77_37_fu_2728_p2 = (and_ln77_34_fu_2722_p2 | and_ln77_32_fu_2692_p2);

assign or_ln77_38_fu_2916_p2 = (and_ln77_40_fu_2910_p2 | and_ln77_38_fu_2880_p2);

assign or_ln77_39_fu_3074_p2 = (and_ln77_46_fu_3068_p2 | and_ln77_44_fu_3038_p2);

assign or_ln77_3_fu_2041_p2 = (and_ln77_9_fu_2003_p2 | and_ln77_11_fu_2027_p2);

assign or_ln77_40_fu_3259_p2 = (and_ln77_52_fu_3253_p2 | and_ln77_50_fu_3223_p2);

assign or_ln77_41_fu_3417_p2 = (and_ln77_58_fu_3411_p2 | and_ln77_56_fu_3381_p2);

assign or_ln77_42_fu_3605_p2 = (and_ln77_64_fu_3599_p2 | and_ln77_62_fu_3569_p2);

assign or_ln77_43_fu_3763_p2 = (and_ln77_70_fu_3757_p2 | and_ln77_68_fu_3727_p2);

assign or_ln77_44_fu_3954_p2 = (and_ln77_76_fu_3948_p2 | and_ln77_74_fu_3918_p2);

assign or_ln77_45_fu_4112_p2 = (and_ln77_82_fu_4106_p2 | and_ln77_80_fu_4076_p2);

assign or_ln77_46_fu_4300_p2 = (and_ln77_88_fu_4294_p2 | and_ln77_86_fu_4264_p2);

assign or_ln77_47_fu_4458_p2 = (and_ln77_94_fu_4452_p2 | and_ln77_92_fu_4422_p2);

assign or_ln77_4_fu_2176_p2 = (xor_ln77_12_fu_2170_p2 | tmp_25_fu_2108_p3);

assign or_ln77_5_fu_2226_p2 = (and_ln77_17_fu_2212_p2 | and_ln77_15_fu_2188_p2);

assign or_ln77_6_fu_2334_p2 = (xor_ln77_17_fu_2328_p2 | tmp_34_fu_2266_p3);

assign or_ln77_7_fu_2384_p2 = (and_ln77_23_fu_2370_p2 | and_ln77_21_fu_2346_p2);

assign or_ln77_8_fu_2546_p2 = (xor_ln77_22_fu_2540_p2 | tmp_44_fu_2478_p3);

assign or_ln77_9_fu_2596_p2 = (and_ln77_29_fu_2582_p2 | and_ln77_27_fu_2558_p2);

assign or_ln77_fu_1832_p2 = (xor_ln77_2_fu_1826_p2 | tmp_5_fu_1764_p3);

assign select_ln73_fu_1241_p3 = ((tmp_fu_1225_p3[0:0] == 1'b1) ? add_ln73_fu_1219_p2 : ap_sig_allocacmp_i_load);

assign select_ln74_fu_1233_p3 = ((tmp_fu_1225_p3[0:0] == 1'b1) ? 6'd0 : trunc_ln73_fu_1215_p1);

assign select_ln77_10_fu_2218_p3 = ((and_ln77_15_fu_2188_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln77_11_fu_2232_p3 = ((or_ln77_5_fu_2226_p2[0:0] == 1'b1) ? select_ln77_10_fu_2218_p3 : add_ln77_2_fu_2102_p2);

assign select_ln77_12_fu_2294_p3 = ((and_ln77_18_fu_2280_p2[0:0] == 1'b1) ? grp_fu_1167_p2 : grp_fu_1173_p2);

assign select_ln77_13_fu_2314_p3 = ((and_ln77_18_fu_2280_p2[0:0] == 1'b1) ? and_ln77_19_fu_2308_p2 : grp_fu_1167_p2);

assign select_ln77_14_fu_2376_p3 = ((and_ln77_21_fu_2346_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln77_15_fu_2390_p3 = ((or_ln77_7_fu_2384_p2[0:0] == 1'b1) ? select_ln77_14_fu_2376_p3 : add_ln77_3_fu_2260_p2);

assign select_ln77_16_fu_2506_p3 = ((and_ln77_24_fu_2492_p2[0:0] == 1'b1) ? grp_fu_1107_p2 : grp_fu_1113_p2);

assign select_ln77_17_fu_2526_p3 = ((and_ln77_24_fu_2492_p2[0:0] == 1'b1) ? and_ln77_25_fu_2520_p2 : grp_fu_1107_p2);

assign select_ln77_18_fu_2588_p3 = ((and_ln77_27_fu_2558_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln77_19_fu_2602_p3 = ((or_ln77_9_fu_2596_p2[0:0] == 1'b1) ? select_ln77_18_fu_2588_p3 : add_ln77_4_fu_2472_p2);

assign select_ln77_1_fu_1812_p3 = ((and_ln77_fu_1778_p2[0:0] == 1'b1) ? and_ln77_1_fu_1806_p2 : grp_fu_1107_p2);

assign select_ln77_20_fu_2664_p3 = ((and_ln77_30_fu_2650_p2[0:0] == 1'b1) ? grp_fu_1167_p2 : grp_fu_1173_p2);

assign select_ln77_21_fu_2684_p3 = ((and_ln77_30_fu_2650_p2[0:0] == 1'b1) ? and_ln77_31_fu_2678_p2 : grp_fu_1167_p2);

assign select_ln77_22_fu_2746_p3 = ((and_ln77_33_fu_2716_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln77_23_fu_2760_p3 = ((or_ln77_11_fu_2754_p2[0:0] == 1'b1) ? select_ln77_22_fu_2746_p3 : add_ln77_5_fu_2630_p2);

assign select_ln77_24_fu_2852_p3 = ((and_ln77_36_fu_2838_p2[0:0] == 1'b1) ? grp_fu_1107_p2 : grp_fu_1113_p2);

assign select_ln77_25_fu_2872_p3 = ((and_ln77_36_fu_2838_p2[0:0] == 1'b1) ? and_ln77_37_fu_2866_p2 : grp_fu_1107_p2);

assign select_ln77_26_fu_2934_p3 = ((and_ln77_39_fu_2904_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln77_27_fu_2948_p3 = ((or_ln77_13_fu_2942_p2[0:0] == 1'b1) ? select_ln77_26_fu_2934_p3 : add_ln77_6_fu_2818_p2);

assign select_ln77_28_fu_3010_p3 = ((and_ln77_42_fu_2996_p2[0:0] == 1'b1) ? grp_fu_1167_p2 : grp_fu_1173_p2);

assign select_ln77_29_fu_3030_p3 = ((and_ln77_42_fu_2996_p2[0:0] == 1'b1) ? and_ln77_43_fu_3024_p2 : grp_fu_1167_p2);

assign select_ln77_2_fu_1874_p3 = ((and_ln77_3_fu_1844_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln77_30_fu_3092_p3 = ((and_ln77_45_fu_3062_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln77_31_fu_3106_p3 = ((or_ln77_15_fu_3100_p2[0:0] == 1'b1) ? select_ln77_30_fu_3092_p3 : add_ln77_7_fu_2976_p2);

assign select_ln77_32_fu_3195_p3 = ((and_ln77_48_fu_3181_p2[0:0] == 1'b1) ? grp_fu_1107_p2 : grp_fu_1113_p2);

assign select_ln77_33_fu_3215_p3 = ((and_ln77_48_fu_3181_p2[0:0] == 1'b1) ? and_ln77_49_fu_3209_p2 : grp_fu_1107_p2);

assign select_ln77_34_fu_3277_p3 = ((and_ln77_51_fu_3247_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln77_35_fu_3291_p3 = ((or_ln77_17_fu_3285_p2[0:0] == 1'b1) ? select_ln77_34_fu_3277_p3 : add_ln77_8_fu_3161_p2);

assign select_ln77_36_fu_3353_p3 = ((and_ln77_54_fu_3339_p2[0:0] == 1'b1) ? grp_fu_1167_p2 : grp_fu_1173_p2);

assign select_ln77_37_fu_3373_p3 = ((and_ln77_54_fu_3339_p2[0:0] == 1'b1) ? and_ln77_55_fu_3367_p2 : grp_fu_1167_p2);

assign select_ln77_38_fu_3435_p3 = ((and_ln77_57_fu_3405_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln77_39_fu_3449_p3 = ((or_ln77_19_fu_3443_p2[0:0] == 1'b1) ? select_ln77_38_fu_3435_p3 : add_ln77_9_fu_3319_p2);

assign select_ln77_3_fu_1888_p3 = ((or_ln77_1_fu_1882_p2[0:0] == 1'b1) ? select_ln77_2_fu_1874_p3 : add_ln77_fu_1758_p2);

assign select_ln77_40_fu_3541_p3 = ((and_ln77_60_fu_3527_p2[0:0] == 1'b1) ? grp_fu_1107_p2 : grp_fu_1113_p2);

assign select_ln77_41_fu_3561_p3 = ((and_ln77_60_fu_3527_p2[0:0] == 1'b1) ? and_ln77_61_fu_3555_p2 : grp_fu_1107_p2);

assign select_ln77_42_fu_3623_p3 = ((and_ln77_63_fu_3593_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln77_43_fu_3637_p3 = ((or_ln77_21_fu_3631_p2[0:0] == 1'b1) ? select_ln77_42_fu_3623_p3 : add_ln77_10_fu_3507_p2);

assign select_ln77_44_fu_3699_p3 = ((and_ln77_66_fu_3685_p2[0:0] == 1'b1) ? grp_fu_1167_p2 : grp_fu_1173_p2);

assign select_ln77_45_fu_3719_p3 = ((and_ln77_66_fu_3685_p2[0:0] == 1'b1) ? and_ln77_67_fu_3713_p2 : grp_fu_1167_p2);

assign select_ln77_46_fu_3781_p3 = ((and_ln77_69_fu_3751_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln77_47_fu_3795_p3 = ((or_ln77_23_fu_3789_p2[0:0] == 1'b1) ? select_ln77_46_fu_3781_p3 : add_ln77_11_fu_3665_p2);

assign select_ln77_48_fu_3890_p3 = ((and_ln77_72_fu_3876_p2[0:0] == 1'b1) ? grp_fu_1107_p2 : grp_fu_1113_p2);

assign select_ln77_49_fu_3910_p3 = ((and_ln77_72_fu_3876_p2[0:0] == 1'b1) ? and_ln77_73_fu_3904_p2 : grp_fu_1107_p2);

assign select_ln77_4_fu_1951_p3 = ((and_ln77_6_fu_1937_p2[0:0] == 1'b1) ? grp_fu_1167_p2 : grp_fu_1173_p2);

assign select_ln77_50_fu_3972_p3 = ((and_ln77_75_fu_3942_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln77_51_fu_3986_p3 = ((or_ln77_25_fu_3980_p2[0:0] == 1'b1) ? select_ln77_50_fu_3972_p3 : add_ln77_12_fu_3856_p2);

assign select_ln77_52_fu_4048_p3 = ((and_ln77_78_fu_4034_p2[0:0] == 1'b1) ? grp_fu_1167_p2 : grp_fu_1173_p2);

assign select_ln77_53_fu_4068_p3 = ((and_ln77_78_fu_4034_p2[0:0] == 1'b1) ? and_ln77_79_fu_4062_p2 : grp_fu_1167_p2);

assign select_ln77_54_fu_4130_p3 = ((and_ln77_81_fu_4100_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln77_55_fu_4144_p3 = ((or_ln77_27_fu_4138_p2[0:0] == 1'b1) ? select_ln77_54_fu_4130_p3 : add_ln77_13_fu_4014_p2);

assign select_ln77_56_fu_4236_p3 = ((and_ln77_84_fu_4222_p2[0:0] == 1'b1) ? grp_fu_1107_p2 : grp_fu_1113_p2);

assign select_ln77_57_fu_4256_p3 = ((and_ln77_84_fu_4222_p2[0:0] == 1'b1) ? and_ln77_85_fu_4250_p2 : grp_fu_1107_p2);

assign select_ln77_58_fu_4318_p3 = ((and_ln77_87_fu_4288_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln77_59_fu_4332_p3 = ((or_ln77_29_fu_4326_p2[0:0] == 1'b1) ? select_ln77_58_fu_4318_p3 : add_ln77_14_fu_4202_p2);

assign select_ln77_5_fu_1971_p3 = ((and_ln77_6_fu_1937_p2[0:0] == 1'b1) ? and_ln77_7_fu_1965_p2 : grp_fu_1167_p2);

assign select_ln77_60_fu_4394_p3 = ((and_ln77_90_fu_4380_p2[0:0] == 1'b1) ? grp_fu_1167_p2 : grp_fu_1173_p2);

assign select_ln77_61_fu_4414_p3 = ((and_ln77_90_fu_4380_p2[0:0] == 1'b1) ? and_ln77_91_fu_4408_p2 : grp_fu_1167_p2);

assign select_ln77_62_fu_4476_p3 = ((and_ln77_93_fu_4446_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln77_63_fu_4490_p3 = ((or_ln77_31_fu_4484_p2[0:0] == 1'b1) ? select_ln77_62_fu_4476_p3 : add_ln77_15_fu_4360_p2);

assign select_ln77_6_fu_2033_p3 = ((and_ln77_9_fu_2003_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln77_7_fu_2047_p3 = ((or_ln77_3_fu_2041_p2[0:0] == 1'b1) ? select_ln77_6_fu_2033_p3 : add_ln77_1_fu_1917_p2);

assign select_ln77_8_fu_2136_p3 = ((and_ln77_12_fu_2122_p2[0:0] == 1'b1) ? grp_fu_1107_p2 : grp_fu_1113_p2);

assign select_ln77_9_fu_2156_p3 = ((and_ln77_12_fu_2122_p2[0:0] == 1'b1) ? and_ln77_13_fu_2150_p2 : grp_fu_1107_p2);

assign select_ln77_fu_1792_p3 = ((and_ln77_fu_1778_p2[0:0] == 1'b1) ? grp_fu_1107_p2 : grp_fu_1113_p2);

assign sext_ln77_10_fu_2610_p1 = $signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load_reg_4816);

assign sext_ln77_11_fu_2614_p1 = $signed(tmp_50_reg_4726);

assign sext_ln77_12_fu_2798_p1 = $signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_reg_4821);

assign sext_ln77_13_fu_2802_p1 = $signed(tmp_59_reg_4731);

assign sext_ln77_14_fu_2956_p1 = $signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_reg_4826);

assign sext_ln77_15_fu_2960_p1 = $signed(tmp_68_reg_4736);

assign sext_ln77_16_fu_3141_p1 = $signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_reg_4831);

assign sext_ln77_17_fu_3145_p1 = $signed(tmp_76_reg_4746);

assign sext_ln77_18_fu_3299_p1 = $signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_reg_4836);

assign sext_ln77_19_fu_3303_p1 = $signed(tmp_84_reg_4756);

assign sext_ln77_1_fu_1742_p1 = $signed(tmp_1_reg_4668);

assign sext_ln77_20_fu_3487_p1 = $signed(top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_29_reg_4841);

assign sext_ln77_21_fu_3491_p1 = $signed(tmp_92_reg_4761);

assign sext_ln77_22_fu_3645_p1 = $signed(top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_30_reg_4846);

assign sext_ln77_23_fu_3649_p1 = $signed(tmp_100_reg_4766);

assign sext_ln77_24_fu_3836_p1 = $signed(top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_31_reg_4851);

assign sext_ln77_25_fu_3840_p1 = $signed(tmp_108_reg_4771);

assign sext_ln77_26_fu_3994_p1 = $signed(top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_32_reg_4856);

assign sext_ln77_27_fu_3998_p1 = $signed(tmp_116_reg_4776);

assign sext_ln77_28_fu_4182_p1 = $signed(top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_33_reg_4861);

assign sext_ln77_29_fu_4186_p1 = $signed(tmp_124_reg_4781);

assign sext_ln77_2_fu_1896_p1 = $signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_q0);

assign sext_ln77_30_fu_4340_p1 = $signed(top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_34_reg_4866);

assign sext_ln77_31_fu_4344_p1 = $signed(tmp_132_reg_4786);

assign sext_ln77_3_fu_1901_p1 = $signed(tmp_11_reg_4678);

assign sext_ln77_4_fu_2082_p1 = $signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load_reg_4801);

assign sext_ln77_5_fu_2086_p1 = $signed(tmp_21_reg_4697);

assign sext_ln77_6_fu_2240_p1 = $signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load_reg_4806);

assign sext_ln77_7_fu_2244_p1 = $signed(tmp_30_reg_4702);

assign sext_ln77_8_fu_2452_p1 = $signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load_reg_4811);

assign sext_ln77_9_fu_2456_p1 = $signed(tmp_40_reg_4721);

assign sext_ln77_fu_1737_p1 = $signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_q0);

assign tmp_100_fu_1607_p9 = 'bx;

assign tmp_103_fu_3495_p3 = grp_fu_1051_p2[32'd39];

assign tmp_104_fu_3513_p3 = add_ln77_10_fu_3507_p2[32'd23];

assign tmp_105_fu_3533_p3 = grp_fu_1051_p2[32'd40];

assign tmp_108_fu_1631_p9 = 'bx;

assign tmp_109_fu_3820_p6 = {{{{{trunc_ln77_reg_4556}, {lshr_ln_reg_4576}}, {1'd1}}, {tmp_96_reg_4887}}, {2'd3}};

assign tmp_10_fu_2069_p4 = {{{trunc_ln77_reg_4556}, {tmp_9_reg_4673}}, {1'd1}};

assign tmp_112_fu_3653_p3 = grp_fu_1055_p2[32'd39];

assign tmp_113_fu_3671_p3 = add_ln77_11_fu_3665_p2[32'd23];

assign tmp_116_fu_1655_p9 = 'bx;

assign tmp_117_fu_3691_p3 = grp_fu_1055_p2[32'd40];

assign tmp_118_fu_4152_p5 = {{{{trunc_ln77_reg_4556}, {lshr_ln_reg_4576}}, {2'd3}}, {trunc_ln74_1_reg_4715}};

assign tmp_11_fu_1325_p9 = 'bx;

assign tmp_121_fu_3844_p3 = grp_fu_1051_p2[32'd39];

assign tmp_124_fu_1679_p9 = 'bx;

assign tmp_125_fu_3862_p3 = add_ln77_12_fu_3856_p2[32'd23];

assign tmp_126_fu_3882_p3 = grp_fu_1051_p2[32'd40];

assign tmp_127_fu_4166_p6 = {{{{{trunc_ln77_reg_4556}, {lshr_ln_reg_4576}}, {2'd3}}, {tmp_48_reg_4881}}, {1'd1}};

assign tmp_132_fu_1703_p9 = 'bx;

assign tmp_133_fu_4002_p3 = grp_fu_1055_p2[32'd39];

assign tmp_134_fu_4020_p3 = add_ln77_13_fu_4014_p2[32'd23];

assign tmp_135_fu_4040_p3 = grp_fu_1055_p2[32'd40];

assign tmp_136_fu_4498_p5 = {{{{trunc_ln77_reg_4556_pp0_iter1_reg}, {lshr_ln_reg_4576_pp0_iter1_reg}}, {3'd7}}, {trunc_ln74_reg_4689_pp0_iter1_reg}};

assign tmp_141_fu_4190_p3 = grp_fu_1051_p2[32'd39];

assign tmp_142_fu_4208_p3 = add_ln77_14_fu_4202_p2[32'd23];

assign tmp_143_fu_4228_p3 = grp_fu_1051_p2[32'd40];

assign tmp_144_fu_4512_p4 = {{{trunc_ln77_reg_4556_pp0_iter1_reg}, {lshr_ln_reg_4576_pp0_iter1_reg}}, {4'd15}};

assign tmp_147_fu_4348_p3 = grp_fu_1055_p2[32'd39];

assign tmp_148_fu_4366_p3 = add_ln77_15_fu_4360_p2[32'd23];

assign tmp_149_fu_4386_p3 = grp_fu_1055_p2[32'd40];

assign tmp_14_fu_1905_p3 = grp_fu_1055_p2[32'd39];

assign tmp_15_fu_1923_p3 = add_ln77_1_fu_1917_p2[32'd23];

assign tmp_16_fu_1943_p3 = grp_fu_1055_p2[32'd40];

assign tmp_1_fu_1291_p9 = 'bx;

assign tmp_20_fu_2425_p5 = {{{{trunc_ln77_reg_4556}, {tmp_19_reg_4683}}, {1'd1}}, {trunc_ln74_reg_4689}};

assign tmp_21_fu_1363_p9 = 'bx;

assign tmp_24_fu_2090_p3 = grp_fu_1051_p2[32'd39];

assign tmp_25_fu_2108_p3 = add_ln77_2_fu_2102_p2[32'd23];

assign tmp_26_fu_2128_p3 = grp_fu_1051_p2[32'd40];

assign tmp_29_fu_2439_p4 = {{{trunc_ln77_reg_4556}, {tmp_19_reg_4683}}, {2'd3}};

assign tmp_30_fu_1387_p9 = 'bx;

assign tmp_33_fu_2248_p3 = grp_fu_1055_p2[32'd39];

assign tmp_34_fu_2266_p3 = add_ln77_3_fu_2260_p2[32'd23];

assign tmp_35_fu_2286_p3 = grp_fu_1055_p2[32'd40];

assign tmp_39_fu_2768_p5 = {{{{trunc_ln77_reg_4556}, {tmp_38_reg_4707}}, {1'd1}}, {trunc_ln74_1_reg_4715}};

assign tmp_40_fu_1425_p9 = 'bx;

assign tmp_43_fu_2460_p3 = grp_fu_1051_p2[32'd39];

assign tmp_44_fu_2478_p3 = add_ln77_4_fu_2472_p2[32'd23];

assign tmp_45_fu_2498_p3 = grp_fu_1051_p2[32'd40];

assign tmp_49_fu_2782_p6 = {{{{{trunc_ln77_reg_4556}, {tmp_38_reg_4707}}, {1'd1}}, {tmp_48_reg_4881}}, {1'd1}};

assign tmp_4_fu_1746_p3 = grp_fu_1051_p2[32'd39];

assign tmp_50_fu_1449_p9 = 'bx;

assign tmp_53_fu_2618_p3 = grp_fu_1055_p2[32'd39];

assign tmp_54_fu_2636_p3 = add_ln77_5_fu_2630_p2[32'd23];

assign tmp_55_fu_2656_p3 = grp_fu_1055_p2[32'd40];

assign tmp_58_fu_3114_p5 = {{{{trunc_ln77_reg_4556}, {tmp_38_reg_4707}}, {2'd3}}, {trunc_ln74_reg_4689}};

assign tmp_59_fu_1473_p9 = 'bx;

assign tmp_5_fu_1764_p3 = add_ln77_fu_1758_p2[32'd23];

assign tmp_62_fu_2806_p3 = grp_fu_1051_p2[32'd39];

assign tmp_63_fu_2824_p3 = add_ln77_6_fu_2818_p2[32'd23];

assign tmp_64_fu_2844_p3 = grp_fu_1051_p2[32'd40];

assign tmp_67_fu_3128_p4 = {{{trunc_ln77_reg_4556}, {tmp_38_reg_4707}}, {3'd7}};

assign tmp_68_fu_1497_p9 = 'bx;

assign tmp_6_fu_1784_p3 = grp_fu_1051_p2[32'd40];

assign tmp_71_fu_2964_p3 = grp_fu_1055_p2[32'd39];

assign tmp_72_fu_2982_p3 = add_ln77_7_fu_2976_p2[32'd23];

assign tmp_73_fu_3002_p3 = grp_fu_1055_p2[32'd40];

assign tmp_76_fu_1525_p9 = 'bx;

assign tmp_77_fu_3457_p5 = {{{{trunc_ln77_reg_4556}, {lshr_ln_reg_4576}}, {1'd1}}, {trunc_ln74_2_reg_4741}};

assign tmp_80_fu_3149_p3 = grp_fu_1051_p2[32'd39];

assign tmp_81_fu_3167_p3 = add_ln77_8_fu_3161_p2[32'd23];

assign tmp_84_fu_1559_p9 = 'bx;

assign tmp_85_fu_3187_p3 = grp_fu_1051_p2[32'd40];

assign tmp_87_fu_3471_p6 = {{{{{trunc_ln77_reg_4556}, {lshr_ln_reg_4576}}, {1'd1}}, {tmp_86_reg_4751}}, {1'd1}};

assign tmp_92_fu_1583_p9 = 'bx;

assign tmp_93_fu_3307_p3 = grp_fu_1055_p2[32'd39];

assign tmp_94_fu_3325_p3 = add_ln77_9_fu_3319_p2[32'd23];

assign tmp_95_fu_3345_p3 = grp_fu_1055_p2[32'd40];

assign tmp_97_fu_3803_p7 = {{{{{{trunc_ln77_reg_4556}, {lshr_ln_reg_4576}}, {1'd1}}, {tmp_96_reg_4887}}, {1'd1}}, {trunc_ln74_reg_4689}};

assign tmp_fu_1225_p3 = ap_sig_allocacmp_j_load[32'd6];

assign tmp_s_fu_1263_p3 = {{trunc_ln77_fu_1249_p1}, {lshr_ln_fu_1253_p4}};

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_address0 = zext_ln77_17_fu_1271_p1;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_ce0 = top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_ce0_local;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_address0 = zext_ln77_17_fu_1271_p1;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_ce0 = top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_ce0_local;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_address0 = zext_ln77_17_fu_1271_p1;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_ce0 = top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_ce0_local;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_address0 = zext_ln77_17_fu_1271_p1;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_ce0 = top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_ce0_local;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_address0 = zext_ln77_17_fu_1271_p1;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_ce0 = top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_ce0_local;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_address0 = zext_ln77_17_fu_1271_p1;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_ce0 = top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0 = zext_ln77_17_fu_1271_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0 = zext_ln77_17_fu_1271_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0 = zext_ln77_17_fu_1271_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0 = zext_ln77_17_fu_1271_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0 = zext_ln77_17_fu_1271_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0 = zext_ln77_17_fu_1271_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0 = zext_ln77_17_fu_1271_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_address0 = zext_ln77_17_fu_1271_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_address0 = zext_ln77_17_fu_1271_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0 = zext_ln77_17_fu_1271_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local;

assign trunc_ln73_fu_1215_p1 = ap_sig_allocacmp_j_load[5:0];

assign trunc_ln74_1_fu_1421_p1 = select_ln74_fu_1233_p3[1:0];

assign trunc_ln74_2_fu_1521_p1 = select_ln74_fu_1233_p3[2:0];

assign trunc_ln74_fu_1359_p1 = select_ln74_fu_1233_p3[0:0];

assign trunc_ln77_fu_1249_p1 = select_ln73_fu_1241_p3[7:0];

assign xor_ln77_10_fu_2116_p2 = (tmp_25_fu_2108_p3 ^ 1'd1);

assign xor_ln77_11_fu_2144_p2 = (tmp_26_fu_2128_p3 ^ 1'd1);

assign xor_ln77_12_fu_2170_p2 = (select_ln77_8_fu_2136_p3 ^ 1'd1);

assign xor_ln77_13_fu_2182_p2 = (grp_fu_1059_p3 ^ 1'd1);

assign xor_ln77_14_fu_2206_p2 = (or_ln77_34_fu_2200_p2 ^ 1'd1);

assign xor_ln77_15_fu_2274_p2 = (tmp_34_fu_2266_p3 ^ 1'd1);

assign xor_ln77_16_fu_2302_p2 = (tmp_35_fu_2286_p3 ^ 1'd1);

assign xor_ln77_17_fu_2328_p2 = (select_ln77_12_fu_2294_p3 ^ 1'd1);

assign xor_ln77_18_fu_2340_p2 = (grp_fu_1119_p3 ^ 1'd1);

assign xor_ln77_19_fu_2364_p2 = (or_ln77_35_fu_2358_p2 ^ 1'd1);

assign xor_ln77_1_fu_1800_p2 = (tmp_6_fu_1784_p3 ^ 1'd1);

assign xor_ln77_20_fu_2486_p2 = (tmp_44_fu_2478_p3 ^ 1'd1);

assign xor_ln77_21_fu_2514_p2 = (tmp_45_fu_2498_p3 ^ 1'd1);

assign xor_ln77_22_fu_2540_p2 = (select_ln77_16_fu_2506_p3 ^ 1'd1);

assign xor_ln77_23_fu_2552_p2 = (grp_fu_1059_p3 ^ 1'd1);

assign xor_ln77_24_fu_2576_p2 = (or_ln77_36_fu_2570_p2 ^ 1'd1);

assign xor_ln77_25_fu_2644_p2 = (tmp_54_fu_2636_p3 ^ 1'd1);

assign xor_ln77_26_fu_2672_p2 = (tmp_55_fu_2656_p3 ^ 1'd1);

assign xor_ln77_27_fu_2698_p2 = (select_ln77_20_fu_2664_p3 ^ 1'd1);

assign xor_ln77_28_fu_2710_p2 = (grp_fu_1119_p3 ^ 1'd1);

assign xor_ln77_29_fu_2734_p2 = (or_ln77_37_fu_2728_p2 ^ 1'd1);

assign xor_ln77_2_fu_1826_p2 = (select_ln77_fu_1792_p3 ^ 1'd1);

assign xor_ln77_30_fu_2832_p2 = (tmp_63_fu_2824_p3 ^ 1'd1);

assign xor_ln77_31_fu_2860_p2 = (tmp_64_fu_2844_p3 ^ 1'd1);

assign xor_ln77_32_fu_2886_p2 = (select_ln77_24_fu_2852_p3 ^ 1'd1);

assign xor_ln77_33_fu_2898_p2 = (grp_fu_1059_p3 ^ 1'd1);

assign xor_ln77_34_fu_2922_p2 = (or_ln77_38_fu_2916_p2 ^ 1'd1);

assign xor_ln77_35_fu_2990_p2 = (tmp_72_fu_2982_p3 ^ 1'd1);

assign xor_ln77_36_fu_3018_p2 = (tmp_73_fu_3002_p3 ^ 1'd1);

assign xor_ln77_37_fu_3044_p2 = (select_ln77_28_fu_3010_p3 ^ 1'd1);

assign xor_ln77_38_fu_3056_p2 = (grp_fu_1119_p3 ^ 1'd1);

assign xor_ln77_39_fu_3080_p2 = (or_ln77_39_fu_3074_p2 ^ 1'd1);

assign xor_ln77_3_fu_1838_p2 = (grp_fu_1059_p3 ^ 1'd1);

assign xor_ln77_40_fu_3175_p2 = (tmp_81_fu_3167_p3 ^ 1'd1);

assign xor_ln77_41_fu_3203_p2 = (tmp_85_fu_3187_p3 ^ 1'd1);

assign xor_ln77_42_fu_3229_p2 = (select_ln77_32_fu_3195_p3 ^ 1'd1);

assign xor_ln77_43_fu_3241_p2 = (grp_fu_1059_p3 ^ 1'd1);

assign xor_ln77_44_fu_3265_p2 = (or_ln77_40_fu_3259_p2 ^ 1'd1);

assign xor_ln77_45_fu_3333_p2 = (tmp_94_fu_3325_p3 ^ 1'd1);

assign xor_ln77_46_fu_3361_p2 = (tmp_95_fu_3345_p3 ^ 1'd1);

assign xor_ln77_47_fu_3387_p2 = (select_ln77_36_fu_3353_p3 ^ 1'd1);

assign xor_ln77_48_fu_3399_p2 = (grp_fu_1119_p3 ^ 1'd1);

assign xor_ln77_49_fu_3423_p2 = (or_ln77_41_fu_3417_p2 ^ 1'd1);

assign xor_ln77_4_fu_1862_p2 = (or_ln77_32_fu_1856_p2 ^ 1'd1);

assign xor_ln77_50_fu_3521_p2 = (tmp_104_fu_3513_p3 ^ 1'd1);

assign xor_ln77_51_fu_3549_p2 = (tmp_105_fu_3533_p3 ^ 1'd1);

assign xor_ln77_52_fu_3575_p2 = (select_ln77_40_fu_3541_p3 ^ 1'd1);

assign xor_ln77_53_fu_3587_p2 = (grp_fu_1059_p3 ^ 1'd1);

assign xor_ln77_54_fu_3611_p2 = (or_ln77_42_fu_3605_p2 ^ 1'd1);

assign xor_ln77_55_fu_3679_p2 = (tmp_113_fu_3671_p3 ^ 1'd1);

assign xor_ln77_56_fu_3707_p2 = (tmp_117_fu_3691_p3 ^ 1'd1);

assign xor_ln77_57_fu_3733_p2 = (select_ln77_44_fu_3699_p3 ^ 1'd1);

assign xor_ln77_58_fu_3745_p2 = (grp_fu_1119_p3 ^ 1'd1);

assign xor_ln77_59_fu_3769_p2 = (or_ln77_43_fu_3763_p2 ^ 1'd1);

assign xor_ln77_5_fu_1931_p2 = (tmp_15_fu_1923_p3 ^ 1'd1);

assign xor_ln77_60_fu_3870_p2 = (tmp_125_fu_3862_p3 ^ 1'd1);

assign xor_ln77_61_fu_3898_p2 = (tmp_126_fu_3882_p3 ^ 1'd1);

assign xor_ln77_62_fu_3924_p2 = (select_ln77_48_fu_3890_p3 ^ 1'd1);

assign xor_ln77_63_fu_3936_p2 = (grp_fu_1059_p3 ^ 1'd1);

assign xor_ln77_64_fu_3960_p2 = (or_ln77_44_fu_3954_p2 ^ 1'd1);

assign xor_ln77_65_fu_4028_p2 = (tmp_134_fu_4020_p3 ^ 1'd1);

assign xor_ln77_66_fu_4056_p2 = (tmp_135_fu_4040_p3 ^ 1'd1);

assign xor_ln77_67_fu_4082_p2 = (select_ln77_52_fu_4048_p3 ^ 1'd1);

assign xor_ln77_68_fu_4094_p2 = (grp_fu_1119_p3 ^ 1'd1);

assign xor_ln77_69_fu_4118_p2 = (or_ln77_45_fu_4112_p2 ^ 1'd1);

assign xor_ln77_6_fu_1959_p2 = (tmp_16_fu_1943_p3 ^ 1'd1);

assign xor_ln77_70_fu_4216_p2 = (tmp_142_fu_4208_p3 ^ 1'd1);

assign xor_ln77_71_fu_4244_p2 = (tmp_143_fu_4228_p3 ^ 1'd1);

assign xor_ln77_72_fu_4270_p2 = (select_ln77_56_fu_4236_p3 ^ 1'd1);

assign xor_ln77_73_fu_4282_p2 = (grp_fu_1059_p3 ^ 1'd1);

assign xor_ln77_74_fu_4306_p2 = (or_ln77_46_fu_4300_p2 ^ 1'd1);

assign xor_ln77_75_fu_4374_p2 = (tmp_148_fu_4366_p3 ^ 1'd1);

assign xor_ln77_76_fu_4402_p2 = (tmp_149_fu_4386_p3 ^ 1'd1);

assign xor_ln77_77_fu_4428_p2 = (select_ln77_60_fu_4394_p3 ^ 1'd1);

assign xor_ln77_78_fu_4440_p2 = (grp_fu_1119_p3 ^ 1'd1);

assign xor_ln77_79_fu_4464_p2 = (or_ln77_47_fu_4458_p2 ^ 1'd1);

assign xor_ln77_7_fu_1985_p2 = (select_ln77_4_fu_1951_p3 ^ 1'd1);

assign xor_ln77_8_fu_1997_p2 = (grp_fu_1119_p3 ^ 1'd1);

assign xor_ln77_9_fu_2021_p2 = (or_ln77_33_fu_2015_p2 ^ 1'd1);

assign xor_ln77_fu_1772_p2 = (tmp_5_fu_1764_p3 ^ 1'd1);

assign zext_ln73_fu_2055_p1 = select_ln74_reg_4550;

assign zext_ln77_10_fu_3503_p1 = grp_fu_1077_p3;

assign zext_ln77_11_fu_3661_p1 = grp_fu_1137_p3;

assign zext_ln77_12_fu_3852_p1 = grp_fu_1077_p3;

assign zext_ln77_13_fu_4010_p1 = grp_fu_1137_p3;

assign zext_ln77_14_fu_4198_p1 = grp_fu_1077_p3;

assign zext_ln77_15_fu_4356_p1 = grp_fu_1137_p3;

assign zext_ln77_16_fu_2064_p1 = add_ln77_s_fu_2058_p3;

assign zext_ln77_17_fu_1271_p1 = tmp_s_fu_1263_p3;

assign zext_ln77_18_fu_2077_p1 = tmp_10_fu_2069_p4;

assign zext_ln77_19_fu_2434_p1 = tmp_20_fu_2425_p5;

assign zext_ln77_1_fu_1913_p1 = grp_fu_1137_p3;

assign zext_ln77_20_fu_2447_p1 = tmp_29_fu_2439_p4;

assign zext_ln77_21_fu_2777_p1 = tmp_39_fu_2768_p5;

assign zext_ln77_22_fu_2793_p1 = tmp_49_fu_2782_p6;

assign zext_ln77_23_fu_3123_p1 = tmp_58_fu_3114_p5;

assign zext_ln77_24_fu_3136_p1 = tmp_67_fu_3128_p4;

assign zext_ln77_25_fu_3466_p1 = tmp_77_fu_3457_p5;

assign zext_ln77_26_fu_3482_p1 = tmp_87_fu_3471_p6;

assign zext_ln77_27_fu_3815_p1 = tmp_97_fu_3803_p7;

assign zext_ln77_28_fu_3831_p1 = tmp_109_fu_3820_p6;

assign zext_ln77_29_fu_4161_p1 = tmp_118_fu_4152_p5;

assign zext_ln77_2_fu_2098_p1 = grp_fu_1077_p3;

assign zext_ln77_30_fu_4177_p1 = tmp_127_fu_4166_p6;

assign zext_ln77_31_fu_4507_p1 = tmp_136_fu_4498_p5;

assign zext_ln77_32_fu_4520_p1 = tmp_144_fu_4512_p4;

assign zext_ln77_3_fu_2256_p1 = grp_fu_1137_p3;

assign zext_ln77_4_fu_2468_p1 = grp_fu_1077_p3;

assign zext_ln77_5_fu_2626_p1 = grp_fu_1137_p3;

assign zext_ln77_6_fu_2814_p1 = grp_fu_1077_p3;

assign zext_ln77_7_fu_2972_p1 = grp_fu_1137_p3;

assign zext_ln77_8_fu_3157_p1 = grp_fu_1077_p3;

assign zext_ln77_9_fu_3315_p1 = grp_fu_1137_p3;

assign zext_ln77_fu_1754_p1 = grp_fu_1077_p3;

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7
