rm -f results.xml
"/Applications/Xcode.app/Contents/Developer/usr/bin/make" -f Makefile results.xml
rm -f results.xml
MODULE=instruction_test TESTCASE= TOPLEVEL=NORZ TOPLEVEL_LANG=verilog \
         /opt/homebrew/bin/vvp -M /Users/Pepper/verilog/norz_verilog/_test/.venv/lib/python3.12/site-packages/cocotb/libs -m libcocotbvpi_icarus   sim_build/sim.vvp  
     -.--ns INFO     gpi                                ..mbed/gpi_embed.cpp:109  in set_program_name_in_venv        Using Python virtual environment interpreter at /Users/Pepper/verilog/norz_verilog/_test/.venv/bin/python
     -.--ns INFO     gpi                                ../gpi/GpiCommon.cpp:101  in gpi_print_registered_impl       VPI registered
     0.00ns INFO     cocotb                             Running on Icarus Verilog version 12.0 (stable)
     0.00ns INFO     cocotb                             Running tests with cocotb v1.9.1 from /Users/Pepper/verilog/norz_verilog/_test/.venv/lib/python3.12/site-packages/cocotb
     0.00ns INFO     cocotb                             Seeding Python random module with 1728717295
     0.00ns INFO     cocotb.regression                  pytest not found, install it to enable better AssertionError messages
     0.00ns INFO     cocotb.regression                  Found test instruction_test.tb_instruction
     0.00ns INFO     cocotb.regression                  running tb_instruction (1/1)


----------------------------------------
BINARY CODES

('00000110', 0, '// LD B,0x80')
('10000000', 0, 0)
('00001110', 0, '// LD C,0x1')
('00000001', 0, 0)
('00010110', 0, '// LD D,0xa0')
('10100000', 0, 0)
('00011110', 0, '// LD E,0x8')
('00001000', 0, 0)
('00100110', 0, '// LD H,0xf')
('00001111', 0, 0)
('00101110', 0, '// LD L,0x30')
('00110000', 0, 0)
('00111110', 0, '// LD A,0x87')
('10000111', 0, 0)
('00000101', 'B=01111111,FlagZ=0,FlagPV=1,FlagS=0,FlagN=1,FlagH=1', '// DEC B')
('00001101', 'C=00000000,FlagZ=1,FlagPV=0,FlagS=0,FlagN=1,FlagH=0', '// DEC C')
('00010101', 'D=10011111,FlagZ=0,FlagPV=0,FlagS=1,FlagN=1,FlagH=1', '// DEC D')
('00011101', 'E=00000111,FlagZ=0,FlagPV=0,FlagS=0,FlagN=1,FlagH=0', '// DEC E')
('00100101', 'H=00001110,FlagZ=0,FlagPV=0,FlagS=0,FlagN=1,FlagH=0', '// DEC H')
('00101101', 'L=00101111,FlagZ=0,FlagPV=0,FlagS=0,FlagN=1,FlagH=1', '// DEC L')
('00111101', 'A=10000110,FlagZ=0,FlagPV=0,FlagS=1,FlagN=1,FlagH=0', '// DEC A')
('ffffffff', 0, 0)
----------------------------------------

// LD B,0x80
00000110
10000000
10000000
// LD C,0x1
00001110
00000001
00000001
// LD D,0xa0
00010110
10100000
10100000
// LD E,0x8
00011110
00001000
00001000
// LD H,0xf
00100110
00001111
00001111
// LD L,0x30
00101110
00110000
00110000
// LD A,0x87
00111110
10000111
10000111
// DEC B
00000101
✅ Test( B=01111111 ) is passed.
✅ Test( FlagZ=0 ) is passed.
✅ Test( FlagPV=1 ) is passed.
✅ Test( FlagS=0 ) is passed.
✅ Test( FlagN=1 ) is passed.
✅ Test( FlagH=1 ) is passed.
// DEC C
00001101
✅ Test( C=00000000 ) is passed.
✅ Test( FlagZ=1 ) is passed.
✅ Test( FlagPV=0 ) is passed.
✅ Test( FlagS=0 ) is passed.
✅ Test( FlagN=1 ) is passed.
✅ Test( FlagH=0 ) is passed.
// DEC D
00010101
✅ Test( D=10011111 ) is passed.
✅ Test( FlagZ=0 ) is passed.
✅ Test( FlagPV=0 ) is passed.
✅ Test( FlagS=1 ) is passed.
✅ Test( FlagN=1 ) is passed.
✅ Test( FlagH=1 ) is passed.
// DEC E
00011101
✅ Test( E=00000111 ) is passed.
✅ Test( FlagZ=0 ) is passed.
✅ Test( FlagPV=0 ) is passed.
✅ Test( FlagS=0 ) is passed.
✅ Test( FlagN=1 ) is passed.
✅ Test( FlagH=0 ) is passed.
// DEC H
00100101
✅ Test( H=00001110 ) is passed.
✅ Test( FlagZ=0 ) is passed.
✅ Test( FlagPV=0 ) is passed.
✅ Test( FlagS=0 ) is passed.
✅ Test( FlagN=1 ) is passed.
✅ Test( FlagH=0 ) is passed.
// DEC L
00101101
✅ Test( L=00101111 ) is passed.
✅ Test( FlagZ=0 ) is passed.
✅ Test( FlagPV=0 ) is passed.
✅ Test( FlagS=0 ) is passed.
✅ Test( FlagN=1 ) is passed.
✅ Test( FlagH=1 ) is passed.
// DEC A
00111101
✅ Test( A=10000110 ) is passed.
✅ Test( FlagZ=0 ) is passed.
✅ Test( FlagPV=0 ) is passed.
✅ Test( FlagS=1 ) is passed.
✅ Test( FlagN=1 ) is passed.
✅ Test( FlagH=0 ) is passed.
ffffffff

END


----------------------------------------
intAd  :    BIN 0000000000010101    DEC:21
intDt  :    BIN zzzzzzzz
intBSK :    BIN 1    DEC:1
intMRQ :    BIN 0    DEC:0
intRD  :    BIN 0    DEC:0
intWR  :    BIN 1    DEC:1
intRFH :    BIN 1    DEC:1
intIOQ :    BIN 1    DEC:1
intM1  :    BIN 0    DEC:0
intHLT :    BIN 1    DEC:1

regA    :    BIN 10000110    DEC:134
regF    :    BIN 1000001x
regB    :    BIN 01111111    DEC:127
regC    :    BIN 00000000    DEC:0
regD    :    BIN 10011111    DEC:159
regE    :    BIN 00000111    DEC:7
regH    :    BIN 00001110    DEC:14
regL    :    BIN 00101111    DEC:47
regPC   :    BIN 0000000000010101    DEC:21
regSP   :    BIN xxxxxxxxxxxxxxxx
regIX   :    BIN xxxxxxxxxxxxxxxx
regIY   :    BIN xxxxxxxxxxxxxxxx
regI    :    BIN 00000000    DEC:0
regR    :    BIN 00001110    DEC:14
regDt   :    BIN xxxxxxxx
regDex  :    BIN xxxxxxxx
regDcs  :    BIN 10000111    DEC:135
regOP   :    BIN 00111101    DEC:61
regOPo  :    BIN 00101101    DEC:45
regXPT  :    BIN 00001    DEC:1
regITB  :    BIN 00000000    DEC:0
ALU     :    BIN 0000000000111101    DEC:61

IFF1    :    BIN 0    DEC:0
IFF2    :    BIN 0    DEC:0
IMFa    :    BIN 0    DEC:0
IMFb    :    BIN 0    DEC:0
TINT    :    BIN 1    DEC:1
TNMI    :    BIN 1    DEC:1
TWAIT   :    BIN 1    DEC:1
TRESET  :    BIN 1    DEC:1
XIX     :    BIN 0    DEC:0
XIX40   :    BIN 0    DEC:0
XIX41   :    BIN 0    DEC:0
XIY     :    BIN 0    DEC:0
XIY40   :    BIN 0    DEC:0
XIY41   :    BIN 0    DEC:0
XOTR    :    BIN 0    DEC:0
XBIT    :    BIN 0    DEC:0
CM1     :    BIN 1    DEC:1
CMR     :    BIN 0    DEC:0
CMA     :    BIN 0    DEC:0
CBSRQ   :    BIN 0    DEC:0
CRST    :    BIN 0    DEC:0
CNMI    :    BIN 0    DEC:0
CINT0   :    BIN 0    DEC:0
CINT0R  :    BIN 0    DEC:0
CINT0C  :    BIN 0    DEC:0
CINT1   :    BIN 0    DEC:0
CINT2   :    BIN 0    DEC:0
----------------------------------------

VMEM
----------------------------------------


245000.00ns INFO     cocotb.regression                  tb_instruction passed
245000.00ns INFO     cocotb.regression                  *****************************************************************************************
                                                        ** TEST                             STATUS  SIM TIME (ns)  REAL TIME (s)  RATIO (ns/s) **
                                                        *****************************************************************************************
                                                        ** instruction_test.tb_instruction   PASS      245000.00           0.05    4560766.24  **
                                                        *****************************************************************************************
                                                        ** TESTS=1 PASS=1 FAIL=0 SKIP=0                245000.00           0.05    4481602.15  **
                                                        *****************************************************************************************
                                                        
