// Seed: 3004579722
module module_0;
  final $display;
  assign id_1 = id_1;
  supply0 id_2;
  reg id_3 = 1'b0 ? 1 : id_3;
  always @(id_3) begin : LABEL_0
    id_2 = (!1 == id_1++) + 1;
    if (~id_2) id_3 <= !1 == 1'd0;
  end
  assign id_3 = id_1;
  logic [7:0] id_4;
  assign id_2 = 1;
  tri0 id_5 = id_2;
  final begin : LABEL_0
    id_4[1 : 1'b0] <= 1;
  end
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1
    , id_7,
    output supply0 id_2,
    input tri0 id_3,
    input supply1 id_4,
    output tri1 id_5
);
  assign id_2 = 1;
  wire id_8;
  module_0 modCall_1 ();
  assign modCall_1.id_5 = 0;
endmodule
