# Synchronous-FIFO
Design and Verification of a Synchronous 8bit-16location FIFO using System Verilog concepts.
