C:\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  "C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\project\xo3l\verilog\xo3l_verilog"   -part LCMXO3L_6900C  -package BG256C  -grade -5    -maxfan 1000 -pipe -infer_seqShift  -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\project\xo3l\verilog\xo3l_verilog\synlog\report\xo3l_verilog_xo3l_verilog_premap.xml -merge_inferred_clocks 0  -top_level_module  top  -implementation  xo3l_verilog  -ta_num_paths  3  -oedif  "C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\project\xo3l\verilog\xo3l_verilog\xo3l_verilog_xo3l_verilog.edi"  -conchk_prepass  "C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\project\xo3l\verilog\xo3l_verilog\xo3l_verilog_xo3l_verilog_cck.rpt"   -freq 200.000   "C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\project\xo3l\verilog\xo3l_verilog\synwork\xo3l_verilog_xo3l_verilog_mult.srs"  -flow prepass  -gcc_prepass  -osrd  "C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\project\xo3l\verilog\xo3l_verilog\synwork\xo3l_verilog_xo3l_verilog_prem.srd"  -devicelib  C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v  -devicelib  C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v  -ologparam  "C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\project\xo3l\verilog\xo3l_verilog\syntmp\xo3l_verilog_xo3l_verilog.plg"  -osyn  "C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\project\xo3l\verilog\xo3l_verilog\synwork\xo3l_verilog_xo3l_verilog_prem.srd"  -prjdir  "C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\project\xo3l\verilog\xo3l_verilog\"  -prjname  proj_1  -log  "C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\project\xo3l\verilog\xo3l_verilog\synlog\xo3l_verilog_xo3l_verilog_premap.srr"  -sn  2020.03  -jobname  "premap" 
relcom:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir "C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\project\xo3l\verilog\xo3l_verilog" -part LCMXO3L_6900C -package BG256C -grade -5 -maxfan 1000 -pipe -infer_seqShift -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile ..\synlog\report\xo3l_verilog_xo3l_verilog_premap.xml -merge_inferred_clocks 0 -top_level_module top -implementation xo3l_verilog -ta_num_paths 3 -oedif "C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\project\xo3l\verilog\xo3l_verilog\xo3l_verilog_xo3l_verilog.edi" -conchk_prepass "C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\project\xo3l\verilog\xo3l_verilog\xo3l_verilog_xo3l_verilog_cck.rpt" -freq 200.000 "C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\project\xo3l\verilog\xo3l_verilog\synwork\xo3l_verilog_xo3l_verilog_mult.srs" -flow prepass -gcc_prepass -osrd "C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\project\xo3l\verilog\xo3l_verilog\synwork\xo3l_verilog_xo3l_verilog_prem.srd" -devicelib ..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v -devicelib ..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v -ologparam "C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\project\xo3l\verilog\xo3l_verilog\syntmp\xo3l_verilog_xo3l_verilog.plg" -osyn "C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\project\xo3l\verilog\xo3l_verilog\synwork\xo3l_verilog_xo3l_verilog_prem.srd" -prjdir "C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\project\xo3l\verilog\xo3l_verilog\" -prjname proj_1 -log "C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\project\xo3l\verilog\xo3l_verilog\synlog\xo3l_verilog_xo3l_verilog_premap.srr" -sn 2020.03 -jobname "premap"
rc:1 success:1 runtime:3
file:..\xo3l_verilog_xo3l_verilog.edi|io:o|time:1644629747|size:437017|exec:0|csum:
file:..\xo3l_verilog_xo3l_verilog_cck.rpt|io:o|time:1644629954|size:4631|exec:0|csum:
file:..\synwork\xo3l_verilog_xo3l_verilog_mult.srs|io:i|time:1644629952|size:8456|exec:0|csum:6511218A22D9D14E4A5A818EBEF6FEBC
file:..\synwork\xo3l_verilog_xo3l_verilog_prem.srd|io:o|time:1644629954|size:51692|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v|io:i|time:1603988454|size:53334|exec:0|csum:BEFB982BE483587B26B156E884C15512
file:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v|io:i|time:1603988454|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\project\xo3l\verilog\xo3l_verilog\syntmp\xo3l_verilog_xo3l_verilog.plg"|io:o|time:0|size:-1|exec:0|csum:
file:..\synwork\xo3l_verilog_xo3l_verilog_prem.srd|io:o|time:1644629954|size:51692|exec:0|csum:
file:..\synlog\xo3l_verilog_xo3l_verilog_premap.srr|io:o|time:1644629955|size:10866|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe|io:i|time:1604354008|size:39068160|exec:1|csum:CAC6F9ADE3977131E72FBFF09304A825
