

================================================================
== Vitis HLS Report for 'xFGradientX3x3_0_4_s'
================================================================
* Date:           Tue Jun 24 19:14:48 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        stereolbm_axis_cambm.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.672 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.67>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%b2_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %b2_val" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:59]   --->   Operation 2 'read' 'b2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%b0_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %b0_val" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:59]   --->   Operation 3 'read' 'b0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%m2_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %m2_val" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:59]   --->   Operation 4 'read' 'm2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%m0_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %m0_val" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:59]   --->   Operation 5 'read' 'm0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%t2_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %t2_val" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:59]   --->   Operation 6 'read' 't2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%t0_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %t0_val" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:59]   --->   Operation 7 'read' 't0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%M00 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %m0_val_read, i1 0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:59]   --->   Operation 8 'bitconcatenate' 'M00' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i9 %M00" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:59]   --->   Operation 9 'zext' 'zext_ln59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%M01 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %m2_val_read, i1 0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:60]   --->   Operation 10 'bitconcatenate' 'M01' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i9 %M01" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:60]   --->   Operation 11 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i8 %t2_val_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:61]   --->   Operation 12 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln61_1 = zext i8 %b2_val_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:61]   --->   Operation 13 'zext' 'zext_ln61_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.91ns)   --->   "%A00 = add i9 %zext_ln61_1, i9 %zext_ln61" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:61]   --->   Operation 14 'add' 'A00' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln61_2 = zext i9 %A00" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:61]   --->   Operation 15 'zext' 'zext_ln61_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i8 %t0_val_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:62]   --->   Operation 16 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i8 %b0_val_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:62]   --->   Operation 17 'zext' 'zext_ln62_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.91ns)   --->   "%S00 = add i9 %zext_ln62_1, i9 %zext_ln62" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:62]   --->   Operation 18 'add' 'S00' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln62_2 = zext i9 %S00" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:62]   --->   Operation 19 'zext' 'zext_ln62_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.82ns)   --->   "%out_pix_5 = sub i10 %zext_ln60, i10 %zext_ln59" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:65]   --->   Operation 20 'sub' 'out_pix_5' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln66 = sext i10 %out_pix_5" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:66]   --->   Operation 21 'sext' 'sext_ln66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%out_pix_6 = sub i11 %sext_ln66, i11 %zext_ln62_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:66]   --->   Operation 22 'sub' 'out_pix_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 23 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%out_pix = add i11 %out_pix_6, i11 %zext_ln61_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:67]   --->   Operation 23 'add' 'out_pix' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln80 = ret i11 %out_pix" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:80]   --->   Operation 24 'ret' 'ret_ln80' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.672ns
The critical path consists of the following:
	wire read operation ('b2_val_read', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:59) on port 'b2_val' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:59) [7]  (0.000 ns)
	'add' operation ('A00', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:61) [19]  (1.915 ns)
	'add' operation ('out_pix', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:67) [28]  (3.757 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
