# DIC-Project
Project Title: 8-bit Carry Save Multiplier (CSM) Design with and without pipelining
Contents:
Unpipelined CSM
1. Schematic
2. Layout
3 .Area of CSM layout
4. Input Combinations - Functionality testing
5. Maximum operating frequency of CSM
(SPICE simulation showing the frequency of operation without pipelining)
Pipelined CSM
1. Schematic
2. Maximum operating frequency of CSM
(RC-extracted layout)
(SPICE simulation showing the frequency of operation with pipelining)
Spice Simulations Vector Merge Sqrt and Ripple Adder
