; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

define void @triton_poi_fused_avg_pool2d_58(ptr addrspace(1) %0, ptr addrspace(1) %1, i32 %2) local_unnamed_addr !dbg !7 {
  %4 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #1, !dbg !10
  %5 = shl i32 %4, 7, !dbg !11
  %6 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %7 = and i32 %6, 127, !dbg !12
  %8 = or disjoint i32 %5, %7, !dbg !13
  %9 = icmp slt i32 %8, 2816, !dbg !14
  %10 = add i32 %8, -528, !dbg !15
  %11 = sext i32 %10 to i64, !dbg !16
  %12 = getelementptr float, ptr addrspace(1) %0, i64 %11, !dbg !16
  %13 = add i32 %8, -352, !dbg !17
  %14 = sext i32 %13 to i64, !dbg !18
  %15 = getelementptr float, ptr addrspace(1) %0, i64 %14, !dbg !18
  %16 = add i32 %8, -176, !dbg !19
  %17 = sext i32 %16 to i64, !dbg !20
  %18 = getelementptr float, ptr addrspace(1) %0, i64 %17, !dbg !20
  %19 = sext i32 %8 to i64, !dbg !21
  %20 = getelementptr float, ptr addrspace(1) %0, i64 %19, !dbg !21
  %21 = add i32 %8, 176, !dbg !22
  %22 = sext i32 %21 to i64, !dbg !23
  %23 = getelementptr float, ptr addrspace(1) %0, i64 %22, !dbg !23
  %24 = insertelement <2 x i32> poison, i32 %8, i64 0, !dbg !24
  %25 = shufflevector <2 x i32> %24, <2 x i32> poison, <2 x i32> zeroinitializer, !dbg !24
  %26 = sdiv <2 x i32> %25, <i32 352, i32 176>, !dbg !24
  %27 = srem <2 x i32> %26, splat (i32 2), !dbg !25
  %28 = extractelement <2 x i32> %27, i64 0, !dbg !26
  %29 = icmp sgt i32 %28, 0, !dbg !27
  %30 = extractelement <2 x i32> %27, i64 1, !dbg !26
  %31 = icmp sgt i32 %30, 0, !dbg !28
  %32 = and i1 %29, %31, !dbg !29
  %33 = and i1 %9, %32, !dbg !30
  %34 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %12, i1 %33, i32 0, i1 %33) #1, !dbg !31
  %35 = bitcast i32 %34 to float, !dbg !31
  %36 = icmp sgt i32 %30, -1, !dbg !32
  %37 = and i1 %29, %36, !dbg !33
  %38 = and i1 %9, %37, !dbg !34
  %39 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %15, i1 %38, i32 0, i1 %38) #1, !dbg !35
  %40 = bitcast i32 %39 to float, !dbg !35
  %41 = fadd float %35, %40, !dbg !36
  %42 = icmp slt <2 x i32> %27, splat (i32 1), !dbg !37
  %43 = extractelement <2 x i1> %42, i64 1, !dbg !38
  %44 = and i1 %29, %43, !dbg !38
  %45 = and i1 %9, %44, !dbg !39
  %46 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %18, i1 %45, i32 0, i1 %45) #1, !dbg !40
  %47 = bitcast i32 %46 to float, !dbg !40
  %48 = fadd float %41, %47, !dbg !41
  %49 = icmp sgt i32 %28, -1, !dbg !42
  %50 = and i1 %49, %31, !dbg !43
  %51 = and i1 %9, %50, !dbg !44
  %52 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %18, i1 %51, i32 0, i1 %51) #1, !dbg !45
  %53 = bitcast i32 %52 to float, !dbg !45
  %54 = fadd float %48, %53, !dbg !46
  %55 = or i32 %28, %30, !dbg !26
  %56 = icmp sgt i32 %55, -1, !dbg !26
  %57 = and i1 %9, %56, !dbg !47
  %58 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %20, i1 %57, i32 0, i1 %57) #1, !dbg !48
  %59 = bitcast i32 %58 to float, !dbg !48
  %60 = fadd float %54, %59, !dbg !49
  %61 = and i1 %49, %43, !dbg !50
  %62 = and i1 %9, %61, !dbg !51
  %63 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %23, i1 %62, i32 0, i1 %62) #1, !dbg !52
  %64 = bitcast i32 %63 to float, !dbg !52
  %65 = fadd float %60, %64, !dbg !53
  %66 = extractelement <2 x i1> %42, i64 0, !dbg !54
  %67 = and i1 %66, %31, !dbg !54
  %68 = and i1 %9, %67, !dbg !55
  %69 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %23, i1 %68, i32 0, i1 %68) #1, !dbg !56
  %70 = bitcast i32 %69 to float, !dbg !56
  %71 = fadd float %65, %70, !dbg !57
  %72 = and i1 %66, %36, !dbg !58
  %73 = add i32 %8, 352, !dbg !59
  %74 = sext i32 %73 to i64, !dbg !60
  %75 = getelementptr float, ptr addrspace(1) %0, i64 %74, !dbg !60
  %76 = and i1 %9, %72, !dbg !61
  %77 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %75, i1 %76, i32 0, i1 %76) #1, !dbg !62
  %78 = bitcast i32 %77 to float, !dbg !62
  %79 = fadd float %71, %78, !dbg !63
  %80 = and i1 %66, %43, !dbg !64
  %81 = add i32 %8, 528, !dbg !65
  %82 = sext i32 %81 to i64, !dbg !66
  %83 = getelementptr float, ptr addrspace(1) %0, i64 %82, !dbg !66
  %84 = and i1 %9, %80, !dbg !67
  %85 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %83, i1 %84, i32 0, i1 %84) #1, !dbg !68
  %86 = bitcast i32 %85 to float, !dbg !68
  %87 = fadd float %79, %86, !dbg !69
  %88 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %87, float 4.000000e+00) #1, !dbg !70
  %89 = getelementptr float, ptr addrspace(1) %1, i64 %19, !dbg !71
  %90 = bitcast float %88 to i32, !dbg !72
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %90, ptr addrspace(1) %89, i1 %9) #1, !dbg !72
  ret void, !dbg !73
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cafqrms7u6i34t4jpaqiqtubw5w4lcvuhuua2mlylesdulloub4n.py", directory: "inductor_cache/af")
!4 = !{ptr @triton_poi_fused_avg_pool2d_58, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_avg_pool2d_58, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_avg_pool2d_58", linkageName: "triton_poi_fused_avg_pool2d_58", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 38, column: 40, scope: !7)
!16 = !DILocation(line: 38, column: 31, scope: !7)
!17 = !DILocation(line: 44, column: 40, scope: !7)
!18 = !DILocation(line: 44, column: 31, scope: !7)
!19 = !DILocation(line: 51, column: 40, scope: !7)
!20 = !DILocation(line: 51, column: 31, scope: !7)
!21 = !DILocation(line: 61, column: 31, scope: !7)
!22 = !DILocation(line: 64, column: 37, scope: !7)
!23 = !DILocation(line: 64, column: 31, scope: !7)
!24 = !DILocation(line: 24, column: 21, scope: !7)
!25 = !DILocation(line: 24, column: 28, scope: !7)
!26 = !DILocation(line: 60, column: 20, scope: !7)
!27 = !DILocation(line: 29, column: 19, scope: !7)
!28 = !DILocation(line: 34, column: 19, scope: !7)
!29 = !DILocation(line: 37, column: 19, scope: !7)
!30 = !DILocation(line: 38, column: 53, scope: !7)
!31 = !DILocation(line: 38, column: 45, scope: !7)
!32 = !DILocation(line: 40, column: 21, scope: !7)
!33 = !DILocation(line: 43, column: 19, scope: !7)
!34 = !DILocation(line: 44, column: 53, scope: !7)
!35 = !DILocation(line: 44, column: 45, scope: !7)
!36 = !DILocation(line: 45, column: 20, scope: !7)
!37 = !DILocation(line: 68, column: 20, scope: !7)
!38 = !DILocation(line: 50, column: 19, scope: !7)
!39 = !DILocation(line: 51, column: 53, scope: !7)
!40 = !DILocation(line: 51, column: 45, scope: !7)
!41 = !DILocation(line: 52, column: 20, scope: !7)
!42 = !DILocation(line: 54, column: 21, scope: !7)
!43 = !DILocation(line: 57, column: 20, scope: !7)
!44 = !DILocation(line: 58, column: 53, scope: !7)
!45 = !DILocation(line: 58, column: 45, scope: !7)
!46 = !DILocation(line: 59, column: 20, scope: !7)
!47 = !DILocation(line: 61, column: 44, scope: !7)
!48 = !DILocation(line: 61, column: 36, scope: !7)
!49 = !DILocation(line: 62, column: 20, scope: !7)
!50 = !DILocation(line: 63, column: 20, scope: !7)
!51 = !DILocation(line: 64, column: 50, scope: !7)
!52 = !DILocation(line: 64, column: 42, scope: !7)
!53 = !DILocation(line: 65, column: 20, scope: !7)
!54 = !DILocation(line: 70, column: 20, scope: !7)
!55 = !DILocation(line: 71, column: 50, scope: !7)
!56 = !DILocation(line: 71, column: 42, scope: !7)
!57 = !DILocation(line: 72, column: 20, scope: !7)
!58 = !DILocation(line: 73, column: 20, scope: !7)
!59 = !DILocation(line: 74, column: 37, scope: !7)
!60 = !DILocation(line: 74, column: 31, scope: !7)
!61 = !DILocation(line: 74, column: 50, scope: !7)
!62 = !DILocation(line: 74, column: 42, scope: !7)
!63 = !DILocation(line: 75, column: 20, scope: !7)
!64 = !DILocation(line: 76, column: 20, scope: !7)
!65 = !DILocation(line: 77, column: 37, scope: !7)
!66 = !DILocation(line: 77, column: 31, scope: !7)
!67 = !DILocation(line: 77, column: 50, scope: !7)
!68 = !DILocation(line: 77, column: 42, scope: !7)
!69 = !DILocation(line: 78, column: 20, scope: !7)
!70 = !DILocation(line: 80, column: 20, scope: !7)
!71 = !DILocation(line: 81, column: 25, scope: !7)
!72 = !DILocation(line: 81, column: 37, scope: !7)
!73 = !DILocation(line: 81, column: 4, scope: !7)
