# Reading pref.tcl
# do Traffic_1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Lab/project/Encoder_4to2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:34:07 on Jun 13,2024
# vcom -reportprogress 300 -93 -work work C:/Lab/project/Encoder_4to2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Encoder_4to2
# -- Compiling architecture Behavioral of Encoder_4to2
# End time: 23:34:07 on Jun 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Lab/project/Traffic_1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:34:07 on Jun 13,2024
# vcom -reportprogress 300 -93 -work work C:/Lab/project/Traffic_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Traffic_1
# -- Compiling architecture Behavioral of Traffic_1
# End time: 23:34:07 on Jun 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Lab/project/T1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:34:08 on Jun 13,2024
# vcom -reportprogress 300 -93 -work work C:/Lab/project/T1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity T1
# -- Compiling architecture Behavioral of T1
# End time: 23:34:08 on Jun 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Lab/project/T5.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:34:08 on Jun 13,2024
# vcom -reportprogress 300 -93 -work work C:/Lab/project/T5.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity T5
# -- Compiling architecture Behavioral of T5
# End time: 23:34:08 on Jun 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
