<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilogtorouting.org/" target="_blank">odin</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: -6 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/def_nettype.v.html" target="file-frame">third_party/tests/ivtest/ivltests/def_nettype.v</a>
defines: 
time_elapsed: 0.004s
ram usage: 9812 KB
</pre>
<pre class="log">

odin_II --permissive -o odin.blif -V <a href="../../../../third_party/tests/ivtest/ivltests/def_nettype.v.html" target="file-frame">third_party/tests/ivtest/ivltests/def_nettype.v</a>
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Warning::PARSE_ARGS Permissive flag is ON. Undefined behaviour may occur

Using Lut input width of: -1
Verilog: def_nettype.v
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we&#39;ll create an abstract syntax tree. Note this tree can be viewed using Grap Viz (see documentation)
Adding file <a href="../../../../third_party/tests/ivtest/ivltests/def_nettype.v.html" target="file-frame">third_party/tests/ivtest/ivltests/def_nettype.v</a> to parse list
Warning::AST def_nettype.v:14 ODIN II does not (yet) differentiate between automatic and static tasks &amp; functions. IGNORING
14:   endtask
Warning::PARSE_TO_AST def_nettype.v:18 error in parsing: (syntax error, unexpected &#39;;&#39;, expecting vSYMBOL_ID or &#39;{&#39;)
18:     #100;
Warning::PARSE_TO_AST def_nettype.v:20 error in parsing: (syntax error, unexpected vEND)
20:   end
Warning::PARSE_TO_AST def_nettype.v:33 error in parsing: (syntax error, unexpected &#39;(&#39;, expecting voLTE or &#39;=&#39;)
33:     #1 all.check(tmp, 1&#39;b0, &#34;wire(0,0)&#34;);
Warning::PARSE_TO_AST def_nettype.v:80 error in parsing: (syntax error, unexpected &#39;(&#39;, expecting voLTE or &#39;=&#39;)
80:     #1 all.check(tmp, 1&#39;b0, &#34;tri(0,0)&#34;);
Warning::PARSE_TO_AST def_nettype.v:127 error in parsing: (syntax error, unexpected &#39;(&#39;, expecting voLTE or &#39;=&#39;)
127:     #1 all.check(tmp, 1&#39;b0, &#34;tri0(0,0)&#34;);
Warning::PARSE_TO_AST def_nettype.v:174 error in parsing: (syntax error, unexpected &#39;(&#39;, expecting voLTE or &#39;=&#39;)
174:     #1 all.check(tmp, 1&#39;b0, &#34;tri1(0,0)&#34;);
Warning::PARSE_TO_AST def_nettype.v:221 error in parsing: (syntax error, unexpected &#39;(&#39;, expecting voLTE or &#39;=&#39;)
221:     #1 all.check(tmp, 1&#39;b0, &#34;wand(0,0)&#34;);
Warning::PARSE_TO_AST def_nettype.v:268 error in parsing: (syntax error, unexpected &#39;(&#39;, expecting voLTE or &#39;=&#39;)
268:     #1 all.check(tmp, 1&#39;b0, &#34;triand(0,0)&#34;);
Warning::PARSE_TO_AST def_nettype.v:315 error in parsing: (syntax error, unexpected &#39;(&#39;, expecting voLTE or &#39;=&#39;)
315:     #1 all.check(tmp, 1&#39;b0, &#34;wor(0,0)&#34;);
Warning::PARSE_TO_AST def_nettype.v:362 error in parsing: (syntax error, unexpected &#39;(&#39;, expecting voLTE or &#39;=&#39;)
362:     #1 all.check(tmp, 1&#39;b0, &#34;trior(0,0)&#34;);
Error::PARSE_TO_AST Parser found (10) errors in your syntax, exiting
/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/odin_ii_1594197711127/work/ODIN_II/SRC/odin_error.cpp:27: void verify_delayed_error(odin_error): Fatal error

</pre>
</body>