################################################################################
#                    DO NOT MANUALLY EDIT THIS FILE!                           #
################################################################################
# This file contains the automatically generated build configuration (2020/08/15 01:19:39)
# requested at line 3 in /home/disk/EasierUVM-SimpRisc-ws/.dvt/default.build


################ Verilog Auto-config Directives ################
+dvt_init

+dvt_skip_compile+/home/disk/EasierUVM-SimpRisc-ws/include/*
+dvt_skip_compile+/home/disk/EasierUVM-SimpRisc-ws/generated_tb.bak/*
+dvt_skip_compile+/home/disk/EasierUVM-SimpRisc-ws/generated_tb/sim/*
+dvt_skip_compile+/home/disk/EasierUVM-SimpRisc-ws/generated_tb/tb/include/inlines/*
+dvt_skip_compile+/home/disk/EasierUVM-SimpRisc-ws/generated_tb/tb/sv/*
-uvm

### AUTOCONFIG WARNING: Multiple incdir candidates.
# The following includes have multiple incdir candidates:
#`include "defines.sv" in verif_pkg.sv (/home/disk/EasierUVM-SimpRisc-ws/generated_tb/tb/include/pkg/verif_pkg.sv)
#`include "defines.sv" in verif_pkg.sv (/home/disk/EasierUVM-SimpRisc-ws/generated_tb/tb/include/verif_pkg.sv)
# The list of incdir candidates is:
+incdir+generated_tb/tb/include
# +incdir+generated_tb/dut
# +incdir+dut

+incdir+generated_tb/tb/include
+incdir+generated_tb/tb/insgen/sv
+incdir+generated_tb/tb/memw/sv
+incdir+generated_tb/tb/top/sv
+incdir+generated_tb/tb/top_test/sv
+incdir+uvm_syoscb/src
+incdir+uvm_syoscb/tb
+incdir+uvm_syoscb/tb/test

# Available `ifdef / `ifndef controls:
# +define+SYOSIL_APPLY_TLM_GP_CMP_WORKAROUND
# +define+UVM_POST_VERSION_1_1

uvm_syoscb/src/pk_syoscb.sv
uvm_syoscb/tb/pk_scbtest.sv
uvm_syoscb/tb/test/cl_scbtest_test_tlmpar.svh
uvm_syoscb/tb/test/cl_scbtest_test_ooo_tlm_ap.svh
generated_tb/tb/include/verif_pkg.sv
generated_tb/tb/include/reference_inc_after_class.sv
uvm_syoscb/tb/scbtest_top.sv
dut/axi_master_wrapper.sv
dut/axi_mem.sv
dut/design.sv
dut/instruction_parser.sv
dut/lfsr5.sv
dut/masterif.sv
dut/memslave.sv
dut/sindrv.sv
dut/soc_top.sv
dut/testbench.sv
dut/umem.sv
generated_tb/dut/axi_master_wrapper.sv
generated_tb/dut/axi_mem.sv
generated_tb/dut/design.sv
generated_tb/dut/instruction_parser.sv
generated_tb/dut/lfsr5.sv
generated_tb/dut/masterif.sv
generated_tb/dut/memslave.sv
generated_tb/dut/sindrv.sv
generated_tb/dut/soc_top.sv
generated_tb/dut/testbench.sv
generated_tb/dut/umem.sv
generated_tb/tb/include/reference_inc_before_class.sv
generated_tb/tb/include/reference_inc_inside_class.sv
dut/axil_int.sv
dut/mdriver_int.sv
generated_tb/dut/axil_int.sv
generated_tb/dut/mdriver_int.sv
dut/defines.sv
generated_tb/dut/defines.sv
generated_tb/tb/include/pkg/verif_pkg.sv
generated_tb/tb/top_tb/sv/top_th.sv
generated_tb/tb/memw/sv/memw_pkg.sv
generated_tb/tb/memw/sv/memw_if.sv
generated_tb/tb/insgen/sv/insgen_pkg.sv
generated_tb/tb/top/sv/top_pkg.sv
generated_tb/tb/top_test/sv/top_test_pkg.sv
generated_tb/tb/top_tb/sv/top_tb.sv
generated_tb/tb/insgen/sv/insgen_if.sv
generated_tb/dut/cpu.sv
dut/cpu.sv

