$date
	Sun Apr 20 15:37:40 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module register_file_tb $end
$var wire 32 ! rs2_data [31:0] $end
$var wire 32 " rs1_data [31:0] $end
$var reg 1 # clk $end
$var reg 5 $ rd [4:0] $end
$var reg 32 % rdv [31:0] $end
$var reg 1 & reg_wen $end
$var reg 5 ' rs1 [4:0] $end
$var reg 5 ( rs2 [4:0] $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 5 ) rd [4:0] $end
$var wire 32 * rdv [31:0] $end
$var wire 1 & reg_wen $end
$var wire 5 + rs1 [4:0] $end
$var wire 5 , rs2 [4:0] $end
$var wire 32 - rs2_data [31:0] $end
$var wire 32 . rs1_data [31:0] $end
$scope begin $ivl_for_loop0 $end
$var integer 32 / i [31:0] $end
$upscope $end
$upscope $end
$scope task tick $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b100000 /
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
0&
b0 %
b0 $
0#
b0 "
b0 !
$end
#1000
1#
#6000
0#
#10000
1&
b11011110101011101110111111111010 %
b11011110101011101110111111111010 *
b101 $
b101 )
#11000
1#
#16000
0#
#20000
b11011110101011101110111111111010 "
b11011110101011101110111111111010 .
0&
b101 '
b101 +
#21000
1#
#26000
0#
#31000
1#
#36000
0#
#40000
1&
b10010001101000101011001111000 %
b10010001101000101011001111000 *
b0 $
b0 )
#41000
1#
#46000
0#
#50000
b0 "
b0 .
0&
b0 '
b0 +
#51000
1#
#56000
0#
#60000
b11001010111111101100101011111110 "
b11001010111111101100101011111110 .
1&
b11001010111111101100101011111110 %
b11001010111111101100101011111110 *
b1010 '
b1010 +
b1010 $
b1010 )
#61000
1#
#66000
0#
#70000
