--------------------------------------------------------------------------------
Release 13.3 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/13.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml DisplayTemperature.twx DisplayTemperature.ncd -o
DisplayTemperature.twr DisplayTemperature.pcf -ucf DisplayTemperature.ucf

Design file:              DisplayTemperature.ncd
Physical constraint file: DisplayTemperature.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2011-10-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clkFPGA
--------------+------------+------------+------------------+--------+
              |Max Setup to|Max Hold to |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
Temperature<0>|    2.914(R)|   -1.106(R)|clkFPGA_BUFGP     |   0.000|
Temperature<1>|    1.670(R)|   -0.111(R)|clkFPGA_BUFGP     |   0.000|
Temperature<2>|    1.403(R)|    0.103(R)|clkFPGA_BUFGP     |   0.000|
Temperature<3>|    1.360(R)|    0.138(R)|clkFPGA_BUFGP     |   0.000|
Temperature<4>|    0.931(R)|    0.481(R)|clkFPGA_BUFGP     |   0.000|
Temperature<5>|    1.388(R)|    0.115(R)|clkFPGA_BUFGP     |   0.000|
Temperature<6>|    0.334(R)|    0.957(R)|clkFPGA_BUFGP     |   0.000|
Temperature<7>|    0.633(R)|    0.718(R)|clkFPGA_BUFGP     |   0.000|
reset         |    7.376(R)|    0.170(R)|clkFPGA_BUFGP     |   0.000|
--------------+------------+------------+------------------+--------+

Clock clkFPGA to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
DisplayRep<1>|    7.724(R)|clkFPGA_BUFGP     |   0.000|
DisplayRep<2>|    8.110(R)|clkFPGA_BUFGP     |   0.000|
DisplayRep<3>|    8.076(R)|clkFPGA_BUFGP     |   0.000|
DisplayRep<4>|    8.049(R)|clkFPGA_BUFGP     |   0.000|
DisplayRep<5>|    8.376(R)|clkFPGA_BUFGP     |   0.000|
DisplayRep<6>|    7.946(R)|clkFPGA_BUFGP     |   0.000|
DisplayRep<7>|    8.383(R)|clkFPGA_BUFGP     |   0.000|
enableLed<0> |    7.442(R)|clkFPGA_BUFGP     |   0.000|
enableLed<1> |    8.219(R)|clkFPGA_BUFGP     |   0.000|
enableLed<2> |    8.274(R)|clkFPGA_BUFGP     |   0.000|
enableLed<3> |    7.704(R)|clkFPGA_BUFGP     |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock clkFPGA
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkFPGA        |    9.659|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Dec 12 13:23:09 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 349 MB



