Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Nov 29 14:22:10 2022
| Host         : DESKTOP-JEO1C3A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file controller_timing_summary_routed.rpt -pb controller_timing_summary_routed.pb -rpx controller_timing_summary_routed.rpx -warn_on_violation
| Design       : controller
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: DISP/CathMod/s_clk_500_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: WRITE_ADR_reg[0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: WRITE_ADR_reg[1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: WRITE_ADR_reg[2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: WRITE_ADR_reg[3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[10]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[11]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[12]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[13]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[14]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[15]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[16]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[17]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[18]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[19]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[20]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[21]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[22]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[23]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[24]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[25]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[26]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[27]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[28]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[29]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[30]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[31]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[6]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[7]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[8]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[9]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: puf/RST_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 94 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 8 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.133        0.000                      0                  386        0.263        0.000                      0                  386        4.500        0.000                       0                   319  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.133        0.000                      0                  386        0.263        0.000                      0                  386        4.500        0.000                       0                   319  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.133ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.133ns  (required time - arrival time)
  Source:                 puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_FILE/register_reg[15][15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.616ns  (logic 1.817ns (27.464%)  route 4.799ns (72.536%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.555     5.076    puf/PUF_FSM/STD_COUNTER/FSM_CLK
    SLICE_X41Y18         FDRE                                         r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[31]/Q
                         net (fo=2, routed)           0.820     6.353    puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg_0[31]
    SLICE_X41Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.477 r  puf/PUF_FSM/STD_COUNTER/FSM_RESPONSE[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.433     6.909    puf/PUF_FSM/STD_COUNTER/FSM_RESPONSE[7]_INST_0_i_4_n_0
    SLICE_X41Y19         LUT4 (Prop_lut4_I3_O)        0.124     7.033 f  puf/PUF_FSM/STD_COUNTER/FSM_RESPONSE[7]_INST_0_i_1/O
                         net (fo=13, routed)          1.159     8.193    puf/PUF_FSM/STD_COUNTER/FSM_RESPONSE[7]_INST_0_i_1_n_0
    SLICE_X42Y16         LUT5 (Prop_lut5_I1_O)        0.124     8.317 r  puf/PUF_FSM/STD_COUNTER/FSM_RESPONSE[1]_INST_0/O
                         net (fo=1, routed)           0.971     9.288    puf/VALID_U_ID[9]
    SLICE_X42Y19         LUT6 (Prop_lut6_I1_O)        0.124     9.412 r  puf/_carry_i_1/O
                         net (fo=1, routed)           0.000     9.412    REG_FILE/S[1]
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.788 r  REG_FILE/_carry/CO[3]
                         net (fo=1, routed)           0.000     9.788    REG_FILE/_carry_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.945 r  REG_FILE/_carry__0/CO[1]
                         net (fo=3, routed)           0.459    10.404    REG_FILE/_carry__0_n_2
    SLICE_X41Y20         LUT6 (Prop_lut6_I1_O)        0.332    10.736 r  REG_FILE/register[15][15]_i_1/O
                         net (fo=16, routed)          0.956    11.692    REG_FILE/register[15][15]_i_1_n_0
    SLICE_X38Y25         FDRE                                         r  REG_FILE/register_reg[15][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.428    14.769    REG_FILE/CLK
    SLICE_X38Y25         FDRE                                         r  REG_FILE/register_reg[15][15]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X38Y25         FDRE (Setup_fdre_C_CE)      -0.169    14.825    REG_FILE/register_reg[15][15]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                         -11.692    
  -------------------------------------------------------------------
                         slack                                  3.133    

Slack (MET) :             3.241ns  (required time - arrival time)
  Source:                 puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_FILE/register_reg[15][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.511ns  (logic 1.817ns (27.906%)  route 4.694ns (72.094%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.555     5.076    puf/PUF_FSM/STD_COUNTER/FSM_CLK
    SLICE_X41Y18         FDRE                                         r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[31]/Q
                         net (fo=2, routed)           0.820     6.353    puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg_0[31]
    SLICE_X41Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.477 r  puf/PUF_FSM/STD_COUNTER/FSM_RESPONSE[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.433     6.909    puf/PUF_FSM/STD_COUNTER/FSM_RESPONSE[7]_INST_0_i_4_n_0
    SLICE_X41Y19         LUT4 (Prop_lut4_I3_O)        0.124     7.033 f  puf/PUF_FSM/STD_COUNTER/FSM_RESPONSE[7]_INST_0_i_1/O
                         net (fo=13, routed)          1.159     8.193    puf/PUF_FSM/STD_COUNTER/FSM_RESPONSE[7]_INST_0_i_1_n_0
    SLICE_X42Y16         LUT5 (Prop_lut5_I1_O)        0.124     8.317 r  puf/PUF_FSM/STD_COUNTER/FSM_RESPONSE[1]_INST_0/O
                         net (fo=1, routed)           0.971     9.288    puf/VALID_U_ID[9]
    SLICE_X42Y19         LUT6 (Prop_lut6_I1_O)        0.124     9.412 r  puf/_carry_i_1/O
                         net (fo=1, routed)           0.000     9.412    REG_FILE/S[1]
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.788 r  REG_FILE/_carry/CO[3]
                         net (fo=1, routed)           0.000     9.788    REG_FILE/_carry_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.945 r  REG_FILE/_carry__0/CO[1]
                         net (fo=3, routed)           0.459    10.404    REG_FILE/_carry__0_n_2
    SLICE_X41Y20         LUT6 (Prop_lut6_I1_O)        0.332    10.736 r  REG_FILE/register[15][15]_i_1/O
                         net (fo=16, routed)          0.851    11.587    REG_FILE/register[15][15]_i_1_n_0
    SLICE_X38Y27         FDRE                                         r  REG_FILE/register_reg[15][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.431    14.772    REG_FILE/CLK
    SLICE_X38Y27         FDRE                                         r  REG_FILE/register_reg[15][1]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X38Y27         FDRE (Setup_fdre_C_CE)      -0.169    14.828    REG_FILE/register_reg[15][1]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                         -11.587    
  -------------------------------------------------------------------
                         slack                                  3.241    

Slack (MET) :             3.265ns  (required time - arrival time)
  Source:                 puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_FILE/register_reg[14][8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.456ns  (logic 1.817ns (28.146%)  route 4.639ns (71.854%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.555     5.076    puf/PUF_FSM/STD_COUNTER/FSM_CLK
    SLICE_X41Y18         FDRE                                         r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[31]/Q
                         net (fo=2, routed)           0.820     6.353    puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg_0[31]
    SLICE_X41Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.477 r  puf/PUF_FSM/STD_COUNTER/FSM_RESPONSE[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.433     6.909    puf/PUF_FSM/STD_COUNTER/FSM_RESPONSE[7]_INST_0_i_4_n_0
    SLICE_X41Y19         LUT4 (Prop_lut4_I3_O)        0.124     7.033 f  puf/PUF_FSM/STD_COUNTER/FSM_RESPONSE[7]_INST_0_i_1/O
                         net (fo=13, routed)          1.159     8.193    puf/PUF_FSM/STD_COUNTER/FSM_RESPONSE[7]_INST_0_i_1_n_0
    SLICE_X42Y16         LUT5 (Prop_lut5_I1_O)        0.124     8.317 r  puf/PUF_FSM/STD_COUNTER/FSM_RESPONSE[1]_INST_0/O
                         net (fo=1, routed)           0.971     9.288    puf/VALID_U_ID[9]
    SLICE_X42Y19         LUT6 (Prop_lut6_I1_O)        0.124     9.412 r  puf/_carry_i_1/O
                         net (fo=1, routed)           0.000     9.412    REG_FILE/S[1]
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.788 r  REG_FILE/_carry/CO[3]
                         net (fo=1, routed)           0.000     9.788    REG_FILE/_carry_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.945 r  REG_FILE/_carry__0/CO[1]
                         net (fo=3, routed)           0.454    10.399    REG_FILE/_carry__0_n_2
    SLICE_X41Y20         LUT6 (Prop_lut6_I1_O)        0.332    10.731 r  REG_FILE/register[14][15]_i_1/O
                         net (fo=16, routed)          0.801    11.532    REG_FILE/register[14][15]_i_1_n_0
    SLICE_X48Y23         FDRE                                         r  REG_FILE/register_reg[14][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.436    14.777    REG_FILE/CLK
    SLICE_X48Y23         FDRE                                         r  REG_FILE/register_reg[14][8]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X48Y23         FDRE (Setup_fdre_C_CE)      -0.205    14.797    REG_FILE/register_reg[14][8]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                         -11.532    
  -------------------------------------------------------------------
                         slack                                  3.265    

Slack (MET) :             3.271ns  (required time - arrival time)
  Source:                 puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_FILE/register_reg[14][9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 1.817ns (28.155%)  route 4.636ns (71.845%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.555     5.076    puf/PUF_FSM/STD_COUNTER/FSM_CLK
    SLICE_X41Y18         FDRE                                         r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[31]/Q
                         net (fo=2, routed)           0.820     6.353    puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg_0[31]
    SLICE_X41Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.477 r  puf/PUF_FSM/STD_COUNTER/FSM_RESPONSE[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.433     6.909    puf/PUF_FSM/STD_COUNTER/FSM_RESPONSE[7]_INST_0_i_4_n_0
    SLICE_X41Y19         LUT4 (Prop_lut4_I3_O)        0.124     7.033 f  puf/PUF_FSM/STD_COUNTER/FSM_RESPONSE[7]_INST_0_i_1/O
                         net (fo=13, routed)          1.159     8.193    puf/PUF_FSM/STD_COUNTER/FSM_RESPONSE[7]_INST_0_i_1_n_0
    SLICE_X42Y16         LUT5 (Prop_lut5_I1_O)        0.124     8.317 r  puf/PUF_FSM/STD_COUNTER/FSM_RESPONSE[1]_INST_0/O
                         net (fo=1, routed)           0.971     9.288    puf/VALID_U_ID[9]
    SLICE_X42Y19         LUT6 (Prop_lut6_I1_O)        0.124     9.412 r  puf/_carry_i_1/O
                         net (fo=1, routed)           0.000     9.412    REG_FILE/S[1]
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.788 r  REG_FILE/_carry/CO[3]
                         net (fo=1, routed)           0.000     9.788    REG_FILE/_carry_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.945 r  REG_FILE/_carry__0/CO[1]
                         net (fo=3, routed)           0.454    10.399    REG_FILE/_carry__0_n_2
    SLICE_X41Y20         LUT6 (Prop_lut6_I1_O)        0.332    10.731 r  REG_FILE/register[14][15]_i_1/O
                         net (fo=16, routed)          0.798    11.530    REG_FILE/register[14][15]_i_1_n_0
    SLICE_X48Y20         FDRE                                         r  REG_FILE/register_reg[14][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.440    14.781    REG_FILE/CLK
    SLICE_X48Y20         FDRE                                         r  REG_FILE/register_reg[14][9]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X48Y20         FDRE (Setup_fdre_C_CE)      -0.205    14.801    REG_FILE/register_reg[14][9]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -11.530    
  -------------------------------------------------------------------
                         slack                                  3.271    

Slack (MET) :             3.317ns  (required time - arrival time)
  Source:                 puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_FILE/register_reg[15][13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.401ns  (logic 1.817ns (28.387%)  route 4.584ns (71.613%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.555     5.076    puf/PUF_FSM/STD_COUNTER/FSM_CLK
    SLICE_X41Y18         FDRE                                         r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[31]/Q
                         net (fo=2, routed)           0.820     6.353    puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg_0[31]
    SLICE_X41Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.477 r  puf/PUF_FSM/STD_COUNTER/FSM_RESPONSE[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.433     6.909    puf/PUF_FSM/STD_COUNTER/FSM_RESPONSE[7]_INST_0_i_4_n_0
    SLICE_X41Y19         LUT4 (Prop_lut4_I3_O)        0.124     7.033 f  puf/PUF_FSM/STD_COUNTER/FSM_RESPONSE[7]_INST_0_i_1/O
                         net (fo=13, routed)          1.159     8.193    puf/PUF_FSM/STD_COUNTER/FSM_RESPONSE[7]_INST_0_i_1_n_0
    SLICE_X42Y16         LUT5 (Prop_lut5_I1_O)        0.124     8.317 r  puf/PUF_FSM/STD_COUNTER/FSM_RESPONSE[1]_INST_0/O
                         net (fo=1, routed)           0.971     9.288    puf/VALID_U_ID[9]
    SLICE_X42Y19         LUT6 (Prop_lut6_I1_O)        0.124     9.412 r  puf/_carry_i_1/O
                         net (fo=1, routed)           0.000     9.412    REG_FILE/S[1]
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.788 r  REG_FILE/_carry/CO[3]
                         net (fo=1, routed)           0.000     9.788    REG_FILE/_carry_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.945 r  REG_FILE/_carry__0/CO[1]
                         net (fo=3, routed)           0.459    10.404    REG_FILE/_carry__0_n_2
    SLICE_X41Y20         LUT6 (Prop_lut6_I1_O)        0.332    10.736 r  REG_FILE/register[15][15]_i_1/O
                         net (fo=16, routed)          0.741    11.477    REG_FILE/register[15][15]_i_1_n_0
    SLICE_X44Y26         FDRE                                         r  REG_FILE/register_reg[15][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.433    14.774    REG_FILE/CLK
    SLICE_X44Y26         FDRE                                         r  REG_FILE/register_reg[15][13]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X44Y26         FDRE (Setup_fdre_C_CE)      -0.205    14.794    REG_FILE/register_reg[15][13]
  -------------------------------------------------------------------
                         required time                         14.794    
                         arrival time                         -11.477    
  -------------------------------------------------------------------
                         slack                                  3.317    

Slack (MET) :             3.317ns  (required time - arrival time)
  Source:                 puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_FILE/register_reg[15][14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.401ns  (logic 1.817ns (28.387%)  route 4.584ns (71.613%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.555     5.076    puf/PUF_FSM/STD_COUNTER/FSM_CLK
    SLICE_X41Y18         FDRE                                         r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[31]/Q
                         net (fo=2, routed)           0.820     6.353    puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg_0[31]
    SLICE_X41Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.477 r  puf/PUF_FSM/STD_COUNTER/FSM_RESPONSE[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.433     6.909    puf/PUF_FSM/STD_COUNTER/FSM_RESPONSE[7]_INST_0_i_4_n_0
    SLICE_X41Y19         LUT4 (Prop_lut4_I3_O)        0.124     7.033 f  puf/PUF_FSM/STD_COUNTER/FSM_RESPONSE[7]_INST_0_i_1/O
                         net (fo=13, routed)          1.159     8.193    puf/PUF_FSM/STD_COUNTER/FSM_RESPONSE[7]_INST_0_i_1_n_0
    SLICE_X42Y16         LUT5 (Prop_lut5_I1_O)        0.124     8.317 r  puf/PUF_FSM/STD_COUNTER/FSM_RESPONSE[1]_INST_0/O
                         net (fo=1, routed)           0.971     9.288    puf/VALID_U_ID[9]
    SLICE_X42Y19         LUT6 (Prop_lut6_I1_O)        0.124     9.412 r  puf/_carry_i_1/O
                         net (fo=1, routed)           0.000     9.412    REG_FILE/S[1]
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.788 r  REG_FILE/_carry/CO[3]
                         net (fo=1, routed)           0.000     9.788    REG_FILE/_carry_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.945 r  REG_FILE/_carry__0/CO[1]
                         net (fo=3, routed)           0.459    10.404    REG_FILE/_carry__0_n_2
    SLICE_X41Y20         LUT6 (Prop_lut6_I1_O)        0.332    10.736 r  REG_FILE/register[15][15]_i_1/O
                         net (fo=16, routed)          0.741    11.477    REG_FILE/register[15][15]_i_1_n_0
    SLICE_X44Y26         FDRE                                         r  REG_FILE/register_reg[15][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.433    14.774    REG_FILE/CLK
    SLICE_X44Y26         FDRE                                         r  REG_FILE/register_reg[15][14]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X44Y26         FDRE (Setup_fdre_C_CE)      -0.205    14.794    REG_FILE/register_reg[15][14]
  -------------------------------------------------------------------
                         required time                         14.794    
                         arrival time                         -11.477    
  -------------------------------------------------------------------
                         slack                                  3.317    

Slack (MET) :             3.317ns  (required time - arrival time)
  Source:                 puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_FILE/register_reg[15][8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.401ns  (logic 1.817ns (28.387%)  route 4.584ns (71.613%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.555     5.076    puf/PUF_FSM/STD_COUNTER/FSM_CLK
    SLICE_X41Y18         FDRE                                         r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[31]/Q
                         net (fo=2, routed)           0.820     6.353    puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg_0[31]
    SLICE_X41Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.477 r  puf/PUF_FSM/STD_COUNTER/FSM_RESPONSE[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.433     6.909    puf/PUF_FSM/STD_COUNTER/FSM_RESPONSE[7]_INST_0_i_4_n_0
    SLICE_X41Y19         LUT4 (Prop_lut4_I3_O)        0.124     7.033 f  puf/PUF_FSM/STD_COUNTER/FSM_RESPONSE[7]_INST_0_i_1/O
                         net (fo=13, routed)          1.159     8.193    puf/PUF_FSM/STD_COUNTER/FSM_RESPONSE[7]_INST_0_i_1_n_0
    SLICE_X42Y16         LUT5 (Prop_lut5_I1_O)        0.124     8.317 r  puf/PUF_FSM/STD_COUNTER/FSM_RESPONSE[1]_INST_0/O
                         net (fo=1, routed)           0.971     9.288    puf/VALID_U_ID[9]
    SLICE_X42Y19         LUT6 (Prop_lut6_I1_O)        0.124     9.412 r  puf/_carry_i_1/O
                         net (fo=1, routed)           0.000     9.412    REG_FILE/S[1]
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.788 r  REG_FILE/_carry/CO[3]
                         net (fo=1, routed)           0.000     9.788    REG_FILE/_carry_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.945 r  REG_FILE/_carry__0/CO[1]
                         net (fo=3, routed)           0.459    10.404    REG_FILE/_carry__0_n_2
    SLICE_X41Y20         LUT6 (Prop_lut6_I1_O)        0.332    10.736 r  REG_FILE/register[15][15]_i_1/O
                         net (fo=16, routed)          0.741    11.477    REG_FILE/register[15][15]_i_1_n_0
    SLICE_X44Y26         FDRE                                         r  REG_FILE/register_reg[15][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.433    14.774    REG_FILE/CLK
    SLICE_X44Y26         FDRE                                         r  REG_FILE/register_reg[15][8]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X44Y26         FDRE (Setup_fdre_C_CE)      -0.205    14.794    REG_FILE/register_reg[15][8]
  -------------------------------------------------------------------
                         required time                         14.794    
                         arrival time                         -11.477    
  -------------------------------------------------------------------
                         slack                                  3.317    

Slack (MET) :             3.329ns  (required time - arrival time)
  Source:                 puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_FILE/register_reg[14][10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.423ns  (logic 1.817ns (28.288%)  route 4.606ns (71.712%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.555     5.076    puf/PUF_FSM/STD_COUNTER/FSM_CLK
    SLICE_X41Y18         FDRE                                         r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[31]/Q
                         net (fo=2, routed)           0.820     6.353    puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg_0[31]
    SLICE_X41Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.477 r  puf/PUF_FSM/STD_COUNTER/FSM_RESPONSE[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.433     6.909    puf/PUF_FSM/STD_COUNTER/FSM_RESPONSE[7]_INST_0_i_4_n_0
    SLICE_X41Y19         LUT4 (Prop_lut4_I3_O)        0.124     7.033 f  puf/PUF_FSM/STD_COUNTER/FSM_RESPONSE[7]_INST_0_i_1/O
                         net (fo=13, routed)          1.159     8.193    puf/PUF_FSM/STD_COUNTER/FSM_RESPONSE[7]_INST_0_i_1_n_0
    SLICE_X42Y16         LUT5 (Prop_lut5_I1_O)        0.124     8.317 r  puf/PUF_FSM/STD_COUNTER/FSM_RESPONSE[1]_INST_0/O
                         net (fo=1, routed)           0.971     9.288    puf/VALID_U_ID[9]
    SLICE_X42Y19         LUT6 (Prop_lut6_I1_O)        0.124     9.412 r  puf/_carry_i_1/O
                         net (fo=1, routed)           0.000     9.412    REG_FILE/S[1]
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.788 r  REG_FILE/_carry/CO[3]
                         net (fo=1, routed)           0.000     9.788    REG_FILE/_carry_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.945 r  REG_FILE/_carry__0/CO[1]
                         net (fo=3, routed)           0.454    10.399    REG_FILE/_carry__0_n_2
    SLICE_X41Y20         LUT6 (Prop_lut6_I1_O)        0.332    10.731 r  REG_FILE/register[14][15]_i_1/O
                         net (fo=16, routed)          0.768    11.499    REG_FILE/register[14][15]_i_1_n_0
    SLICE_X42Y26         FDRE                                         r  REG_FILE/register_reg[14][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.432    14.773    REG_FILE/CLK
    SLICE_X42Y26         FDRE                                         r  REG_FILE/register_reg[14][10]/C
                         clock pessimism              0.260    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X42Y26         FDRE (Setup_fdre_C_CE)      -0.169    14.829    REG_FILE/register_reg[14][10]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                         -11.499    
  -------------------------------------------------------------------
                         slack                                  3.329    

Slack (MET) :             3.329ns  (required time - arrival time)
  Source:                 puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_FILE/register_reg[14][12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.423ns  (logic 1.817ns (28.288%)  route 4.606ns (71.712%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.555     5.076    puf/PUF_FSM/STD_COUNTER/FSM_CLK
    SLICE_X41Y18         FDRE                                         r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[31]/Q
                         net (fo=2, routed)           0.820     6.353    puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg_0[31]
    SLICE_X41Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.477 r  puf/PUF_FSM/STD_COUNTER/FSM_RESPONSE[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.433     6.909    puf/PUF_FSM/STD_COUNTER/FSM_RESPONSE[7]_INST_0_i_4_n_0
    SLICE_X41Y19         LUT4 (Prop_lut4_I3_O)        0.124     7.033 f  puf/PUF_FSM/STD_COUNTER/FSM_RESPONSE[7]_INST_0_i_1/O
                         net (fo=13, routed)          1.159     8.193    puf/PUF_FSM/STD_COUNTER/FSM_RESPONSE[7]_INST_0_i_1_n_0
    SLICE_X42Y16         LUT5 (Prop_lut5_I1_O)        0.124     8.317 r  puf/PUF_FSM/STD_COUNTER/FSM_RESPONSE[1]_INST_0/O
                         net (fo=1, routed)           0.971     9.288    puf/VALID_U_ID[9]
    SLICE_X42Y19         LUT6 (Prop_lut6_I1_O)        0.124     9.412 r  puf/_carry_i_1/O
                         net (fo=1, routed)           0.000     9.412    REG_FILE/S[1]
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.788 r  REG_FILE/_carry/CO[3]
                         net (fo=1, routed)           0.000     9.788    REG_FILE/_carry_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.945 r  REG_FILE/_carry__0/CO[1]
                         net (fo=3, routed)           0.454    10.399    REG_FILE/_carry__0_n_2
    SLICE_X41Y20         LUT6 (Prop_lut6_I1_O)        0.332    10.731 r  REG_FILE/register[14][15]_i_1/O
                         net (fo=16, routed)          0.768    11.499    REG_FILE/register[14][15]_i_1_n_0
    SLICE_X42Y26         FDRE                                         r  REG_FILE/register_reg[14][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.432    14.773    REG_FILE/CLK
    SLICE_X42Y26         FDRE                                         r  REG_FILE/register_reg[14][12]/C
                         clock pessimism              0.260    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X42Y26         FDRE (Setup_fdre_C_CE)      -0.169    14.829    REG_FILE/register_reg[14][12]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                         -11.499    
  -------------------------------------------------------------------
                         slack                                  3.329    

Slack (MET) :             3.329ns  (required time - arrival time)
  Source:                 puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_FILE/register_reg[14][13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.423ns  (logic 1.817ns (28.288%)  route 4.606ns (71.712%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.555     5.076    puf/PUF_FSM/STD_COUNTER/FSM_CLK
    SLICE_X41Y18         FDRE                                         r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[31]/Q
                         net (fo=2, routed)           0.820     6.353    puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg_0[31]
    SLICE_X41Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.477 r  puf/PUF_FSM/STD_COUNTER/FSM_RESPONSE[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.433     6.909    puf/PUF_FSM/STD_COUNTER/FSM_RESPONSE[7]_INST_0_i_4_n_0
    SLICE_X41Y19         LUT4 (Prop_lut4_I3_O)        0.124     7.033 f  puf/PUF_FSM/STD_COUNTER/FSM_RESPONSE[7]_INST_0_i_1/O
                         net (fo=13, routed)          1.159     8.193    puf/PUF_FSM/STD_COUNTER/FSM_RESPONSE[7]_INST_0_i_1_n_0
    SLICE_X42Y16         LUT5 (Prop_lut5_I1_O)        0.124     8.317 r  puf/PUF_FSM/STD_COUNTER/FSM_RESPONSE[1]_INST_0/O
                         net (fo=1, routed)           0.971     9.288    puf/VALID_U_ID[9]
    SLICE_X42Y19         LUT6 (Prop_lut6_I1_O)        0.124     9.412 r  puf/_carry_i_1/O
                         net (fo=1, routed)           0.000     9.412    REG_FILE/S[1]
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.788 r  REG_FILE/_carry/CO[3]
                         net (fo=1, routed)           0.000     9.788    REG_FILE/_carry_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.945 r  REG_FILE/_carry__0/CO[1]
                         net (fo=3, routed)           0.454    10.399    REG_FILE/_carry__0_n_2
    SLICE_X41Y20         LUT6 (Prop_lut6_I1_O)        0.332    10.731 r  REG_FILE/register[14][15]_i_1/O
                         net (fo=16, routed)          0.768    11.499    REG_FILE/register[14][15]_i_1_n_0
    SLICE_X42Y26         FDRE                                         r  REG_FILE/register_reg[14][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.432    14.773    REG_FILE/CLK
    SLICE_X42Y26         FDRE                                         r  REG_FILE/register_reg[14][13]/C
                         clock pessimism              0.260    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X42Y26         FDRE (Setup_fdre_C_CE)      -0.169    14.829    REG_FILE/register_reg[14][13]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                         -11.499    
  -------------------------------------------------------------------
                         slack                                  3.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 WRITE_ADR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puf/PREV_CHAL_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.852%)  route 0.165ns (50.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.561     1.444    CLK_IBUF_BUFG
    SLICE_X38Y11         FDRE                                         r  WRITE_ADR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  WRITE_ADR_reg[3]/Q
                         net (fo=29, routed)          0.165     1.773    puf/Q[3]
    SLICE_X38Y12         FDRE                                         r  puf/PREV_CHAL_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.828     1.955    puf/CLK
    SLICE_X38Y12         FDRE                                         r  puf/PREV_CHAL_reg[3]/C
                         clock pessimism             -0.497     1.458    
    SLICE_X38Y12         FDRE (Hold_fdre_C_D)         0.052     1.510    puf/PREV_CHAL_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.559     1.442    puf/PUF_FSM/STD_COUNTER/FSM_CLK
    SLICE_X41Y14         FDRE                                         r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[15]/Q
                         net (fo=2, routed)           0.119     1.702    puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg_0[15]
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.810    puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[12]_i_1__0_n_4
    SLICE_X41Y14         FDRE                                         r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.828     1.955    puf/PUF_FSM/STD_COUNTER/FSM_CLK
    SLICE_X41Y14         FDRE                                         r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[15]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X41Y14         FDRE (Hold_fdre_C_D)         0.105     1.547    puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.559     1.442    puf/PUF_FSM/STD_COUNTER/FSM_CLK
    SLICE_X41Y15         FDRE                                         r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[19]/Q
                         net (fo=2, routed)           0.120     1.703    puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg_0[19]
    SLICE_X41Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.811    puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[16]_i_1__0_n_4
    SLICE_X41Y15         FDRE                                         r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.827     1.954    puf/PUF_FSM/STD_COUNTER/FSM_CLK
    SLICE_X41Y15         FDRE                                         r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[19]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X41Y15         FDRE (Hold_fdre_C_D)         0.105     1.547    puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.556     1.439    puf/PUF_FSM/STD_COUNTER/FSM_CLK
    SLICE_X41Y18         FDRE                                         r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[31]/Q
                         net (fo=2, routed)           0.120     1.700    puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg_0[31]
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.808    puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[28]_i_1_n_4
    SLICE_X41Y18         FDRE                                         r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.824     1.951    puf/PUF_FSM/STD_COUNTER/FSM_CLK
    SLICE_X41Y18         FDRE                                         r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[31]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X41Y18         FDRE (Hold_fdre_C_D)         0.105     1.544    puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.559     1.442    puf/PUF_FSM/STD_COUNTER/FSM_CLK
    SLICE_X41Y13         FDRE                                         r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[11]/Q
                         net (fo=2, routed)           0.120     1.703    puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg_0[11]
    SLICE_X41Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.811    puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[8]_i_1__0_n_4
    SLICE_X41Y13         FDRE                                         r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.828     1.955    puf/PUF_FSM/STD_COUNTER/FSM_CLK
    SLICE_X41Y13         FDRE                                         r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[11]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X41Y13         FDRE (Hold_fdre_C_D)         0.105     1.547    puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.561     1.444    puf/PUF_FSM/STD_COUNTER/FSM_CLK
    SLICE_X41Y11         FDRE                                         r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[3]/Q
                         net (fo=2, routed)           0.120     1.705    puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg_0[3]
    SLICE_X41Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[0]_i_1_n_4
    SLICE_X41Y11         FDRE                                         r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.831     1.958    puf/PUF_FSM/STD_COUNTER/FSM_CLK
    SLICE_X41Y11         FDRE                                         r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[3]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X41Y11         FDRE (Hold_fdre_C_D)         0.105     1.549    puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.560     1.443    puf/PUF_FSM/STD_COUNTER/FSM_CLK
    SLICE_X41Y12         FDRE                                         r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[7]/Q
                         net (fo=2, routed)           0.120     1.704    puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg_0[7]
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.812    puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[4]_i_1__0_n_4
    SLICE_X41Y12         FDRE                                         r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.829     1.956    puf/PUF_FSM/STD_COUNTER/FSM_CLK
    SLICE_X41Y12         FDRE                                         r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[7]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X41Y12         FDRE (Hold_fdre_C_D)         0.105     1.548    puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.558     1.441    puf/PUF_FSM/STD_COUNTER/FSM_CLK
    SLICE_X41Y16         FDRE                                         r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[23]/Q
                         net (fo=2, routed)           0.120     1.702    puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg_0[23]
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.810    puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[20]_i_1__0_n_4
    SLICE_X41Y16         FDRE                                         r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.826     1.953    puf/PUF_FSM/STD_COUNTER/FSM_CLK
    SLICE_X41Y16         FDRE                                         r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[23]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X41Y16         FDRE (Hold_fdre_C_D)         0.105     1.546    puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.557     1.440    puf/PUF_FSM/STD_COUNTER/FSM_CLK
    SLICE_X41Y17         FDRE                                         r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[27]/Q
                         net (fo=2, routed)           0.120     1.701    puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg_0[27]
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.809    puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[24]_i_1__0_n_4
    SLICE_X41Y17         FDRE                                         r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.825     1.952    puf/PUF_FSM/STD_COUNTER/FSM_CLK
    SLICE_X41Y17         FDRE                                         r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[27]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X41Y17         FDRE (Hold_fdre_C_D)         0.105     1.545    puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.559     1.442    puf/PUF_FSM/STD_COUNTER/FSM_CLK
    SLICE_X41Y14         FDRE                                         r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[12]/Q
                         net (fo=2, routed)           0.114     1.697    puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg_0[12]
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.812 r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.812    puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[12]_i_1__0_n_7
    SLICE_X41Y14         FDRE                                         r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.828     1.955    puf/PUF_FSM/STD_COUNTER/FSM_CLK
    SLICE_X41Y14         FDRE                                         r  puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[12]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X41Y14         FDRE (Hold_fdre_C_D)         0.105     1.547    puf/PUF_FSM/STD_COUNTER/COUNT_TOTAL_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y21   DISP/CathMod/clk_div_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y21   DISP/CathMod/clk_div_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y22   DISP/CathMod/clk_div_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y22   DISP/CathMod/clk_div_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y22   DISP/CathMod/clk_div_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y22   DISP/CathMod/clk_div_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y23   DISP/CathMod/clk_div_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y21   DISP/CathMod/clk_div_counter_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y19   DISP/CathMod/s_clk_500_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y23   DISP/CathMod/clk_div_counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y25   REG_FILE/register_reg[12][1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y25   REG_FILE/register_reg[12][1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y22   REG_FILE/register_reg[12][2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y22   REG_FILE/register_reg[12][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y25   REG_FILE/register_reg[12][4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y25   REG_FILE/register_reg[12][4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y22   REG_FILE/register_reg[12][5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y22   REG_FILE/register_reg[12][6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y22   REG_FILE/register_reg[12][7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y22   DISP/CathMod/clk_div_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y22   DISP/CathMod/clk_div_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y22   DISP/CathMod/clk_div_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y22   DISP/CathMod/clk_div_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y23   DISP/CathMod/clk_div_counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y22   REG_FILE/register_reg[12][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y22   REG_FILE/register_reg[12][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y22   REG_FILE/register_reg[12][5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y22   REG_FILE/register_reg[12][6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y22   REG_FILE/register_reg[12][7]/C



