vendor_name = ModelSim
source_file = 1, D:/Joule/Documents/Jhony/Universidade/UTFPR/2024.1/.cd/Quartus-Labs/Lab07/HEX_TO_7SEG_DECODER.bdf
source_file = 1, D:/Joule/Documents/Jhony/Universidade/UTFPR/2024.1/.cd/Quartus-Labs/Lab07/PISO_8_BITS.vhd
source_file = 1, D:/Joule/Documents/Jhony/Universidade/UTFPR/2024.1/.cd/Quartus-Labs/Lab07/SEQUENCE_DETECTOR.vhd
source_file = 1, D:/Joule/Documents/Jhony/Universidade/UTFPR/2024.1/.cd/Quartus-Labs/Lab07/COUNTER_1_HEXA.vhd
source_file = 1, D:/Joule/Documents/Jhony/Universidade/UTFPR/2024.1/.cd/Quartus-Labs/Lab07/ADDER_1_BIT.vhd
source_file = 1, D:/Joule/Documents/Jhony/Universidade/UTFPR/2024.1/.cd/Quartus-Labs/Lab07/ADDER_4_BITS.vhd
source_file = 1, D:/Joule/Documents/Jhony/Universidade/UTFPR/2024.1/.cd/Quartus-Labs/Lab07/ROM_256_8.qip
source_file = 1, D:/Joule/Documents/Jhony/Universidade/UTFPR/2024.1/.cd/Quartus-Labs/Lab07/ROM_256_8.vhd
source_file = 1, D:/Joule/Documents/Jhony/Universidade/UTFPR/2024.1/.cd/Quartus-Labs/Lab07/COUNTER_2_HEXA.vhd
source_file = 1, D:/Joule/Documents/Jhony/Universidade/UTFPR/2024.1/.cd/Quartus-Labs/Lab07/ADDER_8_BITS.vhd
source_file = 1, D:/Joule/Documents/Jhony/Universidade/UTFPR/2024.1/.cd/Quartus-Labs/Lab07/ROM_256_8_DECRESCENTE.qip
source_file = 1, D:/Joule/Documents/Jhony/Universidade/UTFPR/2024.1/.cd/Quartus-Labs/Lab07/ROM_256_8_DECRESCENTE.vhd
source_file = 1, D:/Joule/Documents/Jhony/Universidade/UTFPR/2024.1/.cd/Quartus-Labs/Lab07/BARRAMENTO_2TO1.vhd
source_file = 1, D:/Joule/Documents/Jhony/Universidade/UTFPR/2024.1/.cd/Quartus-Labs/Lab07/tmp.bdf
source_file = 1, D:/Joule/Documents/Jhony/Universidade/UTFPR/2024.1/.cd/Quartus-Labs/Lab07/Waveform.vwf
source_file = 1, D:/Joule/Documents/Jhony/Universidade/UTFPR/2024.1/.cd/Quartus-Labs/Lab07/LOAD_X_DESLOCAMENTO.vhd
source_file = 1, D:/Joule/Documents/Jhony/Universidade/UTFPR/2024.1/.cd/Quartus-Labs/Lab07/CLOCK_CTRL.vhd
source_file = 1, D:/Joule/Documents/Jhony/Universidade/UTFPR/2024.1/.cd/Quartus-Labs/Lab07/Timing_Reference_1Hz.vhd
source_file = 1, D:/Joule/Documents/Jhony/Universidade/UTFPR/2024.1/.cd/Quartus-Labs/Lab07/Timing_Reference_8Hz.vhd
source_file = 1, D:/Joule/Documents/Jhony/Universidade/UTFPR/2024.1/.cd/Quartus-Labs/Lab07/Timing_Reference_4Hz.vhd
source_file = 1, D:/Joule/Documents/Jhony/Universidade/UTFPR/2024.1/.cd/Quartus-Labs/Lab07/Timing_Reference_32Hz.vhd
source_file = 1, D:/Joule/Documents/Jhony/Universidade/UTFPR/2024.1/.cd/Quartus-Labs/Lab07/Timing_Reference_16Hz.vhd
source_file = 1, D:/Joule/Documents/Jhony/Universidade/UTFPR/2024.1/.cd/Quartus-Labs/Lab07/Timing_Reference_2Hz.vhd
source_file = 1, D:/Joule/Documents/Jhony/Universidade/UTFPR/2024.1/.cd/Quartus-Labs/Lab07/REGISTER_4_BITS.vhd
source_file = 1, D:/Joule/Documents/Jhony/Universidade/UTFPR/2024.1/.cd/Quartus-Labs/Lab07/Timing_Reference_64Hz.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, D:/Joule/Documents/Jhony/Universidade/UTFPR/2024.1/.cd/Quartus-Labs/Lab07/db/main.cbx.xml
design_name = hard_block
design_name = tmp
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, tmp, 1
instance = comp, \Cout~output\, Cout~output, tmp, 1
instance = comp, \S[7]~output\, S[7]~output, tmp, 1
instance = comp, \S[6]~output\, S[6]~output, tmp, 1
instance = comp, \S[5]~output\, S[5]~output, tmp, 1
instance = comp, \S[4]~output\, S[4]~output, tmp, 1
instance = comp, \S[3]~output\, S[3]~output, tmp, 1
instance = comp, \S[2]~output\, S[2]~output, tmp, 1
instance = comp, \S[1]~output\, S[1]~output, tmp, 1
instance = comp, \S[0]~output\, S[0]~output, tmp, 1
instance = comp, \A[6]~input\, A[6]~input, tmp, 1
instance = comp, \A[5]~input\, A[5]~input, tmp, 1
instance = comp, \B[0]~input\, B[0]~input, tmp, 1
instance = comp, \A[1]~input\, A[1]~input, tmp, 1
instance = comp, \Cin~input\, Cin~input, tmp, 1
instance = comp, \A[0]~input\, A[0]~input, tmp, 1
instance = comp, \inst|add1|add1|Cout~0\, inst|add1|add1|Cout~0, tmp, 1
instance = comp, \B[1]~input\, B[1]~input, tmp, 1
instance = comp, \inst|add1|add2|Cout~0\, inst|add1|add2|Cout~0, tmp, 1
instance = comp, \B[2]~input\, B[2]~input, tmp, 1
instance = comp, \A[2]~input\, A[2]~input, tmp, 1
instance = comp, \inst|add1|add3|Cout~0\, inst|add1|add3|Cout~0, tmp, 1
instance = comp, \A[3]~input\, A[3]~input, tmp, 1
instance = comp, \B[3]~input\, B[3]~input, tmp, 1
instance = comp, \inst|add1|add4|Cout~0\, inst|add1|add4|Cout~0, tmp, 1
instance = comp, \A[4]~input\, A[4]~input, tmp, 1
instance = comp, \inst|add2|add1|Cout~0\, inst|add2|add1|Cout~0, tmp, 1
instance = comp, \inst|add2|add2|Cout~0\, inst|add2|add2|Cout~0, tmp, 1
instance = comp, \inst|add2|add3|Cout~0\, inst|add2|add3|Cout~0, tmp, 1
instance = comp, \A[7]~input\, A[7]~input, tmp, 1
instance = comp, \inst|add2|add4|Cout~0\, inst|add2|add4|Cout~0, tmp, 1
instance = comp, \inst|add2|add4|S\, inst|add2|add4|S, tmp, 1
instance = comp, \inst|add2|add3|S\, inst|add2|add3|S, tmp, 1
instance = comp, \inst|add2|add2|S\, inst|add2|add2|S, tmp, 1
instance = comp, \inst|add2|add1|S\, inst|add2|add1|S, tmp, 1
instance = comp, \inst|add1|add4|S\, inst|add1|add4|S, tmp, 1
instance = comp, \inst|add1|add3|S\, inst|add1|add3|S, tmp, 1
instance = comp, \inst|add1|add2|S\, inst|add1|add2|S, tmp, 1
instance = comp, \inst|add1|add1|S~0\, inst|add1|add1|S~0, tmp, 1
instance = comp, \CLK~input\, CLK~input, tmp, 1
instance = comp, \B[7]~input\, B[7]~input, tmp, 1
instance = comp, \B[6]~input\, B[6]~input, tmp, 1
instance = comp, \B[5]~input\, B[5]~input, tmp, 1
instance = comp, \B[4]~input\, B[4]~input, tmp, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, tmp, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, tmp, 1
instance = comp, \~QUARTUS_CREATED_ADC2~\, ~QUARTUS_CREATED_ADC2~, tmp, 1
