["sbt.Task[scala.collection.Seq[java.nio.file.Path]]",["/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/WithFireSimIOCellModels.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/FireSimRocketConfig.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/FireSimLargeBoomConfig.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/WithFireSimFAME5.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/FireSimAnalogIOCell.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/WithBootROM$$anonfun$$lessinit$greater$1.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/WithoutClockGating$$anonfun$$lessinit$greater$2.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/WithDromajoBridge.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/WithNICBridge$$anonfun$$lessinit$greater$3.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/WithAXIOverSerialTLCombinedBridges.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/WithoutClockGating.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/WithFireSimMultiCycleRegfile$$anonfun$$lessinit$greater$11.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/Unsupported.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/WithTracerVBridge$$anonfun$$lessinit$greater$8.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/DDR3FCFS.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/FireSimMulticlockAXIOverSerialConfig.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/FireSimQuadRocketConfig.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/MainMemoryConsts.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/WithMinimalFireSimHighPerfConfigTweaks.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/WithScalaTestFeatures$$anonfun$$lessinit$greater$4$$anonfun$apply$4.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/WithFASEDBridge.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/WithFireSimHarnessClockBridgeInstantiator.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/WithBlockDeviceBridge$$anonfun$$lessinit$greater$5.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/FireSimGemminiRocketConfig.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/FireSimRocket1GiBDRAMConfig.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/WithDromajoBridge$$anonfun$$lessinit$greater$9.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/WithBlockDeviceBridge.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/FireSimRocket4GiBDRAMConfig.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/WithTraceGenBridge.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/FireSimRocketMMIOOnly4GiBDRAMConfig.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/WithUARTBridge.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/WithFireSimHighPerfClocking.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/FireSimLeanGemminiPrintfRocketConfig.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/WithMinimalFireSimDesignTweaks.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/WithoutClockGating$$anonfun$$lessinit$greater$2$$anonfun$apply$2.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/WithAXIOverSerialTLCombinedBridges$$anonfun$$lessinit$greater$6.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/FireSimIOCellParams.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/FireSim16LargeBoomConfig.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/WithMinimalAndBlockDeviceFireSimHighPerfConfigTweaks.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/FireSimDigitalInIOCell.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/FireSimLeanGemminiRocketMMIOOnlyConfig.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/FireSimDigitalGPIOCell.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/FireSimRocketMMIOOnlyConfig.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/WithFireSimMultiCycleRegfile.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/WithBootROM.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/WithScalaTestFeatures.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/WithNIC.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/MainMemoryConsts$.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/WithFASEDBridge$$anonfun$$lessinit$greater$7.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/WithNVDLALarge.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/FireSimLargeBoomAndRocketConfig.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/FireSimNoMemPortConfig.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/WithFireSimTestChipConfigTweaks.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/FireSimIOCellParams$.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/WithFireSimConfigTweaks.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/WithFireSimDesignTweaks.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/WithDefaultMMIOOnlyFireSimBridges.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/DDR3FRFCFSLLC4MB.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/WithDefaultFireSimBridges.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/FireSimSmallSystemConfig.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/WithTSIBridgeAndHarnessRAMOverSerialTL.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/WithFireSimIOCellModels$$anonfun$$lessinit$greater$1.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/WithFireSimIOCellModels$$anonfun$$lessinit$greater$1$$anonfun$apply$1.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/WithTracerVBridge.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/WithNICBridge.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/WithNVDLASmall.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/WithBootROM$$anonfun$$lessinit$greater$1$$anonfun$apply$1.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/FireSimClockBridgeInstantiator.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/WithFireSimHighPerfConfigTweaks.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/FireSimCVA6Config.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/FireSimDigitalOutIOCell.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/SupernodeFireSimRocketConfig.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/FireSimLeanGemminiRocketConfig.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/WithFireSimFAME5$$anonfun$$lessinit$greater$12.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/DDR3FRFCFS.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/WithMinimalAndFASEDFireSimHighPerfConfigTweaks.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/WithUARTBridge$$anonfun$$lessinit$greater$4.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/WithTSIBridgeAndHarnessRAMOverSerialTL$$anonfun$$lessinit$greater$2.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/WithScalaTestFeatures$$anonfun$$lessinit$greater$4.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/FireSimRocketMMIOOnly1GiBDRAMConfig.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/WithTraceGenBridge$$anonfun$$lessinit$greater$10.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/WithFireSimHarnessClockBridgeInstantiator$$anonfun$$lessinit$greater$3$$anonfun$apply$3.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/WithFireSimHarnessClockBridgeInstantiator$$anonfun$$lessinit$greater$3.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/classes/firesim/firesim/FireSim.class","/home/wxx/chipyard/generators/firechip/target/scala-2.13/zinc/inc_compile_2.13.zip"]]