# Single-CycleProcessor
Design of a single-cycle processor in iverilog
