Reading OpenROAD database at '/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-25/31-openroad-repairdesignpostgpl/ALU.odb'…
Reading library file at '/home/diddy/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/ifgrnqkf6pcsk2qzdn5bai2rvd4skbbc-python3-3.11.9-env/lib/python3.11/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4.0
[INFO] Setting input delay to: 4.0
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL          127116.6 u
legalized HPWL         130392.7 u
delta HPWL                    3 %

[INFO DPL-0020] Mirrored 2252 instances
[INFO DPL-0021] HPWL before          130392.7 u
[INFO DPL-0022] HPWL after           127116.6 u
[INFO DPL-0023] HPWL delta               -2.5 %
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               234     878.34
  Tap cell                               1428    1786.71
  Timing Repair Buffer                    549    3094.22
  Inverter                                415    1557.74
  Sequential cell                         314    8012.68
  Multi-Input combinational cell         4220   31592.80
  Total                                  7160   46922.50
Writing OpenROAD database to '/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-25/33-openroad-detailedplacement/ALU.odb'…
Writing netlist to '/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-25/33-openroad-detailedplacement/ALU.nl.v'…
Writing powered netlist to '/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-25/33-openroad-detailedplacement/ALU.pnl.v'…
Writing layout to '/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-25/33-openroad-detailedplacement/ALU.def'…
Writing timing constraints to '/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-25/33-openroad-detailedplacement/ALU.sdc'…
