<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>JP Testing: Peripheral</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">JP Testing
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__Peripheral.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">Peripheral</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gac7a1d4c43a8ef81fe4f18a6c49541657"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#gac7a1d4c43a8ef81fe4f18a6c49541657">PERIPHERAL_BASE_ADDR</a>&#160;&#160;&#160;(0x20000000)</td></tr>
<tr class="memdesc:gac7a1d4c43a8ef81fe4f18a6c49541657"><td class="mdescLeft">&#160;</td><td class="mdescRight">The start of physical peripheral memory.  <a href="group__Peripheral.html#gac7a1d4c43a8ef81fe4f18a6c49541657">More...</a><br /></td></tr>
<tr class="separator:gac7a1d4c43a8ef81fe4f18a6c49541657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49adb525268a836f74bd190622fa100c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#ga49adb525268a836f74bd190622fa100c">PERIPHERAL_MAX_ADDR</a>&#160;&#160;&#160;(0x20FFFFFF)</td></tr>
<tr class="memdesc:ga49adb525268a836f74bd190622fa100c"><td class="mdescLeft">&#160;</td><td class="mdescRight">The end of physical physical memory.  <a href="group__Peripheral.html#ga49adb525268a836f74bd190622fa100c">More...</a><br /></td></tr>
<tr class="separator:ga49adb525268a836f74bd190622fa100c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga639b2045d2c60d72ba8e023bcdcf32a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#ga639b2045d2c60d72ba8e023bcdcf32a1">AUX_IRQ_ADDR</a>&#160;&#160;&#160;(0x20215000)</td></tr>
<tr class="memdesc:ga639b2045d2c60d72ba8e023bcdcf32a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auxiliary Interrupt Status, 3 bits.  <a href="group__Peripheral.html#ga639b2045d2c60d72ba8e023bcdcf32a1">More...</a><br /></td></tr>
<tr class="separator:ga639b2045d2c60d72ba8e023bcdcf32a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0a21230d9d57f4131ce59a3c610593f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#gab0a21230d9d57f4131ce59a3c610593f">AUX_ENABLES_ADDR</a>&#160;&#160;&#160;(0x20215004)</td></tr>
<tr class="memdesc:gab0a21230d9d57f4131ce59a3c610593f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auxiliary Enables, 3 bits.  <a href="group__Peripheral.html#gab0a21230d9d57f4131ce59a3c610593f">More...</a><br /></td></tr>
<tr class="separator:gab0a21230d9d57f4131ce59a3c610593f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad430fbd4dcccfc37e6a75aac3ed1b407"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#gad430fbd4dcccfc37e6a75aac3ed1b407">AUX_MU_IO_REG_ADDR</a>&#160;&#160;&#160;(0x20215040)</td></tr>
<tr class="memdesc:gad430fbd4dcccfc37e6a75aac3ed1b407"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mini Uart I/O Data, 8 bits.  <a href="group__Peripheral.html#gad430fbd4dcccfc37e6a75aac3ed1b407">More...</a><br /></td></tr>
<tr class="separator:gad430fbd4dcccfc37e6a75aac3ed1b407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7f0b281001eba1983b44e5bd3de3624"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#gab7f0b281001eba1983b44e5bd3de3624">AUX_MU_IER_ADDR</a>&#160;&#160;&#160;(0x20215044)</td></tr>
<tr class="memdesc:gab7f0b281001eba1983b44e5bd3de3624"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mini Uart Interrupt Enable, 8 bits.  <a href="group__Peripheral.html#gab7f0b281001eba1983b44e5bd3de3624">More...</a><br /></td></tr>
<tr class="separator:gab7f0b281001eba1983b44e5bd3de3624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga671559e30e80a6d003fcb46ac99d7723"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#ga671559e30e80a6d003fcb46ac99d7723">AUX_MU_IIR_ADDR</a>&#160;&#160;&#160;(0x20215048)</td></tr>
<tr class="memdesc:ga671559e30e80a6d003fcb46ac99d7723"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mini Uart Interrupt Identify, 8 bits.  <a href="group__Peripheral.html#ga671559e30e80a6d003fcb46ac99d7723">More...</a><br /></td></tr>
<tr class="separator:ga671559e30e80a6d003fcb46ac99d7723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaed9b3cea1302e02eb4ac7cf34e4e166"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#gaaed9b3cea1302e02eb4ac7cf34e4e166">AUX_MU_LCR_ADDR</a>&#160;&#160;&#160;(0x2021504C)</td></tr>
<tr class="memdesc:gaaed9b3cea1302e02eb4ac7cf34e4e166"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mini Uart Line Control, 8 bits.  <a href="group__Peripheral.html#gaaed9b3cea1302e02eb4ac7cf34e4e166">More...</a><br /></td></tr>
<tr class="separator:gaaed9b3cea1302e02eb4ac7cf34e4e166"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76017c2dd6557c4d387828112f1335fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#ga76017c2dd6557c4d387828112f1335fe">AUX_MU_MCR_ADDR</a>&#160;&#160;&#160;(0x20215050)</td></tr>
<tr class="memdesc:ga76017c2dd6557c4d387828112f1335fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mini Uart Modem Control, 8 bits.  <a href="group__Peripheral.html#ga76017c2dd6557c4d387828112f1335fe">More...</a><br /></td></tr>
<tr class="separator:ga76017c2dd6557c4d387828112f1335fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga118983fa3b92ba87e7d341722fa0bc31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#ga118983fa3b92ba87e7d341722fa0bc31">AUX_MU_LSR_ADDR</a>&#160;&#160;&#160;(0x20215054)</td></tr>
<tr class="memdesc:ga118983fa3b92ba87e7d341722fa0bc31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mini Uart Line Status, 8 bits.  <a href="group__Peripheral.html#ga118983fa3b92ba87e7d341722fa0bc31">More...</a><br /></td></tr>
<tr class="separator:ga118983fa3b92ba87e7d341722fa0bc31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7e37af940a9ff96e6aba9d307b926be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#gad7e37af940a9ff96e6aba9d307b926be">AUX_MU_MSR_ADDR</a>&#160;&#160;&#160;(0x20215058)</td></tr>
<tr class="memdesc:gad7e37af940a9ff96e6aba9d307b926be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mini Uart Modem Status, 8 bits.  <a href="group__Peripheral.html#gad7e37af940a9ff96e6aba9d307b926be">More...</a><br /></td></tr>
<tr class="separator:gad7e37af940a9ff96e6aba9d307b926be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34eb1e827236c566957962b30be74496"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#ga34eb1e827236c566957962b30be74496">AUX_MU_SCRATCH_ADDR</a>&#160;&#160;&#160;(0x2021505C)</td></tr>
<tr class="memdesc:ga34eb1e827236c566957962b30be74496"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mini Uart Scratch, 8 bits.  <a href="group__Peripheral.html#ga34eb1e827236c566957962b30be74496">More...</a><br /></td></tr>
<tr class="separator:ga34eb1e827236c566957962b30be74496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c3d11375873d03e2bb8b93d3ae970fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#ga9c3d11375873d03e2bb8b93d3ae970fb">AUX_MU_CNTL_ADDR</a>&#160;&#160;&#160;(0x20215060)</td></tr>
<tr class="memdesc:ga9c3d11375873d03e2bb8b93d3ae970fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mini Uart Extra Control, 8 bits.  <a href="group__Peripheral.html#ga9c3d11375873d03e2bb8b93d3ae970fb">More...</a><br /></td></tr>
<tr class="separator:ga9c3d11375873d03e2bb8b93d3ae970fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ab600905dcef74e8756dcc8d54c6ef9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#ga3ab600905dcef74e8756dcc8d54c6ef9">AUX_MU_STAT_ADDR</a>&#160;&#160;&#160;(0x20215064)</td></tr>
<tr class="memdesc:ga3ab600905dcef74e8756dcc8d54c6ef9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mini Uart Extra Status, 32 bits.  <a href="group__Peripheral.html#ga3ab600905dcef74e8756dcc8d54c6ef9">More...</a><br /></td></tr>
<tr class="separator:ga3ab600905dcef74e8756dcc8d54c6ef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8430fd87ed60df61a2cf173f54c15549"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#ga8430fd87ed60df61a2cf173f54c15549">AUX_MU_BAUD_ADDR</a>&#160;&#160;&#160;(0x20215068)</td></tr>
<tr class="memdesc:ga8430fd87ed60df61a2cf173f54c15549"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mini Uart Baudrate, 16 bits.  <a href="group__Peripheral.html#ga8430fd87ed60df61a2cf173f54c15549">More...</a><br /></td></tr>
<tr class="separator:ga8430fd87ed60df61a2cf173f54c15549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac015fcc23c0188e07727022cb742da3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#gac015fcc23c0188e07727022cb742da3b">AUX_SPI0_CNTL0_ADDR</a>&#160;&#160;&#160;(0x20215080)</td></tr>
<tr class="memdesc:gac015fcc23c0188e07727022cb742da3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI 1 Control register 0, 32 bits.  <a href="group__Peripheral.html#gac015fcc23c0188e07727022cb742da3b">More...</a><br /></td></tr>
<tr class="separator:gac015fcc23c0188e07727022cb742da3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4cdf59ae699e8e598ac84dc6f98e65e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#gaa4cdf59ae699e8e598ac84dc6f98e65e">AUX_SPI0_CNTL1_ADDR</a>&#160;&#160;&#160;(0x20215084)</td></tr>
<tr class="memdesc:gaa4cdf59ae699e8e598ac84dc6f98e65e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI 1 Control register 1, 8 bits.  <a href="group__Peripheral.html#gaa4cdf59ae699e8e598ac84dc6f98e65e">More...</a><br /></td></tr>
<tr class="separator:gaa4cdf59ae699e8e598ac84dc6f98e65e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7630890159506d96bfeb196837c2efba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#ga7630890159506d96bfeb196837c2efba">AUX_SPI0_STAT_ADDR</a>&#160;&#160;&#160;(0x20215088)</td></tr>
<tr class="memdesc:ga7630890159506d96bfeb196837c2efba"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI1 Status, 32 bits.  <a href="group__Peripheral.html#ga7630890159506d96bfeb196837c2efba">More...</a><br /></td></tr>
<tr class="separator:ga7630890159506d96bfeb196837c2efba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ffd1ea2cfa82c89ef664ce216453987"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#ga9ffd1ea2cfa82c89ef664ce216453987">AUX_SPI0_IO_ADDR</a>&#160;&#160;&#160;(0x20215090)</td></tr>
<tr class="memdesc:ga9ffd1ea2cfa82c89ef664ce216453987"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI1 Data, 32 bits.  <a href="group__Peripheral.html#ga9ffd1ea2cfa82c89ef664ce216453987">More...</a><br /></td></tr>
<tr class="separator:ga9ffd1ea2cfa82c89ef664ce216453987"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaee919a849467dd94432c2852c391374"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#gaaee919a849467dd94432c2852c391374">AUX_SPI0_PEEK_ADDR</a>&#160;&#160;&#160;(0x20215094)</td></tr>
<tr class="memdesc:gaaee919a849467dd94432c2852c391374"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI1 Peek, 16 bits.  <a href="group__Peripheral.html#gaaee919a849467dd94432c2852c391374">More...</a><br /></td></tr>
<tr class="separator:gaaee919a849467dd94432c2852c391374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga653371033335ebe3d90109699e4e1c82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#ga653371033335ebe3d90109699e4e1c82">AUX_SPI1_CNTL0_ADDR</a>&#160;&#160;&#160;(0x202150C0)</td></tr>
<tr class="memdesc:ga653371033335ebe3d90109699e4e1c82"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI2 Control register 0, 32 bits.  <a href="group__Peripheral.html#ga653371033335ebe3d90109699e4e1c82">More...</a><br /></td></tr>
<tr class="separator:ga653371033335ebe3d90109699e4e1c82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a714d2ba5e76210a13d3078f87fdfd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#ga2a714d2ba5e76210a13d3078f87fdfd5">AUX_SPI1_CNTL1_ADDR</a>&#160;&#160;&#160;(0x202150C4)</td></tr>
<tr class="memdesc:ga2a714d2ba5e76210a13d3078f87fdfd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI2 Control register 1, 8 bits.  <a href="group__Peripheral.html#ga2a714d2ba5e76210a13d3078f87fdfd5">More...</a><br /></td></tr>
<tr class="separator:ga2a714d2ba5e76210a13d3078f87fdfd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35cdf7d5e580feb11441cebbf94d2c1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#ga35cdf7d5e580feb11441cebbf94d2c1f">AUX_SPI1_STAT_ADDR</a>&#160;&#160;&#160;(0x202150C8)</td></tr>
<tr class="memdesc:ga35cdf7d5e580feb11441cebbf94d2c1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI2 Status, 32 bits.  <a href="group__Peripheral.html#ga35cdf7d5e580feb11441cebbf94d2c1f">More...</a><br /></td></tr>
<tr class="separator:ga35cdf7d5e580feb11441cebbf94d2c1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cb3a1149e04695c91eba8c907254d62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#ga1cb3a1149e04695c91eba8c907254d62">AUX_SPI1_IO_ADDR</a>&#160;&#160;&#160;(0x202150D0)</td></tr>
<tr class="memdesc:ga1cb3a1149e04695c91eba8c907254d62"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI2 Data, 32 bits.  <a href="group__Peripheral.html#ga1cb3a1149e04695c91eba8c907254d62">More...</a><br /></td></tr>
<tr class="separator:ga1cb3a1149e04695c91eba8c907254d62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f35d0db4cc890579d44879d06967f6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#ga4f35d0db4cc890579d44879d06967f6c">AUX_SPI1_PEEK_ADDR</a>&#160;&#160;&#160;(0x202150D4)</td></tr>
<tr class="memdesc:ga4f35d0db4cc890579d44879d06967f6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI2 Peek, 16 bits.  <a href="group__Peripheral.html#ga4f35d0db4cc890579d44879d06967f6c">More...</a><br /></td></tr>
<tr class="separator:ga4f35d0db4cc890579d44879d06967f6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf30e12af40c4d5ba4174f3d0dd9ce3c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#gaf30e12af40c4d5ba4174f3d0dd9ce3c7">FSEL0_ADDR</a>&#160;&#160;&#160;(0x20200000)</td></tr>
<tr class="memdesc:gaf30e12af40c4d5ba4174f3d0dd9ce3c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Function Select 0, 32 bits, R/W.  <a href="group__Peripheral.html#gaf30e12af40c4d5ba4174f3d0dd9ce3c7">More...</a><br /></td></tr>
<tr class="separator:gaf30e12af40c4d5ba4174f3d0dd9ce3c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9583bcc564390bcf6bdf1519371428b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#ga9583bcc564390bcf6bdf1519371428b6">FSEL1_ADDR</a>&#160;&#160;&#160;(0x20200004)</td></tr>
<tr class="memdesc:ga9583bcc564390bcf6bdf1519371428b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Function Select 1, 32 bits, R/W.  <a href="group__Peripheral.html#ga9583bcc564390bcf6bdf1519371428b6">More...</a><br /></td></tr>
<tr class="separator:ga9583bcc564390bcf6bdf1519371428b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbe6f9597613f402119eff8218854665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#gabbe6f9597613f402119eff8218854665">FSEL2_ADDR</a>&#160;&#160;&#160;(0x20200008)</td></tr>
<tr class="memdesc:gabbe6f9597613f402119eff8218854665"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Function Select 2, 32 bits, R/W.  <a href="group__Peripheral.html#gabbe6f9597613f402119eff8218854665">More...</a><br /></td></tr>
<tr class="separator:gabbe6f9597613f402119eff8218854665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b3d40d2a9d5b7376c368708770c9ded"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#ga7b3d40d2a9d5b7376c368708770c9ded">FSEL3_ADDR</a>&#160;&#160;&#160;(0x2020000C)</td></tr>
<tr class="memdesc:ga7b3d40d2a9d5b7376c368708770c9ded"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Function Select 3, 32 bits, R/W.  <a href="group__Peripheral.html#ga7b3d40d2a9d5b7376c368708770c9ded">More...</a><br /></td></tr>
<tr class="separator:ga7b3d40d2a9d5b7376c368708770c9ded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74e156cfdb43ddefc294b81be063e555"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#ga74e156cfdb43ddefc294b81be063e555">FSEL4_ADDR</a>&#160;&#160;&#160;(0x20200010)</td></tr>
<tr class="memdesc:ga74e156cfdb43ddefc294b81be063e555"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Function Select 4, 32 bits, R/W.  <a href="group__Peripheral.html#ga74e156cfdb43ddefc294b81be063e555">More...</a><br /></td></tr>
<tr class="separator:ga74e156cfdb43ddefc294b81be063e555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4353ba04bb144788c880d4bbeac8dec2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#ga4353ba04bb144788c880d4bbeac8dec2">FSEL5_ADDR</a>&#160;&#160;&#160;(0x20200014)</td></tr>
<tr class="memdesc:ga4353ba04bb144788c880d4bbeac8dec2"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Function Select 5, 32 bits, R/W.  <a href="group__Peripheral.html#ga4353ba04bb144788c880d4bbeac8dec2">More...</a><br /></td></tr>
<tr class="separator:ga4353ba04bb144788c880d4bbeac8dec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa950488cb7cbe2554b748dbfe3e61876"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#gaa950488cb7cbe2554b748dbfe3e61876">SET0_ADDR</a>&#160;&#160;&#160;(0x2020001C)</td></tr>
<tr class="separator:gaa950488cb7cbe2554b748dbfe3e61876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a37befed779e9b9308480f8248f4fed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#ga6a37befed779e9b9308480f8248f4fed">SET1_ADDR</a>&#160;&#160;&#160;(0x20200020)</td></tr>
<tr class="separator:ga6a37befed779e9b9308480f8248f4fed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadba6abe96b9462cced79feb910bfa95a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#gadba6abe96b9462cced79feb910bfa95a">CLR0_ADDR</a>&#160;&#160;&#160;(0x20200028)</td></tr>
<tr class="separator:gadba6abe96b9462cced79feb910bfa95a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga005edf95ea4fba7fe3e977762d54a419"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#ga005edf95ea4fba7fe3e977762d54a419">CLR1_ADDR</a>&#160;&#160;&#160;(0x2020002C)</td></tr>
<tr class="separator:ga005edf95ea4fba7fe3e977762d54a419"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4194362086e512dcc8ea9a168eba6262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#ga4194362086e512dcc8ea9a168eba6262">LEV0_ADDR</a>&#160;&#160;&#160;(0x20200034)</td></tr>
<tr class="separator:ga4194362086e512dcc8ea9a168eba6262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a68c91f8de822ae4b2ccdce14e8c9e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#ga8a68c91f8de822ae4b2ccdce14e8c9e0">LEV1_ADDR</a>&#160;&#160;&#160;(0x20200038)</td></tr>
<tr class="separator:ga8a68c91f8de822ae4b2ccdce14e8c9e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3996edfaf7b1c6fcbd2aca884e4fdc14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#ga3996edfaf7b1c6fcbd2aca884e4fdc14">_SET1_P47_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; (47 - 32))</td></tr>
<tr class="separator:ga3996edfaf7b1c6fcbd2aca884e4fdc14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcf983a6f0ecb9b58ccc962441fc91b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#gabcf983a6f0ecb9b58ccc962441fc91b2">_SET1_LED_MASK</a>&#160;&#160;&#160;(<a class="el" href="group__Peripheral.html#ga3996edfaf7b1c6fcbd2aca884e4fdc14">_SET1_P47_MASK</a>)</td></tr>
<tr class="separator:gabcf983a6f0ecb9b58ccc962441fc91b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae503b04b906862c243aaac5ad683227b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#gae503b04b906862c243aaac5ad683227b">_CLR1_P47_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; (47 - 32))</td></tr>
<tr class="separator:gae503b04b906862c243aaac5ad683227b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d02b00b8714242fb7ffc8e174b19316"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#ga8d02b00b8714242fb7ffc8e174b19316">_CLR1_LED_MASK</a>&#160;&#160;&#160;(<a class="el" href="group__Peripheral.html#gae503b04b906862c243aaac5ad683227b">_CLR1_P47_MASK</a>)</td></tr>
<tr class="separator:ga8d02b00b8714242fb7ffc8e174b19316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeebbd2589412bdf2a7adc37273c8701"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#gafeebbd2589412bdf2a7adc37273c8701">SYSTIMER_FREQ</a>&#160;&#160;&#160;(1000000)</td></tr>
<tr class="separator:gafeebbd2589412bdf2a7adc37273c8701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70b5db2a1bac4db4cc0b1a7d32318931"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#ga70b5db2a1bac4db4cc0b1a7d32318931">SYSTIMER_CS_ADDR</a>&#160;&#160;&#160;(0x20003004)</td></tr>
<tr class="separator:ga70b5db2a1bac4db4cc0b1a7d32318931"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2062059c3d04229aa948a7bbbfbd18c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#gab2062059c3d04229aa948a7bbbfbd18c">SYSTIMER_CLO_ADDR</a>&#160;&#160;&#160;(0x20003004)</td></tr>
<tr class="separator:gab2062059c3d04229aa948a7bbbfbd18c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19c4451a4590b53adb2369ef8a92b026"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#ga19c4451a4590b53adb2369ef8a92b026">SYSTIMER_CHI_ADDR</a>&#160;&#160;&#160;(0x20003008)</td></tr>
<tr class="separator:ga19c4451a4590b53adb2369ef8a92b026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47fa566f203db74cf2cef46da4cc2cf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#ga47fa566f203db74cf2cef46da4cc2cf2">SYSTIMER_C0_ADDR</a>&#160;&#160;&#160;(0x2000300C)</td></tr>
<tr class="separator:ga47fa566f203db74cf2cef46da4cc2cf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd54e6d83dd922375b7400f59d1581f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#gacd54e6d83dd922375b7400f59d1581f6">SYSTIMER_C1_ADDR</a>&#160;&#160;&#160;(0x20003010)</td></tr>
<tr class="separator:gacd54e6d83dd922375b7400f59d1581f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d9e4fe8ecd86538791452ac1e7edd5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#ga8d9e4fe8ecd86538791452ac1e7edd5b">SYSTIMER_C2_ADDR</a>&#160;&#160;&#160;(0x20003014)</td></tr>
<tr class="separator:ga8d9e4fe8ecd86538791452ac1e7edd5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54fb323df9fbd28f70a37115688fb446"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#ga54fb323df9fbd28f70a37115688fb446">SYSTIMER_C3_ADDR</a>&#160;&#160;&#160;(0x20003018)</td></tr>
<tr class="separator:ga54fb323df9fbd28f70a37115688fb446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9771d55af9d871738ad146a91960714"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#gab9771d55af9d871738ad146a91960714">SYSTIMER_CS_M0_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gab9771d55af9d871738ad146a91960714"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab109bde4c677a0039671e9d75100188b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#gab109bde4c677a0039671e9d75100188b">SYSTIMER_CS_M1_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:gab109bde4c677a0039671e9d75100188b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d59b9d5a0ad373d301f97dbac765adf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#ga2d59b9d5a0ad373d301f97dbac765adf">SYSTIMER_CS_M2_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga2d59b9d5a0ad373d301f97dbac765adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa925270b7e407cdf21f76e3bc5aee07f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#gaa925270b7e407cdf21f76e3bc5aee07f">SYSTIMER_CS_M3_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:gaa925270b7e407cdf21f76e3bc5aee07f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga334b052c50be613285e01548f10ea332"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#ga334b052c50be613285e01548f10ea332">IRQ_BASIC_PENDING_ADDR</a>&#160;&#160;&#160;(0x2000B200)</td></tr>
<tr class="separator:ga334b052c50be613285e01548f10ea332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4fff6d032f44ce818e9bcbb4f82baea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#gaf4fff6d032f44ce818e9bcbb4f82baea">IRQ_PENDING_1_ADDR</a>&#160;&#160;&#160;(0x2000B204)</td></tr>
<tr class="separator:gaf4fff6d032f44ce818e9bcbb4f82baea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9633641d3c1c1f3c450c35cbe28f0df9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#ga9633641d3c1c1f3c450c35cbe28f0df9">IRQ_PENDING_2_ADDR</a>&#160;&#160;&#160;(0x2000B208)</td></tr>
<tr class="separator:ga9633641d3c1c1f3c450c35cbe28f0df9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f4ae1371340b17ceff2937ef1ab9ca9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#ga2f4ae1371340b17ceff2937ef1ab9ca9">IRQ_FIQ_CONTROL_ADDR</a>&#160;&#160;&#160;(0x2000B20C)</td></tr>
<tr class="separator:ga2f4ae1371340b17ceff2937ef1ab9ca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26b03ed5270fb1551038352804cadc9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#ga26b03ed5270fb1551038352804cadc9f">IRQ_ENABLE_IRQ_1_ADDR</a>&#160;&#160;&#160;(0x2000B210)</td></tr>
<tr class="separator:ga26b03ed5270fb1551038352804cadc9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc0e8d33bca70be8a8f9e2575fcd9c96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#gacc0e8d33bca70be8a8f9e2575fcd9c96">IRQ_ENABLE_IRQ_2_ADDR</a>&#160;&#160;&#160;(0x2000B214)</td></tr>
<tr class="separator:gacc0e8d33bca70be8a8f9e2575fcd9c96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf40e96e6950110bf3b14a8408bcfad6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#gaaf40e96e6950110bf3b14a8408bcfad6">IRQ_ENABLE_BASIC_ADDR</a>&#160;&#160;&#160;(0x2000B218)</td></tr>
<tr class="separator:gaaf40e96e6950110bf3b14a8408bcfad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa557a70338299ab1f8fcd0862bfebcbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#gaa557a70338299ab1f8fcd0862bfebcbd">IRQ_DISABLE_IRQ_1_ADDR</a>&#160;&#160;&#160;(0x2000B21C)</td></tr>
<tr class="separator:gaa557a70338299ab1f8fcd0862bfebcbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22bf9fabec2c703fcce135d5894b79a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#ga22bf9fabec2c703fcce135d5894b79a3">IRQ_DISABLE_IRQ_2_ADDR</a>&#160;&#160;&#160;(0x2000B220)</td></tr>
<tr class="separator:ga22bf9fabec2c703fcce135d5894b79a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga733b1f250b79a62906eca0763189fc79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#ga733b1f250b79a62906eca0763189fc79">IRQ_DISABLE_BASIC_ADDR</a>&#160;&#160;&#160;(0x2000B224)</td></tr>
<tr class="separator:ga733b1f250b79a62906eca0763189fc79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga536add31e36eeec9bbb6506f798d9761"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#ga536add31e36eeec9bbb6506f798d9761">IRQ_PENDING_1_C1_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga536add31e36eeec9bbb6506f798d9761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ad6222d2e26c8a0a0353842875077d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Peripheral.html#ga0ad6222d2e26c8a0a0353842875077d7">IRQ_PENDING_1_C3_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga0ad6222d2e26c8a0a0353842875077d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga8d02b00b8714242fb7ffc8e174b19316"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d02b00b8714242fb7ffc8e174b19316">&#9670;&nbsp;</a></span>_CLR1_LED_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLR1_LED_MASK&#160;&#160;&#160;(<a class="el" href="group__Peripheral.html#gae503b04b906862c243aaac5ad683227b">_CLR1_P47_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00234">234</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="gae503b04b906862c243aaac5ad683227b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae503b04b906862c243aaac5ad683227b">&#9670;&nbsp;</a></span>_CLR1_P47_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLR1_P47_MASK&#160;&#160;&#160;(1 &lt;&lt; (47 - 32))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00233">233</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="gabcf983a6f0ecb9b58ccc962441fc91b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabcf983a6f0ecb9b58ccc962441fc91b2">&#9670;&nbsp;</a></span>_SET1_LED_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SET1_LED_MASK&#160;&#160;&#160;(<a class="el" href="group__Peripheral.html#ga3996edfaf7b1c6fcbd2aca884e4fdc14">_SET1_P47_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00231">231</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="ga3996edfaf7b1c6fcbd2aca884e4fdc14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3996edfaf7b1c6fcbd2aca884e4fdc14">&#9670;&nbsp;</a></span>_SET1_P47_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SET1_P47_MASK&#160;&#160;&#160;(1 &lt;&lt; (47 - 32))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00230">230</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="gab0a21230d9d57f4131ce59a3c610593f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0a21230d9d57f4131ce59a3c610593f">&#9670;&nbsp;</a></span>AUX_ENABLES_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_ENABLES_ADDR&#160;&#160;&#160;(0x20215004)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auxiliary Enables, 3 bits. </p>
<dl class="section note"><dt>Note</dt><dd>(Peacock): This needs to be verified </dd></dl>

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00106">106</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="ga639b2045d2c60d72ba8e023bcdcf32a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga639b2045d2c60d72ba8e023bcdcf32a1">&#9670;&nbsp;</a></span>AUX_IRQ_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_IRQ_ADDR&#160;&#160;&#160;(0x20215000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auxiliary Interrupt Status, 3 bits. </p>
<dl class="section note"><dt>Note</dt><dd>(Peacock): This needs to be verified </dd></dl>

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00103">103</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="ga8430fd87ed60df61a2cf173f54c15549"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8430fd87ed60df61a2cf173f54c15549">&#9670;&nbsp;</a></span>AUX_MU_BAUD_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_MU_BAUD_ADDR&#160;&#160;&#160;(0x20215068)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mini Uart Baudrate, 16 bits. </p>
<dl class="section note"><dt>Note</dt><dd>(Peacock): This needs to be verified </dd></dl>

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00139">139</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="ga9c3d11375873d03e2bb8b93d3ae970fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c3d11375873d03e2bb8b93d3ae970fb">&#9670;&nbsp;</a></span>AUX_MU_CNTL_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_MU_CNTL_ADDR&#160;&#160;&#160;(0x20215060)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mini Uart Extra Control, 8 bits. </p>
<dl class="section note"><dt>Note</dt><dd>(Peacock): This needs to be verified </dd></dl>

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00133">133</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="gab7f0b281001eba1983b44e5bd3de3624"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7f0b281001eba1983b44e5bd3de3624">&#9670;&nbsp;</a></span>AUX_MU_IER_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_MU_IER_ADDR&#160;&#160;&#160;(0x20215044)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mini Uart Interrupt Enable, 8 bits. </p>
<dl class="section note"><dt>Note</dt><dd>(Peacock): This needs to be verified </dd></dl>

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00112">112</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="ga671559e30e80a6d003fcb46ac99d7723"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga671559e30e80a6d003fcb46ac99d7723">&#9670;&nbsp;</a></span>AUX_MU_IIR_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_MU_IIR_ADDR&#160;&#160;&#160;(0x20215048)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mini Uart Interrupt Identify, 8 bits. </p>
<dl class="section note"><dt>Note</dt><dd>(Peacock): This needs to be verified </dd></dl>

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00115">115</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="gad430fbd4dcccfc37e6a75aac3ed1b407"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad430fbd4dcccfc37e6a75aac3ed1b407">&#9670;&nbsp;</a></span>AUX_MU_IO_REG_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_MU_IO_REG_ADDR&#160;&#160;&#160;(0x20215040)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mini Uart I/O Data, 8 bits. </p>
<dl class="section note"><dt>Note</dt><dd>(Peacock): This needs to be verified </dd></dl>

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00109">109</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="gaaed9b3cea1302e02eb4ac7cf34e4e166"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaed9b3cea1302e02eb4ac7cf34e4e166">&#9670;&nbsp;</a></span>AUX_MU_LCR_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_MU_LCR_ADDR&#160;&#160;&#160;(0x2021504C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mini Uart Line Control, 8 bits. </p>
<dl class="section note"><dt>Note</dt><dd>(Peacock): This needs to be verified </dd></dl>

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00118">118</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="ga118983fa3b92ba87e7d341722fa0bc31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga118983fa3b92ba87e7d341722fa0bc31">&#9670;&nbsp;</a></span>AUX_MU_LSR_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_MU_LSR_ADDR&#160;&#160;&#160;(0x20215054)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mini Uart Line Status, 8 bits. </p>
<dl class="section note"><dt>Note</dt><dd>(Peacock): This needs to be verified </dd></dl>

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00124">124</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="ga76017c2dd6557c4d387828112f1335fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76017c2dd6557c4d387828112f1335fe">&#9670;&nbsp;</a></span>AUX_MU_MCR_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_MU_MCR_ADDR&#160;&#160;&#160;(0x20215050)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mini Uart Modem Control, 8 bits. </p>
<dl class="section note"><dt>Note</dt><dd>(Peacock): This needs to be verified </dd></dl>

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00121">121</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="gad7e37af940a9ff96e6aba9d307b926be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7e37af940a9ff96e6aba9d307b926be">&#9670;&nbsp;</a></span>AUX_MU_MSR_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_MU_MSR_ADDR&#160;&#160;&#160;(0x20215058)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mini Uart Modem Status, 8 bits. </p>
<dl class="section note"><dt>Note</dt><dd>(Peacock): This needs to be verified </dd></dl>

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00127">127</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="ga34eb1e827236c566957962b30be74496"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34eb1e827236c566957962b30be74496">&#9670;&nbsp;</a></span>AUX_MU_SCRATCH_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_MU_SCRATCH_ADDR&#160;&#160;&#160;(0x2021505C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mini Uart Scratch, 8 bits. </p>
<dl class="section note"><dt>Note</dt><dd>(Peacock): This needs to be verified </dd></dl>

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00130">130</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="ga3ab600905dcef74e8756dcc8d54c6ef9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ab600905dcef74e8756dcc8d54c6ef9">&#9670;&nbsp;</a></span>AUX_MU_STAT_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_MU_STAT_ADDR&#160;&#160;&#160;(0x20215064)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mini Uart Extra Status, 32 bits. </p>
<dl class="section note"><dt>Note</dt><dd>(Peacock): This needs to be verified </dd></dl>

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00136">136</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="gac015fcc23c0188e07727022cb742da3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac015fcc23c0188e07727022cb742da3b">&#9670;&nbsp;</a></span>AUX_SPI0_CNTL0_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_SPI0_CNTL0_ADDR&#160;&#160;&#160;(0x20215080)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI 1 Control register 0, 32 bits. </p>
<dl class="section note"><dt>Note</dt><dd>(Peacock): This needs to be verified </dd></dl>

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00142">142</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="gaa4cdf59ae699e8e598ac84dc6f98e65e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4cdf59ae699e8e598ac84dc6f98e65e">&#9670;&nbsp;</a></span>AUX_SPI0_CNTL1_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_SPI0_CNTL1_ADDR&#160;&#160;&#160;(0x20215084)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI 1 Control register 1, 8 bits. </p>
<dl class="section note"><dt>Note</dt><dd>(Peacock): This needs to be verified </dd></dl>

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00145">145</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="ga9ffd1ea2cfa82c89ef664ce216453987"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ffd1ea2cfa82c89ef664ce216453987">&#9670;&nbsp;</a></span>AUX_SPI0_IO_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_SPI0_IO_ADDR&#160;&#160;&#160;(0x20215090)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI1 Data, 32 bits. </p>
<dl class="section note"><dt>Note</dt><dd>(Peacock): This needs to be verified </dd></dl>

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00151">151</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="gaaee919a849467dd94432c2852c391374"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaee919a849467dd94432c2852c391374">&#9670;&nbsp;</a></span>AUX_SPI0_PEEK_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_SPI0_PEEK_ADDR&#160;&#160;&#160;(0x20215094)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI1 Peek, 16 bits. </p>
<dl class="section note"><dt>Note</dt><dd>(Peacock): This needs to be verified </dd></dl>

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00154">154</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="ga7630890159506d96bfeb196837c2efba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7630890159506d96bfeb196837c2efba">&#9670;&nbsp;</a></span>AUX_SPI0_STAT_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_SPI0_STAT_ADDR&#160;&#160;&#160;(0x20215088)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI1 Status, 32 bits. </p>
<dl class="section note"><dt>Note</dt><dd>(Peacock): This needs to be verified </dd></dl>

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00148">148</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="ga653371033335ebe3d90109699e4e1c82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga653371033335ebe3d90109699e4e1c82">&#9670;&nbsp;</a></span>AUX_SPI1_CNTL0_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_SPI1_CNTL0_ADDR&#160;&#160;&#160;(0x202150C0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI2 Control register 0, 32 bits. </p>
<dl class="section note"><dt>Note</dt><dd>(Peacock): This needs to be verified </dd></dl>

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00157">157</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="ga2a714d2ba5e76210a13d3078f87fdfd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a714d2ba5e76210a13d3078f87fdfd5">&#9670;&nbsp;</a></span>AUX_SPI1_CNTL1_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_SPI1_CNTL1_ADDR&#160;&#160;&#160;(0x202150C4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI2 Control register 1, 8 bits. </p>
<dl class="section note"><dt>Note</dt><dd>(Peacock): This needs to be verified </dd></dl>

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00160">160</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="ga1cb3a1149e04695c91eba8c907254d62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1cb3a1149e04695c91eba8c907254d62">&#9670;&nbsp;</a></span>AUX_SPI1_IO_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_SPI1_IO_ADDR&#160;&#160;&#160;(0x202150D0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI2 Data, 32 bits. </p>
<dl class="section note"><dt>Note</dt><dd>(Peacock): This needs to be verified </dd></dl>

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00166">166</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="ga4f35d0db4cc890579d44879d06967f6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f35d0db4cc890579d44879d06967f6c">&#9670;&nbsp;</a></span>AUX_SPI1_PEEK_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_SPI1_PEEK_ADDR&#160;&#160;&#160;(0x202150D4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI2 Peek, 16 bits. </p>
<dl class="section note"><dt>Note</dt><dd>(Peacock): This needs to be verified </dd></dl>

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00169">169</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="ga35cdf7d5e580feb11441cebbf94d2c1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35cdf7d5e580feb11441cebbf94d2c1f">&#9670;&nbsp;</a></span>AUX_SPI1_STAT_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_SPI1_STAT_ADDR&#160;&#160;&#160;(0x202150C8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI2 Status, 32 bits. </p>
<dl class="section note"><dt>Note</dt><dd>(Peacock): This needs to be verified </dd></dl>

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00163">163</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="gadba6abe96b9462cced79feb910bfa95a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadba6abe96b9462cced79feb910bfa95a">&#9670;&nbsp;</a></span>CLR0_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLR0_ADDR&#160;&#160;&#160;(0x20200028)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00216">216</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="ga005edf95ea4fba7fe3e977762d54a419"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga005edf95ea4fba7fe3e977762d54a419">&#9670;&nbsp;</a></span>CLR1_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLR1_ADDR&#160;&#160;&#160;(0x2020002C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00217">217</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="gaf30e12af40c4d5ba4174f3d0dd9ce3c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf30e12af40c4d5ba4174f3d0dd9ce3c7">&#9670;&nbsp;</a></span>FSEL0_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSEL0_ADDR&#160;&#160;&#160;(0x20200000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO Function Select 0, 32 bits, R/W. </p>
<h1><a class="anchor" id="GPIO"></a>
Registers</h1>
<p>The function select registers are used to define the operation of the general-purpose I/O pins. Each of the 54 GPIO pins has at least two alternative functions as defined in section 16.2. The FSEL{n} field determines the functionality of the nth GPIO pin. All unused alternative function lines are tied to ground and will output a “0” if selected. All pins reset to normal GPIO input operation. </p>

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00186">186</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="ga9583bcc564390bcf6bdf1519371428b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9583bcc564390bcf6bdf1519371428b6">&#9670;&nbsp;</a></span>FSEL1_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSEL1_ADDR&#160;&#160;&#160;(0x20200004)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO Function Select 1, 32 bits, R/W. </p>

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00189">189</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="gabbe6f9597613f402119eff8218854665"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbe6f9597613f402119eff8218854665">&#9670;&nbsp;</a></span>FSEL2_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSEL2_ADDR&#160;&#160;&#160;(0x20200008)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO Function Select 2, 32 bits, R/W. </p>

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00192">192</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="ga7b3d40d2a9d5b7376c368708770c9ded"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b3d40d2a9d5b7376c368708770c9ded">&#9670;&nbsp;</a></span>FSEL3_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSEL3_ADDR&#160;&#160;&#160;(0x2020000C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO Function Select 3, 32 bits, R/W. </p>

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00195">195</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="ga74e156cfdb43ddefc294b81be063e555"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74e156cfdb43ddefc294b81be063e555">&#9670;&nbsp;</a></span>FSEL4_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSEL4_ADDR&#160;&#160;&#160;(0x20200010)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO Function Select 4, 32 bits, R/W. </p>

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00198">198</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="ga4353ba04bb144788c880d4bbeac8dec2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4353ba04bb144788c880d4bbeac8dec2">&#9670;&nbsp;</a></span>FSEL5_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSEL5_ADDR&#160;&#160;&#160;(0x20200014)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO Function Select 5, 32 bits, R/W. </p>

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00201">201</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="ga334b052c50be613285e01548f10ea332"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga334b052c50be613285e01548f10ea332">&#9670;&nbsp;</a></span>IRQ_BASIC_PENDING_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_BASIC_PENDING_ADDR&#160;&#160;&#160;(0x2000B200)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00275">275</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="ga733b1f250b79a62906eca0763189fc79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga733b1f250b79a62906eca0763189fc79">&#9670;&nbsp;</a></span>IRQ_DISABLE_BASIC_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_DISABLE_BASIC_ADDR&#160;&#160;&#160;(0x2000B224)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00284">284</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="gaa557a70338299ab1f8fcd0862bfebcbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa557a70338299ab1f8fcd0862bfebcbd">&#9670;&nbsp;</a></span>IRQ_DISABLE_IRQ_1_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_DISABLE_IRQ_1_ADDR&#160;&#160;&#160;(0x2000B21C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00282">282</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="ga22bf9fabec2c703fcce135d5894b79a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22bf9fabec2c703fcce135d5894b79a3">&#9670;&nbsp;</a></span>IRQ_DISABLE_IRQ_2_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_DISABLE_IRQ_2_ADDR&#160;&#160;&#160;(0x2000B220)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00283">283</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="gaaf40e96e6950110bf3b14a8408bcfad6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf40e96e6950110bf3b14a8408bcfad6">&#9670;&nbsp;</a></span>IRQ_ENABLE_BASIC_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_ENABLE_BASIC_ADDR&#160;&#160;&#160;(0x2000B218)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00281">281</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="ga26b03ed5270fb1551038352804cadc9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26b03ed5270fb1551038352804cadc9f">&#9670;&nbsp;</a></span>IRQ_ENABLE_IRQ_1_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_ENABLE_IRQ_1_ADDR&#160;&#160;&#160;(0x2000B210)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00279">279</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="gacc0e8d33bca70be8a8f9e2575fcd9c96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc0e8d33bca70be8a8f9e2575fcd9c96">&#9670;&nbsp;</a></span>IRQ_ENABLE_IRQ_2_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_ENABLE_IRQ_2_ADDR&#160;&#160;&#160;(0x2000B214)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00280">280</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="ga2f4ae1371340b17ceff2937ef1ab9ca9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f4ae1371340b17ceff2937ef1ab9ca9">&#9670;&nbsp;</a></span>IRQ_FIQ_CONTROL_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_FIQ_CONTROL_ADDR&#160;&#160;&#160;(0x2000B20C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00278">278</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="gaf4fff6d032f44ce818e9bcbb4f82baea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4fff6d032f44ce818e9bcbb4f82baea">&#9670;&nbsp;</a></span>IRQ_PENDING_1_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_PENDING_1_ADDR&#160;&#160;&#160;(0x2000B204)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00276">276</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="ga536add31e36eeec9bbb6506f798d9761"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga536add31e36eeec9bbb6506f798d9761">&#9670;&nbsp;</a></span>IRQ_PENDING_1_C1_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_PENDING_1_C1_MASK&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00292">292</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="ga0ad6222d2e26c8a0a0353842875077d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ad6222d2e26c8a0a0353842875077d7">&#9670;&nbsp;</a></span>IRQ_PENDING_1_C3_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_PENDING_1_C3_MASK&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00293">293</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="ga9633641d3c1c1f3c450c35cbe28f0df9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9633641d3c1c1f3c450c35cbe28f0df9">&#9670;&nbsp;</a></span>IRQ_PENDING_2_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_PENDING_2_ADDR&#160;&#160;&#160;(0x2000B208)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00277">277</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="ga4194362086e512dcc8ea9a168eba6262"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4194362086e512dcc8ea9a168eba6262">&#9670;&nbsp;</a></span>LEV0_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LEV0_ADDR&#160;&#160;&#160;(0x20200034)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00221">221</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="ga8a68c91f8de822ae4b2ccdce14e8c9e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a68c91f8de822ae4b2ccdce14e8c9e0">&#9670;&nbsp;</a></span>LEV1_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LEV1_ADDR&#160;&#160;&#160;(0x20200038)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00222">222</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="gac7a1d4c43a8ef81fe4f18a6c49541657"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7a1d4c43a8ef81fe4f18a6c49541657">&#9670;&nbsp;</a></span>PERIPHERAL_BASE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPHERAL_BASE_ADDR&#160;&#160;&#160;(0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The start of physical peripheral memory. </p>

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00093">93</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="ga49adb525268a836f74bd190622fa100c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49adb525268a836f74bd190622fa100c">&#9670;&nbsp;</a></span>PERIPHERAL_MAX_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPHERAL_MAX_ADDR&#160;&#160;&#160;(0x20FFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The end of physical physical memory. </p>
<dl class="section note"><dt>Note</dt><dd>(Peacock): This needs to be verified </dd></dl>

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00096">96</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="gaa950488cb7cbe2554b748dbfe3e61876"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa950488cb7cbe2554b748dbfe3e61876">&#9670;&nbsp;</a></span>SET0_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET0_ADDR&#160;&#160;&#160;(0x2020001C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00211">211</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="ga6a37befed779e9b9308480f8248f4fed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a37befed779e9b9308480f8248f4fed">&#9670;&nbsp;</a></span>SET1_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET1_ADDR&#160;&#160;&#160;(0x20200020)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00212">212</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="ga47fa566f203db74cf2cef46da4cc2cf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47fa566f203db74cf2cef46da4cc2cf2">&#9670;&nbsp;</a></span>SYSTIMER_C0_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSTIMER_C0_ADDR&#160;&#160;&#160;(0x2000300C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00250">250</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="gacd54e6d83dd922375b7400f59d1581f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd54e6d83dd922375b7400f59d1581f6">&#9670;&nbsp;</a></span>SYSTIMER_C1_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSTIMER_C1_ADDR&#160;&#160;&#160;(0x20003010)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00251">251</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="ga8d9e4fe8ecd86538791452ac1e7edd5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d9e4fe8ecd86538791452ac1e7edd5b">&#9670;&nbsp;</a></span>SYSTIMER_C2_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSTIMER_C2_ADDR&#160;&#160;&#160;(0x20003014)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00253">253</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="ga54fb323df9fbd28f70a37115688fb446"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54fb323df9fbd28f70a37115688fb446">&#9670;&nbsp;</a></span>SYSTIMER_C3_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSTIMER_C3_ADDR&#160;&#160;&#160;(0x20003018)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00254">254</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="ga19c4451a4590b53adb2369ef8a92b026"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19c4451a4590b53adb2369ef8a92b026">&#9670;&nbsp;</a></span>SYSTIMER_CHI_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSTIMER_CHI_ADDR&#160;&#160;&#160;(0x20003008)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00248">248</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="gab2062059c3d04229aa948a7bbbfbd18c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2062059c3d04229aa948a7bbbfbd18c">&#9670;&nbsp;</a></span>SYSTIMER_CLO_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSTIMER_CLO_ADDR&#160;&#160;&#160;(0x20003004)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00247">247</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="ga70b5db2a1bac4db4cc0b1a7d32318931"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70b5db2a1bac4db4cc0b1a7d32318931">&#9670;&nbsp;</a></span>SYSTIMER_CS_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSTIMER_CS_ADDR&#160;&#160;&#160;(0x20003004)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00246">246</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="gab9771d55af9d871738ad146a91960714"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9771d55af9d871738ad146a91960714">&#9670;&nbsp;</a></span>SYSTIMER_CS_M0_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSTIMER_CS_M0_MASK&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00257">257</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="gab109bde4c677a0039671e9d75100188b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab109bde4c677a0039671e9d75100188b">&#9670;&nbsp;</a></span>SYSTIMER_CS_M1_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSTIMER_CS_M1_MASK&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00258">258</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="ga2d59b9d5a0ad373d301f97dbac765adf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d59b9d5a0ad373d301f97dbac765adf">&#9670;&nbsp;</a></span>SYSTIMER_CS_M2_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSTIMER_CS_M2_MASK&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00260">260</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="gaa925270b7e407cdf21f76e3bc5aee07f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa925270b7e407cdf21f76e3bc5aee07f">&#9670;&nbsp;</a></span>SYSTIMER_CS_M3_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSTIMER_CS_M3_MASK&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00261">261</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
<a id="gafeebbd2589412bdf2a7adc37273c8701"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafeebbd2589412bdf2a7adc37273c8701">&#9670;&nbsp;</a></span>SYSTIMER_FREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSTIMER_FREQ&#160;&#160;&#160;(1000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Arm_8h_source.html#l00244">244</a> of file <a class="el" href="Arm_8h_source.html">Arm.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.16 </li>
  </ul>
</div>
</body>
</html>
