LIBRARY IEEE;
USE IEEE.std_logic_1164.all;
USE IEEE.std_logic_arith.all;
USE IEEE.std_logic_unsigned.all;

--七段数码管显示
entity disp_tube is
	port(
		i_time_val:in std_logic_vector(3 downto 0);
		o_tube_disp_val:in std_logic_vector(6 downto 0)
	);
end entity disp_tube;

architecture behavior of disp_tube is
	signal r_tube_disp_val:std_logic_vector(6 downto 0);;
	begin
	process(i_time_val)
		begin
			case i_time_val is
				when "0000"=>r_tube_disp_val<="1000000";
				when "0001"=>r_tube_disp_val<="1111001";
				when "0010"=>r_tube_disp_val<="0100100";
				when "0011"=>r_tube_disp_val<="0110000";
				when "0100"=>r_tube_disp_val<="0011001";
				when "0101"=>r_tube_disp_val<="0010010";
				when "0110"=>r_tube_disp_val<="0000010";
				when "0111"=>r_tube_disp_val<="1111000";
				when "1000"=>r_tube_disp_val<="0000000";
				when "1001"=>r_tube_disp_val<="0010000";
				when others=>r_tube_disp_val<="1111111";
			end case;
	end process;
	o_tube_disp_val<=r_tube_disp_val;
end architecture behavior;