	component system2_2 is
		port (
			a_7_segment_0_conduit_ledbutton_export : out std_logic_vector(3 downto 0);                    -- export
			a_7_segment_0_conduit_nbutton_export   : in  std_logic_vector(3 downto 0) := (others => 'X'); -- export
			a_7_segment_0_conduit_nseldig_export   : out std_logic_vector(5 downto 0);                    -- export
			a_7_segment_0_conduit_reset_led_export : out std_logic;                                       -- export
			a_7_segment_0_conduit_selseg_export    : out std_logic_vector(7 downto 0);                    -- export
			clk_clk                                : in  std_logic                    := 'X';             -- clk
			reset_reset_n                          : in  std_logic                    := 'X'              -- reset_n
		);
	end component system2_2;

