// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "05/30/2020 22:34:57"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module DE1_SoC (
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	KEY,
	LEDR,
	SW,
	CLOCK_50,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_BLANK_N,
	VGA_CLK,
	VGA_HS,
	VGA_SYNC_N,
	VGA_VS);
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
input 	[3:0] KEY;
output 	[9:0] LEDR;
input 	[9:0] SW;
input 	CLOCK_50;
output 	[7:0] VGA_R;
output 	[7:0] VGA_G;
output 	[7:0] VGA_B;
output 	VGA_BLANK_N;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_SYNC_N;
output 	VGA_VS;

// Design Ports Information
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \SW[0]~input_o ;
wire \CLOCK_50~input_o ;
wire \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ;
wire \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \v1|video|Add1~5_sumout ;
wire \v1|video|Add1~38 ;
wire \v1|video|Add1~1_sumout ;
wire \v1|video|Add1~2 ;
wire \v1|video|Add1~21_sumout ;
wire \v1|video|Equal2~0_combout ;
wire \v1|video|Equal0~1_combout ;
wire \v1|video|Add1~6 ;
wire \v1|video|Add1~9_sumout ;
wire \v1|video|Add1~10 ;
wire \v1|video|Add1~13_sumout ;
wire \v1|video|Add1~14 ;
wire \v1|video|Add1~17_sumout ;
wire \v1|video|Add1~18 ;
wire \v1|video|Add1~33_sumout ;
wire \v1|video|Add1~34 ;
wire \v1|video|Add1~29_sumout ;
wire \v1|video|Add1~30 ;
wire \v1|video|Add1~25_sumout ;
wire \v1|video|Add1~26 ;
wire \v1|video|Add1~37_sumout ;
wire \v1|video|pixel_counter[7]~DUPLICATE_q ;
wire \v1|video|pixel_counter[9]~DUPLICATE_q ;
wire \v1|video|pixel_counter[6]~DUPLICATE_q ;
wire \v1|video|Equal0~0_combout ;
wire \v1|video|Equal2~1_combout ;
wire \v1|video|hblanking_pulse~0_combout ;
wire \v1|video|hblanking_pulse~q ;
wire \v1|video|Add0~29_sumout ;
wire \v1|video|Add0~30 ;
wire \v1|video|Add0~1_sumout ;
wire \v1|video|Add0~2 ;
wire \v1|video|Add0~13_sumout ;
wire \v1|video|Add0~14 ;
wire \v1|video|Add0~33_sumout ;
wire \v1|video|Add0~34 ;
wire \v1|video|Add0~5_sumout ;
wire \v1|video|Add0~6 ;
wire \v1|video|Add0~9_sumout ;
wire \v1|video|Add0~10 ;
wire \v1|video|Add0~37_sumout ;
wire \v1|video|Add0~38 ;
wire \v1|video|Add0~25_sumout ;
wire \v1|video|Add0~26 ;
wire \v1|video|Add0~21_sumout ;
wire \v1|video|Add0~22 ;
wire \v1|video|Add0~17_sumout ;
wire \v1|video|Equal3~0_combout ;
wire \v1|video|Equal3~1_combout ;
wire \v1|video|Equal3~2_combout ;
wire \v1|video|Equal2~2_combout ;
wire \v1|video|Equal1~0_combout ;
wire \v1|video|Equal1~1_combout ;
wire \v1|video|vblanking_pulse~0_combout ;
wire \v1|video|vblanking_pulse~q ;
wire \v1|video|blanking_pulse~0_combout ;
wire \v1|video|blanking_pulse~q ;
wire \v1|Add3~33_sumout ;
wire \v1|video|always2~0_combout ;
wire \v1|video|end_of_active_frame~q ;
wire \v1|read_enable_last~0_combout ;
wire \v1|read_enable_last~q ;
wire \v1|yt[2]~0_combout ;
wire \v1|Add3~34 ;
wire \v1|Add3~29_sumout ;
wire \v1|Add3~30 ;
wire \v1|Add3~25_sumout ;
wire \v1|Add3~26 ;
wire \v1|Add3~21_sumout ;
wire \v1|Add3~22 ;
wire \v1|Add3~17_sumout ;
wire \v1|Add3~18 ;
wire \v1|Add3~9_sumout ;
wire \v1|Add3~10 ;
wire \v1|Add3~13_sumout ;
wire \v1|Add3~14 ;
wire \v1|Add3~5_sumout ;
wire \v1|Add3~6 ;
wire \v1|Add3~1_sumout ;
wire \v1|LessThan3~0_combout ;
wire \v1|Add1~33_sumout ;
wire \v1|Add0~37_sumout ;
wire \v1|Add0~38 ;
wire \v1|Add0~33_sumout ;
wire \v1|Add0~34 ;
wire \v1|Add0~29_sumout ;
wire \v1|Add0~30 ;
wire \v1|Add0~25_sumout ;
wire \v1|Add0~26 ;
wire \v1|Add0~21_sumout ;
wire \v1|Add0~22 ;
wire \v1|Add0~17_sumout ;
wire \v1|Add0~18 ;
wire \v1|Add0~13_sumout ;
wire \v1|Add0~14 ;
wire \v1|Add0~5_sumout ;
wire \v1|Add0~6 ;
wire \v1|Add0~9_sumout ;
wire \v1|Add0~10 ;
wire \v1|Add0~1_sumout ;
wire \v1|x[3]~0_combout ;
wire \v1|Add2~29_sumout ;
wire \v1|Add2~30 ;
wire \v1|Add2~33_sumout ;
wire \v1|Add2~34 ;
wire \v1|Add2~37_sumout ;
wire \v1|Add2~38 ;
wire \v1|Add2~5_sumout ;
wire \v1|Add2~6 ;
wire \v1|Add2~9_sumout ;
wire \v1|Add2~10 ;
wire \v1|Add2~13_sumout ;
wire \v1|Add2~14 ;
wire \v1|Add2~17_sumout ;
wire \v1|Add2~18 ;
wire \v1|Add2~21_sumout ;
wire \v1|Add2~22 ;
wire \v1|Add2~1_sumout ;
wire \v1|Add2~2 ;
wire \v1|Add2~25_sumout ;
wire \v1|Equal0~1_combout ;
wire \v1|LessThan1~0_combout ;
wire \v1|Equal0~0_combout ;
wire \v1|x[3]~1_combout ;
wire \v1|Add1~34 ;
wire \v1|Add1~37_sumout ;
wire \v1|Add1~38 ;
wire \v1|Add1~29_sumout ;
wire \v1|Add1~30 ;
wire \v1|Add1~25_sumout ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \v1|Add4~21_sumout ;
wire \v1|y[0]~0_combout ;
wire \v1|Add5~5_sumout ;
wire \v1|Add5~10 ;
wire \v1|Add5~13_sumout ;
wire \v1|Add5~14 ;
wire \v1|Add5~17_sumout ;
wire \v1|Add5~18 ;
wire \v1|Add5~1_sumout ;
wire \v1|Add5~2 ;
wire \v1|Add5~21_sumout ;
wire \v1|Add5~22 ;
wire \v1|Add5~25_sumout ;
wire \v1|Add5~26 ;
wire \v1|Add5~29_sumout ;
wire \v1|Add5~30 ;
wire \v1|Add5~33_sumout ;
wire \v1|Equal1~1_combout ;
wire \v1|yd[4]~0_combout ;
wire \v1|Add5~6 ;
wire \v1|Add5~9_sumout ;
wire \v1|Equal1~0_combout ;
wire \v1|y[0]~1_combout ;
wire \v1|Add4~22 ;
wire \v1|Add4~25_sumout ;
wire \v1|Add4~26 ;
wire \v1|Add4~29_sumout ;
wire \v1|Add4~30 ;
wire \v1|Add4~33_sumout ;
wire \vga_c|Mux2~3_combout ;
wire \vga_c|Mux2~1_combout ;
wire \vga_c|Mux2~0_combout ;
wire \vga_c|Mux2~2_combout ;
wire \vga_c|Mux2~4_combout ;
wire \vga_c|Mux3~2_combout ;
wire \vga_c|Mux3~3_combout ;
wire \vga_c|Mux3~0_combout ;
wire \vga_c|Mux3~1_combout ;
wire \vga_c|Mux3~4_combout ;
wire \~GND~combout ;
wire \v1|Add4~34 ;
wire \v1|Add4~1_sumout ;
wire \v1|Add4~2 ;
wire \v1|Add4~5_sumout ;
wire \v1|Add4~6 ;
wire \v1|Add4~9_sumout ;
wire \v1|Add4~10 ;
wire \v1|Add4~13_sumout ;
wire \v1|Add4~14 ;
wire \v1|Add4~17_sumout ;
wire \v1|Add1~26 ;
wire \v1|Add1~21_sumout ;
wire \v1|Add1~22 ;
wire \v1|Add1~17_sumout ;
wire \v1|Add1~18 ;
wire \v1|Add1~13_sumout ;
wire \v1|Add1~14 ;
wire \v1|Add1~9_sumout ;
wire \Mux0~3_combout ;
wire \Mux0~4_combout ;
wire \Mux0~5_combout ;
wire \Mux0~2_combout ;
wire \Mux0~6_combout ;
wire \v1|Add1~10 ;
wire \v1|Add1~5_sumout ;
wire \v1|Add1~6 ;
wire \v1|Add1~1_sumout ;
wire \Mux0~0_combout ;
wire \Mux0~1_combout ;
wire \Mux0~13_combout ;
wire \Mux0~14_combout ;
wire \Mux2~0_combout ;
wire \Mux0~12_combout ;
wire \Mux0~15_combout ;
wire \Mux0~8_combout ;
wire \Mux0~9_combout ;
wire \Mux0~7_combout ;
wire \Mux0~10_combout ;
wire \Mux0~11_combout ;
wire \Mux0~16_combout ;
wire \vga_c|Mux0~1_combout ;
wire \vga_c|Mux0~3_combout ;
wire \vga_c|Mux0~0_combout ;
wire \vga_c|Mux0~2_combout ;
wire \vga_c|Mux0~4_combout ;
wire \Mux1~8_combout ;
wire \Mux1~6_combout ;
wire \Mux1~7_combout ;
wire \Mux1~5_combout ;
wire \Mux1~9_combout ;
wire \Mux1~0_combout ;
wire \Mux1~2_combout ;
wire \Mux1~1_combout ;
wire \Mux1~3_combout ;
wire \Mux1~4_combout ;
wire \Mux1~10_combout ;
wire \Mux1~11_combout ;
wire \Mux1~12_combout ;
wire \Mux1~13_combout ;
wire \Mux2~11_combout ;
wire \Mux2~12_combout ;
wire \Mux2~13_combout ;
wire \Mux2~1_combout ;
wire \Mux2~2_combout ;
wire \Mux2~4_combout ;
wire \Mux2~3_combout ;
wire \Mux2~5_combout ;
wire \Mux2~7_combout ;
wire \Mux2~8_combout ;
wire \Mux2~9_combout ;
wire \Mux2~6_combout ;
wire \Mux2~10_combout ;
wire \Mux2~14_combout ;
wire \v1|rout~1_combout ;
wire \vga_c|r~3_combout ;
wire \vga_c|r~2_combout ;
wire \vga_c|r~1_combout ;
wire \vga_c|r~0_combout ;
wire \vga_c|r~4_combout ;
wire \vga_c|Mux1~0_combout ;
wire \vga_c|Mux1~2_combout ;
wire \vga_c|Mux1~1_combout ;
wire \vga_c|Mux1~3_combout ;
wire \vga_c|Mux1~4_combout ;
wire \v1|rout~0_combout ;
wire \v1|rout~2_combout ;
wire \v1|video|vga_red~0_combout ;
wire \v1|bout[0]~0_combout ;
wire \v1|rout~3_combout ;
wire \v1|video|vga_red~1_combout ;
wire \v1|video|vga_red[3]~feeder_combout ;
wire \v1|rout~4_combout ;
wire \v1|video|vga_red~2_combout ;
wire \vga_c|g~3_combout ;
wire \vga_c|g~2_combout ;
wire \vga_c|g~1_combout ;
wire \vga_c|g~0_combout ;
wire \vga_c|g~4_combout ;
wire \vga_c|g~5_combout ;
wire \v1|gout~0_combout ;
wire \vga_c|Equal0~0_combout ;
wire \v1|gout~1_combout ;
wire \v1|gout~2_combout ;
wire \v1|video|vga_green~0_combout ;
wire \v1|gout~3_combout ;
wire \v1|video|vga_green~1_combout ;
wire \vga_c|g~6_combout ;
wire \v1|gout~4_combout ;
wire \vga_c|Mux6~3_combout ;
wire \vga_c|Mux6~2_combout ;
wire \vga_c|Mux6~0_combout ;
wire \vga_c|Mux6~1_combout ;
wire \vga_c|Mux6~4_combout ;
wire \v1|bout~1_combout ;
wire \v1|bout~2_combout ;
wire \v1|bout~10_combout ;
wire \v1|video|vga_blue[3]~feeder_combout ;
wire \v1|bout~6_combout ;
wire \v1|video|vga_blue~0_combout ;
wire \v1|bout~3_combout ;
wire \v1|bout~4_combout ;
wire \v1|bout~5_combout ;
wire \v1|video|vga_blank~0_combout ;
wire \v1|video|vga_blank~q ;
wire \v1|video|Equal5~0_combout ;
wire \v1|video|early_hsync_pulse~0_combout ;
wire \v1|video|early_hsync_pulse~q ;
wire \v1|video|hsync_pulse~q ;
wire \v1|video|vga_h_sync~0_combout ;
wire \v1|video|vga_h_sync~q ;
wire \v1|video|early_vsync_pulse~0_combout ;
wire \v1|video|early_vsync_pulse~1_combout ;
wire \v1|video|early_vsync_pulse~q ;
wire \v1|video|vsync_pulse~q ;
wire \v1|video|vga_v_sync~0_combout ;
wire \v1|video|vga_v_sync~q ;
wire [9:0] \v1|video|vga_green ;
wire [15:0] \vga_c|wall|altsyncram_component|auto_generated|q_a ;
wire [15:0] \vga_c|ghost_r|altsyncram_component|auto_generated|q_a ;
wire [9:0] \v1|video|vga_blue ;
wire [9:0] \v1|x ;
wire [15:0] \vga_c|pac|altsyncram_component|auto_generated|q_a ;
wire [9:0] \v1|video|vga_red ;
wire [15:0] \vga_c|pill|altsyncram_component|auto_generated|q_a ;
wire [159:0] \m|altsyncram_component|auto_generated|q_a ;
wire [15:0] \vga_c|dot|altsyncram_component|auto_generated|q_a ;
wire [9:0] \v1|xt ;
wire [8:0] \v1|yt ;
wire [15:0] \vga_c|ghost_b|altsyncram_component|auto_generated|q_a ;
wire [0:0] \v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire ;
wire [10:1] \v1|video|line_counter ;
wire [15:0] \vga_c|ghost_g|altsyncram_component|auto_generated|q_a ;
wire [9:0] \v1|xd ;
wire [8:0] \v1|y ;
wire [10:1] \v1|video|pixel_counter ;
wire [8:0] \v1|yd ;
wire [7:0] \v1|rout ;
wire [7:0] \v1|gout ;
wire [7:0] \v1|bout ;
wire [0:0] \v1|c25_gen|clock25_pll_inst|altera_pll_i|fboutclk_wire ;

wire [19:0] \m|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [19:0] \m|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [19:0] \m|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [19:0] \m|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [19:0] \m|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [19:0] \m|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [39:0] \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [39:0] \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [39:0] \vga_c|ghost_b|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [7:0] \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \m|altsyncram_component|auto_generated|q_a [8] = \m|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \m|altsyncram_component|auto_generated|q_a [12] = \m|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \m|altsyncram_component|auto_generated|q_a [24] = \m|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \m|altsyncram_component|auto_generated|q_a [28] = \m|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];
assign \m|altsyncram_component|auto_generated|q_a [64] = \m|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [4];
assign \m|altsyncram_component|auto_generated|q_a [68] = \m|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [5];
assign \m|altsyncram_component|auto_generated|q_a [72] = \m|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [6];
assign \m|altsyncram_component|auto_generated|q_a [76] = \m|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [7];
assign \m|altsyncram_component|auto_generated|q_a [80] = \m|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [8];
assign \m|altsyncram_component|auto_generated|q_a [84] = \m|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [9];
assign \m|altsyncram_component|auto_generated|q_a [88] = \m|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [10];
assign \m|altsyncram_component|auto_generated|q_a [92] = \m|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [11];
assign \m|altsyncram_component|auto_generated|q_a [96] = \m|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [12];
assign \m|altsyncram_component|auto_generated|q_a [100] = \m|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [13];
assign \m|altsyncram_component|auto_generated|q_a [104] = \m|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [14];
assign \m|altsyncram_component|auto_generated|q_a [108] = \m|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [15];
assign \m|altsyncram_component|auto_generated|q_a [112] = \m|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [16];
assign \m|altsyncram_component|auto_generated|q_a [116] = \m|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [17];
assign \m|altsyncram_component|auto_generated|q_a [120] = \m|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [18];
assign \m|altsyncram_component|auto_generated|q_a [124] = \m|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [19];

assign \m|altsyncram_component|auto_generated|q_a [0] = \m|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \m|altsyncram_component|auto_generated|q_a [4] = \m|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \m|altsyncram_component|auto_generated|q_a [16] = \m|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \m|altsyncram_component|auto_generated|q_a [20] = \m|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \m|altsyncram_component|auto_generated|q_a [32] = \m|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \m|altsyncram_component|auto_generated|q_a [36] = \m|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \m|altsyncram_component|auto_generated|q_a [40] = \m|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \m|altsyncram_component|auto_generated|q_a [44] = \m|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \m|altsyncram_component|auto_generated|q_a [48] = \m|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \m|altsyncram_component|auto_generated|q_a [52] = \m|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \m|altsyncram_component|auto_generated|q_a [56] = \m|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \m|altsyncram_component|auto_generated|q_a [60] = \m|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \m|altsyncram_component|auto_generated|q_a [128] = \m|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \m|altsyncram_component|auto_generated|q_a [132] = \m|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \m|altsyncram_component|auto_generated|q_a [136] = \m|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \m|altsyncram_component|auto_generated|q_a [140] = \m|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \m|altsyncram_component|auto_generated|q_a [144] = \m|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \m|altsyncram_component|auto_generated|q_a [148] = \m|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \m|altsyncram_component|auto_generated|q_a [152] = \m|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \m|altsyncram_component|auto_generated|q_a [156] = \m|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];

assign \m|altsyncram_component|auto_generated|q_a [9] = \m|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];
assign \m|altsyncram_component|auto_generated|q_a [13] = \m|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [1];
assign \m|altsyncram_component|auto_generated|q_a [25] = \m|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [2];
assign \m|altsyncram_component|auto_generated|q_a [29] = \m|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [3];
assign \m|altsyncram_component|auto_generated|q_a [65] = \m|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [4];
assign \m|altsyncram_component|auto_generated|q_a [69] = \m|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [5];
assign \m|altsyncram_component|auto_generated|q_a [73] = \m|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [6];
assign \m|altsyncram_component|auto_generated|q_a [77] = \m|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [7];
assign \m|altsyncram_component|auto_generated|q_a [81] = \m|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [8];
assign \m|altsyncram_component|auto_generated|q_a [85] = \m|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [9];
assign \m|altsyncram_component|auto_generated|q_a [89] = \m|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [10];
assign \m|altsyncram_component|auto_generated|q_a [93] = \m|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [11];
assign \m|altsyncram_component|auto_generated|q_a [97] = \m|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [12];
assign \m|altsyncram_component|auto_generated|q_a [101] = \m|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [13];
assign \m|altsyncram_component|auto_generated|q_a [105] = \m|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [14];
assign \m|altsyncram_component|auto_generated|q_a [109] = \m|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [15];
assign \m|altsyncram_component|auto_generated|q_a [113] = \m|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [16];
assign \m|altsyncram_component|auto_generated|q_a [117] = \m|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [17];
assign \m|altsyncram_component|auto_generated|q_a [121] = \m|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [18];
assign \m|altsyncram_component|auto_generated|q_a [125] = \m|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [19];

assign \m|altsyncram_component|auto_generated|q_a [1] = \m|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \m|altsyncram_component|auto_generated|q_a [5] = \m|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];
assign \m|altsyncram_component|auto_generated|q_a [17] = \m|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [2];
assign \m|altsyncram_component|auto_generated|q_a [21] = \m|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [3];
assign \m|altsyncram_component|auto_generated|q_a [33] = \m|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [4];
assign \m|altsyncram_component|auto_generated|q_a [37] = \m|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [5];
assign \m|altsyncram_component|auto_generated|q_a [41] = \m|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [6];
assign \m|altsyncram_component|auto_generated|q_a [45] = \m|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [7];
assign \m|altsyncram_component|auto_generated|q_a [49] = \m|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [8];
assign \m|altsyncram_component|auto_generated|q_a [53] = \m|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [9];
assign \m|altsyncram_component|auto_generated|q_a [57] = \m|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [10];
assign \m|altsyncram_component|auto_generated|q_a [61] = \m|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [11];
assign \m|altsyncram_component|auto_generated|q_a [129] = \m|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [12];
assign \m|altsyncram_component|auto_generated|q_a [133] = \m|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [13];
assign \m|altsyncram_component|auto_generated|q_a [137] = \m|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [14];
assign \m|altsyncram_component|auto_generated|q_a [141] = \m|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [15];
assign \m|altsyncram_component|auto_generated|q_a [145] = \m|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [16];
assign \m|altsyncram_component|auto_generated|q_a [149] = \m|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [17];
assign \m|altsyncram_component|auto_generated|q_a [153] = \m|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [18];
assign \m|altsyncram_component|auto_generated|q_a [157] = \m|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [19];

assign \m|altsyncram_component|auto_generated|q_a [14] = \m|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \m|altsyncram_component|auto_generated|q_a [30] = \m|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];
assign \m|altsyncram_component|auto_generated|q_a [46] = \m|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [2];
assign \m|altsyncram_component|auto_generated|q_a [62] = \m|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [3];
assign \m|altsyncram_component|auto_generated|q_a [66] = \m|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [4];
assign \m|altsyncram_component|auto_generated|q_a [70] = \m|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [5];
assign \m|altsyncram_component|auto_generated|q_a [74] = \m|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [6];
assign \m|altsyncram_component|auto_generated|q_a [78] = \m|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [7];
assign \m|altsyncram_component|auto_generated|q_a [82] = \m|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [8];
assign \m|altsyncram_component|auto_generated|q_a [86] = \m|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [9];
assign \m|altsyncram_component|auto_generated|q_a [90] = \m|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [10];
assign \m|altsyncram_component|auto_generated|q_a [94] = \m|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [11];
assign \m|altsyncram_component|auto_generated|q_a [98] = \m|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [12];
assign \m|altsyncram_component|auto_generated|q_a [102] = \m|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [13];
assign \m|altsyncram_component|auto_generated|q_a [106] = \m|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [14];
assign \m|altsyncram_component|auto_generated|q_a [110] = \m|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [15];
assign \m|altsyncram_component|auto_generated|q_a [114] = \m|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [16];
assign \m|altsyncram_component|auto_generated|q_a [118] = \m|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [17];
assign \m|altsyncram_component|auto_generated|q_a [122] = \m|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [18];
assign \m|altsyncram_component|auto_generated|q_a [126] = \m|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [19];

assign \m|altsyncram_component|auto_generated|q_a [2] = \m|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \m|altsyncram_component|auto_generated|q_a [6] = \m|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];
assign \m|altsyncram_component|auto_generated|q_a [10] = \m|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [2];
assign \m|altsyncram_component|auto_generated|q_a [18] = \m|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [3];
assign \m|altsyncram_component|auto_generated|q_a [22] = \m|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [4];
assign \m|altsyncram_component|auto_generated|q_a [26] = \m|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [5];
assign \m|altsyncram_component|auto_generated|q_a [34] = \m|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [6];
assign \m|altsyncram_component|auto_generated|q_a [38] = \m|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [7];
assign \m|altsyncram_component|auto_generated|q_a [42] = \m|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [8];
assign \m|altsyncram_component|auto_generated|q_a [50] = \m|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [9];
assign \m|altsyncram_component|auto_generated|q_a [54] = \m|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [10];
assign \m|altsyncram_component|auto_generated|q_a [58] = \m|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [11];
assign \m|altsyncram_component|auto_generated|q_a [130] = \m|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [12];
assign \m|altsyncram_component|auto_generated|q_a [134] = \m|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [13];
assign \m|altsyncram_component|auto_generated|q_a [138] = \m|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [14];
assign \m|altsyncram_component|auto_generated|q_a [142] = \m|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [15];
assign \m|altsyncram_component|auto_generated|q_a [146] = \m|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [16];
assign \m|altsyncram_component|auto_generated|q_a [150] = \m|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [17];
assign \m|altsyncram_component|auto_generated|q_a [154] = \m|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [18];
assign \m|altsyncram_component|auto_generated|q_a [158] = \m|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [19];

assign \vga_c|ghost_r|altsyncram_component|auto_generated|q_a [0] = \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \vga_c|ghost_r|altsyncram_component|auto_generated|q_a [1] = \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \vga_c|ghost_r|altsyncram_component|auto_generated|q_a [2] = \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \vga_c|ghost_r|altsyncram_component|auto_generated|q_a [3] = \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \vga_c|ghost_r|altsyncram_component|auto_generated|q_a [4] = \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \vga_c|ghost_r|altsyncram_component|auto_generated|q_a [5] = \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \vga_c|ghost_r|altsyncram_component|auto_generated|q_a [6] = \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \vga_c|ghost_r|altsyncram_component|auto_generated|q_a [7] = \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \vga_c|ghost_r|altsyncram_component|auto_generated|q_a [8] = \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \vga_c|ghost_r|altsyncram_component|auto_generated|q_a [9] = \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \vga_c|ghost_r|altsyncram_component|auto_generated|q_a [10] = \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \vga_c|ghost_r|altsyncram_component|auto_generated|q_a [11] = \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \vga_c|ghost_r|altsyncram_component|auto_generated|q_a [12] = \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \vga_c|ghost_r|altsyncram_component|auto_generated|q_a [13] = \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \vga_c|ghost_r|altsyncram_component|auto_generated|q_a [14] = \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \vga_c|ghost_r|altsyncram_component|auto_generated|q_a [15] = \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \vga_c|pac|altsyncram_component|auto_generated|q_a [0] = \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \vga_c|pac|altsyncram_component|auto_generated|q_a [1] = \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \vga_c|pac|altsyncram_component|auto_generated|q_a [2] = \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \vga_c|pac|altsyncram_component|auto_generated|q_a [3] = \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];
assign \vga_c|pac|altsyncram_component|auto_generated|q_a [4] = \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [20];
assign \vga_c|pac|altsyncram_component|auto_generated|q_a [5] = \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [21];
assign \vga_c|pac|altsyncram_component|auto_generated|q_a [6] = \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [22];
assign \vga_c|pac|altsyncram_component|auto_generated|q_a [7] = \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [23];
assign \vga_c|pac|altsyncram_component|auto_generated|q_a [8] = \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [24];
assign \vga_c|pac|altsyncram_component|auto_generated|q_a [9] = \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [25];
assign \vga_c|pac|altsyncram_component|auto_generated|q_a [10] = \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [26];
assign \vga_c|pac|altsyncram_component|auto_generated|q_a [11] = \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [27];
assign \vga_c|pac|altsyncram_component|auto_generated|q_a [12] = \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [28];
assign \vga_c|pac|altsyncram_component|auto_generated|q_a [13] = \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [29];
assign \vga_c|pac|altsyncram_component|auto_generated|q_a [14] = \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [30];
assign \vga_c|pac|altsyncram_component|auto_generated|q_a [15] = \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [31];
assign \vga_c|pill|altsyncram_component|auto_generated|q_a [2] = \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [32];
assign \vga_c|pill|altsyncram_component|auto_generated|q_a [3] = \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [33];
assign \vga_c|pill|altsyncram_component|auto_generated|q_a [6] = \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [34];
assign \vga_c|pill|altsyncram_component|auto_generated|q_a [7] = \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [35];
assign \vga_c|pill|altsyncram_component|auto_generated|q_a [10] = \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [36];
assign \vga_c|pill|altsyncram_component|auto_generated|q_a [11] = \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [37];
assign \vga_c|pill|altsyncram_component|auto_generated|q_a [14] = \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [38];
assign \vga_c|pill|altsyncram_component|auto_generated|q_a [15] = \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [39];

assign \vga_c|dot|altsyncram_component|auto_generated|q_a [0] = \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \vga_c|dot|altsyncram_component|auto_generated|q_a [1] = \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \vga_c|dot|altsyncram_component|auto_generated|q_a [2] = \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \vga_c|dot|altsyncram_component|auto_generated|q_a [3] = \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \vga_c|dot|altsyncram_component|auto_generated|q_a [4] = \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \vga_c|dot|altsyncram_component|auto_generated|q_a [5] = \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \vga_c|dot|altsyncram_component|auto_generated|q_a [6] = \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \vga_c|dot|altsyncram_component|auto_generated|q_a [7] = \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \vga_c|dot|altsyncram_component|auto_generated|q_a [8] = \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \vga_c|dot|altsyncram_component|auto_generated|q_a [9] = \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \vga_c|dot|altsyncram_component|auto_generated|q_a [10] = \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \vga_c|dot|altsyncram_component|auto_generated|q_a [11] = \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \vga_c|dot|altsyncram_component|auto_generated|q_a [12] = \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \vga_c|dot|altsyncram_component|auto_generated|q_a [13] = \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \vga_c|dot|altsyncram_component|auto_generated|q_a [14] = \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \vga_c|dot|altsyncram_component|auto_generated|q_a [15] = \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \vga_c|pill|altsyncram_component|auto_generated|q_a [0] = \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \vga_c|pill|altsyncram_component|auto_generated|q_a [1] = \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \vga_c|pill|altsyncram_component|auto_generated|q_a [4] = \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \vga_c|pill|altsyncram_component|auto_generated|q_a [5] = \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];
assign \vga_c|pill|altsyncram_component|auto_generated|q_a [8] = \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [20];
assign \vga_c|pill|altsyncram_component|auto_generated|q_a [9] = \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [21];
assign \vga_c|pill|altsyncram_component|auto_generated|q_a [12] = \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [22];
assign \vga_c|pill|altsyncram_component|auto_generated|q_a [13] = \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [23];
assign \vga_c|wall|altsyncram_component|auto_generated|q_a [0] = \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [24];
assign \vga_c|wall|altsyncram_component|auto_generated|q_a [1] = \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [25];
assign \vga_c|wall|altsyncram_component|auto_generated|q_a [2] = \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [26];
assign \vga_c|wall|altsyncram_component|auto_generated|q_a [3] = \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [27];
assign \vga_c|wall|altsyncram_component|auto_generated|q_a [4] = \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [28];
assign \vga_c|wall|altsyncram_component|auto_generated|q_a [5] = \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [29];
assign \vga_c|wall|altsyncram_component|auto_generated|q_a [6] = \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [30];
assign \vga_c|wall|altsyncram_component|auto_generated|q_a [7] = \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [31];
assign \vga_c|wall|altsyncram_component|auto_generated|q_a [8] = \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [32];
assign \vga_c|wall|altsyncram_component|auto_generated|q_a [9] = \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [33];
assign \vga_c|wall|altsyncram_component|auto_generated|q_a [10] = \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [34];
assign \vga_c|wall|altsyncram_component|auto_generated|q_a [11] = \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [35];
assign \vga_c|wall|altsyncram_component|auto_generated|q_a [12] = \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [36];
assign \vga_c|wall|altsyncram_component|auto_generated|q_a [13] = \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [37];
assign \vga_c|wall|altsyncram_component|auto_generated|q_a [14] = \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [38];
assign \vga_c|wall|altsyncram_component|auto_generated|q_a [15] = \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [39];

assign \vga_c|ghost_b|altsyncram_component|auto_generated|q_a [0] = \vga_c|ghost_b|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \vga_c|ghost_b|altsyncram_component|auto_generated|q_a [1] = \vga_c|ghost_b|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \vga_c|ghost_b|altsyncram_component|auto_generated|q_a [2] = \vga_c|ghost_b|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \vga_c|ghost_b|altsyncram_component|auto_generated|q_a [3] = \vga_c|ghost_b|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \vga_c|ghost_b|altsyncram_component|auto_generated|q_a [4] = \vga_c|ghost_b|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \vga_c|ghost_b|altsyncram_component|auto_generated|q_a [5] = \vga_c|ghost_b|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \vga_c|ghost_b|altsyncram_component|auto_generated|q_a [6] = \vga_c|ghost_b|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \vga_c|ghost_b|altsyncram_component|auto_generated|q_a [7] = \vga_c|ghost_b|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \vga_c|ghost_b|altsyncram_component|auto_generated|q_a [8] = \vga_c|ghost_b|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \vga_c|ghost_b|altsyncram_component|auto_generated|q_a [9] = \vga_c|ghost_b|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \vga_c|ghost_b|altsyncram_component|auto_generated|q_a [10] = \vga_c|ghost_b|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \vga_c|ghost_b|altsyncram_component|auto_generated|q_a [11] = \vga_c|ghost_b|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \vga_c|ghost_b|altsyncram_component|auto_generated|q_a [12] = \vga_c|ghost_b|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \vga_c|ghost_b|altsyncram_component|auto_generated|q_a [13] = \vga_c|ghost_b|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \vga_c|ghost_b|altsyncram_component|auto_generated|q_a [14] = \vga_c|ghost_b|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \vga_c|ghost_b|altsyncram_component|auto_generated|q_a [15] = \vga_c|ghost_b|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \vga_c|ghost_g|altsyncram_component|auto_generated|q_a [0] = \vga_c|ghost_b|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \vga_c|ghost_g|altsyncram_component|auto_generated|q_a [1] = \vga_c|ghost_b|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \vga_c|ghost_g|altsyncram_component|auto_generated|q_a [2] = \vga_c|ghost_b|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \vga_c|ghost_g|altsyncram_component|auto_generated|q_a [3] = \vga_c|ghost_b|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];
assign \vga_c|ghost_g|altsyncram_component|auto_generated|q_a [4] = \vga_c|ghost_b|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [20];
assign \vga_c|ghost_g|altsyncram_component|auto_generated|q_a [5] = \vga_c|ghost_b|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [21];
assign \vga_c|ghost_g|altsyncram_component|auto_generated|q_a [6] = \vga_c|ghost_b|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [22];
assign \vga_c|ghost_g|altsyncram_component|auto_generated|q_a [7] = \vga_c|ghost_b|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [23];
assign \vga_c|ghost_g|altsyncram_component|auto_generated|q_a [8] = \vga_c|ghost_b|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [24];
assign \vga_c|ghost_g|altsyncram_component|auto_generated|q_a [9] = \vga_c|ghost_b|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [25];
assign \vga_c|ghost_g|altsyncram_component|auto_generated|q_a [10] = \vga_c|ghost_b|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [26];
assign \vga_c|ghost_g|altsyncram_component|auto_generated|q_a [11] = \vga_c|ghost_b|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [27];
assign \vga_c|ghost_g|altsyncram_component|auto_generated|q_a [12] = \vga_c|ghost_b|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [28];
assign \vga_c|ghost_g|altsyncram_component|auto_generated|q_a [13] = \vga_c|ghost_b|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [29];
assign \vga_c|ghost_g|altsyncram_component|auto_generated|q_a [14] = \vga_c|ghost_b|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [30];
assign \vga_c|ghost_g|altsyncram_component|auto_generated|q_a [15] = \vga_c|ghost_b|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [31];

assign \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6  = \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(\SW[0]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\v1|video|vga_red [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\v1|video|vga_red [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\v1|video|vga_red [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\v1|video|vga_red [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\v1|video|vga_red [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\v1|video|vga_red [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\v1|video|vga_green [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\v1|video|vga_green [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\v1|video|vga_green [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\v1|video|vga_green [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\v1|video|vga_green [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\v1|video|vga_green [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\v1|video|vga_blue [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\v1|video|vga_blue [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\v1|video|vga_blue [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\v1|video|vga_blue [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\v1|video|vga_blue [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\v1|video|vga_blue [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(\v1|video|vga_blank~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\v1|video|vga_h_sync~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(\v1|video|vga_v_sync~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\v1|c25_gen|clock25_pll_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 6;
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 6;
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.0 mhz";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N0
cyclonev_lcell_comb \v1|video|Add1~5 (
// Equation(s):
// \v1|video|Add1~5_sumout  = SUM(( \v1|video|pixel_counter [1] ) + ( VCC ) + ( !VCC ))
// \v1|video|Add1~6  = CARRY(( \v1|video|pixel_counter [1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|video|pixel_counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|video|Add1~5_sumout ),
	.cout(\v1|video|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \v1|video|Add1~5 .extended_lut = "off";
defparam \v1|video|Add1~5 .lut_mask = 64'h00000000000000FF;
defparam \v1|video|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N21
cyclonev_lcell_comb \v1|video|Add1~37 (
// Equation(s):
// \v1|video|Add1~37_sumout  = SUM(( \v1|video|pixel_counter [8] ) + ( GND ) + ( \v1|video|Add1~26  ))
// \v1|video|Add1~38  = CARRY(( \v1|video|pixel_counter [8] ) + ( GND ) + ( \v1|video|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|video|pixel_counter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|video|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|video|Add1~37_sumout ),
	.cout(\v1|video|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \v1|video|Add1~37 .extended_lut = "off";
defparam \v1|video|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|video|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N24
cyclonev_lcell_comb \v1|video|Add1~1 (
// Equation(s):
// \v1|video|Add1~1_sumout  = SUM(( \v1|video|pixel_counter [9] ) + ( GND ) + ( \v1|video|Add1~38  ))
// \v1|video|Add1~2  = CARRY(( \v1|video|pixel_counter [9] ) + ( GND ) + ( \v1|video|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|video|pixel_counter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|video|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|video|Add1~1_sumout ),
	.cout(\v1|video|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \v1|video|Add1~1 .extended_lut = "off";
defparam \v1|video|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|video|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y78_N26
dffeas \v1|video|pixel_counter[9] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|pixel_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|pixel_counter[9] .is_wysiwyg = "true";
defparam \v1|video|pixel_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N27
cyclonev_lcell_comb \v1|video|Add1~21 (
// Equation(s):
// \v1|video|Add1~21_sumout  = SUM(( \v1|video|pixel_counter [10] ) + ( GND ) + ( \v1|video|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|video|pixel_counter [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|video|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|video|Add1~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|video|Add1~21 .extended_lut = "off";
defparam \v1|video|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|video|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y78_N29
dffeas \v1|video|pixel_counter[10] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|pixel_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|pixel_counter[10] .is_wysiwyg = "true";
defparam \v1|video|pixel_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N42
cyclonev_lcell_comb \v1|video|Equal2~0 (
// Equation(s):
// \v1|video|Equal2~0_combout  = ( \v1|video|pixel_counter [10] & ( (\v1|video|pixel_counter [2] & (\v1|video|pixel_counter [3] & \v1|video|pixel_counter [4])) ) )

	.dataa(!\v1|video|pixel_counter [2]),
	.datab(gnd),
	.datac(!\v1|video|pixel_counter [3]),
	.datad(!\v1|video|pixel_counter [4]),
	.datae(gnd),
	.dataf(!\v1|video|pixel_counter [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|video|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|video|Equal2~0 .extended_lut = "off";
defparam \v1|video|Equal2~0 .lut_mask = 64'h0000000000050005;
defparam \v1|video|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N57
cyclonev_lcell_comb \v1|video|Equal0~1 (
// Equation(s):
// \v1|video|Equal0~1_combout  = ( \v1|video|Equal0~0_combout  & ( (\v1|video|pixel_counter [1] & \v1|video|Equal2~0_combout ) ) )

	.dataa(!\v1|video|pixel_counter [1]),
	.datab(!\v1|video|Equal2~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\v1|video|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|video|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|video|Equal0~1 .extended_lut = "off";
defparam \v1|video|Equal0~1 .lut_mask = 64'h0000000011111111;
defparam \v1|video|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y78_N2
dffeas \v1|video|pixel_counter[1] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|pixel_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|pixel_counter[1] .is_wysiwyg = "true";
defparam \v1|video|pixel_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N3
cyclonev_lcell_comb \v1|video|Add1~9 (
// Equation(s):
// \v1|video|Add1~9_sumout  = SUM(( \v1|video|pixel_counter [2] ) + ( GND ) + ( \v1|video|Add1~6  ))
// \v1|video|Add1~10  = CARRY(( \v1|video|pixel_counter [2] ) + ( GND ) + ( \v1|video|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|video|pixel_counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|video|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|video|Add1~9_sumout ),
	.cout(\v1|video|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \v1|video|Add1~9 .extended_lut = "off";
defparam \v1|video|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|video|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y78_N5
dffeas \v1|video|pixel_counter[2] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|pixel_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|pixel_counter[2] .is_wysiwyg = "true";
defparam \v1|video|pixel_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N6
cyclonev_lcell_comb \v1|video|Add1~13 (
// Equation(s):
// \v1|video|Add1~13_sumout  = SUM(( \v1|video|pixel_counter [3] ) + ( GND ) + ( \v1|video|Add1~10  ))
// \v1|video|Add1~14  = CARRY(( \v1|video|pixel_counter [3] ) + ( GND ) + ( \v1|video|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|video|pixel_counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|video|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|video|Add1~13_sumout ),
	.cout(\v1|video|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \v1|video|Add1~13 .extended_lut = "off";
defparam \v1|video|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|video|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y78_N7
dffeas \v1|video|pixel_counter[3] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|pixel_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|pixel_counter[3] .is_wysiwyg = "true";
defparam \v1|video|pixel_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N9
cyclonev_lcell_comb \v1|video|Add1~17 (
// Equation(s):
// \v1|video|Add1~17_sumout  = SUM(( \v1|video|pixel_counter [4] ) + ( GND ) + ( \v1|video|Add1~14  ))
// \v1|video|Add1~18  = CARRY(( \v1|video|pixel_counter [4] ) + ( GND ) + ( \v1|video|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|video|pixel_counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|video|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|video|Add1~17_sumout ),
	.cout(\v1|video|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \v1|video|Add1~17 .extended_lut = "off";
defparam \v1|video|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|video|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y78_N10
dffeas \v1|video|pixel_counter[4] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|pixel_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|pixel_counter[4] .is_wysiwyg = "true";
defparam \v1|video|pixel_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N12
cyclonev_lcell_comb \v1|video|Add1~33 (
// Equation(s):
// \v1|video|Add1~33_sumout  = SUM(( \v1|video|pixel_counter [5] ) + ( GND ) + ( \v1|video|Add1~18  ))
// \v1|video|Add1~34  = CARRY(( \v1|video|pixel_counter [5] ) + ( GND ) + ( \v1|video|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|video|pixel_counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|video|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|video|Add1~33_sumout ),
	.cout(\v1|video|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \v1|video|Add1~33 .extended_lut = "off";
defparam \v1|video|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|video|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y78_N14
dffeas \v1|video|pixel_counter[5] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|pixel_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|pixel_counter[5] .is_wysiwyg = "true";
defparam \v1|video|pixel_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N15
cyclonev_lcell_comb \v1|video|Add1~29 (
// Equation(s):
// \v1|video|Add1~29_sumout  = SUM(( \v1|video|pixel_counter [6] ) + ( GND ) + ( \v1|video|Add1~34  ))
// \v1|video|Add1~30  = CARRY(( \v1|video|pixel_counter [6] ) + ( GND ) + ( \v1|video|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|video|pixel_counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|video|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|video|Add1~29_sumout ),
	.cout(\v1|video|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \v1|video|Add1~29 .extended_lut = "off";
defparam \v1|video|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|video|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y78_N17
dffeas \v1|video|pixel_counter[6] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|pixel_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|pixel_counter[6] .is_wysiwyg = "true";
defparam \v1|video|pixel_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N18
cyclonev_lcell_comb \v1|video|Add1~25 (
// Equation(s):
// \v1|video|Add1~25_sumout  = SUM(( \v1|video|pixel_counter [7] ) + ( GND ) + ( \v1|video|Add1~30  ))
// \v1|video|Add1~26  = CARRY(( \v1|video|pixel_counter [7] ) + ( GND ) + ( \v1|video|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|video|pixel_counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|video|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|video|Add1~25_sumout ),
	.cout(\v1|video|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \v1|video|Add1~25 .extended_lut = "off";
defparam \v1|video|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|video|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y78_N20
dffeas \v1|video|pixel_counter[7] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|pixel_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|pixel_counter[7] .is_wysiwyg = "true";
defparam \v1|video|pixel_counter[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y78_N23
dffeas \v1|video|pixel_counter[8] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|pixel_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|pixel_counter[8] .is_wysiwyg = "true";
defparam \v1|video|pixel_counter[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y78_N19
dffeas \v1|video|pixel_counter[7]~DUPLICATE (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|pixel_counter[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|pixel_counter[7]~DUPLICATE .is_wysiwyg = "true";
defparam \v1|video|pixel_counter[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y78_N25
dffeas \v1|video|pixel_counter[9]~DUPLICATE (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|pixel_counter[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|pixel_counter[9]~DUPLICATE .is_wysiwyg = "true";
defparam \v1|video|pixel_counter[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y78_N16
dffeas \v1|video|pixel_counter[6]~DUPLICATE (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|pixel_counter[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|pixel_counter[6]~DUPLICATE .is_wysiwyg = "true";
defparam \v1|video|pixel_counter[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N48
cyclonev_lcell_comb \v1|video|Equal0~0 (
// Equation(s):
// \v1|video|Equal0~0_combout  = ( !\v1|video|pixel_counter[6]~DUPLICATE_q  & ( (!\v1|video|pixel_counter [8] & (\v1|video|pixel_counter [5] & (!\v1|video|pixel_counter[7]~DUPLICATE_q  & \v1|video|pixel_counter[9]~DUPLICATE_q ))) ) )

	.dataa(!\v1|video|pixel_counter [8]),
	.datab(!\v1|video|pixel_counter [5]),
	.datac(!\v1|video|pixel_counter[7]~DUPLICATE_q ),
	.datad(!\v1|video|pixel_counter[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\v1|video|pixel_counter[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|video|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|video|Equal0~0 .extended_lut = "off";
defparam \v1|video|Equal0~0 .lut_mask = 64'h0020002000000000;
defparam \v1|video|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N45
cyclonev_lcell_comb \v1|video|Equal2~1 (
// Equation(s):
// \v1|video|Equal2~1_combout  = ( \v1|video|pixel_counter [7] & ( (\v1|video|pixel_counter [6] & (\v1|video|pixel_counter [5] & !\v1|video|pixel_counter [8])) ) )

	.dataa(gnd),
	.datab(!\v1|video|pixel_counter [6]),
	.datac(!\v1|video|pixel_counter [5]),
	.datad(!\v1|video|pixel_counter [8]),
	.datae(gnd),
	.dataf(!\v1|video|pixel_counter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|video|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|video|Equal2~1 .extended_lut = "off";
defparam \v1|video|Equal2~1 .lut_mask = 64'h0000000003000300;
defparam \v1|video|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N36
cyclonev_lcell_comb \v1|video|hblanking_pulse~0 (
// Equation(s):
// \v1|video|hblanking_pulse~0_combout  = ( \v1|video|hblanking_pulse~q  & ( \v1|video|pixel_counter [9] & ( (!\v1|video|Equal0~0_combout ) # ((!\v1|video|Equal2~0_combout ) # (\v1|video|pixel_counter [1])) ) ) ) # ( \v1|video|hblanking_pulse~q  & ( 
// !\v1|video|pixel_counter [9] & ( (!\v1|video|Equal0~0_combout ) # ((!\v1|video|Equal2~0_combout ) # ((\v1|video|Equal2~1_combout ) # (\v1|video|pixel_counter [1]))) ) ) ) # ( !\v1|video|hblanking_pulse~q  & ( !\v1|video|pixel_counter [9] & ( 
// (\v1|video|Equal2~0_combout  & (!\v1|video|pixel_counter [1] & \v1|video|Equal2~1_combout )) ) ) )

	.dataa(!\v1|video|Equal0~0_combout ),
	.datab(!\v1|video|Equal2~0_combout ),
	.datac(!\v1|video|pixel_counter [1]),
	.datad(!\v1|video|Equal2~1_combout ),
	.datae(!\v1|video|hblanking_pulse~q ),
	.dataf(!\v1|video|pixel_counter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|video|hblanking_pulse~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|video|hblanking_pulse~0 .extended_lut = "off";
defparam \v1|video|hblanking_pulse~0 .lut_mask = 64'h0030EFFF0000EFEF;
defparam \v1|video|hblanking_pulse~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y78_N37
dffeas \v1|video|hblanking_pulse (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|hblanking_pulse~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|hblanking_pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|hblanking_pulse .is_wysiwyg = "true";
defparam \v1|video|hblanking_pulse .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N0
cyclonev_lcell_comb \v1|video|Add0~29 (
// Equation(s):
// \v1|video|Add0~29_sumout  = SUM(( \v1|video|line_counter [1] ) + ( VCC ) + ( !VCC ))
// \v1|video|Add0~30  = CARRY(( \v1|video|line_counter [1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|video|line_counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|video|Add0~29_sumout ),
	.cout(\v1|video|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \v1|video|Add0~29 .extended_lut = "off";
defparam \v1|video|Add0~29 .lut_mask = 64'h00000000000000FF;
defparam \v1|video|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y78_N2
dffeas \v1|video|line_counter[1] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|Equal3~2_combout ),
	.sload(gnd),
	.ena(\v1|video|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|line_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|line_counter[1] .is_wysiwyg = "true";
defparam \v1|video|line_counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N3
cyclonev_lcell_comb \v1|video|Add0~1 (
// Equation(s):
// \v1|video|Add0~1_sumout  = SUM(( \v1|video|line_counter [2] ) + ( GND ) + ( \v1|video|Add0~30  ))
// \v1|video|Add0~2  = CARRY(( \v1|video|line_counter [2] ) + ( GND ) + ( \v1|video|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|video|line_counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|video|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|video|Add0~1_sumout ),
	.cout(\v1|video|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \v1|video|Add0~1 .extended_lut = "off";
defparam \v1|video|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|video|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y78_N5
dffeas \v1|video|line_counter[2] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|Equal3~2_combout ),
	.sload(gnd),
	.ena(\v1|video|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|line_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|line_counter[2] .is_wysiwyg = "true";
defparam \v1|video|line_counter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N6
cyclonev_lcell_comb \v1|video|Add0~13 (
// Equation(s):
// \v1|video|Add0~13_sumout  = SUM(( \v1|video|line_counter [3] ) + ( GND ) + ( \v1|video|Add0~2  ))
// \v1|video|Add0~14  = CARRY(( \v1|video|line_counter [3] ) + ( GND ) + ( \v1|video|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|video|line_counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|video|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|video|Add0~13_sumout ),
	.cout(\v1|video|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \v1|video|Add0~13 .extended_lut = "off";
defparam \v1|video|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|video|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y78_N7
dffeas \v1|video|line_counter[3] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|Equal3~2_combout ),
	.sload(gnd),
	.ena(\v1|video|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|line_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|line_counter[3] .is_wysiwyg = "true";
defparam \v1|video|line_counter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N9
cyclonev_lcell_comb \v1|video|Add0~33 (
// Equation(s):
// \v1|video|Add0~33_sumout  = SUM(( \v1|video|line_counter [4] ) + ( GND ) + ( \v1|video|Add0~14  ))
// \v1|video|Add0~34  = CARRY(( \v1|video|line_counter [4] ) + ( GND ) + ( \v1|video|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|video|line_counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|video|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|video|Add0~33_sumout ),
	.cout(\v1|video|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \v1|video|Add0~33 .extended_lut = "off";
defparam \v1|video|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|video|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y78_N11
dffeas \v1|video|line_counter[4] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|Equal3~2_combout ),
	.sload(gnd),
	.ena(\v1|video|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|line_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|line_counter[4] .is_wysiwyg = "true";
defparam \v1|video|line_counter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N12
cyclonev_lcell_comb \v1|video|Add0~5 (
// Equation(s):
// \v1|video|Add0~5_sumout  = SUM(( \v1|video|line_counter [5] ) + ( GND ) + ( \v1|video|Add0~34  ))
// \v1|video|Add0~6  = CARRY(( \v1|video|line_counter [5] ) + ( GND ) + ( \v1|video|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|video|line_counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|video|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|video|Add0~5_sumout ),
	.cout(\v1|video|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \v1|video|Add0~5 .extended_lut = "off";
defparam \v1|video|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|video|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y78_N14
dffeas \v1|video|line_counter[5] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|Equal3~2_combout ),
	.sload(gnd),
	.ena(\v1|video|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|line_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|line_counter[5] .is_wysiwyg = "true";
defparam \v1|video|line_counter[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N15
cyclonev_lcell_comb \v1|video|Add0~9 (
// Equation(s):
// \v1|video|Add0~9_sumout  = SUM(( \v1|video|line_counter [6] ) + ( GND ) + ( \v1|video|Add0~6  ))
// \v1|video|Add0~10  = CARRY(( \v1|video|line_counter [6] ) + ( GND ) + ( \v1|video|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|video|line_counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|video|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|video|Add0~9_sumout ),
	.cout(\v1|video|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \v1|video|Add0~9 .extended_lut = "off";
defparam \v1|video|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|video|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y78_N17
dffeas \v1|video|line_counter[6] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|Equal3~2_combout ),
	.sload(gnd),
	.ena(\v1|video|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|line_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|line_counter[6] .is_wysiwyg = "true";
defparam \v1|video|line_counter[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N18
cyclonev_lcell_comb \v1|video|Add0~37 (
// Equation(s):
// \v1|video|Add0~37_sumout  = SUM(( \v1|video|line_counter [7] ) + ( GND ) + ( \v1|video|Add0~10  ))
// \v1|video|Add0~38  = CARRY(( \v1|video|line_counter [7] ) + ( GND ) + ( \v1|video|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|video|line_counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|video|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|video|Add0~37_sumout ),
	.cout(\v1|video|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \v1|video|Add0~37 .extended_lut = "off";
defparam \v1|video|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|video|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y78_N20
dffeas \v1|video|line_counter[7] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|Equal3~2_combout ),
	.sload(gnd),
	.ena(\v1|video|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|line_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|line_counter[7] .is_wysiwyg = "true";
defparam \v1|video|line_counter[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N21
cyclonev_lcell_comb \v1|video|Add0~25 (
// Equation(s):
// \v1|video|Add0~25_sumout  = SUM(( \v1|video|line_counter [8] ) + ( GND ) + ( \v1|video|Add0~38  ))
// \v1|video|Add0~26  = CARRY(( \v1|video|line_counter [8] ) + ( GND ) + ( \v1|video|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|video|line_counter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|video|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|video|Add0~25_sumout ),
	.cout(\v1|video|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \v1|video|Add0~25 .extended_lut = "off";
defparam \v1|video|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|video|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y78_N23
dffeas \v1|video|line_counter[8] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|Equal3~2_combout ),
	.sload(gnd),
	.ena(\v1|video|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|line_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|line_counter[8] .is_wysiwyg = "true";
defparam \v1|video|line_counter[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N24
cyclonev_lcell_comb \v1|video|Add0~21 (
// Equation(s):
// \v1|video|Add0~21_sumout  = SUM(( \v1|video|line_counter [9] ) + ( GND ) + ( \v1|video|Add0~26  ))
// \v1|video|Add0~22  = CARRY(( \v1|video|line_counter [9] ) + ( GND ) + ( \v1|video|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|video|line_counter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|video|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|video|Add0~21_sumout ),
	.cout(\v1|video|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \v1|video|Add0~21 .extended_lut = "off";
defparam \v1|video|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|video|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y78_N26
dffeas \v1|video|line_counter[9] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|Equal3~2_combout ),
	.sload(gnd),
	.ena(\v1|video|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|line_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|line_counter[9] .is_wysiwyg = "true";
defparam \v1|video|line_counter[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N27
cyclonev_lcell_comb \v1|video|Add0~17 (
// Equation(s):
// \v1|video|Add0~17_sumout  = SUM(( \v1|video|line_counter [10] ) + ( GND ) + ( \v1|video|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|video|line_counter [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|video|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|video|Add0~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|video|Add0~17 .extended_lut = "off";
defparam \v1|video|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|video|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y78_N28
dffeas \v1|video|line_counter[10] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|Equal3~2_combout ),
	.sload(gnd),
	.ena(\v1|video|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|line_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|line_counter[10] .is_wysiwyg = "true";
defparam \v1|video|line_counter[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N54
cyclonev_lcell_comb \v1|video|Equal3~0 (
// Equation(s):
// \v1|video|Equal3~0_combout  = ( !\v1|video|line_counter [9] & ( (\v1|video|line_counter [10] & (!\v1|video|line_counter [2] & !\v1|video|line_counter [8])) ) )

	.dataa(gnd),
	.datab(!\v1|video|line_counter [10]),
	.datac(!\v1|video|line_counter [2]),
	.datad(!\v1|video|line_counter [8]),
	.datae(gnd),
	.dataf(!\v1|video|line_counter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|video|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|video|Equal3~0 .extended_lut = "off";
defparam \v1|video|Equal3~0 .lut_mask = 64'h3000300000000000;
defparam \v1|video|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N57
cyclonev_lcell_comb \v1|video|Equal3~1 (
// Equation(s):
// \v1|video|Equal3~1_combout  = ( !\v1|video|line_counter [6] & ( (!\v1|video|line_counter [7] & (\v1|video|line_counter [4] & \v1|video|line_counter [3])) ) )

	.dataa(!\v1|video|line_counter [7]),
	.datab(gnd),
	.datac(!\v1|video|line_counter [4]),
	.datad(!\v1|video|line_counter [3]),
	.datae(gnd),
	.dataf(!\v1|video|line_counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|video|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|video|Equal3~1 .extended_lut = "off";
defparam \v1|video|Equal3~1 .lut_mask = 64'h000A000A00000000;
defparam \v1|video|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N48
cyclonev_lcell_comb \v1|video|Equal3~2 (
// Equation(s):
// \v1|video|Equal3~2_combout  = ( \v1|video|Equal3~1_combout  & ( (!\v1|video|line_counter [5] & (\v1|video|Equal3~0_combout  & !\v1|video|line_counter [1])) ) )

	.dataa(gnd),
	.datab(!\v1|video|line_counter [5]),
	.datac(!\v1|video|Equal3~0_combout ),
	.datad(!\v1|video|line_counter [1]),
	.datae(gnd),
	.dataf(!\v1|video|Equal3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|video|Equal3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|video|Equal3~2 .extended_lut = "off";
defparam \v1|video|Equal3~2 .lut_mask = 64'h000000000C000C00;
defparam \v1|video|Equal3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N54
cyclonev_lcell_comb \v1|video|Equal2~2 (
// Equation(s):
// \v1|video|Equal2~2_combout  = (!\v1|video|pixel_counter [1] & \v1|video|Equal2~0_combout )

	.dataa(!\v1|video|pixel_counter [1]),
	.datab(!\v1|video|Equal2~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|video|Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|video|Equal2~2 .extended_lut = "off";
defparam \v1|video|Equal2~2 .lut_mask = 64'h2222222222222222;
defparam \v1|video|Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N36
cyclonev_lcell_comb \v1|video|Equal1~0 (
// Equation(s):
// \v1|video|Equal1~0_combout  = ( \v1|video|line_counter [1] & ( \v1|video|line_counter [9] & ( (\v1|video|line_counter [7] & (\v1|video|line_counter [4] & (\v1|video|line_counter [8] & !\v1|video|line_counter [10]))) ) ) )

	.dataa(!\v1|video|line_counter [7]),
	.datab(!\v1|video|line_counter [4]),
	.datac(!\v1|video|line_counter [8]),
	.datad(!\v1|video|line_counter [10]),
	.datae(!\v1|video|line_counter [1]),
	.dataf(!\v1|video|line_counter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|video|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|video|Equal1~0 .extended_lut = "off";
defparam \v1|video|Equal1~0 .lut_mask = 64'h0000000000000100;
defparam \v1|video|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N51
cyclonev_lcell_comb \v1|video|Equal1~1 (
// Equation(s):
// \v1|video|Equal1~1_combout  = ( !\v1|video|line_counter [6] & ( (\v1|video|line_counter [2] & (\v1|video|line_counter [5] & (\v1|video|Equal1~0_combout  & \v1|video|line_counter [3]))) ) )

	.dataa(!\v1|video|line_counter [2]),
	.datab(!\v1|video|line_counter [5]),
	.datac(!\v1|video|Equal1~0_combout ),
	.datad(!\v1|video|line_counter [3]),
	.datae(gnd),
	.dataf(!\v1|video|line_counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|video|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|video|Equal1~1 .extended_lut = "off";
defparam \v1|video|Equal1~1 .lut_mask = 64'h0001000100000000;
defparam \v1|video|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N45
cyclonev_lcell_comb \v1|video|vblanking_pulse~0 (
// Equation(s):
// \v1|video|vblanking_pulse~0_combout  = ( \v1|video|Equal1~1_combout  & ( ((\v1|video|Equal2~2_combout  & \v1|video|Equal0~0_combout )) # (\v1|video|vblanking_pulse~q ) ) ) # ( !\v1|video|Equal1~1_combout  & ( (\v1|video|vblanking_pulse~q  & 
// ((!\v1|video|Equal3~2_combout ) # ((!\v1|video|Equal2~2_combout ) # (!\v1|video|Equal0~0_combout )))) ) )

	.dataa(!\v1|video|Equal3~2_combout ),
	.datab(!\v1|video|Equal2~2_combout ),
	.datac(!\v1|video|Equal0~0_combout ),
	.datad(!\v1|video|vblanking_pulse~q ),
	.datae(gnd),
	.dataf(!\v1|video|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|video|vblanking_pulse~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|video|vblanking_pulse~0 .extended_lut = "off";
defparam \v1|video|vblanking_pulse~0 .lut_mask = 64'h00FE00FE03FF03FF;
defparam \v1|video|vblanking_pulse~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y78_N46
dffeas \v1|video|vblanking_pulse (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|vblanking_pulse~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|vblanking_pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|vblanking_pulse .is_wysiwyg = "true";
defparam \v1|video|vblanking_pulse .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N15
cyclonev_lcell_comb \v1|video|blanking_pulse~0 (
// Equation(s):
// \v1|video|blanking_pulse~0_combout  = ( \v1|video|vblanking_pulse~q  ) # ( !\v1|video|vblanking_pulse~q  & ( \v1|video|hblanking_pulse~q  ) )

	.dataa(!\v1|video|hblanking_pulse~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\v1|video|vblanking_pulse~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|video|blanking_pulse~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|video|blanking_pulse~0 .extended_lut = "off";
defparam \v1|video|blanking_pulse~0 .lut_mask = 64'h5555FFFF5555FFFF;
defparam \v1|video|blanking_pulse~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N17
dffeas \v1|video|blanking_pulse (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|blanking_pulse~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|blanking_pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|blanking_pulse .is_wysiwyg = "true";
defparam \v1|video|blanking_pulse .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N0
cyclonev_lcell_comb \v1|Add3~33 (
// Equation(s):
// \v1|Add3~33_sumout  = SUM(( \v1|yt [0] ) + ( VCC ) + ( !VCC ))
// \v1|Add3~34  = CARRY(( \v1|yt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|yt [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add3~33_sumout ),
	.cout(\v1|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add3~33 .extended_lut = "off";
defparam \v1|Add3~33 .lut_mask = 64'h00000000000000FF;
defparam \v1|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N36
cyclonev_lcell_comb \v1|video|always2~0 (
// Equation(s):
// \v1|video|always2~0_combout  = ( !\v1|video|pixel_counter[9]~DUPLICATE_q  & ( \v1|video|Equal1~1_combout  & ( (\v1|video|Equal2~2_combout  & \v1|video|Equal2~1_combout ) ) ) )

	.dataa(!\v1|video|Equal2~2_combout ),
	.datab(gnd),
	.datac(!\v1|video|Equal2~1_combout ),
	.datad(gnd),
	.datae(!\v1|video|pixel_counter[9]~DUPLICATE_q ),
	.dataf(!\v1|video|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|video|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|video|always2~0 .extended_lut = "off";
defparam \v1|video|always2~0 .lut_mask = 64'h0000000005050000;
defparam \v1|video|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y78_N38
dffeas \v1|video|end_of_active_frame (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|always2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|end_of_active_frame~q ),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|end_of_active_frame .is_wysiwyg = "true";
defparam \v1|video|end_of_active_frame .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N42
cyclonev_lcell_comb \v1|read_enable_last~0 (
// Equation(s):
// \v1|read_enable_last~0_combout  = !\v1|video|blanking_pulse~q 

	.dataa(!\v1|video|blanking_pulse~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|read_enable_last~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|read_enable_last~0 .extended_lut = "off";
defparam \v1|read_enable_last~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \v1|read_enable_last~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y78_N44
dffeas \v1|read_enable_last (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|read_enable_last~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|read_enable_last~q ),
	.prn(vcc));
// synopsys translate_off
defparam \v1|read_enable_last .is_wysiwyg = "true";
defparam \v1|read_enable_last .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N45
cyclonev_lcell_comb \v1|yt[2]~0 (
// Equation(s):
// \v1|yt[2]~0_combout  = ((\v1|video|blanking_pulse~q  & \v1|read_enable_last~q )) # (\v1|video|end_of_active_frame~q )

	.dataa(!\v1|video|blanking_pulse~q ),
	.datab(gnd),
	.datac(!\v1|read_enable_last~q ),
	.datad(!\v1|video|end_of_active_frame~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|yt[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|yt[2]~0 .extended_lut = "off";
defparam \v1|yt[2]~0 .lut_mask = 64'h05FF05FF05FF05FF;
defparam \v1|yt[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y78_N2
dffeas \v1|yt[0] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add3~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\v1|video|end_of_active_frame~q ),
	.ena(\v1|yt[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|yt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|yt[0] .is_wysiwyg = "true";
defparam \v1|yt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N3
cyclonev_lcell_comb \v1|Add3~29 (
// Equation(s):
// \v1|Add3~29_sumout  = SUM(( \v1|yt [1] ) + ( GND ) + ( \v1|Add3~34  ))
// \v1|Add3~30  = CARRY(( \v1|yt [1] ) + ( GND ) + ( \v1|Add3~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|yt [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add3~29_sumout ),
	.cout(\v1|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add3~29 .extended_lut = "off";
defparam \v1|Add3~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y78_N5
dffeas \v1|yt[1] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add3~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\v1|video|end_of_active_frame~q ),
	.ena(\v1|yt[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|yt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|yt[1] .is_wysiwyg = "true";
defparam \v1|yt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N6
cyclonev_lcell_comb \v1|Add3~25 (
// Equation(s):
// \v1|Add3~25_sumout  = SUM(( \v1|yt [2] ) + ( GND ) + ( \v1|Add3~30  ))
// \v1|Add3~26  = CARRY(( \v1|yt [2] ) + ( GND ) + ( \v1|Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|yt [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add3~25_sumout ),
	.cout(\v1|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add3~25 .extended_lut = "off";
defparam \v1|Add3~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y78_N8
dffeas \v1|yt[2] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add3~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\v1|video|end_of_active_frame~q ),
	.ena(\v1|yt[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|yt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|yt[2] .is_wysiwyg = "true";
defparam \v1|yt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N9
cyclonev_lcell_comb \v1|Add3~21 (
// Equation(s):
// \v1|Add3~21_sumout  = SUM(( \v1|yt [3] ) + ( GND ) + ( \v1|Add3~26  ))
// \v1|Add3~22  = CARRY(( \v1|yt [3] ) + ( GND ) + ( \v1|Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|yt [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add3~21_sumout ),
	.cout(\v1|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add3~21 .extended_lut = "off";
defparam \v1|Add3~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y78_N11
dffeas \v1|yt[3] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add3~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\v1|video|end_of_active_frame~q ),
	.ena(\v1|yt[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|yt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|yt[3] .is_wysiwyg = "true";
defparam \v1|yt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N12
cyclonev_lcell_comb \v1|Add3~17 (
// Equation(s):
// \v1|Add3~17_sumout  = SUM(( \v1|yt [4] ) + ( GND ) + ( \v1|Add3~22  ))
// \v1|Add3~18  = CARRY(( \v1|yt [4] ) + ( GND ) + ( \v1|Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|yt [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add3~17_sumout ),
	.cout(\v1|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add3~17 .extended_lut = "off";
defparam \v1|Add3~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y78_N14
dffeas \v1|yt[4] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add3~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\v1|video|end_of_active_frame~q ),
	.ena(\v1|yt[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|yt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|yt[4] .is_wysiwyg = "true";
defparam \v1|yt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N15
cyclonev_lcell_comb \v1|Add3~9 (
// Equation(s):
// \v1|Add3~9_sumout  = SUM(( \v1|yt [5] ) + ( GND ) + ( \v1|Add3~18  ))
// \v1|Add3~10  = CARRY(( \v1|yt [5] ) + ( GND ) + ( \v1|Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|yt [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add3~9_sumout ),
	.cout(\v1|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add3~9 .extended_lut = "off";
defparam \v1|Add3~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y78_N16
dffeas \v1|yt[5] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add3~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\v1|video|end_of_active_frame~q ),
	.ena(\v1|yt[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|yt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|yt[5] .is_wysiwyg = "true";
defparam \v1|yt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N18
cyclonev_lcell_comb \v1|Add3~13 (
// Equation(s):
// \v1|Add3~13_sumout  = SUM(( \v1|yt [6] ) + ( GND ) + ( \v1|Add3~10  ))
// \v1|Add3~14  = CARRY(( \v1|yt [6] ) + ( GND ) + ( \v1|Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|yt [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add3~13_sumout ),
	.cout(\v1|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add3~13 .extended_lut = "off";
defparam \v1|Add3~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y78_N19
dffeas \v1|yt[6] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add3~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\v1|video|end_of_active_frame~q ),
	.ena(\v1|yt[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|yt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|yt[6] .is_wysiwyg = "true";
defparam \v1|yt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N21
cyclonev_lcell_comb \v1|Add3~5 (
// Equation(s):
// \v1|Add3~5_sumout  = SUM(( \v1|yt [7] ) + ( GND ) + ( \v1|Add3~14  ))
// \v1|Add3~6  = CARRY(( \v1|yt [7] ) + ( GND ) + ( \v1|Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|yt [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add3~5_sumout ),
	.cout(\v1|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add3~5 .extended_lut = "off";
defparam \v1|Add3~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y78_N22
dffeas \v1|yt[7] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add3~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\v1|video|end_of_active_frame~q ),
	.ena(\v1|yt[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|yt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|yt[7] .is_wysiwyg = "true";
defparam \v1|yt[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N24
cyclonev_lcell_comb \v1|Add3~1 (
// Equation(s):
// \v1|Add3~1_sumout  = SUM(( \v1|yt [8] ) + ( GND ) + ( \v1|Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|yt [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|Add3~1 .extended_lut = "off";
defparam \v1|Add3~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y78_N26
dffeas \v1|yt[8] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add3~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\v1|video|end_of_active_frame~q ),
	.ena(\v1|yt[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|yt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|yt[8] .is_wysiwyg = "true";
defparam \v1|yt[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N30
cyclonev_lcell_comb \v1|LessThan3~0 (
// Equation(s):
// \v1|LessThan3~0_combout  = ( \v1|yt [6] & ( (\v1|yt [7] & (\v1|yt [8] & \v1|yt [5])) ) )

	.dataa(gnd),
	.datab(!\v1|yt [7]),
	.datac(!\v1|yt [8]),
	.datad(!\v1|yt [5]),
	.datae(!\v1|yt [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|LessThan3~0 .extended_lut = "off";
defparam \v1|LessThan3~0 .lut_mask = 64'h0000000300000003;
defparam \v1|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y76_N30
cyclonev_lcell_comb \v1|Add1~33 (
// Equation(s):
// \v1|Add1~33_sumout  = SUM(( \v1|x [0] ) + ( VCC ) + ( !VCC ))
// \v1|Add1~34  = CARRY(( \v1|x [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|x [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add1~33_sumout ),
	.cout(\v1|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add1~33 .extended_lut = "off";
defparam \v1|Add1~33 .lut_mask = 64'h00000000000000FF;
defparam \v1|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N30
cyclonev_lcell_comb \v1|Add0~37 (
// Equation(s):
// \v1|Add0~37_sumout  = SUM(( \v1|xt [0] ) + ( VCC ) + ( !VCC ))
// \v1|Add0~38  = CARRY(( \v1|xt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|xt [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add0~37_sumout ),
	.cout(\v1|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add0~37 .extended_lut = "off";
defparam \v1|Add0~37 .lut_mask = 64'h00000000000000FF;
defparam \v1|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y77_N32
dffeas \v1|xt[0] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|blanking_pulse~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|xt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|xt[0] .is_wysiwyg = "true";
defparam \v1|xt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N33
cyclonev_lcell_comb \v1|Add0~33 (
// Equation(s):
// \v1|Add0~33_sumout  = SUM(( \v1|xt [1] ) + ( GND ) + ( \v1|Add0~38  ))
// \v1|Add0~34  = CARRY(( \v1|xt [1] ) + ( GND ) + ( \v1|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|xt [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add0~33_sumout ),
	.cout(\v1|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add0~33 .extended_lut = "off";
defparam \v1|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y77_N35
dffeas \v1|xt[1] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|blanking_pulse~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|xt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|xt[1] .is_wysiwyg = "true";
defparam \v1|xt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N36
cyclonev_lcell_comb \v1|Add0~29 (
// Equation(s):
// \v1|Add0~29_sumout  = SUM(( \v1|xt [2] ) + ( GND ) + ( \v1|Add0~34  ))
// \v1|Add0~30  = CARRY(( \v1|xt [2] ) + ( GND ) + ( \v1|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|xt [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add0~29_sumout ),
	.cout(\v1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add0~29 .extended_lut = "off";
defparam \v1|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y77_N38
dffeas \v1|xt[2] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|blanking_pulse~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|xt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|xt[2] .is_wysiwyg = "true";
defparam \v1|xt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N39
cyclonev_lcell_comb \v1|Add0~25 (
// Equation(s):
// \v1|Add0~25_sumout  = SUM(( \v1|xt [3] ) + ( GND ) + ( \v1|Add0~30  ))
// \v1|Add0~26  = CARRY(( \v1|xt [3] ) + ( GND ) + ( \v1|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|xt [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add0~25_sumout ),
	.cout(\v1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add0~25 .extended_lut = "off";
defparam \v1|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y77_N41
dffeas \v1|xt[3] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|blanking_pulse~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|xt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|xt[3] .is_wysiwyg = "true";
defparam \v1|xt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N42
cyclonev_lcell_comb \v1|Add0~21 (
// Equation(s):
// \v1|Add0~21_sumout  = SUM(( \v1|xt [4] ) + ( GND ) + ( \v1|Add0~26  ))
// \v1|Add0~22  = CARRY(( \v1|xt [4] ) + ( GND ) + ( \v1|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|xt [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add0~21_sumout ),
	.cout(\v1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add0~21 .extended_lut = "off";
defparam \v1|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y77_N44
dffeas \v1|xt[4] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|blanking_pulse~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|xt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|xt[4] .is_wysiwyg = "true";
defparam \v1|xt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N45
cyclonev_lcell_comb \v1|Add0~17 (
// Equation(s):
// \v1|Add0~17_sumout  = SUM(( \v1|xt [5] ) + ( GND ) + ( \v1|Add0~22  ))
// \v1|Add0~18  = CARRY(( \v1|xt [5] ) + ( GND ) + ( \v1|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|xt [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add0~17_sumout ),
	.cout(\v1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add0~17 .extended_lut = "off";
defparam \v1|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y77_N47
dffeas \v1|xt[5] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|blanking_pulse~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|xt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|xt[5] .is_wysiwyg = "true";
defparam \v1|xt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N48
cyclonev_lcell_comb \v1|Add0~13 (
// Equation(s):
// \v1|Add0~13_sumout  = SUM(( \v1|xt [6] ) + ( GND ) + ( \v1|Add0~18  ))
// \v1|Add0~14  = CARRY(( \v1|xt [6] ) + ( GND ) + ( \v1|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|xt [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add0~13_sumout ),
	.cout(\v1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add0~13 .extended_lut = "off";
defparam \v1|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y77_N50
dffeas \v1|xt[6] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|blanking_pulse~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|xt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|xt[6] .is_wysiwyg = "true";
defparam \v1|xt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N51
cyclonev_lcell_comb \v1|Add0~5 (
// Equation(s):
// \v1|Add0~5_sumout  = SUM(( \v1|xt [7] ) + ( GND ) + ( \v1|Add0~14  ))
// \v1|Add0~6  = CARRY(( \v1|xt [7] ) + ( GND ) + ( \v1|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|xt [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add0~5_sumout ),
	.cout(\v1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add0~5 .extended_lut = "off";
defparam \v1|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y77_N52
dffeas \v1|xt[7] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|blanking_pulse~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|xt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|xt[7] .is_wysiwyg = "true";
defparam \v1|xt[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N54
cyclonev_lcell_comb \v1|Add0~9 (
// Equation(s):
// \v1|Add0~9_sumout  = SUM(( \v1|xt [8] ) + ( GND ) + ( \v1|Add0~6  ))
// \v1|Add0~10  = CARRY(( \v1|xt [8] ) + ( GND ) + ( \v1|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|xt [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add0~9_sumout ),
	.cout(\v1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add0~9 .extended_lut = "off";
defparam \v1|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y77_N55
dffeas \v1|xt[8] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|blanking_pulse~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|xt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|xt[8] .is_wysiwyg = "true";
defparam \v1|xt[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N57
cyclonev_lcell_comb \v1|Add0~1 (
// Equation(s):
// \v1|Add0~1_sumout  = SUM(( \v1|xt [9] ) + ( GND ) + ( \v1|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|xt [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|Add0~1 .extended_lut = "off";
defparam \v1|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y77_N58
dffeas \v1|xt[9] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|blanking_pulse~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|xt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|xt[9] .is_wysiwyg = "true";
defparam \v1|xt[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N27
cyclonev_lcell_comb \v1|x[3]~0 (
// Equation(s):
// \v1|x[3]~0_combout  = ( \v1|xt [7] & ( (\v1|video|blanking_pulse~q ) # (\v1|xt [9]) ) ) # ( !\v1|xt [7] & ( ((\v1|xt [9] & \v1|xt [8])) # (\v1|video|blanking_pulse~q ) ) )

	.dataa(!\v1|xt [9]),
	.datab(gnd),
	.datac(!\v1|xt [8]),
	.datad(!\v1|video|blanking_pulse~q ),
	.datae(gnd),
	.dataf(!\v1|xt [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|x[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|x[3]~0 .extended_lut = "off";
defparam \v1|x[3]~0 .lut_mask = 64'h05FF05FF55FF55FF;
defparam \v1|x[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N30
cyclonev_lcell_comb \v1|Add2~29 (
// Equation(s):
// \v1|Add2~29_sumout  = SUM(( \v1|xd [0] ) + ( VCC ) + ( !VCC ))
// \v1|Add2~30  = CARRY(( \v1|xd [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|xd [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add2~29_sumout ),
	.cout(\v1|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add2~29 .extended_lut = "off";
defparam \v1|Add2~29 .lut_mask = 64'h00000000000000FF;
defparam \v1|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y77_N32
dffeas \v1|xd[0] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add2~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|x[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|xd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|xd[0] .is_wysiwyg = "true";
defparam \v1|xd[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N33
cyclonev_lcell_comb \v1|Add2~33 (
// Equation(s):
// \v1|Add2~33_sumout  = SUM(( \v1|xd [1] ) + ( GND ) + ( \v1|Add2~30  ))
// \v1|Add2~34  = CARRY(( \v1|xd [1] ) + ( GND ) + ( \v1|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|xd [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add2~33_sumout ),
	.cout(\v1|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add2~33 .extended_lut = "off";
defparam \v1|Add2~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y77_N35
dffeas \v1|xd[1] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add2~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|x[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|xd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|xd[1] .is_wysiwyg = "true";
defparam \v1|xd[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N36
cyclonev_lcell_comb \v1|Add2~37 (
// Equation(s):
// \v1|Add2~37_sumout  = SUM(( \v1|xd [2] ) + ( GND ) + ( \v1|Add2~34  ))
// \v1|Add2~38  = CARRY(( \v1|xd [2] ) + ( GND ) + ( \v1|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|xd [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add2~37_sumout ),
	.cout(\v1|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add2~37 .extended_lut = "off";
defparam \v1|Add2~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y77_N38
dffeas \v1|xd[2] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add2~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|x[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|xd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|xd[2] .is_wysiwyg = "true";
defparam \v1|xd[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N39
cyclonev_lcell_comb \v1|Add2~5 (
// Equation(s):
// \v1|Add2~5_sumout  = SUM(( \v1|xd [3] ) + ( GND ) + ( \v1|Add2~38  ))
// \v1|Add2~6  = CARRY(( \v1|xd [3] ) + ( GND ) + ( \v1|Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|xd [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add2~5_sumout ),
	.cout(\v1|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add2~5 .extended_lut = "off";
defparam \v1|Add2~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y77_N40
dffeas \v1|xd[3] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|x[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|xd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|xd[3] .is_wysiwyg = "true";
defparam \v1|xd[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N42
cyclonev_lcell_comb \v1|Add2~9 (
// Equation(s):
// \v1|Add2~9_sumout  = SUM(( \v1|xd [4] ) + ( GND ) + ( \v1|Add2~6  ))
// \v1|Add2~10  = CARRY(( \v1|xd [4] ) + ( GND ) + ( \v1|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|xd [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add2~9_sumout ),
	.cout(\v1|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add2~9 .extended_lut = "off";
defparam \v1|Add2~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y77_N43
dffeas \v1|xd[4] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|x[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|xd [4]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|xd[4] .is_wysiwyg = "true";
defparam \v1|xd[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N45
cyclonev_lcell_comb \v1|Add2~13 (
// Equation(s):
// \v1|Add2~13_sumout  = SUM(( \v1|xd [5] ) + ( GND ) + ( \v1|Add2~10  ))
// \v1|Add2~14  = CARRY(( \v1|xd [5] ) + ( GND ) + ( \v1|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|xd [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add2~13_sumout ),
	.cout(\v1|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add2~13 .extended_lut = "off";
defparam \v1|Add2~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y77_N46
dffeas \v1|xd[5] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|x[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|xd [5]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|xd[5] .is_wysiwyg = "true";
defparam \v1|xd[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N48
cyclonev_lcell_comb \v1|Add2~17 (
// Equation(s):
// \v1|Add2~17_sumout  = SUM(( \v1|xd [6] ) + ( GND ) + ( \v1|Add2~14  ))
// \v1|Add2~18  = CARRY(( \v1|xd [6] ) + ( GND ) + ( \v1|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|xd [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add2~17_sumout ),
	.cout(\v1|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add2~17 .extended_lut = "off";
defparam \v1|Add2~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y77_N50
dffeas \v1|xd[6] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|x[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|xd [6]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|xd[6] .is_wysiwyg = "true";
defparam \v1|xd[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N51
cyclonev_lcell_comb \v1|Add2~21 (
// Equation(s):
// \v1|Add2~21_sumout  = SUM(( \v1|xd [7] ) + ( GND ) + ( \v1|Add2~18  ))
// \v1|Add2~22  = CARRY(( \v1|xd [7] ) + ( GND ) + ( \v1|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|xd [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add2~21_sumout ),
	.cout(\v1|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add2~21 .extended_lut = "off";
defparam \v1|Add2~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y77_N53
dffeas \v1|xd[7] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|x[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|xd [7]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|xd[7] .is_wysiwyg = "true";
defparam \v1|xd[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N54
cyclonev_lcell_comb \v1|Add2~1 (
// Equation(s):
// \v1|Add2~1_sumout  = SUM(( \v1|xd [8] ) + ( GND ) + ( \v1|Add2~22  ))
// \v1|Add2~2  = CARRY(( \v1|xd [8] ) + ( GND ) + ( \v1|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|xd [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add2~1_sumout ),
	.cout(\v1|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add2~1 .extended_lut = "off";
defparam \v1|Add2~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y77_N56
dffeas \v1|xd[8] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|x[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|xd [8]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|xd[8] .is_wysiwyg = "true";
defparam \v1|xd[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N57
cyclonev_lcell_comb \v1|Add2~25 (
// Equation(s):
// \v1|Add2~25_sumout  = SUM(( \v1|xd [9] ) + ( GND ) + ( \v1|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|xd [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add2~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|Add2~25 .extended_lut = "off";
defparam \v1|Add2~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y77_N59
dffeas \v1|xd[9] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|x[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|xd [9]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|xd[9] .is_wysiwyg = "true";
defparam \v1|xd[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N24
cyclonev_lcell_comb \v1|Equal0~1 (
// Equation(s):
// \v1|Equal0~1_combout  = ( !\v1|xd [1] & ( (!\v1|xd [0] & (!\v1|xd [2] & !\v1|xd [9])) ) )

	.dataa(gnd),
	.datab(!\v1|xd [0]),
	.datac(!\v1|xd [2]),
	.datad(!\v1|xd [9]),
	.datae(gnd),
	.dataf(!\v1|xd [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|Equal0~1 .extended_lut = "off";
defparam \v1|Equal0~1 .lut_mask = 64'hC000C00000000000;
defparam \v1|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N15
cyclonev_lcell_comb \v1|LessThan1~0 (
// Equation(s):
// \v1|LessThan1~0_combout  = ( \v1|xt [7] & ( \v1|xt [9] ) ) # ( !\v1|xt [7] & ( (\v1|xt [8] & \v1|xt [9]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\v1|xt [8]),
	.datad(!\v1|xt [9]),
	.datae(gnd),
	.dataf(!\v1|xt [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|LessThan1~0 .extended_lut = "off";
defparam \v1|LessThan1~0 .lut_mask = 64'h000F000F00FF00FF;
defparam \v1|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N12
cyclonev_lcell_comb \v1|Equal0~0 (
// Equation(s):
// \v1|Equal0~0_combout  = ( !\v1|xd [5] & ( (!\v1|xd [6] & (!\v1|xd [3] & (!\v1|xd [7] & !\v1|xd [4]))) ) )

	.dataa(!\v1|xd [6]),
	.datab(!\v1|xd [3]),
	.datac(!\v1|xd [7]),
	.datad(!\v1|xd [4]),
	.datae(gnd),
	.dataf(!\v1|xd [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|Equal0~0 .extended_lut = "off";
defparam \v1|Equal0~0 .lut_mask = 64'h8000800000000000;
defparam \v1|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N18
cyclonev_lcell_comb \v1|x[3]~1 (
// Equation(s):
// \v1|x[3]~1_combout  = ( \v1|Equal0~0_combout  & ( (((\v1|Equal0~1_combout  & !\v1|xd [8])) # (\v1|video|blanking_pulse~q )) # (\v1|LessThan1~0_combout ) ) ) # ( !\v1|Equal0~0_combout  & ( (\v1|video|blanking_pulse~q ) # (\v1|LessThan1~0_combout ) ) )

	.dataa(!\v1|Equal0~1_combout ),
	.datab(!\v1|LessThan1~0_combout ),
	.datac(!\v1|video|blanking_pulse~q ),
	.datad(!\v1|xd [8]),
	.datae(gnd),
	.dataf(!\v1|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|x[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|x[3]~1 .extended_lut = "off";
defparam \v1|x[3]~1 .lut_mask = 64'h3F3F3F3F7F3F7F3F;
defparam \v1|x[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y76_N32
dffeas \v1|x[0] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|x[3]~0_combout ),
	.sload(gnd),
	.ena(\v1|x[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|x[0] .is_wysiwyg = "true";
defparam \v1|x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y76_N33
cyclonev_lcell_comb \v1|Add1~37 (
// Equation(s):
// \v1|Add1~37_sumout  = SUM(( \v1|x [1] ) + ( GND ) + ( \v1|Add1~34  ))
// \v1|Add1~38  = CARRY(( \v1|x [1] ) + ( GND ) + ( \v1|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|x [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add1~37_sumout ),
	.cout(\v1|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add1~37 .extended_lut = "off";
defparam \v1|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y76_N34
dffeas \v1|x[1] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|x[3]~0_combout ),
	.sload(gnd),
	.ena(\v1|x[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|x[1] .is_wysiwyg = "true";
defparam \v1|x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y76_N36
cyclonev_lcell_comb \v1|Add1~29 (
// Equation(s):
// \v1|Add1~29_sumout  = SUM(( \v1|x [2] ) + ( GND ) + ( \v1|Add1~38  ))
// \v1|Add1~30  = CARRY(( \v1|x [2] ) + ( GND ) + ( \v1|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|x [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add1~29_sumout ),
	.cout(\v1|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add1~29 .extended_lut = "off";
defparam \v1|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y76_N37
dffeas \v1|x[2] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|x[3]~0_combout ),
	.sload(gnd),
	.ena(\v1|x[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|x[2] .is_wysiwyg = "true";
defparam \v1|x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y76_N39
cyclonev_lcell_comb \v1|Add1~25 (
// Equation(s):
// \v1|Add1~25_sumout  = SUM(( \v1|x [3] ) + ( GND ) + ( \v1|Add1~30  ))
// \v1|Add1~26  = CARRY(( \v1|x [3] ) + ( GND ) + ( \v1|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|x [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add1~25_sumout ),
	.cout(\v1|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add1~25 .extended_lut = "off";
defparam \v1|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y76_N40
dffeas \v1|x[3] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|x[3]~0_combout ),
	.sload(gnd),
	.ena(\v1|x[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|x[3] .is_wysiwyg = "true";
defparam \v1|x[3] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G4
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X23_Y76_N0
cyclonev_lcell_comb \v1|Add4~21 (
// Equation(s):
// \v1|Add4~21_sumout  = SUM(( \v1|y [0] ) + ( VCC ) + ( !VCC ))
// \v1|Add4~22  = CARRY(( \v1|y [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|y [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add4~21_sumout ),
	.cout(\v1|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add4~21 .extended_lut = "off";
defparam \v1|Add4~21 .lut_mask = 64'h00000000000000FF;
defparam \v1|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N51
cyclonev_lcell_comb \v1|y[0]~0 (
// Equation(s):
// \v1|y[0]~0_combout  = ( \v1|yt [8] & ( ((\v1|yt [7] & (\v1|yt [5] & \v1|yt [6]))) # (\v1|video|end_of_active_frame~q ) ) ) # ( !\v1|yt [8] & ( \v1|video|end_of_active_frame~q  ) )

	.dataa(!\v1|video|end_of_active_frame~q ),
	.datab(!\v1|yt [7]),
	.datac(!\v1|yt [5]),
	.datad(!\v1|yt [6]),
	.datae(gnd),
	.dataf(!\v1|yt [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|y[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|y[0]~0 .extended_lut = "off";
defparam \v1|y[0]~0 .lut_mask = 64'h5555555555575557;
defparam \v1|y[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N0
cyclonev_lcell_comb \v1|Add5~5 (
// Equation(s):
// \v1|Add5~5_sumout  = SUM(( \v1|yd [0] ) + ( VCC ) + ( !VCC ))
// \v1|Add5~6  = CARRY(( \v1|yd [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|yd [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add5~5_sumout ),
	.cout(\v1|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add5~5 .extended_lut = "off";
defparam \v1|Add5~5 .lut_mask = 64'h00000000000000FF;
defparam \v1|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N3
cyclonev_lcell_comb \v1|Add5~9 (
// Equation(s):
// \v1|Add5~9_sumout  = SUM(( \v1|yd [1] ) + ( GND ) + ( \v1|Add5~6  ))
// \v1|Add5~10  = CARRY(( \v1|yd [1] ) + ( GND ) + ( \v1|Add5~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|yd [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add5~9_sumout ),
	.cout(\v1|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add5~9 .extended_lut = "off";
defparam \v1|Add5~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N6
cyclonev_lcell_comb \v1|Add5~13 (
// Equation(s):
// \v1|Add5~13_sumout  = SUM(( \v1|yd [2] ) + ( GND ) + ( \v1|Add5~10  ))
// \v1|Add5~14  = CARRY(( \v1|yd [2] ) + ( GND ) + ( \v1|Add5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|yd [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add5~13_sumout ),
	.cout(\v1|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add5~13 .extended_lut = "off";
defparam \v1|Add5~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y78_N8
dffeas \v1|yd[2] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add5~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|yd[4]~0_combout ),
	.sload(gnd),
	.ena(\v1|yt[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|yd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|yd[2] .is_wysiwyg = "true";
defparam \v1|yd[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N9
cyclonev_lcell_comb \v1|Add5~17 (
// Equation(s):
// \v1|Add5~17_sumout  = SUM(( \v1|yd [3] ) + ( GND ) + ( \v1|Add5~14  ))
// \v1|Add5~18  = CARRY(( \v1|yd [3] ) + ( GND ) + ( \v1|Add5~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|yd [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add5~17_sumout ),
	.cout(\v1|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add5~17 .extended_lut = "off";
defparam \v1|Add5~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y78_N10
dffeas \v1|yd[3] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add5~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|yd[4]~0_combout ),
	.sload(gnd),
	.ena(\v1|yt[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|yd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|yd[3] .is_wysiwyg = "true";
defparam \v1|yd[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N12
cyclonev_lcell_comb \v1|Add5~1 (
// Equation(s):
// \v1|Add5~1_sumout  = SUM(( \v1|yd [4] ) + ( GND ) + ( \v1|Add5~18  ))
// \v1|Add5~2  = CARRY(( \v1|yd [4] ) + ( GND ) + ( \v1|Add5~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|yd [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add5~1_sumout ),
	.cout(\v1|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add5~1 .extended_lut = "off";
defparam \v1|Add5~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y78_N14
dffeas \v1|yd[4] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add5~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|yd[4]~0_combout ),
	.sload(gnd),
	.ena(\v1|yt[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|yd [4]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|yd[4] .is_wysiwyg = "true";
defparam \v1|yd[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N15
cyclonev_lcell_comb \v1|Add5~21 (
// Equation(s):
// \v1|Add5~21_sumout  = SUM(( \v1|yd [5] ) + ( GND ) + ( \v1|Add5~2  ))
// \v1|Add5~22  = CARRY(( \v1|yd [5] ) + ( GND ) + ( \v1|Add5~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|yd [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add5~21_sumout ),
	.cout(\v1|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add5~21 .extended_lut = "off";
defparam \v1|Add5~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y78_N17
dffeas \v1|yd[5] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add5~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|yd[4]~0_combout ),
	.sload(gnd),
	.ena(\v1|yt[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|yd [5]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|yd[5] .is_wysiwyg = "true";
defparam \v1|yd[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N18
cyclonev_lcell_comb \v1|Add5~25 (
// Equation(s):
// \v1|Add5~25_sumout  = SUM(( \v1|yd [6] ) + ( GND ) + ( \v1|Add5~22  ))
// \v1|Add5~26  = CARRY(( \v1|yd [6] ) + ( GND ) + ( \v1|Add5~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|yd [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add5~25_sumout ),
	.cout(\v1|Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add5~25 .extended_lut = "off";
defparam \v1|Add5~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y78_N20
dffeas \v1|yd[6] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add5~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|yd[4]~0_combout ),
	.sload(gnd),
	.ena(\v1|yt[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|yd [6]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|yd[6] .is_wysiwyg = "true";
defparam \v1|yd[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N21
cyclonev_lcell_comb \v1|Add5~29 (
// Equation(s):
// \v1|Add5~29_sumout  = SUM(( \v1|yd [7] ) + ( GND ) + ( \v1|Add5~26  ))
// \v1|Add5~30  = CARRY(( \v1|yd [7] ) + ( GND ) + ( \v1|Add5~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|yd [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add5~29_sumout ),
	.cout(\v1|Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add5~29 .extended_lut = "off";
defparam \v1|Add5~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y78_N23
dffeas \v1|yd[7] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add5~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|yd[4]~0_combout ),
	.sload(gnd),
	.ena(\v1|yt[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|yd [7]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|yd[7] .is_wysiwyg = "true";
defparam \v1|yd[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N24
cyclonev_lcell_comb \v1|Add5~33 (
// Equation(s):
// \v1|Add5~33_sumout  = SUM(( \v1|yd [8] ) + ( GND ) + ( \v1|Add5~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|yd [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add5~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|Add5~33 .extended_lut = "off";
defparam \v1|Add5~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add5~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y78_N26
dffeas \v1|yd[8] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add5~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|yd[4]~0_combout ),
	.sload(gnd),
	.ena(\v1|yt[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|yd [8]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|yd[8] .is_wysiwyg = "true";
defparam \v1|yd[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N48
cyclonev_lcell_comb \v1|Equal1~1 (
// Equation(s):
// \v1|Equal1~1_combout  = ( !\v1|yd [7] & ( !\v1|yd [6] & ( !\v1|yd [8] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\v1|yd [8]),
	.datad(gnd),
	.datae(!\v1|yd [7]),
	.dataf(!\v1|yd [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|Equal1~1 .extended_lut = "off";
defparam \v1|Equal1~1 .lut_mask = 64'hF0F0000000000000;
defparam \v1|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N48
cyclonev_lcell_comb \v1|yd[4]~0 (
// Equation(s):
// \v1|yd[4]~0_combout  = ( \v1|LessThan3~0_combout  ) # ( !\v1|LessThan3~0_combout  & ( ((\v1|Equal1~1_combout  & \v1|Equal1~0_combout )) # (\v1|video|end_of_active_frame~q ) ) )

	.dataa(!\v1|video|end_of_active_frame~q ),
	.datab(gnd),
	.datac(!\v1|Equal1~1_combout ),
	.datad(!\v1|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\v1|LessThan3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|yd[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|yd[4]~0 .extended_lut = "off";
defparam \v1|yd[4]~0 .lut_mask = 64'h555F555FFFFFFFFF;
defparam \v1|yd[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y78_N2
dffeas \v1|yd[0] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add5~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|yd[4]~0_combout ),
	.sload(gnd),
	.ena(\v1|yt[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|yd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|yd[0] .is_wysiwyg = "true";
defparam \v1|yd[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y78_N5
dffeas \v1|yd[1] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add5~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|yd[4]~0_combout ),
	.sload(gnd),
	.ena(\v1|yt[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|yd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|yd[1] .is_wysiwyg = "true";
defparam \v1|yd[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N42
cyclonev_lcell_comb \v1|Equal1~0 (
// Equation(s):
// \v1|Equal1~0_combout  = ( !\v1|yd [0] & ( !\v1|yd [4] & ( (!\v1|yd [1] & (!\v1|yd [5] & (!\v1|yd [3] & !\v1|yd [2]))) ) ) )

	.dataa(!\v1|yd [1]),
	.datab(!\v1|yd [5]),
	.datac(!\v1|yd [3]),
	.datad(!\v1|yd [2]),
	.datae(!\v1|yd [0]),
	.dataf(!\v1|yd [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|Equal1~0 .extended_lut = "off";
defparam \v1|Equal1~0 .lut_mask = 64'h8000000000000000;
defparam \v1|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N54
cyclonev_lcell_comb \v1|y[0]~1 (
// Equation(s):
// \v1|y[0]~1_combout  = ( \v1|Equal1~1_combout  & ( \v1|LessThan3~0_combout  & ( ((\v1|video|blanking_pulse~q  & \v1|read_enable_last~q )) # (\v1|video|end_of_active_frame~q ) ) ) ) # ( !\v1|Equal1~1_combout  & ( \v1|LessThan3~0_combout  & ( 
// ((\v1|video|blanking_pulse~q  & \v1|read_enable_last~q )) # (\v1|video|end_of_active_frame~q ) ) ) ) # ( \v1|Equal1~1_combout  & ( !\v1|LessThan3~0_combout  & ( ((\v1|video|blanking_pulse~q  & (\v1|Equal1~0_combout  & \v1|read_enable_last~q ))) # 
// (\v1|video|end_of_active_frame~q ) ) ) ) # ( !\v1|Equal1~1_combout  & ( !\v1|LessThan3~0_combout  & ( \v1|video|end_of_active_frame~q  ) ) )

	.dataa(!\v1|video|blanking_pulse~q ),
	.datab(!\v1|Equal1~0_combout ),
	.datac(!\v1|video|end_of_active_frame~q ),
	.datad(!\v1|read_enable_last~q ),
	.datae(!\v1|Equal1~1_combout ),
	.dataf(!\v1|LessThan3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|y[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|y[0]~1 .extended_lut = "off";
defparam \v1|y[0]~1 .lut_mask = 64'h0F0F0F1F0F5F0F5F;
defparam \v1|y[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y76_N1
dffeas \v1|y[0] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add4~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|y[0]~0_combout ),
	.sload(gnd),
	.ena(\v1|y[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|y[0] .is_wysiwyg = "true";
defparam \v1|y[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y76_N3
cyclonev_lcell_comb \v1|Add4~25 (
// Equation(s):
// \v1|Add4~25_sumout  = SUM(( \v1|y [1] ) + ( GND ) + ( \v1|Add4~22  ))
// \v1|Add4~26  = CARRY(( \v1|y [1] ) + ( GND ) + ( \v1|Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|y [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add4~25_sumout ),
	.cout(\v1|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add4~25 .extended_lut = "off";
defparam \v1|Add4~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y76_N4
dffeas \v1|y[1] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add4~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|y[0]~0_combout ),
	.sload(gnd),
	.ena(\v1|y[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|y[1] .is_wysiwyg = "true";
defparam \v1|y[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y76_N6
cyclonev_lcell_comb \v1|Add4~29 (
// Equation(s):
// \v1|Add4~29_sumout  = SUM(( \v1|y [2] ) + ( GND ) + ( \v1|Add4~26  ))
// \v1|Add4~30  = CARRY(( \v1|y [2] ) + ( GND ) + ( \v1|Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|y [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add4~29_sumout ),
	.cout(\v1|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add4~29 .extended_lut = "off";
defparam \v1|Add4~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y76_N7
dffeas \v1|y[2] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add4~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|y[0]~0_combout ),
	.sload(gnd),
	.ena(\v1|y[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|y[2] .is_wysiwyg = "true";
defparam \v1|y[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y76_N9
cyclonev_lcell_comb \v1|Add4~33 (
// Equation(s):
// \v1|Add4~33_sumout  = SUM(( \v1|y [3] ) + ( GND ) + ( \v1|Add4~30  ))
// \v1|Add4~34  = CARRY(( \v1|y [3] ) + ( GND ) + ( \v1|Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|y [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add4~33_sumout ),
	.cout(\v1|Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add4~33 .extended_lut = "off";
defparam \v1|Add4~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y76_N10
dffeas \v1|y[3] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add4~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|y[0]~0_combout ),
	.sload(gnd),
	.ena(\v1|y[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|y[3] .is_wysiwyg = "true";
defparam \v1|y[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y76_N0
cyclonev_ram_block \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(40'b0000000000000000000000000000000000000000),
	.portaaddr({\v1|y [3],\v1|y [2],\v1|y [1],\v1|y [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr(4'b0000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_c|dot|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0 .init_file = "dot.mif";
defparam \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "VGA_Ctrl:vga_c|dot_ROM:dot|altsyncram:altsyncram_component|altsyncram_1rf1:auto_generated|ALTSYNCRAM";
defparam \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \vga_c|dot|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "0000000000A4930000009249000000C925000000A4933000009249380000C9253C0000A4937C018092497C03C0C9257C0180A4933C00009249380000C925300000A4930000009249000000FFFF000000";
// synopsys translate_on

// Location: MLABCELL_X15_Y76_N24
cyclonev_lcell_comb \vga_c|Mux2~3 (
// Equation(s):
// \vga_c|Mux2~3_combout  = ( \vga_c|dot|altsyncram_component|auto_generated|q_a [3] & ( \vga_c|dot|altsyncram_component|auto_generated|q_a [2] & ( (!\v1|x [1]) # ((!\v1|x [0] & ((\vga_c|dot|altsyncram_component|auto_generated|q_a [1]))) # (\v1|x [0] & 
// (\vga_c|dot|altsyncram_component|auto_generated|q_a [0]))) ) ) ) # ( !\vga_c|dot|altsyncram_component|auto_generated|q_a [3] & ( \vga_c|dot|altsyncram_component|auto_generated|q_a [2] & ( (!\v1|x [0] & (((\vga_c|dot|altsyncram_component|auto_generated|q_a 
// [1] & \v1|x [1])))) # (\v1|x [0] & (((!\v1|x [1])) # (\vga_c|dot|altsyncram_component|auto_generated|q_a [0]))) ) ) ) # ( \vga_c|dot|altsyncram_component|auto_generated|q_a [3] & ( !\vga_c|dot|altsyncram_component|auto_generated|q_a [2] & ( (!\v1|x [0] & 
// (((!\v1|x [1]) # (\vga_c|dot|altsyncram_component|auto_generated|q_a [1])))) # (\v1|x [0] & (\vga_c|dot|altsyncram_component|auto_generated|q_a [0] & ((\v1|x [1])))) ) ) ) # ( !\vga_c|dot|altsyncram_component|auto_generated|q_a [3] & ( 
// !\vga_c|dot|altsyncram_component|auto_generated|q_a [2] & ( (\v1|x [1] & ((!\v1|x [0] & ((\vga_c|dot|altsyncram_component|auto_generated|q_a [1]))) # (\v1|x [0] & (\vga_c|dot|altsyncram_component|auto_generated|q_a [0])))) ) ) )

	.dataa(!\vga_c|dot|altsyncram_component|auto_generated|q_a [0]),
	.datab(!\vga_c|dot|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\v1|x [0]),
	.datad(!\v1|x [1]),
	.datae(!\vga_c|dot|altsyncram_component|auto_generated|q_a [3]),
	.dataf(!\vga_c|dot|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_c|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_c|Mux2~3 .extended_lut = "off";
defparam \vga_c|Mux2~3 .lut_mask = 64'h0035F0350F35FF35;
defparam \vga_c|Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y76_N42
cyclonev_lcell_comb \vga_c|Mux2~1 (
// Equation(s):
// \vga_c|Mux2~1_combout  = ( \vga_c|dot|altsyncram_component|auto_generated|q_a [11] & ( \v1|x [0] & ( (!\v1|x [1] & ((\vga_c|dot|altsyncram_component|auto_generated|q_a [10]))) # (\v1|x [1] & (\vga_c|dot|altsyncram_component|auto_generated|q_a [8])) ) ) ) 
// # ( !\vga_c|dot|altsyncram_component|auto_generated|q_a [11] & ( \v1|x [0] & ( (!\v1|x [1] & ((\vga_c|dot|altsyncram_component|auto_generated|q_a [10]))) # (\v1|x [1] & (\vga_c|dot|altsyncram_component|auto_generated|q_a [8])) ) ) ) # ( 
// \vga_c|dot|altsyncram_component|auto_generated|q_a [11] & ( !\v1|x [0] & ( (!\v1|x [1]) # (\vga_c|dot|altsyncram_component|auto_generated|q_a [9]) ) ) ) # ( !\vga_c|dot|altsyncram_component|auto_generated|q_a [11] & ( !\v1|x [0] & ( 
// (\vga_c|dot|altsyncram_component|auto_generated|q_a [9] & \v1|x [1]) ) ) )

	.dataa(!\vga_c|dot|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\vga_c|dot|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\vga_c|dot|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\v1|x [1]),
	.datae(!\vga_c|dot|altsyncram_component|auto_generated|q_a [11]),
	.dataf(!\v1|x [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_c|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_c|Mux2~1 .extended_lut = "off";
defparam \vga_c|Mux2~1 .lut_mask = 64'h0033FF330F550F55;
defparam \vga_c|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y76_N6
cyclonev_lcell_comb \vga_c|Mux2~0 (
// Equation(s):
// \vga_c|Mux2~0_combout  = ( \vga_c|dot|altsyncram_component|auto_generated|q_a [15] & ( \v1|x [0] & ( (!\v1|x [1] & (\vga_c|dot|altsyncram_component|auto_generated|q_a [14])) # (\v1|x [1] & ((\vga_c|dot|altsyncram_component|auto_generated|q_a [12]))) ) ) ) 
// # ( !\vga_c|dot|altsyncram_component|auto_generated|q_a [15] & ( \v1|x [0] & ( (!\v1|x [1] & (\vga_c|dot|altsyncram_component|auto_generated|q_a [14])) # (\v1|x [1] & ((\vga_c|dot|altsyncram_component|auto_generated|q_a [12]))) ) ) ) # ( 
// \vga_c|dot|altsyncram_component|auto_generated|q_a [15] & ( !\v1|x [0] & ( (!\v1|x [1]) # (\vga_c|dot|altsyncram_component|auto_generated|q_a [13]) ) ) ) # ( !\vga_c|dot|altsyncram_component|auto_generated|q_a [15] & ( !\v1|x [0] & ( 
// (\vga_c|dot|altsyncram_component|auto_generated|q_a [13] & \v1|x [1]) ) ) )

	.dataa(!\vga_c|dot|altsyncram_component|auto_generated|q_a [14]),
	.datab(!\vga_c|dot|altsyncram_component|auto_generated|q_a [12]),
	.datac(!\vga_c|dot|altsyncram_component|auto_generated|q_a [13]),
	.datad(!\v1|x [1]),
	.datae(!\vga_c|dot|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\v1|x [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_c|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_c|Mux2~0 .extended_lut = "off";
defparam \vga_c|Mux2~0 .lut_mask = 64'h000FFF0F55335533;
defparam \vga_c|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y76_N18
cyclonev_lcell_comb \vga_c|Mux2~2 (
// Equation(s):
// \vga_c|Mux2~2_combout  = ( \vga_c|dot|altsyncram_component|auto_generated|q_a [7] & ( \v1|x [0] & ( (!\v1|x [1] & (\vga_c|dot|altsyncram_component|auto_generated|q_a [6])) # (\v1|x [1] & ((\vga_c|dot|altsyncram_component|auto_generated|q_a [4]))) ) ) ) # 
// ( !\vga_c|dot|altsyncram_component|auto_generated|q_a [7] & ( \v1|x [0] & ( (!\v1|x [1] & (\vga_c|dot|altsyncram_component|auto_generated|q_a [6])) # (\v1|x [1] & ((\vga_c|dot|altsyncram_component|auto_generated|q_a [4]))) ) ) ) # ( 
// \vga_c|dot|altsyncram_component|auto_generated|q_a [7] & ( !\v1|x [0] & ( (!\v1|x [1]) # (\vga_c|dot|altsyncram_component|auto_generated|q_a [5]) ) ) ) # ( !\vga_c|dot|altsyncram_component|auto_generated|q_a [7] & ( !\v1|x [0] & ( 
// (\vga_c|dot|altsyncram_component|auto_generated|q_a [5] & \v1|x [1]) ) ) )

	.dataa(!\vga_c|dot|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\vga_c|dot|altsyncram_component|auto_generated|q_a [5]),
	.datac(!\vga_c|dot|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\v1|x [1]),
	.datae(!\vga_c|dot|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\v1|x [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_c|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_c|Mux2~2 .extended_lut = "off";
defparam \vga_c|Mux2~2 .lut_mask = 64'h0033FF33550F550F;
defparam \vga_c|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y76_N30
cyclonev_lcell_comb \vga_c|Mux2~4 (
// Equation(s):
// \vga_c|Mux2~4_combout  = ( \vga_c|Mux2~0_combout  & ( \vga_c|Mux2~2_combout  & ( (!\v1|x [2]) # ((!\v1|x [3] & ((\vga_c|Mux2~1_combout ))) # (\v1|x [3] & (\vga_c|Mux2~3_combout ))) ) ) ) # ( !\vga_c|Mux2~0_combout  & ( \vga_c|Mux2~2_combout  & ( (!\v1|x 
// [2] & (\v1|x [3])) # (\v1|x [2] & ((!\v1|x [3] & ((\vga_c|Mux2~1_combout ))) # (\v1|x [3] & (\vga_c|Mux2~3_combout )))) ) ) ) # ( \vga_c|Mux2~0_combout  & ( !\vga_c|Mux2~2_combout  & ( (!\v1|x [2] & (!\v1|x [3])) # (\v1|x [2] & ((!\v1|x [3] & 
// ((\vga_c|Mux2~1_combout ))) # (\v1|x [3] & (\vga_c|Mux2~3_combout )))) ) ) ) # ( !\vga_c|Mux2~0_combout  & ( !\vga_c|Mux2~2_combout  & ( (\v1|x [2] & ((!\v1|x [3] & ((\vga_c|Mux2~1_combout ))) # (\v1|x [3] & (\vga_c|Mux2~3_combout )))) ) ) )

	.dataa(!\v1|x [2]),
	.datab(!\v1|x [3]),
	.datac(!\vga_c|Mux2~3_combout ),
	.datad(!\vga_c|Mux2~1_combout ),
	.datae(!\vga_c|Mux2~0_combout ),
	.dataf(!\vga_c|Mux2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_c|Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_c|Mux2~4 .extended_lut = "off";
defparam \vga_c|Mux2~4 .lut_mask = 64'h014589CD2367ABEF;
defparam \vga_c|Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y76_N0
cyclonev_lcell_comb \vga_c|Mux3~2 (
// Equation(s):
// \vga_c|Mux3~2_combout  = ( \vga_c|pill|altsyncram_component|auto_generated|q_a [9] & ( \vga_c|pill|altsyncram_component|auto_generated|q_a [13] & ( (!\v1|x [3]) # ((!\v1|x [2] & (\vga_c|pill|altsyncram_component|auto_generated|q_a [5])) # (\v1|x [2] & 
// ((\vga_c|pill|altsyncram_component|auto_generated|q_a [1])))) ) ) ) # ( !\vga_c|pill|altsyncram_component|auto_generated|q_a [9] & ( \vga_c|pill|altsyncram_component|auto_generated|q_a [13] & ( (!\v1|x [2] & (((!\v1|x [3])) # 
// (\vga_c|pill|altsyncram_component|auto_generated|q_a [5]))) # (\v1|x [2] & (((\vga_c|pill|altsyncram_component|auto_generated|q_a [1] & \v1|x [3])))) ) ) ) # ( \vga_c|pill|altsyncram_component|auto_generated|q_a [9] & ( 
// !\vga_c|pill|altsyncram_component|auto_generated|q_a [13] & ( (!\v1|x [2] & (\vga_c|pill|altsyncram_component|auto_generated|q_a [5] & ((\v1|x [3])))) # (\v1|x [2] & (((!\v1|x [3]) # (\vga_c|pill|altsyncram_component|auto_generated|q_a [1])))) ) ) ) # ( 
// !\vga_c|pill|altsyncram_component|auto_generated|q_a [9] & ( !\vga_c|pill|altsyncram_component|auto_generated|q_a [13] & ( (\v1|x [3] & ((!\v1|x [2] & (\vga_c|pill|altsyncram_component|auto_generated|q_a [5])) # (\v1|x [2] & 
// ((\vga_c|pill|altsyncram_component|auto_generated|q_a [1]))))) ) ) )

	.dataa(!\v1|x [2]),
	.datab(!\vga_c|pill|altsyncram_component|auto_generated|q_a [5]),
	.datac(!\vga_c|pill|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\v1|x [3]),
	.datae(!\vga_c|pill|altsyncram_component|auto_generated|q_a [9]),
	.dataf(!\vga_c|pill|altsyncram_component|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_c|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_c|Mux3~2 .extended_lut = "off";
defparam \vga_c|Mux3~2 .lut_mask = 64'h00275527AA27FF27;
defparam \vga_c|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y76_N0
cyclonev_lcell_comb \vga_c|Mux3~3 (
// Equation(s):
// \vga_c|Mux3~3_combout  = ( \vga_c|pill|altsyncram_component|auto_generated|q_a [4] & ( \v1|x [3] & ( (!\v1|x [2]) # (\vga_c|pill|altsyncram_component|auto_generated|q_a [0]) ) ) ) # ( !\vga_c|pill|altsyncram_component|auto_generated|q_a [4] & ( \v1|x [3] 
// & ( (\vga_c|pill|altsyncram_component|auto_generated|q_a [0] & \v1|x [2]) ) ) ) # ( \vga_c|pill|altsyncram_component|auto_generated|q_a [4] & ( !\v1|x [3] & ( (!\v1|x [2] & ((\vga_c|pill|altsyncram_component|auto_generated|q_a [12]))) # (\v1|x [2] & 
// (\vga_c|pill|altsyncram_component|auto_generated|q_a [8])) ) ) ) # ( !\vga_c|pill|altsyncram_component|auto_generated|q_a [4] & ( !\v1|x [3] & ( (!\v1|x [2] & ((\vga_c|pill|altsyncram_component|auto_generated|q_a [12]))) # (\v1|x [2] & 
// (\vga_c|pill|altsyncram_component|auto_generated|q_a [8])) ) ) )

	.dataa(!\vga_c|pill|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\vga_c|pill|altsyncram_component|auto_generated|q_a [12]),
	.datac(!\vga_c|pill|altsyncram_component|auto_generated|q_a [0]),
	.datad(!\v1|x [2]),
	.datae(!\vga_c|pill|altsyncram_component|auto_generated|q_a [4]),
	.dataf(!\v1|x [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_c|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_c|Mux3~3 .extended_lut = "off";
defparam \vga_c|Mux3~3 .lut_mask = 64'h33553355000FFF0F;
defparam \vga_c|Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y74_N0
cyclonev_ram_block \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(40'b0000000000000000000000000000000000000000),
	.portaaddr({\v1|y [3],\v1|y [2],\v1|y [1],\v1|y [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr(4'b0000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0 .init_file = "ghost_R.mif";
defparam \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "VGA_Ctrl:vga_c|ghost_R_ROM:ghost_r|altsyncram:altsyncram_component|altsyncram_g8g1:auto_generated|ALTSYNCRAM";
defparam \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \vga_c|ghost_r|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "0000008C310007E0DE7B001FF8FFFF003FFCFFFF0C7FFEFFFF1CFFFEFFFF3CFFE0FFFF3EFE00FFFF3EFE00FFFF3EFFE0F1E33CFFFEF1E31C7FFEFFFF0C3FFCFFFF001FF87FFE0007E00FF00000000000";
// synopsys translate_on

// Location: MLABCELL_X15_Y74_N0
cyclonev_lcell_comb \vga_c|Mux3~0 (
// Equation(s):
// \vga_c|Mux3~0_combout  = ( \vga_c|pill|altsyncram_component|auto_generated|q_a [11] & ( \vga_c|pill|altsyncram_component|auto_generated|q_a [15] & ( (!\v1|x [3]) # ((!\v1|x [2] & (\vga_c|pill|altsyncram_component|auto_generated|q_a [7])) # (\v1|x [2] & 
// ((\vga_c|pill|altsyncram_component|auto_generated|q_a [3])))) ) ) ) # ( !\vga_c|pill|altsyncram_component|auto_generated|q_a [11] & ( \vga_c|pill|altsyncram_component|auto_generated|q_a [15] & ( (!\v1|x [2] & (((!\v1|x [3])) # 
// (\vga_c|pill|altsyncram_component|auto_generated|q_a [7]))) # (\v1|x [2] & (((\v1|x [3] & \vga_c|pill|altsyncram_component|auto_generated|q_a [3])))) ) ) ) # ( \vga_c|pill|altsyncram_component|auto_generated|q_a [11] & ( 
// !\vga_c|pill|altsyncram_component|auto_generated|q_a [15] & ( (!\v1|x [2] & (\vga_c|pill|altsyncram_component|auto_generated|q_a [7] & (\v1|x [3]))) # (\v1|x [2] & (((!\v1|x [3]) # (\vga_c|pill|altsyncram_component|auto_generated|q_a [3])))) ) ) ) # ( 
// !\vga_c|pill|altsyncram_component|auto_generated|q_a [11] & ( !\vga_c|pill|altsyncram_component|auto_generated|q_a [15] & ( (\v1|x [3] & ((!\v1|x [2] & (\vga_c|pill|altsyncram_component|auto_generated|q_a [7])) # (\v1|x [2] & 
// ((\vga_c|pill|altsyncram_component|auto_generated|q_a [3]))))) ) ) )

	.dataa(!\vga_c|pill|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\v1|x [2]),
	.datac(!\v1|x [3]),
	.datad(!\vga_c|pill|altsyncram_component|auto_generated|q_a [3]),
	.datae(!\vga_c|pill|altsyncram_component|auto_generated|q_a [11]),
	.dataf(!\vga_c|pill|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_c|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_c|Mux3~0 .extended_lut = "off";
defparam \vga_c|Mux3~0 .lut_mask = 64'h04073437C4C7F4F7;
defparam \vga_c|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y74_N6
cyclonev_lcell_comb \vga_c|Mux3~1 (
// Equation(s):
// \vga_c|Mux3~1_combout  = ( \vga_c|pill|altsyncram_component|auto_generated|q_a [10] & ( \vga_c|pill|altsyncram_component|auto_generated|q_a [14] & ( (!\v1|x [3]) # ((!\v1|x [2] & (\vga_c|pill|altsyncram_component|auto_generated|q_a [6])) # (\v1|x [2] & 
// ((\vga_c|pill|altsyncram_component|auto_generated|q_a [2])))) ) ) ) # ( !\vga_c|pill|altsyncram_component|auto_generated|q_a [10] & ( \vga_c|pill|altsyncram_component|auto_generated|q_a [14] & ( (!\v1|x [3] & (((!\v1|x [2])))) # (\v1|x [3] & ((!\v1|x [2] 
// & (\vga_c|pill|altsyncram_component|auto_generated|q_a [6])) # (\v1|x [2] & ((\vga_c|pill|altsyncram_component|auto_generated|q_a [2]))))) ) ) ) # ( \vga_c|pill|altsyncram_component|auto_generated|q_a [10] & ( 
// !\vga_c|pill|altsyncram_component|auto_generated|q_a [14] & ( (!\v1|x [3] & (((\v1|x [2])))) # (\v1|x [3] & ((!\v1|x [2] & (\vga_c|pill|altsyncram_component|auto_generated|q_a [6])) # (\v1|x [2] & ((\vga_c|pill|altsyncram_component|auto_generated|q_a 
// [2]))))) ) ) ) # ( !\vga_c|pill|altsyncram_component|auto_generated|q_a [10] & ( !\vga_c|pill|altsyncram_component|auto_generated|q_a [14] & ( (\v1|x [3] & ((!\v1|x [2] & (\vga_c|pill|altsyncram_component|auto_generated|q_a [6])) # (\v1|x [2] & 
// ((\vga_c|pill|altsyncram_component|auto_generated|q_a [2]))))) ) ) )

	.dataa(!\vga_c|pill|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\vga_c|pill|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\v1|x [3]),
	.datad(!\v1|x [2]),
	.datae(!\vga_c|pill|altsyncram_component|auto_generated|q_a [10]),
	.dataf(!\vga_c|pill|altsyncram_component|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_c|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_c|Mux3~1 .extended_lut = "off";
defparam \vga_c|Mux3~1 .lut_mask = 64'h050305F3F503F5F3;
defparam \vga_c|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y74_N12
cyclonev_lcell_comb \vga_c|Mux3~4 (
// Equation(s):
// \vga_c|Mux3~4_combout  = ( \vga_c|Mux3~0_combout  & ( \vga_c|Mux3~1_combout  & ( (!\v1|x [1]) # ((!\v1|x [0] & (\vga_c|Mux3~2_combout )) # (\v1|x [0] & ((\vga_c|Mux3~3_combout )))) ) ) ) # ( !\vga_c|Mux3~0_combout  & ( \vga_c|Mux3~1_combout  & ( (!\v1|x 
// [1] & (((\v1|x [0])))) # (\v1|x [1] & ((!\v1|x [0] & (\vga_c|Mux3~2_combout )) # (\v1|x [0] & ((\vga_c|Mux3~3_combout ))))) ) ) ) # ( \vga_c|Mux3~0_combout  & ( !\vga_c|Mux3~1_combout  & ( (!\v1|x [1] & (((!\v1|x [0])))) # (\v1|x [1] & ((!\v1|x [0] & 
// (\vga_c|Mux3~2_combout )) # (\v1|x [0] & ((\vga_c|Mux3~3_combout ))))) ) ) ) # ( !\vga_c|Mux3~0_combout  & ( !\vga_c|Mux3~1_combout  & ( (\v1|x [1] & ((!\v1|x [0] & (\vga_c|Mux3~2_combout )) # (\v1|x [0] & ((\vga_c|Mux3~3_combout ))))) ) ) )

	.dataa(!\v1|x [1]),
	.datab(!\vga_c|Mux3~2_combout ),
	.datac(!\v1|x [0]),
	.datad(!\vga_c|Mux3~3_combout ),
	.datae(!\vga_c|Mux3~0_combout ),
	.dataf(!\vga_c|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_c|Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_c|Mux3~4 .extended_lut = "off";
defparam \vga_c|Mux3~4 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \vga_c|Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N30
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y76_N12
cyclonev_lcell_comb \v1|Add4~1 (
// Equation(s):
// \v1|Add4~1_sumout  = SUM(( \v1|y [4] ) + ( GND ) + ( \v1|Add4~34  ))
// \v1|Add4~2  = CARRY(( \v1|y [4] ) + ( GND ) + ( \v1|Add4~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|y [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add4~1_sumout ),
	.cout(\v1|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add4~1 .extended_lut = "off";
defparam \v1|Add4~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y76_N13
dffeas \v1|y[4] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add4~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|y[0]~0_combout ),
	.sload(gnd),
	.ena(\v1|y[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|y[4] .is_wysiwyg = "true";
defparam \v1|y[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y76_N15
cyclonev_lcell_comb \v1|Add4~5 (
// Equation(s):
// \v1|Add4~5_sumout  = SUM(( \v1|y [5] ) + ( GND ) + ( \v1|Add4~2  ))
// \v1|Add4~6  = CARRY(( \v1|y [5] ) + ( GND ) + ( \v1|Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|y [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add4~5_sumout ),
	.cout(\v1|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add4~5 .extended_lut = "off";
defparam \v1|Add4~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y76_N16
dffeas \v1|y[5] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add4~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|y[0]~0_combout ),
	.sload(gnd),
	.ena(\v1|y[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|y[5] .is_wysiwyg = "true";
defparam \v1|y[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y76_N18
cyclonev_lcell_comb \v1|Add4~9 (
// Equation(s):
// \v1|Add4~9_sumout  = SUM(( \v1|y [6] ) + ( GND ) + ( \v1|Add4~6  ))
// \v1|Add4~10  = CARRY(( \v1|y [6] ) + ( GND ) + ( \v1|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|y [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add4~9_sumout ),
	.cout(\v1|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add4~9 .extended_lut = "off";
defparam \v1|Add4~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y76_N19
dffeas \v1|y[6] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add4~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|y[0]~0_combout ),
	.sload(gnd),
	.ena(\v1|y[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|y[6] .is_wysiwyg = "true";
defparam \v1|y[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y76_N21
cyclonev_lcell_comb \v1|Add4~13 (
// Equation(s):
// \v1|Add4~13_sumout  = SUM(( \v1|y [7] ) + ( GND ) + ( \v1|Add4~10  ))
// \v1|Add4~14  = CARRY(( \v1|y [7] ) + ( GND ) + ( \v1|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|y [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add4~13_sumout ),
	.cout(\v1|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add4~13 .extended_lut = "off";
defparam \v1|Add4~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y76_N22
dffeas \v1|y[7] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add4~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|y[0]~0_combout ),
	.sload(gnd),
	.ena(\v1|y[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|y[7] .is_wysiwyg = "true";
defparam \v1|y[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y76_N24
cyclonev_lcell_comb \v1|Add4~17 (
// Equation(s):
// \v1|Add4~17_sumout  = SUM(( \v1|y [8] ) + ( GND ) + ( \v1|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|y [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add4~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|Add4~17 .extended_lut = "off";
defparam \v1|Add4~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y76_N25
dffeas \v1|y[8] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add4~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|y[0]~0_combout ),
	.sload(gnd),
	.ena(\v1|y[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|y[8] .is_wysiwyg = "true";
defparam \v1|y[8] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y78_N0
cyclonev_ram_block \m|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,
\~GND~combout ,\~GND~combout }),
	.portaaddr({\v1|y [8],\v1|y [7],\v1|y [6],\v1|y [5],\v1|y [4]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,
\~GND~combout ,\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\m|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \m|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \m|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \m|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../map.mif";
defparam \m|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \m|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "map_RAM:m|altsyncram:altsyncram_component|altsyncram_1hp2:auto_generated|ALTSYNCRAM";
defparam \m|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \m|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "bidir_dual_port";
defparam \m|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \m|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 5;
defparam \m|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \m|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \m|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \m|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 20;
defparam \m|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \m|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \m|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 31;
defparam \m|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 30;
defparam \m|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 160;
defparam \m|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \m|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \m|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \m|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 5;
defparam \m|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_in_clock = "clock0";
defparam \m|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \m|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \m|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 20;
defparam \m|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \m|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \m|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 31;
defparam \m|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 30;
defparam \m|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 160;
defparam \m|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \m|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \m|altsyncram_component|auto_generated|ram_block1a8 .port_b_write_enable_clock = "clock0";
defparam \m|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \m|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "0000000000FFFFC00004FFDB8FFDB8FFDB8FFDB804180B5FFCB5FFC30000F7DB8F7DB800180F5FFCF400CF5FFCF581C01000F5E7CF400CF7DBCF418C05FF0F5FF800000F7DB8F7DB8F7DB800184FFFFC";
// synopsys translate_on

// Location: LABCELL_X22_Y76_N42
cyclonev_lcell_comb \v1|Add1~21 (
// Equation(s):
// \v1|Add1~21_sumout  = SUM(( \v1|x [4] ) + ( GND ) + ( \v1|Add1~26  ))
// \v1|Add1~22  = CARRY(( \v1|x [4] ) + ( GND ) + ( \v1|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|x [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add1~21_sumout ),
	.cout(\v1|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add1~21 .extended_lut = "off";
defparam \v1|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y76_N44
dffeas \v1|x[4] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|x[3]~0_combout ),
	.sload(gnd),
	.ena(\v1|x[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|x[4] .is_wysiwyg = "true";
defparam \v1|x[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y76_N45
cyclonev_lcell_comb \v1|Add1~17 (
// Equation(s):
// \v1|Add1~17_sumout  = SUM(( \v1|x [5] ) + ( GND ) + ( \v1|Add1~22  ))
// \v1|Add1~18  = CARRY(( \v1|x [5] ) + ( GND ) + ( \v1|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|x [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add1~17_sumout ),
	.cout(\v1|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add1~17 .extended_lut = "off";
defparam \v1|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y76_N46
dffeas \v1|x[5] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|x[3]~0_combout ),
	.sload(gnd),
	.ena(\v1|x[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|x[5] .is_wysiwyg = "true";
defparam \v1|x[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y76_N48
cyclonev_lcell_comb \v1|Add1~13 (
// Equation(s):
// \v1|Add1~13_sumout  = SUM(( \v1|x [6] ) + ( GND ) + ( \v1|Add1~18  ))
// \v1|Add1~14  = CARRY(( \v1|x [6] ) + ( GND ) + ( \v1|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|x [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add1~13_sumout ),
	.cout(\v1|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add1~13 .extended_lut = "off";
defparam \v1|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y76_N49
dffeas \v1|x[6] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|x[3]~0_combout ),
	.sload(gnd),
	.ena(\v1|x[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|x[6] .is_wysiwyg = "true";
defparam \v1|x[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y76_N51
cyclonev_lcell_comb \v1|Add1~9 (
// Equation(s):
// \v1|Add1~9_sumout  = SUM(( \v1|x [7] ) + ( GND ) + ( \v1|Add1~14  ))
// \v1|Add1~10  = CARRY(( \v1|x [7] ) + ( GND ) + ( \v1|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|x [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add1~9_sumout ),
	.cout(\v1|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add1~9 .extended_lut = "off";
defparam \v1|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y76_N52
dffeas \v1|x[7] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|x[3]~0_combout ),
	.sload(gnd),
	.ena(\v1|x[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|x[7] .is_wysiwyg = "true";
defparam \v1|x[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N6
cyclonev_lcell_comb \Mux0~3 (
// Equation(s):
// \Mux0~3_combout  = ( \m|altsyncram_component|auto_generated|q_a [120] & ( \v1|x [7] & ( (!\v1|x [5]) # (\m|altsyncram_component|auto_generated|q_a [112]) ) ) ) # ( !\m|altsyncram_component|auto_generated|q_a [120] & ( \v1|x [7] & ( 
// (\m|altsyncram_component|auto_generated|q_a [112] & \v1|x [5]) ) ) ) # ( \m|altsyncram_component|auto_generated|q_a [120] & ( !\v1|x [7] & ( (!\v1|x [5] & (\m|altsyncram_component|auto_generated|q_a [88])) # (\v1|x [5] & 
// ((\m|altsyncram_component|auto_generated|q_a [80]))) ) ) ) # ( !\m|altsyncram_component|auto_generated|q_a [120] & ( !\v1|x [7] & ( (!\v1|x [5] & (\m|altsyncram_component|auto_generated|q_a [88])) # (\v1|x [5] & 
// ((\m|altsyncram_component|auto_generated|q_a [80]))) ) ) )

	.dataa(!\m|altsyncram_component|auto_generated|q_a [88]),
	.datab(!\m|altsyncram_component|auto_generated|q_a [112]),
	.datac(!\v1|x [5]),
	.datad(!\m|altsyncram_component|auto_generated|q_a [80]),
	.datae(!\m|altsyncram_component|auto_generated|q_a [120]),
	.dataf(!\v1|x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~3 .extended_lut = "off";
defparam \Mux0~3 .lut_mask = 64'h505F505F0303F3F3;
defparam \Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N12
cyclonev_lcell_comb \Mux0~4 (
// Equation(s):
// \Mux0~4_combout  = ( \v1|x [5] & ( \m|altsyncram_component|auto_generated|q_a [100] & ( (\m|altsyncram_component|auto_generated|q_a [68]) # (\v1|x [7]) ) ) ) # ( !\v1|x [5] & ( \m|altsyncram_component|auto_generated|q_a [100] & ( (!\v1|x [7] & 
// (\m|altsyncram_component|auto_generated|q_a [76])) # (\v1|x [7] & ((\m|altsyncram_component|auto_generated|q_a [108]))) ) ) ) # ( \v1|x [5] & ( !\m|altsyncram_component|auto_generated|q_a [100] & ( (!\v1|x [7] & \m|altsyncram_component|auto_generated|q_a 
// [68]) ) ) ) # ( !\v1|x [5] & ( !\m|altsyncram_component|auto_generated|q_a [100] & ( (!\v1|x [7] & (\m|altsyncram_component|auto_generated|q_a [76])) # (\v1|x [7] & ((\m|altsyncram_component|auto_generated|q_a [108]))) ) ) )

	.dataa(!\m|altsyncram_component|auto_generated|q_a [76]),
	.datab(!\m|altsyncram_component|auto_generated|q_a [108]),
	.datac(!\v1|x [7]),
	.datad(!\m|altsyncram_component|auto_generated|q_a [68]),
	.datae(!\v1|x [5]),
	.dataf(!\m|altsyncram_component|auto_generated|q_a [100]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~4 .extended_lut = "off";
defparam \Mux0~4 .lut_mask = 64'h535300F053530FFF;
defparam \Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N48
cyclonev_lcell_comb \Mux0~5 (
// Equation(s):
// \Mux0~5_combout  = ( \m|altsyncram_component|auto_generated|q_a [96] & ( \v1|x [7] & ( (\m|altsyncram_component|auto_generated|q_a [104]) # (\v1|x [5]) ) ) ) # ( !\m|altsyncram_component|auto_generated|q_a [96] & ( \v1|x [7] & ( (!\v1|x [5] & 
// \m|altsyncram_component|auto_generated|q_a [104]) ) ) ) # ( \m|altsyncram_component|auto_generated|q_a [96] & ( !\v1|x [7] & ( (!\v1|x [5] & ((\m|altsyncram_component|auto_generated|q_a [72]))) # (\v1|x [5] & (\m|altsyncram_component|auto_generated|q_a 
// [64])) ) ) ) # ( !\m|altsyncram_component|auto_generated|q_a [96] & ( !\v1|x [7] & ( (!\v1|x [5] & ((\m|altsyncram_component|auto_generated|q_a [72]))) # (\v1|x [5] & (\m|altsyncram_component|auto_generated|q_a [64])) ) ) )

	.dataa(!\m|altsyncram_component|auto_generated|q_a [64]),
	.datab(!\m|altsyncram_component|auto_generated|q_a [72]),
	.datac(!\v1|x [5]),
	.datad(!\m|altsyncram_component|auto_generated|q_a [104]),
	.datae(!\m|altsyncram_component|auto_generated|q_a [96]),
	.dataf(!\v1|x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~5 .extended_lut = "off";
defparam \Mux0~5 .lut_mask = 64'h3535353500F00FFF;
defparam \Mux0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N30
cyclonev_lcell_comb \Mux0~2 (
// Equation(s):
// \Mux0~2_combout  = ( \m|altsyncram_component|auto_generated|q_a [116] & ( \v1|x [7] & ( (\v1|x [5]) # (\m|altsyncram_component|auto_generated|q_a [124]) ) ) ) # ( !\m|altsyncram_component|auto_generated|q_a [116] & ( \v1|x [7] & ( 
// (\m|altsyncram_component|auto_generated|q_a [124] & !\v1|x [5]) ) ) ) # ( \m|altsyncram_component|auto_generated|q_a [116] & ( !\v1|x [7] & ( (!\v1|x [5] & (\m|altsyncram_component|auto_generated|q_a [92])) # (\v1|x [5] & 
// ((\m|altsyncram_component|auto_generated|q_a [84]))) ) ) ) # ( !\m|altsyncram_component|auto_generated|q_a [116] & ( !\v1|x [7] & ( (!\v1|x [5] & (\m|altsyncram_component|auto_generated|q_a [92])) # (\v1|x [5] & 
// ((\m|altsyncram_component|auto_generated|q_a [84]))) ) ) )

	.dataa(!\m|altsyncram_component|auto_generated|q_a [92]),
	.datab(!\m|altsyncram_component|auto_generated|q_a [124]),
	.datac(!\v1|x [5]),
	.datad(!\m|altsyncram_component|auto_generated|q_a [84]),
	.datae(!\m|altsyncram_component|auto_generated|q_a [116]),
	.dataf(!\v1|x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~2 .extended_lut = "off";
defparam \Mux0~2 .lut_mask = 64'h505F505F30303F3F;
defparam \Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N24
cyclonev_lcell_comb \Mux0~6 (
// Equation(s):
// \Mux0~6_combout  = ( \v1|x [4] & ( \Mux0~2_combout  & ( (!\v1|x [6] & (\Mux0~3_combout )) # (\v1|x [6] & ((\Mux0~5_combout ))) ) ) ) # ( !\v1|x [4] & ( \Mux0~2_combout  & ( (!\v1|x [6]) # (\Mux0~4_combout ) ) ) ) # ( \v1|x [4] & ( !\Mux0~2_combout  & ( 
// (!\v1|x [6] & (\Mux0~3_combout )) # (\v1|x [6] & ((\Mux0~5_combout ))) ) ) ) # ( !\v1|x [4] & ( !\Mux0~2_combout  & ( (\Mux0~4_combout  & \v1|x [6]) ) ) )

	.dataa(!\Mux0~3_combout ),
	.datab(!\Mux0~4_combout ),
	.datac(!\Mux0~5_combout ),
	.datad(!\v1|x [6]),
	.datae(!\v1|x [4]),
	.dataf(!\Mux0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~6 .extended_lut = "off";
defparam \Mux0~6 .lut_mask = 64'h0033550FFF33550F;
defparam \Mux0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y76_N54
cyclonev_lcell_comb \v1|Add1~5 (
// Equation(s):
// \v1|Add1~5_sumout  = SUM(( \v1|x [8] ) + ( GND ) + ( \v1|Add1~10  ))
// \v1|Add1~6  = CARRY(( \v1|x [8] ) + ( GND ) + ( \v1|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|x [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add1~5_sumout ),
	.cout(\v1|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add1~5 .extended_lut = "off";
defparam \v1|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y76_N55
dffeas \v1|x[8] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|x[3]~0_combout ),
	.sload(gnd),
	.ena(\v1|x[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|x[8] .is_wysiwyg = "true";
defparam \v1|x[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y76_N57
cyclonev_lcell_comb \v1|Add1~1 (
// Equation(s):
// \v1|Add1~1_sumout  = SUM(( \v1|x [9] ) + ( GND ) + ( \v1|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|x [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|Add1~1 .extended_lut = "off";
defparam \v1|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y76_N58
dffeas \v1|x[9] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|x[3]~0_combout ),
	.sload(gnd),
	.ena(\v1|x[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|x[9] .is_wysiwyg = "true";
defparam \v1|x[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N33
cyclonev_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = ( \v1|x [8] & ( (!\v1|x [9] & !\v1|x [7]) ) ) # ( !\v1|x [8] & ( (!\v1|x [9] & \v1|x [7]) ) )

	.dataa(!\v1|x [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|x [7]),
	.datae(!\v1|x [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~0 .extended_lut = "off";
defparam \Mux0~0 .lut_mask = 64'h00AAAA0000AAAA00;
defparam \Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N33
cyclonev_lcell_comb \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = ( \v1|x [9] & ( (!\v1|x [8] & !\v1|x [7]) ) ) # ( !\v1|x [9] & ( (\v1|x [8] & \v1|x [7]) ) )

	.dataa(!\v1|x [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|x [7]),
	.datae(!\v1|x [9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~1 .extended_lut = "off";
defparam \Mux0~1 .lut_mask = 64'h0055AA000055AA00;
defparam \Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y75_N0
cyclonev_ram_block \m|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,
\~GND~combout ,\~GND~combout }),
	.portaaddr({\v1|y [8],\v1|y [7],\v1|y [6],\v1|y [5],\v1|y [4]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,
\~GND~combout ,\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\m|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \m|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \m|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \m|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../map.mif";
defparam \m|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \m|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "map_RAM:m|altsyncram:altsyncram_component|altsyncram_1hp2:auto_generated|ALTSYNCRAM";
defparam \m|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \m|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \m|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \m|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \m|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \m|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \m|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \m|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \m|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \m|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \m|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \m|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30;
defparam \m|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 160;
defparam \m|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \m|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \m|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \m|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \m|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock0";
defparam \m|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \m|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \m|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \m|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \m|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \m|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \m|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30;
defparam \m|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 160;
defparam \m|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \m|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \m|altsyncram_component|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock0";
defparam \m|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \m|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "000000000007FF80600805FF805FF805FF805FF80420807AD807AD8040C805EF805EF80400807AF8072F807AF807AF80480807AF8072F807EF8072F804A0805AF80400805EF805EF805EF80600807FF8";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N0
cyclonev_lcell_comb \Mux0~13 (
// Equation(s):
// \Mux0~13_combout  = ( \v1|x [5] & ( \v1|x [4] & ( \m|altsyncram_component|auto_generated|q_a [144] ) ) ) # ( !\v1|x [5] & ( \v1|x [4] & ( \m|altsyncram_component|auto_generated|q_a [152] ) ) ) # ( \v1|x [5] & ( !\v1|x [4] & ( 
// \m|altsyncram_component|auto_generated|q_a [148] ) ) ) # ( !\v1|x [5] & ( !\v1|x [4] & ( \m|altsyncram_component|auto_generated|q_a [156] ) ) )

	.dataa(!\m|altsyncram_component|auto_generated|q_a [152]),
	.datab(!\m|altsyncram_component|auto_generated|q_a [144]),
	.datac(!\m|altsyncram_component|auto_generated|q_a [156]),
	.datad(!\m|altsyncram_component|auto_generated|q_a [148]),
	.datae(!\v1|x [5]),
	.dataf(!\v1|x [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~13 .extended_lut = "off";
defparam \Mux0~13 .lut_mask = 64'h0F0F00FF55553333;
defparam \Mux0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y75_N9
cyclonev_lcell_comb \Mux0~14 (
// Equation(s):
// \Mux0~14_combout  = ( \v1|x [5] & ( \m|altsyncram_component|auto_generated|q_a [128] & ( (\m|altsyncram_component|auto_generated|q_a [132]) # (\v1|x [4]) ) ) ) # ( !\v1|x [5] & ( \m|altsyncram_component|auto_generated|q_a [128] & ( (!\v1|x [4] & 
// (\m|altsyncram_component|auto_generated|q_a [140])) # (\v1|x [4] & ((\m|altsyncram_component|auto_generated|q_a [136]))) ) ) ) # ( \v1|x [5] & ( !\m|altsyncram_component|auto_generated|q_a [128] & ( (!\v1|x [4] & \m|altsyncram_component|auto_generated|q_a 
// [132]) ) ) ) # ( !\v1|x [5] & ( !\m|altsyncram_component|auto_generated|q_a [128] & ( (!\v1|x [4] & (\m|altsyncram_component|auto_generated|q_a [140])) # (\v1|x [4] & ((\m|altsyncram_component|auto_generated|q_a [136]))) ) ) )

	.dataa(!\m|altsyncram_component|auto_generated|q_a [140]),
	.datab(!\m|altsyncram_component|auto_generated|q_a [136]),
	.datac(!\v1|x [4]),
	.datad(!\m|altsyncram_component|auto_generated|q_a [132]),
	.datae(!\v1|x [5]),
	.dataf(!\m|altsyncram_component|auto_generated|q_a [128]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~14 .extended_lut = "off";
defparam \Mux0~14 .lut_mask = 64'h535300F053530FFF;
defparam \Mux0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N39
cyclonev_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = ( !\v1|x [9] & ( (!\v1|x [8] & (!\v1|x [6] & !\v1|x [7])) ) )

	.dataa(!\v1|x [8]),
	.datab(!\v1|x [6]),
	.datac(gnd),
	.datad(!\v1|x [7]),
	.datae(!\v1|x [9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~0 .extended_lut = "off";
defparam \Mux2~0 .lut_mask = 64'h8800000088000000;
defparam \Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N9
cyclonev_lcell_comb \Mux0~12 (
// Equation(s):
// \Mux0~12_combout  = ( \v1|x [6] & ( (!\v1|x [9] & (!\v1|x [7] & !\v1|x [8])) ) )

	.dataa(!\v1|x [9]),
	.datab(gnd),
	.datac(!\v1|x [7]),
	.datad(!\v1|x [8]),
	.datae(gnd),
	.dataf(!\v1|x [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~12 .extended_lut = "off";
defparam \Mux0~12 .lut_mask = 64'h00000000A000A000;
defparam \Mux0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N42
cyclonev_lcell_comb \Mux0~15 (
// Equation(s):
// \Mux0~15_combout  = ( \Mux2~0_combout  & ( \Mux0~12_combout  & ( (\Mux0~14_combout ) # (\Mux0~13_combout ) ) ) ) # ( !\Mux2~0_combout  & ( \Mux0~12_combout  & ( \Mux0~14_combout  ) ) ) # ( \Mux2~0_combout  & ( !\Mux0~12_combout  & ( \Mux0~13_combout  ) ) 
// )

	.dataa(!\Mux0~13_combout ),
	.datab(!\Mux0~14_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Mux2~0_combout ),
	.dataf(!\Mux0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~15 .extended_lut = "off";
defparam \Mux0~15 .lut_mask = 64'h0000555533337777;
defparam \Mux0~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N36
cyclonev_lcell_comb \Mux0~8 (
// Equation(s):
// \Mux0~8_combout  = ( \v1|x [6] & ( \v1|x [4] & ( \m|altsyncram_component|auto_generated|q_a [40] ) ) ) # ( !\v1|x [6] & ( \v1|x [4] & ( \m|altsyncram_component|auto_generated|q_a [56] ) ) ) # ( \v1|x [6] & ( !\v1|x [4] & ( 
// \m|altsyncram_component|auto_generated|q_a [44] ) ) ) # ( !\v1|x [6] & ( !\v1|x [4] & ( \m|altsyncram_component|auto_generated|q_a [60] ) ) )

	.dataa(!\m|altsyncram_component|auto_generated|q_a [60]),
	.datab(!\m|altsyncram_component|auto_generated|q_a [40]),
	.datac(!\m|altsyncram_component|auto_generated|q_a [44]),
	.datad(!\m|altsyncram_component|auto_generated|q_a [56]),
	.datae(!\v1|x [6]),
	.dataf(!\v1|x [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~8 .extended_lut = "off";
defparam \Mux0~8 .lut_mask = 64'h55550F0F00FF3333;
defparam \Mux0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N12
cyclonev_lcell_comb \Mux0~9 (
// Equation(s):
// \Mux0~9_combout  = ( \m|altsyncram_component|auto_generated|q_a [20] & ( \v1|x [4] & ( (!\v1|x [6] & (\m|altsyncram_component|auto_generated|q_a [16])) # (\v1|x [6] & ((\m|altsyncram_component|auto_generated|q_a [0]))) ) ) ) # ( 
// !\m|altsyncram_component|auto_generated|q_a [20] & ( \v1|x [4] & ( (!\v1|x [6] & (\m|altsyncram_component|auto_generated|q_a [16])) # (\v1|x [6] & ((\m|altsyncram_component|auto_generated|q_a [0]))) ) ) ) # ( \m|altsyncram_component|auto_generated|q_a 
// [20] & ( !\v1|x [4] & ( (!\v1|x [6]) # (\m|altsyncram_component|auto_generated|q_a [4]) ) ) ) # ( !\m|altsyncram_component|auto_generated|q_a [20] & ( !\v1|x [4] & ( (\m|altsyncram_component|auto_generated|q_a [4] & \v1|x [6]) ) ) )

	.dataa(!\m|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\m|altsyncram_component|auto_generated|q_a [0]),
	.datac(!\m|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\v1|x [6]),
	.datae(!\m|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\v1|x [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~9 .extended_lut = "off";
defparam \Mux0~9 .lut_mask = 64'h000FFF0F55335533;
defparam \Mux0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N30
cyclonev_lcell_comb \Mux0~7 (
// Equation(s):
// \Mux0~7_combout  = ( \m|altsyncram_component|auto_generated|q_a [28] & ( \v1|x [4] & ( (!\v1|x [6] & ((\m|altsyncram_component|auto_generated|q_a [24]))) # (\v1|x [6] & (\m|altsyncram_component|auto_generated|q_a [8])) ) ) ) # ( 
// !\m|altsyncram_component|auto_generated|q_a [28] & ( \v1|x [4] & ( (!\v1|x [6] & ((\m|altsyncram_component|auto_generated|q_a [24]))) # (\v1|x [6] & (\m|altsyncram_component|auto_generated|q_a [8])) ) ) ) # ( \m|altsyncram_component|auto_generated|q_a 
// [28] & ( !\v1|x [4] & ( (!\v1|x [6]) # (\m|altsyncram_component|auto_generated|q_a [12]) ) ) ) # ( !\m|altsyncram_component|auto_generated|q_a [28] & ( !\v1|x [4] & ( (\m|altsyncram_component|auto_generated|q_a [12] & \v1|x [6]) ) ) )

	.dataa(!\m|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\m|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\m|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\v1|x [6]),
	.datae(!\m|altsyncram_component|auto_generated|q_a [28]),
	.dataf(!\v1|x [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~7 .extended_lut = "off";
defparam \Mux0~7 .lut_mask = 64'h0055FF550F330F33;
defparam \Mux0~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y75_N33
cyclonev_lcell_comb \Mux0~10 (
// Equation(s):
// \Mux0~10_combout  = ( \v1|x [6] & ( \v1|x [4] & ( \m|altsyncram_component|auto_generated|q_a [32] ) ) ) # ( !\v1|x [6] & ( \v1|x [4] & ( \m|altsyncram_component|auto_generated|q_a [48] ) ) ) # ( \v1|x [6] & ( !\v1|x [4] & ( 
// \m|altsyncram_component|auto_generated|q_a [36] ) ) ) # ( !\v1|x [6] & ( !\v1|x [4] & ( \m|altsyncram_component|auto_generated|q_a [52] ) ) )

	.dataa(!\m|altsyncram_component|auto_generated|q_a [36]),
	.datab(!\m|altsyncram_component|auto_generated|q_a [48]),
	.datac(!\m|altsyncram_component|auto_generated|q_a [32]),
	.datad(!\m|altsyncram_component|auto_generated|q_a [52]),
	.datae(!\v1|x [6]),
	.dataf(!\v1|x [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~10 .extended_lut = "off";
defparam \Mux0~10 .lut_mask = 64'h00FF555533330F0F;
defparam \Mux0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N48
cyclonev_lcell_comb \Mux0~11 (
// Equation(s):
// \Mux0~11_combout  = ( \v1|x [5] & ( \v1|x [7] & ( \Mux0~10_combout  ) ) ) # ( !\v1|x [5] & ( \v1|x [7] & ( \Mux0~8_combout  ) ) ) # ( \v1|x [5] & ( !\v1|x [7] & ( \Mux0~9_combout  ) ) ) # ( !\v1|x [5] & ( !\v1|x [7] & ( \Mux0~7_combout  ) ) )

	.dataa(!\Mux0~8_combout ),
	.datab(!\Mux0~9_combout ),
	.datac(!\Mux0~7_combout ),
	.datad(!\Mux0~10_combout ),
	.datae(!\v1|x [5]),
	.dataf(!\v1|x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~11 .extended_lut = "off";
defparam \Mux0~11 .lut_mask = 64'h0F0F3333555500FF;
defparam \Mux0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N18
cyclonev_lcell_comb \Mux0~16 (
// Equation(s):
// \Mux0~16_combout  = ( \Mux0~15_combout  & ( \Mux0~11_combout  ) ) # ( !\Mux0~15_combout  & ( \Mux0~11_combout  & ( ((\Mux0~6_combout  & \Mux0~0_combout )) # (\Mux0~1_combout ) ) ) ) # ( \Mux0~15_combout  & ( !\Mux0~11_combout  ) ) # ( !\Mux0~15_combout  & 
// ( !\Mux0~11_combout  & ( (\Mux0~6_combout  & \Mux0~0_combout ) ) ) )

	.dataa(!\Mux0~6_combout ),
	.datab(!\Mux0~0_combout ),
	.datac(!\Mux0~1_combout ),
	.datad(gnd),
	.datae(!\Mux0~15_combout ),
	.dataf(!\Mux0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~16 .extended_lut = "off";
defparam \Mux0~16 .lut_mask = 64'h1111FFFF1F1FFFFF;
defparam \Mux0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y74_N6
cyclonev_lcell_comb \vga_c|Mux0~1 (
// Equation(s):
// \vga_c|Mux0~1_combout  = ( \vga_c|wall|altsyncram_component|auto_generated|q_a [14] & ( \v1|x [2] & ( (!\v1|x [3] & ((\vga_c|wall|altsyncram_component|auto_generated|q_a [10]))) # (\v1|x [3] & (\vga_c|wall|altsyncram_component|auto_generated|q_a [2])) ) ) 
// ) # ( !\vga_c|wall|altsyncram_component|auto_generated|q_a [14] & ( \v1|x [2] & ( (!\v1|x [3] & ((\vga_c|wall|altsyncram_component|auto_generated|q_a [10]))) # (\v1|x [3] & (\vga_c|wall|altsyncram_component|auto_generated|q_a [2])) ) ) ) # ( 
// \vga_c|wall|altsyncram_component|auto_generated|q_a [14] & ( !\v1|x [2] & ( (!\v1|x [3]) # (\vga_c|wall|altsyncram_component|auto_generated|q_a [6]) ) ) ) # ( !\vga_c|wall|altsyncram_component|auto_generated|q_a [14] & ( !\v1|x [2] & ( 
// (\vga_c|wall|altsyncram_component|auto_generated|q_a [6] & \v1|x [3]) ) ) )

	.dataa(!\vga_c|wall|altsyncram_component|auto_generated|q_a [2]),
	.datab(!\vga_c|wall|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\vga_c|wall|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\v1|x [3]),
	.datae(!\vga_c|wall|altsyncram_component|auto_generated|q_a [14]),
	.dataf(!\v1|x [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_c|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_c|Mux0~1 .extended_lut = "off";
defparam \vga_c|Mux0~1 .lut_mask = 64'h000FFF0F33553355;
defparam \vga_c|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y76_N0
cyclonev_lcell_comb \vga_c|Mux0~3 (
// Equation(s):
// \vga_c|Mux0~3_combout  = ( \v1|x [2] & ( \vga_c|wall|altsyncram_component|auto_generated|q_a [4] & ( (!\v1|x [3] & ((\vga_c|wall|altsyncram_component|auto_generated|q_a [8]))) # (\v1|x [3] & (\vga_c|wall|altsyncram_component|auto_generated|q_a [0])) ) ) ) 
// # ( !\v1|x [2] & ( \vga_c|wall|altsyncram_component|auto_generated|q_a [4] & ( (\v1|x [3]) # (\vga_c|wall|altsyncram_component|auto_generated|q_a [12]) ) ) ) # ( \v1|x [2] & ( !\vga_c|wall|altsyncram_component|auto_generated|q_a [4] & ( (!\v1|x [3] & 
// ((\vga_c|wall|altsyncram_component|auto_generated|q_a [8]))) # (\v1|x [3] & (\vga_c|wall|altsyncram_component|auto_generated|q_a [0])) ) ) ) # ( !\v1|x [2] & ( !\vga_c|wall|altsyncram_component|auto_generated|q_a [4] & ( 
// (\vga_c|wall|altsyncram_component|auto_generated|q_a [12] & !\v1|x [3]) ) ) )

	.dataa(!\vga_c|wall|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\vga_c|wall|altsyncram_component|auto_generated|q_a [0]),
	.datac(!\vga_c|wall|altsyncram_component|auto_generated|q_a [8]),
	.datad(!\v1|x [3]),
	.datae(!\v1|x [2]),
	.dataf(!\vga_c|wall|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_c|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_c|Mux0~3 .extended_lut = "off";
defparam \vga_c|Mux0~3 .lut_mask = 64'h55000F3355FF0F33;
defparam \vga_c|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y74_N27
cyclonev_lcell_comb \vga_c|Mux0~0 (
// Equation(s):
// \vga_c|Mux0~0_combout  = ( \vga_c|wall|altsyncram_component|auto_generated|q_a [11] & ( \v1|x [2] & ( (!\v1|x [3]) # (\vga_c|wall|altsyncram_component|auto_generated|q_a [3]) ) ) ) # ( !\vga_c|wall|altsyncram_component|auto_generated|q_a [11] & ( \v1|x 
// [2] & ( (\vga_c|wall|altsyncram_component|auto_generated|q_a [3] & \v1|x [3]) ) ) ) # ( \vga_c|wall|altsyncram_component|auto_generated|q_a [11] & ( !\v1|x [2] & ( (!\v1|x [3] & ((\vga_c|wall|altsyncram_component|auto_generated|q_a [15]))) # (\v1|x [3] & 
// (\vga_c|wall|altsyncram_component|auto_generated|q_a [7])) ) ) ) # ( !\vga_c|wall|altsyncram_component|auto_generated|q_a [11] & ( !\v1|x [2] & ( (!\v1|x [3] & ((\vga_c|wall|altsyncram_component|auto_generated|q_a [15]))) # (\v1|x [3] & 
// (\vga_c|wall|altsyncram_component|auto_generated|q_a [7])) ) ) )

	.dataa(!\vga_c|wall|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\vga_c|wall|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\vga_c|wall|altsyncram_component|auto_generated|q_a [3]),
	.datad(!\v1|x [3]),
	.datae(!\vga_c|wall|altsyncram_component|auto_generated|q_a [11]),
	.dataf(!\v1|x [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_c|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_c|Mux0~0 .extended_lut = "off";
defparam \vga_c|Mux0~0 .lut_mask = 64'h33553355000FFF0F;
defparam \vga_c|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y74_N30
cyclonev_lcell_comb \vga_c|Mux0~2 (
// Equation(s):
// \vga_c|Mux0~2_combout  = ( \vga_c|wall|altsyncram_component|auto_generated|q_a [1] & ( \v1|x [2] & ( (\v1|x [3]) # (\vga_c|wall|altsyncram_component|auto_generated|q_a [9]) ) ) ) # ( !\vga_c|wall|altsyncram_component|auto_generated|q_a [1] & ( \v1|x [2] & 
// ( (\vga_c|wall|altsyncram_component|auto_generated|q_a [9] & !\v1|x [3]) ) ) ) # ( \vga_c|wall|altsyncram_component|auto_generated|q_a [1] & ( !\v1|x [2] & ( (!\v1|x [3] & (\vga_c|wall|altsyncram_component|auto_generated|q_a [13])) # (\v1|x [3] & 
// ((\vga_c|wall|altsyncram_component|auto_generated|q_a [5]))) ) ) ) # ( !\vga_c|wall|altsyncram_component|auto_generated|q_a [1] & ( !\v1|x [2] & ( (!\v1|x [3] & (\vga_c|wall|altsyncram_component|auto_generated|q_a [13])) # (\v1|x [3] & 
// ((\vga_c|wall|altsyncram_component|auto_generated|q_a [5]))) ) ) )

	.dataa(!\vga_c|wall|altsyncram_component|auto_generated|q_a [9]),
	.datab(!\vga_c|wall|altsyncram_component|auto_generated|q_a [13]),
	.datac(!\vga_c|wall|altsyncram_component|auto_generated|q_a [5]),
	.datad(!\v1|x [3]),
	.datae(!\vga_c|wall|altsyncram_component|auto_generated|q_a [1]),
	.dataf(!\v1|x [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_c|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_c|Mux0~2 .extended_lut = "off";
defparam \vga_c|Mux0~2 .lut_mask = 64'h330F330F550055FF;
defparam \vga_c|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y74_N6
cyclonev_lcell_comb \vga_c|Mux0~4 (
// Equation(s):
// \vga_c|Mux0~4_combout  = ( \vga_c|Mux0~0_combout  & ( \vga_c|Mux0~2_combout  & ( (!\v1|x [0]) # ((!\v1|x [1] & (\vga_c|Mux0~1_combout )) # (\v1|x [1] & ((\vga_c|Mux0~3_combout )))) ) ) ) # ( !\vga_c|Mux0~0_combout  & ( \vga_c|Mux0~2_combout  & ( (!\v1|x 
// [0] & (((\v1|x [1])))) # (\v1|x [0] & ((!\v1|x [1] & (\vga_c|Mux0~1_combout )) # (\v1|x [1] & ((\vga_c|Mux0~3_combout ))))) ) ) ) # ( \vga_c|Mux0~0_combout  & ( !\vga_c|Mux0~2_combout  & ( (!\v1|x [0] & (((!\v1|x [1])))) # (\v1|x [0] & ((!\v1|x [1] & 
// (\vga_c|Mux0~1_combout )) # (\v1|x [1] & ((\vga_c|Mux0~3_combout ))))) ) ) ) # ( !\vga_c|Mux0~0_combout  & ( !\vga_c|Mux0~2_combout  & ( (\v1|x [0] & ((!\v1|x [1] & (\vga_c|Mux0~1_combout )) # (\v1|x [1] & ((\vga_c|Mux0~3_combout ))))) ) ) )

	.dataa(!\v1|x [0]),
	.datab(!\vga_c|Mux0~1_combout ),
	.datac(!\v1|x [1]),
	.datad(!\vga_c|Mux0~3_combout ),
	.datae(!\vga_c|Mux0~0_combout ),
	.dataf(!\vga_c|Mux0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_c|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_c|Mux0~4 .extended_lut = "off";
defparam \vga_c|Mux0~4 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \vga_c|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y79_N0
cyclonev_ram_block \m|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,
\~GND~combout ,\~GND~combout }),
	.portaaddr({\v1|y [8],\v1|y [7],\v1|y [6],\v1|y [5],\v1|y [4]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,
\~GND~combout ,\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\m|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \m|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \m|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \m|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../map.mif";
defparam \m|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \m|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "map_RAM:m|altsyncram:altsyncram_component|altsyncram_1hp2:auto_generated|ALTSYNCRAM";
defparam \m|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \m|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \m|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \m|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 5;
defparam \m|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \m|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \m|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \m|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 20;
defparam \m|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \m|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \m|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 31;
defparam \m|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30;
defparam \m|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 160;
defparam \m|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \m|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \m|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \m|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 5;
defparam \m|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock0";
defparam \m|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \m|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \m|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 20;
defparam \m|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \m|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \m|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 31;
defparam \m|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30;
defparam \m|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 160;
defparam \m|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \m|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \m|altsyncram_component|auto_generated|ram_block1a1 .port_b_write_enable_clock = "clock0";
defparam \m|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \m|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00000000000000003FF00200002000020000200003DF0005200052003F30021000210003FF00050000D000050000500037F00050000D000010000D00035F00250003FF002100021000210003FF000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N0
cyclonev_lcell_comb \Mux1~8 (
// Equation(s):
// \Mux1~8_combout  = ( \m|altsyncram_component|auto_generated|q_a [53] & ( \m|altsyncram_component|auto_generated|q_a [33] & ( (!\v1|x [6] & (((!\v1|x [4]) # (\m|altsyncram_component|auto_generated|q_a [49])))) # (\v1|x [6] & (((\v1|x [4])) # 
// (\m|altsyncram_component|auto_generated|q_a [37]))) ) ) ) # ( !\m|altsyncram_component|auto_generated|q_a [53] & ( \m|altsyncram_component|auto_generated|q_a [33] & ( (!\v1|x [6] & (((\v1|x [4] & \m|altsyncram_component|auto_generated|q_a [49])))) # 
// (\v1|x [6] & (((\v1|x [4])) # (\m|altsyncram_component|auto_generated|q_a [37]))) ) ) ) # ( \m|altsyncram_component|auto_generated|q_a [53] & ( !\m|altsyncram_component|auto_generated|q_a [33] & ( (!\v1|x [6] & (((!\v1|x [4]) # 
// (\m|altsyncram_component|auto_generated|q_a [49])))) # (\v1|x [6] & (\m|altsyncram_component|auto_generated|q_a [37] & (!\v1|x [4]))) ) ) ) # ( !\m|altsyncram_component|auto_generated|q_a [53] & ( !\m|altsyncram_component|auto_generated|q_a [33] & ( 
// (!\v1|x [6] & (((\v1|x [4] & \m|altsyncram_component|auto_generated|q_a [49])))) # (\v1|x [6] & (\m|altsyncram_component|auto_generated|q_a [37] & (!\v1|x [4]))) ) ) )

	.dataa(!\m|altsyncram_component|auto_generated|q_a [37]),
	.datab(!\v1|x [6]),
	.datac(!\v1|x [4]),
	.datad(!\m|altsyncram_component|auto_generated|q_a [49]),
	.datae(!\m|altsyncram_component|auto_generated|q_a [53]),
	.dataf(!\m|altsyncram_component|auto_generated|q_a [33]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~8 .extended_lut = "off";
defparam \Mux1~8 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \Mux1~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N18
cyclonev_lcell_comb \Mux1~6 (
// Equation(s):
// \Mux1~6_combout  = ( \v1|x [4] & ( \m|altsyncram_component|auto_generated|q_a [45] & ( (!\v1|x [6] & ((\m|altsyncram_component|auto_generated|q_a [57]))) # (\v1|x [6] & (\m|altsyncram_component|auto_generated|q_a [41])) ) ) ) # ( !\v1|x [4] & ( 
// \m|altsyncram_component|auto_generated|q_a [45] & ( (\v1|x [6]) # (\m|altsyncram_component|auto_generated|q_a [61]) ) ) ) # ( \v1|x [4] & ( !\m|altsyncram_component|auto_generated|q_a [45] & ( (!\v1|x [6] & ((\m|altsyncram_component|auto_generated|q_a 
// [57]))) # (\v1|x [6] & (\m|altsyncram_component|auto_generated|q_a [41])) ) ) ) # ( !\v1|x [4] & ( !\m|altsyncram_component|auto_generated|q_a [45] & ( (\m|altsyncram_component|auto_generated|q_a [61] & !\v1|x [6]) ) ) )

	.dataa(!\m|altsyncram_component|auto_generated|q_a [41]),
	.datab(!\m|altsyncram_component|auto_generated|q_a [61]),
	.datac(!\m|altsyncram_component|auto_generated|q_a [57]),
	.datad(!\v1|x [6]),
	.datae(!\v1|x [4]),
	.dataf(!\m|altsyncram_component|auto_generated|q_a [45]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~6 .extended_lut = "off";
defparam \Mux1~6 .lut_mask = 64'h33000F5533FF0F55;
defparam \Mux1~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N54
cyclonev_lcell_comb \Mux1~7 (
// Equation(s):
// \Mux1~7_combout  = ( \v1|x [4] & ( \m|altsyncram_component|auto_generated|q_a [21] & ( (!\v1|x [6] & ((\m|altsyncram_component|auto_generated|q_a [17]))) # (\v1|x [6] & (\m|altsyncram_component|auto_generated|q_a [1])) ) ) ) # ( !\v1|x [4] & ( 
// \m|altsyncram_component|auto_generated|q_a [21] & ( (!\v1|x [6]) # (\m|altsyncram_component|auto_generated|q_a [5]) ) ) ) # ( \v1|x [4] & ( !\m|altsyncram_component|auto_generated|q_a [21] & ( (!\v1|x [6] & ((\m|altsyncram_component|auto_generated|q_a 
// [17]))) # (\v1|x [6] & (\m|altsyncram_component|auto_generated|q_a [1])) ) ) ) # ( !\v1|x [4] & ( !\m|altsyncram_component|auto_generated|q_a [21] & ( (\m|altsyncram_component|auto_generated|q_a [5] & \v1|x [6]) ) ) )

	.dataa(!\m|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\m|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\m|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\v1|x [6]),
	.datae(!\v1|x [4]),
	.dataf(!\m|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~7 .extended_lut = "off";
defparam \Mux1~7 .lut_mask = 64'h00550F33FF550F33;
defparam \Mux1~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y80_N0
cyclonev_ram_block \m|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,
\~GND~combout ,\~GND~combout }),
	.portaaddr({\v1|y [8],\v1|y [7],\v1|y [6],\v1|y [5],\v1|y [4]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,
\~GND~combout ,\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\m|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \m|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \m|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \m|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../map.mif";
defparam \m|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \m|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "map_RAM:m|altsyncram:altsyncram_component|altsyncram_1hp2:auto_generated|ALTSYNCRAM";
defparam \m|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \m|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "bidir_dual_port";
defparam \m|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \m|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 5;
defparam \m|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \m|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \m|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \m|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 20;
defparam \m|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \m|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \m|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 31;
defparam \m|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 30;
defparam \m|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 160;
defparam \m|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \m|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \m|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \m|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 5;
defparam \m|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_in_clock = "clock0";
defparam \m|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \m|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \m|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 20;
defparam \m|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \m|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \m|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 31;
defparam \m|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 30;
defparam \m|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 160;
defparam \m|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \m|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \m|altsyncram_component|auto_generated|ram_block1a9 .port_b_write_enable_clock = "clock0";
defparam \m|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \m|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "000000000000000FFFFC00244002440024400244FBE7C4A0004A000CFEFC0824408244FFE7C0A0000BFF00A0000A000FE00C0A0000BFF0082400BE70FA00C0A004FFFFC082440824408244FFE7C00000";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N42
cyclonev_lcell_comb \Mux1~5 (
// Equation(s):
// \Mux1~5_combout  = ( \v1|x [4] & ( \v1|x [6] & ( \m|altsyncram_component|auto_generated|q_a [9] ) ) ) # ( !\v1|x [4] & ( \v1|x [6] & ( \m|altsyncram_component|auto_generated|q_a [13] ) ) ) # ( \v1|x [4] & ( !\v1|x [6] & ( 
// \m|altsyncram_component|auto_generated|q_a [25] ) ) ) # ( !\v1|x [4] & ( !\v1|x [6] & ( \m|altsyncram_component|auto_generated|q_a [29] ) ) )

	.dataa(!\m|altsyncram_component|auto_generated|q_a [29]),
	.datab(!\m|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\m|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\m|altsyncram_component|auto_generated|q_a [13]),
	.datae(!\v1|x [4]),
	.dataf(!\v1|x [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~5 .extended_lut = "off";
defparam \Mux1~5 .lut_mask = 64'h5555333300FF0F0F;
defparam \Mux1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N36
cyclonev_lcell_comb \Mux1~9 (
// Equation(s):
// \Mux1~9_combout  = ( \Mux1~5_combout  & ( \v1|x [7] & ( (!\v1|x [5] & ((\Mux1~6_combout ))) # (\v1|x [5] & (\Mux1~8_combout )) ) ) ) # ( !\Mux1~5_combout  & ( \v1|x [7] & ( (!\v1|x [5] & ((\Mux1~6_combout ))) # (\v1|x [5] & (\Mux1~8_combout )) ) ) ) # ( 
// \Mux1~5_combout  & ( !\v1|x [7] & ( (!\v1|x [5]) # (\Mux1~7_combout ) ) ) ) # ( !\Mux1~5_combout  & ( !\v1|x [7] & ( (\Mux1~7_combout  & \v1|x [5]) ) ) )

	.dataa(!\Mux1~8_combout ),
	.datab(!\Mux1~6_combout ),
	.datac(!\Mux1~7_combout ),
	.datad(!\v1|x [5]),
	.datae(!\Mux1~5_combout ),
	.dataf(!\v1|x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~9 .extended_lut = "off";
defparam \Mux1~9 .lut_mask = 64'h000FFF0F33553355;
defparam \Mux1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N0
cyclonev_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = ( \v1|x [5] & ( \v1|x [7] & ( \m|altsyncram_component|auto_generated|q_a [117] ) ) ) # ( !\v1|x [5] & ( \v1|x [7] & ( \m|altsyncram_component|auto_generated|q_a [125] ) ) ) # ( \v1|x [5] & ( !\v1|x [7] & ( 
// \m|altsyncram_component|auto_generated|q_a [85] ) ) ) # ( !\v1|x [5] & ( !\v1|x [7] & ( \m|altsyncram_component|auto_generated|q_a [93] ) ) )

	.dataa(!\m|altsyncram_component|auto_generated|q_a [125]),
	.datab(!\m|altsyncram_component|auto_generated|q_a [85]),
	.datac(!\m|altsyncram_component|auto_generated|q_a [93]),
	.datad(!\m|altsyncram_component|auto_generated|q_a [117]),
	.datae(!\v1|x [5]),
	.dataf(!\v1|x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~0 .extended_lut = "off";
defparam \Mux1~0 .lut_mask = 64'h0F0F3333555500FF;
defparam \Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N36
cyclonev_lcell_comb \Mux1~2 (
// Equation(s):
// \Mux1~2_combout  = ( \v1|x [5] & ( \v1|x [7] & ( \m|altsyncram_component|auto_generated|q_a [101] ) ) ) # ( !\v1|x [5] & ( \v1|x [7] & ( \m|altsyncram_component|auto_generated|q_a [109] ) ) ) # ( \v1|x [5] & ( !\v1|x [7] & ( 
// \m|altsyncram_component|auto_generated|q_a [69] ) ) ) # ( !\v1|x [5] & ( !\v1|x [7] & ( \m|altsyncram_component|auto_generated|q_a [77] ) ) )

	.dataa(!\m|altsyncram_component|auto_generated|q_a [109]),
	.datab(!\m|altsyncram_component|auto_generated|q_a [69]),
	.datac(!\m|altsyncram_component|auto_generated|q_a [101]),
	.datad(!\m|altsyncram_component|auto_generated|q_a [77]),
	.datae(!\v1|x [5]),
	.dataf(!\v1|x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~2 .extended_lut = "off";
defparam \Mux1~2 .lut_mask = 64'h00FF333355550F0F;
defparam \Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y80_N30
cyclonev_lcell_comb \Mux1~1 (
// Equation(s):
// \Mux1~1_combout  = ( \m|altsyncram_component|auto_generated|q_a [121] & ( \v1|x [7] & ( (!\v1|x [5]) # (\m|altsyncram_component|auto_generated|q_a [113]) ) ) ) # ( !\m|altsyncram_component|auto_generated|q_a [121] & ( \v1|x [7] & ( 
// (\m|altsyncram_component|auto_generated|q_a [113] & \v1|x [5]) ) ) ) # ( \m|altsyncram_component|auto_generated|q_a [121] & ( !\v1|x [7] & ( (!\v1|x [5] & (\m|altsyncram_component|auto_generated|q_a [89])) # (\v1|x [5] & 
// ((\m|altsyncram_component|auto_generated|q_a [81]))) ) ) ) # ( !\m|altsyncram_component|auto_generated|q_a [121] & ( !\v1|x [7] & ( (!\v1|x [5] & (\m|altsyncram_component|auto_generated|q_a [89])) # (\v1|x [5] & 
// ((\m|altsyncram_component|auto_generated|q_a [81]))) ) ) )

	.dataa(!\m|altsyncram_component|auto_generated|q_a [113]),
	.datab(!\m|altsyncram_component|auto_generated|q_a [89]),
	.datac(!\v1|x [5]),
	.datad(!\m|altsyncram_component|auto_generated|q_a [81]),
	.datae(!\m|altsyncram_component|auto_generated|q_a [121]),
	.dataf(!\v1|x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~1 .extended_lut = "off";
defparam \Mux1~1 .lut_mask = 64'h303F303F0505F5F5;
defparam \Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N42
cyclonev_lcell_comb \Mux1~3 (
// Equation(s):
// \Mux1~3_combout  = ( \v1|x [5] & ( \v1|x [7] & ( \m|altsyncram_component|auto_generated|q_a [97] ) ) ) # ( !\v1|x [5] & ( \v1|x [7] & ( \m|altsyncram_component|auto_generated|q_a [105] ) ) ) # ( \v1|x [5] & ( !\v1|x [7] & ( 
// \m|altsyncram_component|auto_generated|q_a [65] ) ) ) # ( !\v1|x [5] & ( !\v1|x [7] & ( \m|altsyncram_component|auto_generated|q_a [73] ) ) )

	.dataa(!\m|altsyncram_component|auto_generated|q_a [97]),
	.datab(!\m|altsyncram_component|auto_generated|q_a [73]),
	.datac(!\m|altsyncram_component|auto_generated|q_a [65]),
	.datad(!\m|altsyncram_component|auto_generated|q_a [105]),
	.datae(!\v1|x [5]),
	.dataf(!\v1|x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~3 .extended_lut = "off";
defparam \Mux1~3 .lut_mask = 64'h33330F0F00FF5555;
defparam \Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N18
cyclonev_lcell_comb \Mux1~4 (
// Equation(s):
// \Mux1~4_combout  = ( \v1|x [4] & ( \Mux1~3_combout  & ( (\v1|x [6]) # (\Mux1~1_combout ) ) ) ) # ( !\v1|x [4] & ( \Mux1~3_combout  & ( (!\v1|x [6] & (\Mux1~0_combout )) # (\v1|x [6] & ((\Mux1~2_combout ))) ) ) ) # ( \v1|x [4] & ( !\Mux1~3_combout  & ( 
// (\Mux1~1_combout  & !\v1|x [6]) ) ) ) # ( !\v1|x [4] & ( !\Mux1~3_combout  & ( (!\v1|x [6] & (\Mux1~0_combout )) # (\v1|x [6] & ((\Mux1~2_combout ))) ) ) )

	.dataa(!\Mux1~0_combout ),
	.datab(!\Mux1~2_combout ),
	.datac(!\Mux1~1_combout ),
	.datad(!\v1|x [6]),
	.datae(!\v1|x [4]),
	.dataf(!\Mux1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~4 .extended_lut = "off";
defparam \Mux1~4 .lut_mask = 64'h55330F0055330FFF;
defparam \Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N12
cyclonev_lcell_comb \Mux1~10 (
// Equation(s):
// \Mux1~10_combout  = ( \v1|x [5] & ( \m|altsyncram_component|auto_generated|q_a [149] & ( (!\v1|x [4]) # (\m|altsyncram_component|auto_generated|q_a [145]) ) ) ) # ( !\v1|x [5] & ( \m|altsyncram_component|auto_generated|q_a [149] & ( (!\v1|x [4] & 
// (\m|altsyncram_component|auto_generated|q_a [157])) # (\v1|x [4] & ((\m|altsyncram_component|auto_generated|q_a [153]))) ) ) ) # ( \v1|x [5] & ( !\m|altsyncram_component|auto_generated|q_a [149] & ( (\m|altsyncram_component|auto_generated|q_a [145] & 
// \v1|x [4]) ) ) ) # ( !\v1|x [5] & ( !\m|altsyncram_component|auto_generated|q_a [149] & ( (!\v1|x [4] & (\m|altsyncram_component|auto_generated|q_a [157])) # (\v1|x [4] & ((\m|altsyncram_component|auto_generated|q_a [153]))) ) ) )

	.dataa(!\m|altsyncram_component|auto_generated|q_a [145]),
	.datab(!\m|altsyncram_component|auto_generated|q_a [157]),
	.datac(!\v1|x [4]),
	.datad(!\m|altsyncram_component|auto_generated|q_a [153]),
	.datae(!\v1|x [5]),
	.dataf(!\m|altsyncram_component|auto_generated|q_a [149]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~10 .extended_lut = "off";
defparam \Mux1~10 .lut_mask = 64'h303F0505303FF5F5;
defparam \Mux1~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N48
cyclonev_lcell_comb \Mux1~11 (
// Equation(s):
// \Mux1~11_combout  = ( \v1|x [5] & ( \m|altsyncram_component|auto_generated|q_a [141] & ( (!\v1|x [4] & (\m|altsyncram_component|auto_generated|q_a [133])) # (\v1|x [4] & ((\m|altsyncram_component|auto_generated|q_a [129]))) ) ) ) # ( !\v1|x [5] & ( 
// \m|altsyncram_component|auto_generated|q_a [141] & ( (!\v1|x [4]) # (\m|altsyncram_component|auto_generated|q_a [137]) ) ) ) # ( \v1|x [5] & ( !\m|altsyncram_component|auto_generated|q_a [141] & ( (!\v1|x [4] & (\m|altsyncram_component|auto_generated|q_a 
// [133])) # (\v1|x [4] & ((\m|altsyncram_component|auto_generated|q_a [129]))) ) ) ) # ( !\v1|x [5] & ( !\m|altsyncram_component|auto_generated|q_a [141] & ( (\m|altsyncram_component|auto_generated|q_a [137] & \v1|x [4]) ) ) )

	.dataa(!\m|altsyncram_component|auto_generated|q_a [133]),
	.datab(!\m|altsyncram_component|auto_generated|q_a [137]),
	.datac(!\v1|x [4]),
	.datad(!\m|altsyncram_component|auto_generated|q_a [129]),
	.datae(!\v1|x [5]),
	.dataf(!\m|altsyncram_component|auto_generated|q_a [141]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~11 .extended_lut = "off";
defparam \Mux1~11 .lut_mask = 64'h0303505FF3F3505F;
defparam \Mux1~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N6
cyclonev_lcell_comb \Mux1~12 (
// Equation(s):
// \Mux1~12_combout  = ( \Mux0~12_combout  & ( ((\Mux1~10_combout  & \Mux2~0_combout )) # (\Mux1~11_combout ) ) ) # ( !\Mux0~12_combout  & ( (\Mux1~10_combout  & \Mux2~0_combout ) ) )

	.dataa(gnd),
	.datab(!\Mux1~10_combout ),
	.datac(!\Mux1~11_combout ),
	.datad(!\Mux2~0_combout ),
	.datae(gnd),
	.dataf(!\Mux0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~12 .extended_lut = "off";
defparam \Mux1~12 .lut_mask = 64'h003300330F3F0F3F;
defparam \Mux1~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N24
cyclonev_lcell_comb \Mux1~13 (
// Equation(s):
// \Mux1~13_combout  = ( \Mux1~12_combout  & ( \Mux0~0_combout  ) ) # ( !\Mux1~12_combout  & ( \Mux0~0_combout  & ( ((\Mux1~9_combout  & \Mux0~1_combout )) # (\Mux1~4_combout ) ) ) ) # ( \Mux1~12_combout  & ( !\Mux0~0_combout  ) ) # ( !\Mux1~12_combout  & ( 
// !\Mux0~0_combout  & ( (\Mux1~9_combout  & \Mux0~1_combout ) ) ) )

	.dataa(!\Mux1~9_combout ),
	.datab(!\Mux1~4_combout ),
	.datac(gnd),
	.datad(!\Mux0~1_combout ),
	.datae(!\Mux1~12_combout ),
	.dataf(!\Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~13 .extended_lut = "off";
defparam \Mux1~13 .lut_mask = 64'h0055FFFF3377FFFF;
defparam \Mux1~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y77_N0
cyclonev_ram_block \m|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,
\~GND~combout ,\~GND~combout }),
	.portaaddr({\v1|y [8],\v1|y [7],\v1|y [6],\v1|y [5],\v1|y [4]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,
\~GND~combout ,\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\m|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \m|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \m|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \m|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../map.mif";
defparam \m|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \m|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "map_RAM:m|altsyncram:altsyncram_component|altsyncram_1hp2:auto_generated|ALTSYNCRAM";
defparam \m|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \m|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \m|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \m|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 5;
defparam \m|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \m|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \m|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \m|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 20;
defparam \m|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \m|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \m|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 31;
defparam \m|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30;
defparam \m|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 160;
defparam \m|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \m|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \m|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \m|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 5;
defparam \m|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock0";
defparam \m|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \m|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \m|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 20;
defparam \m|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \m|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \m|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 31;
defparam \m|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30;
defparam \m|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 160;
defparam \m|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \m|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \m|altsyncram_component|auto_generated|ram_block1a2 .port_b_write_enable_clock = "clock0";
defparam \m|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \m|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N54
cyclonev_lcell_comb \Mux2~11 (
// Equation(s):
// \Mux2~11_combout  = ( \v1|x [5] & ( \m|altsyncram_component|auto_generated|q_a [146] & ( (\v1|x [4]) # (\m|altsyncram_component|auto_generated|q_a [150]) ) ) ) # ( !\v1|x [5] & ( \m|altsyncram_component|auto_generated|q_a [146] & ( (!\v1|x [4] & 
// (\m|altsyncram_component|auto_generated|q_a [158])) # (\v1|x [4] & ((\m|altsyncram_component|auto_generated|q_a [154]))) ) ) ) # ( \v1|x [5] & ( !\m|altsyncram_component|auto_generated|q_a [146] & ( (\m|altsyncram_component|auto_generated|q_a [150] & 
// !\v1|x [4]) ) ) ) # ( !\v1|x [5] & ( !\m|altsyncram_component|auto_generated|q_a [146] & ( (!\v1|x [4] & (\m|altsyncram_component|auto_generated|q_a [158])) # (\v1|x [4] & ((\m|altsyncram_component|auto_generated|q_a [154]))) ) ) )

	.dataa(!\m|altsyncram_component|auto_generated|q_a [158]),
	.datab(!\m|altsyncram_component|auto_generated|q_a [150]),
	.datac(!\v1|x [4]),
	.datad(!\m|altsyncram_component|auto_generated|q_a [154]),
	.datae(!\v1|x [5]),
	.dataf(!\m|altsyncram_component|auto_generated|q_a [146]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~11 .extended_lut = "off";
defparam \Mux2~11 .lut_mask = 64'h505F3030505F3F3F;
defparam \Mux2~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N54
cyclonev_lcell_comb \Mux2~12 (
// Equation(s):
// \Mux2~12_combout  = ( \m|altsyncram_component|auto_generated|q_a [134] & ( \v1|x [5] & ( (!\v1|x [4]) # (\m|altsyncram_component|auto_generated|q_a [130]) ) ) ) # ( !\m|altsyncram_component|auto_generated|q_a [134] & ( \v1|x [5] & ( (\v1|x [4] & 
// \m|altsyncram_component|auto_generated|q_a [130]) ) ) ) # ( \m|altsyncram_component|auto_generated|q_a [134] & ( !\v1|x [5] & ( (!\v1|x [4] & (\m|altsyncram_component|auto_generated|q_a [142])) # (\v1|x [4] & ((\m|altsyncram_component|auto_generated|q_a 
// [138]))) ) ) ) # ( !\m|altsyncram_component|auto_generated|q_a [134] & ( !\v1|x [5] & ( (!\v1|x [4] & (\m|altsyncram_component|auto_generated|q_a [142])) # (\v1|x [4] & ((\m|altsyncram_component|auto_generated|q_a [138]))) ) ) )

	.dataa(!\m|altsyncram_component|auto_generated|q_a [142]),
	.datab(!\m|altsyncram_component|auto_generated|q_a [138]),
	.datac(!\v1|x [4]),
	.datad(!\m|altsyncram_component|auto_generated|q_a [130]),
	.datae(!\m|altsyncram_component|auto_generated|q_a [134]),
	.dataf(!\v1|x [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~12 .extended_lut = "off";
defparam \Mux2~12 .lut_mask = 64'h53535353000FF0FF;
defparam \Mux2~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N0
cyclonev_lcell_comb \Mux2~13 (
// Equation(s):
// \Mux2~13_combout  = ( \Mux2~0_combout  & ( \Mux0~12_combout  & ( (\Mux2~12_combout ) # (\Mux2~11_combout ) ) ) ) # ( !\Mux2~0_combout  & ( \Mux0~12_combout  & ( \Mux2~12_combout  ) ) ) # ( \Mux2~0_combout  & ( !\Mux0~12_combout  & ( \Mux2~11_combout  ) ) 
// )

	.dataa(!\Mux2~11_combout ),
	.datab(!\Mux2~12_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Mux2~0_combout ),
	.dataf(!\Mux0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~13 .extended_lut = "off";
defparam \Mux2~13 .lut_mask = 64'h0000555533337777;
defparam \Mux2~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y76_N0
cyclonev_ram_block \m|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,
\~GND~combout ,\~GND~combout }),
	.portaaddr({\v1|y [8],\v1|y [7],\v1|y [6],\v1|y [5],\v1|y [4]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,
\~GND~combout ,\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\m|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \m|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \m|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \m|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../map.mif";
defparam \m|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \m|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "map_RAM:m|altsyncram:altsyncram_component|altsyncram_1hp2:auto_generated|ALTSYNCRAM";
defparam \m|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \m|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "bidir_dual_port";
defparam \m|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \m|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 5;
defparam \m|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \m|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \m|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \m|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 20;
defparam \m|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \m|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \m|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 31;
defparam \m|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 30;
defparam \m|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 160;
defparam \m|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \m|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \m|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \m|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 5;
defparam \m|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_in_clock = "clock0";
defparam \m|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \m|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \m|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 20;
defparam \m|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \m|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \m|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 31;
defparam \m|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 30;
defparam \m|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 160;
defparam \m|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \m|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \m|altsyncram_component|auto_generated|ram_block1a14 .port_b_write_enable_clock = "clock0";
defparam \m|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \m|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "0000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000081000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N30
cyclonev_lcell_comb \Mux2~1 (
// Equation(s):
// \Mux2~1_combout  = ( \m|altsyncram_component|auto_generated|q_a [70] & ( \v1|x [5] & ( (\m|altsyncram_component|auto_generated|q_a [86]) # (\v1|x [6]) ) ) ) # ( !\m|altsyncram_component|auto_generated|q_a [70] & ( \v1|x [5] & ( (!\v1|x [6] & 
// \m|altsyncram_component|auto_generated|q_a [86]) ) ) ) # ( \m|altsyncram_component|auto_generated|q_a [70] & ( !\v1|x [5] & ( (!\v1|x [6] & (\m|altsyncram_component|auto_generated|q_a [94])) # (\v1|x [6] & ((\m|altsyncram_component|auto_generated|q_a 
// [78]))) ) ) ) # ( !\m|altsyncram_component|auto_generated|q_a [70] & ( !\v1|x [5] & ( (!\v1|x [6] & (\m|altsyncram_component|auto_generated|q_a [94])) # (\v1|x [6] & ((\m|altsyncram_component|auto_generated|q_a [78]))) ) ) )

	.dataa(!\m|altsyncram_component|auto_generated|q_a [94]),
	.datab(!\m|altsyncram_component|auto_generated|q_a [78]),
	.datac(!\v1|x [6]),
	.datad(!\m|altsyncram_component|auto_generated|q_a [86]),
	.datae(!\m|altsyncram_component|auto_generated|q_a [70]),
	.dataf(!\v1|x [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~1 .extended_lut = "off";
defparam \Mux2~1 .lut_mask = 64'h5353535300F00FFF;
defparam \Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N36
cyclonev_lcell_comb \Mux2~2 (
// Equation(s):
// \Mux2~2_combout  = ( \m|altsyncram_component|auto_generated|q_a [66] & ( \v1|x [5] & ( (\m|altsyncram_component|auto_generated|q_a [82]) # (\v1|x [6]) ) ) ) # ( !\m|altsyncram_component|auto_generated|q_a [66] & ( \v1|x [5] & ( (!\v1|x [6] & 
// \m|altsyncram_component|auto_generated|q_a [82]) ) ) ) # ( \m|altsyncram_component|auto_generated|q_a [66] & ( !\v1|x [5] & ( (!\v1|x [6] & (\m|altsyncram_component|auto_generated|q_a [90])) # (\v1|x [6] & ((\m|altsyncram_component|auto_generated|q_a 
// [74]))) ) ) ) # ( !\m|altsyncram_component|auto_generated|q_a [66] & ( !\v1|x [5] & ( (!\v1|x [6] & (\m|altsyncram_component|auto_generated|q_a [90])) # (\v1|x [6] & ((\m|altsyncram_component|auto_generated|q_a [74]))) ) ) )

	.dataa(!\m|altsyncram_component|auto_generated|q_a [90]),
	.datab(!\m|altsyncram_component|auto_generated|q_a [74]),
	.datac(!\v1|x [6]),
	.datad(!\m|altsyncram_component|auto_generated|q_a [82]),
	.datae(!\m|altsyncram_component|auto_generated|q_a [66]),
	.dataf(!\v1|x [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~2 .extended_lut = "off";
defparam \Mux2~2 .lut_mask = 64'h5353535300F00FFF;
defparam \Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N48
cyclonev_lcell_comb \Mux2~4 (
// Equation(s):
// \Mux2~4_combout  = ( \v1|x [5] & ( \v1|x [6] & ( \m|altsyncram_component|auto_generated|q_a [98] ) ) ) # ( !\v1|x [5] & ( \v1|x [6] & ( \m|altsyncram_component|auto_generated|q_a [106] ) ) ) # ( \v1|x [5] & ( !\v1|x [6] & ( 
// \m|altsyncram_component|auto_generated|q_a [114] ) ) ) # ( !\v1|x [5] & ( !\v1|x [6] & ( \m|altsyncram_component|auto_generated|q_a [122] ) ) )

	.dataa(!\m|altsyncram_component|auto_generated|q_a [106]),
	.datab(!\m|altsyncram_component|auto_generated|q_a [114]),
	.datac(!\m|altsyncram_component|auto_generated|q_a [98]),
	.datad(!\m|altsyncram_component|auto_generated|q_a [122]),
	.datae(!\v1|x [5]),
	.dataf(!\v1|x [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~4 .extended_lut = "off";
defparam \Mux2~4 .lut_mask = 64'h00FF333355550F0F;
defparam \Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N12
cyclonev_lcell_comb \Mux2~3 (
// Equation(s):
// \Mux2~3_combout  = ( \v1|x [5] & ( \m|altsyncram_component|auto_generated|q_a [102] & ( (\v1|x [6]) # (\m|altsyncram_component|auto_generated|q_a [118]) ) ) ) # ( !\v1|x [5] & ( \m|altsyncram_component|auto_generated|q_a [102] & ( (!\v1|x [6] & 
// (\m|altsyncram_component|auto_generated|q_a [126])) # (\v1|x [6] & ((\m|altsyncram_component|auto_generated|q_a [110]))) ) ) ) # ( \v1|x [5] & ( !\m|altsyncram_component|auto_generated|q_a [102] & ( (\m|altsyncram_component|auto_generated|q_a [118] & 
// !\v1|x [6]) ) ) ) # ( !\v1|x [5] & ( !\m|altsyncram_component|auto_generated|q_a [102] & ( (!\v1|x [6] & (\m|altsyncram_component|auto_generated|q_a [126])) # (\v1|x [6] & ((\m|altsyncram_component|auto_generated|q_a [110]))) ) ) )

	.dataa(!\m|altsyncram_component|auto_generated|q_a [118]),
	.datab(!\m|altsyncram_component|auto_generated|q_a [126]),
	.datac(!\m|altsyncram_component|auto_generated|q_a [110]),
	.datad(!\v1|x [6]),
	.datae(!\v1|x [5]),
	.dataf(!\m|altsyncram_component|auto_generated|q_a [102]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~3 .extended_lut = "off";
defparam \Mux2~3 .lut_mask = 64'h330F5500330F55FF;
defparam \Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N24
cyclonev_lcell_comb \Mux2~5 (
// Equation(s):
// \Mux2~5_combout  = ( \v1|x [4] & ( \Mux2~3_combout  & ( (!\v1|x [7] & (\Mux2~2_combout )) # (\v1|x [7] & ((\Mux2~4_combout ))) ) ) ) # ( !\v1|x [4] & ( \Mux2~3_combout  & ( (\v1|x [7]) # (\Mux2~1_combout ) ) ) ) # ( \v1|x [4] & ( !\Mux2~3_combout  & ( 
// (!\v1|x [7] & (\Mux2~2_combout )) # (\v1|x [7] & ((\Mux2~4_combout ))) ) ) ) # ( !\v1|x [4] & ( !\Mux2~3_combout  & ( (\Mux2~1_combout  & !\v1|x [7]) ) ) )

	.dataa(!\Mux2~1_combout ),
	.datab(!\Mux2~2_combout ),
	.datac(!\v1|x [7]),
	.datad(!\Mux2~4_combout ),
	.datae(!\v1|x [4]),
	.dataf(!\Mux2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~5 .extended_lut = "off";
defparam \Mux2~5 .lut_mask = 64'h5050303F5F5F303F;
defparam \Mux2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N0
cyclonev_lcell_comb \Mux2~7 (
// Equation(s):
// \Mux2~7_combout  = ( \m|altsyncram_component|auto_generated|q_a [10] & ( \v1|x [7] & ( (!\v1|x [6] & (\m|altsyncram_component|auto_generated|q_a [58])) # (\v1|x [6] & ((\m|altsyncram_component|auto_generated|q_a [42]))) ) ) ) # ( 
// !\m|altsyncram_component|auto_generated|q_a [10] & ( \v1|x [7] & ( (!\v1|x [6] & (\m|altsyncram_component|auto_generated|q_a [58])) # (\v1|x [6] & ((\m|altsyncram_component|auto_generated|q_a [42]))) ) ) ) # ( \m|altsyncram_component|auto_generated|q_a 
// [10] & ( !\v1|x [7] & ( (\v1|x [6]) # (\m|altsyncram_component|auto_generated|q_a [26]) ) ) ) # ( !\m|altsyncram_component|auto_generated|q_a [10] & ( !\v1|x [7] & ( (\m|altsyncram_component|auto_generated|q_a [26] & !\v1|x [6]) ) ) )

	.dataa(!\m|altsyncram_component|auto_generated|q_a [26]),
	.datab(!\m|altsyncram_component|auto_generated|q_a [58]),
	.datac(!\m|altsyncram_component|auto_generated|q_a [42]),
	.datad(!\v1|x [6]),
	.datae(!\m|altsyncram_component|auto_generated|q_a [10]),
	.dataf(!\v1|x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~7 .extended_lut = "off";
defparam \Mux2~7 .lut_mask = 64'h550055FF330F330F;
defparam \Mux2~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N6
cyclonev_lcell_comb \Mux2~8 (
// Equation(s):
// \Mux2~8_combout  = ( \v1|x [6] & ( \m|altsyncram_component|auto_generated|q_a [38] & ( (\v1|x [7]) # (\m|altsyncram_component|auto_generated|q_a [6]) ) ) ) # ( !\v1|x [6] & ( \m|altsyncram_component|auto_generated|q_a [38] & ( (!\v1|x [7] & 
// (\m|altsyncram_component|auto_generated|q_a [22])) # (\v1|x [7] & ((\m|altsyncram_component|auto_generated|q_a [54]))) ) ) ) # ( \v1|x [6] & ( !\m|altsyncram_component|auto_generated|q_a [38] & ( (\m|altsyncram_component|auto_generated|q_a [6] & !\v1|x 
// [7]) ) ) ) # ( !\v1|x [6] & ( !\m|altsyncram_component|auto_generated|q_a [38] & ( (!\v1|x [7] & (\m|altsyncram_component|auto_generated|q_a [22])) # (\v1|x [7] & ((\m|altsyncram_component|auto_generated|q_a [54]))) ) ) )

	.dataa(!\m|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\m|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\m|altsyncram_component|auto_generated|q_a [54]),
	.datad(!\v1|x [7]),
	.datae(!\v1|x [6]),
	.dataf(!\m|altsyncram_component|auto_generated|q_a [38]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~8 .extended_lut = "off";
defparam \Mux2~8 .lut_mask = 64'h550F3300550F33FF;
defparam \Mux2~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N42
cyclonev_lcell_comb \Mux2~9 (
// Equation(s):
// \Mux2~9_combout  = ( \m|altsyncram_component|auto_generated|q_a [18] & ( \v1|x [7] & ( (!\v1|x [6] & (\m|altsyncram_component|auto_generated|q_a [50])) # (\v1|x [6] & ((\m|altsyncram_component|auto_generated|q_a [34]))) ) ) ) # ( 
// !\m|altsyncram_component|auto_generated|q_a [18] & ( \v1|x [7] & ( (!\v1|x [6] & (\m|altsyncram_component|auto_generated|q_a [50])) # (\v1|x [6] & ((\m|altsyncram_component|auto_generated|q_a [34]))) ) ) ) # ( \m|altsyncram_component|auto_generated|q_a 
// [18] & ( !\v1|x [7] & ( (!\v1|x [6]) # (\m|altsyncram_component|auto_generated|q_a [2]) ) ) ) # ( !\m|altsyncram_component|auto_generated|q_a [18] & ( !\v1|x [7] & ( (\m|altsyncram_component|auto_generated|q_a [2] & \v1|x [6]) ) ) )

	.dataa(!\m|altsyncram_component|auto_generated|q_a [50]),
	.datab(!\m|altsyncram_component|auto_generated|q_a [34]),
	.datac(!\m|altsyncram_component|auto_generated|q_a [2]),
	.datad(!\v1|x [6]),
	.datae(!\m|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\v1|x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~9 .extended_lut = "off";
defparam \Mux2~9 .lut_mask = 64'h000FFF0F55335533;
defparam \Mux2~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N24
cyclonev_lcell_comb \Mux2~6 (
// Equation(s):
// \Mux2~6_combout  = ( \m|altsyncram_component|auto_generated|q_a [30] & ( \v1|x [7] & ( (!\v1|x [6] & ((\m|altsyncram_component|auto_generated|q_a [62]))) # (\v1|x [6] & (\m|altsyncram_component|auto_generated|q_a [46])) ) ) ) # ( 
// !\m|altsyncram_component|auto_generated|q_a [30] & ( \v1|x [7] & ( (!\v1|x [6] & ((\m|altsyncram_component|auto_generated|q_a [62]))) # (\v1|x [6] & (\m|altsyncram_component|auto_generated|q_a [46])) ) ) ) # ( \m|altsyncram_component|auto_generated|q_a 
// [30] & ( !\v1|x [7] & ( (!\v1|x [6]) # (\m|altsyncram_component|auto_generated|q_a [14]) ) ) ) # ( !\m|altsyncram_component|auto_generated|q_a [30] & ( !\v1|x [7] & ( (\m|altsyncram_component|auto_generated|q_a [14] & \v1|x [6]) ) ) )

	.dataa(!\m|altsyncram_component|auto_generated|q_a [14]),
	.datab(!\m|altsyncram_component|auto_generated|q_a [46]),
	.datac(!\m|altsyncram_component|auto_generated|q_a [62]),
	.datad(!\v1|x [6]),
	.datae(!\m|altsyncram_component|auto_generated|q_a [30]),
	.dataf(!\v1|x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~6 .extended_lut = "off";
defparam \Mux2~6 .lut_mask = 64'h0055FF550F330F33;
defparam \Mux2~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N18
cyclonev_lcell_comb \Mux2~10 (
// Equation(s):
// \Mux2~10_combout  = ( \v1|x [5] & ( \v1|x [4] & ( \Mux2~9_combout  ) ) ) # ( !\v1|x [5] & ( \v1|x [4] & ( \Mux2~7_combout  ) ) ) # ( \v1|x [5] & ( !\v1|x [4] & ( \Mux2~8_combout  ) ) ) # ( !\v1|x [5] & ( !\v1|x [4] & ( \Mux2~6_combout  ) ) )

	.dataa(!\Mux2~7_combout ),
	.datab(!\Mux2~8_combout ),
	.datac(!\Mux2~9_combout ),
	.datad(!\Mux2~6_combout ),
	.datae(!\v1|x [5]),
	.dataf(!\v1|x [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~10 .extended_lut = "off";
defparam \Mux2~10 .lut_mask = 64'h00FF333355550F0F;
defparam \Mux2~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N6
cyclonev_lcell_comb \Mux2~14 (
// Equation(s):
// \Mux2~14_combout  = ( \Mux0~0_combout  & ( \Mux2~10_combout  & ( ((\Mux0~1_combout ) # (\Mux2~5_combout )) # (\Mux2~13_combout ) ) ) ) # ( !\Mux0~0_combout  & ( \Mux2~10_combout  & ( (\Mux0~1_combout ) # (\Mux2~13_combout ) ) ) ) # ( \Mux0~0_combout  & ( 
// !\Mux2~10_combout  & ( (\Mux2~5_combout ) # (\Mux2~13_combout ) ) ) ) # ( !\Mux0~0_combout  & ( !\Mux2~10_combout  & ( \Mux2~13_combout  ) ) )

	.dataa(!\Mux2~13_combout ),
	.datab(!\Mux2~5_combout ),
	.datac(!\Mux0~1_combout ),
	.datad(gnd),
	.datae(!\Mux0~0_combout ),
	.dataf(!\Mux2~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~14 .extended_lut = "off";
defparam \Mux2~14 .lut_mask = 64'h555577775F5F7F7F;
defparam \Mux2~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y77_N36
cyclonev_lcell_comb \v1|rout~1 (
// Equation(s):
// \v1|rout~1_combout  = ( \Mux1~13_combout  & ( !\Mux2~14_combout  & ( (!\Mux0~16_combout  & (\vga_c|Mux2~4_combout )) # (\Mux0~16_combout  & ((\vga_c|Mux3~4_combout ))) ) ) ) # ( !\Mux1~13_combout  & ( !\Mux2~14_combout  & ( (\Mux0~16_combout  & 
// \vga_c|Mux0~4_combout ) ) ) )

	.dataa(!\vga_c|Mux2~4_combout ),
	.datab(!\vga_c|Mux3~4_combout ),
	.datac(!\Mux0~16_combout ),
	.datad(!\vga_c|Mux0~4_combout ),
	.datae(!\Mux1~13_combout ),
	.dataf(!\Mux2~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|rout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|rout~1 .extended_lut = "off";
defparam \v1|rout~1 .lut_mask = 64'h000F535300000000;
defparam \v1|rout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y74_N18
cyclonev_lcell_comb \vga_c|r~3 (
// Equation(s):
// \vga_c|r~3_combout  = ( \vga_c|ghost_r|altsyncram_component|auto_generated|q_a [10] & ( \v1|x [0] & ( (!\v1|x [1]) # (\vga_c|ghost_r|altsyncram_component|auto_generated|q_a [8]) ) ) ) # ( !\vga_c|ghost_r|altsyncram_component|auto_generated|q_a [10] & ( 
// \v1|x [0] & ( (\vga_c|ghost_r|altsyncram_component|auto_generated|q_a [8] & \v1|x [1]) ) ) ) # ( \vga_c|ghost_r|altsyncram_component|auto_generated|q_a [10] & ( !\v1|x [0] & ( (!\v1|x [1] & ((\vga_c|ghost_r|altsyncram_component|auto_generated|q_a [11]))) 
// # (\v1|x [1] & (\vga_c|ghost_r|altsyncram_component|auto_generated|q_a [9])) ) ) ) # ( !\vga_c|ghost_r|altsyncram_component|auto_generated|q_a [10] & ( !\v1|x [0] & ( (!\v1|x [1] & ((\vga_c|ghost_r|altsyncram_component|auto_generated|q_a [11]))) # (\v1|x 
// [1] & (\vga_c|ghost_r|altsyncram_component|auto_generated|q_a [9])) ) ) )

	.dataa(!\vga_c|ghost_r|altsyncram_component|auto_generated|q_a [9]),
	.datab(!\vga_c|ghost_r|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\v1|x [1]),
	.datad(!\vga_c|ghost_r|altsyncram_component|auto_generated|q_a [11]),
	.datae(!\vga_c|ghost_r|altsyncram_component|auto_generated|q_a [10]),
	.dataf(!\v1|x [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_c|r~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_c|r~3 .extended_lut = "off";
defparam \vga_c|r~3 .lut_mask = 64'h05F505F50303F3F3;
defparam \vga_c|r~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y74_N42
cyclonev_lcell_comb \vga_c|r~2 (
// Equation(s):
// \vga_c|r~2_combout  = ( \vga_c|ghost_r|altsyncram_component|auto_generated|q_a [14] & ( \vga_c|ghost_r|altsyncram_component|auto_generated|q_a [13] & ( (!\v1|x [1] & (((\v1|x [0]) # (\vga_c|ghost_r|altsyncram_component|auto_generated|q_a [15])))) # (\v1|x 
// [1] & (((!\v1|x [0])) # (\vga_c|ghost_r|altsyncram_component|auto_generated|q_a [12]))) ) ) ) # ( !\vga_c|ghost_r|altsyncram_component|auto_generated|q_a [14] & ( \vga_c|ghost_r|altsyncram_component|auto_generated|q_a [13] & ( (!\v1|x [1] & 
// (((\vga_c|ghost_r|altsyncram_component|auto_generated|q_a [15] & !\v1|x [0])))) # (\v1|x [1] & (((!\v1|x [0])) # (\vga_c|ghost_r|altsyncram_component|auto_generated|q_a [12]))) ) ) ) # ( \vga_c|ghost_r|altsyncram_component|auto_generated|q_a [14] & ( 
// !\vga_c|ghost_r|altsyncram_component|auto_generated|q_a [13] & ( (!\v1|x [1] & (((\v1|x [0]) # (\vga_c|ghost_r|altsyncram_component|auto_generated|q_a [15])))) # (\v1|x [1] & (\vga_c|ghost_r|altsyncram_component|auto_generated|q_a [12] & ((\v1|x [0])))) ) 
// ) ) # ( !\vga_c|ghost_r|altsyncram_component|auto_generated|q_a [14] & ( !\vga_c|ghost_r|altsyncram_component|auto_generated|q_a [13] & ( (!\v1|x [1] & (((\vga_c|ghost_r|altsyncram_component|auto_generated|q_a [15] & !\v1|x [0])))) # (\v1|x [1] & 
// (\vga_c|ghost_r|altsyncram_component|auto_generated|q_a [12] & ((\v1|x [0])))) ) ) )

	.dataa(!\vga_c|ghost_r|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\vga_c|ghost_r|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\v1|x [1]),
	.datad(!\v1|x [0]),
	.datae(!\vga_c|ghost_r|altsyncram_component|auto_generated|q_a [14]),
	.dataf(!\vga_c|ghost_r|altsyncram_component|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_c|r~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_c|r~2 .extended_lut = "off";
defparam \vga_c|r~2 .lut_mask = 64'h300530F53F053FF5;
defparam \vga_c|r~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y74_N36
cyclonev_lcell_comb \vga_c|r~1 (
// Equation(s):
// \vga_c|r~1_combout  = ( \vga_c|ghost_r|altsyncram_component|auto_generated|q_a [1] & ( \v1|x [0] & ( (!\v1|x [1] & (\vga_c|ghost_r|altsyncram_component|auto_generated|q_a [2])) # (\v1|x [1] & ((\vga_c|ghost_r|altsyncram_component|auto_generated|q_a [0]))) 
// ) ) ) # ( !\vga_c|ghost_r|altsyncram_component|auto_generated|q_a [1] & ( \v1|x [0] & ( (!\v1|x [1] & (\vga_c|ghost_r|altsyncram_component|auto_generated|q_a [2])) # (\v1|x [1] & ((\vga_c|ghost_r|altsyncram_component|auto_generated|q_a [0]))) ) ) ) # ( 
// \vga_c|ghost_r|altsyncram_component|auto_generated|q_a [1] & ( !\v1|x [0] & ( (\v1|x [1]) # (\vga_c|ghost_r|altsyncram_component|auto_generated|q_a [3]) ) ) ) # ( !\vga_c|ghost_r|altsyncram_component|auto_generated|q_a [1] & ( !\v1|x [0] & ( 
// (\vga_c|ghost_r|altsyncram_component|auto_generated|q_a [3] & !\v1|x [1]) ) ) )

	.dataa(!\vga_c|ghost_r|altsyncram_component|auto_generated|q_a [2]),
	.datab(!\vga_c|ghost_r|altsyncram_component|auto_generated|q_a [3]),
	.datac(!\v1|x [1]),
	.datad(!\vga_c|ghost_r|altsyncram_component|auto_generated|q_a [0]),
	.datae(!\vga_c|ghost_r|altsyncram_component|auto_generated|q_a [1]),
	.dataf(!\v1|x [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_c|r~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_c|r~1 .extended_lut = "off";
defparam \vga_c|r~1 .lut_mask = 64'h30303F3F505F505F;
defparam \vga_c|r~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y74_N30
cyclonev_lcell_comb \vga_c|r~0 (
// Equation(s):
// \vga_c|r~0_combout  = ( \vga_c|ghost_r|altsyncram_component|auto_generated|q_a [4] & ( \v1|x [0] & ( (\v1|x [1]) # (\vga_c|ghost_r|altsyncram_component|auto_generated|q_a [6]) ) ) ) # ( !\vga_c|ghost_r|altsyncram_component|auto_generated|q_a [4] & ( \v1|x 
// [0] & ( (\vga_c|ghost_r|altsyncram_component|auto_generated|q_a [6] & !\v1|x [1]) ) ) ) # ( \vga_c|ghost_r|altsyncram_component|auto_generated|q_a [4] & ( !\v1|x [0] & ( (!\v1|x [1] & ((\vga_c|ghost_r|altsyncram_component|auto_generated|q_a [7]))) # 
// (\v1|x [1] & (\vga_c|ghost_r|altsyncram_component|auto_generated|q_a [5])) ) ) ) # ( !\vga_c|ghost_r|altsyncram_component|auto_generated|q_a [4] & ( !\v1|x [0] & ( (!\v1|x [1] & ((\vga_c|ghost_r|altsyncram_component|auto_generated|q_a [7]))) # (\v1|x [1] 
// & (\vga_c|ghost_r|altsyncram_component|auto_generated|q_a [5])) ) ) )

	.dataa(!\vga_c|ghost_r|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\vga_c|ghost_r|altsyncram_component|auto_generated|q_a [5]),
	.datac(!\v1|x [1]),
	.datad(!\vga_c|ghost_r|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\vga_c|ghost_r|altsyncram_component|auto_generated|q_a [4]),
	.dataf(!\v1|x [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_c|r~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_c|r~0 .extended_lut = "off";
defparam \vga_c|r~0 .lut_mask = 64'h03F303F350505F5F;
defparam \vga_c|r~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y74_N24
cyclonev_lcell_comb \vga_c|r~4 (
// Equation(s):
// \vga_c|r~4_combout  = ( \vga_c|r~1_combout  & ( \vga_c|r~0_combout  & ( ((!\v1|x [2] & ((\vga_c|r~2_combout ))) # (\v1|x [2] & (\vga_c|r~3_combout ))) # (\v1|x [3]) ) ) ) # ( !\vga_c|r~1_combout  & ( \vga_c|r~0_combout  & ( (!\v1|x [3] & ((!\v1|x [2] & 
// ((\vga_c|r~2_combout ))) # (\v1|x [2] & (\vga_c|r~3_combout )))) # (\v1|x [3] & (!\v1|x [2])) ) ) ) # ( \vga_c|r~1_combout  & ( !\vga_c|r~0_combout  & ( (!\v1|x [3] & ((!\v1|x [2] & ((\vga_c|r~2_combout ))) # (\v1|x [2] & (\vga_c|r~3_combout )))) # (\v1|x 
// [3] & (\v1|x [2])) ) ) ) # ( !\vga_c|r~1_combout  & ( !\vga_c|r~0_combout  & ( (!\v1|x [3] & ((!\v1|x [2] & ((\vga_c|r~2_combout ))) # (\v1|x [2] & (\vga_c|r~3_combout )))) ) ) )

	.dataa(!\v1|x [3]),
	.datab(!\v1|x [2]),
	.datac(!\vga_c|r~3_combout ),
	.datad(!\vga_c|r~2_combout ),
	.datae(!\vga_c|r~1_combout ),
	.dataf(!\vga_c|r~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_c|r~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_c|r~4 .extended_lut = "off";
defparam \vga_c|r~4 .lut_mask = 64'h028A139B46CE57DF;
defparam \vga_c|r~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y74_N33
cyclonev_lcell_comb \vga_c|Mux1~0 (
// Equation(s):
// \vga_c|Mux1~0_combout  = ( \vga_c|pac|altsyncram_component|auto_generated|q_a [15] & ( \v1|x [2] & ( (!\v1|x [3] & (\vga_c|pac|altsyncram_component|auto_generated|q_a [11])) # (\v1|x [3] & ((\vga_c|pac|altsyncram_component|auto_generated|q_a [3]))) ) ) ) 
// # ( !\vga_c|pac|altsyncram_component|auto_generated|q_a [15] & ( \v1|x [2] & ( (!\v1|x [3] & (\vga_c|pac|altsyncram_component|auto_generated|q_a [11])) # (\v1|x [3] & ((\vga_c|pac|altsyncram_component|auto_generated|q_a [3]))) ) ) ) # ( 
// \vga_c|pac|altsyncram_component|auto_generated|q_a [15] & ( !\v1|x [2] & ( (!\v1|x [3]) # (\vga_c|pac|altsyncram_component|auto_generated|q_a [7]) ) ) ) # ( !\vga_c|pac|altsyncram_component|auto_generated|q_a [15] & ( !\v1|x [2] & ( (\v1|x [3] & 
// \vga_c|pac|altsyncram_component|auto_generated|q_a [7]) ) ) )

	.dataa(!\vga_c|pac|altsyncram_component|auto_generated|q_a [11]),
	.datab(!\v1|x [3]),
	.datac(!\vga_c|pac|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\vga_c|pac|altsyncram_component|auto_generated|q_a [3]),
	.datae(!\vga_c|pac|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\v1|x [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_c|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_c|Mux1~0 .extended_lut = "off";
defparam \vga_c|Mux1~0 .lut_mask = 64'h0303CFCF44774477;
defparam \vga_c|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y74_N36
cyclonev_lcell_comb \vga_c|Mux1~2 (
// Equation(s):
// \vga_c|Mux1~2_combout  = ( \vga_c|pac|altsyncram_component|auto_generated|q_a [13] & ( \v1|x [2] & ( (!\v1|x [3] & ((\vga_c|pac|altsyncram_component|auto_generated|q_a [9]))) # (\v1|x [3] & (\vga_c|pac|altsyncram_component|auto_generated|q_a [1])) ) ) ) # 
// ( !\vga_c|pac|altsyncram_component|auto_generated|q_a [13] & ( \v1|x [2] & ( (!\v1|x [3] & ((\vga_c|pac|altsyncram_component|auto_generated|q_a [9]))) # (\v1|x [3] & (\vga_c|pac|altsyncram_component|auto_generated|q_a [1])) ) ) ) # ( 
// \vga_c|pac|altsyncram_component|auto_generated|q_a [13] & ( !\v1|x [2] & ( (!\v1|x [3]) # (\vga_c|pac|altsyncram_component|auto_generated|q_a [5]) ) ) ) # ( !\vga_c|pac|altsyncram_component|auto_generated|q_a [13] & ( !\v1|x [2] & ( 
// (\vga_c|pac|altsyncram_component|auto_generated|q_a [5] & \v1|x [3]) ) ) )

	.dataa(!\vga_c|pac|altsyncram_component|auto_generated|q_a [1]),
	.datab(!\vga_c|pac|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\vga_c|pac|altsyncram_component|auto_generated|q_a [5]),
	.datad(!\v1|x [3]),
	.datae(!\vga_c|pac|altsyncram_component|auto_generated|q_a [13]),
	.dataf(!\v1|x [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_c|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_c|Mux1~2 .extended_lut = "off";
defparam \vga_c|Mux1~2 .lut_mask = 64'h000FFF0F33553355;
defparam \vga_c|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y74_N0
cyclonev_lcell_comb \vga_c|Mux1~1 (
// Equation(s):
// \vga_c|Mux1~1_combout  = ( \vga_c|pac|altsyncram_component|auto_generated|q_a [10] & ( \v1|x [2] & ( (!\v1|x [3]) # (\vga_c|pac|altsyncram_component|auto_generated|q_a [2]) ) ) ) # ( !\vga_c|pac|altsyncram_component|auto_generated|q_a [10] & ( \v1|x [2] & 
// ( (\vga_c|pac|altsyncram_component|auto_generated|q_a [2] & \v1|x [3]) ) ) ) # ( \vga_c|pac|altsyncram_component|auto_generated|q_a [10] & ( !\v1|x [2] & ( (!\v1|x [3] & (\vga_c|pac|altsyncram_component|auto_generated|q_a [14])) # (\v1|x [3] & 
// ((\vga_c|pac|altsyncram_component|auto_generated|q_a [6]))) ) ) ) # ( !\vga_c|pac|altsyncram_component|auto_generated|q_a [10] & ( !\v1|x [2] & ( (!\v1|x [3] & (\vga_c|pac|altsyncram_component|auto_generated|q_a [14])) # (\v1|x [3] & 
// ((\vga_c|pac|altsyncram_component|auto_generated|q_a [6]))) ) ) )

	.dataa(!\vga_c|pac|altsyncram_component|auto_generated|q_a [14]),
	.datab(!\vga_c|pac|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\vga_c|pac|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\v1|x [3]),
	.datae(!\vga_c|pac|altsyncram_component|auto_generated|q_a [10]),
	.dataf(!\v1|x [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_c|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_c|Mux1~1 .extended_lut = "off";
defparam \vga_c|Mux1~1 .lut_mask = 64'h550F550F0033FF33;
defparam \vga_c|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y74_N12
cyclonev_lcell_comb \vga_c|Mux1~3 (
// Equation(s):
// \vga_c|Mux1~3_combout  = ( \vga_c|pac|altsyncram_component|auto_generated|q_a [12] & ( \v1|x [2] & ( (!\v1|x [3] & (\vga_c|pac|altsyncram_component|auto_generated|q_a [8])) # (\v1|x [3] & ((\vga_c|pac|altsyncram_component|auto_generated|q_a [0]))) ) ) ) # 
// ( !\vga_c|pac|altsyncram_component|auto_generated|q_a [12] & ( \v1|x [2] & ( (!\v1|x [3] & (\vga_c|pac|altsyncram_component|auto_generated|q_a [8])) # (\v1|x [3] & ((\vga_c|pac|altsyncram_component|auto_generated|q_a [0]))) ) ) ) # ( 
// \vga_c|pac|altsyncram_component|auto_generated|q_a [12] & ( !\v1|x [2] & ( (!\v1|x [3]) # (\vga_c|pac|altsyncram_component|auto_generated|q_a [4]) ) ) ) # ( !\vga_c|pac|altsyncram_component|auto_generated|q_a [12] & ( !\v1|x [2] & ( 
// (\vga_c|pac|altsyncram_component|auto_generated|q_a [4] & \v1|x [3]) ) ) )

	.dataa(!\vga_c|pac|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\vga_c|pac|altsyncram_component|auto_generated|q_a [4]),
	.datac(!\vga_c|pac|altsyncram_component|auto_generated|q_a [0]),
	.datad(!\v1|x [3]),
	.datae(!\vga_c|pac|altsyncram_component|auto_generated|q_a [12]),
	.dataf(!\v1|x [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_c|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_c|Mux1~3 .extended_lut = "off";
defparam \vga_c|Mux1~3 .lut_mask = 64'h0033FF33550F550F;
defparam \vga_c|Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y74_N18
cyclonev_lcell_comb \vga_c|Mux1~4 (
// Equation(s):
// \vga_c|Mux1~4_combout  = ( \vga_c|Mux1~1_combout  & ( \vga_c|Mux1~3_combout  & ( ((!\v1|x [1] & (\vga_c|Mux1~0_combout )) # (\v1|x [1] & ((\vga_c|Mux1~2_combout )))) # (\v1|x [0]) ) ) ) # ( !\vga_c|Mux1~1_combout  & ( \vga_c|Mux1~3_combout  & ( (!\v1|x 
// [1] & (\vga_c|Mux1~0_combout  & ((!\v1|x [0])))) # (\v1|x [1] & (((\v1|x [0]) # (\vga_c|Mux1~2_combout )))) ) ) ) # ( \vga_c|Mux1~1_combout  & ( !\vga_c|Mux1~3_combout  & ( (!\v1|x [1] & (((\v1|x [0])) # (\vga_c|Mux1~0_combout ))) # (\v1|x [1] & 
// (((\vga_c|Mux1~2_combout  & !\v1|x [0])))) ) ) ) # ( !\vga_c|Mux1~1_combout  & ( !\vga_c|Mux1~3_combout  & ( (!\v1|x [0] & ((!\v1|x [1] & (\vga_c|Mux1~0_combout )) # (\v1|x [1] & ((\vga_c|Mux1~2_combout ))))) ) ) )

	.dataa(!\v1|x [1]),
	.datab(!\vga_c|Mux1~0_combout ),
	.datac(!\vga_c|Mux1~2_combout ),
	.datad(!\v1|x [0]),
	.datae(!\vga_c|Mux1~1_combout ),
	.dataf(!\vga_c|Mux1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_c|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_c|Mux1~4 .extended_lut = "off";
defparam \vga_c|Mux1~4 .lut_mask = 64'h270027AA275527FF;
defparam \vga_c|Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y77_N18
cyclonev_lcell_comb \v1|rout~0 (
// Equation(s):
// \v1|rout~0_combout  = ( \Mux2~14_combout  & ( (!\Mux0~16_combout  & ((!\Mux1~13_combout  & ((\vga_c|Mux1~4_combout ))) # (\Mux1~13_combout  & (\vga_c|r~4_combout )))) # (\Mux0~16_combout  & (((\vga_c|r~4_combout )))) ) )

	.dataa(!\Mux0~16_combout ),
	.datab(!\Mux1~13_combout ),
	.datac(!\vga_c|r~4_combout ),
	.datad(!\vga_c|Mux1~4_combout ),
	.datae(gnd),
	.dataf(!\Mux2~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|rout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|rout~0 .extended_lut = "off";
defparam \v1|rout~0 .lut_mask = 64'h00000000078F078F;
defparam \v1|rout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y77_N15
cyclonev_lcell_comb \v1|rout~2 (
// Equation(s):
// \v1|rout~2_combout  = ( \v1|rout~0_combout  & ( (!\v1|LessThan3~0_combout  & (!\SW[0]~input_o  & !\v1|LessThan1~0_combout )) ) ) # ( !\v1|rout~0_combout  & ( (!\v1|LessThan3~0_combout  & (\v1|rout~1_combout  & (!\SW[0]~input_o  & !\v1|LessThan1~0_combout 
// ))) ) )

	.dataa(!\v1|LessThan3~0_combout ),
	.datab(!\v1|rout~1_combout ),
	.datac(!\SW[0]~input_o ),
	.datad(!\v1|LessThan1~0_combout ),
	.datae(gnd),
	.dataf(!\v1|rout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|rout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|rout~2 .extended_lut = "off";
defparam \v1|rout~2 .lut_mask = 64'h20002000A000A000;
defparam \v1|rout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y77_N16
dffeas \v1|rout[0] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|rout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|rout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|rout[0] .is_wysiwyg = "true";
defparam \v1|rout[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N30
cyclonev_lcell_comb \v1|video|vga_red~0 (
// Equation(s):
// \v1|video|vga_red~0_combout  = (!\v1|video|blanking_pulse~q  & \v1|rout [0])

	.dataa(!\v1|video|blanking_pulse~q ),
	.datab(gnd),
	.datac(!\v1|rout [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|video|vga_red~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|video|vga_red~0 .extended_lut = "off";
defparam \v1|video|vga_red~0 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \v1|video|vga_red~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y78_N34
dffeas \v1|video|vga_red[2] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\v1|video|vga_red~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|vga_red [2]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|vga_red[2] .is_wysiwyg = "true";
defparam \v1|video|vga_red[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N21
cyclonev_lcell_comb \v1|bout[0]~0 (
// Equation(s):
// \v1|bout[0]~0_combout  = (!\v1|LessThan1~0_combout  & (!\SW[0]~input_o  & !\v1|LessThan3~0_combout ))

	.dataa(gnd),
	.datab(!\v1|LessThan1~0_combout ),
	.datac(!\SW[0]~input_o ),
	.datad(!\v1|LessThan3~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|bout[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|bout[0]~0 .extended_lut = "off";
defparam \v1|bout[0]~0 .lut_mask = 64'hC000C000C000C000;
defparam \v1|bout[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N24
cyclonev_lcell_comb \v1|rout~3 (
// Equation(s):
// \v1|rout~3_combout  = ( \Mux1~13_combout  & ( \Mux2~14_combout  & ( (\v1|bout[0]~0_combout  & \vga_c|r~4_combout ) ) ) ) # ( !\Mux1~13_combout  & ( \Mux2~14_combout  & ( (\v1|bout[0]~0_combout  & (\Mux0~16_combout  & \vga_c|r~4_combout )) ) ) ) # ( 
// \Mux1~13_combout  & ( !\Mux2~14_combout  & ( (\v1|bout[0]~0_combout  & (!\Mux0~16_combout  & \vga_c|Mux2~4_combout )) ) ) )

	.dataa(!\v1|bout[0]~0_combout ),
	.datab(!\Mux0~16_combout ),
	.datac(!\vga_c|Mux2~4_combout ),
	.datad(!\vga_c|r~4_combout ),
	.datae(!\Mux1~13_combout ),
	.dataf(!\Mux2~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|rout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|rout~3 .extended_lut = "off";
defparam \v1|rout~3 .lut_mask = 64'h0000040400110055;
defparam \v1|rout~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y77_N26
dffeas \v1|rout[1] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|rout~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|rout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|rout[1] .is_wysiwyg = "true";
defparam \v1|rout[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N39
cyclonev_lcell_comb \v1|video|vga_red~1 (
// Equation(s):
// \v1|video|vga_red~1_combout  = ( !\v1|video|blanking_pulse~q  & ( \v1|rout [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\v1|rout [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\v1|video|blanking_pulse~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|video|vga_red~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|video|vga_red~1 .extended_lut = "off";
defparam \v1|video|vga_red~1 .lut_mask = 64'h0F0F0F0F00000000;
defparam \v1|video|vga_red~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y80_N33
cyclonev_lcell_comb \v1|video|vga_red[3]~feeder (
// Equation(s):
// \v1|video|vga_red[3]~feeder_combout  = ( \v1|video|vga_red~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\v1|video|vga_red~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|video|vga_red[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|video|vga_red[3]~feeder .extended_lut = "off";
defparam \v1|video|vga_red[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \v1|video|vga_red[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y80_N34
dffeas \v1|video|vga_red[3] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|vga_red[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|vga_red [3]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|vga_red[3] .is_wysiwyg = "true";
defparam \v1|video|vga_red[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y77_N24
cyclonev_lcell_comb \v1|rout~4 (
// Equation(s):
// \v1|rout~4_combout  = ( !\Mux2~14_combout  & ( (!\Mux0~16_combout  & (\Mux1~13_combout  & (\vga_c|Mux2~4_combout  & ((\v1|bout[0]~0_combout ))))) ) ) # ( \Mux2~14_combout  & ( (\v1|bout[0]~0_combout  & ((!\Mux0~16_combout  & ((!\Mux1~13_combout  & 
// ((\vga_c|Mux1~4_combout ))) # (\Mux1~13_combout  & (\vga_c|r~4_combout )))) # (\Mux0~16_combout  & (((\vga_c|r~4_combout )))))) ) )

	.dataa(!\Mux0~16_combout ),
	.datab(!\Mux1~13_combout ),
	.datac(!\vga_c|r~4_combout ),
	.datad(!\vga_c|Mux1~4_combout ),
	.datae(!\Mux2~14_combout ),
	.dataf(!\v1|bout[0]~0_combout ),
	.datag(!\vga_c|Mux2~4_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|rout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|rout~4 .extended_lut = "on";
defparam \v1|rout~4 .lut_mask = 64'h000000000202078F;
defparam \v1|rout~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y77_N25
dffeas \v1|rout[2] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|rout~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|rout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|rout[2] .is_wysiwyg = "true";
defparam \v1|rout[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N33
cyclonev_lcell_comb \v1|video|vga_red~2 (
// Equation(s):
// \v1|video|vga_red~2_combout  = (\v1|rout [2] & !\v1|video|blanking_pulse~q )

	.dataa(!\v1|rout [2]),
	.datab(!\v1|video|blanking_pulse~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|video|vga_red~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|video|vga_red~2 .extended_lut = "off";
defparam \v1|video|vga_red~2 .lut_mask = 64'h4444444444444444;
defparam \v1|video|vga_red~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N31
dffeas \v1|video|vga_red[4] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\v1|video|vga_red~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|vga_red [4]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|vga_red[4] .is_wysiwyg = "true";
defparam \v1|video|vga_red[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y78_N41
dffeas \v1|video|vga_red[5] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|vga_red~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|vga_red [5]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|vga_red[5] .is_wysiwyg = "true";
defparam \v1|video|vga_red[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y78_N31
dffeas \v1|video|vga_red[6] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|vga_red~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|vga_red [6]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|vga_red[6] .is_wysiwyg = "true";
defparam \v1|video|vga_red[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y77_N35
dffeas \v1|video|vga_red[7] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|vga_red~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|vga_red [7]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|vga_red[7] .is_wysiwyg = "true";
defparam \v1|video|vga_red[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y75_N0
cyclonev_ram_block \vga_c|ghost_b|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(40'b0000000000000000000000000000000000000000),
	.portaaddr({\v1|y [3],\v1|y [2],\v1|y [1],\v1|y [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr(4'b0000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_c|ghost_b|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_c|ghost_b|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \vga_c|ghost_b|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \vga_c|ghost_b|altsyncram_component|auto_generated|ram_block1a0 .init_file = "ghost_B.mif";
defparam \vga_c|ghost_b|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \vga_c|ghost_b|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "VGA_Ctrl:vga_c|ghost_B_ROM:ghost_b|altsyncram:altsyncram_component|altsyncram_08g1:auto_generated|ALTSYNCRAM";
defparam \vga_c|ghost_b|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \vga_c|ghost_b|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \vga_c|ghost_b|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \vga_c|ghost_b|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \vga_c|ghost_b|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \vga_c|ghost_b|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \vga_c|ghost_b|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \vga_c|ghost_b|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \vga_c|ghost_b|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \vga_c|ghost_b|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \vga_c|ghost_b|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \vga_c|ghost_b|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \vga_c|ghost_b|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_c|ghost_b|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \vga_c|ghost_b|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \vga_c|ghost_b|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \vga_c|ghost_b|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \vga_c|ghost_b|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000001C38000000306030600030603060001C381C380000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X15_Y75_N57
cyclonev_lcell_comb \vga_c|g~3 (
// Equation(s):
// \vga_c|g~3_combout  = ( \v1|x [0] & ( \vga_c|ghost_g|altsyncram_component|auto_generated|q_a [11] & ( (!\v1|x [1] & ((\vga_c|ghost_g|altsyncram_component|auto_generated|q_a [10]))) # (\v1|x [1] & (\vga_c|ghost_g|altsyncram_component|auto_generated|q_a 
// [8])) ) ) ) # ( !\v1|x [0] & ( \vga_c|ghost_g|altsyncram_component|auto_generated|q_a [11] & ( (!\v1|x [1]) # (\vga_c|ghost_g|altsyncram_component|auto_generated|q_a [9]) ) ) ) # ( \v1|x [0] & ( !\vga_c|ghost_g|altsyncram_component|auto_generated|q_a [11] 
// & ( (!\v1|x [1] & ((\vga_c|ghost_g|altsyncram_component|auto_generated|q_a [10]))) # (\v1|x [1] & (\vga_c|ghost_g|altsyncram_component|auto_generated|q_a [8])) ) ) ) # ( !\v1|x [0] & ( !\vga_c|ghost_g|altsyncram_component|auto_generated|q_a [11] & ( 
// (\vga_c|ghost_g|altsyncram_component|auto_generated|q_a [9] & \v1|x [1]) ) ) )

	.dataa(!\vga_c|ghost_g|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\vga_c|ghost_g|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\vga_c|ghost_g|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\v1|x [1]),
	.datae(!\v1|x [0]),
	.dataf(!\vga_c|ghost_g|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_c|g~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_c|g~3 .extended_lut = "off";
defparam \vga_c|g~3 .lut_mask = 64'h000F3355FF0F3355;
defparam \vga_c|g~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y75_N18
cyclonev_lcell_comb \vga_c|g~2 (
// Equation(s):
// \vga_c|g~2_combout  = ( \v1|x [0] & ( \vga_c|ghost_g|altsyncram_component|auto_generated|q_a [14] & ( (!\v1|x [1]) # (\vga_c|ghost_g|altsyncram_component|auto_generated|q_a [12]) ) ) ) # ( !\v1|x [0] & ( 
// \vga_c|ghost_g|altsyncram_component|auto_generated|q_a [14] & ( (!\v1|x [1] & ((\vga_c|ghost_g|altsyncram_component|auto_generated|q_a [15]))) # (\v1|x [1] & (\vga_c|ghost_g|altsyncram_component|auto_generated|q_a [13])) ) ) ) # ( \v1|x [0] & ( 
// !\vga_c|ghost_g|altsyncram_component|auto_generated|q_a [14] & ( (\v1|x [1] & \vga_c|ghost_g|altsyncram_component|auto_generated|q_a [12]) ) ) ) # ( !\v1|x [0] & ( !\vga_c|ghost_g|altsyncram_component|auto_generated|q_a [14] & ( (!\v1|x [1] & 
// ((\vga_c|ghost_g|altsyncram_component|auto_generated|q_a [15]))) # (\v1|x [1] & (\vga_c|ghost_g|altsyncram_component|auto_generated|q_a [13])) ) ) )

	.dataa(!\v1|x [1]),
	.datab(!\vga_c|ghost_g|altsyncram_component|auto_generated|q_a [12]),
	.datac(!\vga_c|ghost_g|altsyncram_component|auto_generated|q_a [13]),
	.datad(!\vga_c|ghost_g|altsyncram_component|auto_generated|q_a [15]),
	.datae(!\v1|x [0]),
	.dataf(!\vga_c|ghost_g|altsyncram_component|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_c|g~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_c|g~2 .extended_lut = "off";
defparam \vga_c|g~2 .lut_mask = 64'h05AF111105AFBBBB;
defparam \vga_c|g~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y75_N42
cyclonev_lcell_comb \vga_c|g~1 (
// Equation(s):
// \vga_c|g~1_combout  = ( \v1|x [1] & ( \vga_c|ghost_g|altsyncram_component|auto_generated|q_a [3] & ( (!\v1|x [0] & ((\vga_c|ghost_g|altsyncram_component|auto_generated|q_a [1]))) # (\v1|x [0] & (\vga_c|ghost_g|altsyncram_component|auto_generated|q_a [0])) 
// ) ) ) # ( !\v1|x [1] & ( \vga_c|ghost_g|altsyncram_component|auto_generated|q_a [3] & ( (!\v1|x [0]) # (\vga_c|ghost_g|altsyncram_component|auto_generated|q_a [2]) ) ) ) # ( \v1|x [1] & ( !\vga_c|ghost_g|altsyncram_component|auto_generated|q_a [3] & ( 
// (!\v1|x [0] & ((\vga_c|ghost_g|altsyncram_component|auto_generated|q_a [1]))) # (\v1|x [0] & (\vga_c|ghost_g|altsyncram_component|auto_generated|q_a [0])) ) ) ) # ( !\v1|x [1] & ( !\vga_c|ghost_g|altsyncram_component|auto_generated|q_a [3] & ( 
// (\vga_c|ghost_g|altsyncram_component|auto_generated|q_a [2] & \v1|x [0]) ) ) )

	.dataa(!\vga_c|ghost_g|altsyncram_component|auto_generated|q_a [0]),
	.datab(!\vga_c|ghost_g|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\v1|x [0]),
	.datad(!\vga_c|ghost_g|altsyncram_component|auto_generated|q_a [1]),
	.datae(!\v1|x [1]),
	.dataf(!\vga_c|ghost_g|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_c|g~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_c|g~1 .extended_lut = "off";
defparam \vga_c|g~1 .lut_mask = 64'h030305F5F3F305F5;
defparam \vga_c|g~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y75_N36
cyclonev_lcell_comb \vga_c|g~0 (
// Equation(s):
// \vga_c|g~0_combout  = ( \vga_c|ghost_g|altsyncram_component|auto_generated|q_a [6] & ( \vga_c|ghost_g|altsyncram_component|auto_generated|q_a [4] & ( ((!\v1|x [1] & ((\vga_c|ghost_g|altsyncram_component|auto_generated|q_a [7]))) # (\v1|x [1] & 
// (\vga_c|ghost_g|altsyncram_component|auto_generated|q_a [5]))) # (\v1|x [0]) ) ) ) # ( !\vga_c|ghost_g|altsyncram_component|auto_generated|q_a [6] & ( \vga_c|ghost_g|altsyncram_component|auto_generated|q_a [4] & ( (!\v1|x [0] & ((!\v1|x [1] & 
// ((\vga_c|ghost_g|altsyncram_component|auto_generated|q_a [7]))) # (\v1|x [1] & (\vga_c|ghost_g|altsyncram_component|auto_generated|q_a [5])))) # (\v1|x [0] & (((\v1|x [1])))) ) ) ) # ( \vga_c|ghost_g|altsyncram_component|auto_generated|q_a [6] & ( 
// !\vga_c|ghost_g|altsyncram_component|auto_generated|q_a [4] & ( (!\v1|x [0] & ((!\v1|x [1] & ((\vga_c|ghost_g|altsyncram_component|auto_generated|q_a [7]))) # (\v1|x [1] & (\vga_c|ghost_g|altsyncram_component|auto_generated|q_a [5])))) # (\v1|x [0] & 
// (((!\v1|x [1])))) ) ) ) # ( !\vga_c|ghost_g|altsyncram_component|auto_generated|q_a [6] & ( !\vga_c|ghost_g|altsyncram_component|auto_generated|q_a [4] & ( (!\v1|x [0] & ((!\v1|x [1] & ((\vga_c|ghost_g|altsyncram_component|auto_generated|q_a [7]))) # 
// (\v1|x [1] & (\vga_c|ghost_g|altsyncram_component|auto_generated|q_a [5])))) ) ) )

	.dataa(!\v1|x [0]),
	.datab(!\vga_c|ghost_g|altsyncram_component|auto_generated|q_a [5]),
	.datac(!\v1|x [1]),
	.datad(!\vga_c|ghost_g|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\vga_c|ghost_g|altsyncram_component|auto_generated|q_a [6]),
	.dataf(!\vga_c|ghost_g|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_c|g~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_c|g~0 .extended_lut = "off";
defparam \vga_c|g~0 .lut_mask = 64'h02A252F207A757F7;
defparam \vga_c|g~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y75_N30
cyclonev_lcell_comb \vga_c|g~4 (
// Equation(s):
// \vga_c|g~4_combout  = ( \vga_c|g~0_combout  & ( \v1|x [2] & ( (!\v1|x [3] & (\vga_c|g~3_combout )) # (\v1|x [3] & ((\vga_c|g~1_combout ))) ) ) ) # ( !\vga_c|g~0_combout  & ( \v1|x [2] & ( (!\v1|x [3] & (\vga_c|g~3_combout )) # (\v1|x [3] & 
// ((\vga_c|g~1_combout ))) ) ) ) # ( \vga_c|g~0_combout  & ( !\v1|x [2] & ( (\vga_c|g~2_combout ) # (\v1|x [3]) ) ) ) # ( !\vga_c|g~0_combout  & ( !\v1|x [2] & ( (!\v1|x [3] & \vga_c|g~2_combout ) ) ) )

	.dataa(!\v1|x [3]),
	.datab(!\vga_c|g~3_combout ),
	.datac(!\vga_c|g~2_combout ),
	.datad(!\vga_c|g~1_combout ),
	.datae(!\vga_c|g~0_combout ),
	.dataf(!\v1|x [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_c|g~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_c|g~4 .extended_lut = "off";
defparam \vga_c|g~4 .lut_mask = 64'h0A0A5F5F22772277;
defparam \vga_c|g~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y77_N0
cyclonev_lcell_comb \vga_c|g~5 (
// Equation(s):
// \vga_c|g~5_combout  = ( \Mux0~16_combout  & ( \Mux2~14_combout  & ( \vga_c|g~4_combout  ) ) ) # ( !\Mux0~16_combout  & ( \Mux2~14_combout  & ( (\vga_c|g~4_combout  & \Mux1~13_combout ) ) ) ) # ( \Mux0~16_combout  & ( !\Mux2~14_combout  & ( 
// (\vga_c|Mux3~4_combout  & \Mux1~13_combout ) ) ) ) # ( !\Mux0~16_combout  & ( !\Mux2~14_combout  & ( (\vga_c|Mux2~4_combout  & \Mux1~13_combout ) ) ) )

	.dataa(!\vga_c|Mux3~4_combout ),
	.datab(!\vga_c|g~4_combout ),
	.datac(!\vga_c|Mux2~4_combout ),
	.datad(!\Mux1~13_combout ),
	.datae(!\Mux0~16_combout ),
	.dataf(!\Mux2~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_c|g~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_c|g~5 .extended_lut = "off";
defparam \vga_c|g~5 .lut_mask = 64'h000F005500333333;
defparam \vga_c|g~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N0
cyclonev_lcell_comb \v1|gout~0 (
// Equation(s):
// \v1|gout~0_combout  = ( !\v1|LessThan1~0_combout  & ( (\vga_c|g~5_combout  & (!\SW[0]~input_o  & !\v1|LessThan3~0_combout )) ) )

	.dataa(!\vga_c|g~5_combout ),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(!\v1|LessThan3~0_combout ),
	.datae(gnd),
	.dataf(!\v1|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|gout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|gout~0 .extended_lut = "off";
defparam \v1|gout~0 .lut_mask = 64'h4400440000000000;
defparam \v1|gout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y77_N1
dffeas \v1|gout[0] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|gout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|gout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|gout[0] .is_wysiwyg = "true";
defparam \v1|gout[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y77_N4
dffeas \v1|video|vga_green[2] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\v1|gout [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|blanking_pulse~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|vga_green [2]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|vga_green[2] .is_wysiwyg = "true";
defparam \v1|video|vga_green[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N3
cyclonev_lcell_comb \vga_c|Equal0~0 (
// Equation(s):
// \vga_c|Equal0~0_combout  = ( !\Mux2~14_combout  & ( (\Mux0~16_combout  & !\Mux1~13_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mux0~16_combout ),
	.datad(!\Mux1~13_combout ),
	.datae(gnd),
	.dataf(!\Mux2~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_c|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_c|Equal0~0 .extended_lut = "off";
defparam \vga_c|Equal0~0 .lut_mask = 64'h0F000F0000000000;
defparam \vga_c|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y77_N57
cyclonev_lcell_comb \v1|gout~1 (
// Equation(s):
// \v1|gout~1_combout  = ( \Mux2~14_combout  & ( (\vga_c|g~4_combout  & ((\Mux1~13_combout ) # (\Mux0~16_combout ))) ) ) # ( !\Mux2~14_combout  & ( (!\Mux0~16_combout  & (\Mux1~13_combout  & \vga_c|Mux2~4_combout )) ) )

	.dataa(!\Mux0~16_combout ),
	.datab(!\Mux1~13_combout ),
	.datac(!\vga_c|g~4_combout ),
	.datad(!\vga_c|Mux2~4_combout ),
	.datae(gnd),
	.dataf(!\Mux2~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|gout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|gout~1 .extended_lut = "off";
defparam \v1|gout~1 .lut_mask = 64'h0022002207070707;
defparam \v1|gout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N9
cyclonev_lcell_comb \v1|gout~2 (
// Equation(s):
// \v1|gout~2_combout  = ( !\v1|LessThan3~0_combout  & ( \v1|gout~1_combout  & ( (!\SW[0]~input_o  & (!\v1|LessThan1~0_combout  & ((!\vga_c|Equal0~0_combout ) # (\vga_c|Mux0~4_combout )))) ) ) ) # ( !\v1|LessThan3~0_combout  & ( !\v1|gout~1_combout  & ( 
// (\vga_c|Equal0~0_combout  & (!\SW[0]~input_o  & (!\v1|LessThan1~0_combout  & \vga_c|Mux0~4_combout ))) ) ) )

	.dataa(!\vga_c|Equal0~0_combout ),
	.datab(!\SW[0]~input_o ),
	.datac(!\v1|LessThan1~0_combout ),
	.datad(!\vga_c|Mux0~4_combout ),
	.datae(!\v1|LessThan3~0_combout ),
	.dataf(!\v1|gout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|gout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|gout~2 .extended_lut = "off";
defparam \v1|gout~2 .lut_mask = 64'h0040000080C00000;
defparam \v1|gout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y77_N10
dffeas \v1|gout[1] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|gout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|gout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|gout[1] .is_wysiwyg = "true";
defparam \v1|gout[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y75_N0
cyclonev_lcell_comb \v1|video|vga_green~0 (
// Equation(s):
// \v1|video|vga_green~0_combout  = ( !\v1|video|blanking_pulse~q  & ( \v1|gout [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\v1|gout [1]),
	.datad(gnd),
	.datae(!\v1|video|blanking_pulse~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|video|vga_green~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|video|vga_green~0 .extended_lut = "off";
defparam \v1|video|vga_green~0 .lut_mask = 64'h0F0F00000F0F0000;
defparam \v1|video|vga_green~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y75_N5
dffeas \v1|video|vga_green[3] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\v1|video|vga_green~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|vga_green [3]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|vga_green[3] .is_wysiwyg = "true";
defparam \v1|video|vga_green[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y75_N1
dffeas \v1|video|vga_green[4] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|vga_green~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|vga_green [4]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|vga_green[4] .is_wysiwyg = "true";
defparam \v1|video|vga_green[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N6
cyclonev_lcell_comb \v1|gout~3 (
// Equation(s):
// \v1|gout~3_combout  = ( !\v1|LessThan3~0_combout  & ( \vga_c|g~5_combout  & ( (!\SW[0]~input_o  & (!\v1|LessThan1~0_combout  & ((!\vga_c|Equal0~0_combout ) # (\vga_c|Mux0~4_combout )))) ) ) ) # ( !\v1|LessThan3~0_combout  & ( !\vga_c|g~5_combout  & ( 
// (\vga_c|Equal0~0_combout  & (!\SW[0]~input_o  & (\vga_c|Mux0~4_combout  & !\v1|LessThan1~0_combout ))) ) ) )

	.dataa(!\vga_c|Equal0~0_combout ),
	.datab(!\SW[0]~input_o ),
	.datac(!\vga_c|Mux0~4_combout ),
	.datad(!\v1|LessThan1~0_combout ),
	.datae(!\v1|LessThan3~0_combout ),
	.dataf(!\vga_c|g~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|gout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|gout~3 .extended_lut = "off";
defparam \v1|gout~3 .lut_mask = 64'h040000008C000000;
defparam \v1|gout~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y77_N7
dffeas \v1|gout[3] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|gout~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|gout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|gout[3] .is_wysiwyg = "true";
defparam \v1|gout[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y77_N9
cyclonev_lcell_comb \v1|video|vga_green~1 (
// Equation(s):
// \v1|video|vga_green~1_combout  = ( \v1|gout [3] & ( !\v1|video|blanking_pulse~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|video|blanking_pulse~q ),
	.datae(gnd),
	.dataf(!\v1|gout [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|video|vga_green~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|video|vga_green~1 .extended_lut = "off";
defparam \v1|video|vga_green~1 .lut_mask = 64'h00000000FF00FF00;
defparam \v1|video|vga_green~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y77_N5
dffeas \v1|video|vga_green[5] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\v1|video|vga_green~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|vga_green [5]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|vga_green[5] .is_wysiwyg = "true";
defparam \v1|video|vga_green[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y77_N11
dffeas \v1|video|vga_green[6] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|vga_green~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|vga_green [6]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|vga_green[6] .is_wysiwyg = "true";
defparam \v1|video|vga_green[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y77_N6
cyclonev_lcell_comb \vga_c|g~6 (
// Equation(s):
// \vga_c|g~6_combout  = ( \Mux1~13_combout  & ( (\vga_c|g~4_combout  & \Mux2~14_combout ) ) ) # ( !\Mux1~13_combout  & ( (\Mux2~14_combout  & ((!\Mux0~16_combout  & (\vga_c|Mux1~4_combout )) # (\Mux0~16_combout  & ((\vga_c|g~4_combout ))))) ) )

	.dataa(!\vga_c|Mux1~4_combout ),
	.datab(!\vga_c|g~4_combout ),
	.datac(!\Mux0~16_combout ),
	.datad(!\Mux2~14_combout ),
	.datae(gnd),
	.dataf(!\Mux1~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_c|g~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_c|g~6 .extended_lut = "off";
defparam \vga_c|g~6 .lut_mask = 64'h0053005300330033;
defparam \vga_c|g~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y77_N30
cyclonev_lcell_comb \v1|gout~4 (
// Equation(s):
// \v1|gout~4_combout  = ( !\v1|LessThan1~0_combout  & ( !\v1|LessThan3~0_combout  & ( (!\SW[0]~input_o  & ((\vga_c|g~6_combout ) # (\v1|rout~1_combout ))) ) ) )

	.dataa(!\v1|rout~1_combout ),
	.datab(!\vga_c|g~6_combout ),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(!\v1|LessThan1~0_combout ),
	.dataf(!\v1|LessThan3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|gout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|gout~4 .extended_lut = "off";
defparam \v1|gout~4 .lut_mask = 64'h7070000000000000;
defparam \v1|gout~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y77_N31
dffeas \v1|gout[5] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|gout~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|gout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|gout[5] .is_wysiwyg = "true";
defparam \v1|gout[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y77_N35
dffeas \v1|video|vga_green[7] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\v1|gout [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|blanking_pulse~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|vga_green [7]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|vga_green[7] .is_wysiwyg = "true";
defparam \v1|video|vga_green[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y76_N48
cyclonev_lcell_comb \vga_c|Mux6~3 (
// Equation(s):
// \vga_c|Mux6~3_combout  = ( \vga_c|ghost_b|altsyncram_component|auto_generated|q_a [0] & ( \v1|x [0] & ( (\v1|x [1]) # (\vga_c|ghost_b|altsyncram_component|auto_generated|q_a [2]) ) ) ) # ( !\vga_c|ghost_b|altsyncram_component|auto_generated|q_a [0] & ( 
// \v1|x [0] & ( (\vga_c|ghost_b|altsyncram_component|auto_generated|q_a [2] & !\v1|x [1]) ) ) ) # ( \vga_c|ghost_b|altsyncram_component|auto_generated|q_a [0] & ( !\v1|x [0] & ( (!\v1|x [1] & ((\vga_c|ghost_b|altsyncram_component|auto_generated|q_a [3]))) # 
// (\v1|x [1] & (\vga_c|ghost_b|altsyncram_component|auto_generated|q_a [1])) ) ) ) # ( !\vga_c|ghost_b|altsyncram_component|auto_generated|q_a [0] & ( !\v1|x [0] & ( (!\v1|x [1] & ((\vga_c|ghost_b|altsyncram_component|auto_generated|q_a [3]))) # (\v1|x [1] 
// & (\vga_c|ghost_b|altsyncram_component|auto_generated|q_a [1])) ) ) )

	.dataa(!\vga_c|ghost_b|altsyncram_component|auto_generated|q_a [2]),
	.datab(!\vga_c|ghost_b|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\vga_c|ghost_b|altsyncram_component|auto_generated|q_a [3]),
	.datad(!\v1|x [1]),
	.datae(!\vga_c|ghost_b|altsyncram_component|auto_generated|q_a [0]),
	.dataf(!\v1|x [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_c|Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_c|Mux6~3 .extended_lut = "off";
defparam \vga_c|Mux6~3 .lut_mask = 64'h0F330F33550055FF;
defparam \vga_c|Mux6~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y74_N48
cyclonev_lcell_comb \vga_c|Mux6~2 (
// Equation(s):
// \vga_c|Mux6~2_combout  = ( \vga_c|ghost_b|altsyncram_component|auto_generated|q_a [7] & ( \vga_c|ghost_b|altsyncram_component|auto_generated|q_a [5] & ( (!\v1|x [0]) # ((!\v1|x [1] & (\vga_c|ghost_b|altsyncram_component|auto_generated|q_a [6])) # (\v1|x 
// [1] & ((\vga_c|ghost_b|altsyncram_component|auto_generated|q_a [4])))) ) ) ) # ( !\vga_c|ghost_b|altsyncram_component|auto_generated|q_a [7] & ( \vga_c|ghost_b|altsyncram_component|auto_generated|q_a [5] & ( (!\v1|x [1] & 
// (\vga_c|ghost_b|altsyncram_component|auto_generated|q_a [6] & (\v1|x [0]))) # (\v1|x [1] & (((!\v1|x [0]) # (\vga_c|ghost_b|altsyncram_component|auto_generated|q_a [4])))) ) ) ) # ( \vga_c|ghost_b|altsyncram_component|auto_generated|q_a [7] & ( 
// !\vga_c|ghost_b|altsyncram_component|auto_generated|q_a [5] & ( (!\v1|x [1] & (((!\v1|x [0])) # (\vga_c|ghost_b|altsyncram_component|auto_generated|q_a [6]))) # (\v1|x [1] & (((\v1|x [0] & \vga_c|ghost_b|altsyncram_component|auto_generated|q_a [4])))) ) ) 
// ) # ( !\vga_c|ghost_b|altsyncram_component|auto_generated|q_a [7] & ( !\vga_c|ghost_b|altsyncram_component|auto_generated|q_a [5] & ( (\v1|x [0] & ((!\v1|x [1] & (\vga_c|ghost_b|altsyncram_component|auto_generated|q_a [6])) # (\v1|x [1] & 
// ((\vga_c|ghost_b|altsyncram_component|auto_generated|q_a [4]))))) ) ) )

	.dataa(!\v1|x [1]),
	.datab(!\vga_c|ghost_b|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\v1|x [0]),
	.datad(!\vga_c|ghost_b|altsyncram_component|auto_generated|q_a [4]),
	.datae(!\vga_c|ghost_b|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\vga_c|ghost_b|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_c|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_c|Mux6~2 .extended_lut = "off";
defparam \vga_c|Mux6~2 .lut_mask = 64'h0207A2A75257F2F7;
defparam \vga_c|Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y76_N36
cyclonev_lcell_comb \vga_c|Mux6~0 (
// Equation(s):
// \vga_c|Mux6~0_combout  = ( \vga_c|ghost_b|altsyncram_component|auto_generated|q_a [14] & ( \v1|x [0] & ( (!\v1|x [1]) # (\vga_c|ghost_b|altsyncram_component|auto_generated|q_a [12]) ) ) ) # ( !\vga_c|ghost_b|altsyncram_component|auto_generated|q_a [14] & 
// ( \v1|x [0] & ( (\vga_c|ghost_b|altsyncram_component|auto_generated|q_a [12] & \v1|x [1]) ) ) ) # ( \vga_c|ghost_b|altsyncram_component|auto_generated|q_a [14] & ( !\v1|x [0] & ( (!\v1|x [1] & ((\vga_c|ghost_b|altsyncram_component|auto_generated|q_a 
// [15]))) # (\v1|x [1] & (\vga_c|ghost_b|altsyncram_component|auto_generated|q_a [13])) ) ) ) # ( !\vga_c|ghost_b|altsyncram_component|auto_generated|q_a [14] & ( !\v1|x [0] & ( (!\v1|x [1] & ((\vga_c|ghost_b|altsyncram_component|auto_generated|q_a [15]))) 
// # (\v1|x [1] & (\vga_c|ghost_b|altsyncram_component|auto_generated|q_a [13])) ) ) )

	.dataa(!\vga_c|ghost_b|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\vga_c|ghost_b|altsyncram_component|auto_generated|q_a [13]),
	.datac(!\vga_c|ghost_b|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\v1|x [1]),
	.datae(!\vga_c|ghost_b|altsyncram_component|auto_generated|q_a [14]),
	.dataf(!\v1|x [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_c|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_c|Mux6~0 .extended_lut = "off";
defparam \vga_c|Mux6~0 .lut_mask = 64'h0F330F330055FF55;
defparam \vga_c|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y76_N12
cyclonev_lcell_comb \vga_c|Mux6~1 (
// Equation(s):
// \vga_c|Mux6~1_combout  = ( \vga_c|ghost_b|altsyncram_component|auto_generated|q_a [10] & ( \v1|x [0] & ( (!\v1|x [1]) # (\vga_c|ghost_b|altsyncram_component|auto_generated|q_a [8]) ) ) ) # ( !\vga_c|ghost_b|altsyncram_component|auto_generated|q_a [10] & ( 
// \v1|x [0] & ( (\vga_c|ghost_b|altsyncram_component|auto_generated|q_a [8] & \v1|x [1]) ) ) ) # ( \vga_c|ghost_b|altsyncram_component|auto_generated|q_a [10] & ( !\v1|x [0] & ( (!\v1|x [1] & (\vga_c|ghost_b|altsyncram_component|auto_generated|q_a [11])) # 
// (\v1|x [1] & ((\vga_c|ghost_b|altsyncram_component|auto_generated|q_a [9]))) ) ) ) # ( !\vga_c|ghost_b|altsyncram_component|auto_generated|q_a [10] & ( !\v1|x [0] & ( (!\v1|x [1] & (\vga_c|ghost_b|altsyncram_component|auto_generated|q_a [11])) # (\v1|x 
// [1] & ((\vga_c|ghost_b|altsyncram_component|auto_generated|q_a [9]))) ) ) )

	.dataa(!\vga_c|ghost_b|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\v1|x [1]),
	.datac(!\vga_c|ghost_b|altsyncram_component|auto_generated|q_a [11]),
	.datad(!\vga_c|ghost_b|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\vga_c|ghost_b|altsyncram_component|auto_generated|q_a [10]),
	.dataf(!\v1|x [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_c|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_c|Mux6~1 .extended_lut = "off";
defparam \vga_c|Mux6~1 .lut_mask = 64'h0C3F0C3F1111DDDD;
defparam \vga_c|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y76_N54
cyclonev_lcell_comb \vga_c|Mux6~4 (
// Equation(s):
// \vga_c|Mux6~4_combout  = ( \vga_c|Mux6~0_combout  & ( \vga_c|Mux6~1_combout  & ( (!\v1|x [3]) # ((!\v1|x [2] & ((\vga_c|Mux6~2_combout ))) # (\v1|x [2] & (\vga_c|Mux6~3_combout ))) ) ) ) # ( !\vga_c|Mux6~0_combout  & ( \vga_c|Mux6~1_combout  & ( (!\v1|x 
// [2] & (\v1|x [3] & ((\vga_c|Mux6~2_combout )))) # (\v1|x [2] & ((!\v1|x [3]) # ((\vga_c|Mux6~3_combout )))) ) ) ) # ( \vga_c|Mux6~0_combout  & ( !\vga_c|Mux6~1_combout  & ( (!\v1|x [2] & ((!\v1|x [3]) # ((\vga_c|Mux6~2_combout )))) # (\v1|x [2] & (\v1|x 
// [3] & (\vga_c|Mux6~3_combout ))) ) ) ) # ( !\vga_c|Mux6~0_combout  & ( !\vga_c|Mux6~1_combout  & ( (\v1|x [3] & ((!\v1|x [2] & ((\vga_c|Mux6~2_combout ))) # (\v1|x [2] & (\vga_c|Mux6~3_combout )))) ) ) )

	.dataa(!\v1|x [2]),
	.datab(!\v1|x [3]),
	.datac(!\vga_c|Mux6~3_combout ),
	.datad(!\vga_c|Mux6~2_combout ),
	.datae(!\vga_c|Mux6~0_combout ),
	.dataf(!\vga_c|Mux6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_c|Mux6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_c|Mux6~4 .extended_lut = "off";
defparam \vga_c|Mux6~4 .lut_mask = 64'h012389AB4567CDEF;
defparam \vga_c|Mux6~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N9
cyclonev_lcell_comb \v1|bout~1 (
// Equation(s):
// \v1|bout~1_combout  = ( \vga_c|Mux2~4_combout  & ( \Mux2~14_combout  & ( (\vga_c|Mux6~4_combout  & (\v1|bout[0]~0_combout  & ((\Mux1~13_combout ) # (\Mux0~16_combout )))) ) ) ) # ( !\vga_c|Mux2~4_combout  & ( \Mux2~14_combout  & ( (\vga_c|Mux6~4_combout  
// & (\v1|bout[0]~0_combout  & ((\Mux1~13_combout ) # (\Mux0~16_combout )))) ) ) ) # ( \vga_c|Mux2~4_combout  & ( !\Mux2~14_combout  & ( (!\Mux0~16_combout  & (\Mux1~13_combout  & \v1|bout[0]~0_combout )) ) ) )

	.dataa(!\vga_c|Mux6~4_combout ),
	.datab(!\Mux0~16_combout ),
	.datac(!\Mux1~13_combout ),
	.datad(!\v1|bout[0]~0_combout ),
	.datae(!\vga_c|Mux2~4_combout ),
	.dataf(!\Mux2~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|bout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|bout~1 .extended_lut = "off";
defparam \v1|bout~1 .lut_mask = 64'h0000000C00150015;
defparam \v1|bout~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y77_N10
dffeas \v1|bout[0] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|bout~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|bout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|bout[0] .is_wysiwyg = "true";
defparam \v1|bout[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y77_N7
dffeas \v1|video|vga_blue[2] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\v1|bout [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|blanking_pulse~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|vga_blue [2]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|vga_blue[2] .is_wysiwyg = "true";
defparam \v1|video|vga_blue[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y77_N21
cyclonev_lcell_comb \v1|bout~2 (
// Equation(s):
// \v1|bout~2_combout  = ( \Mux2~14_combout  & ( (!\Mux0~16_combout  & (!\Mux1~13_combout  & \vga_c|Mux1~4_combout )) ) ) # ( !\Mux2~14_combout  & ( (\Mux0~16_combout  & (\Mux1~13_combout  & \vga_c|Mux3~4_combout )) ) )

	.dataa(!\Mux0~16_combout ),
	.datab(!\Mux1~13_combout ),
	.datac(!\vga_c|Mux1~4_combout ),
	.datad(!\vga_c|Mux3~4_combout ),
	.datae(gnd),
	.dataf(!\Mux2~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|bout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|bout~2 .extended_lut = "off";
defparam \v1|bout~2 .lut_mask = 64'h0011001108080808;
defparam \v1|bout~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y77_N48
cyclonev_lcell_comb \v1|bout~10 (
// Equation(s):
// \v1|bout~10_combout  = ( !\Mux1~13_combout  & ( (\v1|bout[0]~0_combout  & ((!\Mux0~16_combout  & (((\v1|bout~2_combout )))) # (\Mux0~16_combout  & ((!\Mux2~14_combout  & (\vga_c|Mux0~4_combout )) # (\Mux2~14_combout  & ((\v1|bout~2_combout ))))))) ) ) # ( 
// \Mux1~13_combout  & ( (\v1|bout[0]~0_combout  & ((!\Mux0~16_combout  & ((!\Mux2~14_combout  & (\vga_c|Mux2~4_combout )) # (\Mux2~14_combout  & ((\v1|bout~2_combout ))))) # (\Mux0~16_combout  & (((\v1|bout~2_combout )))))) ) )

	.dataa(!\Mux0~16_combout ),
	.datab(!\Mux2~14_combout ),
	.datac(!\vga_c|Mux2~4_combout ),
	.datad(!\v1|bout[0]~0_combout ),
	.datae(!\Mux1~13_combout ),
	.dataf(!\v1|bout~2_combout ),
	.datag(!\vga_c|Mux0~4_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|bout~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|bout~10 .extended_lut = "on";
defparam \v1|bout~10 .lut_mask = 64'h0004000800BF007F;
defparam \v1|bout~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y77_N49
dffeas \v1|bout[1] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|bout~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|bout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|bout[1] .is_wysiwyg = "true";
defparam \v1|bout[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N12
cyclonev_lcell_comb \v1|video|vga_blue[3]~feeder (
// Equation(s):
// \v1|video|vga_blue[3]~feeder_combout  = ( \v1|bout [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\v1|bout [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|video|vga_blue[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|video|vga_blue[3]~feeder .extended_lut = "off";
defparam \v1|video|vga_blue[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \v1|video|vga_blue[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y77_N13
dffeas \v1|video|vga_blue[3] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|vga_blue[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|blanking_pulse~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|vga_blue [3]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|vga_blue[3] .is_wysiwyg = "true";
defparam \v1|video|vga_blue[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y77_N42
cyclonev_lcell_comb \v1|bout~6 (
// Equation(s):
// \v1|bout~6_combout  = ( !\Mux1~13_combout  & ( ((\Mux0~16_combout  & (\vga_c|Mux0~4_combout  & (\v1|bout[0]~0_combout  & !\Mux2~14_combout )))) ) ) # ( \Mux1~13_combout  & ( (\v1|bout[0]~0_combout  & (!\Mux2~14_combout  & ((!\Mux0~16_combout  & 
// (\vga_c|Mux2~4_combout )) # (\Mux0~16_combout  & ((\vga_c|Mux3~4_combout )))))) ) )

	.dataa(!\vga_c|Mux2~4_combout ),
	.datab(!\Mux0~16_combout ),
	.datac(!\vga_c|Mux3~4_combout ),
	.datad(!\v1|bout[0]~0_combout ),
	.datae(!\Mux1~13_combout ),
	.dataf(!\Mux2~14_combout ),
	.datag(!\vga_c|Mux0~4_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|bout~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|bout~6 .extended_lut = "on";
defparam \v1|bout~6 .lut_mask = 64'h0003004700000000;
defparam \v1|bout~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y77_N44
dffeas \v1|bout[2] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|bout~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|bout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|bout[2] .is_wysiwyg = "true";
defparam \v1|bout[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N36
cyclonev_lcell_comb \v1|video|vga_blue~0 (
// Equation(s):
// \v1|video|vga_blue~0_combout  = ( !\v1|video|blanking_pulse~q  & ( \v1|bout [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\v1|bout [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\v1|video|blanking_pulse~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|video|vga_blue~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|video|vga_blue~0 .extended_lut = "off";
defparam \v1|video|vga_blue~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \v1|video|vga_blue~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y78_N35
dffeas \v1|video|vga_blue[4] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\v1|video|vga_blue~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|vga_blue [4]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|vga_blue[4] .is_wysiwyg = "true";
defparam \v1|video|vga_blue[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N21
cyclonev_lcell_comb \v1|bout~3 (
// Equation(s):
// \v1|bout~3_combout  = ( \vga_c|Mux2~4_combout  & ( (\v1|bout[0]~0_combout  & (!\Mux0~16_combout  & (!\Mux2~14_combout  & \Mux1~13_combout ))) ) )

	.dataa(!\v1|bout[0]~0_combout ),
	.datab(!\Mux0~16_combout ),
	.datac(!\Mux2~14_combout ),
	.datad(!\Mux1~13_combout ),
	.datae(!\vga_c|Mux2~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|bout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|bout~3 .extended_lut = "off";
defparam \v1|bout~3 .lut_mask = 64'h0000004000000040;
defparam \v1|bout~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y77_N23
dffeas \v1|bout[3] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|bout~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|bout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|bout[3] .is_wysiwyg = "true";
defparam \v1|bout[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y77_N19
dffeas \v1|video|vga_blue[5] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\v1|bout [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|blanking_pulse~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|vga_blue [5]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|vga_blue[5] .is_wysiwyg = "true";
defparam \v1|video|vga_blue[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y77_N54
cyclonev_lcell_comb \v1|bout~4 (
// Equation(s):
// \v1|bout~4_combout  = ( \vga_c|Mux6~4_combout  & ( (\Mux2~14_combout  & ((\Mux1~13_combout ) # (\Mux0~16_combout ))) ) )

	.dataa(!\Mux0~16_combout ),
	.datab(!\Mux1~13_combout ),
	.datac(!\Mux2~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_c|Mux6~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|bout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|bout~4 .extended_lut = "off";
defparam \v1|bout~4 .lut_mask = 64'h0000000007070707;
defparam \v1|bout~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y77_N12
cyclonev_lcell_comb \v1|bout~5 (
// Equation(s):
// \v1|bout~5_combout  = ( \v1|bout~4_combout  & ( (!\v1|LessThan3~0_combout  & (!\SW[0]~input_o  & !\v1|LessThan1~0_combout )) ) ) # ( !\v1|bout~4_combout  & ( (!\v1|LessThan3~0_combout  & (\v1|rout~1_combout  & (!\SW[0]~input_o  & !\v1|LessThan1~0_combout 
// ))) ) )

	.dataa(!\v1|LessThan3~0_combout ),
	.datab(!\v1|rout~1_combout ),
	.datac(!\SW[0]~input_o ),
	.datad(!\v1|LessThan1~0_combout ),
	.datae(gnd),
	.dataf(!\v1|bout~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|bout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|bout~5 .extended_lut = "off";
defparam \v1|bout~5 .lut_mask = 64'h20002000A000A000;
defparam \v1|bout~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y77_N14
dffeas \v1|bout[4] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|bout~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|bout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|bout[4] .is_wysiwyg = "true";
defparam \v1|bout[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y77_N40
dffeas \v1|video|vga_blue[6] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\v1|bout [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|video|blanking_pulse~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|vga_blue [6]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|vga_blue[6] .is_wysiwyg = "true";
defparam \v1|video|vga_blue[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y77_N38
dffeas \v1|video|vga_blue[7] (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|vga_blue~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|vga_blue [7]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|vga_blue[7] .is_wysiwyg = "true";
defparam \v1|video|vga_blue[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y79_N30
cyclonev_lcell_comb \v1|video|vga_blank~0 (
// Equation(s):
// \v1|video|vga_blank~0_combout  = ( !\v1|video|blanking_pulse~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\v1|video|blanking_pulse~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|video|vga_blank~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|video|vga_blank~0 .extended_lut = "off";
defparam \v1|video|vga_blank~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \v1|video|vga_blank~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y79_N31
dffeas \v1|video|vga_blank (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|vga_blank~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|vga_blank~q ),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|vga_blank .is_wysiwyg = "true";
defparam \v1|video|vga_blank .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N51
cyclonev_lcell_comb \v1|video|Equal5~0 (
// Equation(s):
// \v1|video|Equal5~0_combout  = ( !\v1|video|pixel_counter [5] & ( \v1|video|pixel_counter [8] ) )

	.dataa(!\v1|video|pixel_counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\v1|video|pixel_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|video|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|video|Equal5~0 .extended_lut = "off";
defparam \v1|video|Equal5~0 .lut_mask = 64'h5555555500000000;
defparam \v1|video|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N30
cyclonev_lcell_comb \v1|video|early_hsync_pulse~0 (
// Equation(s):
// \v1|video|early_hsync_pulse~0_combout  = ( \v1|video|early_hsync_pulse~q  & ( \v1|video|pixel_counter[9]~DUPLICATE_q  ) ) # ( \v1|video|early_hsync_pulse~q  & ( !\v1|video|pixel_counter[9]~DUPLICATE_q  & ( (!\v1|video|pixel_counter [7]) # 
// ((!\v1|video|Equal2~2_combout ) # ((!\v1|video|Equal5~0_combout ) # (!\v1|video|pixel_counter [6]))) ) ) ) # ( !\v1|video|early_hsync_pulse~q  & ( !\v1|video|pixel_counter[9]~DUPLICATE_q  & ( (!\v1|video|pixel_counter [7] & (\v1|video|Equal2~2_combout  & 
// (\v1|video|Equal5~0_combout  & !\v1|video|pixel_counter [6]))) ) ) )

	.dataa(!\v1|video|pixel_counter [7]),
	.datab(!\v1|video|Equal2~2_combout ),
	.datac(!\v1|video|Equal5~0_combout ),
	.datad(!\v1|video|pixel_counter [6]),
	.datae(!\v1|video|early_hsync_pulse~q ),
	.dataf(!\v1|video|pixel_counter[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|video|early_hsync_pulse~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|video|early_hsync_pulse~0 .extended_lut = "off";
defparam \v1|video|early_hsync_pulse~0 .lut_mask = 64'h0200FFFE0000FFFF;
defparam \v1|video|early_hsync_pulse~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y78_N31
dffeas \v1|video|early_hsync_pulse (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|early_hsync_pulse~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|early_hsync_pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|early_hsync_pulse .is_wysiwyg = "true";
defparam \v1|video|early_hsync_pulse .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y78_N34
dffeas \v1|video|hsync_pulse (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\v1|video|early_hsync_pulse~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|hsync_pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|hsync_pulse .is_wysiwyg = "true";
defparam \v1|video|hsync_pulse .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y79_N3
cyclonev_lcell_comb \v1|video|vga_h_sync~0 (
// Equation(s):
// \v1|video|vga_h_sync~0_combout  = ( !\v1|video|hsync_pulse~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\v1|video|hsync_pulse~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|video|vga_h_sync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|video|vga_h_sync~0 .extended_lut = "off";
defparam \v1|video|vga_h_sync~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \v1|video|vga_h_sync~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y79_N5
dffeas \v1|video|vga_h_sync (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|vga_h_sync~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|vga_h_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|vga_h_sync .is_wysiwyg = "true";
defparam \v1|video|vga_h_sync .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N42
cyclonev_lcell_comb \v1|video|early_vsync_pulse~0 (
// Equation(s):
// \v1|video|early_vsync_pulse~0_combout  = ( \v1|video|line_counter [6] & ( (!\v1|video|line_counter [3] & !\v1|video|line_counter [5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\v1|video|line_counter [3]),
	.datad(!\v1|video|line_counter [5]),
	.datae(gnd),
	.dataf(!\v1|video|line_counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|video|early_vsync_pulse~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|video|early_vsync_pulse~0 .extended_lut = "off";
defparam \v1|video|early_vsync_pulse~0 .lut_mask = 64'h00000000F000F000;
defparam \v1|video|early_vsync_pulse~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N30
cyclonev_lcell_comb \v1|video|early_vsync_pulse~1 (
// Equation(s):
// \v1|video|early_vsync_pulse~1_combout  = ( \v1|video|early_vsync_pulse~q  & ( \v1|video|Equal0~0_combout  & ( (!\v1|video|line_counter [2]) # ((!\v1|video|early_vsync_pulse~0_combout ) # ((!\v1|video|Equal1~0_combout ) # (!\v1|video|Equal2~2_combout ))) ) 
// ) ) # ( !\v1|video|early_vsync_pulse~q  & ( \v1|video|Equal0~0_combout  & ( (!\v1|video|line_counter [2] & (\v1|video|early_vsync_pulse~0_combout  & (\v1|video|Equal1~0_combout  & \v1|video|Equal2~2_combout ))) ) ) ) # ( \v1|video|early_vsync_pulse~q  & ( 
// !\v1|video|Equal0~0_combout  ) )

	.dataa(!\v1|video|line_counter [2]),
	.datab(!\v1|video|early_vsync_pulse~0_combout ),
	.datac(!\v1|video|Equal1~0_combout ),
	.datad(!\v1|video|Equal2~2_combout ),
	.datae(!\v1|video|early_vsync_pulse~q ),
	.dataf(!\v1|video|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|video|early_vsync_pulse~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|video|early_vsync_pulse~1 .extended_lut = "off";
defparam \v1|video|early_vsync_pulse~1 .lut_mask = 64'h0000FFFF0002FFFE;
defparam \v1|video|early_vsync_pulse~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y78_N31
dffeas \v1|video|early_vsync_pulse (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|early_vsync_pulse~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|early_vsync_pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|early_vsync_pulse .is_wysiwyg = "true";
defparam \v1|video|early_vsync_pulse .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y78_N40
dffeas \v1|video|vsync_pulse (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\v1|video|early_vsync_pulse~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|vsync_pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|vsync_pulse .is_wysiwyg = "true";
defparam \v1|video|vsync_pulse .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y80_N33
cyclonev_lcell_comb \v1|video|vga_v_sync~0 (
// Equation(s):
// \v1|video|vga_v_sync~0_combout  = ( !\v1|video|vsync_pulse~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\v1|video|vsync_pulse~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|video|vga_v_sync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|video|vga_v_sync~0 .extended_lut = "off";
defparam \v1|video|vga_v_sync~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \v1|video|vga_v_sync~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y80_N34
dffeas \v1|video|vga_v_sync (
	.clk(\v1|c25_gen|clock25_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v1|video|vga_v_sync~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|video|vga_v_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \v1|video|vga_v_sync .is_wysiwyg = "true";
defparam \v1|video|vga_v_sync .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
                                                                                                                  