# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../iupil_pac.vhd" \
"../../../../../../iupil.vhd" \
"../../../../../vhd/iupil_test.vhd" \

# Do not sort compile order
nosort
