

================================================================
== Vitis HLS Report for 'vector_subtract'
================================================================
* Date:           Wed May  3 16:43:48 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        vec_vec_op_streaming
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.312 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.340 us|  0.340 us|   34|   34|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- BLOCK_CACHE_LOOP  |       32|       32|         2|          1|          1|    32|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     642|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      70|    -|
|Register         |        -|     -|     186|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     186|     712|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln186_fu_256_p2               |         +|   0|  0|   13|           6|           1|
    |sub_ln194_10_fu_718_p2            |         -|   0|  0|   15|           8|           8|
    |sub_ln194_11_fu_724_p2            |         -|   0|  0|   15|           8|           8|
    |sub_ln194_12_fu_730_p2            |         -|   0|  0|   15|           8|           8|
    |sub_ln194_13_fu_736_p2            |         -|   0|  0|   15|           8|           8|
    |sub_ln194_14_fu_742_p2            |         -|   0|  0|   15|           8|           8|
    |sub_ln194_15_fu_748_p2            |         -|   0|  0|   15|           8|           8|
    |sub_ln194_1_fu_664_p2             |         -|   0|  0|   15|           8|           8|
    |sub_ln194_2_fu_670_p2             |         -|   0|  0|   15|           8|           8|
    |sub_ln194_3_fu_676_p2             |         -|   0|  0|   15|           8|           8|
    |sub_ln194_4_fu_682_p2             |         -|   0|  0|   15|           8|           8|
    |sub_ln194_5_fu_688_p2             |         -|   0|  0|   15|           8|           8|
    |sub_ln194_6_fu_694_p2             |         -|   0|  0|   15|           8|           8|
    |sub_ln194_7_fu_700_p2             |         -|   0|  0|   15|           8|           8|
    |sub_ln194_8_fu_706_p2             |         -|   0|  0|   15|           8|           8|
    |sub_ln194_9_fu_712_p2             |         -|   0|  0|   15|           8|           8|
    |sub_ln194_fu_638_p2               |         -|   0|  0|   15|           8|           8|
    |ap_block_state3_io                |       and|   0|  0|    2|           1|           1|
    |cmp45_fu_632_p2                   |      icmp|   0|  0|   10|           6|           5|
    |icmp_ln186_fu_262_p2              |      icmp|   0|  0|   10|           6|           7|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|    2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |        or|   0|  0|    2|           1|           1|
    |or_ln195_fu_754_p2                |        or|   0|  0|  190|         169|         190|
    |select_ln195_fu_760_p3            |    select|   0|  0|  167|           1|         190|
    |ap_enable_pp0                     |       xor|   0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|    2|           2|           1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0|  642|         323|         528|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  20|          4|    1|          4|
    |ap_enable_reg_pp0_iter1  |  14|          3|    1|          3|
    |j_reg_245                |   9|          2|    6|         12|
    |vec1_TDATA_blk_n         |   9|          2|    1|          2|
    |vec2_TDATA_blk_n         |   9|          2|    1|          2|
    |vec_out_TDATA_blk_n      |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  70|         15|   11|         25|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |icmp_ln186_reg_852       |   1|   0|    1|          0|
    |j_reg_245                |   6|   0|    6|          0|
    |sub_ln194_10_reg_906     |   8|   0|    8|          0|
    |sub_ln194_11_reg_911     |   8|   0|    8|          0|
    |sub_ln194_12_reg_916     |   8|   0|    8|          0|
    |sub_ln194_13_reg_921     |   8|   0|    8|          0|
    |sub_ln194_14_reg_926     |   8|   0|    8|          0|
    |sub_ln194_15_reg_931     |   8|   0|    8|          0|
    |sub_ln194_1_reg_861      |   8|   0|    8|          0|
    |sub_ln194_2_reg_866      |   8|   0|    8|          0|
    |sub_ln194_3_reg_871      |   8|   0|    8|          0|
    |sub_ln194_4_reg_876      |   8|   0|    8|          0|
    |sub_ln194_5_reg_881      |   8|   0|    8|          0|
    |sub_ln194_6_reg_886      |   8|   0|    8|          0|
    |sub_ln194_7_reg_891      |   8|   0|    8|          0|
    |sub_ln194_8_reg_896      |   8|   0|    8|          0|
    |sub_ln194_9_reg_901      |   8|   0|    8|          0|
    |sub_ln194_reg_856        |   8|   0|    8|          0|
    |tmp_1_reg_951            |   1|   0|    1|          0|
    |tmp_reg_941              |  16|   0|   16|          0|
    |trunc_ln2_reg_936        |  16|   0|   16|          0|
    |trunc_ln308_2_reg_946    |   2|   0|    2|          0|
    |trunc_ln308_4_reg_956    |   5|   0|    5|          0|
    |trunc_ln308_5_reg_961    |   6|   0|    6|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 186|   0|  186|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+----------------+-----+-----+------------+------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|   vector_subtract|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|   vector_subtract|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|   vector_subtract|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|   vector_subtract|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|   vector_subtract|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|   vector_subtract|  return value|
|vec1_TDATA      |   in|  128|        axis|     vec1_V_data_V|       pointer|
|vec1_TVALID     |   in|    1|        axis|     vec1_V_data_V|       pointer|
|vec1_TREADY     |  out|    1|        axis|     vec1_V_dest_V|       pointer|
|vec1_TDEST      |   in|    6|        axis|     vec1_V_dest_V|       pointer|
|vec1_TKEEP      |   in|   16|        axis|     vec1_V_keep_V|       pointer|
|vec1_TSTRB      |   in|   16|        axis|     vec1_V_strb_V|       pointer|
|vec1_TUSER      |   in|    2|        axis|     vec1_V_user_V|       pointer|
|vec1_TLAST      |   in|    1|        axis|     vec1_V_last_V|       pointer|
|vec1_TID        |   in|    5|        axis|       vec1_V_id_V|       pointer|
|vec2_TDATA      |   in|  128|        axis|     vec2_V_data_V|       pointer|
|vec2_TVALID     |   in|    1|        axis|     vec2_V_data_V|       pointer|
|vec2_TREADY     |  out|    1|        axis|     vec2_V_dest_V|       pointer|
|vec2_TDEST      |   in|    6|        axis|     vec2_V_dest_V|       pointer|
|vec2_TKEEP      |   in|   16|        axis|     vec2_V_keep_V|       pointer|
|vec2_TSTRB      |   in|   16|        axis|     vec2_V_strb_V|       pointer|
|vec2_TUSER      |   in|    2|        axis|     vec2_V_user_V|       pointer|
|vec2_TLAST      |   in|    1|        axis|     vec2_V_last_V|       pointer|
|vec2_TID        |   in|    5|        axis|       vec2_V_id_V|       pointer|
|vec_out_TDATA   |  out|  128|        axis|  vec_out_V_data_V|       pointer|
|vec_out_TREADY  |   in|    1|        axis|  vec_out_V_data_V|       pointer|
|vec_out_TVALID  |  out|    1|        axis|  vec_out_V_dest_V|       pointer|
|vec_out_TDEST   |  out|    6|        axis|  vec_out_V_dest_V|       pointer|
|vec_out_TKEEP   |  out|   16|        axis|  vec_out_V_keep_V|       pointer|
|vec_out_TSTRB   |  out|   16|        axis|  vec_out_V_strb_V|       pointer|
|vec_out_TUSER   |  out|    2|        axis|  vec_out_V_user_V|       pointer|
|vec_out_TLAST   |  out|    1|        axis|  vec_out_V_last_V|       pointer|
|vec_out_TID     |  out|    5|        axis|    vec_out_V_id_V|       pointer|
+----------------+-----+-----+------------+------------------+--------------+

