sid_1.vhd,vhdl,xil_defaultlib,../../../../project_1.gen/sources_1/ip/sid_1/sim/sid_1.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
