

================================================================
== Vitis HLS Report for 'sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2'
================================================================
* Date:           Thu Nov  7 18:22:45 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sobel_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.504 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    65549|    65549|  0.655 ms|  0.655 ms|  65549|  65549|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_32_1_VITIS_LOOP_33_2  |    65547|    65547|        13|          1|          1|  65536|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33]   --->   Operation 16 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 17 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %S_AXIS_V_data_V, i4 %S_AXIS_V_keep_V, i4 %S_AXIS_V_strb_V, i1 0, i1 %S_AXIS_V_last_V, i1 0, i1 0, void @empty_3"   --->   Operation 19 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %S_AXIS_V_last_V, i4 %S_AXIS_V_strb_V, i4 %S_AXIS_V_keep_V, i32 %S_AXIS_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln32 = store i9 0, i9 %i" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 22 'store' 'store_ln32' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln33 = store i9 0, i9 %j" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33]   --->   Operation 23 'store' 'store_ln33' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.31>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i17 %indvar_flatten" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 25 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.86ns)   --->   "%icmp_ln32 = icmp_eq  i17 %indvar_flatten_load, i17 65536" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 26 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.86ns)   --->   "%add_ln32_1 = add i17 %indvar_flatten_load, i17 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 27 'add' 'add_ln32_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %for.inc7, void %VITIS_LOOP_43_5.preheader.exitStub" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 28 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%j_load = load i9 %j" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33]   --->   Operation 29 'load' 'j_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 30 'load' 'i_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.77ns)   --->   "%add_ln32 = add i9 %i_load, i9 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 31 'add' 'add_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.77ns)   --->   "%icmp_ln33 = icmp_eq  i9 %j_load, i9 256" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33]   --->   Operation 32 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.39ns)   --->   "%select_ln32 = select i1 %icmp_ln33, i9 0, i9 %j_load" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 33 'select' 'select_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.39ns)   --->   "%select_ln32_1 = select i1 %icmp_ln33, i9 %add_ln32, i9 %i_load" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 34 'select' 'select_ln32_1' <Predicate = (!icmp_ln32)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i9 %select_ln32_1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 35 'zext' 'zext_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (2.14ns)   --->   "%mul_ln32 = mul i19 %zext_ln32, i19 683" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 36 'mul' 'mul_ln32' <Predicate = (!icmp_ln32)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_136_cast = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %mul_ln32, i32 11, i32 17" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 37 'partselect' 'tmp_136_cast' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 38 [13/13] (1.53ns)   --->   "%urem_ln32 = urem i9 %select_ln32_1, i9 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 38 'urem' 'urem_ln32' <Predicate = (!icmp_ln32)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i9 %select_ln32" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33]   --->   Operation 39 'trunc' 'trunc_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %select_ln32, i32 4, i32 7" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:34]   --->   Operation 40 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.00ns)   --->   "%empty = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %S_AXIS_V_data_V, i4 %S_AXIS_V_keep_V, i4 %S_AXIS_V_strb_V, i1 %S_AXIS_V_last_V" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:34]   --->   Operation 41 'read' 'empty' <Predicate = (!icmp_ln32)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%read_input_data = extractvalue i41 %empty" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:34]   --->   Operation 42 'extractvalue' 'read_input_data' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i32 %read_input_data" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 43 'trunc' 'trunc_ln35' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.74ns)   --->   "%switch_ln35 = switch i4 %trunc_ln1, void %arrayidx67.case.15, i4 0, void %arrayidx67.case.0, i4 1, void %arrayidx67.case.1, i4 2, void %arrayidx67.case.2, i4 3, void %arrayidx67.case.3, i4 4, void %arrayidx67.case.4, i4 5, void %arrayidx67.case.5, i4 6, void %arrayidx67.case.6, i4 7, void %arrayidx67.case.7, i4 8, void %arrayidx67.case.8, i4 9, void %arrayidx67.case.9, i4 10, void %arrayidx67.case.10, i4 11, void %arrayidx67.case.11, i4 12, void %arrayidx67.case.12, i4 13, void %arrayidx67.case.13, i4 14, void %arrayidx67.case.14" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 44 'switch' 'switch_ln35' <Predicate = (!icmp_ln32)> <Delay = 0.74>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 45 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln1 == 14)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 46 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln1 == 13)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 47 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln1 == 12)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 48 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln1 == 11)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 49 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln1 == 10)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 50 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln1 == 9)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 51 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln1 == 8)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 52 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln1 == 7)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 53 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln1 == 6)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 54 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln1 == 5)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 55 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln1 == 4)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 56 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln1 == 3)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 57 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln1 == 2)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 58 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln1 == 1)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 59 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln1 == 0)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 60 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln1 == 15)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.77ns)   --->   "%add_ln33 = add i9 %select_ln32, i9 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33]   --->   Operation 61 'add' 'add_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln32 = store i17 %add_ln32_1, i17 %indvar_flatten" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 62 'store' 'store_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.42>
ST_2 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln32 = store i9 %select_ln32_1, i9 %i" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 63 'store' 'store_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.42>
ST_2 : Operation 64 [1/1] (0.42ns)   --->   "%store_ln33 = store i9 %add_ln33, i9 %j" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33]   --->   Operation 64 'store' 'store_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.42>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln33 = br void %for.inc" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33]   --->   Operation 65 'br' 'br_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.53>
ST_3 : Operation 66 [12/13] (1.53ns)   --->   "%urem_ln32 = urem i9 %select_ln32_1, i9 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 66 'urem' 'urem_ln32' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.53>
ST_4 : Operation 67 [11/13] (1.53ns)   --->   "%urem_ln32 = urem i9 %select_ln32_1, i9 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 67 'urem' 'urem_ln32' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.53>
ST_5 : Operation 68 [10/13] (1.53ns)   --->   "%urem_ln32 = urem i9 %select_ln32_1, i9 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 68 'urem' 'urem_ln32' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.53>
ST_6 : Operation 69 [9/13] (1.53ns)   --->   "%urem_ln32 = urem i9 %select_ln32_1, i9 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 69 'urem' 'urem_ln32' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.53>
ST_7 : Operation 70 [8/13] (1.53ns)   --->   "%urem_ln32 = urem i9 %select_ln32_1, i9 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 70 'urem' 'urem_ln32' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.53>
ST_8 : Operation 71 [7/13] (1.53ns)   --->   "%urem_ln32 = urem i9 %select_ln32_1, i9 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 71 'urem' 'urem_ln32' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.53>
ST_9 : Operation 72 [6/13] (1.53ns)   --->   "%urem_ln32 = urem i9 %select_ln32_1, i9 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 72 'urem' 'urem_ln32' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.53>
ST_10 : Operation 73 [5/13] (1.53ns)   --->   "%urem_ln32 = urem i9 %select_ln32_1, i9 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 73 'urem' 'urem_ln32' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.53>
ST_11 : Operation 74 [4/13] (1.53ns)   --->   "%urem_ln32 = urem i9 %select_ln32_1, i9 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 74 'urem' 'urem_ln32' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.53>
ST_12 : Operation 75 [3/13] (1.53ns)   --->   "%urem_ln32 = urem i9 %select_ln32_1, i9 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 75 'urem' 'urem_ln32' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.53>
ST_13 : Operation 76 [2/13] (1.53ns)   --->   "%urem_ln32 = urem i9 %select_ln32_1, i9 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 76 'urem' 'urem_ln32' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 244 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 244 'ret' 'ret_ln0' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 3.50>
ST_14 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_32_1_VITIS_LOOP_33_2_str"   --->   Operation 77 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 78 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 78 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 79 [1/13] (1.53ns)   --->   "%urem_ln32 = urem i9 %select_ln32_1, i9 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 79 'urem' 'urem_ln32' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i2 %urem_ln32" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 80 'trunc' 'trunc_ln32' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 81 [1/1] (0.00ns)   --->   "%specpipeline_ln34 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:34]   --->   Operation 81 'specpipeline' 'specpipeline_ln34' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_137 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %tmp_136_cast, i4 %trunc_ln33" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 82 'bitconcatenate' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i11 %tmp_137" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 83 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 84 [1/1] (0.00ns)   --->   "%frame_addr = getelementptr i8 %frame, i64 0, i64 %zext_ln35" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 84 'getelementptr' 'frame_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 85 [1/1] (0.00ns)   --->   "%frame_1_addr = getelementptr i8 %frame_1, i64 0, i64 %zext_ln35" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 85 'getelementptr' 'frame_1_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 86 [1/1] (0.00ns)   --->   "%frame_2_addr = getelementptr i8 %frame_2, i64 0, i64 %zext_ln35" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 86 'getelementptr' 'frame_2_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 87 [1/1] (0.00ns)   --->   "%frame_3_addr = getelementptr i8 %frame_3, i64 0, i64 %zext_ln35" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 87 'getelementptr' 'frame_3_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 88 [1/1] (0.00ns)   --->   "%frame_4_addr = getelementptr i8 %frame_4, i64 0, i64 %zext_ln35" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 88 'getelementptr' 'frame_4_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 89 [1/1] (0.00ns)   --->   "%frame_5_addr = getelementptr i8 %frame_5, i64 0, i64 %zext_ln35" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 89 'getelementptr' 'frame_5_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 90 [1/1] (0.00ns)   --->   "%frame_6_addr = getelementptr i8 %frame_6, i64 0, i64 %zext_ln35" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 90 'getelementptr' 'frame_6_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 91 [1/1] (0.00ns)   --->   "%frame_7_addr = getelementptr i8 %frame_7, i64 0, i64 %zext_ln35" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 91 'getelementptr' 'frame_7_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 92 [1/1] (0.00ns)   --->   "%frame_8_addr = getelementptr i8 %frame_8, i64 0, i64 %zext_ln35" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 92 'getelementptr' 'frame_8_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 93 [1/1] (0.00ns)   --->   "%frame_9_addr = getelementptr i8 %frame_9, i64 0, i64 %zext_ln35" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 93 'getelementptr' 'frame_9_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 94 [1/1] (0.00ns)   --->   "%frame_10_addr = getelementptr i8 %frame_10, i64 0, i64 %zext_ln35" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 94 'getelementptr' 'frame_10_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 95 [1/1] (0.00ns)   --->   "%frame_11_addr = getelementptr i8 %frame_11, i64 0, i64 %zext_ln35" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 95 'getelementptr' 'frame_11_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 96 [1/1] (0.00ns)   --->   "%frame_12_addr = getelementptr i8 %frame_12, i64 0, i64 %zext_ln35" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 96 'getelementptr' 'frame_12_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "%frame_13_addr = getelementptr i8 %frame_13, i64 0, i64 %zext_ln35" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 97 'getelementptr' 'frame_13_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "%frame_14_addr = getelementptr i8 %frame_14, i64 0, i64 %zext_ln35" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 98 'getelementptr' 'frame_14_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "%frame_15_addr = getelementptr i8 %frame_15, i64 0, i64 %zext_ln35" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 99 'getelementptr' 'frame_15_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 100 [1/1] (0.00ns)   --->   "%frame_16_addr = getelementptr i8 %frame_16, i64 0, i64 %zext_ln35" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 100 'getelementptr' 'frame_16_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 101 [1/1] (0.00ns)   --->   "%frame_17_addr = getelementptr i8 %frame_17, i64 0, i64 %zext_ln35" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 101 'getelementptr' 'frame_17_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 102 [1/1] (0.00ns)   --->   "%frame_18_addr = getelementptr i8 %frame_18, i64 0, i64 %zext_ln35" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 102 'getelementptr' 'frame_18_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "%frame_19_addr = getelementptr i8 %frame_19, i64 0, i64 %zext_ln35" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 103 'getelementptr' 'frame_19_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 104 [1/1] (0.00ns)   --->   "%frame_20_addr = getelementptr i8 %frame_20, i64 0, i64 %zext_ln35" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 104 'getelementptr' 'frame_20_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 105 [1/1] (0.00ns)   --->   "%frame_21_addr = getelementptr i8 %frame_21, i64 0, i64 %zext_ln35" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 105 'getelementptr' 'frame_21_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 106 [1/1] (0.00ns)   --->   "%frame_22_addr = getelementptr i8 %frame_22, i64 0, i64 %zext_ln35" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 106 'getelementptr' 'frame_22_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "%frame_23_addr = getelementptr i8 %frame_23, i64 0, i64 %zext_ln35" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 107 'getelementptr' 'frame_23_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%frame_24_addr = getelementptr i8 %frame_24, i64 0, i64 %zext_ln35" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 108 'getelementptr' 'frame_24_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%frame_25_addr = getelementptr i8 %frame_25, i64 0, i64 %zext_ln35" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 109 'getelementptr' 'frame_25_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%frame_26_addr = getelementptr i8 %frame_26, i64 0, i64 %zext_ln35" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 110 'getelementptr' 'frame_26_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%frame_27_addr = getelementptr i8 %frame_27, i64 0, i64 %zext_ln35" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 111 'getelementptr' 'frame_27_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%frame_28_addr = getelementptr i8 %frame_28, i64 0, i64 %zext_ln35" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 112 'getelementptr' 'frame_28_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%frame_29_addr = getelementptr i8 %frame_29, i64 0, i64 %zext_ln35" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 113 'getelementptr' 'frame_29_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%frame_30_addr = getelementptr i8 %frame_30, i64 0, i64 %zext_ln35" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 114 'getelementptr' 'frame_30_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%frame_31_addr = getelementptr i8 %frame_31, i64 0, i64 %zext_ln35" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 115 'getelementptr' 'frame_31_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%frame_32_addr = getelementptr i8 %frame_32, i64 0, i64 %zext_ln35" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 116 'getelementptr' 'frame_32_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%frame_33_addr = getelementptr i8 %frame_33, i64 0, i64 %zext_ln35" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 117 'getelementptr' 'frame_33_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%frame_34_addr = getelementptr i8 %frame_34, i64 0, i64 %zext_ln35" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 118 'getelementptr' 'frame_34_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%frame_35_addr = getelementptr i8 %frame_35, i64 0, i64 %zext_ln35" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 119 'getelementptr' 'frame_35_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "%frame_36_addr = getelementptr i8 %frame_36, i64 0, i64 %zext_ln35" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 120 'getelementptr' 'frame_36_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 121 [1/1] (0.00ns)   --->   "%frame_37_addr = getelementptr i8 %frame_37, i64 0, i64 %zext_ln35" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 121 'getelementptr' 'frame_37_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%frame_38_addr = getelementptr i8 %frame_38, i64 0, i64 %zext_ln35" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 122 'getelementptr' 'frame_38_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%frame_39_addr = getelementptr i8 %frame_39, i64 0, i64 %zext_ln35" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 123 'getelementptr' 'frame_39_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%frame_40_addr = getelementptr i8 %frame_40, i64 0, i64 %zext_ln35" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 124 'getelementptr' 'frame_40_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%frame_41_addr = getelementptr i8 %frame_41, i64 0, i64 %zext_ln35" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 125 'getelementptr' 'frame_41_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%frame_42_addr = getelementptr i8 %frame_42, i64 0, i64 %zext_ln35" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 126 'getelementptr' 'frame_42_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%frame_43_addr = getelementptr i8 %frame_43, i64 0, i64 %zext_ln35" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 127 'getelementptr' 'frame_43_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%frame_44_addr = getelementptr i8 %frame_44, i64 0, i64 %zext_ln35" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 128 'getelementptr' 'frame_44_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "%frame_45_addr = getelementptr i8 %frame_45, i64 0, i64 %zext_ln35" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 129 'getelementptr' 'frame_45_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%frame_46_addr = getelementptr i8 %frame_46, i64 0, i64 %zext_ln35" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 130 'getelementptr' 'frame_46_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%frame_47_addr = getelementptr i8 %frame_47, i64 0, i64 %zext_ln35" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 131 'getelementptr' 'frame_47_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 132 [1/1] (0.73ns)   --->   "%switch_ln35 = switch i2 %trunc_ln32, void %arrayidx67_14.case.2, i2 0, void %arrayidx67_14.case.0, i2 1, void %arrayidx67_14.case.1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 132 'switch' 'switch_ln35' <Predicate = (trunc_ln1 == 14)> <Delay = 0.73>
ST_14 : Operation 133 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i11 %frame_43_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 133 'store' 'store_ln35' <Predicate = (trunc_ln1 == 14 & trunc_ln32 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 1376> <RAM>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67_14.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 134 'br' 'br_ln35' <Predicate = (trunc_ln1 == 14 & trunc_ln32 == 1)> <Delay = 0.00>
ST_14 : Operation 135 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i11 %frame_42_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 135 'store' 'store_ln35' <Predicate = (trunc_ln1 == 14 & trunc_ln32 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 1376> <RAM>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67_14.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 136 'br' 'br_ln35' <Predicate = (trunc_ln1 == 14 & trunc_ln32 == 0)> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i11 %frame_44_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 137 'store' 'store_ln35' <Predicate = (trunc_ln1 == 14 & trunc_ln32 != 0 & trunc_ln32 != 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 1376> <RAM>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67_14.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 138 'br' 'br_ln35' <Predicate = (trunc_ln1 == 14 & trunc_ln32 != 0 & trunc_ln32 != 1)> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (0.73ns)   --->   "%switch_ln35 = switch i2 %trunc_ln32, void %arrayidx67_13.case.2, i2 0, void %arrayidx67_13.case.0, i2 1, void %arrayidx67_13.case.1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 139 'switch' 'switch_ln35' <Predicate = (trunc_ln1 == 13)> <Delay = 0.73>
ST_14 : Operation 140 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i11 %frame_40_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 140 'store' 'store_ln35' <Predicate = (trunc_ln1 == 13 & trunc_ln32 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 1376> <RAM>
ST_14 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67_13.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 141 'br' 'br_ln35' <Predicate = (trunc_ln1 == 13 & trunc_ln32 == 1)> <Delay = 0.00>
ST_14 : Operation 142 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i11 %frame_39_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 142 'store' 'store_ln35' <Predicate = (trunc_ln1 == 13 & trunc_ln32 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 1376> <RAM>
ST_14 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67_13.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 143 'br' 'br_ln35' <Predicate = (trunc_ln1 == 13 & trunc_ln32 == 0)> <Delay = 0.00>
ST_14 : Operation 144 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i11 %frame_41_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 144 'store' 'store_ln35' <Predicate = (trunc_ln1 == 13 & trunc_ln32 != 0 & trunc_ln32 != 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 1376> <RAM>
ST_14 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67_13.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 145 'br' 'br_ln35' <Predicate = (trunc_ln1 == 13 & trunc_ln32 != 0 & trunc_ln32 != 1)> <Delay = 0.00>
ST_14 : Operation 146 [1/1] (0.73ns)   --->   "%switch_ln35 = switch i2 %trunc_ln32, void %arrayidx67_12.case.2, i2 0, void %arrayidx67_12.case.0, i2 1, void %arrayidx67_12.case.1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 146 'switch' 'switch_ln35' <Predicate = (trunc_ln1 == 12)> <Delay = 0.73>
ST_14 : Operation 147 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i11 %frame_37_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 147 'store' 'store_ln35' <Predicate = (trunc_ln1 == 12 & trunc_ln32 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 1376> <RAM>
ST_14 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67_12.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 148 'br' 'br_ln35' <Predicate = (trunc_ln1 == 12 & trunc_ln32 == 1)> <Delay = 0.00>
ST_14 : Operation 149 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i11 %frame_36_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 149 'store' 'store_ln35' <Predicate = (trunc_ln1 == 12 & trunc_ln32 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 1376> <RAM>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67_12.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 150 'br' 'br_ln35' <Predicate = (trunc_ln1 == 12 & trunc_ln32 == 0)> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i11 %frame_38_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 151 'store' 'store_ln35' <Predicate = (trunc_ln1 == 12 & trunc_ln32 != 0 & trunc_ln32 != 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 1376> <RAM>
ST_14 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67_12.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 152 'br' 'br_ln35' <Predicate = (trunc_ln1 == 12 & trunc_ln32 != 0 & trunc_ln32 != 1)> <Delay = 0.00>
ST_14 : Operation 153 [1/1] (0.73ns)   --->   "%switch_ln35 = switch i2 %trunc_ln32, void %arrayidx67_11.case.2, i2 0, void %arrayidx67_11.case.0, i2 1, void %arrayidx67_11.case.1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 153 'switch' 'switch_ln35' <Predicate = (trunc_ln1 == 11)> <Delay = 0.73>
ST_14 : Operation 154 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i11 %frame_34_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 154 'store' 'store_ln35' <Predicate = (trunc_ln1 == 11 & trunc_ln32 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 1376> <RAM>
ST_14 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67_11.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 155 'br' 'br_ln35' <Predicate = (trunc_ln1 == 11 & trunc_ln32 == 1)> <Delay = 0.00>
ST_14 : Operation 156 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i11 %frame_33_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 156 'store' 'store_ln35' <Predicate = (trunc_ln1 == 11 & trunc_ln32 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 1376> <RAM>
ST_14 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67_11.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 157 'br' 'br_ln35' <Predicate = (trunc_ln1 == 11 & trunc_ln32 == 0)> <Delay = 0.00>
ST_14 : Operation 158 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i11 %frame_35_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 158 'store' 'store_ln35' <Predicate = (trunc_ln1 == 11 & trunc_ln32 != 0 & trunc_ln32 != 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 1376> <RAM>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67_11.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 159 'br' 'br_ln35' <Predicate = (trunc_ln1 == 11 & trunc_ln32 != 0 & trunc_ln32 != 1)> <Delay = 0.00>
ST_14 : Operation 160 [1/1] (0.73ns)   --->   "%switch_ln35 = switch i2 %trunc_ln32, void %arrayidx67_10.case.2, i2 0, void %arrayidx67_10.case.0, i2 1, void %arrayidx67_10.case.1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 160 'switch' 'switch_ln35' <Predicate = (trunc_ln1 == 10)> <Delay = 0.73>
ST_14 : Operation 161 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i11 %frame_31_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 161 'store' 'store_ln35' <Predicate = (trunc_ln1 == 10 & trunc_ln32 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 1376> <RAM>
ST_14 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67_10.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 162 'br' 'br_ln35' <Predicate = (trunc_ln1 == 10 & trunc_ln32 == 1)> <Delay = 0.00>
ST_14 : Operation 163 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i11 %frame_30_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 163 'store' 'store_ln35' <Predicate = (trunc_ln1 == 10 & trunc_ln32 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 1376> <RAM>
ST_14 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67_10.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 164 'br' 'br_ln35' <Predicate = (trunc_ln1 == 10 & trunc_ln32 == 0)> <Delay = 0.00>
ST_14 : Operation 165 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i11 %frame_32_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 165 'store' 'store_ln35' <Predicate = (trunc_ln1 == 10 & trunc_ln32 != 0 & trunc_ln32 != 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 1376> <RAM>
ST_14 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67_10.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 166 'br' 'br_ln35' <Predicate = (trunc_ln1 == 10 & trunc_ln32 != 0 & trunc_ln32 != 1)> <Delay = 0.00>
ST_14 : Operation 167 [1/1] (0.73ns)   --->   "%switch_ln35 = switch i2 %trunc_ln32, void %arrayidx67_9.case.2, i2 0, void %arrayidx67_9.case.0, i2 1, void %arrayidx67_9.case.1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 167 'switch' 'switch_ln35' <Predicate = (trunc_ln1 == 9)> <Delay = 0.73>
ST_14 : Operation 168 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i11 %frame_28_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 168 'store' 'store_ln35' <Predicate = (trunc_ln1 == 9 & trunc_ln32 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 1376> <RAM>
ST_14 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67_9.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 169 'br' 'br_ln35' <Predicate = (trunc_ln1 == 9 & trunc_ln32 == 1)> <Delay = 0.00>
ST_14 : Operation 170 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i11 %frame_27_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 170 'store' 'store_ln35' <Predicate = (trunc_ln1 == 9 & trunc_ln32 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 1376> <RAM>
ST_14 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67_9.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 171 'br' 'br_ln35' <Predicate = (trunc_ln1 == 9 & trunc_ln32 == 0)> <Delay = 0.00>
ST_14 : Operation 172 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i11 %frame_29_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 172 'store' 'store_ln35' <Predicate = (trunc_ln1 == 9 & trunc_ln32 != 0 & trunc_ln32 != 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 1376> <RAM>
ST_14 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67_9.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 173 'br' 'br_ln35' <Predicate = (trunc_ln1 == 9 & trunc_ln32 != 0 & trunc_ln32 != 1)> <Delay = 0.00>
ST_14 : Operation 174 [1/1] (0.73ns)   --->   "%switch_ln35 = switch i2 %trunc_ln32, void %arrayidx67_8.case.2, i2 0, void %arrayidx67_8.case.0, i2 1, void %arrayidx67_8.case.1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 174 'switch' 'switch_ln35' <Predicate = (trunc_ln1 == 8)> <Delay = 0.73>
ST_14 : Operation 175 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i11 %frame_25_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 175 'store' 'store_ln35' <Predicate = (trunc_ln1 == 8 & trunc_ln32 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 1376> <RAM>
ST_14 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67_8.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 176 'br' 'br_ln35' <Predicate = (trunc_ln1 == 8 & trunc_ln32 == 1)> <Delay = 0.00>
ST_14 : Operation 177 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i11 %frame_24_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 177 'store' 'store_ln35' <Predicate = (trunc_ln1 == 8 & trunc_ln32 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 1376> <RAM>
ST_14 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67_8.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 178 'br' 'br_ln35' <Predicate = (trunc_ln1 == 8 & trunc_ln32 == 0)> <Delay = 0.00>
ST_14 : Operation 179 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i11 %frame_26_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 179 'store' 'store_ln35' <Predicate = (trunc_ln1 == 8 & trunc_ln32 != 0 & trunc_ln32 != 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 1376> <RAM>
ST_14 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67_8.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 180 'br' 'br_ln35' <Predicate = (trunc_ln1 == 8 & trunc_ln32 != 0 & trunc_ln32 != 1)> <Delay = 0.00>
ST_14 : Operation 181 [1/1] (0.73ns)   --->   "%switch_ln35 = switch i2 %trunc_ln32, void %arrayidx67_7.case.2, i2 0, void %arrayidx67_7.case.0, i2 1, void %arrayidx67_7.case.1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 181 'switch' 'switch_ln35' <Predicate = (trunc_ln1 == 7)> <Delay = 0.73>
ST_14 : Operation 182 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i11 %frame_22_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 182 'store' 'store_ln35' <Predicate = (trunc_ln1 == 7 & trunc_ln32 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 1376> <RAM>
ST_14 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67_7.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 183 'br' 'br_ln35' <Predicate = (trunc_ln1 == 7 & trunc_ln32 == 1)> <Delay = 0.00>
ST_14 : Operation 184 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i11 %frame_21_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 184 'store' 'store_ln35' <Predicate = (trunc_ln1 == 7 & trunc_ln32 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 1376> <RAM>
ST_14 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67_7.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 185 'br' 'br_ln35' <Predicate = (trunc_ln1 == 7 & trunc_ln32 == 0)> <Delay = 0.00>
ST_14 : Operation 186 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i11 %frame_23_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 186 'store' 'store_ln35' <Predicate = (trunc_ln1 == 7 & trunc_ln32 != 0 & trunc_ln32 != 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 1376> <RAM>
ST_14 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67_7.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 187 'br' 'br_ln35' <Predicate = (trunc_ln1 == 7 & trunc_ln32 != 0 & trunc_ln32 != 1)> <Delay = 0.00>
ST_14 : Operation 188 [1/1] (0.73ns)   --->   "%switch_ln35 = switch i2 %trunc_ln32, void %arrayidx67_6.case.2, i2 0, void %arrayidx67_6.case.0, i2 1, void %arrayidx67_6.case.1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 188 'switch' 'switch_ln35' <Predicate = (trunc_ln1 == 6)> <Delay = 0.73>
ST_14 : Operation 189 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i11 %frame_19_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 189 'store' 'store_ln35' <Predicate = (trunc_ln1 == 6 & trunc_ln32 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 1376> <RAM>
ST_14 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67_6.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 190 'br' 'br_ln35' <Predicate = (trunc_ln1 == 6 & trunc_ln32 == 1)> <Delay = 0.00>
ST_14 : Operation 191 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i11 %frame_18_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 191 'store' 'store_ln35' <Predicate = (trunc_ln1 == 6 & trunc_ln32 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 1376> <RAM>
ST_14 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67_6.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 192 'br' 'br_ln35' <Predicate = (trunc_ln1 == 6 & trunc_ln32 == 0)> <Delay = 0.00>
ST_14 : Operation 193 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i11 %frame_20_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 193 'store' 'store_ln35' <Predicate = (trunc_ln1 == 6 & trunc_ln32 != 0 & trunc_ln32 != 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 1376> <RAM>
ST_14 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67_6.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 194 'br' 'br_ln35' <Predicate = (trunc_ln1 == 6 & trunc_ln32 != 0 & trunc_ln32 != 1)> <Delay = 0.00>
ST_14 : Operation 195 [1/1] (0.73ns)   --->   "%switch_ln35 = switch i2 %trunc_ln32, void %arrayidx67_5.case.2, i2 0, void %arrayidx67_5.case.0, i2 1, void %arrayidx67_5.case.1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 195 'switch' 'switch_ln35' <Predicate = (trunc_ln1 == 5)> <Delay = 0.73>
ST_14 : Operation 196 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i11 %frame_16_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 196 'store' 'store_ln35' <Predicate = (trunc_ln1 == 5 & trunc_ln32 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 1376> <RAM>
ST_14 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67_5.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 197 'br' 'br_ln35' <Predicate = (trunc_ln1 == 5 & trunc_ln32 == 1)> <Delay = 0.00>
ST_14 : Operation 198 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i11 %frame_15_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 198 'store' 'store_ln35' <Predicate = (trunc_ln1 == 5 & trunc_ln32 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 1376> <RAM>
ST_14 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67_5.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 199 'br' 'br_ln35' <Predicate = (trunc_ln1 == 5 & trunc_ln32 == 0)> <Delay = 0.00>
ST_14 : Operation 200 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i11 %frame_17_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 200 'store' 'store_ln35' <Predicate = (trunc_ln1 == 5 & trunc_ln32 != 0 & trunc_ln32 != 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 1376> <RAM>
ST_14 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67_5.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 201 'br' 'br_ln35' <Predicate = (trunc_ln1 == 5 & trunc_ln32 != 0 & trunc_ln32 != 1)> <Delay = 0.00>
ST_14 : Operation 202 [1/1] (0.73ns)   --->   "%switch_ln35 = switch i2 %trunc_ln32, void %arrayidx67_4.case.2, i2 0, void %arrayidx67_4.case.0, i2 1, void %arrayidx67_4.case.1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 202 'switch' 'switch_ln35' <Predicate = (trunc_ln1 == 4)> <Delay = 0.73>
ST_14 : Operation 203 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i11 %frame_13_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 203 'store' 'store_ln35' <Predicate = (trunc_ln1 == 4 & trunc_ln32 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 1376> <RAM>
ST_14 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67_4.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 204 'br' 'br_ln35' <Predicate = (trunc_ln1 == 4 & trunc_ln32 == 1)> <Delay = 0.00>
ST_14 : Operation 205 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i11 %frame_12_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 205 'store' 'store_ln35' <Predicate = (trunc_ln1 == 4 & trunc_ln32 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 1376> <RAM>
ST_14 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67_4.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 206 'br' 'br_ln35' <Predicate = (trunc_ln1 == 4 & trunc_ln32 == 0)> <Delay = 0.00>
ST_14 : Operation 207 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i11 %frame_14_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 207 'store' 'store_ln35' <Predicate = (trunc_ln1 == 4 & trunc_ln32 != 0 & trunc_ln32 != 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 1376> <RAM>
ST_14 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67_4.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 208 'br' 'br_ln35' <Predicate = (trunc_ln1 == 4 & trunc_ln32 != 0 & trunc_ln32 != 1)> <Delay = 0.00>
ST_14 : Operation 209 [1/1] (0.73ns)   --->   "%switch_ln35 = switch i2 %trunc_ln32, void %arrayidx67_3.case.2, i2 0, void %arrayidx67_3.case.0, i2 1, void %arrayidx67_3.case.1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 209 'switch' 'switch_ln35' <Predicate = (trunc_ln1 == 3)> <Delay = 0.73>
ST_14 : Operation 210 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i11 %frame_10_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 210 'store' 'store_ln35' <Predicate = (trunc_ln1 == 3 & trunc_ln32 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 1376> <RAM>
ST_14 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67_3.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 211 'br' 'br_ln35' <Predicate = (trunc_ln1 == 3 & trunc_ln32 == 1)> <Delay = 0.00>
ST_14 : Operation 212 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i11 %frame_9_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 212 'store' 'store_ln35' <Predicate = (trunc_ln1 == 3 & trunc_ln32 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 1376> <RAM>
ST_14 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67_3.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 213 'br' 'br_ln35' <Predicate = (trunc_ln1 == 3 & trunc_ln32 == 0)> <Delay = 0.00>
ST_14 : Operation 214 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i11 %frame_11_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 214 'store' 'store_ln35' <Predicate = (trunc_ln1 == 3 & trunc_ln32 != 0 & trunc_ln32 != 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 1376> <RAM>
ST_14 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67_3.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 215 'br' 'br_ln35' <Predicate = (trunc_ln1 == 3 & trunc_ln32 != 0 & trunc_ln32 != 1)> <Delay = 0.00>
ST_14 : Operation 216 [1/1] (0.73ns)   --->   "%switch_ln35 = switch i2 %trunc_ln32, void %arrayidx67_2.case.2, i2 0, void %arrayidx67_2.case.0, i2 1, void %arrayidx67_2.case.1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 216 'switch' 'switch_ln35' <Predicate = (trunc_ln1 == 2)> <Delay = 0.73>
ST_14 : Operation 217 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i11 %frame_7_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 217 'store' 'store_ln35' <Predicate = (trunc_ln1 == 2 & trunc_ln32 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 1376> <RAM>
ST_14 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67_2.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 218 'br' 'br_ln35' <Predicate = (trunc_ln1 == 2 & trunc_ln32 == 1)> <Delay = 0.00>
ST_14 : Operation 219 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i11 %frame_6_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 219 'store' 'store_ln35' <Predicate = (trunc_ln1 == 2 & trunc_ln32 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 1376> <RAM>
ST_14 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67_2.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 220 'br' 'br_ln35' <Predicate = (trunc_ln1 == 2 & trunc_ln32 == 0)> <Delay = 0.00>
ST_14 : Operation 221 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i11 %frame_8_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 221 'store' 'store_ln35' <Predicate = (trunc_ln1 == 2 & trunc_ln32 != 0 & trunc_ln32 != 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 1376> <RAM>
ST_14 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67_2.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 222 'br' 'br_ln35' <Predicate = (trunc_ln1 == 2 & trunc_ln32 != 0 & trunc_ln32 != 1)> <Delay = 0.00>
ST_14 : Operation 223 [1/1] (0.73ns)   --->   "%switch_ln35 = switch i2 %trunc_ln32, void %arrayidx67_1.case.2, i2 0, void %arrayidx67_1.case.0, i2 1, void %arrayidx67_1.case.1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 223 'switch' 'switch_ln35' <Predicate = (trunc_ln1 == 1)> <Delay = 0.73>
ST_14 : Operation 224 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i11 %frame_4_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 224 'store' 'store_ln35' <Predicate = (trunc_ln1 == 1 & trunc_ln32 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 1376> <RAM>
ST_14 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67_1.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 225 'br' 'br_ln35' <Predicate = (trunc_ln1 == 1 & trunc_ln32 == 1)> <Delay = 0.00>
ST_14 : Operation 226 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i11 %frame_3_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 226 'store' 'store_ln35' <Predicate = (trunc_ln1 == 1 & trunc_ln32 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 1376> <RAM>
ST_14 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67_1.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 227 'br' 'br_ln35' <Predicate = (trunc_ln1 == 1 & trunc_ln32 == 0)> <Delay = 0.00>
ST_14 : Operation 228 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i11 %frame_5_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 228 'store' 'store_ln35' <Predicate = (trunc_ln1 == 1 & trunc_ln32 != 0 & trunc_ln32 != 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 1376> <RAM>
ST_14 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67_1.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 229 'br' 'br_ln35' <Predicate = (trunc_ln1 == 1 & trunc_ln32 != 0 & trunc_ln32 != 1)> <Delay = 0.00>
ST_14 : Operation 230 [1/1] (0.73ns)   --->   "%switch_ln35 = switch i2 %trunc_ln32, void %arrayidx67_0.case.2, i2 0, void %arrayidx67_0.case.0, i2 1, void %arrayidx67_0.case.1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 230 'switch' 'switch_ln35' <Predicate = (trunc_ln1 == 0)> <Delay = 0.73>
ST_14 : Operation 231 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i11 %frame_1_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 231 'store' 'store_ln35' <Predicate = (trunc_ln1 == 0 & trunc_ln32 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 1376> <RAM>
ST_14 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67_0.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 232 'br' 'br_ln35' <Predicate = (trunc_ln1 == 0 & trunc_ln32 == 1)> <Delay = 0.00>
ST_14 : Operation 233 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i11 %frame_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 233 'store' 'store_ln35' <Predicate = (trunc_ln1 == 0 & trunc_ln32 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 1376> <RAM>
ST_14 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67_0.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 234 'br' 'br_ln35' <Predicate = (trunc_ln1 == 0 & trunc_ln32 == 0)> <Delay = 0.00>
ST_14 : Operation 235 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i11 %frame_2_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 235 'store' 'store_ln35' <Predicate = (trunc_ln1 == 0 & trunc_ln32 != 0 & trunc_ln32 != 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 1376> <RAM>
ST_14 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67_0.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 236 'br' 'br_ln35' <Predicate = (trunc_ln1 == 0 & trunc_ln32 != 0 & trunc_ln32 != 1)> <Delay = 0.00>
ST_14 : Operation 237 [1/1] (0.73ns)   --->   "%switch_ln35 = switch i2 %trunc_ln32, void %arrayidx67_15.case.2, i2 0, void %arrayidx67_15.case.0, i2 1, void %arrayidx67_15.case.1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 237 'switch' 'switch_ln35' <Predicate = (trunc_ln1 == 15)> <Delay = 0.73>
ST_14 : Operation 238 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i11 %frame_46_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 238 'store' 'store_ln35' <Predicate = (trunc_ln1 == 15 & trunc_ln32 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 1376> <RAM>
ST_14 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67_15.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 239 'br' 'br_ln35' <Predicate = (trunc_ln1 == 15 & trunc_ln32 == 1)> <Delay = 0.00>
ST_14 : Operation 240 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i11 %frame_45_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 240 'store' 'store_ln35' <Predicate = (trunc_ln1 == 15 & trunc_ln32 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 1376> <RAM>
ST_14 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67_15.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 241 'br' 'br_ln35' <Predicate = (trunc_ln1 == 15 & trunc_ln32 == 0)> <Delay = 0.00>
ST_14 : Operation 242 [1/1] (1.23ns)   --->   "%store_ln35 = store i8 %trunc_ln35, i11 %frame_47_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 242 'store' 'store_ln35' <Predicate = (trunc_ln1 == 15 & trunc_ln32 != 0 & trunc_ln32 != 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 1376> <RAM>
ST_14 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx67_15.exit" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35]   --->   Operation 243 'br' 'br_ln35' <Predicate = (trunc_ln1 == 15 & trunc_ln32 != 0 & trunc_ln32 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation 17 bit ('indvar_flatten') [55]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten' [58]  (0.427 ns)

 <State 2>: 3.314ns
The critical path consists of the following:
	'load' operation 9 bit ('j_load', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33) on local variable 'j', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33 [68]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln33', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33) [73]  (0.776 ns)
	'select' operation 9 bit ('select_ln32_1', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32) [75]  (0.398 ns)
	'mul' operation 19 bit ('mul_ln32', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32) [77]  (2.140 ns)

 <State 3>: 1.531ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln32', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32) [79]  (1.531 ns)

 <State 4>: 1.531ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln32', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32) [79]  (1.531 ns)

 <State 5>: 1.531ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln32', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32) [79]  (1.531 ns)

 <State 6>: 1.531ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln32', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32) [79]  (1.531 ns)

 <State 7>: 1.531ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln32', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32) [79]  (1.531 ns)

 <State 8>: 1.531ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln32', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32) [79]  (1.531 ns)

 <State 9>: 1.531ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln32', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32) [79]  (1.531 ns)

 <State 10>: 1.531ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln32', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32) [79]  (1.531 ns)

 <State 11>: 1.531ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln32', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32) [79]  (1.531 ns)

 <State 12>: 1.531ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln32', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32) [79]  (1.531 ns)

 <State 13>: 1.531ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln32', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32) [79]  (1.531 ns)

 <State 14>: 3.504ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln32', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32) [79]  (1.531 ns)
	'store' operation 0 bit ('store_ln35', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35) of variable 'trunc_ln35', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:35 on array 'frame_5' [316]  (1.237 ns)
	blocking operation 0.735125 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
