Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Opening project file
/home/dsabanin/projects/embedded/xilinx/spartan6-1/myModule/myModule.prj.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'my_main_clk'...
Applying external generics to 'my_main_clk'...
Delivering associated files for 'my_main_clk'...
WARNING:sim - Component clk_wiz_v3_6 does not have a valid model name for VHDL
   synthesis
Delivering EJava files for 'my_main_clk'...
Delivered 3 files into directory
/home/dsabanin/projects/embedded/xilinx/spartan6-1/myModule/tmp/_cg/my_main_clk
Delivered 1 file into directory
/home/dsabanin/projects/embedded/xilinx/spartan6-1/myModule/tmp/_cg/my_main_clk
Generating ASY schematic symbol...
Loading device for application Rf_Device from file '6vlx75t.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating ISE project...
XCO file found: my_main_clk.xco
XMDF file found: my_main_clk_xmdf.tcl
Adding
/home/dsabanin/projects/embedded/xilinx/spartan6-1/myModule/tmp/_cg/my_main_clk.
asy -view all -origin_type imported
Adding
/home/dsabanin/projects/embedded/xilinx/spartan6-1/myModule/tmp/_cg/my_main_clk.
ucf -view all -origin_type created
Adding
/home/dsabanin/projects/embedded/xilinx/spartan6-1/myModule/tmp/_cg/my_main_clk.
vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/dsabanin/projects/embedded/xilinx/spartan6-1/myModule/tmp/_cg/my_main_
   clk.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/dsabanin/projects/embedded/xilinx/spartan6-1/myModule/tmp/_cg/my_main_clk.
vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/my_main_clk"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'myModule'.
Saved CGP file for project 'myModule'.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'clk_wiz_v3_6'...
Applying external generics to 'clk_wiz_v3_6'...
Delivering associated files for 'clk_wiz_v3_6'...
WARNING:sim - Component clk_wiz_v3_6 does not have a valid model name for VHDL
   synthesis
Delivering EJava files for 'clk_wiz_v3_6'...
Delivered 3 files into directory
/home/dsabanin/projects/embedded/xilinx/spartan6-1/myModule/tmp/_cg/clk_wiz_v3_6
Delivered 1 file into directory
/home/dsabanin/projects/embedded/xilinx/spartan6-1/myModule/tmp/_cg/clk_wiz_v3_6
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating ISE project...
XCO file found: clk_wiz_v3_6.xco
XMDF file found: clk_wiz_v3_6_xmdf.tcl
Adding
/home/dsabanin/projects/embedded/xilinx/spartan6-1/myModule/tmp/_cg/clk_wiz_v3_6
.asy -view all -origin_type imported
Adding
/home/dsabanin/projects/embedded/xilinx/spartan6-1/myModule/tmp/_cg/clk_wiz_v3_6
.ucf -view all -origin_type created
Adding
/home/dsabanin/projects/embedded/xilinx/spartan6-1/myModule/tmp/_cg/clk_wiz_v3_6
.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/dsabanin/projects/embedded/xilinx/spartan6-1/myModule/tmp/_cg/clk_wiz_
   v3_6.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/dsabanin/projects/embedded/xilinx/spartan6-1/myModule/tmp/_cg/clk_wiz_v3_6
.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/clk_wiz_v3_6"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'myModule'.
Closed project file.
