# Verilog Projects Portfolio  

This repository contains my **Verilog RTL design and testbench practice projects**.  
Each project folder has:  
- RTL Design Code  
- Testbench  
- Truth Table & Explanation  
- Simulation Waveform  

## ðŸ“‚ Projects
1. [2:1 Multiplexer](01_mux/)
2. [4:1 Multiplexer](02_mux_4_1/)
3. [2:4 Decoder](03_dec_2_4/)
4. [3:8 Decoder](04_dec_3_8/)
5. [D Latch](02_d_latch/)  
6. [T Latch](03_t_latch/)  
(More to be added daily...)
