# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do run.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:30:19 on Oct 10,2025
# vlog -reportprogress 300 tb_mod6.v 
# -- Compiling module d_ff
# -- Compiling module mod_6
# ** Error: (vlog-13069) ** while parsing file included at tb_mod6.v(1)
# ** at mod_6.v(13): near ";": syntax error, unexpected ';', expecting ')' or ','.
# -- Compiling module top
# End time: 09:30:19 on Oct 10,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./run.do line 2
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog tb_mod6.v"
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:30:48 on Oct 10,2025
# vlog -reportprogress 300 tb_mod6.v 
# -- Compiling module d_ff
# -- Compiling module mod_6
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 09:30:48 on Oct 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 09:30:48 on Oct 10,2025
# Loading work.top
# Loading work.mod_6
# Loading work.d_ff
# X
# Z
# Z
# Z
# Z
# Z
# Z
# Z
# Z
# Z
# Z
# Z
# Z
# Z
# Z
# Z
# Z
# Z
# Z
# Z
# Z
# Z
# Z
# Z
# Z
# Z
# Z
# Z
# Z
# Z
# Z
# Z
# Z
# Z
# Z
# Z
# Z
# Z
# Z
# Z
# Z
# ** Note: $finish    : tb_mod6.v(14)
#    Time: 415 ps  Iteration: 0  Instance: /top
# 1
# Break in Module top at tb_mod6.v line 14
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:31:45 on Oct 10,2025
# vlog -reportprogress 300 tb_mod6.v 
# -- Compiling module d_ff
# -- Compiling module mod_6
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 09:31:45 on Oct 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:31:50 on Oct 10,2025, Elapsed time: 0:01:02
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 09:31:50 on Oct 10,2025
# Loading work.top
# Loading work.mod_6
# Loading work.d_ff
# x
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# ** Note: $finish    : tb_mod6.v(14)
#    Time: 415 ps  Iteration: 0  Instance: /top
# 1
# Break in Module top at tb_mod6.v line 14
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:35:19 on Oct 10,2025
# vlog -reportprogress 300 tb_mod6.v 
# -- Compiling module d_ff
# -- Compiling module mod_6
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 09:35:19 on Oct 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:35:21 on Oct 10,2025, Elapsed time: 0:03:31
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 09:35:21 on Oct 10,2025
# Loading work.top
# Loading work.mod_6
# Loading work.d_ff
# x
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# ** Note: $finish    : tb_mod6.v(14)
#    Time: 415 ps  Iteration: 0  Instance: /top
# 1
# Break in Module top at tb_mod6.v line 14
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:39:49 on Oct 10,2025
# vlog -reportprogress 300 tb_mod6.v 
# -- Compiling module d_ff
# -- Compiling module mod_6
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 09:39:49 on Oct 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:39:51 on Oct 10,2025, Elapsed time: 0:04:30
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 09:39:51 on Oct 10,2025
# Loading work.top
# Loading work.mod_6
# Loading work.d_ff
# x
# 0
# 0
# 1
# 2
# 3
# 4
# 5
# 0
# 1
# 2
# 3
# 4
# 5
# 0
# 1
# 2
# 3
# 4
# 5
# 0
# 1
# 2
# 3
# 4
# 5
# 0
# 1
# 2
# 3
# 4
# 5
# 0
# 1
# 2
# 3
# 4
# 5
# 0
# 1
# 2
# ** Note: $finish    : tb_mod6.v(14)
#    Time: 415 ps  Iteration: 0  Instance: /top
# 1
# Break in Module top at tb_mod6.v line 14
# End time: 09:43:03 on Oct 10,2025, Elapsed time: 0:03:12
# Errors: 0, Warnings: 0
