# system info fir on 2020.04.27.09:47:39
system_info:
name,value
DEVICE,10AX115U1F45I1SG
DEVICE_FAMILY,Arria 10
GENERATION_ID,0
#
#
# Files generated for fir on 2020.04.27.09:47:39
files:
filepath,kind,attributes,module,is_top
sim/fir.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,fir,true
fir_internal_10/sim/dspba_library_ver.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/acl_data_fifo.v,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/acl_fifo.v,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/acl_altera_syncram_wrapped.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/acl_scfifo_wrapped.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/acl_ecc_decoder.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/acl_ecc_encoder.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/acl_ecc.svh,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/acl_ll_fifo.v,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/acl_ll_ram_fifo.v,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/acl_valid_fifo_counter.v,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/acl_dspba_valid_fifo_counter.v,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/acl_staging_reg.v,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/hld_fifo.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/acl_mid_speed_fifo.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/acl_latency_one_ram_fifo.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/acl_latency_zero_ram_fifo.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/hld_fifo_zero_width.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/acl_high_speed_fifo.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/acl_low_latency_fifo.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/acl_zero_latency_fifo.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/acl_fanout_pipeline.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/acl_std_synchronizer_nocut.v,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/acl_tessellated_incr_decr_threshold.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/acl_tessellated_incr_lookahead.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/acl_reset_handler.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/acl_lfsr.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/acl_pop.v,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/acl_push.v,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/acl_token_fifo_counter.v,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/acl_pipeline.v,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/acl_dspba_buffer.v,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/acl_enable_sink.v,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/st_top.v,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/acl_ffwdsrc.v,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/lsu_top.v,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/lsu_permute_address.v,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/lsu_pipelined.v,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/lsu_enabled.v,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/lsu_basic_coalescer.v,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/lsu_simple.v,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/lsu_streaming.v,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/lsu_burst_master.v,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/lsu_bursting_load_stores.v,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/lsu_non_aligned_write.v,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/lsu_read_cache.v,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/lsu_atomic.v,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/lsu_prefetch_block.v,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/lsu_wide_wrapper.v,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/lsu_streaming_prefetch.v,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/acl_aligned_burst_coalesced_lsu.v,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/acl_toggle_detect.v,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/acl_debug_mem.v,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/lsu_burst_coalesced_pipelined_write.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/lsu_burst_coalesced_pipelined_read.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/acl_fifo_stall_valid_lookahead.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/acl_parameter_assert.svh,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/hld_global_load_store.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/hld_lsu.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/hld_lsu_burst_coalescer.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/hld_lsu_coalescer_dynamic_timeout.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/hld_lsu_data_aligner.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/hld_lsu_read_cache.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/hld_lsu_read_data_alignment.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/hld_lsu_unaligned_controller.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/hld_lsu_word_coalescer.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/hld_lsu_write_data_alignment.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/hld_lsu_write_kernel_downstream.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/acl_shift_register_no_reset.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/acl_full_detector.v,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/acl_tessellated_incr_decr_decr.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/acl_ffwddst.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/acl_loop_limiter.v,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/acl_reset_wire.v,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_function_wrapper.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_function.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_bb_B0_runOnce.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_bb_B0_runOnce_stall_region.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_B0_runOnce_merge_reg.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_push_token_i1_wt_limpush_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_B0_runOnce_branch.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_B0_runOnce_merge.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_bb_B10.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_bb_B10_stall_region.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_mem_memdep_5_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_B10_branch.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_B10_merge.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_bb_B11.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_bb_B11_stall_region.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_B11_merge_reg.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_sfc_s_c0_in_for_body26_s_c0_enter12311_fir1.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_sfc_exit_s_c0_out_for_body26_s_c0_exit131_fir0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_sfc_exit_s_c0_out_for_boA000001Z1_fir1_full_detector.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_sfc_exit_s_c0_out_for_boA000000Zit131_fir1_data_fifo.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_sfc_logic_s_c0_in_for_body26_s_c0_enter12311_fir0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_ffwd_dest_i1_cmp242420_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_ffwd_dest_i1_cmp242421_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_ffwd_dest_i1_cmp242422_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_ffwd_dest_i32_taps3319_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_ffwd_dest_i33_unnamed_12_fir0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_mem_lm121_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_mem_lm2_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_pipeline_keep_going_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_pop_i16_025_pop28_fir0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_pop_i1_notcmp2475_pop31_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_pop_i1_notcmp2974_pop30_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_pop_i2_cleanups_pop29_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_pop_i32_j_027_pop2476_pop32_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_pop_i32_k22_026_pop27_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_pop_i33_fpga_indvars_iv9_pop26_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_push_i16_025_push28_fir0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_push_i1_lastiniteration_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_push_i1_notcmp2475_push31_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_push_i1_notcmp2974_push30_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_push_i1_notexitcond_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_push_i2_cleanups_push29_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_push_i32_j_027_pop2476_push32_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_push_i32_k22_026_push27_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_push_i33_fpga_indvars_iv9_push26_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_B11_branch.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_B11_merge.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_bb_B2.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_bb_B2_stall_region.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_B2_branch.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_B2_merge.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_bb_B3.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_bb_B3_stall_region.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_B3_merge_reg.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_sfc_s_c0_in_for_body_s_c0_enter897_fir1.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit91_fir0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_sfc_exit_s_c0_out_for_boA000000Z1_fir1_full_detector.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_sfc_exit_s_c0_out_for_boA000000Zxit91_fir1_data_fifo.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_sfc_logic_s_c0_in_for_body_s_c0_enter897_fir0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_mem_memdep_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_pipeline_keep_going55_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_pop_i32_k_031_pop15_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_pop_i4_cleanups58_pop17_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_pop_i4_initerations53_pop16_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_pop_i7_fpga_indvars_iv_pop14_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_push_i1_lastiniteration57_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_push_i1_notexitcond65_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_push_i32_k_031_push15_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_push_i4_cleanups58_push17_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_push_i4_initerations53_push16_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_push_i7_fpga_indvars_iv_push14_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_B3_branch.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_B3_merge.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_bb_B5.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_bb_B5_stall_region.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_B5_merge_reg.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_sfc_s_c0_in_for_body5_s_c0_enter948_fir1.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_sfc_exit_s_c0_out_for_body5_s_c0_exit98_fir0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_sfc_exit_s_c0_out_for_boA000000Z8_fir1_full_detector.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_sfc_exit_s_c0_out_for_boA000000Zxit98_fir1_data_fifo.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_sfc_logic_s_c0_in_for_body5_s_c0_enter948_fir0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_mem_memdep_3_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_mem_memdep_4_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_pipeline_keep_going38_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_pop_i11_fpga_indvars_iv6_pop18_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_pop_i32_k1_030_pop19_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_pop_i4_cleanups41_pop21_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_pop_i4_initerations36_pop20_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_push_i11_fpga_indvars_iv6_push18_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_push_i1_lastiniteration40_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_push_i1_notexitcond48_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_push_i32_k1_030_push19_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_push_i4_cleanups41_push21_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_push_i4_initerations36_push20_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_B5_branch.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_B5_merge.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_bb_B6.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_bb_B6_stall_region.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_B6_merge_reg.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_sfc_s_c0_in_for_cond18_preheader_s_c0_enter1029_fir1.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_sfc_exit_s_c0_out_for_coA000000Zer_s_c0_exit106_fir0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_sfc_logic_s_c0_in_for_cond18_preheader_s_c0_enter1029_fir0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_pipeline_keep_going31_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_pop_i8_fpga_indvars_iv15_pop22_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_push_i1_notexitcond32_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_push_i8_fpga_indvars_iv15_push22_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_B6_branch.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_B6_merge.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_bb_B7.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_bb_B7_stall_region.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_iowr_bl_return_unnamed_fir11_fir0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_push_token_i1_throttle_push_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_push_token_i1_throttle_push_3_reg.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_sfc_s_c0_in_for_cond_cleanup16_s_c0_enter109_fir0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_sfc_exit_s_c0_out_for_coA000000Z16_s_c0_exit111_fir0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_sfc_exit_s_c0_out_for_coA000000Z1_fir1_full_detector.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_sfc_exit_s_c0_out_for_coA000000Zit111_fir1_data_fifo.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_sfc_logic_s_c0_in_for_cond_cleanup16_s_c0_enter109_fir0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_ffwd_dest_i32_idx3218_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_mem_unnamed_10_fir0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_B7_branch.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_B7_merge.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_bb_B8.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_bb_B8_stall_region.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_B8_merge_reg.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_sfc_s_c0_in_for_cond23_preheader_s_c0_enter11410_fir1.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_sfc_exit_s_c0_out_for_coA000000Zer_s_c0_exit118_fir0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_sfc_exit_s_c0_out_for_coA000000Z8_fir1_full_detector.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_sfc_exit_s_c0_out_for_coA000000Zit118_fir1_data_fifo.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_sfc_logic_s_c0_in_for_cond23_preheader_s_c0_enter11410_fir0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_pipeline_keep_going26_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_pop_i11_fpga_indvars_iv12_pop23_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_pop_i1_notcmp2973_pop25_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_pop_i32_j_027_pop24_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_push_i11_fpga_indvars_iv12_push23_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_push_i1_notcmp2973_push25_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_push_i1_notexitcond27_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_push_i32_j_027_push24_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_B8_branch.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_B8_merge.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_bb_B9.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_bb_B9_stall_region.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_B9_branch.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_B9_merge.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_pipeline_keep_going26_2_sr.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_pipeline_keep_going26_2_valid_fifo.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_pipeline_keep_going31_2_sr.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_pipeline_keep_going31_2_valid_fifo.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_pipeline_keep_going38_6_sr.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_pipeline_keep_going38_6_valid_fifo.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_pipeline_keep_going55_6_sr.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_pipeline_keep_going55_6_valid_fifo.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_pipeline_keep_going68_1_sr.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_pipeline_keep_going68_1_valid_fifo.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_pipeline_keep_going_6_sr.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_loop_limiter_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_loop_limiter_1.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_loop_limiter_2.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_loop_limiter_3.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_loop_limiter_4.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_bb_B10_sr_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_bb_B11_sr_1.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_bb_B1_start.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_bb_B1_start_stall_region.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_B1_start_merge_reg.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_ffwd_source_i32_unnamed_4_fir0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_iord_bl_call_unnamed_fir2_fir0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_ffwd_source_s_struct_z3ii_inputss_unnamed_fir3_fir0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_sfc_s_c0_in_wt_entry_s_c0_enter6_fir0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_fir0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter6_fir0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_pipeline_keep_going68_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_push_i1_notexitcond69_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_B1_start_branch.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_B1_start_merge.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_bb_B2_sr_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_bb_B3_sr_1.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_bb_B4.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_bb_B4_stall_region.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_ffwd_source_i1_unnamed_7_fir0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_ffwd_source_i32_unnamed_6_fir0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_ffwd_source_i33_unnamed_8_fir0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_i_llvm_fpga_ffwd_dest_s_struct_z3ii_inputss_unnamed_fir5_fir0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_B4_branch.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_B4_merge.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_bb_B4_sr_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_bb_B5_sr_1.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_bb_B6_sr_1.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_bb_B7_sr_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_bb_B8_sr_1.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_bb_B9_sr_0.sv,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/acl_avm_to_ic.v,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/acl_mem1x.v,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/acl_mem_staging_reg.v,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/acl_ic_local_mem_router.v,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/acl_ic_master_endpoint.v,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/acl_arb_intf.v,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/acl_ic_intf.v,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/acl_ic_slave_endpoint.v,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/acl_ic_slave_rrp.v,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/acl_ic_slave_wrp.v,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/acl_arb2.v,SYSTEM_VERILOG,,fir_internal,false
fir_internal_10/sim/fir_internal.v,SYSTEM_VERILOG,,fir_internal,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
fir.fir_internal_inst,fir_internal
