// Seed: 3475471907
module module_0 ();
endmodule
module module_1 (
    output wire id_0,
    input  tri0 id_1,
    input  wor  id_2
);
  assign id_0 = id_0++;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output supply1 id_0,
    output wor id_1,
    output uwire id_2,
    output tri0 id_3,
    input tri id_4,
    output logic id_5,
    input tri1 id_6
);
  always #(-1'd0) id_5 = #id_8 id_6;
  supply1 id_9 = 1;
  assign id_0 = -1;
  module_0 modCall_1 ();
  assign id_3 = {1'b0, id_9, id_4};
endmodule
