# DSD LAB 3

**Iram Shehzadi**

**2023-EE-153**

### Simulation

* 2 rtl files (.sv)
* 2 testbench files (.sv)

### Report

### Task 1
Truth table 
### Task 2
Errors in the full adder rtl and testbench codes.
### Task 3
Correct codes of rtl and testbench of full adder.
