module compare (
    input z,
    input v,
    input n,
    input alufn_signal[5],
    output out[16] 
  ) {
  
  always {
    out = 16b0;
    case (alufn_signal) {
      default: out[0] = 0;
      b00100: out[0] = z;
      b00101: out[0] = n ^ v;
      b00110: out[0] = z | (n ^ v);
    }
  }
}