--------------- Build Started: 11/08/2018 15:40:30 Project: sound_lure, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\jc497413\AppData\Local\Cypress Semiconductor\PSoC Creator\4.2" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\jc497413\Desktop\psoc_photo_off\sound_lure_v1\sound_lure.cydsn\sound_lure.cyprj -d CY8C4125AZI-473 -s C:\Users\jc497413\Desktop\psoc_photo_off\sound_lure_v1\sound_lure.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: sdb.M0061: information: Info from component: SAR. The actual sample rate (125000 SPS) differs from the desired sample rate (100000 SPS) due to the clock configuration in the DWR.
 * C:\Users\jc497413\Desktop\psoc_photo_off\sound_lure_v1\sound_lure.cydsn\TopDesign\TopDesign.cysch (Instance:SAR)
HDL Generation...
Synthesis...
Tech Mapping...
Analog Placement...
Info: plm.M0038: The pin named BOOST_SHDN_B(0) at location [IOP=(1)][IoId=(3)] prevents usage of special purposes: F(OA,1). (App=cydsfit)
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Succeeded: 11/08/2018 15:40:47 ---------------
