Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Dec  1 09:41:37 2025
| Host         : claudio-z790prors running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_utilization -file top_block_wrapper_utilization_placed.rpt -pb top_block_wrapper_utilization_placed.pb
| Design       : top_block_wrapper
| Device       : xcau15p-sbvb484-1-i
| Speed File   : -1
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 25768 |     0 |          0 |     77760 | 33.14 |
|   LUT as Logic             | 24376 |     0 |          0 |     77760 | 31.35 |
|   LUT as Memory            |  1392 |     0 |          0 |     40320 |  3.45 |
|     LUT as Distributed RAM |   358 |     0 |            |           |       |
|     LUT as Shift Register  |  1034 |     0 |            |           |       |
| CLB Registers              | 45614 |     0 |          0 |    155520 | 29.33 |
|   Register as Flip Flop    | 45614 |     0 |          0 |    155520 | 29.33 |
|   Register as Latch        |     0 |     0 |          0 |    155520 |  0.00 |
| CARRY8                     |   392 |     0 |          0 |      9720 |  4.03 |
| F7 Muxes                   |  2979 |     0 |          0 |     38880 |  7.66 |
| F8 Muxes                   |   995 |     0 |          0 |     19440 |  5.12 |
| F9 Muxes                   |     0 |     0 |          0 |      9720 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 163   |          Yes |           - |          Set |
| 3705  |          Yes |           - |        Reset |
| 244   |          Yes |         Set |            - |
| 41502 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  6594 |     0 |          0 |      9720 | 67.84 |
|   CLBL                                     |  3246 |     0 |            |           |       |
|   CLBM                                     |  3348 |     0 |            |           |       |
| LUT as Logic                               | 24376 |     0 |          0 |     77760 | 31.35 |
|   using O5 output only                     |   697 |       |            |           |       |
|   using O6 output only                     | 20232 |       |            |           |       |
|   using O5 and O6                          |  3447 |       |            |           |       |
| LUT as Memory                              |  1392 |     0 |          0 |     40320 |  3.45 |
|   LUT as Distributed RAM                   |   358 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   304 |       |            |           |       |
|     using O5 and O6                        |    54 |       |            |           |       |
|   LUT as Shift Register                    |  1034 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   196 |       |            |           |       |
|     using O5 and O6                        |   838 |       |            |           |       |
| CLB Registers                              | 45614 |     0 |          0 |    155520 | 29.33 |
|   Register driven from within the CLB      | 12912 |       |            |           |       |
|   Register driven from outside the CLB     | 32702 |       |            |           |       |
|     LUT in front of the register is unused | 22565 |       |            |           |       |
|     LUT in front of the register is used   | 10137 |       |            |           |       |
| Unique Control Sets                        |  1881 |       |          0 |     19440 |  9.68 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+-------+-------+------------+-----------+-------+
|     Site Type     |  Used | Fixed | Prohibited | Available | Util% |
+-------------------+-------+-------+------------+-----------+-------+
| Block RAM Tile    | 107.5 |     0 |          0 |       144 | 74.65 |
|   RAMB36/FIFO*    |    93 |     0 |          0 |       144 | 64.58 |
|     FIFO36E2 only |    48 |       |            |           |       |
|     RAMB36E2 only |    45 |       |            |           |       |
|   RAMB18          |    29 |     0 |          0 |       288 | 10.07 |
|     RAMB18E2 only |    29 |       |            |           |       |
+-------------------+-------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |       576 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |  154 |   154 |          0 |       204 | 75.49 |
| HPIOB_M          |   67 |    67 |          0 |        72 | 93.06 |
|   INPUT          |   53 |       |            |           |       |
|   OUTPUT         |   14 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |   66 |    66 |          0 |        72 | 91.67 |
|   INPUT          |   52 |       |            |           |       |
|   OUTPUT         |   14 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_M          |    8 |     8 |          0 |        24 | 33.33 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    8 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_S          |   13 |    13 |          0 |        24 | 54.17 |
|   INPUT          |    2 |       |            |           |       |
|   OUTPUT         |    9 |       |            |           |       |
|   BIDIR          |    2 |       |            |           |       |
| HPIOB_SNGL       |    0 |     0 |          0 |        12 |  0.00 |
| HPIOBDIFFINBUF   |   52 |    52 |          0 |        72 | 72.22 |
|   DIFFINBUF      |   52 |    52 |            |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        36 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        24 |  0.00 |
| BITSLICE_RX_TX   |   92 |    92 |          0 |       936 |  9.83 |
|   IDELAY         |   48 |    48 |            |           |       |
|   ODELAY         |   44 |    44 |            |           |       |
| BITSLICE_TX      |    0 |     0 |          0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        12 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   10 |     0 |          0 |       192 |  5.21 |
|   BUFGCE             |    7 |     0 |          0 |        84 |  8.33 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        12 |  0.00 |
|   BUFG_GT            |    3 |     0 |          0 |        72 |  4.17 |
|   BUFGCTRL*          |    0 |     0 |          0 |        24 |  0.00 |
| PLL                  |    1 |     0 |          0 |         6 | 16.67 |
| MMCM                 |    2 |     0 |          0 |         3 | 66.67 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTHE4_CHANNEL   |    1 |     1 |          0 |        12 |  8.33 |
| GTHE4_COMMON    |    0 |     0 |          0 |         3 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         6 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         6 |  0.00 |
| PCIE4CE4        |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+--------+
|  Site Type  | Used | Fixed | Prohibited | Available |  Util% |
+-------------+------+-------+------------+-----------+--------+
| BSCANE2     |    1 |     0 |          0 |         4 |  25.00 |
| DNA_PORTE2  |    1 |     0 |          0 |         1 | 100.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |   0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |   0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |   0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |   0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |   0.00 |
+-------------+------+-------+------------+-----------+--------+


9. Primitives
-------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 41502 |            Register |
| LUT6          | 14882 |                 CLB |
| LUT5          |  4287 |                 CLB |
| FDCE          |  3705 |            Register |
| LUT4          |  3394 |                 CLB |
| MUXF7         |  2979 |                 CLB |
| LUT3          |  2748 |                 CLB |
| LUT2          |  1892 |                 CLB |
| MUXF8         |   995 |                 CLB |
| SRL16E        |   978 |                 CLB |
| SRLC32E       |   890 |                 CLB |
| LUT1          |   620 |                 CLB |
| CARRY8        |   392 |                 CLB |
| RAMD64E       |   304 |                 CLB |
| FDSE          |   244 |            Register |
| FDPE          |   163 |            Register |
| RAMD32        |    96 |                 CLB |
| IBUFCTRL      |    57 |              Others |
| DIFFINBUF     |    52 |                 I/O |
| IDELAYE3      |    48 |                 I/O |
| FIFO36E2      |    48 |            BLOCKRAM |
| RAMB36E2      |    45 |            BLOCKRAM |
| OBUF          |    45 |                 I/O |
| ODELAYE3      |    44 |                 I/O |
| RAMB18E2      |    29 |            BLOCKRAM |
| INV           |    14 |                 CLB |
| RAMS32        |    12 |                 CLB |
| BUFGCE        |     7 |               Clock |
| INBUF         |     5 |                 I/O |
| SRLC16E       |     4 |                 CLB |
| BUFG_GT       |     3 |               Clock |
| OBUFT         |     2 |                 I/O |
| MMCME4_ADV    |     2 |               Clock |
| PLLE4_ADV     |     1 |               Clock |
| IBUFDS_GTE4   |     1 |                 I/O |
| GTHE4_CHANNEL |     1 |            Advanced |
| DNA_PORTE2    |     1 |       Configuration |
| BUFG_GT_SYNC  |     1 |               Clock |
| BSCANE2       |     1 |       Configuration |
+---------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------+------+
|        Ref Name        | Used |
+------------------------+------+
| u_ila_2                |    1 |
| u_ila_0                |    1 |
| gig_ethernet_pcs_pma_0 |    1 |
| dbg_hub                |    1 |
+------------------------+------+


