aaa
prefetching
prefetch
bus
misses
cache
pverify
topopt
miss
pref
vict
victim
aa
pws
invalidation
mp3d
latency0
prefetched
sharing
cpu
lpd
aaaaaa
rdex
latency
prefetches
locusroute
951
multiprocessor
mowry
850
caches
conflict
water
prefetcher
restr
shared
restructuring
restructured
compiler
exclusive
subsystem
np
wrex
multiprocessors
aaaa
invalidated
uniprocessor
progress
invalidate
workloads
utilization
speedups
contention
cycles
memory
rate
801
coherency
750
latencies
conflicts
processor
predicting
oracle
accesses
05
degradations
hit
rates
speedup
instruction
saturated
uniprocessors
kb
workload
lockup
false
bdpa
rdex_pws
traffic
cycle
traces
instructions
speeds
demand
induced
600
interconnect
emulate
associative
aaa aaa
miss rate
aa aa
cpu miss
non sharing
invalidation misses
data bus
the prefetch
victim cache
prefetch in
bus latency0
of prefetching
aaa aaaaaa
aaaaaa aaa
prefetch distance
cpu misses
shared data
05 data
the cpu
bus latency
progress misses
total miss
951 05
the bus
prefetch induced
850 951
in progress
relative execution
conflict misses
execution time
a victim
exclusive prefetching
sharing misses
memory subsystem
data sharing
with prefetching
the cache
pverify topopt
no prefetching
false sharing
not prefetched
miss rates
write shared
memory latency
cache line
victim caches
prefetching strategy
prefetching for
aaaa aa
mp3d pverify
pref vict
np vict
aa aaaa
the victim
prefetching algorithm
prefetching in
of prefetch
prefetching algorithms
that prefetching
prefetching on
bus based
invalidate operations
latency0 750
bus operation
latency0 850
sharing traffic
cache prefetching
mowry et
8 cycle
a prefetch
prefetching is
bus utilization
prefetch strategy
prefetched aaa
locusroute mp3d
the pref
unnecessary invalidate
801 000
sharing miss
sharing prefetched
latency0 600
restructured programs
600 801
sharing not
bus demand
pverify and
lpd vict
prefetching can
directed prefetching
cycle data
aaa aaa aaa
cpu miss rate
prefetch in progress
data bus latency0
the cpu miss
aa aa aa
aaa aaaaaa aaa
aaaaaa aaa aaa
951 05 data
05 data bus
total miss rate
relative execution time
in progress misses
850 951 05
data bus latency
a victim cache
aaa aaa aaaaaa
non sharing misses
of the cpu
the total miss
the victim cache
to no prefetching
the prefetch in
aa aaaa aa
the prefetch distance
bus latency0 850
bus latency0 750
of cpu misses
latency0 750 850
latency0 850 951
mowry et al
the memory subsystem
750 850 951
000 8 data
801 000 8
8 data bus
aa aa aaaa
not prefetched aaa
write shared data
latency0 600 801
non sharing prefetched
8 cycle data
non sharing not
prefetched aaa aaa
bus latency0 600
sharing not prefetched
600 801 000
effectiveness of prefetching
in the cache
the adjusted cpu
with a victim
relative to no
an exclusive prefetch
prefetch induced conflicts
adjusted cpu miss
aaaa aa aa
time relative execution
miss rate the
prefetch induced conflict
prefetching on a
compiler directed prefetching
of prefetching in
mowry and gupta
data transfer latency
a bus based
a cache line
execution time relative
bus based multiprocessor
miss rate and
pverify topopt relative
invalidated not prefetched
locusroute mp3d water
unnecessary invalidate operations
the prefetch induced
mp3d pverify topopt
normalized to np
aaa non sharing
of prefetch induced
aaa aaa non
five workloads with
mp3d water pverify
topopt relative execution
prefetched invalidated not
sources of cpu
pverify and topopt
water pverify topopt
the invalidation misses
prefetched prefetch in
invalidated prefetched prefetch
caused by prefetching
