<profile>

<section name = "Vitis HLS Report for 'dataflow_parent_loop_proc'" level="0">
<item name = "Date">Fri Dec  8 11:43:58 2023
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">Final_Optimization</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.67 ns, 4.867 ns, 1.80 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="dataflow_in_loop_VITIS_LOOP_346_2_U0">dataflow_in_loop_VITIS_LOOP_346_2, ?, ?, ?, ?, ?, ?, dataflow</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_346_2">?, ?, ?, -, -, 0 ~ 127, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 120, 30, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">80, -, 4040, 16928, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 18, -</column>
<column name="Register">-, -, 16, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">18, 0, 2, 24, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="dataflow_in_loop_VITIS_LOOP_346_2_U0">dataflow_in_loop_VITIS_LOOP_346_2, 80, 0, 4040, 16928, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="loop_dataflow_input_count">+, 0, 40, 10, 8, 1</column>
<column name="loop_dataflow_output_count">+, 0, 40, 10, 8, 1</column>
<column name="bound_minus_1">-, 0, 40, 10, 8, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="loop_dataflow_input_count">9, 2, 8, 16</column>
<column name="loop_dataflow_output_count">9, 2, 8, 16</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="loop_dataflow_input_count">8, 0, 8, 0</column>
<column name="loop_dataflow_output_count">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="num_chunks">in, 8, ap_none, num_chunks, scalar</column>
<column name="m_axi_aximm0_AWVALID">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWREADY">in, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWADDR">out, 64, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWID">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWLEN">out, 32, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWSIZE">out, 3, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWBURST">out, 2, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWLOCK">out, 2, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWCACHE">out, 4, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWPROT">out, 3, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWQOS">out, 4, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWREGION">out, 4, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWUSER">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_WVALID">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_WREADY">in, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_WDATA">out, 64, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_WSTRB">out, 8, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_WLAST">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_WID">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_WUSER">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARVALID">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARREADY">in, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARADDR">out, 64, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARID">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARLEN">out, 32, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARSIZE">out, 3, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARBURST">out, 2, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARLOCK">out, 2, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARCACHE">out, 4, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARPROT">out, 3, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARQOS">out, 4, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARREGION">out, 4, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARUSER">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_RVALID">in, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_RREADY">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_RDATA">in, 64, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_RLAST">in, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_RID">in, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_RUSER">in, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_RRESP">in, 2, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_BVALID">in, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_BREADY">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_BRESP">in, 2, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_BID">in, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_BUSER">in, 1, m_axi, aximm0, pointer</column>
<column name="input_r">in, 64, ap_none, input_r, scalar</column>
<column name="input_r_ap_vld">in, 1, ap_none, input_r, scalar</column>
<column name="send_data">in, 64, ap_none, send_data, scalar</column>
<column name="send_data_ap_vld">in, 1, ap_none, send_data, scalar</column>
<column name="output_length">in, 64, ap_none, output_length, scalar</column>
<column name="output_length_ap_vld">in, 1, ap_none, output_length, scalar</column>
<column name="inStream_in_length_dout">in, 16, ap_fifo, inStream_in_length, pointer</column>
<column name="inStream_in_length_empty_n">in, 1, ap_fifo, inStream_in_length, pointer</column>
<column name="inStream_in_length_read">out, 1, ap_fifo, inStream_in_length, pointer</column>
<column name="input_offset_constprop_i">in, 32, ap_ovld, input_offset_constprop, pointer</column>
<column name="input_offset_constprop_o">out, 32, ap_ovld, input_offset_constprop, pointer</column>
<column name="input_offset_constprop_i_ap_vld">in, 1, ap_ovld, input_offset_constprop, pointer</column>
<column name="input_offset_constprop_o_ap_vld">out, 1, ap_ovld, input_offset_constprop, pointer</column>
<column name="output_offset_constprop_i">in, 32, ap_ovld, output_offset_constprop, pointer</column>
<column name="output_offset_constprop_o">out, 32, ap_ovld, output_offset_constprop, pointer</column>
<column name="output_offset_constprop_i_ap_vld">in, 1, ap_ovld, output_offset_constprop, pointer</column>
<column name="output_offset_constprop_o_ap_vld">out, 1, ap_ovld, output_offset_constprop, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, dataflow_parent_loop_proc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dataflow_parent_loop_proc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dataflow_parent_loop_proc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dataflow_parent_loop_proc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dataflow_parent_loop_proc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dataflow_parent_loop_proc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, dataflow_parent_loop_proc, return value</column>
</table>
</item>
</section>
</profile>
