/* Generated by Yosys 0.27+9 (git sha1 101d19bb6, gcc 11.2.0-7ubuntu2 -fPIC -Os) */

(* top =  1  *)

module bsg_flow_convert(v_i, fc_o, v_o, fc_i);
  
  input [15:0] fc_i;
  wire [15:0] fc_i;
  
  output [15:0] fc_o;
  wire [15:0] fc_o;
  
  input [15:0] v_i;
  wire [15:0] v_i;
  
  output [15:0] v_o;
  wire [15:0] v_o;
  assign fc_o = fc_i;
  assign v_o = v_i;
endmodule

