# Reading pref.tcl
# do Lista_Prova_run_msim_gate_vhdl.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work gate_work 
# Copying C:/Users/JairoMagnoCaracciolo/Documents/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {Lista_Prova.vho}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:41:02 on Oct 07,2022
# vcom -reportprogress 300 -93 -work work Lista_Prova.vho 
# -- Loading package STANDARD
# init_dbinfo() DATABASE ERROR: (sqlite3_open C:/Users/JairoMagnoCaracciolo/Documents/Periodo_2022.1/Eletronica_Digital/Período2022.1/Lista/simulation/modelsim/gate_work/_lib.qdb): unable to open database file
# mtilibWrite(): INTERNAL ERROR: Unexpected null object encountered
# ** Fatal: (vcom-9) Problem while writing token file "C:/Users/JairoMagnoCaracciolo/Documents/Periodo_2022.1/Eletronica_Digital/Período2022.1/Lista/simulation/modelsim/gate_work/_temp/vcomhv52wi".
# ** Note: Lista_Prova.vho(30): VHDL Compiler exiting
# End time: 22:41:03 on Oct 07,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: C:/Users/JairoMagnoCaracciolo/Documents/Quartus/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./Lista_Prova_run_msim_gate_vhdl.do line 8
# C:/Users/JairoMagnoCaracciolo/Documents/Quartus/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {Lista_Prova.vho}"
