ðŸš€ RISC-V Single Cycle Processor
A Verilog-based RISC-V Single Cycle CPU implementation.
This project is designed for learning computer architecture and processor design using the RISC-V ISA.

ðŸ”¹ Features
Implements RV32I base instructions
Single-cycle datapath (all instructions complete in 1 clock cycle)
Modules: ALU, Register File, Control Unit, Instruction Memory, Data Memory, PC
Testbench for functional verification
Simulation with QuestaSim
