

================================================================
== Vivado HLS Report for 'Loop_VConvH_proc'
================================================================
* Date:           Tue May 21 08:04:37 2019

* Version:        2019.2.0 (Build 2547110 on Sun May 19 23:20:49 MDT 2019)
* Project:        proj_2D_convolution_with_linebuffer
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.66|     5.827|        0.83|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    5|  2059825|    5|  2059825|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+---------+----------+-----------+-----------+-------------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  |     Trip    |          |
        |    Loop Name    | min |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +-----------------+-----+---------+----------+-----------+-----------+-------------+----------+
        |- VConvH_VConvW  |    0|  2059820|        11|          1|          1| 0 ~ 2059811 |    yes   |
        +-----------------+-----+---------+----------+-----------+-----------+-------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 16 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 5 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.82>
ST_1 : Operation 17 [1/1] (2.91ns)   --->   "%height_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %height)" [convolution.cpp:185->convolution.cpp:271]   --->   Operation 17 'read' 'height_read' <Predicate = true> <Delay = 2.91> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (2.91ns)   --->   "%vconv_xlim_loc_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %vconv_xlim_loc)"   --->   Operation 18 'read' 'vconv_xlim_loc_read' <Predicate = true> <Delay = 2.91> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (2.91ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %height_out, i32 %height_read)" [convolution.cpp:185->convolution.cpp:271]   --->   Operation 19 'write' <Predicate = true> <Delay = 2.91> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (2.91ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %vconv_xlim_loc_out, i32 %vconv_xlim_loc_read)"   --->   Operation 20 'write' <Predicate = true> <Delay = 2.91> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 5.74>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%cast = zext i32 %height_read to i64" [convolution.cpp:185->convolution.cpp:271]   --->   Operation 21 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %vconv_xlim_loc_read to i64"   --->   Operation 22 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [3/3] (5.74ns)   --->   "%bound = mul i64 %cast1, %cast" [convolution.cpp:185->convolution.cpp:271]   --->   Operation 23 'mul' 'bound' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.74>
ST_3 : Operation 24 [2/3] (5.74ns)   --->   "%bound = mul i64 %cast1, %cast" [convolution.cpp:185->convolution.cpp:271]   --->   Operation 24 'mul' 'bound' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.74>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %vconv_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %hconv_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %vconv_xlim_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %height, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %height_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %vconv_xlim_loc_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/3] (5.74ns)   --->   "%bound = mul i64 %cast1, %cast" [convolution.cpp:185->convolution.cpp:271]   --->   Operation 31 'mul' 'bound' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (1.76ns)   --->   "br label %0"   --->   Operation 32 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 4.80>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %entry ], [ %add_ln185, %VConvW_end ]" [convolution.cpp:185->convolution.cpp:271]   --->   Operation 33 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%col1_0_i_i_i = phi i11 [ 0, %entry ], [ %select_ln185_2, %VConvW_end ]" [convolution.cpp:185->convolution.cpp:271]   --->   Operation 34 'phi' 'col1_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%row2_0_i_i_i = phi i11 [ 0, %entry ], [ %row, %VConvW_end ]"   --->   Operation 35 'phi' 'row2_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i11 %row2_0_i_i_i to i32" [convolution.cpp:186->convolution.cpp:271]   --->   Operation 36 'zext' 'zext_ln186' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (2.47ns)   --->   "%icmp_ln186 = icmp slt i32 %zext_ln186, %vconv_xlim_loc_read" [convolution.cpp:186->convolution.cpp:271]   --->   Operation 37 'icmp' 'icmp_ln186' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (2.77ns)   --->   "%icmp_ln185 = icmp eq i64 %indvar_flatten, %bound" [convolution.cpp:185->convolution.cpp:271]   --->   Operation 38 'icmp' 'icmp_ln185' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (3.52ns)   --->   "%add_ln185 = add i64 %indvar_flatten, 1" [convolution.cpp:185->convolution.cpp:271]   --->   Operation 39 'add' 'add_ln185' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %icmp_ln185, label %.exit, label %VConvW_begin" [convolution.cpp:185->convolution.cpp:271]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.69ns)   --->   "%select_ln185 = select i1 %icmp_ln186, i11 %row2_0_i_i_i, i11 0" [convolution.cpp:185->convolution.cpp:271]   --->   Operation 41 'select' 'select_ln185' <Predicate = (!icmp_ln185)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (1.63ns)   --->   "%add_ln185_1 = add i11 1, %col1_0_i_i_i" [convolution.cpp:185->convolution.cpp:271]   --->   Operation 42 'add' 'add_ln185_1' <Predicate = (!icmp_ln185)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (1.88ns)   --->   "%icmp_ln198 = icmp ugt i11 %add_ln185_1, 9" [convolution.cpp:198->convolution.cpp:271]   --->   Operation 43 'icmp' 'icmp_ln198' <Predicate = (!icmp_ln185)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (1.88ns)   --->   "%icmp_ln198_1 = icmp ugt i11 %col1_0_i_i_i, 9" [convolution.cpp:198->convolution.cpp:271]   --->   Operation 44 'icmp' 'icmp_ln198_1' <Predicate = (!icmp_ln185)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.99ns)   --->   "%select_ln185_1 = select i1 %icmp_ln186, i1 %icmp_ln198_1, i1 %icmp_ln198" [convolution.cpp:185->convolution.cpp:271]   --->   Operation 45 'select' 'select_ln185_1' <Predicate = (!icmp_ln185)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.69ns)   --->   "%select_ln185_2 = select i1 %icmp_ln186, i11 %col1_0_i_i_i, i11 %add_ln185_1" [convolution.cpp:185->convolution.cpp:271]   --->   Operation 46 'select' 'select_ln185_2' <Predicate = (!icmp_ln185)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %select_ln185_1, label %1, label %VConvW_end" [convolution.cpp:198->convolution.cpp:271]   --->   Operation 47 'br' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (1.63ns)   --->   "%row = add i11 %select_ln185, 1" [convolution.cpp:186->convolution.cpp:271]   --->   Operation 48 'add' 'row' <Predicate = (!icmp_ln185)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 49 [1/1] (2.91ns)   --->   "%tmp_1 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %hconv_V)" [convolution.cpp:189->convolution.cpp:271]   --->   Operation 49 'read' 'tmp_1' <Predicate = (!icmp_ln185)> <Delay = 2.91> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln193 = zext i11 %select_ln185 to i64" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 50 'zext' 'zext_ln193' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%linebuf_0_addr = getelementptr [1920 x i32]* @linebuf_0, i64 0, i64 %zext_ln193" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 51 'getelementptr' 'linebuf_0_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%linebuf_1_addr = getelementptr [1920 x i32]* @linebuf_1, i64 0, i64 %zext_ln193" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 52 'getelementptr' 'linebuf_1_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_6 : Operation 53 [2/2] (3.25ns)   --->   "%linebuf_1_load = load i32* %linebuf_1_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 53 'load' 'linebuf_1_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%linebuf_2_addr = getelementptr [1920 x i32]* @linebuf_2, i64 0, i64 %zext_ln193" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 54 'getelementptr' 'linebuf_2_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_6 : Operation 55 [2/2] (3.25ns)   --->   "%linebuf_2_load = load i32* %linebuf_2_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 55 'load' 'linebuf_2_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%linebuf_3_addr = getelementptr [1920 x i32]* @linebuf_3, i64 0, i64 %zext_ln193" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 56 'getelementptr' 'linebuf_3_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_6 : Operation 57 [2/2] (3.25ns)   --->   "%linebuf_3_load = load i32* %linebuf_3_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 57 'load' 'linebuf_3_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%linebuf_4_addr = getelementptr [1920 x i32]* @linebuf_4, i64 0, i64 %zext_ln193" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 58 'getelementptr' 'linebuf_4_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_6 : Operation 59 [2/2] (3.25ns)   --->   "%linebuf_4_load = load i32* %linebuf_4_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 59 'load' 'linebuf_4_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%linebuf_5_addr = getelementptr [1920 x i32]* @linebuf_5, i64 0, i64 %zext_ln193" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 60 'getelementptr' 'linebuf_5_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_6 : Operation 61 [2/2] (3.25ns)   --->   "%linebuf_5_load = load i32* %linebuf_5_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 61 'load' 'linebuf_5_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%linebuf_6_addr = getelementptr [1920 x i32]* @linebuf_6, i64 0, i64 %zext_ln193" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 62 'getelementptr' 'linebuf_6_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_6 : Operation 63 [2/2] (3.25ns)   --->   "%linebuf_6_load = load i32* %linebuf_6_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 63 'load' 'linebuf_6_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%linebuf_7_addr = getelementptr [1920 x i32]* @linebuf_7, i64 0, i64 %zext_ln193" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 64 'getelementptr' 'linebuf_7_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_6 : Operation 65 [2/2] (3.25ns)   --->   "%linebuf_7_load = load i32* %linebuf_7_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 65 'load' 'linebuf_7_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%linebuf_8_addr = getelementptr [1920 x i32]* @linebuf_8, i64 0, i64 %zext_ln193" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 66 'getelementptr' 'linebuf_8_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_6 : Operation 67 [2/2] (3.25ns)   --->   "%linebuf_8_load = load i32* %linebuf_8_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 67 'load' 'linebuf_8_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%linebuf_9_addr = getelementptr [1920 x i32]* @linebuf_9, i64 0, i64 %zext_ln193" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 68 'getelementptr' 'linebuf_9_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_6 : Operation 69 [2/2] (3.25ns)   --->   "%linebuf_9_load = load i32* %linebuf_9_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 69 'load' 'linebuf_9_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 70 [2/2] (3.25ns)   --->   "%linebuf_0_load = load i32* %linebuf_0_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 70 'load' 'linebuf_0_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_7 : Operation 71 [1/2] (3.25ns)   --->   "%linebuf_1_load = load i32* %linebuf_1_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 71 'load' 'linebuf_1_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_7 : Operation 72 [1/2] (3.25ns)   --->   "%linebuf_2_load = load i32* %linebuf_2_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 72 'load' 'linebuf_2_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_7 : Operation 73 [1/2] (3.25ns)   --->   "%linebuf_3_load = load i32* %linebuf_3_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 73 'load' 'linebuf_3_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_7 : Operation 74 [1/2] (3.25ns)   --->   "%linebuf_4_load = load i32* %linebuf_4_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 74 'load' 'linebuf_4_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_7 : Operation 75 [1/2] (3.25ns)   --->   "%linebuf_5_load = load i32* %linebuf_5_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 75 'load' 'linebuf_5_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_7 : Operation 76 [1/2] (3.25ns)   --->   "%linebuf_6_load = load i32* %linebuf_6_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 76 'load' 'linebuf_6_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_7 : Operation 77 [1/2] (3.25ns)   --->   "%linebuf_7_load = load i32* %linebuf_7_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 77 'load' 'linebuf_7_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_7 : Operation 78 [1/2] (3.25ns)   --->   "%linebuf_8_load = load i32* %linebuf_8_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 78 'load' 'linebuf_8_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_7 : Operation 79 [1/2] (3.25ns)   --->   "%linebuf_9_load = load i32* %linebuf_9_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 79 'load' 'linebuf_9_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_7 : Operation 80 [1/1] (3.25ns)   --->   "store i32 %tmp_1, i32* %linebuf_9_addr, align 4" [convolution.cpp:196->convolution.cpp:271]   --->   Operation 80 'store' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>

State 8 <SV = 7> <Delay = 5.74>
ST_8 : Operation 81 [1/2] (3.25ns)   --->   "%linebuf_0_load = load i32* %linebuf_0_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 81 'load' 'linebuf_0_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_8 : Operation 82 [3/3] (5.74ns)   --->   "%mul_ln194 = mul i32 111, %linebuf_1_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 82 'mul' 'mul_ln194' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [1/1] (3.25ns)   --->   "store i32 %linebuf_1_load, i32* %linebuf_0_addr, align 4" [convolution.cpp:196->convolution.cpp:271]   --->   Operation 83 'store' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_8 : Operation 84 [3/3] (5.74ns)   --->   "%mul_ln194_1 = mul i32 266, %linebuf_2_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 84 'mul' 'mul_ln194_1' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (3.25ns)   --->   "store i32 %linebuf_2_load, i32* %linebuf_1_addr, align 4" [convolution.cpp:196->convolution.cpp:271]   --->   Operation 85 'store' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_8 : Operation 86 [1/1] (3.25ns)   --->   "store i32 %linebuf_3_load, i32* %linebuf_2_addr, align 4" [convolution.cpp:196->convolution.cpp:271]   --->   Operation 86 'store' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_8 : Operation 87 [3/3] (5.74ns)   --->   "%mul_ln194_3 = mul i32 724, %linebuf_4_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 87 'mul' 'mul_ln194_3' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (3.25ns)   --->   "store i32 %linebuf_4_load, i32* %linebuf_3_addr, align 4" [convolution.cpp:196->convolution.cpp:271]   --->   Operation 88 'store' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_8 : Operation 89 [3/3] (5.74ns)   --->   "%mul_ln194_4 = mul i32 821, %linebuf_5_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 89 'mul' 'mul_ln194_4' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (3.25ns)   --->   "store i32 %linebuf_5_load, i32* %linebuf_4_addr, align 4" [convolution.cpp:196->convolution.cpp:271]   --->   Operation 90 'store' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_8 : Operation 91 [1/1] (3.25ns)   --->   "store i32 %linebuf_6_load, i32* %linebuf_5_addr, align 4" [convolution.cpp:196->convolution.cpp:271]   --->   Operation 91 'store' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_8 : Operation 92 [1/1] (3.25ns)   --->   "store i32 %linebuf_7_load, i32* %linebuf_6_addr, align 4" [convolution.cpp:196->convolution.cpp:271]   --->   Operation 92 'store' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_8 : Operation 93 [3/3] (5.74ns)   --->   "%mul_ln194_7 = mul i32 266, %linebuf_8_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 93 'mul' 'mul_ln194_7' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (3.25ns)   --->   "store i32 %linebuf_8_load, i32* %linebuf_7_addr, align 4" [convolution.cpp:196->convolution.cpp:271]   --->   Operation 94 'store' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_8 : Operation 95 [3/3] (5.74ns)   --->   "%mul_ln194_8 = mul i32 111, %linebuf_9_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 95 'mul' 'mul_ln194_8' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (3.25ns)   --->   "store i32 %linebuf_9_load, i32* %linebuf_8_addr, align 4" [convolution.cpp:196->convolution.cpp:271]   --->   Operation 96 'store' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>

State 9 <SV = 8> <Delay = 5.74>
ST_9 : Operation 97 [2/3] (5.74ns)   --->   "%mul_ln194 = mul i32 111, %linebuf_1_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 97 'mul' 'mul_ln194' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [2/3] (5.74ns)   --->   "%mul_ln194_1 = mul i32 266, %linebuf_2_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 98 'mul' 'mul_ln194_1' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [2/3] (5.74ns)   --->   "%mul_ln194_3 = mul i32 724, %linebuf_4_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 99 'mul' 'mul_ln194_3' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [2/3] (5.74ns)   --->   "%mul_ln194_4 = mul i32 821, %linebuf_5_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 100 'mul' 'mul_ln194_4' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 101 [3/3] (5.74ns)   --->   "%mul_ln194_5 = mul i32 724, %linebuf_6_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 101 'mul' 'mul_ln194_5' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [3/3] (5.74ns)   --->   "%mul_ln194_6 = mul i32 498, %linebuf_7_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 102 'mul' 'mul_ln194_6' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [2/3] (5.74ns)   --->   "%mul_ln194_7 = mul i32 266, %linebuf_8_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 103 'mul' 'mul_ln194_7' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [2/3] (5.74ns)   --->   "%mul_ln194_8 = mul i32 111, %linebuf_9_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 104 'mul' 'mul_ln194_8' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.74>
ST_10 : Operation 105 [1/3] (5.74ns)   --->   "%mul_ln194 = mul i32 111, %linebuf_1_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 105 'mul' 'mul_ln194' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 106 [1/3] (5.74ns)   --->   "%mul_ln194_1 = mul i32 266, %linebuf_2_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 106 'mul' 'mul_ln194_1' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 107 [3/3] (5.74ns)   --->   "%mul_ln194_2 = mul i32 498, %linebuf_3_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 107 'mul' 'mul_ln194_2' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 108 [1/3] (5.74ns)   --->   "%mul_ln194_3 = mul i32 724, %linebuf_4_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 108 'mul' 'mul_ln194_3' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 109 [1/3] (5.74ns)   --->   "%mul_ln194_4 = mul i32 821, %linebuf_5_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 109 'mul' 'mul_ln194_4' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 110 [2/3] (5.74ns)   --->   "%mul_ln194_5 = mul i32 724, %linebuf_6_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 110 'mul' 'mul_ln194_5' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 111 [2/3] (5.74ns)   --->   "%mul_ln194_6 = mul i32 498, %linebuf_7_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 111 'mul' 'mul_ln194_6' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 112 [1/3] (5.74ns)   --->   "%mul_ln194_7 = mul i32 266, %linebuf_8_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 112 'mul' 'mul_ln194_7' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 113 [1/3] (5.74ns)   --->   "%mul_ln194_8 = mul i32 111, %linebuf_9_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 113 'mul' 'mul_ln194_8' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.74>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%shl_ln194 = shl i32 %linebuf_0_load, 5" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 114 'shl' 'shl_ln194' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%shl_ln194_1 = shl i32 %linebuf_0_load, 2" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 115 'shl' 'shl_ln194_1' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_11 : Operation 116 [2/3] (5.74ns)   --->   "%mul_ln194_2 = mul i32 498, %linebuf_3_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 116 'mul' 'mul_ln194_2' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 117 [1/3] (5.74ns)   --->   "%mul_ln194_5 = mul i32 724, %linebuf_6_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 117 'mul' 'mul_ln194_5' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 118 [1/3] (5.74ns)   --->   "%mul_ln194_6 = mul i32 498, %linebuf_7_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 118 'mul' 'mul_ln194_6' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%shl_ln194_2 = shl i32 %tmp_1, 5" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 119 'shl' 'shl_ln194_2' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%shl_ln194_3 = shl i32 %tmp_1, 2" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 120 'shl' 'shl_ln194_3' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194 = add i32 %shl_ln194_2, %shl_ln194" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 121 'add' 'add_ln194' <Predicate = (!icmp_ln185)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 122 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln194_1 = add i32 %add_ln194, %shl_ln194_3" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 122 'add' 'add_ln194_1' <Predicate = (!icmp_ln185)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194_2 = add i32 %mul_ln194, %mul_ln194_1" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 123 'add' 'add_ln194_2' <Predicate = (!icmp_ln185)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 124 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln194_3 = add i32 %add_ln194_2, %shl_ln194_1" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 124 'add' 'add_ln194_3' <Predicate = (!icmp_ln185)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 125 [1/1] (2.55ns)   --->   "%add_ln194_5 = add i32 %mul_ln194_3, %mul_ln194_4" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 125 'add' 'add_ln194_5' <Predicate = (!icmp_ln185)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 126 [1/1] (2.55ns)   --->   "%add_ln194_8 = add i32 %mul_ln194_7, %mul_ln194_8" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 126 'add' 'add_ln194_8' <Predicate = (!icmp_ln185)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.74>
ST_12 : Operation 127 [1/3] (5.74ns)   --->   "%mul_ln194_2 = mul i32 498, %linebuf_3_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 127 'mul' 'mul_ln194_2' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 128 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194_7 = add i32 %mul_ln194_5, %mul_ln194_6" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 128 'add' 'add_ln194_7' <Predicate = (!icmp_ln185)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 129 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln194_9 = add i32 %add_ln194_8, %add_ln194_7" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 129 'add' 'add_ln194_9' <Predicate = (!icmp_ln185)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 4.37>
ST_13 : Operation 130 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194_6 = add i32 %add_ln194_5, %mul_ln194_2" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 130 'add' 'add_ln194_6' <Predicate = (!icmp_ln185)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 131 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln194_10 = add i32 %add_ln194_9, %add_ln194_6" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 131 'add' 'add_ln194_10' <Predicate = (!icmp_ln185)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 4.37>
ST_14 : Operation 132 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194_4 = add i32 %add_ln194_3, %add_ln194_1" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 132 'add' 'add_ln194_4' <Predicate = (!icmp_ln185)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 133 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp = add i32 %add_ln194_10, %add_ln194_4" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 133 'add' 'tmp' <Predicate = (!icmp_ln185)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 2.91>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @VConvH_VConvW_str)"   --->   Operation 134 'specloopname' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 2059811, i64 0)"   --->   Operation 135 'speclooptripcount' 'empty' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_15 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str18) nounwind" [convolution.cpp:186->convolution.cpp:271]   --->   Operation 136 'specloopname' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_12_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str18)" [convolution.cpp:186->convolution.cpp:271]   --->   Operation 137 'specregionbegin' 'tmp_12_i_i' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [convolution.cpp:188->convolution.cpp:271]   --->   Operation 138 'specpipeline' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_15 : Operation 139 [1/1] (2.91ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %vconv_V, i32 %tmp)" [convolution.cpp:199->convolution.cpp:271]   --->   Operation 139 'write' <Predicate = (select_ln185_1)> <Delay = 2.91> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "br label %VConvW_end" [convolution.cpp:199->convolution.cpp:271]   --->   Operation 140 'br' <Predicate = (select_ln185_1)> <Delay = 0.00>
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str18, i32 %tmp_12_i_i)" [convolution.cpp:200->convolution.cpp:271]   --->   Operation 141 'specregionend' 'empty_14' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_15 : Operation 142 [1/1] (0.00ns)   --->   "br label %0" [convolution.cpp:186->convolution.cpp:271]   --->   Operation 142 'br' <Predicate = (!icmp_ln185)> <Delay = 0.00>

State 16 <SV = 5> <Delay = 0.00>
ST_16 : Operation 143 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 143 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.66ns, clock uncertainty: 0.832ns.

 <State 1>: 5.83ns
The critical path consists of the following:
	fifo read on port 'height' (convolution.cpp:185->convolution.cpp:271) [21]  (2.91 ns)
	fifo write on port 'height_out' (convolution.cpp:185->convolution.cpp:271) [24]  (2.91 ns)

 <State 2>: 5.75ns
The critical path consists of the following:
	'mul' operation ('bound', convolution.cpp:185->convolution.cpp:271) [29]  (5.75 ns)

 <State 3>: 5.75ns
The critical path consists of the following:
	'mul' operation ('bound', convolution.cpp:185->convolution.cpp:271) [29]  (5.75 ns)

 <State 4>: 5.75ns
The critical path consists of the following:
	'mul' operation ('bound', convolution.cpp:185->convolution.cpp:271) [29]  (5.75 ns)

 <State 5>: 4.8ns
The critical path consists of the following:
	'phi' operation ('row') with incoming values : ('row', convolution.cpp:186->convolution.cpp:271) [34]  (0 ns)
	'icmp' operation ('icmp_ln186', convolution.cpp:186->convolution.cpp:271) [36]  (2.47 ns)
	'select' operation ('select_ln185', convolution.cpp:185->convolution.cpp:271) [43]  (0.692 ns)
	'add' operation ('row', convolution.cpp:186->convolution.cpp:271) [115]  (1.64 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('linebuf_1_addr', convolution.cpp:193->convolution.cpp:271) [58]  (0 ns)
	'load' operation ('linebuf_1_load', convolution.cpp:193->convolution.cpp:271) on array 'linebuf_1' [59]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'load' operation ('linebuf_0_load', convolution.cpp:193->convolution.cpp:271) on array 'linebuf_0' [55]  (3.25 ns)

 <State 8>: 5.75ns
The critical path consists of the following:
	'mul' operation ('mul_ln194', convolution.cpp:194->convolution.cpp:271) [60]  (5.75 ns)

 <State 9>: 5.75ns
The critical path consists of the following:
	'mul' operation ('mul_ln194', convolution.cpp:194->convolution.cpp:271) [60]  (5.75 ns)

 <State 10>: 5.75ns
The critical path consists of the following:
	'mul' operation ('mul_ln194', convolution.cpp:194->convolution.cpp:271) [60]  (5.75 ns)

 <State 11>: 5.75ns
The critical path consists of the following:
	'mul' operation ('mul_ln194_2', convolution.cpp:194->convolution.cpp:271) [68]  (5.75 ns)

 <State 12>: 5.75ns
The critical path consists of the following:
	'mul' operation ('mul_ln194_2', convolution.cpp:194->convolution.cpp:271) [68]  (5.75 ns)

 <State 13>: 4.37ns
The critical path consists of the following:
	'add' operation ('add_ln194_6', convolution.cpp:194->convolution.cpp:271) [102]  (0 ns)
	'add' operation ('add_ln194_10', convolution.cpp:194->convolution.cpp:271) [106]  (4.37 ns)

 <State 14>: 4.37ns
The critical path consists of the following:
	'add' operation ('add_ln194_4', convolution.cpp:194->convolution.cpp:271) [100]  (0 ns)
	'add' operation ('tmp', convolution.cpp:194->convolution.cpp:271) [107]  (4.37 ns)

 <State 15>: 2.91ns
The critical path consists of the following:
	fifo write on port 'vconv_V' (convolution.cpp:199->convolution.cpp:271) [111]  (2.91 ns)

 <State 16>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
