@W: MT529 :"d:\projects\fpga\ksenia\start_led_project\garland\garland.v":39:0:39:5|Found inferred clock top|CLK which controls 20 sequential elements including clk_div[19:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
