;redcode
;assert 1
	SPL 0, #-54
	SUB @0, @2
	MOV @326, 29
	SPL 900, <-742
	ADD <300, 290
	SUB #210, 34
	MOV -7, <-20
	SPL 0, #400
	SPL 0, #-400
	MOV -9, <-20
	DJN -1, @-20
	DJN @0, -9
	ADD 270, 60
	SUB 100, 200
	SLT 210, 30
	SPL 0, <8
	SLT 210, 30
	SPL 100, 13
	SLT 210, 30
	SPL 0, #-400
	SUB #-121, -106
	SUB @129, 106
	DAT #100, #13
	DAT #100, #13
	MOV @326, 29
	MOV -101, <-310
	SUB <0, @1
	JMN 30, 9
	JMN 30, 9
	SUB <0, @1
	SUB #-121, -106
	SPL 0, #-52
	JMN 30, 9
	SUB 100, 200
	SUB #0, -32
	ADD -130, -9
	SLT 210, 30
	SPL <-0, <320
	SPL <-0, <320
	SPL <-0, <320
	SPL 100, 200
	MOV @326, 29
	MOV @326, 29
	SPL 0, #-54
	SUB @0, @2
	JMZ -101, @-310
	SUB @0, @-7
	ADD <300, 290
	SUB @0, @2
	SUB @0, @2
