5 8 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd block1.vcd -o block1.cdd -v block1.v
3 0 main main block1.v 1 22
2 1 7 20006 4 3d 2600a 0 0 1 0 2 foo
2 2 6 90009 2 1 c 0 0 a
2 3 6 90009 0 2a 20000 0 0 2 0 10a
2 4 6 90009 7 29 2100a 2 3 1 0 2
1 a 0 3 30005 1 0 102
1 b 0 4 30005 1 16 102
1 c 0 4 30008 1 16 1002
4 1 4 0
4 4 1 0
3 1 main.foo main.foo block1.v 7 10
2 5 8 80008 2 1 c 0 0 a
2 6 8 30003 0 1 400 0 0 b
2 7 8 30008 2 37 1100e 5 6
2 8 9 80008 2 1 c 0 0 a
2 9 9 70007 2 1b 2000c 8 0 1 0 1002
2 10 9 30003 0 1 400 0 0 c
2 11 9 30008 2 37 e 9 10
4 11 0 0
4 7 11 11
