`timescale 1ns/1ps

///
/// Risc-V CPU Writeback phase
///

module cpu_wb
    // Import Constants
    import consts::*;
    (
    );

endmodule
