--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml lab2_top_module.twx lab2_top_module.ncd -o
lab2_top_module.twr lab2_top_module.pcf -ucf atlys.ucf

Design file:              lab2_top_module.ncd
Physical constraint file: lab2_top_module.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
BTND        |    4.151(R)|      SLOW  |   -1.991(R)|      FAST  |CLK_BUFGP         |   0.000|
BTNL        |    3.738(R)|      SLOW  |   -2.010(R)|      FAST  |CLK_BUFGP         |   0.000|
BTNR        |    4.538(R)|      SLOW  |   -2.460(R)|      FAST  |CLK_BUFGP         |   0.000|
BTNU        |    4.043(R)|      SLOW  |   -2.038(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<0>       |    5.719(R)|      SLOW  |   -2.953(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<1>       |    6.426(R)|      SLOW  |   -3.685(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<2>       |    6.247(R)|      SLOW  |   -3.466(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<3>       |    4.415(R)|      SLOW  |   -2.300(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<4>       |    4.191(R)|      SLOW  |   -1.858(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<5>       |    4.723(R)|      SLOW  |   -2.416(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<6>       |    4.423(R)|      SLOW  |   -2.220(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LED<0>      |         9.223(R)|      SLOW  |         5.275(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<1>      |         9.273(R)|      SLOW  |         5.297(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<2>      |         9.159(R)|      SLOW  |         5.257(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<3>      |         9.425(R)|      SLOW  |         5.396(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<4>      |         9.591(R)|      SLOW  |         5.473(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<5>      |        14.222(R)|      SLOW  |         8.373(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<6>      |        11.185(R)|      SLOW  |         6.467(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<7>      |        10.601(R)|      SLOW  |         6.061(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.644|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Feb  9 16:25:27 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 437 MB



