timestamp=1558916132685

[$root]
A/$root=22|""|0|1*589892
B/$root=3*1507450

[P16C5x]
A/P16C5x=22|./src/80486dx.v|103|1*531030
B/P16C5x=3*1354590
P/~emb=1955,2913,5135,6176
R=./src/80486dx.v|103

[P16C5x_ALU]
A/P16C5x_ALU=22|./src/80486dx_alu.v|77|1*561668
B/P16C5x_ALU=3*1446477
P/~emb=485,955,1964,2291
R=./src/80486dx_alu.v|77

[P16C5x_IDec]
A/P16C5x_IDec=22|./src/80486dx_idec.v|198|1*555389
B/P16C5x_IDec=3*1420013
P/~emb=348,1498,2167,2440
R=./src/80486dx_idec.v|198

[tb_80486DX_v]
A/tb_80486DX_v=22|./src/testbench/tb_80486dx.v|68|1*591717
B/tb_80486DX_v=3*1507586
P/~emb=65,1355,1853,2441
R=./src/testbench/tb_80486dx.v|68

[~A]
LastVerilogToplevel=tb_80486DX_v
ModifyID=1708
Version=73
c:/My_Designs/ex4/ex4/src/80486dx.v_80486dx_alu.v_80486dx_idec.v_tb_80486dx.v=0*369865*378196
c:/My_Designs/ex4/ex4/src/TestBench/tb_80486DX.v=0*389652*391979
c:/My_Designs/ex4/ex4/src/TestBench/tb_MOS6502.v=0*6874*9203
c:/My_Designs/ex4/ex4/src/mos6502.v_mos6502_alu.v_mos6502_idec.v=0*0*6377
c:/My_Designs/ex4/ex4/src/mos6502.v_mos6502_alu.v_mos6502_idec.v_tb_mos6502.v=0*9684*18057

[~MFT]
0=144|0ex4.mgf|391979|114192
1=130|1ex4.mgf|591717|548358
3=130|3ex4.mgf|1507586|1387376

[~U]
$root=12|0*385591|
P16C5x=12|0*348974||0x80
P16C5x_ALU=12|0*362228||0x80
P16C5x_IDec=12|0*357990||0x80
tb_80486DX_v=12|0*385731||0x90

