5 11 141 43 *
8 /ptmp/covered/diags/verilog -t main -vcd ovl1.2.vcd -o ovl1.2.cdd -v ovl1.2.v -A ovl -D OVL_COVER_DEFAULT=15 +libext+.vlib+ -y ./ovl -I ./ovl -I ./ovl/vlog95 -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" ovl1.2.v 1 30 1
1 width 4 0 c0000 1 0 31 0 32 17 4 0 0 0 0 0
1 clock 1 3 6000a 1 0 0 0 1 17 1 1 0 1 1 0
1 reset_n 2 4 7000a 1 0 0 0 1 17 0 1 0 1 0 0
1 a 3 5 7000a 1 0 3 0 4 17 0 f 0 0 1 0
3 0 clock_gen "main.clkgen" ovl1.2.v 33 42 1
2 1 37 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u1
1 clock 5 34 83000d 1 0 0 0 1 17 0 1 0 1 1 0
4 1 1 0 0
3 1 clock_gen.$u1 "main.clkgen.$u1" ovl1.2.v 0 40 1
2 2 38 100013 1 0 21004 0 0 1 16 0 0
2 3 38 8000c 0 1 1410 0 0 1 1 clock
2 4 38 80013 1 37 16 2 3
2 5 39 110011 1 0 1008 0 0 32 48 1 0
2 6 39 100011 55 2c 900a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 39 1c0020 2a 1 101c 0 0 1 1 clock
2 8 39 1b001b 2a 1b 102c 7 0 1 18 0 1 1 1 0 0
2 9 39 130017 0 1 1410 0 0 1 1 clock
2 10 39 130020 2a 37 3e 8 9
4 10 6 6 6
4 6 0 10 0
4 4 11 6 6
3 0 assert_zero_one_hot "main.foo" ./ovl/assert_zero_one_hot.vlib 6 35 1
2 11 8 180018 1 0 1004 0 0 32 48 0 0
2 12 8 a0014 0 1 1410 0 0 32 33 error_count
2 13 8 a0018 1 37 16 11 12
2 14 9 180018 1 0 1004 0 0 32 48 0 0
2 15 9 a0014 0 1 1410 0 0 32 33 cover_count
2 16 9 a0018 1 37 16 14 15
2 17 9 530056 1 0 21008 0 0 1 16 1 0
2 18 9 4c004f 1 0 21004 0 0 1 16 0 0
2 19 9 4a004a 1 0 1008 0 0 32 48 1 0
2 20 9 440048 1 32 1008 0 0 32 1 width
2 21 9 44004a 1 7 1208 19 20 32 18 0 ffffffff fffffffa 1 4 0
2 22 9 430051 1 25 1104 18 21 3 18 0 7 7 0 0 0
2 23 9 430056 1 31 1088 17 22 4 18 0 f e 1 0 0
2 24 9 420057 1 26 1008 23 0 4 18 0 f e 1 0 0
2 25 9 27002f 2 1 100c 0 0 4 1 test_expr
2 26 9 270057 3 7 128c 24 25 4 18 0 f e 1 0 1
2 27 9 150021 0 1 1410 0 0 4 1 dec_test_expr
2 28 9 150057 3 36 e 26 27
2 29 10 4c004f 1 0 21004 0 0 1 16 0 0
2 30 10 46004a 1 32 1008 0 0 32 1 width
2 31 10 450051 1 25 1104 29 30 4 18 0 f f 0 0 0
2 32 10 33003f 2 1 100c 0 0 4 1 dec_test_expr
2 33 10 27002f 2 1 100c 0 0 4 1 test_expr
2 34 10 27003f 2 8 1184 32 33 4 18 0 f f f 0 0
2 35 10 260051 3 11 1048 31 34 1 18 0 1 0 1 0 0
2 36 10 150021 0 1 1410 0 0 1 1 zoh_test_expr
2 37 10 150052 2 36 a 35 36
2 38 11 4c004f 1 0 21004 0 0 1 16 0 0
2 39 11 46004a 1 32 1008 0 0 32 1 width
2 40 11 450051 1 25 1104 38 39 4 18 0 f f 0 0 0
2 41 11 37003f 2 1 100c 0 0 4 1 test_expr
2 42 11 27002f 2 1 100c 0 0 4 1 test_expr
2 43 11 27003f 2 2 1244 41 42 4 18 0 f f 0 0 1
2 44 11 260051 3 11 1048 40 43 1 18 0 1 0 1 0 0
2 45 11 130021 0 1 1410 0 0 1 1 valid_test_expr
2 46 11 130052 2 36 a 44 45
2 47 78 140016 2a 1 100c 0 0 1 1 clk
2 48 78 c0016 40 27 100a 47 0 1 18 0 1 0 0 0 0
2 49 78 19001d 15 3d 5002 0 0 1 18 0 1 0 0 0 0 $u23
2 50 93 140016 2a 1 100c 0 0 1 1 clk
2 51 93 c0016 40 27 100a 50 0 1 18 0 1 0 0 0 0
2 52 93 19001d 15 3d 5002 0 0 1 18 0 1 0 0 0 0 $u27
2 53 110 440051 2 1 100c 0 0 4 1 prev_test_expr
2 54 110 37003f 2 1 100c 0 0 4 1 test_expr
2 55 110 370051 4 15 12cc 53 54 1 18 0 1 1 1 0 0
2 56 110 300030 1 0 1004 0 0 32 48 0 0
2 57 110 1a002c 1 32 1008 0 0 32 1 OVL_COVER_SANITY_ON
2 58 110 1a0030 1 e 1108 56 57 1 18 0 1 0 1 0 0
2 59 110 190052 5 18 130c 55 58 1 18 0 1 0 1 1 0
2 60 110 90014 0 1 1410 0 0 1 1 fire_cover_1
2 61 110 90053 4 35 e 59 60
2 62 111 720086 2 1 100c 0 0 4 1 prev_one_hots_checked
2 63 111 5e006d 2 1 100c 0 0 4 1 one_hots_checked
2 64 111 5e0086 3 15 134c 62 63 1 18 0 1 1 1 0 0
2 65 111 520055 1 0 21008 0 0 1 16 1 0
2 66 111 4c0050 1 32 1008 0 0 32 1 width
2 67 111 4b0057 1 25 1208 65 66 4 18 0 f 0 f 0 0
2 68 111 370046 2 1 100c 0 0 4 1 one_hots_checked
2 69 111 370057 3 11 1284 67 68 1 18 0 1 1 0 0 0
2 70 111 300030 1 0 1004 0 0 32 48 0 0
2 71 111 1a002c 1 32 1008 0 0 32 1 OVL_COVER_CORNER_ON
2 72 111 1a0030 1 e 1108 70 71 1 18 0 1 0 1 0 0
2 73 111 190058 3 18 1104 69 72 1 18 0 1 0 1 0 0
2 74 111 190087 4 18 10c4 64 73 1 18 0 1 1 1 0 0
2 75 111 90014 0 1 1410 0 0 1 1 fire_cover_2
2 76 111 90088 2 35 6 74 75
2 77 112 700073 1 0 21004 0 0 1 16 0 0
2 78 112 6a006e 1 32 1008 0 0 32 1 width
2 79 112 690075 1 25 1104 77 78 4 18 0 f f 0 0 0
2 80 112 570064 2 1 100c 0 0 4 1 prev_test_expr
2 81 112 570075 3 15 114c 79 80 1 18 0 1 1 1 0 0
2 82 112 4b004e 1 0 21004 0 0 1 16 0 0
2 83 112 450049 1 32 1008 0 0 32 1 width
2 84 112 440050 1 25 1104 82 83 4 18 0 f f 0 0 0
2 85 112 37003f 2 1 100c 0 0 4 1 test_expr
2 86 112 370050 3 11 114c 84 85 1 18 0 1 1 1 0 0
2 87 112 300030 1 0 1004 0 0 32 48 0 0
2 88 112 1a002c 1 32 1008 0 0 32 1 OVL_COVER_CORNER_ON
2 89 112 1a0030 1 e 1108 87 88 1 18 0 1 0 1 0 0
2 90 112 190051 3 18 130c 86 89 1 18 0 1 0 1 1 0
2 91 112 190076 5 18 138c 81 90 1 18 0 1 1 1 1 0
2 92 112 90014 0 1 1410 0 0 1 1 fire_cover_3
2 93 112 90077 4 35 e 91 92
1 severity_level 20 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
1 width 21 0 c0000 1 0 31 0 32 17 4 0 0 0 0 0
1 property_type 22 0 c0000 1 0 31 0 32 17 0 0 0 0 0 0
1 msg 23 0 c0000 1 0 31 0 72 17 54494f4e 0 0 0 0 0 494f4c41 0 0 0 0 0 56 0 0 0 0 0
1 coverage_level 24 0 c0000 1 0 31 0 32 17 f 0 0 0 0 0
1 assert_name 25 0 c0000 1 0 31 0 152 17 5f484f54 0 0 0 0 0 5f4f4e45 0 0 0 0 0 5a45524f 0 0 0 0 0 4552545f 0 0 0 0 0 415353 0 0 0 0 0
1 OVL_COVER_SANITY_ON 26 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
1 OVL_COVER_BASIC_ON 27 0 c0000 1 0 31 0 32 17 2 0 0 0 0 0
1 OVL_COVER_CORNER_ON 28 0 c0000 1 0 31 0 32 17 4 0 0 0 0 0
1 OVL_COVER_STATISTIC_ON 29 0 c0000 1 0 31 0 32 17 8 0 0 0 0 0
1 clk 6 14 14 1 0 0 0 1 17 1 1 0 1 1 0
1 reset_n 7 14 19 1 0 0 0 1 17 1 1 0 1 0 0
1 test_expr 8 15 14 1 0 3 0 4 17 f f 0 0 1 0
1 error_count 9 6 7000a 1 0 31 0 32 49 0 ffffffff 0 0 0 0
1 cover_count 10 7 7000a 1 0 31 0 32 49 0 ffffffff 0 2 0 0
1 dec_test_expr 11 9 60015 1 0 3 0 4 17 f f 0 f 0 0
1 zoh_test_expr 12 10 60015 1 0 0 0 1 17 1 1 0 0 0 0
1 valid_test_expr 13 11 60013 1 0 0 0 1 17 1 1 0 0 0 0
1 one_hots_checked 14 75 70017 1 0 3 0 4 17 0 f 0 1 0 0
1 prev_one_hots_checked 15 76 70012 1 0 3 0 4 17 0 f 0 1 0 0
1 prev_test_expr 16 77 70012 1 0 3 0 4 17 0 f 0 0 1 0
1 fire_cover_1 17 92 60007 1 0 0 0 1 17 1 1 0 1 1 0
1 fire_cover_2 18 92 60015 1 0 0 0 1 17 1 1 0 0 0 0
1 fire_cover_3 19 92 60023 1 0 0 0 1 17 1 1 0 1 1 0
4 13 1 0 0
4 16 1 0 0
4 28 f 28 28
4 37 f 37 37
4 46 f 46 46
4 49 6 48 0
4 48 1 49 0
4 52 6 51 0
4 51 1 52 0
4 61 f 61 61
4 76 f 76 76
4 93 f 93 93
3 3 assert_zero_one_hot.ovl_cover_t "main.foo.ovl_cover_t" std_ovl_task.h 117 135 1
2 94 119 20006 2 3d 5002 0 0 1 18 0 1 0 0 0 0 $u19
1 cvr_msg 30 118 800016 1 0 1023 0 1024 17 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 4100812 c0004 0 ffffffff ffffffff 0 c201c12 12132000 0 ffffffff ffffffff 0 20120701 f052010 0 ffffffff ffffffff 0 1a0408 201204 0 ffffffff ffffffff 0 746573 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0
4 94 11 0 0
3 1 assert_zero_one_hot.ovl_cover_t.$u19 "main.foo.ovl_cover_t.$u19" std_ovl_task.h 0 134 1
2 95 122 210021 1 0 1008 0 0 32 48 1 0
2 96 122 13001d 1 1 1014 0 0 32 33 cover_count
2 97 122 130021 1 6 1098 95 96 32 50 0 ffffffff fffffffe 1 0 0
2 98 122 5000f 0 1 1410 0 0 32 33 cover_count
2 99 122 50021 2 37 3a 97 98
2 100 126 1d001e 1 0 1008 0 0 32 48 f 0
2 101 126 c0019 1 32 1008 0 0 32 1 coverage_level
2 102 126 c001e 1 e 1204 100 101 1 18 0 1 1 0 0 0
2 103 126 8001f 2 39 6 102 0
2 104 0 0 2 4e 1002 0 0 1 18 0 1 0 0 0 0
2 105 0 0 0 4e 1002 0 0 1 18 0 1 0 0 0 0
4 104 0 0 0
4 105 0 0 0
4 103 0 105 104
4 99 11 103 103
3 2 assert_zero_one_hot.ovl_fire_2state_f "main.foo.ovl_fire_2state_f" std_ovl_task.h 157 170 1
2 106 160 20006 0 3d 5802 0 0 1 18 0 1 0 0 0 0 $u20
1 ovl_fire_2state_f 31 157 9000b 1 0 0 0 1 17 1 1 0 0 0 0
1 property_type 32 158 c 1 0 31 0 32 17 ffffffff ffffffff 0 0 0 0
4 106 11 0 0
3 1 assert_zero_one_hot.ovl_fire_2state_f.$u20 "main.foo.ovl_fire_2state_f.$u20" std_ovl_task.h 0 169 1
2 107 163 60006 0 0 1810 0 0 32 48 1 0
2 108 162 60006 0 0 1810 0 0 32 48 0 0
2 109 162 60006 0 31 1830 107 108 64 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0
2 110 161 a0016 0 32 1812 0 0 32 1 property_type
2 111 162 0 0 2d 1822 109 110 1 18 0 1 0 0 0 0
2 112 165 60006 0 0 1810 0 0 32 48 4 0
2 113 164 60006 0 0 1810 0 0 32 48 3 0
2 114 164 60006 0 31 1830 112 113 64 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0
2 115 164 0 0 2d 1822 114 110 1 18 0 1 0 0 0 0
2 116 166 60006 0 0 1810 0 0 32 48 2 0
2 117 166 0 0 2d 1822 116 110 1 18 0 1 0 0 0 0
2 118 167 0 0 30 1802 0 0 1 18 0 1 0 0 0 0
2 119 167 2f0032 0 0 21810 0 0 1 16 0 0
2 120 167 1b002b 0 1 1c10 0 0 1 1 ovl_fire_2state_f
2 121 167 1b0032 0 37 832 119 120
2 122 166 250028 0 0 21810 0 0 1 16 0 0
2 123 166 110021 0 1 1c10 0 0 1 1 ovl_fire_2state_f
2 124 166 110028 0 37 832 122 123
2 125 165 1e0021 0 0 21810 0 0 1 16 1 0
2 126 165 a001a 0 1 1c10 0 0 1 1 ovl_fire_2state_f
2 127 165 a0021 0 37 832 125 126
2 128 163 250028 0 0 21810 0 0 1 16 1 0
2 129 163 110021 0 1 1c10 0 0 1 1 ovl_fire_2state_f
2 130 163 110028 0 37 832 128 129
4 121 0 0 0
4 118 0 121 0
4 124 0 0 0
4 117 0 124 118
4 127 0 0 0
4 115 0 127 117
4 130 0 0 0
4 111 11 130 115
3 2 assert_zero_one_hot.ovl_fire_xcheck_f "main.foo.ovl_fire_xcheck_f" std_ovl_task.h 173 191 1
2 131 176 20006 0 3d 5802 0 0 1 18 0 1 0 0 0 0 $u21
1 ovl_fire_xcheck_f 33 173 9000b 1 0 0 0 1 17 1 1 0 0 0 0
1 property_type 34 174 c 1 0 31 0 32 17 ffffffff ffffffff 0 0 0 0
4 131 11 0 0
3 1 assert_zero_one_hot.ovl_fire_xcheck_f.$u21 "main.foo.ovl_fire_xcheck_f.$u21" std_ovl_task.h 0 190 1
2 132 183 60006 0 0 1810 0 0 32 48 1 0
2 133 182 60006 0 0 1810 0 0 32 48 0 0
2 134 182 60006 0 31 1830 132 133 64 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0
2 135 181 a0016 0 32 1812 0 0 32 1 property_type
2 136 182 0 0 2d 1822 134 135 1 18 0 1 0 0 0 0
2 137 185 60006 0 0 1810 0 0 32 48 4 0
2 138 184 60006 0 0 1810 0 0 32 48 3 0
2 139 184 60006 0 31 1830 137 138 64 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0
2 140 184 0 0 2d 1822 139 135 1 18 0 1 0 0 0 0
2 141 186 60006 0 0 1810 0 0 32 48 2 0
2 142 186 0 0 2d 1822 141 135 1 18 0 1 0 0 0 0
2 143 187 0 0 30 1802 0 0 1 18 0 1 0 0 0 0
2 144 187 2f0032 0 0 21810 0 0 1 16 0 0
2 145 187 1b002b 0 1 1c10 0 0 1 1 ovl_fire_xcheck_f
2 146 187 1b0032 0 37 832 144 145
2 147 186 250028 0 0 21810 0 0 1 16 0 0
2 148 186 110021 0 1 1c10 0 0 1 1 ovl_fire_xcheck_f
2 149 186 110028 0 37 832 147 148
2 150 185 1e0021 0 0 21810 0 0 1 16 0 0
2 151 185 a001a 0 1 1c10 0 0 1 1 ovl_fire_xcheck_f
2 152 185 a0021 0 37 832 150 151
2 153 183 250028 0 0 21810 0 0 1 16 1 0
2 154 183 110021 0 1 1c10 0 0 1 1 ovl_fire_xcheck_f
2 155 183 110028 0 37 832 153 154
4 146 0 0 0
4 143 0 146 0
4 149 0 0 0
4 142 0 149 143
4 152 0 0 0
4 140 0 152 142
4 155 0 0 0
4 136 11 155 140
3 2 assert_zero_one_hot.ovl_fire_cover_f "main.foo.ovl_fire_cover_f" std_ovl_task.h 193 208 1
2 156 196 20006 0 3d 5802 0 0 1 18 0 1 0 0 0 0 $u22
1 ovl_fire_cover_f 35 193 9000b 1 0 0 0 1 17 1 1 0 0 0 0
1 coverage_level 36 194 c 1 0 31 0 32 17 ffffffff ffffffff 0 0 0 0
4 156 11 0 0
3 1 assert_zero_one_hot.ovl_fire_cover_f.$u22 "main.foo.ovl_fire_cover_f.$u22" std_ovl_task.h 0 207 1
2 157 197 17001a 0 0 21810 0 0 1 16 0 0
2 158 197 40013 0 1 1c10 0 0 1 1 ovl_fire_cover_f
2 159 197 4001a 0 37 832 157 158
2 160 203 60007 0 0 1810 0 0 32 48 f 0
2 161 202 60006 0 0 1810 0 0 32 48 8 0
2 162 201 60006 0 0 1810 0 0 32 48 4 0
2 163 200 60006 0 0 1810 0 0 32 48 2 0
2 164 199 60006 0 0 1810 0 0 32 48 1 0
2 165 199 60006 0 31 1830 163 164 64 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0
2 166 199 60006 0 31 1830 162 165 96 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0
2 167 199 60006 0 31 1830 161 166 128 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0
2 168 199 60007 0 31 1830 160 167 160 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0
2 169 198 a0017 0 32 1812 0 0 32 1 coverage_level
2 170 199 0 0 2d 1822 168 169 1 18 0 1 0 0 0 0
2 171 204 60006 0 0 1810 0 0 32 48 0 0
2 172 204 0 0 2d 1822 171 169 1 18 0 1 0 0 0 0
2 173 205 0 0 30 1802 0 0 1 18 0 1 0 0 0 0
2 174 205 2e0031 0 0 21810 0 0 1 16 0 0
2 175 205 1b002a 0 1 1c10 0 0 1 1 ovl_fire_cover_f
2 176 205 1b0031 0 37 832 174 175
2 177 204 200023 0 0 21810 0 0 1 16 0 0
2 178 204 d001c 0 1 1c10 0 0 1 1 ovl_fire_cover_f
2 179 204 d0023 0 37 832 177 178
2 180 203 220025 0 0 21810 0 0 1 16 1 0
2 181 203 f001e 0 1 1c10 0 0 1 1 ovl_fire_cover_f
2 182 203 f0025 0 37 832 180 181
4 176 0 0 0
4 173 0 176 0
4 179 0 0 0
4 172 0 179 173
4 182 0 0 0
4 170 0 182 172
4 159 11 170 170
3 1 assert_zero_one_hot.$u23 "main.foo.$u23" ./vlog95/assert_zero_one_hot_logic.v 0 90 1
2 183 79 16001e 2 1 100c 0 0 4 1 test_expr
2 184 79 40011 0 1 1410 0 0 4 1 prev_test_expr
2 185 79 4001e 15 38 e 183 184
2 186 80 130016 1 0 21004 0 0 1 16 0 0
2 187 80 8000e 2 1 100c 0 0 1 1 reset_n
2 188 80 80016 2 11 114c 186 187 1 18 0 1 1 1 0 0
2 189 80 40017 15 39 e 188 0
2 190 84 9000d 10 3d 5002 0 0 1 18 0 1 0 0 0 0 $u25
2 191 80 19001d 5 3d 5002 0 0 1 18 0 1 0 0 0 0 $u24
4 190 0 0 0
4 191 0 0 0
4 189 0 191 190
4 185 11 189 189
3 1 assert_zero_one_hot.$u23.$u24 "main.foo.$u23.$u24" ./vlog95/assert_zero_one_hot_logic.v 0 83 1
2 192 81 260029 1 0 21004 0 0 1 16 0 0
2 193 81 200024 1 32 1008 0 0 32 1 width
2 194 81 1f002b 1 25 1104 192 193 4 18 0 f f 0 0 0
2 195 81 b001a 0 1 1410 0 0 4 1 one_hots_checked
2 196 81 b002b 5 38 16 194 195
2 197 82 260029 1 0 21004 0 0 1 16 0 0
2 198 82 200024 1 32 1008 0 0 32 1 width
2 199 82 1f002b 1 25 1104 197 198 4 18 0 f f 0 0 0
2 200 82 6001a 0 1 1410 0 0 4 1 prev_one_hots_checked
2 201 82 6002b 5 38 16 199 200
4 201 0 0 0
4 196 11 201 201
3 1 assert_zero_one_hot.$u23.$u25 "main.foo.$u23.$u25" ./vlog95/assert_zero_one_hot_logic.v 0 89 1
2 202 85 1d0029 1 1 1008 0 0 1 1 zoh_test_expr
2 203 85 a0018 1 1 1008 0 0 1 1 valid_test_expr
2 204 85 a0029 1 18 1208 202 203 1 18 0 1 0 0 1 0
2 205 85 6002a 10 39 a 204 0
2 206 88 1f002e 1 1 1008 0 0 4 1 one_hots_checked
2 207 88 6001a 0 1 1410 0 0 4 1 prev_one_hots_checked
2 208 88 6002e 10 38 a 206 207
2 209 85 2c0030 10 3d 5002 0 0 1 18 0 1 0 0 0 0 $u26
4 208 0 0 0
4 209 6 208 0
4 205 11 209 208
3 1 assert_zero_one_hot.$u23.$u25.$u26 "main.foo.$u23.$u25.$u26" ./vlog95/assert_zero_one_hot_logic.v 0 87 1
2 210 86 2f0037 2 1 100c 0 0 4 1 test_expr
2 211 86 1c002b 1 1 1008 0 0 4 1 one_hots_checked
2 212 86 1c0037 2 9 1308 210 211 4 18 0 f 1 1 e 0
2 213 86 80017 0 1 1410 0 0 4 1 one_hots_checked
2 214 86 80037 10 38 a 212 213
4 214 11 0 0
3 1 assert_zero_one_hot.$u27 "main.foo.$u27" ./vlog95/assert_zero_one_hot_logic.v 0 108 1
2 215 94 130016 1 0 21004 0 0 1 16 0 0
2 216 94 8000e 2 1 100c 0 0 1 1 reset_n
2 217 94 80016 2 11 114c 215 216 1 18 0 1 1 1 0 0
2 218 94 40017 15 39 e 217 0
2 219 97 9000d 10 3d 5002 0 0 1 18 0 1 0 0 0 0 $u29
2 220 94 19001d 5 4e 1002 0 0 1 18 0 1 0 0 0 0
4 219 0 0 0
4 220 0 0 0
4 218 11 220 219
3 1 assert_zero_one_hot.$u27.$u29 "main.foo.$u27.$u29" ./vlog95/assert_zero_one_hot_logic.v 0 107 1
2 221 98 a0015 3 1 100c 0 0 1 1 fire_cover_1
2 222 98 60016 10 39 e 221 0
2 223 101 a0015 1 1 1004 0 0 1 1 fire_cover_2
2 224 101 60016 10 39 6 223 0
2 225 104 a0015 3 1 100c 0 0 1 1 fire_cover_3
2 226 104 60016 10 39 e 225 0
2 227 104 18001c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u32
2 228 101 18001c 0 3d 5002 0 0 1 18 0 1 0 0 0 0 $u31
2 229 98 18001c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u30
4 227 0 0 0
4 226 0 227 0
4 228 6 226 0
4 224 0 228 226
4 229 6 224 0
4 222 11 229 224
3 1 assert_zero_one_hot.$u27.$u29.$u30 "main.foo.$u27.$u29.$u30" ./vlog95/assert_zero_one_hot_logic.v 0 100 1
2 230 99 14002d 1 0 81008 0 0 192 16 65726564 0 20636f76 0 616e6765 0 725f6368 0 5f657870 0 74657374 0
2 231 99 14002d 1 47 8 230 0 ovl_cover_t.cvr_msg
2 232 99 8002f 1 3b 5002 0 231 1024 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 ovl_cover_t
4 232 11 0 0
3 1 assert_zero_one_hot.$u27.$u29.$u31 "main.foo.$u27.$u29.$u31" ./vlog95/assert_zero_one_hot_logic.v 0 103 1
2 233 102 140031 0 0 81010 0 0 224 16 65726564 0 20636f76 0 636b6564 0 5f636865 0 686f7473 0 6f6e655f 0 616c6c5f 0
2 234 102 140031 0 47 20 233 0 ovl_cover_t.cvr_msg
2 235 102 80033 0 3b 5012 0 234 1024 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 ovl_cover_t
4 235 11 0 0
3 1 assert_zero_one_hot.$u27.$u29.$u32 "main.foo.$u27.$u29.$u32" ./vlog95/assert_zero_one_hot_logic.v 0 106 1
2 236 105 140030 1 0 81008 0 0 216 16 65726564 0 20636f76 0 65726f73 0 6c6c5f7a 0 70725f61 0 745f6578 0 746573 0
2 237 105 140030 1 47 8 236 0 ovl_cover_t.cvr_msg
2 238 105 80032 1 3b 5002 0 237 1024 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 ovl_cover_t
4 238 11 0 0
3 1 main.$u0 "main.$u0" ovl1.2.v 0 28 1
