{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1395150643851 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1395150643851 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 18 14:50:43 2014 " "Processing started: Tue Mar 18 14:50:43 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1395150643851 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1395150643851 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GSensor -c GSensor " "Command: quartus_map --read_settings_files=on --write_settings_files=off GSensor -c GSensor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1395150643852 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1395150644505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reset_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset_delay-translated " "Found design unit 1: reset_delay-translated" {  } { { "reset_delay.vhd" "" { Text "D:/Dropbox/University/Assistant/VHDL/Laboratoire/Sources FPGA/GSensor/reset_delay.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395150646521 ""} { "Info" "ISGN_ENTITY_NAME" "1 reset_delay " "Found entity 1: reset_delay" {  } { { "reset_delay.vhd" "" { Text "D:/Dropbox/University/Assistant/VHDL/Laboratoire/Sources FPGA/GSensor/reset_delay.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395150646521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395150646521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spipll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spipll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spipll-SYN " "Found design unit 1: spipll-SYN" {  } { { "spipll.vhd" "" { Text "D:/Dropbox/University/Assistant/VHDL/Laboratoire/Sources FPGA/GSensor/spipll.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395150646528 ""} { "Info" "ISGN_ENTITY_NAME" "1 spipll " "Found entity 1: spipll" {  } { { "spipll.vhd" "" { Text "D:/Dropbox/University/Assistant/VHDL/Laboratoire/Sources FPGA/GSensor/spipll.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395150646528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395150646528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_ee_config.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_ee_config.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_ee_config-translated " "Found design unit 1: spi_ee_config-translated" {  } { { "spi_ee_config.vhd" "" { Text "D:/Dropbox/University/Assistant/VHDL/Laboratoire/Sources FPGA/GSensor/spi_ee_config.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395150646538 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_ee_config " "Found entity 1: spi_ee_config" {  } { { "spi_ee_config.vhd" "" { Text "D:/Dropbox/University/Assistant/VHDL/Laboratoire/Sources FPGA/GSensor/spi_ee_config.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395150646538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395150646538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_driver-translated " "Found design unit 1: led_driver-translated" {  } { { "led_driver.vhd" "" { Text "D:/Dropbox/University/Assistant/VHDL/Laboratoire/Sources FPGA/GSensor/led_driver.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395150646545 ""} { "Info" "ISGN_ENTITY_NAME" "1 led_driver " "Found entity 1: led_driver" {  } { { "led_driver.vhd" "" { Text "D:/Dropbox/University/Assistant/VHDL/Laboratoire/Sources FPGA/GSensor/led_driver.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395150646545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395150646545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_controller-translated " "Found design unit 1: spi_controller-translated" {  } { { "spi_controller.vhd" "" { Text "D:/Dropbox/University/Assistant/VHDL/Laboratoire/Sources FPGA/GSensor/spi_controller.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395150646552 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_controller " "Found entity 1: spi_controller" {  } { { "spi_controller.vhd" "" { Text "D:/Dropbox/University/Assistant/VHDL/Laboratoire/Sources FPGA/GSensor/spi_controller.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395150646552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395150646552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gsensor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gsensor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gsensor-synth " "Found design unit 1: Gsensor-synth" {  } { { "Gsensor.vhd" "" { Text "D:/Dropbox/University/Assistant/VHDL/Laboratoire/Sources FPGA/GSensor/Gsensor.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395150646556 ""} { "Info" "ISGN_ENTITY_NAME" "1 Gsensor " "Found entity 1: Gsensor" {  } { { "Gsensor.vhd" "" { Text "D:/Dropbox/University/Assistant/VHDL/Laboratoire/Sources FPGA/GSensor/Gsensor.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395150646556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395150646556 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "oDATA_Lx Gsensor.vhd(65) " "VHDL Association List error at Gsensor.vhd(65): formal \"oDATA_Lx\" does not exist" {  } { { "Gsensor.vhd" "" { Text "D:/Dropbox/University/Assistant/VHDL/Laboratoire/Sources FPGA/GSensor/Gsensor.vhd" 65 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Quartus II" 0 -1 1395150646564 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "511 " "Peak virtual memory: 511 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1395150646871 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 18 14:50:46 2014 " "Processing ended: Tue Mar 18 14:50:46 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1395150646871 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1395150646871 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1395150646871 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1395150646871 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1395150647628 ""}
