
gigaczujnik.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008a9c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000055c  08008b60  08008b60  00018b60  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080090bc  080090bc  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  080090bc  080090bc  000190bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080090c4  080090c4  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080090c4  080090c4  000190c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080090c8  080090c8  000190c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  080090cc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000178  200001dc  080092a8  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000354  080092a8  00020354  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cec3  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e74  00000000  00000000  0002d0c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bd8  00000000  00000000  0002ef40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000af0  00000000  00000000  0002fb18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000162c0  00000000  00000000  00030608  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e36a  00000000  00000000  000468c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086013  00000000  00000000  00054c32  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000dac45  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003bb4  00000000  00000000  000dac98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001dc 	.word	0x200001dc
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08008b44 	.word	0x08008b44

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001e0 	.word	0x200001e0
 8000104:	08008b44 	.word	0x08008b44

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	; 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	; 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			; (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f001 f981 	bl	8001744 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f001 f8d1 	bl	80015f4 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 f973 	bl	8001744 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 f969 	bl	8001744 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 f8f9 	bl	8001678 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 f8ef 	bl	8001678 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <__aeabi_uldivmod>:
 80004a8:	2b00      	cmp	r3, #0
 80004aa:	d111      	bne.n	80004d0 <__aeabi_uldivmod+0x28>
 80004ac:	2a00      	cmp	r2, #0
 80004ae:	d10f      	bne.n	80004d0 <__aeabi_uldivmod+0x28>
 80004b0:	2900      	cmp	r1, #0
 80004b2:	d100      	bne.n	80004b6 <__aeabi_uldivmod+0xe>
 80004b4:	2800      	cmp	r0, #0
 80004b6:	d002      	beq.n	80004be <__aeabi_uldivmod+0x16>
 80004b8:	2100      	movs	r1, #0
 80004ba:	43c9      	mvns	r1, r1
 80004bc:	0008      	movs	r0, r1
 80004be:	b407      	push	{r0, r1, r2}
 80004c0:	4802      	ldr	r0, [pc, #8]	; (80004cc <__aeabi_uldivmod+0x24>)
 80004c2:	a102      	add	r1, pc, #8	; (adr r1, 80004cc <__aeabi_uldivmod+0x24>)
 80004c4:	1840      	adds	r0, r0, r1
 80004c6:	9002      	str	r0, [sp, #8]
 80004c8:	bd03      	pop	{r0, r1, pc}
 80004ca:	46c0      	nop			; (mov r8, r8)
 80004cc:	ffffff5d 	.word	0xffffff5d
 80004d0:	b403      	push	{r0, r1}
 80004d2:	4668      	mov	r0, sp
 80004d4:	b501      	push	{r0, lr}
 80004d6:	9802      	ldr	r0, [sp, #8]
 80004d8:	f000 f834 	bl	8000544 <__udivmoddi4>
 80004dc:	9b01      	ldr	r3, [sp, #4]
 80004de:	469e      	mov	lr, r3
 80004e0:	b002      	add	sp, #8
 80004e2:	bc0c      	pop	{r2, r3}
 80004e4:	4770      	bx	lr
 80004e6:	46c0      	nop			; (mov r8, r8)

080004e8 <__aeabi_lmul>:
 80004e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004ea:	46ce      	mov	lr, r9
 80004ec:	4647      	mov	r7, r8
 80004ee:	b580      	push	{r7, lr}
 80004f0:	0007      	movs	r7, r0
 80004f2:	4699      	mov	r9, r3
 80004f4:	0c3b      	lsrs	r3, r7, #16
 80004f6:	469c      	mov	ip, r3
 80004f8:	0413      	lsls	r3, r2, #16
 80004fa:	0c1b      	lsrs	r3, r3, #16
 80004fc:	001d      	movs	r5, r3
 80004fe:	000e      	movs	r6, r1
 8000500:	4661      	mov	r1, ip
 8000502:	0400      	lsls	r0, r0, #16
 8000504:	0c14      	lsrs	r4, r2, #16
 8000506:	0c00      	lsrs	r0, r0, #16
 8000508:	4345      	muls	r5, r0
 800050a:	434b      	muls	r3, r1
 800050c:	4360      	muls	r0, r4
 800050e:	4361      	muls	r1, r4
 8000510:	18c0      	adds	r0, r0, r3
 8000512:	0c2c      	lsrs	r4, r5, #16
 8000514:	1820      	adds	r0, r4, r0
 8000516:	468c      	mov	ip, r1
 8000518:	4283      	cmp	r3, r0
 800051a:	d903      	bls.n	8000524 <__aeabi_lmul+0x3c>
 800051c:	2380      	movs	r3, #128	; 0x80
 800051e:	025b      	lsls	r3, r3, #9
 8000520:	4698      	mov	r8, r3
 8000522:	44c4      	add	ip, r8
 8000524:	4649      	mov	r1, r9
 8000526:	4379      	muls	r1, r7
 8000528:	4372      	muls	r2, r6
 800052a:	0c03      	lsrs	r3, r0, #16
 800052c:	4463      	add	r3, ip
 800052e:	042d      	lsls	r5, r5, #16
 8000530:	0c2d      	lsrs	r5, r5, #16
 8000532:	18c9      	adds	r1, r1, r3
 8000534:	0400      	lsls	r0, r0, #16
 8000536:	1940      	adds	r0, r0, r5
 8000538:	1889      	adds	r1, r1, r2
 800053a:	bcc0      	pop	{r6, r7}
 800053c:	46b9      	mov	r9, r7
 800053e:	46b0      	mov	r8, r6
 8000540:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000542:	46c0      	nop			; (mov r8, r8)

08000544 <__udivmoddi4>:
 8000544:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000546:	4657      	mov	r7, sl
 8000548:	464e      	mov	r6, r9
 800054a:	4645      	mov	r5, r8
 800054c:	46de      	mov	lr, fp
 800054e:	b5e0      	push	{r5, r6, r7, lr}
 8000550:	0004      	movs	r4, r0
 8000552:	000d      	movs	r5, r1
 8000554:	4692      	mov	sl, r2
 8000556:	4699      	mov	r9, r3
 8000558:	b083      	sub	sp, #12
 800055a:	428b      	cmp	r3, r1
 800055c:	d830      	bhi.n	80005c0 <__udivmoddi4+0x7c>
 800055e:	d02d      	beq.n	80005bc <__udivmoddi4+0x78>
 8000560:	4649      	mov	r1, r9
 8000562:	4650      	mov	r0, sl
 8000564:	f002 f860 	bl	8002628 <__clzdi2>
 8000568:	0029      	movs	r1, r5
 800056a:	0006      	movs	r6, r0
 800056c:	0020      	movs	r0, r4
 800056e:	f002 f85b 	bl	8002628 <__clzdi2>
 8000572:	1a33      	subs	r3, r6, r0
 8000574:	4698      	mov	r8, r3
 8000576:	3b20      	subs	r3, #32
 8000578:	469b      	mov	fp, r3
 800057a:	d433      	bmi.n	80005e4 <__udivmoddi4+0xa0>
 800057c:	465a      	mov	r2, fp
 800057e:	4653      	mov	r3, sl
 8000580:	4093      	lsls	r3, r2
 8000582:	4642      	mov	r2, r8
 8000584:	001f      	movs	r7, r3
 8000586:	4653      	mov	r3, sl
 8000588:	4093      	lsls	r3, r2
 800058a:	001e      	movs	r6, r3
 800058c:	42af      	cmp	r7, r5
 800058e:	d83a      	bhi.n	8000606 <__udivmoddi4+0xc2>
 8000590:	42af      	cmp	r7, r5
 8000592:	d100      	bne.n	8000596 <__udivmoddi4+0x52>
 8000594:	e078      	b.n	8000688 <__udivmoddi4+0x144>
 8000596:	465b      	mov	r3, fp
 8000598:	1ba4      	subs	r4, r4, r6
 800059a:	41bd      	sbcs	r5, r7
 800059c:	2b00      	cmp	r3, #0
 800059e:	da00      	bge.n	80005a2 <__udivmoddi4+0x5e>
 80005a0:	e075      	b.n	800068e <__udivmoddi4+0x14a>
 80005a2:	2200      	movs	r2, #0
 80005a4:	2300      	movs	r3, #0
 80005a6:	9200      	str	r2, [sp, #0]
 80005a8:	9301      	str	r3, [sp, #4]
 80005aa:	2301      	movs	r3, #1
 80005ac:	465a      	mov	r2, fp
 80005ae:	4093      	lsls	r3, r2
 80005b0:	9301      	str	r3, [sp, #4]
 80005b2:	2301      	movs	r3, #1
 80005b4:	4642      	mov	r2, r8
 80005b6:	4093      	lsls	r3, r2
 80005b8:	9300      	str	r3, [sp, #0]
 80005ba:	e028      	b.n	800060e <__udivmoddi4+0xca>
 80005bc:	4282      	cmp	r2, r0
 80005be:	d9cf      	bls.n	8000560 <__udivmoddi4+0x1c>
 80005c0:	2200      	movs	r2, #0
 80005c2:	2300      	movs	r3, #0
 80005c4:	9200      	str	r2, [sp, #0]
 80005c6:	9301      	str	r3, [sp, #4]
 80005c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d001      	beq.n	80005d2 <__udivmoddi4+0x8e>
 80005ce:	601c      	str	r4, [r3, #0]
 80005d0:	605d      	str	r5, [r3, #4]
 80005d2:	9800      	ldr	r0, [sp, #0]
 80005d4:	9901      	ldr	r1, [sp, #4]
 80005d6:	b003      	add	sp, #12
 80005d8:	bcf0      	pop	{r4, r5, r6, r7}
 80005da:	46bb      	mov	fp, r7
 80005dc:	46b2      	mov	sl, r6
 80005de:	46a9      	mov	r9, r5
 80005e0:	46a0      	mov	r8, r4
 80005e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005e4:	4642      	mov	r2, r8
 80005e6:	2320      	movs	r3, #32
 80005e8:	1a9b      	subs	r3, r3, r2
 80005ea:	4652      	mov	r2, sl
 80005ec:	40da      	lsrs	r2, r3
 80005ee:	4641      	mov	r1, r8
 80005f0:	0013      	movs	r3, r2
 80005f2:	464a      	mov	r2, r9
 80005f4:	408a      	lsls	r2, r1
 80005f6:	0017      	movs	r7, r2
 80005f8:	4642      	mov	r2, r8
 80005fa:	431f      	orrs	r7, r3
 80005fc:	4653      	mov	r3, sl
 80005fe:	4093      	lsls	r3, r2
 8000600:	001e      	movs	r6, r3
 8000602:	42af      	cmp	r7, r5
 8000604:	d9c4      	bls.n	8000590 <__udivmoddi4+0x4c>
 8000606:	2200      	movs	r2, #0
 8000608:	2300      	movs	r3, #0
 800060a:	9200      	str	r2, [sp, #0]
 800060c:	9301      	str	r3, [sp, #4]
 800060e:	4643      	mov	r3, r8
 8000610:	2b00      	cmp	r3, #0
 8000612:	d0d9      	beq.n	80005c8 <__udivmoddi4+0x84>
 8000614:	07fb      	lsls	r3, r7, #31
 8000616:	0872      	lsrs	r2, r6, #1
 8000618:	431a      	orrs	r2, r3
 800061a:	4646      	mov	r6, r8
 800061c:	087b      	lsrs	r3, r7, #1
 800061e:	e00e      	b.n	800063e <__udivmoddi4+0xfa>
 8000620:	42ab      	cmp	r3, r5
 8000622:	d101      	bne.n	8000628 <__udivmoddi4+0xe4>
 8000624:	42a2      	cmp	r2, r4
 8000626:	d80c      	bhi.n	8000642 <__udivmoddi4+0xfe>
 8000628:	1aa4      	subs	r4, r4, r2
 800062a:	419d      	sbcs	r5, r3
 800062c:	2001      	movs	r0, #1
 800062e:	1924      	adds	r4, r4, r4
 8000630:	416d      	adcs	r5, r5
 8000632:	2100      	movs	r1, #0
 8000634:	3e01      	subs	r6, #1
 8000636:	1824      	adds	r4, r4, r0
 8000638:	414d      	adcs	r5, r1
 800063a:	2e00      	cmp	r6, #0
 800063c:	d006      	beq.n	800064c <__udivmoddi4+0x108>
 800063e:	42ab      	cmp	r3, r5
 8000640:	d9ee      	bls.n	8000620 <__udivmoddi4+0xdc>
 8000642:	3e01      	subs	r6, #1
 8000644:	1924      	adds	r4, r4, r4
 8000646:	416d      	adcs	r5, r5
 8000648:	2e00      	cmp	r6, #0
 800064a:	d1f8      	bne.n	800063e <__udivmoddi4+0xfa>
 800064c:	9800      	ldr	r0, [sp, #0]
 800064e:	9901      	ldr	r1, [sp, #4]
 8000650:	465b      	mov	r3, fp
 8000652:	1900      	adds	r0, r0, r4
 8000654:	4169      	adcs	r1, r5
 8000656:	2b00      	cmp	r3, #0
 8000658:	db24      	blt.n	80006a4 <__udivmoddi4+0x160>
 800065a:	002b      	movs	r3, r5
 800065c:	465a      	mov	r2, fp
 800065e:	4644      	mov	r4, r8
 8000660:	40d3      	lsrs	r3, r2
 8000662:	002a      	movs	r2, r5
 8000664:	40e2      	lsrs	r2, r4
 8000666:	001c      	movs	r4, r3
 8000668:	465b      	mov	r3, fp
 800066a:	0015      	movs	r5, r2
 800066c:	2b00      	cmp	r3, #0
 800066e:	db2a      	blt.n	80006c6 <__udivmoddi4+0x182>
 8000670:	0026      	movs	r6, r4
 8000672:	409e      	lsls	r6, r3
 8000674:	0033      	movs	r3, r6
 8000676:	0026      	movs	r6, r4
 8000678:	4647      	mov	r7, r8
 800067a:	40be      	lsls	r6, r7
 800067c:	0032      	movs	r2, r6
 800067e:	1a80      	subs	r0, r0, r2
 8000680:	4199      	sbcs	r1, r3
 8000682:	9000      	str	r0, [sp, #0]
 8000684:	9101      	str	r1, [sp, #4]
 8000686:	e79f      	b.n	80005c8 <__udivmoddi4+0x84>
 8000688:	42a3      	cmp	r3, r4
 800068a:	d8bc      	bhi.n	8000606 <__udivmoddi4+0xc2>
 800068c:	e783      	b.n	8000596 <__udivmoddi4+0x52>
 800068e:	4642      	mov	r2, r8
 8000690:	2320      	movs	r3, #32
 8000692:	2100      	movs	r1, #0
 8000694:	1a9b      	subs	r3, r3, r2
 8000696:	2200      	movs	r2, #0
 8000698:	9100      	str	r1, [sp, #0]
 800069a:	9201      	str	r2, [sp, #4]
 800069c:	2201      	movs	r2, #1
 800069e:	40da      	lsrs	r2, r3
 80006a0:	9201      	str	r2, [sp, #4]
 80006a2:	e786      	b.n	80005b2 <__udivmoddi4+0x6e>
 80006a4:	4642      	mov	r2, r8
 80006a6:	2320      	movs	r3, #32
 80006a8:	1a9b      	subs	r3, r3, r2
 80006aa:	002a      	movs	r2, r5
 80006ac:	4646      	mov	r6, r8
 80006ae:	409a      	lsls	r2, r3
 80006b0:	0023      	movs	r3, r4
 80006b2:	40f3      	lsrs	r3, r6
 80006b4:	4644      	mov	r4, r8
 80006b6:	4313      	orrs	r3, r2
 80006b8:	002a      	movs	r2, r5
 80006ba:	40e2      	lsrs	r2, r4
 80006bc:	001c      	movs	r4, r3
 80006be:	465b      	mov	r3, fp
 80006c0:	0015      	movs	r5, r2
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	dad4      	bge.n	8000670 <__udivmoddi4+0x12c>
 80006c6:	4642      	mov	r2, r8
 80006c8:	002f      	movs	r7, r5
 80006ca:	2320      	movs	r3, #32
 80006cc:	0026      	movs	r6, r4
 80006ce:	4097      	lsls	r7, r2
 80006d0:	1a9b      	subs	r3, r3, r2
 80006d2:	40de      	lsrs	r6, r3
 80006d4:	003b      	movs	r3, r7
 80006d6:	4333      	orrs	r3, r6
 80006d8:	e7cd      	b.n	8000676 <__udivmoddi4+0x132>
 80006da:	46c0      	nop			; (mov r8, r8)

080006dc <__aeabi_fdiv>:
 80006dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006de:	464f      	mov	r7, r9
 80006e0:	4646      	mov	r6, r8
 80006e2:	46d6      	mov	lr, sl
 80006e4:	0245      	lsls	r5, r0, #9
 80006e6:	b5c0      	push	{r6, r7, lr}
 80006e8:	0047      	lsls	r7, r0, #1
 80006ea:	1c0c      	adds	r4, r1, #0
 80006ec:	0a6d      	lsrs	r5, r5, #9
 80006ee:	0e3f      	lsrs	r7, r7, #24
 80006f0:	0fc6      	lsrs	r6, r0, #31
 80006f2:	2f00      	cmp	r7, #0
 80006f4:	d100      	bne.n	80006f8 <__aeabi_fdiv+0x1c>
 80006f6:	e070      	b.n	80007da <__aeabi_fdiv+0xfe>
 80006f8:	2fff      	cmp	r7, #255	; 0xff
 80006fa:	d100      	bne.n	80006fe <__aeabi_fdiv+0x22>
 80006fc:	e075      	b.n	80007ea <__aeabi_fdiv+0x10e>
 80006fe:	00eb      	lsls	r3, r5, #3
 8000700:	2580      	movs	r5, #128	; 0x80
 8000702:	04ed      	lsls	r5, r5, #19
 8000704:	431d      	orrs	r5, r3
 8000706:	2300      	movs	r3, #0
 8000708:	4699      	mov	r9, r3
 800070a:	469a      	mov	sl, r3
 800070c:	3f7f      	subs	r7, #127	; 0x7f
 800070e:	0260      	lsls	r0, r4, #9
 8000710:	0a43      	lsrs	r3, r0, #9
 8000712:	4698      	mov	r8, r3
 8000714:	0063      	lsls	r3, r4, #1
 8000716:	0e1b      	lsrs	r3, r3, #24
 8000718:	0fe4      	lsrs	r4, r4, #31
 800071a:	2b00      	cmp	r3, #0
 800071c:	d04e      	beq.n	80007bc <__aeabi_fdiv+0xe0>
 800071e:	2bff      	cmp	r3, #255	; 0xff
 8000720:	d046      	beq.n	80007b0 <__aeabi_fdiv+0xd4>
 8000722:	4642      	mov	r2, r8
 8000724:	00d0      	lsls	r0, r2, #3
 8000726:	2280      	movs	r2, #128	; 0x80
 8000728:	04d2      	lsls	r2, r2, #19
 800072a:	4302      	orrs	r2, r0
 800072c:	4690      	mov	r8, r2
 800072e:	2200      	movs	r2, #0
 8000730:	3b7f      	subs	r3, #127	; 0x7f
 8000732:	0031      	movs	r1, r6
 8000734:	1aff      	subs	r7, r7, r3
 8000736:	464b      	mov	r3, r9
 8000738:	4061      	eors	r1, r4
 800073a:	b2c9      	uxtb	r1, r1
 800073c:	4313      	orrs	r3, r2
 800073e:	2b0f      	cmp	r3, #15
 8000740:	d900      	bls.n	8000744 <__aeabi_fdiv+0x68>
 8000742:	e0b5      	b.n	80008b0 <__aeabi_fdiv+0x1d4>
 8000744:	486e      	ldr	r0, [pc, #440]	; (8000900 <__aeabi_fdiv+0x224>)
 8000746:	009b      	lsls	r3, r3, #2
 8000748:	58c3      	ldr	r3, [r0, r3]
 800074a:	469f      	mov	pc, r3
 800074c:	2300      	movs	r3, #0
 800074e:	4698      	mov	r8, r3
 8000750:	0026      	movs	r6, r4
 8000752:	4645      	mov	r5, r8
 8000754:	4692      	mov	sl, r2
 8000756:	4653      	mov	r3, sl
 8000758:	2b02      	cmp	r3, #2
 800075a:	d100      	bne.n	800075e <__aeabi_fdiv+0x82>
 800075c:	e089      	b.n	8000872 <__aeabi_fdiv+0x196>
 800075e:	2b03      	cmp	r3, #3
 8000760:	d100      	bne.n	8000764 <__aeabi_fdiv+0x88>
 8000762:	e09e      	b.n	80008a2 <__aeabi_fdiv+0x1c6>
 8000764:	2b01      	cmp	r3, #1
 8000766:	d018      	beq.n	800079a <__aeabi_fdiv+0xbe>
 8000768:	003b      	movs	r3, r7
 800076a:	337f      	adds	r3, #127	; 0x7f
 800076c:	2b00      	cmp	r3, #0
 800076e:	dd69      	ble.n	8000844 <__aeabi_fdiv+0x168>
 8000770:	076a      	lsls	r2, r5, #29
 8000772:	d004      	beq.n	800077e <__aeabi_fdiv+0xa2>
 8000774:	220f      	movs	r2, #15
 8000776:	402a      	ands	r2, r5
 8000778:	2a04      	cmp	r2, #4
 800077a:	d000      	beq.n	800077e <__aeabi_fdiv+0xa2>
 800077c:	3504      	adds	r5, #4
 800077e:	012a      	lsls	r2, r5, #4
 8000780:	d503      	bpl.n	800078a <__aeabi_fdiv+0xae>
 8000782:	4b60      	ldr	r3, [pc, #384]	; (8000904 <__aeabi_fdiv+0x228>)
 8000784:	401d      	ands	r5, r3
 8000786:	003b      	movs	r3, r7
 8000788:	3380      	adds	r3, #128	; 0x80
 800078a:	2bfe      	cmp	r3, #254	; 0xfe
 800078c:	dd00      	ble.n	8000790 <__aeabi_fdiv+0xb4>
 800078e:	e070      	b.n	8000872 <__aeabi_fdiv+0x196>
 8000790:	01ad      	lsls	r5, r5, #6
 8000792:	0a6d      	lsrs	r5, r5, #9
 8000794:	b2d8      	uxtb	r0, r3
 8000796:	e002      	b.n	800079e <__aeabi_fdiv+0xc2>
 8000798:	000e      	movs	r6, r1
 800079a:	2000      	movs	r0, #0
 800079c:	2500      	movs	r5, #0
 800079e:	05c0      	lsls	r0, r0, #23
 80007a0:	4328      	orrs	r0, r5
 80007a2:	07f6      	lsls	r6, r6, #31
 80007a4:	4330      	orrs	r0, r6
 80007a6:	bce0      	pop	{r5, r6, r7}
 80007a8:	46ba      	mov	sl, r7
 80007aa:	46b1      	mov	r9, r6
 80007ac:	46a8      	mov	r8, r5
 80007ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007b0:	4643      	mov	r3, r8
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d13f      	bne.n	8000836 <__aeabi_fdiv+0x15a>
 80007b6:	2202      	movs	r2, #2
 80007b8:	3fff      	subs	r7, #255	; 0xff
 80007ba:	e003      	b.n	80007c4 <__aeabi_fdiv+0xe8>
 80007bc:	4643      	mov	r3, r8
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d12d      	bne.n	800081e <__aeabi_fdiv+0x142>
 80007c2:	2201      	movs	r2, #1
 80007c4:	0031      	movs	r1, r6
 80007c6:	464b      	mov	r3, r9
 80007c8:	4061      	eors	r1, r4
 80007ca:	b2c9      	uxtb	r1, r1
 80007cc:	4313      	orrs	r3, r2
 80007ce:	2b0f      	cmp	r3, #15
 80007d0:	d834      	bhi.n	800083c <__aeabi_fdiv+0x160>
 80007d2:	484d      	ldr	r0, [pc, #308]	; (8000908 <__aeabi_fdiv+0x22c>)
 80007d4:	009b      	lsls	r3, r3, #2
 80007d6:	58c3      	ldr	r3, [r0, r3]
 80007d8:	469f      	mov	pc, r3
 80007da:	2d00      	cmp	r5, #0
 80007dc:	d113      	bne.n	8000806 <__aeabi_fdiv+0x12a>
 80007de:	2304      	movs	r3, #4
 80007e0:	4699      	mov	r9, r3
 80007e2:	3b03      	subs	r3, #3
 80007e4:	2700      	movs	r7, #0
 80007e6:	469a      	mov	sl, r3
 80007e8:	e791      	b.n	800070e <__aeabi_fdiv+0x32>
 80007ea:	2d00      	cmp	r5, #0
 80007ec:	d105      	bne.n	80007fa <__aeabi_fdiv+0x11e>
 80007ee:	2308      	movs	r3, #8
 80007f0:	4699      	mov	r9, r3
 80007f2:	3b06      	subs	r3, #6
 80007f4:	27ff      	movs	r7, #255	; 0xff
 80007f6:	469a      	mov	sl, r3
 80007f8:	e789      	b.n	800070e <__aeabi_fdiv+0x32>
 80007fa:	230c      	movs	r3, #12
 80007fc:	4699      	mov	r9, r3
 80007fe:	3b09      	subs	r3, #9
 8000800:	27ff      	movs	r7, #255	; 0xff
 8000802:	469a      	mov	sl, r3
 8000804:	e783      	b.n	800070e <__aeabi_fdiv+0x32>
 8000806:	0028      	movs	r0, r5
 8000808:	f001 fef0 	bl	80025ec <__clzsi2>
 800080c:	2776      	movs	r7, #118	; 0x76
 800080e:	1f43      	subs	r3, r0, #5
 8000810:	409d      	lsls	r5, r3
 8000812:	2300      	movs	r3, #0
 8000814:	427f      	negs	r7, r7
 8000816:	4699      	mov	r9, r3
 8000818:	469a      	mov	sl, r3
 800081a:	1a3f      	subs	r7, r7, r0
 800081c:	e777      	b.n	800070e <__aeabi_fdiv+0x32>
 800081e:	4640      	mov	r0, r8
 8000820:	f001 fee4 	bl	80025ec <__clzsi2>
 8000824:	4642      	mov	r2, r8
 8000826:	1f43      	subs	r3, r0, #5
 8000828:	409a      	lsls	r2, r3
 800082a:	2376      	movs	r3, #118	; 0x76
 800082c:	425b      	negs	r3, r3
 800082e:	4690      	mov	r8, r2
 8000830:	1a1b      	subs	r3, r3, r0
 8000832:	2200      	movs	r2, #0
 8000834:	e77d      	b.n	8000732 <__aeabi_fdiv+0x56>
 8000836:	23ff      	movs	r3, #255	; 0xff
 8000838:	2203      	movs	r2, #3
 800083a:	e77a      	b.n	8000732 <__aeabi_fdiv+0x56>
 800083c:	000e      	movs	r6, r1
 800083e:	20ff      	movs	r0, #255	; 0xff
 8000840:	2500      	movs	r5, #0
 8000842:	e7ac      	b.n	800079e <__aeabi_fdiv+0xc2>
 8000844:	2001      	movs	r0, #1
 8000846:	1ac0      	subs	r0, r0, r3
 8000848:	281b      	cmp	r0, #27
 800084a:	dca6      	bgt.n	800079a <__aeabi_fdiv+0xbe>
 800084c:	379e      	adds	r7, #158	; 0x9e
 800084e:	002a      	movs	r2, r5
 8000850:	40bd      	lsls	r5, r7
 8000852:	40c2      	lsrs	r2, r0
 8000854:	1e6b      	subs	r3, r5, #1
 8000856:	419d      	sbcs	r5, r3
 8000858:	4315      	orrs	r5, r2
 800085a:	076b      	lsls	r3, r5, #29
 800085c:	d004      	beq.n	8000868 <__aeabi_fdiv+0x18c>
 800085e:	230f      	movs	r3, #15
 8000860:	402b      	ands	r3, r5
 8000862:	2b04      	cmp	r3, #4
 8000864:	d000      	beq.n	8000868 <__aeabi_fdiv+0x18c>
 8000866:	3504      	adds	r5, #4
 8000868:	016b      	lsls	r3, r5, #5
 800086a:	d544      	bpl.n	80008f6 <__aeabi_fdiv+0x21a>
 800086c:	2001      	movs	r0, #1
 800086e:	2500      	movs	r5, #0
 8000870:	e795      	b.n	800079e <__aeabi_fdiv+0xc2>
 8000872:	20ff      	movs	r0, #255	; 0xff
 8000874:	2500      	movs	r5, #0
 8000876:	e792      	b.n	800079e <__aeabi_fdiv+0xc2>
 8000878:	2580      	movs	r5, #128	; 0x80
 800087a:	2600      	movs	r6, #0
 800087c:	20ff      	movs	r0, #255	; 0xff
 800087e:	03ed      	lsls	r5, r5, #15
 8000880:	e78d      	b.n	800079e <__aeabi_fdiv+0xc2>
 8000882:	2300      	movs	r3, #0
 8000884:	4698      	mov	r8, r3
 8000886:	2080      	movs	r0, #128	; 0x80
 8000888:	03c0      	lsls	r0, r0, #15
 800088a:	4205      	tst	r5, r0
 800088c:	d009      	beq.n	80008a2 <__aeabi_fdiv+0x1c6>
 800088e:	4643      	mov	r3, r8
 8000890:	4203      	tst	r3, r0
 8000892:	d106      	bne.n	80008a2 <__aeabi_fdiv+0x1c6>
 8000894:	4645      	mov	r5, r8
 8000896:	4305      	orrs	r5, r0
 8000898:	026d      	lsls	r5, r5, #9
 800089a:	0026      	movs	r6, r4
 800089c:	20ff      	movs	r0, #255	; 0xff
 800089e:	0a6d      	lsrs	r5, r5, #9
 80008a0:	e77d      	b.n	800079e <__aeabi_fdiv+0xc2>
 80008a2:	2080      	movs	r0, #128	; 0x80
 80008a4:	03c0      	lsls	r0, r0, #15
 80008a6:	4305      	orrs	r5, r0
 80008a8:	026d      	lsls	r5, r5, #9
 80008aa:	20ff      	movs	r0, #255	; 0xff
 80008ac:	0a6d      	lsrs	r5, r5, #9
 80008ae:	e776      	b.n	800079e <__aeabi_fdiv+0xc2>
 80008b0:	4642      	mov	r2, r8
 80008b2:	016b      	lsls	r3, r5, #5
 80008b4:	0150      	lsls	r0, r2, #5
 80008b6:	4283      	cmp	r3, r0
 80008b8:	d219      	bcs.n	80008ee <__aeabi_fdiv+0x212>
 80008ba:	221b      	movs	r2, #27
 80008bc:	2500      	movs	r5, #0
 80008be:	3f01      	subs	r7, #1
 80008c0:	2601      	movs	r6, #1
 80008c2:	001c      	movs	r4, r3
 80008c4:	006d      	lsls	r5, r5, #1
 80008c6:	005b      	lsls	r3, r3, #1
 80008c8:	2c00      	cmp	r4, #0
 80008ca:	db01      	blt.n	80008d0 <__aeabi_fdiv+0x1f4>
 80008cc:	4298      	cmp	r0, r3
 80008ce:	d801      	bhi.n	80008d4 <__aeabi_fdiv+0x1f8>
 80008d0:	1a1b      	subs	r3, r3, r0
 80008d2:	4335      	orrs	r5, r6
 80008d4:	3a01      	subs	r2, #1
 80008d6:	2a00      	cmp	r2, #0
 80008d8:	d1f3      	bne.n	80008c2 <__aeabi_fdiv+0x1e6>
 80008da:	1e5a      	subs	r2, r3, #1
 80008dc:	4193      	sbcs	r3, r2
 80008de:	431d      	orrs	r5, r3
 80008e0:	003b      	movs	r3, r7
 80008e2:	337f      	adds	r3, #127	; 0x7f
 80008e4:	000e      	movs	r6, r1
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	dd00      	ble.n	80008ec <__aeabi_fdiv+0x210>
 80008ea:	e741      	b.n	8000770 <__aeabi_fdiv+0x94>
 80008ec:	e7aa      	b.n	8000844 <__aeabi_fdiv+0x168>
 80008ee:	221a      	movs	r2, #26
 80008f0:	2501      	movs	r5, #1
 80008f2:	1a1b      	subs	r3, r3, r0
 80008f4:	e7e4      	b.n	80008c0 <__aeabi_fdiv+0x1e4>
 80008f6:	01ad      	lsls	r5, r5, #6
 80008f8:	2000      	movs	r0, #0
 80008fa:	0a6d      	lsrs	r5, r5, #9
 80008fc:	e74f      	b.n	800079e <__aeabi_fdiv+0xc2>
 80008fe:	46c0      	nop			; (mov r8, r8)
 8000900:	08008b74 	.word	0x08008b74
 8000904:	f7ffffff 	.word	0xf7ffffff
 8000908:	08008bb4 	.word	0x08008bb4

0800090c <__aeabi_ui2f>:
 800090c:	b570      	push	{r4, r5, r6, lr}
 800090e:	1e05      	subs	r5, r0, #0
 8000910:	d00e      	beq.n	8000930 <__aeabi_ui2f+0x24>
 8000912:	f001 fe6b 	bl	80025ec <__clzsi2>
 8000916:	239e      	movs	r3, #158	; 0x9e
 8000918:	0004      	movs	r4, r0
 800091a:	1a1b      	subs	r3, r3, r0
 800091c:	2b96      	cmp	r3, #150	; 0x96
 800091e:	dc0c      	bgt.n	800093a <__aeabi_ui2f+0x2e>
 8000920:	2808      	cmp	r0, #8
 8000922:	dd01      	ble.n	8000928 <__aeabi_ui2f+0x1c>
 8000924:	3c08      	subs	r4, #8
 8000926:	40a5      	lsls	r5, r4
 8000928:	026d      	lsls	r5, r5, #9
 800092a:	0a6d      	lsrs	r5, r5, #9
 800092c:	b2d8      	uxtb	r0, r3
 800092e:	e001      	b.n	8000934 <__aeabi_ui2f+0x28>
 8000930:	2000      	movs	r0, #0
 8000932:	2500      	movs	r5, #0
 8000934:	05c0      	lsls	r0, r0, #23
 8000936:	4328      	orrs	r0, r5
 8000938:	bd70      	pop	{r4, r5, r6, pc}
 800093a:	2b99      	cmp	r3, #153	; 0x99
 800093c:	dd09      	ble.n	8000952 <__aeabi_ui2f+0x46>
 800093e:	0002      	movs	r2, r0
 8000940:	0029      	movs	r1, r5
 8000942:	321b      	adds	r2, #27
 8000944:	4091      	lsls	r1, r2
 8000946:	1e4a      	subs	r2, r1, #1
 8000948:	4191      	sbcs	r1, r2
 800094a:	2205      	movs	r2, #5
 800094c:	1a12      	subs	r2, r2, r0
 800094e:	40d5      	lsrs	r5, r2
 8000950:	430d      	orrs	r5, r1
 8000952:	2c05      	cmp	r4, #5
 8000954:	dc12      	bgt.n	800097c <__aeabi_ui2f+0x70>
 8000956:	0029      	movs	r1, r5
 8000958:	4e0c      	ldr	r6, [pc, #48]	; (800098c <__aeabi_ui2f+0x80>)
 800095a:	4031      	ands	r1, r6
 800095c:	076a      	lsls	r2, r5, #29
 800095e:	d009      	beq.n	8000974 <__aeabi_ui2f+0x68>
 8000960:	200f      	movs	r0, #15
 8000962:	4028      	ands	r0, r5
 8000964:	2804      	cmp	r0, #4
 8000966:	d005      	beq.n	8000974 <__aeabi_ui2f+0x68>
 8000968:	3104      	adds	r1, #4
 800096a:	014a      	lsls	r2, r1, #5
 800096c:	d502      	bpl.n	8000974 <__aeabi_ui2f+0x68>
 800096e:	239f      	movs	r3, #159	; 0x9f
 8000970:	4031      	ands	r1, r6
 8000972:	1b1b      	subs	r3, r3, r4
 8000974:	0189      	lsls	r1, r1, #6
 8000976:	0a4d      	lsrs	r5, r1, #9
 8000978:	b2d8      	uxtb	r0, r3
 800097a:	e7db      	b.n	8000934 <__aeabi_ui2f+0x28>
 800097c:	1f62      	subs	r2, r4, #5
 800097e:	4095      	lsls	r5, r2
 8000980:	0029      	movs	r1, r5
 8000982:	4e02      	ldr	r6, [pc, #8]	; (800098c <__aeabi_ui2f+0x80>)
 8000984:	4031      	ands	r1, r6
 8000986:	076a      	lsls	r2, r5, #29
 8000988:	d0f4      	beq.n	8000974 <__aeabi_ui2f+0x68>
 800098a:	e7e9      	b.n	8000960 <__aeabi_ui2f+0x54>
 800098c:	fbffffff 	.word	0xfbffffff

08000990 <__aeabi_dadd>:
 8000990:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000992:	464f      	mov	r7, r9
 8000994:	4646      	mov	r6, r8
 8000996:	46d6      	mov	lr, sl
 8000998:	000d      	movs	r5, r1
 800099a:	0004      	movs	r4, r0
 800099c:	b5c0      	push	{r6, r7, lr}
 800099e:	001f      	movs	r7, r3
 80009a0:	0011      	movs	r1, r2
 80009a2:	0328      	lsls	r0, r5, #12
 80009a4:	0f62      	lsrs	r2, r4, #29
 80009a6:	0a40      	lsrs	r0, r0, #9
 80009a8:	4310      	orrs	r0, r2
 80009aa:	007a      	lsls	r2, r7, #1
 80009ac:	0d52      	lsrs	r2, r2, #21
 80009ae:	00e3      	lsls	r3, r4, #3
 80009b0:	033c      	lsls	r4, r7, #12
 80009b2:	4691      	mov	r9, r2
 80009b4:	0a64      	lsrs	r4, r4, #9
 80009b6:	0ffa      	lsrs	r2, r7, #31
 80009b8:	0f4f      	lsrs	r7, r1, #29
 80009ba:	006e      	lsls	r6, r5, #1
 80009bc:	4327      	orrs	r7, r4
 80009be:	4692      	mov	sl, r2
 80009c0:	46b8      	mov	r8, r7
 80009c2:	0d76      	lsrs	r6, r6, #21
 80009c4:	0fed      	lsrs	r5, r5, #31
 80009c6:	00c9      	lsls	r1, r1, #3
 80009c8:	4295      	cmp	r5, r2
 80009ca:	d100      	bne.n	80009ce <__aeabi_dadd+0x3e>
 80009cc:	e099      	b.n	8000b02 <__aeabi_dadd+0x172>
 80009ce:	464c      	mov	r4, r9
 80009d0:	1b34      	subs	r4, r6, r4
 80009d2:	46a4      	mov	ip, r4
 80009d4:	2c00      	cmp	r4, #0
 80009d6:	dc00      	bgt.n	80009da <__aeabi_dadd+0x4a>
 80009d8:	e07c      	b.n	8000ad4 <__aeabi_dadd+0x144>
 80009da:	464a      	mov	r2, r9
 80009dc:	2a00      	cmp	r2, #0
 80009de:	d100      	bne.n	80009e2 <__aeabi_dadd+0x52>
 80009e0:	e0b8      	b.n	8000b54 <__aeabi_dadd+0x1c4>
 80009e2:	4ac5      	ldr	r2, [pc, #788]	; (8000cf8 <__aeabi_dadd+0x368>)
 80009e4:	4296      	cmp	r6, r2
 80009e6:	d100      	bne.n	80009ea <__aeabi_dadd+0x5a>
 80009e8:	e11c      	b.n	8000c24 <__aeabi_dadd+0x294>
 80009ea:	2280      	movs	r2, #128	; 0x80
 80009ec:	003c      	movs	r4, r7
 80009ee:	0412      	lsls	r2, r2, #16
 80009f0:	4314      	orrs	r4, r2
 80009f2:	46a0      	mov	r8, r4
 80009f4:	4662      	mov	r2, ip
 80009f6:	2a38      	cmp	r2, #56	; 0x38
 80009f8:	dd00      	ble.n	80009fc <__aeabi_dadd+0x6c>
 80009fa:	e161      	b.n	8000cc0 <__aeabi_dadd+0x330>
 80009fc:	2a1f      	cmp	r2, #31
 80009fe:	dd00      	ble.n	8000a02 <__aeabi_dadd+0x72>
 8000a00:	e1cc      	b.n	8000d9c <__aeabi_dadd+0x40c>
 8000a02:	4664      	mov	r4, ip
 8000a04:	2220      	movs	r2, #32
 8000a06:	1b12      	subs	r2, r2, r4
 8000a08:	4644      	mov	r4, r8
 8000a0a:	4094      	lsls	r4, r2
 8000a0c:	000f      	movs	r7, r1
 8000a0e:	46a1      	mov	r9, r4
 8000a10:	4664      	mov	r4, ip
 8000a12:	4091      	lsls	r1, r2
 8000a14:	40e7      	lsrs	r7, r4
 8000a16:	464c      	mov	r4, r9
 8000a18:	1e4a      	subs	r2, r1, #1
 8000a1a:	4191      	sbcs	r1, r2
 8000a1c:	433c      	orrs	r4, r7
 8000a1e:	4642      	mov	r2, r8
 8000a20:	4321      	orrs	r1, r4
 8000a22:	4664      	mov	r4, ip
 8000a24:	40e2      	lsrs	r2, r4
 8000a26:	1a80      	subs	r0, r0, r2
 8000a28:	1a5c      	subs	r4, r3, r1
 8000a2a:	42a3      	cmp	r3, r4
 8000a2c:	419b      	sbcs	r3, r3
 8000a2e:	425f      	negs	r7, r3
 8000a30:	1bc7      	subs	r7, r0, r7
 8000a32:	023b      	lsls	r3, r7, #8
 8000a34:	d400      	bmi.n	8000a38 <__aeabi_dadd+0xa8>
 8000a36:	e0d0      	b.n	8000bda <__aeabi_dadd+0x24a>
 8000a38:	027f      	lsls	r7, r7, #9
 8000a3a:	0a7f      	lsrs	r7, r7, #9
 8000a3c:	2f00      	cmp	r7, #0
 8000a3e:	d100      	bne.n	8000a42 <__aeabi_dadd+0xb2>
 8000a40:	e0ff      	b.n	8000c42 <__aeabi_dadd+0x2b2>
 8000a42:	0038      	movs	r0, r7
 8000a44:	f001 fdd2 	bl	80025ec <__clzsi2>
 8000a48:	0001      	movs	r1, r0
 8000a4a:	3908      	subs	r1, #8
 8000a4c:	2320      	movs	r3, #32
 8000a4e:	0022      	movs	r2, r4
 8000a50:	1a5b      	subs	r3, r3, r1
 8000a52:	408f      	lsls	r7, r1
 8000a54:	40da      	lsrs	r2, r3
 8000a56:	408c      	lsls	r4, r1
 8000a58:	4317      	orrs	r7, r2
 8000a5a:	42b1      	cmp	r1, r6
 8000a5c:	da00      	bge.n	8000a60 <__aeabi_dadd+0xd0>
 8000a5e:	e0ff      	b.n	8000c60 <__aeabi_dadd+0x2d0>
 8000a60:	1b89      	subs	r1, r1, r6
 8000a62:	1c4b      	adds	r3, r1, #1
 8000a64:	2b1f      	cmp	r3, #31
 8000a66:	dd00      	ble.n	8000a6a <__aeabi_dadd+0xda>
 8000a68:	e0a8      	b.n	8000bbc <__aeabi_dadd+0x22c>
 8000a6a:	2220      	movs	r2, #32
 8000a6c:	0039      	movs	r1, r7
 8000a6e:	1ad2      	subs	r2, r2, r3
 8000a70:	0020      	movs	r0, r4
 8000a72:	4094      	lsls	r4, r2
 8000a74:	4091      	lsls	r1, r2
 8000a76:	40d8      	lsrs	r0, r3
 8000a78:	1e62      	subs	r2, r4, #1
 8000a7a:	4194      	sbcs	r4, r2
 8000a7c:	40df      	lsrs	r7, r3
 8000a7e:	2600      	movs	r6, #0
 8000a80:	4301      	orrs	r1, r0
 8000a82:	430c      	orrs	r4, r1
 8000a84:	0763      	lsls	r3, r4, #29
 8000a86:	d009      	beq.n	8000a9c <__aeabi_dadd+0x10c>
 8000a88:	230f      	movs	r3, #15
 8000a8a:	4023      	ands	r3, r4
 8000a8c:	2b04      	cmp	r3, #4
 8000a8e:	d005      	beq.n	8000a9c <__aeabi_dadd+0x10c>
 8000a90:	1d23      	adds	r3, r4, #4
 8000a92:	42a3      	cmp	r3, r4
 8000a94:	41a4      	sbcs	r4, r4
 8000a96:	4264      	negs	r4, r4
 8000a98:	193f      	adds	r7, r7, r4
 8000a9a:	001c      	movs	r4, r3
 8000a9c:	023b      	lsls	r3, r7, #8
 8000a9e:	d400      	bmi.n	8000aa2 <__aeabi_dadd+0x112>
 8000aa0:	e09e      	b.n	8000be0 <__aeabi_dadd+0x250>
 8000aa2:	4b95      	ldr	r3, [pc, #596]	; (8000cf8 <__aeabi_dadd+0x368>)
 8000aa4:	3601      	adds	r6, #1
 8000aa6:	429e      	cmp	r6, r3
 8000aa8:	d100      	bne.n	8000aac <__aeabi_dadd+0x11c>
 8000aaa:	e0b7      	b.n	8000c1c <__aeabi_dadd+0x28c>
 8000aac:	4a93      	ldr	r2, [pc, #588]	; (8000cfc <__aeabi_dadd+0x36c>)
 8000aae:	08e4      	lsrs	r4, r4, #3
 8000ab0:	4017      	ands	r7, r2
 8000ab2:	077b      	lsls	r3, r7, #29
 8000ab4:	0571      	lsls	r1, r6, #21
 8000ab6:	027f      	lsls	r7, r7, #9
 8000ab8:	4323      	orrs	r3, r4
 8000aba:	0b3f      	lsrs	r7, r7, #12
 8000abc:	0d4a      	lsrs	r2, r1, #21
 8000abe:	0512      	lsls	r2, r2, #20
 8000ac0:	433a      	orrs	r2, r7
 8000ac2:	07ed      	lsls	r5, r5, #31
 8000ac4:	432a      	orrs	r2, r5
 8000ac6:	0018      	movs	r0, r3
 8000ac8:	0011      	movs	r1, r2
 8000aca:	bce0      	pop	{r5, r6, r7}
 8000acc:	46ba      	mov	sl, r7
 8000ace:	46b1      	mov	r9, r6
 8000ad0:	46a8      	mov	r8, r5
 8000ad2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000ad4:	2c00      	cmp	r4, #0
 8000ad6:	d04b      	beq.n	8000b70 <__aeabi_dadd+0x1e0>
 8000ad8:	464c      	mov	r4, r9
 8000ada:	1ba4      	subs	r4, r4, r6
 8000adc:	46a4      	mov	ip, r4
 8000ade:	2e00      	cmp	r6, #0
 8000ae0:	d000      	beq.n	8000ae4 <__aeabi_dadd+0x154>
 8000ae2:	e123      	b.n	8000d2c <__aeabi_dadd+0x39c>
 8000ae4:	0004      	movs	r4, r0
 8000ae6:	431c      	orrs	r4, r3
 8000ae8:	d100      	bne.n	8000aec <__aeabi_dadd+0x15c>
 8000aea:	e1af      	b.n	8000e4c <__aeabi_dadd+0x4bc>
 8000aec:	4662      	mov	r2, ip
 8000aee:	1e54      	subs	r4, r2, #1
 8000af0:	2a01      	cmp	r2, #1
 8000af2:	d100      	bne.n	8000af6 <__aeabi_dadd+0x166>
 8000af4:	e215      	b.n	8000f22 <__aeabi_dadd+0x592>
 8000af6:	4d80      	ldr	r5, [pc, #512]	; (8000cf8 <__aeabi_dadd+0x368>)
 8000af8:	45ac      	cmp	ip, r5
 8000afa:	d100      	bne.n	8000afe <__aeabi_dadd+0x16e>
 8000afc:	e1c8      	b.n	8000e90 <__aeabi_dadd+0x500>
 8000afe:	46a4      	mov	ip, r4
 8000b00:	e11b      	b.n	8000d3a <__aeabi_dadd+0x3aa>
 8000b02:	464a      	mov	r2, r9
 8000b04:	1ab2      	subs	r2, r6, r2
 8000b06:	4694      	mov	ip, r2
 8000b08:	2a00      	cmp	r2, #0
 8000b0a:	dc00      	bgt.n	8000b0e <__aeabi_dadd+0x17e>
 8000b0c:	e0ac      	b.n	8000c68 <__aeabi_dadd+0x2d8>
 8000b0e:	464a      	mov	r2, r9
 8000b10:	2a00      	cmp	r2, #0
 8000b12:	d043      	beq.n	8000b9c <__aeabi_dadd+0x20c>
 8000b14:	4a78      	ldr	r2, [pc, #480]	; (8000cf8 <__aeabi_dadd+0x368>)
 8000b16:	4296      	cmp	r6, r2
 8000b18:	d100      	bne.n	8000b1c <__aeabi_dadd+0x18c>
 8000b1a:	e1af      	b.n	8000e7c <__aeabi_dadd+0x4ec>
 8000b1c:	2280      	movs	r2, #128	; 0x80
 8000b1e:	003c      	movs	r4, r7
 8000b20:	0412      	lsls	r2, r2, #16
 8000b22:	4314      	orrs	r4, r2
 8000b24:	46a0      	mov	r8, r4
 8000b26:	4662      	mov	r2, ip
 8000b28:	2a38      	cmp	r2, #56	; 0x38
 8000b2a:	dc67      	bgt.n	8000bfc <__aeabi_dadd+0x26c>
 8000b2c:	2a1f      	cmp	r2, #31
 8000b2e:	dc00      	bgt.n	8000b32 <__aeabi_dadd+0x1a2>
 8000b30:	e15f      	b.n	8000df2 <__aeabi_dadd+0x462>
 8000b32:	4647      	mov	r7, r8
 8000b34:	3a20      	subs	r2, #32
 8000b36:	40d7      	lsrs	r7, r2
 8000b38:	4662      	mov	r2, ip
 8000b3a:	2a20      	cmp	r2, #32
 8000b3c:	d005      	beq.n	8000b4a <__aeabi_dadd+0x1ba>
 8000b3e:	4664      	mov	r4, ip
 8000b40:	2240      	movs	r2, #64	; 0x40
 8000b42:	1b12      	subs	r2, r2, r4
 8000b44:	4644      	mov	r4, r8
 8000b46:	4094      	lsls	r4, r2
 8000b48:	4321      	orrs	r1, r4
 8000b4a:	1e4a      	subs	r2, r1, #1
 8000b4c:	4191      	sbcs	r1, r2
 8000b4e:	000c      	movs	r4, r1
 8000b50:	433c      	orrs	r4, r7
 8000b52:	e057      	b.n	8000c04 <__aeabi_dadd+0x274>
 8000b54:	003a      	movs	r2, r7
 8000b56:	430a      	orrs	r2, r1
 8000b58:	d100      	bne.n	8000b5c <__aeabi_dadd+0x1cc>
 8000b5a:	e105      	b.n	8000d68 <__aeabi_dadd+0x3d8>
 8000b5c:	0022      	movs	r2, r4
 8000b5e:	3a01      	subs	r2, #1
 8000b60:	2c01      	cmp	r4, #1
 8000b62:	d100      	bne.n	8000b66 <__aeabi_dadd+0x1d6>
 8000b64:	e182      	b.n	8000e6c <__aeabi_dadd+0x4dc>
 8000b66:	4c64      	ldr	r4, [pc, #400]	; (8000cf8 <__aeabi_dadd+0x368>)
 8000b68:	45a4      	cmp	ip, r4
 8000b6a:	d05b      	beq.n	8000c24 <__aeabi_dadd+0x294>
 8000b6c:	4694      	mov	ip, r2
 8000b6e:	e741      	b.n	80009f4 <__aeabi_dadd+0x64>
 8000b70:	4c63      	ldr	r4, [pc, #396]	; (8000d00 <__aeabi_dadd+0x370>)
 8000b72:	1c77      	adds	r7, r6, #1
 8000b74:	4227      	tst	r7, r4
 8000b76:	d000      	beq.n	8000b7a <__aeabi_dadd+0x1ea>
 8000b78:	e0c4      	b.n	8000d04 <__aeabi_dadd+0x374>
 8000b7a:	0004      	movs	r4, r0
 8000b7c:	431c      	orrs	r4, r3
 8000b7e:	2e00      	cmp	r6, #0
 8000b80:	d000      	beq.n	8000b84 <__aeabi_dadd+0x1f4>
 8000b82:	e169      	b.n	8000e58 <__aeabi_dadd+0x4c8>
 8000b84:	2c00      	cmp	r4, #0
 8000b86:	d100      	bne.n	8000b8a <__aeabi_dadd+0x1fa>
 8000b88:	e1bf      	b.n	8000f0a <__aeabi_dadd+0x57a>
 8000b8a:	4644      	mov	r4, r8
 8000b8c:	430c      	orrs	r4, r1
 8000b8e:	d000      	beq.n	8000b92 <__aeabi_dadd+0x202>
 8000b90:	e1d0      	b.n	8000f34 <__aeabi_dadd+0x5a4>
 8000b92:	0742      	lsls	r2, r0, #29
 8000b94:	08db      	lsrs	r3, r3, #3
 8000b96:	4313      	orrs	r3, r2
 8000b98:	08c0      	lsrs	r0, r0, #3
 8000b9a:	e029      	b.n	8000bf0 <__aeabi_dadd+0x260>
 8000b9c:	003a      	movs	r2, r7
 8000b9e:	430a      	orrs	r2, r1
 8000ba0:	d100      	bne.n	8000ba4 <__aeabi_dadd+0x214>
 8000ba2:	e170      	b.n	8000e86 <__aeabi_dadd+0x4f6>
 8000ba4:	4662      	mov	r2, ip
 8000ba6:	4664      	mov	r4, ip
 8000ba8:	3a01      	subs	r2, #1
 8000baa:	2c01      	cmp	r4, #1
 8000bac:	d100      	bne.n	8000bb0 <__aeabi_dadd+0x220>
 8000bae:	e0e0      	b.n	8000d72 <__aeabi_dadd+0x3e2>
 8000bb0:	4c51      	ldr	r4, [pc, #324]	; (8000cf8 <__aeabi_dadd+0x368>)
 8000bb2:	45a4      	cmp	ip, r4
 8000bb4:	d100      	bne.n	8000bb8 <__aeabi_dadd+0x228>
 8000bb6:	e161      	b.n	8000e7c <__aeabi_dadd+0x4ec>
 8000bb8:	4694      	mov	ip, r2
 8000bba:	e7b4      	b.n	8000b26 <__aeabi_dadd+0x196>
 8000bbc:	003a      	movs	r2, r7
 8000bbe:	391f      	subs	r1, #31
 8000bc0:	40ca      	lsrs	r2, r1
 8000bc2:	0011      	movs	r1, r2
 8000bc4:	2b20      	cmp	r3, #32
 8000bc6:	d003      	beq.n	8000bd0 <__aeabi_dadd+0x240>
 8000bc8:	2240      	movs	r2, #64	; 0x40
 8000bca:	1ad3      	subs	r3, r2, r3
 8000bcc:	409f      	lsls	r7, r3
 8000bce:	433c      	orrs	r4, r7
 8000bd0:	1e63      	subs	r3, r4, #1
 8000bd2:	419c      	sbcs	r4, r3
 8000bd4:	2700      	movs	r7, #0
 8000bd6:	2600      	movs	r6, #0
 8000bd8:	430c      	orrs	r4, r1
 8000bda:	0763      	lsls	r3, r4, #29
 8000bdc:	d000      	beq.n	8000be0 <__aeabi_dadd+0x250>
 8000bde:	e753      	b.n	8000a88 <__aeabi_dadd+0xf8>
 8000be0:	46b4      	mov	ip, r6
 8000be2:	08e4      	lsrs	r4, r4, #3
 8000be4:	077b      	lsls	r3, r7, #29
 8000be6:	4323      	orrs	r3, r4
 8000be8:	08f8      	lsrs	r0, r7, #3
 8000bea:	4a43      	ldr	r2, [pc, #268]	; (8000cf8 <__aeabi_dadd+0x368>)
 8000bec:	4594      	cmp	ip, r2
 8000bee:	d01d      	beq.n	8000c2c <__aeabi_dadd+0x29c>
 8000bf0:	4662      	mov	r2, ip
 8000bf2:	0307      	lsls	r7, r0, #12
 8000bf4:	0552      	lsls	r2, r2, #21
 8000bf6:	0b3f      	lsrs	r7, r7, #12
 8000bf8:	0d52      	lsrs	r2, r2, #21
 8000bfa:	e760      	b.n	8000abe <__aeabi_dadd+0x12e>
 8000bfc:	4644      	mov	r4, r8
 8000bfe:	430c      	orrs	r4, r1
 8000c00:	1e62      	subs	r2, r4, #1
 8000c02:	4194      	sbcs	r4, r2
 8000c04:	18e4      	adds	r4, r4, r3
 8000c06:	429c      	cmp	r4, r3
 8000c08:	419b      	sbcs	r3, r3
 8000c0a:	425f      	negs	r7, r3
 8000c0c:	183f      	adds	r7, r7, r0
 8000c0e:	023b      	lsls	r3, r7, #8
 8000c10:	d5e3      	bpl.n	8000bda <__aeabi_dadd+0x24a>
 8000c12:	4b39      	ldr	r3, [pc, #228]	; (8000cf8 <__aeabi_dadd+0x368>)
 8000c14:	3601      	adds	r6, #1
 8000c16:	429e      	cmp	r6, r3
 8000c18:	d000      	beq.n	8000c1c <__aeabi_dadd+0x28c>
 8000c1a:	e0b5      	b.n	8000d88 <__aeabi_dadd+0x3f8>
 8000c1c:	0032      	movs	r2, r6
 8000c1e:	2700      	movs	r7, #0
 8000c20:	2300      	movs	r3, #0
 8000c22:	e74c      	b.n	8000abe <__aeabi_dadd+0x12e>
 8000c24:	0742      	lsls	r2, r0, #29
 8000c26:	08db      	lsrs	r3, r3, #3
 8000c28:	4313      	orrs	r3, r2
 8000c2a:	08c0      	lsrs	r0, r0, #3
 8000c2c:	001a      	movs	r2, r3
 8000c2e:	4302      	orrs	r2, r0
 8000c30:	d100      	bne.n	8000c34 <__aeabi_dadd+0x2a4>
 8000c32:	e1e1      	b.n	8000ff8 <__aeabi_dadd+0x668>
 8000c34:	2780      	movs	r7, #128	; 0x80
 8000c36:	033f      	lsls	r7, r7, #12
 8000c38:	4307      	orrs	r7, r0
 8000c3a:	033f      	lsls	r7, r7, #12
 8000c3c:	4a2e      	ldr	r2, [pc, #184]	; (8000cf8 <__aeabi_dadd+0x368>)
 8000c3e:	0b3f      	lsrs	r7, r7, #12
 8000c40:	e73d      	b.n	8000abe <__aeabi_dadd+0x12e>
 8000c42:	0020      	movs	r0, r4
 8000c44:	f001 fcd2 	bl	80025ec <__clzsi2>
 8000c48:	0001      	movs	r1, r0
 8000c4a:	3118      	adds	r1, #24
 8000c4c:	291f      	cmp	r1, #31
 8000c4e:	dc00      	bgt.n	8000c52 <__aeabi_dadd+0x2c2>
 8000c50:	e6fc      	b.n	8000a4c <__aeabi_dadd+0xbc>
 8000c52:	3808      	subs	r0, #8
 8000c54:	4084      	lsls	r4, r0
 8000c56:	0027      	movs	r7, r4
 8000c58:	2400      	movs	r4, #0
 8000c5a:	42b1      	cmp	r1, r6
 8000c5c:	db00      	blt.n	8000c60 <__aeabi_dadd+0x2d0>
 8000c5e:	e6ff      	b.n	8000a60 <__aeabi_dadd+0xd0>
 8000c60:	4a26      	ldr	r2, [pc, #152]	; (8000cfc <__aeabi_dadd+0x36c>)
 8000c62:	1a76      	subs	r6, r6, r1
 8000c64:	4017      	ands	r7, r2
 8000c66:	e70d      	b.n	8000a84 <__aeabi_dadd+0xf4>
 8000c68:	2a00      	cmp	r2, #0
 8000c6a:	d02f      	beq.n	8000ccc <__aeabi_dadd+0x33c>
 8000c6c:	464a      	mov	r2, r9
 8000c6e:	1b92      	subs	r2, r2, r6
 8000c70:	4694      	mov	ip, r2
 8000c72:	2e00      	cmp	r6, #0
 8000c74:	d100      	bne.n	8000c78 <__aeabi_dadd+0x2e8>
 8000c76:	e0ad      	b.n	8000dd4 <__aeabi_dadd+0x444>
 8000c78:	4a1f      	ldr	r2, [pc, #124]	; (8000cf8 <__aeabi_dadd+0x368>)
 8000c7a:	4591      	cmp	r9, r2
 8000c7c:	d100      	bne.n	8000c80 <__aeabi_dadd+0x2f0>
 8000c7e:	e10f      	b.n	8000ea0 <__aeabi_dadd+0x510>
 8000c80:	2280      	movs	r2, #128	; 0x80
 8000c82:	0412      	lsls	r2, r2, #16
 8000c84:	4310      	orrs	r0, r2
 8000c86:	4662      	mov	r2, ip
 8000c88:	2a38      	cmp	r2, #56	; 0x38
 8000c8a:	dd00      	ble.n	8000c8e <__aeabi_dadd+0x2fe>
 8000c8c:	e10f      	b.n	8000eae <__aeabi_dadd+0x51e>
 8000c8e:	2a1f      	cmp	r2, #31
 8000c90:	dd00      	ble.n	8000c94 <__aeabi_dadd+0x304>
 8000c92:	e180      	b.n	8000f96 <__aeabi_dadd+0x606>
 8000c94:	4664      	mov	r4, ip
 8000c96:	2220      	movs	r2, #32
 8000c98:	001e      	movs	r6, r3
 8000c9a:	1b12      	subs	r2, r2, r4
 8000c9c:	4667      	mov	r7, ip
 8000c9e:	0004      	movs	r4, r0
 8000ca0:	4093      	lsls	r3, r2
 8000ca2:	4094      	lsls	r4, r2
 8000ca4:	40fe      	lsrs	r6, r7
 8000ca6:	1e5a      	subs	r2, r3, #1
 8000ca8:	4193      	sbcs	r3, r2
 8000caa:	40f8      	lsrs	r0, r7
 8000cac:	4334      	orrs	r4, r6
 8000cae:	431c      	orrs	r4, r3
 8000cb0:	4480      	add	r8, r0
 8000cb2:	1864      	adds	r4, r4, r1
 8000cb4:	428c      	cmp	r4, r1
 8000cb6:	41bf      	sbcs	r7, r7
 8000cb8:	427f      	negs	r7, r7
 8000cba:	464e      	mov	r6, r9
 8000cbc:	4447      	add	r7, r8
 8000cbe:	e7a6      	b.n	8000c0e <__aeabi_dadd+0x27e>
 8000cc0:	4642      	mov	r2, r8
 8000cc2:	430a      	orrs	r2, r1
 8000cc4:	0011      	movs	r1, r2
 8000cc6:	1e4a      	subs	r2, r1, #1
 8000cc8:	4191      	sbcs	r1, r2
 8000cca:	e6ad      	b.n	8000a28 <__aeabi_dadd+0x98>
 8000ccc:	4c0c      	ldr	r4, [pc, #48]	; (8000d00 <__aeabi_dadd+0x370>)
 8000cce:	1c72      	adds	r2, r6, #1
 8000cd0:	4222      	tst	r2, r4
 8000cd2:	d000      	beq.n	8000cd6 <__aeabi_dadd+0x346>
 8000cd4:	e0a1      	b.n	8000e1a <__aeabi_dadd+0x48a>
 8000cd6:	0002      	movs	r2, r0
 8000cd8:	431a      	orrs	r2, r3
 8000cda:	2e00      	cmp	r6, #0
 8000cdc:	d000      	beq.n	8000ce0 <__aeabi_dadd+0x350>
 8000cde:	e0fa      	b.n	8000ed6 <__aeabi_dadd+0x546>
 8000ce0:	2a00      	cmp	r2, #0
 8000ce2:	d100      	bne.n	8000ce6 <__aeabi_dadd+0x356>
 8000ce4:	e145      	b.n	8000f72 <__aeabi_dadd+0x5e2>
 8000ce6:	003a      	movs	r2, r7
 8000ce8:	430a      	orrs	r2, r1
 8000cea:	d000      	beq.n	8000cee <__aeabi_dadd+0x35e>
 8000cec:	e146      	b.n	8000f7c <__aeabi_dadd+0x5ec>
 8000cee:	0742      	lsls	r2, r0, #29
 8000cf0:	08db      	lsrs	r3, r3, #3
 8000cf2:	4313      	orrs	r3, r2
 8000cf4:	08c0      	lsrs	r0, r0, #3
 8000cf6:	e77b      	b.n	8000bf0 <__aeabi_dadd+0x260>
 8000cf8:	000007ff 	.word	0x000007ff
 8000cfc:	ff7fffff 	.word	0xff7fffff
 8000d00:	000007fe 	.word	0x000007fe
 8000d04:	4647      	mov	r7, r8
 8000d06:	1a5c      	subs	r4, r3, r1
 8000d08:	1bc2      	subs	r2, r0, r7
 8000d0a:	42a3      	cmp	r3, r4
 8000d0c:	41bf      	sbcs	r7, r7
 8000d0e:	427f      	negs	r7, r7
 8000d10:	46b9      	mov	r9, r7
 8000d12:	0017      	movs	r7, r2
 8000d14:	464a      	mov	r2, r9
 8000d16:	1abf      	subs	r7, r7, r2
 8000d18:	023a      	lsls	r2, r7, #8
 8000d1a:	d500      	bpl.n	8000d1e <__aeabi_dadd+0x38e>
 8000d1c:	e08d      	b.n	8000e3a <__aeabi_dadd+0x4aa>
 8000d1e:	0023      	movs	r3, r4
 8000d20:	433b      	orrs	r3, r7
 8000d22:	d000      	beq.n	8000d26 <__aeabi_dadd+0x396>
 8000d24:	e68a      	b.n	8000a3c <__aeabi_dadd+0xac>
 8000d26:	2000      	movs	r0, #0
 8000d28:	2500      	movs	r5, #0
 8000d2a:	e761      	b.n	8000bf0 <__aeabi_dadd+0x260>
 8000d2c:	4cb4      	ldr	r4, [pc, #720]	; (8001000 <__aeabi_dadd+0x670>)
 8000d2e:	45a1      	cmp	r9, r4
 8000d30:	d100      	bne.n	8000d34 <__aeabi_dadd+0x3a4>
 8000d32:	e0ad      	b.n	8000e90 <__aeabi_dadd+0x500>
 8000d34:	2480      	movs	r4, #128	; 0x80
 8000d36:	0424      	lsls	r4, r4, #16
 8000d38:	4320      	orrs	r0, r4
 8000d3a:	4664      	mov	r4, ip
 8000d3c:	2c38      	cmp	r4, #56	; 0x38
 8000d3e:	dc3d      	bgt.n	8000dbc <__aeabi_dadd+0x42c>
 8000d40:	4662      	mov	r2, ip
 8000d42:	2c1f      	cmp	r4, #31
 8000d44:	dd00      	ble.n	8000d48 <__aeabi_dadd+0x3b8>
 8000d46:	e0b7      	b.n	8000eb8 <__aeabi_dadd+0x528>
 8000d48:	2520      	movs	r5, #32
 8000d4a:	001e      	movs	r6, r3
 8000d4c:	1b2d      	subs	r5, r5, r4
 8000d4e:	0004      	movs	r4, r0
 8000d50:	40ab      	lsls	r3, r5
 8000d52:	40ac      	lsls	r4, r5
 8000d54:	40d6      	lsrs	r6, r2
 8000d56:	40d0      	lsrs	r0, r2
 8000d58:	4642      	mov	r2, r8
 8000d5a:	1e5d      	subs	r5, r3, #1
 8000d5c:	41ab      	sbcs	r3, r5
 8000d5e:	4334      	orrs	r4, r6
 8000d60:	1a12      	subs	r2, r2, r0
 8000d62:	4690      	mov	r8, r2
 8000d64:	4323      	orrs	r3, r4
 8000d66:	e02c      	b.n	8000dc2 <__aeabi_dadd+0x432>
 8000d68:	0742      	lsls	r2, r0, #29
 8000d6a:	08db      	lsrs	r3, r3, #3
 8000d6c:	4313      	orrs	r3, r2
 8000d6e:	08c0      	lsrs	r0, r0, #3
 8000d70:	e73b      	b.n	8000bea <__aeabi_dadd+0x25a>
 8000d72:	185c      	adds	r4, r3, r1
 8000d74:	429c      	cmp	r4, r3
 8000d76:	419b      	sbcs	r3, r3
 8000d78:	4440      	add	r0, r8
 8000d7a:	425b      	negs	r3, r3
 8000d7c:	18c7      	adds	r7, r0, r3
 8000d7e:	2601      	movs	r6, #1
 8000d80:	023b      	lsls	r3, r7, #8
 8000d82:	d400      	bmi.n	8000d86 <__aeabi_dadd+0x3f6>
 8000d84:	e729      	b.n	8000bda <__aeabi_dadd+0x24a>
 8000d86:	2602      	movs	r6, #2
 8000d88:	4a9e      	ldr	r2, [pc, #632]	; (8001004 <__aeabi_dadd+0x674>)
 8000d8a:	0863      	lsrs	r3, r4, #1
 8000d8c:	4017      	ands	r7, r2
 8000d8e:	2201      	movs	r2, #1
 8000d90:	4014      	ands	r4, r2
 8000d92:	431c      	orrs	r4, r3
 8000d94:	07fb      	lsls	r3, r7, #31
 8000d96:	431c      	orrs	r4, r3
 8000d98:	087f      	lsrs	r7, r7, #1
 8000d9a:	e673      	b.n	8000a84 <__aeabi_dadd+0xf4>
 8000d9c:	4644      	mov	r4, r8
 8000d9e:	3a20      	subs	r2, #32
 8000da0:	40d4      	lsrs	r4, r2
 8000da2:	4662      	mov	r2, ip
 8000da4:	2a20      	cmp	r2, #32
 8000da6:	d005      	beq.n	8000db4 <__aeabi_dadd+0x424>
 8000da8:	4667      	mov	r7, ip
 8000daa:	2240      	movs	r2, #64	; 0x40
 8000dac:	1bd2      	subs	r2, r2, r7
 8000dae:	4647      	mov	r7, r8
 8000db0:	4097      	lsls	r7, r2
 8000db2:	4339      	orrs	r1, r7
 8000db4:	1e4a      	subs	r2, r1, #1
 8000db6:	4191      	sbcs	r1, r2
 8000db8:	4321      	orrs	r1, r4
 8000dba:	e635      	b.n	8000a28 <__aeabi_dadd+0x98>
 8000dbc:	4303      	orrs	r3, r0
 8000dbe:	1e58      	subs	r0, r3, #1
 8000dc0:	4183      	sbcs	r3, r0
 8000dc2:	1acc      	subs	r4, r1, r3
 8000dc4:	42a1      	cmp	r1, r4
 8000dc6:	41bf      	sbcs	r7, r7
 8000dc8:	4643      	mov	r3, r8
 8000dca:	427f      	negs	r7, r7
 8000dcc:	4655      	mov	r5, sl
 8000dce:	464e      	mov	r6, r9
 8000dd0:	1bdf      	subs	r7, r3, r7
 8000dd2:	e62e      	b.n	8000a32 <__aeabi_dadd+0xa2>
 8000dd4:	0002      	movs	r2, r0
 8000dd6:	431a      	orrs	r2, r3
 8000dd8:	d100      	bne.n	8000ddc <__aeabi_dadd+0x44c>
 8000dda:	e0bd      	b.n	8000f58 <__aeabi_dadd+0x5c8>
 8000ddc:	4662      	mov	r2, ip
 8000dde:	4664      	mov	r4, ip
 8000de0:	3a01      	subs	r2, #1
 8000de2:	2c01      	cmp	r4, #1
 8000de4:	d100      	bne.n	8000de8 <__aeabi_dadd+0x458>
 8000de6:	e0e5      	b.n	8000fb4 <__aeabi_dadd+0x624>
 8000de8:	4c85      	ldr	r4, [pc, #532]	; (8001000 <__aeabi_dadd+0x670>)
 8000dea:	45a4      	cmp	ip, r4
 8000dec:	d058      	beq.n	8000ea0 <__aeabi_dadd+0x510>
 8000dee:	4694      	mov	ip, r2
 8000df0:	e749      	b.n	8000c86 <__aeabi_dadd+0x2f6>
 8000df2:	4664      	mov	r4, ip
 8000df4:	2220      	movs	r2, #32
 8000df6:	1b12      	subs	r2, r2, r4
 8000df8:	4644      	mov	r4, r8
 8000dfa:	4094      	lsls	r4, r2
 8000dfc:	000f      	movs	r7, r1
 8000dfe:	46a1      	mov	r9, r4
 8000e00:	4664      	mov	r4, ip
 8000e02:	4091      	lsls	r1, r2
 8000e04:	40e7      	lsrs	r7, r4
 8000e06:	464c      	mov	r4, r9
 8000e08:	1e4a      	subs	r2, r1, #1
 8000e0a:	4191      	sbcs	r1, r2
 8000e0c:	433c      	orrs	r4, r7
 8000e0e:	4642      	mov	r2, r8
 8000e10:	430c      	orrs	r4, r1
 8000e12:	4661      	mov	r1, ip
 8000e14:	40ca      	lsrs	r2, r1
 8000e16:	1880      	adds	r0, r0, r2
 8000e18:	e6f4      	b.n	8000c04 <__aeabi_dadd+0x274>
 8000e1a:	4c79      	ldr	r4, [pc, #484]	; (8001000 <__aeabi_dadd+0x670>)
 8000e1c:	42a2      	cmp	r2, r4
 8000e1e:	d100      	bne.n	8000e22 <__aeabi_dadd+0x492>
 8000e20:	e6fd      	b.n	8000c1e <__aeabi_dadd+0x28e>
 8000e22:	1859      	adds	r1, r3, r1
 8000e24:	4299      	cmp	r1, r3
 8000e26:	419b      	sbcs	r3, r3
 8000e28:	4440      	add	r0, r8
 8000e2a:	425f      	negs	r7, r3
 8000e2c:	19c7      	adds	r7, r0, r7
 8000e2e:	07fc      	lsls	r4, r7, #31
 8000e30:	0849      	lsrs	r1, r1, #1
 8000e32:	0016      	movs	r6, r2
 8000e34:	430c      	orrs	r4, r1
 8000e36:	087f      	lsrs	r7, r7, #1
 8000e38:	e6cf      	b.n	8000bda <__aeabi_dadd+0x24a>
 8000e3a:	1acc      	subs	r4, r1, r3
 8000e3c:	42a1      	cmp	r1, r4
 8000e3e:	41bf      	sbcs	r7, r7
 8000e40:	4643      	mov	r3, r8
 8000e42:	427f      	negs	r7, r7
 8000e44:	1a18      	subs	r0, r3, r0
 8000e46:	4655      	mov	r5, sl
 8000e48:	1bc7      	subs	r7, r0, r7
 8000e4a:	e5f7      	b.n	8000a3c <__aeabi_dadd+0xac>
 8000e4c:	08c9      	lsrs	r1, r1, #3
 8000e4e:	077b      	lsls	r3, r7, #29
 8000e50:	4655      	mov	r5, sl
 8000e52:	430b      	orrs	r3, r1
 8000e54:	08f8      	lsrs	r0, r7, #3
 8000e56:	e6c8      	b.n	8000bea <__aeabi_dadd+0x25a>
 8000e58:	2c00      	cmp	r4, #0
 8000e5a:	d000      	beq.n	8000e5e <__aeabi_dadd+0x4ce>
 8000e5c:	e081      	b.n	8000f62 <__aeabi_dadd+0x5d2>
 8000e5e:	4643      	mov	r3, r8
 8000e60:	430b      	orrs	r3, r1
 8000e62:	d115      	bne.n	8000e90 <__aeabi_dadd+0x500>
 8000e64:	2080      	movs	r0, #128	; 0x80
 8000e66:	2500      	movs	r5, #0
 8000e68:	0300      	lsls	r0, r0, #12
 8000e6a:	e6e3      	b.n	8000c34 <__aeabi_dadd+0x2a4>
 8000e6c:	1a5c      	subs	r4, r3, r1
 8000e6e:	42a3      	cmp	r3, r4
 8000e70:	419b      	sbcs	r3, r3
 8000e72:	1bc7      	subs	r7, r0, r7
 8000e74:	425b      	negs	r3, r3
 8000e76:	2601      	movs	r6, #1
 8000e78:	1aff      	subs	r7, r7, r3
 8000e7a:	e5da      	b.n	8000a32 <__aeabi_dadd+0xa2>
 8000e7c:	0742      	lsls	r2, r0, #29
 8000e7e:	08db      	lsrs	r3, r3, #3
 8000e80:	4313      	orrs	r3, r2
 8000e82:	08c0      	lsrs	r0, r0, #3
 8000e84:	e6d2      	b.n	8000c2c <__aeabi_dadd+0x29c>
 8000e86:	0742      	lsls	r2, r0, #29
 8000e88:	08db      	lsrs	r3, r3, #3
 8000e8a:	4313      	orrs	r3, r2
 8000e8c:	08c0      	lsrs	r0, r0, #3
 8000e8e:	e6ac      	b.n	8000bea <__aeabi_dadd+0x25a>
 8000e90:	4643      	mov	r3, r8
 8000e92:	4642      	mov	r2, r8
 8000e94:	08c9      	lsrs	r1, r1, #3
 8000e96:	075b      	lsls	r3, r3, #29
 8000e98:	4655      	mov	r5, sl
 8000e9a:	430b      	orrs	r3, r1
 8000e9c:	08d0      	lsrs	r0, r2, #3
 8000e9e:	e6c5      	b.n	8000c2c <__aeabi_dadd+0x29c>
 8000ea0:	4643      	mov	r3, r8
 8000ea2:	4642      	mov	r2, r8
 8000ea4:	075b      	lsls	r3, r3, #29
 8000ea6:	08c9      	lsrs	r1, r1, #3
 8000ea8:	430b      	orrs	r3, r1
 8000eaa:	08d0      	lsrs	r0, r2, #3
 8000eac:	e6be      	b.n	8000c2c <__aeabi_dadd+0x29c>
 8000eae:	4303      	orrs	r3, r0
 8000eb0:	001c      	movs	r4, r3
 8000eb2:	1e63      	subs	r3, r4, #1
 8000eb4:	419c      	sbcs	r4, r3
 8000eb6:	e6fc      	b.n	8000cb2 <__aeabi_dadd+0x322>
 8000eb8:	0002      	movs	r2, r0
 8000eba:	3c20      	subs	r4, #32
 8000ebc:	40e2      	lsrs	r2, r4
 8000ebe:	0014      	movs	r4, r2
 8000ec0:	4662      	mov	r2, ip
 8000ec2:	2a20      	cmp	r2, #32
 8000ec4:	d003      	beq.n	8000ece <__aeabi_dadd+0x53e>
 8000ec6:	2540      	movs	r5, #64	; 0x40
 8000ec8:	1aad      	subs	r5, r5, r2
 8000eca:	40a8      	lsls	r0, r5
 8000ecc:	4303      	orrs	r3, r0
 8000ece:	1e58      	subs	r0, r3, #1
 8000ed0:	4183      	sbcs	r3, r0
 8000ed2:	4323      	orrs	r3, r4
 8000ed4:	e775      	b.n	8000dc2 <__aeabi_dadd+0x432>
 8000ed6:	2a00      	cmp	r2, #0
 8000ed8:	d0e2      	beq.n	8000ea0 <__aeabi_dadd+0x510>
 8000eda:	003a      	movs	r2, r7
 8000edc:	430a      	orrs	r2, r1
 8000ede:	d0cd      	beq.n	8000e7c <__aeabi_dadd+0x4ec>
 8000ee0:	0742      	lsls	r2, r0, #29
 8000ee2:	08db      	lsrs	r3, r3, #3
 8000ee4:	4313      	orrs	r3, r2
 8000ee6:	2280      	movs	r2, #128	; 0x80
 8000ee8:	08c0      	lsrs	r0, r0, #3
 8000eea:	0312      	lsls	r2, r2, #12
 8000eec:	4210      	tst	r0, r2
 8000eee:	d006      	beq.n	8000efe <__aeabi_dadd+0x56e>
 8000ef0:	08fc      	lsrs	r4, r7, #3
 8000ef2:	4214      	tst	r4, r2
 8000ef4:	d103      	bne.n	8000efe <__aeabi_dadd+0x56e>
 8000ef6:	0020      	movs	r0, r4
 8000ef8:	08cb      	lsrs	r3, r1, #3
 8000efa:	077a      	lsls	r2, r7, #29
 8000efc:	4313      	orrs	r3, r2
 8000efe:	0f5a      	lsrs	r2, r3, #29
 8000f00:	00db      	lsls	r3, r3, #3
 8000f02:	0752      	lsls	r2, r2, #29
 8000f04:	08db      	lsrs	r3, r3, #3
 8000f06:	4313      	orrs	r3, r2
 8000f08:	e690      	b.n	8000c2c <__aeabi_dadd+0x29c>
 8000f0a:	4643      	mov	r3, r8
 8000f0c:	430b      	orrs	r3, r1
 8000f0e:	d100      	bne.n	8000f12 <__aeabi_dadd+0x582>
 8000f10:	e709      	b.n	8000d26 <__aeabi_dadd+0x396>
 8000f12:	4643      	mov	r3, r8
 8000f14:	4642      	mov	r2, r8
 8000f16:	08c9      	lsrs	r1, r1, #3
 8000f18:	075b      	lsls	r3, r3, #29
 8000f1a:	4655      	mov	r5, sl
 8000f1c:	430b      	orrs	r3, r1
 8000f1e:	08d0      	lsrs	r0, r2, #3
 8000f20:	e666      	b.n	8000bf0 <__aeabi_dadd+0x260>
 8000f22:	1acc      	subs	r4, r1, r3
 8000f24:	42a1      	cmp	r1, r4
 8000f26:	4189      	sbcs	r1, r1
 8000f28:	1a3f      	subs	r7, r7, r0
 8000f2a:	4249      	negs	r1, r1
 8000f2c:	4655      	mov	r5, sl
 8000f2e:	2601      	movs	r6, #1
 8000f30:	1a7f      	subs	r7, r7, r1
 8000f32:	e57e      	b.n	8000a32 <__aeabi_dadd+0xa2>
 8000f34:	4642      	mov	r2, r8
 8000f36:	1a5c      	subs	r4, r3, r1
 8000f38:	1a87      	subs	r7, r0, r2
 8000f3a:	42a3      	cmp	r3, r4
 8000f3c:	4192      	sbcs	r2, r2
 8000f3e:	4252      	negs	r2, r2
 8000f40:	1abf      	subs	r7, r7, r2
 8000f42:	023a      	lsls	r2, r7, #8
 8000f44:	d53d      	bpl.n	8000fc2 <__aeabi_dadd+0x632>
 8000f46:	1acc      	subs	r4, r1, r3
 8000f48:	42a1      	cmp	r1, r4
 8000f4a:	4189      	sbcs	r1, r1
 8000f4c:	4643      	mov	r3, r8
 8000f4e:	4249      	negs	r1, r1
 8000f50:	1a1f      	subs	r7, r3, r0
 8000f52:	4655      	mov	r5, sl
 8000f54:	1a7f      	subs	r7, r7, r1
 8000f56:	e595      	b.n	8000a84 <__aeabi_dadd+0xf4>
 8000f58:	077b      	lsls	r3, r7, #29
 8000f5a:	08c9      	lsrs	r1, r1, #3
 8000f5c:	430b      	orrs	r3, r1
 8000f5e:	08f8      	lsrs	r0, r7, #3
 8000f60:	e643      	b.n	8000bea <__aeabi_dadd+0x25a>
 8000f62:	4644      	mov	r4, r8
 8000f64:	08db      	lsrs	r3, r3, #3
 8000f66:	430c      	orrs	r4, r1
 8000f68:	d130      	bne.n	8000fcc <__aeabi_dadd+0x63c>
 8000f6a:	0742      	lsls	r2, r0, #29
 8000f6c:	4313      	orrs	r3, r2
 8000f6e:	08c0      	lsrs	r0, r0, #3
 8000f70:	e65c      	b.n	8000c2c <__aeabi_dadd+0x29c>
 8000f72:	077b      	lsls	r3, r7, #29
 8000f74:	08c9      	lsrs	r1, r1, #3
 8000f76:	430b      	orrs	r3, r1
 8000f78:	08f8      	lsrs	r0, r7, #3
 8000f7a:	e639      	b.n	8000bf0 <__aeabi_dadd+0x260>
 8000f7c:	185c      	adds	r4, r3, r1
 8000f7e:	429c      	cmp	r4, r3
 8000f80:	419b      	sbcs	r3, r3
 8000f82:	4440      	add	r0, r8
 8000f84:	425b      	negs	r3, r3
 8000f86:	18c7      	adds	r7, r0, r3
 8000f88:	023b      	lsls	r3, r7, #8
 8000f8a:	d400      	bmi.n	8000f8e <__aeabi_dadd+0x5fe>
 8000f8c:	e625      	b.n	8000bda <__aeabi_dadd+0x24a>
 8000f8e:	4b1d      	ldr	r3, [pc, #116]	; (8001004 <__aeabi_dadd+0x674>)
 8000f90:	2601      	movs	r6, #1
 8000f92:	401f      	ands	r7, r3
 8000f94:	e621      	b.n	8000bda <__aeabi_dadd+0x24a>
 8000f96:	0004      	movs	r4, r0
 8000f98:	3a20      	subs	r2, #32
 8000f9a:	40d4      	lsrs	r4, r2
 8000f9c:	4662      	mov	r2, ip
 8000f9e:	2a20      	cmp	r2, #32
 8000fa0:	d004      	beq.n	8000fac <__aeabi_dadd+0x61c>
 8000fa2:	2240      	movs	r2, #64	; 0x40
 8000fa4:	4666      	mov	r6, ip
 8000fa6:	1b92      	subs	r2, r2, r6
 8000fa8:	4090      	lsls	r0, r2
 8000faa:	4303      	orrs	r3, r0
 8000fac:	1e5a      	subs	r2, r3, #1
 8000fae:	4193      	sbcs	r3, r2
 8000fb0:	431c      	orrs	r4, r3
 8000fb2:	e67e      	b.n	8000cb2 <__aeabi_dadd+0x322>
 8000fb4:	185c      	adds	r4, r3, r1
 8000fb6:	428c      	cmp	r4, r1
 8000fb8:	4189      	sbcs	r1, r1
 8000fba:	4440      	add	r0, r8
 8000fbc:	4249      	negs	r1, r1
 8000fbe:	1847      	adds	r7, r0, r1
 8000fc0:	e6dd      	b.n	8000d7e <__aeabi_dadd+0x3ee>
 8000fc2:	0023      	movs	r3, r4
 8000fc4:	433b      	orrs	r3, r7
 8000fc6:	d100      	bne.n	8000fca <__aeabi_dadd+0x63a>
 8000fc8:	e6ad      	b.n	8000d26 <__aeabi_dadd+0x396>
 8000fca:	e606      	b.n	8000bda <__aeabi_dadd+0x24a>
 8000fcc:	0744      	lsls	r4, r0, #29
 8000fce:	4323      	orrs	r3, r4
 8000fd0:	2480      	movs	r4, #128	; 0x80
 8000fd2:	08c0      	lsrs	r0, r0, #3
 8000fd4:	0324      	lsls	r4, r4, #12
 8000fd6:	4220      	tst	r0, r4
 8000fd8:	d008      	beq.n	8000fec <__aeabi_dadd+0x65c>
 8000fda:	4642      	mov	r2, r8
 8000fdc:	08d6      	lsrs	r6, r2, #3
 8000fde:	4226      	tst	r6, r4
 8000fe0:	d104      	bne.n	8000fec <__aeabi_dadd+0x65c>
 8000fe2:	4655      	mov	r5, sl
 8000fe4:	0030      	movs	r0, r6
 8000fe6:	08cb      	lsrs	r3, r1, #3
 8000fe8:	0751      	lsls	r1, r2, #29
 8000fea:	430b      	orrs	r3, r1
 8000fec:	0f5a      	lsrs	r2, r3, #29
 8000fee:	00db      	lsls	r3, r3, #3
 8000ff0:	08db      	lsrs	r3, r3, #3
 8000ff2:	0752      	lsls	r2, r2, #29
 8000ff4:	4313      	orrs	r3, r2
 8000ff6:	e619      	b.n	8000c2c <__aeabi_dadd+0x29c>
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	4a01      	ldr	r2, [pc, #4]	; (8001000 <__aeabi_dadd+0x670>)
 8000ffc:	001f      	movs	r7, r3
 8000ffe:	e55e      	b.n	8000abe <__aeabi_dadd+0x12e>
 8001000:	000007ff 	.word	0x000007ff
 8001004:	ff7fffff 	.word	0xff7fffff

08001008 <__aeabi_ddiv>:
 8001008:	b5f0      	push	{r4, r5, r6, r7, lr}
 800100a:	4657      	mov	r7, sl
 800100c:	464e      	mov	r6, r9
 800100e:	4645      	mov	r5, r8
 8001010:	46de      	mov	lr, fp
 8001012:	b5e0      	push	{r5, r6, r7, lr}
 8001014:	4681      	mov	r9, r0
 8001016:	0005      	movs	r5, r0
 8001018:	030c      	lsls	r4, r1, #12
 800101a:	0048      	lsls	r0, r1, #1
 800101c:	4692      	mov	sl, r2
 800101e:	001f      	movs	r7, r3
 8001020:	b085      	sub	sp, #20
 8001022:	0b24      	lsrs	r4, r4, #12
 8001024:	0d40      	lsrs	r0, r0, #21
 8001026:	0fce      	lsrs	r6, r1, #31
 8001028:	2800      	cmp	r0, #0
 800102a:	d100      	bne.n	800102e <__aeabi_ddiv+0x26>
 800102c:	e156      	b.n	80012dc <__aeabi_ddiv+0x2d4>
 800102e:	4bd4      	ldr	r3, [pc, #848]	; (8001380 <__aeabi_ddiv+0x378>)
 8001030:	4298      	cmp	r0, r3
 8001032:	d100      	bne.n	8001036 <__aeabi_ddiv+0x2e>
 8001034:	e172      	b.n	800131c <__aeabi_ddiv+0x314>
 8001036:	0f6b      	lsrs	r3, r5, #29
 8001038:	00e4      	lsls	r4, r4, #3
 800103a:	431c      	orrs	r4, r3
 800103c:	2380      	movs	r3, #128	; 0x80
 800103e:	041b      	lsls	r3, r3, #16
 8001040:	4323      	orrs	r3, r4
 8001042:	4698      	mov	r8, r3
 8001044:	4bcf      	ldr	r3, [pc, #828]	; (8001384 <__aeabi_ddiv+0x37c>)
 8001046:	00ed      	lsls	r5, r5, #3
 8001048:	469b      	mov	fp, r3
 800104a:	2300      	movs	r3, #0
 800104c:	4699      	mov	r9, r3
 800104e:	4483      	add	fp, r0
 8001050:	9300      	str	r3, [sp, #0]
 8001052:	033c      	lsls	r4, r7, #12
 8001054:	007b      	lsls	r3, r7, #1
 8001056:	4650      	mov	r0, sl
 8001058:	0b24      	lsrs	r4, r4, #12
 800105a:	0d5b      	lsrs	r3, r3, #21
 800105c:	0fff      	lsrs	r7, r7, #31
 800105e:	2b00      	cmp	r3, #0
 8001060:	d100      	bne.n	8001064 <__aeabi_ddiv+0x5c>
 8001062:	e11f      	b.n	80012a4 <__aeabi_ddiv+0x29c>
 8001064:	4ac6      	ldr	r2, [pc, #792]	; (8001380 <__aeabi_ddiv+0x378>)
 8001066:	4293      	cmp	r3, r2
 8001068:	d100      	bne.n	800106c <__aeabi_ddiv+0x64>
 800106a:	e162      	b.n	8001332 <__aeabi_ddiv+0x32a>
 800106c:	49c5      	ldr	r1, [pc, #788]	; (8001384 <__aeabi_ddiv+0x37c>)
 800106e:	0f42      	lsrs	r2, r0, #29
 8001070:	468c      	mov	ip, r1
 8001072:	00e4      	lsls	r4, r4, #3
 8001074:	4659      	mov	r1, fp
 8001076:	4314      	orrs	r4, r2
 8001078:	2280      	movs	r2, #128	; 0x80
 800107a:	4463      	add	r3, ip
 800107c:	0412      	lsls	r2, r2, #16
 800107e:	1acb      	subs	r3, r1, r3
 8001080:	4314      	orrs	r4, r2
 8001082:	469b      	mov	fp, r3
 8001084:	00c2      	lsls	r2, r0, #3
 8001086:	2000      	movs	r0, #0
 8001088:	0033      	movs	r3, r6
 800108a:	407b      	eors	r3, r7
 800108c:	469a      	mov	sl, r3
 800108e:	464b      	mov	r3, r9
 8001090:	2b0f      	cmp	r3, #15
 8001092:	d827      	bhi.n	80010e4 <__aeabi_ddiv+0xdc>
 8001094:	49bc      	ldr	r1, [pc, #752]	; (8001388 <__aeabi_ddiv+0x380>)
 8001096:	009b      	lsls	r3, r3, #2
 8001098:	58cb      	ldr	r3, [r1, r3]
 800109a:	469f      	mov	pc, r3
 800109c:	46b2      	mov	sl, r6
 800109e:	9b00      	ldr	r3, [sp, #0]
 80010a0:	2b02      	cmp	r3, #2
 80010a2:	d016      	beq.n	80010d2 <__aeabi_ddiv+0xca>
 80010a4:	2b03      	cmp	r3, #3
 80010a6:	d100      	bne.n	80010aa <__aeabi_ddiv+0xa2>
 80010a8:	e28e      	b.n	80015c8 <__aeabi_ddiv+0x5c0>
 80010aa:	2b01      	cmp	r3, #1
 80010ac:	d000      	beq.n	80010b0 <__aeabi_ddiv+0xa8>
 80010ae:	e0d9      	b.n	8001264 <__aeabi_ddiv+0x25c>
 80010b0:	2300      	movs	r3, #0
 80010b2:	2400      	movs	r4, #0
 80010b4:	2500      	movs	r5, #0
 80010b6:	4652      	mov	r2, sl
 80010b8:	051b      	lsls	r3, r3, #20
 80010ba:	4323      	orrs	r3, r4
 80010bc:	07d2      	lsls	r2, r2, #31
 80010be:	4313      	orrs	r3, r2
 80010c0:	0028      	movs	r0, r5
 80010c2:	0019      	movs	r1, r3
 80010c4:	b005      	add	sp, #20
 80010c6:	bcf0      	pop	{r4, r5, r6, r7}
 80010c8:	46bb      	mov	fp, r7
 80010ca:	46b2      	mov	sl, r6
 80010cc:	46a9      	mov	r9, r5
 80010ce:	46a0      	mov	r8, r4
 80010d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80010d2:	2400      	movs	r4, #0
 80010d4:	2500      	movs	r5, #0
 80010d6:	4baa      	ldr	r3, [pc, #680]	; (8001380 <__aeabi_ddiv+0x378>)
 80010d8:	e7ed      	b.n	80010b6 <__aeabi_ddiv+0xae>
 80010da:	46ba      	mov	sl, r7
 80010dc:	46a0      	mov	r8, r4
 80010de:	0015      	movs	r5, r2
 80010e0:	9000      	str	r0, [sp, #0]
 80010e2:	e7dc      	b.n	800109e <__aeabi_ddiv+0x96>
 80010e4:	4544      	cmp	r4, r8
 80010e6:	d200      	bcs.n	80010ea <__aeabi_ddiv+0xe2>
 80010e8:	e1c7      	b.n	800147a <__aeabi_ddiv+0x472>
 80010ea:	d100      	bne.n	80010ee <__aeabi_ddiv+0xe6>
 80010ec:	e1c2      	b.n	8001474 <__aeabi_ddiv+0x46c>
 80010ee:	2301      	movs	r3, #1
 80010f0:	425b      	negs	r3, r3
 80010f2:	469c      	mov	ip, r3
 80010f4:	002e      	movs	r6, r5
 80010f6:	4640      	mov	r0, r8
 80010f8:	2500      	movs	r5, #0
 80010fa:	44e3      	add	fp, ip
 80010fc:	0223      	lsls	r3, r4, #8
 80010fe:	0e14      	lsrs	r4, r2, #24
 8001100:	431c      	orrs	r4, r3
 8001102:	0c1b      	lsrs	r3, r3, #16
 8001104:	4699      	mov	r9, r3
 8001106:	0423      	lsls	r3, r4, #16
 8001108:	0c1f      	lsrs	r7, r3, #16
 800110a:	0212      	lsls	r2, r2, #8
 800110c:	4649      	mov	r1, r9
 800110e:	9200      	str	r2, [sp, #0]
 8001110:	9701      	str	r7, [sp, #4]
 8001112:	f7ff f89b 	bl	800024c <__aeabi_uidivmod>
 8001116:	0002      	movs	r2, r0
 8001118:	437a      	muls	r2, r7
 800111a:	040b      	lsls	r3, r1, #16
 800111c:	0c31      	lsrs	r1, r6, #16
 800111e:	4680      	mov	r8, r0
 8001120:	4319      	orrs	r1, r3
 8001122:	428a      	cmp	r2, r1
 8001124:	d907      	bls.n	8001136 <__aeabi_ddiv+0x12e>
 8001126:	2301      	movs	r3, #1
 8001128:	425b      	negs	r3, r3
 800112a:	469c      	mov	ip, r3
 800112c:	1909      	adds	r1, r1, r4
 800112e:	44e0      	add	r8, ip
 8001130:	428c      	cmp	r4, r1
 8001132:	d800      	bhi.n	8001136 <__aeabi_ddiv+0x12e>
 8001134:	e207      	b.n	8001546 <__aeabi_ddiv+0x53e>
 8001136:	1a88      	subs	r0, r1, r2
 8001138:	4649      	mov	r1, r9
 800113a:	f7ff f887 	bl	800024c <__aeabi_uidivmod>
 800113e:	0409      	lsls	r1, r1, #16
 8001140:	468c      	mov	ip, r1
 8001142:	0431      	lsls	r1, r6, #16
 8001144:	4666      	mov	r6, ip
 8001146:	9a01      	ldr	r2, [sp, #4]
 8001148:	0c09      	lsrs	r1, r1, #16
 800114a:	4342      	muls	r2, r0
 800114c:	0003      	movs	r3, r0
 800114e:	4331      	orrs	r1, r6
 8001150:	428a      	cmp	r2, r1
 8001152:	d904      	bls.n	800115e <__aeabi_ddiv+0x156>
 8001154:	1909      	adds	r1, r1, r4
 8001156:	3b01      	subs	r3, #1
 8001158:	428c      	cmp	r4, r1
 800115a:	d800      	bhi.n	800115e <__aeabi_ddiv+0x156>
 800115c:	e1ed      	b.n	800153a <__aeabi_ddiv+0x532>
 800115e:	1a88      	subs	r0, r1, r2
 8001160:	4642      	mov	r2, r8
 8001162:	0412      	lsls	r2, r2, #16
 8001164:	431a      	orrs	r2, r3
 8001166:	4690      	mov	r8, r2
 8001168:	4641      	mov	r1, r8
 800116a:	9b00      	ldr	r3, [sp, #0]
 800116c:	040e      	lsls	r6, r1, #16
 800116e:	0c1b      	lsrs	r3, r3, #16
 8001170:	001f      	movs	r7, r3
 8001172:	9302      	str	r3, [sp, #8]
 8001174:	9b00      	ldr	r3, [sp, #0]
 8001176:	0c36      	lsrs	r6, r6, #16
 8001178:	041b      	lsls	r3, r3, #16
 800117a:	0c19      	lsrs	r1, r3, #16
 800117c:	000b      	movs	r3, r1
 800117e:	4373      	muls	r3, r6
 8001180:	0c12      	lsrs	r2, r2, #16
 8001182:	437e      	muls	r6, r7
 8001184:	9103      	str	r1, [sp, #12]
 8001186:	4351      	muls	r1, r2
 8001188:	437a      	muls	r2, r7
 800118a:	0c1f      	lsrs	r7, r3, #16
 800118c:	46bc      	mov	ip, r7
 800118e:	1876      	adds	r6, r6, r1
 8001190:	4466      	add	r6, ip
 8001192:	42b1      	cmp	r1, r6
 8001194:	d903      	bls.n	800119e <__aeabi_ddiv+0x196>
 8001196:	2180      	movs	r1, #128	; 0x80
 8001198:	0249      	lsls	r1, r1, #9
 800119a:	468c      	mov	ip, r1
 800119c:	4462      	add	r2, ip
 800119e:	0c31      	lsrs	r1, r6, #16
 80011a0:	188a      	adds	r2, r1, r2
 80011a2:	0431      	lsls	r1, r6, #16
 80011a4:	041e      	lsls	r6, r3, #16
 80011a6:	0c36      	lsrs	r6, r6, #16
 80011a8:	198e      	adds	r6, r1, r6
 80011aa:	4290      	cmp	r0, r2
 80011ac:	d302      	bcc.n	80011b4 <__aeabi_ddiv+0x1ac>
 80011ae:	d112      	bne.n	80011d6 <__aeabi_ddiv+0x1ce>
 80011b0:	42b5      	cmp	r5, r6
 80011b2:	d210      	bcs.n	80011d6 <__aeabi_ddiv+0x1ce>
 80011b4:	4643      	mov	r3, r8
 80011b6:	1e59      	subs	r1, r3, #1
 80011b8:	9b00      	ldr	r3, [sp, #0]
 80011ba:	469c      	mov	ip, r3
 80011bc:	4465      	add	r5, ip
 80011be:	001f      	movs	r7, r3
 80011c0:	429d      	cmp	r5, r3
 80011c2:	419b      	sbcs	r3, r3
 80011c4:	425b      	negs	r3, r3
 80011c6:	191b      	adds	r3, r3, r4
 80011c8:	18c0      	adds	r0, r0, r3
 80011ca:	4284      	cmp	r4, r0
 80011cc:	d200      	bcs.n	80011d0 <__aeabi_ddiv+0x1c8>
 80011ce:	e1a0      	b.n	8001512 <__aeabi_ddiv+0x50a>
 80011d0:	d100      	bne.n	80011d4 <__aeabi_ddiv+0x1cc>
 80011d2:	e19b      	b.n	800150c <__aeabi_ddiv+0x504>
 80011d4:	4688      	mov	r8, r1
 80011d6:	1bae      	subs	r6, r5, r6
 80011d8:	42b5      	cmp	r5, r6
 80011da:	41ad      	sbcs	r5, r5
 80011dc:	1a80      	subs	r0, r0, r2
 80011de:	426d      	negs	r5, r5
 80011e0:	1b40      	subs	r0, r0, r5
 80011e2:	4284      	cmp	r4, r0
 80011e4:	d100      	bne.n	80011e8 <__aeabi_ddiv+0x1e0>
 80011e6:	e1d5      	b.n	8001594 <__aeabi_ddiv+0x58c>
 80011e8:	4649      	mov	r1, r9
 80011ea:	f7ff f82f 	bl	800024c <__aeabi_uidivmod>
 80011ee:	9a01      	ldr	r2, [sp, #4]
 80011f0:	040b      	lsls	r3, r1, #16
 80011f2:	4342      	muls	r2, r0
 80011f4:	0c31      	lsrs	r1, r6, #16
 80011f6:	0005      	movs	r5, r0
 80011f8:	4319      	orrs	r1, r3
 80011fa:	428a      	cmp	r2, r1
 80011fc:	d900      	bls.n	8001200 <__aeabi_ddiv+0x1f8>
 80011fe:	e16c      	b.n	80014da <__aeabi_ddiv+0x4d2>
 8001200:	1a88      	subs	r0, r1, r2
 8001202:	4649      	mov	r1, r9
 8001204:	f7ff f822 	bl	800024c <__aeabi_uidivmod>
 8001208:	9a01      	ldr	r2, [sp, #4]
 800120a:	0436      	lsls	r6, r6, #16
 800120c:	4342      	muls	r2, r0
 800120e:	0409      	lsls	r1, r1, #16
 8001210:	0c36      	lsrs	r6, r6, #16
 8001212:	0003      	movs	r3, r0
 8001214:	430e      	orrs	r6, r1
 8001216:	42b2      	cmp	r2, r6
 8001218:	d900      	bls.n	800121c <__aeabi_ddiv+0x214>
 800121a:	e153      	b.n	80014c4 <__aeabi_ddiv+0x4bc>
 800121c:	9803      	ldr	r0, [sp, #12]
 800121e:	1ab6      	subs	r6, r6, r2
 8001220:	0002      	movs	r2, r0
 8001222:	042d      	lsls	r5, r5, #16
 8001224:	431d      	orrs	r5, r3
 8001226:	9f02      	ldr	r7, [sp, #8]
 8001228:	042b      	lsls	r3, r5, #16
 800122a:	0c1b      	lsrs	r3, r3, #16
 800122c:	435a      	muls	r2, r3
 800122e:	437b      	muls	r3, r7
 8001230:	469c      	mov	ip, r3
 8001232:	0c29      	lsrs	r1, r5, #16
 8001234:	4348      	muls	r0, r1
 8001236:	0c13      	lsrs	r3, r2, #16
 8001238:	4484      	add	ip, r0
 800123a:	4463      	add	r3, ip
 800123c:	4379      	muls	r1, r7
 800123e:	4298      	cmp	r0, r3
 8001240:	d903      	bls.n	800124a <__aeabi_ddiv+0x242>
 8001242:	2080      	movs	r0, #128	; 0x80
 8001244:	0240      	lsls	r0, r0, #9
 8001246:	4684      	mov	ip, r0
 8001248:	4461      	add	r1, ip
 800124a:	0c18      	lsrs	r0, r3, #16
 800124c:	0412      	lsls	r2, r2, #16
 800124e:	041b      	lsls	r3, r3, #16
 8001250:	0c12      	lsrs	r2, r2, #16
 8001252:	1841      	adds	r1, r0, r1
 8001254:	189b      	adds	r3, r3, r2
 8001256:	428e      	cmp	r6, r1
 8001258:	d200      	bcs.n	800125c <__aeabi_ddiv+0x254>
 800125a:	e0ff      	b.n	800145c <__aeabi_ddiv+0x454>
 800125c:	d100      	bne.n	8001260 <__aeabi_ddiv+0x258>
 800125e:	e0fa      	b.n	8001456 <__aeabi_ddiv+0x44e>
 8001260:	2301      	movs	r3, #1
 8001262:	431d      	orrs	r5, r3
 8001264:	4a49      	ldr	r2, [pc, #292]	; (800138c <__aeabi_ddiv+0x384>)
 8001266:	445a      	add	r2, fp
 8001268:	2a00      	cmp	r2, #0
 800126a:	dc00      	bgt.n	800126e <__aeabi_ddiv+0x266>
 800126c:	e0aa      	b.n	80013c4 <__aeabi_ddiv+0x3bc>
 800126e:	076b      	lsls	r3, r5, #29
 8001270:	d000      	beq.n	8001274 <__aeabi_ddiv+0x26c>
 8001272:	e13d      	b.n	80014f0 <__aeabi_ddiv+0x4e8>
 8001274:	08ed      	lsrs	r5, r5, #3
 8001276:	4643      	mov	r3, r8
 8001278:	01db      	lsls	r3, r3, #7
 800127a:	d506      	bpl.n	800128a <__aeabi_ddiv+0x282>
 800127c:	4642      	mov	r2, r8
 800127e:	4b44      	ldr	r3, [pc, #272]	; (8001390 <__aeabi_ddiv+0x388>)
 8001280:	401a      	ands	r2, r3
 8001282:	4690      	mov	r8, r2
 8001284:	2280      	movs	r2, #128	; 0x80
 8001286:	00d2      	lsls	r2, r2, #3
 8001288:	445a      	add	r2, fp
 800128a:	4b42      	ldr	r3, [pc, #264]	; (8001394 <__aeabi_ddiv+0x38c>)
 800128c:	429a      	cmp	r2, r3
 800128e:	dd00      	ble.n	8001292 <__aeabi_ddiv+0x28a>
 8001290:	e71f      	b.n	80010d2 <__aeabi_ddiv+0xca>
 8001292:	4643      	mov	r3, r8
 8001294:	075b      	lsls	r3, r3, #29
 8001296:	431d      	orrs	r5, r3
 8001298:	4643      	mov	r3, r8
 800129a:	0552      	lsls	r2, r2, #21
 800129c:	025c      	lsls	r4, r3, #9
 800129e:	0b24      	lsrs	r4, r4, #12
 80012a0:	0d53      	lsrs	r3, r2, #21
 80012a2:	e708      	b.n	80010b6 <__aeabi_ddiv+0xae>
 80012a4:	4652      	mov	r2, sl
 80012a6:	4322      	orrs	r2, r4
 80012a8:	d100      	bne.n	80012ac <__aeabi_ddiv+0x2a4>
 80012aa:	e07b      	b.n	80013a4 <__aeabi_ddiv+0x39c>
 80012ac:	2c00      	cmp	r4, #0
 80012ae:	d100      	bne.n	80012b2 <__aeabi_ddiv+0x2aa>
 80012b0:	e0fa      	b.n	80014a8 <__aeabi_ddiv+0x4a0>
 80012b2:	0020      	movs	r0, r4
 80012b4:	f001 f99a 	bl	80025ec <__clzsi2>
 80012b8:	0002      	movs	r2, r0
 80012ba:	3a0b      	subs	r2, #11
 80012bc:	231d      	movs	r3, #29
 80012be:	0001      	movs	r1, r0
 80012c0:	1a9b      	subs	r3, r3, r2
 80012c2:	4652      	mov	r2, sl
 80012c4:	3908      	subs	r1, #8
 80012c6:	40da      	lsrs	r2, r3
 80012c8:	408c      	lsls	r4, r1
 80012ca:	4314      	orrs	r4, r2
 80012cc:	4652      	mov	r2, sl
 80012ce:	408a      	lsls	r2, r1
 80012d0:	4b31      	ldr	r3, [pc, #196]	; (8001398 <__aeabi_ddiv+0x390>)
 80012d2:	4458      	add	r0, fp
 80012d4:	469b      	mov	fp, r3
 80012d6:	4483      	add	fp, r0
 80012d8:	2000      	movs	r0, #0
 80012da:	e6d5      	b.n	8001088 <__aeabi_ddiv+0x80>
 80012dc:	464b      	mov	r3, r9
 80012de:	4323      	orrs	r3, r4
 80012e0:	4698      	mov	r8, r3
 80012e2:	d044      	beq.n	800136e <__aeabi_ddiv+0x366>
 80012e4:	2c00      	cmp	r4, #0
 80012e6:	d100      	bne.n	80012ea <__aeabi_ddiv+0x2e2>
 80012e8:	e0ce      	b.n	8001488 <__aeabi_ddiv+0x480>
 80012ea:	0020      	movs	r0, r4
 80012ec:	f001 f97e 	bl	80025ec <__clzsi2>
 80012f0:	0001      	movs	r1, r0
 80012f2:	0002      	movs	r2, r0
 80012f4:	390b      	subs	r1, #11
 80012f6:	231d      	movs	r3, #29
 80012f8:	1a5b      	subs	r3, r3, r1
 80012fa:	4649      	mov	r1, r9
 80012fc:	0010      	movs	r0, r2
 80012fe:	40d9      	lsrs	r1, r3
 8001300:	3808      	subs	r0, #8
 8001302:	4084      	lsls	r4, r0
 8001304:	000b      	movs	r3, r1
 8001306:	464d      	mov	r5, r9
 8001308:	4323      	orrs	r3, r4
 800130a:	4698      	mov	r8, r3
 800130c:	4085      	lsls	r5, r0
 800130e:	4823      	ldr	r0, [pc, #140]	; (800139c <__aeabi_ddiv+0x394>)
 8001310:	1a83      	subs	r3, r0, r2
 8001312:	469b      	mov	fp, r3
 8001314:	2300      	movs	r3, #0
 8001316:	4699      	mov	r9, r3
 8001318:	9300      	str	r3, [sp, #0]
 800131a:	e69a      	b.n	8001052 <__aeabi_ddiv+0x4a>
 800131c:	464b      	mov	r3, r9
 800131e:	4323      	orrs	r3, r4
 8001320:	4698      	mov	r8, r3
 8001322:	d11d      	bne.n	8001360 <__aeabi_ddiv+0x358>
 8001324:	2308      	movs	r3, #8
 8001326:	4699      	mov	r9, r3
 8001328:	3b06      	subs	r3, #6
 800132a:	2500      	movs	r5, #0
 800132c:	4683      	mov	fp, r0
 800132e:	9300      	str	r3, [sp, #0]
 8001330:	e68f      	b.n	8001052 <__aeabi_ddiv+0x4a>
 8001332:	4652      	mov	r2, sl
 8001334:	4322      	orrs	r2, r4
 8001336:	d109      	bne.n	800134c <__aeabi_ddiv+0x344>
 8001338:	2302      	movs	r3, #2
 800133a:	4649      	mov	r1, r9
 800133c:	4319      	orrs	r1, r3
 800133e:	4b18      	ldr	r3, [pc, #96]	; (80013a0 <__aeabi_ddiv+0x398>)
 8001340:	4689      	mov	r9, r1
 8001342:	469c      	mov	ip, r3
 8001344:	2400      	movs	r4, #0
 8001346:	2002      	movs	r0, #2
 8001348:	44e3      	add	fp, ip
 800134a:	e69d      	b.n	8001088 <__aeabi_ddiv+0x80>
 800134c:	2303      	movs	r3, #3
 800134e:	464a      	mov	r2, r9
 8001350:	431a      	orrs	r2, r3
 8001352:	4b13      	ldr	r3, [pc, #76]	; (80013a0 <__aeabi_ddiv+0x398>)
 8001354:	4691      	mov	r9, r2
 8001356:	469c      	mov	ip, r3
 8001358:	4652      	mov	r2, sl
 800135a:	2003      	movs	r0, #3
 800135c:	44e3      	add	fp, ip
 800135e:	e693      	b.n	8001088 <__aeabi_ddiv+0x80>
 8001360:	230c      	movs	r3, #12
 8001362:	4699      	mov	r9, r3
 8001364:	3b09      	subs	r3, #9
 8001366:	46a0      	mov	r8, r4
 8001368:	4683      	mov	fp, r0
 800136a:	9300      	str	r3, [sp, #0]
 800136c:	e671      	b.n	8001052 <__aeabi_ddiv+0x4a>
 800136e:	2304      	movs	r3, #4
 8001370:	4699      	mov	r9, r3
 8001372:	2300      	movs	r3, #0
 8001374:	469b      	mov	fp, r3
 8001376:	3301      	adds	r3, #1
 8001378:	2500      	movs	r5, #0
 800137a:	9300      	str	r3, [sp, #0]
 800137c:	e669      	b.n	8001052 <__aeabi_ddiv+0x4a>
 800137e:	46c0      	nop			; (mov r8, r8)
 8001380:	000007ff 	.word	0x000007ff
 8001384:	fffffc01 	.word	0xfffffc01
 8001388:	08008bf4 	.word	0x08008bf4
 800138c:	000003ff 	.word	0x000003ff
 8001390:	feffffff 	.word	0xfeffffff
 8001394:	000007fe 	.word	0x000007fe
 8001398:	000003f3 	.word	0x000003f3
 800139c:	fffffc0d 	.word	0xfffffc0d
 80013a0:	fffff801 	.word	0xfffff801
 80013a4:	4649      	mov	r1, r9
 80013a6:	2301      	movs	r3, #1
 80013a8:	4319      	orrs	r1, r3
 80013aa:	4689      	mov	r9, r1
 80013ac:	2400      	movs	r4, #0
 80013ae:	2001      	movs	r0, #1
 80013b0:	e66a      	b.n	8001088 <__aeabi_ddiv+0x80>
 80013b2:	2300      	movs	r3, #0
 80013b4:	2480      	movs	r4, #128	; 0x80
 80013b6:	469a      	mov	sl, r3
 80013b8:	2500      	movs	r5, #0
 80013ba:	4b8a      	ldr	r3, [pc, #552]	; (80015e4 <__aeabi_ddiv+0x5dc>)
 80013bc:	0324      	lsls	r4, r4, #12
 80013be:	e67a      	b.n	80010b6 <__aeabi_ddiv+0xae>
 80013c0:	2501      	movs	r5, #1
 80013c2:	426d      	negs	r5, r5
 80013c4:	2301      	movs	r3, #1
 80013c6:	1a9b      	subs	r3, r3, r2
 80013c8:	2b38      	cmp	r3, #56	; 0x38
 80013ca:	dd00      	ble.n	80013ce <__aeabi_ddiv+0x3c6>
 80013cc:	e670      	b.n	80010b0 <__aeabi_ddiv+0xa8>
 80013ce:	2b1f      	cmp	r3, #31
 80013d0:	dc00      	bgt.n	80013d4 <__aeabi_ddiv+0x3cc>
 80013d2:	e0bf      	b.n	8001554 <__aeabi_ddiv+0x54c>
 80013d4:	211f      	movs	r1, #31
 80013d6:	4249      	negs	r1, r1
 80013d8:	1a8a      	subs	r2, r1, r2
 80013da:	4641      	mov	r1, r8
 80013dc:	40d1      	lsrs	r1, r2
 80013de:	000a      	movs	r2, r1
 80013e0:	2b20      	cmp	r3, #32
 80013e2:	d004      	beq.n	80013ee <__aeabi_ddiv+0x3e6>
 80013e4:	4641      	mov	r1, r8
 80013e6:	4b80      	ldr	r3, [pc, #512]	; (80015e8 <__aeabi_ddiv+0x5e0>)
 80013e8:	445b      	add	r3, fp
 80013ea:	4099      	lsls	r1, r3
 80013ec:	430d      	orrs	r5, r1
 80013ee:	1e6b      	subs	r3, r5, #1
 80013f0:	419d      	sbcs	r5, r3
 80013f2:	2307      	movs	r3, #7
 80013f4:	432a      	orrs	r2, r5
 80013f6:	001d      	movs	r5, r3
 80013f8:	2400      	movs	r4, #0
 80013fa:	4015      	ands	r5, r2
 80013fc:	4213      	tst	r3, r2
 80013fe:	d100      	bne.n	8001402 <__aeabi_ddiv+0x3fa>
 8001400:	e0d4      	b.n	80015ac <__aeabi_ddiv+0x5a4>
 8001402:	210f      	movs	r1, #15
 8001404:	2300      	movs	r3, #0
 8001406:	4011      	ands	r1, r2
 8001408:	2904      	cmp	r1, #4
 800140a:	d100      	bne.n	800140e <__aeabi_ddiv+0x406>
 800140c:	e0cb      	b.n	80015a6 <__aeabi_ddiv+0x59e>
 800140e:	1d11      	adds	r1, r2, #4
 8001410:	4291      	cmp	r1, r2
 8001412:	4192      	sbcs	r2, r2
 8001414:	4252      	negs	r2, r2
 8001416:	189b      	adds	r3, r3, r2
 8001418:	000a      	movs	r2, r1
 800141a:	0219      	lsls	r1, r3, #8
 800141c:	d400      	bmi.n	8001420 <__aeabi_ddiv+0x418>
 800141e:	e0c2      	b.n	80015a6 <__aeabi_ddiv+0x59e>
 8001420:	2301      	movs	r3, #1
 8001422:	2400      	movs	r4, #0
 8001424:	2500      	movs	r5, #0
 8001426:	e646      	b.n	80010b6 <__aeabi_ddiv+0xae>
 8001428:	2380      	movs	r3, #128	; 0x80
 800142a:	4641      	mov	r1, r8
 800142c:	031b      	lsls	r3, r3, #12
 800142e:	4219      	tst	r1, r3
 8001430:	d008      	beq.n	8001444 <__aeabi_ddiv+0x43c>
 8001432:	421c      	tst	r4, r3
 8001434:	d106      	bne.n	8001444 <__aeabi_ddiv+0x43c>
 8001436:	431c      	orrs	r4, r3
 8001438:	0324      	lsls	r4, r4, #12
 800143a:	46ba      	mov	sl, r7
 800143c:	0015      	movs	r5, r2
 800143e:	4b69      	ldr	r3, [pc, #420]	; (80015e4 <__aeabi_ddiv+0x5dc>)
 8001440:	0b24      	lsrs	r4, r4, #12
 8001442:	e638      	b.n	80010b6 <__aeabi_ddiv+0xae>
 8001444:	2480      	movs	r4, #128	; 0x80
 8001446:	4643      	mov	r3, r8
 8001448:	0324      	lsls	r4, r4, #12
 800144a:	431c      	orrs	r4, r3
 800144c:	0324      	lsls	r4, r4, #12
 800144e:	46b2      	mov	sl, r6
 8001450:	4b64      	ldr	r3, [pc, #400]	; (80015e4 <__aeabi_ddiv+0x5dc>)
 8001452:	0b24      	lsrs	r4, r4, #12
 8001454:	e62f      	b.n	80010b6 <__aeabi_ddiv+0xae>
 8001456:	2b00      	cmp	r3, #0
 8001458:	d100      	bne.n	800145c <__aeabi_ddiv+0x454>
 800145a:	e703      	b.n	8001264 <__aeabi_ddiv+0x25c>
 800145c:	19a6      	adds	r6, r4, r6
 800145e:	1e68      	subs	r0, r5, #1
 8001460:	42a6      	cmp	r6, r4
 8001462:	d200      	bcs.n	8001466 <__aeabi_ddiv+0x45e>
 8001464:	e08d      	b.n	8001582 <__aeabi_ddiv+0x57a>
 8001466:	428e      	cmp	r6, r1
 8001468:	d200      	bcs.n	800146c <__aeabi_ddiv+0x464>
 800146a:	e0a3      	b.n	80015b4 <__aeabi_ddiv+0x5ac>
 800146c:	d100      	bne.n	8001470 <__aeabi_ddiv+0x468>
 800146e:	e0b3      	b.n	80015d8 <__aeabi_ddiv+0x5d0>
 8001470:	0005      	movs	r5, r0
 8001472:	e6f5      	b.n	8001260 <__aeabi_ddiv+0x258>
 8001474:	42aa      	cmp	r2, r5
 8001476:	d900      	bls.n	800147a <__aeabi_ddiv+0x472>
 8001478:	e639      	b.n	80010ee <__aeabi_ddiv+0xe6>
 800147a:	4643      	mov	r3, r8
 800147c:	07de      	lsls	r6, r3, #31
 800147e:	0858      	lsrs	r0, r3, #1
 8001480:	086b      	lsrs	r3, r5, #1
 8001482:	431e      	orrs	r6, r3
 8001484:	07ed      	lsls	r5, r5, #31
 8001486:	e639      	b.n	80010fc <__aeabi_ddiv+0xf4>
 8001488:	4648      	mov	r0, r9
 800148a:	f001 f8af 	bl	80025ec <__clzsi2>
 800148e:	0001      	movs	r1, r0
 8001490:	0002      	movs	r2, r0
 8001492:	3115      	adds	r1, #21
 8001494:	3220      	adds	r2, #32
 8001496:	291c      	cmp	r1, #28
 8001498:	dc00      	bgt.n	800149c <__aeabi_ddiv+0x494>
 800149a:	e72c      	b.n	80012f6 <__aeabi_ddiv+0x2ee>
 800149c:	464b      	mov	r3, r9
 800149e:	3808      	subs	r0, #8
 80014a0:	4083      	lsls	r3, r0
 80014a2:	2500      	movs	r5, #0
 80014a4:	4698      	mov	r8, r3
 80014a6:	e732      	b.n	800130e <__aeabi_ddiv+0x306>
 80014a8:	f001 f8a0 	bl	80025ec <__clzsi2>
 80014ac:	0003      	movs	r3, r0
 80014ae:	001a      	movs	r2, r3
 80014b0:	3215      	adds	r2, #21
 80014b2:	3020      	adds	r0, #32
 80014b4:	2a1c      	cmp	r2, #28
 80014b6:	dc00      	bgt.n	80014ba <__aeabi_ddiv+0x4b2>
 80014b8:	e700      	b.n	80012bc <__aeabi_ddiv+0x2b4>
 80014ba:	4654      	mov	r4, sl
 80014bc:	3b08      	subs	r3, #8
 80014be:	2200      	movs	r2, #0
 80014c0:	409c      	lsls	r4, r3
 80014c2:	e705      	b.n	80012d0 <__aeabi_ddiv+0x2c8>
 80014c4:	1936      	adds	r6, r6, r4
 80014c6:	3b01      	subs	r3, #1
 80014c8:	42b4      	cmp	r4, r6
 80014ca:	d900      	bls.n	80014ce <__aeabi_ddiv+0x4c6>
 80014cc:	e6a6      	b.n	800121c <__aeabi_ddiv+0x214>
 80014ce:	42b2      	cmp	r2, r6
 80014d0:	d800      	bhi.n	80014d4 <__aeabi_ddiv+0x4cc>
 80014d2:	e6a3      	b.n	800121c <__aeabi_ddiv+0x214>
 80014d4:	1e83      	subs	r3, r0, #2
 80014d6:	1936      	adds	r6, r6, r4
 80014d8:	e6a0      	b.n	800121c <__aeabi_ddiv+0x214>
 80014da:	1909      	adds	r1, r1, r4
 80014dc:	3d01      	subs	r5, #1
 80014de:	428c      	cmp	r4, r1
 80014e0:	d900      	bls.n	80014e4 <__aeabi_ddiv+0x4dc>
 80014e2:	e68d      	b.n	8001200 <__aeabi_ddiv+0x1f8>
 80014e4:	428a      	cmp	r2, r1
 80014e6:	d800      	bhi.n	80014ea <__aeabi_ddiv+0x4e2>
 80014e8:	e68a      	b.n	8001200 <__aeabi_ddiv+0x1f8>
 80014ea:	1e85      	subs	r5, r0, #2
 80014ec:	1909      	adds	r1, r1, r4
 80014ee:	e687      	b.n	8001200 <__aeabi_ddiv+0x1f8>
 80014f0:	230f      	movs	r3, #15
 80014f2:	402b      	ands	r3, r5
 80014f4:	2b04      	cmp	r3, #4
 80014f6:	d100      	bne.n	80014fa <__aeabi_ddiv+0x4f2>
 80014f8:	e6bc      	b.n	8001274 <__aeabi_ddiv+0x26c>
 80014fa:	2305      	movs	r3, #5
 80014fc:	425b      	negs	r3, r3
 80014fe:	42ab      	cmp	r3, r5
 8001500:	419b      	sbcs	r3, r3
 8001502:	3504      	adds	r5, #4
 8001504:	425b      	negs	r3, r3
 8001506:	08ed      	lsrs	r5, r5, #3
 8001508:	4498      	add	r8, r3
 800150a:	e6b4      	b.n	8001276 <__aeabi_ddiv+0x26e>
 800150c:	42af      	cmp	r7, r5
 800150e:	d900      	bls.n	8001512 <__aeabi_ddiv+0x50a>
 8001510:	e660      	b.n	80011d4 <__aeabi_ddiv+0x1cc>
 8001512:	4282      	cmp	r2, r0
 8001514:	d804      	bhi.n	8001520 <__aeabi_ddiv+0x518>
 8001516:	d000      	beq.n	800151a <__aeabi_ddiv+0x512>
 8001518:	e65c      	b.n	80011d4 <__aeabi_ddiv+0x1cc>
 800151a:	42ae      	cmp	r6, r5
 800151c:	d800      	bhi.n	8001520 <__aeabi_ddiv+0x518>
 800151e:	e659      	b.n	80011d4 <__aeabi_ddiv+0x1cc>
 8001520:	2302      	movs	r3, #2
 8001522:	425b      	negs	r3, r3
 8001524:	469c      	mov	ip, r3
 8001526:	9b00      	ldr	r3, [sp, #0]
 8001528:	44e0      	add	r8, ip
 800152a:	469c      	mov	ip, r3
 800152c:	4465      	add	r5, ip
 800152e:	429d      	cmp	r5, r3
 8001530:	419b      	sbcs	r3, r3
 8001532:	425b      	negs	r3, r3
 8001534:	191b      	adds	r3, r3, r4
 8001536:	18c0      	adds	r0, r0, r3
 8001538:	e64d      	b.n	80011d6 <__aeabi_ddiv+0x1ce>
 800153a:	428a      	cmp	r2, r1
 800153c:	d800      	bhi.n	8001540 <__aeabi_ddiv+0x538>
 800153e:	e60e      	b.n	800115e <__aeabi_ddiv+0x156>
 8001540:	1e83      	subs	r3, r0, #2
 8001542:	1909      	adds	r1, r1, r4
 8001544:	e60b      	b.n	800115e <__aeabi_ddiv+0x156>
 8001546:	428a      	cmp	r2, r1
 8001548:	d800      	bhi.n	800154c <__aeabi_ddiv+0x544>
 800154a:	e5f4      	b.n	8001136 <__aeabi_ddiv+0x12e>
 800154c:	1e83      	subs	r3, r0, #2
 800154e:	4698      	mov	r8, r3
 8001550:	1909      	adds	r1, r1, r4
 8001552:	e5f0      	b.n	8001136 <__aeabi_ddiv+0x12e>
 8001554:	4925      	ldr	r1, [pc, #148]	; (80015ec <__aeabi_ddiv+0x5e4>)
 8001556:	0028      	movs	r0, r5
 8001558:	4459      	add	r1, fp
 800155a:	408d      	lsls	r5, r1
 800155c:	4642      	mov	r2, r8
 800155e:	408a      	lsls	r2, r1
 8001560:	1e69      	subs	r1, r5, #1
 8001562:	418d      	sbcs	r5, r1
 8001564:	4641      	mov	r1, r8
 8001566:	40d8      	lsrs	r0, r3
 8001568:	40d9      	lsrs	r1, r3
 800156a:	4302      	orrs	r2, r0
 800156c:	432a      	orrs	r2, r5
 800156e:	000b      	movs	r3, r1
 8001570:	0751      	lsls	r1, r2, #29
 8001572:	d100      	bne.n	8001576 <__aeabi_ddiv+0x56e>
 8001574:	e751      	b.n	800141a <__aeabi_ddiv+0x412>
 8001576:	210f      	movs	r1, #15
 8001578:	4011      	ands	r1, r2
 800157a:	2904      	cmp	r1, #4
 800157c:	d000      	beq.n	8001580 <__aeabi_ddiv+0x578>
 800157e:	e746      	b.n	800140e <__aeabi_ddiv+0x406>
 8001580:	e74b      	b.n	800141a <__aeabi_ddiv+0x412>
 8001582:	0005      	movs	r5, r0
 8001584:	428e      	cmp	r6, r1
 8001586:	d000      	beq.n	800158a <__aeabi_ddiv+0x582>
 8001588:	e66a      	b.n	8001260 <__aeabi_ddiv+0x258>
 800158a:	9a00      	ldr	r2, [sp, #0]
 800158c:	4293      	cmp	r3, r2
 800158e:	d000      	beq.n	8001592 <__aeabi_ddiv+0x58a>
 8001590:	e666      	b.n	8001260 <__aeabi_ddiv+0x258>
 8001592:	e667      	b.n	8001264 <__aeabi_ddiv+0x25c>
 8001594:	4a16      	ldr	r2, [pc, #88]	; (80015f0 <__aeabi_ddiv+0x5e8>)
 8001596:	445a      	add	r2, fp
 8001598:	2a00      	cmp	r2, #0
 800159a:	dc00      	bgt.n	800159e <__aeabi_ddiv+0x596>
 800159c:	e710      	b.n	80013c0 <__aeabi_ddiv+0x3b8>
 800159e:	2301      	movs	r3, #1
 80015a0:	2500      	movs	r5, #0
 80015a2:	4498      	add	r8, r3
 80015a4:	e667      	b.n	8001276 <__aeabi_ddiv+0x26e>
 80015a6:	075d      	lsls	r5, r3, #29
 80015a8:	025b      	lsls	r3, r3, #9
 80015aa:	0b1c      	lsrs	r4, r3, #12
 80015ac:	08d2      	lsrs	r2, r2, #3
 80015ae:	2300      	movs	r3, #0
 80015b0:	4315      	orrs	r5, r2
 80015b2:	e580      	b.n	80010b6 <__aeabi_ddiv+0xae>
 80015b4:	9800      	ldr	r0, [sp, #0]
 80015b6:	3d02      	subs	r5, #2
 80015b8:	0042      	lsls	r2, r0, #1
 80015ba:	4282      	cmp	r2, r0
 80015bc:	41bf      	sbcs	r7, r7
 80015be:	427f      	negs	r7, r7
 80015c0:	193c      	adds	r4, r7, r4
 80015c2:	1936      	adds	r6, r6, r4
 80015c4:	9200      	str	r2, [sp, #0]
 80015c6:	e7dd      	b.n	8001584 <__aeabi_ddiv+0x57c>
 80015c8:	2480      	movs	r4, #128	; 0x80
 80015ca:	4643      	mov	r3, r8
 80015cc:	0324      	lsls	r4, r4, #12
 80015ce:	431c      	orrs	r4, r3
 80015d0:	0324      	lsls	r4, r4, #12
 80015d2:	4b04      	ldr	r3, [pc, #16]	; (80015e4 <__aeabi_ddiv+0x5dc>)
 80015d4:	0b24      	lsrs	r4, r4, #12
 80015d6:	e56e      	b.n	80010b6 <__aeabi_ddiv+0xae>
 80015d8:	9a00      	ldr	r2, [sp, #0]
 80015da:	429a      	cmp	r2, r3
 80015dc:	d3ea      	bcc.n	80015b4 <__aeabi_ddiv+0x5ac>
 80015de:	0005      	movs	r5, r0
 80015e0:	e7d3      	b.n	800158a <__aeabi_ddiv+0x582>
 80015e2:	46c0      	nop			; (mov r8, r8)
 80015e4:	000007ff 	.word	0x000007ff
 80015e8:	0000043e 	.word	0x0000043e
 80015ec:	0000041e 	.word	0x0000041e
 80015f0:	000003ff 	.word	0x000003ff

080015f4 <__eqdf2>:
 80015f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015f6:	464e      	mov	r6, r9
 80015f8:	4645      	mov	r5, r8
 80015fa:	46de      	mov	lr, fp
 80015fc:	4657      	mov	r7, sl
 80015fe:	4690      	mov	r8, r2
 8001600:	b5e0      	push	{r5, r6, r7, lr}
 8001602:	0017      	movs	r7, r2
 8001604:	031a      	lsls	r2, r3, #12
 8001606:	0b12      	lsrs	r2, r2, #12
 8001608:	0005      	movs	r5, r0
 800160a:	4684      	mov	ip, r0
 800160c:	4819      	ldr	r0, [pc, #100]	; (8001674 <__eqdf2+0x80>)
 800160e:	030e      	lsls	r6, r1, #12
 8001610:	004c      	lsls	r4, r1, #1
 8001612:	4691      	mov	r9, r2
 8001614:	005a      	lsls	r2, r3, #1
 8001616:	0fdb      	lsrs	r3, r3, #31
 8001618:	469b      	mov	fp, r3
 800161a:	0b36      	lsrs	r6, r6, #12
 800161c:	0d64      	lsrs	r4, r4, #21
 800161e:	0fc9      	lsrs	r1, r1, #31
 8001620:	0d52      	lsrs	r2, r2, #21
 8001622:	4284      	cmp	r4, r0
 8001624:	d019      	beq.n	800165a <__eqdf2+0x66>
 8001626:	4282      	cmp	r2, r0
 8001628:	d010      	beq.n	800164c <__eqdf2+0x58>
 800162a:	2001      	movs	r0, #1
 800162c:	4294      	cmp	r4, r2
 800162e:	d10e      	bne.n	800164e <__eqdf2+0x5a>
 8001630:	454e      	cmp	r6, r9
 8001632:	d10c      	bne.n	800164e <__eqdf2+0x5a>
 8001634:	2001      	movs	r0, #1
 8001636:	45c4      	cmp	ip, r8
 8001638:	d109      	bne.n	800164e <__eqdf2+0x5a>
 800163a:	4559      	cmp	r1, fp
 800163c:	d017      	beq.n	800166e <__eqdf2+0x7a>
 800163e:	2c00      	cmp	r4, #0
 8001640:	d105      	bne.n	800164e <__eqdf2+0x5a>
 8001642:	0030      	movs	r0, r6
 8001644:	4328      	orrs	r0, r5
 8001646:	1e43      	subs	r3, r0, #1
 8001648:	4198      	sbcs	r0, r3
 800164a:	e000      	b.n	800164e <__eqdf2+0x5a>
 800164c:	2001      	movs	r0, #1
 800164e:	bcf0      	pop	{r4, r5, r6, r7}
 8001650:	46bb      	mov	fp, r7
 8001652:	46b2      	mov	sl, r6
 8001654:	46a9      	mov	r9, r5
 8001656:	46a0      	mov	r8, r4
 8001658:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800165a:	0033      	movs	r3, r6
 800165c:	2001      	movs	r0, #1
 800165e:	432b      	orrs	r3, r5
 8001660:	d1f5      	bne.n	800164e <__eqdf2+0x5a>
 8001662:	42a2      	cmp	r2, r4
 8001664:	d1f3      	bne.n	800164e <__eqdf2+0x5a>
 8001666:	464b      	mov	r3, r9
 8001668:	433b      	orrs	r3, r7
 800166a:	d1f0      	bne.n	800164e <__eqdf2+0x5a>
 800166c:	e7e2      	b.n	8001634 <__eqdf2+0x40>
 800166e:	2000      	movs	r0, #0
 8001670:	e7ed      	b.n	800164e <__eqdf2+0x5a>
 8001672:	46c0      	nop			; (mov r8, r8)
 8001674:	000007ff 	.word	0x000007ff

08001678 <__gedf2>:
 8001678:	b5f0      	push	{r4, r5, r6, r7, lr}
 800167a:	4647      	mov	r7, r8
 800167c:	46ce      	mov	lr, r9
 800167e:	0004      	movs	r4, r0
 8001680:	0018      	movs	r0, r3
 8001682:	0016      	movs	r6, r2
 8001684:	031b      	lsls	r3, r3, #12
 8001686:	0b1b      	lsrs	r3, r3, #12
 8001688:	4d2d      	ldr	r5, [pc, #180]	; (8001740 <__gedf2+0xc8>)
 800168a:	004a      	lsls	r2, r1, #1
 800168c:	4699      	mov	r9, r3
 800168e:	b580      	push	{r7, lr}
 8001690:	0043      	lsls	r3, r0, #1
 8001692:	030f      	lsls	r7, r1, #12
 8001694:	46a4      	mov	ip, r4
 8001696:	46b0      	mov	r8, r6
 8001698:	0b3f      	lsrs	r7, r7, #12
 800169a:	0d52      	lsrs	r2, r2, #21
 800169c:	0fc9      	lsrs	r1, r1, #31
 800169e:	0d5b      	lsrs	r3, r3, #21
 80016a0:	0fc0      	lsrs	r0, r0, #31
 80016a2:	42aa      	cmp	r2, r5
 80016a4:	d021      	beq.n	80016ea <__gedf2+0x72>
 80016a6:	42ab      	cmp	r3, r5
 80016a8:	d013      	beq.n	80016d2 <__gedf2+0x5a>
 80016aa:	2a00      	cmp	r2, #0
 80016ac:	d122      	bne.n	80016f4 <__gedf2+0x7c>
 80016ae:	433c      	orrs	r4, r7
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d102      	bne.n	80016ba <__gedf2+0x42>
 80016b4:	464d      	mov	r5, r9
 80016b6:	432e      	orrs	r6, r5
 80016b8:	d022      	beq.n	8001700 <__gedf2+0x88>
 80016ba:	2c00      	cmp	r4, #0
 80016bc:	d010      	beq.n	80016e0 <__gedf2+0x68>
 80016be:	4281      	cmp	r1, r0
 80016c0:	d022      	beq.n	8001708 <__gedf2+0x90>
 80016c2:	2002      	movs	r0, #2
 80016c4:	3901      	subs	r1, #1
 80016c6:	4008      	ands	r0, r1
 80016c8:	3801      	subs	r0, #1
 80016ca:	bcc0      	pop	{r6, r7}
 80016cc:	46b9      	mov	r9, r7
 80016ce:	46b0      	mov	r8, r6
 80016d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80016d2:	464d      	mov	r5, r9
 80016d4:	432e      	orrs	r6, r5
 80016d6:	d129      	bne.n	800172c <__gedf2+0xb4>
 80016d8:	2a00      	cmp	r2, #0
 80016da:	d1f0      	bne.n	80016be <__gedf2+0x46>
 80016dc:	433c      	orrs	r4, r7
 80016de:	d1ee      	bne.n	80016be <__gedf2+0x46>
 80016e0:	2800      	cmp	r0, #0
 80016e2:	d1f2      	bne.n	80016ca <__gedf2+0x52>
 80016e4:	2001      	movs	r0, #1
 80016e6:	4240      	negs	r0, r0
 80016e8:	e7ef      	b.n	80016ca <__gedf2+0x52>
 80016ea:	003d      	movs	r5, r7
 80016ec:	4325      	orrs	r5, r4
 80016ee:	d11d      	bne.n	800172c <__gedf2+0xb4>
 80016f0:	4293      	cmp	r3, r2
 80016f2:	d0ee      	beq.n	80016d2 <__gedf2+0x5a>
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d1e2      	bne.n	80016be <__gedf2+0x46>
 80016f8:	464c      	mov	r4, r9
 80016fa:	4326      	orrs	r6, r4
 80016fc:	d1df      	bne.n	80016be <__gedf2+0x46>
 80016fe:	e7e0      	b.n	80016c2 <__gedf2+0x4a>
 8001700:	2000      	movs	r0, #0
 8001702:	2c00      	cmp	r4, #0
 8001704:	d0e1      	beq.n	80016ca <__gedf2+0x52>
 8001706:	e7dc      	b.n	80016c2 <__gedf2+0x4a>
 8001708:	429a      	cmp	r2, r3
 800170a:	dc0a      	bgt.n	8001722 <__gedf2+0xaa>
 800170c:	dbe8      	blt.n	80016e0 <__gedf2+0x68>
 800170e:	454f      	cmp	r7, r9
 8001710:	d8d7      	bhi.n	80016c2 <__gedf2+0x4a>
 8001712:	d00e      	beq.n	8001732 <__gedf2+0xba>
 8001714:	2000      	movs	r0, #0
 8001716:	454f      	cmp	r7, r9
 8001718:	d2d7      	bcs.n	80016ca <__gedf2+0x52>
 800171a:	2900      	cmp	r1, #0
 800171c:	d0e2      	beq.n	80016e4 <__gedf2+0x6c>
 800171e:	0008      	movs	r0, r1
 8001720:	e7d3      	b.n	80016ca <__gedf2+0x52>
 8001722:	4243      	negs	r3, r0
 8001724:	4158      	adcs	r0, r3
 8001726:	0040      	lsls	r0, r0, #1
 8001728:	3801      	subs	r0, #1
 800172a:	e7ce      	b.n	80016ca <__gedf2+0x52>
 800172c:	2002      	movs	r0, #2
 800172e:	4240      	negs	r0, r0
 8001730:	e7cb      	b.n	80016ca <__gedf2+0x52>
 8001732:	45c4      	cmp	ip, r8
 8001734:	d8c5      	bhi.n	80016c2 <__gedf2+0x4a>
 8001736:	2000      	movs	r0, #0
 8001738:	45c4      	cmp	ip, r8
 800173a:	d2c6      	bcs.n	80016ca <__gedf2+0x52>
 800173c:	e7ed      	b.n	800171a <__gedf2+0xa2>
 800173e:	46c0      	nop			; (mov r8, r8)
 8001740:	000007ff 	.word	0x000007ff

08001744 <__ledf2>:
 8001744:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001746:	4647      	mov	r7, r8
 8001748:	46ce      	mov	lr, r9
 800174a:	0004      	movs	r4, r0
 800174c:	0018      	movs	r0, r3
 800174e:	0016      	movs	r6, r2
 8001750:	031b      	lsls	r3, r3, #12
 8001752:	0b1b      	lsrs	r3, r3, #12
 8001754:	4d2c      	ldr	r5, [pc, #176]	; (8001808 <__ledf2+0xc4>)
 8001756:	004a      	lsls	r2, r1, #1
 8001758:	4699      	mov	r9, r3
 800175a:	b580      	push	{r7, lr}
 800175c:	0043      	lsls	r3, r0, #1
 800175e:	030f      	lsls	r7, r1, #12
 8001760:	46a4      	mov	ip, r4
 8001762:	46b0      	mov	r8, r6
 8001764:	0b3f      	lsrs	r7, r7, #12
 8001766:	0d52      	lsrs	r2, r2, #21
 8001768:	0fc9      	lsrs	r1, r1, #31
 800176a:	0d5b      	lsrs	r3, r3, #21
 800176c:	0fc0      	lsrs	r0, r0, #31
 800176e:	42aa      	cmp	r2, r5
 8001770:	d00d      	beq.n	800178e <__ledf2+0x4a>
 8001772:	42ab      	cmp	r3, r5
 8001774:	d010      	beq.n	8001798 <__ledf2+0x54>
 8001776:	2a00      	cmp	r2, #0
 8001778:	d127      	bne.n	80017ca <__ledf2+0x86>
 800177a:	433c      	orrs	r4, r7
 800177c:	2b00      	cmp	r3, #0
 800177e:	d111      	bne.n	80017a4 <__ledf2+0x60>
 8001780:	464d      	mov	r5, r9
 8001782:	432e      	orrs	r6, r5
 8001784:	d10e      	bne.n	80017a4 <__ledf2+0x60>
 8001786:	2000      	movs	r0, #0
 8001788:	2c00      	cmp	r4, #0
 800178a:	d015      	beq.n	80017b8 <__ledf2+0x74>
 800178c:	e00e      	b.n	80017ac <__ledf2+0x68>
 800178e:	003d      	movs	r5, r7
 8001790:	4325      	orrs	r5, r4
 8001792:	d110      	bne.n	80017b6 <__ledf2+0x72>
 8001794:	4293      	cmp	r3, r2
 8001796:	d118      	bne.n	80017ca <__ledf2+0x86>
 8001798:	464d      	mov	r5, r9
 800179a:	432e      	orrs	r6, r5
 800179c:	d10b      	bne.n	80017b6 <__ledf2+0x72>
 800179e:	2a00      	cmp	r2, #0
 80017a0:	d102      	bne.n	80017a8 <__ledf2+0x64>
 80017a2:	433c      	orrs	r4, r7
 80017a4:	2c00      	cmp	r4, #0
 80017a6:	d00b      	beq.n	80017c0 <__ledf2+0x7c>
 80017a8:	4281      	cmp	r1, r0
 80017aa:	d014      	beq.n	80017d6 <__ledf2+0x92>
 80017ac:	2002      	movs	r0, #2
 80017ae:	3901      	subs	r1, #1
 80017b0:	4008      	ands	r0, r1
 80017b2:	3801      	subs	r0, #1
 80017b4:	e000      	b.n	80017b8 <__ledf2+0x74>
 80017b6:	2002      	movs	r0, #2
 80017b8:	bcc0      	pop	{r6, r7}
 80017ba:	46b9      	mov	r9, r7
 80017bc:	46b0      	mov	r8, r6
 80017be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80017c0:	2800      	cmp	r0, #0
 80017c2:	d1f9      	bne.n	80017b8 <__ledf2+0x74>
 80017c4:	2001      	movs	r0, #1
 80017c6:	4240      	negs	r0, r0
 80017c8:	e7f6      	b.n	80017b8 <__ledf2+0x74>
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d1ec      	bne.n	80017a8 <__ledf2+0x64>
 80017ce:	464c      	mov	r4, r9
 80017d0:	4326      	orrs	r6, r4
 80017d2:	d1e9      	bne.n	80017a8 <__ledf2+0x64>
 80017d4:	e7ea      	b.n	80017ac <__ledf2+0x68>
 80017d6:	429a      	cmp	r2, r3
 80017d8:	dd04      	ble.n	80017e4 <__ledf2+0xa0>
 80017da:	4243      	negs	r3, r0
 80017dc:	4158      	adcs	r0, r3
 80017de:	0040      	lsls	r0, r0, #1
 80017e0:	3801      	subs	r0, #1
 80017e2:	e7e9      	b.n	80017b8 <__ledf2+0x74>
 80017e4:	429a      	cmp	r2, r3
 80017e6:	dbeb      	blt.n	80017c0 <__ledf2+0x7c>
 80017e8:	454f      	cmp	r7, r9
 80017ea:	d8df      	bhi.n	80017ac <__ledf2+0x68>
 80017ec:	d006      	beq.n	80017fc <__ledf2+0xb8>
 80017ee:	2000      	movs	r0, #0
 80017f0:	454f      	cmp	r7, r9
 80017f2:	d2e1      	bcs.n	80017b8 <__ledf2+0x74>
 80017f4:	2900      	cmp	r1, #0
 80017f6:	d0e5      	beq.n	80017c4 <__ledf2+0x80>
 80017f8:	0008      	movs	r0, r1
 80017fa:	e7dd      	b.n	80017b8 <__ledf2+0x74>
 80017fc:	45c4      	cmp	ip, r8
 80017fe:	d8d5      	bhi.n	80017ac <__ledf2+0x68>
 8001800:	2000      	movs	r0, #0
 8001802:	45c4      	cmp	ip, r8
 8001804:	d2d8      	bcs.n	80017b8 <__ledf2+0x74>
 8001806:	e7f5      	b.n	80017f4 <__ledf2+0xb0>
 8001808:	000007ff 	.word	0x000007ff

0800180c <__aeabi_dmul>:
 800180c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800180e:	4657      	mov	r7, sl
 8001810:	464e      	mov	r6, r9
 8001812:	4645      	mov	r5, r8
 8001814:	46de      	mov	lr, fp
 8001816:	b5e0      	push	{r5, r6, r7, lr}
 8001818:	4698      	mov	r8, r3
 800181a:	030c      	lsls	r4, r1, #12
 800181c:	004b      	lsls	r3, r1, #1
 800181e:	0006      	movs	r6, r0
 8001820:	4692      	mov	sl, r2
 8001822:	b087      	sub	sp, #28
 8001824:	0b24      	lsrs	r4, r4, #12
 8001826:	0d5b      	lsrs	r3, r3, #21
 8001828:	0fcf      	lsrs	r7, r1, #31
 800182a:	2b00      	cmp	r3, #0
 800182c:	d100      	bne.n	8001830 <__aeabi_dmul+0x24>
 800182e:	e15c      	b.n	8001aea <__aeabi_dmul+0x2de>
 8001830:	4ad9      	ldr	r2, [pc, #868]	; (8001b98 <__aeabi_dmul+0x38c>)
 8001832:	4293      	cmp	r3, r2
 8001834:	d100      	bne.n	8001838 <__aeabi_dmul+0x2c>
 8001836:	e175      	b.n	8001b24 <__aeabi_dmul+0x318>
 8001838:	0f42      	lsrs	r2, r0, #29
 800183a:	00e4      	lsls	r4, r4, #3
 800183c:	4314      	orrs	r4, r2
 800183e:	2280      	movs	r2, #128	; 0x80
 8001840:	0412      	lsls	r2, r2, #16
 8001842:	4314      	orrs	r4, r2
 8001844:	4ad5      	ldr	r2, [pc, #852]	; (8001b9c <__aeabi_dmul+0x390>)
 8001846:	00c5      	lsls	r5, r0, #3
 8001848:	4694      	mov	ip, r2
 800184a:	4463      	add	r3, ip
 800184c:	9300      	str	r3, [sp, #0]
 800184e:	2300      	movs	r3, #0
 8001850:	4699      	mov	r9, r3
 8001852:	469b      	mov	fp, r3
 8001854:	4643      	mov	r3, r8
 8001856:	4642      	mov	r2, r8
 8001858:	031e      	lsls	r6, r3, #12
 800185a:	0fd2      	lsrs	r2, r2, #31
 800185c:	005b      	lsls	r3, r3, #1
 800185e:	4650      	mov	r0, sl
 8001860:	4690      	mov	r8, r2
 8001862:	0b36      	lsrs	r6, r6, #12
 8001864:	0d5b      	lsrs	r3, r3, #21
 8001866:	d100      	bne.n	800186a <__aeabi_dmul+0x5e>
 8001868:	e120      	b.n	8001aac <__aeabi_dmul+0x2a0>
 800186a:	4acb      	ldr	r2, [pc, #812]	; (8001b98 <__aeabi_dmul+0x38c>)
 800186c:	4293      	cmp	r3, r2
 800186e:	d100      	bne.n	8001872 <__aeabi_dmul+0x66>
 8001870:	e162      	b.n	8001b38 <__aeabi_dmul+0x32c>
 8001872:	49ca      	ldr	r1, [pc, #808]	; (8001b9c <__aeabi_dmul+0x390>)
 8001874:	0f42      	lsrs	r2, r0, #29
 8001876:	468c      	mov	ip, r1
 8001878:	9900      	ldr	r1, [sp, #0]
 800187a:	4463      	add	r3, ip
 800187c:	00f6      	lsls	r6, r6, #3
 800187e:	468c      	mov	ip, r1
 8001880:	4316      	orrs	r6, r2
 8001882:	2280      	movs	r2, #128	; 0x80
 8001884:	449c      	add	ip, r3
 8001886:	0412      	lsls	r2, r2, #16
 8001888:	4663      	mov	r3, ip
 800188a:	4316      	orrs	r6, r2
 800188c:	00c2      	lsls	r2, r0, #3
 800188e:	2000      	movs	r0, #0
 8001890:	9300      	str	r3, [sp, #0]
 8001892:	9900      	ldr	r1, [sp, #0]
 8001894:	4643      	mov	r3, r8
 8001896:	3101      	adds	r1, #1
 8001898:	468c      	mov	ip, r1
 800189a:	4649      	mov	r1, r9
 800189c:	407b      	eors	r3, r7
 800189e:	9301      	str	r3, [sp, #4]
 80018a0:	290f      	cmp	r1, #15
 80018a2:	d826      	bhi.n	80018f2 <__aeabi_dmul+0xe6>
 80018a4:	4bbe      	ldr	r3, [pc, #760]	; (8001ba0 <__aeabi_dmul+0x394>)
 80018a6:	0089      	lsls	r1, r1, #2
 80018a8:	5859      	ldr	r1, [r3, r1]
 80018aa:	468f      	mov	pc, r1
 80018ac:	4643      	mov	r3, r8
 80018ae:	9301      	str	r3, [sp, #4]
 80018b0:	0034      	movs	r4, r6
 80018b2:	0015      	movs	r5, r2
 80018b4:	4683      	mov	fp, r0
 80018b6:	465b      	mov	r3, fp
 80018b8:	2b02      	cmp	r3, #2
 80018ba:	d016      	beq.n	80018ea <__aeabi_dmul+0xde>
 80018bc:	2b03      	cmp	r3, #3
 80018be:	d100      	bne.n	80018c2 <__aeabi_dmul+0xb6>
 80018c0:	e203      	b.n	8001cca <__aeabi_dmul+0x4be>
 80018c2:	2b01      	cmp	r3, #1
 80018c4:	d000      	beq.n	80018c8 <__aeabi_dmul+0xbc>
 80018c6:	e0cd      	b.n	8001a64 <__aeabi_dmul+0x258>
 80018c8:	2200      	movs	r2, #0
 80018ca:	2400      	movs	r4, #0
 80018cc:	2500      	movs	r5, #0
 80018ce:	9b01      	ldr	r3, [sp, #4]
 80018d0:	0512      	lsls	r2, r2, #20
 80018d2:	4322      	orrs	r2, r4
 80018d4:	07db      	lsls	r3, r3, #31
 80018d6:	431a      	orrs	r2, r3
 80018d8:	0028      	movs	r0, r5
 80018da:	0011      	movs	r1, r2
 80018dc:	b007      	add	sp, #28
 80018de:	bcf0      	pop	{r4, r5, r6, r7}
 80018e0:	46bb      	mov	fp, r7
 80018e2:	46b2      	mov	sl, r6
 80018e4:	46a9      	mov	r9, r5
 80018e6:	46a0      	mov	r8, r4
 80018e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80018ea:	2400      	movs	r4, #0
 80018ec:	2500      	movs	r5, #0
 80018ee:	4aaa      	ldr	r2, [pc, #680]	; (8001b98 <__aeabi_dmul+0x38c>)
 80018f0:	e7ed      	b.n	80018ce <__aeabi_dmul+0xc2>
 80018f2:	0c28      	lsrs	r0, r5, #16
 80018f4:	042d      	lsls	r5, r5, #16
 80018f6:	0c2d      	lsrs	r5, r5, #16
 80018f8:	002b      	movs	r3, r5
 80018fa:	0c11      	lsrs	r1, r2, #16
 80018fc:	0412      	lsls	r2, r2, #16
 80018fe:	0c12      	lsrs	r2, r2, #16
 8001900:	4353      	muls	r3, r2
 8001902:	4698      	mov	r8, r3
 8001904:	0013      	movs	r3, r2
 8001906:	002f      	movs	r7, r5
 8001908:	4343      	muls	r3, r0
 800190a:	4699      	mov	r9, r3
 800190c:	434f      	muls	r7, r1
 800190e:	444f      	add	r7, r9
 8001910:	46bb      	mov	fp, r7
 8001912:	4647      	mov	r7, r8
 8001914:	000b      	movs	r3, r1
 8001916:	0c3f      	lsrs	r7, r7, #16
 8001918:	46ba      	mov	sl, r7
 800191a:	4343      	muls	r3, r0
 800191c:	44da      	add	sl, fp
 800191e:	9302      	str	r3, [sp, #8]
 8001920:	45d1      	cmp	r9, sl
 8001922:	d904      	bls.n	800192e <__aeabi_dmul+0x122>
 8001924:	2780      	movs	r7, #128	; 0x80
 8001926:	027f      	lsls	r7, r7, #9
 8001928:	46b9      	mov	r9, r7
 800192a:	444b      	add	r3, r9
 800192c:	9302      	str	r3, [sp, #8]
 800192e:	4653      	mov	r3, sl
 8001930:	0c1b      	lsrs	r3, r3, #16
 8001932:	469b      	mov	fp, r3
 8001934:	4653      	mov	r3, sl
 8001936:	041f      	lsls	r7, r3, #16
 8001938:	4643      	mov	r3, r8
 800193a:	041b      	lsls	r3, r3, #16
 800193c:	0c1b      	lsrs	r3, r3, #16
 800193e:	4698      	mov	r8, r3
 8001940:	003b      	movs	r3, r7
 8001942:	4443      	add	r3, r8
 8001944:	9304      	str	r3, [sp, #16]
 8001946:	0c33      	lsrs	r3, r6, #16
 8001948:	0436      	lsls	r6, r6, #16
 800194a:	0c36      	lsrs	r6, r6, #16
 800194c:	4698      	mov	r8, r3
 800194e:	0033      	movs	r3, r6
 8001950:	4343      	muls	r3, r0
 8001952:	4699      	mov	r9, r3
 8001954:	4643      	mov	r3, r8
 8001956:	4343      	muls	r3, r0
 8001958:	002f      	movs	r7, r5
 800195a:	469a      	mov	sl, r3
 800195c:	4643      	mov	r3, r8
 800195e:	4377      	muls	r7, r6
 8001960:	435d      	muls	r5, r3
 8001962:	0c38      	lsrs	r0, r7, #16
 8001964:	444d      	add	r5, r9
 8001966:	1945      	adds	r5, r0, r5
 8001968:	45a9      	cmp	r9, r5
 800196a:	d903      	bls.n	8001974 <__aeabi_dmul+0x168>
 800196c:	2380      	movs	r3, #128	; 0x80
 800196e:	025b      	lsls	r3, r3, #9
 8001970:	4699      	mov	r9, r3
 8001972:	44ca      	add	sl, r9
 8001974:	043f      	lsls	r7, r7, #16
 8001976:	0c28      	lsrs	r0, r5, #16
 8001978:	0c3f      	lsrs	r7, r7, #16
 800197a:	042d      	lsls	r5, r5, #16
 800197c:	19ed      	adds	r5, r5, r7
 800197e:	0c27      	lsrs	r7, r4, #16
 8001980:	0424      	lsls	r4, r4, #16
 8001982:	0c24      	lsrs	r4, r4, #16
 8001984:	0003      	movs	r3, r0
 8001986:	0020      	movs	r0, r4
 8001988:	4350      	muls	r0, r2
 800198a:	437a      	muls	r2, r7
 800198c:	4691      	mov	r9, r2
 800198e:	003a      	movs	r2, r7
 8001990:	4453      	add	r3, sl
 8001992:	9305      	str	r3, [sp, #20]
 8001994:	0c03      	lsrs	r3, r0, #16
 8001996:	469a      	mov	sl, r3
 8001998:	434a      	muls	r2, r1
 800199a:	4361      	muls	r1, r4
 800199c:	4449      	add	r1, r9
 800199e:	4451      	add	r1, sl
 80019a0:	44ab      	add	fp, r5
 80019a2:	4589      	cmp	r9, r1
 80019a4:	d903      	bls.n	80019ae <__aeabi_dmul+0x1a2>
 80019a6:	2380      	movs	r3, #128	; 0x80
 80019a8:	025b      	lsls	r3, r3, #9
 80019aa:	4699      	mov	r9, r3
 80019ac:	444a      	add	r2, r9
 80019ae:	0400      	lsls	r0, r0, #16
 80019b0:	0c0b      	lsrs	r3, r1, #16
 80019b2:	0c00      	lsrs	r0, r0, #16
 80019b4:	0409      	lsls	r1, r1, #16
 80019b6:	1809      	adds	r1, r1, r0
 80019b8:	0020      	movs	r0, r4
 80019ba:	4699      	mov	r9, r3
 80019bc:	4643      	mov	r3, r8
 80019be:	4370      	muls	r0, r6
 80019c0:	435c      	muls	r4, r3
 80019c2:	437e      	muls	r6, r7
 80019c4:	435f      	muls	r7, r3
 80019c6:	0c03      	lsrs	r3, r0, #16
 80019c8:	4698      	mov	r8, r3
 80019ca:	19a4      	adds	r4, r4, r6
 80019cc:	4444      	add	r4, r8
 80019ce:	444a      	add	r2, r9
 80019d0:	9703      	str	r7, [sp, #12]
 80019d2:	42a6      	cmp	r6, r4
 80019d4:	d904      	bls.n	80019e0 <__aeabi_dmul+0x1d4>
 80019d6:	2380      	movs	r3, #128	; 0x80
 80019d8:	025b      	lsls	r3, r3, #9
 80019da:	4698      	mov	r8, r3
 80019dc:	4447      	add	r7, r8
 80019de:	9703      	str	r7, [sp, #12]
 80019e0:	0423      	lsls	r3, r4, #16
 80019e2:	9e02      	ldr	r6, [sp, #8]
 80019e4:	469a      	mov	sl, r3
 80019e6:	9b05      	ldr	r3, [sp, #20]
 80019e8:	445e      	add	r6, fp
 80019ea:	4698      	mov	r8, r3
 80019ec:	42ae      	cmp	r6, r5
 80019ee:	41ad      	sbcs	r5, r5
 80019f0:	1876      	adds	r6, r6, r1
 80019f2:	428e      	cmp	r6, r1
 80019f4:	4189      	sbcs	r1, r1
 80019f6:	0400      	lsls	r0, r0, #16
 80019f8:	0c00      	lsrs	r0, r0, #16
 80019fa:	4450      	add	r0, sl
 80019fc:	4440      	add	r0, r8
 80019fe:	426d      	negs	r5, r5
 8001a00:	1947      	adds	r7, r0, r5
 8001a02:	46b8      	mov	r8, r7
 8001a04:	4693      	mov	fp, r2
 8001a06:	4249      	negs	r1, r1
 8001a08:	4689      	mov	r9, r1
 8001a0a:	44c3      	add	fp, r8
 8001a0c:	44d9      	add	r9, fp
 8001a0e:	4298      	cmp	r0, r3
 8001a10:	4180      	sbcs	r0, r0
 8001a12:	45a8      	cmp	r8, r5
 8001a14:	41ad      	sbcs	r5, r5
 8001a16:	4593      	cmp	fp, r2
 8001a18:	4192      	sbcs	r2, r2
 8001a1a:	4589      	cmp	r9, r1
 8001a1c:	4189      	sbcs	r1, r1
 8001a1e:	426d      	negs	r5, r5
 8001a20:	4240      	negs	r0, r0
 8001a22:	4328      	orrs	r0, r5
 8001a24:	0c24      	lsrs	r4, r4, #16
 8001a26:	4252      	negs	r2, r2
 8001a28:	4249      	negs	r1, r1
 8001a2a:	430a      	orrs	r2, r1
 8001a2c:	9b03      	ldr	r3, [sp, #12]
 8001a2e:	1900      	adds	r0, r0, r4
 8001a30:	1880      	adds	r0, r0, r2
 8001a32:	18c7      	adds	r7, r0, r3
 8001a34:	464b      	mov	r3, r9
 8001a36:	0ddc      	lsrs	r4, r3, #23
 8001a38:	9b04      	ldr	r3, [sp, #16]
 8001a3a:	0275      	lsls	r5, r6, #9
 8001a3c:	431d      	orrs	r5, r3
 8001a3e:	1e6a      	subs	r2, r5, #1
 8001a40:	4195      	sbcs	r5, r2
 8001a42:	464b      	mov	r3, r9
 8001a44:	0df6      	lsrs	r6, r6, #23
 8001a46:	027f      	lsls	r7, r7, #9
 8001a48:	4335      	orrs	r5, r6
 8001a4a:	025a      	lsls	r2, r3, #9
 8001a4c:	433c      	orrs	r4, r7
 8001a4e:	4315      	orrs	r5, r2
 8001a50:	01fb      	lsls	r3, r7, #7
 8001a52:	d400      	bmi.n	8001a56 <__aeabi_dmul+0x24a>
 8001a54:	e11c      	b.n	8001c90 <__aeabi_dmul+0x484>
 8001a56:	2101      	movs	r1, #1
 8001a58:	086a      	lsrs	r2, r5, #1
 8001a5a:	400d      	ands	r5, r1
 8001a5c:	4315      	orrs	r5, r2
 8001a5e:	07e2      	lsls	r2, r4, #31
 8001a60:	4315      	orrs	r5, r2
 8001a62:	0864      	lsrs	r4, r4, #1
 8001a64:	494f      	ldr	r1, [pc, #316]	; (8001ba4 <__aeabi_dmul+0x398>)
 8001a66:	4461      	add	r1, ip
 8001a68:	2900      	cmp	r1, #0
 8001a6a:	dc00      	bgt.n	8001a6e <__aeabi_dmul+0x262>
 8001a6c:	e0b0      	b.n	8001bd0 <__aeabi_dmul+0x3c4>
 8001a6e:	076b      	lsls	r3, r5, #29
 8001a70:	d009      	beq.n	8001a86 <__aeabi_dmul+0x27a>
 8001a72:	220f      	movs	r2, #15
 8001a74:	402a      	ands	r2, r5
 8001a76:	2a04      	cmp	r2, #4
 8001a78:	d005      	beq.n	8001a86 <__aeabi_dmul+0x27a>
 8001a7a:	1d2a      	adds	r2, r5, #4
 8001a7c:	42aa      	cmp	r2, r5
 8001a7e:	41ad      	sbcs	r5, r5
 8001a80:	426d      	negs	r5, r5
 8001a82:	1964      	adds	r4, r4, r5
 8001a84:	0015      	movs	r5, r2
 8001a86:	01e3      	lsls	r3, r4, #7
 8001a88:	d504      	bpl.n	8001a94 <__aeabi_dmul+0x288>
 8001a8a:	2180      	movs	r1, #128	; 0x80
 8001a8c:	4a46      	ldr	r2, [pc, #280]	; (8001ba8 <__aeabi_dmul+0x39c>)
 8001a8e:	00c9      	lsls	r1, r1, #3
 8001a90:	4014      	ands	r4, r2
 8001a92:	4461      	add	r1, ip
 8001a94:	4a45      	ldr	r2, [pc, #276]	; (8001bac <__aeabi_dmul+0x3a0>)
 8001a96:	4291      	cmp	r1, r2
 8001a98:	dd00      	ble.n	8001a9c <__aeabi_dmul+0x290>
 8001a9a:	e726      	b.n	80018ea <__aeabi_dmul+0xde>
 8001a9c:	0762      	lsls	r2, r4, #29
 8001a9e:	08ed      	lsrs	r5, r5, #3
 8001aa0:	0264      	lsls	r4, r4, #9
 8001aa2:	0549      	lsls	r1, r1, #21
 8001aa4:	4315      	orrs	r5, r2
 8001aa6:	0b24      	lsrs	r4, r4, #12
 8001aa8:	0d4a      	lsrs	r2, r1, #21
 8001aaa:	e710      	b.n	80018ce <__aeabi_dmul+0xc2>
 8001aac:	4652      	mov	r2, sl
 8001aae:	4332      	orrs	r2, r6
 8001ab0:	d100      	bne.n	8001ab4 <__aeabi_dmul+0x2a8>
 8001ab2:	e07f      	b.n	8001bb4 <__aeabi_dmul+0x3a8>
 8001ab4:	2e00      	cmp	r6, #0
 8001ab6:	d100      	bne.n	8001aba <__aeabi_dmul+0x2ae>
 8001ab8:	e0dc      	b.n	8001c74 <__aeabi_dmul+0x468>
 8001aba:	0030      	movs	r0, r6
 8001abc:	f000 fd96 	bl	80025ec <__clzsi2>
 8001ac0:	0002      	movs	r2, r0
 8001ac2:	3a0b      	subs	r2, #11
 8001ac4:	231d      	movs	r3, #29
 8001ac6:	0001      	movs	r1, r0
 8001ac8:	1a9b      	subs	r3, r3, r2
 8001aca:	4652      	mov	r2, sl
 8001acc:	3908      	subs	r1, #8
 8001ace:	40da      	lsrs	r2, r3
 8001ad0:	408e      	lsls	r6, r1
 8001ad2:	4316      	orrs	r6, r2
 8001ad4:	4652      	mov	r2, sl
 8001ad6:	408a      	lsls	r2, r1
 8001ad8:	9b00      	ldr	r3, [sp, #0]
 8001ada:	4935      	ldr	r1, [pc, #212]	; (8001bb0 <__aeabi_dmul+0x3a4>)
 8001adc:	1a18      	subs	r0, r3, r0
 8001ade:	0003      	movs	r3, r0
 8001ae0:	468c      	mov	ip, r1
 8001ae2:	4463      	add	r3, ip
 8001ae4:	2000      	movs	r0, #0
 8001ae6:	9300      	str	r3, [sp, #0]
 8001ae8:	e6d3      	b.n	8001892 <__aeabi_dmul+0x86>
 8001aea:	0025      	movs	r5, r4
 8001aec:	4305      	orrs	r5, r0
 8001aee:	d04a      	beq.n	8001b86 <__aeabi_dmul+0x37a>
 8001af0:	2c00      	cmp	r4, #0
 8001af2:	d100      	bne.n	8001af6 <__aeabi_dmul+0x2ea>
 8001af4:	e0b0      	b.n	8001c58 <__aeabi_dmul+0x44c>
 8001af6:	0020      	movs	r0, r4
 8001af8:	f000 fd78 	bl	80025ec <__clzsi2>
 8001afc:	0001      	movs	r1, r0
 8001afe:	0002      	movs	r2, r0
 8001b00:	390b      	subs	r1, #11
 8001b02:	231d      	movs	r3, #29
 8001b04:	0010      	movs	r0, r2
 8001b06:	1a5b      	subs	r3, r3, r1
 8001b08:	0031      	movs	r1, r6
 8001b0a:	0035      	movs	r5, r6
 8001b0c:	3808      	subs	r0, #8
 8001b0e:	4084      	lsls	r4, r0
 8001b10:	40d9      	lsrs	r1, r3
 8001b12:	4085      	lsls	r5, r0
 8001b14:	430c      	orrs	r4, r1
 8001b16:	4826      	ldr	r0, [pc, #152]	; (8001bb0 <__aeabi_dmul+0x3a4>)
 8001b18:	1a83      	subs	r3, r0, r2
 8001b1a:	9300      	str	r3, [sp, #0]
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	4699      	mov	r9, r3
 8001b20:	469b      	mov	fp, r3
 8001b22:	e697      	b.n	8001854 <__aeabi_dmul+0x48>
 8001b24:	0005      	movs	r5, r0
 8001b26:	4325      	orrs	r5, r4
 8001b28:	d126      	bne.n	8001b78 <__aeabi_dmul+0x36c>
 8001b2a:	2208      	movs	r2, #8
 8001b2c:	9300      	str	r3, [sp, #0]
 8001b2e:	2302      	movs	r3, #2
 8001b30:	2400      	movs	r4, #0
 8001b32:	4691      	mov	r9, r2
 8001b34:	469b      	mov	fp, r3
 8001b36:	e68d      	b.n	8001854 <__aeabi_dmul+0x48>
 8001b38:	4652      	mov	r2, sl
 8001b3a:	9b00      	ldr	r3, [sp, #0]
 8001b3c:	4332      	orrs	r2, r6
 8001b3e:	d110      	bne.n	8001b62 <__aeabi_dmul+0x356>
 8001b40:	4915      	ldr	r1, [pc, #84]	; (8001b98 <__aeabi_dmul+0x38c>)
 8001b42:	2600      	movs	r6, #0
 8001b44:	468c      	mov	ip, r1
 8001b46:	4463      	add	r3, ip
 8001b48:	4649      	mov	r1, r9
 8001b4a:	9300      	str	r3, [sp, #0]
 8001b4c:	2302      	movs	r3, #2
 8001b4e:	4319      	orrs	r1, r3
 8001b50:	4689      	mov	r9, r1
 8001b52:	2002      	movs	r0, #2
 8001b54:	e69d      	b.n	8001892 <__aeabi_dmul+0x86>
 8001b56:	465b      	mov	r3, fp
 8001b58:	9701      	str	r7, [sp, #4]
 8001b5a:	2b02      	cmp	r3, #2
 8001b5c:	d000      	beq.n	8001b60 <__aeabi_dmul+0x354>
 8001b5e:	e6ad      	b.n	80018bc <__aeabi_dmul+0xb0>
 8001b60:	e6c3      	b.n	80018ea <__aeabi_dmul+0xde>
 8001b62:	4a0d      	ldr	r2, [pc, #52]	; (8001b98 <__aeabi_dmul+0x38c>)
 8001b64:	2003      	movs	r0, #3
 8001b66:	4694      	mov	ip, r2
 8001b68:	4463      	add	r3, ip
 8001b6a:	464a      	mov	r2, r9
 8001b6c:	9300      	str	r3, [sp, #0]
 8001b6e:	2303      	movs	r3, #3
 8001b70:	431a      	orrs	r2, r3
 8001b72:	4691      	mov	r9, r2
 8001b74:	4652      	mov	r2, sl
 8001b76:	e68c      	b.n	8001892 <__aeabi_dmul+0x86>
 8001b78:	220c      	movs	r2, #12
 8001b7a:	9300      	str	r3, [sp, #0]
 8001b7c:	2303      	movs	r3, #3
 8001b7e:	0005      	movs	r5, r0
 8001b80:	4691      	mov	r9, r2
 8001b82:	469b      	mov	fp, r3
 8001b84:	e666      	b.n	8001854 <__aeabi_dmul+0x48>
 8001b86:	2304      	movs	r3, #4
 8001b88:	4699      	mov	r9, r3
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	9300      	str	r3, [sp, #0]
 8001b8e:	3301      	adds	r3, #1
 8001b90:	2400      	movs	r4, #0
 8001b92:	469b      	mov	fp, r3
 8001b94:	e65e      	b.n	8001854 <__aeabi_dmul+0x48>
 8001b96:	46c0      	nop			; (mov r8, r8)
 8001b98:	000007ff 	.word	0x000007ff
 8001b9c:	fffffc01 	.word	0xfffffc01
 8001ba0:	08008c34 	.word	0x08008c34
 8001ba4:	000003ff 	.word	0x000003ff
 8001ba8:	feffffff 	.word	0xfeffffff
 8001bac:	000007fe 	.word	0x000007fe
 8001bb0:	fffffc0d 	.word	0xfffffc0d
 8001bb4:	4649      	mov	r1, r9
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	4319      	orrs	r1, r3
 8001bba:	4689      	mov	r9, r1
 8001bbc:	2600      	movs	r6, #0
 8001bbe:	2001      	movs	r0, #1
 8001bc0:	e667      	b.n	8001892 <__aeabi_dmul+0x86>
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	2480      	movs	r4, #128	; 0x80
 8001bc6:	2500      	movs	r5, #0
 8001bc8:	4a43      	ldr	r2, [pc, #268]	; (8001cd8 <__aeabi_dmul+0x4cc>)
 8001bca:	9301      	str	r3, [sp, #4]
 8001bcc:	0324      	lsls	r4, r4, #12
 8001bce:	e67e      	b.n	80018ce <__aeabi_dmul+0xc2>
 8001bd0:	2001      	movs	r0, #1
 8001bd2:	1a40      	subs	r0, r0, r1
 8001bd4:	2838      	cmp	r0, #56	; 0x38
 8001bd6:	dd00      	ble.n	8001bda <__aeabi_dmul+0x3ce>
 8001bd8:	e676      	b.n	80018c8 <__aeabi_dmul+0xbc>
 8001bda:	281f      	cmp	r0, #31
 8001bdc:	dd5b      	ble.n	8001c96 <__aeabi_dmul+0x48a>
 8001bde:	221f      	movs	r2, #31
 8001be0:	0023      	movs	r3, r4
 8001be2:	4252      	negs	r2, r2
 8001be4:	1a51      	subs	r1, r2, r1
 8001be6:	40cb      	lsrs	r3, r1
 8001be8:	0019      	movs	r1, r3
 8001bea:	2820      	cmp	r0, #32
 8001bec:	d003      	beq.n	8001bf6 <__aeabi_dmul+0x3ea>
 8001bee:	4a3b      	ldr	r2, [pc, #236]	; (8001cdc <__aeabi_dmul+0x4d0>)
 8001bf0:	4462      	add	r2, ip
 8001bf2:	4094      	lsls	r4, r2
 8001bf4:	4325      	orrs	r5, r4
 8001bf6:	1e6a      	subs	r2, r5, #1
 8001bf8:	4195      	sbcs	r5, r2
 8001bfa:	002a      	movs	r2, r5
 8001bfc:	430a      	orrs	r2, r1
 8001bfe:	2107      	movs	r1, #7
 8001c00:	000d      	movs	r5, r1
 8001c02:	2400      	movs	r4, #0
 8001c04:	4015      	ands	r5, r2
 8001c06:	4211      	tst	r1, r2
 8001c08:	d05b      	beq.n	8001cc2 <__aeabi_dmul+0x4b6>
 8001c0a:	210f      	movs	r1, #15
 8001c0c:	2400      	movs	r4, #0
 8001c0e:	4011      	ands	r1, r2
 8001c10:	2904      	cmp	r1, #4
 8001c12:	d053      	beq.n	8001cbc <__aeabi_dmul+0x4b0>
 8001c14:	1d11      	adds	r1, r2, #4
 8001c16:	4291      	cmp	r1, r2
 8001c18:	4192      	sbcs	r2, r2
 8001c1a:	4252      	negs	r2, r2
 8001c1c:	18a4      	adds	r4, r4, r2
 8001c1e:	000a      	movs	r2, r1
 8001c20:	0223      	lsls	r3, r4, #8
 8001c22:	d54b      	bpl.n	8001cbc <__aeabi_dmul+0x4b0>
 8001c24:	2201      	movs	r2, #1
 8001c26:	2400      	movs	r4, #0
 8001c28:	2500      	movs	r5, #0
 8001c2a:	e650      	b.n	80018ce <__aeabi_dmul+0xc2>
 8001c2c:	2380      	movs	r3, #128	; 0x80
 8001c2e:	031b      	lsls	r3, r3, #12
 8001c30:	421c      	tst	r4, r3
 8001c32:	d009      	beq.n	8001c48 <__aeabi_dmul+0x43c>
 8001c34:	421e      	tst	r6, r3
 8001c36:	d107      	bne.n	8001c48 <__aeabi_dmul+0x43c>
 8001c38:	4333      	orrs	r3, r6
 8001c3a:	031c      	lsls	r4, r3, #12
 8001c3c:	4643      	mov	r3, r8
 8001c3e:	0015      	movs	r5, r2
 8001c40:	0b24      	lsrs	r4, r4, #12
 8001c42:	4a25      	ldr	r2, [pc, #148]	; (8001cd8 <__aeabi_dmul+0x4cc>)
 8001c44:	9301      	str	r3, [sp, #4]
 8001c46:	e642      	b.n	80018ce <__aeabi_dmul+0xc2>
 8001c48:	2280      	movs	r2, #128	; 0x80
 8001c4a:	0312      	lsls	r2, r2, #12
 8001c4c:	4314      	orrs	r4, r2
 8001c4e:	0324      	lsls	r4, r4, #12
 8001c50:	4a21      	ldr	r2, [pc, #132]	; (8001cd8 <__aeabi_dmul+0x4cc>)
 8001c52:	0b24      	lsrs	r4, r4, #12
 8001c54:	9701      	str	r7, [sp, #4]
 8001c56:	e63a      	b.n	80018ce <__aeabi_dmul+0xc2>
 8001c58:	f000 fcc8 	bl	80025ec <__clzsi2>
 8001c5c:	0001      	movs	r1, r0
 8001c5e:	0002      	movs	r2, r0
 8001c60:	3115      	adds	r1, #21
 8001c62:	3220      	adds	r2, #32
 8001c64:	291c      	cmp	r1, #28
 8001c66:	dc00      	bgt.n	8001c6a <__aeabi_dmul+0x45e>
 8001c68:	e74b      	b.n	8001b02 <__aeabi_dmul+0x2f6>
 8001c6a:	0034      	movs	r4, r6
 8001c6c:	3808      	subs	r0, #8
 8001c6e:	2500      	movs	r5, #0
 8001c70:	4084      	lsls	r4, r0
 8001c72:	e750      	b.n	8001b16 <__aeabi_dmul+0x30a>
 8001c74:	f000 fcba 	bl	80025ec <__clzsi2>
 8001c78:	0003      	movs	r3, r0
 8001c7a:	001a      	movs	r2, r3
 8001c7c:	3215      	adds	r2, #21
 8001c7e:	3020      	adds	r0, #32
 8001c80:	2a1c      	cmp	r2, #28
 8001c82:	dc00      	bgt.n	8001c86 <__aeabi_dmul+0x47a>
 8001c84:	e71e      	b.n	8001ac4 <__aeabi_dmul+0x2b8>
 8001c86:	4656      	mov	r6, sl
 8001c88:	3b08      	subs	r3, #8
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	409e      	lsls	r6, r3
 8001c8e:	e723      	b.n	8001ad8 <__aeabi_dmul+0x2cc>
 8001c90:	9b00      	ldr	r3, [sp, #0]
 8001c92:	469c      	mov	ip, r3
 8001c94:	e6e6      	b.n	8001a64 <__aeabi_dmul+0x258>
 8001c96:	4912      	ldr	r1, [pc, #72]	; (8001ce0 <__aeabi_dmul+0x4d4>)
 8001c98:	0022      	movs	r2, r4
 8001c9a:	4461      	add	r1, ip
 8001c9c:	002e      	movs	r6, r5
 8001c9e:	408d      	lsls	r5, r1
 8001ca0:	408a      	lsls	r2, r1
 8001ca2:	40c6      	lsrs	r6, r0
 8001ca4:	1e69      	subs	r1, r5, #1
 8001ca6:	418d      	sbcs	r5, r1
 8001ca8:	4332      	orrs	r2, r6
 8001caa:	432a      	orrs	r2, r5
 8001cac:	40c4      	lsrs	r4, r0
 8001cae:	0753      	lsls	r3, r2, #29
 8001cb0:	d0b6      	beq.n	8001c20 <__aeabi_dmul+0x414>
 8001cb2:	210f      	movs	r1, #15
 8001cb4:	4011      	ands	r1, r2
 8001cb6:	2904      	cmp	r1, #4
 8001cb8:	d1ac      	bne.n	8001c14 <__aeabi_dmul+0x408>
 8001cba:	e7b1      	b.n	8001c20 <__aeabi_dmul+0x414>
 8001cbc:	0765      	lsls	r5, r4, #29
 8001cbe:	0264      	lsls	r4, r4, #9
 8001cc0:	0b24      	lsrs	r4, r4, #12
 8001cc2:	08d2      	lsrs	r2, r2, #3
 8001cc4:	4315      	orrs	r5, r2
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	e601      	b.n	80018ce <__aeabi_dmul+0xc2>
 8001cca:	2280      	movs	r2, #128	; 0x80
 8001ccc:	0312      	lsls	r2, r2, #12
 8001cce:	4314      	orrs	r4, r2
 8001cd0:	0324      	lsls	r4, r4, #12
 8001cd2:	4a01      	ldr	r2, [pc, #4]	; (8001cd8 <__aeabi_dmul+0x4cc>)
 8001cd4:	0b24      	lsrs	r4, r4, #12
 8001cd6:	e5fa      	b.n	80018ce <__aeabi_dmul+0xc2>
 8001cd8:	000007ff 	.word	0x000007ff
 8001cdc:	0000043e 	.word	0x0000043e
 8001ce0:	0000041e 	.word	0x0000041e

08001ce4 <__aeabi_dsub>:
 8001ce4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ce6:	4657      	mov	r7, sl
 8001ce8:	464e      	mov	r6, r9
 8001cea:	4645      	mov	r5, r8
 8001cec:	46de      	mov	lr, fp
 8001cee:	b5e0      	push	{r5, r6, r7, lr}
 8001cf0:	001e      	movs	r6, r3
 8001cf2:	0017      	movs	r7, r2
 8001cf4:	004a      	lsls	r2, r1, #1
 8001cf6:	030b      	lsls	r3, r1, #12
 8001cf8:	0d52      	lsrs	r2, r2, #21
 8001cfa:	0a5b      	lsrs	r3, r3, #9
 8001cfc:	4690      	mov	r8, r2
 8001cfe:	0f42      	lsrs	r2, r0, #29
 8001d00:	431a      	orrs	r2, r3
 8001d02:	0fcd      	lsrs	r5, r1, #31
 8001d04:	4ccd      	ldr	r4, [pc, #820]	; (800203c <__aeabi_dsub+0x358>)
 8001d06:	0331      	lsls	r1, r6, #12
 8001d08:	00c3      	lsls	r3, r0, #3
 8001d0a:	4694      	mov	ip, r2
 8001d0c:	0070      	lsls	r0, r6, #1
 8001d0e:	0f7a      	lsrs	r2, r7, #29
 8001d10:	0a49      	lsrs	r1, r1, #9
 8001d12:	00ff      	lsls	r7, r7, #3
 8001d14:	469a      	mov	sl, r3
 8001d16:	46b9      	mov	r9, r7
 8001d18:	0d40      	lsrs	r0, r0, #21
 8001d1a:	0ff6      	lsrs	r6, r6, #31
 8001d1c:	4311      	orrs	r1, r2
 8001d1e:	42a0      	cmp	r0, r4
 8001d20:	d100      	bne.n	8001d24 <__aeabi_dsub+0x40>
 8001d22:	e0b1      	b.n	8001e88 <__aeabi_dsub+0x1a4>
 8001d24:	2201      	movs	r2, #1
 8001d26:	4056      	eors	r6, r2
 8001d28:	46b3      	mov	fp, r6
 8001d2a:	42b5      	cmp	r5, r6
 8001d2c:	d100      	bne.n	8001d30 <__aeabi_dsub+0x4c>
 8001d2e:	e088      	b.n	8001e42 <__aeabi_dsub+0x15e>
 8001d30:	4642      	mov	r2, r8
 8001d32:	1a12      	subs	r2, r2, r0
 8001d34:	2a00      	cmp	r2, #0
 8001d36:	dc00      	bgt.n	8001d3a <__aeabi_dsub+0x56>
 8001d38:	e0ae      	b.n	8001e98 <__aeabi_dsub+0x1b4>
 8001d3a:	2800      	cmp	r0, #0
 8001d3c:	d100      	bne.n	8001d40 <__aeabi_dsub+0x5c>
 8001d3e:	e0c1      	b.n	8001ec4 <__aeabi_dsub+0x1e0>
 8001d40:	48be      	ldr	r0, [pc, #760]	; (800203c <__aeabi_dsub+0x358>)
 8001d42:	4580      	cmp	r8, r0
 8001d44:	d100      	bne.n	8001d48 <__aeabi_dsub+0x64>
 8001d46:	e151      	b.n	8001fec <__aeabi_dsub+0x308>
 8001d48:	2080      	movs	r0, #128	; 0x80
 8001d4a:	0400      	lsls	r0, r0, #16
 8001d4c:	4301      	orrs	r1, r0
 8001d4e:	2a38      	cmp	r2, #56	; 0x38
 8001d50:	dd00      	ble.n	8001d54 <__aeabi_dsub+0x70>
 8001d52:	e17b      	b.n	800204c <__aeabi_dsub+0x368>
 8001d54:	2a1f      	cmp	r2, #31
 8001d56:	dd00      	ble.n	8001d5a <__aeabi_dsub+0x76>
 8001d58:	e1ee      	b.n	8002138 <__aeabi_dsub+0x454>
 8001d5a:	2020      	movs	r0, #32
 8001d5c:	003e      	movs	r6, r7
 8001d5e:	1a80      	subs	r0, r0, r2
 8001d60:	000c      	movs	r4, r1
 8001d62:	40d6      	lsrs	r6, r2
 8001d64:	40d1      	lsrs	r1, r2
 8001d66:	4087      	lsls	r7, r0
 8001d68:	4662      	mov	r2, ip
 8001d6a:	4084      	lsls	r4, r0
 8001d6c:	1a52      	subs	r2, r2, r1
 8001d6e:	1e78      	subs	r0, r7, #1
 8001d70:	4187      	sbcs	r7, r0
 8001d72:	4694      	mov	ip, r2
 8001d74:	4334      	orrs	r4, r6
 8001d76:	4327      	orrs	r7, r4
 8001d78:	1bdc      	subs	r4, r3, r7
 8001d7a:	42a3      	cmp	r3, r4
 8001d7c:	419b      	sbcs	r3, r3
 8001d7e:	4662      	mov	r2, ip
 8001d80:	425b      	negs	r3, r3
 8001d82:	1ad3      	subs	r3, r2, r3
 8001d84:	4699      	mov	r9, r3
 8001d86:	464b      	mov	r3, r9
 8001d88:	021b      	lsls	r3, r3, #8
 8001d8a:	d400      	bmi.n	8001d8e <__aeabi_dsub+0xaa>
 8001d8c:	e118      	b.n	8001fc0 <__aeabi_dsub+0x2dc>
 8001d8e:	464b      	mov	r3, r9
 8001d90:	0258      	lsls	r0, r3, #9
 8001d92:	0a43      	lsrs	r3, r0, #9
 8001d94:	4699      	mov	r9, r3
 8001d96:	464b      	mov	r3, r9
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d100      	bne.n	8001d9e <__aeabi_dsub+0xba>
 8001d9c:	e137      	b.n	800200e <__aeabi_dsub+0x32a>
 8001d9e:	4648      	mov	r0, r9
 8001da0:	f000 fc24 	bl	80025ec <__clzsi2>
 8001da4:	0001      	movs	r1, r0
 8001da6:	3908      	subs	r1, #8
 8001da8:	2320      	movs	r3, #32
 8001daa:	0022      	movs	r2, r4
 8001dac:	4648      	mov	r0, r9
 8001dae:	1a5b      	subs	r3, r3, r1
 8001db0:	40da      	lsrs	r2, r3
 8001db2:	4088      	lsls	r0, r1
 8001db4:	408c      	lsls	r4, r1
 8001db6:	4643      	mov	r3, r8
 8001db8:	4310      	orrs	r0, r2
 8001dba:	4588      	cmp	r8, r1
 8001dbc:	dd00      	ble.n	8001dc0 <__aeabi_dsub+0xdc>
 8001dbe:	e136      	b.n	800202e <__aeabi_dsub+0x34a>
 8001dc0:	1ac9      	subs	r1, r1, r3
 8001dc2:	1c4b      	adds	r3, r1, #1
 8001dc4:	2b1f      	cmp	r3, #31
 8001dc6:	dd00      	ble.n	8001dca <__aeabi_dsub+0xe6>
 8001dc8:	e0ea      	b.n	8001fa0 <__aeabi_dsub+0x2bc>
 8001dca:	2220      	movs	r2, #32
 8001dcc:	0026      	movs	r6, r4
 8001dce:	1ad2      	subs	r2, r2, r3
 8001dd0:	0001      	movs	r1, r0
 8001dd2:	4094      	lsls	r4, r2
 8001dd4:	40de      	lsrs	r6, r3
 8001dd6:	40d8      	lsrs	r0, r3
 8001dd8:	2300      	movs	r3, #0
 8001dda:	4091      	lsls	r1, r2
 8001ddc:	1e62      	subs	r2, r4, #1
 8001dde:	4194      	sbcs	r4, r2
 8001de0:	4681      	mov	r9, r0
 8001de2:	4698      	mov	r8, r3
 8001de4:	4331      	orrs	r1, r6
 8001de6:	430c      	orrs	r4, r1
 8001de8:	0763      	lsls	r3, r4, #29
 8001dea:	d009      	beq.n	8001e00 <__aeabi_dsub+0x11c>
 8001dec:	230f      	movs	r3, #15
 8001dee:	4023      	ands	r3, r4
 8001df0:	2b04      	cmp	r3, #4
 8001df2:	d005      	beq.n	8001e00 <__aeabi_dsub+0x11c>
 8001df4:	1d23      	adds	r3, r4, #4
 8001df6:	42a3      	cmp	r3, r4
 8001df8:	41a4      	sbcs	r4, r4
 8001dfa:	4264      	negs	r4, r4
 8001dfc:	44a1      	add	r9, r4
 8001dfe:	001c      	movs	r4, r3
 8001e00:	464b      	mov	r3, r9
 8001e02:	021b      	lsls	r3, r3, #8
 8001e04:	d400      	bmi.n	8001e08 <__aeabi_dsub+0x124>
 8001e06:	e0de      	b.n	8001fc6 <__aeabi_dsub+0x2e2>
 8001e08:	4641      	mov	r1, r8
 8001e0a:	4b8c      	ldr	r3, [pc, #560]	; (800203c <__aeabi_dsub+0x358>)
 8001e0c:	3101      	adds	r1, #1
 8001e0e:	4299      	cmp	r1, r3
 8001e10:	d100      	bne.n	8001e14 <__aeabi_dsub+0x130>
 8001e12:	e0e7      	b.n	8001fe4 <__aeabi_dsub+0x300>
 8001e14:	464b      	mov	r3, r9
 8001e16:	488a      	ldr	r0, [pc, #552]	; (8002040 <__aeabi_dsub+0x35c>)
 8001e18:	08e4      	lsrs	r4, r4, #3
 8001e1a:	4003      	ands	r3, r0
 8001e1c:	0018      	movs	r0, r3
 8001e1e:	0549      	lsls	r1, r1, #21
 8001e20:	075b      	lsls	r3, r3, #29
 8001e22:	0240      	lsls	r0, r0, #9
 8001e24:	4323      	orrs	r3, r4
 8001e26:	0d4a      	lsrs	r2, r1, #21
 8001e28:	0b04      	lsrs	r4, r0, #12
 8001e2a:	0512      	lsls	r2, r2, #20
 8001e2c:	07ed      	lsls	r5, r5, #31
 8001e2e:	4322      	orrs	r2, r4
 8001e30:	432a      	orrs	r2, r5
 8001e32:	0018      	movs	r0, r3
 8001e34:	0011      	movs	r1, r2
 8001e36:	bcf0      	pop	{r4, r5, r6, r7}
 8001e38:	46bb      	mov	fp, r7
 8001e3a:	46b2      	mov	sl, r6
 8001e3c:	46a9      	mov	r9, r5
 8001e3e:	46a0      	mov	r8, r4
 8001e40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001e42:	4642      	mov	r2, r8
 8001e44:	1a12      	subs	r2, r2, r0
 8001e46:	2a00      	cmp	r2, #0
 8001e48:	dd52      	ble.n	8001ef0 <__aeabi_dsub+0x20c>
 8001e4a:	2800      	cmp	r0, #0
 8001e4c:	d100      	bne.n	8001e50 <__aeabi_dsub+0x16c>
 8001e4e:	e09c      	b.n	8001f8a <__aeabi_dsub+0x2a6>
 8001e50:	45a0      	cmp	r8, r4
 8001e52:	d100      	bne.n	8001e56 <__aeabi_dsub+0x172>
 8001e54:	e0ca      	b.n	8001fec <__aeabi_dsub+0x308>
 8001e56:	2080      	movs	r0, #128	; 0x80
 8001e58:	0400      	lsls	r0, r0, #16
 8001e5a:	4301      	orrs	r1, r0
 8001e5c:	2a38      	cmp	r2, #56	; 0x38
 8001e5e:	dd00      	ble.n	8001e62 <__aeabi_dsub+0x17e>
 8001e60:	e149      	b.n	80020f6 <__aeabi_dsub+0x412>
 8001e62:	2a1f      	cmp	r2, #31
 8001e64:	dc00      	bgt.n	8001e68 <__aeabi_dsub+0x184>
 8001e66:	e197      	b.n	8002198 <__aeabi_dsub+0x4b4>
 8001e68:	0010      	movs	r0, r2
 8001e6a:	000e      	movs	r6, r1
 8001e6c:	3820      	subs	r0, #32
 8001e6e:	40c6      	lsrs	r6, r0
 8001e70:	2a20      	cmp	r2, #32
 8001e72:	d004      	beq.n	8001e7e <__aeabi_dsub+0x19a>
 8001e74:	2040      	movs	r0, #64	; 0x40
 8001e76:	1a82      	subs	r2, r0, r2
 8001e78:	4091      	lsls	r1, r2
 8001e7a:	430f      	orrs	r7, r1
 8001e7c:	46b9      	mov	r9, r7
 8001e7e:	464c      	mov	r4, r9
 8001e80:	1e62      	subs	r2, r4, #1
 8001e82:	4194      	sbcs	r4, r2
 8001e84:	4334      	orrs	r4, r6
 8001e86:	e13a      	b.n	80020fe <__aeabi_dsub+0x41a>
 8001e88:	000a      	movs	r2, r1
 8001e8a:	433a      	orrs	r2, r7
 8001e8c:	d028      	beq.n	8001ee0 <__aeabi_dsub+0x1fc>
 8001e8e:	46b3      	mov	fp, r6
 8001e90:	42b5      	cmp	r5, r6
 8001e92:	d02b      	beq.n	8001eec <__aeabi_dsub+0x208>
 8001e94:	4a6b      	ldr	r2, [pc, #428]	; (8002044 <__aeabi_dsub+0x360>)
 8001e96:	4442      	add	r2, r8
 8001e98:	2a00      	cmp	r2, #0
 8001e9a:	d05d      	beq.n	8001f58 <__aeabi_dsub+0x274>
 8001e9c:	4642      	mov	r2, r8
 8001e9e:	4644      	mov	r4, r8
 8001ea0:	1a82      	subs	r2, r0, r2
 8001ea2:	2c00      	cmp	r4, #0
 8001ea4:	d000      	beq.n	8001ea8 <__aeabi_dsub+0x1c4>
 8001ea6:	e0f5      	b.n	8002094 <__aeabi_dsub+0x3b0>
 8001ea8:	4665      	mov	r5, ip
 8001eaa:	431d      	orrs	r5, r3
 8001eac:	d100      	bne.n	8001eb0 <__aeabi_dsub+0x1cc>
 8001eae:	e19c      	b.n	80021ea <__aeabi_dsub+0x506>
 8001eb0:	1e55      	subs	r5, r2, #1
 8001eb2:	2a01      	cmp	r2, #1
 8001eb4:	d100      	bne.n	8001eb8 <__aeabi_dsub+0x1d4>
 8001eb6:	e1fb      	b.n	80022b0 <__aeabi_dsub+0x5cc>
 8001eb8:	4c60      	ldr	r4, [pc, #384]	; (800203c <__aeabi_dsub+0x358>)
 8001eba:	42a2      	cmp	r2, r4
 8001ebc:	d100      	bne.n	8001ec0 <__aeabi_dsub+0x1dc>
 8001ebe:	e1bd      	b.n	800223c <__aeabi_dsub+0x558>
 8001ec0:	002a      	movs	r2, r5
 8001ec2:	e0f0      	b.n	80020a6 <__aeabi_dsub+0x3c2>
 8001ec4:	0008      	movs	r0, r1
 8001ec6:	4338      	orrs	r0, r7
 8001ec8:	d100      	bne.n	8001ecc <__aeabi_dsub+0x1e8>
 8001eca:	e0c3      	b.n	8002054 <__aeabi_dsub+0x370>
 8001ecc:	1e50      	subs	r0, r2, #1
 8001ece:	2a01      	cmp	r2, #1
 8001ed0:	d100      	bne.n	8001ed4 <__aeabi_dsub+0x1f0>
 8001ed2:	e1a8      	b.n	8002226 <__aeabi_dsub+0x542>
 8001ed4:	4c59      	ldr	r4, [pc, #356]	; (800203c <__aeabi_dsub+0x358>)
 8001ed6:	42a2      	cmp	r2, r4
 8001ed8:	d100      	bne.n	8001edc <__aeabi_dsub+0x1f8>
 8001eda:	e087      	b.n	8001fec <__aeabi_dsub+0x308>
 8001edc:	0002      	movs	r2, r0
 8001ede:	e736      	b.n	8001d4e <__aeabi_dsub+0x6a>
 8001ee0:	2201      	movs	r2, #1
 8001ee2:	4056      	eors	r6, r2
 8001ee4:	46b3      	mov	fp, r6
 8001ee6:	42b5      	cmp	r5, r6
 8001ee8:	d000      	beq.n	8001eec <__aeabi_dsub+0x208>
 8001eea:	e721      	b.n	8001d30 <__aeabi_dsub+0x4c>
 8001eec:	4a55      	ldr	r2, [pc, #340]	; (8002044 <__aeabi_dsub+0x360>)
 8001eee:	4442      	add	r2, r8
 8001ef0:	2a00      	cmp	r2, #0
 8001ef2:	d100      	bne.n	8001ef6 <__aeabi_dsub+0x212>
 8001ef4:	e0b5      	b.n	8002062 <__aeabi_dsub+0x37e>
 8001ef6:	4642      	mov	r2, r8
 8001ef8:	4644      	mov	r4, r8
 8001efa:	1a82      	subs	r2, r0, r2
 8001efc:	2c00      	cmp	r4, #0
 8001efe:	d100      	bne.n	8001f02 <__aeabi_dsub+0x21e>
 8001f00:	e138      	b.n	8002174 <__aeabi_dsub+0x490>
 8001f02:	4e4e      	ldr	r6, [pc, #312]	; (800203c <__aeabi_dsub+0x358>)
 8001f04:	42b0      	cmp	r0, r6
 8001f06:	d100      	bne.n	8001f0a <__aeabi_dsub+0x226>
 8001f08:	e1de      	b.n	80022c8 <__aeabi_dsub+0x5e4>
 8001f0a:	2680      	movs	r6, #128	; 0x80
 8001f0c:	4664      	mov	r4, ip
 8001f0e:	0436      	lsls	r6, r6, #16
 8001f10:	4334      	orrs	r4, r6
 8001f12:	46a4      	mov	ip, r4
 8001f14:	2a38      	cmp	r2, #56	; 0x38
 8001f16:	dd00      	ble.n	8001f1a <__aeabi_dsub+0x236>
 8001f18:	e196      	b.n	8002248 <__aeabi_dsub+0x564>
 8001f1a:	2a1f      	cmp	r2, #31
 8001f1c:	dd00      	ble.n	8001f20 <__aeabi_dsub+0x23c>
 8001f1e:	e224      	b.n	800236a <__aeabi_dsub+0x686>
 8001f20:	2620      	movs	r6, #32
 8001f22:	1ab4      	subs	r4, r6, r2
 8001f24:	46a2      	mov	sl, r4
 8001f26:	4664      	mov	r4, ip
 8001f28:	4656      	mov	r6, sl
 8001f2a:	40b4      	lsls	r4, r6
 8001f2c:	46a1      	mov	r9, r4
 8001f2e:	001c      	movs	r4, r3
 8001f30:	464e      	mov	r6, r9
 8001f32:	40d4      	lsrs	r4, r2
 8001f34:	4326      	orrs	r6, r4
 8001f36:	0034      	movs	r4, r6
 8001f38:	4656      	mov	r6, sl
 8001f3a:	40b3      	lsls	r3, r6
 8001f3c:	1e5e      	subs	r6, r3, #1
 8001f3e:	41b3      	sbcs	r3, r6
 8001f40:	431c      	orrs	r4, r3
 8001f42:	4663      	mov	r3, ip
 8001f44:	40d3      	lsrs	r3, r2
 8001f46:	18c9      	adds	r1, r1, r3
 8001f48:	19e4      	adds	r4, r4, r7
 8001f4a:	42bc      	cmp	r4, r7
 8001f4c:	41bf      	sbcs	r7, r7
 8001f4e:	427f      	negs	r7, r7
 8001f50:	46b9      	mov	r9, r7
 8001f52:	4680      	mov	r8, r0
 8001f54:	4489      	add	r9, r1
 8001f56:	e0d8      	b.n	800210a <__aeabi_dsub+0x426>
 8001f58:	4640      	mov	r0, r8
 8001f5a:	4c3b      	ldr	r4, [pc, #236]	; (8002048 <__aeabi_dsub+0x364>)
 8001f5c:	3001      	adds	r0, #1
 8001f5e:	4220      	tst	r0, r4
 8001f60:	d000      	beq.n	8001f64 <__aeabi_dsub+0x280>
 8001f62:	e0b4      	b.n	80020ce <__aeabi_dsub+0x3ea>
 8001f64:	4640      	mov	r0, r8
 8001f66:	2800      	cmp	r0, #0
 8001f68:	d000      	beq.n	8001f6c <__aeabi_dsub+0x288>
 8001f6a:	e144      	b.n	80021f6 <__aeabi_dsub+0x512>
 8001f6c:	4660      	mov	r0, ip
 8001f6e:	4318      	orrs	r0, r3
 8001f70:	d100      	bne.n	8001f74 <__aeabi_dsub+0x290>
 8001f72:	e190      	b.n	8002296 <__aeabi_dsub+0x5b2>
 8001f74:	0008      	movs	r0, r1
 8001f76:	4338      	orrs	r0, r7
 8001f78:	d000      	beq.n	8001f7c <__aeabi_dsub+0x298>
 8001f7a:	e1aa      	b.n	80022d2 <__aeabi_dsub+0x5ee>
 8001f7c:	4661      	mov	r1, ip
 8001f7e:	08db      	lsrs	r3, r3, #3
 8001f80:	0749      	lsls	r1, r1, #29
 8001f82:	430b      	orrs	r3, r1
 8001f84:	4661      	mov	r1, ip
 8001f86:	08cc      	lsrs	r4, r1, #3
 8001f88:	e027      	b.n	8001fda <__aeabi_dsub+0x2f6>
 8001f8a:	0008      	movs	r0, r1
 8001f8c:	4338      	orrs	r0, r7
 8001f8e:	d061      	beq.n	8002054 <__aeabi_dsub+0x370>
 8001f90:	1e50      	subs	r0, r2, #1
 8001f92:	2a01      	cmp	r2, #1
 8001f94:	d100      	bne.n	8001f98 <__aeabi_dsub+0x2b4>
 8001f96:	e139      	b.n	800220c <__aeabi_dsub+0x528>
 8001f98:	42a2      	cmp	r2, r4
 8001f9a:	d027      	beq.n	8001fec <__aeabi_dsub+0x308>
 8001f9c:	0002      	movs	r2, r0
 8001f9e:	e75d      	b.n	8001e5c <__aeabi_dsub+0x178>
 8001fa0:	0002      	movs	r2, r0
 8001fa2:	391f      	subs	r1, #31
 8001fa4:	40ca      	lsrs	r2, r1
 8001fa6:	0011      	movs	r1, r2
 8001fa8:	2b20      	cmp	r3, #32
 8001faa:	d003      	beq.n	8001fb4 <__aeabi_dsub+0x2d0>
 8001fac:	2240      	movs	r2, #64	; 0x40
 8001fae:	1ad3      	subs	r3, r2, r3
 8001fb0:	4098      	lsls	r0, r3
 8001fb2:	4304      	orrs	r4, r0
 8001fb4:	1e63      	subs	r3, r4, #1
 8001fb6:	419c      	sbcs	r4, r3
 8001fb8:	2300      	movs	r3, #0
 8001fba:	4699      	mov	r9, r3
 8001fbc:	4698      	mov	r8, r3
 8001fbe:	430c      	orrs	r4, r1
 8001fc0:	0763      	lsls	r3, r4, #29
 8001fc2:	d000      	beq.n	8001fc6 <__aeabi_dsub+0x2e2>
 8001fc4:	e712      	b.n	8001dec <__aeabi_dsub+0x108>
 8001fc6:	464b      	mov	r3, r9
 8001fc8:	464a      	mov	r2, r9
 8001fca:	08e4      	lsrs	r4, r4, #3
 8001fcc:	075b      	lsls	r3, r3, #29
 8001fce:	4323      	orrs	r3, r4
 8001fd0:	08d4      	lsrs	r4, r2, #3
 8001fd2:	4642      	mov	r2, r8
 8001fd4:	4919      	ldr	r1, [pc, #100]	; (800203c <__aeabi_dsub+0x358>)
 8001fd6:	428a      	cmp	r2, r1
 8001fd8:	d00e      	beq.n	8001ff8 <__aeabi_dsub+0x314>
 8001fda:	0324      	lsls	r4, r4, #12
 8001fdc:	0552      	lsls	r2, r2, #21
 8001fde:	0b24      	lsrs	r4, r4, #12
 8001fe0:	0d52      	lsrs	r2, r2, #21
 8001fe2:	e722      	b.n	8001e2a <__aeabi_dsub+0x146>
 8001fe4:	000a      	movs	r2, r1
 8001fe6:	2400      	movs	r4, #0
 8001fe8:	2300      	movs	r3, #0
 8001fea:	e71e      	b.n	8001e2a <__aeabi_dsub+0x146>
 8001fec:	08db      	lsrs	r3, r3, #3
 8001fee:	4662      	mov	r2, ip
 8001ff0:	0752      	lsls	r2, r2, #29
 8001ff2:	4313      	orrs	r3, r2
 8001ff4:	4662      	mov	r2, ip
 8001ff6:	08d4      	lsrs	r4, r2, #3
 8001ff8:	001a      	movs	r2, r3
 8001ffa:	4322      	orrs	r2, r4
 8001ffc:	d100      	bne.n	8002000 <__aeabi_dsub+0x31c>
 8001ffe:	e1fc      	b.n	80023fa <__aeabi_dsub+0x716>
 8002000:	2280      	movs	r2, #128	; 0x80
 8002002:	0312      	lsls	r2, r2, #12
 8002004:	4314      	orrs	r4, r2
 8002006:	0324      	lsls	r4, r4, #12
 8002008:	4a0c      	ldr	r2, [pc, #48]	; (800203c <__aeabi_dsub+0x358>)
 800200a:	0b24      	lsrs	r4, r4, #12
 800200c:	e70d      	b.n	8001e2a <__aeabi_dsub+0x146>
 800200e:	0020      	movs	r0, r4
 8002010:	f000 faec 	bl	80025ec <__clzsi2>
 8002014:	0001      	movs	r1, r0
 8002016:	3118      	adds	r1, #24
 8002018:	291f      	cmp	r1, #31
 800201a:	dc00      	bgt.n	800201e <__aeabi_dsub+0x33a>
 800201c:	e6c4      	b.n	8001da8 <__aeabi_dsub+0xc4>
 800201e:	3808      	subs	r0, #8
 8002020:	4084      	lsls	r4, r0
 8002022:	4643      	mov	r3, r8
 8002024:	0020      	movs	r0, r4
 8002026:	2400      	movs	r4, #0
 8002028:	4588      	cmp	r8, r1
 800202a:	dc00      	bgt.n	800202e <__aeabi_dsub+0x34a>
 800202c:	e6c8      	b.n	8001dc0 <__aeabi_dsub+0xdc>
 800202e:	4a04      	ldr	r2, [pc, #16]	; (8002040 <__aeabi_dsub+0x35c>)
 8002030:	1a5b      	subs	r3, r3, r1
 8002032:	4010      	ands	r0, r2
 8002034:	4698      	mov	r8, r3
 8002036:	4681      	mov	r9, r0
 8002038:	e6d6      	b.n	8001de8 <__aeabi_dsub+0x104>
 800203a:	46c0      	nop			; (mov r8, r8)
 800203c:	000007ff 	.word	0x000007ff
 8002040:	ff7fffff 	.word	0xff7fffff
 8002044:	fffff801 	.word	0xfffff801
 8002048:	000007fe 	.word	0x000007fe
 800204c:	430f      	orrs	r7, r1
 800204e:	1e7a      	subs	r2, r7, #1
 8002050:	4197      	sbcs	r7, r2
 8002052:	e691      	b.n	8001d78 <__aeabi_dsub+0x94>
 8002054:	4661      	mov	r1, ip
 8002056:	08db      	lsrs	r3, r3, #3
 8002058:	0749      	lsls	r1, r1, #29
 800205a:	430b      	orrs	r3, r1
 800205c:	4661      	mov	r1, ip
 800205e:	08cc      	lsrs	r4, r1, #3
 8002060:	e7b8      	b.n	8001fd4 <__aeabi_dsub+0x2f0>
 8002062:	4640      	mov	r0, r8
 8002064:	4cd3      	ldr	r4, [pc, #844]	; (80023b4 <__aeabi_dsub+0x6d0>)
 8002066:	3001      	adds	r0, #1
 8002068:	4220      	tst	r0, r4
 800206a:	d000      	beq.n	800206e <__aeabi_dsub+0x38a>
 800206c:	e0a2      	b.n	80021b4 <__aeabi_dsub+0x4d0>
 800206e:	4640      	mov	r0, r8
 8002070:	2800      	cmp	r0, #0
 8002072:	d000      	beq.n	8002076 <__aeabi_dsub+0x392>
 8002074:	e101      	b.n	800227a <__aeabi_dsub+0x596>
 8002076:	4660      	mov	r0, ip
 8002078:	4318      	orrs	r0, r3
 800207a:	d100      	bne.n	800207e <__aeabi_dsub+0x39a>
 800207c:	e15e      	b.n	800233c <__aeabi_dsub+0x658>
 800207e:	0008      	movs	r0, r1
 8002080:	4338      	orrs	r0, r7
 8002082:	d000      	beq.n	8002086 <__aeabi_dsub+0x3a2>
 8002084:	e15f      	b.n	8002346 <__aeabi_dsub+0x662>
 8002086:	4661      	mov	r1, ip
 8002088:	08db      	lsrs	r3, r3, #3
 800208a:	0749      	lsls	r1, r1, #29
 800208c:	430b      	orrs	r3, r1
 800208e:	4661      	mov	r1, ip
 8002090:	08cc      	lsrs	r4, r1, #3
 8002092:	e7a2      	b.n	8001fda <__aeabi_dsub+0x2f6>
 8002094:	4dc8      	ldr	r5, [pc, #800]	; (80023b8 <__aeabi_dsub+0x6d4>)
 8002096:	42a8      	cmp	r0, r5
 8002098:	d100      	bne.n	800209c <__aeabi_dsub+0x3b8>
 800209a:	e0cf      	b.n	800223c <__aeabi_dsub+0x558>
 800209c:	2580      	movs	r5, #128	; 0x80
 800209e:	4664      	mov	r4, ip
 80020a0:	042d      	lsls	r5, r5, #16
 80020a2:	432c      	orrs	r4, r5
 80020a4:	46a4      	mov	ip, r4
 80020a6:	2a38      	cmp	r2, #56	; 0x38
 80020a8:	dc56      	bgt.n	8002158 <__aeabi_dsub+0x474>
 80020aa:	2a1f      	cmp	r2, #31
 80020ac:	dd00      	ble.n	80020b0 <__aeabi_dsub+0x3cc>
 80020ae:	e0d1      	b.n	8002254 <__aeabi_dsub+0x570>
 80020b0:	2520      	movs	r5, #32
 80020b2:	001e      	movs	r6, r3
 80020b4:	1aad      	subs	r5, r5, r2
 80020b6:	4664      	mov	r4, ip
 80020b8:	40ab      	lsls	r3, r5
 80020ba:	40ac      	lsls	r4, r5
 80020bc:	40d6      	lsrs	r6, r2
 80020be:	1e5d      	subs	r5, r3, #1
 80020c0:	41ab      	sbcs	r3, r5
 80020c2:	4334      	orrs	r4, r6
 80020c4:	4323      	orrs	r3, r4
 80020c6:	4664      	mov	r4, ip
 80020c8:	40d4      	lsrs	r4, r2
 80020ca:	1b09      	subs	r1, r1, r4
 80020cc:	e049      	b.n	8002162 <__aeabi_dsub+0x47e>
 80020ce:	4660      	mov	r0, ip
 80020d0:	1bdc      	subs	r4, r3, r7
 80020d2:	1a46      	subs	r6, r0, r1
 80020d4:	42a3      	cmp	r3, r4
 80020d6:	4180      	sbcs	r0, r0
 80020d8:	4240      	negs	r0, r0
 80020da:	4681      	mov	r9, r0
 80020dc:	0030      	movs	r0, r6
 80020de:	464e      	mov	r6, r9
 80020e0:	1b80      	subs	r0, r0, r6
 80020e2:	4681      	mov	r9, r0
 80020e4:	0200      	lsls	r0, r0, #8
 80020e6:	d476      	bmi.n	80021d6 <__aeabi_dsub+0x4f2>
 80020e8:	464b      	mov	r3, r9
 80020ea:	4323      	orrs	r3, r4
 80020ec:	d000      	beq.n	80020f0 <__aeabi_dsub+0x40c>
 80020ee:	e652      	b.n	8001d96 <__aeabi_dsub+0xb2>
 80020f0:	2400      	movs	r4, #0
 80020f2:	2500      	movs	r5, #0
 80020f4:	e771      	b.n	8001fda <__aeabi_dsub+0x2f6>
 80020f6:	4339      	orrs	r1, r7
 80020f8:	000c      	movs	r4, r1
 80020fa:	1e62      	subs	r2, r4, #1
 80020fc:	4194      	sbcs	r4, r2
 80020fe:	18e4      	adds	r4, r4, r3
 8002100:	429c      	cmp	r4, r3
 8002102:	419b      	sbcs	r3, r3
 8002104:	425b      	negs	r3, r3
 8002106:	4463      	add	r3, ip
 8002108:	4699      	mov	r9, r3
 800210a:	464b      	mov	r3, r9
 800210c:	021b      	lsls	r3, r3, #8
 800210e:	d400      	bmi.n	8002112 <__aeabi_dsub+0x42e>
 8002110:	e756      	b.n	8001fc0 <__aeabi_dsub+0x2dc>
 8002112:	2301      	movs	r3, #1
 8002114:	469c      	mov	ip, r3
 8002116:	4ba8      	ldr	r3, [pc, #672]	; (80023b8 <__aeabi_dsub+0x6d4>)
 8002118:	44e0      	add	r8, ip
 800211a:	4598      	cmp	r8, r3
 800211c:	d038      	beq.n	8002190 <__aeabi_dsub+0x4ac>
 800211e:	464b      	mov	r3, r9
 8002120:	48a6      	ldr	r0, [pc, #664]	; (80023bc <__aeabi_dsub+0x6d8>)
 8002122:	2201      	movs	r2, #1
 8002124:	4003      	ands	r3, r0
 8002126:	0018      	movs	r0, r3
 8002128:	0863      	lsrs	r3, r4, #1
 800212a:	4014      	ands	r4, r2
 800212c:	431c      	orrs	r4, r3
 800212e:	07c3      	lsls	r3, r0, #31
 8002130:	431c      	orrs	r4, r3
 8002132:	0843      	lsrs	r3, r0, #1
 8002134:	4699      	mov	r9, r3
 8002136:	e657      	b.n	8001de8 <__aeabi_dsub+0x104>
 8002138:	0010      	movs	r0, r2
 800213a:	000e      	movs	r6, r1
 800213c:	3820      	subs	r0, #32
 800213e:	40c6      	lsrs	r6, r0
 8002140:	2a20      	cmp	r2, #32
 8002142:	d004      	beq.n	800214e <__aeabi_dsub+0x46a>
 8002144:	2040      	movs	r0, #64	; 0x40
 8002146:	1a82      	subs	r2, r0, r2
 8002148:	4091      	lsls	r1, r2
 800214a:	430f      	orrs	r7, r1
 800214c:	46b9      	mov	r9, r7
 800214e:	464f      	mov	r7, r9
 8002150:	1e7a      	subs	r2, r7, #1
 8002152:	4197      	sbcs	r7, r2
 8002154:	4337      	orrs	r7, r6
 8002156:	e60f      	b.n	8001d78 <__aeabi_dsub+0x94>
 8002158:	4662      	mov	r2, ip
 800215a:	431a      	orrs	r2, r3
 800215c:	0013      	movs	r3, r2
 800215e:	1e5a      	subs	r2, r3, #1
 8002160:	4193      	sbcs	r3, r2
 8002162:	1afc      	subs	r4, r7, r3
 8002164:	42a7      	cmp	r7, r4
 8002166:	41bf      	sbcs	r7, r7
 8002168:	427f      	negs	r7, r7
 800216a:	1bcb      	subs	r3, r1, r7
 800216c:	4699      	mov	r9, r3
 800216e:	465d      	mov	r5, fp
 8002170:	4680      	mov	r8, r0
 8002172:	e608      	b.n	8001d86 <__aeabi_dsub+0xa2>
 8002174:	4666      	mov	r6, ip
 8002176:	431e      	orrs	r6, r3
 8002178:	d100      	bne.n	800217c <__aeabi_dsub+0x498>
 800217a:	e0be      	b.n	80022fa <__aeabi_dsub+0x616>
 800217c:	1e56      	subs	r6, r2, #1
 800217e:	2a01      	cmp	r2, #1
 8002180:	d100      	bne.n	8002184 <__aeabi_dsub+0x4a0>
 8002182:	e109      	b.n	8002398 <__aeabi_dsub+0x6b4>
 8002184:	4c8c      	ldr	r4, [pc, #560]	; (80023b8 <__aeabi_dsub+0x6d4>)
 8002186:	42a2      	cmp	r2, r4
 8002188:	d100      	bne.n	800218c <__aeabi_dsub+0x4a8>
 800218a:	e119      	b.n	80023c0 <__aeabi_dsub+0x6dc>
 800218c:	0032      	movs	r2, r6
 800218e:	e6c1      	b.n	8001f14 <__aeabi_dsub+0x230>
 8002190:	4642      	mov	r2, r8
 8002192:	2400      	movs	r4, #0
 8002194:	2300      	movs	r3, #0
 8002196:	e648      	b.n	8001e2a <__aeabi_dsub+0x146>
 8002198:	2020      	movs	r0, #32
 800219a:	000c      	movs	r4, r1
 800219c:	1a80      	subs	r0, r0, r2
 800219e:	003e      	movs	r6, r7
 80021a0:	4087      	lsls	r7, r0
 80021a2:	4084      	lsls	r4, r0
 80021a4:	40d6      	lsrs	r6, r2
 80021a6:	1e78      	subs	r0, r7, #1
 80021a8:	4187      	sbcs	r7, r0
 80021aa:	40d1      	lsrs	r1, r2
 80021ac:	4334      	orrs	r4, r6
 80021ae:	433c      	orrs	r4, r7
 80021b0:	448c      	add	ip, r1
 80021b2:	e7a4      	b.n	80020fe <__aeabi_dsub+0x41a>
 80021b4:	4a80      	ldr	r2, [pc, #512]	; (80023b8 <__aeabi_dsub+0x6d4>)
 80021b6:	4290      	cmp	r0, r2
 80021b8:	d100      	bne.n	80021bc <__aeabi_dsub+0x4d8>
 80021ba:	e0e9      	b.n	8002390 <__aeabi_dsub+0x6ac>
 80021bc:	19df      	adds	r7, r3, r7
 80021be:	429f      	cmp	r7, r3
 80021c0:	419b      	sbcs	r3, r3
 80021c2:	4461      	add	r1, ip
 80021c4:	425b      	negs	r3, r3
 80021c6:	18c9      	adds	r1, r1, r3
 80021c8:	07cc      	lsls	r4, r1, #31
 80021ca:	087f      	lsrs	r7, r7, #1
 80021cc:	084b      	lsrs	r3, r1, #1
 80021ce:	4699      	mov	r9, r3
 80021d0:	4680      	mov	r8, r0
 80021d2:	433c      	orrs	r4, r7
 80021d4:	e6f4      	b.n	8001fc0 <__aeabi_dsub+0x2dc>
 80021d6:	1afc      	subs	r4, r7, r3
 80021d8:	42a7      	cmp	r7, r4
 80021da:	41bf      	sbcs	r7, r7
 80021dc:	4663      	mov	r3, ip
 80021de:	427f      	negs	r7, r7
 80021e0:	1ac9      	subs	r1, r1, r3
 80021e2:	1bcb      	subs	r3, r1, r7
 80021e4:	4699      	mov	r9, r3
 80021e6:	465d      	mov	r5, fp
 80021e8:	e5d5      	b.n	8001d96 <__aeabi_dsub+0xb2>
 80021ea:	08ff      	lsrs	r7, r7, #3
 80021ec:	074b      	lsls	r3, r1, #29
 80021ee:	465d      	mov	r5, fp
 80021f0:	433b      	orrs	r3, r7
 80021f2:	08cc      	lsrs	r4, r1, #3
 80021f4:	e6ee      	b.n	8001fd4 <__aeabi_dsub+0x2f0>
 80021f6:	4662      	mov	r2, ip
 80021f8:	431a      	orrs	r2, r3
 80021fa:	d000      	beq.n	80021fe <__aeabi_dsub+0x51a>
 80021fc:	e082      	b.n	8002304 <__aeabi_dsub+0x620>
 80021fe:	000b      	movs	r3, r1
 8002200:	433b      	orrs	r3, r7
 8002202:	d11b      	bne.n	800223c <__aeabi_dsub+0x558>
 8002204:	2480      	movs	r4, #128	; 0x80
 8002206:	2500      	movs	r5, #0
 8002208:	0324      	lsls	r4, r4, #12
 800220a:	e6f9      	b.n	8002000 <__aeabi_dsub+0x31c>
 800220c:	19dc      	adds	r4, r3, r7
 800220e:	429c      	cmp	r4, r3
 8002210:	419b      	sbcs	r3, r3
 8002212:	4461      	add	r1, ip
 8002214:	4689      	mov	r9, r1
 8002216:	425b      	negs	r3, r3
 8002218:	4499      	add	r9, r3
 800221a:	464b      	mov	r3, r9
 800221c:	021b      	lsls	r3, r3, #8
 800221e:	d444      	bmi.n	80022aa <__aeabi_dsub+0x5c6>
 8002220:	2301      	movs	r3, #1
 8002222:	4698      	mov	r8, r3
 8002224:	e6cc      	b.n	8001fc0 <__aeabi_dsub+0x2dc>
 8002226:	1bdc      	subs	r4, r3, r7
 8002228:	4662      	mov	r2, ip
 800222a:	42a3      	cmp	r3, r4
 800222c:	419b      	sbcs	r3, r3
 800222e:	1a51      	subs	r1, r2, r1
 8002230:	425b      	negs	r3, r3
 8002232:	1acb      	subs	r3, r1, r3
 8002234:	4699      	mov	r9, r3
 8002236:	2301      	movs	r3, #1
 8002238:	4698      	mov	r8, r3
 800223a:	e5a4      	b.n	8001d86 <__aeabi_dsub+0xa2>
 800223c:	08ff      	lsrs	r7, r7, #3
 800223e:	074b      	lsls	r3, r1, #29
 8002240:	465d      	mov	r5, fp
 8002242:	433b      	orrs	r3, r7
 8002244:	08cc      	lsrs	r4, r1, #3
 8002246:	e6d7      	b.n	8001ff8 <__aeabi_dsub+0x314>
 8002248:	4662      	mov	r2, ip
 800224a:	431a      	orrs	r2, r3
 800224c:	0014      	movs	r4, r2
 800224e:	1e63      	subs	r3, r4, #1
 8002250:	419c      	sbcs	r4, r3
 8002252:	e679      	b.n	8001f48 <__aeabi_dsub+0x264>
 8002254:	0015      	movs	r5, r2
 8002256:	4664      	mov	r4, ip
 8002258:	3d20      	subs	r5, #32
 800225a:	40ec      	lsrs	r4, r5
 800225c:	46a0      	mov	r8, r4
 800225e:	2a20      	cmp	r2, #32
 8002260:	d005      	beq.n	800226e <__aeabi_dsub+0x58a>
 8002262:	2540      	movs	r5, #64	; 0x40
 8002264:	4664      	mov	r4, ip
 8002266:	1aaa      	subs	r2, r5, r2
 8002268:	4094      	lsls	r4, r2
 800226a:	4323      	orrs	r3, r4
 800226c:	469a      	mov	sl, r3
 800226e:	4654      	mov	r4, sl
 8002270:	1e63      	subs	r3, r4, #1
 8002272:	419c      	sbcs	r4, r3
 8002274:	4643      	mov	r3, r8
 8002276:	4323      	orrs	r3, r4
 8002278:	e773      	b.n	8002162 <__aeabi_dsub+0x47e>
 800227a:	4662      	mov	r2, ip
 800227c:	431a      	orrs	r2, r3
 800227e:	d023      	beq.n	80022c8 <__aeabi_dsub+0x5e4>
 8002280:	000a      	movs	r2, r1
 8002282:	433a      	orrs	r2, r7
 8002284:	d000      	beq.n	8002288 <__aeabi_dsub+0x5a4>
 8002286:	e0a0      	b.n	80023ca <__aeabi_dsub+0x6e6>
 8002288:	4662      	mov	r2, ip
 800228a:	08db      	lsrs	r3, r3, #3
 800228c:	0752      	lsls	r2, r2, #29
 800228e:	4313      	orrs	r3, r2
 8002290:	4662      	mov	r2, ip
 8002292:	08d4      	lsrs	r4, r2, #3
 8002294:	e6b0      	b.n	8001ff8 <__aeabi_dsub+0x314>
 8002296:	000b      	movs	r3, r1
 8002298:	433b      	orrs	r3, r7
 800229a:	d100      	bne.n	800229e <__aeabi_dsub+0x5ba>
 800229c:	e728      	b.n	80020f0 <__aeabi_dsub+0x40c>
 800229e:	08ff      	lsrs	r7, r7, #3
 80022a0:	074b      	lsls	r3, r1, #29
 80022a2:	465d      	mov	r5, fp
 80022a4:	433b      	orrs	r3, r7
 80022a6:	08cc      	lsrs	r4, r1, #3
 80022a8:	e697      	b.n	8001fda <__aeabi_dsub+0x2f6>
 80022aa:	2302      	movs	r3, #2
 80022ac:	4698      	mov	r8, r3
 80022ae:	e736      	b.n	800211e <__aeabi_dsub+0x43a>
 80022b0:	1afc      	subs	r4, r7, r3
 80022b2:	42a7      	cmp	r7, r4
 80022b4:	41bf      	sbcs	r7, r7
 80022b6:	4663      	mov	r3, ip
 80022b8:	427f      	negs	r7, r7
 80022ba:	1ac9      	subs	r1, r1, r3
 80022bc:	1bcb      	subs	r3, r1, r7
 80022be:	4699      	mov	r9, r3
 80022c0:	2301      	movs	r3, #1
 80022c2:	465d      	mov	r5, fp
 80022c4:	4698      	mov	r8, r3
 80022c6:	e55e      	b.n	8001d86 <__aeabi_dsub+0xa2>
 80022c8:	074b      	lsls	r3, r1, #29
 80022ca:	08ff      	lsrs	r7, r7, #3
 80022cc:	433b      	orrs	r3, r7
 80022ce:	08cc      	lsrs	r4, r1, #3
 80022d0:	e692      	b.n	8001ff8 <__aeabi_dsub+0x314>
 80022d2:	1bdc      	subs	r4, r3, r7
 80022d4:	4660      	mov	r0, ip
 80022d6:	42a3      	cmp	r3, r4
 80022d8:	41b6      	sbcs	r6, r6
 80022da:	1a40      	subs	r0, r0, r1
 80022dc:	4276      	negs	r6, r6
 80022de:	1b80      	subs	r0, r0, r6
 80022e0:	4681      	mov	r9, r0
 80022e2:	0200      	lsls	r0, r0, #8
 80022e4:	d560      	bpl.n	80023a8 <__aeabi_dsub+0x6c4>
 80022e6:	1afc      	subs	r4, r7, r3
 80022e8:	42a7      	cmp	r7, r4
 80022ea:	41bf      	sbcs	r7, r7
 80022ec:	4663      	mov	r3, ip
 80022ee:	427f      	negs	r7, r7
 80022f0:	1ac9      	subs	r1, r1, r3
 80022f2:	1bcb      	subs	r3, r1, r7
 80022f4:	4699      	mov	r9, r3
 80022f6:	465d      	mov	r5, fp
 80022f8:	e576      	b.n	8001de8 <__aeabi_dsub+0x104>
 80022fa:	08ff      	lsrs	r7, r7, #3
 80022fc:	074b      	lsls	r3, r1, #29
 80022fe:	433b      	orrs	r3, r7
 8002300:	08cc      	lsrs	r4, r1, #3
 8002302:	e667      	b.n	8001fd4 <__aeabi_dsub+0x2f0>
 8002304:	000a      	movs	r2, r1
 8002306:	08db      	lsrs	r3, r3, #3
 8002308:	433a      	orrs	r2, r7
 800230a:	d100      	bne.n	800230e <__aeabi_dsub+0x62a>
 800230c:	e66f      	b.n	8001fee <__aeabi_dsub+0x30a>
 800230e:	4662      	mov	r2, ip
 8002310:	0752      	lsls	r2, r2, #29
 8002312:	4313      	orrs	r3, r2
 8002314:	4662      	mov	r2, ip
 8002316:	08d4      	lsrs	r4, r2, #3
 8002318:	2280      	movs	r2, #128	; 0x80
 800231a:	0312      	lsls	r2, r2, #12
 800231c:	4214      	tst	r4, r2
 800231e:	d007      	beq.n	8002330 <__aeabi_dsub+0x64c>
 8002320:	08c8      	lsrs	r0, r1, #3
 8002322:	4210      	tst	r0, r2
 8002324:	d104      	bne.n	8002330 <__aeabi_dsub+0x64c>
 8002326:	465d      	mov	r5, fp
 8002328:	0004      	movs	r4, r0
 800232a:	08fb      	lsrs	r3, r7, #3
 800232c:	0749      	lsls	r1, r1, #29
 800232e:	430b      	orrs	r3, r1
 8002330:	0f5a      	lsrs	r2, r3, #29
 8002332:	00db      	lsls	r3, r3, #3
 8002334:	08db      	lsrs	r3, r3, #3
 8002336:	0752      	lsls	r2, r2, #29
 8002338:	4313      	orrs	r3, r2
 800233a:	e65d      	b.n	8001ff8 <__aeabi_dsub+0x314>
 800233c:	074b      	lsls	r3, r1, #29
 800233e:	08ff      	lsrs	r7, r7, #3
 8002340:	433b      	orrs	r3, r7
 8002342:	08cc      	lsrs	r4, r1, #3
 8002344:	e649      	b.n	8001fda <__aeabi_dsub+0x2f6>
 8002346:	19dc      	adds	r4, r3, r7
 8002348:	429c      	cmp	r4, r3
 800234a:	419b      	sbcs	r3, r3
 800234c:	4461      	add	r1, ip
 800234e:	4689      	mov	r9, r1
 8002350:	425b      	negs	r3, r3
 8002352:	4499      	add	r9, r3
 8002354:	464b      	mov	r3, r9
 8002356:	021b      	lsls	r3, r3, #8
 8002358:	d400      	bmi.n	800235c <__aeabi_dsub+0x678>
 800235a:	e631      	b.n	8001fc0 <__aeabi_dsub+0x2dc>
 800235c:	464a      	mov	r2, r9
 800235e:	4b17      	ldr	r3, [pc, #92]	; (80023bc <__aeabi_dsub+0x6d8>)
 8002360:	401a      	ands	r2, r3
 8002362:	2301      	movs	r3, #1
 8002364:	4691      	mov	r9, r2
 8002366:	4698      	mov	r8, r3
 8002368:	e62a      	b.n	8001fc0 <__aeabi_dsub+0x2dc>
 800236a:	0016      	movs	r6, r2
 800236c:	4664      	mov	r4, ip
 800236e:	3e20      	subs	r6, #32
 8002370:	40f4      	lsrs	r4, r6
 8002372:	46a0      	mov	r8, r4
 8002374:	2a20      	cmp	r2, #32
 8002376:	d005      	beq.n	8002384 <__aeabi_dsub+0x6a0>
 8002378:	2640      	movs	r6, #64	; 0x40
 800237a:	4664      	mov	r4, ip
 800237c:	1ab2      	subs	r2, r6, r2
 800237e:	4094      	lsls	r4, r2
 8002380:	4323      	orrs	r3, r4
 8002382:	469a      	mov	sl, r3
 8002384:	4654      	mov	r4, sl
 8002386:	1e63      	subs	r3, r4, #1
 8002388:	419c      	sbcs	r4, r3
 800238a:	4643      	mov	r3, r8
 800238c:	431c      	orrs	r4, r3
 800238e:	e5db      	b.n	8001f48 <__aeabi_dsub+0x264>
 8002390:	0002      	movs	r2, r0
 8002392:	2400      	movs	r4, #0
 8002394:	2300      	movs	r3, #0
 8002396:	e548      	b.n	8001e2a <__aeabi_dsub+0x146>
 8002398:	19dc      	adds	r4, r3, r7
 800239a:	42bc      	cmp	r4, r7
 800239c:	41bf      	sbcs	r7, r7
 800239e:	4461      	add	r1, ip
 80023a0:	4689      	mov	r9, r1
 80023a2:	427f      	negs	r7, r7
 80023a4:	44b9      	add	r9, r7
 80023a6:	e738      	b.n	800221a <__aeabi_dsub+0x536>
 80023a8:	464b      	mov	r3, r9
 80023aa:	4323      	orrs	r3, r4
 80023ac:	d100      	bne.n	80023b0 <__aeabi_dsub+0x6cc>
 80023ae:	e69f      	b.n	80020f0 <__aeabi_dsub+0x40c>
 80023b0:	e606      	b.n	8001fc0 <__aeabi_dsub+0x2dc>
 80023b2:	46c0      	nop			; (mov r8, r8)
 80023b4:	000007fe 	.word	0x000007fe
 80023b8:	000007ff 	.word	0x000007ff
 80023bc:	ff7fffff 	.word	0xff7fffff
 80023c0:	08ff      	lsrs	r7, r7, #3
 80023c2:	074b      	lsls	r3, r1, #29
 80023c4:	433b      	orrs	r3, r7
 80023c6:	08cc      	lsrs	r4, r1, #3
 80023c8:	e616      	b.n	8001ff8 <__aeabi_dsub+0x314>
 80023ca:	4662      	mov	r2, ip
 80023cc:	08db      	lsrs	r3, r3, #3
 80023ce:	0752      	lsls	r2, r2, #29
 80023d0:	4313      	orrs	r3, r2
 80023d2:	4662      	mov	r2, ip
 80023d4:	08d4      	lsrs	r4, r2, #3
 80023d6:	2280      	movs	r2, #128	; 0x80
 80023d8:	0312      	lsls	r2, r2, #12
 80023da:	4214      	tst	r4, r2
 80023dc:	d007      	beq.n	80023ee <__aeabi_dsub+0x70a>
 80023de:	08c8      	lsrs	r0, r1, #3
 80023e0:	4210      	tst	r0, r2
 80023e2:	d104      	bne.n	80023ee <__aeabi_dsub+0x70a>
 80023e4:	465d      	mov	r5, fp
 80023e6:	0004      	movs	r4, r0
 80023e8:	08fb      	lsrs	r3, r7, #3
 80023ea:	0749      	lsls	r1, r1, #29
 80023ec:	430b      	orrs	r3, r1
 80023ee:	0f5a      	lsrs	r2, r3, #29
 80023f0:	00db      	lsls	r3, r3, #3
 80023f2:	0752      	lsls	r2, r2, #29
 80023f4:	08db      	lsrs	r3, r3, #3
 80023f6:	4313      	orrs	r3, r2
 80023f8:	e5fe      	b.n	8001ff8 <__aeabi_dsub+0x314>
 80023fa:	2300      	movs	r3, #0
 80023fc:	4a01      	ldr	r2, [pc, #4]	; (8002404 <__aeabi_dsub+0x720>)
 80023fe:	001c      	movs	r4, r3
 8002400:	e513      	b.n	8001e2a <__aeabi_dsub+0x146>
 8002402:	46c0      	nop			; (mov r8, r8)
 8002404:	000007ff 	.word	0x000007ff

08002408 <__aeabi_dcmpun>:
 8002408:	b570      	push	{r4, r5, r6, lr}
 800240a:	0005      	movs	r5, r0
 800240c:	480c      	ldr	r0, [pc, #48]	; (8002440 <__aeabi_dcmpun+0x38>)
 800240e:	031c      	lsls	r4, r3, #12
 8002410:	0016      	movs	r6, r2
 8002412:	005b      	lsls	r3, r3, #1
 8002414:	030a      	lsls	r2, r1, #12
 8002416:	0049      	lsls	r1, r1, #1
 8002418:	0b12      	lsrs	r2, r2, #12
 800241a:	0d49      	lsrs	r1, r1, #21
 800241c:	0b24      	lsrs	r4, r4, #12
 800241e:	0d5b      	lsrs	r3, r3, #21
 8002420:	4281      	cmp	r1, r0
 8002422:	d008      	beq.n	8002436 <__aeabi_dcmpun+0x2e>
 8002424:	4a06      	ldr	r2, [pc, #24]	; (8002440 <__aeabi_dcmpun+0x38>)
 8002426:	2000      	movs	r0, #0
 8002428:	4293      	cmp	r3, r2
 800242a:	d103      	bne.n	8002434 <__aeabi_dcmpun+0x2c>
 800242c:	0020      	movs	r0, r4
 800242e:	4330      	orrs	r0, r6
 8002430:	1e43      	subs	r3, r0, #1
 8002432:	4198      	sbcs	r0, r3
 8002434:	bd70      	pop	{r4, r5, r6, pc}
 8002436:	2001      	movs	r0, #1
 8002438:	432a      	orrs	r2, r5
 800243a:	d1fb      	bne.n	8002434 <__aeabi_dcmpun+0x2c>
 800243c:	e7f2      	b.n	8002424 <__aeabi_dcmpun+0x1c>
 800243e:	46c0      	nop			; (mov r8, r8)
 8002440:	000007ff 	.word	0x000007ff

08002444 <__aeabi_d2iz>:
 8002444:	000a      	movs	r2, r1
 8002446:	b530      	push	{r4, r5, lr}
 8002448:	4c13      	ldr	r4, [pc, #76]	; (8002498 <__aeabi_d2iz+0x54>)
 800244a:	0053      	lsls	r3, r2, #1
 800244c:	0309      	lsls	r1, r1, #12
 800244e:	0005      	movs	r5, r0
 8002450:	0b09      	lsrs	r1, r1, #12
 8002452:	2000      	movs	r0, #0
 8002454:	0d5b      	lsrs	r3, r3, #21
 8002456:	0fd2      	lsrs	r2, r2, #31
 8002458:	42a3      	cmp	r3, r4
 800245a:	dd04      	ble.n	8002466 <__aeabi_d2iz+0x22>
 800245c:	480f      	ldr	r0, [pc, #60]	; (800249c <__aeabi_d2iz+0x58>)
 800245e:	4283      	cmp	r3, r0
 8002460:	dd02      	ble.n	8002468 <__aeabi_d2iz+0x24>
 8002462:	4b0f      	ldr	r3, [pc, #60]	; (80024a0 <__aeabi_d2iz+0x5c>)
 8002464:	18d0      	adds	r0, r2, r3
 8002466:	bd30      	pop	{r4, r5, pc}
 8002468:	2080      	movs	r0, #128	; 0x80
 800246a:	0340      	lsls	r0, r0, #13
 800246c:	4301      	orrs	r1, r0
 800246e:	480d      	ldr	r0, [pc, #52]	; (80024a4 <__aeabi_d2iz+0x60>)
 8002470:	1ac0      	subs	r0, r0, r3
 8002472:	281f      	cmp	r0, #31
 8002474:	dd08      	ble.n	8002488 <__aeabi_d2iz+0x44>
 8002476:	480c      	ldr	r0, [pc, #48]	; (80024a8 <__aeabi_d2iz+0x64>)
 8002478:	1ac3      	subs	r3, r0, r3
 800247a:	40d9      	lsrs	r1, r3
 800247c:	000b      	movs	r3, r1
 800247e:	4258      	negs	r0, r3
 8002480:	2a00      	cmp	r2, #0
 8002482:	d1f0      	bne.n	8002466 <__aeabi_d2iz+0x22>
 8002484:	0018      	movs	r0, r3
 8002486:	e7ee      	b.n	8002466 <__aeabi_d2iz+0x22>
 8002488:	4c08      	ldr	r4, [pc, #32]	; (80024ac <__aeabi_d2iz+0x68>)
 800248a:	40c5      	lsrs	r5, r0
 800248c:	46a4      	mov	ip, r4
 800248e:	4463      	add	r3, ip
 8002490:	4099      	lsls	r1, r3
 8002492:	000b      	movs	r3, r1
 8002494:	432b      	orrs	r3, r5
 8002496:	e7f2      	b.n	800247e <__aeabi_d2iz+0x3a>
 8002498:	000003fe 	.word	0x000003fe
 800249c:	0000041d 	.word	0x0000041d
 80024a0:	7fffffff 	.word	0x7fffffff
 80024a4:	00000433 	.word	0x00000433
 80024a8:	00000413 	.word	0x00000413
 80024ac:	fffffbed 	.word	0xfffffbed

080024b0 <__aeabi_i2d>:
 80024b0:	b570      	push	{r4, r5, r6, lr}
 80024b2:	2800      	cmp	r0, #0
 80024b4:	d016      	beq.n	80024e4 <__aeabi_i2d+0x34>
 80024b6:	17c3      	asrs	r3, r0, #31
 80024b8:	18c5      	adds	r5, r0, r3
 80024ba:	405d      	eors	r5, r3
 80024bc:	0fc4      	lsrs	r4, r0, #31
 80024be:	0028      	movs	r0, r5
 80024c0:	f000 f894 	bl	80025ec <__clzsi2>
 80024c4:	4a11      	ldr	r2, [pc, #68]	; (800250c <__aeabi_i2d+0x5c>)
 80024c6:	1a12      	subs	r2, r2, r0
 80024c8:	280a      	cmp	r0, #10
 80024ca:	dc16      	bgt.n	80024fa <__aeabi_i2d+0x4a>
 80024cc:	0003      	movs	r3, r0
 80024ce:	002e      	movs	r6, r5
 80024d0:	3315      	adds	r3, #21
 80024d2:	409e      	lsls	r6, r3
 80024d4:	230b      	movs	r3, #11
 80024d6:	1a18      	subs	r0, r3, r0
 80024d8:	40c5      	lsrs	r5, r0
 80024da:	0552      	lsls	r2, r2, #21
 80024dc:	032d      	lsls	r5, r5, #12
 80024de:	0b2d      	lsrs	r5, r5, #12
 80024e0:	0d53      	lsrs	r3, r2, #21
 80024e2:	e003      	b.n	80024ec <__aeabi_i2d+0x3c>
 80024e4:	2400      	movs	r4, #0
 80024e6:	2300      	movs	r3, #0
 80024e8:	2500      	movs	r5, #0
 80024ea:	2600      	movs	r6, #0
 80024ec:	051b      	lsls	r3, r3, #20
 80024ee:	432b      	orrs	r3, r5
 80024f0:	07e4      	lsls	r4, r4, #31
 80024f2:	4323      	orrs	r3, r4
 80024f4:	0030      	movs	r0, r6
 80024f6:	0019      	movs	r1, r3
 80024f8:	bd70      	pop	{r4, r5, r6, pc}
 80024fa:	380b      	subs	r0, #11
 80024fc:	4085      	lsls	r5, r0
 80024fe:	0552      	lsls	r2, r2, #21
 8002500:	032d      	lsls	r5, r5, #12
 8002502:	2600      	movs	r6, #0
 8002504:	0b2d      	lsrs	r5, r5, #12
 8002506:	0d53      	lsrs	r3, r2, #21
 8002508:	e7f0      	b.n	80024ec <__aeabi_i2d+0x3c>
 800250a:	46c0      	nop			; (mov r8, r8)
 800250c:	0000041e 	.word	0x0000041e

08002510 <__aeabi_ui2d>:
 8002510:	b510      	push	{r4, lr}
 8002512:	1e04      	subs	r4, r0, #0
 8002514:	d010      	beq.n	8002538 <__aeabi_ui2d+0x28>
 8002516:	f000 f869 	bl	80025ec <__clzsi2>
 800251a:	4b0f      	ldr	r3, [pc, #60]	; (8002558 <__aeabi_ui2d+0x48>)
 800251c:	1a1b      	subs	r3, r3, r0
 800251e:	280a      	cmp	r0, #10
 8002520:	dc11      	bgt.n	8002546 <__aeabi_ui2d+0x36>
 8002522:	220b      	movs	r2, #11
 8002524:	0021      	movs	r1, r4
 8002526:	1a12      	subs	r2, r2, r0
 8002528:	40d1      	lsrs	r1, r2
 800252a:	3015      	adds	r0, #21
 800252c:	030a      	lsls	r2, r1, #12
 800252e:	055b      	lsls	r3, r3, #21
 8002530:	4084      	lsls	r4, r0
 8002532:	0b12      	lsrs	r2, r2, #12
 8002534:	0d5b      	lsrs	r3, r3, #21
 8002536:	e001      	b.n	800253c <__aeabi_ui2d+0x2c>
 8002538:	2300      	movs	r3, #0
 800253a:	2200      	movs	r2, #0
 800253c:	051b      	lsls	r3, r3, #20
 800253e:	4313      	orrs	r3, r2
 8002540:	0020      	movs	r0, r4
 8002542:	0019      	movs	r1, r3
 8002544:	bd10      	pop	{r4, pc}
 8002546:	0022      	movs	r2, r4
 8002548:	380b      	subs	r0, #11
 800254a:	4082      	lsls	r2, r0
 800254c:	055b      	lsls	r3, r3, #21
 800254e:	0312      	lsls	r2, r2, #12
 8002550:	2400      	movs	r4, #0
 8002552:	0b12      	lsrs	r2, r2, #12
 8002554:	0d5b      	lsrs	r3, r3, #21
 8002556:	e7f1      	b.n	800253c <__aeabi_ui2d+0x2c>
 8002558:	0000041e 	.word	0x0000041e

0800255c <__aeabi_f2d>:
 800255c:	b570      	push	{r4, r5, r6, lr}
 800255e:	0043      	lsls	r3, r0, #1
 8002560:	0246      	lsls	r6, r0, #9
 8002562:	0fc4      	lsrs	r4, r0, #31
 8002564:	20fe      	movs	r0, #254	; 0xfe
 8002566:	0e1b      	lsrs	r3, r3, #24
 8002568:	1c59      	adds	r1, r3, #1
 800256a:	0a75      	lsrs	r5, r6, #9
 800256c:	4208      	tst	r0, r1
 800256e:	d00c      	beq.n	800258a <__aeabi_f2d+0x2e>
 8002570:	22e0      	movs	r2, #224	; 0xe0
 8002572:	0092      	lsls	r2, r2, #2
 8002574:	4694      	mov	ip, r2
 8002576:	076d      	lsls	r5, r5, #29
 8002578:	0b36      	lsrs	r6, r6, #12
 800257a:	4463      	add	r3, ip
 800257c:	051b      	lsls	r3, r3, #20
 800257e:	4333      	orrs	r3, r6
 8002580:	07e4      	lsls	r4, r4, #31
 8002582:	4323      	orrs	r3, r4
 8002584:	0028      	movs	r0, r5
 8002586:	0019      	movs	r1, r3
 8002588:	bd70      	pop	{r4, r5, r6, pc}
 800258a:	2b00      	cmp	r3, #0
 800258c:	d114      	bne.n	80025b8 <__aeabi_f2d+0x5c>
 800258e:	2d00      	cmp	r5, #0
 8002590:	d01b      	beq.n	80025ca <__aeabi_f2d+0x6e>
 8002592:	0028      	movs	r0, r5
 8002594:	f000 f82a 	bl	80025ec <__clzsi2>
 8002598:	280a      	cmp	r0, #10
 800259a:	dc1c      	bgt.n	80025d6 <__aeabi_f2d+0x7a>
 800259c:	230b      	movs	r3, #11
 800259e:	002e      	movs	r6, r5
 80025a0:	1a1b      	subs	r3, r3, r0
 80025a2:	40de      	lsrs	r6, r3
 80025a4:	0003      	movs	r3, r0
 80025a6:	3315      	adds	r3, #21
 80025a8:	409d      	lsls	r5, r3
 80025aa:	4a0e      	ldr	r2, [pc, #56]	; (80025e4 <__aeabi_f2d+0x88>)
 80025ac:	0336      	lsls	r6, r6, #12
 80025ae:	1a12      	subs	r2, r2, r0
 80025b0:	0552      	lsls	r2, r2, #21
 80025b2:	0b36      	lsrs	r6, r6, #12
 80025b4:	0d53      	lsrs	r3, r2, #21
 80025b6:	e7e1      	b.n	800257c <__aeabi_f2d+0x20>
 80025b8:	2d00      	cmp	r5, #0
 80025ba:	d009      	beq.n	80025d0 <__aeabi_f2d+0x74>
 80025bc:	2280      	movs	r2, #128	; 0x80
 80025be:	0b36      	lsrs	r6, r6, #12
 80025c0:	0312      	lsls	r2, r2, #12
 80025c2:	4b09      	ldr	r3, [pc, #36]	; (80025e8 <__aeabi_f2d+0x8c>)
 80025c4:	076d      	lsls	r5, r5, #29
 80025c6:	4316      	orrs	r6, r2
 80025c8:	e7d8      	b.n	800257c <__aeabi_f2d+0x20>
 80025ca:	2300      	movs	r3, #0
 80025cc:	2600      	movs	r6, #0
 80025ce:	e7d5      	b.n	800257c <__aeabi_f2d+0x20>
 80025d0:	2600      	movs	r6, #0
 80025d2:	4b05      	ldr	r3, [pc, #20]	; (80025e8 <__aeabi_f2d+0x8c>)
 80025d4:	e7d2      	b.n	800257c <__aeabi_f2d+0x20>
 80025d6:	0003      	movs	r3, r0
 80025d8:	3b0b      	subs	r3, #11
 80025da:	409d      	lsls	r5, r3
 80025dc:	002e      	movs	r6, r5
 80025de:	2500      	movs	r5, #0
 80025e0:	e7e3      	b.n	80025aa <__aeabi_f2d+0x4e>
 80025e2:	46c0      	nop			; (mov r8, r8)
 80025e4:	00000389 	.word	0x00000389
 80025e8:	000007ff 	.word	0x000007ff

080025ec <__clzsi2>:
 80025ec:	211c      	movs	r1, #28
 80025ee:	2301      	movs	r3, #1
 80025f0:	041b      	lsls	r3, r3, #16
 80025f2:	4298      	cmp	r0, r3
 80025f4:	d301      	bcc.n	80025fa <__clzsi2+0xe>
 80025f6:	0c00      	lsrs	r0, r0, #16
 80025f8:	3910      	subs	r1, #16
 80025fa:	0a1b      	lsrs	r3, r3, #8
 80025fc:	4298      	cmp	r0, r3
 80025fe:	d301      	bcc.n	8002604 <__clzsi2+0x18>
 8002600:	0a00      	lsrs	r0, r0, #8
 8002602:	3908      	subs	r1, #8
 8002604:	091b      	lsrs	r3, r3, #4
 8002606:	4298      	cmp	r0, r3
 8002608:	d301      	bcc.n	800260e <__clzsi2+0x22>
 800260a:	0900      	lsrs	r0, r0, #4
 800260c:	3904      	subs	r1, #4
 800260e:	a202      	add	r2, pc, #8	; (adr r2, 8002618 <__clzsi2+0x2c>)
 8002610:	5c10      	ldrb	r0, [r2, r0]
 8002612:	1840      	adds	r0, r0, r1
 8002614:	4770      	bx	lr
 8002616:	46c0      	nop			; (mov r8, r8)
 8002618:	02020304 	.word	0x02020304
 800261c:	01010101 	.word	0x01010101
	...

08002628 <__clzdi2>:
 8002628:	b510      	push	{r4, lr}
 800262a:	2900      	cmp	r1, #0
 800262c:	d103      	bne.n	8002636 <__clzdi2+0xe>
 800262e:	f7ff ffdd 	bl	80025ec <__clzsi2>
 8002632:	3020      	adds	r0, #32
 8002634:	e002      	b.n	800263c <__clzdi2+0x14>
 8002636:	0008      	movs	r0, r1
 8002638:	f7ff ffd8 	bl	80025ec <__clzsi2>
 800263c:	bd10      	pop	{r4, pc}
 800263e:	46c0      	nop			; (mov r8, r8)

08002640 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002640:	b590      	push	{r4, r7, lr}
 8002642:	b08b      	sub	sp, #44	; 0x2c
 8002644:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002646:	2414      	movs	r4, #20
 8002648:	193b      	adds	r3, r7, r4
 800264a:	0018      	movs	r0, r3
 800264c:	2314      	movs	r3, #20
 800264e:	001a      	movs	r2, r3
 8002650:	2100      	movs	r1, #0
 8002652:	f003 fad5 	bl	8005c00 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002656:	4b30      	ldr	r3, [pc, #192]	; (8002718 <MX_GPIO_Init+0xd8>)
 8002658:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800265a:	4b2f      	ldr	r3, [pc, #188]	; (8002718 <MX_GPIO_Init+0xd8>)
 800265c:	2104      	movs	r1, #4
 800265e:	430a      	orrs	r2, r1
 8002660:	62da      	str	r2, [r3, #44]	; 0x2c
 8002662:	4b2d      	ldr	r3, [pc, #180]	; (8002718 <MX_GPIO_Init+0xd8>)
 8002664:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002666:	2204      	movs	r2, #4
 8002668:	4013      	ands	r3, r2
 800266a:	613b      	str	r3, [r7, #16]
 800266c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800266e:	4b2a      	ldr	r3, [pc, #168]	; (8002718 <MX_GPIO_Init+0xd8>)
 8002670:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002672:	4b29      	ldr	r3, [pc, #164]	; (8002718 <MX_GPIO_Init+0xd8>)
 8002674:	2180      	movs	r1, #128	; 0x80
 8002676:	430a      	orrs	r2, r1
 8002678:	62da      	str	r2, [r3, #44]	; 0x2c
 800267a:	4b27      	ldr	r3, [pc, #156]	; (8002718 <MX_GPIO_Init+0xd8>)
 800267c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800267e:	2280      	movs	r2, #128	; 0x80
 8002680:	4013      	ands	r3, r2
 8002682:	60fb      	str	r3, [r7, #12]
 8002684:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002686:	4b24      	ldr	r3, [pc, #144]	; (8002718 <MX_GPIO_Init+0xd8>)
 8002688:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800268a:	4b23      	ldr	r3, [pc, #140]	; (8002718 <MX_GPIO_Init+0xd8>)
 800268c:	2101      	movs	r1, #1
 800268e:	430a      	orrs	r2, r1
 8002690:	62da      	str	r2, [r3, #44]	; 0x2c
 8002692:	4b21      	ldr	r3, [pc, #132]	; (8002718 <MX_GPIO_Init+0xd8>)
 8002694:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002696:	2201      	movs	r2, #1
 8002698:	4013      	ands	r3, r2
 800269a:	60bb      	str	r3, [r7, #8]
 800269c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800269e:	4b1e      	ldr	r3, [pc, #120]	; (8002718 <MX_GPIO_Init+0xd8>)
 80026a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026a2:	4b1d      	ldr	r3, [pc, #116]	; (8002718 <MX_GPIO_Init+0xd8>)
 80026a4:	2102      	movs	r1, #2
 80026a6:	430a      	orrs	r2, r1
 80026a8:	62da      	str	r2, [r3, #44]	; 0x2c
 80026aa:	4b1b      	ldr	r3, [pc, #108]	; (8002718 <MX_GPIO_Init+0xd8>)
 80026ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026ae:	2202      	movs	r2, #2
 80026b0:	4013      	ands	r3, r2
 80026b2:	607b      	str	r3, [r7, #4]
 80026b4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80026b6:	23a0      	movs	r3, #160	; 0xa0
 80026b8:	05db      	lsls	r3, r3, #23
 80026ba:	2200      	movs	r2, #0
 80026bc:	2120      	movs	r1, #32
 80026be:	0018      	movs	r0, r3
 80026c0:	f000 ff30 	bl	8003524 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80026c4:	193b      	adds	r3, r7, r4
 80026c6:	2280      	movs	r2, #128	; 0x80
 80026c8:	0192      	lsls	r2, r2, #6
 80026ca:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80026cc:	193b      	adds	r3, r7, r4
 80026ce:	2284      	movs	r2, #132	; 0x84
 80026d0:	0392      	lsls	r2, r2, #14
 80026d2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026d4:	193b      	adds	r3, r7, r4
 80026d6:	2200      	movs	r2, #0
 80026d8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80026da:	193b      	adds	r3, r7, r4
 80026dc:	4a0f      	ldr	r2, [pc, #60]	; (800271c <MX_GPIO_Init+0xdc>)
 80026de:	0019      	movs	r1, r3
 80026e0:	0010      	movs	r0, r2
 80026e2:	f000 fda1 	bl	8003228 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80026e6:	0021      	movs	r1, r4
 80026e8:	187b      	adds	r3, r7, r1
 80026ea:	2220      	movs	r2, #32
 80026ec:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026ee:	187b      	adds	r3, r7, r1
 80026f0:	2201      	movs	r2, #1
 80026f2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026f4:	187b      	adds	r3, r7, r1
 80026f6:	2200      	movs	r2, #0
 80026f8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026fa:	187b      	adds	r3, r7, r1
 80026fc:	2200      	movs	r2, #0
 80026fe:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002700:	187a      	adds	r2, r7, r1
 8002702:	23a0      	movs	r3, #160	; 0xa0
 8002704:	05db      	lsls	r3, r3, #23
 8002706:	0011      	movs	r1, r2
 8002708:	0018      	movs	r0, r3
 800270a:	f000 fd8d 	bl	8003228 <HAL_GPIO_Init>

}
 800270e:	46c0      	nop			; (mov r8, r8)
 8002710:	46bd      	mov	sp, r7
 8002712:	b00b      	add	sp, #44	; 0x2c
 8002714:	bd90      	pop	{r4, r7, pc}
 8002716:	46c0      	nop			; (mov r8, r8)
 8002718:	40021000 	.word	0x40021000
 800271c:	50000800 	.word	0x50000800

08002720 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b082      	sub	sp, #8
 8002724:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002726:	f000 fc37 	bl	8002f98 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800272a:	f000 f87d 	bl	8002828 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800272e:	f7ff ff87 	bl	8002640 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8002732:	f000 fb93 	bl	8002e5c <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8002736:	f000 f9dd 	bl	8002af4 <MX_TIM2_Init>
  MX_TIM3_Init();
 800273a:	f000 fa63 	bl	8002c04 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  	  HAL_TIM_IC_Start(&htim2, TIM_CHANNEL_1);
 800273e:	4b31      	ldr	r3, [pc, #196]	; (8002804 <main+0xe4>)
 8002740:	2100      	movs	r1, #0
 8002742:	0018      	movs	r0, r3
 8002744:	f001 ff8a 	bl	800465c <HAL_TIM_IC_Start>
   // HAL_TIM_IC_Start(&htim2, TIM_CHANNEL_2);
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8002748:	4b2e      	ldr	r3, [pc, #184]	; (8002804 <main+0xe4>)
 800274a:	2108      	movs	r1, #8
 800274c:	0018      	movs	r0, r3
 800274e:	f001 feb3 	bl	80044b8 <HAL_TIM_PWM_Start>
    HAL_Delay(1000);
 8002752:	23fa      	movs	r3, #250	; 0xfa
 8002754:	009b      	lsls	r3, r3, #2
 8002756:	0018      	movs	r0, r3
 8002758:	f000 fc8e 	bl	8003078 <HAL_Delay>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800275c:	4b2a      	ldr	r3, [pc, #168]	; (8002808 <main+0xe8>)
 800275e:	2100      	movs	r1, #0
 8002760:	0018      	movs	r0, r3
 8002762:	f001 fea9 	bl	80044b8 <HAL_TIM_PWM_Start>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  uint32_t start = HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_1);
 8002766:	4b27      	ldr	r3, [pc, #156]	; (8002804 <main+0xe4>)
 8002768:	2100      	movs	r1, #0
 800276a:	0018      	movs	r0, r3
 800276c:	f002 f968 	bl	8004a40 <HAL_TIM_ReadCapturedValue>
 8002770:	0003      	movs	r3, r0
 8002772:	607b      	str	r3, [r7, #4]
	  	  	//uint32_t stop = HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_2);
	  	  //sprintf((char*)msg,"Odczyt: %lu\n",start-2236);
	  	  	sprintf((char*)msg,"Odczyt: %.1f cm\n",(start-2236) / 58.0f);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	4a25      	ldr	r2, [pc, #148]	; (800280c <main+0xec>)
 8002778:	4694      	mov	ip, r2
 800277a:	4463      	add	r3, ip
 800277c:	0018      	movs	r0, r3
 800277e:	f7fe f8c5 	bl	800090c <__aeabi_ui2f>
 8002782:	1c03      	adds	r3, r0, #0
 8002784:	4922      	ldr	r1, [pc, #136]	; (8002810 <main+0xf0>)
 8002786:	1c18      	adds	r0, r3, #0
 8002788:	f7fd ffa8 	bl	80006dc <__aeabi_fdiv>
 800278c:	1c03      	adds	r3, r0, #0
 800278e:	1c18      	adds	r0, r3, #0
 8002790:	f7ff fee4 	bl	800255c <__aeabi_f2d>
 8002794:	0002      	movs	r2, r0
 8002796:	000b      	movs	r3, r1
 8002798:	491e      	ldr	r1, [pc, #120]	; (8002814 <main+0xf4>)
 800279a:	481f      	ldr	r0, [pc, #124]	; (8002818 <main+0xf8>)
 800279c:	f003 fea6 	bl	80064ec <siprintf>
	  	  	HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg),1000);
 80027a0:	4b1d      	ldr	r3, [pc, #116]	; (8002818 <main+0xf8>)
 80027a2:	0018      	movs	r0, r3
 80027a4:	f7fd fcb0 	bl	8000108 <strlen>
 80027a8:	0003      	movs	r3, r0
 80027aa:	b29a      	uxth	r2, r3
 80027ac:	23fa      	movs	r3, #250	; 0xfa
 80027ae:	009b      	lsls	r3, r3, #2
 80027b0:	4919      	ldr	r1, [pc, #100]	; (8002818 <main+0xf8>)
 80027b2:	481a      	ldr	r0, [pc, #104]	; (800281c <main+0xfc>)
 80027b4:	f002 fcf2 	bl	800519c <HAL_UART_Transmit>
	  	  	//HAL_Delay(1000);
	  	  	//set_ang(0);
	  	  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 2200);
 80027b8:	4b13      	ldr	r3, [pc, #76]	; (8002808 <main+0xe8>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	4a18      	ldr	r2, [pc, #96]	; (8002820 <main+0x100>)
 80027be:	635a      	str	r2, [r3, #52]	; 0x34
	  	  	HAL_Delay(1000);
 80027c0:	23fa      	movs	r3, #250	; 0xfa
 80027c2:	009b      	lsls	r3, r3, #2
 80027c4:	0018      	movs	r0, r3
 80027c6:	f000 fc57 	bl	8003078 <HAL_Delay>
	  	  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 1530);//stoi jak chuj
 80027ca:	4b0f      	ldr	r3, [pc, #60]	; (8002808 <main+0xe8>)
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	4a15      	ldr	r2, [pc, #84]	; (8002824 <main+0x104>)
 80027d0:	635a      	str	r2, [r3, #52]	; 0x34
	  	 // set_ang(1800);
	  	  HAL_Delay(1000);
 80027d2:	23fa      	movs	r3, #250	; 0xfa
 80027d4:	009b      	lsls	r3, r3, #2
 80027d6:	0018      	movs	r0, r3
 80027d8:	f000 fc4e 	bl	8003078 <HAL_Delay>
	  	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 800);
 80027dc:	4b0a      	ldr	r3, [pc, #40]	; (8002808 <main+0xe8>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	22c8      	movs	r2, #200	; 0xc8
 80027e2:	0092      	lsls	r2, r2, #2
 80027e4:	635a      	str	r2, [r3, #52]	; 0x34
	  	 HAL_Delay(1000);
 80027e6:	23fa      	movs	r3, #250	; 0xfa
 80027e8:	009b      	lsls	r3, r3, #2
 80027ea:	0018      	movs	r0, r3
 80027ec:	f000 fc44 	bl	8003078 <HAL_Delay>
	  	  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 1530);//stoi jak chuj
 80027f0:	4b05      	ldr	r3, [pc, #20]	; (8002808 <main+0xe8>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4a0b      	ldr	r2, [pc, #44]	; (8002824 <main+0x104>)
 80027f6:	635a      	str	r2, [r3, #52]	; 0x34
	  	HAL_Delay(1000);
 80027f8:	23fa      	movs	r3, #250	; 0xfa
 80027fa:	009b      	lsls	r3, r3, #2
 80027fc:	0018      	movs	r0, r3
 80027fe:	f000 fc3b 	bl	8003078 <HAL_Delay>
  {
 8002802:	e7b0      	b.n	8002766 <main+0x46>
 8002804:	2000023c 	.word	0x2000023c
 8002808:	2000027c 	.word	0x2000027c
 800280c:	fffff744 	.word	0xfffff744
 8002810:	42680000 	.word	0x42680000
 8002814:	08008b60 	.word	0x08008b60
 8002818:	200001f8 	.word	0x200001f8
 800281c:	200002bc 	.word	0x200002bc
 8002820:	00000898 	.word	0x00000898
 8002824:	000005fa 	.word	0x000005fa

08002828 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002828:	b590      	push	{r4, r7, lr}
 800282a:	b09f      	sub	sp, #124	; 0x7c
 800282c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800282e:	2440      	movs	r4, #64	; 0x40
 8002830:	193b      	adds	r3, r7, r4
 8002832:	0018      	movs	r0, r3
 8002834:	2338      	movs	r3, #56	; 0x38
 8002836:	001a      	movs	r2, r3
 8002838:	2100      	movs	r1, #0
 800283a:	f003 f9e1 	bl	8005c00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800283e:	232c      	movs	r3, #44	; 0x2c
 8002840:	18fb      	adds	r3, r7, r3
 8002842:	0018      	movs	r0, r3
 8002844:	2314      	movs	r3, #20
 8002846:	001a      	movs	r2, r3
 8002848:	2100      	movs	r1, #0
 800284a:	f003 f9d9 	bl	8005c00 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800284e:	1d3b      	adds	r3, r7, #4
 8002850:	0018      	movs	r0, r3
 8002852:	2328      	movs	r3, #40	; 0x28
 8002854:	001a      	movs	r2, r3
 8002856:	2100      	movs	r1, #0
 8002858:	f003 f9d2 	bl	8005c00 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800285c:	4b29      	ldr	r3, [pc, #164]	; (8002904 <SystemClock_Config+0xdc>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	4a29      	ldr	r2, [pc, #164]	; (8002908 <SystemClock_Config+0xe0>)
 8002862:	401a      	ands	r2, r3
 8002864:	4b27      	ldr	r3, [pc, #156]	; (8002904 <SystemClock_Config+0xdc>)
 8002866:	2180      	movs	r1, #128	; 0x80
 8002868:	0109      	lsls	r1, r1, #4
 800286a:	430a      	orrs	r2, r1
 800286c:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800286e:	0021      	movs	r1, r4
 8002870:	187b      	adds	r3, r7, r1
 8002872:	2202      	movs	r2, #2
 8002874:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002876:	187b      	adds	r3, r7, r1
 8002878:	2201      	movs	r2, #1
 800287a:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800287c:	187b      	adds	r3, r7, r1
 800287e:	2210      	movs	r2, #16
 8002880:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002882:	187b      	adds	r3, r7, r1
 8002884:	2202      	movs	r2, #2
 8002886:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002888:	187b      	adds	r3, r7, r1
 800288a:	2200      	movs	r2, #0
 800288c:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_6;
 800288e:	187b      	adds	r3, r7, r1
 8002890:	2280      	movs	r2, #128	; 0x80
 8002892:	0312      	lsls	r2, r2, #12
 8002894:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_3;
 8002896:	187b      	adds	r3, r7, r1
 8002898:	2280      	movs	r2, #128	; 0x80
 800289a:	0412      	lsls	r2, r2, #16
 800289c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800289e:	187b      	adds	r3, r7, r1
 80028a0:	0018      	movs	r0, r3
 80028a2:	f000 fe5d 	bl	8003560 <HAL_RCC_OscConfig>
 80028a6:	1e03      	subs	r3, r0, #0
 80028a8:	d001      	beq.n	80028ae <SystemClock_Config+0x86>
  {
    Error_Handler();
 80028aa:	f000 f82f 	bl	800290c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80028ae:	212c      	movs	r1, #44	; 0x2c
 80028b0:	187b      	adds	r3, r7, r1
 80028b2:	220f      	movs	r2, #15
 80028b4:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80028b6:	187b      	adds	r3, r7, r1
 80028b8:	2203      	movs	r2, #3
 80028ba:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80028bc:	187b      	adds	r3, r7, r1
 80028be:	2200      	movs	r2, #0
 80028c0:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80028c2:	187b      	adds	r3, r7, r1
 80028c4:	2200      	movs	r2, #0
 80028c6:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80028c8:	187b      	adds	r3, r7, r1
 80028ca:	2200      	movs	r2, #0
 80028cc:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80028ce:	187b      	adds	r3, r7, r1
 80028d0:	2101      	movs	r1, #1
 80028d2:	0018      	movs	r0, r3
 80028d4:	f001 fa18 	bl	8003d08 <HAL_RCC_ClockConfig>
 80028d8:	1e03      	subs	r3, r0, #0
 80028da:	d001      	beq.n	80028e0 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 80028dc:	f000 f816 	bl	800290c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80028e0:	1d3b      	adds	r3, r7, #4
 80028e2:	2202      	movs	r2, #2
 80028e4:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80028e6:	1d3b      	adds	r3, r7, #4
 80028e8:	2200      	movs	r2, #0
 80028ea:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80028ec:	1d3b      	adds	r3, r7, #4
 80028ee:	0018      	movs	r0, r3
 80028f0:	f001 fc2e 	bl	8004150 <HAL_RCCEx_PeriphCLKConfig>
 80028f4:	1e03      	subs	r3, r0, #0
 80028f6:	d001      	beq.n	80028fc <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80028f8:	f000 f808 	bl	800290c <Error_Handler>
  }
}
 80028fc:	46c0      	nop			; (mov r8, r8)
 80028fe:	46bd      	mov	sp, r7
 8002900:	b01f      	add	sp, #124	; 0x7c
 8002902:	bd90      	pop	{r4, r7, pc}
 8002904:	40007000 	.word	0x40007000
 8002908:	ffffe7ff 	.word	0xffffe7ff

0800290c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002910:	b672      	cpsid	i
}
 8002912:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002914:	e7fe      	b.n	8002914 <Error_Handler+0x8>
	...

08002918 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800291c:	4b07      	ldr	r3, [pc, #28]	; (800293c <HAL_MspInit+0x24>)
 800291e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002920:	4b06      	ldr	r3, [pc, #24]	; (800293c <HAL_MspInit+0x24>)
 8002922:	2101      	movs	r1, #1
 8002924:	430a      	orrs	r2, r1
 8002926:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8002928:	4b04      	ldr	r3, [pc, #16]	; (800293c <HAL_MspInit+0x24>)
 800292a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800292c:	4b03      	ldr	r3, [pc, #12]	; (800293c <HAL_MspInit+0x24>)
 800292e:	2180      	movs	r1, #128	; 0x80
 8002930:	0549      	lsls	r1, r1, #21
 8002932:	430a      	orrs	r2, r1
 8002934:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002936:	46c0      	nop			; (mov r8, r8)
 8002938:	46bd      	mov	sp, r7
 800293a:	bd80      	pop	{r7, pc}
 800293c:	40021000 	.word	0x40021000

08002940 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002944:	e7fe      	b.n	8002944 <NMI_Handler+0x4>

08002946 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002946:	b580      	push	{r7, lr}
 8002948:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800294a:	e7fe      	b.n	800294a <HardFault_Handler+0x4>

0800294c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002950:	46c0      	nop			; (mov r8, r8)
 8002952:	46bd      	mov	sp, r7
 8002954:	bd80      	pop	{r7, pc}

08002956 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002956:	b580      	push	{r7, lr}
 8002958:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800295a:	46c0      	nop			; (mov r8, r8)
 800295c:	46bd      	mov	sp, r7
 800295e:	bd80      	pop	{r7, pc}

08002960 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002964:	f000 fb6c 	bl	8003040 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002968:	46c0      	nop			; (mov r8, r8)
 800296a:	46bd      	mov	sp, r7
 800296c:	bd80      	pop	{r7, pc}

0800296e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800296e:	b580      	push	{r7, lr}
 8002970:	af00      	add	r7, sp, #0
	return 1;
 8002972:	2301      	movs	r3, #1
}
 8002974:	0018      	movs	r0, r3
 8002976:	46bd      	mov	sp, r7
 8002978:	bd80      	pop	{r7, pc}

0800297a <_kill>:

int _kill(int pid, int sig)
{
 800297a:	b580      	push	{r7, lr}
 800297c:	b082      	sub	sp, #8
 800297e:	af00      	add	r7, sp, #0
 8002980:	6078      	str	r0, [r7, #4]
 8002982:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002984:	f003 f912 	bl	8005bac <__errno>
 8002988:	0003      	movs	r3, r0
 800298a:	2216      	movs	r2, #22
 800298c:	601a      	str	r2, [r3, #0]
	return -1;
 800298e:	2301      	movs	r3, #1
 8002990:	425b      	negs	r3, r3
}
 8002992:	0018      	movs	r0, r3
 8002994:	46bd      	mov	sp, r7
 8002996:	b002      	add	sp, #8
 8002998:	bd80      	pop	{r7, pc}

0800299a <_exit>:

void _exit (int status)
{
 800299a:	b580      	push	{r7, lr}
 800299c:	b082      	sub	sp, #8
 800299e:	af00      	add	r7, sp, #0
 80029a0:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80029a2:	2301      	movs	r3, #1
 80029a4:	425a      	negs	r2, r3
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	0011      	movs	r1, r2
 80029aa:	0018      	movs	r0, r3
 80029ac:	f7ff ffe5 	bl	800297a <_kill>
	while (1) {}		/* Make sure we hang here */
 80029b0:	e7fe      	b.n	80029b0 <_exit+0x16>

080029b2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80029b2:	b580      	push	{r7, lr}
 80029b4:	b086      	sub	sp, #24
 80029b6:	af00      	add	r7, sp, #0
 80029b8:	60f8      	str	r0, [r7, #12]
 80029ba:	60b9      	str	r1, [r7, #8]
 80029bc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80029be:	2300      	movs	r3, #0
 80029c0:	617b      	str	r3, [r7, #20]
 80029c2:	e00a      	b.n	80029da <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80029c4:	e000      	b.n	80029c8 <_read+0x16>
 80029c6:	bf00      	nop
 80029c8:	0001      	movs	r1, r0
 80029ca:	68bb      	ldr	r3, [r7, #8]
 80029cc:	1c5a      	adds	r2, r3, #1
 80029ce:	60ba      	str	r2, [r7, #8]
 80029d0:	b2ca      	uxtb	r2, r1
 80029d2:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80029d4:	697b      	ldr	r3, [r7, #20]
 80029d6:	3301      	adds	r3, #1
 80029d8:	617b      	str	r3, [r7, #20]
 80029da:	697a      	ldr	r2, [r7, #20]
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	429a      	cmp	r2, r3
 80029e0:	dbf0      	blt.n	80029c4 <_read+0x12>
	}

return len;
 80029e2:	687b      	ldr	r3, [r7, #4]
}
 80029e4:	0018      	movs	r0, r3
 80029e6:	46bd      	mov	sp, r7
 80029e8:	b006      	add	sp, #24
 80029ea:	bd80      	pop	{r7, pc}

080029ec <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b086      	sub	sp, #24
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	60f8      	str	r0, [r7, #12]
 80029f4:	60b9      	str	r1, [r7, #8]
 80029f6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80029f8:	2300      	movs	r3, #0
 80029fa:	617b      	str	r3, [r7, #20]
 80029fc:	e009      	b.n	8002a12 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80029fe:	68bb      	ldr	r3, [r7, #8]
 8002a00:	1c5a      	adds	r2, r3, #1
 8002a02:	60ba      	str	r2, [r7, #8]
 8002a04:	781b      	ldrb	r3, [r3, #0]
 8002a06:	0018      	movs	r0, r3
 8002a08:	e000      	b.n	8002a0c <_write+0x20>
 8002a0a:	bf00      	nop
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a0c:	697b      	ldr	r3, [r7, #20]
 8002a0e:	3301      	adds	r3, #1
 8002a10:	617b      	str	r3, [r7, #20]
 8002a12:	697a      	ldr	r2, [r7, #20]
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	429a      	cmp	r2, r3
 8002a18:	dbf1      	blt.n	80029fe <_write+0x12>
	}
	return len;
 8002a1a:	687b      	ldr	r3, [r7, #4]
}
 8002a1c:	0018      	movs	r0, r3
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	b006      	add	sp, #24
 8002a22:	bd80      	pop	{r7, pc}

08002a24 <_close>:

int _close(int file)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b082      	sub	sp, #8
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
	return -1;
 8002a2c:	2301      	movs	r3, #1
 8002a2e:	425b      	negs	r3, r3
}
 8002a30:	0018      	movs	r0, r3
 8002a32:	46bd      	mov	sp, r7
 8002a34:	b002      	add	sp, #8
 8002a36:	bd80      	pop	{r7, pc}

08002a38 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b082      	sub	sp, #8
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
 8002a40:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	2280      	movs	r2, #128	; 0x80
 8002a46:	0192      	lsls	r2, r2, #6
 8002a48:	605a      	str	r2, [r3, #4]
	return 0;
 8002a4a:	2300      	movs	r3, #0
}
 8002a4c:	0018      	movs	r0, r3
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	b002      	add	sp, #8
 8002a52:	bd80      	pop	{r7, pc}

08002a54 <_isatty>:

int _isatty(int file)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b082      	sub	sp, #8
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
	return 1;
 8002a5c:	2301      	movs	r3, #1
}
 8002a5e:	0018      	movs	r0, r3
 8002a60:	46bd      	mov	sp, r7
 8002a62:	b002      	add	sp, #8
 8002a64:	bd80      	pop	{r7, pc}

08002a66 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002a66:	b580      	push	{r7, lr}
 8002a68:	b084      	sub	sp, #16
 8002a6a:	af00      	add	r7, sp, #0
 8002a6c:	60f8      	str	r0, [r7, #12]
 8002a6e:	60b9      	str	r1, [r7, #8]
 8002a70:	607a      	str	r2, [r7, #4]
	return 0;
 8002a72:	2300      	movs	r3, #0
}
 8002a74:	0018      	movs	r0, r3
 8002a76:	46bd      	mov	sp, r7
 8002a78:	b004      	add	sp, #16
 8002a7a:	bd80      	pop	{r7, pc}

08002a7c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b086      	sub	sp, #24
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002a84:	4a14      	ldr	r2, [pc, #80]	; (8002ad8 <_sbrk+0x5c>)
 8002a86:	4b15      	ldr	r3, [pc, #84]	; (8002adc <_sbrk+0x60>)
 8002a88:	1ad3      	subs	r3, r2, r3
 8002a8a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002a8c:	697b      	ldr	r3, [r7, #20]
 8002a8e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002a90:	4b13      	ldr	r3, [pc, #76]	; (8002ae0 <_sbrk+0x64>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d102      	bne.n	8002a9e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002a98:	4b11      	ldr	r3, [pc, #68]	; (8002ae0 <_sbrk+0x64>)
 8002a9a:	4a12      	ldr	r2, [pc, #72]	; (8002ae4 <_sbrk+0x68>)
 8002a9c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002a9e:	4b10      	ldr	r3, [pc, #64]	; (8002ae0 <_sbrk+0x64>)
 8002aa0:	681a      	ldr	r2, [r3, #0]
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	18d3      	adds	r3, r2, r3
 8002aa6:	693a      	ldr	r2, [r7, #16]
 8002aa8:	429a      	cmp	r2, r3
 8002aaa:	d207      	bcs.n	8002abc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002aac:	f003 f87e 	bl	8005bac <__errno>
 8002ab0:	0003      	movs	r3, r0
 8002ab2:	220c      	movs	r2, #12
 8002ab4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	425b      	negs	r3, r3
 8002aba:	e009      	b.n	8002ad0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002abc:	4b08      	ldr	r3, [pc, #32]	; (8002ae0 <_sbrk+0x64>)
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002ac2:	4b07      	ldr	r3, [pc, #28]	; (8002ae0 <_sbrk+0x64>)
 8002ac4:	681a      	ldr	r2, [r3, #0]
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	18d2      	adds	r2, r2, r3
 8002aca:	4b05      	ldr	r3, [pc, #20]	; (8002ae0 <_sbrk+0x64>)
 8002acc:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8002ace:	68fb      	ldr	r3, [r7, #12]
}
 8002ad0:	0018      	movs	r0, r3
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	b006      	add	sp, #24
 8002ad6:	bd80      	pop	{r7, pc}
 8002ad8:	20005000 	.word	0x20005000
 8002adc:	00000400 	.word	0x00000400
 8002ae0:	20000238 	.word	0x20000238
 8002ae4:	20000358 	.word	0x20000358

08002ae8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002aec:	46c0      	nop			; (mov r8, r8)
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bd80      	pop	{r7, pc}
	...

08002af4 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b08a      	sub	sp, #40	; 0x28
 8002af8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002afa:	2320      	movs	r3, #32
 8002afc:	18fb      	adds	r3, r7, r3
 8002afe:	0018      	movs	r0, r3
 8002b00:	2308      	movs	r3, #8
 8002b02:	001a      	movs	r2, r3
 8002b04:	2100      	movs	r1, #0
 8002b06:	f003 f87b 	bl	8005c00 <memset>
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002b0a:	2310      	movs	r3, #16
 8002b0c:	18fb      	adds	r3, r7, r3
 8002b0e:	0018      	movs	r0, r3
 8002b10:	2310      	movs	r3, #16
 8002b12:	001a      	movs	r2, r3
 8002b14:	2100      	movs	r1, #0
 8002b16:	f003 f873 	bl	8005c00 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002b1a:	003b      	movs	r3, r7
 8002b1c:	0018      	movs	r0, r3
 8002b1e:	2310      	movs	r3, #16
 8002b20:	001a      	movs	r2, r3
 8002b22:	2100      	movs	r1, #0
 8002b24:	f003 f86c 	bl	8005c00 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002b28:	4b34      	ldr	r3, [pc, #208]	; (8002bfc <MX_TIM2_Init+0x108>)
 8002b2a:	2280      	movs	r2, #128	; 0x80
 8002b2c:	05d2      	lsls	r2, r2, #23
 8002b2e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 31;
 8002b30:	4b32      	ldr	r3, [pc, #200]	; (8002bfc <MX_TIM2_Init+0x108>)
 8002b32:	221f      	movs	r2, #31
 8002b34:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b36:	4b31      	ldr	r3, [pc, #196]	; (8002bfc <MX_TIM2_Init+0x108>)
 8002b38:	2200      	movs	r2, #0
 8002b3a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8002b3c:	4b2f      	ldr	r3, [pc, #188]	; (8002bfc <MX_TIM2_Init+0x108>)
 8002b3e:	4a30      	ldr	r2, [pc, #192]	; (8002c00 <MX_TIM2_Init+0x10c>)
 8002b40:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b42:	4b2e      	ldr	r3, [pc, #184]	; (8002bfc <MX_TIM2_Init+0x108>)
 8002b44:	2200      	movs	r2, #0
 8002b46:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b48:	4b2c      	ldr	r3, [pc, #176]	; (8002bfc <MX_TIM2_Init+0x108>)
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8002b4e:	4b2b      	ldr	r3, [pc, #172]	; (8002bfc <MX_TIM2_Init+0x108>)
 8002b50:	0018      	movs	r0, r3
 8002b52:	f001 fd43 	bl	80045dc <HAL_TIM_IC_Init>
 8002b56:	1e03      	subs	r3, r0, #0
 8002b58:	d001      	beq.n	8002b5e <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8002b5a:	f7ff fed7 	bl	800290c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002b5e:	4b27      	ldr	r3, [pc, #156]	; (8002bfc <MX_TIM2_Init+0x108>)
 8002b60:	0018      	movs	r0, r3
 8002b62:	f001 fc69 	bl	8004438 <HAL_TIM_PWM_Init>
 8002b66:	1e03      	subs	r3, r0, #0
 8002b68:	d001      	beq.n	8002b6e <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8002b6a:	f7ff fecf 	bl	800290c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b6e:	2120      	movs	r1, #32
 8002b70:	187b      	adds	r3, r7, r1
 8002b72:	2200      	movs	r2, #0
 8002b74:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b76:	187b      	adds	r3, r7, r1
 8002b78:	2200      	movs	r2, #0
 8002b7a:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002b7c:	187a      	adds	r2, r7, r1
 8002b7e:	4b1f      	ldr	r3, [pc, #124]	; (8002bfc <MX_TIM2_Init+0x108>)
 8002b80:	0011      	movs	r1, r2
 8002b82:	0018      	movs	r0, r3
 8002b84:	f002 fa3a 	bl	8004ffc <HAL_TIMEx_MasterConfigSynchronization>
 8002b88:	1e03      	subs	r3, r0, #0
 8002b8a:	d001      	beq.n	8002b90 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8002b8c:	f7ff febe 	bl	800290c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8002b90:	2110      	movs	r1, #16
 8002b92:	187b      	adds	r3, r7, r1
 8002b94:	2202      	movs	r2, #2
 8002b96:	601a      	str	r2, [r3, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002b98:	187b      	adds	r3, r7, r1
 8002b9a:	2201      	movs	r2, #1
 8002b9c:	605a      	str	r2, [r3, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002b9e:	187b      	adds	r3, r7, r1
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	609a      	str	r2, [r3, #8]
  sConfigIC.ICFilter = 0;
 8002ba4:	187b      	adds	r3, r7, r1
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002baa:	1879      	adds	r1, r7, r1
 8002bac:	4b13      	ldr	r3, [pc, #76]	; (8002bfc <MX_TIM2_Init+0x108>)
 8002bae:	2200      	movs	r2, #0
 8002bb0:	0018      	movs	r0, r3
 8002bb2:	f001 fddb 	bl	800476c <HAL_TIM_IC_ConfigChannel>
 8002bb6:	1e03      	subs	r3, r0, #0
 8002bb8:	d001      	beq.n	8002bbe <MX_TIM2_Init+0xca>
  {
    Error_Handler();
 8002bba:	f7ff fea7 	bl	800290c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002bbe:	003b      	movs	r3, r7
 8002bc0:	2260      	movs	r2, #96	; 0x60
 8002bc2:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 10;
 8002bc4:	003b      	movs	r3, r7
 8002bc6:	220a      	movs	r2, #10
 8002bc8:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002bca:	003b      	movs	r3, r7
 8002bcc:	2200      	movs	r2, #0
 8002bce:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002bd0:	003b      	movs	r3, r7
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002bd6:	0039      	movs	r1, r7
 8002bd8:	4b08      	ldr	r3, [pc, #32]	; (8002bfc <MX_TIM2_Init+0x108>)
 8002bda:	2208      	movs	r2, #8
 8002bdc:	0018      	movs	r0, r3
 8002bde:	f001 fe69 	bl	80048b4 <HAL_TIM_PWM_ConfigChannel>
 8002be2:	1e03      	subs	r3, r0, #0
 8002be4:	d001      	beq.n	8002bea <MX_TIM2_Init+0xf6>
  {
    Error_Handler();
 8002be6:	f7ff fe91 	bl	800290c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002bea:	4b04      	ldr	r3, [pc, #16]	; (8002bfc <MX_TIM2_Init+0x108>)
 8002bec:	0018      	movs	r0, r3
 8002bee:	f000 f8cd 	bl	8002d8c <HAL_TIM_MspPostInit>

}
 8002bf2:	46c0      	nop			; (mov r8, r8)
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	b00a      	add	sp, #40	; 0x28
 8002bf8:	bd80      	pop	{r7, pc}
 8002bfa:	46c0      	nop			; (mov r8, r8)
 8002bfc:	2000023c 	.word	0x2000023c
 8002c00:	0000ffff 	.word	0x0000ffff

08002c04 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b086      	sub	sp, #24
 8002c08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c0a:	2310      	movs	r3, #16
 8002c0c:	18fb      	adds	r3, r7, r3
 8002c0e:	0018      	movs	r0, r3
 8002c10:	2308      	movs	r3, #8
 8002c12:	001a      	movs	r2, r3
 8002c14:	2100      	movs	r1, #0
 8002c16:	f002 fff3 	bl	8005c00 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002c1a:	003b      	movs	r3, r7
 8002c1c:	0018      	movs	r0, r3
 8002c1e:	2310      	movs	r3, #16
 8002c20:	001a      	movs	r2, r3
 8002c22:	2100      	movs	r1, #0
 8002c24:	f002 ffec 	bl	8005c00 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002c28:	4b28      	ldr	r3, [pc, #160]	; (8002ccc <MX_TIM3_Init+0xc8>)
 8002c2a:	4a29      	ldr	r2, [pc, #164]	; (8002cd0 <MX_TIM3_Init+0xcc>)
 8002c2c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 31;
 8002c2e:	4b27      	ldr	r3, [pc, #156]	; (8002ccc <MX_TIM3_Init+0xc8>)
 8002c30:	221f      	movs	r2, #31
 8002c32:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c34:	4b25      	ldr	r3, [pc, #148]	; (8002ccc <MX_TIM3_Init+0xc8>)
 8002c36:	2200      	movs	r2, #0
 8002c38:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 19999;
 8002c3a:	4b24      	ldr	r3, [pc, #144]	; (8002ccc <MX_TIM3_Init+0xc8>)
 8002c3c:	4a25      	ldr	r2, [pc, #148]	; (8002cd4 <MX_TIM3_Init+0xd0>)
 8002c3e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c40:	4b22      	ldr	r3, [pc, #136]	; (8002ccc <MX_TIM3_Init+0xc8>)
 8002c42:	2200      	movs	r2, #0
 8002c44:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c46:	4b21      	ldr	r3, [pc, #132]	; (8002ccc <MX_TIM3_Init+0xc8>)
 8002c48:	2200      	movs	r2, #0
 8002c4a:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002c4c:	4b1f      	ldr	r3, [pc, #124]	; (8002ccc <MX_TIM3_Init+0xc8>)
 8002c4e:	0018      	movs	r0, r3
 8002c50:	f001 fbf2 	bl	8004438 <HAL_TIM_PWM_Init>
 8002c54:	1e03      	subs	r3, r0, #0
 8002c56:	d001      	beq.n	8002c5c <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8002c58:	f7ff fe58 	bl	800290c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c5c:	2110      	movs	r1, #16
 8002c5e:	187b      	adds	r3, r7, r1
 8002c60:	2200      	movs	r2, #0
 8002c62:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c64:	187b      	adds	r3, r7, r1
 8002c66:	2200      	movs	r2, #0
 8002c68:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002c6a:	187a      	adds	r2, r7, r1
 8002c6c:	4b17      	ldr	r3, [pc, #92]	; (8002ccc <MX_TIM3_Init+0xc8>)
 8002c6e:	0011      	movs	r1, r2
 8002c70:	0018      	movs	r0, r3
 8002c72:	f002 f9c3 	bl	8004ffc <HAL_TIMEx_MasterConfigSynchronization>
 8002c76:	1e03      	subs	r3, r0, #0
 8002c78:	d001      	beq.n	8002c7e <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 8002c7a:	f7ff fe47 	bl	800290c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002c7e:	003b      	movs	r3, r7
 8002c80:	2260      	movs	r2, #96	; 0x60
 8002c82:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8002c84:	003b      	movs	r3, r7
 8002c86:	2200      	movs	r2, #0
 8002c88:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002c8a:	003b      	movs	r3, r7
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002c90:	003b      	movs	r3, r7
 8002c92:	2200      	movs	r2, #0
 8002c94:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002c96:	0039      	movs	r1, r7
 8002c98:	4b0c      	ldr	r3, [pc, #48]	; (8002ccc <MX_TIM3_Init+0xc8>)
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	0018      	movs	r0, r3
 8002c9e:	f001 fe09 	bl	80048b4 <HAL_TIM_PWM_ConfigChannel>
 8002ca2:	1e03      	subs	r3, r0, #0
 8002ca4:	d001      	beq.n	8002caa <MX_TIM3_Init+0xa6>
  {
    Error_Handler();
 8002ca6:	f7ff fe31 	bl	800290c <Error_Handler>
  }
  if (HAL_TIMEx_RemapConfig(&htim3, TIM3_TI1_GPIO) != HAL_OK)
 8002caa:	4b08      	ldr	r3, [pc, #32]	; (8002ccc <MX_TIM3_Init+0xc8>)
 8002cac:	2104      	movs	r1, #4
 8002cae:	0018      	movs	r0, r3
 8002cb0:	f002 fa02 	bl	80050b8 <HAL_TIMEx_RemapConfig>
 8002cb4:	1e03      	subs	r3, r0, #0
 8002cb6:	d001      	beq.n	8002cbc <MX_TIM3_Init+0xb8>
  {
    Error_Handler();
 8002cb8:	f7ff fe28 	bl	800290c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002cbc:	4b03      	ldr	r3, [pc, #12]	; (8002ccc <MX_TIM3_Init+0xc8>)
 8002cbe:	0018      	movs	r0, r3
 8002cc0:	f000 f864 	bl	8002d8c <HAL_TIM_MspPostInit>

}
 8002cc4:	46c0      	nop			; (mov r8, r8)
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	b006      	add	sp, #24
 8002cca:	bd80      	pop	{r7, pc}
 8002ccc:	2000027c 	.word	0x2000027c
 8002cd0:	40000400 	.word	0x40000400
 8002cd4:	00004e1f 	.word	0x00004e1f

08002cd8 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8002cd8:	b590      	push	{r4, r7, lr}
 8002cda:	b089      	sub	sp, #36	; 0x24
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ce0:	240c      	movs	r4, #12
 8002ce2:	193b      	adds	r3, r7, r4
 8002ce4:	0018      	movs	r0, r3
 8002ce6:	2314      	movs	r3, #20
 8002ce8:	001a      	movs	r2, r3
 8002cea:	2100      	movs	r1, #0
 8002cec:	f002 ff88 	bl	8005c00 <memset>
  if(tim_icHandle->Instance==TIM2)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681a      	ldr	r2, [r3, #0]
 8002cf4:	2380      	movs	r3, #128	; 0x80
 8002cf6:	05db      	lsls	r3, r3, #23
 8002cf8:	429a      	cmp	r2, r3
 8002cfa:	d129      	bne.n	8002d50 <HAL_TIM_IC_MspInit+0x78>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002cfc:	4b16      	ldr	r3, [pc, #88]	; (8002d58 <HAL_TIM_IC_MspInit+0x80>)
 8002cfe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002d00:	4b15      	ldr	r3, [pc, #84]	; (8002d58 <HAL_TIM_IC_MspInit+0x80>)
 8002d02:	2101      	movs	r1, #1
 8002d04:	430a      	orrs	r2, r1
 8002d06:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d08:	4b13      	ldr	r3, [pc, #76]	; (8002d58 <HAL_TIM_IC_MspInit+0x80>)
 8002d0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d0c:	4b12      	ldr	r3, [pc, #72]	; (8002d58 <HAL_TIM_IC_MspInit+0x80>)
 8002d0e:	2101      	movs	r1, #1
 8002d10:	430a      	orrs	r2, r1
 8002d12:	62da      	str	r2, [r3, #44]	; 0x2c
 8002d14:	4b10      	ldr	r3, [pc, #64]	; (8002d58 <HAL_TIM_IC_MspInit+0x80>)
 8002d16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d18:	2201      	movs	r2, #1
 8002d1a:	4013      	ands	r3, r2
 8002d1c:	60bb      	str	r3, [r7, #8]
 8002d1e:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002d20:	193b      	adds	r3, r7, r4
 8002d22:	2280      	movs	r2, #128	; 0x80
 8002d24:	0212      	lsls	r2, r2, #8
 8002d26:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d28:	0021      	movs	r1, r4
 8002d2a:	187b      	adds	r3, r7, r1
 8002d2c:	2202      	movs	r2, #2
 8002d2e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d30:	187b      	adds	r3, r7, r1
 8002d32:	2200      	movs	r2, #0
 8002d34:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d36:	187b      	adds	r3, r7, r1
 8002d38:	2200      	movs	r2, #0
 8002d3a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM2;
 8002d3c:	187b      	adds	r3, r7, r1
 8002d3e:	2205      	movs	r2, #5
 8002d40:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d42:	187a      	adds	r2, r7, r1
 8002d44:	23a0      	movs	r3, #160	; 0xa0
 8002d46:	05db      	lsls	r3, r3, #23
 8002d48:	0011      	movs	r1, r2
 8002d4a:	0018      	movs	r0, r3
 8002d4c:	f000 fa6c 	bl	8003228 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8002d50:	46c0      	nop			; (mov r8, r8)
 8002d52:	46bd      	mov	sp, r7
 8002d54:	b009      	add	sp, #36	; 0x24
 8002d56:	bd90      	pop	{r4, r7, pc}
 8002d58:	40021000 	.word	0x40021000

08002d5c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b082      	sub	sp, #8
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	4a06      	ldr	r2, [pc, #24]	; (8002d84 <HAL_TIM_PWM_MspInit+0x28>)
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	d105      	bne.n	8002d7a <HAL_TIM_PWM_MspInit+0x1e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002d6e:	4b06      	ldr	r3, [pc, #24]	; (8002d88 <HAL_TIM_PWM_MspInit+0x2c>)
 8002d70:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002d72:	4b05      	ldr	r3, [pc, #20]	; (8002d88 <HAL_TIM_PWM_MspInit+0x2c>)
 8002d74:	2102      	movs	r1, #2
 8002d76:	430a      	orrs	r2, r1
 8002d78:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8002d7a:	46c0      	nop			; (mov r8, r8)
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	b002      	add	sp, #8
 8002d80:	bd80      	pop	{r7, pc}
 8002d82:	46c0      	nop			; (mov r8, r8)
 8002d84:	40000400 	.word	0x40000400
 8002d88:	40021000 	.word	0x40021000

08002d8c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002d8c:	b590      	push	{r4, r7, lr}
 8002d8e:	b08b      	sub	sp, #44	; 0x2c
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d94:	2414      	movs	r4, #20
 8002d96:	193b      	adds	r3, r7, r4
 8002d98:	0018      	movs	r0, r3
 8002d9a:	2314      	movs	r3, #20
 8002d9c:	001a      	movs	r2, r3
 8002d9e:	2100      	movs	r1, #0
 8002da0:	f002 ff2e 	bl	8005c00 <memset>
  if(timHandle->Instance==TIM2)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681a      	ldr	r2, [r3, #0]
 8002da8:	2380      	movs	r3, #128	; 0x80
 8002daa:	05db      	lsls	r3, r3, #23
 8002dac:	429a      	cmp	r2, r3
 8002dae:	d123      	bne.n	8002df8 <HAL_TIM_MspPostInit+0x6c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002db0:	4b27      	ldr	r3, [pc, #156]	; (8002e50 <HAL_TIM_MspPostInit+0xc4>)
 8002db2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002db4:	4b26      	ldr	r3, [pc, #152]	; (8002e50 <HAL_TIM_MspPostInit+0xc4>)
 8002db6:	2102      	movs	r1, #2
 8002db8:	430a      	orrs	r2, r1
 8002dba:	62da      	str	r2, [r3, #44]	; 0x2c
 8002dbc:	4b24      	ldr	r3, [pc, #144]	; (8002e50 <HAL_TIM_MspPostInit+0xc4>)
 8002dbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dc0:	2202      	movs	r2, #2
 8002dc2:	4013      	ands	r3, r2
 8002dc4:	613b      	str	r3, [r7, #16]
 8002dc6:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002dc8:	193b      	adds	r3, r7, r4
 8002dca:	2280      	movs	r2, #128	; 0x80
 8002dcc:	00d2      	lsls	r2, r2, #3
 8002dce:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dd0:	0021      	movs	r1, r4
 8002dd2:	187b      	adds	r3, r7, r1
 8002dd4:	2202      	movs	r2, #2
 8002dd6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dd8:	187b      	adds	r3, r7, r1
 8002dda:	2200      	movs	r2, #0
 8002ddc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dde:	187b      	adds	r3, r7, r1
 8002de0:	2200      	movs	r2, #0
 8002de2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8002de4:	187b      	adds	r3, r7, r1
 8002de6:	2202      	movs	r2, #2
 8002de8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002dea:	187b      	adds	r3, r7, r1
 8002dec:	4a19      	ldr	r2, [pc, #100]	; (8002e54 <HAL_TIM_MspPostInit+0xc8>)
 8002dee:	0019      	movs	r1, r3
 8002df0:	0010      	movs	r0, r2
 8002df2:	f000 fa19 	bl	8003228 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002df6:	e027      	b.n	8002e48 <HAL_TIM_MspPostInit+0xbc>
  else if(timHandle->Instance==TIM3)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	4a16      	ldr	r2, [pc, #88]	; (8002e58 <HAL_TIM_MspPostInit+0xcc>)
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d122      	bne.n	8002e48 <HAL_TIM_MspPostInit+0xbc>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e02:	4b13      	ldr	r3, [pc, #76]	; (8002e50 <HAL_TIM_MspPostInit+0xc4>)
 8002e04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e06:	4b12      	ldr	r3, [pc, #72]	; (8002e50 <HAL_TIM_MspPostInit+0xc4>)
 8002e08:	2101      	movs	r1, #1
 8002e0a:	430a      	orrs	r2, r1
 8002e0c:	62da      	str	r2, [r3, #44]	; 0x2c
 8002e0e:	4b10      	ldr	r3, [pc, #64]	; (8002e50 <HAL_TIM_MspPostInit+0xc4>)
 8002e10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e12:	2201      	movs	r2, #1
 8002e14:	4013      	ands	r3, r2
 8002e16:	60fb      	str	r3, [r7, #12]
 8002e18:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002e1a:	2114      	movs	r1, #20
 8002e1c:	187b      	adds	r3, r7, r1
 8002e1e:	2240      	movs	r2, #64	; 0x40
 8002e20:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e22:	187b      	adds	r3, r7, r1
 8002e24:	2202      	movs	r2, #2
 8002e26:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e28:	187b      	adds	r3, r7, r1
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e2e:	187b      	adds	r3, r7, r1
 8002e30:	2200      	movs	r2, #0
 8002e32:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002e34:	187b      	adds	r3, r7, r1
 8002e36:	2202      	movs	r2, #2
 8002e38:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e3a:	187a      	adds	r2, r7, r1
 8002e3c:	23a0      	movs	r3, #160	; 0xa0
 8002e3e:	05db      	lsls	r3, r3, #23
 8002e40:	0011      	movs	r1, r2
 8002e42:	0018      	movs	r0, r3
 8002e44:	f000 f9f0 	bl	8003228 <HAL_GPIO_Init>
}
 8002e48:	46c0      	nop			; (mov r8, r8)
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	b00b      	add	sp, #44	; 0x2c
 8002e4e:	bd90      	pop	{r4, r7, pc}
 8002e50:	40021000 	.word	0x40021000
 8002e54:	50000400 	.word	0x50000400
 8002e58:	40000400 	.word	0x40000400

08002e5c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002e60:	4b14      	ldr	r3, [pc, #80]	; (8002eb4 <MX_USART2_UART_Init+0x58>)
 8002e62:	4a15      	ldr	r2, [pc, #84]	; (8002eb8 <MX_USART2_UART_Init+0x5c>)
 8002e64:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002e66:	4b13      	ldr	r3, [pc, #76]	; (8002eb4 <MX_USART2_UART_Init+0x58>)
 8002e68:	22e1      	movs	r2, #225	; 0xe1
 8002e6a:	0252      	lsls	r2, r2, #9
 8002e6c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002e6e:	4b11      	ldr	r3, [pc, #68]	; (8002eb4 <MX_USART2_UART_Init+0x58>)
 8002e70:	2200      	movs	r2, #0
 8002e72:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002e74:	4b0f      	ldr	r3, [pc, #60]	; (8002eb4 <MX_USART2_UART_Init+0x58>)
 8002e76:	2200      	movs	r2, #0
 8002e78:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002e7a:	4b0e      	ldr	r3, [pc, #56]	; (8002eb4 <MX_USART2_UART_Init+0x58>)
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002e80:	4b0c      	ldr	r3, [pc, #48]	; (8002eb4 <MX_USART2_UART_Init+0x58>)
 8002e82:	220c      	movs	r2, #12
 8002e84:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e86:	4b0b      	ldr	r3, [pc, #44]	; (8002eb4 <MX_USART2_UART_Init+0x58>)
 8002e88:	2200      	movs	r2, #0
 8002e8a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e8c:	4b09      	ldr	r3, [pc, #36]	; (8002eb4 <MX_USART2_UART_Init+0x58>)
 8002e8e:	2200      	movs	r2, #0
 8002e90:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002e92:	4b08      	ldr	r3, [pc, #32]	; (8002eb4 <MX_USART2_UART_Init+0x58>)
 8002e94:	2200      	movs	r2, #0
 8002e96:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002e98:	4b06      	ldr	r3, [pc, #24]	; (8002eb4 <MX_USART2_UART_Init+0x58>)
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002e9e:	4b05      	ldr	r3, [pc, #20]	; (8002eb4 <MX_USART2_UART_Init+0x58>)
 8002ea0:	0018      	movs	r0, r3
 8002ea2:	f002 f927 	bl	80050f4 <HAL_UART_Init>
 8002ea6:	1e03      	subs	r3, r0, #0
 8002ea8:	d001      	beq.n	8002eae <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002eaa:	f7ff fd2f 	bl	800290c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002eae:	46c0      	nop			; (mov r8, r8)
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bd80      	pop	{r7, pc}
 8002eb4:	200002bc 	.word	0x200002bc
 8002eb8:	40004400 	.word	0x40004400

08002ebc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002ebc:	b590      	push	{r4, r7, lr}
 8002ebe:	b089      	sub	sp, #36	; 0x24
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ec4:	240c      	movs	r4, #12
 8002ec6:	193b      	adds	r3, r7, r4
 8002ec8:	0018      	movs	r0, r3
 8002eca:	2314      	movs	r3, #20
 8002ecc:	001a      	movs	r2, r3
 8002ece:	2100      	movs	r1, #0
 8002ed0:	f002 fe96 	bl	8005c00 <memset>
  if(uartHandle->Instance==USART2)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4a18      	ldr	r2, [pc, #96]	; (8002f3c <HAL_UART_MspInit+0x80>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d129      	bne.n	8002f32 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002ede:	4b18      	ldr	r3, [pc, #96]	; (8002f40 <HAL_UART_MspInit+0x84>)
 8002ee0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002ee2:	4b17      	ldr	r3, [pc, #92]	; (8002f40 <HAL_UART_MspInit+0x84>)
 8002ee4:	2180      	movs	r1, #128	; 0x80
 8002ee6:	0289      	lsls	r1, r1, #10
 8002ee8:	430a      	orrs	r2, r1
 8002eea:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002eec:	4b14      	ldr	r3, [pc, #80]	; (8002f40 <HAL_UART_MspInit+0x84>)
 8002eee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ef0:	4b13      	ldr	r3, [pc, #76]	; (8002f40 <HAL_UART_MspInit+0x84>)
 8002ef2:	2101      	movs	r1, #1
 8002ef4:	430a      	orrs	r2, r1
 8002ef6:	62da      	str	r2, [r3, #44]	; 0x2c
 8002ef8:	4b11      	ldr	r3, [pc, #68]	; (8002f40 <HAL_UART_MspInit+0x84>)
 8002efa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002efc:	2201      	movs	r2, #1
 8002efe:	4013      	ands	r3, r2
 8002f00:	60bb      	str	r3, [r7, #8]
 8002f02:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002f04:	0021      	movs	r1, r4
 8002f06:	187b      	adds	r3, r7, r1
 8002f08:	220c      	movs	r2, #12
 8002f0a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f0c:	187b      	adds	r3, r7, r1
 8002f0e:	2202      	movs	r2, #2
 8002f10:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f12:	187b      	adds	r3, r7, r1
 8002f14:	2200      	movs	r2, #0
 8002f16:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f18:	187b      	adds	r3, r7, r1
 8002f1a:	2203      	movs	r2, #3
 8002f1c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8002f1e:	187b      	adds	r3, r7, r1
 8002f20:	2204      	movs	r2, #4
 8002f22:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f24:	187a      	adds	r2, r7, r1
 8002f26:	23a0      	movs	r3, #160	; 0xa0
 8002f28:	05db      	lsls	r3, r3, #23
 8002f2a:	0011      	movs	r1, r2
 8002f2c:	0018      	movs	r0, r3
 8002f2e:	f000 f97b 	bl	8003228 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002f32:	46c0      	nop			; (mov r8, r8)
 8002f34:	46bd      	mov	sp, r7
 8002f36:	b009      	add	sp, #36	; 0x24
 8002f38:	bd90      	pop	{r4, r7, pc}
 8002f3a:	46c0      	nop			; (mov r8, r8)
 8002f3c:	40004400 	.word	0x40004400
 8002f40:	40021000 	.word	0x40021000

08002f44 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8002f44:	480d      	ldr	r0, [pc, #52]	; (8002f7c <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8002f46:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002f48:	480d      	ldr	r0, [pc, #52]	; (8002f80 <LoopForever+0x6>)
  ldr r1, =_edata
 8002f4a:	490e      	ldr	r1, [pc, #56]	; (8002f84 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002f4c:	4a0e      	ldr	r2, [pc, #56]	; (8002f88 <LoopForever+0xe>)
  movs r3, #0
 8002f4e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002f50:	e002      	b.n	8002f58 <LoopCopyDataInit>

08002f52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002f52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002f54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002f56:	3304      	adds	r3, #4

08002f58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002f58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002f5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002f5c:	d3f9      	bcc.n	8002f52 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002f5e:	4a0b      	ldr	r2, [pc, #44]	; (8002f8c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002f60:	4c0b      	ldr	r4, [pc, #44]	; (8002f90 <LoopForever+0x16>)
  movs r3, #0
 8002f62:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002f64:	e001      	b.n	8002f6a <LoopFillZerobss>

08002f66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002f66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002f68:	3204      	adds	r2, #4

08002f6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002f6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002f6c:	d3fb      	bcc.n	8002f66 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8002f6e:	f7ff fdbb 	bl	8002ae8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002f72:	f002 fe21 	bl	8005bb8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002f76:	f7ff fbd3 	bl	8002720 <main>

08002f7a <LoopForever>:

LoopForever:
    b LoopForever
 8002f7a:	e7fe      	b.n	8002f7a <LoopForever>
   ldr   r0, =_estack
 8002f7c:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8002f80:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002f84:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8002f88:	080090cc 	.word	0x080090cc
  ldr r2, =_sbss
 8002f8c:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8002f90:	20000354 	.word	0x20000354

08002f94 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002f94:	e7fe      	b.n	8002f94 <ADC1_COMP_IRQHandler>
	...

08002f98 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b082      	sub	sp, #8
 8002f9c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002f9e:	1dfb      	adds	r3, r7, #7
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8002fa4:	4b0b      	ldr	r3, [pc, #44]	; (8002fd4 <HAL_Init+0x3c>)
 8002fa6:	681a      	ldr	r2, [r3, #0]
 8002fa8:	4b0a      	ldr	r3, [pc, #40]	; (8002fd4 <HAL_Init+0x3c>)
 8002faa:	2140      	movs	r1, #64	; 0x40
 8002fac:	430a      	orrs	r2, r1
 8002fae:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002fb0:	2000      	movs	r0, #0
 8002fb2:	f000 f811 	bl	8002fd8 <HAL_InitTick>
 8002fb6:	1e03      	subs	r3, r0, #0
 8002fb8:	d003      	beq.n	8002fc2 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8002fba:	1dfb      	adds	r3, r7, #7
 8002fbc:	2201      	movs	r2, #1
 8002fbe:	701a      	strb	r2, [r3, #0]
 8002fc0:	e001      	b.n	8002fc6 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002fc2:	f7ff fca9 	bl	8002918 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002fc6:	1dfb      	adds	r3, r7, #7
 8002fc8:	781b      	ldrb	r3, [r3, #0]
}
 8002fca:	0018      	movs	r0, r3
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	b002      	add	sp, #8
 8002fd0:	bd80      	pop	{r7, pc}
 8002fd2:	46c0      	nop			; (mov r8, r8)
 8002fd4:	40022000 	.word	0x40022000

08002fd8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002fd8:	b590      	push	{r4, r7, lr}
 8002fda:	b083      	sub	sp, #12
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002fe0:	4b14      	ldr	r3, [pc, #80]	; (8003034 <HAL_InitTick+0x5c>)
 8002fe2:	681c      	ldr	r4, [r3, #0]
 8002fe4:	4b14      	ldr	r3, [pc, #80]	; (8003038 <HAL_InitTick+0x60>)
 8002fe6:	781b      	ldrb	r3, [r3, #0]
 8002fe8:	0019      	movs	r1, r3
 8002fea:	23fa      	movs	r3, #250	; 0xfa
 8002fec:	0098      	lsls	r0, r3, #2
 8002fee:	f7fd f8a7 	bl	8000140 <__udivsi3>
 8002ff2:	0003      	movs	r3, r0
 8002ff4:	0019      	movs	r1, r3
 8002ff6:	0020      	movs	r0, r4
 8002ff8:	f7fd f8a2 	bl	8000140 <__udivsi3>
 8002ffc:	0003      	movs	r3, r0
 8002ffe:	0018      	movs	r0, r3
 8003000:	f000 f905 	bl	800320e <HAL_SYSTICK_Config>
 8003004:	1e03      	subs	r3, r0, #0
 8003006:	d001      	beq.n	800300c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8003008:	2301      	movs	r3, #1
 800300a:	e00f      	b.n	800302c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2b03      	cmp	r3, #3
 8003010:	d80b      	bhi.n	800302a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003012:	6879      	ldr	r1, [r7, #4]
 8003014:	2301      	movs	r3, #1
 8003016:	425b      	negs	r3, r3
 8003018:	2200      	movs	r2, #0
 800301a:	0018      	movs	r0, r3
 800301c:	f000 f8e2 	bl	80031e4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003020:	4b06      	ldr	r3, [pc, #24]	; (800303c <HAL_InitTick+0x64>)
 8003022:	687a      	ldr	r2, [r7, #4]
 8003024:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003026:	2300      	movs	r3, #0
 8003028:	e000      	b.n	800302c <HAL_InitTick+0x54>
    return HAL_ERROR;
 800302a:	2301      	movs	r3, #1
}
 800302c:	0018      	movs	r0, r3
 800302e:	46bd      	mov	sp, r7
 8003030:	b003      	add	sp, #12
 8003032:	bd90      	pop	{r4, r7, pc}
 8003034:	20000000 	.word	0x20000000
 8003038:	20000008 	.word	0x20000008
 800303c:	20000004 	.word	0x20000004

08003040 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003044:	4b05      	ldr	r3, [pc, #20]	; (800305c <HAL_IncTick+0x1c>)
 8003046:	781b      	ldrb	r3, [r3, #0]
 8003048:	001a      	movs	r2, r3
 800304a:	4b05      	ldr	r3, [pc, #20]	; (8003060 <HAL_IncTick+0x20>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	18d2      	adds	r2, r2, r3
 8003050:	4b03      	ldr	r3, [pc, #12]	; (8003060 <HAL_IncTick+0x20>)
 8003052:	601a      	str	r2, [r3, #0]
}
 8003054:	46c0      	nop			; (mov r8, r8)
 8003056:	46bd      	mov	sp, r7
 8003058:	bd80      	pop	{r7, pc}
 800305a:	46c0      	nop			; (mov r8, r8)
 800305c:	20000008 	.word	0x20000008
 8003060:	20000340 	.word	0x20000340

08003064 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	af00      	add	r7, sp, #0
  return uwTick;
 8003068:	4b02      	ldr	r3, [pc, #8]	; (8003074 <HAL_GetTick+0x10>)
 800306a:	681b      	ldr	r3, [r3, #0]
}
 800306c:	0018      	movs	r0, r3
 800306e:	46bd      	mov	sp, r7
 8003070:	bd80      	pop	{r7, pc}
 8003072:	46c0      	nop			; (mov r8, r8)
 8003074:	20000340 	.word	0x20000340

08003078 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b084      	sub	sp, #16
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003080:	f7ff fff0 	bl	8003064 <HAL_GetTick>
 8003084:	0003      	movs	r3, r0
 8003086:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	3301      	adds	r3, #1
 8003090:	d005      	beq.n	800309e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003092:	4b0a      	ldr	r3, [pc, #40]	; (80030bc <HAL_Delay+0x44>)
 8003094:	781b      	ldrb	r3, [r3, #0]
 8003096:	001a      	movs	r2, r3
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	189b      	adds	r3, r3, r2
 800309c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800309e:	46c0      	nop			; (mov r8, r8)
 80030a0:	f7ff ffe0 	bl	8003064 <HAL_GetTick>
 80030a4:	0002      	movs	r2, r0
 80030a6:	68bb      	ldr	r3, [r7, #8]
 80030a8:	1ad3      	subs	r3, r2, r3
 80030aa:	68fa      	ldr	r2, [r7, #12]
 80030ac:	429a      	cmp	r2, r3
 80030ae:	d8f7      	bhi.n	80030a0 <HAL_Delay+0x28>
  {
  }
}
 80030b0:	46c0      	nop			; (mov r8, r8)
 80030b2:	46c0      	nop			; (mov r8, r8)
 80030b4:	46bd      	mov	sp, r7
 80030b6:	b004      	add	sp, #16
 80030b8:	bd80      	pop	{r7, pc}
 80030ba:	46c0      	nop			; (mov r8, r8)
 80030bc:	20000008 	.word	0x20000008

080030c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80030c0:	b590      	push	{r4, r7, lr}
 80030c2:	b083      	sub	sp, #12
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	0002      	movs	r2, r0
 80030c8:	6039      	str	r1, [r7, #0]
 80030ca:	1dfb      	adds	r3, r7, #7
 80030cc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80030ce:	1dfb      	adds	r3, r7, #7
 80030d0:	781b      	ldrb	r3, [r3, #0]
 80030d2:	2b7f      	cmp	r3, #127	; 0x7f
 80030d4:	d828      	bhi.n	8003128 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80030d6:	4a2f      	ldr	r2, [pc, #188]	; (8003194 <__NVIC_SetPriority+0xd4>)
 80030d8:	1dfb      	adds	r3, r7, #7
 80030da:	781b      	ldrb	r3, [r3, #0]
 80030dc:	b25b      	sxtb	r3, r3
 80030de:	089b      	lsrs	r3, r3, #2
 80030e0:	33c0      	adds	r3, #192	; 0xc0
 80030e2:	009b      	lsls	r3, r3, #2
 80030e4:	589b      	ldr	r3, [r3, r2]
 80030e6:	1dfa      	adds	r2, r7, #7
 80030e8:	7812      	ldrb	r2, [r2, #0]
 80030ea:	0011      	movs	r1, r2
 80030ec:	2203      	movs	r2, #3
 80030ee:	400a      	ands	r2, r1
 80030f0:	00d2      	lsls	r2, r2, #3
 80030f2:	21ff      	movs	r1, #255	; 0xff
 80030f4:	4091      	lsls	r1, r2
 80030f6:	000a      	movs	r2, r1
 80030f8:	43d2      	mvns	r2, r2
 80030fa:	401a      	ands	r2, r3
 80030fc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	019b      	lsls	r3, r3, #6
 8003102:	22ff      	movs	r2, #255	; 0xff
 8003104:	401a      	ands	r2, r3
 8003106:	1dfb      	adds	r3, r7, #7
 8003108:	781b      	ldrb	r3, [r3, #0]
 800310a:	0018      	movs	r0, r3
 800310c:	2303      	movs	r3, #3
 800310e:	4003      	ands	r3, r0
 8003110:	00db      	lsls	r3, r3, #3
 8003112:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003114:	481f      	ldr	r0, [pc, #124]	; (8003194 <__NVIC_SetPriority+0xd4>)
 8003116:	1dfb      	adds	r3, r7, #7
 8003118:	781b      	ldrb	r3, [r3, #0]
 800311a:	b25b      	sxtb	r3, r3
 800311c:	089b      	lsrs	r3, r3, #2
 800311e:	430a      	orrs	r2, r1
 8003120:	33c0      	adds	r3, #192	; 0xc0
 8003122:	009b      	lsls	r3, r3, #2
 8003124:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003126:	e031      	b.n	800318c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003128:	4a1b      	ldr	r2, [pc, #108]	; (8003198 <__NVIC_SetPriority+0xd8>)
 800312a:	1dfb      	adds	r3, r7, #7
 800312c:	781b      	ldrb	r3, [r3, #0]
 800312e:	0019      	movs	r1, r3
 8003130:	230f      	movs	r3, #15
 8003132:	400b      	ands	r3, r1
 8003134:	3b08      	subs	r3, #8
 8003136:	089b      	lsrs	r3, r3, #2
 8003138:	3306      	adds	r3, #6
 800313a:	009b      	lsls	r3, r3, #2
 800313c:	18d3      	adds	r3, r2, r3
 800313e:	3304      	adds	r3, #4
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	1dfa      	adds	r2, r7, #7
 8003144:	7812      	ldrb	r2, [r2, #0]
 8003146:	0011      	movs	r1, r2
 8003148:	2203      	movs	r2, #3
 800314a:	400a      	ands	r2, r1
 800314c:	00d2      	lsls	r2, r2, #3
 800314e:	21ff      	movs	r1, #255	; 0xff
 8003150:	4091      	lsls	r1, r2
 8003152:	000a      	movs	r2, r1
 8003154:	43d2      	mvns	r2, r2
 8003156:	401a      	ands	r2, r3
 8003158:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	019b      	lsls	r3, r3, #6
 800315e:	22ff      	movs	r2, #255	; 0xff
 8003160:	401a      	ands	r2, r3
 8003162:	1dfb      	adds	r3, r7, #7
 8003164:	781b      	ldrb	r3, [r3, #0]
 8003166:	0018      	movs	r0, r3
 8003168:	2303      	movs	r3, #3
 800316a:	4003      	ands	r3, r0
 800316c:	00db      	lsls	r3, r3, #3
 800316e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003170:	4809      	ldr	r0, [pc, #36]	; (8003198 <__NVIC_SetPriority+0xd8>)
 8003172:	1dfb      	adds	r3, r7, #7
 8003174:	781b      	ldrb	r3, [r3, #0]
 8003176:	001c      	movs	r4, r3
 8003178:	230f      	movs	r3, #15
 800317a:	4023      	ands	r3, r4
 800317c:	3b08      	subs	r3, #8
 800317e:	089b      	lsrs	r3, r3, #2
 8003180:	430a      	orrs	r2, r1
 8003182:	3306      	adds	r3, #6
 8003184:	009b      	lsls	r3, r3, #2
 8003186:	18c3      	adds	r3, r0, r3
 8003188:	3304      	adds	r3, #4
 800318a:	601a      	str	r2, [r3, #0]
}
 800318c:	46c0      	nop			; (mov r8, r8)
 800318e:	46bd      	mov	sp, r7
 8003190:	b003      	add	sp, #12
 8003192:	bd90      	pop	{r4, r7, pc}
 8003194:	e000e100 	.word	0xe000e100
 8003198:	e000ed00 	.word	0xe000ed00

0800319c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b082      	sub	sp, #8
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	1e5a      	subs	r2, r3, #1
 80031a8:	2380      	movs	r3, #128	; 0x80
 80031aa:	045b      	lsls	r3, r3, #17
 80031ac:	429a      	cmp	r2, r3
 80031ae:	d301      	bcc.n	80031b4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80031b0:	2301      	movs	r3, #1
 80031b2:	e010      	b.n	80031d6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80031b4:	4b0a      	ldr	r3, [pc, #40]	; (80031e0 <SysTick_Config+0x44>)
 80031b6:	687a      	ldr	r2, [r7, #4]
 80031b8:	3a01      	subs	r2, #1
 80031ba:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80031bc:	2301      	movs	r3, #1
 80031be:	425b      	negs	r3, r3
 80031c0:	2103      	movs	r1, #3
 80031c2:	0018      	movs	r0, r3
 80031c4:	f7ff ff7c 	bl	80030c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80031c8:	4b05      	ldr	r3, [pc, #20]	; (80031e0 <SysTick_Config+0x44>)
 80031ca:	2200      	movs	r2, #0
 80031cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80031ce:	4b04      	ldr	r3, [pc, #16]	; (80031e0 <SysTick_Config+0x44>)
 80031d0:	2207      	movs	r2, #7
 80031d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80031d4:	2300      	movs	r3, #0
}
 80031d6:	0018      	movs	r0, r3
 80031d8:	46bd      	mov	sp, r7
 80031da:	b002      	add	sp, #8
 80031dc:	bd80      	pop	{r7, pc}
 80031de:	46c0      	nop			; (mov r8, r8)
 80031e0:	e000e010 	.word	0xe000e010

080031e4 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b084      	sub	sp, #16
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	60b9      	str	r1, [r7, #8]
 80031ec:	607a      	str	r2, [r7, #4]
 80031ee:	210f      	movs	r1, #15
 80031f0:	187b      	adds	r3, r7, r1
 80031f2:	1c02      	adds	r2, r0, #0
 80031f4:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80031f6:	68ba      	ldr	r2, [r7, #8]
 80031f8:	187b      	adds	r3, r7, r1
 80031fa:	781b      	ldrb	r3, [r3, #0]
 80031fc:	b25b      	sxtb	r3, r3
 80031fe:	0011      	movs	r1, r2
 8003200:	0018      	movs	r0, r3
 8003202:	f7ff ff5d 	bl	80030c0 <__NVIC_SetPriority>
}
 8003206:	46c0      	nop			; (mov r8, r8)
 8003208:	46bd      	mov	sp, r7
 800320a:	b004      	add	sp, #16
 800320c:	bd80      	pop	{r7, pc}

0800320e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800320e:	b580      	push	{r7, lr}
 8003210:	b082      	sub	sp, #8
 8003212:	af00      	add	r7, sp, #0
 8003214:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	0018      	movs	r0, r3
 800321a:	f7ff ffbf 	bl	800319c <SysTick_Config>
 800321e:	0003      	movs	r3, r0
}
 8003220:	0018      	movs	r0, r3
 8003222:	46bd      	mov	sp, r7
 8003224:	b002      	add	sp, #8
 8003226:	bd80      	pop	{r7, pc}

08003228 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b086      	sub	sp, #24
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
 8003230:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003232:	2300      	movs	r3, #0
 8003234:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003236:	2300      	movs	r3, #0
 8003238:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 800323a:	2300      	movs	r3, #0
 800323c:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 800323e:	e155      	b.n	80034ec <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8003240:	683b      	ldr	r3, [r7, #0]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	2101      	movs	r1, #1
 8003246:	697a      	ldr	r2, [r7, #20]
 8003248:	4091      	lsls	r1, r2
 800324a:	000a      	movs	r2, r1
 800324c:	4013      	ands	r3, r2
 800324e:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	2b00      	cmp	r3, #0
 8003254:	d100      	bne.n	8003258 <HAL_GPIO_Init+0x30>
 8003256:	e146      	b.n	80034e6 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	2203      	movs	r2, #3
 800325e:	4013      	ands	r3, r2
 8003260:	2b01      	cmp	r3, #1
 8003262:	d005      	beq.n	8003270 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	2203      	movs	r2, #3
 800326a:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800326c:	2b02      	cmp	r3, #2
 800326e:	d130      	bne.n	80032d2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	689b      	ldr	r3, [r3, #8]
 8003274:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8003276:	697b      	ldr	r3, [r7, #20]
 8003278:	005b      	lsls	r3, r3, #1
 800327a:	2203      	movs	r2, #3
 800327c:	409a      	lsls	r2, r3
 800327e:	0013      	movs	r3, r2
 8003280:	43da      	mvns	r2, r3
 8003282:	693b      	ldr	r3, [r7, #16]
 8003284:	4013      	ands	r3, r2
 8003286:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	68da      	ldr	r2, [r3, #12]
 800328c:	697b      	ldr	r3, [r7, #20]
 800328e:	005b      	lsls	r3, r3, #1
 8003290:	409a      	lsls	r2, r3
 8003292:	0013      	movs	r3, r2
 8003294:	693a      	ldr	r2, [r7, #16]
 8003296:	4313      	orrs	r3, r2
 8003298:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	693a      	ldr	r2, [r7, #16]
 800329e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	685b      	ldr	r3, [r3, #4]
 80032a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80032a6:	2201      	movs	r2, #1
 80032a8:	697b      	ldr	r3, [r7, #20]
 80032aa:	409a      	lsls	r2, r3
 80032ac:	0013      	movs	r3, r2
 80032ae:	43da      	mvns	r2, r3
 80032b0:	693b      	ldr	r3, [r7, #16]
 80032b2:	4013      	ands	r3, r2
 80032b4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	685b      	ldr	r3, [r3, #4]
 80032ba:	091b      	lsrs	r3, r3, #4
 80032bc:	2201      	movs	r2, #1
 80032be:	401a      	ands	r2, r3
 80032c0:	697b      	ldr	r3, [r7, #20]
 80032c2:	409a      	lsls	r2, r3
 80032c4:	0013      	movs	r3, r2
 80032c6:	693a      	ldr	r2, [r7, #16]
 80032c8:	4313      	orrs	r3, r2
 80032ca:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	693a      	ldr	r2, [r7, #16]
 80032d0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	685b      	ldr	r3, [r3, #4]
 80032d6:	2203      	movs	r2, #3
 80032d8:	4013      	ands	r3, r2
 80032da:	2b03      	cmp	r3, #3
 80032dc:	d017      	beq.n	800330e <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	68db      	ldr	r3, [r3, #12]
 80032e2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80032e4:	697b      	ldr	r3, [r7, #20]
 80032e6:	005b      	lsls	r3, r3, #1
 80032e8:	2203      	movs	r2, #3
 80032ea:	409a      	lsls	r2, r3
 80032ec:	0013      	movs	r3, r2
 80032ee:	43da      	mvns	r2, r3
 80032f0:	693b      	ldr	r3, [r7, #16]
 80032f2:	4013      	ands	r3, r2
 80032f4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	689a      	ldr	r2, [r3, #8]
 80032fa:	697b      	ldr	r3, [r7, #20]
 80032fc:	005b      	lsls	r3, r3, #1
 80032fe:	409a      	lsls	r2, r3
 8003300:	0013      	movs	r3, r2
 8003302:	693a      	ldr	r2, [r7, #16]
 8003304:	4313      	orrs	r3, r2
 8003306:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	693a      	ldr	r2, [r7, #16]
 800330c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	685b      	ldr	r3, [r3, #4]
 8003312:	2203      	movs	r2, #3
 8003314:	4013      	ands	r3, r2
 8003316:	2b02      	cmp	r3, #2
 8003318:	d123      	bne.n	8003362 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800331a:	697b      	ldr	r3, [r7, #20]
 800331c:	08da      	lsrs	r2, r3, #3
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	3208      	adds	r2, #8
 8003322:	0092      	lsls	r2, r2, #2
 8003324:	58d3      	ldr	r3, [r2, r3]
 8003326:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8003328:	697b      	ldr	r3, [r7, #20]
 800332a:	2207      	movs	r2, #7
 800332c:	4013      	ands	r3, r2
 800332e:	009b      	lsls	r3, r3, #2
 8003330:	220f      	movs	r2, #15
 8003332:	409a      	lsls	r2, r3
 8003334:	0013      	movs	r3, r2
 8003336:	43da      	mvns	r2, r3
 8003338:	693b      	ldr	r3, [r7, #16]
 800333a:	4013      	ands	r3, r2
 800333c:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	691a      	ldr	r2, [r3, #16]
 8003342:	697b      	ldr	r3, [r7, #20]
 8003344:	2107      	movs	r1, #7
 8003346:	400b      	ands	r3, r1
 8003348:	009b      	lsls	r3, r3, #2
 800334a:	409a      	lsls	r2, r3
 800334c:	0013      	movs	r3, r2
 800334e:	693a      	ldr	r2, [r7, #16]
 8003350:	4313      	orrs	r3, r2
 8003352:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003354:	697b      	ldr	r3, [r7, #20]
 8003356:	08da      	lsrs	r2, r3, #3
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	3208      	adds	r2, #8
 800335c:	0092      	lsls	r2, r2, #2
 800335e:	6939      	ldr	r1, [r7, #16]
 8003360:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003368:	697b      	ldr	r3, [r7, #20]
 800336a:	005b      	lsls	r3, r3, #1
 800336c:	2203      	movs	r2, #3
 800336e:	409a      	lsls	r2, r3
 8003370:	0013      	movs	r3, r2
 8003372:	43da      	mvns	r2, r3
 8003374:	693b      	ldr	r3, [r7, #16]
 8003376:	4013      	ands	r3, r2
 8003378:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800337a:	683b      	ldr	r3, [r7, #0]
 800337c:	685b      	ldr	r3, [r3, #4]
 800337e:	2203      	movs	r2, #3
 8003380:	401a      	ands	r2, r3
 8003382:	697b      	ldr	r3, [r7, #20]
 8003384:	005b      	lsls	r3, r3, #1
 8003386:	409a      	lsls	r2, r3
 8003388:	0013      	movs	r3, r2
 800338a:	693a      	ldr	r2, [r7, #16]
 800338c:	4313      	orrs	r3, r2
 800338e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	693a      	ldr	r2, [r7, #16]
 8003394:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	685a      	ldr	r2, [r3, #4]
 800339a:	23c0      	movs	r3, #192	; 0xc0
 800339c:	029b      	lsls	r3, r3, #10
 800339e:	4013      	ands	r3, r2
 80033a0:	d100      	bne.n	80033a4 <HAL_GPIO_Init+0x17c>
 80033a2:	e0a0      	b.n	80034e6 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033a4:	4b57      	ldr	r3, [pc, #348]	; (8003504 <HAL_GPIO_Init+0x2dc>)
 80033a6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80033a8:	4b56      	ldr	r3, [pc, #344]	; (8003504 <HAL_GPIO_Init+0x2dc>)
 80033aa:	2101      	movs	r1, #1
 80033ac:	430a      	orrs	r2, r1
 80033ae:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 80033b0:	4a55      	ldr	r2, [pc, #340]	; (8003508 <HAL_GPIO_Init+0x2e0>)
 80033b2:	697b      	ldr	r3, [r7, #20]
 80033b4:	089b      	lsrs	r3, r3, #2
 80033b6:	3302      	adds	r3, #2
 80033b8:	009b      	lsls	r3, r3, #2
 80033ba:	589b      	ldr	r3, [r3, r2]
 80033bc:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80033be:	697b      	ldr	r3, [r7, #20]
 80033c0:	2203      	movs	r2, #3
 80033c2:	4013      	ands	r3, r2
 80033c4:	009b      	lsls	r3, r3, #2
 80033c6:	220f      	movs	r2, #15
 80033c8:	409a      	lsls	r2, r3
 80033ca:	0013      	movs	r3, r2
 80033cc:	43da      	mvns	r2, r3
 80033ce:	693b      	ldr	r3, [r7, #16]
 80033d0:	4013      	ands	r3, r2
 80033d2:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80033d4:	687a      	ldr	r2, [r7, #4]
 80033d6:	23a0      	movs	r3, #160	; 0xa0
 80033d8:	05db      	lsls	r3, r3, #23
 80033da:	429a      	cmp	r2, r3
 80033dc:	d01f      	beq.n	800341e <HAL_GPIO_Init+0x1f6>
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	4a4a      	ldr	r2, [pc, #296]	; (800350c <HAL_GPIO_Init+0x2e4>)
 80033e2:	4293      	cmp	r3, r2
 80033e4:	d019      	beq.n	800341a <HAL_GPIO_Init+0x1f2>
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	4a49      	ldr	r2, [pc, #292]	; (8003510 <HAL_GPIO_Init+0x2e8>)
 80033ea:	4293      	cmp	r3, r2
 80033ec:	d013      	beq.n	8003416 <HAL_GPIO_Init+0x1ee>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	4a48      	ldr	r2, [pc, #288]	; (8003514 <HAL_GPIO_Init+0x2ec>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d00d      	beq.n	8003412 <HAL_GPIO_Init+0x1ea>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	4a47      	ldr	r2, [pc, #284]	; (8003518 <HAL_GPIO_Init+0x2f0>)
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d007      	beq.n	800340e <HAL_GPIO_Init+0x1e6>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	4a46      	ldr	r2, [pc, #280]	; (800351c <HAL_GPIO_Init+0x2f4>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d101      	bne.n	800340a <HAL_GPIO_Init+0x1e2>
 8003406:	2305      	movs	r3, #5
 8003408:	e00a      	b.n	8003420 <HAL_GPIO_Init+0x1f8>
 800340a:	2306      	movs	r3, #6
 800340c:	e008      	b.n	8003420 <HAL_GPIO_Init+0x1f8>
 800340e:	2304      	movs	r3, #4
 8003410:	e006      	b.n	8003420 <HAL_GPIO_Init+0x1f8>
 8003412:	2303      	movs	r3, #3
 8003414:	e004      	b.n	8003420 <HAL_GPIO_Init+0x1f8>
 8003416:	2302      	movs	r3, #2
 8003418:	e002      	b.n	8003420 <HAL_GPIO_Init+0x1f8>
 800341a:	2301      	movs	r3, #1
 800341c:	e000      	b.n	8003420 <HAL_GPIO_Init+0x1f8>
 800341e:	2300      	movs	r3, #0
 8003420:	697a      	ldr	r2, [r7, #20]
 8003422:	2103      	movs	r1, #3
 8003424:	400a      	ands	r2, r1
 8003426:	0092      	lsls	r2, r2, #2
 8003428:	4093      	lsls	r3, r2
 800342a:	693a      	ldr	r2, [r7, #16]
 800342c:	4313      	orrs	r3, r2
 800342e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003430:	4935      	ldr	r1, [pc, #212]	; (8003508 <HAL_GPIO_Init+0x2e0>)
 8003432:	697b      	ldr	r3, [r7, #20]
 8003434:	089b      	lsrs	r3, r3, #2
 8003436:	3302      	adds	r3, #2
 8003438:	009b      	lsls	r3, r3, #2
 800343a:	693a      	ldr	r2, [r7, #16]
 800343c:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800343e:	4b38      	ldr	r3, [pc, #224]	; (8003520 <HAL_GPIO_Init+0x2f8>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	43da      	mvns	r2, r3
 8003448:	693b      	ldr	r3, [r7, #16]
 800344a:	4013      	ands	r3, r2
 800344c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	685a      	ldr	r2, [r3, #4]
 8003452:	2380      	movs	r3, #128	; 0x80
 8003454:	025b      	lsls	r3, r3, #9
 8003456:	4013      	ands	r3, r2
 8003458:	d003      	beq.n	8003462 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 800345a:	693a      	ldr	r2, [r7, #16]
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	4313      	orrs	r3, r2
 8003460:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003462:	4b2f      	ldr	r3, [pc, #188]	; (8003520 <HAL_GPIO_Init+0x2f8>)
 8003464:	693a      	ldr	r2, [r7, #16]
 8003466:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8003468:	4b2d      	ldr	r3, [pc, #180]	; (8003520 <HAL_GPIO_Init+0x2f8>)
 800346a:	685b      	ldr	r3, [r3, #4]
 800346c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	43da      	mvns	r2, r3
 8003472:	693b      	ldr	r3, [r7, #16]
 8003474:	4013      	ands	r3, r2
 8003476:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	685a      	ldr	r2, [r3, #4]
 800347c:	2380      	movs	r3, #128	; 0x80
 800347e:	029b      	lsls	r3, r3, #10
 8003480:	4013      	ands	r3, r2
 8003482:	d003      	beq.n	800348c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8003484:	693a      	ldr	r2, [r7, #16]
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	4313      	orrs	r3, r2
 800348a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800348c:	4b24      	ldr	r3, [pc, #144]	; (8003520 <HAL_GPIO_Init+0x2f8>)
 800348e:	693a      	ldr	r2, [r7, #16]
 8003490:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003492:	4b23      	ldr	r3, [pc, #140]	; (8003520 <HAL_GPIO_Init+0x2f8>)
 8003494:	689b      	ldr	r3, [r3, #8]
 8003496:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	43da      	mvns	r2, r3
 800349c:	693b      	ldr	r3, [r7, #16]
 800349e:	4013      	ands	r3, r2
 80034a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	685a      	ldr	r2, [r3, #4]
 80034a6:	2380      	movs	r3, #128	; 0x80
 80034a8:	035b      	lsls	r3, r3, #13
 80034aa:	4013      	ands	r3, r2
 80034ac:	d003      	beq.n	80034b6 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 80034ae:	693a      	ldr	r2, [r7, #16]
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	4313      	orrs	r3, r2
 80034b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80034b6:	4b1a      	ldr	r3, [pc, #104]	; (8003520 <HAL_GPIO_Init+0x2f8>)
 80034b8:	693a      	ldr	r2, [r7, #16]
 80034ba:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80034bc:	4b18      	ldr	r3, [pc, #96]	; (8003520 <HAL_GPIO_Init+0x2f8>)
 80034be:	68db      	ldr	r3, [r3, #12]
 80034c0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	43da      	mvns	r2, r3
 80034c6:	693b      	ldr	r3, [r7, #16]
 80034c8:	4013      	ands	r3, r2
 80034ca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	685a      	ldr	r2, [r3, #4]
 80034d0:	2380      	movs	r3, #128	; 0x80
 80034d2:	039b      	lsls	r3, r3, #14
 80034d4:	4013      	ands	r3, r2
 80034d6:	d003      	beq.n	80034e0 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 80034d8:	693a      	ldr	r2, [r7, #16]
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	4313      	orrs	r3, r2
 80034de:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80034e0:	4b0f      	ldr	r3, [pc, #60]	; (8003520 <HAL_GPIO_Init+0x2f8>)
 80034e2:	693a      	ldr	r2, [r7, #16]
 80034e4:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 80034e6:	697b      	ldr	r3, [r7, #20]
 80034e8:	3301      	adds	r3, #1
 80034ea:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	681a      	ldr	r2, [r3, #0]
 80034f0:	697b      	ldr	r3, [r7, #20]
 80034f2:	40da      	lsrs	r2, r3
 80034f4:	1e13      	subs	r3, r2, #0
 80034f6:	d000      	beq.n	80034fa <HAL_GPIO_Init+0x2d2>
 80034f8:	e6a2      	b.n	8003240 <HAL_GPIO_Init+0x18>
  }
}
 80034fa:	46c0      	nop			; (mov r8, r8)
 80034fc:	46c0      	nop			; (mov r8, r8)
 80034fe:	46bd      	mov	sp, r7
 8003500:	b006      	add	sp, #24
 8003502:	bd80      	pop	{r7, pc}
 8003504:	40021000 	.word	0x40021000
 8003508:	40010000 	.word	0x40010000
 800350c:	50000400 	.word	0x50000400
 8003510:	50000800 	.word	0x50000800
 8003514:	50000c00 	.word	0x50000c00
 8003518:	50001000 	.word	0x50001000
 800351c:	50001c00 	.word	0x50001c00
 8003520:	40010400 	.word	0x40010400

08003524 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b082      	sub	sp, #8
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
 800352c:	0008      	movs	r0, r1
 800352e:	0011      	movs	r1, r2
 8003530:	1cbb      	adds	r3, r7, #2
 8003532:	1c02      	adds	r2, r0, #0
 8003534:	801a      	strh	r2, [r3, #0]
 8003536:	1c7b      	adds	r3, r7, #1
 8003538:	1c0a      	adds	r2, r1, #0
 800353a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800353c:	1c7b      	adds	r3, r7, #1
 800353e:	781b      	ldrb	r3, [r3, #0]
 8003540:	2b00      	cmp	r3, #0
 8003542:	d004      	beq.n	800354e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003544:	1cbb      	adds	r3, r7, #2
 8003546:	881a      	ldrh	r2, [r3, #0]
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 800354c:	e003      	b.n	8003556 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 800354e:	1cbb      	adds	r3, r7, #2
 8003550:	881a      	ldrh	r2, [r3, #0]
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003556:	46c0      	nop			; (mov r8, r8)
 8003558:	46bd      	mov	sp, r7
 800355a:	b002      	add	sp, #8
 800355c:	bd80      	pop	{r7, pc}
	...

08003560 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003560:	b5b0      	push	{r4, r5, r7, lr}
 8003562:	b08a      	sub	sp, #40	; 0x28
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2b00      	cmp	r3, #0
 800356c:	d102      	bne.n	8003574 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800356e:	2301      	movs	r3, #1
 8003570:	f000 fbbf 	bl	8003cf2 <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003574:	4bc9      	ldr	r3, [pc, #804]	; (800389c <HAL_RCC_OscConfig+0x33c>)
 8003576:	68db      	ldr	r3, [r3, #12]
 8003578:	220c      	movs	r2, #12
 800357a:	4013      	ands	r3, r2
 800357c:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800357e:	4bc7      	ldr	r3, [pc, #796]	; (800389c <HAL_RCC_OscConfig+0x33c>)
 8003580:	68da      	ldr	r2, [r3, #12]
 8003582:	2380      	movs	r3, #128	; 0x80
 8003584:	025b      	lsls	r3, r3, #9
 8003586:	4013      	ands	r3, r2
 8003588:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	2201      	movs	r2, #1
 8003590:	4013      	ands	r3, r2
 8003592:	d100      	bne.n	8003596 <HAL_RCC_OscConfig+0x36>
 8003594:	e07e      	b.n	8003694 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003596:	69fb      	ldr	r3, [r7, #28]
 8003598:	2b08      	cmp	r3, #8
 800359a:	d007      	beq.n	80035ac <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800359c:	69fb      	ldr	r3, [r7, #28]
 800359e:	2b0c      	cmp	r3, #12
 80035a0:	d112      	bne.n	80035c8 <HAL_RCC_OscConfig+0x68>
 80035a2:	69ba      	ldr	r2, [r7, #24]
 80035a4:	2380      	movs	r3, #128	; 0x80
 80035a6:	025b      	lsls	r3, r3, #9
 80035a8:	429a      	cmp	r2, r3
 80035aa:	d10d      	bne.n	80035c8 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035ac:	4bbb      	ldr	r3, [pc, #748]	; (800389c <HAL_RCC_OscConfig+0x33c>)
 80035ae:	681a      	ldr	r2, [r3, #0]
 80035b0:	2380      	movs	r3, #128	; 0x80
 80035b2:	029b      	lsls	r3, r3, #10
 80035b4:	4013      	ands	r3, r2
 80035b6:	d100      	bne.n	80035ba <HAL_RCC_OscConfig+0x5a>
 80035b8:	e06b      	b.n	8003692 <HAL_RCC_OscConfig+0x132>
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	685b      	ldr	r3, [r3, #4]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d167      	bne.n	8003692 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 80035c2:	2301      	movs	r3, #1
 80035c4:	f000 fb95 	bl	8003cf2 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	685a      	ldr	r2, [r3, #4]
 80035cc:	2380      	movs	r3, #128	; 0x80
 80035ce:	025b      	lsls	r3, r3, #9
 80035d0:	429a      	cmp	r2, r3
 80035d2:	d107      	bne.n	80035e4 <HAL_RCC_OscConfig+0x84>
 80035d4:	4bb1      	ldr	r3, [pc, #708]	; (800389c <HAL_RCC_OscConfig+0x33c>)
 80035d6:	681a      	ldr	r2, [r3, #0]
 80035d8:	4bb0      	ldr	r3, [pc, #704]	; (800389c <HAL_RCC_OscConfig+0x33c>)
 80035da:	2180      	movs	r1, #128	; 0x80
 80035dc:	0249      	lsls	r1, r1, #9
 80035de:	430a      	orrs	r2, r1
 80035e0:	601a      	str	r2, [r3, #0]
 80035e2:	e027      	b.n	8003634 <HAL_RCC_OscConfig+0xd4>
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	685a      	ldr	r2, [r3, #4]
 80035e8:	23a0      	movs	r3, #160	; 0xa0
 80035ea:	02db      	lsls	r3, r3, #11
 80035ec:	429a      	cmp	r2, r3
 80035ee:	d10e      	bne.n	800360e <HAL_RCC_OscConfig+0xae>
 80035f0:	4baa      	ldr	r3, [pc, #680]	; (800389c <HAL_RCC_OscConfig+0x33c>)
 80035f2:	681a      	ldr	r2, [r3, #0]
 80035f4:	4ba9      	ldr	r3, [pc, #676]	; (800389c <HAL_RCC_OscConfig+0x33c>)
 80035f6:	2180      	movs	r1, #128	; 0x80
 80035f8:	02c9      	lsls	r1, r1, #11
 80035fa:	430a      	orrs	r2, r1
 80035fc:	601a      	str	r2, [r3, #0]
 80035fe:	4ba7      	ldr	r3, [pc, #668]	; (800389c <HAL_RCC_OscConfig+0x33c>)
 8003600:	681a      	ldr	r2, [r3, #0]
 8003602:	4ba6      	ldr	r3, [pc, #664]	; (800389c <HAL_RCC_OscConfig+0x33c>)
 8003604:	2180      	movs	r1, #128	; 0x80
 8003606:	0249      	lsls	r1, r1, #9
 8003608:	430a      	orrs	r2, r1
 800360a:	601a      	str	r2, [r3, #0]
 800360c:	e012      	b.n	8003634 <HAL_RCC_OscConfig+0xd4>
 800360e:	4ba3      	ldr	r3, [pc, #652]	; (800389c <HAL_RCC_OscConfig+0x33c>)
 8003610:	681a      	ldr	r2, [r3, #0]
 8003612:	4ba2      	ldr	r3, [pc, #648]	; (800389c <HAL_RCC_OscConfig+0x33c>)
 8003614:	49a2      	ldr	r1, [pc, #648]	; (80038a0 <HAL_RCC_OscConfig+0x340>)
 8003616:	400a      	ands	r2, r1
 8003618:	601a      	str	r2, [r3, #0]
 800361a:	4ba0      	ldr	r3, [pc, #640]	; (800389c <HAL_RCC_OscConfig+0x33c>)
 800361c:	681a      	ldr	r2, [r3, #0]
 800361e:	2380      	movs	r3, #128	; 0x80
 8003620:	025b      	lsls	r3, r3, #9
 8003622:	4013      	ands	r3, r2
 8003624:	60fb      	str	r3, [r7, #12]
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	4b9c      	ldr	r3, [pc, #624]	; (800389c <HAL_RCC_OscConfig+0x33c>)
 800362a:	681a      	ldr	r2, [r3, #0]
 800362c:	4b9b      	ldr	r3, [pc, #620]	; (800389c <HAL_RCC_OscConfig+0x33c>)
 800362e:	499d      	ldr	r1, [pc, #628]	; (80038a4 <HAL_RCC_OscConfig+0x344>)
 8003630:	400a      	ands	r2, r1
 8003632:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	685b      	ldr	r3, [r3, #4]
 8003638:	2b00      	cmp	r3, #0
 800363a:	d015      	beq.n	8003668 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800363c:	f7ff fd12 	bl	8003064 <HAL_GetTick>
 8003640:	0003      	movs	r3, r0
 8003642:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003644:	e009      	b.n	800365a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003646:	f7ff fd0d 	bl	8003064 <HAL_GetTick>
 800364a:	0002      	movs	r2, r0
 800364c:	697b      	ldr	r3, [r7, #20]
 800364e:	1ad3      	subs	r3, r2, r3
 8003650:	2b64      	cmp	r3, #100	; 0x64
 8003652:	d902      	bls.n	800365a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003654:	2303      	movs	r3, #3
 8003656:	f000 fb4c 	bl	8003cf2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800365a:	4b90      	ldr	r3, [pc, #576]	; (800389c <HAL_RCC_OscConfig+0x33c>)
 800365c:	681a      	ldr	r2, [r3, #0]
 800365e:	2380      	movs	r3, #128	; 0x80
 8003660:	029b      	lsls	r3, r3, #10
 8003662:	4013      	ands	r3, r2
 8003664:	d0ef      	beq.n	8003646 <HAL_RCC_OscConfig+0xe6>
 8003666:	e015      	b.n	8003694 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003668:	f7ff fcfc 	bl	8003064 <HAL_GetTick>
 800366c:	0003      	movs	r3, r0
 800366e:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003670:	e008      	b.n	8003684 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003672:	f7ff fcf7 	bl	8003064 <HAL_GetTick>
 8003676:	0002      	movs	r2, r0
 8003678:	697b      	ldr	r3, [r7, #20]
 800367a:	1ad3      	subs	r3, r2, r3
 800367c:	2b64      	cmp	r3, #100	; 0x64
 800367e:	d901      	bls.n	8003684 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8003680:	2303      	movs	r3, #3
 8003682:	e336      	b.n	8003cf2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003684:	4b85      	ldr	r3, [pc, #532]	; (800389c <HAL_RCC_OscConfig+0x33c>)
 8003686:	681a      	ldr	r2, [r3, #0]
 8003688:	2380      	movs	r3, #128	; 0x80
 800368a:	029b      	lsls	r3, r3, #10
 800368c:	4013      	ands	r3, r2
 800368e:	d1f0      	bne.n	8003672 <HAL_RCC_OscConfig+0x112>
 8003690:	e000      	b.n	8003694 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003692:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	2202      	movs	r2, #2
 800369a:	4013      	ands	r3, r2
 800369c:	d100      	bne.n	80036a0 <HAL_RCC_OscConfig+0x140>
 800369e:	e099      	b.n	80037d4 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	68db      	ldr	r3, [r3, #12]
 80036a4:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 80036a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036a8:	2220      	movs	r2, #32
 80036aa:	4013      	ands	r3, r2
 80036ac:	d009      	beq.n	80036c2 <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 80036ae:	4b7b      	ldr	r3, [pc, #492]	; (800389c <HAL_RCC_OscConfig+0x33c>)
 80036b0:	681a      	ldr	r2, [r3, #0]
 80036b2:	4b7a      	ldr	r3, [pc, #488]	; (800389c <HAL_RCC_OscConfig+0x33c>)
 80036b4:	2120      	movs	r1, #32
 80036b6:	430a      	orrs	r2, r1
 80036b8:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 80036ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036bc:	2220      	movs	r2, #32
 80036be:	4393      	bics	r3, r2
 80036c0:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80036c2:	69fb      	ldr	r3, [r7, #28]
 80036c4:	2b04      	cmp	r3, #4
 80036c6:	d005      	beq.n	80036d4 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80036c8:	69fb      	ldr	r3, [r7, #28]
 80036ca:	2b0c      	cmp	r3, #12
 80036cc:	d13e      	bne.n	800374c <HAL_RCC_OscConfig+0x1ec>
 80036ce:	69bb      	ldr	r3, [r7, #24]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d13b      	bne.n	800374c <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80036d4:	4b71      	ldr	r3, [pc, #452]	; (800389c <HAL_RCC_OscConfig+0x33c>)
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	2204      	movs	r2, #4
 80036da:	4013      	ands	r3, r2
 80036dc:	d004      	beq.n	80036e8 <HAL_RCC_OscConfig+0x188>
 80036de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d101      	bne.n	80036e8 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 80036e4:	2301      	movs	r3, #1
 80036e6:	e304      	b.n	8003cf2 <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036e8:	4b6c      	ldr	r3, [pc, #432]	; (800389c <HAL_RCC_OscConfig+0x33c>)
 80036ea:	685b      	ldr	r3, [r3, #4]
 80036ec:	4a6e      	ldr	r2, [pc, #440]	; (80038a8 <HAL_RCC_OscConfig+0x348>)
 80036ee:	4013      	ands	r3, r2
 80036f0:	0019      	movs	r1, r3
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	691b      	ldr	r3, [r3, #16]
 80036f6:	021a      	lsls	r2, r3, #8
 80036f8:	4b68      	ldr	r3, [pc, #416]	; (800389c <HAL_RCC_OscConfig+0x33c>)
 80036fa:	430a      	orrs	r2, r1
 80036fc:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80036fe:	4b67      	ldr	r3, [pc, #412]	; (800389c <HAL_RCC_OscConfig+0x33c>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	2209      	movs	r2, #9
 8003704:	4393      	bics	r3, r2
 8003706:	0019      	movs	r1, r3
 8003708:	4b64      	ldr	r3, [pc, #400]	; (800389c <HAL_RCC_OscConfig+0x33c>)
 800370a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800370c:	430a      	orrs	r2, r1
 800370e:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003710:	f000 fc42 	bl	8003f98 <HAL_RCC_GetSysClockFreq>
 8003714:	0001      	movs	r1, r0
 8003716:	4b61      	ldr	r3, [pc, #388]	; (800389c <HAL_RCC_OscConfig+0x33c>)
 8003718:	68db      	ldr	r3, [r3, #12]
 800371a:	091b      	lsrs	r3, r3, #4
 800371c:	220f      	movs	r2, #15
 800371e:	4013      	ands	r3, r2
 8003720:	4a62      	ldr	r2, [pc, #392]	; (80038ac <HAL_RCC_OscConfig+0x34c>)
 8003722:	5cd3      	ldrb	r3, [r2, r3]
 8003724:	000a      	movs	r2, r1
 8003726:	40da      	lsrs	r2, r3
 8003728:	4b61      	ldr	r3, [pc, #388]	; (80038b0 <HAL_RCC_OscConfig+0x350>)
 800372a:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 800372c:	4b61      	ldr	r3, [pc, #388]	; (80038b4 <HAL_RCC_OscConfig+0x354>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	2513      	movs	r5, #19
 8003732:	197c      	adds	r4, r7, r5
 8003734:	0018      	movs	r0, r3
 8003736:	f7ff fc4f 	bl	8002fd8 <HAL_InitTick>
 800373a:	0003      	movs	r3, r0
 800373c:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 800373e:	197b      	adds	r3, r7, r5
 8003740:	781b      	ldrb	r3, [r3, #0]
 8003742:	2b00      	cmp	r3, #0
 8003744:	d046      	beq.n	80037d4 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 8003746:	197b      	adds	r3, r7, r5
 8003748:	781b      	ldrb	r3, [r3, #0]
 800374a:	e2d2      	b.n	8003cf2 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 800374c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800374e:	2b00      	cmp	r3, #0
 8003750:	d027      	beq.n	80037a2 <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8003752:	4b52      	ldr	r3, [pc, #328]	; (800389c <HAL_RCC_OscConfig+0x33c>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	2209      	movs	r2, #9
 8003758:	4393      	bics	r3, r2
 800375a:	0019      	movs	r1, r3
 800375c:	4b4f      	ldr	r3, [pc, #316]	; (800389c <HAL_RCC_OscConfig+0x33c>)
 800375e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003760:	430a      	orrs	r2, r1
 8003762:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003764:	f7ff fc7e 	bl	8003064 <HAL_GetTick>
 8003768:	0003      	movs	r3, r0
 800376a:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800376c:	e008      	b.n	8003780 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800376e:	f7ff fc79 	bl	8003064 <HAL_GetTick>
 8003772:	0002      	movs	r2, r0
 8003774:	697b      	ldr	r3, [r7, #20]
 8003776:	1ad3      	subs	r3, r2, r3
 8003778:	2b02      	cmp	r3, #2
 800377a:	d901      	bls.n	8003780 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 800377c:	2303      	movs	r3, #3
 800377e:	e2b8      	b.n	8003cf2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003780:	4b46      	ldr	r3, [pc, #280]	; (800389c <HAL_RCC_OscConfig+0x33c>)
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	2204      	movs	r2, #4
 8003786:	4013      	ands	r3, r2
 8003788:	d0f1      	beq.n	800376e <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800378a:	4b44      	ldr	r3, [pc, #272]	; (800389c <HAL_RCC_OscConfig+0x33c>)
 800378c:	685b      	ldr	r3, [r3, #4]
 800378e:	4a46      	ldr	r2, [pc, #280]	; (80038a8 <HAL_RCC_OscConfig+0x348>)
 8003790:	4013      	ands	r3, r2
 8003792:	0019      	movs	r1, r3
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	691b      	ldr	r3, [r3, #16]
 8003798:	021a      	lsls	r2, r3, #8
 800379a:	4b40      	ldr	r3, [pc, #256]	; (800389c <HAL_RCC_OscConfig+0x33c>)
 800379c:	430a      	orrs	r2, r1
 800379e:	605a      	str	r2, [r3, #4]
 80037a0:	e018      	b.n	80037d4 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80037a2:	4b3e      	ldr	r3, [pc, #248]	; (800389c <HAL_RCC_OscConfig+0x33c>)
 80037a4:	681a      	ldr	r2, [r3, #0]
 80037a6:	4b3d      	ldr	r3, [pc, #244]	; (800389c <HAL_RCC_OscConfig+0x33c>)
 80037a8:	2101      	movs	r1, #1
 80037aa:	438a      	bics	r2, r1
 80037ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037ae:	f7ff fc59 	bl	8003064 <HAL_GetTick>
 80037b2:	0003      	movs	r3, r0
 80037b4:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80037b6:	e008      	b.n	80037ca <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80037b8:	f7ff fc54 	bl	8003064 <HAL_GetTick>
 80037bc:	0002      	movs	r2, r0
 80037be:	697b      	ldr	r3, [r7, #20]
 80037c0:	1ad3      	subs	r3, r2, r3
 80037c2:	2b02      	cmp	r3, #2
 80037c4:	d901      	bls.n	80037ca <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 80037c6:	2303      	movs	r3, #3
 80037c8:	e293      	b.n	8003cf2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80037ca:	4b34      	ldr	r3, [pc, #208]	; (800389c <HAL_RCC_OscConfig+0x33c>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	2204      	movs	r2, #4
 80037d0:	4013      	ands	r3, r2
 80037d2:	d1f1      	bne.n	80037b8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	2210      	movs	r2, #16
 80037da:	4013      	ands	r3, r2
 80037dc:	d100      	bne.n	80037e0 <HAL_RCC_OscConfig+0x280>
 80037de:	e0a2      	b.n	8003926 <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80037e0:	69fb      	ldr	r3, [r7, #28]
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d140      	bne.n	8003868 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80037e6:	4b2d      	ldr	r3, [pc, #180]	; (800389c <HAL_RCC_OscConfig+0x33c>)
 80037e8:	681a      	ldr	r2, [r3, #0]
 80037ea:	2380      	movs	r3, #128	; 0x80
 80037ec:	009b      	lsls	r3, r3, #2
 80037ee:	4013      	ands	r3, r2
 80037f0:	d005      	beq.n	80037fe <HAL_RCC_OscConfig+0x29e>
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	69db      	ldr	r3, [r3, #28]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d101      	bne.n	80037fe <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 80037fa:	2301      	movs	r3, #1
 80037fc:	e279      	b.n	8003cf2 <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80037fe:	4b27      	ldr	r3, [pc, #156]	; (800389c <HAL_RCC_OscConfig+0x33c>)
 8003800:	685b      	ldr	r3, [r3, #4]
 8003802:	4a2d      	ldr	r2, [pc, #180]	; (80038b8 <HAL_RCC_OscConfig+0x358>)
 8003804:	4013      	ands	r3, r2
 8003806:	0019      	movs	r1, r3
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800380c:	4b23      	ldr	r3, [pc, #140]	; (800389c <HAL_RCC_OscConfig+0x33c>)
 800380e:	430a      	orrs	r2, r1
 8003810:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003812:	4b22      	ldr	r3, [pc, #136]	; (800389c <HAL_RCC_OscConfig+0x33c>)
 8003814:	685b      	ldr	r3, [r3, #4]
 8003816:	021b      	lsls	r3, r3, #8
 8003818:	0a19      	lsrs	r1, r3, #8
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6a1b      	ldr	r3, [r3, #32]
 800381e:	061a      	lsls	r2, r3, #24
 8003820:	4b1e      	ldr	r3, [pc, #120]	; (800389c <HAL_RCC_OscConfig+0x33c>)
 8003822:	430a      	orrs	r2, r1
 8003824:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800382a:	0b5b      	lsrs	r3, r3, #13
 800382c:	3301      	adds	r3, #1
 800382e:	2280      	movs	r2, #128	; 0x80
 8003830:	0212      	lsls	r2, r2, #8
 8003832:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8003834:	4b19      	ldr	r3, [pc, #100]	; (800389c <HAL_RCC_OscConfig+0x33c>)
 8003836:	68db      	ldr	r3, [r3, #12]
 8003838:	091b      	lsrs	r3, r3, #4
 800383a:	210f      	movs	r1, #15
 800383c:	400b      	ands	r3, r1
 800383e:	491b      	ldr	r1, [pc, #108]	; (80038ac <HAL_RCC_OscConfig+0x34c>)
 8003840:	5ccb      	ldrb	r3, [r1, r3]
 8003842:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003844:	4b1a      	ldr	r3, [pc, #104]	; (80038b0 <HAL_RCC_OscConfig+0x350>)
 8003846:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8003848:	4b1a      	ldr	r3, [pc, #104]	; (80038b4 <HAL_RCC_OscConfig+0x354>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	2513      	movs	r5, #19
 800384e:	197c      	adds	r4, r7, r5
 8003850:	0018      	movs	r0, r3
 8003852:	f7ff fbc1 	bl	8002fd8 <HAL_InitTick>
 8003856:	0003      	movs	r3, r0
 8003858:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 800385a:	197b      	adds	r3, r7, r5
 800385c:	781b      	ldrb	r3, [r3, #0]
 800385e:	2b00      	cmp	r3, #0
 8003860:	d061      	beq.n	8003926 <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 8003862:	197b      	adds	r3, r7, r5
 8003864:	781b      	ldrb	r3, [r3, #0]
 8003866:	e244      	b.n	8003cf2 <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	69db      	ldr	r3, [r3, #28]
 800386c:	2b00      	cmp	r3, #0
 800386e:	d040      	beq.n	80038f2 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003870:	4b0a      	ldr	r3, [pc, #40]	; (800389c <HAL_RCC_OscConfig+0x33c>)
 8003872:	681a      	ldr	r2, [r3, #0]
 8003874:	4b09      	ldr	r3, [pc, #36]	; (800389c <HAL_RCC_OscConfig+0x33c>)
 8003876:	2180      	movs	r1, #128	; 0x80
 8003878:	0049      	lsls	r1, r1, #1
 800387a:	430a      	orrs	r2, r1
 800387c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800387e:	f7ff fbf1 	bl	8003064 <HAL_GetTick>
 8003882:	0003      	movs	r3, r0
 8003884:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003886:	e019      	b.n	80038bc <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003888:	f7ff fbec 	bl	8003064 <HAL_GetTick>
 800388c:	0002      	movs	r2, r0
 800388e:	697b      	ldr	r3, [r7, #20]
 8003890:	1ad3      	subs	r3, r2, r3
 8003892:	2b02      	cmp	r3, #2
 8003894:	d912      	bls.n	80038bc <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 8003896:	2303      	movs	r3, #3
 8003898:	e22b      	b.n	8003cf2 <HAL_RCC_OscConfig+0x792>
 800389a:	46c0      	nop			; (mov r8, r8)
 800389c:	40021000 	.word	0x40021000
 80038a0:	fffeffff 	.word	0xfffeffff
 80038a4:	fffbffff 	.word	0xfffbffff
 80038a8:	ffffe0ff 	.word	0xffffe0ff
 80038ac:	08008c74 	.word	0x08008c74
 80038b0:	20000000 	.word	0x20000000
 80038b4:	20000004 	.word	0x20000004
 80038b8:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80038bc:	4bca      	ldr	r3, [pc, #808]	; (8003be8 <HAL_RCC_OscConfig+0x688>)
 80038be:	681a      	ldr	r2, [r3, #0]
 80038c0:	2380      	movs	r3, #128	; 0x80
 80038c2:	009b      	lsls	r3, r3, #2
 80038c4:	4013      	ands	r3, r2
 80038c6:	d0df      	beq.n	8003888 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80038c8:	4bc7      	ldr	r3, [pc, #796]	; (8003be8 <HAL_RCC_OscConfig+0x688>)
 80038ca:	685b      	ldr	r3, [r3, #4]
 80038cc:	4ac7      	ldr	r2, [pc, #796]	; (8003bec <HAL_RCC_OscConfig+0x68c>)
 80038ce:	4013      	ands	r3, r2
 80038d0:	0019      	movs	r1, r3
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80038d6:	4bc4      	ldr	r3, [pc, #784]	; (8003be8 <HAL_RCC_OscConfig+0x688>)
 80038d8:	430a      	orrs	r2, r1
 80038da:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80038dc:	4bc2      	ldr	r3, [pc, #776]	; (8003be8 <HAL_RCC_OscConfig+0x688>)
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	021b      	lsls	r3, r3, #8
 80038e2:	0a19      	lsrs	r1, r3, #8
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6a1b      	ldr	r3, [r3, #32]
 80038e8:	061a      	lsls	r2, r3, #24
 80038ea:	4bbf      	ldr	r3, [pc, #764]	; (8003be8 <HAL_RCC_OscConfig+0x688>)
 80038ec:	430a      	orrs	r2, r1
 80038ee:	605a      	str	r2, [r3, #4]
 80038f0:	e019      	b.n	8003926 <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80038f2:	4bbd      	ldr	r3, [pc, #756]	; (8003be8 <HAL_RCC_OscConfig+0x688>)
 80038f4:	681a      	ldr	r2, [r3, #0]
 80038f6:	4bbc      	ldr	r3, [pc, #752]	; (8003be8 <HAL_RCC_OscConfig+0x688>)
 80038f8:	49bd      	ldr	r1, [pc, #756]	; (8003bf0 <HAL_RCC_OscConfig+0x690>)
 80038fa:	400a      	ands	r2, r1
 80038fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038fe:	f7ff fbb1 	bl	8003064 <HAL_GetTick>
 8003902:	0003      	movs	r3, r0
 8003904:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003906:	e008      	b.n	800391a <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003908:	f7ff fbac 	bl	8003064 <HAL_GetTick>
 800390c:	0002      	movs	r2, r0
 800390e:	697b      	ldr	r3, [r7, #20]
 8003910:	1ad3      	subs	r3, r2, r3
 8003912:	2b02      	cmp	r3, #2
 8003914:	d901      	bls.n	800391a <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 8003916:	2303      	movs	r3, #3
 8003918:	e1eb      	b.n	8003cf2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800391a:	4bb3      	ldr	r3, [pc, #716]	; (8003be8 <HAL_RCC_OscConfig+0x688>)
 800391c:	681a      	ldr	r2, [r3, #0]
 800391e:	2380      	movs	r3, #128	; 0x80
 8003920:	009b      	lsls	r3, r3, #2
 8003922:	4013      	ands	r3, r2
 8003924:	d1f0      	bne.n	8003908 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	2208      	movs	r2, #8
 800392c:	4013      	ands	r3, r2
 800392e:	d036      	beq.n	800399e <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	695b      	ldr	r3, [r3, #20]
 8003934:	2b00      	cmp	r3, #0
 8003936:	d019      	beq.n	800396c <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003938:	4bab      	ldr	r3, [pc, #684]	; (8003be8 <HAL_RCC_OscConfig+0x688>)
 800393a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800393c:	4baa      	ldr	r3, [pc, #680]	; (8003be8 <HAL_RCC_OscConfig+0x688>)
 800393e:	2101      	movs	r1, #1
 8003940:	430a      	orrs	r2, r1
 8003942:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003944:	f7ff fb8e 	bl	8003064 <HAL_GetTick>
 8003948:	0003      	movs	r3, r0
 800394a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800394c:	e008      	b.n	8003960 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800394e:	f7ff fb89 	bl	8003064 <HAL_GetTick>
 8003952:	0002      	movs	r2, r0
 8003954:	697b      	ldr	r3, [r7, #20]
 8003956:	1ad3      	subs	r3, r2, r3
 8003958:	2b02      	cmp	r3, #2
 800395a:	d901      	bls.n	8003960 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 800395c:	2303      	movs	r3, #3
 800395e:	e1c8      	b.n	8003cf2 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003960:	4ba1      	ldr	r3, [pc, #644]	; (8003be8 <HAL_RCC_OscConfig+0x688>)
 8003962:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003964:	2202      	movs	r2, #2
 8003966:	4013      	ands	r3, r2
 8003968:	d0f1      	beq.n	800394e <HAL_RCC_OscConfig+0x3ee>
 800396a:	e018      	b.n	800399e <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800396c:	4b9e      	ldr	r3, [pc, #632]	; (8003be8 <HAL_RCC_OscConfig+0x688>)
 800396e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003970:	4b9d      	ldr	r3, [pc, #628]	; (8003be8 <HAL_RCC_OscConfig+0x688>)
 8003972:	2101      	movs	r1, #1
 8003974:	438a      	bics	r2, r1
 8003976:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003978:	f7ff fb74 	bl	8003064 <HAL_GetTick>
 800397c:	0003      	movs	r3, r0
 800397e:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003980:	e008      	b.n	8003994 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003982:	f7ff fb6f 	bl	8003064 <HAL_GetTick>
 8003986:	0002      	movs	r2, r0
 8003988:	697b      	ldr	r3, [r7, #20]
 800398a:	1ad3      	subs	r3, r2, r3
 800398c:	2b02      	cmp	r3, #2
 800398e:	d901      	bls.n	8003994 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 8003990:	2303      	movs	r3, #3
 8003992:	e1ae      	b.n	8003cf2 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003994:	4b94      	ldr	r3, [pc, #592]	; (8003be8 <HAL_RCC_OscConfig+0x688>)
 8003996:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003998:	2202      	movs	r2, #2
 800399a:	4013      	ands	r3, r2
 800399c:	d1f1      	bne.n	8003982 <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	2204      	movs	r2, #4
 80039a4:	4013      	ands	r3, r2
 80039a6:	d100      	bne.n	80039aa <HAL_RCC_OscConfig+0x44a>
 80039a8:	e0ae      	b.n	8003b08 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80039aa:	2023      	movs	r0, #35	; 0x23
 80039ac:	183b      	adds	r3, r7, r0
 80039ae:	2200      	movs	r2, #0
 80039b0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80039b2:	4b8d      	ldr	r3, [pc, #564]	; (8003be8 <HAL_RCC_OscConfig+0x688>)
 80039b4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80039b6:	2380      	movs	r3, #128	; 0x80
 80039b8:	055b      	lsls	r3, r3, #21
 80039ba:	4013      	ands	r3, r2
 80039bc:	d109      	bne.n	80039d2 <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80039be:	4b8a      	ldr	r3, [pc, #552]	; (8003be8 <HAL_RCC_OscConfig+0x688>)
 80039c0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80039c2:	4b89      	ldr	r3, [pc, #548]	; (8003be8 <HAL_RCC_OscConfig+0x688>)
 80039c4:	2180      	movs	r1, #128	; 0x80
 80039c6:	0549      	lsls	r1, r1, #21
 80039c8:	430a      	orrs	r2, r1
 80039ca:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80039cc:	183b      	adds	r3, r7, r0
 80039ce:	2201      	movs	r2, #1
 80039d0:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039d2:	4b88      	ldr	r3, [pc, #544]	; (8003bf4 <HAL_RCC_OscConfig+0x694>)
 80039d4:	681a      	ldr	r2, [r3, #0]
 80039d6:	2380      	movs	r3, #128	; 0x80
 80039d8:	005b      	lsls	r3, r3, #1
 80039da:	4013      	ands	r3, r2
 80039dc:	d11a      	bne.n	8003a14 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80039de:	4b85      	ldr	r3, [pc, #532]	; (8003bf4 <HAL_RCC_OscConfig+0x694>)
 80039e0:	681a      	ldr	r2, [r3, #0]
 80039e2:	4b84      	ldr	r3, [pc, #528]	; (8003bf4 <HAL_RCC_OscConfig+0x694>)
 80039e4:	2180      	movs	r1, #128	; 0x80
 80039e6:	0049      	lsls	r1, r1, #1
 80039e8:	430a      	orrs	r2, r1
 80039ea:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80039ec:	f7ff fb3a 	bl	8003064 <HAL_GetTick>
 80039f0:	0003      	movs	r3, r0
 80039f2:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039f4:	e008      	b.n	8003a08 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039f6:	f7ff fb35 	bl	8003064 <HAL_GetTick>
 80039fa:	0002      	movs	r2, r0
 80039fc:	697b      	ldr	r3, [r7, #20]
 80039fe:	1ad3      	subs	r3, r2, r3
 8003a00:	2b64      	cmp	r3, #100	; 0x64
 8003a02:	d901      	bls.n	8003a08 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 8003a04:	2303      	movs	r3, #3
 8003a06:	e174      	b.n	8003cf2 <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a08:	4b7a      	ldr	r3, [pc, #488]	; (8003bf4 <HAL_RCC_OscConfig+0x694>)
 8003a0a:	681a      	ldr	r2, [r3, #0]
 8003a0c:	2380      	movs	r3, #128	; 0x80
 8003a0e:	005b      	lsls	r3, r3, #1
 8003a10:	4013      	ands	r3, r2
 8003a12:	d0f0      	beq.n	80039f6 <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	689a      	ldr	r2, [r3, #8]
 8003a18:	2380      	movs	r3, #128	; 0x80
 8003a1a:	005b      	lsls	r3, r3, #1
 8003a1c:	429a      	cmp	r2, r3
 8003a1e:	d107      	bne.n	8003a30 <HAL_RCC_OscConfig+0x4d0>
 8003a20:	4b71      	ldr	r3, [pc, #452]	; (8003be8 <HAL_RCC_OscConfig+0x688>)
 8003a22:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003a24:	4b70      	ldr	r3, [pc, #448]	; (8003be8 <HAL_RCC_OscConfig+0x688>)
 8003a26:	2180      	movs	r1, #128	; 0x80
 8003a28:	0049      	lsls	r1, r1, #1
 8003a2a:	430a      	orrs	r2, r1
 8003a2c:	651a      	str	r2, [r3, #80]	; 0x50
 8003a2e:	e031      	b.n	8003a94 <HAL_RCC_OscConfig+0x534>
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	689b      	ldr	r3, [r3, #8]
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d10c      	bne.n	8003a52 <HAL_RCC_OscConfig+0x4f2>
 8003a38:	4b6b      	ldr	r3, [pc, #428]	; (8003be8 <HAL_RCC_OscConfig+0x688>)
 8003a3a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003a3c:	4b6a      	ldr	r3, [pc, #424]	; (8003be8 <HAL_RCC_OscConfig+0x688>)
 8003a3e:	496c      	ldr	r1, [pc, #432]	; (8003bf0 <HAL_RCC_OscConfig+0x690>)
 8003a40:	400a      	ands	r2, r1
 8003a42:	651a      	str	r2, [r3, #80]	; 0x50
 8003a44:	4b68      	ldr	r3, [pc, #416]	; (8003be8 <HAL_RCC_OscConfig+0x688>)
 8003a46:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003a48:	4b67      	ldr	r3, [pc, #412]	; (8003be8 <HAL_RCC_OscConfig+0x688>)
 8003a4a:	496b      	ldr	r1, [pc, #428]	; (8003bf8 <HAL_RCC_OscConfig+0x698>)
 8003a4c:	400a      	ands	r2, r1
 8003a4e:	651a      	str	r2, [r3, #80]	; 0x50
 8003a50:	e020      	b.n	8003a94 <HAL_RCC_OscConfig+0x534>
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	689a      	ldr	r2, [r3, #8]
 8003a56:	23a0      	movs	r3, #160	; 0xa0
 8003a58:	00db      	lsls	r3, r3, #3
 8003a5a:	429a      	cmp	r2, r3
 8003a5c:	d10e      	bne.n	8003a7c <HAL_RCC_OscConfig+0x51c>
 8003a5e:	4b62      	ldr	r3, [pc, #392]	; (8003be8 <HAL_RCC_OscConfig+0x688>)
 8003a60:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003a62:	4b61      	ldr	r3, [pc, #388]	; (8003be8 <HAL_RCC_OscConfig+0x688>)
 8003a64:	2180      	movs	r1, #128	; 0x80
 8003a66:	00c9      	lsls	r1, r1, #3
 8003a68:	430a      	orrs	r2, r1
 8003a6a:	651a      	str	r2, [r3, #80]	; 0x50
 8003a6c:	4b5e      	ldr	r3, [pc, #376]	; (8003be8 <HAL_RCC_OscConfig+0x688>)
 8003a6e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003a70:	4b5d      	ldr	r3, [pc, #372]	; (8003be8 <HAL_RCC_OscConfig+0x688>)
 8003a72:	2180      	movs	r1, #128	; 0x80
 8003a74:	0049      	lsls	r1, r1, #1
 8003a76:	430a      	orrs	r2, r1
 8003a78:	651a      	str	r2, [r3, #80]	; 0x50
 8003a7a:	e00b      	b.n	8003a94 <HAL_RCC_OscConfig+0x534>
 8003a7c:	4b5a      	ldr	r3, [pc, #360]	; (8003be8 <HAL_RCC_OscConfig+0x688>)
 8003a7e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003a80:	4b59      	ldr	r3, [pc, #356]	; (8003be8 <HAL_RCC_OscConfig+0x688>)
 8003a82:	495b      	ldr	r1, [pc, #364]	; (8003bf0 <HAL_RCC_OscConfig+0x690>)
 8003a84:	400a      	ands	r2, r1
 8003a86:	651a      	str	r2, [r3, #80]	; 0x50
 8003a88:	4b57      	ldr	r3, [pc, #348]	; (8003be8 <HAL_RCC_OscConfig+0x688>)
 8003a8a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003a8c:	4b56      	ldr	r3, [pc, #344]	; (8003be8 <HAL_RCC_OscConfig+0x688>)
 8003a8e:	495a      	ldr	r1, [pc, #360]	; (8003bf8 <HAL_RCC_OscConfig+0x698>)
 8003a90:	400a      	ands	r2, r1
 8003a92:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	689b      	ldr	r3, [r3, #8]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d015      	beq.n	8003ac8 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a9c:	f7ff fae2 	bl	8003064 <HAL_GetTick>
 8003aa0:	0003      	movs	r3, r0
 8003aa2:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003aa4:	e009      	b.n	8003aba <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003aa6:	f7ff fadd 	bl	8003064 <HAL_GetTick>
 8003aaa:	0002      	movs	r2, r0
 8003aac:	697b      	ldr	r3, [r7, #20]
 8003aae:	1ad3      	subs	r3, r2, r3
 8003ab0:	4a52      	ldr	r2, [pc, #328]	; (8003bfc <HAL_RCC_OscConfig+0x69c>)
 8003ab2:	4293      	cmp	r3, r2
 8003ab4:	d901      	bls.n	8003aba <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 8003ab6:	2303      	movs	r3, #3
 8003ab8:	e11b      	b.n	8003cf2 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003aba:	4b4b      	ldr	r3, [pc, #300]	; (8003be8 <HAL_RCC_OscConfig+0x688>)
 8003abc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003abe:	2380      	movs	r3, #128	; 0x80
 8003ac0:	009b      	lsls	r3, r3, #2
 8003ac2:	4013      	ands	r3, r2
 8003ac4:	d0ef      	beq.n	8003aa6 <HAL_RCC_OscConfig+0x546>
 8003ac6:	e014      	b.n	8003af2 <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ac8:	f7ff facc 	bl	8003064 <HAL_GetTick>
 8003acc:	0003      	movs	r3, r0
 8003ace:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003ad0:	e009      	b.n	8003ae6 <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ad2:	f7ff fac7 	bl	8003064 <HAL_GetTick>
 8003ad6:	0002      	movs	r2, r0
 8003ad8:	697b      	ldr	r3, [r7, #20]
 8003ada:	1ad3      	subs	r3, r2, r3
 8003adc:	4a47      	ldr	r2, [pc, #284]	; (8003bfc <HAL_RCC_OscConfig+0x69c>)
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	d901      	bls.n	8003ae6 <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 8003ae2:	2303      	movs	r3, #3
 8003ae4:	e105      	b.n	8003cf2 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003ae6:	4b40      	ldr	r3, [pc, #256]	; (8003be8 <HAL_RCC_OscConfig+0x688>)
 8003ae8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003aea:	2380      	movs	r3, #128	; 0x80
 8003aec:	009b      	lsls	r3, r3, #2
 8003aee:	4013      	ands	r3, r2
 8003af0:	d1ef      	bne.n	8003ad2 <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003af2:	2323      	movs	r3, #35	; 0x23
 8003af4:	18fb      	adds	r3, r7, r3
 8003af6:	781b      	ldrb	r3, [r3, #0]
 8003af8:	2b01      	cmp	r3, #1
 8003afa:	d105      	bne.n	8003b08 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003afc:	4b3a      	ldr	r3, [pc, #232]	; (8003be8 <HAL_RCC_OscConfig+0x688>)
 8003afe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b00:	4b39      	ldr	r3, [pc, #228]	; (8003be8 <HAL_RCC_OscConfig+0x688>)
 8003b02:	493f      	ldr	r1, [pc, #252]	; (8003c00 <HAL_RCC_OscConfig+0x6a0>)
 8003b04:	400a      	ands	r2, r1
 8003b06:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	2220      	movs	r2, #32
 8003b0e:	4013      	ands	r3, r2
 8003b10:	d049      	beq.n	8003ba6 <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	699b      	ldr	r3, [r3, #24]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d026      	beq.n	8003b68 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8003b1a:	4b33      	ldr	r3, [pc, #204]	; (8003be8 <HAL_RCC_OscConfig+0x688>)
 8003b1c:	689a      	ldr	r2, [r3, #8]
 8003b1e:	4b32      	ldr	r3, [pc, #200]	; (8003be8 <HAL_RCC_OscConfig+0x688>)
 8003b20:	2101      	movs	r1, #1
 8003b22:	430a      	orrs	r2, r1
 8003b24:	609a      	str	r2, [r3, #8]
 8003b26:	4b30      	ldr	r3, [pc, #192]	; (8003be8 <HAL_RCC_OscConfig+0x688>)
 8003b28:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b2a:	4b2f      	ldr	r3, [pc, #188]	; (8003be8 <HAL_RCC_OscConfig+0x688>)
 8003b2c:	2101      	movs	r1, #1
 8003b2e:	430a      	orrs	r2, r1
 8003b30:	635a      	str	r2, [r3, #52]	; 0x34
 8003b32:	4b34      	ldr	r3, [pc, #208]	; (8003c04 <HAL_RCC_OscConfig+0x6a4>)
 8003b34:	6a1a      	ldr	r2, [r3, #32]
 8003b36:	4b33      	ldr	r3, [pc, #204]	; (8003c04 <HAL_RCC_OscConfig+0x6a4>)
 8003b38:	2180      	movs	r1, #128	; 0x80
 8003b3a:	0189      	lsls	r1, r1, #6
 8003b3c:	430a      	orrs	r2, r1
 8003b3e:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b40:	f7ff fa90 	bl	8003064 <HAL_GetTick>
 8003b44:	0003      	movs	r3, r0
 8003b46:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003b48:	e008      	b.n	8003b5c <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003b4a:	f7ff fa8b 	bl	8003064 <HAL_GetTick>
 8003b4e:	0002      	movs	r2, r0
 8003b50:	697b      	ldr	r3, [r7, #20]
 8003b52:	1ad3      	subs	r3, r2, r3
 8003b54:	2b02      	cmp	r3, #2
 8003b56:	d901      	bls.n	8003b5c <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 8003b58:	2303      	movs	r3, #3
 8003b5a:	e0ca      	b.n	8003cf2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003b5c:	4b22      	ldr	r3, [pc, #136]	; (8003be8 <HAL_RCC_OscConfig+0x688>)
 8003b5e:	689b      	ldr	r3, [r3, #8]
 8003b60:	2202      	movs	r2, #2
 8003b62:	4013      	ands	r3, r2
 8003b64:	d0f1      	beq.n	8003b4a <HAL_RCC_OscConfig+0x5ea>
 8003b66:	e01e      	b.n	8003ba6 <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8003b68:	4b1f      	ldr	r3, [pc, #124]	; (8003be8 <HAL_RCC_OscConfig+0x688>)
 8003b6a:	689a      	ldr	r2, [r3, #8]
 8003b6c:	4b1e      	ldr	r3, [pc, #120]	; (8003be8 <HAL_RCC_OscConfig+0x688>)
 8003b6e:	2101      	movs	r1, #1
 8003b70:	438a      	bics	r2, r1
 8003b72:	609a      	str	r2, [r3, #8]
 8003b74:	4b23      	ldr	r3, [pc, #140]	; (8003c04 <HAL_RCC_OscConfig+0x6a4>)
 8003b76:	6a1a      	ldr	r2, [r3, #32]
 8003b78:	4b22      	ldr	r3, [pc, #136]	; (8003c04 <HAL_RCC_OscConfig+0x6a4>)
 8003b7a:	4923      	ldr	r1, [pc, #140]	; (8003c08 <HAL_RCC_OscConfig+0x6a8>)
 8003b7c:	400a      	ands	r2, r1
 8003b7e:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b80:	f7ff fa70 	bl	8003064 <HAL_GetTick>
 8003b84:	0003      	movs	r3, r0
 8003b86:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003b88:	e008      	b.n	8003b9c <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003b8a:	f7ff fa6b 	bl	8003064 <HAL_GetTick>
 8003b8e:	0002      	movs	r2, r0
 8003b90:	697b      	ldr	r3, [r7, #20]
 8003b92:	1ad3      	subs	r3, r2, r3
 8003b94:	2b02      	cmp	r3, #2
 8003b96:	d901      	bls.n	8003b9c <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8003b98:	2303      	movs	r3, #3
 8003b9a:	e0aa      	b.n	8003cf2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003b9c:	4b12      	ldr	r3, [pc, #72]	; (8003be8 <HAL_RCC_OscConfig+0x688>)
 8003b9e:	689b      	ldr	r3, [r3, #8]
 8003ba0:	2202      	movs	r2, #2
 8003ba2:	4013      	ands	r3, r2
 8003ba4:	d1f1      	bne.n	8003b8a <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d100      	bne.n	8003bb0 <HAL_RCC_OscConfig+0x650>
 8003bae:	e09f      	b.n	8003cf0 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003bb0:	69fb      	ldr	r3, [r7, #28]
 8003bb2:	2b0c      	cmp	r3, #12
 8003bb4:	d100      	bne.n	8003bb8 <HAL_RCC_OscConfig+0x658>
 8003bb6:	e078      	b.n	8003caa <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bbc:	2b02      	cmp	r3, #2
 8003bbe:	d159      	bne.n	8003c74 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bc0:	4b09      	ldr	r3, [pc, #36]	; (8003be8 <HAL_RCC_OscConfig+0x688>)
 8003bc2:	681a      	ldr	r2, [r3, #0]
 8003bc4:	4b08      	ldr	r3, [pc, #32]	; (8003be8 <HAL_RCC_OscConfig+0x688>)
 8003bc6:	4911      	ldr	r1, [pc, #68]	; (8003c0c <HAL_RCC_OscConfig+0x6ac>)
 8003bc8:	400a      	ands	r2, r1
 8003bca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bcc:	f7ff fa4a 	bl	8003064 <HAL_GetTick>
 8003bd0:	0003      	movs	r3, r0
 8003bd2:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003bd4:	e01c      	b.n	8003c10 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003bd6:	f7ff fa45 	bl	8003064 <HAL_GetTick>
 8003bda:	0002      	movs	r2, r0
 8003bdc:	697b      	ldr	r3, [r7, #20]
 8003bde:	1ad3      	subs	r3, r2, r3
 8003be0:	2b02      	cmp	r3, #2
 8003be2:	d915      	bls.n	8003c10 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 8003be4:	2303      	movs	r3, #3
 8003be6:	e084      	b.n	8003cf2 <HAL_RCC_OscConfig+0x792>
 8003be8:	40021000 	.word	0x40021000
 8003bec:	ffff1fff 	.word	0xffff1fff
 8003bf0:	fffffeff 	.word	0xfffffeff
 8003bf4:	40007000 	.word	0x40007000
 8003bf8:	fffffbff 	.word	0xfffffbff
 8003bfc:	00001388 	.word	0x00001388
 8003c00:	efffffff 	.word	0xefffffff
 8003c04:	40010000 	.word	0x40010000
 8003c08:	ffffdfff 	.word	0xffffdfff
 8003c0c:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003c10:	4b3a      	ldr	r3, [pc, #232]	; (8003cfc <HAL_RCC_OscConfig+0x79c>)
 8003c12:	681a      	ldr	r2, [r3, #0]
 8003c14:	2380      	movs	r3, #128	; 0x80
 8003c16:	049b      	lsls	r3, r3, #18
 8003c18:	4013      	ands	r3, r2
 8003c1a:	d1dc      	bne.n	8003bd6 <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003c1c:	4b37      	ldr	r3, [pc, #220]	; (8003cfc <HAL_RCC_OscConfig+0x79c>)
 8003c1e:	68db      	ldr	r3, [r3, #12]
 8003c20:	4a37      	ldr	r2, [pc, #220]	; (8003d00 <HAL_RCC_OscConfig+0x7a0>)
 8003c22:	4013      	ands	r3, r2
 8003c24:	0019      	movs	r1, r3
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c2e:	431a      	orrs	r2, r3
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c34:	431a      	orrs	r2, r3
 8003c36:	4b31      	ldr	r3, [pc, #196]	; (8003cfc <HAL_RCC_OscConfig+0x79c>)
 8003c38:	430a      	orrs	r2, r1
 8003c3a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003c3c:	4b2f      	ldr	r3, [pc, #188]	; (8003cfc <HAL_RCC_OscConfig+0x79c>)
 8003c3e:	681a      	ldr	r2, [r3, #0]
 8003c40:	4b2e      	ldr	r3, [pc, #184]	; (8003cfc <HAL_RCC_OscConfig+0x79c>)
 8003c42:	2180      	movs	r1, #128	; 0x80
 8003c44:	0449      	lsls	r1, r1, #17
 8003c46:	430a      	orrs	r2, r1
 8003c48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c4a:	f7ff fa0b 	bl	8003064 <HAL_GetTick>
 8003c4e:	0003      	movs	r3, r0
 8003c50:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8003c52:	e008      	b.n	8003c66 <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c54:	f7ff fa06 	bl	8003064 <HAL_GetTick>
 8003c58:	0002      	movs	r2, r0
 8003c5a:	697b      	ldr	r3, [r7, #20]
 8003c5c:	1ad3      	subs	r3, r2, r3
 8003c5e:	2b02      	cmp	r3, #2
 8003c60:	d901      	bls.n	8003c66 <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 8003c62:	2303      	movs	r3, #3
 8003c64:	e045      	b.n	8003cf2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8003c66:	4b25      	ldr	r3, [pc, #148]	; (8003cfc <HAL_RCC_OscConfig+0x79c>)
 8003c68:	681a      	ldr	r2, [r3, #0]
 8003c6a:	2380      	movs	r3, #128	; 0x80
 8003c6c:	049b      	lsls	r3, r3, #18
 8003c6e:	4013      	ands	r3, r2
 8003c70:	d0f0      	beq.n	8003c54 <HAL_RCC_OscConfig+0x6f4>
 8003c72:	e03d      	b.n	8003cf0 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c74:	4b21      	ldr	r3, [pc, #132]	; (8003cfc <HAL_RCC_OscConfig+0x79c>)
 8003c76:	681a      	ldr	r2, [r3, #0]
 8003c78:	4b20      	ldr	r3, [pc, #128]	; (8003cfc <HAL_RCC_OscConfig+0x79c>)
 8003c7a:	4922      	ldr	r1, [pc, #136]	; (8003d04 <HAL_RCC_OscConfig+0x7a4>)
 8003c7c:	400a      	ands	r2, r1
 8003c7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c80:	f7ff f9f0 	bl	8003064 <HAL_GetTick>
 8003c84:	0003      	movs	r3, r0
 8003c86:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003c88:	e008      	b.n	8003c9c <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c8a:	f7ff f9eb 	bl	8003064 <HAL_GetTick>
 8003c8e:	0002      	movs	r2, r0
 8003c90:	697b      	ldr	r3, [r7, #20]
 8003c92:	1ad3      	subs	r3, r2, r3
 8003c94:	2b02      	cmp	r3, #2
 8003c96:	d901      	bls.n	8003c9c <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 8003c98:	2303      	movs	r3, #3
 8003c9a:	e02a      	b.n	8003cf2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003c9c:	4b17      	ldr	r3, [pc, #92]	; (8003cfc <HAL_RCC_OscConfig+0x79c>)
 8003c9e:	681a      	ldr	r2, [r3, #0]
 8003ca0:	2380      	movs	r3, #128	; 0x80
 8003ca2:	049b      	lsls	r3, r3, #18
 8003ca4:	4013      	ands	r3, r2
 8003ca6:	d1f0      	bne.n	8003c8a <HAL_RCC_OscConfig+0x72a>
 8003ca8:	e022      	b.n	8003cf0 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cae:	2b01      	cmp	r3, #1
 8003cb0:	d101      	bne.n	8003cb6 <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 8003cb2:	2301      	movs	r3, #1
 8003cb4:	e01d      	b.n	8003cf2 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003cb6:	4b11      	ldr	r3, [pc, #68]	; (8003cfc <HAL_RCC_OscConfig+0x79c>)
 8003cb8:	68db      	ldr	r3, [r3, #12]
 8003cba:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cbc:	69ba      	ldr	r2, [r7, #24]
 8003cbe:	2380      	movs	r3, #128	; 0x80
 8003cc0:	025b      	lsls	r3, r3, #9
 8003cc2:	401a      	ands	r2, r3
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cc8:	429a      	cmp	r2, r3
 8003cca:	d10f      	bne.n	8003cec <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003ccc:	69ba      	ldr	r2, [r7, #24]
 8003cce:	23f0      	movs	r3, #240	; 0xf0
 8003cd0:	039b      	lsls	r3, r3, #14
 8003cd2:	401a      	ands	r2, r3
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cd8:	429a      	cmp	r2, r3
 8003cda:	d107      	bne.n	8003cec <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8003cdc:	69ba      	ldr	r2, [r7, #24]
 8003cde:	23c0      	movs	r3, #192	; 0xc0
 8003ce0:	041b      	lsls	r3, r3, #16
 8003ce2:	401a      	ands	r2, r3
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003ce8:	429a      	cmp	r2, r3
 8003cea:	d001      	beq.n	8003cf0 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 8003cec:	2301      	movs	r3, #1
 8003cee:	e000      	b.n	8003cf2 <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 8003cf0:	2300      	movs	r3, #0
}
 8003cf2:	0018      	movs	r0, r3
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	b00a      	add	sp, #40	; 0x28
 8003cf8:	bdb0      	pop	{r4, r5, r7, pc}
 8003cfa:	46c0      	nop			; (mov r8, r8)
 8003cfc:	40021000 	.word	0x40021000
 8003d00:	ff02ffff 	.word	0xff02ffff
 8003d04:	feffffff 	.word	0xfeffffff

08003d08 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d08:	b5b0      	push	{r4, r5, r7, lr}
 8003d0a:	b084      	sub	sp, #16
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
 8003d10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d101      	bne.n	8003d1c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d18:	2301      	movs	r3, #1
 8003d1a:	e128      	b.n	8003f6e <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003d1c:	4b96      	ldr	r3, [pc, #600]	; (8003f78 <HAL_RCC_ClockConfig+0x270>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	2201      	movs	r2, #1
 8003d22:	4013      	ands	r3, r2
 8003d24:	683a      	ldr	r2, [r7, #0]
 8003d26:	429a      	cmp	r2, r3
 8003d28:	d91e      	bls.n	8003d68 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d2a:	4b93      	ldr	r3, [pc, #588]	; (8003f78 <HAL_RCC_ClockConfig+0x270>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	2201      	movs	r2, #1
 8003d30:	4393      	bics	r3, r2
 8003d32:	0019      	movs	r1, r3
 8003d34:	4b90      	ldr	r3, [pc, #576]	; (8003f78 <HAL_RCC_ClockConfig+0x270>)
 8003d36:	683a      	ldr	r2, [r7, #0]
 8003d38:	430a      	orrs	r2, r1
 8003d3a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003d3c:	f7ff f992 	bl	8003064 <HAL_GetTick>
 8003d40:	0003      	movs	r3, r0
 8003d42:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d44:	e009      	b.n	8003d5a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d46:	f7ff f98d 	bl	8003064 <HAL_GetTick>
 8003d4a:	0002      	movs	r2, r0
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	1ad3      	subs	r3, r2, r3
 8003d50:	4a8a      	ldr	r2, [pc, #552]	; (8003f7c <HAL_RCC_ClockConfig+0x274>)
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d901      	bls.n	8003d5a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8003d56:	2303      	movs	r3, #3
 8003d58:	e109      	b.n	8003f6e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d5a:	4b87      	ldr	r3, [pc, #540]	; (8003f78 <HAL_RCC_ClockConfig+0x270>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	2201      	movs	r2, #1
 8003d60:	4013      	ands	r3, r2
 8003d62:	683a      	ldr	r2, [r7, #0]
 8003d64:	429a      	cmp	r2, r3
 8003d66:	d1ee      	bne.n	8003d46 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	2202      	movs	r2, #2
 8003d6e:	4013      	ands	r3, r2
 8003d70:	d009      	beq.n	8003d86 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d72:	4b83      	ldr	r3, [pc, #524]	; (8003f80 <HAL_RCC_ClockConfig+0x278>)
 8003d74:	68db      	ldr	r3, [r3, #12]
 8003d76:	22f0      	movs	r2, #240	; 0xf0
 8003d78:	4393      	bics	r3, r2
 8003d7a:	0019      	movs	r1, r3
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	689a      	ldr	r2, [r3, #8]
 8003d80:	4b7f      	ldr	r3, [pc, #508]	; (8003f80 <HAL_RCC_ClockConfig+0x278>)
 8003d82:	430a      	orrs	r2, r1
 8003d84:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	2201      	movs	r2, #1
 8003d8c:	4013      	ands	r3, r2
 8003d8e:	d100      	bne.n	8003d92 <HAL_RCC_ClockConfig+0x8a>
 8003d90:	e089      	b.n	8003ea6 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	685b      	ldr	r3, [r3, #4]
 8003d96:	2b02      	cmp	r3, #2
 8003d98:	d107      	bne.n	8003daa <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003d9a:	4b79      	ldr	r3, [pc, #484]	; (8003f80 <HAL_RCC_ClockConfig+0x278>)
 8003d9c:	681a      	ldr	r2, [r3, #0]
 8003d9e:	2380      	movs	r3, #128	; 0x80
 8003da0:	029b      	lsls	r3, r3, #10
 8003da2:	4013      	ands	r3, r2
 8003da4:	d120      	bne.n	8003de8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003da6:	2301      	movs	r3, #1
 8003da8:	e0e1      	b.n	8003f6e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	685b      	ldr	r3, [r3, #4]
 8003dae:	2b03      	cmp	r3, #3
 8003db0:	d107      	bne.n	8003dc2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003db2:	4b73      	ldr	r3, [pc, #460]	; (8003f80 <HAL_RCC_ClockConfig+0x278>)
 8003db4:	681a      	ldr	r2, [r3, #0]
 8003db6:	2380      	movs	r3, #128	; 0x80
 8003db8:	049b      	lsls	r3, r3, #18
 8003dba:	4013      	ands	r3, r2
 8003dbc:	d114      	bne.n	8003de8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	e0d5      	b.n	8003f6e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	685b      	ldr	r3, [r3, #4]
 8003dc6:	2b01      	cmp	r3, #1
 8003dc8:	d106      	bne.n	8003dd8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003dca:	4b6d      	ldr	r3, [pc, #436]	; (8003f80 <HAL_RCC_ClockConfig+0x278>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	2204      	movs	r2, #4
 8003dd0:	4013      	ands	r3, r2
 8003dd2:	d109      	bne.n	8003de8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003dd4:	2301      	movs	r3, #1
 8003dd6:	e0ca      	b.n	8003f6e <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003dd8:	4b69      	ldr	r3, [pc, #420]	; (8003f80 <HAL_RCC_ClockConfig+0x278>)
 8003dda:	681a      	ldr	r2, [r3, #0]
 8003ddc:	2380      	movs	r3, #128	; 0x80
 8003dde:	009b      	lsls	r3, r3, #2
 8003de0:	4013      	ands	r3, r2
 8003de2:	d101      	bne.n	8003de8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003de4:	2301      	movs	r3, #1
 8003de6:	e0c2      	b.n	8003f6e <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003de8:	4b65      	ldr	r3, [pc, #404]	; (8003f80 <HAL_RCC_ClockConfig+0x278>)
 8003dea:	68db      	ldr	r3, [r3, #12]
 8003dec:	2203      	movs	r2, #3
 8003dee:	4393      	bics	r3, r2
 8003df0:	0019      	movs	r1, r3
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	685a      	ldr	r2, [r3, #4]
 8003df6:	4b62      	ldr	r3, [pc, #392]	; (8003f80 <HAL_RCC_ClockConfig+0x278>)
 8003df8:	430a      	orrs	r2, r1
 8003dfa:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003dfc:	f7ff f932 	bl	8003064 <HAL_GetTick>
 8003e00:	0003      	movs	r3, r0
 8003e02:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	685b      	ldr	r3, [r3, #4]
 8003e08:	2b02      	cmp	r3, #2
 8003e0a:	d111      	bne.n	8003e30 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003e0c:	e009      	b.n	8003e22 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e0e:	f7ff f929 	bl	8003064 <HAL_GetTick>
 8003e12:	0002      	movs	r2, r0
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	1ad3      	subs	r3, r2, r3
 8003e18:	4a58      	ldr	r2, [pc, #352]	; (8003f7c <HAL_RCC_ClockConfig+0x274>)
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d901      	bls.n	8003e22 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8003e1e:	2303      	movs	r3, #3
 8003e20:	e0a5      	b.n	8003f6e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003e22:	4b57      	ldr	r3, [pc, #348]	; (8003f80 <HAL_RCC_ClockConfig+0x278>)
 8003e24:	68db      	ldr	r3, [r3, #12]
 8003e26:	220c      	movs	r2, #12
 8003e28:	4013      	ands	r3, r2
 8003e2a:	2b08      	cmp	r3, #8
 8003e2c:	d1ef      	bne.n	8003e0e <HAL_RCC_ClockConfig+0x106>
 8003e2e:	e03a      	b.n	8003ea6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	685b      	ldr	r3, [r3, #4]
 8003e34:	2b03      	cmp	r3, #3
 8003e36:	d111      	bne.n	8003e5c <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003e38:	e009      	b.n	8003e4e <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e3a:	f7ff f913 	bl	8003064 <HAL_GetTick>
 8003e3e:	0002      	movs	r2, r0
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	1ad3      	subs	r3, r2, r3
 8003e44:	4a4d      	ldr	r2, [pc, #308]	; (8003f7c <HAL_RCC_ClockConfig+0x274>)
 8003e46:	4293      	cmp	r3, r2
 8003e48:	d901      	bls.n	8003e4e <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8003e4a:	2303      	movs	r3, #3
 8003e4c:	e08f      	b.n	8003f6e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003e4e:	4b4c      	ldr	r3, [pc, #304]	; (8003f80 <HAL_RCC_ClockConfig+0x278>)
 8003e50:	68db      	ldr	r3, [r3, #12]
 8003e52:	220c      	movs	r2, #12
 8003e54:	4013      	ands	r3, r2
 8003e56:	2b0c      	cmp	r3, #12
 8003e58:	d1ef      	bne.n	8003e3a <HAL_RCC_ClockConfig+0x132>
 8003e5a:	e024      	b.n	8003ea6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	685b      	ldr	r3, [r3, #4]
 8003e60:	2b01      	cmp	r3, #1
 8003e62:	d11b      	bne.n	8003e9c <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003e64:	e009      	b.n	8003e7a <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e66:	f7ff f8fd 	bl	8003064 <HAL_GetTick>
 8003e6a:	0002      	movs	r2, r0
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	1ad3      	subs	r3, r2, r3
 8003e70:	4a42      	ldr	r2, [pc, #264]	; (8003f7c <HAL_RCC_ClockConfig+0x274>)
 8003e72:	4293      	cmp	r3, r2
 8003e74:	d901      	bls.n	8003e7a <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8003e76:	2303      	movs	r3, #3
 8003e78:	e079      	b.n	8003f6e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003e7a:	4b41      	ldr	r3, [pc, #260]	; (8003f80 <HAL_RCC_ClockConfig+0x278>)
 8003e7c:	68db      	ldr	r3, [r3, #12]
 8003e7e:	220c      	movs	r2, #12
 8003e80:	4013      	ands	r3, r2
 8003e82:	2b04      	cmp	r3, #4
 8003e84:	d1ef      	bne.n	8003e66 <HAL_RCC_ClockConfig+0x15e>
 8003e86:	e00e      	b.n	8003ea6 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e88:	f7ff f8ec 	bl	8003064 <HAL_GetTick>
 8003e8c:	0002      	movs	r2, r0
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	1ad3      	subs	r3, r2, r3
 8003e92:	4a3a      	ldr	r2, [pc, #232]	; (8003f7c <HAL_RCC_ClockConfig+0x274>)
 8003e94:	4293      	cmp	r3, r2
 8003e96:	d901      	bls.n	8003e9c <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8003e98:	2303      	movs	r3, #3
 8003e9a:	e068      	b.n	8003f6e <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8003e9c:	4b38      	ldr	r3, [pc, #224]	; (8003f80 <HAL_RCC_ClockConfig+0x278>)
 8003e9e:	68db      	ldr	r3, [r3, #12]
 8003ea0:	220c      	movs	r2, #12
 8003ea2:	4013      	ands	r3, r2
 8003ea4:	d1f0      	bne.n	8003e88 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003ea6:	4b34      	ldr	r3, [pc, #208]	; (8003f78 <HAL_RCC_ClockConfig+0x270>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	2201      	movs	r2, #1
 8003eac:	4013      	ands	r3, r2
 8003eae:	683a      	ldr	r2, [r7, #0]
 8003eb0:	429a      	cmp	r2, r3
 8003eb2:	d21e      	bcs.n	8003ef2 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003eb4:	4b30      	ldr	r3, [pc, #192]	; (8003f78 <HAL_RCC_ClockConfig+0x270>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	2201      	movs	r2, #1
 8003eba:	4393      	bics	r3, r2
 8003ebc:	0019      	movs	r1, r3
 8003ebe:	4b2e      	ldr	r3, [pc, #184]	; (8003f78 <HAL_RCC_ClockConfig+0x270>)
 8003ec0:	683a      	ldr	r2, [r7, #0]
 8003ec2:	430a      	orrs	r2, r1
 8003ec4:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003ec6:	f7ff f8cd 	bl	8003064 <HAL_GetTick>
 8003eca:	0003      	movs	r3, r0
 8003ecc:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ece:	e009      	b.n	8003ee4 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ed0:	f7ff f8c8 	bl	8003064 <HAL_GetTick>
 8003ed4:	0002      	movs	r2, r0
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	1ad3      	subs	r3, r2, r3
 8003eda:	4a28      	ldr	r2, [pc, #160]	; (8003f7c <HAL_RCC_ClockConfig+0x274>)
 8003edc:	4293      	cmp	r3, r2
 8003ede:	d901      	bls.n	8003ee4 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8003ee0:	2303      	movs	r3, #3
 8003ee2:	e044      	b.n	8003f6e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ee4:	4b24      	ldr	r3, [pc, #144]	; (8003f78 <HAL_RCC_ClockConfig+0x270>)
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	2201      	movs	r2, #1
 8003eea:	4013      	ands	r3, r2
 8003eec:	683a      	ldr	r2, [r7, #0]
 8003eee:	429a      	cmp	r2, r3
 8003ef0:	d1ee      	bne.n	8003ed0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	2204      	movs	r2, #4
 8003ef8:	4013      	ands	r3, r2
 8003efa:	d009      	beq.n	8003f10 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003efc:	4b20      	ldr	r3, [pc, #128]	; (8003f80 <HAL_RCC_ClockConfig+0x278>)
 8003efe:	68db      	ldr	r3, [r3, #12]
 8003f00:	4a20      	ldr	r2, [pc, #128]	; (8003f84 <HAL_RCC_ClockConfig+0x27c>)
 8003f02:	4013      	ands	r3, r2
 8003f04:	0019      	movs	r1, r3
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	68da      	ldr	r2, [r3, #12]
 8003f0a:	4b1d      	ldr	r3, [pc, #116]	; (8003f80 <HAL_RCC_ClockConfig+0x278>)
 8003f0c:	430a      	orrs	r2, r1
 8003f0e:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	2208      	movs	r2, #8
 8003f16:	4013      	ands	r3, r2
 8003f18:	d00a      	beq.n	8003f30 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003f1a:	4b19      	ldr	r3, [pc, #100]	; (8003f80 <HAL_RCC_ClockConfig+0x278>)
 8003f1c:	68db      	ldr	r3, [r3, #12]
 8003f1e:	4a1a      	ldr	r2, [pc, #104]	; (8003f88 <HAL_RCC_ClockConfig+0x280>)
 8003f20:	4013      	ands	r3, r2
 8003f22:	0019      	movs	r1, r3
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	691b      	ldr	r3, [r3, #16]
 8003f28:	00da      	lsls	r2, r3, #3
 8003f2a:	4b15      	ldr	r3, [pc, #84]	; (8003f80 <HAL_RCC_ClockConfig+0x278>)
 8003f2c:	430a      	orrs	r2, r1
 8003f2e:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003f30:	f000 f832 	bl	8003f98 <HAL_RCC_GetSysClockFreq>
 8003f34:	0001      	movs	r1, r0
 8003f36:	4b12      	ldr	r3, [pc, #72]	; (8003f80 <HAL_RCC_ClockConfig+0x278>)
 8003f38:	68db      	ldr	r3, [r3, #12]
 8003f3a:	091b      	lsrs	r3, r3, #4
 8003f3c:	220f      	movs	r2, #15
 8003f3e:	4013      	ands	r3, r2
 8003f40:	4a12      	ldr	r2, [pc, #72]	; (8003f8c <HAL_RCC_ClockConfig+0x284>)
 8003f42:	5cd3      	ldrb	r3, [r2, r3]
 8003f44:	000a      	movs	r2, r1
 8003f46:	40da      	lsrs	r2, r3
 8003f48:	4b11      	ldr	r3, [pc, #68]	; (8003f90 <HAL_RCC_ClockConfig+0x288>)
 8003f4a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003f4c:	4b11      	ldr	r3, [pc, #68]	; (8003f94 <HAL_RCC_ClockConfig+0x28c>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	250b      	movs	r5, #11
 8003f52:	197c      	adds	r4, r7, r5
 8003f54:	0018      	movs	r0, r3
 8003f56:	f7ff f83f 	bl	8002fd8 <HAL_InitTick>
 8003f5a:	0003      	movs	r3, r0
 8003f5c:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8003f5e:	197b      	adds	r3, r7, r5
 8003f60:	781b      	ldrb	r3, [r3, #0]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d002      	beq.n	8003f6c <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8003f66:	197b      	adds	r3, r7, r5
 8003f68:	781b      	ldrb	r3, [r3, #0]
 8003f6a:	e000      	b.n	8003f6e <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8003f6c:	2300      	movs	r3, #0
}
 8003f6e:	0018      	movs	r0, r3
 8003f70:	46bd      	mov	sp, r7
 8003f72:	b004      	add	sp, #16
 8003f74:	bdb0      	pop	{r4, r5, r7, pc}
 8003f76:	46c0      	nop			; (mov r8, r8)
 8003f78:	40022000 	.word	0x40022000
 8003f7c:	00001388 	.word	0x00001388
 8003f80:	40021000 	.word	0x40021000
 8003f84:	fffff8ff 	.word	0xfffff8ff
 8003f88:	ffffc7ff 	.word	0xffffc7ff
 8003f8c:	08008c74 	.word	0x08008c74
 8003f90:	20000000 	.word	0x20000000
 8003f94:	20000004 	.word	0x20000004

08003f98 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f98:	b5b0      	push	{r4, r5, r7, lr}
 8003f9a:	b08e      	sub	sp, #56	; 0x38
 8003f9c:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8003f9e:	4b4c      	ldr	r3, [pc, #304]	; (80040d0 <HAL_RCC_GetSysClockFreq+0x138>)
 8003fa0:	68db      	ldr	r3, [r3, #12]
 8003fa2:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003fa4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003fa6:	230c      	movs	r3, #12
 8003fa8:	4013      	ands	r3, r2
 8003faa:	2b0c      	cmp	r3, #12
 8003fac:	d014      	beq.n	8003fd8 <HAL_RCC_GetSysClockFreq+0x40>
 8003fae:	d900      	bls.n	8003fb2 <HAL_RCC_GetSysClockFreq+0x1a>
 8003fb0:	e07b      	b.n	80040aa <HAL_RCC_GetSysClockFreq+0x112>
 8003fb2:	2b04      	cmp	r3, #4
 8003fb4:	d002      	beq.n	8003fbc <HAL_RCC_GetSysClockFreq+0x24>
 8003fb6:	2b08      	cmp	r3, #8
 8003fb8:	d00b      	beq.n	8003fd2 <HAL_RCC_GetSysClockFreq+0x3a>
 8003fba:	e076      	b.n	80040aa <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003fbc:	4b44      	ldr	r3, [pc, #272]	; (80040d0 <HAL_RCC_GetSysClockFreq+0x138>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	2210      	movs	r2, #16
 8003fc2:	4013      	ands	r3, r2
 8003fc4:	d002      	beq.n	8003fcc <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8003fc6:	4b43      	ldr	r3, [pc, #268]	; (80040d4 <HAL_RCC_GetSysClockFreq+0x13c>)
 8003fc8:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8003fca:	e07c      	b.n	80040c6 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8003fcc:	4b42      	ldr	r3, [pc, #264]	; (80040d8 <HAL_RCC_GetSysClockFreq+0x140>)
 8003fce:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003fd0:	e079      	b.n	80040c6 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003fd2:	4b42      	ldr	r3, [pc, #264]	; (80040dc <HAL_RCC_GetSysClockFreq+0x144>)
 8003fd4:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003fd6:	e076      	b.n	80040c6 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003fd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fda:	0c9a      	lsrs	r2, r3, #18
 8003fdc:	230f      	movs	r3, #15
 8003fde:	401a      	ands	r2, r3
 8003fe0:	4b3f      	ldr	r3, [pc, #252]	; (80040e0 <HAL_RCC_GetSysClockFreq+0x148>)
 8003fe2:	5c9b      	ldrb	r3, [r3, r2]
 8003fe4:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8003fe6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fe8:	0d9a      	lsrs	r2, r3, #22
 8003fea:	2303      	movs	r3, #3
 8003fec:	4013      	ands	r3, r2
 8003fee:	3301      	adds	r3, #1
 8003ff0:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003ff2:	4b37      	ldr	r3, [pc, #220]	; (80040d0 <HAL_RCC_GetSysClockFreq+0x138>)
 8003ff4:	68da      	ldr	r2, [r3, #12]
 8003ff6:	2380      	movs	r3, #128	; 0x80
 8003ff8:	025b      	lsls	r3, r3, #9
 8003ffa:	4013      	ands	r3, r2
 8003ffc:	d01a      	beq.n	8004034 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8003ffe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004000:	61bb      	str	r3, [r7, #24]
 8004002:	2300      	movs	r3, #0
 8004004:	61fb      	str	r3, [r7, #28]
 8004006:	4a35      	ldr	r2, [pc, #212]	; (80040dc <HAL_RCC_GetSysClockFreq+0x144>)
 8004008:	2300      	movs	r3, #0
 800400a:	69b8      	ldr	r0, [r7, #24]
 800400c:	69f9      	ldr	r1, [r7, #28]
 800400e:	f7fc fa6b 	bl	80004e8 <__aeabi_lmul>
 8004012:	0002      	movs	r2, r0
 8004014:	000b      	movs	r3, r1
 8004016:	0010      	movs	r0, r2
 8004018:	0019      	movs	r1, r3
 800401a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800401c:	613b      	str	r3, [r7, #16]
 800401e:	2300      	movs	r3, #0
 8004020:	617b      	str	r3, [r7, #20]
 8004022:	693a      	ldr	r2, [r7, #16]
 8004024:	697b      	ldr	r3, [r7, #20]
 8004026:	f7fc fa3f 	bl	80004a8 <__aeabi_uldivmod>
 800402a:	0002      	movs	r2, r0
 800402c:	000b      	movs	r3, r1
 800402e:	0013      	movs	r3, r2
 8004030:	637b      	str	r3, [r7, #52]	; 0x34
 8004032:	e037      	b.n	80040a4 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8004034:	4b26      	ldr	r3, [pc, #152]	; (80040d0 <HAL_RCC_GetSysClockFreq+0x138>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	2210      	movs	r2, #16
 800403a:	4013      	ands	r3, r2
 800403c:	d01a      	beq.n	8004074 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 800403e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004040:	60bb      	str	r3, [r7, #8]
 8004042:	2300      	movs	r3, #0
 8004044:	60fb      	str	r3, [r7, #12]
 8004046:	4a23      	ldr	r2, [pc, #140]	; (80040d4 <HAL_RCC_GetSysClockFreq+0x13c>)
 8004048:	2300      	movs	r3, #0
 800404a:	68b8      	ldr	r0, [r7, #8]
 800404c:	68f9      	ldr	r1, [r7, #12]
 800404e:	f7fc fa4b 	bl	80004e8 <__aeabi_lmul>
 8004052:	0002      	movs	r2, r0
 8004054:	000b      	movs	r3, r1
 8004056:	0010      	movs	r0, r2
 8004058:	0019      	movs	r1, r3
 800405a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800405c:	603b      	str	r3, [r7, #0]
 800405e:	2300      	movs	r3, #0
 8004060:	607b      	str	r3, [r7, #4]
 8004062:	683a      	ldr	r2, [r7, #0]
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	f7fc fa1f 	bl	80004a8 <__aeabi_uldivmod>
 800406a:	0002      	movs	r2, r0
 800406c:	000b      	movs	r3, r1
 800406e:	0013      	movs	r3, r2
 8004070:	637b      	str	r3, [r7, #52]	; 0x34
 8004072:	e017      	b.n	80040a4 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8004074:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004076:	0018      	movs	r0, r3
 8004078:	2300      	movs	r3, #0
 800407a:	0019      	movs	r1, r3
 800407c:	4a16      	ldr	r2, [pc, #88]	; (80040d8 <HAL_RCC_GetSysClockFreq+0x140>)
 800407e:	2300      	movs	r3, #0
 8004080:	f7fc fa32 	bl	80004e8 <__aeabi_lmul>
 8004084:	0002      	movs	r2, r0
 8004086:	000b      	movs	r3, r1
 8004088:	0010      	movs	r0, r2
 800408a:	0019      	movs	r1, r3
 800408c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800408e:	001c      	movs	r4, r3
 8004090:	2300      	movs	r3, #0
 8004092:	001d      	movs	r5, r3
 8004094:	0022      	movs	r2, r4
 8004096:	002b      	movs	r3, r5
 8004098:	f7fc fa06 	bl	80004a8 <__aeabi_uldivmod>
 800409c:	0002      	movs	r2, r0
 800409e:	000b      	movs	r3, r1
 80040a0:	0013      	movs	r3, r2
 80040a2:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 80040a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80040a6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80040a8:	e00d      	b.n	80040c6 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80040aa:	4b09      	ldr	r3, [pc, #36]	; (80040d0 <HAL_RCC_GetSysClockFreq+0x138>)
 80040ac:	685b      	ldr	r3, [r3, #4]
 80040ae:	0b5b      	lsrs	r3, r3, #13
 80040b0:	2207      	movs	r2, #7
 80040b2:	4013      	ands	r3, r2
 80040b4:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80040b6:	6a3b      	ldr	r3, [r7, #32]
 80040b8:	3301      	adds	r3, #1
 80040ba:	2280      	movs	r2, #128	; 0x80
 80040bc:	0212      	lsls	r2, r2, #8
 80040be:	409a      	lsls	r2, r3
 80040c0:	0013      	movs	r3, r2
 80040c2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80040c4:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80040c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80040c8:	0018      	movs	r0, r3
 80040ca:	46bd      	mov	sp, r7
 80040cc:	b00e      	add	sp, #56	; 0x38
 80040ce:	bdb0      	pop	{r4, r5, r7, pc}
 80040d0:	40021000 	.word	0x40021000
 80040d4:	003d0900 	.word	0x003d0900
 80040d8:	00f42400 	.word	0x00f42400
 80040dc:	007a1200 	.word	0x007a1200
 80040e0:	08008c8c 	.word	0x08008c8c

080040e4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80040e4:	b580      	push	{r7, lr}
 80040e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80040e8:	4b02      	ldr	r3, [pc, #8]	; (80040f4 <HAL_RCC_GetHCLKFreq+0x10>)
 80040ea:	681b      	ldr	r3, [r3, #0]
}
 80040ec:	0018      	movs	r0, r3
 80040ee:	46bd      	mov	sp, r7
 80040f0:	bd80      	pop	{r7, pc}
 80040f2:	46c0      	nop			; (mov r8, r8)
 80040f4:	20000000 	.word	0x20000000

080040f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80040fc:	f7ff fff2 	bl	80040e4 <HAL_RCC_GetHCLKFreq>
 8004100:	0001      	movs	r1, r0
 8004102:	4b06      	ldr	r3, [pc, #24]	; (800411c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004104:	68db      	ldr	r3, [r3, #12]
 8004106:	0a1b      	lsrs	r3, r3, #8
 8004108:	2207      	movs	r2, #7
 800410a:	4013      	ands	r3, r2
 800410c:	4a04      	ldr	r2, [pc, #16]	; (8004120 <HAL_RCC_GetPCLK1Freq+0x28>)
 800410e:	5cd3      	ldrb	r3, [r2, r3]
 8004110:	40d9      	lsrs	r1, r3
 8004112:	000b      	movs	r3, r1
}
 8004114:	0018      	movs	r0, r3
 8004116:	46bd      	mov	sp, r7
 8004118:	bd80      	pop	{r7, pc}
 800411a:	46c0      	nop			; (mov r8, r8)
 800411c:	40021000 	.word	0x40021000
 8004120:	08008c84 	.word	0x08008c84

08004124 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004128:	f7ff ffdc 	bl	80040e4 <HAL_RCC_GetHCLKFreq>
 800412c:	0001      	movs	r1, r0
 800412e:	4b06      	ldr	r3, [pc, #24]	; (8004148 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004130:	68db      	ldr	r3, [r3, #12]
 8004132:	0adb      	lsrs	r3, r3, #11
 8004134:	2207      	movs	r2, #7
 8004136:	4013      	ands	r3, r2
 8004138:	4a04      	ldr	r2, [pc, #16]	; (800414c <HAL_RCC_GetPCLK2Freq+0x28>)
 800413a:	5cd3      	ldrb	r3, [r2, r3]
 800413c:	40d9      	lsrs	r1, r3
 800413e:	000b      	movs	r3, r1
}
 8004140:	0018      	movs	r0, r3
 8004142:	46bd      	mov	sp, r7
 8004144:	bd80      	pop	{r7, pc}
 8004146:	46c0      	nop			; (mov r8, r8)
 8004148:	40021000 	.word	0x40021000
 800414c:	08008c84 	.word	0x08008c84

08004150 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	b086      	sub	sp, #24
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8004158:	2317      	movs	r3, #23
 800415a:	18fb      	adds	r3, r7, r3
 800415c:	2200      	movs	r2, #0
 800415e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	2220      	movs	r2, #32
 8004166:	4013      	ands	r3, r2
 8004168:	d106      	bne.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681a      	ldr	r2, [r3, #0]
 800416e:	2380      	movs	r3, #128	; 0x80
 8004170:	011b      	lsls	r3, r3, #4
 8004172:	4013      	ands	r3, r2
 8004174:	d100      	bne.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0x28>
 8004176:	e0d9      	b.n	800432c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004178:	4ba4      	ldr	r3, [pc, #656]	; (800440c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800417a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800417c:	2380      	movs	r3, #128	; 0x80
 800417e:	055b      	lsls	r3, r3, #21
 8004180:	4013      	ands	r3, r2
 8004182:	d10a      	bne.n	800419a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004184:	4ba1      	ldr	r3, [pc, #644]	; (800440c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004186:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004188:	4ba0      	ldr	r3, [pc, #640]	; (800440c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800418a:	2180      	movs	r1, #128	; 0x80
 800418c:	0549      	lsls	r1, r1, #21
 800418e:	430a      	orrs	r2, r1
 8004190:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8004192:	2317      	movs	r3, #23
 8004194:	18fb      	adds	r3, r7, r3
 8004196:	2201      	movs	r2, #1
 8004198:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800419a:	4b9d      	ldr	r3, [pc, #628]	; (8004410 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 800419c:	681a      	ldr	r2, [r3, #0]
 800419e:	2380      	movs	r3, #128	; 0x80
 80041a0:	005b      	lsls	r3, r3, #1
 80041a2:	4013      	ands	r3, r2
 80041a4:	d11a      	bne.n	80041dc <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80041a6:	4b9a      	ldr	r3, [pc, #616]	; (8004410 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 80041a8:	681a      	ldr	r2, [r3, #0]
 80041aa:	4b99      	ldr	r3, [pc, #612]	; (8004410 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 80041ac:	2180      	movs	r1, #128	; 0x80
 80041ae:	0049      	lsls	r1, r1, #1
 80041b0:	430a      	orrs	r2, r1
 80041b2:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80041b4:	f7fe ff56 	bl	8003064 <HAL_GetTick>
 80041b8:	0003      	movs	r3, r0
 80041ba:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041bc:	e008      	b.n	80041d0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041be:	f7fe ff51 	bl	8003064 <HAL_GetTick>
 80041c2:	0002      	movs	r2, r0
 80041c4:	693b      	ldr	r3, [r7, #16]
 80041c6:	1ad3      	subs	r3, r2, r3
 80041c8:	2b64      	cmp	r3, #100	; 0x64
 80041ca:	d901      	bls.n	80041d0 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80041cc:	2303      	movs	r3, #3
 80041ce:	e118      	b.n	8004402 <HAL_RCCEx_PeriphCLKConfig+0x2b2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041d0:	4b8f      	ldr	r3, [pc, #572]	; (8004410 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 80041d2:	681a      	ldr	r2, [r3, #0]
 80041d4:	2380      	movs	r3, #128	; 0x80
 80041d6:	005b      	lsls	r3, r3, #1
 80041d8:	4013      	ands	r3, r2
 80041da:	d0f0      	beq.n	80041be <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80041dc:	4b8b      	ldr	r3, [pc, #556]	; (800440c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80041de:	681a      	ldr	r2, [r3, #0]
 80041e0:	23c0      	movs	r3, #192	; 0xc0
 80041e2:	039b      	lsls	r3, r3, #14
 80041e4:	4013      	ands	r3, r2
 80041e6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	685a      	ldr	r2, [r3, #4]
 80041ec:	23c0      	movs	r3, #192	; 0xc0
 80041ee:	039b      	lsls	r3, r3, #14
 80041f0:	4013      	ands	r3, r2
 80041f2:	68fa      	ldr	r2, [r7, #12]
 80041f4:	429a      	cmp	r2, r3
 80041f6:	d107      	bne.n	8004208 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	689a      	ldr	r2, [r3, #8]
 80041fc:	23c0      	movs	r3, #192	; 0xc0
 80041fe:	039b      	lsls	r3, r3, #14
 8004200:	4013      	ands	r3, r2
 8004202:	68fa      	ldr	r2, [r7, #12]
 8004204:	429a      	cmp	r2, r3
 8004206:	d013      	beq.n	8004230 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	685a      	ldr	r2, [r3, #4]
 800420c:	23c0      	movs	r3, #192	; 0xc0
 800420e:	029b      	lsls	r3, r3, #10
 8004210:	401a      	ands	r2, r3
 8004212:	23c0      	movs	r3, #192	; 0xc0
 8004214:	029b      	lsls	r3, r3, #10
 8004216:	429a      	cmp	r2, r3
 8004218:	d10a      	bne.n	8004230 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800421a:	4b7c      	ldr	r3, [pc, #496]	; (800440c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800421c:	681a      	ldr	r2, [r3, #0]
 800421e:	2380      	movs	r3, #128	; 0x80
 8004220:	029b      	lsls	r3, r3, #10
 8004222:	401a      	ands	r2, r3
 8004224:	2380      	movs	r3, #128	; 0x80
 8004226:	029b      	lsls	r3, r3, #10
 8004228:	429a      	cmp	r2, r3
 800422a:	d101      	bne.n	8004230 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 800422c:	2301      	movs	r3, #1
 800422e:	e0e8      	b.n	8004402 <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8004230:	4b76      	ldr	r3, [pc, #472]	; (800440c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004232:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004234:	23c0      	movs	r3, #192	; 0xc0
 8004236:	029b      	lsls	r3, r3, #10
 8004238:	4013      	ands	r3, r2
 800423a:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	2b00      	cmp	r3, #0
 8004240:	d049      	beq.n	80042d6 <HAL_RCCEx_PeriphCLKConfig+0x186>
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	685a      	ldr	r2, [r3, #4]
 8004246:	23c0      	movs	r3, #192	; 0xc0
 8004248:	029b      	lsls	r3, r3, #10
 800424a:	4013      	ands	r3, r2
 800424c:	68fa      	ldr	r2, [r7, #12]
 800424e:	429a      	cmp	r2, r3
 8004250:	d004      	beq.n	800425c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	2220      	movs	r2, #32
 8004258:	4013      	ands	r3, r2
 800425a:	d10d      	bne.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	689a      	ldr	r2, [r3, #8]
 8004260:	23c0      	movs	r3, #192	; 0xc0
 8004262:	029b      	lsls	r3, r3, #10
 8004264:	4013      	ands	r3, r2
 8004266:	68fa      	ldr	r2, [r7, #12]
 8004268:	429a      	cmp	r2, r3
 800426a:	d034      	beq.n	80042d6 <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681a      	ldr	r2, [r3, #0]
 8004270:	2380      	movs	r3, #128	; 0x80
 8004272:	011b      	lsls	r3, r3, #4
 8004274:	4013      	ands	r3, r2
 8004276:	d02e      	beq.n	80042d6 <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8004278:	4b64      	ldr	r3, [pc, #400]	; (800440c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800427a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800427c:	4a65      	ldr	r2, [pc, #404]	; (8004414 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800427e:	4013      	ands	r3, r2
 8004280:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004282:	4b62      	ldr	r3, [pc, #392]	; (800440c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004284:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004286:	4b61      	ldr	r3, [pc, #388]	; (800440c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004288:	2180      	movs	r1, #128	; 0x80
 800428a:	0309      	lsls	r1, r1, #12
 800428c:	430a      	orrs	r2, r1
 800428e:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004290:	4b5e      	ldr	r3, [pc, #376]	; (800440c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004292:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004294:	4b5d      	ldr	r3, [pc, #372]	; (800440c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004296:	4960      	ldr	r1, [pc, #384]	; (8004418 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8004298:	400a      	ands	r2, r1
 800429a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 800429c:	4b5b      	ldr	r3, [pc, #364]	; (800440c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800429e:	68fa      	ldr	r2, [r7, #12]
 80042a0:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80042a2:	68fa      	ldr	r2, [r7, #12]
 80042a4:	2380      	movs	r3, #128	; 0x80
 80042a6:	005b      	lsls	r3, r3, #1
 80042a8:	4013      	ands	r3, r2
 80042aa:	d014      	beq.n	80042d6 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042ac:	f7fe feda 	bl	8003064 <HAL_GetTick>
 80042b0:	0003      	movs	r3, r0
 80042b2:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80042b4:	e009      	b.n	80042ca <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80042b6:	f7fe fed5 	bl	8003064 <HAL_GetTick>
 80042ba:	0002      	movs	r2, r0
 80042bc:	693b      	ldr	r3, [r7, #16]
 80042be:	1ad3      	subs	r3, r2, r3
 80042c0:	4a56      	ldr	r2, [pc, #344]	; (800441c <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d901      	bls.n	80042ca <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 80042c6:	2303      	movs	r3, #3
 80042c8:	e09b      	b.n	8004402 <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80042ca:	4b50      	ldr	r3, [pc, #320]	; (800440c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80042cc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80042ce:	2380      	movs	r3, #128	; 0x80
 80042d0:	009b      	lsls	r3, r3, #2
 80042d2:	4013      	ands	r3, r2
 80042d4:	d0ef      	beq.n	80042b6 <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	685a      	ldr	r2, [r3, #4]
 80042da:	23c0      	movs	r3, #192	; 0xc0
 80042dc:	029b      	lsls	r3, r3, #10
 80042de:	401a      	ands	r2, r3
 80042e0:	23c0      	movs	r3, #192	; 0xc0
 80042e2:	029b      	lsls	r3, r3, #10
 80042e4:	429a      	cmp	r2, r3
 80042e6:	d10c      	bne.n	8004302 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 80042e8:	4b48      	ldr	r3, [pc, #288]	; (800440c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	4a4c      	ldr	r2, [pc, #304]	; (8004420 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 80042ee:	4013      	ands	r3, r2
 80042f0:	0019      	movs	r1, r3
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	685a      	ldr	r2, [r3, #4]
 80042f6:	23c0      	movs	r3, #192	; 0xc0
 80042f8:	039b      	lsls	r3, r3, #14
 80042fa:	401a      	ands	r2, r3
 80042fc:	4b43      	ldr	r3, [pc, #268]	; (800440c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80042fe:	430a      	orrs	r2, r1
 8004300:	601a      	str	r2, [r3, #0]
 8004302:	4b42      	ldr	r3, [pc, #264]	; (800440c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004304:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	685a      	ldr	r2, [r3, #4]
 800430a:	23c0      	movs	r3, #192	; 0xc0
 800430c:	029b      	lsls	r3, r3, #10
 800430e:	401a      	ands	r2, r3
 8004310:	4b3e      	ldr	r3, [pc, #248]	; (800440c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004312:	430a      	orrs	r2, r1
 8004314:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004316:	2317      	movs	r3, #23
 8004318:	18fb      	adds	r3, r7, r3
 800431a:	781b      	ldrb	r3, [r3, #0]
 800431c:	2b01      	cmp	r3, #1
 800431e:	d105      	bne.n	800432c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004320:	4b3a      	ldr	r3, [pc, #232]	; (800440c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004322:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004324:	4b39      	ldr	r3, [pc, #228]	; (800440c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004326:	493f      	ldr	r1, [pc, #252]	; (8004424 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004328:	400a      	ands	r2, r1
 800432a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	2201      	movs	r2, #1
 8004332:	4013      	ands	r3, r2
 8004334:	d009      	beq.n	800434a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004336:	4b35      	ldr	r3, [pc, #212]	; (800440c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004338:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800433a:	2203      	movs	r2, #3
 800433c:	4393      	bics	r3, r2
 800433e:	0019      	movs	r1, r3
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	68da      	ldr	r2, [r3, #12]
 8004344:	4b31      	ldr	r3, [pc, #196]	; (800440c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004346:	430a      	orrs	r2, r1
 8004348:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	2202      	movs	r2, #2
 8004350:	4013      	ands	r3, r2
 8004352:	d009      	beq.n	8004368 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004354:	4b2d      	ldr	r3, [pc, #180]	; (800440c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004356:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004358:	220c      	movs	r2, #12
 800435a:	4393      	bics	r3, r2
 800435c:	0019      	movs	r1, r3
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	691a      	ldr	r2, [r3, #16]
 8004362:	4b2a      	ldr	r3, [pc, #168]	; (800440c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004364:	430a      	orrs	r2, r1
 8004366:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	2204      	movs	r2, #4
 800436e:	4013      	ands	r3, r2
 8004370:	d009      	beq.n	8004386 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004372:	4b26      	ldr	r3, [pc, #152]	; (800440c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004374:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004376:	4a2c      	ldr	r2, [pc, #176]	; (8004428 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8004378:	4013      	ands	r3, r2
 800437a:	0019      	movs	r1, r3
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	695a      	ldr	r2, [r3, #20]
 8004380:	4b22      	ldr	r3, [pc, #136]	; (800440c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004382:	430a      	orrs	r2, r1
 8004384:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	2208      	movs	r2, #8
 800438c:	4013      	ands	r3, r2
 800438e:	d009      	beq.n	80043a4 <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004390:	4b1e      	ldr	r3, [pc, #120]	; (800440c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004392:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004394:	4a25      	ldr	r2, [pc, #148]	; (800442c <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8004396:	4013      	ands	r3, r2
 8004398:	0019      	movs	r1, r3
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	699a      	ldr	r2, [r3, #24]
 800439e:	4b1b      	ldr	r3, [pc, #108]	; (800440c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80043a0:	430a      	orrs	r2, r1
 80043a2:	64da      	str	r2, [r3, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681a      	ldr	r2, [r3, #0]
 80043a8:	2380      	movs	r3, #128	; 0x80
 80043aa:	005b      	lsls	r3, r3, #1
 80043ac:	4013      	ands	r3, r2
 80043ae:	d009      	beq.n	80043c4 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80043b0:	4b16      	ldr	r3, [pc, #88]	; (800440c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80043b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043b4:	4a17      	ldr	r2, [pc, #92]	; (8004414 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80043b6:	4013      	ands	r3, r2
 80043b8:	0019      	movs	r1, r3
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	69da      	ldr	r2, [r3, #28]
 80043be:	4b13      	ldr	r3, [pc, #76]	; (800440c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80043c0:	430a      	orrs	r2, r1
 80043c2:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	2240      	movs	r2, #64	; 0x40
 80043ca:	4013      	ands	r3, r2
 80043cc:	d009      	beq.n	80043e2 <HAL_RCCEx_PeriphCLKConfig+0x292>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80043ce:	4b0f      	ldr	r3, [pc, #60]	; (800440c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80043d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043d2:	4a17      	ldr	r2, [pc, #92]	; (8004430 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80043d4:	4013      	ands	r3, r2
 80043d6:	0019      	movs	r1, r3
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80043dc:	4b0b      	ldr	r3, [pc, #44]	; (800440c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80043de:	430a      	orrs	r2, r1
 80043e0:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	2280      	movs	r2, #128	; 0x80
 80043e8:	4013      	ands	r3, r2
 80043ea:	d009      	beq.n	8004400 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80043ec:	4b07      	ldr	r3, [pc, #28]	; (800440c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80043ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043f0:	4a10      	ldr	r2, [pc, #64]	; (8004434 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80043f2:	4013      	ands	r3, r2
 80043f4:	0019      	movs	r1, r3
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6a1a      	ldr	r2, [r3, #32]
 80043fa:	4b04      	ldr	r3, [pc, #16]	; (800440c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80043fc:	430a      	orrs	r2, r1
 80043fe:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8004400:	2300      	movs	r3, #0
}
 8004402:	0018      	movs	r0, r3
 8004404:	46bd      	mov	sp, r7
 8004406:	b006      	add	sp, #24
 8004408:	bd80      	pop	{r7, pc}
 800440a:	46c0      	nop			; (mov r8, r8)
 800440c:	40021000 	.word	0x40021000
 8004410:	40007000 	.word	0x40007000
 8004414:	fffcffff 	.word	0xfffcffff
 8004418:	fff7ffff 	.word	0xfff7ffff
 800441c:	00001388 	.word	0x00001388
 8004420:	ffcfffff 	.word	0xffcfffff
 8004424:	efffffff 	.word	0xefffffff
 8004428:	fffff3ff 	.word	0xfffff3ff
 800442c:	ffffcfff 	.word	0xffffcfff
 8004430:	fbffffff 	.word	0xfbffffff
 8004434:	fff3ffff 	.word	0xfff3ffff

08004438 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004438:	b580      	push	{r7, lr}
 800443a:	b082      	sub	sp, #8
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2b00      	cmp	r3, #0
 8004444:	d101      	bne.n	800444a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004446:	2301      	movs	r3, #1
 8004448:	e032      	b.n	80044b0 <HAL_TIM_PWM_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	2239      	movs	r2, #57	; 0x39
 800444e:	5c9b      	ldrb	r3, [r3, r2]
 8004450:	b2db      	uxtb	r3, r3
 8004452:	2b00      	cmp	r3, #0
 8004454:	d107      	bne.n	8004466 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2238      	movs	r2, #56	; 0x38
 800445a:	2100      	movs	r1, #0
 800445c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	0018      	movs	r0, r3
 8004462:	f7fe fc7b 	bl	8002d5c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2239      	movs	r2, #57	; 0x39
 800446a:	2102      	movs	r1, #2
 800446c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681a      	ldr	r2, [r3, #0]
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	3304      	adds	r3, #4
 8004476:	0019      	movs	r1, r3
 8004478:	0010      	movs	r0, r2
 800447a:	f000 fb15 	bl	8004aa8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	223e      	movs	r2, #62	; 0x3e
 8004482:	2101      	movs	r1, #1
 8004484:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	223a      	movs	r2, #58	; 0x3a
 800448a:	2101      	movs	r1, #1
 800448c:	5499      	strb	r1, [r3, r2]
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	223b      	movs	r2, #59	; 0x3b
 8004492:	2101      	movs	r1, #1
 8004494:	5499      	strb	r1, [r3, r2]
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	223c      	movs	r2, #60	; 0x3c
 800449a:	2101      	movs	r1, #1
 800449c:	5499      	strb	r1, [r3, r2]
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	223d      	movs	r2, #61	; 0x3d
 80044a2:	2101      	movs	r1, #1
 80044a4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	2239      	movs	r2, #57	; 0x39
 80044aa:	2101      	movs	r1, #1
 80044ac:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80044ae:	2300      	movs	r3, #0
}
 80044b0:	0018      	movs	r0, r3
 80044b2:	46bd      	mov	sp, r7
 80044b4:	b002      	add	sp, #8
 80044b6:	bd80      	pop	{r7, pc}

080044b8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b084      	sub	sp, #16
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
 80044c0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d108      	bne.n	80044da <HAL_TIM_PWM_Start+0x22>
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	223a      	movs	r2, #58	; 0x3a
 80044cc:	5c9b      	ldrb	r3, [r3, r2]
 80044ce:	b2db      	uxtb	r3, r3
 80044d0:	3b01      	subs	r3, #1
 80044d2:	1e5a      	subs	r2, r3, #1
 80044d4:	4193      	sbcs	r3, r2
 80044d6:	b2db      	uxtb	r3, r3
 80044d8:	e01f      	b.n	800451a <HAL_TIM_PWM_Start+0x62>
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	2b04      	cmp	r3, #4
 80044de:	d108      	bne.n	80044f2 <HAL_TIM_PWM_Start+0x3a>
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	223b      	movs	r2, #59	; 0x3b
 80044e4:	5c9b      	ldrb	r3, [r3, r2]
 80044e6:	b2db      	uxtb	r3, r3
 80044e8:	3b01      	subs	r3, #1
 80044ea:	1e5a      	subs	r2, r3, #1
 80044ec:	4193      	sbcs	r3, r2
 80044ee:	b2db      	uxtb	r3, r3
 80044f0:	e013      	b.n	800451a <HAL_TIM_PWM_Start+0x62>
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	2b08      	cmp	r3, #8
 80044f6:	d108      	bne.n	800450a <HAL_TIM_PWM_Start+0x52>
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	223c      	movs	r2, #60	; 0x3c
 80044fc:	5c9b      	ldrb	r3, [r3, r2]
 80044fe:	b2db      	uxtb	r3, r3
 8004500:	3b01      	subs	r3, #1
 8004502:	1e5a      	subs	r2, r3, #1
 8004504:	4193      	sbcs	r3, r2
 8004506:	b2db      	uxtb	r3, r3
 8004508:	e007      	b.n	800451a <HAL_TIM_PWM_Start+0x62>
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	223d      	movs	r2, #61	; 0x3d
 800450e:	5c9b      	ldrb	r3, [r3, r2]
 8004510:	b2db      	uxtb	r3, r3
 8004512:	3b01      	subs	r3, #1
 8004514:	1e5a      	subs	r2, r3, #1
 8004516:	4193      	sbcs	r3, r2
 8004518:	b2db      	uxtb	r3, r3
 800451a:	2b00      	cmp	r3, #0
 800451c:	d001      	beq.n	8004522 <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 800451e:	2301      	movs	r3, #1
 8004520:	e052      	b.n	80045c8 <HAL_TIM_PWM_Start+0x110>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004522:	683b      	ldr	r3, [r7, #0]
 8004524:	2b00      	cmp	r3, #0
 8004526:	d104      	bne.n	8004532 <HAL_TIM_PWM_Start+0x7a>
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	223a      	movs	r2, #58	; 0x3a
 800452c:	2102      	movs	r1, #2
 800452e:	5499      	strb	r1, [r3, r2]
 8004530:	e013      	b.n	800455a <HAL_TIM_PWM_Start+0xa2>
 8004532:	683b      	ldr	r3, [r7, #0]
 8004534:	2b04      	cmp	r3, #4
 8004536:	d104      	bne.n	8004542 <HAL_TIM_PWM_Start+0x8a>
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	223b      	movs	r2, #59	; 0x3b
 800453c:	2102      	movs	r1, #2
 800453e:	5499      	strb	r1, [r3, r2]
 8004540:	e00b      	b.n	800455a <HAL_TIM_PWM_Start+0xa2>
 8004542:	683b      	ldr	r3, [r7, #0]
 8004544:	2b08      	cmp	r3, #8
 8004546:	d104      	bne.n	8004552 <HAL_TIM_PWM_Start+0x9a>
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	223c      	movs	r2, #60	; 0x3c
 800454c:	2102      	movs	r1, #2
 800454e:	5499      	strb	r1, [r3, r2]
 8004550:	e003      	b.n	800455a <HAL_TIM_PWM_Start+0xa2>
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	223d      	movs	r2, #61	; 0x3d
 8004556:	2102      	movs	r1, #2
 8004558:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	6839      	ldr	r1, [r7, #0]
 8004560:	2201      	movs	r2, #1
 8004562:	0018      	movs	r0, r3
 8004564:	f000 fd26 	bl	8004fb4 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681a      	ldr	r2, [r3, #0]
 800456c:	2380      	movs	r3, #128	; 0x80
 800456e:	05db      	lsls	r3, r3, #23
 8004570:	429a      	cmp	r2, r3
 8004572:	d00e      	beq.n	8004592 <HAL_TIM_PWM_Start+0xda>
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	4a15      	ldr	r2, [pc, #84]	; (80045d0 <HAL_TIM_PWM_Start+0x118>)
 800457a:	4293      	cmp	r3, r2
 800457c:	d009      	beq.n	8004592 <HAL_TIM_PWM_Start+0xda>
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	4a14      	ldr	r2, [pc, #80]	; (80045d4 <HAL_TIM_PWM_Start+0x11c>)
 8004584:	4293      	cmp	r3, r2
 8004586:	d004      	beq.n	8004592 <HAL_TIM_PWM_Start+0xda>
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	4a12      	ldr	r2, [pc, #72]	; (80045d8 <HAL_TIM_PWM_Start+0x120>)
 800458e:	4293      	cmp	r3, r2
 8004590:	d111      	bne.n	80045b6 <HAL_TIM_PWM_Start+0xfe>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	689b      	ldr	r3, [r3, #8]
 8004598:	2207      	movs	r2, #7
 800459a:	4013      	ands	r3, r2
 800459c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	2b06      	cmp	r3, #6
 80045a2:	d010      	beq.n	80045c6 <HAL_TIM_PWM_Start+0x10e>
    {
      __HAL_TIM_ENABLE(htim);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	681a      	ldr	r2, [r3, #0]
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	2101      	movs	r1, #1
 80045b0:	430a      	orrs	r2, r1
 80045b2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045b4:	e007      	b.n	80045c6 <HAL_TIM_PWM_Start+0x10e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	681a      	ldr	r2, [r3, #0]
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	2101      	movs	r1, #1
 80045c2:	430a      	orrs	r2, r1
 80045c4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80045c6:	2300      	movs	r3, #0
}
 80045c8:	0018      	movs	r0, r3
 80045ca:	46bd      	mov	sp, r7
 80045cc:	b004      	add	sp, #16
 80045ce:	bd80      	pop	{r7, pc}
 80045d0:	40000400 	.word	0x40000400
 80045d4:	40010800 	.word	0x40010800
 80045d8:	40011400 	.word	0x40011400

080045dc <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80045dc:	b580      	push	{r7, lr}
 80045de:	b082      	sub	sp, #8
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d101      	bne.n	80045ee <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80045ea:	2301      	movs	r3, #1
 80045ec:	e032      	b.n	8004654 <HAL_TIM_IC_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	2239      	movs	r2, #57	; 0x39
 80045f2:	5c9b      	ldrb	r3, [r3, r2]
 80045f4:	b2db      	uxtb	r3, r3
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d107      	bne.n	800460a <HAL_TIM_IC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	2238      	movs	r2, #56	; 0x38
 80045fe:	2100      	movs	r1, #0
 8004600:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	0018      	movs	r0, r3
 8004606:	f7fe fb67 	bl	8002cd8 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	2239      	movs	r2, #57	; 0x39
 800460e:	2102      	movs	r1, #2
 8004610:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681a      	ldr	r2, [r3, #0]
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	3304      	adds	r3, #4
 800461a:	0019      	movs	r1, r3
 800461c:	0010      	movs	r0, r2
 800461e:	f000 fa43 	bl	8004aa8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	223e      	movs	r2, #62	; 0x3e
 8004626:	2101      	movs	r1, #1
 8004628:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	223a      	movs	r2, #58	; 0x3a
 800462e:	2101      	movs	r1, #1
 8004630:	5499      	strb	r1, [r3, r2]
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	223b      	movs	r2, #59	; 0x3b
 8004636:	2101      	movs	r1, #1
 8004638:	5499      	strb	r1, [r3, r2]
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	223c      	movs	r2, #60	; 0x3c
 800463e:	2101      	movs	r1, #1
 8004640:	5499      	strb	r1, [r3, r2]
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	223d      	movs	r2, #61	; 0x3d
 8004646:	2101      	movs	r1, #1
 8004648:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2239      	movs	r2, #57	; 0x39
 800464e:	2101      	movs	r1, #1
 8004650:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004652:	2300      	movs	r3, #0
}
 8004654:	0018      	movs	r0, r3
 8004656:	46bd      	mov	sp, r7
 8004658:	b002      	add	sp, #8
 800465a:	bd80      	pop	{r7, pc}

0800465c <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b084      	sub	sp, #16
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
 8004664:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8004666:	683b      	ldr	r3, [r7, #0]
 8004668:	2b00      	cmp	r3, #0
 800466a:	d104      	bne.n	8004676 <HAL_TIM_IC_Start+0x1a>
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	223a      	movs	r2, #58	; 0x3a
 8004670:	5c9b      	ldrb	r3, [r3, r2]
 8004672:	b2db      	uxtb	r3, r3
 8004674:	e013      	b.n	800469e <HAL_TIM_IC_Start+0x42>
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	2b04      	cmp	r3, #4
 800467a:	d104      	bne.n	8004686 <HAL_TIM_IC_Start+0x2a>
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	223b      	movs	r2, #59	; 0x3b
 8004680:	5c9b      	ldrb	r3, [r3, r2]
 8004682:	b2db      	uxtb	r3, r3
 8004684:	e00b      	b.n	800469e <HAL_TIM_IC_Start+0x42>
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	2b08      	cmp	r3, #8
 800468a:	d104      	bne.n	8004696 <HAL_TIM_IC_Start+0x3a>
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	223c      	movs	r2, #60	; 0x3c
 8004690:	5c9b      	ldrb	r3, [r3, r2]
 8004692:	b2db      	uxtb	r3, r3
 8004694:	e003      	b.n	800469e <HAL_TIM_IC_Start+0x42>
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	223d      	movs	r2, #61	; 0x3d
 800469a:	5c9b      	ldrb	r3, [r3, r2]
 800469c:	b2db      	uxtb	r3, r3
 800469e:	210f      	movs	r1, #15
 80046a0:	187a      	adds	r2, r7, r1
 80046a2:	7013      	strb	r3, [r2, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80046a4:	187b      	adds	r3, r7, r1
 80046a6:	781b      	ldrb	r3, [r3, #0]
 80046a8:	2b01      	cmp	r3, #1
 80046aa:	d001      	beq.n	80046b0 <HAL_TIM_IC_Start+0x54>
  {
    return HAL_ERROR;
 80046ac:	2301      	movs	r3, #1
 80046ae:	e052      	b.n	8004756 <HAL_TIM_IC_Start+0xfa>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d104      	bne.n	80046c0 <HAL_TIM_IC_Start+0x64>
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	223a      	movs	r2, #58	; 0x3a
 80046ba:	2102      	movs	r1, #2
 80046bc:	5499      	strb	r1, [r3, r2]
 80046be:	e013      	b.n	80046e8 <HAL_TIM_IC_Start+0x8c>
 80046c0:	683b      	ldr	r3, [r7, #0]
 80046c2:	2b04      	cmp	r3, #4
 80046c4:	d104      	bne.n	80046d0 <HAL_TIM_IC_Start+0x74>
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	223b      	movs	r2, #59	; 0x3b
 80046ca:	2102      	movs	r1, #2
 80046cc:	5499      	strb	r1, [r3, r2]
 80046ce:	e00b      	b.n	80046e8 <HAL_TIM_IC_Start+0x8c>
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	2b08      	cmp	r3, #8
 80046d4:	d104      	bne.n	80046e0 <HAL_TIM_IC_Start+0x84>
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	223c      	movs	r2, #60	; 0x3c
 80046da:	2102      	movs	r1, #2
 80046dc:	5499      	strb	r1, [r3, r2]
 80046de:	e003      	b.n	80046e8 <HAL_TIM_IC_Start+0x8c>
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	223d      	movs	r2, #61	; 0x3d
 80046e4:	2102      	movs	r1, #2
 80046e6:	5499      	strb	r1, [r3, r2]

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	6839      	ldr	r1, [r7, #0]
 80046ee:	2201      	movs	r2, #1
 80046f0:	0018      	movs	r0, r3
 80046f2:	f000 fc5f 	bl	8004fb4 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681a      	ldr	r2, [r3, #0]
 80046fa:	2380      	movs	r3, #128	; 0x80
 80046fc:	05db      	lsls	r3, r3, #23
 80046fe:	429a      	cmp	r2, r3
 8004700:	d00e      	beq.n	8004720 <HAL_TIM_IC_Start+0xc4>
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	4a16      	ldr	r2, [pc, #88]	; (8004760 <HAL_TIM_IC_Start+0x104>)
 8004708:	4293      	cmp	r3, r2
 800470a:	d009      	beq.n	8004720 <HAL_TIM_IC_Start+0xc4>
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	4a14      	ldr	r2, [pc, #80]	; (8004764 <HAL_TIM_IC_Start+0x108>)
 8004712:	4293      	cmp	r3, r2
 8004714:	d004      	beq.n	8004720 <HAL_TIM_IC_Start+0xc4>
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	4a13      	ldr	r2, [pc, #76]	; (8004768 <HAL_TIM_IC_Start+0x10c>)
 800471c:	4293      	cmp	r3, r2
 800471e:	d111      	bne.n	8004744 <HAL_TIM_IC_Start+0xe8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	689b      	ldr	r3, [r3, #8]
 8004726:	2207      	movs	r2, #7
 8004728:	4013      	ands	r3, r2
 800472a:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800472c:	68bb      	ldr	r3, [r7, #8]
 800472e:	2b06      	cmp	r3, #6
 8004730:	d010      	beq.n	8004754 <HAL_TIM_IC_Start+0xf8>
    {
      __HAL_TIM_ENABLE(htim);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	681a      	ldr	r2, [r3, #0]
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	2101      	movs	r1, #1
 800473e:	430a      	orrs	r2, r1
 8004740:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004742:	e007      	b.n	8004754 <HAL_TIM_IC_Start+0xf8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	681a      	ldr	r2, [r3, #0]
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	2101      	movs	r1, #1
 8004750:	430a      	orrs	r2, r1
 8004752:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004754:	2300      	movs	r3, #0
}
 8004756:	0018      	movs	r0, r3
 8004758:	46bd      	mov	sp, r7
 800475a:	b004      	add	sp, #16
 800475c:	bd80      	pop	{r7, pc}
 800475e:	46c0      	nop			; (mov r8, r8)
 8004760:	40000400 	.word	0x40000400
 8004764:	40010800 	.word	0x40010800
 8004768:	40011400 	.word	0x40011400

0800476c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b086      	sub	sp, #24
 8004770:	af00      	add	r7, sp, #0
 8004772:	60f8      	str	r0, [r7, #12]
 8004774:	60b9      	str	r1, [r7, #8]
 8004776:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004778:	2317      	movs	r3, #23
 800477a:	18fb      	adds	r3, r7, r3
 800477c:	2200      	movs	r2, #0
 800477e:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	2238      	movs	r2, #56	; 0x38
 8004784:	5c9b      	ldrb	r3, [r3, r2]
 8004786:	2b01      	cmp	r3, #1
 8004788:	d101      	bne.n	800478e <HAL_TIM_IC_ConfigChannel+0x22>
 800478a:	2302      	movs	r3, #2
 800478c:	e08c      	b.n	80048a8 <HAL_TIM_IC_ConfigChannel+0x13c>
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	2238      	movs	r2, #56	; 0x38
 8004792:	2101      	movs	r1, #1
 8004794:	5499      	strb	r1, [r3, r2]

  if (Channel == TIM_CHANNEL_1)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2b00      	cmp	r3, #0
 800479a:	d11b      	bne.n	80047d4 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	6818      	ldr	r0, [r3, #0]
 80047a0:	68bb      	ldr	r3, [r7, #8]
 80047a2:	6819      	ldr	r1, [r3, #0]
 80047a4:	68bb      	ldr	r3, [r7, #8]
 80047a6:	685a      	ldr	r2, [r3, #4]
 80047a8:	68bb      	ldr	r3, [r7, #8]
 80047aa:	68db      	ldr	r3, [r3, #12]
 80047ac:	f000 fade 	bl	8004d6c <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	699a      	ldr	r2, [r3, #24]
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	210c      	movs	r1, #12
 80047bc:	438a      	bics	r2, r1
 80047be:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	6999      	ldr	r1, [r3, #24]
 80047c6:	68bb      	ldr	r3, [r7, #8]
 80047c8:	689a      	ldr	r2, [r3, #8]
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	430a      	orrs	r2, r1
 80047d0:	619a      	str	r2, [r3, #24]
 80047d2:	e062      	b.n	800489a <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_2)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2b04      	cmp	r3, #4
 80047d8:	d11c      	bne.n	8004814 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	6818      	ldr	r0, [r3, #0]
 80047de:	68bb      	ldr	r3, [r7, #8]
 80047e0:	6819      	ldr	r1, [r3, #0]
 80047e2:	68bb      	ldr	r3, [r7, #8]
 80047e4:	685a      	ldr	r2, [r3, #4]
 80047e6:	68bb      	ldr	r3, [r7, #8]
 80047e8:	68db      	ldr	r3, [r3, #12]
 80047ea:	f000 fb1b 	bl	8004e24 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	699a      	ldr	r2, [r3, #24]
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	492d      	ldr	r1, [pc, #180]	; (80048b0 <HAL_TIM_IC_ConfigChannel+0x144>)
 80047fa:	400a      	ands	r2, r1
 80047fc:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	6999      	ldr	r1, [r3, #24]
 8004804:	68bb      	ldr	r3, [r7, #8]
 8004806:	689b      	ldr	r3, [r3, #8]
 8004808:	021a      	lsls	r2, r3, #8
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	430a      	orrs	r2, r1
 8004810:	619a      	str	r2, [r3, #24]
 8004812:	e042      	b.n	800489a <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2b08      	cmp	r3, #8
 8004818:	d11b      	bne.n	8004852 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	6818      	ldr	r0, [r3, #0]
 800481e:	68bb      	ldr	r3, [r7, #8]
 8004820:	6819      	ldr	r1, [r3, #0]
 8004822:	68bb      	ldr	r3, [r7, #8]
 8004824:	685a      	ldr	r2, [r3, #4]
 8004826:	68bb      	ldr	r3, [r7, #8]
 8004828:	68db      	ldr	r3, [r3, #12]
 800482a:	f000 fb3d 	bl	8004ea8 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	69da      	ldr	r2, [r3, #28]
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	210c      	movs	r1, #12
 800483a:	438a      	bics	r2, r1
 800483c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	69d9      	ldr	r1, [r3, #28]
 8004844:	68bb      	ldr	r3, [r7, #8]
 8004846:	689a      	ldr	r2, [r3, #8]
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	430a      	orrs	r2, r1
 800484e:	61da      	str	r2, [r3, #28]
 8004850:	e023      	b.n	800489a <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_4)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	2b0c      	cmp	r3, #12
 8004856:	d11c      	bne.n	8004892 <HAL_TIM_IC_ConfigChannel+0x126>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	6818      	ldr	r0, [r3, #0]
 800485c:	68bb      	ldr	r3, [r7, #8]
 800485e:	6819      	ldr	r1, [r3, #0]
 8004860:	68bb      	ldr	r3, [r7, #8]
 8004862:	685a      	ldr	r2, [r3, #4]
 8004864:	68bb      	ldr	r3, [r7, #8]
 8004866:	68db      	ldr	r3, [r3, #12]
 8004868:	f000 fb5e 	bl	8004f28 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	69da      	ldr	r2, [r3, #28]
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	490e      	ldr	r1, [pc, #56]	; (80048b0 <HAL_TIM_IC_ConfigChannel+0x144>)
 8004878:	400a      	ands	r2, r1
 800487a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	69d9      	ldr	r1, [r3, #28]
 8004882:	68bb      	ldr	r3, [r7, #8]
 8004884:	689b      	ldr	r3, [r3, #8]
 8004886:	021a      	lsls	r2, r3, #8
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	430a      	orrs	r2, r1
 800488e:	61da      	str	r2, [r3, #28]
 8004890:	e003      	b.n	800489a <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else
  {
    status = HAL_ERROR;
 8004892:	2317      	movs	r3, #23
 8004894:	18fb      	adds	r3, r7, r3
 8004896:	2201      	movs	r2, #1
 8004898:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(htim);
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	2238      	movs	r2, #56	; 0x38
 800489e:	2100      	movs	r1, #0
 80048a0:	5499      	strb	r1, [r3, r2]

  return status;
 80048a2:	2317      	movs	r3, #23
 80048a4:	18fb      	adds	r3, r7, r3
 80048a6:	781b      	ldrb	r3, [r3, #0]
}
 80048a8:	0018      	movs	r0, r3
 80048aa:	46bd      	mov	sp, r7
 80048ac:	b006      	add	sp, #24
 80048ae:	bd80      	pop	{r7, pc}
 80048b0:	fffff3ff 	.word	0xfffff3ff

080048b4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80048b4:	b580      	push	{r7, lr}
 80048b6:	b086      	sub	sp, #24
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	60f8      	str	r0, [r7, #12]
 80048bc:	60b9      	str	r1, [r7, #8]
 80048be:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80048c0:	2317      	movs	r3, #23
 80048c2:	18fb      	adds	r3, r7, r3
 80048c4:	2200      	movs	r2, #0
 80048c6:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	2238      	movs	r2, #56	; 0x38
 80048cc:	5c9b      	ldrb	r3, [r3, r2]
 80048ce:	2b01      	cmp	r3, #1
 80048d0:	d101      	bne.n	80048d6 <HAL_TIM_PWM_ConfigChannel+0x22>
 80048d2:	2302      	movs	r3, #2
 80048d4:	e0ad      	b.n	8004a32 <HAL_TIM_PWM_ConfigChannel+0x17e>
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	2238      	movs	r2, #56	; 0x38
 80048da:	2101      	movs	r1, #1
 80048dc:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	2b0c      	cmp	r3, #12
 80048e2:	d100      	bne.n	80048e6 <HAL_TIM_PWM_ConfigChannel+0x32>
 80048e4:	e076      	b.n	80049d4 <HAL_TIM_PWM_ConfigChannel+0x120>
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	2b0c      	cmp	r3, #12
 80048ea:	d900      	bls.n	80048ee <HAL_TIM_PWM_ConfigChannel+0x3a>
 80048ec:	e095      	b.n	8004a1a <HAL_TIM_PWM_ConfigChannel+0x166>
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	2b08      	cmp	r3, #8
 80048f2:	d04e      	beq.n	8004992 <HAL_TIM_PWM_ConfigChannel+0xde>
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2b08      	cmp	r3, #8
 80048f8:	d900      	bls.n	80048fc <HAL_TIM_PWM_ConfigChannel+0x48>
 80048fa:	e08e      	b.n	8004a1a <HAL_TIM_PWM_ConfigChannel+0x166>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d003      	beq.n	800490a <HAL_TIM_PWM_ConfigChannel+0x56>
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	2b04      	cmp	r3, #4
 8004906:	d021      	beq.n	800494c <HAL_TIM_PWM_ConfigChannel+0x98>
 8004908:	e087      	b.n	8004a1a <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	68ba      	ldr	r2, [r7, #8]
 8004910:	0011      	movs	r1, r2
 8004912:	0018      	movs	r0, r3
 8004914:	f000 f926 	bl	8004b64 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	699a      	ldr	r2, [r3, #24]
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	2108      	movs	r1, #8
 8004924:	430a      	orrs	r2, r1
 8004926:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	699a      	ldr	r2, [r3, #24]
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	2104      	movs	r1, #4
 8004934:	438a      	bics	r2, r1
 8004936:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	6999      	ldr	r1, [r3, #24]
 800493e:	68bb      	ldr	r3, [r7, #8]
 8004940:	68da      	ldr	r2, [r3, #12]
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	430a      	orrs	r2, r1
 8004948:	619a      	str	r2, [r3, #24]
      break;
 800494a:	e06b      	b.n	8004a24 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	68ba      	ldr	r2, [r7, #8]
 8004952:	0011      	movs	r1, r2
 8004954:	0018      	movs	r0, r3
 8004956:	f000 f941 	bl	8004bdc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	699a      	ldr	r2, [r3, #24]
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	2180      	movs	r1, #128	; 0x80
 8004966:	0109      	lsls	r1, r1, #4
 8004968:	430a      	orrs	r2, r1
 800496a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	699a      	ldr	r2, [r3, #24]
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	4931      	ldr	r1, [pc, #196]	; (8004a3c <HAL_TIM_PWM_ConfigChannel+0x188>)
 8004978:	400a      	ands	r2, r1
 800497a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	6999      	ldr	r1, [r3, #24]
 8004982:	68bb      	ldr	r3, [r7, #8]
 8004984:	68db      	ldr	r3, [r3, #12]
 8004986:	021a      	lsls	r2, r3, #8
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	430a      	orrs	r2, r1
 800498e:	619a      	str	r2, [r3, #24]
      break;
 8004990:	e048      	b.n	8004a24 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	68ba      	ldr	r2, [r7, #8]
 8004998:	0011      	movs	r1, r2
 800499a:	0018      	movs	r0, r3
 800499c:	f000 f960 	bl	8004c60 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	69da      	ldr	r2, [r3, #28]
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	2108      	movs	r1, #8
 80049ac:	430a      	orrs	r2, r1
 80049ae:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	69da      	ldr	r2, [r3, #28]
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	2104      	movs	r1, #4
 80049bc:	438a      	bics	r2, r1
 80049be:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	69d9      	ldr	r1, [r3, #28]
 80049c6:	68bb      	ldr	r3, [r7, #8]
 80049c8:	68da      	ldr	r2, [r3, #12]
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	430a      	orrs	r2, r1
 80049d0:	61da      	str	r2, [r3, #28]
      break;
 80049d2:	e027      	b.n	8004a24 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	68ba      	ldr	r2, [r7, #8]
 80049da:	0011      	movs	r1, r2
 80049dc:	0018      	movs	r0, r3
 80049de:	f000 f97f 	bl	8004ce0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	69da      	ldr	r2, [r3, #28]
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	2180      	movs	r1, #128	; 0x80
 80049ee:	0109      	lsls	r1, r1, #4
 80049f0:	430a      	orrs	r2, r1
 80049f2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	69da      	ldr	r2, [r3, #28]
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	490f      	ldr	r1, [pc, #60]	; (8004a3c <HAL_TIM_PWM_ConfigChannel+0x188>)
 8004a00:	400a      	ands	r2, r1
 8004a02:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	69d9      	ldr	r1, [r3, #28]
 8004a0a:	68bb      	ldr	r3, [r7, #8]
 8004a0c:	68db      	ldr	r3, [r3, #12]
 8004a0e:	021a      	lsls	r2, r3, #8
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	430a      	orrs	r2, r1
 8004a16:	61da      	str	r2, [r3, #28]
      break;
 8004a18:	e004      	b.n	8004a24 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 8004a1a:	2317      	movs	r3, #23
 8004a1c:	18fb      	adds	r3, r7, r3
 8004a1e:	2201      	movs	r2, #1
 8004a20:	701a      	strb	r2, [r3, #0]
      break;
 8004a22:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	2238      	movs	r2, #56	; 0x38
 8004a28:	2100      	movs	r1, #0
 8004a2a:	5499      	strb	r1, [r3, r2]

  return status;
 8004a2c:	2317      	movs	r3, #23
 8004a2e:	18fb      	adds	r3, r7, r3
 8004a30:	781b      	ldrb	r3, [r3, #0]
}
 8004a32:	0018      	movs	r0, r3
 8004a34:	46bd      	mov	sp, r7
 8004a36:	b006      	add	sp, #24
 8004a38:	bd80      	pop	{r7, pc}
 8004a3a:	46c0      	nop			; (mov r8, r8)
 8004a3c:	fffffbff 	.word	0xfffffbff

08004a40 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	b084      	sub	sp, #16
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	6078      	str	r0, [r7, #4]
 8004a48:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	2b0c      	cmp	r3, #12
 8004a52:	d01e      	beq.n	8004a92 <HAL_TIM_ReadCapturedValue+0x52>
 8004a54:	683b      	ldr	r3, [r7, #0]
 8004a56:	2b0c      	cmp	r3, #12
 8004a58:	d820      	bhi.n	8004a9c <HAL_TIM_ReadCapturedValue+0x5c>
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	2b08      	cmp	r3, #8
 8004a5e:	d013      	beq.n	8004a88 <HAL_TIM_ReadCapturedValue+0x48>
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	2b08      	cmp	r3, #8
 8004a64:	d81a      	bhi.n	8004a9c <HAL_TIM_ReadCapturedValue+0x5c>
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d003      	beq.n	8004a74 <HAL_TIM_ReadCapturedValue+0x34>
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	2b04      	cmp	r3, #4
 8004a70:	d005      	beq.n	8004a7e <HAL_TIM_ReadCapturedValue+0x3e>

      break;
    }

    default:
      break;
 8004a72:	e013      	b.n	8004a9c <HAL_TIM_ReadCapturedValue+0x5c>
      tmpreg =  htim->Instance->CCR1;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a7a:	60fb      	str	r3, [r7, #12]
      break;
 8004a7c:	e00f      	b.n	8004a9e <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR2;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a84:	60fb      	str	r3, [r7, #12]
      break;
 8004a86:	e00a      	b.n	8004a9e <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR3;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a8e:	60fb      	str	r3, [r7, #12]
      break;
 8004a90:	e005      	b.n	8004a9e <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR4;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a98:	60fb      	str	r3, [r7, #12]
      break;
 8004a9a:	e000      	b.n	8004a9e <HAL_TIM_ReadCapturedValue+0x5e>
      break;
 8004a9c:	46c0      	nop			; (mov r8, r8)
  }

  return tmpreg;
 8004a9e:	68fb      	ldr	r3, [r7, #12]
}
 8004aa0:	0018      	movs	r0, r3
 8004aa2:	46bd      	mov	sp, r7
 8004aa4:	b004      	add	sp, #16
 8004aa6:	bd80      	pop	{r7, pc}

08004aa8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	b084      	sub	sp, #16
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
 8004ab0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004ab8:	687a      	ldr	r2, [r7, #4]
 8004aba:	2380      	movs	r3, #128	; 0x80
 8004abc:	05db      	lsls	r3, r3, #23
 8004abe:	429a      	cmp	r2, r3
 8004ac0:	d00b      	beq.n	8004ada <TIM_Base_SetConfig+0x32>
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	4a23      	ldr	r2, [pc, #140]	; (8004b54 <TIM_Base_SetConfig+0xac>)
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d007      	beq.n	8004ada <TIM_Base_SetConfig+0x32>
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	4a22      	ldr	r2, [pc, #136]	; (8004b58 <TIM_Base_SetConfig+0xb0>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d003      	beq.n	8004ada <TIM_Base_SetConfig+0x32>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	4a21      	ldr	r2, [pc, #132]	; (8004b5c <TIM_Base_SetConfig+0xb4>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d108      	bne.n	8004aec <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	2270      	movs	r2, #112	; 0x70
 8004ade:	4393      	bics	r3, r2
 8004ae0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004ae2:	683b      	ldr	r3, [r7, #0]
 8004ae4:	685b      	ldr	r3, [r3, #4]
 8004ae6:	68fa      	ldr	r2, [r7, #12]
 8004ae8:	4313      	orrs	r3, r2
 8004aea:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004aec:	687a      	ldr	r2, [r7, #4]
 8004aee:	2380      	movs	r3, #128	; 0x80
 8004af0:	05db      	lsls	r3, r3, #23
 8004af2:	429a      	cmp	r2, r3
 8004af4:	d00b      	beq.n	8004b0e <TIM_Base_SetConfig+0x66>
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	4a16      	ldr	r2, [pc, #88]	; (8004b54 <TIM_Base_SetConfig+0xac>)
 8004afa:	4293      	cmp	r3, r2
 8004afc:	d007      	beq.n	8004b0e <TIM_Base_SetConfig+0x66>
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	4a15      	ldr	r2, [pc, #84]	; (8004b58 <TIM_Base_SetConfig+0xb0>)
 8004b02:	4293      	cmp	r3, r2
 8004b04:	d003      	beq.n	8004b0e <TIM_Base_SetConfig+0x66>
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	4a14      	ldr	r2, [pc, #80]	; (8004b5c <TIM_Base_SetConfig+0xb4>)
 8004b0a:	4293      	cmp	r3, r2
 8004b0c:	d108      	bne.n	8004b20 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	4a13      	ldr	r2, [pc, #76]	; (8004b60 <TIM_Base_SetConfig+0xb8>)
 8004b12:	4013      	ands	r3, r2
 8004b14:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004b16:	683b      	ldr	r3, [r7, #0]
 8004b18:	68db      	ldr	r3, [r3, #12]
 8004b1a:	68fa      	ldr	r2, [r7, #12]
 8004b1c:	4313      	orrs	r3, r2
 8004b1e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	2280      	movs	r2, #128	; 0x80
 8004b24:	4393      	bics	r3, r2
 8004b26:	001a      	movs	r2, r3
 8004b28:	683b      	ldr	r3, [r7, #0]
 8004b2a:	691b      	ldr	r3, [r3, #16]
 8004b2c:	4313      	orrs	r3, r2
 8004b2e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	68fa      	ldr	r2, [r7, #12]
 8004b34:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	689a      	ldr	r2, [r3, #8]
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004b3e:	683b      	ldr	r3, [r7, #0]
 8004b40:	681a      	ldr	r2, [r3, #0]
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	2201      	movs	r2, #1
 8004b4a:	615a      	str	r2, [r3, #20]
}
 8004b4c:	46c0      	nop			; (mov r8, r8)
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	b004      	add	sp, #16
 8004b52:	bd80      	pop	{r7, pc}
 8004b54:	40000400 	.word	0x40000400
 8004b58:	40010800 	.word	0x40010800
 8004b5c:	40011400 	.word	0x40011400
 8004b60:	fffffcff 	.word	0xfffffcff

08004b64 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	b086      	sub	sp, #24
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]
 8004b6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	6a1b      	ldr	r3, [r3, #32]
 8004b72:	2201      	movs	r2, #1
 8004b74:	4393      	bics	r3, r2
 8004b76:	001a      	movs	r2, r3
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	6a1b      	ldr	r3, [r3, #32]
 8004b80:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	685b      	ldr	r3, [r3, #4]
 8004b86:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	699b      	ldr	r3, [r3, #24]
 8004b8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	2270      	movs	r2, #112	; 0x70
 8004b92:	4393      	bics	r3, r2
 8004b94:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	2203      	movs	r2, #3
 8004b9a:	4393      	bics	r3, r2
 8004b9c:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004b9e:	683b      	ldr	r3, [r7, #0]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	68fa      	ldr	r2, [r7, #12]
 8004ba4:	4313      	orrs	r3, r2
 8004ba6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004ba8:	697b      	ldr	r3, [r7, #20]
 8004baa:	2202      	movs	r2, #2
 8004bac:	4393      	bics	r3, r2
 8004bae:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004bb0:	683b      	ldr	r3, [r7, #0]
 8004bb2:	689b      	ldr	r3, [r3, #8]
 8004bb4:	697a      	ldr	r2, [r7, #20]
 8004bb6:	4313      	orrs	r3, r2
 8004bb8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	693a      	ldr	r2, [r7, #16]
 8004bbe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	68fa      	ldr	r2, [r7, #12]
 8004bc4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	685a      	ldr	r2, [r3, #4]
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	697a      	ldr	r2, [r7, #20]
 8004bd2:	621a      	str	r2, [r3, #32]
}
 8004bd4:	46c0      	nop			; (mov r8, r8)
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	b006      	add	sp, #24
 8004bda:	bd80      	pop	{r7, pc}

08004bdc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	b086      	sub	sp, #24
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	6078      	str	r0, [r7, #4]
 8004be4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6a1b      	ldr	r3, [r3, #32]
 8004bea:	2210      	movs	r2, #16
 8004bec:	4393      	bics	r3, r2
 8004bee:	001a      	movs	r2, r3
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6a1b      	ldr	r3, [r3, #32]
 8004bf8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	685b      	ldr	r3, [r3, #4]
 8004bfe:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	699b      	ldr	r3, [r3, #24]
 8004c04:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	4a13      	ldr	r2, [pc, #76]	; (8004c58 <TIM_OC2_SetConfig+0x7c>)
 8004c0a:	4013      	ands	r3, r2
 8004c0c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	4a12      	ldr	r2, [pc, #72]	; (8004c5c <TIM_OC2_SetConfig+0x80>)
 8004c12:	4013      	ands	r3, r2
 8004c14:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004c16:	683b      	ldr	r3, [r7, #0]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	021b      	lsls	r3, r3, #8
 8004c1c:	68fa      	ldr	r2, [r7, #12]
 8004c1e:	4313      	orrs	r3, r2
 8004c20:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004c22:	697b      	ldr	r3, [r7, #20]
 8004c24:	2220      	movs	r2, #32
 8004c26:	4393      	bics	r3, r2
 8004c28:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004c2a:	683b      	ldr	r3, [r7, #0]
 8004c2c:	689b      	ldr	r3, [r3, #8]
 8004c2e:	011b      	lsls	r3, r3, #4
 8004c30:	697a      	ldr	r2, [r7, #20]
 8004c32:	4313      	orrs	r3, r2
 8004c34:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	693a      	ldr	r2, [r7, #16]
 8004c3a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	68fa      	ldr	r2, [r7, #12]
 8004c40:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	685a      	ldr	r2, [r3, #4]
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	697a      	ldr	r2, [r7, #20]
 8004c4e:	621a      	str	r2, [r3, #32]
}
 8004c50:	46c0      	nop			; (mov r8, r8)
 8004c52:	46bd      	mov	sp, r7
 8004c54:	b006      	add	sp, #24
 8004c56:	bd80      	pop	{r7, pc}
 8004c58:	ffff8fff 	.word	0xffff8fff
 8004c5c:	fffffcff 	.word	0xfffffcff

08004c60 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	b086      	sub	sp, #24
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
 8004c68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	6a1b      	ldr	r3, [r3, #32]
 8004c6e:	4a1a      	ldr	r2, [pc, #104]	; (8004cd8 <TIM_OC3_SetConfig+0x78>)
 8004c70:	401a      	ands	r2, r3
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6a1b      	ldr	r3, [r3, #32]
 8004c7a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	685b      	ldr	r3, [r3, #4]
 8004c80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	69db      	ldr	r3, [r3, #28]
 8004c86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	2270      	movs	r2, #112	; 0x70
 8004c8c:	4393      	bics	r3, r2
 8004c8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	2203      	movs	r2, #3
 8004c94:	4393      	bics	r3, r2
 8004c96:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	68fa      	ldr	r2, [r7, #12]
 8004c9e:	4313      	orrs	r3, r2
 8004ca0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004ca2:	697b      	ldr	r3, [r7, #20]
 8004ca4:	4a0d      	ldr	r2, [pc, #52]	; (8004cdc <TIM_OC3_SetConfig+0x7c>)
 8004ca6:	4013      	ands	r3, r2
 8004ca8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	689b      	ldr	r3, [r3, #8]
 8004cae:	021b      	lsls	r3, r3, #8
 8004cb0:	697a      	ldr	r2, [r7, #20]
 8004cb2:	4313      	orrs	r3, r2
 8004cb4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	693a      	ldr	r2, [r7, #16]
 8004cba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	68fa      	ldr	r2, [r7, #12]
 8004cc0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	685a      	ldr	r2, [r3, #4]
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	697a      	ldr	r2, [r7, #20]
 8004cce:	621a      	str	r2, [r3, #32]
}
 8004cd0:	46c0      	nop			; (mov r8, r8)
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	b006      	add	sp, #24
 8004cd6:	bd80      	pop	{r7, pc}
 8004cd8:	fffffeff 	.word	0xfffffeff
 8004cdc:	fffffdff 	.word	0xfffffdff

08004ce0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b086      	sub	sp, #24
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
 8004ce8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6a1b      	ldr	r3, [r3, #32]
 8004cee:	4a1b      	ldr	r2, [pc, #108]	; (8004d5c <TIM_OC4_SetConfig+0x7c>)
 8004cf0:	401a      	ands	r2, r3
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	6a1b      	ldr	r3, [r3, #32]
 8004cfa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	685b      	ldr	r3, [r3, #4]
 8004d00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	69db      	ldr	r3, [r3, #28]
 8004d06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	4a15      	ldr	r2, [pc, #84]	; (8004d60 <TIM_OC4_SetConfig+0x80>)
 8004d0c:	4013      	ands	r3, r2
 8004d0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	4a14      	ldr	r2, [pc, #80]	; (8004d64 <TIM_OC4_SetConfig+0x84>)
 8004d14:	4013      	ands	r3, r2
 8004d16:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d18:	683b      	ldr	r3, [r7, #0]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	021b      	lsls	r3, r3, #8
 8004d1e:	68fa      	ldr	r2, [r7, #12]
 8004d20:	4313      	orrs	r3, r2
 8004d22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004d24:	697b      	ldr	r3, [r7, #20]
 8004d26:	4a10      	ldr	r2, [pc, #64]	; (8004d68 <TIM_OC4_SetConfig+0x88>)
 8004d28:	4013      	ands	r3, r2
 8004d2a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	689b      	ldr	r3, [r3, #8]
 8004d30:	031b      	lsls	r3, r3, #12
 8004d32:	697a      	ldr	r2, [r7, #20]
 8004d34:	4313      	orrs	r3, r2
 8004d36:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	693a      	ldr	r2, [r7, #16]
 8004d3c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	68fa      	ldr	r2, [r7, #12]
 8004d42:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	685a      	ldr	r2, [r3, #4]
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	697a      	ldr	r2, [r7, #20]
 8004d50:	621a      	str	r2, [r3, #32]
}
 8004d52:	46c0      	nop			; (mov r8, r8)
 8004d54:	46bd      	mov	sp, r7
 8004d56:	b006      	add	sp, #24
 8004d58:	bd80      	pop	{r7, pc}
 8004d5a:	46c0      	nop			; (mov r8, r8)
 8004d5c:	ffffefff 	.word	0xffffefff
 8004d60:	ffff8fff 	.word	0xffff8fff
 8004d64:	fffffcff 	.word	0xfffffcff
 8004d68:	ffffdfff 	.word	0xffffdfff

08004d6c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	b086      	sub	sp, #24
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	60f8      	str	r0, [r7, #12]
 8004d74:	60b9      	str	r1, [r7, #8]
 8004d76:	607a      	str	r2, [r7, #4]
 8004d78:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	6a1b      	ldr	r3, [r3, #32]
 8004d7e:	2201      	movs	r2, #1
 8004d80:	4393      	bics	r3, r2
 8004d82:	001a      	movs	r2, r3
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	699b      	ldr	r3, [r3, #24]
 8004d8c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	6a1b      	ldr	r3, [r3, #32]
 8004d92:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004d94:	68fa      	ldr	r2, [r7, #12]
 8004d96:	2380      	movs	r3, #128	; 0x80
 8004d98:	05db      	lsls	r3, r3, #23
 8004d9a:	429a      	cmp	r2, r3
 8004d9c:	d00b      	beq.n	8004db6 <TIM_TI1_SetConfig+0x4a>
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	4a1d      	ldr	r2, [pc, #116]	; (8004e18 <TIM_TI1_SetConfig+0xac>)
 8004da2:	4293      	cmp	r3, r2
 8004da4:	d007      	beq.n	8004db6 <TIM_TI1_SetConfig+0x4a>
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	4a1c      	ldr	r2, [pc, #112]	; (8004e1c <TIM_TI1_SetConfig+0xb0>)
 8004daa:	4293      	cmp	r3, r2
 8004dac:	d003      	beq.n	8004db6 <TIM_TI1_SetConfig+0x4a>
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	4a1b      	ldr	r2, [pc, #108]	; (8004e20 <TIM_TI1_SetConfig+0xb4>)
 8004db2:	4293      	cmp	r3, r2
 8004db4:	d101      	bne.n	8004dba <TIM_TI1_SetConfig+0x4e>
 8004db6:	2301      	movs	r3, #1
 8004db8:	e000      	b.n	8004dbc <TIM_TI1_SetConfig+0x50>
 8004dba:	2300      	movs	r3, #0
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d008      	beq.n	8004dd2 <TIM_TI1_SetConfig+0x66>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004dc0:	697b      	ldr	r3, [r7, #20]
 8004dc2:	2203      	movs	r2, #3
 8004dc4:	4393      	bics	r3, r2
 8004dc6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004dc8:	697a      	ldr	r2, [r7, #20]
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	4313      	orrs	r3, r2
 8004dce:	617b      	str	r3, [r7, #20]
 8004dd0:	e003      	b.n	8004dda <TIM_TI1_SetConfig+0x6e>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004dd2:	697b      	ldr	r3, [r7, #20]
 8004dd4:	2201      	movs	r2, #1
 8004dd6:	4313      	orrs	r3, r2
 8004dd8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004dda:	697b      	ldr	r3, [r7, #20]
 8004ddc:	22f0      	movs	r2, #240	; 0xf0
 8004dde:	4393      	bics	r3, r2
 8004de0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	011b      	lsls	r3, r3, #4
 8004de6:	22ff      	movs	r2, #255	; 0xff
 8004de8:	4013      	ands	r3, r2
 8004dea:	697a      	ldr	r2, [r7, #20]
 8004dec:	4313      	orrs	r3, r2
 8004dee:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004df0:	693b      	ldr	r3, [r7, #16]
 8004df2:	220a      	movs	r2, #10
 8004df4:	4393      	bics	r3, r2
 8004df6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004df8:	68bb      	ldr	r3, [r7, #8]
 8004dfa:	220a      	movs	r2, #10
 8004dfc:	4013      	ands	r3, r2
 8004dfe:	693a      	ldr	r2, [r7, #16]
 8004e00:	4313      	orrs	r3, r2
 8004e02:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	697a      	ldr	r2, [r7, #20]
 8004e08:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	693a      	ldr	r2, [r7, #16]
 8004e0e:	621a      	str	r2, [r3, #32]
}
 8004e10:	46c0      	nop			; (mov r8, r8)
 8004e12:	46bd      	mov	sp, r7
 8004e14:	b006      	add	sp, #24
 8004e16:	bd80      	pop	{r7, pc}
 8004e18:	40000400 	.word	0x40000400
 8004e1c:	40010800 	.word	0x40010800
 8004e20:	40011400 	.word	0x40011400

08004e24 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004e24:	b580      	push	{r7, lr}
 8004e26:	b086      	sub	sp, #24
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	60f8      	str	r0, [r7, #12]
 8004e2c:	60b9      	str	r1, [r7, #8]
 8004e2e:	607a      	str	r2, [r7, #4]
 8004e30:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	6a1b      	ldr	r3, [r3, #32]
 8004e36:	2210      	movs	r2, #16
 8004e38:	4393      	bics	r3, r2
 8004e3a:	001a      	movs	r2, r3
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	699b      	ldr	r3, [r3, #24]
 8004e44:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	6a1b      	ldr	r3, [r3, #32]
 8004e4a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004e4c:	697b      	ldr	r3, [r7, #20]
 8004e4e:	4a14      	ldr	r2, [pc, #80]	; (8004ea0 <TIM_TI2_SetConfig+0x7c>)
 8004e50:	4013      	ands	r3, r2
 8004e52:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	021b      	lsls	r3, r3, #8
 8004e58:	697a      	ldr	r2, [r7, #20]
 8004e5a:	4313      	orrs	r3, r2
 8004e5c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004e5e:	697b      	ldr	r3, [r7, #20]
 8004e60:	4a10      	ldr	r2, [pc, #64]	; (8004ea4 <TIM_TI2_SetConfig+0x80>)
 8004e62:	4013      	ands	r3, r2
 8004e64:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	031b      	lsls	r3, r3, #12
 8004e6a:	041b      	lsls	r3, r3, #16
 8004e6c:	0c1b      	lsrs	r3, r3, #16
 8004e6e:	697a      	ldr	r2, [r7, #20]
 8004e70:	4313      	orrs	r3, r2
 8004e72:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004e74:	693b      	ldr	r3, [r7, #16]
 8004e76:	22a0      	movs	r2, #160	; 0xa0
 8004e78:	4393      	bics	r3, r2
 8004e7a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004e7c:	68bb      	ldr	r3, [r7, #8]
 8004e7e:	011b      	lsls	r3, r3, #4
 8004e80:	22a0      	movs	r2, #160	; 0xa0
 8004e82:	4013      	ands	r3, r2
 8004e84:	693a      	ldr	r2, [r7, #16]
 8004e86:	4313      	orrs	r3, r2
 8004e88:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	697a      	ldr	r2, [r7, #20]
 8004e8e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	693a      	ldr	r2, [r7, #16]
 8004e94:	621a      	str	r2, [r3, #32]
}
 8004e96:	46c0      	nop			; (mov r8, r8)
 8004e98:	46bd      	mov	sp, r7
 8004e9a:	b006      	add	sp, #24
 8004e9c:	bd80      	pop	{r7, pc}
 8004e9e:	46c0      	nop			; (mov r8, r8)
 8004ea0:	fffffcff 	.word	0xfffffcff
 8004ea4:	ffff0fff 	.word	0xffff0fff

08004ea8 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b086      	sub	sp, #24
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	60f8      	str	r0, [r7, #12]
 8004eb0:	60b9      	str	r1, [r7, #8]
 8004eb2:	607a      	str	r2, [r7, #4]
 8004eb4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	6a1b      	ldr	r3, [r3, #32]
 8004eba:	4a19      	ldr	r2, [pc, #100]	; (8004f20 <TIM_TI3_SetConfig+0x78>)
 8004ebc:	401a      	ands	r2, r3
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	69db      	ldr	r3, [r3, #28]
 8004ec6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	6a1b      	ldr	r3, [r3, #32]
 8004ecc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8004ece:	697b      	ldr	r3, [r7, #20]
 8004ed0:	2203      	movs	r2, #3
 8004ed2:	4393      	bics	r3, r2
 8004ed4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8004ed6:	697a      	ldr	r2, [r7, #20]
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	4313      	orrs	r3, r2
 8004edc:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8004ede:	697b      	ldr	r3, [r7, #20]
 8004ee0:	22f0      	movs	r2, #240	; 0xf0
 8004ee2:	4393      	bics	r3, r2
 8004ee4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8004ee6:	683b      	ldr	r3, [r7, #0]
 8004ee8:	011b      	lsls	r3, r3, #4
 8004eea:	22ff      	movs	r2, #255	; 0xff
 8004eec:	4013      	ands	r3, r2
 8004eee:	697a      	ldr	r2, [r7, #20]
 8004ef0:	4313      	orrs	r3, r2
 8004ef2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8004ef4:	693b      	ldr	r3, [r7, #16]
 8004ef6:	4a0b      	ldr	r2, [pc, #44]	; (8004f24 <TIM_TI3_SetConfig+0x7c>)
 8004ef8:	4013      	ands	r3, r2
 8004efa:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8004efc:	68bb      	ldr	r3, [r7, #8]
 8004efe:	021a      	lsls	r2, r3, #8
 8004f00:	23a0      	movs	r3, #160	; 0xa0
 8004f02:	011b      	lsls	r3, r3, #4
 8004f04:	4013      	ands	r3, r2
 8004f06:	693a      	ldr	r2, [r7, #16]
 8004f08:	4313      	orrs	r3, r2
 8004f0a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	697a      	ldr	r2, [r7, #20]
 8004f10:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	693a      	ldr	r2, [r7, #16]
 8004f16:	621a      	str	r2, [r3, #32]
}
 8004f18:	46c0      	nop			; (mov r8, r8)
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	b006      	add	sp, #24
 8004f1e:	bd80      	pop	{r7, pc}
 8004f20:	fffffeff 	.word	0xfffffeff
 8004f24:	fffff5ff 	.word	0xfffff5ff

08004f28 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b086      	sub	sp, #24
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	60f8      	str	r0, [r7, #12]
 8004f30:	60b9      	str	r1, [r7, #8]
 8004f32:	607a      	str	r2, [r7, #4]
 8004f34:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	6a1b      	ldr	r3, [r3, #32]
 8004f3a:	4a1a      	ldr	r2, [pc, #104]	; (8004fa4 <TIM_TI4_SetConfig+0x7c>)
 8004f3c:	401a      	ands	r2, r3
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	69db      	ldr	r3, [r3, #28]
 8004f46:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	6a1b      	ldr	r3, [r3, #32]
 8004f4c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8004f4e:	697b      	ldr	r3, [r7, #20]
 8004f50:	4a15      	ldr	r2, [pc, #84]	; (8004fa8 <TIM_TI4_SetConfig+0x80>)
 8004f52:	4013      	ands	r3, r2
 8004f54:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	021b      	lsls	r3, r3, #8
 8004f5a:	697a      	ldr	r2, [r7, #20]
 8004f5c:	4313      	orrs	r3, r2
 8004f5e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8004f60:	697b      	ldr	r3, [r7, #20]
 8004f62:	4a12      	ldr	r2, [pc, #72]	; (8004fac <TIM_TI4_SetConfig+0x84>)
 8004f64:	4013      	ands	r3, r2
 8004f66:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	031b      	lsls	r3, r3, #12
 8004f6c:	041b      	lsls	r3, r3, #16
 8004f6e:	0c1b      	lsrs	r3, r3, #16
 8004f70:	697a      	ldr	r2, [r7, #20]
 8004f72:	4313      	orrs	r3, r2
 8004f74:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8004f76:	693b      	ldr	r3, [r7, #16]
 8004f78:	4a0d      	ldr	r2, [pc, #52]	; (8004fb0 <TIM_TI4_SetConfig+0x88>)
 8004f7a:	4013      	ands	r3, r2
 8004f7c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8004f7e:	68bb      	ldr	r3, [r7, #8]
 8004f80:	031a      	lsls	r2, r3, #12
 8004f82:	23a0      	movs	r3, #160	; 0xa0
 8004f84:	021b      	lsls	r3, r3, #8
 8004f86:	4013      	ands	r3, r2
 8004f88:	693a      	ldr	r2, [r7, #16]
 8004f8a:	4313      	orrs	r3, r2
 8004f8c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	697a      	ldr	r2, [r7, #20]
 8004f92:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	693a      	ldr	r2, [r7, #16]
 8004f98:	621a      	str	r2, [r3, #32]
}
 8004f9a:	46c0      	nop			; (mov r8, r8)
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	b006      	add	sp, #24
 8004fa0:	bd80      	pop	{r7, pc}
 8004fa2:	46c0      	nop			; (mov r8, r8)
 8004fa4:	ffffefff 	.word	0xffffefff
 8004fa8:	fffffcff 	.word	0xfffffcff
 8004fac:	ffff0fff 	.word	0xffff0fff
 8004fb0:	ffff5fff 	.word	0xffff5fff

08004fb4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
static void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004fb4:	b580      	push	{r7, lr}
 8004fb6:	b086      	sub	sp, #24
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	60f8      	str	r0, [r7, #12]
 8004fbc:	60b9      	str	r1, [r7, #8]
 8004fbe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004fc0:	68bb      	ldr	r3, [r7, #8]
 8004fc2:	221f      	movs	r2, #31
 8004fc4:	4013      	ands	r3, r2
 8004fc6:	2201      	movs	r2, #1
 8004fc8:	409a      	lsls	r2, r3
 8004fca:	0013      	movs	r3, r2
 8004fcc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	6a1b      	ldr	r3, [r3, #32]
 8004fd2:	697a      	ldr	r2, [r7, #20]
 8004fd4:	43d2      	mvns	r2, r2
 8004fd6:	401a      	ands	r2, r3
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	6a1a      	ldr	r2, [r3, #32]
 8004fe0:	68bb      	ldr	r3, [r7, #8]
 8004fe2:	211f      	movs	r1, #31
 8004fe4:	400b      	ands	r3, r1
 8004fe6:	6879      	ldr	r1, [r7, #4]
 8004fe8:	4099      	lsls	r1, r3
 8004fea:	000b      	movs	r3, r1
 8004fec:	431a      	orrs	r2, r3
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	621a      	str	r2, [r3, #32]
}
 8004ff2:	46c0      	nop			; (mov r8, r8)
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	b006      	add	sp, #24
 8004ff8:	bd80      	pop	{r7, pc}
	...

08004ffc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	b084      	sub	sp, #16
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
 8005004:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	2238      	movs	r2, #56	; 0x38
 800500a:	5c9b      	ldrb	r3, [r3, r2]
 800500c:	2b01      	cmp	r3, #1
 800500e:	d101      	bne.n	8005014 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005010:	2302      	movs	r3, #2
 8005012:	e047      	b.n	80050a4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2238      	movs	r2, #56	; 0x38
 8005018:	2101      	movs	r1, #1
 800501a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2239      	movs	r2, #57	; 0x39
 8005020:	2102      	movs	r1, #2
 8005022:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	685b      	ldr	r3, [r3, #4]
 800502a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	689b      	ldr	r3, [r3, #8]
 8005032:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	2270      	movs	r2, #112	; 0x70
 8005038:	4393      	bics	r3, r2
 800503a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800503c:	683b      	ldr	r3, [r7, #0]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	68fa      	ldr	r2, [r7, #12]
 8005042:	4313      	orrs	r3, r2
 8005044:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	68fa      	ldr	r2, [r7, #12]
 800504c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681a      	ldr	r2, [r3, #0]
 8005052:	2380      	movs	r3, #128	; 0x80
 8005054:	05db      	lsls	r3, r3, #23
 8005056:	429a      	cmp	r2, r3
 8005058:	d00e      	beq.n	8005078 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	4a13      	ldr	r2, [pc, #76]	; (80050ac <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005060:	4293      	cmp	r3, r2
 8005062:	d009      	beq.n	8005078 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	4a11      	ldr	r2, [pc, #68]	; (80050b0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800506a:	4293      	cmp	r3, r2
 800506c:	d004      	beq.n	8005078 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	4a10      	ldr	r2, [pc, #64]	; (80050b4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005074:	4293      	cmp	r3, r2
 8005076:	d10c      	bne.n	8005092 <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005078:	68bb      	ldr	r3, [r7, #8]
 800507a:	2280      	movs	r2, #128	; 0x80
 800507c:	4393      	bics	r3, r2
 800507e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005080:	683b      	ldr	r3, [r7, #0]
 8005082:	685b      	ldr	r3, [r3, #4]
 8005084:	68ba      	ldr	r2, [r7, #8]
 8005086:	4313      	orrs	r3, r2
 8005088:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	68ba      	ldr	r2, [r7, #8]
 8005090:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2239      	movs	r2, #57	; 0x39
 8005096:	2101      	movs	r1, #1
 8005098:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	2238      	movs	r2, #56	; 0x38
 800509e:	2100      	movs	r1, #0
 80050a0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80050a2:	2300      	movs	r3, #0
}
 80050a4:	0018      	movs	r0, r3
 80050a6:	46bd      	mov	sp, r7
 80050a8:	b004      	add	sp, #16
 80050aa:	bd80      	pop	{r7, pc}
 80050ac:	40000400 	.word	0x40000400
 80050b0:	40010800 	.word	0x40010800
 80050b4:	40011400 	.word	0x40011400

080050b8 <HAL_TIMEx_RemapConfig>:
  @endif
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_RemapConfig(TIM_HandleTypeDef *htim, uint32_t Remap)
{
 80050b8:	b580      	push	{r7, lr}
 80050ba:	b082      	sub	sp, #8
 80050bc:	af00      	add	r7, sp, #0
 80050be:	6078      	str	r0, [r7, #4]
 80050c0:	6039      	str	r1, [r7, #0]
  __HAL_LOCK(htim);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	2238      	movs	r2, #56	; 0x38
 80050c6:	5c9b      	ldrb	r3, [r3, r2]
 80050c8:	2b01      	cmp	r3, #1
 80050ca:	d101      	bne.n	80050d0 <HAL_TIMEx_RemapConfig+0x18>
 80050cc:	2302      	movs	r3, #2
 80050ce:	e00c      	b.n	80050ea <HAL_TIMEx_RemapConfig+0x32>
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2238      	movs	r2, #56	; 0x38
 80050d4:	2101      	movs	r1, #1
 80050d6:	5499      	strb	r1, [r3, r2]

  /* Check parameters */
  assert_param(IS_TIM_REMAP(htim->Instance, Remap));

  /* Set the Timer remapping configuration */
  WRITE_REG(htim->Instance->OR, Remap);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	683a      	ldr	r2, [r7, #0]
 80050de:	651a      	str	r2, [r3, #80]	; 0x50

  __HAL_UNLOCK(htim);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2238      	movs	r2, #56	; 0x38
 80050e4:	2100      	movs	r1, #0
 80050e6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80050e8:	2300      	movs	r3, #0
}
 80050ea:	0018      	movs	r0, r3
 80050ec:	46bd      	mov	sp, r7
 80050ee:	b002      	add	sp, #8
 80050f0:	bd80      	pop	{r7, pc}
	...

080050f4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80050f4:	b580      	push	{r7, lr}
 80050f6:	b082      	sub	sp, #8
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d101      	bne.n	8005106 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005102:	2301      	movs	r3, #1
 8005104:	e044      	b.n	8005190 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800510a:	2b00      	cmp	r3, #0
 800510c:	d107      	bne.n	800511e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	2274      	movs	r2, #116	; 0x74
 8005112:	2100      	movs	r1, #0
 8005114:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	0018      	movs	r0, r3
 800511a:	f7fd fecf 	bl	8002ebc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	2224      	movs	r2, #36	; 0x24
 8005122:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	681a      	ldr	r2, [r3, #0]
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	2101      	movs	r1, #1
 8005130:	438a      	bics	r2, r1
 8005132:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	0018      	movs	r0, r3
 8005138:	f000 f8d8 	bl	80052ec <UART_SetConfig>
 800513c:	0003      	movs	r3, r0
 800513e:	2b01      	cmp	r3, #1
 8005140:	d101      	bne.n	8005146 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8005142:	2301      	movs	r3, #1
 8005144:	e024      	b.n	8005190 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800514a:	2b00      	cmp	r3, #0
 800514c:	d003      	beq.n	8005156 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	0018      	movs	r0, r3
 8005152:	f000 fb6b 	bl	800582c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	685a      	ldr	r2, [r3, #4]
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	490d      	ldr	r1, [pc, #52]	; (8005198 <HAL_UART_Init+0xa4>)
 8005162:	400a      	ands	r2, r1
 8005164:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	689a      	ldr	r2, [r3, #8]
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	212a      	movs	r1, #42	; 0x2a
 8005172:	438a      	bics	r2, r1
 8005174:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	681a      	ldr	r2, [r3, #0]
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	2101      	movs	r1, #1
 8005182:	430a      	orrs	r2, r1
 8005184:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	0018      	movs	r0, r3
 800518a:	f000 fc03 	bl	8005994 <UART_CheckIdleState>
 800518e:	0003      	movs	r3, r0
}
 8005190:	0018      	movs	r0, r3
 8005192:	46bd      	mov	sp, r7
 8005194:	b002      	add	sp, #8
 8005196:	bd80      	pop	{r7, pc}
 8005198:	ffffb7ff 	.word	0xffffb7ff

0800519c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800519c:	b580      	push	{r7, lr}
 800519e:	b08a      	sub	sp, #40	; 0x28
 80051a0:	af02      	add	r7, sp, #8
 80051a2:	60f8      	str	r0, [r7, #12]
 80051a4:	60b9      	str	r1, [r7, #8]
 80051a6:	603b      	str	r3, [r7, #0]
 80051a8:	1dbb      	adds	r3, r7, #6
 80051aa:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80051b0:	2b20      	cmp	r3, #32
 80051b2:	d000      	beq.n	80051b6 <HAL_UART_Transmit+0x1a>
 80051b4:	e095      	b.n	80052e2 <HAL_UART_Transmit+0x146>
  {
    if ((pData == NULL) || (Size == 0U))
 80051b6:	68bb      	ldr	r3, [r7, #8]
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d003      	beq.n	80051c4 <HAL_UART_Transmit+0x28>
 80051bc:	1dbb      	adds	r3, r7, #6
 80051be:	881b      	ldrh	r3, [r3, #0]
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d101      	bne.n	80051c8 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80051c4:	2301      	movs	r3, #1
 80051c6:	e08d      	b.n	80052e4 <HAL_UART_Transmit+0x148>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	689a      	ldr	r2, [r3, #8]
 80051cc:	2380      	movs	r3, #128	; 0x80
 80051ce:	015b      	lsls	r3, r3, #5
 80051d0:	429a      	cmp	r2, r3
 80051d2:	d109      	bne.n	80051e8 <HAL_UART_Transmit+0x4c>
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	691b      	ldr	r3, [r3, #16]
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d105      	bne.n	80051e8 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80051dc:	68bb      	ldr	r3, [r7, #8]
 80051de:	2201      	movs	r2, #1
 80051e0:	4013      	ands	r3, r2
 80051e2:	d001      	beq.n	80051e8 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 80051e4:	2301      	movs	r3, #1
 80051e6:	e07d      	b.n	80052e4 <HAL_UART_Transmit+0x148>
      }
    }

    __HAL_LOCK(huart);
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	2274      	movs	r2, #116	; 0x74
 80051ec:	5c9b      	ldrb	r3, [r3, r2]
 80051ee:	2b01      	cmp	r3, #1
 80051f0:	d101      	bne.n	80051f6 <HAL_UART_Transmit+0x5a>
 80051f2:	2302      	movs	r3, #2
 80051f4:	e076      	b.n	80052e4 <HAL_UART_Transmit+0x148>
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	2274      	movs	r2, #116	; 0x74
 80051fa:	2101      	movs	r1, #1
 80051fc:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	2280      	movs	r2, #128	; 0x80
 8005202:	2100      	movs	r1, #0
 8005204:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	2221      	movs	r2, #33	; 0x21
 800520a:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800520c:	f7fd ff2a 	bl	8003064 <HAL_GetTick>
 8005210:	0003      	movs	r3, r0
 8005212:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	1dba      	adds	r2, r7, #6
 8005218:	2150      	movs	r1, #80	; 0x50
 800521a:	8812      	ldrh	r2, [r2, #0]
 800521c:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	1dba      	adds	r2, r7, #6
 8005222:	2152      	movs	r1, #82	; 0x52
 8005224:	8812      	ldrh	r2, [r2, #0]
 8005226:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	689a      	ldr	r2, [r3, #8]
 800522c:	2380      	movs	r3, #128	; 0x80
 800522e:	015b      	lsls	r3, r3, #5
 8005230:	429a      	cmp	r2, r3
 8005232:	d108      	bne.n	8005246 <HAL_UART_Transmit+0xaa>
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	691b      	ldr	r3, [r3, #16]
 8005238:	2b00      	cmp	r3, #0
 800523a:	d104      	bne.n	8005246 <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 800523c:	2300      	movs	r3, #0
 800523e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005240:	68bb      	ldr	r3, [r7, #8]
 8005242:	61bb      	str	r3, [r7, #24]
 8005244:	e003      	b.n	800524e <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 8005246:	68bb      	ldr	r3, [r7, #8]
 8005248:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800524a:	2300      	movs	r3, #0
 800524c:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	2274      	movs	r2, #116	; 0x74
 8005252:	2100      	movs	r1, #0
 8005254:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8005256:	e02c      	b.n	80052b2 <HAL_UART_Transmit+0x116>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005258:	697a      	ldr	r2, [r7, #20]
 800525a:	68f8      	ldr	r0, [r7, #12]
 800525c:	683b      	ldr	r3, [r7, #0]
 800525e:	9300      	str	r3, [sp, #0]
 8005260:	0013      	movs	r3, r2
 8005262:	2200      	movs	r2, #0
 8005264:	2180      	movs	r1, #128	; 0x80
 8005266:	f000 fbdd 	bl	8005a24 <UART_WaitOnFlagUntilTimeout>
 800526a:	1e03      	subs	r3, r0, #0
 800526c:	d001      	beq.n	8005272 <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 800526e:	2303      	movs	r3, #3
 8005270:	e038      	b.n	80052e4 <HAL_UART_Transmit+0x148>
      }
      if (pdata8bits == NULL)
 8005272:	69fb      	ldr	r3, [r7, #28]
 8005274:	2b00      	cmp	r3, #0
 8005276:	d10b      	bne.n	8005290 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005278:	69bb      	ldr	r3, [r7, #24]
 800527a:	881b      	ldrh	r3, [r3, #0]
 800527c:	001a      	movs	r2, r3
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	05d2      	lsls	r2, r2, #23
 8005284:	0dd2      	lsrs	r2, r2, #23
 8005286:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005288:	69bb      	ldr	r3, [r7, #24]
 800528a:	3302      	adds	r3, #2
 800528c:	61bb      	str	r3, [r7, #24]
 800528e:	e007      	b.n	80052a0 <HAL_UART_Transmit+0x104>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005290:	69fb      	ldr	r3, [r7, #28]
 8005292:	781a      	ldrb	r2, [r3, #0]
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800529a:	69fb      	ldr	r3, [r7, #28]
 800529c:	3301      	adds	r3, #1
 800529e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	2252      	movs	r2, #82	; 0x52
 80052a4:	5a9b      	ldrh	r3, [r3, r2]
 80052a6:	b29b      	uxth	r3, r3
 80052a8:	3b01      	subs	r3, #1
 80052aa:	b299      	uxth	r1, r3
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	2252      	movs	r2, #82	; 0x52
 80052b0:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	2252      	movs	r2, #82	; 0x52
 80052b6:	5a9b      	ldrh	r3, [r3, r2]
 80052b8:	b29b      	uxth	r3, r3
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d1cc      	bne.n	8005258 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80052be:	697a      	ldr	r2, [r7, #20]
 80052c0:	68f8      	ldr	r0, [r7, #12]
 80052c2:	683b      	ldr	r3, [r7, #0]
 80052c4:	9300      	str	r3, [sp, #0]
 80052c6:	0013      	movs	r3, r2
 80052c8:	2200      	movs	r2, #0
 80052ca:	2140      	movs	r1, #64	; 0x40
 80052cc:	f000 fbaa 	bl	8005a24 <UART_WaitOnFlagUntilTimeout>
 80052d0:	1e03      	subs	r3, r0, #0
 80052d2:	d001      	beq.n	80052d8 <HAL_UART_Transmit+0x13c>
    {
      return HAL_TIMEOUT;
 80052d4:	2303      	movs	r3, #3
 80052d6:	e005      	b.n	80052e4 <HAL_UART_Transmit+0x148>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	2220      	movs	r2, #32
 80052dc:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80052de:	2300      	movs	r3, #0
 80052e0:	e000      	b.n	80052e4 <HAL_UART_Transmit+0x148>
  }
  else
  {
    return HAL_BUSY;
 80052e2:	2302      	movs	r3, #2
  }
}
 80052e4:	0018      	movs	r0, r3
 80052e6:	46bd      	mov	sp, r7
 80052e8:	b008      	add	sp, #32
 80052ea:	bd80      	pop	{r7, pc}

080052ec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80052ec:	b5b0      	push	{r4, r5, r7, lr}
 80052ee:	b08e      	sub	sp, #56	; 0x38
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80052f4:	231a      	movs	r3, #26
 80052f6:	2218      	movs	r2, #24
 80052f8:	189b      	adds	r3, r3, r2
 80052fa:	19db      	adds	r3, r3, r7
 80052fc:	2200      	movs	r2, #0
 80052fe:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005300:	69fb      	ldr	r3, [r7, #28]
 8005302:	689a      	ldr	r2, [r3, #8]
 8005304:	69fb      	ldr	r3, [r7, #28]
 8005306:	691b      	ldr	r3, [r3, #16]
 8005308:	431a      	orrs	r2, r3
 800530a:	69fb      	ldr	r3, [r7, #28]
 800530c:	695b      	ldr	r3, [r3, #20]
 800530e:	431a      	orrs	r2, r3
 8005310:	69fb      	ldr	r3, [r7, #28]
 8005312:	69db      	ldr	r3, [r3, #28]
 8005314:	4313      	orrs	r3, r2
 8005316:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005318:	69fb      	ldr	r3, [r7, #28]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	4ac3      	ldr	r2, [pc, #780]	; (800562c <UART_SetConfig+0x340>)
 8005320:	4013      	ands	r3, r2
 8005322:	0019      	movs	r1, r3
 8005324:	69fb      	ldr	r3, [r7, #28]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800532a:	430a      	orrs	r2, r1
 800532c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800532e:	69fb      	ldr	r3, [r7, #28]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	685b      	ldr	r3, [r3, #4]
 8005334:	4abe      	ldr	r2, [pc, #760]	; (8005630 <UART_SetConfig+0x344>)
 8005336:	4013      	ands	r3, r2
 8005338:	0019      	movs	r1, r3
 800533a:	69fb      	ldr	r3, [r7, #28]
 800533c:	68da      	ldr	r2, [r3, #12]
 800533e:	69fb      	ldr	r3, [r7, #28]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	430a      	orrs	r2, r1
 8005344:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005346:	69fb      	ldr	r3, [r7, #28]
 8005348:	699b      	ldr	r3, [r3, #24]
 800534a:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800534c:	69fb      	ldr	r3, [r7, #28]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	4ab8      	ldr	r2, [pc, #736]	; (8005634 <UART_SetConfig+0x348>)
 8005352:	4293      	cmp	r3, r2
 8005354:	d004      	beq.n	8005360 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005356:	69fb      	ldr	r3, [r7, #28]
 8005358:	6a1b      	ldr	r3, [r3, #32]
 800535a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800535c:	4313      	orrs	r3, r2
 800535e:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005360:	69fb      	ldr	r3, [r7, #28]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	689b      	ldr	r3, [r3, #8]
 8005366:	4ab4      	ldr	r2, [pc, #720]	; (8005638 <UART_SetConfig+0x34c>)
 8005368:	4013      	ands	r3, r2
 800536a:	0019      	movs	r1, r3
 800536c:	69fb      	ldr	r3, [r7, #28]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005372:	430a      	orrs	r2, r1
 8005374:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005376:	69fb      	ldr	r3, [r7, #28]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	4ab0      	ldr	r2, [pc, #704]	; (800563c <UART_SetConfig+0x350>)
 800537c:	4293      	cmp	r3, r2
 800537e:	d131      	bne.n	80053e4 <UART_SetConfig+0xf8>
 8005380:	4baf      	ldr	r3, [pc, #700]	; (8005640 <UART_SetConfig+0x354>)
 8005382:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005384:	2203      	movs	r2, #3
 8005386:	4013      	ands	r3, r2
 8005388:	2b03      	cmp	r3, #3
 800538a:	d01d      	beq.n	80053c8 <UART_SetConfig+0xdc>
 800538c:	d823      	bhi.n	80053d6 <UART_SetConfig+0xea>
 800538e:	2b02      	cmp	r3, #2
 8005390:	d00c      	beq.n	80053ac <UART_SetConfig+0xc0>
 8005392:	d820      	bhi.n	80053d6 <UART_SetConfig+0xea>
 8005394:	2b00      	cmp	r3, #0
 8005396:	d002      	beq.n	800539e <UART_SetConfig+0xb2>
 8005398:	2b01      	cmp	r3, #1
 800539a:	d00e      	beq.n	80053ba <UART_SetConfig+0xce>
 800539c:	e01b      	b.n	80053d6 <UART_SetConfig+0xea>
 800539e:	231b      	movs	r3, #27
 80053a0:	2218      	movs	r2, #24
 80053a2:	189b      	adds	r3, r3, r2
 80053a4:	19db      	adds	r3, r3, r7
 80053a6:	2201      	movs	r2, #1
 80053a8:	701a      	strb	r2, [r3, #0]
 80053aa:	e0b4      	b.n	8005516 <UART_SetConfig+0x22a>
 80053ac:	231b      	movs	r3, #27
 80053ae:	2218      	movs	r2, #24
 80053b0:	189b      	adds	r3, r3, r2
 80053b2:	19db      	adds	r3, r3, r7
 80053b4:	2202      	movs	r2, #2
 80053b6:	701a      	strb	r2, [r3, #0]
 80053b8:	e0ad      	b.n	8005516 <UART_SetConfig+0x22a>
 80053ba:	231b      	movs	r3, #27
 80053bc:	2218      	movs	r2, #24
 80053be:	189b      	adds	r3, r3, r2
 80053c0:	19db      	adds	r3, r3, r7
 80053c2:	2204      	movs	r2, #4
 80053c4:	701a      	strb	r2, [r3, #0]
 80053c6:	e0a6      	b.n	8005516 <UART_SetConfig+0x22a>
 80053c8:	231b      	movs	r3, #27
 80053ca:	2218      	movs	r2, #24
 80053cc:	189b      	adds	r3, r3, r2
 80053ce:	19db      	adds	r3, r3, r7
 80053d0:	2208      	movs	r2, #8
 80053d2:	701a      	strb	r2, [r3, #0]
 80053d4:	e09f      	b.n	8005516 <UART_SetConfig+0x22a>
 80053d6:	231b      	movs	r3, #27
 80053d8:	2218      	movs	r2, #24
 80053da:	189b      	adds	r3, r3, r2
 80053dc:	19db      	adds	r3, r3, r7
 80053de:	2210      	movs	r2, #16
 80053e0:	701a      	strb	r2, [r3, #0]
 80053e2:	e098      	b.n	8005516 <UART_SetConfig+0x22a>
 80053e4:	69fb      	ldr	r3, [r7, #28]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	4a96      	ldr	r2, [pc, #600]	; (8005644 <UART_SetConfig+0x358>)
 80053ea:	4293      	cmp	r3, r2
 80053ec:	d131      	bne.n	8005452 <UART_SetConfig+0x166>
 80053ee:	4b94      	ldr	r3, [pc, #592]	; (8005640 <UART_SetConfig+0x354>)
 80053f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80053f2:	220c      	movs	r2, #12
 80053f4:	4013      	ands	r3, r2
 80053f6:	2b0c      	cmp	r3, #12
 80053f8:	d01d      	beq.n	8005436 <UART_SetConfig+0x14a>
 80053fa:	d823      	bhi.n	8005444 <UART_SetConfig+0x158>
 80053fc:	2b08      	cmp	r3, #8
 80053fe:	d00c      	beq.n	800541a <UART_SetConfig+0x12e>
 8005400:	d820      	bhi.n	8005444 <UART_SetConfig+0x158>
 8005402:	2b00      	cmp	r3, #0
 8005404:	d002      	beq.n	800540c <UART_SetConfig+0x120>
 8005406:	2b04      	cmp	r3, #4
 8005408:	d00e      	beq.n	8005428 <UART_SetConfig+0x13c>
 800540a:	e01b      	b.n	8005444 <UART_SetConfig+0x158>
 800540c:	231b      	movs	r3, #27
 800540e:	2218      	movs	r2, #24
 8005410:	189b      	adds	r3, r3, r2
 8005412:	19db      	adds	r3, r3, r7
 8005414:	2200      	movs	r2, #0
 8005416:	701a      	strb	r2, [r3, #0]
 8005418:	e07d      	b.n	8005516 <UART_SetConfig+0x22a>
 800541a:	231b      	movs	r3, #27
 800541c:	2218      	movs	r2, #24
 800541e:	189b      	adds	r3, r3, r2
 8005420:	19db      	adds	r3, r3, r7
 8005422:	2202      	movs	r2, #2
 8005424:	701a      	strb	r2, [r3, #0]
 8005426:	e076      	b.n	8005516 <UART_SetConfig+0x22a>
 8005428:	231b      	movs	r3, #27
 800542a:	2218      	movs	r2, #24
 800542c:	189b      	adds	r3, r3, r2
 800542e:	19db      	adds	r3, r3, r7
 8005430:	2204      	movs	r2, #4
 8005432:	701a      	strb	r2, [r3, #0]
 8005434:	e06f      	b.n	8005516 <UART_SetConfig+0x22a>
 8005436:	231b      	movs	r3, #27
 8005438:	2218      	movs	r2, #24
 800543a:	189b      	adds	r3, r3, r2
 800543c:	19db      	adds	r3, r3, r7
 800543e:	2208      	movs	r2, #8
 8005440:	701a      	strb	r2, [r3, #0]
 8005442:	e068      	b.n	8005516 <UART_SetConfig+0x22a>
 8005444:	231b      	movs	r3, #27
 8005446:	2218      	movs	r2, #24
 8005448:	189b      	adds	r3, r3, r2
 800544a:	19db      	adds	r3, r3, r7
 800544c:	2210      	movs	r2, #16
 800544e:	701a      	strb	r2, [r3, #0]
 8005450:	e061      	b.n	8005516 <UART_SetConfig+0x22a>
 8005452:	69fb      	ldr	r3, [r7, #28]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	4a7c      	ldr	r2, [pc, #496]	; (8005648 <UART_SetConfig+0x35c>)
 8005458:	4293      	cmp	r3, r2
 800545a:	d106      	bne.n	800546a <UART_SetConfig+0x17e>
 800545c:	231b      	movs	r3, #27
 800545e:	2218      	movs	r2, #24
 8005460:	189b      	adds	r3, r3, r2
 8005462:	19db      	adds	r3, r3, r7
 8005464:	2200      	movs	r2, #0
 8005466:	701a      	strb	r2, [r3, #0]
 8005468:	e055      	b.n	8005516 <UART_SetConfig+0x22a>
 800546a:	69fb      	ldr	r3, [r7, #28]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	4a77      	ldr	r2, [pc, #476]	; (800564c <UART_SetConfig+0x360>)
 8005470:	4293      	cmp	r3, r2
 8005472:	d106      	bne.n	8005482 <UART_SetConfig+0x196>
 8005474:	231b      	movs	r3, #27
 8005476:	2218      	movs	r2, #24
 8005478:	189b      	adds	r3, r3, r2
 800547a:	19db      	adds	r3, r3, r7
 800547c:	2200      	movs	r2, #0
 800547e:	701a      	strb	r2, [r3, #0]
 8005480:	e049      	b.n	8005516 <UART_SetConfig+0x22a>
 8005482:	69fb      	ldr	r3, [r7, #28]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	4a6b      	ldr	r2, [pc, #428]	; (8005634 <UART_SetConfig+0x348>)
 8005488:	4293      	cmp	r3, r2
 800548a:	d13e      	bne.n	800550a <UART_SetConfig+0x21e>
 800548c:	4b6c      	ldr	r3, [pc, #432]	; (8005640 <UART_SetConfig+0x354>)
 800548e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005490:	23c0      	movs	r3, #192	; 0xc0
 8005492:	011b      	lsls	r3, r3, #4
 8005494:	4013      	ands	r3, r2
 8005496:	22c0      	movs	r2, #192	; 0xc0
 8005498:	0112      	lsls	r2, r2, #4
 800549a:	4293      	cmp	r3, r2
 800549c:	d027      	beq.n	80054ee <UART_SetConfig+0x202>
 800549e:	22c0      	movs	r2, #192	; 0xc0
 80054a0:	0112      	lsls	r2, r2, #4
 80054a2:	4293      	cmp	r3, r2
 80054a4:	d82a      	bhi.n	80054fc <UART_SetConfig+0x210>
 80054a6:	2280      	movs	r2, #128	; 0x80
 80054a8:	0112      	lsls	r2, r2, #4
 80054aa:	4293      	cmp	r3, r2
 80054ac:	d011      	beq.n	80054d2 <UART_SetConfig+0x1e6>
 80054ae:	2280      	movs	r2, #128	; 0x80
 80054b0:	0112      	lsls	r2, r2, #4
 80054b2:	4293      	cmp	r3, r2
 80054b4:	d822      	bhi.n	80054fc <UART_SetConfig+0x210>
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d004      	beq.n	80054c4 <UART_SetConfig+0x1d8>
 80054ba:	2280      	movs	r2, #128	; 0x80
 80054bc:	00d2      	lsls	r2, r2, #3
 80054be:	4293      	cmp	r3, r2
 80054c0:	d00e      	beq.n	80054e0 <UART_SetConfig+0x1f4>
 80054c2:	e01b      	b.n	80054fc <UART_SetConfig+0x210>
 80054c4:	231b      	movs	r3, #27
 80054c6:	2218      	movs	r2, #24
 80054c8:	189b      	adds	r3, r3, r2
 80054ca:	19db      	adds	r3, r3, r7
 80054cc:	2200      	movs	r2, #0
 80054ce:	701a      	strb	r2, [r3, #0]
 80054d0:	e021      	b.n	8005516 <UART_SetConfig+0x22a>
 80054d2:	231b      	movs	r3, #27
 80054d4:	2218      	movs	r2, #24
 80054d6:	189b      	adds	r3, r3, r2
 80054d8:	19db      	adds	r3, r3, r7
 80054da:	2202      	movs	r2, #2
 80054dc:	701a      	strb	r2, [r3, #0]
 80054de:	e01a      	b.n	8005516 <UART_SetConfig+0x22a>
 80054e0:	231b      	movs	r3, #27
 80054e2:	2218      	movs	r2, #24
 80054e4:	189b      	adds	r3, r3, r2
 80054e6:	19db      	adds	r3, r3, r7
 80054e8:	2204      	movs	r2, #4
 80054ea:	701a      	strb	r2, [r3, #0]
 80054ec:	e013      	b.n	8005516 <UART_SetConfig+0x22a>
 80054ee:	231b      	movs	r3, #27
 80054f0:	2218      	movs	r2, #24
 80054f2:	189b      	adds	r3, r3, r2
 80054f4:	19db      	adds	r3, r3, r7
 80054f6:	2208      	movs	r2, #8
 80054f8:	701a      	strb	r2, [r3, #0]
 80054fa:	e00c      	b.n	8005516 <UART_SetConfig+0x22a>
 80054fc:	231b      	movs	r3, #27
 80054fe:	2218      	movs	r2, #24
 8005500:	189b      	adds	r3, r3, r2
 8005502:	19db      	adds	r3, r3, r7
 8005504:	2210      	movs	r2, #16
 8005506:	701a      	strb	r2, [r3, #0]
 8005508:	e005      	b.n	8005516 <UART_SetConfig+0x22a>
 800550a:	231b      	movs	r3, #27
 800550c:	2218      	movs	r2, #24
 800550e:	189b      	adds	r3, r3, r2
 8005510:	19db      	adds	r3, r3, r7
 8005512:	2210      	movs	r2, #16
 8005514:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005516:	69fb      	ldr	r3, [r7, #28]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	4a46      	ldr	r2, [pc, #280]	; (8005634 <UART_SetConfig+0x348>)
 800551c:	4293      	cmp	r3, r2
 800551e:	d000      	beq.n	8005522 <UART_SetConfig+0x236>
 8005520:	e09a      	b.n	8005658 <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005522:	231b      	movs	r3, #27
 8005524:	2218      	movs	r2, #24
 8005526:	189b      	adds	r3, r3, r2
 8005528:	19db      	adds	r3, r3, r7
 800552a:	781b      	ldrb	r3, [r3, #0]
 800552c:	2b08      	cmp	r3, #8
 800552e:	d01d      	beq.n	800556c <UART_SetConfig+0x280>
 8005530:	dc20      	bgt.n	8005574 <UART_SetConfig+0x288>
 8005532:	2b04      	cmp	r3, #4
 8005534:	d015      	beq.n	8005562 <UART_SetConfig+0x276>
 8005536:	dc1d      	bgt.n	8005574 <UART_SetConfig+0x288>
 8005538:	2b00      	cmp	r3, #0
 800553a:	d002      	beq.n	8005542 <UART_SetConfig+0x256>
 800553c:	2b02      	cmp	r3, #2
 800553e:	d005      	beq.n	800554c <UART_SetConfig+0x260>
 8005540:	e018      	b.n	8005574 <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005542:	f7fe fdd9 	bl	80040f8 <HAL_RCC_GetPCLK1Freq>
 8005546:	0003      	movs	r3, r0
 8005548:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800554a:	e01c      	b.n	8005586 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800554c:	4b3c      	ldr	r3, [pc, #240]	; (8005640 <UART_SetConfig+0x354>)
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	2210      	movs	r2, #16
 8005552:	4013      	ands	r3, r2
 8005554:	d002      	beq.n	800555c <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8005556:	4b3e      	ldr	r3, [pc, #248]	; (8005650 <UART_SetConfig+0x364>)
 8005558:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800555a:	e014      	b.n	8005586 <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 800555c:	4b3d      	ldr	r3, [pc, #244]	; (8005654 <UART_SetConfig+0x368>)
 800555e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005560:	e011      	b.n	8005586 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005562:	f7fe fd19 	bl	8003f98 <HAL_RCC_GetSysClockFreq>
 8005566:	0003      	movs	r3, r0
 8005568:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800556a:	e00c      	b.n	8005586 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800556c:	2380      	movs	r3, #128	; 0x80
 800556e:	021b      	lsls	r3, r3, #8
 8005570:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005572:	e008      	b.n	8005586 <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 8005574:	2300      	movs	r3, #0
 8005576:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8005578:	231a      	movs	r3, #26
 800557a:	2218      	movs	r2, #24
 800557c:	189b      	adds	r3, r3, r2
 800557e:	19db      	adds	r3, r3, r7
 8005580:	2201      	movs	r2, #1
 8005582:	701a      	strb	r2, [r3, #0]
        break;
 8005584:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005586:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005588:	2b00      	cmp	r3, #0
 800558a:	d100      	bne.n	800558e <UART_SetConfig+0x2a2>
 800558c:	e134      	b.n	80057f8 <UART_SetConfig+0x50c>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800558e:	69fb      	ldr	r3, [r7, #28]
 8005590:	685a      	ldr	r2, [r3, #4]
 8005592:	0013      	movs	r3, r2
 8005594:	005b      	lsls	r3, r3, #1
 8005596:	189b      	adds	r3, r3, r2
 8005598:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800559a:	429a      	cmp	r2, r3
 800559c:	d305      	bcc.n	80055aa <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 800559e:	69fb      	ldr	r3, [r7, #28]
 80055a0:	685b      	ldr	r3, [r3, #4]
 80055a2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80055a4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80055a6:	429a      	cmp	r2, r3
 80055a8:	d906      	bls.n	80055b8 <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 80055aa:	231a      	movs	r3, #26
 80055ac:	2218      	movs	r2, #24
 80055ae:	189b      	adds	r3, r3, r2
 80055b0:	19db      	adds	r3, r3, r7
 80055b2:	2201      	movs	r2, #1
 80055b4:	701a      	strb	r2, [r3, #0]
 80055b6:	e11f      	b.n	80057f8 <UART_SetConfig+0x50c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80055b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055ba:	613b      	str	r3, [r7, #16]
 80055bc:	2300      	movs	r3, #0
 80055be:	617b      	str	r3, [r7, #20]
 80055c0:	6939      	ldr	r1, [r7, #16]
 80055c2:	697a      	ldr	r2, [r7, #20]
 80055c4:	000b      	movs	r3, r1
 80055c6:	0e1b      	lsrs	r3, r3, #24
 80055c8:	0010      	movs	r0, r2
 80055ca:	0205      	lsls	r5, r0, #8
 80055cc:	431d      	orrs	r5, r3
 80055ce:	000b      	movs	r3, r1
 80055d0:	021c      	lsls	r4, r3, #8
 80055d2:	69fb      	ldr	r3, [r7, #28]
 80055d4:	685b      	ldr	r3, [r3, #4]
 80055d6:	085b      	lsrs	r3, r3, #1
 80055d8:	60bb      	str	r3, [r7, #8]
 80055da:	2300      	movs	r3, #0
 80055dc:	60fb      	str	r3, [r7, #12]
 80055de:	68b8      	ldr	r0, [r7, #8]
 80055e0:	68f9      	ldr	r1, [r7, #12]
 80055e2:	1900      	adds	r0, r0, r4
 80055e4:	4169      	adcs	r1, r5
 80055e6:	69fb      	ldr	r3, [r7, #28]
 80055e8:	685b      	ldr	r3, [r3, #4]
 80055ea:	603b      	str	r3, [r7, #0]
 80055ec:	2300      	movs	r3, #0
 80055ee:	607b      	str	r3, [r7, #4]
 80055f0:	683a      	ldr	r2, [r7, #0]
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	f7fa ff58 	bl	80004a8 <__aeabi_uldivmod>
 80055f8:	0002      	movs	r2, r0
 80055fa:	000b      	movs	r3, r1
 80055fc:	0013      	movs	r3, r2
 80055fe:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005600:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005602:	23c0      	movs	r3, #192	; 0xc0
 8005604:	009b      	lsls	r3, r3, #2
 8005606:	429a      	cmp	r2, r3
 8005608:	d309      	bcc.n	800561e <UART_SetConfig+0x332>
 800560a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800560c:	2380      	movs	r3, #128	; 0x80
 800560e:	035b      	lsls	r3, r3, #13
 8005610:	429a      	cmp	r2, r3
 8005612:	d204      	bcs.n	800561e <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 8005614:	69fb      	ldr	r3, [r7, #28]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800561a:	60da      	str	r2, [r3, #12]
 800561c:	e0ec      	b.n	80057f8 <UART_SetConfig+0x50c>
        }
        else
        {
          ret = HAL_ERROR;
 800561e:	231a      	movs	r3, #26
 8005620:	2218      	movs	r2, #24
 8005622:	189b      	adds	r3, r3, r2
 8005624:	19db      	adds	r3, r3, r7
 8005626:	2201      	movs	r2, #1
 8005628:	701a      	strb	r2, [r3, #0]
 800562a:	e0e5      	b.n	80057f8 <UART_SetConfig+0x50c>
 800562c:	efff69f3 	.word	0xefff69f3
 8005630:	ffffcfff 	.word	0xffffcfff
 8005634:	40004800 	.word	0x40004800
 8005638:	fffff4ff 	.word	0xfffff4ff
 800563c:	40013800 	.word	0x40013800
 8005640:	40021000 	.word	0x40021000
 8005644:	40004400 	.word	0x40004400
 8005648:	40004c00 	.word	0x40004c00
 800564c:	40005000 	.word	0x40005000
 8005650:	003d0900 	.word	0x003d0900
 8005654:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005658:	69fb      	ldr	r3, [r7, #28]
 800565a:	69da      	ldr	r2, [r3, #28]
 800565c:	2380      	movs	r3, #128	; 0x80
 800565e:	021b      	lsls	r3, r3, #8
 8005660:	429a      	cmp	r2, r3
 8005662:	d000      	beq.n	8005666 <UART_SetConfig+0x37a>
 8005664:	e071      	b.n	800574a <UART_SetConfig+0x45e>
  {
    switch (clocksource)
 8005666:	231b      	movs	r3, #27
 8005668:	2218      	movs	r2, #24
 800566a:	189b      	adds	r3, r3, r2
 800566c:	19db      	adds	r3, r3, r7
 800566e:	781b      	ldrb	r3, [r3, #0]
 8005670:	2b08      	cmp	r3, #8
 8005672:	d822      	bhi.n	80056ba <UART_SetConfig+0x3ce>
 8005674:	009a      	lsls	r2, r3, #2
 8005676:	4b68      	ldr	r3, [pc, #416]	; (8005818 <UART_SetConfig+0x52c>)
 8005678:	18d3      	adds	r3, r2, r3
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800567e:	f7fe fd3b 	bl	80040f8 <HAL_RCC_GetPCLK1Freq>
 8005682:	0003      	movs	r3, r0
 8005684:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005686:	e021      	b.n	80056cc <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005688:	f7fe fd4c 	bl	8004124 <HAL_RCC_GetPCLK2Freq>
 800568c:	0003      	movs	r3, r0
 800568e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005690:	e01c      	b.n	80056cc <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005692:	4b62      	ldr	r3, [pc, #392]	; (800581c <UART_SetConfig+0x530>)
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	2210      	movs	r2, #16
 8005698:	4013      	ands	r3, r2
 800569a:	d002      	beq.n	80056a2 <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800569c:	4b60      	ldr	r3, [pc, #384]	; (8005820 <UART_SetConfig+0x534>)
 800569e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80056a0:	e014      	b.n	80056cc <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 80056a2:	4b60      	ldr	r3, [pc, #384]	; (8005824 <UART_SetConfig+0x538>)
 80056a4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80056a6:	e011      	b.n	80056cc <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80056a8:	f7fe fc76 	bl	8003f98 <HAL_RCC_GetSysClockFreq>
 80056ac:	0003      	movs	r3, r0
 80056ae:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80056b0:	e00c      	b.n	80056cc <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80056b2:	2380      	movs	r3, #128	; 0x80
 80056b4:	021b      	lsls	r3, r3, #8
 80056b6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80056b8:	e008      	b.n	80056cc <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 80056ba:	2300      	movs	r3, #0
 80056bc:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80056be:	231a      	movs	r3, #26
 80056c0:	2218      	movs	r2, #24
 80056c2:	189b      	adds	r3, r3, r2
 80056c4:	19db      	adds	r3, r3, r7
 80056c6:	2201      	movs	r2, #1
 80056c8:	701a      	strb	r2, [r3, #0]
        break;
 80056ca:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80056cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d100      	bne.n	80056d4 <UART_SetConfig+0x3e8>
 80056d2:	e091      	b.n	80057f8 <UART_SetConfig+0x50c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80056d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056d6:	005a      	lsls	r2, r3, #1
 80056d8:	69fb      	ldr	r3, [r7, #28]
 80056da:	685b      	ldr	r3, [r3, #4]
 80056dc:	085b      	lsrs	r3, r3, #1
 80056de:	18d2      	adds	r2, r2, r3
 80056e0:	69fb      	ldr	r3, [r7, #28]
 80056e2:	685b      	ldr	r3, [r3, #4]
 80056e4:	0019      	movs	r1, r3
 80056e6:	0010      	movs	r0, r2
 80056e8:	f7fa fd2a 	bl	8000140 <__udivsi3>
 80056ec:	0003      	movs	r3, r0
 80056ee:	b29b      	uxth	r3, r3
 80056f0:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80056f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056f4:	2b0f      	cmp	r3, #15
 80056f6:	d921      	bls.n	800573c <UART_SetConfig+0x450>
 80056f8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80056fa:	2380      	movs	r3, #128	; 0x80
 80056fc:	025b      	lsls	r3, r3, #9
 80056fe:	429a      	cmp	r2, r3
 8005700:	d21c      	bcs.n	800573c <UART_SetConfig+0x450>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005702:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005704:	b29a      	uxth	r2, r3
 8005706:	200e      	movs	r0, #14
 8005708:	2418      	movs	r4, #24
 800570a:	1903      	adds	r3, r0, r4
 800570c:	19db      	adds	r3, r3, r7
 800570e:	210f      	movs	r1, #15
 8005710:	438a      	bics	r2, r1
 8005712:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005714:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005716:	085b      	lsrs	r3, r3, #1
 8005718:	b29b      	uxth	r3, r3
 800571a:	2207      	movs	r2, #7
 800571c:	4013      	ands	r3, r2
 800571e:	b299      	uxth	r1, r3
 8005720:	1903      	adds	r3, r0, r4
 8005722:	19db      	adds	r3, r3, r7
 8005724:	1902      	adds	r2, r0, r4
 8005726:	19d2      	adds	r2, r2, r7
 8005728:	8812      	ldrh	r2, [r2, #0]
 800572a:	430a      	orrs	r2, r1
 800572c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800572e:	69fb      	ldr	r3, [r7, #28]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	1902      	adds	r2, r0, r4
 8005734:	19d2      	adds	r2, r2, r7
 8005736:	8812      	ldrh	r2, [r2, #0]
 8005738:	60da      	str	r2, [r3, #12]
 800573a:	e05d      	b.n	80057f8 <UART_SetConfig+0x50c>
      }
      else
      {
        ret = HAL_ERROR;
 800573c:	231a      	movs	r3, #26
 800573e:	2218      	movs	r2, #24
 8005740:	189b      	adds	r3, r3, r2
 8005742:	19db      	adds	r3, r3, r7
 8005744:	2201      	movs	r2, #1
 8005746:	701a      	strb	r2, [r3, #0]
 8005748:	e056      	b.n	80057f8 <UART_SetConfig+0x50c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800574a:	231b      	movs	r3, #27
 800574c:	2218      	movs	r2, #24
 800574e:	189b      	adds	r3, r3, r2
 8005750:	19db      	adds	r3, r3, r7
 8005752:	781b      	ldrb	r3, [r3, #0]
 8005754:	2b08      	cmp	r3, #8
 8005756:	d822      	bhi.n	800579e <UART_SetConfig+0x4b2>
 8005758:	009a      	lsls	r2, r3, #2
 800575a:	4b33      	ldr	r3, [pc, #204]	; (8005828 <UART_SetConfig+0x53c>)
 800575c:	18d3      	adds	r3, r2, r3
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005762:	f7fe fcc9 	bl	80040f8 <HAL_RCC_GetPCLK1Freq>
 8005766:	0003      	movs	r3, r0
 8005768:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800576a:	e021      	b.n	80057b0 <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800576c:	f7fe fcda 	bl	8004124 <HAL_RCC_GetPCLK2Freq>
 8005770:	0003      	movs	r3, r0
 8005772:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005774:	e01c      	b.n	80057b0 <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005776:	4b29      	ldr	r3, [pc, #164]	; (800581c <UART_SetConfig+0x530>)
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	2210      	movs	r2, #16
 800577c:	4013      	ands	r3, r2
 800577e:	d002      	beq.n	8005786 <UART_SetConfig+0x49a>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8005780:	4b27      	ldr	r3, [pc, #156]	; (8005820 <UART_SetConfig+0x534>)
 8005782:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005784:	e014      	b.n	80057b0 <UART_SetConfig+0x4c4>
          pclk = (uint32_t) HSI_VALUE;
 8005786:	4b27      	ldr	r3, [pc, #156]	; (8005824 <UART_SetConfig+0x538>)
 8005788:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800578a:	e011      	b.n	80057b0 <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800578c:	f7fe fc04 	bl	8003f98 <HAL_RCC_GetSysClockFreq>
 8005790:	0003      	movs	r3, r0
 8005792:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005794:	e00c      	b.n	80057b0 <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005796:	2380      	movs	r3, #128	; 0x80
 8005798:	021b      	lsls	r3, r3, #8
 800579a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800579c:	e008      	b.n	80057b0 <UART_SetConfig+0x4c4>
      default:
        pclk = 0U;
 800579e:	2300      	movs	r3, #0
 80057a0:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80057a2:	231a      	movs	r3, #26
 80057a4:	2218      	movs	r2, #24
 80057a6:	189b      	adds	r3, r3, r2
 80057a8:	19db      	adds	r3, r3, r7
 80057aa:	2201      	movs	r2, #1
 80057ac:	701a      	strb	r2, [r3, #0]
        break;
 80057ae:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80057b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d020      	beq.n	80057f8 <UART_SetConfig+0x50c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80057b6:	69fb      	ldr	r3, [r7, #28]
 80057b8:	685b      	ldr	r3, [r3, #4]
 80057ba:	085a      	lsrs	r2, r3, #1
 80057bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057be:	18d2      	adds	r2, r2, r3
 80057c0:	69fb      	ldr	r3, [r7, #28]
 80057c2:	685b      	ldr	r3, [r3, #4]
 80057c4:	0019      	movs	r1, r3
 80057c6:	0010      	movs	r0, r2
 80057c8:	f7fa fcba 	bl	8000140 <__udivsi3>
 80057cc:	0003      	movs	r3, r0
 80057ce:	b29b      	uxth	r3, r3
 80057d0:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80057d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057d4:	2b0f      	cmp	r3, #15
 80057d6:	d909      	bls.n	80057ec <UART_SetConfig+0x500>
 80057d8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80057da:	2380      	movs	r3, #128	; 0x80
 80057dc:	025b      	lsls	r3, r3, #9
 80057de:	429a      	cmp	r2, r3
 80057e0:	d204      	bcs.n	80057ec <UART_SetConfig+0x500>
      {
        huart->Instance->BRR = usartdiv;
 80057e2:	69fb      	ldr	r3, [r7, #28]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80057e8:	60da      	str	r2, [r3, #12]
 80057ea:	e005      	b.n	80057f8 <UART_SetConfig+0x50c>
      }
      else
      {
        ret = HAL_ERROR;
 80057ec:	231a      	movs	r3, #26
 80057ee:	2218      	movs	r2, #24
 80057f0:	189b      	adds	r3, r3, r2
 80057f2:	19db      	adds	r3, r3, r7
 80057f4:	2201      	movs	r2, #1
 80057f6:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80057f8:	69fb      	ldr	r3, [r7, #28]
 80057fa:	2200      	movs	r2, #0
 80057fc:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80057fe:	69fb      	ldr	r3, [r7, #28]
 8005800:	2200      	movs	r2, #0
 8005802:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8005804:	231a      	movs	r3, #26
 8005806:	2218      	movs	r2, #24
 8005808:	189b      	adds	r3, r3, r2
 800580a:	19db      	adds	r3, r3, r7
 800580c:	781b      	ldrb	r3, [r3, #0]
}
 800580e:	0018      	movs	r0, r3
 8005810:	46bd      	mov	sp, r7
 8005812:	b00e      	add	sp, #56	; 0x38
 8005814:	bdb0      	pop	{r4, r5, r7, pc}
 8005816:	46c0      	nop			; (mov r8, r8)
 8005818:	08008c98 	.word	0x08008c98
 800581c:	40021000 	.word	0x40021000
 8005820:	003d0900 	.word	0x003d0900
 8005824:	00f42400 	.word	0x00f42400
 8005828:	08008cbc 	.word	0x08008cbc

0800582c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800582c:	b580      	push	{r7, lr}
 800582e:	b082      	sub	sp, #8
 8005830:	af00      	add	r7, sp, #0
 8005832:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005838:	2201      	movs	r2, #1
 800583a:	4013      	ands	r3, r2
 800583c:	d00b      	beq.n	8005856 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	685b      	ldr	r3, [r3, #4]
 8005844:	4a4a      	ldr	r2, [pc, #296]	; (8005970 <UART_AdvFeatureConfig+0x144>)
 8005846:	4013      	ands	r3, r2
 8005848:	0019      	movs	r1, r3
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	430a      	orrs	r2, r1
 8005854:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800585a:	2202      	movs	r2, #2
 800585c:	4013      	ands	r3, r2
 800585e:	d00b      	beq.n	8005878 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	685b      	ldr	r3, [r3, #4]
 8005866:	4a43      	ldr	r2, [pc, #268]	; (8005974 <UART_AdvFeatureConfig+0x148>)
 8005868:	4013      	ands	r3, r2
 800586a:	0019      	movs	r1, r3
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	430a      	orrs	r2, r1
 8005876:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800587c:	2204      	movs	r2, #4
 800587e:	4013      	ands	r3, r2
 8005880:	d00b      	beq.n	800589a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	685b      	ldr	r3, [r3, #4]
 8005888:	4a3b      	ldr	r2, [pc, #236]	; (8005978 <UART_AdvFeatureConfig+0x14c>)
 800588a:	4013      	ands	r3, r2
 800588c:	0019      	movs	r1, r3
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	430a      	orrs	r2, r1
 8005898:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800589e:	2208      	movs	r2, #8
 80058a0:	4013      	ands	r3, r2
 80058a2:	d00b      	beq.n	80058bc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	685b      	ldr	r3, [r3, #4]
 80058aa:	4a34      	ldr	r2, [pc, #208]	; (800597c <UART_AdvFeatureConfig+0x150>)
 80058ac:	4013      	ands	r3, r2
 80058ae:	0019      	movs	r1, r3
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	430a      	orrs	r2, r1
 80058ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058c0:	2210      	movs	r2, #16
 80058c2:	4013      	ands	r3, r2
 80058c4:	d00b      	beq.n	80058de <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	689b      	ldr	r3, [r3, #8]
 80058cc:	4a2c      	ldr	r2, [pc, #176]	; (8005980 <UART_AdvFeatureConfig+0x154>)
 80058ce:	4013      	ands	r3, r2
 80058d0:	0019      	movs	r1, r3
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	430a      	orrs	r2, r1
 80058dc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058e2:	2220      	movs	r2, #32
 80058e4:	4013      	ands	r3, r2
 80058e6:	d00b      	beq.n	8005900 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	689b      	ldr	r3, [r3, #8]
 80058ee:	4a25      	ldr	r2, [pc, #148]	; (8005984 <UART_AdvFeatureConfig+0x158>)
 80058f0:	4013      	ands	r3, r2
 80058f2:	0019      	movs	r1, r3
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	430a      	orrs	r2, r1
 80058fe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005904:	2240      	movs	r2, #64	; 0x40
 8005906:	4013      	ands	r3, r2
 8005908:	d01d      	beq.n	8005946 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	685b      	ldr	r3, [r3, #4]
 8005910:	4a1d      	ldr	r2, [pc, #116]	; (8005988 <UART_AdvFeatureConfig+0x15c>)
 8005912:	4013      	ands	r3, r2
 8005914:	0019      	movs	r1, r3
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	430a      	orrs	r2, r1
 8005920:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005926:	2380      	movs	r3, #128	; 0x80
 8005928:	035b      	lsls	r3, r3, #13
 800592a:	429a      	cmp	r2, r3
 800592c:	d10b      	bne.n	8005946 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	685b      	ldr	r3, [r3, #4]
 8005934:	4a15      	ldr	r2, [pc, #84]	; (800598c <UART_AdvFeatureConfig+0x160>)
 8005936:	4013      	ands	r3, r2
 8005938:	0019      	movs	r1, r3
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	430a      	orrs	r2, r1
 8005944:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800594a:	2280      	movs	r2, #128	; 0x80
 800594c:	4013      	ands	r3, r2
 800594e:	d00b      	beq.n	8005968 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	685b      	ldr	r3, [r3, #4]
 8005956:	4a0e      	ldr	r2, [pc, #56]	; (8005990 <UART_AdvFeatureConfig+0x164>)
 8005958:	4013      	ands	r3, r2
 800595a:	0019      	movs	r1, r3
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	430a      	orrs	r2, r1
 8005966:	605a      	str	r2, [r3, #4]
  }
}
 8005968:	46c0      	nop			; (mov r8, r8)
 800596a:	46bd      	mov	sp, r7
 800596c:	b002      	add	sp, #8
 800596e:	bd80      	pop	{r7, pc}
 8005970:	fffdffff 	.word	0xfffdffff
 8005974:	fffeffff 	.word	0xfffeffff
 8005978:	fffbffff 	.word	0xfffbffff
 800597c:	ffff7fff 	.word	0xffff7fff
 8005980:	ffffefff 	.word	0xffffefff
 8005984:	ffffdfff 	.word	0xffffdfff
 8005988:	ffefffff 	.word	0xffefffff
 800598c:	ff9fffff 	.word	0xff9fffff
 8005990:	fff7ffff 	.word	0xfff7ffff

08005994 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005994:	b580      	push	{r7, lr}
 8005996:	b086      	sub	sp, #24
 8005998:	af02      	add	r7, sp, #8
 800599a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2280      	movs	r2, #128	; 0x80
 80059a0:	2100      	movs	r1, #0
 80059a2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80059a4:	f7fd fb5e 	bl	8003064 <HAL_GetTick>
 80059a8:	0003      	movs	r3, r0
 80059aa:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	2208      	movs	r2, #8
 80059b4:	4013      	ands	r3, r2
 80059b6:	2b08      	cmp	r3, #8
 80059b8:	d10c      	bne.n	80059d4 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	2280      	movs	r2, #128	; 0x80
 80059be:	0391      	lsls	r1, r2, #14
 80059c0:	6878      	ldr	r0, [r7, #4]
 80059c2:	4a17      	ldr	r2, [pc, #92]	; (8005a20 <UART_CheckIdleState+0x8c>)
 80059c4:	9200      	str	r2, [sp, #0]
 80059c6:	2200      	movs	r2, #0
 80059c8:	f000 f82c 	bl	8005a24 <UART_WaitOnFlagUntilTimeout>
 80059cc:	1e03      	subs	r3, r0, #0
 80059ce:	d001      	beq.n	80059d4 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80059d0:	2303      	movs	r3, #3
 80059d2:	e021      	b.n	8005a18 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	2204      	movs	r2, #4
 80059dc:	4013      	ands	r3, r2
 80059de:	2b04      	cmp	r3, #4
 80059e0:	d10c      	bne.n	80059fc <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	2280      	movs	r2, #128	; 0x80
 80059e6:	03d1      	lsls	r1, r2, #15
 80059e8:	6878      	ldr	r0, [r7, #4]
 80059ea:	4a0d      	ldr	r2, [pc, #52]	; (8005a20 <UART_CheckIdleState+0x8c>)
 80059ec:	9200      	str	r2, [sp, #0]
 80059ee:	2200      	movs	r2, #0
 80059f0:	f000 f818 	bl	8005a24 <UART_WaitOnFlagUntilTimeout>
 80059f4:	1e03      	subs	r3, r0, #0
 80059f6:	d001      	beq.n	80059fc <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80059f8:	2303      	movs	r3, #3
 80059fa:	e00d      	b.n	8005a18 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2220      	movs	r2, #32
 8005a00:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	2220      	movs	r2, #32
 8005a06:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	2274      	movs	r2, #116	; 0x74
 8005a12:	2100      	movs	r1, #0
 8005a14:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005a16:	2300      	movs	r3, #0
}
 8005a18:	0018      	movs	r0, r3
 8005a1a:	46bd      	mov	sp, r7
 8005a1c:	b004      	add	sp, #16
 8005a1e:	bd80      	pop	{r7, pc}
 8005a20:	01ffffff 	.word	0x01ffffff

08005a24 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005a24:	b580      	push	{r7, lr}
 8005a26:	b094      	sub	sp, #80	; 0x50
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	60f8      	str	r0, [r7, #12]
 8005a2c:	60b9      	str	r1, [r7, #8]
 8005a2e:	603b      	str	r3, [r7, #0]
 8005a30:	1dfb      	adds	r3, r7, #7
 8005a32:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a34:	e0a3      	b.n	8005b7e <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a36:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005a38:	3301      	adds	r3, #1
 8005a3a:	d100      	bne.n	8005a3e <UART_WaitOnFlagUntilTimeout+0x1a>
 8005a3c:	e09f      	b.n	8005b7e <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a3e:	f7fd fb11 	bl	8003064 <HAL_GetTick>
 8005a42:	0002      	movs	r2, r0
 8005a44:	683b      	ldr	r3, [r7, #0]
 8005a46:	1ad3      	subs	r3, r2, r3
 8005a48:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005a4a:	429a      	cmp	r2, r3
 8005a4c:	d302      	bcc.n	8005a54 <UART_WaitOnFlagUntilTimeout+0x30>
 8005a4e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d13d      	bne.n	8005ad0 <UART_WaitOnFlagUntilTimeout+0xac>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005a54:	f3ef 8310 	mrs	r3, PRIMASK
 8005a58:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8005a5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005a5c:	647b      	str	r3, [r7, #68]	; 0x44
 8005a5e:	2301      	movs	r3, #1
 8005a60:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a64:	f383 8810 	msr	PRIMASK, r3
}
 8005a68:	46c0      	nop			; (mov r8, r8)
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	681a      	ldr	r2, [r3, #0]
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	494c      	ldr	r1, [pc, #304]	; (8005ba8 <UART_WaitOnFlagUntilTimeout+0x184>)
 8005a76:	400a      	ands	r2, r1
 8005a78:	601a      	str	r2, [r3, #0]
 8005a7a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005a7c:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a80:	f383 8810 	msr	PRIMASK, r3
}
 8005a84:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005a86:	f3ef 8310 	mrs	r3, PRIMASK
 8005a8a:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8005a8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a8e:	643b      	str	r3, [r7, #64]	; 0x40
 8005a90:	2301      	movs	r3, #1
 8005a92:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a96:	f383 8810 	msr	PRIMASK, r3
}
 8005a9a:	46c0      	nop			; (mov r8, r8)
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	689a      	ldr	r2, [r3, #8]
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	2101      	movs	r1, #1
 8005aa8:	438a      	bics	r2, r1
 8005aaa:	609a      	str	r2, [r3, #8]
 8005aac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005aae:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ab0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ab2:	f383 8810 	msr	PRIMASK, r3
}
 8005ab6:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	2220      	movs	r2, #32
 8005abc:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	2220      	movs	r2, #32
 8005ac2:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	2274      	movs	r2, #116	; 0x74
 8005ac8:	2100      	movs	r1, #0
 8005aca:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005acc:	2303      	movs	r3, #3
 8005ace:	e067      	b.n	8005ba0 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	2204      	movs	r2, #4
 8005ad8:	4013      	ands	r3, r2
 8005ada:	d050      	beq.n	8005b7e <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	69da      	ldr	r2, [r3, #28]
 8005ae2:	2380      	movs	r3, #128	; 0x80
 8005ae4:	011b      	lsls	r3, r3, #4
 8005ae6:	401a      	ands	r2, r3
 8005ae8:	2380      	movs	r3, #128	; 0x80
 8005aea:	011b      	lsls	r3, r3, #4
 8005aec:	429a      	cmp	r2, r3
 8005aee:	d146      	bne.n	8005b7e <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	2280      	movs	r2, #128	; 0x80
 8005af6:	0112      	lsls	r2, r2, #4
 8005af8:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005afa:	f3ef 8310 	mrs	r3, PRIMASK
 8005afe:	613b      	str	r3, [r7, #16]
  return(result);
 8005b00:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005b02:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005b04:	2301      	movs	r3, #1
 8005b06:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b08:	697b      	ldr	r3, [r7, #20]
 8005b0a:	f383 8810 	msr	PRIMASK, r3
}
 8005b0e:	46c0      	nop			; (mov r8, r8)
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	681a      	ldr	r2, [r3, #0]
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	4923      	ldr	r1, [pc, #140]	; (8005ba8 <UART_WaitOnFlagUntilTimeout+0x184>)
 8005b1c:	400a      	ands	r2, r1
 8005b1e:	601a      	str	r2, [r3, #0]
 8005b20:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005b22:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b24:	69bb      	ldr	r3, [r7, #24]
 8005b26:	f383 8810 	msr	PRIMASK, r3
}
 8005b2a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005b2c:	f3ef 8310 	mrs	r3, PRIMASK
 8005b30:	61fb      	str	r3, [r7, #28]
  return(result);
 8005b32:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b34:	64bb      	str	r3, [r7, #72]	; 0x48
 8005b36:	2301      	movs	r3, #1
 8005b38:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b3a:	6a3b      	ldr	r3, [r7, #32]
 8005b3c:	f383 8810 	msr	PRIMASK, r3
}
 8005b40:	46c0      	nop			; (mov r8, r8)
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	689a      	ldr	r2, [r3, #8]
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	2101      	movs	r1, #1
 8005b4e:	438a      	bics	r2, r1
 8005b50:	609a      	str	r2, [r3, #8]
 8005b52:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005b54:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b58:	f383 8810 	msr	PRIMASK, r3
}
 8005b5c:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	2220      	movs	r2, #32
 8005b62:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	2220      	movs	r2, #32
 8005b68:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	2280      	movs	r2, #128	; 0x80
 8005b6e:	2120      	movs	r1, #32
 8005b70:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	2274      	movs	r2, #116	; 0x74
 8005b76:	2100      	movs	r1, #0
 8005b78:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8005b7a:	2303      	movs	r3, #3
 8005b7c:	e010      	b.n	8005ba0 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	69db      	ldr	r3, [r3, #28]
 8005b84:	68ba      	ldr	r2, [r7, #8]
 8005b86:	4013      	ands	r3, r2
 8005b88:	68ba      	ldr	r2, [r7, #8]
 8005b8a:	1ad3      	subs	r3, r2, r3
 8005b8c:	425a      	negs	r2, r3
 8005b8e:	4153      	adcs	r3, r2
 8005b90:	b2db      	uxtb	r3, r3
 8005b92:	001a      	movs	r2, r3
 8005b94:	1dfb      	adds	r3, r7, #7
 8005b96:	781b      	ldrb	r3, [r3, #0]
 8005b98:	429a      	cmp	r2, r3
 8005b9a:	d100      	bne.n	8005b9e <UART_WaitOnFlagUntilTimeout+0x17a>
 8005b9c:	e74b      	b.n	8005a36 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005b9e:	2300      	movs	r3, #0
}
 8005ba0:	0018      	movs	r0, r3
 8005ba2:	46bd      	mov	sp, r7
 8005ba4:	b014      	add	sp, #80	; 0x50
 8005ba6:	bd80      	pop	{r7, pc}
 8005ba8:	fffffe5f 	.word	0xfffffe5f

08005bac <__errno>:
 8005bac:	4b01      	ldr	r3, [pc, #4]	; (8005bb4 <__errno+0x8>)
 8005bae:	6818      	ldr	r0, [r3, #0]
 8005bb0:	4770      	bx	lr
 8005bb2:	46c0      	nop			; (mov r8, r8)
 8005bb4:	2000000c 	.word	0x2000000c

08005bb8 <__libc_init_array>:
 8005bb8:	b570      	push	{r4, r5, r6, lr}
 8005bba:	2600      	movs	r6, #0
 8005bbc:	4d0c      	ldr	r5, [pc, #48]	; (8005bf0 <__libc_init_array+0x38>)
 8005bbe:	4c0d      	ldr	r4, [pc, #52]	; (8005bf4 <__libc_init_array+0x3c>)
 8005bc0:	1b64      	subs	r4, r4, r5
 8005bc2:	10a4      	asrs	r4, r4, #2
 8005bc4:	42a6      	cmp	r6, r4
 8005bc6:	d109      	bne.n	8005bdc <__libc_init_array+0x24>
 8005bc8:	2600      	movs	r6, #0
 8005bca:	f002 ffbb 	bl	8008b44 <_init>
 8005bce:	4d0a      	ldr	r5, [pc, #40]	; (8005bf8 <__libc_init_array+0x40>)
 8005bd0:	4c0a      	ldr	r4, [pc, #40]	; (8005bfc <__libc_init_array+0x44>)
 8005bd2:	1b64      	subs	r4, r4, r5
 8005bd4:	10a4      	asrs	r4, r4, #2
 8005bd6:	42a6      	cmp	r6, r4
 8005bd8:	d105      	bne.n	8005be6 <__libc_init_array+0x2e>
 8005bda:	bd70      	pop	{r4, r5, r6, pc}
 8005bdc:	00b3      	lsls	r3, r6, #2
 8005bde:	58eb      	ldr	r3, [r5, r3]
 8005be0:	4798      	blx	r3
 8005be2:	3601      	adds	r6, #1
 8005be4:	e7ee      	b.n	8005bc4 <__libc_init_array+0xc>
 8005be6:	00b3      	lsls	r3, r6, #2
 8005be8:	58eb      	ldr	r3, [r5, r3]
 8005bea:	4798      	blx	r3
 8005bec:	3601      	adds	r6, #1
 8005bee:	e7f2      	b.n	8005bd6 <__libc_init_array+0x1e>
 8005bf0:	080090c4 	.word	0x080090c4
 8005bf4:	080090c4 	.word	0x080090c4
 8005bf8:	080090c4 	.word	0x080090c4
 8005bfc:	080090c8 	.word	0x080090c8

08005c00 <memset>:
 8005c00:	0003      	movs	r3, r0
 8005c02:	1882      	adds	r2, r0, r2
 8005c04:	4293      	cmp	r3, r2
 8005c06:	d100      	bne.n	8005c0a <memset+0xa>
 8005c08:	4770      	bx	lr
 8005c0a:	7019      	strb	r1, [r3, #0]
 8005c0c:	3301      	adds	r3, #1
 8005c0e:	e7f9      	b.n	8005c04 <memset+0x4>

08005c10 <__cvt>:
 8005c10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005c12:	001e      	movs	r6, r3
 8005c14:	2300      	movs	r3, #0
 8005c16:	0014      	movs	r4, r2
 8005c18:	b08b      	sub	sp, #44	; 0x2c
 8005c1a:	429e      	cmp	r6, r3
 8005c1c:	da04      	bge.n	8005c28 <__cvt+0x18>
 8005c1e:	2180      	movs	r1, #128	; 0x80
 8005c20:	0609      	lsls	r1, r1, #24
 8005c22:	1873      	adds	r3, r6, r1
 8005c24:	001e      	movs	r6, r3
 8005c26:	232d      	movs	r3, #45	; 0x2d
 8005c28:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005c2a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8005c2c:	7013      	strb	r3, [r2, #0]
 8005c2e:	2320      	movs	r3, #32
 8005c30:	2203      	movs	r2, #3
 8005c32:	439f      	bics	r7, r3
 8005c34:	2f46      	cmp	r7, #70	; 0x46
 8005c36:	d007      	beq.n	8005c48 <__cvt+0x38>
 8005c38:	003b      	movs	r3, r7
 8005c3a:	3b45      	subs	r3, #69	; 0x45
 8005c3c:	4259      	negs	r1, r3
 8005c3e:	414b      	adcs	r3, r1
 8005c40:	9910      	ldr	r1, [sp, #64]	; 0x40
 8005c42:	3a01      	subs	r2, #1
 8005c44:	18cb      	adds	r3, r1, r3
 8005c46:	9310      	str	r3, [sp, #64]	; 0x40
 8005c48:	ab09      	add	r3, sp, #36	; 0x24
 8005c4a:	9304      	str	r3, [sp, #16]
 8005c4c:	ab08      	add	r3, sp, #32
 8005c4e:	9303      	str	r3, [sp, #12]
 8005c50:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005c52:	9200      	str	r2, [sp, #0]
 8005c54:	9302      	str	r3, [sp, #8]
 8005c56:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005c58:	0022      	movs	r2, r4
 8005c5a:	9301      	str	r3, [sp, #4]
 8005c5c:	0033      	movs	r3, r6
 8005c5e:	f000 fcf1 	bl	8006644 <_dtoa_r>
 8005c62:	0005      	movs	r5, r0
 8005c64:	2f47      	cmp	r7, #71	; 0x47
 8005c66:	d102      	bne.n	8005c6e <__cvt+0x5e>
 8005c68:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005c6a:	07db      	lsls	r3, r3, #31
 8005c6c:	d528      	bpl.n	8005cc0 <__cvt+0xb0>
 8005c6e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005c70:	18eb      	adds	r3, r5, r3
 8005c72:	9307      	str	r3, [sp, #28]
 8005c74:	2f46      	cmp	r7, #70	; 0x46
 8005c76:	d114      	bne.n	8005ca2 <__cvt+0x92>
 8005c78:	782b      	ldrb	r3, [r5, #0]
 8005c7a:	2b30      	cmp	r3, #48	; 0x30
 8005c7c:	d10c      	bne.n	8005c98 <__cvt+0x88>
 8005c7e:	2200      	movs	r2, #0
 8005c80:	2300      	movs	r3, #0
 8005c82:	0020      	movs	r0, r4
 8005c84:	0031      	movs	r1, r6
 8005c86:	f7fa fbe1 	bl	800044c <__aeabi_dcmpeq>
 8005c8a:	2800      	cmp	r0, #0
 8005c8c:	d104      	bne.n	8005c98 <__cvt+0x88>
 8005c8e:	2301      	movs	r3, #1
 8005c90:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005c92:	1a9b      	subs	r3, r3, r2
 8005c94:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005c96:	6013      	str	r3, [r2, #0]
 8005c98:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005c9a:	9a07      	ldr	r2, [sp, #28]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	18d3      	adds	r3, r2, r3
 8005ca0:	9307      	str	r3, [sp, #28]
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	2300      	movs	r3, #0
 8005ca6:	0020      	movs	r0, r4
 8005ca8:	0031      	movs	r1, r6
 8005caa:	f7fa fbcf 	bl	800044c <__aeabi_dcmpeq>
 8005cae:	2800      	cmp	r0, #0
 8005cb0:	d001      	beq.n	8005cb6 <__cvt+0xa6>
 8005cb2:	9b07      	ldr	r3, [sp, #28]
 8005cb4:	9309      	str	r3, [sp, #36]	; 0x24
 8005cb6:	2230      	movs	r2, #48	; 0x30
 8005cb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005cba:	9907      	ldr	r1, [sp, #28]
 8005cbc:	428b      	cmp	r3, r1
 8005cbe:	d306      	bcc.n	8005cce <__cvt+0xbe>
 8005cc0:	0028      	movs	r0, r5
 8005cc2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005cc4:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005cc6:	1b5b      	subs	r3, r3, r5
 8005cc8:	6013      	str	r3, [r2, #0]
 8005cca:	b00b      	add	sp, #44	; 0x2c
 8005ccc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005cce:	1c59      	adds	r1, r3, #1
 8005cd0:	9109      	str	r1, [sp, #36]	; 0x24
 8005cd2:	701a      	strb	r2, [r3, #0]
 8005cd4:	e7f0      	b.n	8005cb8 <__cvt+0xa8>

08005cd6 <__exponent>:
 8005cd6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005cd8:	1c83      	adds	r3, r0, #2
 8005cda:	b087      	sub	sp, #28
 8005cdc:	9303      	str	r3, [sp, #12]
 8005cde:	0005      	movs	r5, r0
 8005ce0:	000c      	movs	r4, r1
 8005ce2:	232b      	movs	r3, #43	; 0x2b
 8005ce4:	7002      	strb	r2, [r0, #0]
 8005ce6:	2900      	cmp	r1, #0
 8005ce8:	da01      	bge.n	8005cee <__exponent+0x18>
 8005cea:	424c      	negs	r4, r1
 8005cec:	3302      	adds	r3, #2
 8005cee:	706b      	strb	r3, [r5, #1]
 8005cf0:	2c09      	cmp	r4, #9
 8005cf2:	dd31      	ble.n	8005d58 <__exponent+0x82>
 8005cf4:	270a      	movs	r7, #10
 8005cf6:	ab04      	add	r3, sp, #16
 8005cf8:	1dde      	adds	r6, r3, #7
 8005cfa:	0020      	movs	r0, r4
 8005cfc:	0039      	movs	r1, r7
 8005cfe:	9601      	str	r6, [sp, #4]
 8005d00:	f7fa fb8e 	bl	8000420 <__aeabi_idivmod>
 8005d04:	3e01      	subs	r6, #1
 8005d06:	3130      	adds	r1, #48	; 0x30
 8005d08:	0020      	movs	r0, r4
 8005d0a:	7031      	strb	r1, [r6, #0]
 8005d0c:	0039      	movs	r1, r7
 8005d0e:	9402      	str	r4, [sp, #8]
 8005d10:	f7fa faa0 	bl	8000254 <__divsi3>
 8005d14:	9b02      	ldr	r3, [sp, #8]
 8005d16:	0004      	movs	r4, r0
 8005d18:	2b63      	cmp	r3, #99	; 0x63
 8005d1a:	dcee      	bgt.n	8005cfa <__exponent+0x24>
 8005d1c:	9b01      	ldr	r3, [sp, #4]
 8005d1e:	3430      	adds	r4, #48	; 0x30
 8005d20:	1e9a      	subs	r2, r3, #2
 8005d22:	0013      	movs	r3, r2
 8005d24:	9903      	ldr	r1, [sp, #12]
 8005d26:	7014      	strb	r4, [r2, #0]
 8005d28:	a804      	add	r0, sp, #16
 8005d2a:	3007      	adds	r0, #7
 8005d2c:	4298      	cmp	r0, r3
 8005d2e:	d80e      	bhi.n	8005d4e <__exponent+0x78>
 8005d30:	ab04      	add	r3, sp, #16
 8005d32:	3307      	adds	r3, #7
 8005d34:	2000      	movs	r0, #0
 8005d36:	429a      	cmp	r2, r3
 8005d38:	d804      	bhi.n	8005d44 <__exponent+0x6e>
 8005d3a:	ab04      	add	r3, sp, #16
 8005d3c:	3009      	adds	r0, #9
 8005d3e:	18c0      	adds	r0, r0, r3
 8005d40:	9b01      	ldr	r3, [sp, #4]
 8005d42:	1ac0      	subs	r0, r0, r3
 8005d44:	9b03      	ldr	r3, [sp, #12]
 8005d46:	1818      	adds	r0, r3, r0
 8005d48:	1b40      	subs	r0, r0, r5
 8005d4a:	b007      	add	sp, #28
 8005d4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d4e:	7818      	ldrb	r0, [r3, #0]
 8005d50:	3301      	adds	r3, #1
 8005d52:	7008      	strb	r0, [r1, #0]
 8005d54:	3101      	adds	r1, #1
 8005d56:	e7e7      	b.n	8005d28 <__exponent+0x52>
 8005d58:	2330      	movs	r3, #48	; 0x30
 8005d5a:	18e4      	adds	r4, r4, r3
 8005d5c:	70ab      	strb	r3, [r5, #2]
 8005d5e:	1d28      	adds	r0, r5, #4
 8005d60:	70ec      	strb	r4, [r5, #3]
 8005d62:	e7f1      	b.n	8005d48 <__exponent+0x72>

08005d64 <_printf_float>:
 8005d64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005d66:	b095      	sub	sp, #84	; 0x54
 8005d68:	000c      	movs	r4, r1
 8005d6a:	9209      	str	r2, [sp, #36]	; 0x24
 8005d6c:	001e      	movs	r6, r3
 8005d6e:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8005d70:	0007      	movs	r7, r0
 8005d72:	f001 fa81 	bl	8007278 <_localeconv_r>
 8005d76:	6803      	ldr	r3, [r0, #0]
 8005d78:	0018      	movs	r0, r3
 8005d7a:	930c      	str	r3, [sp, #48]	; 0x30
 8005d7c:	f7fa f9c4 	bl	8000108 <strlen>
 8005d80:	2300      	movs	r3, #0
 8005d82:	9312      	str	r3, [sp, #72]	; 0x48
 8005d84:	7e23      	ldrb	r3, [r4, #24]
 8005d86:	2207      	movs	r2, #7
 8005d88:	930a      	str	r3, [sp, #40]	; 0x28
 8005d8a:	6823      	ldr	r3, [r4, #0]
 8005d8c:	900e      	str	r0, [sp, #56]	; 0x38
 8005d8e:	930d      	str	r3, [sp, #52]	; 0x34
 8005d90:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005d92:	682b      	ldr	r3, [r5, #0]
 8005d94:	05c9      	lsls	r1, r1, #23
 8005d96:	d547      	bpl.n	8005e28 <_printf_float+0xc4>
 8005d98:	189b      	adds	r3, r3, r2
 8005d9a:	4393      	bics	r3, r2
 8005d9c:	001a      	movs	r2, r3
 8005d9e:	3208      	adds	r2, #8
 8005da0:	602a      	str	r2, [r5, #0]
 8005da2:	681a      	ldr	r2, [r3, #0]
 8005da4:	685b      	ldr	r3, [r3, #4]
 8005da6:	64a2      	str	r2, [r4, #72]	; 0x48
 8005da8:	64e3      	str	r3, [r4, #76]	; 0x4c
 8005daa:	2201      	movs	r2, #1
 8005dac:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8005dae:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 8005db0:	930b      	str	r3, [sp, #44]	; 0x2c
 8005db2:	006b      	lsls	r3, r5, #1
 8005db4:	085b      	lsrs	r3, r3, #1
 8005db6:	930f      	str	r3, [sp, #60]	; 0x3c
 8005db8:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8005dba:	4ba7      	ldr	r3, [pc, #668]	; (8006058 <_printf_float+0x2f4>)
 8005dbc:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8005dbe:	4252      	negs	r2, r2
 8005dc0:	f7fc fb22 	bl	8002408 <__aeabi_dcmpun>
 8005dc4:	2800      	cmp	r0, #0
 8005dc6:	d131      	bne.n	8005e2c <_printf_float+0xc8>
 8005dc8:	2201      	movs	r2, #1
 8005dca:	4ba3      	ldr	r3, [pc, #652]	; (8006058 <_printf_float+0x2f4>)
 8005dcc:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8005dce:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8005dd0:	4252      	negs	r2, r2
 8005dd2:	f7fa fb4b 	bl	800046c <__aeabi_dcmple>
 8005dd6:	2800      	cmp	r0, #0
 8005dd8:	d128      	bne.n	8005e2c <_printf_float+0xc8>
 8005dda:	2200      	movs	r2, #0
 8005ddc:	2300      	movs	r3, #0
 8005dde:	0029      	movs	r1, r5
 8005de0:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8005de2:	f7fa fb39 	bl	8000458 <__aeabi_dcmplt>
 8005de6:	2800      	cmp	r0, #0
 8005de8:	d003      	beq.n	8005df2 <_printf_float+0x8e>
 8005dea:	0023      	movs	r3, r4
 8005dec:	222d      	movs	r2, #45	; 0x2d
 8005dee:	3343      	adds	r3, #67	; 0x43
 8005df0:	701a      	strb	r2, [r3, #0]
 8005df2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005df4:	4d99      	ldr	r5, [pc, #612]	; (800605c <_printf_float+0x2f8>)
 8005df6:	2b47      	cmp	r3, #71	; 0x47
 8005df8:	d900      	bls.n	8005dfc <_printf_float+0x98>
 8005dfa:	4d99      	ldr	r5, [pc, #612]	; (8006060 <_printf_float+0x2fc>)
 8005dfc:	2303      	movs	r3, #3
 8005dfe:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005e00:	6123      	str	r3, [r4, #16]
 8005e02:	3301      	adds	r3, #1
 8005e04:	439a      	bics	r2, r3
 8005e06:	2300      	movs	r3, #0
 8005e08:	6022      	str	r2, [r4, #0]
 8005e0a:	930b      	str	r3, [sp, #44]	; 0x2c
 8005e0c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e0e:	0021      	movs	r1, r4
 8005e10:	0038      	movs	r0, r7
 8005e12:	9600      	str	r6, [sp, #0]
 8005e14:	aa13      	add	r2, sp, #76	; 0x4c
 8005e16:	f000 f9e7 	bl	80061e8 <_printf_common>
 8005e1a:	1c43      	adds	r3, r0, #1
 8005e1c:	d000      	beq.n	8005e20 <_printf_float+0xbc>
 8005e1e:	e0a2      	b.n	8005f66 <_printf_float+0x202>
 8005e20:	2001      	movs	r0, #1
 8005e22:	4240      	negs	r0, r0
 8005e24:	b015      	add	sp, #84	; 0x54
 8005e26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e28:	3307      	adds	r3, #7
 8005e2a:	e7b6      	b.n	8005d9a <_printf_float+0x36>
 8005e2c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005e2e:	002b      	movs	r3, r5
 8005e30:	0010      	movs	r0, r2
 8005e32:	0029      	movs	r1, r5
 8005e34:	f7fc fae8 	bl	8002408 <__aeabi_dcmpun>
 8005e38:	2800      	cmp	r0, #0
 8005e3a:	d00b      	beq.n	8005e54 <_printf_float+0xf0>
 8005e3c:	2d00      	cmp	r5, #0
 8005e3e:	da03      	bge.n	8005e48 <_printf_float+0xe4>
 8005e40:	0023      	movs	r3, r4
 8005e42:	222d      	movs	r2, #45	; 0x2d
 8005e44:	3343      	adds	r3, #67	; 0x43
 8005e46:	701a      	strb	r2, [r3, #0]
 8005e48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e4a:	4d86      	ldr	r5, [pc, #536]	; (8006064 <_printf_float+0x300>)
 8005e4c:	2b47      	cmp	r3, #71	; 0x47
 8005e4e:	d9d5      	bls.n	8005dfc <_printf_float+0x98>
 8005e50:	4d85      	ldr	r5, [pc, #532]	; (8006068 <_printf_float+0x304>)
 8005e52:	e7d3      	b.n	8005dfc <_printf_float+0x98>
 8005e54:	2220      	movs	r2, #32
 8005e56:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005e58:	6863      	ldr	r3, [r4, #4]
 8005e5a:	4391      	bics	r1, r2
 8005e5c:	910f      	str	r1, [sp, #60]	; 0x3c
 8005e5e:	1c5a      	adds	r2, r3, #1
 8005e60:	d149      	bne.n	8005ef6 <_printf_float+0x192>
 8005e62:	3307      	adds	r3, #7
 8005e64:	6063      	str	r3, [r4, #4]
 8005e66:	2380      	movs	r3, #128	; 0x80
 8005e68:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005e6a:	00db      	lsls	r3, r3, #3
 8005e6c:	4313      	orrs	r3, r2
 8005e6e:	2200      	movs	r2, #0
 8005e70:	9206      	str	r2, [sp, #24]
 8005e72:	aa12      	add	r2, sp, #72	; 0x48
 8005e74:	9205      	str	r2, [sp, #20]
 8005e76:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005e78:	a908      	add	r1, sp, #32
 8005e7a:	9204      	str	r2, [sp, #16]
 8005e7c:	aa11      	add	r2, sp, #68	; 0x44
 8005e7e:	9203      	str	r2, [sp, #12]
 8005e80:	2223      	movs	r2, #35	; 0x23
 8005e82:	6023      	str	r3, [r4, #0]
 8005e84:	9301      	str	r3, [sp, #4]
 8005e86:	6863      	ldr	r3, [r4, #4]
 8005e88:	1852      	adds	r2, r2, r1
 8005e8a:	9202      	str	r2, [sp, #8]
 8005e8c:	9300      	str	r3, [sp, #0]
 8005e8e:	0038      	movs	r0, r7
 8005e90:	002b      	movs	r3, r5
 8005e92:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005e94:	f7ff febc 	bl	8005c10 <__cvt>
 8005e98:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005e9a:	0005      	movs	r5, r0
 8005e9c:	9911      	ldr	r1, [sp, #68]	; 0x44
 8005e9e:	2b47      	cmp	r3, #71	; 0x47
 8005ea0:	d108      	bne.n	8005eb4 <_printf_float+0x150>
 8005ea2:	1ccb      	adds	r3, r1, #3
 8005ea4:	db02      	blt.n	8005eac <_printf_float+0x148>
 8005ea6:	6863      	ldr	r3, [r4, #4]
 8005ea8:	4299      	cmp	r1, r3
 8005eaa:	dd48      	ble.n	8005f3e <_printf_float+0x1da>
 8005eac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005eae:	3b02      	subs	r3, #2
 8005eb0:	b2db      	uxtb	r3, r3
 8005eb2:	930a      	str	r3, [sp, #40]	; 0x28
 8005eb4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005eb6:	2b65      	cmp	r3, #101	; 0x65
 8005eb8:	d824      	bhi.n	8005f04 <_printf_float+0x1a0>
 8005eba:	0020      	movs	r0, r4
 8005ebc:	001a      	movs	r2, r3
 8005ebe:	3901      	subs	r1, #1
 8005ec0:	3050      	adds	r0, #80	; 0x50
 8005ec2:	9111      	str	r1, [sp, #68]	; 0x44
 8005ec4:	f7ff ff07 	bl	8005cd6 <__exponent>
 8005ec8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005eca:	900b      	str	r0, [sp, #44]	; 0x2c
 8005ecc:	1813      	adds	r3, r2, r0
 8005ece:	6123      	str	r3, [r4, #16]
 8005ed0:	2a01      	cmp	r2, #1
 8005ed2:	dc02      	bgt.n	8005eda <_printf_float+0x176>
 8005ed4:	6822      	ldr	r2, [r4, #0]
 8005ed6:	07d2      	lsls	r2, r2, #31
 8005ed8:	d501      	bpl.n	8005ede <_printf_float+0x17a>
 8005eda:	3301      	adds	r3, #1
 8005edc:	6123      	str	r3, [r4, #16]
 8005ede:	2323      	movs	r3, #35	; 0x23
 8005ee0:	aa08      	add	r2, sp, #32
 8005ee2:	189b      	adds	r3, r3, r2
 8005ee4:	781b      	ldrb	r3, [r3, #0]
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d100      	bne.n	8005eec <_printf_float+0x188>
 8005eea:	e78f      	b.n	8005e0c <_printf_float+0xa8>
 8005eec:	0023      	movs	r3, r4
 8005eee:	222d      	movs	r2, #45	; 0x2d
 8005ef0:	3343      	adds	r3, #67	; 0x43
 8005ef2:	701a      	strb	r2, [r3, #0]
 8005ef4:	e78a      	b.n	8005e0c <_printf_float+0xa8>
 8005ef6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005ef8:	2a47      	cmp	r2, #71	; 0x47
 8005efa:	d1b4      	bne.n	8005e66 <_printf_float+0x102>
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d1b2      	bne.n	8005e66 <_printf_float+0x102>
 8005f00:	3301      	adds	r3, #1
 8005f02:	e7af      	b.n	8005e64 <_printf_float+0x100>
 8005f04:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f06:	2b66      	cmp	r3, #102	; 0x66
 8005f08:	d11b      	bne.n	8005f42 <_printf_float+0x1de>
 8005f0a:	6863      	ldr	r3, [r4, #4]
 8005f0c:	2900      	cmp	r1, #0
 8005f0e:	dd0d      	ble.n	8005f2c <_printf_float+0x1c8>
 8005f10:	6121      	str	r1, [r4, #16]
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d102      	bne.n	8005f1c <_printf_float+0x1b8>
 8005f16:	6822      	ldr	r2, [r4, #0]
 8005f18:	07d2      	lsls	r2, r2, #31
 8005f1a:	d502      	bpl.n	8005f22 <_printf_float+0x1be>
 8005f1c:	3301      	adds	r3, #1
 8005f1e:	1859      	adds	r1, r3, r1
 8005f20:	6121      	str	r1, [r4, #16]
 8005f22:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005f24:	65a3      	str	r3, [r4, #88]	; 0x58
 8005f26:	2300      	movs	r3, #0
 8005f28:	930b      	str	r3, [sp, #44]	; 0x2c
 8005f2a:	e7d8      	b.n	8005ede <_printf_float+0x17a>
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d103      	bne.n	8005f38 <_printf_float+0x1d4>
 8005f30:	2201      	movs	r2, #1
 8005f32:	6821      	ldr	r1, [r4, #0]
 8005f34:	4211      	tst	r1, r2
 8005f36:	d000      	beq.n	8005f3a <_printf_float+0x1d6>
 8005f38:	1c9a      	adds	r2, r3, #2
 8005f3a:	6122      	str	r2, [r4, #16]
 8005f3c:	e7f1      	b.n	8005f22 <_printf_float+0x1be>
 8005f3e:	2367      	movs	r3, #103	; 0x67
 8005f40:	930a      	str	r3, [sp, #40]	; 0x28
 8005f42:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005f44:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005f46:	4293      	cmp	r3, r2
 8005f48:	db06      	blt.n	8005f58 <_printf_float+0x1f4>
 8005f4a:	6822      	ldr	r2, [r4, #0]
 8005f4c:	6123      	str	r3, [r4, #16]
 8005f4e:	07d2      	lsls	r2, r2, #31
 8005f50:	d5e7      	bpl.n	8005f22 <_printf_float+0x1be>
 8005f52:	3301      	adds	r3, #1
 8005f54:	6123      	str	r3, [r4, #16]
 8005f56:	e7e4      	b.n	8005f22 <_printf_float+0x1be>
 8005f58:	2101      	movs	r1, #1
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	dc01      	bgt.n	8005f62 <_printf_float+0x1fe>
 8005f5e:	1849      	adds	r1, r1, r1
 8005f60:	1ac9      	subs	r1, r1, r3
 8005f62:	1852      	adds	r2, r2, r1
 8005f64:	e7e9      	b.n	8005f3a <_printf_float+0x1d6>
 8005f66:	6822      	ldr	r2, [r4, #0]
 8005f68:	0553      	lsls	r3, r2, #21
 8005f6a:	d407      	bmi.n	8005f7c <_printf_float+0x218>
 8005f6c:	6923      	ldr	r3, [r4, #16]
 8005f6e:	002a      	movs	r2, r5
 8005f70:	0038      	movs	r0, r7
 8005f72:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005f74:	47b0      	blx	r6
 8005f76:	1c43      	adds	r3, r0, #1
 8005f78:	d128      	bne.n	8005fcc <_printf_float+0x268>
 8005f7a:	e751      	b.n	8005e20 <_printf_float+0xbc>
 8005f7c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f7e:	2b65      	cmp	r3, #101	; 0x65
 8005f80:	d800      	bhi.n	8005f84 <_printf_float+0x220>
 8005f82:	e0e1      	b.n	8006148 <_printf_float+0x3e4>
 8005f84:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8005f86:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8005f88:	2200      	movs	r2, #0
 8005f8a:	2300      	movs	r3, #0
 8005f8c:	f7fa fa5e 	bl	800044c <__aeabi_dcmpeq>
 8005f90:	2800      	cmp	r0, #0
 8005f92:	d031      	beq.n	8005ff8 <_printf_float+0x294>
 8005f94:	2301      	movs	r3, #1
 8005f96:	0038      	movs	r0, r7
 8005f98:	4a34      	ldr	r2, [pc, #208]	; (800606c <_printf_float+0x308>)
 8005f9a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005f9c:	47b0      	blx	r6
 8005f9e:	1c43      	adds	r3, r0, #1
 8005fa0:	d100      	bne.n	8005fa4 <_printf_float+0x240>
 8005fa2:	e73d      	b.n	8005e20 <_printf_float+0xbc>
 8005fa4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005fa6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005fa8:	4293      	cmp	r3, r2
 8005faa:	db02      	blt.n	8005fb2 <_printf_float+0x24e>
 8005fac:	6823      	ldr	r3, [r4, #0]
 8005fae:	07db      	lsls	r3, r3, #31
 8005fb0:	d50c      	bpl.n	8005fcc <_printf_float+0x268>
 8005fb2:	0038      	movs	r0, r7
 8005fb4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005fb6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005fb8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005fba:	47b0      	blx	r6
 8005fbc:	2500      	movs	r5, #0
 8005fbe:	1c43      	adds	r3, r0, #1
 8005fc0:	d100      	bne.n	8005fc4 <_printf_float+0x260>
 8005fc2:	e72d      	b.n	8005e20 <_printf_float+0xbc>
 8005fc4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005fc6:	3b01      	subs	r3, #1
 8005fc8:	42ab      	cmp	r3, r5
 8005fca:	dc0a      	bgt.n	8005fe2 <_printf_float+0x27e>
 8005fcc:	6823      	ldr	r3, [r4, #0]
 8005fce:	079b      	lsls	r3, r3, #30
 8005fd0:	d500      	bpl.n	8005fd4 <_printf_float+0x270>
 8005fd2:	e106      	b.n	80061e2 <_printf_float+0x47e>
 8005fd4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005fd6:	68e0      	ldr	r0, [r4, #12]
 8005fd8:	4298      	cmp	r0, r3
 8005fda:	db00      	blt.n	8005fde <_printf_float+0x27a>
 8005fdc:	e722      	b.n	8005e24 <_printf_float+0xc0>
 8005fde:	0018      	movs	r0, r3
 8005fe0:	e720      	b.n	8005e24 <_printf_float+0xc0>
 8005fe2:	0022      	movs	r2, r4
 8005fe4:	2301      	movs	r3, #1
 8005fe6:	0038      	movs	r0, r7
 8005fe8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005fea:	321a      	adds	r2, #26
 8005fec:	47b0      	blx	r6
 8005fee:	1c43      	adds	r3, r0, #1
 8005ff0:	d100      	bne.n	8005ff4 <_printf_float+0x290>
 8005ff2:	e715      	b.n	8005e20 <_printf_float+0xbc>
 8005ff4:	3501      	adds	r5, #1
 8005ff6:	e7e5      	b.n	8005fc4 <_printf_float+0x260>
 8005ff8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	dc38      	bgt.n	8006070 <_printf_float+0x30c>
 8005ffe:	2301      	movs	r3, #1
 8006000:	0038      	movs	r0, r7
 8006002:	4a1a      	ldr	r2, [pc, #104]	; (800606c <_printf_float+0x308>)
 8006004:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006006:	47b0      	blx	r6
 8006008:	1c43      	adds	r3, r0, #1
 800600a:	d100      	bne.n	800600e <_printf_float+0x2aa>
 800600c:	e708      	b.n	8005e20 <_printf_float+0xbc>
 800600e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006010:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006012:	4313      	orrs	r3, r2
 8006014:	d102      	bne.n	800601c <_printf_float+0x2b8>
 8006016:	6823      	ldr	r3, [r4, #0]
 8006018:	07db      	lsls	r3, r3, #31
 800601a:	d5d7      	bpl.n	8005fcc <_printf_float+0x268>
 800601c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800601e:	0038      	movs	r0, r7
 8006020:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006022:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006024:	47b0      	blx	r6
 8006026:	1c43      	adds	r3, r0, #1
 8006028:	d100      	bne.n	800602c <_printf_float+0x2c8>
 800602a:	e6f9      	b.n	8005e20 <_printf_float+0xbc>
 800602c:	2300      	movs	r3, #0
 800602e:	930a      	str	r3, [sp, #40]	; 0x28
 8006030:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006032:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006034:	425b      	negs	r3, r3
 8006036:	4293      	cmp	r3, r2
 8006038:	dc01      	bgt.n	800603e <_printf_float+0x2da>
 800603a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800603c:	e797      	b.n	8005f6e <_printf_float+0x20a>
 800603e:	0022      	movs	r2, r4
 8006040:	2301      	movs	r3, #1
 8006042:	0038      	movs	r0, r7
 8006044:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006046:	321a      	adds	r2, #26
 8006048:	47b0      	blx	r6
 800604a:	1c43      	adds	r3, r0, #1
 800604c:	d100      	bne.n	8006050 <_printf_float+0x2ec>
 800604e:	e6e7      	b.n	8005e20 <_printf_float+0xbc>
 8006050:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006052:	3301      	adds	r3, #1
 8006054:	e7eb      	b.n	800602e <_printf_float+0x2ca>
 8006056:	46c0      	nop			; (mov r8, r8)
 8006058:	7fefffff 	.word	0x7fefffff
 800605c:	08008ce4 	.word	0x08008ce4
 8006060:	08008ce8 	.word	0x08008ce8
 8006064:	08008cec 	.word	0x08008cec
 8006068:	08008cf0 	.word	0x08008cf0
 800606c:	08008cf4 	.word	0x08008cf4
 8006070:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006072:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006074:	920a      	str	r2, [sp, #40]	; 0x28
 8006076:	429a      	cmp	r2, r3
 8006078:	dd00      	ble.n	800607c <_printf_float+0x318>
 800607a:	930a      	str	r3, [sp, #40]	; 0x28
 800607c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800607e:	2b00      	cmp	r3, #0
 8006080:	dc3c      	bgt.n	80060fc <_printf_float+0x398>
 8006082:	2300      	movs	r3, #0
 8006084:	930d      	str	r3, [sp, #52]	; 0x34
 8006086:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006088:	43db      	mvns	r3, r3
 800608a:	17db      	asrs	r3, r3, #31
 800608c:	930f      	str	r3, [sp, #60]	; 0x3c
 800608e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006090:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006092:	930b      	str	r3, [sp, #44]	; 0x2c
 8006094:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006096:	4013      	ands	r3, r2
 8006098:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800609a:	1ad3      	subs	r3, r2, r3
 800609c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800609e:	4293      	cmp	r3, r2
 80060a0:	dc34      	bgt.n	800610c <_printf_float+0x3a8>
 80060a2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80060a4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80060a6:	4293      	cmp	r3, r2
 80060a8:	db3d      	blt.n	8006126 <_printf_float+0x3c2>
 80060aa:	6823      	ldr	r3, [r4, #0]
 80060ac:	07db      	lsls	r3, r3, #31
 80060ae:	d43a      	bmi.n	8006126 <_printf_float+0x3c2>
 80060b0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80060b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80060b4:	9911      	ldr	r1, [sp, #68]	; 0x44
 80060b6:	1ad3      	subs	r3, r2, r3
 80060b8:	1a52      	subs	r2, r2, r1
 80060ba:	920a      	str	r2, [sp, #40]	; 0x28
 80060bc:	429a      	cmp	r2, r3
 80060be:	dd00      	ble.n	80060c2 <_printf_float+0x35e>
 80060c0:	930a      	str	r3, [sp, #40]	; 0x28
 80060c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	dc36      	bgt.n	8006136 <_printf_float+0x3d2>
 80060c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80060ca:	2500      	movs	r5, #0
 80060cc:	43db      	mvns	r3, r3
 80060ce:	17db      	asrs	r3, r3, #31
 80060d0:	930b      	str	r3, [sp, #44]	; 0x2c
 80060d2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80060d4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80060d6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80060d8:	1a9b      	subs	r3, r3, r2
 80060da:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80060dc:	400a      	ands	r2, r1
 80060de:	1a9b      	subs	r3, r3, r2
 80060e0:	42ab      	cmp	r3, r5
 80060e2:	dc00      	bgt.n	80060e6 <_printf_float+0x382>
 80060e4:	e772      	b.n	8005fcc <_printf_float+0x268>
 80060e6:	0022      	movs	r2, r4
 80060e8:	2301      	movs	r3, #1
 80060ea:	0038      	movs	r0, r7
 80060ec:	9909      	ldr	r1, [sp, #36]	; 0x24
 80060ee:	321a      	adds	r2, #26
 80060f0:	47b0      	blx	r6
 80060f2:	1c43      	adds	r3, r0, #1
 80060f4:	d100      	bne.n	80060f8 <_printf_float+0x394>
 80060f6:	e693      	b.n	8005e20 <_printf_float+0xbc>
 80060f8:	3501      	adds	r5, #1
 80060fa:	e7ea      	b.n	80060d2 <_printf_float+0x36e>
 80060fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80060fe:	002a      	movs	r2, r5
 8006100:	0038      	movs	r0, r7
 8006102:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006104:	47b0      	blx	r6
 8006106:	1c43      	adds	r3, r0, #1
 8006108:	d1bb      	bne.n	8006082 <_printf_float+0x31e>
 800610a:	e689      	b.n	8005e20 <_printf_float+0xbc>
 800610c:	0022      	movs	r2, r4
 800610e:	2301      	movs	r3, #1
 8006110:	0038      	movs	r0, r7
 8006112:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006114:	321a      	adds	r2, #26
 8006116:	47b0      	blx	r6
 8006118:	1c43      	adds	r3, r0, #1
 800611a:	d100      	bne.n	800611e <_printf_float+0x3ba>
 800611c:	e680      	b.n	8005e20 <_printf_float+0xbc>
 800611e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006120:	3301      	adds	r3, #1
 8006122:	930d      	str	r3, [sp, #52]	; 0x34
 8006124:	e7b3      	b.n	800608e <_printf_float+0x32a>
 8006126:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006128:	0038      	movs	r0, r7
 800612a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800612c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800612e:	47b0      	blx	r6
 8006130:	1c43      	adds	r3, r0, #1
 8006132:	d1bd      	bne.n	80060b0 <_printf_float+0x34c>
 8006134:	e674      	b.n	8005e20 <_printf_float+0xbc>
 8006136:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006138:	0038      	movs	r0, r7
 800613a:	18ea      	adds	r2, r5, r3
 800613c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800613e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006140:	47b0      	blx	r6
 8006142:	1c43      	adds	r3, r0, #1
 8006144:	d1c0      	bne.n	80060c8 <_printf_float+0x364>
 8006146:	e66b      	b.n	8005e20 <_printf_float+0xbc>
 8006148:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800614a:	2b01      	cmp	r3, #1
 800614c:	dc02      	bgt.n	8006154 <_printf_float+0x3f0>
 800614e:	2301      	movs	r3, #1
 8006150:	421a      	tst	r2, r3
 8006152:	d034      	beq.n	80061be <_printf_float+0x45a>
 8006154:	2301      	movs	r3, #1
 8006156:	002a      	movs	r2, r5
 8006158:	0038      	movs	r0, r7
 800615a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800615c:	47b0      	blx	r6
 800615e:	1c43      	adds	r3, r0, #1
 8006160:	d100      	bne.n	8006164 <_printf_float+0x400>
 8006162:	e65d      	b.n	8005e20 <_printf_float+0xbc>
 8006164:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006166:	0038      	movs	r0, r7
 8006168:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800616a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800616c:	47b0      	blx	r6
 800616e:	1c43      	adds	r3, r0, #1
 8006170:	d100      	bne.n	8006174 <_printf_float+0x410>
 8006172:	e655      	b.n	8005e20 <_printf_float+0xbc>
 8006174:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8006176:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8006178:	2200      	movs	r2, #0
 800617a:	2300      	movs	r3, #0
 800617c:	f7fa f966 	bl	800044c <__aeabi_dcmpeq>
 8006180:	2800      	cmp	r0, #0
 8006182:	d11a      	bne.n	80061ba <_printf_float+0x456>
 8006184:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006186:	1c6a      	adds	r2, r5, #1
 8006188:	3b01      	subs	r3, #1
 800618a:	0038      	movs	r0, r7
 800618c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800618e:	47b0      	blx	r6
 8006190:	1c43      	adds	r3, r0, #1
 8006192:	d10e      	bne.n	80061b2 <_printf_float+0x44e>
 8006194:	e644      	b.n	8005e20 <_printf_float+0xbc>
 8006196:	0022      	movs	r2, r4
 8006198:	2301      	movs	r3, #1
 800619a:	0038      	movs	r0, r7
 800619c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800619e:	321a      	adds	r2, #26
 80061a0:	47b0      	blx	r6
 80061a2:	1c43      	adds	r3, r0, #1
 80061a4:	d100      	bne.n	80061a8 <_printf_float+0x444>
 80061a6:	e63b      	b.n	8005e20 <_printf_float+0xbc>
 80061a8:	3501      	adds	r5, #1
 80061aa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80061ac:	3b01      	subs	r3, #1
 80061ae:	42ab      	cmp	r3, r5
 80061b0:	dcf1      	bgt.n	8006196 <_printf_float+0x432>
 80061b2:	0022      	movs	r2, r4
 80061b4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80061b6:	3250      	adds	r2, #80	; 0x50
 80061b8:	e6da      	b.n	8005f70 <_printf_float+0x20c>
 80061ba:	2500      	movs	r5, #0
 80061bc:	e7f5      	b.n	80061aa <_printf_float+0x446>
 80061be:	002a      	movs	r2, r5
 80061c0:	e7e3      	b.n	800618a <_printf_float+0x426>
 80061c2:	0022      	movs	r2, r4
 80061c4:	2301      	movs	r3, #1
 80061c6:	0038      	movs	r0, r7
 80061c8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80061ca:	3219      	adds	r2, #25
 80061cc:	47b0      	blx	r6
 80061ce:	1c43      	adds	r3, r0, #1
 80061d0:	d100      	bne.n	80061d4 <_printf_float+0x470>
 80061d2:	e625      	b.n	8005e20 <_printf_float+0xbc>
 80061d4:	3501      	adds	r5, #1
 80061d6:	68e3      	ldr	r3, [r4, #12]
 80061d8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80061da:	1a9b      	subs	r3, r3, r2
 80061dc:	42ab      	cmp	r3, r5
 80061de:	dcf0      	bgt.n	80061c2 <_printf_float+0x45e>
 80061e0:	e6f8      	b.n	8005fd4 <_printf_float+0x270>
 80061e2:	2500      	movs	r5, #0
 80061e4:	e7f7      	b.n	80061d6 <_printf_float+0x472>
 80061e6:	46c0      	nop			; (mov r8, r8)

080061e8 <_printf_common>:
 80061e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80061ea:	0015      	movs	r5, r2
 80061ec:	9301      	str	r3, [sp, #4]
 80061ee:	688a      	ldr	r2, [r1, #8]
 80061f0:	690b      	ldr	r3, [r1, #16]
 80061f2:	000c      	movs	r4, r1
 80061f4:	9000      	str	r0, [sp, #0]
 80061f6:	4293      	cmp	r3, r2
 80061f8:	da00      	bge.n	80061fc <_printf_common+0x14>
 80061fa:	0013      	movs	r3, r2
 80061fc:	0022      	movs	r2, r4
 80061fe:	602b      	str	r3, [r5, #0]
 8006200:	3243      	adds	r2, #67	; 0x43
 8006202:	7812      	ldrb	r2, [r2, #0]
 8006204:	2a00      	cmp	r2, #0
 8006206:	d001      	beq.n	800620c <_printf_common+0x24>
 8006208:	3301      	adds	r3, #1
 800620a:	602b      	str	r3, [r5, #0]
 800620c:	6823      	ldr	r3, [r4, #0]
 800620e:	069b      	lsls	r3, r3, #26
 8006210:	d502      	bpl.n	8006218 <_printf_common+0x30>
 8006212:	682b      	ldr	r3, [r5, #0]
 8006214:	3302      	adds	r3, #2
 8006216:	602b      	str	r3, [r5, #0]
 8006218:	6822      	ldr	r2, [r4, #0]
 800621a:	2306      	movs	r3, #6
 800621c:	0017      	movs	r7, r2
 800621e:	401f      	ands	r7, r3
 8006220:	421a      	tst	r2, r3
 8006222:	d027      	beq.n	8006274 <_printf_common+0x8c>
 8006224:	0023      	movs	r3, r4
 8006226:	3343      	adds	r3, #67	; 0x43
 8006228:	781b      	ldrb	r3, [r3, #0]
 800622a:	1e5a      	subs	r2, r3, #1
 800622c:	4193      	sbcs	r3, r2
 800622e:	6822      	ldr	r2, [r4, #0]
 8006230:	0692      	lsls	r2, r2, #26
 8006232:	d430      	bmi.n	8006296 <_printf_common+0xae>
 8006234:	0022      	movs	r2, r4
 8006236:	9901      	ldr	r1, [sp, #4]
 8006238:	9800      	ldr	r0, [sp, #0]
 800623a:	9e08      	ldr	r6, [sp, #32]
 800623c:	3243      	adds	r2, #67	; 0x43
 800623e:	47b0      	blx	r6
 8006240:	1c43      	adds	r3, r0, #1
 8006242:	d025      	beq.n	8006290 <_printf_common+0xa8>
 8006244:	2306      	movs	r3, #6
 8006246:	6820      	ldr	r0, [r4, #0]
 8006248:	682a      	ldr	r2, [r5, #0]
 800624a:	68e1      	ldr	r1, [r4, #12]
 800624c:	2500      	movs	r5, #0
 800624e:	4003      	ands	r3, r0
 8006250:	2b04      	cmp	r3, #4
 8006252:	d103      	bne.n	800625c <_printf_common+0x74>
 8006254:	1a8d      	subs	r5, r1, r2
 8006256:	43eb      	mvns	r3, r5
 8006258:	17db      	asrs	r3, r3, #31
 800625a:	401d      	ands	r5, r3
 800625c:	68a3      	ldr	r3, [r4, #8]
 800625e:	6922      	ldr	r2, [r4, #16]
 8006260:	4293      	cmp	r3, r2
 8006262:	dd01      	ble.n	8006268 <_printf_common+0x80>
 8006264:	1a9b      	subs	r3, r3, r2
 8006266:	18ed      	adds	r5, r5, r3
 8006268:	2700      	movs	r7, #0
 800626a:	42bd      	cmp	r5, r7
 800626c:	d120      	bne.n	80062b0 <_printf_common+0xc8>
 800626e:	2000      	movs	r0, #0
 8006270:	e010      	b.n	8006294 <_printf_common+0xac>
 8006272:	3701      	adds	r7, #1
 8006274:	68e3      	ldr	r3, [r4, #12]
 8006276:	682a      	ldr	r2, [r5, #0]
 8006278:	1a9b      	subs	r3, r3, r2
 800627a:	42bb      	cmp	r3, r7
 800627c:	ddd2      	ble.n	8006224 <_printf_common+0x3c>
 800627e:	0022      	movs	r2, r4
 8006280:	2301      	movs	r3, #1
 8006282:	9901      	ldr	r1, [sp, #4]
 8006284:	9800      	ldr	r0, [sp, #0]
 8006286:	9e08      	ldr	r6, [sp, #32]
 8006288:	3219      	adds	r2, #25
 800628a:	47b0      	blx	r6
 800628c:	1c43      	adds	r3, r0, #1
 800628e:	d1f0      	bne.n	8006272 <_printf_common+0x8a>
 8006290:	2001      	movs	r0, #1
 8006292:	4240      	negs	r0, r0
 8006294:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006296:	2030      	movs	r0, #48	; 0x30
 8006298:	18e1      	adds	r1, r4, r3
 800629a:	3143      	adds	r1, #67	; 0x43
 800629c:	7008      	strb	r0, [r1, #0]
 800629e:	0021      	movs	r1, r4
 80062a0:	1c5a      	adds	r2, r3, #1
 80062a2:	3145      	adds	r1, #69	; 0x45
 80062a4:	7809      	ldrb	r1, [r1, #0]
 80062a6:	18a2      	adds	r2, r4, r2
 80062a8:	3243      	adds	r2, #67	; 0x43
 80062aa:	3302      	adds	r3, #2
 80062ac:	7011      	strb	r1, [r2, #0]
 80062ae:	e7c1      	b.n	8006234 <_printf_common+0x4c>
 80062b0:	0022      	movs	r2, r4
 80062b2:	2301      	movs	r3, #1
 80062b4:	9901      	ldr	r1, [sp, #4]
 80062b6:	9800      	ldr	r0, [sp, #0]
 80062b8:	9e08      	ldr	r6, [sp, #32]
 80062ba:	321a      	adds	r2, #26
 80062bc:	47b0      	blx	r6
 80062be:	1c43      	adds	r3, r0, #1
 80062c0:	d0e6      	beq.n	8006290 <_printf_common+0xa8>
 80062c2:	3701      	adds	r7, #1
 80062c4:	e7d1      	b.n	800626a <_printf_common+0x82>
	...

080062c8 <_printf_i>:
 80062c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80062ca:	b08b      	sub	sp, #44	; 0x2c
 80062cc:	9206      	str	r2, [sp, #24]
 80062ce:	000a      	movs	r2, r1
 80062d0:	3243      	adds	r2, #67	; 0x43
 80062d2:	9307      	str	r3, [sp, #28]
 80062d4:	9005      	str	r0, [sp, #20]
 80062d6:	9204      	str	r2, [sp, #16]
 80062d8:	7e0a      	ldrb	r2, [r1, #24]
 80062da:	000c      	movs	r4, r1
 80062dc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80062de:	2a78      	cmp	r2, #120	; 0x78
 80062e0:	d807      	bhi.n	80062f2 <_printf_i+0x2a>
 80062e2:	2a62      	cmp	r2, #98	; 0x62
 80062e4:	d809      	bhi.n	80062fa <_printf_i+0x32>
 80062e6:	2a00      	cmp	r2, #0
 80062e8:	d100      	bne.n	80062ec <_printf_i+0x24>
 80062ea:	e0c1      	b.n	8006470 <_printf_i+0x1a8>
 80062ec:	2a58      	cmp	r2, #88	; 0x58
 80062ee:	d100      	bne.n	80062f2 <_printf_i+0x2a>
 80062f0:	e08c      	b.n	800640c <_printf_i+0x144>
 80062f2:	0026      	movs	r6, r4
 80062f4:	3642      	adds	r6, #66	; 0x42
 80062f6:	7032      	strb	r2, [r6, #0]
 80062f8:	e022      	b.n	8006340 <_printf_i+0x78>
 80062fa:	0010      	movs	r0, r2
 80062fc:	3863      	subs	r0, #99	; 0x63
 80062fe:	2815      	cmp	r0, #21
 8006300:	d8f7      	bhi.n	80062f2 <_printf_i+0x2a>
 8006302:	f7f9 ff13 	bl	800012c <__gnu_thumb1_case_shi>
 8006306:	0016      	.short	0x0016
 8006308:	fff6001f 	.word	0xfff6001f
 800630c:	fff6fff6 	.word	0xfff6fff6
 8006310:	001ffff6 	.word	0x001ffff6
 8006314:	fff6fff6 	.word	0xfff6fff6
 8006318:	fff6fff6 	.word	0xfff6fff6
 800631c:	003600a8 	.word	0x003600a8
 8006320:	fff6009a 	.word	0xfff6009a
 8006324:	00b9fff6 	.word	0x00b9fff6
 8006328:	0036fff6 	.word	0x0036fff6
 800632c:	fff6fff6 	.word	0xfff6fff6
 8006330:	009e      	.short	0x009e
 8006332:	0026      	movs	r6, r4
 8006334:	681a      	ldr	r2, [r3, #0]
 8006336:	3642      	adds	r6, #66	; 0x42
 8006338:	1d11      	adds	r1, r2, #4
 800633a:	6019      	str	r1, [r3, #0]
 800633c:	6813      	ldr	r3, [r2, #0]
 800633e:	7033      	strb	r3, [r6, #0]
 8006340:	2301      	movs	r3, #1
 8006342:	e0a7      	b.n	8006494 <_printf_i+0x1cc>
 8006344:	6808      	ldr	r0, [r1, #0]
 8006346:	6819      	ldr	r1, [r3, #0]
 8006348:	1d0a      	adds	r2, r1, #4
 800634a:	0605      	lsls	r5, r0, #24
 800634c:	d50b      	bpl.n	8006366 <_printf_i+0x9e>
 800634e:	680d      	ldr	r5, [r1, #0]
 8006350:	601a      	str	r2, [r3, #0]
 8006352:	2d00      	cmp	r5, #0
 8006354:	da03      	bge.n	800635e <_printf_i+0x96>
 8006356:	232d      	movs	r3, #45	; 0x2d
 8006358:	9a04      	ldr	r2, [sp, #16]
 800635a:	426d      	negs	r5, r5
 800635c:	7013      	strb	r3, [r2, #0]
 800635e:	4b61      	ldr	r3, [pc, #388]	; (80064e4 <_printf_i+0x21c>)
 8006360:	270a      	movs	r7, #10
 8006362:	9303      	str	r3, [sp, #12]
 8006364:	e01b      	b.n	800639e <_printf_i+0xd6>
 8006366:	680d      	ldr	r5, [r1, #0]
 8006368:	601a      	str	r2, [r3, #0]
 800636a:	0641      	lsls	r1, r0, #25
 800636c:	d5f1      	bpl.n	8006352 <_printf_i+0x8a>
 800636e:	b22d      	sxth	r5, r5
 8006370:	e7ef      	b.n	8006352 <_printf_i+0x8a>
 8006372:	680d      	ldr	r5, [r1, #0]
 8006374:	6819      	ldr	r1, [r3, #0]
 8006376:	1d08      	adds	r0, r1, #4
 8006378:	6018      	str	r0, [r3, #0]
 800637a:	062e      	lsls	r6, r5, #24
 800637c:	d501      	bpl.n	8006382 <_printf_i+0xba>
 800637e:	680d      	ldr	r5, [r1, #0]
 8006380:	e003      	b.n	800638a <_printf_i+0xc2>
 8006382:	066d      	lsls	r5, r5, #25
 8006384:	d5fb      	bpl.n	800637e <_printf_i+0xb6>
 8006386:	680d      	ldr	r5, [r1, #0]
 8006388:	b2ad      	uxth	r5, r5
 800638a:	4b56      	ldr	r3, [pc, #344]	; (80064e4 <_printf_i+0x21c>)
 800638c:	2708      	movs	r7, #8
 800638e:	9303      	str	r3, [sp, #12]
 8006390:	2a6f      	cmp	r2, #111	; 0x6f
 8006392:	d000      	beq.n	8006396 <_printf_i+0xce>
 8006394:	3702      	adds	r7, #2
 8006396:	0023      	movs	r3, r4
 8006398:	2200      	movs	r2, #0
 800639a:	3343      	adds	r3, #67	; 0x43
 800639c:	701a      	strb	r2, [r3, #0]
 800639e:	6863      	ldr	r3, [r4, #4]
 80063a0:	60a3      	str	r3, [r4, #8]
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	db03      	blt.n	80063ae <_printf_i+0xe6>
 80063a6:	2204      	movs	r2, #4
 80063a8:	6821      	ldr	r1, [r4, #0]
 80063aa:	4391      	bics	r1, r2
 80063ac:	6021      	str	r1, [r4, #0]
 80063ae:	2d00      	cmp	r5, #0
 80063b0:	d102      	bne.n	80063b8 <_printf_i+0xf0>
 80063b2:	9e04      	ldr	r6, [sp, #16]
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d00c      	beq.n	80063d2 <_printf_i+0x10a>
 80063b8:	9e04      	ldr	r6, [sp, #16]
 80063ba:	0028      	movs	r0, r5
 80063bc:	0039      	movs	r1, r7
 80063be:	f7f9 ff45 	bl	800024c <__aeabi_uidivmod>
 80063c2:	9b03      	ldr	r3, [sp, #12]
 80063c4:	3e01      	subs	r6, #1
 80063c6:	5c5b      	ldrb	r3, [r3, r1]
 80063c8:	7033      	strb	r3, [r6, #0]
 80063ca:	002b      	movs	r3, r5
 80063cc:	0005      	movs	r5, r0
 80063ce:	429f      	cmp	r7, r3
 80063d0:	d9f3      	bls.n	80063ba <_printf_i+0xf2>
 80063d2:	2f08      	cmp	r7, #8
 80063d4:	d109      	bne.n	80063ea <_printf_i+0x122>
 80063d6:	6823      	ldr	r3, [r4, #0]
 80063d8:	07db      	lsls	r3, r3, #31
 80063da:	d506      	bpl.n	80063ea <_printf_i+0x122>
 80063dc:	6863      	ldr	r3, [r4, #4]
 80063de:	6922      	ldr	r2, [r4, #16]
 80063e0:	4293      	cmp	r3, r2
 80063e2:	dc02      	bgt.n	80063ea <_printf_i+0x122>
 80063e4:	2330      	movs	r3, #48	; 0x30
 80063e6:	3e01      	subs	r6, #1
 80063e8:	7033      	strb	r3, [r6, #0]
 80063ea:	9b04      	ldr	r3, [sp, #16]
 80063ec:	1b9b      	subs	r3, r3, r6
 80063ee:	6123      	str	r3, [r4, #16]
 80063f0:	9b07      	ldr	r3, [sp, #28]
 80063f2:	0021      	movs	r1, r4
 80063f4:	9300      	str	r3, [sp, #0]
 80063f6:	9805      	ldr	r0, [sp, #20]
 80063f8:	9b06      	ldr	r3, [sp, #24]
 80063fa:	aa09      	add	r2, sp, #36	; 0x24
 80063fc:	f7ff fef4 	bl	80061e8 <_printf_common>
 8006400:	1c43      	adds	r3, r0, #1
 8006402:	d14c      	bne.n	800649e <_printf_i+0x1d6>
 8006404:	2001      	movs	r0, #1
 8006406:	4240      	negs	r0, r0
 8006408:	b00b      	add	sp, #44	; 0x2c
 800640a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800640c:	3145      	adds	r1, #69	; 0x45
 800640e:	700a      	strb	r2, [r1, #0]
 8006410:	4a34      	ldr	r2, [pc, #208]	; (80064e4 <_printf_i+0x21c>)
 8006412:	9203      	str	r2, [sp, #12]
 8006414:	681a      	ldr	r2, [r3, #0]
 8006416:	6821      	ldr	r1, [r4, #0]
 8006418:	ca20      	ldmia	r2!, {r5}
 800641a:	601a      	str	r2, [r3, #0]
 800641c:	0608      	lsls	r0, r1, #24
 800641e:	d516      	bpl.n	800644e <_printf_i+0x186>
 8006420:	07cb      	lsls	r3, r1, #31
 8006422:	d502      	bpl.n	800642a <_printf_i+0x162>
 8006424:	2320      	movs	r3, #32
 8006426:	4319      	orrs	r1, r3
 8006428:	6021      	str	r1, [r4, #0]
 800642a:	2710      	movs	r7, #16
 800642c:	2d00      	cmp	r5, #0
 800642e:	d1b2      	bne.n	8006396 <_printf_i+0xce>
 8006430:	2320      	movs	r3, #32
 8006432:	6822      	ldr	r2, [r4, #0]
 8006434:	439a      	bics	r2, r3
 8006436:	6022      	str	r2, [r4, #0]
 8006438:	e7ad      	b.n	8006396 <_printf_i+0xce>
 800643a:	2220      	movs	r2, #32
 800643c:	6809      	ldr	r1, [r1, #0]
 800643e:	430a      	orrs	r2, r1
 8006440:	6022      	str	r2, [r4, #0]
 8006442:	0022      	movs	r2, r4
 8006444:	2178      	movs	r1, #120	; 0x78
 8006446:	3245      	adds	r2, #69	; 0x45
 8006448:	7011      	strb	r1, [r2, #0]
 800644a:	4a27      	ldr	r2, [pc, #156]	; (80064e8 <_printf_i+0x220>)
 800644c:	e7e1      	b.n	8006412 <_printf_i+0x14a>
 800644e:	0648      	lsls	r0, r1, #25
 8006450:	d5e6      	bpl.n	8006420 <_printf_i+0x158>
 8006452:	b2ad      	uxth	r5, r5
 8006454:	e7e4      	b.n	8006420 <_printf_i+0x158>
 8006456:	681a      	ldr	r2, [r3, #0]
 8006458:	680d      	ldr	r5, [r1, #0]
 800645a:	1d10      	adds	r0, r2, #4
 800645c:	6949      	ldr	r1, [r1, #20]
 800645e:	6018      	str	r0, [r3, #0]
 8006460:	6813      	ldr	r3, [r2, #0]
 8006462:	062e      	lsls	r6, r5, #24
 8006464:	d501      	bpl.n	800646a <_printf_i+0x1a2>
 8006466:	6019      	str	r1, [r3, #0]
 8006468:	e002      	b.n	8006470 <_printf_i+0x1a8>
 800646a:	066d      	lsls	r5, r5, #25
 800646c:	d5fb      	bpl.n	8006466 <_printf_i+0x19e>
 800646e:	8019      	strh	r1, [r3, #0]
 8006470:	2300      	movs	r3, #0
 8006472:	9e04      	ldr	r6, [sp, #16]
 8006474:	6123      	str	r3, [r4, #16]
 8006476:	e7bb      	b.n	80063f0 <_printf_i+0x128>
 8006478:	681a      	ldr	r2, [r3, #0]
 800647a:	1d11      	adds	r1, r2, #4
 800647c:	6019      	str	r1, [r3, #0]
 800647e:	6816      	ldr	r6, [r2, #0]
 8006480:	2100      	movs	r1, #0
 8006482:	0030      	movs	r0, r6
 8006484:	6862      	ldr	r2, [r4, #4]
 8006486:	f000 ff05 	bl	8007294 <memchr>
 800648a:	2800      	cmp	r0, #0
 800648c:	d001      	beq.n	8006492 <_printf_i+0x1ca>
 800648e:	1b80      	subs	r0, r0, r6
 8006490:	6060      	str	r0, [r4, #4]
 8006492:	6863      	ldr	r3, [r4, #4]
 8006494:	6123      	str	r3, [r4, #16]
 8006496:	2300      	movs	r3, #0
 8006498:	9a04      	ldr	r2, [sp, #16]
 800649a:	7013      	strb	r3, [r2, #0]
 800649c:	e7a8      	b.n	80063f0 <_printf_i+0x128>
 800649e:	6923      	ldr	r3, [r4, #16]
 80064a0:	0032      	movs	r2, r6
 80064a2:	9906      	ldr	r1, [sp, #24]
 80064a4:	9805      	ldr	r0, [sp, #20]
 80064a6:	9d07      	ldr	r5, [sp, #28]
 80064a8:	47a8      	blx	r5
 80064aa:	1c43      	adds	r3, r0, #1
 80064ac:	d0aa      	beq.n	8006404 <_printf_i+0x13c>
 80064ae:	6823      	ldr	r3, [r4, #0]
 80064b0:	079b      	lsls	r3, r3, #30
 80064b2:	d415      	bmi.n	80064e0 <_printf_i+0x218>
 80064b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064b6:	68e0      	ldr	r0, [r4, #12]
 80064b8:	4298      	cmp	r0, r3
 80064ba:	daa5      	bge.n	8006408 <_printf_i+0x140>
 80064bc:	0018      	movs	r0, r3
 80064be:	e7a3      	b.n	8006408 <_printf_i+0x140>
 80064c0:	0022      	movs	r2, r4
 80064c2:	2301      	movs	r3, #1
 80064c4:	9906      	ldr	r1, [sp, #24]
 80064c6:	9805      	ldr	r0, [sp, #20]
 80064c8:	9e07      	ldr	r6, [sp, #28]
 80064ca:	3219      	adds	r2, #25
 80064cc:	47b0      	blx	r6
 80064ce:	1c43      	adds	r3, r0, #1
 80064d0:	d098      	beq.n	8006404 <_printf_i+0x13c>
 80064d2:	3501      	adds	r5, #1
 80064d4:	68e3      	ldr	r3, [r4, #12]
 80064d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80064d8:	1a9b      	subs	r3, r3, r2
 80064da:	42ab      	cmp	r3, r5
 80064dc:	dcf0      	bgt.n	80064c0 <_printf_i+0x1f8>
 80064de:	e7e9      	b.n	80064b4 <_printf_i+0x1ec>
 80064e0:	2500      	movs	r5, #0
 80064e2:	e7f7      	b.n	80064d4 <_printf_i+0x20c>
 80064e4:	08008cf6 	.word	0x08008cf6
 80064e8:	08008d07 	.word	0x08008d07

080064ec <siprintf>:
 80064ec:	b40e      	push	{r1, r2, r3}
 80064ee:	b500      	push	{lr}
 80064f0:	490b      	ldr	r1, [pc, #44]	; (8006520 <siprintf+0x34>)
 80064f2:	b09c      	sub	sp, #112	; 0x70
 80064f4:	ab1d      	add	r3, sp, #116	; 0x74
 80064f6:	9002      	str	r0, [sp, #8]
 80064f8:	9006      	str	r0, [sp, #24]
 80064fa:	9107      	str	r1, [sp, #28]
 80064fc:	9104      	str	r1, [sp, #16]
 80064fe:	4809      	ldr	r0, [pc, #36]	; (8006524 <siprintf+0x38>)
 8006500:	4909      	ldr	r1, [pc, #36]	; (8006528 <siprintf+0x3c>)
 8006502:	cb04      	ldmia	r3!, {r2}
 8006504:	9105      	str	r1, [sp, #20]
 8006506:	6800      	ldr	r0, [r0, #0]
 8006508:	a902      	add	r1, sp, #8
 800650a:	9301      	str	r3, [sp, #4]
 800650c:	f001 fbe2 	bl	8007cd4 <_svfiprintf_r>
 8006510:	2300      	movs	r3, #0
 8006512:	9a02      	ldr	r2, [sp, #8]
 8006514:	7013      	strb	r3, [r2, #0]
 8006516:	b01c      	add	sp, #112	; 0x70
 8006518:	bc08      	pop	{r3}
 800651a:	b003      	add	sp, #12
 800651c:	4718      	bx	r3
 800651e:	46c0      	nop			; (mov r8, r8)
 8006520:	7fffffff 	.word	0x7fffffff
 8006524:	2000000c 	.word	0x2000000c
 8006528:	ffff0208 	.word	0xffff0208

0800652c <quorem>:
 800652c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800652e:	0006      	movs	r6, r0
 8006530:	690b      	ldr	r3, [r1, #16]
 8006532:	6932      	ldr	r2, [r6, #16]
 8006534:	b087      	sub	sp, #28
 8006536:	2000      	movs	r0, #0
 8006538:	9103      	str	r1, [sp, #12]
 800653a:	429a      	cmp	r2, r3
 800653c:	db65      	blt.n	800660a <quorem+0xde>
 800653e:	3b01      	subs	r3, #1
 8006540:	009c      	lsls	r4, r3, #2
 8006542:	9300      	str	r3, [sp, #0]
 8006544:	000b      	movs	r3, r1
 8006546:	3314      	adds	r3, #20
 8006548:	9305      	str	r3, [sp, #20]
 800654a:	191b      	adds	r3, r3, r4
 800654c:	9304      	str	r3, [sp, #16]
 800654e:	0033      	movs	r3, r6
 8006550:	3314      	adds	r3, #20
 8006552:	9302      	str	r3, [sp, #8]
 8006554:	191c      	adds	r4, r3, r4
 8006556:	9b04      	ldr	r3, [sp, #16]
 8006558:	6827      	ldr	r7, [r4, #0]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	0038      	movs	r0, r7
 800655e:	1c5d      	adds	r5, r3, #1
 8006560:	0029      	movs	r1, r5
 8006562:	9301      	str	r3, [sp, #4]
 8006564:	f7f9 fdec 	bl	8000140 <__udivsi3>
 8006568:	9001      	str	r0, [sp, #4]
 800656a:	42af      	cmp	r7, r5
 800656c:	d324      	bcc.n	80065b8 <quorem+0x8c>
 800656e:	2500      	movs	r5, #0
 8006570:	46ac      	mov	ip, r5
 8006572:	9802      	ldr	r0, [sp, #8]
 8006574:	9f05      	ldr	r7, [sp, #20]
 8006576:	cf08      	ldmia	r7!, {r3}
 8006578:	9a01      	ldr	r2, [sp, #4]
 800657a:	b299      	uxth	r1, r3
 800657c:	4351      	muls	r1, r2
 800657e:	0c1b      	lsrs	r3, r3, #16
 8006580:	4353      	muls	r3, r2
 8006582:	1949      	adds	r1, r1, r5
 8006584:	0c0a      	lsrs	r2, r1, #16
 8006586:	189b      	adds	r3, r3, r2
 8006588:	6802      	ldr	r2, [r0, #0]
 800658a:	b289      	uxth	r1, r1
 800658c:	b292      	uxth	r2, r2
 800658e:	4462      	add	r2, ip
 8006590:	1a52      	subs	r2, r2, r1
 8006592:	6801      	ldr	r1, [r0, #0]
 8006594:	0c1d      	lsrs	r5, r3, #16
 8006596:	0c09      	lsrs	r1, r1, #16
 8006598:	b29b      	uxth	r3, r3
 800659a:	1acb      	subs	r3, r1, r3
 800659c:	1411      	asrs	r1, r2, #16
 800659e:	185b      	adds	r3, r3, r1
 80065a0:	1419      	asrs	r1, r3, #16
 80065a2:	b292      	uxth	r2, r2
 80065a4:	041b      	lsls	r3, r3, #16
 80065a6:	431a      	orrs	r2, r3
 80065a8:	9b04      	ldr	r3, [sp, #16]
 80065aa:	468c      	mov	ip, r1
 80065ac:	c004      	stmia	r0!, {r2}
 80065ae:	42bb      	cmp	r3, r7
 80065b0:	d2e1      	bcs.n	8006576 <quorem+0x4a>
 80065b2:	6823      	ldr	r3, [r4, #0]
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d030      	beq.n	800661a <quorem+0xee>
 80065b8:	0030      	movs	r0, r6
 80065ba:	9903      	ldr	r1, [sp, #12]
 80065bc:	f001 f902 	bl	80077c4 <__mcmp>
 80065c0:	2800      	cmp	r0, #0
 80065c2:	db21      	blt.n	8006608 <quorem+0xdc>
 80065c4:	0030      	movs	r0, r6
 80065c6:	2400      	movs	r4, #0
 80065c8:	9b01      	ldr	r3, [sp, #4]
 80065ca:	9903      	ldr	r1, [sp, #12]
 80065cc:	3301      	adds	r3, #1
 80065ce:	9301      	str	r3, [sp, #4]
 80065d0:	3014      	adds	r0, #20
 80065d2:	3114      	adds	r1, #20
 80065d4:	6803      	ldr	r3, [r0, #0]
 80065d6:	c920      	ldmia	r1!, {r5}
 80065d8:	b29a      	uxth	r2, r3
 80065da:	1914      	adds	r4, r2, r4
 80065dc:	b2aa      	uxth	r2, r5
 80065de:	1aa2      	subs	r2, r4, r2
 80065e0:	0c1b      	lsrs	r3, r3, #16
 80065e2:	0c2d      	lsrs	r5, r5, #16
 80065e4:	1414      	asrs	r4, r2, #16
 80065e6:	1b5b      	subs	r3, r3, r5
 80065e8:	191b      	adds	r3, r3, r4
 80065ea:	141c      	asrs	r4, r3, #16
 80065ec:	b292      	uxth	r2, r2
 80065ee:	041b      	lsls	r3, r3, #16
 80065f0:	4313      	orrs	r3, r2
 80065f2:	c008      	stmia	r0!, {r3}
 80065f4:	9b04      	ldr	r3, [sp, #16]
 80065f6:	428b      	cmp	r3, r1
 80065f8:	d2ec      	bcs.n	80065d4 <quorem+0xa8>
 80065fa:	9b00      	ldr	r3, [sp, #0]
 80065fc:	9a02      	ldr	r2, [sp, #8]
 80065fe:	009b      	lsls	r3, r3, #2
 8006600:	18d3      	adds	r3, r2, r3
 8006602:	681a      	ldr	r2, [r3, #0]
 8006604:	2a00      	cmp	r2, #0
 8006606:	d015      	beq.n	8006634 <quorem+0x108>
 8006608:	9801      	ldr	r0, [sp, #4]
 800660a:	b007      	add	sp, #28
 800660c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800660e:	6823      	ldr	r3, [r4, #0]
 8006610:	2b00      	cmp	r3, #0
 8006612:	d106      	bne.n	8006622 <quorem+0xf6>
 8006614:	9b00      	ldr	r3, [sp, #0]
 8006616:	3b01      	subs	r3, #1
 8006618:	9300      	str	r3, [sp, #0]
 800661a:	9b02      	ldr	r3, [sp, #8]
 800661c:	3c04      	subs	r4, #4
 800661e:	42a3      	cmp	r3, r4
 8006620:	d3f5      	bcc.n	800660e <quorem+0xe2>
 8006622:	9b00      	ldr	r3, [sp, #0]
 8006624:	6133      	str	r3, [r6, #16]
 8006626:	e7c7      	b.n	80065b8 <quorem+0x8c>
 8006628:	681a      	ldr	r2, [r3, #0]
 800662a:	2a00      	cmp	r2, #0
 800662c:	d106      	bne.n	800663c <quorem+0x110>
 800662e:	9a00      	ldr	r2, [sp, #0]
 8006630:	3a01      	subs	r2, #1
 8006632:	9200      	str	r2, [sp, #0]
 8006634:	9a02      	ldr	r2, [sp, #8]
 8006636:	3b04      	subs	r3, #4
 8006638:	429a      	cmp	r2, r3
 800663a:	d3f5      	bcc.n	8006628 <quorem+0xfc>
 800663c:	9b00      	ldr	r3, [sp, #0]
 800663e:	6133      	str	r3, [r6, #16]
 8006640:	e7e2      	b.n	8006608 <quorem+0xdc>
	...

08006644 <_dtoa_r>:
 8006644:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006646:	b09d      	sub	sp, #116	; 0x74
 8006648:	9202      	str	r2, [sp, #8]
 800664a:	9303      	str	r3, [sp, #12]
 800664c:	9b02      	ldr	r3, [sp, #8]
 800664e:	9c03      	ldr	r4, [sp, #12]
 8006650:	9308      	str	r3, [sp, #32]
 8006652:	9409      	str	r4, [sp, #36]	; 0x24
 8006654:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8006656:	0007      	movs	r7, r0
 8006658:	9d25      	ldr	r5, [sp, #148]	; 0x94
 800665a:	2c00      	cmp	r4, #0
 800665c:	d10e      	bne.n	800667c <_dtoa_r+0x38>
 800665e:	2010      	movs	r0, #16
 8006660:	f000 fe0e 	bl	8007280 <malloc>
 8006664:	1e02      	subs	r2, r0, #0
 8006666:	6278      	str	r0, [r7, #36]	; 0x24
 8006668:	d104      	bne.n	8006674 <_dtoa_r+0x30>
 800666a:	21ea      	movs	r1, #234	; 0xea
 800666c:	4bc7      	ldr	r3, [pc, #796]	; (800698c <_dtoa_r+0x348>)
 800666e:	48c8      	ldr	r0, [pc, #800]	; (8006990 <_dtoa_r+0x34c>)
 8006670:	f001 fc42 	bl	8007ef8 <__assert_func>
 8006674:	6044      	str	r4, [r0, #4]
 8006676:	6084      	str	r4, [r0, #8]
 8006678:	6004      	str	r4, [r0, #0]
 800667a:	60c4      	str	r4, [r0, #12]
 800667c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800667e:	6819      	ldr	r1, [r3, #0]
 8006680:	2900      	cmp	r1, #0
 8006682:	d00a      	beq.n	800669a <_dtoa_r+0x56>
 8006684:	685a      	ldr	r2, [r3, #4]
 8006686:	2301      	movs	r3, #1
 8006688:	4093      	lsls	r3, r2
 800668a:	604a      	str	r2, [r1, #4]
 800668c:	608b      	str	r3, [r1, #8]
 800668e:	0038      	movs	r0, r7
 8006690:	f000 fe58 	bl	8007344 <_Bfree>
 8006694:	2200      	movs	r2, #0
 8006696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006698:	601a      	str	r2, [r3, #0]
 800669a:	9b03      	ldr	r3, [sp, #12]
 800669c:	2b00      	cmp	r3, #0
 800669e:	da20      	bge.n	80066e2 <_dtoa_r+0x9e>
 80066a0:	2301      	movs	r3, #1
 80066a2:	602b      	str	r3, [r5, #0]
 80066a4:	9b03      	ldr	r3, [sp, #12]
 80066a6:	005b      	lsls	r3, r3, #1
 80066a8:	085b      	lsrs	r3, r3, #1
 80066aa:	9309      	str	r3, [sp, #36]	; 0x24
 80066ac:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80066ae:	4bb9      	ldr	r3, [pc, #740]	; (8006994 <_dtoa_r+0x350>)
 80066b0:	4ab8      	ldr	r2, [pc, #736]	; (8006994 <_dtoa_r+0x350>)
 80066b2:	402b      	ands	r3, r5
 80066b4:	4293      	cmp	r3, r2
 80066b6:	d117      	bne.n	80066e8 <_dtoa_r+0xa4>
 80066b8:	4bb7      	ldr	r3, [pc, #732]	; (8006998 <_dtoa_r+0x354>)
 80066ba:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80066bc:	0328      	lsls	r0, r5, #12
 80066be:	6013      	str	r3, [r2, #0]
 80066c0:	9b02      	ldr	r3, [sp, #8]
 80066c2:	0b00      	lsrs	r0, r0, #12
 80066c4:	4318      	orrs	r0, r3
 80066c6:	d101      	bne.n	80066cc <_dtoa_r+0x88>
 80066c8:	f000 fdbf 	bl	800724a <_dtoa_r+0xc06>
 80066cc:	48b3      	ldr	r0, [pc, #716]	; (800699c <_dtoa_r+0x358>)
 80066ce:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80066d0:	9006      	str	r0, [sp, #24]
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d002      	beq.n	80066dc <_dtoa_r+0x98>
 80066d6:	4bb2      	ldr	r3, [pc, #712]	; (80069a0 <_dtoa_r+0x35c>)
 80066d8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80066da:	6013      	str	r3, [r2, #0]
 80066dc:	9806      	ldr	r0, [sp, #24]
 80066de:	b01d      	add	sp, #116	; 0x74
 80066e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80066e2:	2300      	movs	r3, #0
 80066e4:	602b      	str	r3, [r5, #0]
 80066e6:	e7e1      	b.n	80066ac <_dtoa_r+0x68>
 80066e8:	9b08      	ldr	r3, [sp, #32]
 80066ea:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80066ec:	9312      	str	r3, [sp, #72]	; 0x48
 80066ee:	9413      	str	r4, [sp, #76]	; 0x4c
 80066f0:	9812      	ldr	r0, [sp, #72]	; 0x48
 80066f2:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80066f4:	2200      	movs	r2, #0
 80066f6:	2300      	movs	r3, #0
 80066f8:	f7f9 fea8 	bl	800044c <__aeabi_dcmpeq>
 80066fc:	1e04      	subs	r4, r0, #0
 80066fe:	d009      	beq.n	8006714 <_dtoa_r+0xd0>
 8006700:	2301      	movs	r3, #1
 8006702:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006704:	6013      	str	r3, [r2, #0]
 8006706:	4ba7      	ldr	r3, [pc, #668]	; (80069a4 <_dtoa_r+0x360>)
 8006708:	9306      	str	r3, [sp, #24]
 800670a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800670c:	2b00      	cmp	r3, #0
 800670e:	d0e5      	beq.n	80066dc <_dtoa_r+0x98>
 8006710:	4ba5      	ldr	r3, [pc, #660]	; (80069a8 <_dtoa_r+0x364>)
 8006712:	e7e1      	b.n	80066d8 <_dtoa_r+0x94>
 8006714:	ab1a      	add	r3, sp, #104	; 0x68
 8006716:	9301      	str	r3, [sp, #4]
 8006718:	ab1b      	add	r3, sp, #108	; 0x6c
 800671a:	9300      	str	r3, [sp, #0]
 800671c:	0038      	movs	r0, r7
 800671e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006720:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006722:	f001 f903 	bl	800792c <__d2b>
 8006726:	006e      	lsls	r6, r5, #1
 8006728:	9005      	str	r0, [sp, #20]
 800672a:	0d76      	lsrs	r6, r6, #21
 800672c:	d100      	bne.n	8006730 <_dtoa_r+0xec>
 800672e:	e07c      	b.n	800682a <_dtoa_r+0x1e6>
 8006730:	9812      	ldr	r0, [sp, #72]	; 0x48
 8006732:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8006734:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006736:	4a9d      	ldr	r2, [pc, #628]	; (80069ac <_dtoa_r+0x368>)
 8006738:	031b      	lsls	r3, r3, #12
 800673a:	0b1b      	lsrs	r3, r3, #12
 800673c:	431a      	orrs	r2, r3
 800673e:	0011      	movs	r1, r2
 8006740:	4b9b      	ldr	r3, [pc, #620]	; (80069b0 <_dtoa_r+0x36c>)
 8006742:	9418      	str	r4, [sp, #96]	; 0x60
 8006744:	18f6      	adds	r6, r6, r3
 8006746:	2200      	movs	r2, #0
 8006748:	4b9a      	ldr	r3, [pc, #616]	; (80069b4 <_dtoa_r+0x370>)
 800674a:	f7fb facb 	bl	8001ce4 <__aeabi_dsub>
 800674e:	4a9a      	ldr	r2, [pc, #616]	; (80069b8 <_dtoa_r+0x374>)
 8006750:	4b9a      	ldr	r3, [pc, #616]	; (80069bc <_dtoa_r+0x378>)
 8006752:	f7fb f85b 	bl	800180c <__aeabi_dmul>
 8006756:	4a9a      	ldr	r2, [pc, #616]	; (80069c0 <_dtoa_r+0x37c>)
 8006758:	4b9a      	ldr	r3, [pc, #616]	; (80069c4 <_dtoa_r+0x380>)
 800675a:	f7fa f919 	bl	8000990 <__aeabi_dadd>
 800675e:	0004      	movs	r4, r0
 8006760:	0030      	movs	r0, r6
 8006762:	000d      	movs	r5, r1
 8006764:	f7fb fea4 	bl	80024b0 <__aeabi_i2d>
 8006768:	4a97      	ldr	r2, [pc, #604]	; (80069c8 <_dtoa_r+0x384>)
 800676a:	4b98      	ldr	r3, [pc, #608]	; (80069cc <_dtoa_r+0x388>)
 800676c:	f7fb f84e 	bl	800180c <__aeabi_dmul>
 8006770:	0002      	movs	r2, r0
 8006772:	000b      	movs	r3, r1
 8006774:	0020      	movs	r0, r4
 8006776:	0029      	movs	r1, r5
 8006778:	f7fa f90a 	bl	8000990 <__aeabi_dadd>
 800677c:	0004      	movs	r4, r0
 800677e:	000d      	movs	r5, r1
 8006780:	f7fb fe60 	bl	8002444 <__aeabi_d2iz>
 8006784:	2200      	movs	r2, #0
 8006786:	9002      	str	r0, [sp, #8]
 8006788:	2300      	movs	r3, #0
 800678a:	0020      	movs	r0, r4
 800678c:	0029      	movs	r1, r5
 800678e:	f7f9 fe63 	bl	8000458 <__aeabi_dcmplt>
 8006792:	2800      	cmp	r0, #0
 8006794:	d00b      	beq.n	80067ae <_dtoa_r+0x16a>
 8006796:	9802      	ldr	r0, [sp, #8]
 8006798:	f7fb fe8a 	bl	80024b0 <__aeabi_i2d>
 800679c:	002b      	movs	r3, r5
 800679e:	0022      	movs	r2, r4
 80067a0:	f7f9 fe54 	bl	800044c <__aeabi_dcmpeq>
 80067a4:	4243      	negs	r3, r0
 80067a6:	4158      	adcs	r0, r3
 80067a8:	9b02      	ldr	r3, [sp, #8]
 80067aa:	1a1b      	subs	r3, r3, r0
 80067ac:	9302      	str	r3, [sp, #8]
 80067ae:	2301      	movs	r3, #1
 80067b0:	9316      	str	r3, [sp, #88]	; 0x58
 80067b2:	9b02      	ldr	r3, [sp, #8]
 80067b4:	2b16      	cmp	r3, #22
 80067b6:	d80f      	bhi.n	80067d8 <_dtoa_r+0x194>
 80067b8:	9812      	ldr	r0, [sp, #72]	; 0x48
 80067ba:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80067bc:	00da      	lsls	r2, r3, #3
 80067be:	4b84      	ldr	r3, [pc, #528]	; (80069d0 <_dtoa_r+0x38c>)
 80067c0:	189b      	adds	r3, r3, r2
 80067c2:	681a      	ldr	r2, [r3, #0]
 80067c4:	685b      	ldr	r3, [r3, #4]
 80067c6:	f7f9 fe47 	bl	8000458 <__aeabi_dcmplt>
 80067ca:	2800      	cmp	r0, #0
 80067cc:	d049      	beq.n	8006862 <_dtoa_r+0x21e>
 80067ce:	9b02      	ldr	r3, [sp, #8]
 80067d0:	3b01      	subs	r3, #1
 80067d2:	9302      	str	r3, [sp, #8]
 80067d4:	2300      	movs	r3, #0
 80067d6:	9316      	str	r3, [sp, #88]	; 0x58
 80067d8:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80067da:	1b9e      	subs	r6, r3, r6
 80067dc:	2300      	movs	r3, #0
 80067de:	930a      	str	r3, [sp, #40]	; 0x28
 80067e0:	0033      	movs	r3, r6
 80067e2:	3b01      	subs	r3, #1
 80067e4:	930d      	str	r3, [sp, #52]	; 0x34
 80067e6:	d504      	bpl.n	80067f2 <_dtoa_r+0x1ae>
 80067e8:	2301      	movs	r3, #1
 80067ea:	1b9b      	subs	r3, r3, r6
 80067ec:	930a      	str	r3, [sp, #40]	; 0x28
 80067ee:	2300      	movs	r3, #0
 80067f0:	930d      	str	r3, [sp, #52]	; 0x34
 80067f2:	9b02      	ldr	r3, [sp, #8]
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	db36      	blt.n	8006866 <_dtoa_r+0x222>
 80067f8:	9a02      	ldr	r2, [sp, #8]
 80067fa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80067fc:	4694      	mov	ip, r2
 80067fe:	4463      	add	r3, ip
 8006800:	930d      	str	r3, [sp, #52]	; 0x34
 8006802:	2300      	movs	r3, #0
 8006804:	9215      	str	r2, [sp, #84]	; 0x54
 8006806:	930e      	str	r3, [sp, #56]	; 0x38
 8006808:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800680a:	2401      	movs	r4, #1
 800680c:	2b09      	cmp	r3, #9
 800680e:	d864      	bhi.n	80068da <_dtoa_r+0x296>
 8006810:	2b05      	cmp	r3, #5
 8006812:	dd02      	ble.n	800681a <_dtoa_r+0x1d6>
 8006814:	2400      	movs	r4, #0
 8006816:	3b04      	subs	r3, #4
 8006818:	9322      	str	r3, [sp, #136]	; 0x88
 800681a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800681c:	1e98      	subs	r0, r3, #2
 800681e:	2803      	cmp	r0, #3
 8006820:	d864      	bhi.n	80068ec <_dtoa_r+0x2a8>
 8006822:	f7f9 fc79 	bl	8000118 <__gnu_thumb1_case_uqi>
 8006826:	3829      	.short	0x3829
 8006828:	5836      	.short	0x5836
 800682a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800682c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800682e:	189e      	adds	r6, r3, r2
 8006830:	4b68      	ldr	r3, [pc, #416]	; (80069d4 <_dtoa_r+0x390>)
 8006832:	18f2      	adds	r2, r6, r3
 8006834:	2a20      	cmp	r2, #32
 8006836:	dd0f      	ble.n	8006858 <_dtoa_r+0x214>
 8006838:	2340      	movs	r3, #64	; 0x40
 800683a:	1a9b      	subs	r3, r3, r2
 800683c:	409d      	lsls	r5, r3
 800683e:	4b66      	ldr	r3, [pc, #408]	; (80069d8 <_dtoa_r+0x394>)
 8006840:	9802      	ldr	r0, [sp, #8]
 8006842:	18f3      	adds	r3, r6, r3
 8006844:	40d8      	lsrs	r0, r3
 8006846:	4328      	orrs	r0, r5
 8006848:	f7fb fe62 	bl	8002510 <__aeabi_ui2d>
 800684c:	2301      	movs	r3, #1
 800684e:	4c63      	ldr	r4, [pc, #396]	; (80069dc <_dtoa_r+0x398>)
 8006850:	3e01      	subs	r6, #1
 8006852:	1909      	adds	r1, r1, r4
 8006854:	9318      	str	r3, [sp, #96]	; 0x60
 8006856:	e776      	b.n	8006746 <_dtoa_r+0x102>
 8006858:	2320      	movs	r3, #32
 800685a:	9802      	ldr	r0, [sp, #8]
 800685c:	1a9b      	subs	r3, r3, r2
 800685e:	4098      	lsls	r0, r3
 8006860:	e7f2      	b.n	8006848 <_dtoa_r+0x204>
 8006862:	9016      	str	r0, [sp, #88]	; 0x58
 8006864:	e7b8      	b.n	80067d8 <_dtoa_r+0x194>
 8006866:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006868:	9a02      	ldr	r2, [sp, #8]
 800686a:	1a9b      	subs	r3, r3, r2
 800686c:	930a      	str	r3, [sp, #40]	; 0x28
 800686e:	4253      	negs	r3, r2
 8006870:	930e      	str	r3, [sp, #56]	; 0x38
 8006872:	2300      	movs	r3, #0
 8006874:	9315      	str	r3, [sp, #84]	; 0x54
 8006876:	e7c7      	b.n	8006808 <_dtoa_r+0x1c4>
 8006878:	2300      	movs	r3, #0
 800687a:	930f      	str	r3, [sp, #60]	; 0x3c
 800687c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800687e:	930c      	str	r3, [sp, #48]	; 0x30
 8006880:	9307      	str	r3, [sp, #28]
 8006882:	2b00      	cmp	r3, #0
 8006884:	dc13      	bgt.n	80068ae <_dtoa_r+0x26a>
 8006886:	2301      	movs	r3, #1
 8006888:	001a      	movs	r2, r3
 800688a:	930c      	str	r3, [sp, #48]	; 0x30
 800688c:	9307      	str	r3, [sp, #28]
 800688e:	9223      	str	r2, [sp, #140]	; 0x8c
 8006890:	e00d      	b.n	80068ae <_dtoa_r+0x26a>
 8006892:	2301      	movs	r3, #1
 8006894:	e7f1      	b.n	800687a <_dtoa_r+0x236>
 8006896:	2300      	movs	r3, #0
 8006898:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800689a:	930f      	str	r3, [sp, #60]	; 0x3c
 800689c:	4694      	mov	ip, r2
 800689e:	9b02      	ldr	r3, [sp, #8]
 80068a0:	4463      	add	r3, ip
 80068a2:	930c      	str	r3, [sp, #48]	; 0x30
 80068a4:	3301      	adds	r3, #1
 80068a6:	9307      	str	r3, [sp, #28]
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	dc00      	bgt.n	80068ae <_dtoa_r+0x26a>
 80068ac:	2301      	movs	r3, #1
 80068ae:	2200      	movs	r2, #0
 80068b0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80068b2:	6042      	str	r2, [r0, #4]
 80068b4:	3204      	adds	r2, #4
 80068b6:	0015      	movs	r5, r2
 80068b8:	3514      	adds	r5, #20
 80068ba:	6841      	ldr	r1, [r0, #4]
 80068bc:	429d      	cmp	r5, r3
 80068be:	d919      	bls.n	80068f4 <_dtoa_r+0x2b0>
 80068c0:	0038      	movs	r0, r7
 80068c2:	f000 fcfb 	bl	80072bc <_Balloc>
 80068c6:	9006      	str	r0, [sp, #24]
 80068c8:	2800      	cmp	r0, #0
 80068ca:	d117      	bne.n	80068fc <_dtoa_r+0x2b8>
 80068cc:	21d5      	movs	r1, #213	; 0xd5
 80068ce:	0002      	movs	r2, r0
 80068d0:	4b43      	ldr	r3, [pc, #268]	; (80069e0 <_dtoa_r+0x39c>)
 80068d2:	0049      	lsls	r1, r1, #1
 80068d4:	e6cb      	b.n	800666e <_dtoa_r+0x2a>
 80068d6:	2301      	movs	r3, #1
 80068d8:	e7de      	b.n	8006898 <_dtoa_r+0x254>
 80068da:	2300      	movs	r3, #0
 80068dc:	940f      	str	r4, [sp, #60]	; 0x3c
 80068de:	9322      	str	r3, [sp, #136]	; 0x88
 80068e0:	3b01      	subs	r3, #1
 80068e2:	930c      	str	r3, [sp, #48]	; 0x30
 80068e4:	9307      	str	r3, [sp, #28]
 80068e6:	2200      	movs	r2, #0
 80068e8:	3313      	adds	r3, #19
 80068ea:	e7d0      	b.n	800688e <_dtoa_r+0x24a>
 80068ec:	2301      	movs	r3, #1
 80068ee:	930f      	str	r3, [sp, #60]	; 0x3c
 80068f0:	3b02      	subs	r3, #2
 80068f2:	e7f6      	b.n	80068e2 <_dtoa_r+0x29e>
 80068f4:	3101      	adds	r1, #1
 80068f6:	6041      	str	r1, [r0, #4]
 80068f8:	0052      	lsls	r2, r2, #1
 80068fa:	e7dc      	b.n	80068b6 <_dtoa_r+0x272>
 80068fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068fe:	9a06      	ldr	r2, [sp, #24]
 8006900:	601a      	str	r2, [r3, #0]
 8006902:	9b07      	ldr	r3, [sp, #28]
 8006904:	2b0e      	cmp	r3, #14
 8006906:	d900      	bls.n	800690a <_dtoa_r+0x2c6>
 8006908:	e0eb      	b.n	8006ae2 <_dtoa_r+0x49e>
 800690a:	2c00      	cmp	r4, #0
 800690c:	d100      	bne.n	8006910 <_dtoa_r+0x2cc>
 800690e:	e0e8      	b.n	8006ae2 <_dtoa_r+0x49e>
 8006910:	9b02      	ldr	r3, [sp, #8]
 8006912:	2b00      	cmp	r3, #0
 8006914:	dd68      	ble.n	80069e8 <_dtoa_r+0x3a4>
 8006916:	001a      	movs	r2, r3
 8006918:	210f      	movs	r1, #15
 800691a:	4b2d      	ldr	r3, [pc, #180]	; (80069d0 <_dtoa_r+0x38c>)
 800691c:	400a      	ands	r2, r1
 800691e:	00d2      	lsls	r2, r2, #3
 8006920:	189b      	adds	r3, r3, r2
 8006922:	681d      	ldr	r5, [r3, #0]
 8006924:	685e      	ldr	r6, [r3, #4]
 8006926:	9b02      	ldr	r3, [sp, #8]
 8006928:	111c      	asrs	r4, r3, #4
 800692a:	2302      	movs	r3, #2
 800692c:	9310      	str	r3, [sp, #64]	; 0x40
 800692e:	9b02      	ldr	r3, [sp, #8]
 8006930:	05db      	lsls	r3, r3, #23
 8006932:	d50b      	bpl.n	800694c <_dtoa_r+0x308>
 8006934:	4b2b      	ldr	r3, [pc, #172]	; (80069e4 <_dtoa_r+0x3a0>)
 8006936:	400c      	ands	r4, r1
 8006938:	6a1a      	ldr	r2, [r3, #32]
 800693a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800693c:	9812      	ldr	r0, [sp, #72]	; 0x48
 800693e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8006940:	f7fa fb62 	bl	8001008 <__aeabi_ddiv>
 8006944:	2303      	movs	r3, #3
 8006946:	9008      	str	r0, [sp, #32]
 8006948:	9109      	str	r1, [sp, #36]	; 0x24
 800694a:	9310      	str	r3, [sp, #64]	; 0x40
 800694c:	4b25      	ldr	r3, [pc, #148]	; (80069e4 <_dtoa_r+0x3a0>)
 800694e:	9314      	str	r3, [sp, #80]	; 0x50
 8006950:	2c00      	cmp	r4, #0
 8006952:	d108      	bne.n	8006966 <_dtoa_r+0x322>
 8006954:	9808      	ldr	r0, [sp, #32]
 8006956:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006958:	002a      	movs	r2, r5
 800695a:	0033      	movs	r3, r6
 800695c:	f7fa fb54 	bl	8001008 <__aeabi_ddiv>
 8006960:	9008      	str	r0, [sp, #32]
 8006962:	9109      	str	r1, [sp, #36]	; 0x24
 8006964:	e05c      	b.n	8006a20 <_dtoa_r+0x3dc>
 8006966:	2301      	movs	r3, #1
 8006968:	421c      	tst	r4, r3
 800696a:	d00b      	beq.n	8006984 <_dtoa_r+0x340>
 800696c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800696e:	0028      	movs	r0, r5
 8006970:	3301      	adds	r3, #1
 8006972:	9310      	str	r3, [sp, #64]	; 0x40
 8006974:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006976:	0031      	movs	r1, r6
 8006978:	681a      	ldr	r2, [r3, #0]
 800697a:	685b      	ldr	r3, [r3, #4]
 800697c:	f7fa ff46 	bl	800180c <__aeabi_dmul>
 8006980:	0005      	movs	r5, r0
 8006982:	000e      	movs	r6, r1
 8006984:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006986:	1064      	asrs	r4, r4, #1
 8006988:	3308      	adds	r3, #8
 800698a:	e7e0      	b.n	800694e <_dtoa_r+0x30a>
 800698c:	08008d25 	.word	0x08008d25
 8006990:	08008d3c 	.word	0x08008d3c
 8006994:	7ff00000 	.word	0x7ff00000
 8006998:	0000270f 	.word	0x0000270f
 800699c:	08008d21 	.word	0x08008d21
 80069a0:	08008d24 	.word	0x08008d24
 80069a4:	08008cf4 	.word	0x08008cf4
 80069a8:	08008cf5 	.word	0x08008cf5
 80069ac:	3ff00000 	.word	0x3ff00000
 80069b0:	fffffc01 	.word	0xfffffc01
 80069b4:	3ff80000 	.word	0x3ff80000
 80069b8:	636f4361 	.word	0x636f4361
 80069bc:	3fd287a7 	.word	0x3fd287a7
 80069c0:	8b60c8b3 	.word	0x8b60c8b3
 80069c4:	3fc68a28 	.word	0x3fc68a28
 80069c8:	509f79fb 	.word	0x509f79fb
 80069cc:	3fd34413 	.word	0x3fd34413
 80069d0:	08008e30 	.word	0x08008e30
 80069d4:	00000432 	.word	0x00000432
 80069d8:	00000412 	.word	0x00000412
 80069dc:	fe100000 	.word	0xfe100000
 80069e0:	08008d97 	.word	0x08008d97
 80069e4:	08008e08 	.word	0x08008e08
 80069e8:	2302      	movs	r3, #2
 80069ea:	9310      	str	r3, [sp, #64]	; 0x40
 80069ec:	9b02      	ldr	r3, [sp, #8]
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d016      	beq.n	8006a20 <_dtoa_r+0x3dc>
 80069f2:	9812      	ldr	r0, [sp, #72]	; 0x48
 80069f4:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80069f6:	425c      	negs	r4, r3
 80069f8:	230f      	movs	r3, #15
 80069fa:	4ab6      	ldr	r2, [pc, #728]	; (8006cd4 <_dtoa_r+0x690>)
 80069fc:	4023      	ands	r3, r4
 80069fe:	00db      	lsls	r3, r3, #3
 8006a00:	18d3      	adds	r3, r2, r3
 8006a02:	681a      	ldr	r2, [r3, #0]
 8006a04:	685b      	ldr	r3, [r3, #4]
 8006a06:	f7fa ff01 	bl	800180c <__aeabi_dmul>
 8006a0a:	2601      	movs	r6, #1
 8006a0c:	2300      	movs	r3, #0
 8006a0e:	9008      	str	r0, [sp, #32]
 8006a10:	9109      	str	r1, [sp, #36]	; 0x24
 8006a12:	4db1      	ldr	r5, [pc, #708]	; (8006cd8 <_dtoa_r+0x694>)
 8006a14:	1124      	asrs	r4, r4, #4
 8006a16:	2c00      	cmp	r4, #0
 8006a18:	d000      	beq.n	8006a1c <_dtoa_r+0x3d8>
 8006a1a:	e094      	b.n	8006b46 <_dtoa_r+0x502>
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d19f      	bne.n	8006960 <_dtoa_r+0x31c>
 8006a20:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d100      	bne.n	8006a28 <_dtoa_r+0x3e4>
 8006a26:	e09b      	b.n	8006b60 <_dtoa_r+0x51c>
 8006a28:	9c08      	ldr	r4, [sp, #32]
 8006a2a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8006a2c:	2200      	movs	r2, #0
 8006a2e:	0020      	movs	r0, r4
 8006a30:	0029      	movs	r1, r5
 8006a32:	4baa      	ldr	r3, [pc, #680]	; (8006cdc <_dtoa_r+0x698>)
 8006a34:	f7f9 fd10 	bl	8000458 <__aeabi_dcmplt>
 8006a38:	2800      	cmp	r0, #0
 8006a3a:	d100      	bne.n	8006a3e <_dtoa_r+0x3fa>
 8006a3c:	e090      	b.n	8006b60 <_dtoa_r+0x51c>
 8006a3e:	9b07      	ldr	r3, [sp, #28]
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d100      	bne.n	8006a46 <_dtoa_r+0x402>
 8006a44:	e08c      	b.n	8006b60 <_dtoa_r+0x51c>
 8006a46:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	dd46      	ble.n	8006ada <_dtoa_r+0x496>
 8006a4c:	9b02      	ldr	r3, [sp, #8]
 8006a4e:	2200      	movs	r2, #0
 8006a50:	0020      	movs	r0, r4
 8006a52:	0029      	movs	r1, r5
 8006a54:	1e5e      	subs	r6, r3, #1
 8006a56:	4ba2      	ldr	r3, [pc, #648]	; (8006ce0 <_dtoa_r+0x69c>)
 8006a58:	f7fa fed8 	bl	800180c <__aeabi_dmul>
 8006a5c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006a5e:	9008      	str	r0, [sp, #32]
 8006a60:	9109      	str	r1, [sp, #36]	; 0x24
 8006a62:	3301      	adds	r3, #1
 8006a64:	9310      	str	r3, [sp, #64]	; 0x40
 8006a66:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006a68:	9810      	ldr	r0, [sp, #64]	; 0x40
 8006a6a:	9c08      	ldr	r4, [sp, #32]
 8006a6c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8006a6e:	9314      	str	r3, [sp, #80]	; 0x50
 8006a70:	f7fb fd1e 	bl	80024b0 <__aeabi_i2d>
 8006a74:	0022      	movs	r2, r4
 8006a76:	002b      	movs	r3, r5
 8006a78:	f7fa fec8 	bl	800180c <__aeabi_dmul>
 8006a7c:	2200      	movs	r2, #0
 8006a7e:	4b99      	ldr	r3, [pc, #612]	; (8006ce4 <_dtoa_r+0x6a0>)
 8006a80:	f7f9 ff86 	bl	8000990 <__aeabi_dadd>
 8006a84:	9010      	str	r0, [sp, #64]	; 0x40
 8006a86:	9111      	str	r1, [sp, #68]	; 0x44
 8006a88:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006a8a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006a8c:	9208      	str	r2, [sp, #32]
 8006a8e:	9309      	str	r3, [sp, #36]	; 0x24
 8006a90:	4a95      	ldr	r2, [pc, #596]	; (8006ce8 <_dtoa_r+0x6a4>)
 8006a92:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006a94:	4694      	mov	ip, r2
 8006a96:	4463      	add	r3, ip
 8006a98:	9317      	str	r3, [sp, #92]	; 0x5c
 8006a9a:	9309      	str	r3, [sp, #36]	; 0x24
 8006a9c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d161      	bne.n	8006b66 <_dtoa_r+0x522>
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	0020      	movs	r0, r4
 8006aa6:	0029      	movs	r1, r5
 8006aa8:	4b90      	ldr	r3, [pc, #576]	; (8006cec <_dtoa_r+0x6a8>)
 8006aaa:	f7fb f91b 	bl	8001ce4 <__aeabi_dsub>
 8006aae:	9a08      	ldr	r2, [sp, #32]
 8006ab0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006ab2:	0004      	movs	r4, r0
 8006ab4:	000d      	movs	r5, r1
 8006ab6:	f7f9 fce3 	bl	8000480 <__aeabi_dcmpgt>
 8006aba:	2800      	cmp	r0, #0
 8006abc:	d000      	beq.n	8006ac0 <_dtoa_r+0x47c>
 8006abe:	e2af      	b.n	8007020 <_dtoa_r+0x9dc>
 8006ac0:	488b      	ldr	r0, [pc, #556]	; (8006cf0 <_dtoa_r+0x6ac>)
 8006ac2:	9911      	ldr	r1, [sp, #68]	; 0x44
 8006ac4:	4684      	mov	ip, r0
 8006ac6:	4461      	add	r1, ip
 8006ac8:	000b      	movs	r3, r1
 8006aca:	0020      	movs	r0, r4
 8006acc:	0029      	movs	r1, r5
 8006ace:	9a08      	ldr	r2, [sp, #32]
 8006ad0:	f7f9 fcc2 	bl	8000458 <__aeabi_dcmplt>
 8006ad4:	2800      	cmp	r0, #0
 8006ad6:	d000      	beq.n	8006ada <_dtoa_r+0x496>
 8006ad8:	e29f      	b.n	800701a <_dtoa_r+0x9d6>
 8006ada:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006adc:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 8006ade:	9308      	str	r3, [sp, #32]
 8006ae0:	9409      	str	r4, [sp, #36]	; 0x24
 8006ae2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	da00      	bge.n	8006aea <_dtoa_r+0x4a6>
 8006ae8:	e172      	b.n	8006dd0 <_dtoa_r+0x78c>
 8006aea:	9a02      	ldr	r2, [sp, #8]
 8006aec:	2a0e      	cmp	r2, #14
 8006aee:	dd00      	ble.n	8006af2 <_dtoa_r+0x4ae>
 8006af0:	e16e      	b.n	8006dd0 <_dtoa_r+0x78c>
 8006af2:	4b78      	ldr	r3, [pc, #480]	; (8006cd4 <_dtoa_r+0x690>)
 8006af4:	00d2      	lsls	r2, r2, #3
 8006af6:	189b      	adds	r3, r3, r2
 8006af8:	685c      	ldr	r4, [r3, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	930a      	str	r3, [sp, #40]	; 0x28
 8006afe:	940b      	str	r4, [sp, #44]	; 0x2c
 8006b00:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	db00      	blt.n	8006b08 <_dtoa_r+0x4c4>
 8006b06:	e0f7      	b.n	8006cf8 <_dtoa_r+0x6b4>
 8006b08:	9b07      	ldr	r3, [sp, #28]
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	dd00      	ble.n	8006b10 <_dtoa_r+0x4cc>
 8006b0e:	e0f3      	b.n	8006cf8 <_dtoa_r+0x6b4>
 8006b10:	d000      	beq.n	8006b14 <_dtoa_r+0x4d0>
 8006b12:	e282      	b.n	800701a <_dtoa_r+0x9d6>
 8006b14:	980a      	ldr	r0, [sp, #40]	; 0x28
 8006b16:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006b18:	2200      	movs	r2, #0
 8006b1a:	4b74      	ldr	r3, [pc, #464]	; (8006cec <_dtoa_r+0x6a8>)
 8006b1c:	f7fa fe76 	bl	800180c <__aeabi_dmul>
 8006b20:	9a08      	ldr	r2, [sp, #32]
 8006b22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b24:	f7f9 fcb6 	bl	8000494 <__aeabi_dcmpge>
 8006b28:	9e07      	ldr	r6, [sp, #28]
 8006b2a:	0035      	movs	r5, r6
 8006b2c:	2800      	cmp	r0, #0
 8006b2e:	d000      	beq.n	8006b32 <_dtoa_r+0x4ee>
 8006b30:	e259      	b.n	8006fe6 <_dtoa_r+0x9a2>
 8006b32:	9b06      	ldr	r3, [sp, #24]
 8006b34:	9a06      	ldr	r2, [sp, #24]
 8006b36:	3301      	adds	r3, #1
 8006b38:	9308      	str	r3, [sp, #32]
 8006b3a:	2331      	movs	r3, #49	; 0x31
 8006b3c:	7013      	strb	r3, [r2, #0]
 8006b3e:	9b02      	ldr	r3, [sp, #8]
 8006b40:	3301      	adds	r3, #1
 8006b42:	9302      	str	r3, [sp, #8]
 8006b44:	e254      	b.n	8006ff0 <_dtoa_r+0x9ac>
 8006b46:	4234      	tst	r4, r6
 8006b48:	d007      	beq.n	8006b5a <_dtoa_r+0x516>
 8006b4a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006b4c:	3301      	adds	r3, #1
 8006b4e:	9310      	str	r3, [sp, #64]	; 0x40
 8006b50:	682a      	ldr	r2, [r5, #0]
 8006b52:	686b      	ldr	r3, [r5, #4]
 8006b54:	f7fa fe5a 	bl	800180c <__aeabi_dmul>
 8006b58:	0033      	movs	r3, r6
 8006b5a:	1064      	asrs	r4, r4, #1
 8006b5c:	3508      	adds	r5, #8
 8006b5e:	e75a      	b.n	8006a16 <_dtoa_r+0x3d2>
 8006b60:	9e02      	ldr	r6, [sp, #8]
 8006b62:	9b07      	ldr	r3, [sp, #28]
 8006b64:	e780      	b.n	8006a68 <_dtoa_r+0x424>
 8006b66:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006b68:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006b6a:	1e5a      	subs	r2, r3, #1
 8006b6c:	4b59      	ldr	r3, [pc, #356]	; (8006cd4 <_dtoa_r+0x690>)
 8006b6e:	00d2      	lsls	r2, r2, #3
 8006b70:	189b      	adds	r3, r3, r2
 8006b72:	681a      	ldr	r2, [r3, #0]
 8006b74:	685b      	ldr	r3, [r3, #4]
 8006b76:	2900      	cmp	r1, #0
 8006b78:	d051      	beq.n	8006c1e <_dtoa_r+0x5da>
 8006b7a:	2000      	movs	r0, #0
 8006b7c:	495d      	ldr	r1, [pc, #372]	; (8006cf4 <_dtoa_r+0x6b0>)
 8006b7e:	f7fa fa43 	bl	8001008 <__aeabi_ddiv>
 8006b82:	9a08      	ldr	r2, [sp, #32]
 8006b84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b86:	f7fb f8ad 	bl	8001ce4 <__aeabi_dsub>
 8006b8a:	9a06      	ldr	r2, [sp, #24]
 8006b8c:	9b06      	ldr	r3, [sp, #24]
 8006b8e:	4694      	mov	ip, r2
 8006b90:	9317      	str	r3, [sp, #92]	; 0x5c
 8006b92:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006b94:	9010      	str	r0, [sp, #64]	; 0x40
 8006b96:	9111      	str	r1, [sp, #68]	; 0x44
 8006b98:	4463      	add	r3, ip
 8006b9a:	9319      	str	r3, [sp, #100]	; 0x64
 8006b9c:	0029      	movs	r1, r5
 8006b9e:	0020      	movs	r0, r4
 8006ba0:	f7fb fc50 	bl	8002444 <__aeabi_d2iz>
 8006ba4:	9014      	str	r0, [sp, #80]	; 0x50
 8006ba6:	f7fb fc83 	bl	80024b0 <__aeabi_i2d>
 8006baa:	0002      	movs	r2, r0
 8006bac:	000b      	movs	r3, r1
 8006bae:	0020      	movs	r0, r4
 8006bb0:	0029      	movs	r1, r5
 8006bb2:	f7fb f897 	bl	8001ce4 <__aeabi_dsub>
 8006bb6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006bb8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006bba:	3301      	adds	r3, #1
 8006bbc:	9308      	str	r3, [sp, #32]
 8006bbe:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006bc0:	0004      	movs	r4, r0
 8006bc2:	3330      	adds	r3, #48	; 0x30
 8006bc4:	7013      	strb	r3, [r2, #0]
 8006bc6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006bc8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006bca:	000d      	movs	r5, r1
 8006bcc:	f7f9 fc44 	bl	8000458 <__aeabi_dcmplt>
 8006bd0:	2800      	cmp	r0, #0
 8006bd2:	d175      	bne.n	8006cc0 <_dtoa_r+0x67c>
 8006bd4:	0022      	movs	r2, r4
 8006bd6:	002b      	movs	r3, r5
 8006bd8:	2000      	movs	r0, #0
 8006bda:	4940      	ldr	r1, [pc, #256]	; (8006cdc <_dtoa_r+0x698>)
 8006bdc:	f7fb f882 	bl	8001ce4 <__aeabi_dsub>
 8006be0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006be2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006be4:	f7f9 fc38 	bl	8000458 <__aeabi_dcmplt>
 8006be8:	2800      	cmp	r0, #0
 8006bea:	d000      	beq.n	8006bee <_dtoa_r+0x5aa>
 8006bec:	e0d2      	b.n	8006d94 <_dtoa_r+0x750>
 8006bee:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006bf0:	9a08      	ldr	r2, [sp, #32]
 8006bf2:	4293      	cmp	r3, r2
 8006bf4:	d100      	bne.n	8006bf8 <_dtoa_r+0x5b4>
 8006bf6:	e770      	b.n	8006ada <_dtoa_r+0x496>
 8006bf8:	9810      	ldr	r0, [sp, #64]	; 0x40
 8006bfa:	9911      	ldr	r1, [sp, #68]	; 0x44
 8006bfc:	2200      	movs	r2, #0
 8006bfe:	4b38      	ldr	r3, [pc, #224]	; (8006ce0 <_dtoa_r+0x69c>)
 8006c00:	f7fa fe04 	bl	800180c <__aeabi_dmul>
 8006c04:	4b36      	ldr	r3, [pc, #216]	; (8006ce0 <_dtoa_r+0x69c>)
 8006c06:	9010      	str	r0, [sp, #64]	; 0x40
 8006c08:	9111      	str	r1, [sp, #68]	; 0x44
 8006c0a:	2200      	movs	r2, #0
 8006c0c:	0020      	movs	r0, r4
 8006c0e:	0029      	movs	r1, r5
 8006c10:	f7fa fdfc 	bl	800180c <__aeabi_dmul>
 8006c14:	9b08      	ldr	r3, [sp, #32]
 8006c16:	0004      	movs	r4, r0
 8006c18:	000d      	movs	r5, r1
 8006c1a:	9317      	str	r3, [sp, #92]	; 0x5c
 8006c1c:	e7be      	b.n	8006b9c <_dtoa_r+0x558>
 8006c1e:	9808      	ldr	r0, [sp, #32]
 8006c20:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006c22:	f7fa fdf3 	bl	800180c <__aeabi_dmul>
 8006c26:	9a06      	ldr	r2, [sp, #24]
 8006c28:	9b06      	ldr	r3, [sp, #24]
 8006c2a:	4694      	mov	ip, r2
 8006c2c:	9308      	str	r3, [sp, #32]
 8006c2e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006c30:	9010      	str	r0, [sp, #64]	; 0x40
 8006c32:	9111      	str	r1, [sp, #68]	; 0x44
 8006c34:	4463      	add	r3, ip
 8006c36:	9319      	str	r3, [sp, #100]	; 0x64
 8006c38:	0029      	movs	r1, r5
 8006c3a:	0020      	movs	r0, r4
 8006c3c:	f7fb fc02 	bl	8002444 <__aeabi_d2iz>
 8006c40:	9017      	str	r0, [sp, #92]	; 0x5c
 8006c42:	f7fb fc35 	bl	80024b0 <__aeabi_i2d>
 8006c46:	0002      	movs	r2, r0
 8006c48:	000b      	movs	r3, r1
 8006c4a:	0020      	movs	r0, r4
 8006c4c:	0029      	movs	r1, r5
 8006c4e:	f7fb f849 	bl	8001ce4 <__aeabi_dsub>
 8006c52:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006c54:	9a08      	ldr	r2, [sp, #32]
 8006c56:	3330      	adds	r3, #48	; 0x30
 8006c58:	7013      	strb	r3, [r2, #0]
 8006c5a:	0013      	movs	r3, r2
 8006c5c:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8006c5e:	3301      	adds	r3, #1
 8006c60:	0004      	movs	r4, r0
 8006c62:	000d      	movs	r5, r1
 8006c64:	9308      	str	r3, [sp, #32]
 8006c66:	4293      	cmp	r3, r2
 8006c68:	d12c      	bne.n	8006cc4 <_dtoa_r+0x680>
 8006c6a:	9810      	ldr	r0, [sp, #64]	; 0x40
 8006c6c:	9911      	ldr	r1, [sp, #68]	; 0x44
 8006c6e:	9a06      	ldr	r2, [sp, #24]
 8006c70:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006c72:	4694      	mov	ip, r2
 8006c74:	4463      	add	r3, ip
 8006c76:	2200      	movs	r2, #0
 8006c78:	9308      	str	r3, [sp, #32]
 8006c7a:	4b1e      	ldr	r3, [pc, #120]	; (8006cf4 <_dtoa_r+0x6b0>)
 8006c7c:	f7f9 fe88 	bl	8000990 <__aeabi_dadd>
 8006c80:	0002      	movs	r2, r0
 8006c82:	000b      	movs	r3, r1
 8006c84:	0020      	movs	r0, r4
 8006c86:	0029      	movs	r1, r5
 8006c88:	f7f9 fbfa 	bl	8000480 <__aeabi_dcmpgt>
 8006c8c:	2800      	cmp	r0, #0
 8006c8e:	d000      	beq.n	8006c92 <_dtoa_r+0x64e>
 8006c90:	e080      	b.n	8006d94 <_dtoa_r+0x750>
 8006c92:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006c94:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006c96:	2000      	movs	r0, #0
 8006c98:	4916      	ldr	r1, [pc, #88]	; (8006cf4 <_dtoa_r+0x6b0>)
 8006c9a:	f7fb f823 	bl	8001ce4 <__aeabi_dsub>
 8006c9e:	0002      	movs	r2, r0
 8006ca0:	000b      	movs	r3, r1
 8006ca2:	0020      	movs	r0, r4
 8006ca4:	0029      	movs	r1, r5
 8006ca6:	f7f9 fbd7 	bl	8000458 <__aeabi_dcmplt>
 8006caa:	2800      	cmp	r0, #0
 8006cac:	d100      	bne.n	8006cb0 <_dtoa_r+0x66c>
 8006cae:	e714      	b.n	8006ada <_dtoa_r+0x496>
 8006cb0:	9b08      	ldr	r3, [sp, #32]
 8006cb2:	001a      	movs	r2, r3
 8006cb4:	3a01      	subs	r2, #1
 8006cb6:	9208      	str	r2, [sp, #32]
 8006cb8:	7812      	ldrb	r2, [r2, #0]
 8006cba:	2a30      	cmp	r2, #48	; 0x30
 8006cbc:	d0f8      	beq.n	8006cb0 <_dtoa_r+0x66c>
 8006cbe:	9308      	str	r3, [sp, #32]
 8006cc0:	9602      	str	r6, [sp, #8]
 8006cc2:	e055      	b.n	8006d70 <_dtoa_r+0x72c>
 8006cc4:	2200      	movs	r2, #0
 8006cc6:	4b06      	ldr	r3, [pc, #24]	; (8006ce0 <_dtoa_r+0x69c>)
 8006cc8:	f7fa fda0 	bl	800180c <__aeabi_dmul>
 8006ccc:	0004      	movs	r4, r0
 8006cce:	000d      	movs	r5, r1
 8006cd0:	e7b2      	b.n	8006c38 <_dtoa_r+0x5f4>
 8006cd2:	46c0      	nop			; (mov r8, r8)
 8006cd4:	08008e30 	.word	0x08008e30
 8006cd8:	08008e08 	.word	0x08008e08
 8006cdc:	3ff00000 	.word	0x3ff00000
 8006ce0:	40240000 	.word	0x40240000
 8006ce4:	401c0000 	.word	0x401c0000
 8006ce8:	fcc00000 	.word	0xfcc00000
 8006cec:	40140000 	.word	0x40140000
 8006cf0:	7cc00000 	.word	0x7cc00000
 8006cf4:	3fe00000 	.word	0x3fe00000
 8006cf8:	9b07      	ldr	r3, [sp, #28]
 8006cfa:	9e06      	ldr	r6, [sp, #24]
 8006cfc:	3b01      	subs	r3, #1
 8006cfe:	199b      	adds	r3, r3, r6
 8006d00:	930c      	str	r3, [sp, #48]	; 0x30
 8006d02:	9c08      	ldr	r4, [sp, #32]
 8006d04:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8006d06:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006d08:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006d0a:	0020      	movs	r0, r4
 8006d0c:	0029      	movs	r1, r5
 8006d0e:	f7fa f97b 	bl	8001008 <__aeabi_ddiv>
 8006d12:	f7fb fb97 	bl	8002444 <__aeabi_d2iz>
 8006d16:	9007      	str	r0, [sp, #28]
 8006d18:	f7fb fbca 	bl	80024b0 <__aeabi_i2d>
 8006d1c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006d1e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006d20:	f7fa fd74 	bl	800180c <__aeabi_dmul>
 8006d24:	0002      	movs	r2, r0
 8006d26:	000b      	movs	r3, r1
 8006d28:	0020      	movs	r0, r4
 8006d2a:	0029      	movs	r1, r5
 8006d2c:	f7fa ffda 	bl	8001ce4 <__aeabi_dsub>
 8006d30:	0033      	movs	r3, r6
 8006d32:	9a07      	ldr	r2, [sp, #28]
 8006d34:	3601      	adds	r6, #1
 8006d36:	3230      	adds	r2, #48	; 0x30
 8006d38:	701a      	strb	r2, [r3, #0]
 8006d3a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006d3c:	9608      	str	r6, [sp, #32]
 8006d3e:	429a      	cmp	r2, r3
 8006d40:	d139      	bne.n	8006db6 <_dtoa_r+0x772>
 8006d42:	0002      	movs	r2, r0
 8006d44:	000b      	movs	r3, r1
 8006d46:	f7f9 fe23 	bl	8000990 <__aeabi_dadd>
 8006d4a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006d4c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006d4e:	0004      	movs	r4, r0
 8006d50:	000d      	movs	r5, r1
 8006d52:	f7f9 fb95 	bl	8000480 <__aeabi_dcmpgt>
 8006d56:	2800      	cmp	r0, #0
 8006d58:	d11b      	bne.n	8006d92 <_dtoa_r+0x74e>
 8006d5a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006d5c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006d5e:	0020      	movs	r0, r4
 8006d60:	0029      	movs	r1, r5
 8006d62:	f7f9 fb73 	bl	800044c <__aeabi_dcmpeq>
 8006d66:	2800      	cmp	r0, #0
 8006d68:	d002      	beq.n	8006d70 <_dtoa_r+0x72c>
 8006d6a:	9b07      	ldr	r3, [sp, #28]
 8006d6c:	07db      	lsls	r3, r3, #31
 8006d6e:	d410      	bmi.n	8006d92 <_dtoa_r+0x74e>
 8006d70:	0038      	movs	r0, r7
 8006d72:	9905      	ldr	r1, [sp, #20]
 8006d74:	f000 fae6 	bl	8007344 <_Bfree>
 8006d78:	2300      	movs	r3, #0
 8006d7a:	9a08      	ldr	r2, [sp, #32]
 8006d7c:	9802      	ldr	r0, [sp, #8]
 8006d7e:	7013      	strb	r3, [r2, #0]
 8006d80:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8006d82:	3001      	adds	r0, #1
 8006d84:	6018      	str	r0, [r3, #0]
 8006d86:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d100      	bne.n	8006d8e <_dtoa_r+0x74a>
 8006d8c:	e4a6      	b.n	80066dc <_dtoa_r+0x98>
 8006d8e:	601a      	str	r2, [r3, #0]
 8006d90:	e4a4      	b.n	80066dc <_dtoa_r+0x98>
 8006d92:	9e02      	ldr	r6, [sp, #8]
 8006d94:	9b08      	ldr	r3, [sp, #32]
 8006d96:	9308      	str	r3, [sp, #32]
 8006d98:	3b01      	subs	r3, #1
 8006d9a:	781a      	ldrb	r2, [r3, #0]
 8006d9c:	2a39      	cmp	r2, #57	; 0x39
 8006d9e:	d106      	bne.n	8006dae <_dtoa_r+0x76a>
 8006da0:	9a06      	ldr	r2, [sp, #24]
 8006da2:	429a      	cmp	r2, r3
 8006da4:	d1f7      	bne.n	8006d96 <_dtoa_r+0x752>
 8006da6:	2230      	movs	r2, #48	; 0x30
 8006da8:	9906      	ldr	r1, [sp, #24]
 8006daa:	3601      	adds	r6, #1
 8006dac:	700a      	strb	r2, [r1, #0]
 8006dae:	781a      	ldrb	r2, [r3, #0]
 8006db0:	3201      	adds	r2, #1
 8006db2:	701a      	strb	r2, [r3, #0]
 8006db4:	e784      	b.n	8006cc0 <_dtoa_r+0x67c>
 8006db6:	2200      	movs	r2, #0
 8006db8:	4baa      	ldr	r3, [pc, #680]	; (8007064 <_dtoa_r+0xa20>)
 8006dba:	f7fa fd27 	bl	800180c <__aeabi_dmul>
 8006dbe:	2200      	movs	r2, #0
 8006dc0:	2300      	movs	r3, #0
 8006dc2:	0004      	movs	r4, r0
 8006dc4:	000d      	movs	r5, r1
 8006dc6:	f7f9 fb41 	bl	800044c <__aeabi_dcmpeq>
 8006dca:	2800      	cmp	r0, #0
 8006dcc:	d09b      	beq.n	8006d06 <_dtoa_r+0x6c2>
 8006dce:	e7cf      	b.n	8006d70 <_dtoa_r+0x72c>
 8006dd0:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8006dd2:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8006dd4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006dd6:	2d00      	cmp	r5, #0
 8006dd8:	d012      	beq.n	8006e00 <_dtoa_r+0x7bc>
 8006dda:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006ddc:	2a01      	cmp	r2, #1
 8006dde:	dc66      	bgt.n	8006eae <_dtoa_r+0x86a>
 8006de0:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8006de2:	2a00      	cmp	r2, #0
 8006de4:	d05d      	beq.n	8006ea2 <_dtoa_r+0x85e>
 8006de6:	4aa0      	ldr	r2, [pc, #640]	; (8007068 <_dtoa_r+0xa24>)
 8006de8:	189b      	adds	r3, r3, r2
 8006dea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006dec:	2101      	movs	r1, #1
 8006dee:	18d2      	adds	r2, r2, r3
 8006df0:	920a      	str	r2, [sp, #40]	; 0x28
 8006df2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006df4:	0038      	movs	r0, r7
 8006df6:	18d3      	adds	r3, r2, r3
 8006df8:	930d      	str	r3, [sp, #52]	; 0x34
 8006dfa:	f000 fb53 	bl	80074a4 <__i2b>
 8006dfe:	0005      	movs	r5, r0
 8006e00:	2c00      	cmp	r4, #0
 8006e02:	dd0e      	ble.n	8006e22 <_dtoa_r+0x7de>
 8006e04:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	dd0b      	ble.n	8006e22 <_dtoa_r+0x7de>
 8006e0a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006e0c:	0023      	movs	r3, r4
 8006e0e:	4294      	cmp	r4, r2
 8006e10:	dd00      	ble.n	8006e14 <_dtoa_r+0x7d0>
 8006e12:	0013      	movs	r3, r2
 8006e14:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006e16:	1ae4      	subs	r4, r4, r3
 8006e18:	1ad2      	subs	r2, r2, r3
 8006e1a:	920a      	str	r2, [sp, #40]	; 0x28
 8006e1c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006e1e:	1ad3      	subs	r3, r2, r3
 8006e20:	930d      	str	r3, [sp, #52]	; 0x34
 8006e22:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d01f      	beq.n	8006e68 <_dtoa_r+0x824>
 8006e28:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d054      	beq.n	8006ed8 <_dtoa_r+0x894>
 8006e2e:	2e00      	cmp	r6, #0
 8006e30:	dd11      	ble.n	8006e56 <_dtoa_r+0x812>
 8006e32:	0029      	movs	r1, r5
 8006e34:	0032      	movs	r2, r6
 8006e36:	0038      	movs	r0, r7
 8006e38:	f000 fbfa 	bl	8007630 <__pow5mult>
 8006e3c:	9a05      	ldr	r2, [sp, #20]
 8006e3e:	0001      	movs	r1, r0
 8006e40:	0005      	movs	r5, r0
 8006e42:	0038      	movs	r0, r7
 8006e44:	f000 fb44 	bl	80074d0 <__multiply>
 8006e48:	9905      	ldr	r1, [sp, #20]
 8006e4a:	9014      	str	r0, [sp, #80]	; 0x50
 8006e4c:	0038      	movs	r0, r7
 8006e4e:	f000 fa79 	bl	8007344 <_Bfree>
 8006e52:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006e54:	9305      	str	r3, [sp, #20]
 8006e56:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006e58:	1b9a      	subs	r2, r3, r6
 8006e5a:	42b3      	cmp	r3, r6
 8006e5c:	d004      	beq.n	8006e68 <_dtoa_r+0x824>
 8006e5e:	0038      	movs	r0, r7
 8006e60:	9905      	ldr	r1, [sp, #20]
 8006e62:	f000 fbe5 	bl	8007630 <__pow5mult>
 8006e66:	9005      	str	r0, [sp, #20]
 8006e68:	2101      	movs	r1, #1
 8006e6a:	0038      	movs	r0, r7
 8006e6c:	f000 fb1a 	bl	80074a4 <__i2b>
 8006e70:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006e72:	0006      	movs	r6, r0
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	dd31      	ble.n	8006edc <_dtoa_r+0x898>
 8006e78:	001a      	movs	r2, r3
 8006e7a:	0001      	movs	r1, r0
 8006e7c:	0038      	movs	r0, r7
 8006e7e:	f000 fbd7 	bl	8007630 <__pow5mult>
 8006e82:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006e84:	0006      	movs	r6, r0
 8006e86:	2b01      	cmp	r3, #1
 8006e88:	dd2d      	ble.n	8006ee6 <_dtoa_r+0x8a2>
 8006e8a:	2300      	movs	r3, #0
 8006e8c:	930e      	str	r3, [sp, #56]	; 0x38
 8006e8e:	6933      	ldr	r3, [r6, #16]
 8006e90:	3303      	adds	r3, #3
 8006e92:	009b      	lsls	r3, r3, #2
 8006e94:	18f3      	adds	r3, r6, r3
 8006e96:	6858      	ldr	r0, [r3, #4]
 8006e98:	f000 fabc 	bl	8007414 <__hi0bits>
 8006e9c:	2320      	movs	r3, #32
 8006e9e:	1a18      	subs	r0, r3, r0
 8006ea0:	e039      	b.n	8006f16 <_dtoa_r+0x8d2>
 8006ea2:	2336      	movs	r3, #54	; 0x36
 8006ea4:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8006ea6:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8006ea8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006eaa:	1a9b      	subs	r3, r3, r2
 8006eac:	e79d      	b.n	8006dea <_dtoa_r+0x7a6>
 8006eae:	9b07      	ldr	r3, [sp, #28]
 8006eb0:	1e5e      	subs	r6, r3, #1
 8006eb2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006eb4:	42b3      	cmp	r3, r6
 8006eb6:	db07      	blt.n	8006ec8 <_dtoa_r+0x884>
 8006eb8:	1b9e      	subs	r6, r3, r6
 8006eba:	9b07      	ldr	r3, [sp, #28]
 8006ebc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	da93      	bge.n	8006dea <_dtoa_r+0x7a6>
 8006ec2:	1ae4      	subs	r4, r4, r3
 8006ec4:	2300      	movs	r3, #0
 8006ec6:	e790      	b.n	8006dea <_dtoa_r+0x7a6>
 8006ec8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006eca:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006ecc:	1af3      	subs	r3, r6, r3
 8006ece:	18d3      	adds	r3, r2, r3
 8006ed0:	960e      	str	r6, [sp, #56]	; 0x38
 8006ed2:	9315      	str	r3, [sp, #84]	; 0x54
 8006ed4:	2600      	movs	r6, #0
 8006ed6:	e7f0      	b.n	8006eba <_dtoa_r+0x876>
 8006ed8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006eda:	e7c0      	b.n	8006e5e <_dtoa_r+0x81a>
 8006edc:	2300      	movs	r3, #0
 8006ede:	930e      	str	r3, [sp, #56]	; 0x38
 8006ee0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006ee2:	2b01      	cmp	r3, #1
 8006ee4:	dc13      	bgt.n	8006f0e <_dtoa_r+0x8ca>
 8006ee6:	2300      	movs	r3, #0
 8006ee8:	930e      	str	r3, [sp, #56]	; 0x38
 8006eea:	9b08      	ldr	r3, [sp, #32]
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d10e      	bne.n	8006f0e <_dtoa_r+0x8ca>
 8006ef0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ef2:	031b      	lsls	r3, r3, #12
 8006ef4:	d10b      	bne.n	8006f0e <_dtoa_r+0x8ca>
 8006ef6:	4b5d      	ldr	r3, [pc, #372]	; (800706c <_dtoa_r+0xa28>)
 8006ef8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006efa:	4213      	tst	r3, r2
 8006efc:	d007      	beq.n	8006f0e <_dtoa_r+0x8ca>
 8006efe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f00:	3301      	adds	r3, #1
 8006f02:	930a      	str	r3, [sp, #40]	; 0x28
 8006f04:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006f06:	3301      	adds	r3, #1
 8006f08:	930d      	str	r3, [sp, #52]	; 0x34
 8006f0a:	2301      	movs	r3, #1
 8006f0c:	930e      	str	r3, [sp, #56]	; 0x38
 8006f0e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006f10:	2001      	movs	r0, #1
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d1bb      	bne.n	8006e8e <_dtoa_r+0x84a>
 8006f16:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006f18:	221f      	movs	r2, #31
 8006f1a:	1818      	adds	r0, r3, r0
 8006f1c:	0003      	movs	r3, r0
 8006f1e:	4013      	ands	r3, r2
 8006f20:	4210      	tst	r0, r2
 8006f22:	d046      	beq.n	8006fb2 <_dtoa_r+0x96e>
 8006f24:	3201      	adds	r2, #1
 8006f26:	1ad2      	subs	r2, r2, r3
 8006f28:	2a04      	cmp	r2, #4
 8006f2a:	dd3f      	ble.n	8006fac <_dtoa_r+0x968>
 8006f2c:	221c      	movs	r2, #28
 8006f2e:	1ad3      	subs	r3, r2, r3
 8006f30:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006f32:	18e4      	adds	r4, r4, r3
 8006f34:	18d2      	adds	r2, r2, r3
 8006f36:	920a      	str	r2, [sp, #40]	; 0x28
 8006f38:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006f3a:	18d3      	adds	r3, r2, r3
 8006f3c:	930d      	str	r3, [sp, #52]	; 0x34
 8006f3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	dd05      	ble.n	8006f50 <_dtoa_r+0x90c>
 8006f44:	001a      	movs	r2, r3
 8006f46:	0038      	movs	r0, r7
 8006f48:	9905      	ldr	r1, [sp, #20]
 8006f4a:	f000 fbcd 	bl	80076e8 <__lshift>
 8006f4e:	9005      	str	r0, [sp, #20]
 8006f50:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	dd05      	ble.n	8006f62 <_dtoa_r+0x91e>
 8006f56:	0031      	movs	r1, r6
 8006f58:	001a      	movs	r2, r3
 8006f5a:	0038      	movs	r0, r7
 8006f5c:	f000 fbc4 	bl	80076e8 <__lshift>
 8006f60:	0006      	movs	r6, r0
 8006f62:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d026      	beq.n	8006fb6 <_dtoa_r+0x972>
 8006f68:	0031      	movs	r1, r6
 8006f6a:	9805      	ldr	r0, [sp, #20]
 8006f6c:	f000 fc2a 	bl	80077c4 <__mcmp>
 8006f70:	2800      	cmp	r0, #0
 8006f72:	da20      	bge.n	8006fb6 <_dtoa_r+0x972>
 8006f74:	9b02      	ldr	r3, [sp, #8]
 8006f76:	220a      	movs	r2, #10
 8006f78:	3b01      	subs	r3, #1
 8006f7a:	9302      	str	r3, [sp, #8]
 8006f7c:	0038      	movs	r0, r7
 8006f7e:	2300      	movs	r3, #0
 8006f80:	9905      	ldr	r1, [sp, #20]
 8006f82:	f000 fa03 	bl	800738c <__multadd>
 8006f86:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006f88:	9005      	str	r0, [sp, #20]
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d100      	bne.n	8006f90 <_dtoa_r+0x94c>
 8006f8e:	e166      	b.n	800725e <_dtoa_r+0xc1a>
 8006f90:	2300      	movs	r3, #0
 8006f92:	0029      	movs	r1, r5
 8006f94:	220a      	movs	r2, #10
 8006f96:	0038      	movs	r0, r7
 8006f98:	f000 f9f8 	bl	800738c <__multadd>
 8006f9c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006f9e:	0005      	movs	r5, r0
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	dc47      	bgt.n	8007034 <_dtoa_r+0x9f0>
 8006fa4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006fa6:	2b02      	cmp	r3, #2
 8006fa8:	dc0d      	bgt.n	8006fc6 <_dtoa_r+0x982>
 8006faa:	e043      	b.n	8007034 <_dtoa_r+0x9f0>
 8006fac:	2a04      	cmp	r2, #4
 8006fae:	d0c6      	beq.n	8006f3e <_dtoa_r+0x8fa>
 8006fb0:	0013      	movs	r3, r2
 8006fb2:	331c      	adds	r3, #28
 8006fb4:	e7bc      	b.n	8006f30 <_dtoa_r+0x8ec>
 8006fb6:	9b07      	ldr	r3, [sp, #28]
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	dc35      	bgt.n	8007028 <_dtoa_r+0x9e4>
 8006fbc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006fbe:	2b02      	cmp	r3, #2
 8006fc0:	dd32      	ble.n	8007028 <_dtoa_r+0x9e4>
 8006fc2:	9b07      	ldr	r3, [sp, #28]
 8006fc4:	930c      	str	r3, [sp, #48]	; 0x30
 8006fc6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d10c      	bne.n	8006fe6 <_dtoa_r+0x9a2>
 8006fcc:	0031      	movs	r1, r6
 8006fce:	2205      	movs	r2, #5
 8006fd0:	0038      	movs	r0, r7
 8006fd2:	f000 f9db 	bl	800738c <__multadd>
 8006fd6:	0006      	movs	r6, r0
 8006fd8:	0001      	movs	r1, r0
 8006fda:	9805      	ldr	r0, [sp, #20]
 8006fdc:	f000 fbf2 	bl	80077c4 <__mcmp>
 8006fe0:	2800      	cmp	r0, #0
 8006fe2:	dd00      	ble.n	8006fe6 <_dtoa_r+0x9a2>
 8006fe4:	e5a5      	b.n	8006b32 <_dtoa_r+0x4ee>
 8006fe6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006fe8:	43db      	mvns	r3, r3
 8006fea:	9302      	str	r3, [sp, #8]
 8006fec:	9b06      	ldr	r3, [sp, #24]
 8006fee:	9308      	str	r3, [sp, #32]
 8006ff0:	2400      	movs	r4, #0
 8006ff2:	0031      	movs	r1, r6
 8006ff4:	0038      	movs	r0, r7
 8006ff6:	f000 f9a5 	bl	8007344 <_Bfree>
 8006ffa:	2d00      	cmp	r5, #0
 8006ffc:	d100      	bne.n	8007000 <_dtoa_r+0x9bc>
 8006ffe:	e6b7      	b.n	8006d70 <_dtoa_r+0x72c>
 8007000:	2c00      	cmp	r4, #0
 8007002:	d005      	beq.n	8007010 <_dtoa_r+0x9cc>
 8007004:	42ac      	cmp	r4, r5
 8007006:	d003      	beq.n	8007010 <_dtoa_r+0x9cc>
 8007008:	0021      	movs	r1, r4
 800700a:	0038      	movs	r0, r7
 800700c:	f000 f99a 	bl	8007344 <_Bfree>
 8007010:	0029      	movs	r1, r5
 8007012:	0038      	movs	r0, r7
 8007014:	f000 f996 	bl	8007344 <_Bfree>
 8007018:	e6aa      	b.n	8006d70 <_dtoa_r+0x72c>
 800701a:	2600      	movs	r6, #0
 800701c:	0035      	movs	r5, r6
 800701e:	e7e2      	b.n	8006fe6 <_dtoa_r+0x9a2>
 8007020:	9602      	str	r6, [sp, #8]
 8007022:	9e14      	ldr	r6, [sp, #80]	; 0x50
 8007024:	0035      	movs	r5, r6
 8007026:	e584      	b.n	8006b32 <_dtoa_r+0x4ee>
 8007028:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800702a:	2b00      	cmp	r3, #0
 800702c:	d100      	bne.n	8007030 <_dtoa_r+0x9ec>
 800702e:	e0ce      	b.n	80071ce <_dtoa_r+0xb8a>
 8007030:	9b07      	ldr	r3, [sp, #28]
 8007032:	930c      	str	r3, [sp, #48]	; 0x30
 8007034:	2c00      	cmp	r4, #0
 8007036:	dd05      	ble.n	8007044 <_dtoa_r+0xa00>
 8007038:	0029      	movs	r1, r5
 800703a:	0022      	movs	r2, r4
 800703c:	0038      	movs	r0, r7
 800703e:	f000 fb53 	bl	80076e8 <__lshift>
 8007042:	0005      	movs	r5, r0
 8007044:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007046:	0028      	movs	r0, r5
 8007048:	2b00      	cmp	r3, #0
 800704a:	d022      	beq.n	8007092 <_dtoa_r+0xa4e>
 800704c:	0038      	movs	r0, r7
 800704e:	6869      	ldr	r1, [r5, #4]
 8007050:	f000 f934 	bl	80072bc <_Balloc>
 8007054:	1e04      	subs	r4, r0, #0
 8007056:	d10f      	bne.n	8007078 <_dtoa_r+0xa34>
 8007058:	0002      	movs	r2, r0
 800705a:	4b05      	ldr	r3, [pc, #20]	; (8007070 <_dtoa_r+0xa2c>)
 800705c:	4905      	ldr	r1, [pc, #20]	; (8007074 <_dtoa_r+0xa30>)
 800705e:	f7ff fb06 	bl	800666e <_dtoa_r+0x2a>
 8007062:	46c0      	nop			; (mov r8, r8)
 8007064:	40240000 	.word	0x40240000
 8007068:	00000433 	.word	0x00000433
 800706c:	7ff00000 	.word	0x7ff00000
 8007070:	08008d97 	.word	0x08008d97
 8007074:	000002ea 	.word	0x000002ea
 8007078:	0029      	movs	r1, r5
 800707a:	692b      	ldr	r3, [r5, #16]
 800707c:	310c      	adds	r1, #12
 800707e:	1c9a      	adds	r2, r3, #2
 8007080:	0092      	lsls	r2, r2, #2
 8007082:	300c      	adds	r0, #12
 8007084:	f000 f911 	bl	80072aa <memcpy>
 8007088:	2201      	movs	r2, #1
 800708a:	0021      	movs	r1, r4
 800708c:	0038      	movs	r0, r7
 800708e:	f000 fb2b 	bl	80076e8 <__lshift>
 8007092:	9b06      	ldr	r3, [sp, #24]
 8007094:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007096:	930a      	str	r3, [sp, #40]	; 0x28
 8007098:	3b01      	subs	r3, #1
 800709a:	189b      	adds	r3, r3, r2
 800709c:	2201      	movs	r2, #1
 800709e:	002c      	movs	r4, r5
 80070a0:	0005      	movs	r5, r0
 80070a2:	9314      	str	r3, [sp, #80]	; 0x50
 80070a4:	9b08      	ldr	r3, [sp, #32]
 80070a6:	4013      	ands	r3, r2
 80070a8:	930f      	str	r3, [sp, #60]	; 0x3c
 80070aa:	0031      	movs	r1, r6
 80070ac:	9805      	ldr	r0, [sp, #20]
 80070ae:	f7ff fa3d 	bl	800652c <quorem>
 80070b2:	0003      	movs	r3, r0
 80070b4:	0021      	movs	r1, r4
 80070b6:	3330      	adds	r3, #48	; 0x30
 80070b8:	900d      	str	r0, [sp, #52]	; 0x34
 80070ba:	9805      	ldr	r0, [sp, #20]
 80070bc:	9307      	str	r3, [sp, #28]
 80070be:	f000 fb81 	bl	80077c4 <__mcmp>
 80070c2:	002a      	movs	r2, r5
 80070c4:	900e      	str	r0, [sp, #56]	; 0x38
 80070c6:	0031      	movs	r1, r6
 80070c8:	0038      	movs	r0, r7
 80070ca:	f000 fb97 	bl	80077fc <__mdiff>
 80070ce:	68c3      	ldr	r3, [r0, #12]
 80070d0:	9008      	str	r0, [sp, #32]
 80070d2:	9310      	str	r3, [sp, #64]	; 0x40
 80070d4:	2301      	movs	r3, #1
 80070d6:	930c      	str	r3, [sp, #48]	; 0x30
 80070d8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d104      	bne.n	80070e8 <_dtoa_r+0xaa4>
 80070de:	0001      	movs	r1, r0
 80070e0:	9805      	ldr	r0, [sp, #20]
 80070e2:	f000 fb6f 	bl	80077c4 <__mcmp>
 80070e6:	900c      	str	r0, [sp, #48]	; 0x30
 80070e8:	0038      	movs	r0, r7
 80070ea:	9908      	ldr	r1, [sp, #32]
 80070ec:	f000 f92a 	bl	8007344 <_Bfree>
 80070f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80070f2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80070f4:	3301      	adds	r3, #1
 80070f6:	9308      	str	r3, [sp, #32]
 80070f8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80070fa:	4313      	orrs	r3, r2
 80070fc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80070fe:	4313      	orrs	r3, r2
 8007100:	d10c      	bne.n	800711c <_dtoa_r+0xad8>
 8007102:	9b07      	ldr	r3, [sp, #28]
 8007104:	2b39      	cmp	r3, #57	; 0x39
 8007106:	d026      	beq.n	8007156 <_dtoa_r+0xb12>
 8007108:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800710a:	2b00      	cmp	r3, #0
 800710c:	dd02      	ble.n	8007114 <_dtoa_r+0xad0>
 800710e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007110:	3331      	adds	r3, #49	; 0x31
 8007112:	9307      	str	r3, [sp, #28]
 8007114:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007116:	9a07      	ldr	r2, [sp, #28]
 8007118:	701a      	strb	r2, [r3, #0]
 800711a:	e76a      	b.n	8006ff2 <_dtoa_r+0x9ae>
 800711c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800711e:	2b00      	cmp	r3, #0
 8007120:	db04      	blt.n	800712c <_dtoa_r+0xae8>
 8007122:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007124:	4313      	orrs	r3, r2
 8007126:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007128:	4313      	orrs	r3, r2
 800712a:	d11f      	bne.n	800716c <_dtoa_r+0xb28>
 800712c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800712e:	2b00      	cmp	r3, #0
 8007130:	ddf0      	ble.n	8007114 <_dtoa_r+0xad0>
 8007132:	9905      	ldr	r1, [sp, #20]
 8007134:	2201      	movs	r2, #1
 8007136:	0038      	movs	r0, r7
 8007138:	f000 fad6 	bl	80076e8 <__lshift>
 800713c:	0031      	movs	r1, r6
 800713e:	9005      	str	r0, [sp, #20]
 8007140:	f000 fb40 	bl	80077c4 <__mcmp>
 8007144:	2800      	cmp	r0, #0
 8007146:	dc03      	bgt.n	8007150 <_dtoa_r+0xb0c>
 8007148:	d1e4      	bne.n	8007114 <_dtoa_r+0xad0>
 800714a:	9b07      	ldr	r3, [sp, #28]
 800714c:	07db      	lsls	r3, r3, #31
 800714e:	d5e1      	bpl.n	8007114 <_dtoa_r+0xad0>
 8007150:	9b07      	ldr	r3, [sp, #28]
 8007152:	2b39      	cmp	r3, #57	; 0x39
 8007154:	d1db      	bne.n	800710e <_dtoa_r+0xaca>
 8007156:	2339      	movs	r3, #57	; 0x39
 8007158:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800715a:	7013      	strb	r3, [r2, #0]
 800715c:	9b08      	ldr	r3, [sp, #32]
 800715e:	9308      	str	r3, [sp, #32]
 8007160:	3b01      	subs	r3, #1
 8007162:	781a      	ldrb	r2, [r3, #0]
 8007164:	2a39      	cmp	r2, #57	; 0x39
 8007166:	d068      	beq.n	800723a <_dtoa_r+0xbf6>
 8007168:	3201      	adds	r2, #1
 800716a:	e7d5      	b.n	8007118 <_dtoa_r+0xad4>
 800716c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800716e:	2b00      	cmp	r3, #0
 8007170:	dd07      	ble.n	8007182 <_dtoa_r+0xb3e>
 8007172:	9b07      	ldr	r3, [sp, #28]
 8007174:	2b39      	cmp	r3, #57	; 0x39
 8007176:	d0ee      	beq.n	8007156 <_dtoa_r+0xb12>
 8007178:	9b07      	ldr	r3, [sp, #28]
 800717a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800717c:	3301      	adds	r3, #1
 800717e:	7013      	strb	r3, [r2, #0]
 8007180:	e737      	b.n	8006ff2 <_dtoa_r+0x9ae>
 8007182:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007184:	9a07      	ldr	r2, [sp, #28]
 8007186:	701a      	strb	r2, [r3, #0]
 8007188:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800718a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800718c:	4293      	cmp	r3, r2
 800718e:	d03e      	beq.n	800720e <_dtoa_r+0xbca>
 8007190:	2300      	movs	r3, #0
 8007192:	220a      	movs	r2, #10
 8007194:	9905      	ldr	r1, [sp, #20]
 8007196:	0038      	movs	r0, r7
 8007198:	f000 f8f8 	bl	800738c <__multadd>
 800719c:	2300      	movs	r3, #0
 800719e:	9005      	str	r0, [sp, #20]
 80071a0:	220a      	movs	r2, #10
 80071a2:	0021      	movs	r1, r4
 80071a4:	0038      	movs	r0, r7
 80071a6:	42ac      	cmp	r4, r5
 80071a8:	d106      	bne.n	80071b8 <_dtoa_r+0xb74>
 80071aa:	f000 f8ef 	bl	800738c <__multadd>
 80071ae:	0004      	movs	r4, r0
 80071b0:	0005      	movs	r5, r0
 80071b2:	9b08      	ldr	r3, [sp, #32]
 80071b4:	930a      	str	r3, [sp, #40]	; 0x28
 80071b6:	e778      	b.n	80070aa <_dtoa_r+0xa66>
 80071b8:	f000 f8e8 	bl	800738c <__multadd>
 80071bc:	0029      	movs	r1, r5
 80071be:	0004      	movs	r4, r0
 80071c0:	2300      	movs	r3, #0
 80071c2:	220a      	movs	r2, #10
 80071c4:	0038      	movs	r0, r7
 80071c6:	f000 f8e1 	bl	800738c <__multadd>
 80071ca:	0005      	movs	r5, r0
 80071cc:	e7f1      	b.n	80071b2 <_dtoa_r+0xb6e>
 80071ce:	9b07      	ldr	r3, [sp, #28]
 80071d0:	930c      	str	r3, [sp, #48]	; 0x30
 80071d2:	2400      	movs	r4, #0
 80071d4:	0031      	movs	r1, r6
 80071d6:	9805      	ldr	r0, [sp, #20]
 80071d8:	f7ff f9a8 	bl	800652c <quorem>
 80071dc:	9b06      	ldr	r3, [sp, #24]
 80071de:	3030      	adds	r0, #48	; 0x30
 80071e0:	5518      	strb	r0, [r3, r4]
 80071e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80071e4:	3401      	adds	r4, #1
 80071e6:	9007      	str	r0, [sp, #28]
 80071e8:	42a3      	cmp	r3, r4
 80071ea:	dd07      	ble.n	80071fc <_dtoa_r+0xbb8>
 80071ec:	2300      	movs	r3, #0
 80071ee:	220a      	movs	r2, #10
 80071f0:	0038      	movs	r0, r7
 80071f2:	9905      	ldr	r1, [sp, #20]
 80071f4:	f000 f8ca 	bl	800738c <__multadd>
 80071f8:	9005      	str	r0, [sp, #20]
 80071fa:	e7eb      	b.n	80071d4 <_dtoa_r+0xb90>
 80071fc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80071fe:	2001      	movs	r0, #1
 8007200:	2b00      	cmp	r3, #0
 8007202:	dd00      	ble.n	8007206 <_dtoa_r+0xbc2>
 8007204:	0018      	movs	r0, r3
 8007206:	2400      	movs	r4, #0
 8007208:	9b06      	ldr	r3, [sp, #24]
 800720a:	181b      	adds	r3, r3, r0
 800720c:	9308      	str	r3, [sp, #32]
 800720e:	9905      	ldr	r1, [sp, #20]
 8007210:	2201      	movs	r2, #1
 8007212:	0038      	movs	r0, r7
 8007214:	f000 fa68 	bl	80076e8 <__lshift>
 8007218:	0031      	movs	r1, r6
 800721a:	9005      	str	r0, [sp, #20]
 800721c:	f000 fad2 	bl	80077c4 <__mcmp>
 8007220:	2800      	cmp	r0, #0
 8007222:	dc9b      	bgt.n	800715c <_dtoa_r+0xb18>
 8007224:	d102      	bne.n	800722c <_dtoa_r+0xbe8>
 8007226:	9b07      	ldr	r3, [sp, #28]
 8007228:	07db      	lsls	r3, r3, #31
 800722a:	d497      	bmi.n	800715c <_dtoa_r+0xb18>
 800722c:	9b08      	ldr	r3, [sp, #32]
 800722e:	9308      	str	r3, [sp, #32]
 8007230:	3b01      	subs	r3, #1
 8007232:	781a      	ldrb	r2, [r3, #0]
 8007234:	2a30      	cmp	r2, #48	; 0x30
 8007236:	d0fa      	beq.n	800722e <_dtoa_r+0xbea>
 8007238:	e6db      	b.n	8006ff2 <_dtoa_r+0x9ae>
 800723a:	9a06      	ldr	r2, [sp, #24]
 800723c:	429a      	cmp	r2, r3
 800723e:	d18e      	bne.n	800715e <_dtoa_r+0xb1a>
 8007240:	9b02      	ldr	r3, [sp, #8]
 8007242:	3301      	adds	r3, #1
 8007244:	9302      	str	r3, [sp, #8]
 8007246:	2331      	movs	r3, #49	; 0x31
 8007248:	e799      	b.n	800717e <_dtoa_r+0xb3a>
 800724a:	4b09      	ldr	r3, [pc, #36]	; (8007270 <_dtoa_r+0xc2c>)
 800724c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800724e:	9306      	str	r3, [sp, #24]
 8007250:	4b08      	ldr	r3, [pc, #32]	; (8007274 <_dtoa_r+0xc30>)
 8007252:	2a00      	cmp	r2, #0
 8007254:	d001      	beq.n	800725a <_dtoa_r+0xc16>
 8007256:	f7ff fa3f 	bl	80066d8 <_dtoa_r+0x94>
 800725a:	f7ff fa3f 	bl	80066dc <_dtoa_r+0x98>
 800725e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007260:	2b00      	cmp	r3, #0
 8007262:	dcb6      	bgt.n	80071d2 <_dtoa_r+0xb8e>
 8007264:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007266:	2b02      	cmp	r3, #2
 8007268:	dd00      	ble.n	800726c <_dtoa_r+0xc28>
 800726a:	e6ac      	b.n	8006fc6 <_dtoa_r+0x982>
 800726c:	e7b1      	b.n	80071d2 <_dtoa_r+0xb8e>
 800726e:	46c0      	nop			; (mov r8, r8)
 8007270:	08008d18 	.word	0x08008d18
 8007274:	08008d20 	.word	0x08008d20

08007278 <_localeconv_r>:
 8007278:	4800      	ldr	r0, [pc, #0]	; (800727c <_localeconv_r+0x4>)
 800727a:	4770      	bx	lr
 800727c:	20000160 	.word	0x20000160

08007280 <malloc>:
 8007280:	b510      	push	{r4, lr}
 8007282:	4b03      	ldr	r3, [pc, #12]	; (8007290 <malloc+0x10>)
 8007284:	0001      	movs	r1, r0
 8007286:	6818      	ldr	r0, [r3, #0]
 8007288:	f000 fc4c 	bl	8007b24 <_malloc_r>
 800728c:	bd10      	pop	{r4, pc}
 800728e:	46c0      	nop			; (mov r8, r8)
 8007290:	2000000c 	.word	0x2000000c

08007294 <memchr>:
 8007294:	b2c9      	uxtb	r1, r1
 8007296:	1882      	adds	r2, r0, r2
 8007298:	4290      	cmp	r0, r2
 800729a:	d101      	bne.n	80072a0 <memchr+0xc>
 800729c:	2000      	movs	r0, #0
 800729e:	4770      	bx	lr
 80072a0:	7803      	ldrb	r3, [r0, #0]
 80072a2:	428b      	cmp	r3, r1
 80072a4:	d0fb      	beq.n	800729e <memchr+0xa>
 80072a6:	3001      	adds	r0, #1
 80072a8:	e7f6      	b.n	8007298 <memchr+0x4>

080072aa <memcpy>:
 80072aa:	2300      	movs	r3, #0
 80072ac:	b510      	push	{r4, lr}
 80072ae:	429a      	cmp	r2, r3
 80072b0:	d100      	bne.n	80072b4 <memcpy+0xa>
 80072b2:	bd10      	pop	{r4, pc}
 80072b4:	5ccc      	ldrb	r4, [r1, r3]
 80072b6:	54c4      	strb	r4, [r0, r3]
 80072b8:	3301      	adds	r3, #1
 80072ba:	e7f8      	b.n	80072ae <memcpy+0x4>

080072bc <_Balloc>:
 80072bc:	b570      	push	{r4, r5, r6, lr}
 80072be:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80072c0:	0006      	movs	r6, r0
 80072c2:	000c      	movs	r4, r1
 80072c4:	2d00      	cmp	r5, #0
 80072c6:	d10e      	bne.n	80072e6 <_Balloc+0x2a>
 80072c8:	2010      	movs	r0, #16
 80072ca:	f7ff ffd9 	bl	8007280 <malloc>
 80072ce:	1e02      	subs	r2, r0, #0
 80072d0:	6270      	str	r0, [r6, #36]	; 0x24
 80072d2:	d104      	bne.n	80072de <_Balloc+0x22>
 80072d4:	2166      	movs	r1, #102	; 0x66
 80072d6:	4b19      	ldr	r3, [pc, #100]	; (800733c <_Balloc+0x80>)
 80072d8:	4819      	ldr	r0, [pc, #100]	; (8007340 <_Balloc+0x84>)
 80072da:	f000 fe0d 	bl	8007ef8 <__assert_func>
 80072de:	6045      	str	r5, [r0, #4]
 80072e0:	6085      	str	r5, [r0, #8]
 80072e2:	6005      	str	r5, [r0, #0]
 80072e4:	60c5      	str	r5, [r0, #12]
 80072e6:	6a75      	ldr	r5, [r6, #36]	; 0x24
 80072e8:	68eb      	ldr	r3, [r5, #12]
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d013      	beq.n	8007316 <_Balloc+0x5a>
 80072ee:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80072f0:	00a2      	lsls	r2, r4, #2
 80072f2:	68db      	ldr	r3, [r3, #12]
 80072f4:	189b      	adds	r3, r3, r2
 80072f6:	6818      	ldr	r0, [r3, #0]
 80072f8:	2800      	cmp	r0, #0
 80072fa:	d118      	bne.n	800732e <_Balloc+0x72>
 80072fc:	2101      	movs	r1, #1
 80072fe:	000d      	movs	r5, r1
 8007300:	40a5      	lsls	r5, r4
 8007302:	1d6a      	adds	r2, r5, #5
 8007304:	0030      	movs	r0, r6
 8007306:	0092      	lsls	r2, r2, #2
 8007308:	f000 fb74 	bl	80079f4 <_calloc_r>
 800730c:	2800      	cmp	r0, #0
 800730e:	d00c      	beq.n	800732a <_Balloc+0x6e>
 8007310:	6044      	str	r4, [r0, #4]
 8007312:	6085      	str	r5, [r0, #8]
 8007314:	e00d      	b.n	8007332 <_Balloc+0x76>
 8007316:	2221      	movs	r2, #33	; 0x21
 8007318:	2104      	movs	r1, #4
 800731a:	0030      	movs	r0, r6
 800731c:	f000 fb6a 	bl	80079f4 <_calloc_r>
 8007320:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8007322:	60e8      	str	r0, [r5, #12]
 8007324:	68db      	ldr	r3, [r3, #12]
 8007326:	2b00      	cmp	r3, #0
 8007328:	d1e1      	bne.n	80072ee <_Balloc+0x32>
 800732a:	2000      	movs	r0, #0
 800732c:	bd70      	pop	{r4, r5, r6, pc}
 800732e:	6802      	ldr	r2, [r0, #0]
 8007330:	601a      	str	r2, [r3, #0]
 8007332:	2300      	movs	r3, #0
 8007334:	6103      	str	r3, [r0, #16]
 8007336:	60c3      	str	r3, [r0, #12]
 8007338:	e7f8      	b.n	800732c <_Balloc+0x70>
 800733a:	46c0      	nop			; (mov r8, r8)
 800733c:	08008d25 	.word	0x08008d25
 8007340:	08008da8 	.word	0x08008da8

08007344 <_Bfree>:
 8007344:	b570      	push	{r4, r5, r6, lr}
 8007346:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007348:	0005      	movs	r5, r0
 800734a:	000c      	movs	r4, r1
 800734c:	2e00      	cmp	r6, #0
 800734e:	d10e      	bne.n	800736e <_Bfree+0x2a>
 8007350:	2010      	movs	r0, #16
 8007352:	f7ff ff95 	bl	8007280 <malloc>
 8007356:	1e02      	subs	r2, r0, #0
 8007358:	6268      	str	r0, [r5, #36]	; 0x24
 800735a:	d104      	bne.n	8007366 <_Bfree+0x22>
 800735c:	218a      	movs	r1, #138	; 0x8a
 800735e:	4b09      	ldr	r3, [pc, #36]	; (8007384 <_Bfree+0x40>)
 8007360:	4809      	ldr	r0, [pc, #36]	; (8007388 <_Bfree+0x44>)
 8007362:	f000 fdc9 	bl	8007ef8 <__assert_func>
 8007366:	6046      	str	r6, [r0, #4]
 8007368:	6086      	str	r6, [r0, #8]
 800736a:	6006      	str	r6, [r0, #0]
 800736c:	60c6      	str	r6, [r0, #12]
 800736e:	2c00      	cmp	r4, #0
 8007370:	d007      	beq.n	8007382 <_Bfree+0x3e>
 8007372:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007374:	6862      	ldr	r2, [r4, #4]
 8007376:	68db      	ldr	r3, [r3, #12]
 8007378:	0092      	lsls	r2, r2, #2
 800737a:	189b      	adds	r3, r3, r2
 800737c:	681a      	ldr	r2, [r3, #0]
 800737e:	6022      	str	r2, [r4, #0]
 8007380:	601c      	str	r4, [r3, #0]
 8007382:	bd70      	pop	{r4, r5, r6, pc}
 8007384:	08008d25 	.word	0x08008d25
 8007388:	08008da8 	.word	0x08008da8

0800738c <__multadd>:
 800738c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800738e:	000e      	movs	r6, r1
 8007390:	9001      	str	r0, [sp, #4]
 8007392:	000c      	movs	r4, r1
 8007394:	001d      	movs	r5, r3
 8007396:	2000      	movs	r0, #0
 8007398:	690f      	ldr	r7, [r1, #16]
 800739a:	3614      	adds	r6, #20
 800739c:	6833      	ldr	r3, [r6, #0]
 800739e:	3001      	adds	r0, #1
 80073a0:	b299      	uxth	r1, r3
 80073a2:	4351      	muls	r1, r2
 80073a4:	0c1b      	lsrs	r3, r3, #16
 80073a6:	4353      	muls	r3, r2
 80073a8:	1949      	adds	r1, r1, r5
 80073aa:	0c0d      	lsrs	r5, r1, #16
 80073ac:	195b      	adds	r3, r3, r5
 80073ae:	0c1d      	lsrs	r5, r3, #16
 80073b0:	b289      	uxth	r1, r1
 80073b2:	041b      	lsls	r3, r3, #16
 80073b4:	185b      	adds	r3, r3, r1
 80073b6:	c608      	stmia	r6!, {r3}
 80073b8:	4287      	cmp	r7, r0
 80073ba:	dcef      	bgt.n	800739c <__multadd+0x10>
 80073bc:	2d00      	cmp	r5, #0
 80073be:	d022      	beq.n	8007406 <__multadd+0x7a>
 80073c0:	68a3      	ldr	r3, [r4, #8]
 80073c2:	42bb      	cmp	r3, r7
 80073c4:	dc19      	bgt.n	80073fa <__multadd+0x6e>
 80073c6:	6863      	ldr	r3, [r4, #4]
 80073c8:	9801      	ldr	r0, [sp, #4]
 80073ca:	1c59      	adds	r1, r3, #1
 80073cc:	f7ff ff76 	bl	80072bc <_Balloc>
 80073d0:	1e06      	subs	r6, r0, #0
 80073d2:	d105      	bne.n	80073e0 <__multadd+0x54>
 80073d4:	0002      	movs	r2, r0
 80073d6:	21b5      	movs	r1, #181	; 0xb5
 80073d8:	4b0c      	ldr	r3, [pc, #48]	; (800740c <__multadd+0x80>)
 80073da:	480d      	ldr	r0, [pc, #52]	; (8007410 <__multadd+0x84>)
 80073dc:	f000 fd8c 	bl	8007ef8 <__assert_func>
 80073e0:	0021      	movs	r1, r4
 80073e2:	6923      	ldr	r3, [r4, #16]
 80073e4:	310c      	adds	r1, #12
 80073e6:	1c9a      	adds	r2, r3, #2
 80073e8:	0092      	lsls	r2, r2, #2
 80073ea:	300c      	adds	r0, #12
 80073ec:	f7ff ff5d 	bl	80072aa <memcpy>
 80073f0:	0021      	movs	r1, r4
 80073f2:	9801      	ldr	r0, [sp, #4]
 80073f4:	f7ff ffa6 	bl	8007344 <_Bfree>
 80073f8:	0034      	movs	r4, r6
 80073fa:	1d3b      	adds	r3, r7, #4
 80073fc:	009b      	lsls	r3, r3, #2
 80073fe:	18e3      	adds	r3, r4, r3
 8007400:	605d      	str	r5, [r3, #4]
 8007402:	1c7b      	adds	r3, r7, #1
 8007404:	6123      	str	r3, [r4, #16]
 8007406:	0020      	movs	r0, r4
 8007408:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800740a:	46c0      	nop			; (mov r8, r8)
 800740c:	08008d97 	.word	0x08008d97
 8007410:	08008da8 	.word	0x08008da8

08007414 <__hi0bits>:
 8007414:	0003      	movs	r3, r0
 8007416:	0c02      	lsrs	r2, r0, #16
 8007418:	2000      	movs	r0, #0
 800741a:	4282      	cmp	r2, r0
 800741c:	d101      	bne.n	8007422 <__hi0bits+0xe>
 800741e:	041b      	lsls	r3, r3, #16
 8007420:	3010      	adds	r0, #16
 8007422:	0e1a      	lsrs	r2, r3, #24
 8007424:	d101      	bne.n	800742a <__hi0bits+0x16>
 8007426:	3008      	adds	r0, #8
 8007428:	021b      	lsls	r3, r3, #8
 800742a:	0f1a      	lsrs	r2, r3, #28
 800742c:	d101      	bne.n	8007432 <__hi0bits+0x1e>
 800742e:	3004      	adds	r0, #4
 8007430:	011b      	lsls	r3, r3, #4
 8007432:	0f9a      	lsrs	r2, r3, #30
 8007434:	d101      	bne.n	800743a <__hi0bits+0x26>
 8007436:	3002      	adds	r0, #2
 8007438:	009b      	lsls	r3, r3, #2
 800743a:	2b00      	cmp	r3, #0
 800743c:	db03      	blt.n	8007446 <__hi0bits+0x32>
 800743e:	3001      	adds	r0, #1
 8007440:	005b      	lsls	r3, r3, #1
 8007442:	d400      	bmi.n	8007446 <__hi0bits+0x32>
 8007444:	2020      	movs	r0, #32
 8007446:	4770      	bx	lr

08007448 <__lo0bits>:
 8007448:	6803      	ldr	r3, [r0, #0]
 800744a:	0002      	movs	r2, r0
 800744c:	2107      	movs	r1, #7
 800744e:	0018      	movs	r0, r3
 8007450:	4008      	ands	r0, r1
 8007452:	420b      	tst	r3, r1
 8007454:	d00d      	beq.n	8007472 <__lo0bits+0x2a>
 8007456:	3906      	subs	r1, #6
 8007458:	2000      	movs	r0, #0
 800745a:	420b      	tst	r3, r1
 800745c:	d105      	bne.n	800746a <__lo0bits+0x22>
 800745e:	3002      	adds	r0, #2
 8007460:	4203      	tst	r3, r0
 8007462:	d003      	beq.n	800746c <__lo0bits+0x24>
 8007464:	40cb      	lsrs	r3, r1
 8007466:	0008      	movs	r0, r1
 8007468:	6013      	str	r3, [r2, #0]
 800746a:	4770      	bx	lr
 800746c:	089b      	lsrs	r3, r3, #2
 800746e:	6013      	str	r3, [r2, #0]
 8007470:	e7fb      	b.n	800746a <__lo0bits+0x22>
 8007472:	b299      	uxth	r1, r3
 8007474:	2900      	cmp	r1, #0
 8007476:	d101      	bne.n	800747c <__lo0bits+0x34>
 8007478:	2010      	movs	r0, #16
 800747a:	0c1b      	lsrs	r3, r3, #16
 800747c:	b2d9      	uxtb	r1, r3
 800747e:	2900      	cmp	r1, #0
 8007480:	d101      	bne.n	8007486 <__lo0bits+0x3e>
 8007482:	3008      	adds	r0, #8
 8007484:	0a1b      	lsrs	r3, r3, #8
 8007486:	0719      	lsls	r1, r3, #28
 8007488:	d101      	bne.n	800748e <__lo0bits+0x46>
 800748a:	3004      	adds	r0, #4
 800748c:	091b      	lsrs	r3, r3, #4
 800748e:	0799      	lsls	r1, r3, #30
 8007490:	d101      	bne.n	8007496 <__lo0bits+0x4e>
 8007492:	3002      	adds	r0, #2
 8007494:	089b      	lsrs	r3, r3, #2
 8007496:	07d9      	lsls	r1, r3, #31
 8007498:	d4e9      	bmi.n	800746e <__lo0bits+0x26>
 800749a:	3001      	adds	r0, #1
 800749c:	085b      	lsrs	r3, r3, #1
 800749e:	d1e6      	bne.n	800746e <__lo0bits+0x26>
 80074a0:	2020      	movs	r0, #32
 80074a2:	e7e2      	b.n	800746a <__lo0bits+0x22>

080074a4 <__i2b>:
 80074a4:	b510      	push	{r4, lr}
 80074a6:	000c      	movs	r4, r1
 80074a8:	2101      	movs	r1, #1
 80074aa:	f7ff ff07 	bl	80072bc <_Balloc>
 80074ae:	2800      	cmp	r0, #0
 80074b0:	d106      	bne.n	80074c0 <__i2b+0x1c>
 80074b2:	21a0      	movs	r1, #160	; 0xa0
 80074b4:	0002      	movs	r2, r0
 80074b6:	4b04      	ldr	r3, [pc, #16]	; (80074c8 <__i2b+0x24>)
 80074b8:	4804      	ldr	r0, [pc, #16]	; (80074cc <__i2b+0x28>)
 80074ba:	0049      	lsls	r1, r1, #1
 80074bc:	f000 fd1c 	bl	8007ef8 <__assert_func>
 80074c0:	2301      	movs	r3, #1
 80074c2:	6144      	str	r4, [r0, #20]
 80074c4:	6103      	str	r3, [r0, #16]
 80074c6:	bd10      	pop	{r4, pc}
 80074c8:	08008d97 	.word	0x08008d97
 80074cc:	08008da8 	.word	0x08008da8

080074d0 <__multiply>:
 80074d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80074d2:	690b      	ldr	r3, [r1, #16]
 80074d4:	0014      	movs	r4, r2
 80074d6:	6912      	ldr	r2, [r2, #16]
 80074d8:	000d      	movs	r5, r1
 80074da:	b089      	sub	sp, #36	; 0x24
 80074dc:	4293      	cmp	r3, r2
 80074de:	da01      	bge.n	80074e4 <__multiply+0x14>
 80074e0:	0025      	movs	r5, r4
 80074e2:	000c      	movs	r4, r1
 80074e4:	692f      	ldr	r7, [r5, #16]
 80074e6:	6926      	ldr	r6, [r4, #16]
 80074e8:	6869      	ldr	r1, [r5, #4]
 80074ea:	19bb      	adds	r3, r7, r6
 80074ec:	9302      	str	r3, [sp, #8]
 80074ee:	68ab      	ldr	r3, [r5, #8]
 80074f0:	19ba      	adds	r2, r7, r6
 80074f2:	4293      	cmp	r3, r2
 80074f4:	da00      	bge.n	80074f8 <__multiply+0x28>
 80074f6:	3101      	adds	r1, #1
 80074f8:	f7ff fee0 	bl	80072bc <_Balloc>
 80074fc:	9001      	str	r0, [sp, #4]
 80074fe:	2800      	cmp	r0, #0
 8007500:	d106      	bne.n	8007510 <__multiply+0x40>
 8007502:	215e      	movs	r1, #94	; 0x5e
 8007504:	0002      	movs	r2, r0
 8007506:	4b48      	ldr	r3, [pc, #288]	; (8007628 <__multiply+0x158>)
 8007508:	4848      	ldr	r0, [pc, #288]	; (800762c <__multiply+0x15c>)
 800750a:	31ff      	adds	r1, #255	; 0xff
 800750c:	f000 fcf4 	bl	8007ef8 <__assert_func>
 8007510:	9b01      	ldr	r3, [sp, #4]
 8007512:	2200      	movs	r2, #0
 8007514:	3314      	adds	r3, #20
 8007516:	469c      	mov	ip, r3
 8007518:	19bb      	adds	r3, r7, r6
 800751a:	009b      	lsls	r3, r3, #2
 800751c:	4463      	add	r3, ip
 800751e:	9303      	str	r3, [sp, #12]
 8007520:	4663      	mov	r3, ip
 8007522:	9903      	ldr	r1, [sp, #12]
 8007524:	428b      	cmp	r3, r1
 8007526:	d32c      	bcc.n	8007582 <__multiply+0xb2>
 8007528:	002b      	movs	r3, r5
 800752a:	0022      	movs	r2, r4
 800752c:	3314      	adds	r3, #20
 800752e:	00bf      	lsls	r7, r7, #2
 8007530:	3214      	adds	r2, #20
 8007532:	9306      	str	r3, [sp, #24]
 8007534:	00b6      	lsls	r6, r6, #2
 8007536:	19db      	adds	r3, r3, r7
 8007538:	9304      	str	r3, [sp, #16]
 800753a:	1993      	adds	r3, r2, r6
 800753c:	9307      	str	r3, [sp, #28]
 800753e:	2304      	movs	r3, #4
 8007540:	9305      	str	r3, [sp, #20]
 8007542:	002b      	movs	r3, r5
 8007544:	9904      	ldr	r1, [sp, #16]
 8007546:	3315      	adds	r3, #21
 8007548:	9200      	str	r2, [sp, #0]
 800754a:	4299      	cmp	r1, r3
 800754c:	d305      	bcc.n	800755a <__multiply+0x8a>
 800754e:	1b4b      	subs	r3, r1, r5
 8007550:	3b15      	subs	r3, #21
 8007552:	089b      	lsrs	r3, r3, #2
 8007554:	3301      	adds	r3, #1
 8007556:	009b      	lsls	r3, r3, #2
 8007558:	9305      	str	r3, [sp, #20]
 800755a:	9b07      	ldr	r3, [sp, #28]
 800755c:	9a00      	ldr	r2, [sp, #0]
 800755e:	429a      	cmp	r2, r3
 8007560:	d311      	bcc.n	8007586 <__multiply+0xb6>
 8007562:	9b02      	ldr	r3, [sp, #8]
 8007564:	2b00      	cmp	r3, #0
 8007566:	dd06      	ble.n	8007576 <__multiply+0xa6>
 8007568:	9b03      	ldr	r3, [sp, #12]
 800756a:	3b04      	subs	r3, #4
 800756c:	9303      	str	r3, [sp, #12]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	9300      	str	r3, [sp, #0]
 8007572:	2b00      	cmp	r3, #0
 8007574:	d053      	beq.n	800761e <__multiply+0x14e>
 8007576:	9b01      	ldr	r3, [sp, #4]
 8007578:	9a02      	ldr	r2, [sp, #8]
 800757a:	0018      	movs	r0, r3
 800757c:	611a      	str	r2, [r3, #16]
 800757e:	b009      	add	sp, #36	; 0x24
 8007580:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007582:	c304      	stmia	r3!, {r2}
 8007584:	e7cd      	b.n	8007522 <__multiply+0x52>
 8007586:	9b00      	ldr	r3, [sp, #0]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	b298      	uxth	r0, r3
 800758c:	2800      	cmp	r0, #0
 800758e:	d01b      	beq.n	80075c8 <__multiply+0xf8>
 8007590:	4667      	mov	r7, ip
 8007592:	2400      	movs	r4, #0
 8007594:	9e06      	ldr	r6, [sp, #24]
 8007596:	ce02      	ldmia	r6!, {r1}
 8007598:	683a      	ldr	r2, [r7, #0]
 800759a:	b28b      	uxth	r3, r1
 800759c:	4343      	muls	r3, r0
 800759e:	b292      	uxth	r2, r2
 80075a0:	189b      	adds	r3, r3, r2
 80075a2:	191b      	adds	r3, r3, r4
 80075a4:	0c0c      	lsrs	r4, r1, #16
 80075a6:	4344      	muls	r4, r0
 80075a8:	683a      	ldr	r2, [r7, #0]
 80075aa:	0c11      	lsrs	r1, r2, #16
 80075ac:	1861      	adds	r1, r4, r1
 80075ae:	0c1c      	lsrs	r4, r3, #16
 80075b0:	1909      	adds	r1, r1, r4
 80075b2:	0c0c      	lsrs	r4, r1, #16
 80075b4:	b29b      	uxth	r3, r3
 80075b6:	0409      	lsls	r1, r1, #16
 80075b8:	430b      	orrs	r3, r1
 80075ba:	c708      	stmia	r7!, {r3}
 80075bc:	9b04      	ldr	r3, [sp, #16]
 80075be:	42b3      	cmp	r3, r6
 80075c0:	d8e9      	bhi.n	8007596 <__multiply+0xc6>
 80075c2:	4663      	mov	r3, ip
 80075c4:	9a05      	ldr	r2, [sp, #20]
 80075c6:	509c      	str	r4, [r3, r2]
 80075c8:	9b00      	ldr	r3, [sp, #0]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	0c1e      	lsrs	r6, r3, #16
 80075ce:	d020      	beq.n	8007612 <__multiply+0x142>
 80075d0:	4663      	mov	r3, ip
 80075d2:	002c      	movs	r4, r5
 80075d4:	4660      	mov	r0, ip
 80075d6:	2700      	movs	r7, #0
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	3414      	adds	r4, #20
 80075dc:	6822      	ldr	r2, [r4, #0]
 80075de:	b29b      	uxth	r3, r3
 80075e0:	b291      	uxth	r1, r2
 80075e2:	4371      	muls	r1, r6
 80075e4:	6802      	ldr	r2, [r0, #0]
 80075e6:	0c12      	lsrs	r2, r2, #16
 80075e8:	1889      	adds	r1, r1, r2
 80075ea:	19cf      	adds	r7, r1, r7
 80075ec:	0439      	lsls	r1, r7, #16
 80075ee:	430b      	orrs	r3, r1
 80075f0:	6003      	str	r3, [r0, #0]
 80075f2:	cc02      	ldmia	r4!, {r1}
 80075f4:	6843      	ldr	r3, [r0, #4]
 80075f6:	0c09      	lsrs	r1, r1, #16
 80075f8:	4371      	muls	r1, r6
 80075fa:	b29b      	uxth	r3, r3
 80075fc:	0c3f      	lsrs	r7, r7, #16
 80075fe:	18cb      	adds	r3, r1, r3
 8007600:	9a04      	ldr	r2, [sp, #16]
 8007602:	19db      	adds	r3, r3, r7
 8007604:	0c1f      	lsrs	r7, r3, #16
 8007606:	3004      	adds	r0, #4
 8007608:	42a2      	cmp	r2, r4
 800760a:	d8e7      	bhi.n	80075dc <__multiply+0x10c>
 800760c:	4662      	mov	r2, ip
 800760e:	9905      	ldr	r1, [sp, #20]
 8007610:	5053      	str	r3, [r2, r1]
 8007612:	9b00      	ldr	r3, [sp, #0]
 8007614:	3304      	adds	r3, #4
 8007616:	9300      	str	r3, [sp, #0]
 8007618:	2304      	movs	r3, #4
 800761a:	449c      	add	ip, r3
 800761c:	e79d      	b.n	800755a <__multiply+0x8a>
 800761e:	9b02      	ldr	r3, [sp, #8]
 8007620:	3b01      	subs	r3, #1
 8007622:	9302      	str	r3, [sp, #8]
 8007624:	e79d      	b.n	8007562 <__multiply+0x92>
 8007626:	46c0      	nop			; (mov r8, r8)
 8007628:	08008d97 	.word	0x08008d97
 800762c:	08008da8 	.word	0x08008da8

08007630 <__pow5mult>:
 8007630:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007632:	2303      	movs	r3, #3
 8007634:	0015      	movs	r5, r2
 8007636:	0007      	movs	r7, r0
 8007638:	000e      	movs	r6, r1
 800763a:	401a      	ands	r2, r3
 800763c:	421d      	tst	r5, r3
 800763e:	d008      	beq.n	8007652 <__pow5mult+0x22>
 8007640:	4925      	ldr	r1, [pc, #148]	; (80076d8 <__pow5mult+0xa8>)
 8007642:	3a01      	subs	r2, #1
 8007644:	0092      	lsls	r2, r2, #2
 8007646:	5852      	ldr	r2, [r2, r1]
 8007648:	2300      	movs	r3, #0
 800764a:	0031      	movs	r1, r6
 800764c:	f7ff fe9e 	bl	800738c <__multadd>
 8007650:	0006      	movs	r6, r0
 8007652:	10ad      	asrs	r5, r5, #2
 8007654:	d03d      	beq.n	80076d2 <__pow5mult+0xa2>
 8007656:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8007658:	2c00      	cmp	r4, #0
 800765a:	d10f      	bne.n	800767c <__pow5mult+0x4c>
 800765c:	2010      	movs	r0, #16
 800765e:	f7ff fe0f 	bl	8007280 <malloc>
 8007662:	1e02      	subs	r2, r0, #0
 8007664:	6278      	str	r0, [r7, #36]	; 0x24
 8007666:	d105      	bne.n	8007674 <__pow5mult+0x44>
 8007668:	21d7      	movs	r1, #215	; 0xd7
 800766a:	4b1c      	ldr	r3, [pc, #112]	; (80076dc <__pow5mult+0xac>)
 800766c:	481c      	ldr	r0, [pc, #112]	; (80076e0 <__pow5mult+0xb0>)
 800766e:	0049      	lsls	r1, r1, #1
 8007670:	f000 fc42 	bl	8007ef8 <__assert_func>
 8007674:	6044      	str	r4, [r0, #4]
 8007676:	6084      	str	r4, [r0, #8]
 8007678:	6004      	str	r4, [r0, #0]
 800767a:	60c4      	str	r4, [r0, #12]
 800767c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800767e:	689c      	ldr	r4, [r3, #8]
 8007680:	9301      	str	r3, [sp, #4]
 8007682:	2c00      	cmp	r4, #0
 8007684:	d108      	bne.n	8007698 <__pow5mult+0x68>
 8007686:	0038      	movs	r0, r7
 8007688:	4916      	ldr	r1, [pc, #88]	; (80076e4 <__pow5mult+0xb4>)
 800768a:	f7ff ff0b 	bl	80074a4 <__i2b>
 800768e:	9b01      	ldr	r3, [sp, #4]
 8007690:	0004      	movs	r4, r0
 8007692:	6098      	str	r0, [r3, #8]
 8007694:	2300      	movs	r3, #0
 8007696:	6003      	str	r3, [r0, #0]
 8007698:	2301      	movs	r3, #1
 800769a:	421d      	tst	r5, r3
 800769c:	d00a      	beq.n	80076b4 <__pow5mult+0x84>
 800769e:	0031      	movs	r1, r6
 80076a0:	0022      	movs	r2, r4
 80076a2:	0038      	movs	r0, r7
 80076a4:	f7ff ff14 	bl	80074d0 <__multiply>
 80076a8:	0031      	movs	r1, r6
 80076aa:	9001      	str	r0, [sp, #4]
 80076ac:	0038      	movs	r0, r7
 80076ae:	f7ff fe49 	bl	8007344 <_Bfree>
 80076b2:	9e01      	ldr	r6, [sp, #4]
 80076b4:	106d      	asrs	r5, r5, #1
 80076b6:	d00c      	beq.n	80076d2 <__pow5mult+0xa2>
 80076b8:	6820      	ldr	r0, [r4, #0]
 80076ba:	2800      	cmp	r0, #0
 80076bc:	d107      	bne.n	80076ce <__pow5mult+0x9e>
 80076be:	0022      	movs	r2, r4
 80076c0:	0021      	movs	r1, r4
 80076c2:	0038      	movs	r0, r7
 80076c4:	f7ff ff04 	bl	80074d0 <__multiply>
 80076c8:	2300      	movs	r3, #0
 80076ca:	6020      	str	r0, [r4, #0]
 80076cc:	6003      	str	r3, [r0, #0]
 80076ce:	0004      	movs	r4, r0
 80076d0:	e7e2      	b.n	8007698 <__pow5mult+0x68>
 80076d2:	0030      	movs	r0, r6
 80076d4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80076d6:	46c0      	nop			; (mov r8, r8)
 80076d8:	08008ef8 	.word	0x08008ef8
 80076dc:	08008d25 	.word	0x08008d25
 80076e0:	08008da8 	.word	0x08008da8
 80076e4:	00000271 	.word	0x00000271

080076e8 <__lshift>:
 80076e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80076ea:	000c      	movs	r4, r1
 80076ec:	0017      	movs	r7, r2
 80076ee:	6923      	ldr	r3, [r4, #16]
 80076f0:	1155      	asrs	r5, r2, #5
 80076f2:	b087      	sub	sp, #28
 80076f4:	18eb      	adds	r3, r5, r3
 80076f6:	9302      	str	r3, [sp, #8]
 80076f8:	3301      	adds	r3, #1
 80076fa:	9301      	str	r3, [sp, #4]
 80076fc:	6849      	ldr	r1, [r1, #4]
 80076fe:	68a3      	ldr	r3, [r4, #8]
 8007700:	9004      	str	r0, [sp, #16]
 8007702:	9a01      	ldr	r2, [sp, #4]
 8007704:	4293      	cmp	r3, r2
 8007706:	db10      	blt.n	800772a <__lshift+0x42>
 8007708:	9804      	ldr	r0, [sp, #16]
 800770a:	f7ff fdd7 	bl	80072bc <_Balloc>
 800770e:	2300      	movs	r3, #0
 8007710:	0002      	movs	r2, r0
 8007712:	0006      	movs	r6, r0
 8007714:	0019      	movs	r1, r3
 8007716:	3214      	adds	r2, #20
 8007718:	4298      	cmp	r0, r3
 800771a:	d10c      	bne.n	8007736 <__lshift+0x4e>
 800771c:	21da      	movs	r1, #218	; 0xda
 800771e:	0002      	movs	r2, r0
 8007720:	4b26      	ldr	r3, [pc, #152]	; (80077bc <__lshift+0xd4>)
 8007722:	4827      	ldr	r0, [pc, #156]	; (80077c0 <__lshift+0xd8>)
 8007724:	31ff      	adds	r1, #255	; 0xff
 8007726:	f000 fbe7 	bl	8007ef8 <__assert_func>
 800772a:	3101      	adds	r1, #1
 800772c:	005b      	lsls	r3, r3, #1
 800772e:	e7e8      	b.n	8007702 <__lshift+0x1a>
 8007730:	0098      	lsls	r0, r3, #2
 8007732:	5011      	str	r1, [r2, r0]
 8007734:	3301      	adds	r3, #1
 8007736:	42ab      	cmp	r3, r5
 8007738:	dbfa      	blt.n	8007730 <__lshift+0x48>
 800773a:	43eb      	mvns	r3, r5
 800773c:	17db      	asrs	r3, r3, #31
 800773e:	401d      	ands	r5, r3
 8007740:	211f      	movs	r1, #31
 8007742:	0023      	movs	r3, r4
 8007744:	0038      	movs	r0, r7
 8007746:	00ad      	lsls	r5, r5, #2
 8007748:	1955      	adds	r5, r2, r5
 800774a:	6922      	ldr	r2, [r4, #16]
 800774c:	3314      	adds	r3, #20
 800774e:	0092      	lsls	r2, r2, #2
 8007750:	4008      	ands	r0, r1
 8007752:	4684      	mov	ip, r0
 8007754:	189a      	adds	r2, r3, r2
 8007756:	420f      	tst	r7, r1
 8007758:	d02a      	beq.n	80077b0 <__lshift+0xc8>
 800775a:	3101      	adds	r1, #1
 800775c:	1a09      	subs	r1, r1, r0
 800775e:	9105      	str	r1, [sp, #20]
 8007760:	2100      	movs	r1, #0
 8007762:	9503      	str	r5, [sp, #12]
 8007764:	4667      	mov	r7, ip
 8007766:	6818      	ldr	r0, [r3, #0]
 8007768:	40b8      	lsls	r0, r7
 800776a:	4301      	orrs	r1, r0
 800776c:	9803      	ldr	r0, [sp, #12]
 800776e:	c002      	stmia	r0!, {r1}
 8007770:	cb02      	ldmia	r3!, {r1}
 8007772:	9003      	str	r0, [sp, #12]
 8007774:	9805      	ldr	r0, [sp, #20]
 8007776:	40c1      	lsrs	r1, r0
 8007778:	429a      	cmp	r2, r3
 800777a:	d8f3      	bhi.n	8007764 <__lshift+0x7c>
 800777c:	0020      	movs	r0, r4
 800777e:	3015      	adds	r0, #21
 8007780:	2304      	movs	r3, #4
 8007782:	4282      	cmp	r2, r0
 8007784:	d304      	bcc.n	8007790 <__lshift+0xa8>
 8007786:	1b13      	subs	r3, r2, r4
 8007788:	3b15      	subs	r3, #21
 800778a:	089b      	lsrs	r3, r3, #2
 800778c:	3301      	adds	r3, #1
 800778e:	009b      	lsls	r3, r3, #2
 8007790:	50e9      	str	r1, [r5, r3]
 8007792:	2900      	cmp	r1, #0
 8007794:	d002      	beq.n	800779c <__lshift+0xb4>
 8007796:	9b02      	ldr	r3, [sp, #8]
 8007798:	3302      	adds	r3, #2
 800779a:	9301      	str	r3, [sp, #4]
 800779c:	9b01      	ldr	r3, [sp, #4]
 800779e:	9804      	ldr	r0, [sp, #16]
 80077a0:	3b01      	subs	r3, #1
 80077a2:	0021      	movs	r1, r4
 80077a4:	6133      	str	r3, [r6, #16]
 80077a6:	f7ff fdcd 	bl	8007344 <_Bfree>
 80077aa:	0030      	movs	r0, r6
 80077ac:	b007      	add	sp, #28
 80077ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80077b0:	cb02      	ldmia	r3!, {r1}
 80077b2:	c502      	stmia	r5!, {r1}
 80077b4:	429a      	cmp	r2, r3
 80077b6:	d8fb      	bhi.n	80077b0 <__lshift+0xc8>
 80077b8:	e7f0      	b.n	800779c <__lshift+0xb4>
 80077ba:	46c0      	nop			; (mov r8, r8)
 80077bc:	08008d97 	.word	0x08008d97
 80077c0:	08008da8 	.word	0x08008da8

080077c4 <__mcmp>:
 80077c4:	6902      	ldr	r2, [r0, #16]
 80077c6:	690b      	ldr	r3, [r1, #16]
 80077c8:	b530      	push	{r4, r5, lr}
 80077ca:	0004      	movs	r4, r0
 80077cc:	1ad0      	subs	r0, r2, r3
 80077ce:	429a      	cmp	r2, r3
 80077d0:	d10d      	bne.n	80077ee <__mcmp+0x2a>
 80077d2:	009b      	lsls	r3, r3, #2
 80077d4:	3414      	adds	r4, #20
 80077d6:	3114      	adds	r1, #20
 80077d8:	18e2      	adds	r2, r4, r3
 80077da:	18c9      	adds	r1, r1, r3
 80077dc:	3a04      	subs	r2, #4
 80077de:	3904      	subs	r1, #4
 80077e0:	6815      	ldr	r5, [r2, #0]
 80077e2:	680b      	ldr	r3, [r1, #0]
 80077e4:	429d      	cmp	r5, r3
 80077e6:	d003      	beq.n	80077f0 <__mcmp+0x2c>
 80077e8:	2001      	movs	r0, #1
 80077ea:	429d      	cmp	r5, r3
 80077ec:	d303      	bcc.n	80077f6 <__mcmp+0x32>
 80077ee:	bd30      	pop	{r4, r5, pc}
 80077f0:	4294      	cmp	r4, r2
 80077f2:	d3f3      	bcc.n	80077dc <__mcmp+0x18>
 80077f4:	e7fb      	b.n	80077ee <__mcmp+0x2a>
 80077f6:	4240      	negs	r0, r0
 80077f8:	e7f9      	b.n	80077ee <__mcmp+0x2a>
	...

080077fc <__mdiff>:
 80077fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80077fe:	000e      	movs	r6, r1
 8007800:	0007      	movs	r7, r0
 8007802:	0011      	movs	r1, r2
 8007804:	0030      	movs	r0, r6
 8007806:	b087      	sub	sp, #28
 8007808:	0014      	movs	r4, r2
 800780a:	f7ff ffdb 	bl	80077c4 <__mcmp>
 800780e:	1e05      	subs	r5, r0, #0
 8007810:	d110      	bne.n	8007834 <__mdiff+0x38>
 8007812:	0001      	movs	r1, r0
 8007814:	0038      	movs	r0, r7
 8007816:	f7ff fd51 	bl	80072bc <_Balloc>
 800781a:	1e02      	subs	r2, r0, #0
 800781c:	d104      	bne.n	8007828 <__mdiff+0x2c>
 800781e:	4b40      	ldr	r3, [pc, #256]	; (8007920 <__mdiff+0x124>)
 8007820:	4940      	ldr	r1, [pc, #256]	; (8007924 <__mdiff+0x128>)
 8007822:	4841      	ldr	r0, [pc, #260]	; (8007928 <__mdiff+0x12c>)
 8007824:	f000 fb68 	bl	8007ef8 <__assert_func>
 8007828:	2301      	movs	r3, #1
 800782a:	6145      	str	r5, [r0, #20]
 800782c:	6103      	str	r3, [r0, #16]
 800782e:	0010      	movs	r0, r2
 8007830:	b007      	add	sp, #28
 8007832:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007834:	2301      	movs	r3, #1
 8007836:	9301      	str	r3, [sp, #4]
 8007838:	2800      	cmp	r0, #0
 800783a:	db04      	blt.n	8007846 <__mdiff+0x4a>
 800783c:	0023      	movs	r3, r4
 800783e:	0034      	movs	r4, r6
 8007840:	001e      	movs	r6, r3
 8007842:	2300      	movs	r3, #0
 8007844:	9301      	str	r3, [sp, #4]
 8007846:	0038      	movs	r0, r7
 8007848:	6861      	ldr	r1, [r4, #4]
 800784a:	f7ff fd37 	bl	80072bc <_Balloc>
 800784e:	1e02      	subs	r2, r0, #0
 8007850:	d103      	bne.n	800785a <__mdiff+0x5e>
 8007852:	2190      	movs	r1, #144	; 0x90
 8007854:	4b32      	ldr	r3, [pc, #200]	; (8007920 <__mdiff+0x124>)
 8007856:	0089      	lsls	r1, r1, #2
 8007858:	e7e3      	b.n	8007822 <__mdiff+0x26>
 800785a:	9b01      	ldr	r3, [sp, #4]
 800785c:	2700      	movs	r7, #0
 800785e:	60c3      	str	r3, [r0, #12]
 8007860:	6920      	ldr	r0, [r4, #16]
 8007862:	3414      	adds	r4, #20
 8007864:	9401      	str	r4, [sp, #4]
 8007866:	9b01      	ldr	r3, [sp, #4]
 8007868:	0084      	lsls	r4, r0, #2
 800786a:	191b      	adds	r3, r3, r4
 800786c:	0034      	movs	r4, r6
 800786e:	9302      	str	r3, [sp, #8]
 8007870:	6933      	ldr	r3, [r6, #16]
 8007872:	3414      	adds	r4, #20
 8007874:	0099      	lsls	r1, r3, #2
 8007876:	1863      	adds	r3, r4, r1
 8007878:	9303      	str	r3, [sp, #12]
 800787a:	0013      	movs	r3, r2
 800787c:	3314      	adds	r3, #20
 800787e:	469c      	mov	ip, r3
 8007880:	9305      	str	r3, [sp, #20]
 8007882:	9b01      	ldr	r3, [sp, #4]
 8007884:	9304      	str	r3, [sp, #16]
 8007886:	9b04      	ldr	r3, [sp, #16]
 8007888:	cc02      	ldmia	r4!, {r1}
 800788a:	cb20      	ldmia	r3!, {r5}
 800788c:	9304      	str	r3, [sp, #16]
 800788e:	b2ab      	uxth	r3, r5
 8007890:	19df      	adds	r7, r3, r7
 8007892:	b28b      	uxth	r3, r1
 8007894:	1afb      	subs	r3, r7, r3
 8007896:	0c09      	lsrs	r1, r1, #16
 8007898:	0c2d      	lsrs	r5, r5, #16
 800789a:	1a6d      	subs	r5, r5, r1
 800789c:	1419      	asrs	r1, r3, #16
 800789e:	186d      	adds	r5, r5, r1
 80078a0:	4661      	mov	r1, ip
 80078a2:	142f      	asrs	r7, r5, #16
 80078a4:	b29b      	uxth	r3, r3
 80078a6:	042d      	lsls	r5, r5, #16
 80078a8:	432b      	orrs	r3, r5
 80078aa:	c108      	stmia	r1!, {r3}
 80078ac:	9b03      	ldr	r3, [sp, #12]
 80078ae:	468c      	mov	ip, r1
 80078b0:	42a3      	cmp	r3, r4
 80078b2:	d8e8      	bhi.n	8007886 <__mdiff+0x8a>
 80078b4:	0031      	movs	r1, r6
 80078b6:	9c03      	ldr	r4, [sp, #12]
 80078b8:	3115      	adds	r1, #21
 80078ba:	2304      	movs	r3, #4
 80078bc:	428c      	cmp	r4, r1
 80078be:	d304      	bcc.n	80078ca <__mdiff+0xce>
 80078c0:	1ba3      	subs	r3, r4, r6
 80078c2:	3b15      	subs	r3, #21
 80078c4:	089b      	lsrs	r3, r3, #2
 80078c6:	3301      	adds	r3, #1
 80078c8:	009b      	lsls	r3, r3, #2
 80078ca:	9901      	ldr	r1, [sp, #4]
 80078cc:	18cc      	adds	r4, r1, r3
 80078ce:	9905      	ldr	r1, [sp, #20]
 80078d0:	0026      	movs	r6, r4
 80078d2:	18cb      	adds	r3, r1, r3
 80078d4:	469c      	mov	ip, r3
 80078d6:	9902      	ldr	r1, [sp, #8]
 80078d8:	428e      	cmp	r6, r1
 80078da:	d310      	bcc.n	80078fe <__mdiff+0x102>
 80078dc:	9e02      	ldr	r6, [sp, #8]
 80078de:	1ee1      	subs	r1, r4, #3
 80078e0:	2500      	movs	r5, #0
 80078e2:	428e      	cmp	r6, r1
 80078e4:	d304      	bcc.n	80078f0 <__mdiff+0xf4>
 80078e6:	0031      	movs	r1, r6
 80078e8:	3103      	adds	r1, #3
 80078ea:	1b0c      	subs	r4, r1, r4
 80078ec:	08a4      	lsrs	r4, r4, #2
 80078ee:	00a5      	lsls	r5, r4, #2
 80078f0:	195b      	adds	r3, r3, r5
 80078f2:	3b04      	subs	r3, #4
 80078f4:	6819      	ldr	r1, [r3, #0]
 80078f6:	2900      	cmp	r1, #0
 80078f8:	d00f      	beq.n	800791a <__mdiff+0x11e>
 80078fa:	6110      	str	r0, [r2, #16]
 80078fc:	e797      	b.n	800782e <__mdiff+0x32>
 80078fe:	ce02      	ldmia	r6!, {r1}
 8007900:	b28d      	uxth	r5, r1
 8007902:	19ed      	adds	r5, r5, r7
 8007904:	0c0f      	lsrs	r7, r1, #16
 8007906:	1429      	asrs	r1, r5, #16
 8007908:	1879      	adds	r1, r7, r1
 800790a:	140f      	asrs	r7, r1, #16
 800790c:	b2ad      	uxth	r5, r5
 800790e:	0409      	lsls	r1, r1, #16
 8007910:	430d      	orrs	r5, r1
 8007912:	4661      	mov	r1, ip
 8007914:	c120      	stmia	r1!, {r5}
 8007916:	468c      	mov	ip, r1
 8007918:	e7dd      	b.n	80078d6 <__mdiff+0xda>
 800791a:	3801      	subs	r0, #1
 800791c:	e7e9      	b.n	80078f2 <__mdiff+0xf6>
 800791e:	46c0      	nop			; (mov r8, r8)
 8007920:	08008d97 	.word	0x08008d97
 8007924:	00000232 	.word	0x00000232
 8007928:	08008da8 	.word	0x08008da8

0800792c <__d2b>:
 800792c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800792e:	2101      	movs	r1, #1
 8007930:	0014      	movs	r4, r2
 8007932:	001e      	movs	r6, r3
 8007934:	9f08      	ldr	r7, [sp, #32]
 8007936:	f7ff fcc1 	bl	80072bc <_Balloc>
 800793a:	1e05      	subs	r5, r0, #0
 800793c:	d105      	bne.n	800794a <__d2b+0x1e>
 800793e:	0002      	movs	r2, r0
 8007940:	4b26      	ldr	r3, [pc, #152]	; (80079dc <__d2b+0xb0>)
 8007942:	4927      	ldr	r1, [pc, #156]	; (80079e0 <__d2b+0xb4>)
 8007944:	4827      	ldr	r0, [pc, #156]	; (80079e4 <__d2b+0xb8>)
 8007946:	f000 fad7 	bl	8007ef8 <__assert_func>
 800794a:	0333      	lsls	r3, r6, #12
 800794c:	0076      	lsls	r6, r6, #1
 800794e:	0b1b      	lsrs	r3, r3, #12
 8007950:	0d76      	lsrs	r6, r6, #21
 8007952:	d124      	bne.n	800799e <__d2b+0x72>
 8007954:	9301      	str	r3, [sp, #4]
 8007956:	2c00      	cmp	r4, #0
 8007958:	d027      	beq.n	80079aa <__d2b+0x7e>
 800795a:	4668      	mov	r0, sp
 800795c:	9400      	str	r4, [sp, #0]
 800795e:	f7ff fd73 	bl	8007448 <__lo0bits>
 8007962:	9c00      	ldr	r4, [sp, #0]
 8007964:	2800      	cmp	r0, #0
 8007966:	d01e      	beq.n	80079a6 <__d2b+0x7a>
 8007968:	9b01      	ldr	r3, [sp, #4]
 800796a:	2120      	movs	r1, #32
 800796c:	001a      	movs	r2, r3
 800796e:	1a09      	subs	r1, r1, r0
 8007970:	408a      	lsls	r2, r1
 8007972:	40c3      	lsrs	r3, r0
 8007974:	4322      	orrs	r2, r4
 8007976:	616a      	str	r2, [r5, #20]
 8007978:	9301      	str	r3, [sp, #4]
 800797a:	9c01      	ldr	r4, [sp, #4]
 800797c:	61ac      	str	r4, [r5, #24]
 800797e:	1e63      	subs	r3, r4, #1
 8007980:	419c      	sbcs	r4, r3
 8007982:	3401      	adds	r4, #1
 8007984:	612c      	str	r4, [r5, #16]
 8007986:	2e00      	cmp	r6, #0
 8007988:	d018      	beq.n	80079bc <__d2b+0x90>
 800798a:	4b17      	ldr	r3, [pc, #92]	; (80079e8 <__d2b+0xbc>)
 800798c:	18f6      	adds	r6, r6, r3
 800798e:	2335      	movs	r3, #53	; 0x35
 8007990:	1836      	adds	r6, r6, r0
 8007992:	1a18      	subs	r0, r3, r0
 8007994:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007996:	603e      	str	r6, [r7, #0]
 8007998:	6018      	str	r0, [r3, #0]
 800799a:	0028      	movs	r0, r5
 800799c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800799e:	2280      	movs	r2, #128	; 0x80
 80079a0:	0352      	lsls	r2, r2, #13
 80079a2:	4313      	orrs	r3, r2
 80079a4:	e7d6      	b.n	8007954 <__d2b+0x28>
 80079a6:	616c      	str	r4, [r5, #20]
 80079a8:	e7e7      	b.n	800797a <__d2b+0x4e>
 80079aa:	a801      	add	r0, sp, #4
 80079ac:	f7ff fd4c 	bl	8007448 <__lo0bits>
 80079b0:	2401      	movs	r4, #1
 80079b2:	9b01      	ldr	r3, [sp, #4]
 80079b4:	612c      	str	r4, [r5, #16]
 80079b6:	616b      	str	r3, [r5, #20]
 80079b8:	3020      	adds	r0, #32
 80079ba:	e7e4      	b.n	8007986 <__d2b+0x5a>
 80079bc:	4b0b      	ldr	r3, [pc, #44]	; (80079ec <__d2b+0xc0>)
 80079be:	18c0      	adds	r0, r0, r3
 80079c0:	4b0b      	ldr	r3, [pc, #44]	; (80079f0 <__d2b+0xc4>)
 80079c2:	6038      	str	r0, [r7, #0]
 80079c4:	18e3      	adds	r3, r4, r3
 80079c6:	009b      	lsls	r3, r3, #2
 80079c8:	18eb      	adds	r3, r5, r3
 80079ca:	6958      	ldr	r0, [r3, #20]
 80079cc:	f7ff fd22 	bl	8007414 <__hi0bits>
 80079d0:	0164      	lsls	r4, r4, #5
 80079d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079d4:	1a24      	subs	r4, r4, r0
 80079d6:	601c      	str	r4, [r3, #0]
 80079d8:	e7df      	b.n	800799a <__d2b+0x6e>
 80079da:	46c0      	nop			; (mov r8, r8)
 80079dc:	08008d97 	.word	0x08008d97
 80079e0:	0000030a 	.word	0x0000030a
 80079e4:	08008da8 	.word	0x08008da8
 80079e8:	fffffbcd 	.word	0xfffffbcd
 80079ec:	fffffbce 	.word	0xfffffbce
 80079f0:	3fffffff 	.word	0x3fffffff

080079f4 <_calloc_r>:
 80079f4:	b570      	push	{r4, r5, r6, lr}
 80079f6:	0c13      	lsrs	r3, r2, #16
 80079f8:	0c0d      	lsrs	r5, r1, #16
 80079fa:	d11e      	bne.n	8007a3a <_calloc_r+0x46>
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d10c      	bne.n	8007a1a <_calloc_r+0x26>
 8007a00:	b289      	uxth	r1, r1
 8007a02:	b294      	uxth	r4, r2
 8007a04:	434c      	muls	r4, r1
 8007a06:	0021      	movs	r1, r4
 8007a08:	f000 f88c 	bl	8007b24 <_malloc_r>
 8007a0c:	1e05      	subs	r5, r0, #0
 8007a0e:	d01b      	beq.n	8007a48 <_calloc_r+0x54>
 8007a10:	0022      	movs	r2, r4
 8007a12:	2100      	movs	r1, #0
 8007a14:	f7fe f8f4 	bl	8005c00 <memset>
 8007a18:	e016      	b.n	8007a48 <_calloc_r+0x54>
 8007a1a:	1c1d      	adds	r5, r3, #0
 8007a1c:	1c0b      	adds	r3, r1, #0
 8007a1e:	b292      	uxth	r2, r2
 8007a20:	b289      	uxth	r1, r1
 8007a22:	b29c      	uxth	r4, r3
 8007a24:	4351      	muls	r1, r2
 8007a26:	b2ab      	uxth	r3, r5
 8007a28:	4363      	muls	r3, r4
 8007a2a:	0c0c      	lsrs	r4, r1, #16
 8007a2c:	191c      	adds	r4, r3, r4
 8007a2e:	0c22      	lsrs	r2, r4, #16
 8007a30:	d107      	bne.n	8007a42 <_calloc_r+0x4e>
 8007a32:	0424      	lsls	r4, r4, #16
 8007a34:	b289      	uxth	r1, r1
 8007a36:	430c      	orrs	r4, r1
 8007a38:	e7e5      	b.n	8007a06 <_calloc_r+0x12>
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d101      	bne.n	8007a42 <_calloc_r+0x4e>
 8007a3e:	1c13      	adds	r3, r2, #0
 8007a40:	e7ed      	b.n	8007a1e <_calloc_r+0x2a>
 8007a42:	230c      	movs	r3, #12
 8007a44:	2500      	movs	r5, #0
 8007a46:	6003      	str	r3, [r0, #0]
 8007a48:	0028      	movs	r0, r5
 8007a4a:	bd70      	pop	{r4, r5, r6, pc}

08007a4c <_free_r>:
 8007a4c:	b570      	push	{r4, r5, r6, lr}
 8007a4e:	0005      	movs	r5, r0
 8007a50:	2900      	cmp	r1, #0
 8007a52:	d010      	beq.n	8007a76 <_free_r+0x2a>
 8007a54:	1f0c      	subs	r4, r1, #4
 8007a56:	6823      	ldr	r3, [r4, #0]
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	da00      	bge.n	8007a5e <_free_r+0x12>
 8007a5c:	18e4      	adds	r4, r4, r3
 8007a5e:	0028      	movs	r0, r5
 8007a60:	f000 fa9e 	bl	8007fa0 <__malloc_lock>
 8007a64:	4a1d      	ldr	r2, [pc, #116]	; (8007adc <_free_r+0x90>)
 8007a66:	6813      	ldr	r3, [r2, #0]
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d105      	bne.n	8007a78 <_free_r+0x2c>
 8007a6c:	6063      	str	r3, [r4, #4]
 8007a6e:	6014      	str	r4, [r2, #0]
 8007a70:	0028      	movs	r0, r5
 8007a72:	f000 fa9d 	bl	8007fb0 <__malloc_unlock>
 8007a76:	bd70      	pop	{r4, r5, r6, pc}
 8007a78:	42a3      	cmp	r3, r4
 8007a7a:	d908      	bls.n	8007a8e <_free_r+0x42>
 8007a7c:	6821      	ldr	r1, [r4, #0]
 8007a7e:	1860      	adds	r0, r4, r1
 8007a80:	4283      	cmp	r3, r0
 8007a82:	d1f3      	bne.n	8007a6c <_free_r+0x20>
 8007a84:	6818      	ldr	r0, [r3, #0]
 8007a86:	685b      	ldr	r3, [r3, #4]
 8007a88:	1841      	adds	r1, r0, r1
 8007a8a:	6021      	str	r1, [r4, #0]
 8007a8c:	e7ee      	b.n	8007a6c <_free_r+0x20>
 8007a8e:	001a      	movs	r2, r3
 8007a90:	685b      	ldr	r3, [r3, #4]
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d001      	beq.n	8007a9a <_free_r+0x4e>
 8007a96:	42a3      	cmp	r3, r4
 8007a98:	d9f9      	bls.n	8007a8e <_free_r+0x42>
 8007a9a:	6811      	ldr	r1, [r2, #0]
 8007a9c:	1850      	adds	r0, r2, r1
 8007a9e:	42a0      	cmp	r0, r4
 8007aa0:	d10b      	bne.n	8007aba <_free_r+0x6e>
 8007aa2:	6820      	ldr	r0, [r4, #0]
 8007aa4:	1809      	adds	r1, r1, r0
 8007aa6:	1850      	adds	r0, r2, r1
 8007aa8:	6011      	str	r1, [r2, #0]
 8007aaa:	4283      	cmp	r3, r0
 8007aac:	d1e0      	bne.n	8007a70 <_free_r+0x24>
 8007aae:	6818      	ldr	r0, [r3, #0]
 8007ab0:	685b      	ldr	r3, [r3, #4]
 8007ab2:	1841      	adds	r1, r0, r1
 8007ab4:	6011      	str	r1, [r2, #0]
 8007ab6:	6053      	str	r3, [r2, #4]
 8007ab8:	e7da      	b.n	8007a70 <_free_r+0x24>
 8007aba:	42a0      	cmp	r0, r4
 8007abc:	d902      	bls.n	8007ac4 <_free_r+0x78>
 8007abe:	230c      	movs	r3, #12
 8007ac0:	602b      	str	r3, [r5, #0]
 8007ac2:	e7d5      	b.n	8007a70 <_free_r+0x24>
 8007ac4:	6821      	ldr	r1, [r4, #0]
 8007ac6:	1860      	adds	r0, r4, r1
 8007ac8:	4283      	cmp	r3, r0
 8007aca:	d103      	bne.n	8007ad4 <_free_r+0x88>
 8007acc:	6818      	ldr	r0, [r3, #0]
 8007ace:	685b      	ldr	r3, [r3, #4]
 8007ad0:	1841      	adds	r1, r0, r1
 8007ad2:	6021      	str	r1, [r4, #0]
 8007ad4:	6063      	str	r3, [r4, #4]
 8007ad6:	6054      	str	r4, [r2, #4]
 8007ad8:	e7ca      	b.n	8007a70 <_free_r+0x24>
 8007ada:	46c0      	nop			; (mov r8, r8)
 8007adc:	20000344 	.word	0x20000344

08007ae0 <sbrk_aligned>:
 8007ae0:	b570      	push	{r4, r5, r6, lr}
 8007ae2:	4e0f      	ldr	r6, [pc, #60]	; (8007b20 <sbrk_aligned+0x40>)
 8007ae4:	000d      	movs	r5, r1
 8007ae6:	6831      	ldr	r1, [r6, #0]
 8007ae8:	0004      	movs	r4, r0
 8007aea:	2900      	cmp	r1, #0
 8007aec:	d102      	bne.n	8007af4 <sbrk_aligned+0x14>
 8007aee:	f000 f9f1 	bl	8007ed4 <_sbrk_r>
 8007af2:	6030      	str	r0, [r6, #0]
 8007af4:	0029      	movs	r1, r5
 8007af6:	0020      	movs	r0, r4
 8007af8:	f000 f9ec 	bl	8007ed4 <_sbrk_r>
 8007afc:	1c43      	adds	r3, r0, #1
 8007afe:	d00a      	beq.n	8007b16 <sbrk_aligned+0x36>
 8007b00:	2303      	movs	r3, #3
 8007b02:	1cc5      	adds	r5, r0, #3
 8007b04:	439d      	bics	r5, r3
 8007b06:	42a8      	cmp	r0, r5
 8007b08:	d007      	beq.n	8007b1a <sbrk_aligned+0x3a>
 8007b0a:	1a29      	subs	r1, r5, r0
 8007b0c:	0020      	movs	r0, r4
 8007b0e:	f000 f9e1 	bl	8007ed4 <_sbrk_r>
 8007b12:	1c43      	adds	r3, r0, #1
 8007b14:	d101      	bne.n	8007b1a <sbrk_aligned+0x3a>
 8007b16:	2501      	movs	r5, #1
 8007b18:	426d      	negs	r5, r5
 8007b1a:	0028      	movs	r0, r5
 8007b1c:	bd70      	pop	{r4, r5, r6, pc}
 8007b1e:	46c0      	nop			; (mov r8, r8)
 8007b20:	20000348 	.word	0x20000348

08007b24 <_malloc_r>:
 8007b24:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007b26:	2203      	movs	r2, #3
 8007b28:	1ccb      	adds	r3, r1, #3
 8007b2a:	4393      	bics	r3, r2
 8007b2c:	3308      	adds	r3, #8
 8007b2e:	0006      	movs	r6, r0
 8007b30:	001f      	movs	r7, r3
 8007b32:	2b0c      	cmp	r3, #12
 8007b34:	d232      	bcs.n	8007b9c <_malloc_r+0x78>
 8007b36:	270c      	movs	r7, #12
 8007b38:	42b9      	cmp	r1, r7
 8007b3a:	d831      	bhi.n	8007ba0 <_malloc_r+0x7c>
 8007b3c:	0030      	movs	r0, r6
 8007b3e:	f000 fa2f 	bl	8007fa0 <__malloc_lock>
 8007b42:	4d32      	ldr	r5, [pc, #200]	; (8007c0c <_malloc_r+0xe8>)
 8007b44:	682b      	ldr	r3, [r5, #0]
 8007b46:	001c      	movs	r4, r3
 8007b48:	2c00      	cmp	r4, #0
 8007b4a:	d12e      	bne.n	8007baa <_malloc_r+0x86>
 8007b4c:	0039      	movs	r1, r7
 8007b4e:	0030      	movs	r0, r6
 8007b50:	f7ff ffc6 	bl	8007ae0 <sbrk_aligned>
 8007b54:	0004      	movs	r4, r0
 8007b56:	1c43      	adds	r3, r0, #1
 8007b58:	d11e      	bne.n	8007b98 <_malloc_r+0x74>
 8007b5a:	682c      	ldr	r4, [r5, #0]
 8007b5c:	0025      	movs	r5, r4
 8007b5e:	2d00      	cmp	r5, #0
 8007b60:	d14a      	bne.n	8007bf8 <_malloc_r+0xd4>
 8007b62:	6823      	ldr	r3, [r4, #0]
 8007b64:	0029      	movs	r1, r5
 8007b66:	18e3      	adds	r3, r4, r3
 8007b68:	0030      	movs	r0, r6
 8007b6a:	9301      	str	r3, [sp, #4]
 8007b6c:	f000 f9b2 	bl	8007ed4 <_sbrk_r>
 8007b70:	9b01      	ldr	r3, [sp, #4]
 8007b72:	4283      	cmp	r3, r0
 8007b74:	d143      	bne.n	8007bfe <_malloc_r+0xda>
 8007b76:	6823      	ldr	r3, [r4, #0]
 8007b78:	3703      	adds	r7, #3
 8007b7a:	1aff      	subs	r7, r7, r3
 8007b7c:	2303      	movs	r3, #3
 8007b7e:	439f      	bics	r7, r3
 8007b80:	3708      	adds	r7, #8
 8007b82:	2f0c      	cmp	r7, #12
 8007b84:	d200      	bcs.n	8007b88 <_malloc_r+0x64>
 8007b86:	270c      	movs	r7, #12
 8007b88:	0039      	movs	r1, r7
 8007b8a:	0030      	movs	r0, r6
 8007b8c:	f7ff ffa8 	bl	8007ae0 <sbrk_aligned>
 8007b90:	1c43      	adds	r3, r0, #1
 8007b92:	d034      	beq.n	8007bfe <_malloc_r+0xda>
 8007b94:	6823      	ldr	r3, [r4, #0]
 8007b96:	19df      	adds	r7, r3, r7
 8007b98:	6027      	str	r7, [r4, #0]
 8007b9a:	e013      	b.n	8007bc4 <_malloc_r+0xa0>
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	dacb      	bge.n	8007b38 <_malloc_r+0x14>
 8007ba0:	230c      	movs	r3, #12
 8007ba2:	2500      	movs	r5, #0
 8007ba4:	6033      	str	r3, [r6, #0]
 8007ba6:	0028      	movs	r0, r5
 8007ba8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007baa:	6822      	ldr	r2, [r4, #0]
 8007bac:	1bd1      	subs	r1, r2, r7
 8007bae:	d420      	bmi.n	8007bf2 <_malloc_r+0xce>
 8007bb0:	290b      	cmp	r1, #11
 8007bb2:	d917      	bls.n	8007be4 <_malloc_r+0xc0>
 8007bb4:	19e2      	adds	r2, r4, r7
 8007bb6:	6027      	str	r7, [r4, #0]
 8007bb8:	42a3      	cmp	r3, r4
 8007bba:	d111      	bne.n	8007be0 <_malloc_r+0xbc>
 8007bbc:	602a      	str	r2, [r5, #0]
 8007bbe:	6863      	ldr	r3, [r4, #4]
 8007bc0:	6011      	str	r1, [r2, #0]
 8007bc2:	6053      	str	r3, [r2, #4]
 8007bc4:	0030      	movs	r0, r6
 8007bc6:	0025      	movs	r5, r4
 8007bc8:	f000 f9f2 	bl	8007fb0 <__malloc_unlock>
 8007bcc:	2207      	movs	r2, #7
 8007bce:	350b      	adds	r5, #11
 8007bd0:	1d23      	adds	r3, r4, #4
 8007bd2:	4395      	bics	r5, r2
 8007bd4:	1aea      	subs	r2, r5, r3
 8007bd6:	429d      	cmp	r5, r3
 8007bd8:	d0e5      	beq.n	8007ba6 <_malloc_r+0x82>
 8007bda:	1b5b      	subs	r3, r3, r5
 8007bdc:	50a3      	str	r3, [r4, r2]
 8007bde:	e7e2      	b.n	8007ba6 <_malloc_r+0x82>
 8007be0:	605a      	str	r2, [r3, #4]
 8007be2:	e7ec      	b.n	8007bbe <_malloc_r+0x9a>
 8007be4:	6862      	ldr	r2, [r4, #4]
 8007be6:	42a3      	cmp	r3, r4
 8007be8:	d101      	bne.n	8007bee <_malloc_r+0xca>
 8007bea:	602a      	str	r2, [r5, #0]
 8007bec:	e7ea      	b.n	8007bc4 <_malloc_r+0xa0>
 8007bee:	605a      	str	r2, [r3, #4]
 8007bf0:	e7e8      	b.n	8007bc4 <_malloc_r+0xa0>
 8007bf2:	0023      	movs	r3, r4
 8007bf4:	6864      	ldr	r4, [r4, #4]
 8007bf6:	e7a7      	b.n	8007b48 <_malloc_r+0x24>
 8007bf8:	002c      	movs	r4, r5
 8007bfa:	686d      	ldr	r5, [r5, #4]
 8007bfc:	e7af      	b.n	8007b5e <_malloc_r+0x3a>
 8007bfe:	230c      	movs	r3, #12
 8007c00:	0030      	movs	r0, r6
 8007c02:	6033      	str	r3, [r6, #0]
 8007c04:	f000 f9d4 	bl	8007fb0 <__malloc_unlock>
 8007c08:	e7cd      	b.n	8007ba6 <_malloc_r+0x82>
 8007c0a:	46c0      	nop			; (mov r8, r8)
 8007c0c:	20000344 	.word	0x20000344

08007c10 <__ssputs_r>:
 8007c10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007c12:	688e      	ldr	r6, [r1, #8]
 8007c14:	b085      	sub	sp, #20
 8007c16:	0007      	movs	r7, r0
 8007c18:	000c      	movs	r4, r1
 8007c1a:	9203      	str	r2, [sp, #12]
 8007c1c:	9301      	str	r3, [sp, #4]
 8007c1e:	429e      	cmp	r6, r3
 8007c20:	d83c      	bhi.n	8007c9c <__ssputs_r+0x8c>
 8007c22:	2390      	movs	r3, #144	; 0x90
 8007c24:	898a      	ldrh	r2, [r1, #12]
 8007c26:	00db      	lsls	r3, r3, #3
 8007c28:	421a      	tst	r2, r3
 8007c2a:	d034      	beq.n	8007c96 <__ssputs_r+0x86>
 8007c2c:	6909      	ldr	r1, [r1, #16]
 8007c2e:	6823      	ldr	r3, [r4, #0]
 8007c30:	6960      	ldr	r0, [r4, #20]
 8007c32:	1a5b      	subs	r3, r3, r1
 8007c34:	9302      	str	r3, [sp, #8]
 8007c36:	2303      	movs	r3, #3
 8007c38:	4343      	muls	r3, r0
 8007c3a:	0fdd      	lsrs	r5, r3, #31
 8007c3c:	18ed      	adds	r5, r5, r3
 8007c3e:	9b01      	ldr	r3, [sp, #4]
 8007c40:	9802      	ldr	r0, [sp, #8]
 8007c42:	3301      	adds	r3, #1
 8007c44:	181b      	adds	r3, r3, r0
 8007c46:	106d      	asrs	r5, r5, #1
 8007c48:	42ab      	cmp	r3, r5
 8007c4a:	d900      	bls.n	8007c4e <__ssputs_r+0x3e>
 8007c4c:	001d      	movs	r5, r3
 8007c4e:	0553      	lsls	r3, r2, #21
 8007c50:	d532      	bpl.n	8007cb8 <__ssputs_r+0xa8>
 8007c52:	0029      	movs	r1, r5
 8007c54:	0038      	movs	r0, r7
 8007c56:	f7ff ff65 	bl	8007b24 <_malloc_r>
 8007c5a:	1e06      	subs	r6, r0, #0
 8007c5c:	d109      	bne.n	8007c72 <__ssputs_r+0x62>
 8007c5e:	230c      	movs	r3, #12
 8007c60:	603b      	str	r3, [r7, #0]
 8007c62:	2340      	movs	r3, #64	; 0x40
 8007c64:	2001      	movs	r0, #1
 8007c66:	89a2      	ldrh	r2, [r4, #12]
 8007c68:	4240      	negs	r0, r0
 8007c6a:	4313      	orrs	r3, r2
 8007c6c:	81a3      	strh	r3, [r4, #12]
 8007c6e:	b005      	add	sp, #20
 8007c70:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007c72:	9a02      	ldr	r2, [sp, #8]
 8007c74:	6921      	ldr	r1, [r4, #16]
 8007c76:	f7ff fb18 	bl	80072aa <memcpy>
 8007c7a:	89a3      	ldrh	r3, [r4, #12]
 8007c7c:	4a14      	ldr	r2, [pc, #80]	; (8007cd0 <__ssputs_r+0xc0>)
 8007c7e:	401a      	ands	r2, r3
 8007c80:	2380      	movs	r3, #128	; 0x80
 8007c82:	4313      	orrs	r3, r2
 8007c84:	81a3      	strh	r3, [r4, #12]
 8007c86:	9b02      	ldr	r3, [sp, #8]
 8007c88:	6126      	str	r6, [r4, #16]
 8007c8a:	18f6      	adds	r6, r6, r3
 8007c8c:	6026      	str	r6, [r4, #0]
 8007c8e:	6165      	str	r5, [r4, #20]
 8007c90:	9e01      	ldr	r6, [sp, #4]
 8007c92:	1aed      	subs	r5, r5, r3
 8007c94:	60a5      	str	r5, [r4, #8]
 8007c96:	9b01      	ldr	r3, [sp, #4]
 8007c98:	429e      	cmp	r6, r3
 8007c9a:	d900      	bls.n	8007c9e <__ssputs_r+0x8e>
 8007c9c:	9e01      	ldr	r6, [sp, #4]
 8007c9e:	0032      	movs	r2, r6
 8007ca0:	9903      	ldr	r1, [sp, #12]
 8007ca2:	6820      	ldr	r0, [r4, #0]
 8007ca4:	f000 f968 	bl	8007f78 <memmove>
 8007ca8:	68a3      	ldr	r3, [r4, #8]
 8007caa:	2000      	movs	r0, #0
 8007cac:	1b9b      	subs	r3, r3, r6
 8007cae:	60a3      	str	r3, [r4, #8]
 8007cb0:	6823      	ldr	r3, [r4, #0]
 8007cb2:	199e      	adds	r6, r3, r6
 8007cb4:	6026      	str	r6, [r4, #0]
 8007cb6:	e7da      	b.n	8007c6e <__ssputs_r+0x5e>
 8007cb8:	002a      	movs	r2, r5
 8007cba:	0038      	movs	r0, r7
 8007cbc:	f000 f980 	bl	8007fc0 <_realloc_r>
 8007cc0:	1e06      	subs	r6, r0, #0
 8007cc2:	d1e0      	bne.n	8007c86 <__ssputs_r+0x76>
 8007cc4:	0038      	movs	r0, r7
 8007cc6:	6921      	ldr	r1, [r4, #16]
 8007cc8:	f7ff fec0 	bl	8007a4c <_free_r>
 8007ccc:	e7c7      	b.n	8007c5e <__ssputs_r+0x4e>
 8007cce:	46c0      	nop			; (mov r8, r8)
 8007cd0:	fffffb7f 	.word	0xfffffb7f

08007cd4 <_svfiprintf_r>:
 8007cd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007cd6:	b0a1      	sub	sp, #132	; 0x84
 8007cd8:	9003      	str	r0, [sp, #12]
 8007cda:	001d      	movs	r5, r3
 8007cdc:	898b      	ldrh	r3, [r1, #12]
 8007cde:	000f      	movs	r7, r1
 8007ce0:	0016      	movs	r6, r2
 8007ce2:	061b      	lsls	r3, r3, #24
 8007ce4:	d511      	bpl.n	8007d0a <_svfiprintf_r+0x36>
 8007ce6:	690b      	ldr	r3, [r1, #16]
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d10e      	bne.n	8007d0a <_svfiprintf_r+0x36>
 8007cec:	2140      	movs	r1, #64	; 0x40
 8007cee:	f7ff ff19 	bl	8007b24 <_malloc_r>
 8007cf2:	6038      	str	r0, [r7, #0]
 8007cf4:	6138      	str	r0, [r7, #16]
 8007cf6:	2800      	cmp	r0, #0
 8007cf8:	d105      	bne.n	8007d06 <_svfiprintf_r+0x32>
 8007cfa:	230c      	movs	r3, #12
 8007cfc:	9a03      	ldr	r2, [sp, #12]
 8007cfe:	3801      	subs	r0, #1
 8007d00:	6013      	str	r3, [r2, #0]
 8007d02:	b021      	add	sp, #132	; 0x84
 8007d04:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007d06:	2340      	movs	r3, #64	; 0x40
 8007d08:	617b      	str	r3, [r7, #20]
 8007d0a:	2300      	movs	r3, #0
 8007d0c:	ac08      	add	r4, sp, #32
 8007d0e:	6163      	str	r3, [r4, #20]
 8007d10:	3320      	adds	r3, #32
 8007d12:	7663      	strb	r3, [r4, #25]
 8007d14:	3310      	adds	r3, #16
 8007d16:	76a3      	strb	r3, [r4, #26]
 8007d18:	9507      	str	r5, [sp, #28]
 8007d1a:	0035      	movs	r5, r6
 8007d1c:	782b      	ldrb	r3, [r5, #0]
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d001      	beq.n	8007d26 <_svfiprintf_r+0x52>
 8007d22:	2b25      	cmp	r3, #37	; 0x25
 8007d24:	d147      	bne.n	8007db6 <_svfiprintf_r+0xe2>
 8007d26:	1bab      	subs	r3, r5, r6
 8007d28:	9305      	str	r3, [sp, #20]
 8007d2a:	42b5      	cmp	r5, r6
 8007d2c:	d00c      	beq.n	8007d48 <_svfiprintf_r+0x74>
 8007d2e:	0032      	movs	r2, r6
 8007d30:	0039      	movs	r1, r7
 8007d32:	9803      	ldr	r0, [sp, #12]
 8007d34:	f7ff ff6c 	bl	8007c10 <__ssputs_r>
 8007d38:	1c43      	adds	r3, r0, #1
 8007d3a:	d100      	bne.n	8007d3e <_svfiprintf_r+0x6a>
 8007d3c:	e0ae      	b.n	8007e9c <_svfiprintf_r+0x1c8>
 8007d3e:	6962      	ldr	r2, [r4, #20]
 8007d40:	9b05      	ldr	r3, [sp, #20]
 8007d42:	4694      	mov	ip, r2
 8007d44:	4463      	add	r3, ip
 8007d46:	6163      	str	r3, [r4, #20]
 8007d48:	782b      	ldrb	r3, [r5, #0]
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d100      	bne.n	8007d50 <_svfiprintf_r+0x7c>
 8007d4e:	e0a5      	b.n	8007e9c <_svfiprintf_r+0x1c8>
 8007d50:	2201      	movs	r2, #1
 8007d52:	2300      	movs	r3, #0
 8007d54:	4252      	negs	r2, r2
 8007d56:	6062      	str	r2, [r4, #4]
 8007d58:	a904      	add	r1, sp, #16
 8007d5a:	3254      	adds	r2, #84	; 0x54
 8007d5c:	1852      	adds	r2, r2, r1
 8007d5e:	1c6e      	adds	r6, r5, #1
 8007d60:	6023      	str	r3, [r4, #0]
 8007d62:	60e3      	str	r3, [r4, #12]
 8007d64:	60a3      	str	r3, [r4, #8]
 8007d66:	7013      	strb	r3, [r2, #0]
 8007d68:	65a3      	str	r3, [r4, #88]	; 0x58
 8007d6a:	2205      	movs	r2, #5
 8007d6c:	7831      	ldrb	r1, [r6, #0]
 8007d6e:	4854      	ldr	r0, [pc, #336]	; (8007ec0 <_svfiprintf_r+0x1ec>)
 8007d70:	f7ff fa90 	bl	8007294 <memchr>
 8007d74:	1c75      	adds	r5, r6, #1
 8007d76:	2800      	cmp	r0, #0
 8007d78:	d11f      	bne.n	8007dba <_svfiprintf_r+0xe6>
 8007d7a:	6822      	ldr	r2, [r4, #0]
 8007d7c:	06d3      	lsls	r3, r2, #27
 8007d7e:	d504      	bpl.n	8007d8a <_svfiprintf_r+0xb6>
 8007d80:	2353      	movs	r3, #83	; 0x53
 8007d82:	a904      	add	r1, sp, #16
 8007d84:	185b      	adds	r3, r3, r1
 8007d86:	2120      	movs	r1, #32
 8007d88:	7019      	strb	r1, [r3, #0]
 8007d8a:	0713      	lsls	r3, r2, #28
 8007d8c:	d504      	bpl.n	8007d98 <_svfiprintf_r+0xc4>
 8007d8e:	2353      	movs	r3, #83	; 0x53
 8007d90:	a904      	add	r1, sp, #16
 8007d92:	185b      	adds	r3, r3, r1
 8007d94:	212b      	movs	r1, #43	; 0x2b
 8007d96:	7019      	strb	r1, [r3, #0]
 8007d98:	7833      	ldrb	r3, [r6, #0]
 8007d9a:	2b2a      	cmp	r3, #42	; 0x2a
 8007d9c:	d016      	beq.n	8007dcc <_svfiprintf_r+0xf8>
 8007d9e:	0035      	movs	r5, r6
 8007da0:	2100      	movs	r1, #0
 8007da2:	200a      	movs	r0, #10
 8007da4:	68e3      	ldr	r3, [r4, #12]
 8007da6:	782a      	ldrb	r2, [r5, #0]
 8007da8:	1c6e      	adds	r6, r5, #1
 8007daa:	3a30      	subs	r2, #48	; 0x30
 8007dac:	2a09      	cmp	r2, #9
 8007dae:	d94e      	bls.n	8007e4e <_svfiprintf_r+0x17a>
 8007db0:	2900      	cmp	r1, #0
 8007db2:	d111      	bne.n	8007dd8 <_svfiprintf_r+0x104>
 8007db4:	e017      	b.n	8007de6 <_svfiprintf_r+0x112>
 8007db6:	3501      	adds	r5, #1
 8007db8:	e7b0      	b.n	8007d1c <_svfiprintf_r+0x48>
 8007dba:	4b41      	ldr	r3, [pc, #260]	; (8007ec0 <_svfiprintf_r+0x1ec>)
 8007dbc:	6822      	ldr	r2, [r4, #0]
 8007dbe:	1ac0      	subs	r0, r0, r3
 8007dc0:	2301      	movs	r3, #1
 8007dc2:	4083      	lsls	r3, r0
 8007dc4:	4313      	orrs	r3, r2
 8007dc6:	002e      	movs	r6, r5
 8007dc8:	6023      	str	r3, [r4, #0]
 8007dca:	e7ce      	b.n	8007d6a <_svfiprintf_r+0x96>
 8007dcc:	9b07      	ldr	r3, [sp, #28]
 8007dce:	1d19      	adds	r1, r3, #4
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	9107      	str	r1, [sp, #28]
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	db01      	blt.n	8007ddc <_svfiprintf_r+0x108>
 8007dd8:	930b      	str	r3, [sp, #44]	; 0x2c
 8007dda:	e004      	b.n	8007de6 <_svfiprintf_r+0x112>
 8007ddc:	425b      	negs	r3, r3
 8007dde:	60e3      	str	r3, [r4, #12]
 8007de0:	2302      	movs	r3, #2
 8007de2:	4313      	orrs	r3, r2
 8007de4:	6023      	str	r3, [r4, #0]
 8007de6:	782b      	ldrb	r3, [r5, #0]
 8007de8:	2b2e      	cmp	r3, #46	; 0x2e
 8007dea:	d10a      	bne.n	8007e02 <_svfiprintf_r+0x12e>
 8007dec:	786b      	ldrb	r3, [r5, #1]
 8007dee:	2b2a      	cmp	r3, #42	; 0x2a
 8007df0:	d135      	bne.n	8007e5e <_svfiprintf_r+0x18a>
 8007df2:	9b07      	ldr	r3, [sp, #28]
 8007df4:	3502      	adds	r5, #2
 8007df6:	1d1a      	adds	r2, r3, #4
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	9207      	str	r2, [sp, #28]
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	db2b      	blt.n	8007e58 <_svfiprintf_r+0x184>
 8007e00:	9309      	str	r3, [sp, #36]	; 0x24
 8007e02:	4e30      	ldr	r6, [pc, #192]	; (8007ec4 <_svfiprintf_r+0x1f0>)
 8007e04:	2203      	movs	r2, #3
 8007e06:	0030      	movs	r0, r6
 8007e08:	7829      	ldrb	r1, [r5, #0]
 8007e0a:	f7ff fa43 	bl	8007294 <memchr>
 8007e0e:	2800      	cmp	r0, #0
 8007e10:	d006      	beq.n	8007e20 <_svfiprintf_r+0x14c>
 8007e12:	2340      	movs	r3, #64	; 0x40
 8007e14:	1b80      	subs	r0, r0, r6
 8007e16:	4083      	lsls	r3, r0
 8007e18:	6822      	ldr	r2, [r4, #0]
 8007e1a:	3501      	adds	r5, #1
 8007e1c:	4313      	orrs	r3, r2
 8007e1e:	6023      	str	r3, [r4, #0]
 8007e20:	7829      	ldrb	r1, [r5, #0]
 8007e22:	2206      	movs	r2, #6
 8007e24:	4828      	ldr	r0, [pc, #160]	; (8007ec8 <_svfiprintf_r+0x1f4>)
 8007e26:	1c6e      	adds	r6, r5, #1
 8007e28:	7621      	strb	r1, [r4, #24]
 8007e2a:	f7ff fa33 	bl	8007294 <memchr>
 8007e2e:	2800      	cmp	r0, #0
 8007e30:	d03c      	beq.n	8007eac <_svfiprintf_r+0x1d8>
 8007e32:	4b26      	ldr	r3, [pc, #152]	; (8007ecc <_svfiprintf_r+0x1f8>)
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d125      	bne.n	8007e84 <_svfiprintf_r+0x1b0>
 8007e38:	2207      	movs	r2, #7
 8007e3a:	9b07      	ldr	r3, [sp, #28]
 8007e3c:	3307      	adds	r3, #7
 8007e3e:	4393      	bics	r3, r2
 8007e40:	3308      	adds	r3, #8
 8007e42:	9307      	str	r3, [sp, #28]
 8007e44:	6963      	ldr	r3, [r4, #20]
 8007e46:	9a04      	ldr	r2, [sp, #16]
 8007e48:	189b      	adds	r3, r3, r2
 8007e4a:	6163      	str	r3, [r4, #20]
 8007e4c:	e765      	b.n	8007d1a <_svfiprintf_r+0x46>
 8007e4e:	4343      	muls	r3, r0
 8007e50:	0035      	movs	r5, r6
 8007e52:	2101      	movs	r1, #1
 8007e54:	189b      	adds	r3, r3, r2
 8007e56:	e7a6      	b.n	8007da6 <_svfiprintf_r+0xd2>
 8007e58:	2301      	movs	r3, #1
 8007e5a:	425b      	negs	r3, r3
 8007e5c:	e7d0      	b.n	8007e00 <_svfiprintf_r+0x12c>
 8007e5e:	2300      	movs	r3, #0
 8007e60:	200a      	movs	r0, #10
 8007e62:	001a      	movs	r2, r3
 8007e64:	3501      	adds	r5, #1
 8007e66:	6063      	str	r3, [r4, #4]
 8007e68:	7829      	ldrb	r1, [r5, #0]
 8007e6a:	1c6e      	adds	r6, r5, #1
 8007e6c:	3930      	subs	r1, #48	; 0x30
 8007e6e:	2909      	cmp	r1, #9
 8007e70:	d903      	bls.n	8007e7a <_svfiprintf_r+0x1a6>
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d0c5      	beq.n	8007e02 <_svfiprintf_r+0x12e>
 8007e76:	9209      	str	r2, [sp, #36]	; 0x24
 8007e78:	e7c3      	b.n	8007e02 <_svfiprintf_r+0x12e>
 8007e7a:	4342      	muls	r2, r0
 8007e7c:	0035      	movs	r5, r6
 8007e7e:	2301      	movs	r3, #1
 8007e80:	1852      	adds	r2, r2, r1
 8007e82:	e7f1      	b.n	8007e68 <_svfiprintf_r+0x194>
 8007e84:	ab07      	add	r3, sp, #28
 8007e86:	9300      	str	r3, [sp, #0]
 8007e88:	003a      	movs	r2, r7
 8007e8a:	0021      	movs	r1, r4
 8007e8c:	4b10      	ldr	r3, [pc, #64]	; (8007ed0 <_svfiprintf_r+0x1fc>)
 8007e8e:	9803      	ldr	r0, [sp, #12]
 8007e90:	f7fd ff68 	bl	8005d64 <_printf_float>
 8007e94:	9004      	str	r0, [sp, #16]
 8007e96:	9b04      	ldr	r3, [sp, #16]
 8007e98:	3301      	adds	r3, #1
 8007e9a:	d1d3      	bne.n	8007e44 <_svfiprintf_r+0x170>
 8007e9c:	89bb      	ldrh	r3, [r7, #12]
 8007e9e:	980d      	ldr	r0, [sp, #52]	; 0x34
 8007ea0:	065b      	lsls	r3, r3, #25
 8007ea2:	d400      	bmi.n	8007ea6 <_svfiprintf_r+0x1d2>
 8007ea4:	e72d      	b.n	8007d02 <_svfiprintf_r+0x2e>
 8007ea6:	2001      	movs	r0, #1
 8007ea8:	4240      	negs	r0, r0
 8007eaa:	e72a      	b.n	8007d02 <_svfiprintf_r+0x2e>
 8007eac:	ab07      	add	r3, sp, #28
 8007eae:	9300      	str	r3, [sp, #0]
 8007eb0:	003a      	movs	r2, r7
 8007eb2:	0021      	movs	r1, r4
 8007eb4:	4b06      	ldr	r3, [pc, #24]	; (8007ed0 <_svfiprintf_r+0x1fc>)
 8007eb6:	9803      	ldr	r0, [sp, #12]
 8007eb8:	f7fe fa06 	bl	80062c8 <_printf_i>
 8007ebc:	e7ea      	b.n	8007e94 <_svfiprintf_r+0x1c0>
 8007ebe:	46c0      	nop			; (mov r8, r8)
 8007ec0:	08008f04 	.word	0x08008f04
 8007ec4:	08008f0a 	.word	0x08008f0a
 8007ec8:	08008f0e 	.word	0x08008f0e
 8007ecc:	08005d65 	.word	0x08005d65
 8007ed0:	08007c11 	.word	0x08007c11

08007ed4 <_sbrk_r>:
 8007ed4:	2300      	movs	r3, #0
 8007ed6:	b570      	push	{r4, r5, r6, lr}
 8007ed8:	4d06      	ldr	r5, [pc, #24]	; (8007ef4 <_sbrk_r+0x20>)
 8007eda:	0004      	movs	r4, r0
 8007edc:	0008      	movs	r0, r1
 8007ede:	602b      	str	r3, [r5, #0]
 8007ee0:	f7fa fdcc 	bl	8002a7c <_sbrk>
 8007ee4:	1c43      	adds	r3, r0, #1
 8007ee6:	d103      	bne.n	8007ef0 <_sbrk_r+0x1c>
 8007ee8:	682b      	ldr	r3, [r5, #0]
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d000      	beq.n	8007ef0 <_sbrk_r+0x1c>
 8007eee:	6023      	str	r3, [r4, #0]
 8007ef0:	bd70      	pop	{r4, r5, r6, pc}
 8007ef2:	46c0      	nop			; (mov r8, r8)
 8007ef4:	2000034c 	.word	0x2000034c

08007ef8 <__assert_func>:
 8007ef8:	b530      	push	{r4, r5, lr}
 8007efa:	0014      	movs	r4, r2
 8007efc:	001a      	movs	r2, r3
 8007efe:	4b09      	ldr	r3, [pc, #36]	; (8007f24 <__assert_func+0x2c>)
 8007f00:	0005      	movs	r5, r0
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	b085      	sub	sp, #20
 8007f06:	68d8      	ldr	r0, [r3, #12]
 8007f08:	4b07      	ldr	r3, [pc, #28]	; (8007f28 <__assert_func+0x30>)
 8007f0a:	2c00      	cmp	r4, #0
 8007f0c:	d101      	bne.n	8007f12 <__assert_func+0x1a>
 8007f0e:	4b07      	ldr	r3, [pc, #28]	; (8007f2c <__assert_func+0x34>)
 8007f10:	001c      	movs	r4, r3
 8007f12:	9301      	str	r3, [sp, #4]
 8007f14:	9100      	str	r1, [sp, #0]
 8007f16:	002b      	movs	r3, r5
 8007f18:	4905      	ldr	r1, [pc, #20]	; (8007f30 <__assert_func+0x38>)
 8007f1a:	9402      	str	r4, [sp, #8]
 8007f1c:	f000 f80a 	bl	8007f34 <fiprintf>
 8007f20:	f000 faba 	bl	8008498 <abort>
 8007f24:	2000000c 	.word	0x2000000c
 8007f28:	08008f15 	.word	0x08008f15
 8007f2c:	08008f50 	.word	0x08008f50
 8007f30:	08008f22 	.word	0x08008f22

08007f34 <fiprintf>:
 8007f34:	b40e      	push	{r1, r2, r3}
 8007f36:	b503      	push	{r0, r1, lr}
 8007f38:	0001      	movs	r1, r0
 8007f3a:	ab03      	add	r3, sp, #12
 8007f3c:	4804      	ldr	r0, [pc, #16]	; (8007f50 <fiprintf+0x1c>)
 8007f3e:	cb04      	ldmia	r3!, {r2}
 8007f40:	6800      	ldr	r0, [r0, #0]
 8007f42:	9301      	str	r3, [sp, #4]
 8007f44:	f000 f892 	bl	800806c <_vfiprintf_r>
 8007f48:	b002      	add	sp, #8
 8007f4a:	bc08      	pop	{r3}
 8007f4c:	b003      	add	sp, #12
 8007f4e:	4718      	bx	r3
 8007f50:	2000000c 	.word	0x2000000c

08007f54 <__ascii_mbtowc>:
 8007f54:	b082      	sub	sp, #8
 8007f56:	2900      	cmp	r1, #0
 8007f58:	d100      	bne.n	8007f5c <__ascii_mbtowc+0x8>
 8007f5a:	a901      	add	r1, sp, #4
 8007f5c:	1e10      	subs	r0, r2, #0
 8007f5e:	d006      	beq.n	8007f6e <__ascii_mbtowc+0x1a>
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d006      	beq.n	8007f72 <__ascii_mbtowc+0x1e>
 8007f64:	7813      	ldrb	r3, [r2, #0]
 8007f66:	600b      	str	r3, [r1, #0]
 8007f68:	7810      	ldrb	r0, [r2, #0]
 8007f6a:	1e43      	subs	r3, r0, #1
 8007f6c:	4198      	sbcs	r0, r3
 8007f6e:	b002      	add	sp, #8
 8007f70:	4770      	bx	lr
 8007f72:	2002      	movs	r0, #2
 8007f74:	4240      	negs	r0, r0
 8007f76:	e7fa      	b.n	8007f6e <__ascii_mbtowc+0x1a>

08007f78 <memmove>:
 8007f78:	b510      	push	{r4, lr}
 8007f7a:	4288      	cmp	r0, r1
 8007f7c:	d902      	bls.n	8007f84 <memmove+0xc>
 8007f7e:	188b      	adds	r3, r1, r2
 8007f80:	4298      	cmp	r0, r3
 8007f82:	d303      	bcc.n	8007f8c <memmove+0x14>
 8007f84:	2300      	movs	r3, #0
 8007f86:	e007      	b.n	8007f98 <memmove+0x20>
 8007f88:	5c8b      	ldrb	r3, [r1, r2]
 8007f8a:	5483      	strb	r3, [r0, r2]
 8007f8c:	3a01      	subs	r2, #1
 8007f8e:	d2fb      	bcs.n	8007f88 <memmove+0x10>
 8007f90:	bd10      	pop	{r4, pc}
 8007f92:	5ccc      	ldrb	r4, [r1, r3]
 8007f94:	54c4      	strb	r4, [r0, r3]
 8007f96:	3301      	adds	r3, #1
 8007f98:	429a      	cmp	r2, r3
 8007f9a:	d1fa      	bne.n	8007f92 <memmove+0x1a>
 8007f9c:	e7f8      	b.n	8007f90 <memmove+0x18>
	...

08007fa0 <__malloc_lock>:
 8007fa0:	b510      	push	{r4, lr}
 8007fa2:	4802      	ldr	r0, [pc, #8]	; (8007fac <__malloc_lock+0xc>)
 8007fa4:	f000 fc4f 	bl	8008846 <__retarget_lock_acquire_recursive>
 8007fa8:	bd10      	pop	{r4, pc}
 8007faa:	46c0      	nop			; (mov r8, r8)
 8007fac:	20000350 	.word	0x20000350

08007fb0 <__malloc_unlock>:
 8007fb0:	b510      	push	{r4, lr}
 8007fb2:	4802      	ldr	r0, [pc, #8]	; (8007fbc <__malloc_unlock+0xc>)
 8007fb4:	f000 fc48 	bl	8008848 <__retarget_lock_release_recursive>
 8007fb8:	bd10      	pop	{r4, pc}
 8007fba:	46c0      	nop			; (mov r8, r8)
 8007fbc:	20000350 	.word	0x20000350

08007fc0 <_realloc_r>:
 8007fc0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007fc2:	0007      	movs	r7, r0
 8007fc4:	000e      	movs	r6, r1
 8007fc6:	0014      	movs	r4, r2
 8007fc8:	2900      	cmp	r1, #0
 8007fca:	d105      	bne.n	8007fd8 <_realloc_r+0x18>
 8007fcc:	0011      	movs	r1, r2
 8007fce:	f7ff fda9 	bl	8007b24 <_malloc_r>
 8007fd2:	0005      	movs	r5, r0
 8007fd4:	0028      	movs	r0, r5
 8007fd6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007fd8:	2a00      	cmp	r2, #0
 8007fda:	d103      	bne.n	8007fe4 <_realloc_r+0x24>
 8007fdc:	f7ff fd36 	bl	8007a4c <_free_r>
 8007fe0:	0025      	movs	r5, r4
 8007fe2:	e7f7      	b.n	8007fd4 <_realloc_r+0x14>
 8007fe4:	f000 fc9e 	bl	8008924 <_malloc_usable_size_r>
 8007fe8:	9001      	str	r0, [sp, #4]
 8007fea:	4284      	cmp	r4, r0
 8007fec:	d803      	bhi.n	8007ff6 <_realloc_r+0x36>
 8007fee:	0035      	movs	r5, r6
 8007ff0:	0843      	lsrs	r3, r0, #1
 8007ff2:	42a3      	cmp	r3, r4
 8007ff4:	d3ee      	bcc.n	8007fd4 <_realloc_r+0x14>
 8007ff6:	0021      	movs	r1, r4
 8007ff8:	0038      	movs	r0, r7
 8007ffa:	f7ff fd93 	bl	8007b24 <_malloc_r>
 8007ffe:	1e05      	subs	r5, r0, #0
 8008000:	d0e8      	beq.n	8007fd4 <_realloc_r+0x14>
 8008002:	9b01      	ldr	r3, [sp, #4]
 8008004:	0022      	movs	r2, r4
 8008006:	429c      	cmp	r4, r3
 8008008:	d900      	bls.n	800800c <_realloc_r+0x4c>
 800800a:	001a      	movs	r2, r3
 800800c:	0031      	movs	r1, r6
 800800e:	0028      	movs	r0, r5
 8008010:	f7ff f94b 	bl	80072aa <memcpy>
 8008014:	0031      	movs	r1, r6
 8008016:	0038      	movs	r0, r7
 8008018:	f7ff fd18 	bl	8007a4c <_free_r>
 800801c:	e7da      	b.n	8007fd4 <_realloc_r+0x14>

0800801e <__sfputc_r>:
 800801e:	6893      	ldr	r3, [r2, #8]
 8008020:	b510      	push	{r4, lr}
 8008022:	3b01      	subs	r3, #1
 8008024:	6093      	str	r3, [r2, #8]
 8008026:	2b00      	cmp	r3, #0
 8008028:	da04      	bge.n	8008034 <__sfputc_r+0x16>
 800802a:	6994      	ldr	r4, [r2, #24]
 800802c:	42a3      	cmp	r3, r4
 800802e:	db07      	blt.n	8008040 <__sfputc_r+0x22>
 8008030:	290a      	cmp	r1, #10
 8008032:	d005      	beq.n	8008040 <__sfputc_r+0x22>
 8008034:	6813      	ldr	r3, [r2, #0]
 8008036:	1c58      	adds	r0, r3, #1
 8008038:	6010      	str	r0, [r2, #0]
 800803a:	7019      	strb	r1, [r3, #0]
 800803c:	0008      	movs	r0, r1
 800803e:	bd10      	pop	{r4, pc}
 8008040:	f000 f94e 	bl	80082e0 <__swbuf_r>
 8008044:	0001      	movs	r1, r0
 8008046:	e7f9      	b.n	800803c <__sfputc_r+0x1e>

08008048 <__sfputs_r>:
 8008048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800804a:	0006      	movs	r6, r0
 800804c:	000f      	movs	r7, r1
 800804e:	0014      	movs	r4, r2
 8008050:	18d5      	adds	r5, r2, r3
 8008052:	42ac      	cmp	r4, r5
 8008054:	d101      	bne.n	800805a <__sfputs_r+0x12>
 8008056:	2000      	movs	r0, #0
 8008058:	e007      	b.n	800806a <__sfputs_r+0x22>
 800805a:	7821      	ldrb	r1, [r4, #0]
 800805c:	003a      	movs	r2, r7
 800805e:	0030      	movs	r0, r6
 8008060:	f7ff ffdd 	bl	800801e <__sfputc_r>
 8008064:	3401      	adds	r4, #1
 8008066:	1c43      	adds	r3, r0, #1
 8008068:	d1f3      	bne.n	8008052 <__sfputs_r+0xa>
 800806a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800806c <_vfiprintf_r>:
 800806c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800806e:	b0a1      	sub	sp, #132	; 0x84
 8008070:	0006      	movs	r6, r0
 8008072:	000c      	movs	r4, r1
 8008074:	001f      	movs	r7, r3
 8008076:	9203      	str	r2, [sp, #12]
 8008078:	2800      	cmp	r0, #0
 800807a:	d004      	beq.n	8008086 <_vfiprintf_r+0x1a>
 800807c:	6983      	ldr	r3, [r0, #24]
 800807e:	2b00      	cmp	r3, #0
 8008080:	d101      	bne.n	8008086 <_vfiprintf_r+0x1a>
 8008082:	f000 fb3f 	bl	8008704 <__sinit>
 8008086:	4b8e      	ldr	r3, [pc, #568]	; (80082c0 <_vfiprintf_r+0x254>)
 8008088:	429c      	cmp	r4, r3
 800808a:	d11c      	bne.n	80080c6 <_vfiprintf_r+0x5a>
 800808c:	6874      	ldr	r4, [r6, #4]
 800808e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008090:	07db      	lsls	r3, r3, #31
 8008092:	d405      	bmi.n	80080a0 <_vfiprintf_r+0x34>
 8008094:	89a3      	ldrh	r3, [r4, #12]
 8008096:	059b      	lsls	r3, r3, #22
 8008098:	d402      	bmi.n	80080a0 <_vfiprintf_r+0x34>
 800809a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800809c:	f000 fbd3 	bl	8008846 <__retarget_lock_acquire_recursive>
 80080a0:	89a3      	ldrh	r3, [r4, #12]
 80080a2:	071b      	lsls	r3, r3, #28
 80080a4:	d502      	bpl.n	80080ac <_vfiprintf_r+0x40>
 80080a6:	6923      	ldr	r3, [r4, #16]
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d11d      	bne.n	80080e8 <_vfiprintf_r+0x7c>
 80080ac:	0021      	movs	r1, r4
 80080ae:	0030      	movs	r0, r6
 80080b0:	f000 f97a 	bl	80083a8 <__swsetup_r>
 80080b4:	2800      	cmp	r0, #0
 80080b6:	d017      	beq.n	80080e8 <_vfiprintf_r+0x7c>
 80080b8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80080ba:	07db      	lsls	r3, r3, #31
 80080bc:	d50d      	bpl.n	80080da <_vfiprintf_r+0x6e>
 80080be:	2001      	movs	r0, #1
 80080c0:	4240      	negs	r0, r0
 80080c2:	b021      	add	sp, #132	; 0x84
 80080c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80080c6:	4b7f      	ldr	r3, [pc, #508]	; (80082c4 <_vfiprintf_r+0x258>)
 80080c8:	429c      	cmp	r4, r3
 80080ca:	d101      	bne.n	80080d0 <_vfiprintf_r+0x64>
 80080cc:	68b4      	ldr	r4, [r6, #8]
 80080ce:	e7de      	b.n	800808e <_vfiprintf_r+0x22>
 80080d0:	4b7d      	ldr	r3, [pc, #500]	; (80082c8 <_vfiprintf_r+0x25c>)
 80080d2:	429c      	cmp	r4, r3
 80080d4:	d1db      	bne.n	800808e <_vfiprintf_r+0x22>
 80080d6:	68f4      	ldr	r4, [r6, #12]
 80080d8:	e7d9      	b.n	800808e <_vfiprintf_r+0x22>
 80080da:	89a3      	ldrh	r3, [r4, #12]
 80080dc:	059b      	lsls	r3, r3, #22
 80080de:	d4ee      	bmi.n	80080be <_vfiprintf_r+0x52>
 80080e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80080e2:	f000 fbb1 	bl	8008848 <__retarget_lock_release_recursive>
 80080e6:	e7ea      	b.n	80080be <_vfiprintf_r+0x52>
 80080e8:	2300      	movs	r3, #0
 80080ea:	ad08      	add	r5, sp, #32
 80080ec:	616b      	str	r3, [r5, #20]
 80080ee:	3320      	adds	r3, #32
 80080f0:	766b      	strb	r3, [r5, #25]
 80080f2:	3310      	adds	r3, #16
 80080f4:	76ab      	strb	r3, [r5, #26]
 80080f6:	9707      	str	r7, [sp, #28]
 80080f8:	9f03      	ldr	r7, [sp, #12]
 80080fa:	783b      	ldrb	r3, [r7, #0]
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d001      	beq.n	8008104 <_vfiprintf_r+0x98>
 8008100:	2b25      	cmp	r3, #37	; 0x25
 8008102:	d14e      	bne.n	80081a2 <_vfiprintf_r+0x136>
 8008104:	9b03      	ldr	r3, [sp, #12]
 8008106:	1afb      	subs	r3, r7, r3
 8008108:	9305      	str	r3, [sp, #20]
 800810a:	9b03      	ldr	r3, [sp, #12]
 800810c:	429f      	cmp	r7, r3
 800810e:	d00d      	beq.n	800812c <_vfiprintf_r+0xc0>
 8008110:	9b05      	ldr	r3, [sp, #20]
 8008112:	0021      	movs	r1, r4
 8008114:	0030      	movs	r0, r6
 8008116:	9a03      	ldr	r2, [sp, #12]
 8008118:	f7ff ff96 	bl	8008048 <__sfputs_r>
 800811c:	1c43      	adds	r3, r0, #1
 800811e:	d100      	bne.n	8008122 <_vfiprintf_r+0xb6>
 8008120:	e0b5      	b.n	800828e <_vfiprintf_r+0x222>
 8008122:	696a      	ldr	r2, [r5, #20]
 8008124:	9b05      	ldr	r3, [sp, #20]
 8008126:	4694      	mov	ip, r2
 8008128:	4463      	add	r3, ip
 800812a:	616b      	str	r3, [r5, #20]
 800812c:	783b      	ldrb	r3, [r7, #0]
 800812e:	2b00      	cmp	r3, #0
 8008130:	d100      	bne.n	8008134 <_vfiprintf_r+0xc8>
 8008132:	e0ac      	b.n	800828e <_vfiprintf_r+0x222>
 8008134:	2201      	movs	r2, #1
 8008136:	1c7b      	adds	r3, r7, #1
 8008138:	9303      	str	r3, [sp, #12]
 800813a:	2300      	movs	r3, #0
 800813c:	4252      	negs	r2, r2
 800813e:	606a      	str	r2, [r5, #4]
 8008140:	a904      	add	r1, sp, #16
 8008142:	3254      	adds	r2, #84	; 0x54
 8008144:	1852      	adds	r2, r2, r1
 8008146:	602b      	str	r3, [r5, #0]
 8008148:	60eb      	str	r3, [r5, #12]
 800814a:	60ab      	str	r3, [r5, #8]
 800814c:	7013      	strb	r3, [r2, #0]
 800814e:	65ab      	str	r3, [r5, #88]	; 0x58
 8008150:	9b03      	ldr	r3, [sp, #12]
 8008152:	2205      	movs	r2, #5
 8008154:	7819      	ldrb	r1, [r3, #0]
 8008156:	485d      	ldr	r0, [pc, #372]	; (80082cc <_vfiprintf_r+0x260>)
 8008158:	f7ff f89c 	bl	8007294 <memchr>
 800815c:	9b03      	ldr	r3, [sp, #12]
 800815e:	1c5f      	adds	r7, r3, #1
 8008160:	2800      	cmp	r0, #0
 8008162:	d120      	bne.n	80081a6 <_vfiprintf_r+0x13a>
 8008164:	682a      	ldr	r2, [r5, #0]
 8008166:	06d3      	lsls	r3, r2, #27
 8008168:	d504      	bpl.n	8008174 <_vfiprintf_r+0x108>
 800816a:	2353      	movs	r3, #83	; 0x53
 800816c:	a904      	add	r1, sp, #16
 800816e:	185b      	adds	r3, r3, r1
 8008170:	2120      	movs	r1, #32
 8008172:	7019      	strb	r1, [r3, #0]
 8008174:	0713      	lsls	r3, r2, #28
 8008176:	d504      	bpl.n	8008182 <_vfiprintf_r+0x116>
 8008178:	2353      	movs	r3, #83	; 0x53
 800817a:	a904      	add	r1, sp, #16
 800817c:	185b      	adds	r3, r3, r1
 800817e:	212b      	movs	r1, #43	; 0x2b
 8008180:	7019      	strb	r1, [r3, #0]
 8008182:	9b03      	ldr	r3, [sp, #12]
 8008184:	781b      	ldrb	r3, [r3, #0]
 8008186:	2b2a      	cmp	r3, #42	; 0x2a
 8008188:	d016      	beq.n	80081b8 <_vfiprintf_r+0x14c>
 800818a:	2100      	movs	r1, #0
 800818c:	68eb      	ldr	r3, [r5, #12]
 800818e:	9f03      	ldr	r7, [sp, #12]
 8008190:	783a      	ldrb	r2, [r7, #0]
 8008192:	1c78      	adds	r0, r7, #1
 8008194:	3a30      	subs	r2, #48	; 0x30
 8008196:	4684      	mov	ip, r0
 8008198:	2a09      	cmp	r2, #9
 800819a:	d94f      	bls.n	800823c <_vfiprintf_r+0x1d0>
 800819c:	2900      	cmp	r1, #0
 800819e:	d111      	bne.n	80081c4 <_vfiprintf_r+0x158>
 80081a0:	e017      	b.n	80081d2 <_vfiprintf_r+0x166>
 80081a2:	3701      	adds	r7, #1
 80081a4:	e7a9      	b.n	80080fa <_vfiprintf_r+0x8e>
 80081a6:	4b49      	ldr	r3, [pc, #292]	; (80082cc <_vfiprintf_r+0x260>)
 80081a8:	682a      	ldr	r2, [r5, #0]
 80081aa:	1ac0      	subs	r0, r0, r3
 80081ac:	2301      	movs	r3, #1
 80081ae:	4083      	lsls	r3, r0
 80081b0:	4313      	orrs	r3, r2
 80081b2:	602b      	str	r3, [r5, #0]
 80081b4:	9703      	str	r7, [sp, #12]
 80081b6:	e7cb      	b.n	8008150 <_vfiprintf_r+0xe4>
 80081b8:	9b07      	ldr	r3, [sp, #28]
 80081ba:	1d19      	adds	r1, r3, #4
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	9107      	str	r1, [sp, #28]
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	db01      	blt.n	80081c8 <_vfiprintf_r+0x15c>
 80081c4:	930b      	str	r3, [sp, #44]	; 0x2c
 80081c6:	e004      	b.n	80081d2 <_vfiprintf_r+0x166>
 80081c8:	425b      	negs	r3, r3
 80081ca:	60eb      	str	r3, [r5, #12]
 80081cc:	2302      	movs	r3, #2
 80081ce:	4313      	orrs	r3, r2
 80081d0:	602b      	str	r3, [r5, #0]
 80081d2:	783b      	ldrb	r3, [r7, #0]
 80081d4:	2b2e      	cmp	r3, #46	; 0x2e
 80081d6:	d10a      	bne.n	80081ee <_vfiprintf_r+0x182>
 80081d8:	787b      	ldrb	r3, [r7, #1]
 80081da:	2b2a      	cmp	r3, #42	; 0x2a
 80081dc:	d137      	bne.n	800824e <_vfiprintf_r+0x1e2>
 80081de:	9b07      	ldr	r3, [sp, #28]
 80081e0:	3702      	adds	r7, #2
 80081e2:	1d1a      	adds	r2, r3, #4
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	9207      	str	r2, [sp, #28]
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	db2d      	blt.n	8008248 <_vfiprintf_r+0x1dc>
 80081ec:	9309      	str	r3, [sp, #36]	; 0x24
 80081ee:	2203      	movs	r2, #3
 80081f0:	7839      	ldrb	r1, [r7, #0]
 80081f2:	4837      	ldr	r0, [pc, #220]	; (80082d0 <_vfiprintf_r+0x264>)
 80081f4:	f7ff f84e 	bl	8007294 <memchr>
 80081f8:	2800      	cmp	r0, #0
 80081fa:	d007      	beq.n	800820c <_vfiprintf_r+0x1a0>
 80081fc:	4b34      	ldr	r3, [pc, #208]	; (80082d0 <_vfiprintf_r+0x264>)
 80081fe:	682a      	ldr	r2, [r5, #0]
 8008200:	1ac0      	subs	r0, r0, r3
 8008202:	2340      	movs	r3, #64	; 0x40
 8008204:	4083      	lsls	r3, r0
 8008206:	4313      	orrs	r3, r2
 8008208:	3701      	adds	r7, #1
 800820a:	602b      	str	r3, [r5, #0]
 800820c:	7839      	ldrb	r1, [r7, #0]
 800820e:	1c7b      	adds	r3, r7, #1
 8008210:	2206      	movs	r2, #6
 8008212:	4830      	ldr	r0, [pc, #192]	; (80082d4 <_vfiprintf_r+0x268>)
 8008214:	9303      	str	r3, [sp, #12]
 8008216:	7629      	strb	r1, [r5, #24]
 8008218:	f7ff f83c 	bl	8007294 <memchr>
 800821c:	2800      	cmp	r0, #0
 800821e:	d045      	beq.n	80082ac <_vfiprintf_r+0x240>
 8008220:	4b2d      	ldr	r3, [pc, #180]	; (80082d8 <_vfiprintf_r+0x26c>)
 8008222:	2b00      	cmp	r3, #0
 8008224:	d127      	bne.n	8008276 <_vfiprintf_r+0x20a>
 8008226:	2207      	movs	r2, #7
 8008228:	9b07      	ldr	r3, [sp, #28]
 800822a:	3307      	adds	r3, #7
 800822c:	4393      	bics	r3, r2
 800822e:	3308      	adds	r3, #8
 8008230:	9307      	str	r3, [sp, #28]
 8008232:	696b      	ldr	r3, [r5, #20]
 8008234:	9a04      	ldr	r2, [sp, #16]
 8008236:	189b      	adds	r3, r3, r2
 8008238:	616b      	str	r3, [r5, #20]
 800823a:	e75d      	b.n	80080f8 <_vfiprintf_r+0x8c>
 800823c:	210a      	movs	r1, #10
 800823e:	434b      	muls	r3, r1
 8008240:	4667      	mov	r7, ip
 8008242:	189b      	adds	r3, r3, r2
 8008244:	3909      	subs	r1, #9
 8008246:	e7a3      	b.n	8008190 <_vfiprintf_r+0x124>
 8008248:	2301      	movs	r3, #1
 800824a:	425b      	negs	r3, r3
 800824c:	e7ce      	b.n	80081ec <_vfiprintf_r+0x180>
 800824e:	2300      	movs	r3, #0
 8008250:	001a      	movs	r2, r3
 8008252:	3701      	adds	r7, #1
 8008254:	606b      	str	r3, [r5, #4]
 8008256:	7839      	ldrb	r1, [r7, #0]
 8008258:	1c78      	adds	r0, r7, #1
 800825a:	3930      	subs	r1, #48	; 0x30
 800825c:	4684      	mov	ip, r0
 800825e:	2909      	cmp	r1, #9
 8008260:	d903      	bls.n	800826a <_vfiprintf_r+0x1fe>
 8008262:	2b00      	cmp	r3, #0
 8008264:	d0c3      	beq.n	80081ee <_vfiprintf_r+0x182>
 8008266:	9209      	str	r2, [sp, #36]	; 0x24
 8008268:	e7c1      	b.n	80081ee <_vfiprintf_r+0x182>
 800826a:	230a      	movs	r3, #10
 800826c:	435a      	muls	r2, r3
 800826e:	4667      	mov	r7, ip
 8008270:	1852      	adds	r2, r2, r1
 8008272:	3b09      	subs	r3, #9
 8008274:	e7ef      	b.n	8008256 <_vfiprintf_r+0x1ea>
 8008276:	ab07      	add	r3, sp, #28
 8008278:	9300      	str	r3, [sp, #0]
 800827a:	0022      	movs	r2, r4
 800827c:	0029      	movs	r1, r5
 800827e:	0030      	movs	r0, r6
 8008280:	4b16      	ldr	r3, [pc, #88]	; (80082dc <_vfiprintf_r+0x270>)
 8008282:	f7fd fd6f 	bl	8005d64 <_printf_float>
 8008286:	9004      	str	r0, [sp, #16]
 8008288:	9b04      	ldr	r3, [sp, #16]
 800828a:	3301      	adds	r3, #1
 800828c:	d1d1      	bne.n	8008232 <_vfiprintf_r+0x1c6>
 800828e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008290:	07db      	lsls	r3, r3, #31
 8008292:	d405      	bmi.n	80082a0 <_vfiprintf_r+0x234>
 8008294:	89a3      	ldrh	r3, [r4, #12]
 8008296:	059b      	lsls	r3, r3, #22
 8008298:	d402      	bmi.n	80082a0 <_vfiprintf_r+0x234>
 800829a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800829c:	f000 fad4 	bl	8008848 <__retarget_lock_release_recursive>
 80082a0:	89a3      	ldrh	r3, [r4, #12]
 80082a2:	065b      	lsls	r3, r3, #25
 80082a4:	d500      	bpl.n	80082a8 <_vfiprintf_r+0x23c>
 80082a6:	e70a      	b.n	80080be <_vfiprintf_r+0x52>
 80082a8:	980d      	ldr	r0, [sp, #52]	; 0x34
 80082aa:	e70a      	b.n	80080c2 <_vfiprintf_r+0x56>
 80082ac:	ab07      	add	r3, sp, #28
 80082ae:	9300      	str	r3, [sp, #0]
 80082b0:	0022      	movs	r2, r4
 80082b2:	0029      	movs	r1, r5
 80082b4:	0030      	movs	r0, r6
 80082b6:	4b09      	ldr	r3, [pc, #36]	; (80082dc <_vfiprintf_r+0x270>)
 80082b8:	f7fe f806 	bl	80062c8 <_printf_i>
 80082bc:	e7e3      	b.n	8008286 <_vfiprintf_r+0x21a>
 80082be:	46c0      	nop			; (mov r8, r8)
 80082c0:	0800907c 	.word	0x0800907c
 80082c4:	0800909c 	.word	0x0800909c
 80082c8:	0800905c 	.word	0x0800905c
 80082cc:	08008f04 	.word	0x08008f04
 80082d0:	08008f0a 	.word	0x08008f0a
 80082d4:	08008f0e 	.word	0x08008f0e
 80082d8:	08005d65 	.word	0x08005d65
 80082dc:	08008049 	.word	0x08008049

080082e0 <__swbuf_r>:
 80082e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082e2:	0005      	movs	r5, r0
 80082e4:	000e      	movs	r6, r1
 80082e6:	0014      	movs	r4, r2
 80082e8:	2800      	cmp	r0, #0
 80082ea:	d004      	beq.n	80082f6 <__swbuf_r+0x16>
 80082ec:	6983      	ldr	r3, [r0, #24]
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d101      	bne.n	80082f6 <__swbuf_r+0x16>
 80082f2:	f000 fa07 	bl	8008704 <__sinit>
 80082f6:	4b22      	ldr	r3, [pc, #136]	; (8008380 <__swbuf_r+0xa0>)
 80082f8:	429c      	cmp	r4, r3
 80082fa:	d12e      	bne.n	800835a <__swbuf_r+0x7a>
 80082fc:	686c      	ldr	r4, [r5, #4]
 80082fe:	69a3      	ldr	r3, [r4, #24]
 8008300:	60a3      	str	r3, [r4, #8]
 8008302:	89a3      	ldrh	r3, [r4, #12]
 8008304:	071b      	lsls	r3, r3, #28
 8008306:	d532      	bpl.n	800836e <__swbuf_r+0x8e>
 8008308:	6923      	ldr	r3, [r4, #16]
 800830a:	2b00      	cmp	r3, #0
 800830c:	d02f      	beq.n	800836e <__swbuf_r+0x8e>
 800830e:	6823      	ldr	r3, [r4, #0]
 8008310:	6922      	ldr	r2, [r4, #16]
 8008312:	b2f7      	uxtb	r7, r6
 8008314:	1a98      	subs	r0, r3, r2
 8008316:	6963      	ldr	r3, [r4, #20]
 8008318:	b2f6      	uxtb	r6, r6
 800831a:	4283      	cmp	r3, r0
 800831c:	dc05      	bgt.n	800832a <__swbuf_r+0x4a>
 800831e:	0021      	movs	r1, r4
 8008320:	0028      	movs	r0, r5
 8008322:	f000 f94d 	bl	80085c0 <_fflush_r>
 8008326:	2800      	cmp	r0, #0
 8008328:	d127      	bne.n	800837a <__swbuf_r+0x9a>
 800832a:	68a3      	ldr	r3, [r4, #8]
 800832c:	3001      	adds	r0, #1
 800832e:	3b01      	subs	r3, #1
 8008330:	60a3      	str	r3, [r4, #8]
 8008332:	6823      	ldr	r3, [r4, #0]
 8008334:	1c5a      	adds	r2, r3, #1
 8008336:	6022      	str	r2, [r4, #0]
 8008338:	701f      	strb	r7, [r3, #0]
 800833a:	6963      	ldr	r3, [r4, #20]
 800833c:	4283      	cmp	r3, r0
 800833e:	d004      	beq.n	800834a <__swbuf_r+0x6a>
 8008340:	89a3      	ldrh	r3, [r4, #12]
 8008342:	07db      	lsls	r3, r3, #31
 8008344:	d507      	bpl.n	8008356 <__swbuf_r+0x76>
 8008346:	2e0a      	cmp	r6, #10
 8008348:	d105      	bne.n	8008356 <__swbuf_r+0x76>
 800834a:	0021      	movs	r1, r4
 800834c:	0028      	movs	r0, r5
 800834e:	f000 f937 	bl	80085c0 <_fflush_r>
 8008352:	2800      	cmp	r0, #0
 8008354:	d111      	bne.n	800837a <__swbuf_r+0x9a>
 8008356:	0030      	movs	r0, r6
 8008358:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800835a:	4b0a      	ldr	r3, [pc, #40]	; (8008384 <__swbuf_r+0xa4>)
 800835c:	429c      	cmp	r4, r3
 800835e:	d101      	bne.n	8008364 <__swbuf_r+0x84>
 8008360:	68ac      	ldr	r4, [r5, #8]
 8008362:	e7cc      	b.n	80082fe <__swbuf_r+0x1e>
 8008364:	4b08      	ldr	r3, [pc, #32]	; (8008388 <__swbuf_r+0xa8>)
 8008366:	429c      	cmp	r4, r3
 8008368:	d1c9      	bne.n	80082fe <__swbuf_r+0x1e>
 800836a:	68ec      	ldr	r4, [r5, #12]
 800836c:	e7c7      	b.n	80082fe <__swbuf_r+0x1e>
 800836e:	0021      	movs	r1, r4
 8008370:	0028      	movs	r0, r5
 8008372:	f000 f819 	bl	80083a8 <__swsetup_r>
 8008376:	2800      	cmp	r0, #0
 8008378:	d0c9      	beq.n	800830e <__swbuf_r+0x2e>
 800837a:	2601      	movs	r6, #1
 800837c:	4276      	negs	r6, r6
 800837e:	e7ea      	b.n	8008356 <__swbuf_r+0x76>
 8008380:	0800907c 	.word	0x0800907c
 8008384:	0800909c 	.word	0x0800909c
 8008388:	0800905c 	.word	0x0800905c

0800838c <__ascii_wctomb>:
 800838c:	0003      	movs	r3, r0
 800838e:	1e08      	subs	r0, r1, #0
 8008390:	d005      	beq.n	800839e <__ascii_wctomb+0x12>
 8008392:	2aff      	cmp	r2, #255	; 0xff
 8008394:	d904      	bls.n	80083a0 <__ascii_wctomb+0x14>
 8008396:	228a      	movs	r2, #138	; 0x8a
 8008398:	2001      	movs	r0, #1
 800839a:	601a      	str	r2, [r3, #0]
 800839c:	4240      	negs	r0, r0
 800839e:	4770      	bx	lr
 80083a0:	2001      	movs	r0, #1
 80083a2:	700a      	strb	r2, [r1, #0]
 80083a4:	e7fb      	b.n	800839e <__ascii_wctomb+0x12>
	...

080083a8 <__swsetup_r>:
 80083a8:	4b37      	ldr	r3, [pc, #220]	; (8008488 <__swsetup_r+0xe0>)
 80083aa:	b570      	push	{r4, r5, r6, lr}
 80083ac:	681d      	ldr	r5, [r3, #0]
 80083ae:	0006      	movs	r6, r0
 80083b0:	000c      	movs	r4, r1
 80083b2:	2d00      	cmp	r5, #0
 80083b4:	d005      	beq.n	80083c2 <__swsetup_r+0x1a>
 80083b6:	69ab      	ldr	r3, [r5, #24]
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d102      	bne.n	80083c2 <__swsetup_r+0x1a>
 80083bc:	0028      	movs	r0, r5
 80083be:	f000 f9a1 	bl	8008704 <__sinit>
 80083c2:	4b32      	ldr	r3, [pc, #200]	; (800848c <__swsetup_r+0xe4>)
 80083c4:	429c      	cmp	r4, r3
 80083c6:	d10f      	bne.n	80083e8 <__swsetup_r+0x40>
 80083c8:	686c      	ldr	r4, [r5, #4]
 80083ca:	230c      	movs	r3, #12
 80083cc:	5ee2      	ldrsh	r2, [r4, r3]
 80083ce:	b293      	uxth	r3, r2
 80083d0:	0711      	lsls	r1, r2, #28
 80083d2:	d42d      	bmi.n	8008430 <__swsetup_r+0x88>
 80083d4:	06d9      	lsls	r1, r3, #27
 80083d6:	d411      	bmi.n	80083fc <__swsetup_r+0x54>
 80083d8:	2309      	movs	r3, #9
 80083da:	2001      	movs	r0, #1
 80083dc:	6033      	str	r3, [r6, #0]
 80083de:	3337      	adds	r3, #55	; 0x37
 80083e0:	4313      	orrs	r3, r2
 80083e2:	81a3      	strh	r3, [r4, #12]
 80083e4:	4240      	negs	r0, r0
 80083e6:	bd70      	pop	{r4, r5, r6, pc}
 80083e8:	4b29      	ldr	r3, [pc, #164]	; (8008490 <__swsetup_r+0xe8>)
 80083ea:	429c      	cmp	r4, r3
 80083ec:	d101      	bne.n	80083f2 <__swsetup_r+0x4a>
 80083ee:	68ac      	ldr	r4, [r5, #8]
 80083f0:	e7eb      	b.n	80083ca <__swsetup_r+0x22>
 80083f2:	4b28      	ldr	r3, [pc, #160]	; (8008494 <__swsetup_r+0xec>)
 80083f4:	429c      	cmp	r4, r3
 80083f6:	d1e8      	bne.n	80083ca <__swsetup_r+0x22>
 80083f8:	68ec      	ldr	r4, [r5, #12]
 80083fa:	e7e6      	b.n	80083ca <__swsetup_r+0x22>
 80083fc:	075b      	lsls	r3, r3, #29
 80083fe:	d513      	bpl.n	8008428 <__swsetup_r+0x80>
 8008400:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008402:	2900      	cmp	r1, #0
 8008404:	d008      	beq.n	8008418 <__swsetup_r+0x70>
 8008406:	0023      	movs	r3, r4
 8008408:	3344      	adds	r3, #68	; 0x44
 800840a:	4299      	cmp	r1, r3
 800840c:	d002      	beq.n	8008414 <__swsetup_r+0x6c>
 800840e:	0030      	movs	r0, r6
 8008410:	f7ff fb1c 	bl	8007a4c <_free_r>
 8008414:	2300      	movs	r3, #0
 8008416:	6363      	str	r3, [r4, #52]	; 0x34
 8008418:	2224      	movs	r2, #36	; 0x24
 800841a:	89a3      	ldrh	r3, [r4, #12]
 800841c:	4393      	bics	r3, r2
 800841e:	81a3      	strh	r3, [r4, #12]
 8008420:	2300      	movs	r3, #0
 8008422:	6063      	str	r3, [r4, #4]
 8008424:	6923      	ldr	r3, [r4, #16]
 8008426:	6023      	str	r3, [r4, #0]
 8008428:	2308      	movs	r3, #8
 800842a:	89a2      	ldrh	r2, [r4, #12]
 800842c:	4313      	orrs	r3, r2
 800842e:	81a3      	strh	r3, [r4, #12]
 8008430:	6923      	ldr	r3, [r4, #16]
 8008432:	2b00      	cmp	r3, #0
 8008434:	d10b      	bne.n	800844e <__swsetup_r+0xa6>
 8008436:	21a0      	movs	r1, #160	; 0xa0
 8008438:	2280      	movs	r2, #128	; 0x80
 800843a:	89a3      	ldrh	r3, [r4, #12]
 800843c:	0089      	lsls	r1, r1, #2
 800843e:	0092      	lsls	r2, r2, #2
 8008440:	400b      	ands	r3, r1
 8008442:	4293      	cmp	r3, r2
 8008444:	d003      	beq.n	800844e <__swsetup_r+0xa6>
 8008446:	0021      	movs	r1, r4
 8008448:	0030      	movs	r0, r6
 800844a:	f000 fa27 	bl	800889c <__smakebuf_r>
 800844e:	220c      	movs	r2, #12
 8008450:	5ea3      	ldrsh	r3, [r4, r2]
 8008452:	2001      	movs	r0, #1
 8008454:	001a      	movs	r2, r3
 8008456:	b299      	uxth	r1, r3
 8008458:	4002      	ands	r2, r0
 800845a:	4203      	tst	r3, r0
 800845c:	d00f      	beq.n	800847e <__swsetup_r+0xd6>
 800845e:	2200      	movs	r2, #0
 8008460:	60a2      	str	r2, [r4, #8]
 8008462:	6962      	ldr	r2, [r4, #20]
 8008464:	4252      	negs	r2, r2
 8008466:	61a2      	str	r2, [r4, #24]
 8008468:	2000      	movs	r0, #0
 800846a:	6922      	ldr	r2, [r4, #16]
 800846c:	4282      	cmp	r2, r0
 800846e:	d1ba      	bne.n	80083e6 <__swsetup_r+0x3e>
 8008470:	060a      	lsls	r2, r1, #24
 8008472:	d5b8      	bpl.n	80083e6 <__swsetup_r+0x3e>
 8008474:	2240      	movs	r2, #64	; 0x40
 8008476:	4313      	orrs	r3, r2
 8008478:	81a3      	strh	r3, [r4, #12]
 800847a:	3801      	subs	r0, #1
 800847c:	e7b3      	b.n	80083e6 <__swsetup_r+0x3e>
 800847e:	0788      	lsls	r0, r1, #30
 8008480:	d400      	bmi.n	8008484 <__swsetup_r+0xdc>
 8008482:	6962      	ldr	r2, [r4, #20]
 8008484:	60a2      	str	r2, [r4, #8]
 8008486:	e7ef      	b.n	8008468 <__swsetup_r+0xc0>
 8008488:	2000000c 	.word	0x2000000c
 800848c:	0800907c 	.word	0x0800907c
 8008490:	0800909c 	.word	0x0800909c
 8008494:	0800905c 	.word	0x0800905c

08008498 <abort>:
 8008498:	2006      	movs	r0, #6
 800849a:	b510      	push	{r4, lr}
 800849c:	f000 fa74 	bl	8008988 <raise>
 80084a0:	2001      	movs	r0, #1
 80084a2:	f7fa fa7a 	bl	800299a <_exit>
	...

080084a8 <__sflush_r>:
 80084a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80084aa:	898b      	ldrh	r3, [r1, #12]
 80084ac:	0005      	movs	r5, r0
 80084ae:	000c      	movs	r4, r1
 80084b0:	071a      	lsls	r2, r3, #28
 80084b2:	d45f      	bmi.n	8008574 <__sflush_r+0xcc>
 80084b4:	684a      	ldr	r2, [r1, #4]
 80084b6:	2a00      	cmp	r2, #0
 80084b8:	dc04      	bgt.n	80084c4 <__sflush_r+0x1c>
 80084ba:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 80084bc:	2a00      	cmp	r2, #0
 80084be:	dc01      	bgt.n	80084c4 <__sflush_r+0x1c>
 80084c0:	2000      	movs	r0, #0
 80084c2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80084c4:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80084c6:	2f00      	cmp	r7, #0
 80084c8:	d0fa      	beq.n	80084c0 <__sflush_r+0x18>
 80084ca:	2200      	movs	r2, #0
 80084cc:	2180      	movs	r1, #128	; 0x80
 80084ce:	682e      	ldr	r6, [r5, #0]
 80084d0:	602a      	str	r2, [r5, #0]
 80084d2:	001a      	movs	r2, r3
 80084d4:	0149      	lsls	r1, r1, #5
 80084d6:	400a      	ands	r2, r1
 80084d8:	420b      	tst	r3, r1
 80084da:	d034      	beq.n	8008546 <__sflush_r+0x9e>
 80084dc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80084de:	89a3      	ldrh	r3, [r4, #12]
 80084e0:	075b      	lsls	r3, r3, #29
 80084e2:	d506      	bpl.n	80084f2 <__sflush_r+0x4a>
 80084e4:	6863      	ldr	r3, [r4, #4]
 80084e6:	1ac0      	subs	r0, r0, r3
 80084e8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d001      	beq.n	80084f2 <__sflush_r+0x4a>
 80084ee:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80084f0:	1ac0      	subs	r0, r0, r3
 80084f2:	0002      	movs	r2, r0
 80084f4:	6a21      	ldr	r1, [r4, #32]
 80084f6:	2300      	movs	r3, #0
 80084f8:	0028      	movs	r0, r5
 80084fa:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80084fc:	47b8      	blx	r7
 80084fe:	89a1      	ldrh	r1, [r4, #12]
 8008500:	1c43      	adds	r3, r0, #1
 8008502:	d106      	bne.n	8008512 <__sflush_r+0x6a>
 8008504:	682b      	ldr	r3, [r5, #0]
 8008506:	2b1d      	cmp	r3, #29
 8008508:	d831      	bhi.n	800856e <__sflush_r+0xc6>
 800850a:	4a2c      	ldr	r2, [pc, #176]	; (80085bc <__sflush_r+0x114>)
 800850c:	40da      	lsrs	r2, r3
 800850e:	07d3      	lsls	r3, r2, #31
 8008510:	d52d      	bpl.n	800856e <__sflush_r+0xc6>
 8008512:	2300      	movs	r3, #0
 8008514:	6063      	str	r3, [r4, #4]
 8008516:	6923      	ldr	r3, [r4, #16]
 8008518:	6023      	str	r3, [r4, #0]
 800851a:	04cb      	lsls	r3, r1, #19
 800851c:	d505      	bpl.n	800852a <__sflush_r+0x82>
 800851e:	1c43      	adds	r3, r0, #1
 8008520:	d102      	bne.n	8008528 <__sflush_r+0x80>
 8008522:	682b      	ldr	r3, [r5, #0]
 8008524:	2b00      	cmp	r3, #0
 8008526:	d100      	bne.n	800852a <__sflush_r+0x82>
 8008528:	6560      	str	r0, [r4, #84]	; 0x54
 800852a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800852c:	602e      	str	r6, [r5, #0]
 800852e:	2900      	cmp	r1, #0
 8008530:	d0c6      	beq.n	80084c0 <__sflush_r+0x18>
 8008532:	0023      	movs	r3, r4
 8008534:	3344      	adds	r3, #68	; 0x44
 8008536:	4299      	cmp	r1, r3
 8008538:	d002      	beq.n	8008540 <__sflush_r+0x98>
 800853a:	0028      	movs	r0, r5
 800853c:	f7ff fa86 	bl	8007a4c <_free_r>
 8008540:	2000      	movs	r0, #0
 8008542:	6360      	str	r0, [r4, #52]	; 0x34
 8008544:	e7bd      	b.n	80084c2 <__sflush_r+0x1a>
 8008546:	2301      	movs	r3, #1
 8008548:	0028      	movs	r0, r5
 800854a:	6a21      	ldr	r1, [r4, #32]
 800854c:	47b8      	blx	r7
 800854e:	1c43      	adds	r3, r0, #1
 8008550:	d1c5      	bne.n	80084de <__sflush_r+0x36>
 8008552:	682b      	ldr	r3, [r5, #0]
 8008554:	2b00      	cmp	r3, #0
 8008556:	d0c2      	beq.n	80084de <__sflush_r+0x36>
 8008558:	2b1d      	cmp	r3, #29
 800855a:	d001      	beq.n	8008560 <__sflush_r+0xb8>
 800855c:	2b16      	cmp	r3, #22
 800855e:	d101      	bne.n	8008564 <__sflush_r+0xbc>
 8008560:	602e      	str	r6, [r5, #0]
 8008562:	e7ad      	b.n	80084c0 <__sflush_r+0x18>
 8008564:	2340      	movs	r3, #64	; 0x40
 8008566:	89a2      	ldrh	r2, [r4, #12]
 8008568:	4313      	orrs	r3, r2
 800856a:	81a3      	strh	r3, [r4, #12]
 800856c:	e7a9      	b.n	80084c2 <__sflush_r+0x1a>
 800856e:	2340      	movs	r3, #64	; 0x40
 8008570:	430b      	orrs	r3, r1
 8008572:	e7fa      	b.n	800856a <__sflush_r+0xc2>
 8008574:	690f      	ldr	r7, [r1, #16]
 8008576:	2f00      	cmp	r7, #0
 8008578:	d0a2      	beq.n	80084c0 <__sflush_r+0x18>
 800857a:	680a      	ldr	r2, [r1, #0]
 800857c:	600f      	str	r7, [r1, #0]
 800857e:	1bd2      	subs	r2, r2, r7
 8008580:	9201      	str	r2, [sp, #4]
 8008582:	2200      	movs	r2, #0
 8008584:	079b      	lsls	r3, r3, #30
 8008586:	d100      	bne.n	800858a <__sflush_r+0xe2>
 8008588:	694a      	ldr	r2, [r1, #20]
 800858a:	60a2      	str	r2, [r4, #8]
 800858c:	9b01      	ldr	r3, [sp, #4]
 800858e:	2b00      	cmp	r3, #0
 8008590:	dc00      	bgt.n	8008594 <__sflush_r+0xec>
 8008592:	e795      	b.n	80084c0 <__sflush_r+0x18>
 8008594:	003a      	movs	r2, r7
 8008596:	0028      	movs	r0, r5
 8008598:	9b01      	ldr	r3, [sp, #4]
 800859a:	6a21      	ldr	r1, [r4, #32]
 800859c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800859e:	47b0      	blx	r6
 80085a0:	2800      	cmp	r0, #0
 80085a2:	dc06      	bgt.n	80085b2 <__sflush_r+0x10a>
 80085a4:	2340      	movs	r3, #64	; 0x40
 80085a6:	2001      	movs	r0, #1
 80085a8:	89a2      	ldrh	r2, [r4, #12]
 80085aa:	4240      	negs	r0, r0
 80085ac:	4313      	orrs	r3, r2
 80085ae:	81a3      	strh	r3, [r4, #12]
 80085b0:	e787      	b.n	80084c2 <__sflush_r+0x1a>
 80085b2:	9b01      	ldr	r3, [sp, #4]
 80085b4:	183f      	adds	r7, r7, r0
 80085b6:	1a1b      	subs	r3, r3, r0
 80085b8:	9301      	str	r3, [sp, #4]
 80085ba:	e7e7      	b.n	800858c <__sflush_r+0xe4>
 80085bc:	20400001 	.word	0x20400001

080085c0 <_fflush_r>:
 80085c0:	690b      	ldr	r3, [r1, #16]
 80085c2:	b570      	push	{r4, r5, r6, lr}
 80085c4:	0005      	movs	r5, r0
 80085c6:	000c      	movs	r4, r1
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d102      	bne.n	80085d2 <_fflush_r+0x12>
 80085cc:	2500      	movs	r5, #0
 80085ce:	0028      	movs	r0, r5
 80085d0:	bd70      	pop	{r4, r5, r6, pc}
 80085d2:	2800      	cmp	r0, #0
 80085d4:	d004      	beq.n	80085e0 <_fflush_r+0x20>
 80085d6:	6983      	ldr	r3, [r0, #24]
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d101      	bne.n	80085e0 <_fflush_r+0x20>
 80085dc:	f000 f892 	bl	8008704 <__sinit>
 80085e0:	4b14      	ldr	r3, [pc, #80]	; (8008634 <_fflush_r+0x74>)
 80085e2:	429c      	cmp	r4, r3
 80085e4:	d11b      	bne.n	800861e <_fflush_r+0x5e>
 80085e6:	686c      	ldr	r4, [r5, #4]
 80085e8:	220c      	movs	r2, #12
 80085ea:	5ea3      	ldrsh	r3, [r4, r2]
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d0ed      	beq.n	80085cc <_fflush_r+0xc>
 80085f0:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80085f2:	07d2      	lsls	r2, r2, #31
 80085f4:	d404      	bmi.n	8008600 <_fflush_r+0x40>
 80085f6:	059b      	lsls	r3, r3, #22
 80085f8:	d402      	bmi.n	8008600 <_fflush_r+0x40>
 80085fa:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80085fc:	f000 f923 	bl	8008846 <__retarget_lock_acquire_recursive>
 8008600:	0028      	movs	r0, r5
 8008602:	0021      	movs	r1, r4
 8008604:	f7ff ff50 	bl	80084a8 <__sflush_r>
 8008608:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800860a:	0005      	movs	r5, r0
 800860c:	07db      	lsls	r3, r3, #31
 800860e:	d4de      	bmi.n	80085ce <_fflush_r+0xe>
 8008610:	89a3      	ldrh	r3, [r4, #12]
 8008612:	059b      	lsls	r3, r3, #22
 8008614:	d4db      	bmi.n	80085ce <_fflush_r+0xe>
 8008616:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008618:	f000 f916 	bl	8008848 <__retarget_lock_release_recursive>
 800861c:	e7d7      	b.n	80085ce <_fflush_r+0xe>
 800861e:	4b06      	ldr	r3, [pc, #24]	; (8008638 <_fflush_r+0x78>)
 8008620:	429c      	cmp	r4, r3
 8008622:	d101      	bne.n	8008628 <_fflush_r+0x68>
 8008624:	68ac      	ldr	r4, [r5, #8]
 8008626:	e7df      	b.n	80085e8 <_fflush_r+0x28>
 8008628:	4b04      	ldr	r3, [pc, #16]	; (800863c <_fflush_r+0x7c>)
 800862a:	429c      	cmp	r4, r3
 800862c:	d1dc      	bne.n	80085e8 <_fflush_r+0x28>
 800862e:	68ec      	ldr	r4, [r5, #12]
 8008630:	e7da      	b.n	80085e8 <_fflush_r+0x28>
 8008632:	46c0      	nop			; (mov r8, r8)
 8008634:	0800907c 	.word	0x0800907c
 8008638:	0800909c 	.word	0x0800909c
 800863c:	0800905c 	.word	0x0800905c

08008640 <std>:
 8008640:	2300      	movs	r3, #0
 8008642:	b510      	push	{r4, lr}
 8008644:	0004      	movs	r4, r0
 8008646:	6003      	str	r3, [r0, #0]
 8008648:	6043      	str	r3, [r0, #4]
 800864a:	6083      	str	r3, [r0, #8]
 800864c:	8181      	strh	r1, [r0, #12]
 800864e:	6643      	str	r3, [r0, #100]	; 0x64
 8008650:	0019      	movs	r1, r3
 8008652:	81c2      	strh	r2, [r0, #14]
 8008654:	6103      	str	r3, [r0, #16]
 8008656:	6143      	str	r3, [r0, #20]
 8008658:	6183      	str	r3, [r0, #24]
 800865a:	2208      	movs	r2, #8
 800865c:	305c      	adds	r0, #92	; 0x5c
 800865e:	f7fd facf 	bl	8005c00 <memset>
 8008662:	4b05      	ldr	r3, [pc, #20]	; (8008678 <std+0x38>)
 8008664:	6224      	str	r4, [r4, #32]
 8008666:	6263      	str	r3, [r4, #36]	; 0x24
 8008668:	4b04      	ldr	r3, [pc, #16]	; (800867c <std+0x3c>)
 800866a:	62a3      	str	r3, [r4, #40]	; 0x28
 800866c:	4b04      	ldr	r3, [pc, #16]	; (8008680 <std+0x40>)
 800866e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008670:	4b04      	ldr	r3, [pc, #16]	; (8008684 <std+0x44>)
 8008672:	6323      	str	r3, [r4, #48]	; 0x30
 8008674:	bd10      	pop	{r4, pc}
 8008676:	46c0      	nop			; (mov r8, r8)
 8008678:	080089c9 	.word	0x080089c9
 800867c:	080089f1 	.word	0x080089f1
 8008680:	08008a29 	.word	0x08008a29
 8008684:	08008a55 	.word	0x08008a55

08008688 <_cleanup_r>:
 8008688:	b510      	push	{r4, lr}
 800868a:	4902      	ldr	r1, [pc, #8]	; (8008694 <_cleanup_r+0xc>)
 800868c:	f000 f8ba 	bl	8008804 <_fwalk_reent>
 8008690:	bd10      	pop	{r4, pc}
 8008692:	46c0      	nop			; (mov r8, r8)
 8008694:	080085c1 	.word	0x080085c1

08008698 <__sfmoreglue>:
 8008698:	b570      	push	{r4, r5, r6, lr}
 800869a:	2568      	movs	r5, #104	; 0x68
 800869c:	1e4a      	subs	r2, r1, #1
 800869e:	4355      	muls	r5, r2
 80086a0:	000e      	movs	r6, r1
 80086a2:	0029      	movs	r1, r5
 80086a4:	3174      	adds	r1, #116	; 0x74
 80086a6:	f7ff fa3d 	bl	8007b24 <_malloc_r>
 80086aa:	1e04      	subs	r4, r0, #0
 80086ac:	d008      	beq.n	80086c0 <__sfmoreglue+0x28>
 80086ae:	2100      	movs	r1, #0
 80086b0:	002a      	movs	r2, r5
 80086b2:	6001      	str	r1, [r0, #0]
 80086b4:	6046      	str	r6, [r0, #4]
 80086b6:	300c      	adds	r0, #12
 80086b8:	60a0      	str	r0, [r4, #8]
 80086ba:	3268      	adds	r2, #104	; 0x68
 80086bc:	f7fd faa0 	bl	8005c00 <memset>
 80086c0:	0020      	movs	r0, r4
 80086c2:	bd70      	pop	{r4, r5, r6, pc}

080086c4 <__sfp_lock_acquire>:
 80086c4:	b510      	push	{r4, lr}
 80086c6:	4802      	ldr	r0, [pc, #8]	; (80086d0 <__sfp_lock_acquire+0xc>)
 80086c8:	f000 f8bd 	bl	8008846 <__retarget_lock_acquire_recursive>
 80086cc:	bd10      	pop	{r4, pc}
 80086ce:	46c0      	nop			; (mov r8, r8)
 80086d0:	20000351 	.word	0x20000351

080086d4 <__sfp_lock_release>:
 80086d4:	b510      	push	{r4, lr}
 80086d6:	4802      	ldr	r0, [pc, #8]	; (80086e0 <__sfp_lock_release+0xc>)
 80086d8:	f000 f8b6 	bl	8008848 <__retarget_lock_release_recursive>
 80086dc:	bd10      	pop	{r4, pc}
 80086de:	46c0      	nop			; (mov r8, r8)
 80086e0:	20000351 	.word	0x20000351

080086e4 <__sinit_lock_acquire>:
 80086e4:	b510      	push	{r4, lr}
 80086e6:	4802      	ldr	r0, [pc, #8]	; (80086f0 <__sinit_lock_acquire+0xc>)
 80086e8:	f000 f8ad 	bl	8008846 <__retarget_lock_acquire_recursive>
 80086ec:	bd10      	pop	{r4, pc}
 80086ee:	46c0      	nop			; (mov r8, r8)
 80086f0:	20000352 	.word	0x20000352

080086f4 <__sinit_lock_release>:
 80086f4:	b510      	push	{r4, lr}
 80086f6:	4802      	ldr	r0, [pc, #8]	; (8008700 <__sinit_lock_release+0xc>)
 80086f8:	f000 f8a6 	bl	8008848 <__retarget_lock_release_recursive>
 80086fc:	bd10      	pop	{r4, pc}
 80086fe:	46c0      	nop			; (mov r8, r8)
 8008700:	20000352 	.word	0x20000352

08008704 <__sinit>:
 8008704:	b513      	push	{r0, r1, r4, lr}
 8008706:	0004      	movs	r4, r0
 8008708:	f7ff ffec 	bl	80086e4 <__sinit_lock_acquire>
 800870c:	69a3      	ldr	r3, [r4, #24]
 800870e:	2b00      	cmp	r3, #0
 8008710:	d002      	beq.n	8008718 <__sinit+0x14>
 8008712:	f7ff ffef 	bl	80086f4 <__sinit_lock_release>
 8008716:	bd13      	pop	{r0, r1, r4, pc}
 8008718:	64a3      	str	r3, [r4, #72]	; 0x48
 800871a:	64e3      	str	r3, [r4, #76]	; 0x4c
 800871c:	6523      	str	r3, [r4, #80]	; 0x50
 800871e:	4b13      	ldr	r3, [pc, #76]	; (800876c <__sinit+0x68>)
 8008720:	4a13      	ldr	r2, [pc, #76]	; (8008770 <__sinit+0x6c>)
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	62a2      	str	r2, [r4, #40]	; 0x28
 8008726:	9301      	str	r3, [sp, #4]
 8008728:	42a3      	cmp	r3, r4
 800872a:	d101      	bne.n	8008730 <__sinit+0x2c>
 800872c:	2301      	movs	r3, #1
 800872e:	61a3      	str	r3, [r4, #24]
 8008730:	0020      	movs	r0, r4
 8008732:	f000 f81f 	bl	8008774 <__sfp>
 8008736:	6060      	str	r0, [r4, #4]
 8008738:	0020      	movs	r0, r4
 800873a:	f000 f81b 	bl	8008774 <__sfp>
 800873e:	60a0      	str	r0, [r4, #8]
 8008740:	0020      	movs	r0, r4
 8008742:	f000 f817 	bl	8008774 <__sfp>
 8008746:	2200      	movs	r2, #0
 8008748:	2104      	movs	r1, #4
 800874a:	60e0      	str	r0, [r4, #12]
 800874c:	6860      	ldr	r0, [r4, #4]
 800874e:	f7ff ff77 	bl	8008640 <std>
 8008752:	2201      	movs	r2, #1
 8008754:	2109      	movs	r1, #9
 8008756:	68a0      	ldr	r0, [r4, #8]
 8008758:	f7ff ff72 	bl	8008640 <std>
 800875c:	2202      	movs	r2, #2
 800875e:	2112      	movs	r1, #18
 8008760:	68e0      	ldr	r0, [r4, #12]
 8008762:	f7ff ff6d 	bl	8008640 <std>
 8008766:	2301      	movs	r3, #1
 8008768:	61a3      	str	r3, [r4, #24]
 800876a:	e7d2      	b.n	8008712 <__sinit+0xe>
 800876c:	08008ce0 	.word	0x08008ce0
 8008770:	08008689 	.word	0x08008689

08008774 <__sfp>:
 8008774:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008776:	0007      	movs	r7, r0
 8008778:	f7ff ffa4 	bl	80086c4 <__sfp_lock_acquire>
 800877c:	4b1f      	ldr	r3, [pc, #124]	; (80087fc <__sfp+0x88>)
 800877e:	681e      	ldr	r6, [r3, #0]
 8008780:	69b3      	ldr	r3, [r6, #24]
 8008782:	2b00      	cmp	r3, #0
 8008784:	d102      	bne.n	800878c <__sfp+0x18>
 8008786:	0030      	movs	r0, r6
 8008788:	f7ff ffbc 	bl	8008704 <__sinit>
 800878c:	3648      	adds	r6, #72	; 0x48
 800878e:	68b4      	ldr	r4, [r6, #8]
 8008790:	6873      	ldr	r3, [r6, #4]
 8008792:	3b01      	subs	r3, #1
 8008794:	d504      	bpl.n	80087a0 <__sfp+0x2c>
 8008796:	6833      	ldr	r3, [r6, #0]
 8008798:	2b00      	cmp	r3, #0
 800879a:	d022      	beq.n	80087e2 <__sfp+0x6e>
 800879c:	6836      	ldr	r6, [r6, #0]
 800879e:	e7f6      	b.n	800878e <__sfp+0x1a>
 80087a0:	220c      	movs	r2, #12
 80087a2:	5ea5      	ldrsh	r5, [r4, r2]
 80087a4:	2d00      	cmp	r5, #0
 80087a6:	d11a      	bne.n	80087de <__sfp+0x6a>
 80087a8:	0020      	movs	r0, r4
 80087aa:	4b15      	ldr	r3, [pc, #84]	; (8008800 <__sfp+0x8c>)
 80087ac:	3058      	adds	r0, #88	; 0x58
 80087ae:	60e3      	str	r3, [r4, #12]
 80087b0:	6665      	str	r5, [r4, #100]	; 0x64
 80087b2:	f000 f847 	bl	8008844 <__retarget_lock_init_recursive>
 80087b6:	f7ff ff8d 	bl	80086d4 <__sfp_lock_release>
 80087ba:	0020      	movs	r0, r4
 80087bc:	2208      	movs	r2, #8
 80087be:	0029      	movs	r1, r5
 80087c0:	6025      	str	r5, [r4, #0]
 80087c2:	60a5      	str	r5, [r4, #8]
 80087c4:	6065      	str	r5, [r4, #4]
 80087c6:	6125      	str	r5, [r4, #16]
 80087c8:	6165      	str	r5, [r4, #20]
 80087ca:	61a5      	str	r5, [r4, #24]
 80087cc:	305c      	adds	r0, #92	; 0x5c
 80087ce:	f7fd fa17 	bl	8005c00 <memset>
 80087d2:	6365      	str	r5, [r4, #52]	; 0x34
 80087d4:	63a5      	str	r5, [r4, #56]	; 0x38
 80087d6:	64a5      	str	r5, [r4, #72]	; 0x48
 80087d8:	64e5      	str	r5, [r4, #76]	; 0x4c
 80087da:	0020      	movs	r0, r4
 80087dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80087de:	3468      	adds	r4, #104	; 0x68
 80087e0:	e7d7      	b.n	8008792 <__sfp+0x1e>
 80087e2:	2104      	movs	r1, #4
 80087e4:	0038      	movs	r0, r7
 80087e6:	f7ff ff57 	bl	8008698 <__sfmoreglue>
 80087ea:	1e04      	subs	r4, r0, #0
 80087ec:	6030      	str	r0, [r6, #0]
 80087ee:	d1d5      	bne.n	800879c <__sfp+0x28>
 80087f0:	f7ff ff70 	bl	80086d4 <__sfp_lock_release>
 80087f4:	230c      	movs	r3, #12
 80087f6:	603b      	str	r3, [r7, #0]
 80087f8:	e7ef      	b.n	80087da <__sfp+0x66>
 80087fa:	46c0      	nop			; (mov r8, r8)
 80087fc:	08008ce0 	.word	0x08008ce0
 8008800:	ffff0001 	.word	0xffff0001

08008804 <_fwalk_reent>:
 8008804:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008806:	0004      	movs	r4, r0
 8008808:	0006      	movs	r6, r0
 800880a:	2700      	movs	r7, #0
 800880c:	9101      	str	r1, [sp, #4]
 800880e:	3448      	adds	r4, #72	; 0x48
 8008810:	6863      	ldr	r3, [r4, #4]
 8008812:	68a5      	ldr	r5, [r4, #8]
 8008814:	9300      	str	r3, [sp, #0]
 8008816:	9b00      	ldr	r3, [sp, #0]
 8008818:	3b01      	subs	r3, #1
 800881a:	9300      	str	r3, [sp, #0]
 800881c:	d504      	bpl.n	8008828 <_fwalk_reent+0x24>
 800881e:	6824      	ldr	r4, [r4, #0]
 8008820:	2c00      	cmp	r4, #0
 8008822:	d1f5      	bne.n	8008810 <_fwalk_reent+0xc>
 8008824:	0038      	movs	r0, r7
 8008826:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008828:	89ab      	ldrh	r3, [r5, #12]
 800882a:	2b01      	cmp	r3, #1
 800882c:	d908      	bls.n	8008840 <_fwalk_reent+0x3c>
 800882e:	220e      	movs	r2, #14
 8008830:	5eab      	ldrsh	r3, [r5, r2]
 8008832:	3301      	adds	r3, #1
 8008834:	d004      	beq.n	8008840 <_fwalk_reent+0x3c>
 8008836:	0029      	movs	r1, r5
 8008838:	0030      	movs	r0, r6
 800883a:	9b01      	ldr	r3, [sp, #4]
 800883c:	4798      	blx	r3
 800883e:	4307      	orrs	r7, r0
 8008840:	3568      	adds	r5, #104	; 0x68
 8008842:	e7e8      	b.n	8008816 <_fwalk_reent+0x12>

08008844 <__retarget_lock_init_recursive>:
 8008844:	4770      	bx	lr

08008846 <__retarget_lock_acquire_recursive>:
 8008846:	4770      	bx	lr

08008848 <__retarget_lock_release_recursive>:
 8008848:	4770      	bx	lr
	...

0800884c <__swhatbuf_r>:
 800884c:	b570      	push	{r4, r5, r6, lr}
 800884e:	000e      	movs	r6, r1
 8008850:	001d      	movs	r5, r3
 8008852:	230e      	movs	r3, #14
 8008854:	5ec9      	ldrsh	r1, [r1, r3]
 8008856:	0014      	movs	r4, r2
 8008858:	b096      	sub	sp, #88	; 0x58
 800885a:	2900      	cmp	r1, #0
 800885c:	da08      	bge.n	8008870 <__swhatbuf_r+0x24>
 800885e:	220c      	movs	r2, #12
 8008860:	5eb3      	ldrsh	r3, [r6, r2]
 8008862:	2200      	movs	r2, #0
 8008864:	602a      	str	r2, [r5, #0]
 8008866:	061b      	lsls	r3, r3, #24
 8008868:	d411      	bmi.n	800888e <__swhatbuf_r+0x42>
 800886a:	2380      	movs	r3, #128	; 0x80
 800886c:	00db      	lsls	r3, r3, #3
 800886e:	e00f      	b.n	8008890 <__swhatbuf_r+0x44>
 8008870:	466a      	mov	r2, sp
 8008872:	f000 f91b 	bl	8008aac <_fstat_r>
 8008876:	2800      	cmp	r0, #0
 8008878:	dbf1      	blt.n	800885e <__swhatbuf_r+0x12>
 800887a:	23f0      	movs	r3, #240	; 0xf0
 800887c:	9901      	ldr	r1, [sp, #4]
 800887e:	021b      	lsls	r3, r3, #8
 8008880:	4019      	ands	r1, r3
 8008882:	4b05      	ldr	r3, [pc, #20]	; (8008898 <__swhatbuf_r+0x4c>)
 8008884:	18c9      	adds	r1, r1, r3
 8008886:	424b      	negs	r3, r1
 8008888:	4159      	adcs	r1, r3
 800888a:	6029      	str	r1, [r5, #0]
 800888c:	e7ed      	b.n	800886a <__swhatbuf_r+0x1e>
 800888e:	2340      	movs	r3, #64	; 0x40
 8008890:	2000      	movs	r0, #0
 8008892:	6023      	str	r3, [r4, #0]
 8008894:	b016      	add	sp, #88	; 0x58
 8008896:	bd70      	pop	{r4, r5, r6, pc}
 8008898:	ffffe000 	.word	0xffffe000

0800889c <__smakebuf_r>:
 800889c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800889e:	2602      	movs	r6, #2
 80088a0:	898b      	ldrh	r3, [r1, #12]
 80088a2:	0005      	movs	r5, r0
 80088a4:	000c      	movs	r4, r1
 80088a6:	4233      	tst	r3, r6
 80088a8:	d006      	beq.n	80088b8 <__smakebuf_r+0x1c>
 80088aa:	0023      	movs	r3, r4
 80088ac:	3347      	adds	r3, #71	; 0x47
 80088ae:	6023      	str	r3, [r4, #0]
 80088b0:	6123      	str	r3, [r4, #16]
 80088b2:	2301      	movs	r3, #1
 80088b4:	6163      	str	r3, [r4, #20]
 80088b6:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80088b8:	466a      	mov	r2, sp
 80088ba:	ab01      	add	r3, sp, #4
 80088bc:	f7ff ffc6 	bl	800884c <__swhatbuf_r>
 80088c0:	9900      	ldr	r1, [sp, #0]
 80088c2:	0007      	movs	r7, r0
 80088c4:	0028      	movs	r0, r5
 80088c6:	f7ff f92d 	bl	8007b24 <_malloc_r>
 80088ca:	2800      	cmp	r0, #0
 80088cc:	d108      	bne.n	80088e0 <__smakebuf_r+0x44>
 80088ce:	220c      	movs	r2, #12
 80088d0:	5ea3      	ldrsh	r3, [r4, r2]
 80088d2:	059a      	lsls	r2, r3, #22
 80088d4:	d4ef      	bmi.n	80088b6 <__smakebuf_r+0x1a>
 80088d6:	2203      	movs	r2, #3
 80088d8:	4393      	bics	r3, r2
 80088da:	431e      	orrs	r6, r3
 80088dc:	81a6      	strh	r6, [r4, #12]
 80088de:	e7e4      	b.n	80088aa <__smakebuf_r+0xe>
 80088e0:	4b0f      	ldr	r3, [pc, #60]	; (8008920 <__smakebuf_r+0x84>)
 80088e2:	62ab      	str	r3, [r5, #40]	; 0x28
 80088e4:	2380      	movs	r3, #128	; 0x80
 80088e6:	89a2      	ldrh	r2, [r4, #12]
 80088e8:	6020      	str	r0, [r4, #0]
 80088ea:	4313      	orrs	r3, r2
 80088ec:	81a3      	strh	r3, [r4, #12]
 80088ee:	9b00      	ldr	r3, [sp, #0]
 80088f0:	6120      	str	r0, [r4, #16]
 80088f2:	6163      	str	r3, [r4, #20]
 80088f4:	9b01      	ldr	r3, [sp, #4]
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d00d      	beq.n	8008916 <__smakebuf_r+0x7a>
 80088fa:	0028      	movs	r0, r5
 80088fc:	230e      	movs	r3, #14
 80088fe:	5ee1      	ldrsh	r1, [r4, r3]
 8008900:	f000 f8e6 	bl	8008ad0 <_isatty_r>
 8008904:	2800      	cmp	r0, #0
 8008906:	d006      	beq.n	8008916 <__smakebuf_r+0x7a>
 8008908:	2203      	movs	r2, #3
 800890a:	89a3      	ldrh	r3, [r4, #12]
 800890c:	4393      	bics	r3, r2
 800890e:	001a      	movs	r2, r3
 8008910:	2301      	movs	r3, #1
 8008912:	4313      	orrs	r3, r2
 8008914:	81a3      	strh	r3, [r4, #12]
 8008916:	89a0      	ldrh	r0, [r4, #12]
 8008918:	4307      	orrs	r7, r0
 800891a:	81a7      	strh	r7, [r4, #12]
 800891c:	e7cb      	b.n	80088b6 <__smakebuf_r+0x1a>
 800891e:	46c0      	nop			; (mov r8, r8)
 8008920:	08008689 	.word	0x08008689

08008924 <_malloc_usable_size_r>:
 8008924:	1f0b      	subs	r3, r1, #4
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	1f18      	subs	r0, r3, #4
 800892a:	2b00      	cmp	r3, #0
 800892c:	da01      	bge.n	8008932 <_malloc_usable_size_r+0xe>
 800892e:	580b      	ldr	r3, [r1, r0]
 8008930:	18c0      	adds	r0, r0, r3
 8008932:	4770      	bx	lr

08008934 <_raise_r>:
 8008934:	b570      	push	{r4, r5, r6, lr}
 8008936:	0004      	movs	r4, r0
 8008938:	000d      	movs	r5, r1
 800893a:	291f      	cmp	r1, #31
 800893c:	d904      	bls.n	8008948 <_raise_r+0x14>
 800893e:	2316      	movs	r3, #22
 8008940:	6003      	str	r3, [r0, #0]
 8008942:	2001      	movs	r0, #1
 8008944:	4240      	negs	r0, r0
 8008946:	bd70      	pop	{r4, r5, r6, pc}
 8008948:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800894a:	2b00      	cmp	r3, #0
 800894c:	d004      	beq.n	8008958 <_raise_r+0x24>
 800894e:	008a      	lsls	r2, r1, #2
 8008950:	189b      	adds	r3, r3, r2
 8008952:	681a      	ldr	r2, [r3, #0]
 8008954:	2a00      	cmp	r2, #0
 8008956:	d108      	bne.n	800896a <_raise_r+0x36>
 8008958:	0020      	movs	r0, r4
 800895a:	f000 f831 	bl	80089c0 <_getpid_r>
 800895e:	002a      	movs	r2, r5
 8008960:	0001      	movs	r1, r0
 8008962:	0020      	movs	r0, r4
 8008964:	f000 f81a 	bl	800899c <_kill_r>
 8008968:	e7ed      	b.n	8008946 <_raise_r+0x12>
 800896a:	2000      	movs	r0, #0
 800896c:	2a01      	cmp	r2, #1
 800896e:	d0ea      	beq.n	8008946 <_raise_r+0x12>
 8008970:	1c51      	adds	r1, r2, #1
 8008972:	d103      	bne.n	800897c <_raise_r+0x48>
 8008974:	2316      	movs	r3, #22
 8008976:	3001      	adds	r0, #1
 8008978:	6023      	str	r3, [r4, #0]
 800897a:	e7e4      	b.n	8008946 <_raise_r+0x12>
 800897c:	2400      	movs	r4, #0
 800897e:	0028      	movs	r0, r5
 8008980:	601c      	str	r4, [r3, #0]
 8008982:	4790      	blx	r2
 8008984:	0020      	movs	r0, r4
 8008986:	e7de      	b.n	8008946 <_raise_r+0x12>

08008988 <raise>:
 8008988:	b510      	push	{r4, lr}
 800898a:	4b03      	ldr	r3, [pc, #12]	; (8008998 <raise+0x10>)
 800898c:	0001      	movs	r1, r0
 800898e:	6818      	ldr	r0, [r3, #0]
 8008990:	f7ff ffd0 	bl	8008934 <_raise_r>
 8008994:	bd10      	pop	{r4, pc}
 8008996:	46c0      	nop			; (mov r8, r8)
 8008998:	2000000c 	.word	0x2000000c

0800899c <_kill_r>:
 800899c:	2300      	movs	r3, #0
 800899e:	b570      	push	{r4, r5, r6, lr}
 80089a0:	4d06      	ldr	r5, [pc, #24]	; (80089bc <_kill_r+0x20>)
 80089a2:	0004      	movs	r4, r0
 80089a4:	0008      	movs	r0, r1
 80089a6:	0011      	movs	r1, r2
 80089a8:	602b      	str	r3, [r5, #0]
 80089aa:	f7f9 ffe6 	bl	800297a <_kill>
 80089ae:	1c43      	adds	r3, r0, #1
 80089b0:	d103      	bne.n	80089ba <_kill_r+0x1e>
 80089b2:	682b      	ldr	r3, [r5, #0]
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d000      	beq.n	80089ba <_kill_r+0x1e>
 80089b8:	6023      	str	r3, [r4, #0]
 80089ba:	bd70      	pop	{r4, r5, r6, pc}
 80089bc:	2000034c 	.word	0x2000034c

080089c0 <_getpid_r>:
 80089c0:	b510      	push	{r4, lr}
 80089c2:	f7f9 ffd4 	bl	800296e <_getpid>
 80089c6:	bd10      	pop	{r4, pc}

080089c8 <__sread>:
 80089c8:	b570      	push	{r4, r5, r6, lr}
 80089ca:	000c      	movs	r4, r1
 80089cc:	250e      	movs	r5, #14
 80089ce:	5f49      	ldrsh	r1, [r1, r5]
 80089d0:	f000 f8a4 	bl	8008b1c <_read_r>
 80089d4:	2800      	cmp	r0, #0
 80089d6:	db03      	blt.n	80089e0 <__sread+0x18>
 80089d8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80089da:	181b      	adds	r3, r3, r0
 80089dc:	6563      	str	r3, [r4, #84]	; 0x54
 80089de:	bd70      	pop	{r4, r5, r6, pc}
 80089e0:	89a3      	ldrh	r3, [r4, #12]
 80089e2:	4a02      	ldr	r2, [pc, #8]	; (80089ec <__sread+0x24>)
 80089e4:	4013      	ands	r3, r2
 80089e6:	81a3      	strh	r3, [r4, #12]
 80089e8:	e7f9      	b.n	80089de <__sread+0x16>
 80089ea:	46c0      	nop			; (mov r8, r8)
 80089ec:	ffffefff 	.word	0xffffefff

080089f0 <__swrite>:
 80089f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089f2:	001f      	movs	r7, r3
 80089f4:	898b      	ldrh	r3, [r1, #12]
 80089f6:	0005      	movs	r5, r0
 80089f8:	000c      	movs	r4, r1
 80089fa:	0016      	movs	r6, r2
 80089fc:	05db      	lsls	r3, r3, #23
 80089fe:	d505      	bpl.n	8008a0c <__swrite+0x1c>
 8008a00:	230e      	movs	r3, #14
 8008a02:	5ec9      	ldrsh	r1, [r1, r3]
 8008a04:	2200      	movs	r2, #0
 8008a06:	2302      	movs	r3, #2
 8008a08:	f000 f874 	bl	8008af4 <_lseek_r>
 8008a0c:	89a3      	ldrh	r3, [r4, #12]
 8008a0e:	4a05      	ldr	r2, [pc, #20]	; (8008a24 <__swrite+0x34>)
 8008a10:	0028      	movs	r0, r5
 8008a12:	4013      	ands	r3, r2
 8008a14:	81a3      	strh	r3, [r4, #12]
 8008a16:	0032      	movs	r2, r6
 8008a18:	230e      	movs	r3, #14
 8008a1a:	5ee1      	ldrsh	r1, [r4, r3]
 8008a1c:	003b      	movs	r3, r7
 8008a1e:	f000 f81f 	bl	8008a60 <_write_r>
 8008a22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008a24:	ffffefff 	.word	0xffffefff

08008a28 <__sseek>:
 8008a28:	b570      	push	{r4, r5, r6, lr}
 8008a2a:	000c      	movs	r4, r1
 8008a2c:	250e      	movs	r5, #14
 8008a2e:	5f49      	ldrsh	r1, [r1, r5]
 8008a30:	f000 f860 	bl	8008af4 <_lseek_r>
 8008a34:	89a3      	ldrh	r3, [r4, #12]
 8008a36:	1c42      	adds	r2, r0, #1
 8008a38:	d103      	bne.n	8008a42 <__sseek+0x1a>
 8008a3a:	4a05      	ldr	r2, [pc, #20]	; (8008a50 <__sseek+0x28>)
 8008a3c:	4013      	ands	r3, r2
 8008a3e:	81a3      	strh	r3, [r4, #12]
 8008a40:	bd70      	pop	{r4, r5, r6, pc}
 8008a42:	2280      	movs	r2, #128	; 0x80
 8008a44:	0152      	lsls	r2, r2, #5
 8008a46:	4313      	orrs	r3, r2
 8008a48:	81a3      	strh	r3, [r4, #12]
 8008a4a:	6560      	str	r0, [r4, #84]	; 0x54
 8008a4c:	e7f8      	b.n	8008a40 <__sseek+0x18>
 8008a4e:	46c0      	nop			; (mov r8, r8)
 8008a50:	ffffefff 	.word	0xffffefff

08008a54 <__sclose>:
 8008a54:	b510      	push	{r4, lr}
 8008a56:	230e      	movs	r3, #14
 8008a58:	5ec9      	ldrsh	r1, [r1, r3]
 8008a5a:	f000 f815 	bl	8008a88 <_close_r>
 8008a5e:	bd10      	pop	{r4, pc}

08008a60 <_write_r>:
 8008a60:	b570      	push	{r4, r5, r6, lr}
 8008a62:	0004      	movs	r4, r0
 8008a64:	0008      	movs	r0, r1
 8008a66:	0011      	movs	r1, r2
 8008a68:	001a      	movs	r2, r3
 8008a6a:	2300      	movs	r3, #0
 8008a6c:	4d05      	ldr	r5, [pc, #20]	; (8008a84 <_write_r+0x24>)
 8008a6e:	602b      	str	r3, [r5, #0]
 8008a70:	f7f9 ffbc 	bl	80029ec <_write>
 8008a74:	1c43      	adds	r3, r0, #1
 8008a76:	d103      	bne.n	8008a80 <_write_r+0x20>
 8008a78:	682b      	ldr	r3, [r5, #0]
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d000      	beq.n	8008a80 <_write_r+0x20>
 8008a7e:	6023      	str	r3, [r4, #0]
 8008a80:	bd70      	pop	{r4, r5, r6, pc}
 8008a82:	46c0      	nop			; (mov r8, r8)
 8008a84:	2000034c 	.word	0x2000034c

08008a88 <_close_r>:
 8008a88:	2300      	movs	r3, #0
 8008a8a:	b570      	push	{r4, r5, r6, lr}
 8008a8c:	4d06      	ldr	r5, [pc, #24]	; (8008aa8 <_close_r+0x20>)
 8008a8e:	0004      	movs	r4, r0
 8008a90:	0008      	movs	r0, r1
 8008a92:	602b      	str	r3, [r5, #0]
 8008a94:	f7f9 ffc6 	bl	8002a24 <_close>
 8008a98:	1c43      	adds	r3, r0, #1
 8008a9a:	d103      	bne.n	8008aa4 <_close_r+0x1c>
 8008a9c:	682b      	ldr	r3, [r5, #0]
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d000      	beq.n	8008aa4 <_close_r+0x1c>
 8008aa2:	6023      	str	r3, [r4, #0]
 8008aa4:	bd70      	pop	{r4, r5, r6, pc}
 8008aa6:	46c0      	nop			; (mov r8, r8)
 8008aa8:	2000034c 	.word	0x2000034c

08008aac <_fstat_r>:
 8008aac:	2300      	movs	r3, #0
 8008aae:	b570      	push	{r4, r5, r6, lr}
 8008ab0:	4d06      	ldr	r5, [pc, #24]	; (8008acc <_fstat_r+0x20>)
 8008ab2:	0004      	movs	r4, r0
 8008ab4:	0008      	movs	r0, r1
 8008ab6:	0011      	movs	r1, r2
 8008ab8:	602b      	str	r3, [r5, #0]
 8008aba:	f7f9 ffbd 	bl	8002a38 <_fstat>
 8008abe:	1c43      	adds	r3, r0, #1
 8008ac0:	d103      	bne.n	8008aca <_fstat_r+0x1e>
 8008ac2:	682b      	ldr	r3, [r5, #0]
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d000      	beq.n	8008aca <_fstat_r+0x1e>
 8008ac8:	6023      	str	r3, [r4, #0]
 8008aca:	bd70      	pop	{r4, r5, r6, pc}
 8008acc:	2000034c 	.word	0x2000034c

08008ad0 <_isatty_r>:
 8008ad0:	2300      	movs	r3, #0
 8008ad2:	b570      	push	{r4, r5, r6, lr}
 8008ad4:	4d06      	ldr	r5, [pc, #24]	; (8008af0 <_isatty_r+0x20>)
 8008ad6:	0004      	movs	r4, r0
 8008ad8:	0008      	movs	r0, r1
 8008ada:	602b      	str	r3, [r5, #0]
 8008adc:	f7f9 ffba 	bl	8002a54 <_isatty>
 8008ae0:	1c43      	adds	r3, r0, #1
 8008ae2:	d103      	bne.n	8008aec <_isatty_r+0x1c>
 8008ae4:	682b      	ldr	r3, [r5, #0]
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d000      	beq.n	8008aec <_isatty_r+0x1c>
 8008aea:	6023      	str	r3, [r4, #0]
 8008aec:	bd70      	pop	{r4, r5, r6, pc}
 8008aee:	46c0      	nop			; (mov r8, r8)
 8008af0:	2000034c 	.word	0x2000034c

08008af4 <_lseek_r>:
 8008af4:	b570      	push	{r4, r5, r6, lr}
 8008af6:	0004      	movs	r4, r0
 8008af8:	0008      	movs	r0, r1
 8008afa:	0011      	movs	r1, r2
 8008afc:	001a      	movs	r2, r3
 8008afe:	2300      	movs	r3, #0
 8008b00:	4d05      	ldr	r5, [pc, #20]	; (8008b18 <_lseek_r+0x24>)
 8008b02:	602b      	str	r3, [r5, #0]
 8008b04:	f7f9 ffaf 	bl	8002a66 <_lseek>
 8008b08:	1c43      	adds	r3, r0, #1
 8008b0a:	d103      	bne.n	8008b14 <_lseek_r+0x20>
 8008b0c:	682b      	ldr	r3, [r5, #0]
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d000      	beq.n	8008b14 <_lseek_r+0x20>
 8008b12:	6023      	str	r3, [r4, #0]
 8008b14:	bd70      	pop	{r4, r5, r6, pc}
 8008b16:	46c0      	nop			; (mov r8, r8)
 8008b18:	2000034c 	.word	0x2000034c

08008b1c <_read_r>:
 8008b1c:	b570      	push	{r4, r5, r6, lr}
 8008b1e:	0004      	movs	r4, r0
 8008b20:	0008      	movs	r0, r1
 8008b22:	0011      	movs	r1, r2
 8008b24:	001a      	movs	r2, r3
 8008b26:	2300      	movs	r3, #0
 8008b28:	4d05      	ldr	r5, [pc, #20]	; (8008b40 <_read_r+0x24>)
 8008b2a:	602b      	str	r3, [r5, #0]
 8008b2c:	f7f9 ff41 	bl	80029b2 <_read>
 8008b30:	1c43      	adds	r3, r0, #1
 8008b32:	d103      	bne.n	8008b3c <_read_r+0x20>
 8008b34:	682b      	ldr	r3, [r5, #0]
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d000      	beq.n	8008b3c <_read_r+0x20>
 8008b3a:	6023      	str	r3, [r4, #0]
 8008b3c:	bd70      	pop	{r4, r5, r6, pc}
 8008b3e:	46c0      	nop			; (mov r8, r8)
 8008b40:	2000034c 	.word	0x2000034c

08008b44 <_init>:
 8008b44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b46:	46c0      	nop			; (mov r8, r8)
 8008b48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b4a:	bc08      	pop	{r3}
 8008b4c:	469e      	mov	lr, r3
 8008b4e:	4770      	bx	lr

08008b50 <_fini>:
 8008b50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b52:	46c0      	nop			; (mov r8, r8)
 8008b54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b56:	bc08      	pop	{r3}
 8008b58:	469e      	mov	lr, r3
 8008b5a:	4770      	bx	lr
