// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _memcachedPipeline_HH_
#define _memcachedPipeline_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "memcachedPipeline_en.h"
#include "bp_f1244.h"
#include "bp_r.h"
#include "ht_inputLogic.h"
#include "hashKeyResizer.h"
#include "bobj.h"
#include "concurrencyControl.h"
#include "memRead.h"
#include "ht_compare.h"
#include "memWrite.h"
#include "ht_outputLogic.h"
#include "accessControl.h"
#include "demux.h"
#include "setPath.h"
#include "dispatch.h"
#include "receive.h"
#include "remux.h"
#include "response_f.h"
#include "response_r.h"
#include "fifo_w1_d2_A.h"
#include "fifo_w1_d9_A.h"
#include "fifo_w248_d16_A.h"
#include "fifo_w64_d1024_A.h"
#include "fifo_w64_d128_A.h"
#include "fifo_w256_d16_A.h"
#include "fifo_w8_d2_A.h"
#include "fifo_w130_d10_A.h"
#include "fifo_w64_d10_A.h"
#include "fifo_w130_d2_A.h"
#include "fifo_w128_d32_A.h"
#include "fifo_w32_d2_A.h"
#include "fifo_w96_d8_A.h"
#include "fifo_w512_d10_A.h"
#include "fifo_w57_d2_A.h"
#include "fifo_w1_d16_A.h"
#include "fifo_w128_d24_A.h"
#include "fifo_w64_d48_A.h"
#include "fifo_w45_d16_A.h"
#include "fifo_w66_d96_A.h"
#include "fifo_w12_d16_A.h"
#include "fifo_w64_d96_A.h"
#include "fifo_w248_d8_A.h"
#include "start_for_bp_r_U0.h"
#include "start_for_ht_inpucud.h"
#include "start_for_hashKeydEe.h"
#include "start_for_concurreOg.h"
#include "start_for_bobj_U0.h"
#include "start_for_memReadfYi.h"
#include "start_for_ht_outpg8j.h"
#include "start_for_accessChbi.h"
#include "start_for_demux_U0.h"
#include "start_for_setPathibs.h"
#include "start_for_dispatcjbC.h"
#include "start_for_remux_U0.h"
#include "start_for_responskbM.h"
#include "start_for_responslbW.h"

namespace ap_rtl {

struct memcachedPipeline : public sc_module {
    // Port declarations 50
    sc_in< sc_lv<64> > inData_TDATA;
    sc_in< sc_lv<112> > inData_TUSER;
    sc_in< sc_lv<8> > inData_TKEEP;
    sc_in< sc_lv<1> > inData_TLAST;
    sc_out< sc_lv<64> > outData_TDATA;
    sc_out< sc_lv<112> > outData_TUSER;
    sc_out< sc_lv<8> > outData_TKEEP;
    sc_out< sc_lv<1> > outData_TLAST;
    sc_out< sc_lv<40> > dramValueStoreMemRdCmd_V_TDATA;
    sc_in< sc_lv<512> > dramValueStoreMemRdData_V_V_TDATA;
    sc_out< sc_lv<40> > dramValueStoreMemWrCmd_V_TDATA;
    sc_out< sc_lv<512> > dramValueStoreMemWrData_V_V_TDATA;
    sc_in< sc_lv<512> > hashTableMemRdData_V_V_TDATA;
    sc_out< sc_lv<40> > hashTableMemRdCmd_V_TDATA;
    sc_out< sc_lv<512> > hashTableMemWrData_V_V_TDATA;
    sc_out< sc_lv<40> > hashTableMemWrCmd_V_TDATA;
    sc_out< sc_lv<32> > addressReturnOut_V_V_TDATA;
    sc_in< sc_lv<32> > addressAssignDramIn_V_V_TDATA;
    sc_in< sc_lv<32> > addressAssignFlashIn_V_V_TDATA;
    sc_out< sc_lv<1> > flushReq_V;
    sc_in< sc_lv<1> > flushAck_V;
    sc_out< sc_lv<1> > flushDone_V;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_logic > inData_TVALID;
    sc_out< sc_logic > inData_TREADY;
    sc_out< sc_logic > hashTableMemRdCmd_V_TVALID;
    sc_in< sc_logic > hashTableMemRdCmd_V_TREADY;
    sc_in< sc_logic > hashTableMemRdData_V_V_TVALID;
    sc_out< sc_logic > hashTableMemRdData_V_V_TREADY;
    sc_out< sc_logic > hashTableMemWrCmd_V_TVALID;
    sc_in< sc_logic > hashTableMemWrCmd_V_TREADY;
    sc_out< sc_logic > hashTableMemWrData_V_V_TVALID;
    sc_in< sc_logic > hashTableMemWrData_V_V_TREADY;
    sc_out< sc_logic > addressReturnOut_V_V_TVALID;
    sc_in< sc_logic > addressReturnOut_V_V_TREADY;
    sc_in< sc_logic > addressAssignDramIn_V_V_TVALID;
    sc_out< sc_logic > addressAssignDramIn_V_V_TREADY;
    sc_in< sc_logic > addressAssignFlashIn_V_V_TVALID;
    sc_out< sc_logic > addressAssignFlashIn_V_V_TREADY;
    sc_out< sc_logic > dramValueStoreMemWrCmd_V_TVALID;
    sc_in< sc_logic > dramValueStoreMemWrCmd_V_TREADY;
    sc_out< sc_logic > dramValueStoreMemWrData_V_V_TVALID;
    sc_in< sc_logic > dramValueStoreMemWrData_V_V_TREADY;
    sc_out< sc_logic > dramValueStoreMemRdCmd_V_TVALID;
    sc_in< sc_logic > dramValueStoreMemRdCmd_V_TREADY;
    sc_in< sc_logic > dramValueStoreMemRdData_V_V_TVALID;
    sc_out< sc_logic > dramValueStoreMemRdData_V_V_TREADY;
    sc_out< sc_logic > outData_TVALID;
    sc_in< sc_logic > outData_TREADY;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    memcachedPipeline(sc_module_name name);
    SC_HAS_PROCESS(memcachedPipeline);

    ~memcachedPipeline();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    memcachedPipeline_en* memcachedPipeline_en_U0;
    bp_f1244* bp_f1244_U0;
    bp_r* bp_r_U0;
    ht_inputLogic* ht_inputLogic_U0;
    hashKeyResizer* hashKeyResizer_U0;
    bobj* bobj_U0;
    concurrencyControl* concurrencyControl_U0;
    memRead* memRead_U0;
    ht_compare* ht_compare_U0;
    memWrite* memWrite_U0;
    ht_outputLogic* ht_outputLogic_U0;
    accessControl* accessControl_U0;
    demux* demux_U0;
    setPath* setPath_U0;
    dispatch* dispatch_U0;
    receive* receive_U0;
    remux* remux_U0;
    response_f* response_f_U0;
    response_r* response_r_U0;
    fifo_w1_d2_A* flushAck_V_c1_U;
    fifo_w1_d9_A* flushAck_V_c_U;
    fifo_w248_d16_A* metadataBuffer_rp_V_s_U;
    fifo_w64_d1024_A* valueBuffer_rp_V_V_U;
    fifo_w64_d128_A* keyBuffer_rp_V_V_U;
    fifo_w256_d16_A* requestParser2hashTa_1_U;
    fifo_w64_d128_A* hashKeyBuffer_V_V_U;
    fifo_w8_d2_A* in2hashKeyLength_V_V_U;
    fifo_w130_d10_A* in2cc_V_U;
    fifo_w64_d10_A* in2ccMd_V_U;
    fifo_w130_d2_A* in2hash_V_U;
    fifo_w64_d1024_A* hashValueBuffer_V_V_U;
    fifo_w128_d32_A* hashMdBuffer_V_V_U;
    fifo_w32_d2_A* resizedKeyLength_V_U;
    fifo_w32_d2_A* resizedInitValue_V_U;
    fifo_w96_d8_A* resizedKey_V_V_U;
    fifo_w32_d2_A* hash2cc_V_V_U;
    fifo_w1_d2_A* dec2cc_V_V_U;
    fifo_w64_d10_A* cc2memReadMd_V_U;
    fifo_w130_d10_A* cc2memRead_V_U;
    fifo_w130_d10_A* memRd2comp_V_U;
    fifo_w64_d10_A* memRd2compMd_V_U;
    fifo_w512_d10_A* comp2memWrMemData_V_s_U;
    fifo_w130_d10_A* comp2memWrKey_V_U;
    fifo_w64_d10_A* comp2memWrMd_V_U;
    fifo_w8_d2_A* comp2memWrStatus_V_b_U;
    fifo_w57_d2_A* memWr2out_V_U;
    fifo_w256_d16_A* hashTable2Dram_V_U;
    fifo_w1_d16_A* filterPopSet_V_V_U;
    fifo_w1_d16_A* filterPopGet_V_V_U;
    fifo_w256_d16_A* accCtrl2demux_V_U;
    fifo_w128_d24_A* metadataBuffer_V_U;
    fifo_w64_d48_A* keyBuffer_V_V_U;
    fifo_w45_d16_A* demux2getPath_V_U;
    fifo_w45_d16_A* demux2setPathMetadat_1_U;
    fifo_w66_d96_A* demux2setPathValue_V_U;
    fifo_w12_d16_A* disp2rec_V_V_U;
    fifo_w64_d96_A* getPath2remux_V_V_U;
    fifo_w256_d16_A* valueStoreDram2merge_1_U;
    fifo_w64_d1024_A* valueBuffer_rf_V_V_U;
    fifo_w248_d8_A* metadataBuffer_rf_V_s_U;
    start_for_bp_r_U0* start_for_bp_r_U0_U;
    start_for_ht_inpucud* start_for_ht_inpucud_U;
    start_for_hashKeydEe* start_for_hashKeydEe_U;
    start_for_concurreOg* start_for_concurreOg_U;
    start_for_bobj_U0* start_for_bobj_U0_U;
    start_for_memReadfYi* start_for_memReadfYi_U;
    start_for_ht_outpg8j* start_for_ht_outpg8j_U;
    start_for_accessChbi* start_for_accessChbi_U;
    start_for_demux_U0* start_for_demux_U0_U;
    start_for_setPathibs* start_for_setPathibs_U;
    start_for_dispatcjbC* start_for_dispatcjbC_U;
    start_for_remux_U0* start_for_remux_U0_U;
    start_for_responskbM* start_for_responskbM_U;
    start_for_responslbW* start_for_responslbW_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > memcachedPipeline_en_U0_ap_start;
    sc_signal< sc_logic > memcachedPipeline_en_U0_ap_done;
    sc_signal< sc_logic > memcachedPipeline_en_U0_ap_continue;
    sc_signal< sc_logic > memcachedPipeline_en_U0_ap_idle;
    sc_signal< sc_logic > memcachedPipeline_en_U0_ap_ready;
    sc_signal< sc_lv<1> > memcachedPipeline_en_U0_flushAck_V_out_din;
    sc_signal< sc_logic > memcachedPipeline_en_U0_flushAck_V_out_write;
    sc_signal< sc_logic > bp_f1244_U0_ap_start;
    sc_signal< sc_logic > bp_f1244_U0_ap_done;
    sc_signal< sc_logic > bp_f1244_U0_ap_continue;
    sc_signal< sc_logic > bp_f1244_U0_ap_idle;
    sc_signal< sc_logic > bp_f1244_U0_ap_ready;
    sc_signal< sc_logic > bp_f1244_U0_flushAck_V_read;
    sc_signal< sc_lv<1> > bp_f1244_U0_flushAck_V_out_din;
    sc_signal< sc_logic > bp_f1244_U0_flushAck_V_out_write;
    sc_signal< sc_lv<64> > bp_f1244_U0_valueBuffer_rp_V_V_din;
    sc_signal< sc_logic > bp_f1244_U0_valueBuffer_rp_V_V_write;
    sc_signal< sc_lv<64> > bp_f1244_U0_keyBuffer_rp_V_V_din;
    sc_signal< sc_logic > bp_f1244_U0_keyBuffer_rp_V_V_write;
    sc_signal< sc_lv<248> > bp_f1244_U0_metadataBuffer_rp_V_s_din;
    sc_signal< sc_logic > bp_f1244_U0_metadataBuffer_rp_V_s_write;
    sc_signal< sc_logic > bp_f1244_U0_start_out;
    sc_signal< sc_logic > bp_f1244_U0_start_write;
    sc_signal< sc_logic > bp_f1244_U0_inData_TREADY;
    sc_signal< sc_logic > bp_r_U0_ap_start;
    sc_signal< sc_logic > bp_r_U0_ap_done;
    sc_signal< sc_logic > bp_r_U0_ap_continue;
    sc_signal< sc_logic > bp_r_U0_ap_idle;
    sc_signal< sc_logic > bp_r_U0_ap_ready;
    sc_signal< sc_logic > bp_r_U0_keyBuffer_rp_V_V_read;
    sc_signal< sc_logic > bp_r_U0_valueBuffer_rp_V_V_read;
    sc_signal< sc_logic > bp_r_U0_metadataBuffer_rp_V_s_read;
    sc_signal< sc_lv<256> > bp_r_U0_requestParser2hashTa_1_din;
    sc_signal< sc_logic > bp_r_U0_requestParser2hashTa_1_write;
    sc_signal< sc_logic > bp_r_U0_start_out;
    sc_signal< sc_logic > bp_r_U0_start_write;
    sc_signal< sc_logic > ht_inputLogic_U0_ap_start;
    sc_signal< sc_logic > ht_inputLogic_U0_start_full_n;
    sc_signal< sc_logic > ht_inputLogic_U0_ap_done;
    sc_signal< sc_logic > ht_inputLogic_U0_ap_continue;
    sc_signal< sc_logic > ht_inputLogic_U0_ap_idle;
    sc_signal< sc_logic > ht_inputLogic_U0_ap_ready;
    sc_signal< sc_logic > ht_inputLogic_U0_requestParser2hashTa_1_read;
    sc_signal< sc_lv<8> > ht_inputLogic_U0_in2hashKeyLength_V_V_din;
    sc_signal< sc_logic > ht_inputLogic_U0_in2hashKeyLength_V_V_write;
    sc_signal< sc_lv<64> > ht_inputLogic_U0_hashValueBuffer_V_V_din;
    sc_signal< sc_logic > ht_inputLogic_U0_hashValueBuffer_V_V_write;
    sc_signal< sc_lv<64> > ht_inputLogic_U0_hashKeyBuffer_V_V_din;
    sc_signal< sc_logic > ht_inputLogic_U0_hashKeyBuffer_V_V_write;
    sc_signal< sc_lv<130> > ht_inputLogic_U0_in2cc_V_din;
    sc_signal< sc_logic > ht_inputLogic_U0_in2cc_V_write;
    sc_signal< sc_lv<64> > ht_inputLogic_U0_in2ccMd_V_din;
    sc_signal< sc_logic > ht_inputLogic_U0_in2ccMd_V_write;
    sc_signal< sc_lv<130> > ht_inputLogic_U0_in2hash_V_din;
    sc_signal< sc_logic > ht_inputLogic_U0_in2hash_V_write;
    sc_signal< sc_lv<128> > ht_inputLogic_U0_hashMdBuffer_V_V_din;
    sc_signal< sc_logic > ht_inputLogic_U0_hashMdBuffer_V_V_write;
    sc_signal< sc_logic > ht_inputLogic_U0_start_out;
    sc_signal< sc_logic > ht_inputLogic_U0_start_write;
    sc_signal< sc_logic > hashKeyResizer_U0_ap_start;
    sc_signal< sc_logic > hashKeyResizer_U0_ap_done;
    sc_signal< sc_logic > hashKeyResizer_U0_ap_continue;
    sc_signal< sc_logic > hashKeyResizer_U0_ap_idle;
    sc_signal< sc_logic > hashKeyResizer_U0_ap_ready;
    sc_signal< sc_logic > hashKeyResizer_U0_in2hash_V_read;
    sc_signal< sc_logic > hashKeyResizer_U0_in2hashKeyLength_V_V_read;
    sc_signal< sc_lv<96> > hashKeyResizer_U0_resizedKey_V_V_din;
    sc_signal< sc_logic > hashKeyResizer_U0_resizedKey_V_V_write;
    sc_signal< sc_lv<32> > hashKeyResizer_U0_resizedKeyLength_V_din;
    sc_signal< sc_logic > hashKeyResizer_U0_resizedKeyLength_V_write;
    sc_signal< sc_lv<32> > hashKeyResizer_U0_resizedInitValue_V_din;
    sc_signal< sc_logic > hashKeyResizer_U0_resizedInitValue_V_write;
    sc_signal< sc_logic > hashKeyResizer_U0_start_out;
    sc_signal< sc_logic > hashKeyResizer_U0_start_write;
    sc_signal< sc_logic > bobj_U0_ap_start;
    sc_signal< sc_logic > bobj_U0_ap_done;
    sc_signal< sc_logic > bobj_U0_ap_continue;
    sc_signal< sc_logic > bobj_U0_ap_idle;
    sc_signal< sc_logic > bobj_U0_ap_ready;
    sc_signal< sc_logic > bobj_U0_resizedKey_V_V_read;
    sc_signal< sc_logic > bobj_U0_resizedKeyLength_V_read;
    sc_signal< sc_logic > bobj_U0_resizedInitValue_V_read;
    sc_signal< sc_lv<32> > bobj_U0_hash2cc_V_V_din;
    sc_signal< sc_logic > bobj_U0_hash2cc_V_V_write;
    sc_signal< sc_logic > concurrencyControl_U0_ap_start;
    sc_signal< sc_logic > concurrencyControl_U0_ap_done;
    sc_signal< sc_logic > concurrencyControl_U0_ap_continue;
    sc_signal< sc_logic > concurrencyControl_U0_ap_idle;
    sc_signal< sc_logic > concurrencyControl_U0_ap_ready;
    sc_signal< sc_logic > concurrencyControl_U0_dec2cc_V_V_read;
    sc_signal< sc_logic > concurrencyControl_U0_in2cc_V_read;
    sc_signal< sc_logic > concurrencyControl_U0_in2ccMd_V_read;
    sc_signal< sc_logic > concurrencyControl_U0_hash2cc_V_V_read;
    sc_signal< sc_lv<130> > concurrencyControl_U0_cc2memRead_V_din;
    sc_signal< sc_logic > concurrencyControl_U0_cc2memRead_V_write;
    sc_signal< sc_lv<64> > concurrencyControl_U0_cc2memReadMd_V_din;
    sc_signal< sc_logic > concurrencyControl_U0_cc2memReadMd_V_write;
    sc_signal< sc_logic > concurrencyControl_U0_start_out;
    sc_signal< sc_logic > concurrencyControl_U0_start_write;
    sc_signal< sc_logic > memRead_U0_ap_start;
    sc_signal< sc_logic > memRead_U0_ap_done;
    sc_signal< sc_logic > memRead_U0_ap_continue;
    sc_signal< sc_logic > memRead_U0_ap_idle;
    sc_signal< sc_logic > memRead_U0_ap_ready;
    sc_signal< sc_logic > memRead_U0_cc2memReadMd_V_read;
    sc_signal< sc_logic > memRead_U0_cc2memRead_V_read;
    sc_signal< sc_lv<130> > memRead_U0_memRd2comp_V_din;
    sc_signal< sc_logic > memRead_U0_memRd2comp_V_write;
    sc_signal< sc_lv<64> > memRead_U0_memRd2compMd_V_din;
    sc_signal< sc_logic > memRead_U0_memRd2compMd_V_write;
    sc_signal< sc_lv<40> > memRead_U0_memRdCtrl_V_TDATA;
    sc_signal< sc_logic > memRead_U0_memRdCtrl_V_TVALID;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > ht_compare_U0_ap_start;
    sc_signal< sc_logic > ht_compare_U0_ap_done;
    sc_signal< sc_logic > ht_compare_U0_ap_continue;
    sc_signal< sc_logic > ht_compare_U0_ap_idle;
    sc_signal< sc_logic > ht_compare_U0_ap_ready;
    sc_signal< sc_logic > ht_compare_U0_memRd2comp_V_read;
    sc_signal< sc_logic > ht_compare_U0_memRd2compMd_V_read;
    sc_signal< sc_lv<130> > ht_compare_U0_comp2memWrKey_V_din;
    sc_signal< sc_logic > ht_compare_U0_comp2memWrKey_V_write;
    sc_signal< sc_lv<64> > ht_compare_U0_comp2memWrMd_V_din;
    sc_signal< sc_logic > ht_compare_U0_comp2memWrMd_V_write;
    sc_signal< sc_lv<8> > ht_compare_U0_comp2memWrStatus_V_b_din;
    sc_signal< sc_logic > ht_compare_U0_comp2memWrStatus_V_b_write;
    sc_signal< sc_lv<512> > ht_compare_U0_comp2memWrMemData_V_s_din;
    sc_signal< sc_logic > ht_compare_U0_comp2memWrMemData_V_s_write;
    sc_signal< sc_logic > ht_compare_U0_memRdData_V_V_TREADY;
    sc_signal< sc_logic > memWrite_U0_ap_start;
    sc_signal< sc_logic > memWrite_U0_ap_done;
    sc_signal< sc_logic > memWrite_U0_ap_continue;
    sc_signal< sc_logic > memWrite_U0_ap_idle;
    sc_signal< sc_logic > memWrite_U0_ap_ready;
    sc_signal< sc_logic > memWrite_U0_flushAck_V_read;
    sc_signal< sc_logic > memWrite_U0_comp2memWrKey_V_read;
    sc_signal< sc_logic > memWrite_U0_comp2memWrMemData_V_s_read;
    sc_signal< sc_logic > memWrite_U0_comp2memWrStatus_V_b_read;
    sc_signal< sc_logic > memWrite_U0_comp2memWrMd_V_read;
    sc_signal< sc_lv<1> > memWrite_U0_dec2cc_V_V_din;
    sc_signal< sc_logic > memWrite_U0_dec2cc_V_V_write;
    sc_signal< sc_lv<57> > memWrite_U0_memWr2out_V_din;
    sc_signal< sc_logic > memWrite_U0_memWr2out_V_write;
    sc_signal< sc_logic > memWrite_U0_start_out;
    sc_signal< sc_logic > memWrite_U0_start_write;
    sc_signal< sc_lv<40> > memWrite_U0_memWrCtrl_V_TDATA;
    sc_signal< sc_logic > memWrite_U0_memWrCtrl_V_TVALID;
    sc_signal< sc_lv<512> > memWrite_U0_memWrData_V_V_TDATA;
    sc_signal< sc_logic > memWrite_U0_memWrData_V_V_TVALID;
    sc_signal< sc_lv<32> > memWrite_U0_addressReturnOut_V_V_TDATA;
    sc_signal< sc_logic > memWrite_U0_addressReturnOut_V_V_TVALID;
    sc_signal< sc_logic > memWrite_U0_addressAssignDramIn_s_TREADY;
    sc_signal< sc_logic > memWrite_U0_addressAssignFlashIn_TREADY;
    sc_signal< sc_lv<1> > memWrite_U0_flushReq_V;
    sc_signal< sc_logic > memWrite_U0_flushReq_V_ap_vld;
    sc_signal< sc_lv<1> > memWrite_U0_flushDone_V;
    sc_signal< sc_logic > memWrite_U0_flushDone_V_ap_vld;
    sc_signal< sc_logic > ht_outputLogic_U0_ap_start;
    sc_signal< sc_logic > ht_outputLogic_U0_ap_done;
    sc_signal< sc_logic > ht_outputLogic_U0_ap_continue;
    sc_signal< sc_logic > ht_outputLogic_U0_ap_idle;
    sc_signal< sc_logic > ht_outputLogic_U0_ap_ready;
    sc_signal< sc_logic > ht_outputLogic_U0_hashKeyBuffer_V_V_read;
    sc_signal< sc_logic > ht_outputLogic_U0_hashValueBuffer_V_V_read;
    sc_signal< sc_logic > ht_outputLogic_U0_hashMdBuffer_V_V_read;
    sc_signal< sc_logic > ht_outputLogic_U0_memWr2out_V_read;
    sc_signal< sc_lv<256> > ht_outputLogic_U0_hashTable2Dram_V_din;
    sc_signal< sc_logic > ht_outputLogic_U0_hashTable2Dram_V_write;
    sc_signal< sc_logic > ht_outputLogic_U0_start_out;
    sc_signal< sc_logic > ht_outputLogic_U0_start_write;
    sc_signal< sc_logic > accessControl_U0_ap_start;
    sc_signal< sc_logic > accessControl_U0_ap_done;
    sc_signal< sc_logic > accessControl_U0_ap_continue;
    sc_signal< sc_logic > accessControl_U0_ap_idle;
    sc_signal< sc_logic > accessControl_U0_ap_ready;
    sc_signal< sc_logic > accessControl_U0_filterPopGet_V_V_read;
    sc_signal< sc_logic > accessControl_U0_filterPopSet_V_V_read;
    sc_signal< sc_logic > accessControl_U0_hashTable2Dram_V_read;
    sc_signal< sc_lv<256> > accessControl_U0_accCtrl2demux_V_din;
    sc_signal< sc_logic > accessControl_U0_accCtrl2demux_V_write;
    sc_signal< sc_logic > accessControl_U0_start_out;
    sc_signal< sc_logic > accessControl_U0_start_write;
    sc_signal< sc_logic > demux_U0_ap_start;
    sc_signal< sc_logic > demux_U0_start_full_n;
    sc_signal< sc_logic > demux_U0_ap_done;
    sc_signal< sc_logic > demux_U0_ap_continue;
    sc_signal< sc_logic > demux_U0_ap_idle;
    sc_signal< sc_logic > demux_U0_ap_ready;
    sc_signal< sc_logic > demux_U0_accCtrl2demux_V_read;
    sc_signal< sc_lv<128> > demux_U0_metadataBuffer_V_din;
    sc_signal< sc_logic > demux_U0_metadataBuffer_V_write;
    sc_signal< sc_lv<64> > demux_U0_keyBuffer_V_V_din;
    sc_signal< sc_logic > demux_U0_keyBuffer_V_V_write;
    sc_signal< sc_lv<66> > demux_U0_demux2setPathValue_V_din;
    sc_signal< sc_logic > demux_U0_demux2setPathValue_V_write;
    sc_signal< sc_lv<45> > demux_U0_demux2setPathMetadat_1_din;
    sc_signal< sc_logic > demux_U0_demux2setPathMetadat_1_write;
    sc_signal< sc_lv<45> > demux_U0_demux2getPath_V_din;
    sc_signal< sc_logic > demux_U0_demux2getPath_V_write;
    sc_signal< sc_logic > demux_U0_start_out;
    sc_signal< sc_logic > demux_U0_start_write;
    sc_signal< sc_logic > setPath_U0_ap_start;
    sc_signal< sc_logic > setPath_U0_ap_done;
    sc_signal< sc_logic > setPath_U0_ap_continue;
    sc_signal< sc_logic > setPath_U0_ap_idle;
    sc_signal< sc_logic > setPath_U0_ap_ready;
    sc_signal< sc_logic > setPath_U0_demux2setPathValue_V_read;
    sc_signal< sc_logic > setPath_U0_demux2setPathMetadat_1_read;
    sc_signal< sc_lv<1> > setPath_U0_filterPopSet_V_V_din;
    sc_signal< sc_logic > setPath_U0_filterPopSet_V_V_write;
    sc_signal< sc_lv<40> > setPath_U0_memWrCmd_V_TDATA;
    sc_signal< sc_logic > setPath_U0_memWrCmd_V_TVALID;
    sc_signal< sc_lv<512> > setPath_U0_memWrData_V_V_TDATA;
    sc_signal< sc_logic > setPath_U0_memWrData_V_V_TVALID;
    sc_signal< sc_logic > dispatch_U0_ap_start;
    sc_signal< sc_logic > dispatch_U0_ap_done;
    sc_signal< sc_logic > dispatch_U0_ap_continue;
    sc_signal< sc_logic > dispatch_U0_ap_idle;
    sc_signal< sc_logic > dispatch_U0_ap_ready;
    sc_signal< sc_logic > dispatch_U0_demux2getPath_V_read;
    sc_signal< sc_lv<12> > dispatch_U0_disp2rec_V_V_din;
    sc_signal< sc_logic > dispatch_U0_disp2rec_V_V_write;
    sc_signal< sc_lv<40> > dispatch_U0_memRdCmd_V_TDATA;
    sc_signal< sc_logic > dispatch_U0_memRdCmd_V_TVALID;
    sc_signal< sc_logic > receive_U0_ap_start;
    sc_signal< sc_logic > receive_U0_ap_done;
    sc_signal< sc_logic > receive_U0_ap_continue;
    sc_signal< sc_logic > receive_U0_ap_idle;
    sc_signal< sc_logic > receive_U0_ap_ready;
    sc_signal< sc_logic > receive_U0_disp2rec_V_V_read;
    sc_signal< sc_lv<64> > receive_U0_getPath2remux_V_V_din;
    sc_signal< sc_logic > receive_U0_getPath2remux_V_V_write;
    sc_signal< sc_lv<1> > receive_U0_filterPopGet_V_V_din;
    sc_signal< sc_logic > receive_U0_filterPopGet_V_V_write;
    sc_signal< sc_logic > receive_U0_start_out;
    sc_signal< sc_logic > receive_U0_start_write;
    sc_signal< sc_logic > receive_U0_memRdData_V_V_TREADY;
    sc_signal< sc_logic > remux_U0_ap_start;
    sc_signal< sc_logic > remux_U0_ap_done;
    sc_signal< sc_logic > remux_U0_ap_continue;
    sc_signal< sc_logic > remux_U0_ap_idle;
    sc_signal< sc_logic > remux_U0_ap_ready;
    sc_signal< sc_logic > remux_U0_keyBuffer_V_V_read;
    sc_signal< sc_logic > remux_U0_getPath2remux_V_V_read;
    sc_signal< sc_logic > remux_U0_metadataBuffer_V_read;
    sc_signal< sc_lv<256> > remux_U0_valueStoreDram2merge_1_din;
    sc_signal< sc_logic > remux_U0_valueStoreDram2merge_1_write;
    sc_signal< sc_logic > remux_U0_start_out;
    sc_signal< sc_logic > remux_U0_start_write;
    sc_signal< sc_logic > response_f_U0_ap_start;
    sc_signal< sc_logic > response_f_U0_ap_done;
    sc_signal< sc_logic > response_f_U0_ap_continue;
    sc_signal< sc_logic > response_f_U0_ap_idle;
    sc_signal< sc_logic > response_f_U0_ap_ready;
    sc_signal< sc_logic > response_f_U0_start_out;
    sc_signal< sc_logic > response_f_U0_start_write;
    sc_signal< sc_lv<64> > response_f_U0_valueBuffer_rf_V_V_din;
    sc_signal< sc_logic > response_f_U0_valueBuffer_rf_V_V_write;
    sc_signal< sc_lv<248> > response_f_U0_metadataBuffer_rf_V_s_din;
    sc_signal< sc_logic > response_f_U0_metadataBuffer_rf_V_s_write;
    sc_signal< sc_logic > response_f_U0_valueStoreDram2merge_1_read;
    sc_signal< sc_logic > response_r_U0_ap_start;
    sc_signal< sc_logic > response_r_U0_ap_done;
    sc_signal< sc_logic > response_r_U0_ap_continue;
    sc_signal< sc_logic > response_r_U0_ap_idle;
    sc_signal< sc_logic > response_r_U0_ap_ready;
    sc_signal< sc_logic > response_r_U0_valueBuffer_rf_V_V_read;
    sc_signal< sc_logic > response_r_U0_metadataBuffer_rf_V_s_read;
    sc_signal< sc_lv<64> > response_r_U0_outData_TDATA;
    sc_signal< sc_logic > response_r_U0_outData_TVALID;
    sc_signal< sc_lv<112> > response_r_U0_outData_TUSER;
    sc_signal< sc_lv<8> > response_r_U0_outData_TKEEP;
    sc_signal< sc_lv<1> > response_r_U0_outData_TLAST;
    sc_signal< sc_logic > flushAck_V_c1_full_n;
    sc_signal< sc_lv<1> > flushAck_V_c1_dout;
    sc_signal< sc_logic > flushAck_V_c1_empty_n;
    sc_signal< sc_logic > flushAck_V_c_full_n;
    sc_signal< sc_lv<1> > flushAck_V_c_dout;
    sc_signal< sc_logic > flushAck_V_c_empty_n;
    sc_signal< sc_logic > metadataBuffer_rp_V_s_full_n;
    sc_signal< sc_lv<248> > metadataBuffer_rp_V_s_dout;
    sc_signal< sc_logic > metadataBuffer_rp_V_s_empty_n;
    sc_signal< sc_logic > valueBuffer_rp_V_V_full_n;
    sc_signal< sc_lv<64> > valueBuffer_rp_V_V_dout;
    sc_signal< sc_logic > valueBuffer_rp_V_V_empty_n;
    sc_signal< sc_logic > keyBuffer_rp_V_V_full_n;
    sc_signal< sc_lv<64> > keyBuffer_rp_V_V_dout;
    sc_signal< sc_logic > keyBuffer_rp_V_V_empty_n;
    sc_signal< sc_logic > requestParser2hashTa_1_full_n;
    sc_signal< sc_lv<256> > requestParser2hashTa_1_dout;
    sc_signal< sc_logic > requestParser2hashTa_1_empty_n;
    sc_signal< sc_logic > hashKeyBuffer_V_V_full_n;
    sc_signal< sc_lv<64> > hashKeyBuffer_V_V_dout;
    sc_signal< sc_logic > hashKeyBuffer_V_V_empty_n;
    sc_signal< sc_logic > in2hashKeyLength_V_V_full_n;
    sc_signal< sc_lv<8> > in2hashKeyLength_V_V_dout;
    sc_signal< sc_logic > in2hashKeyLength_V_V_empty_n;
    sc_signal< sc_logic > in2cc_V_full_n;
    sc_signal< sc_lv<130> > in2cc_V_dout;
    sc_signal< sc_logic > in2cc_V_empty_n;
    sc_signal< sc_logic > in2ccMd_V_full_n;
    sc_signal< sc_lv<64> > in2ccMd_V_dout;
    sc_signal< sc_logic > in2ccMd_V_empty_n;
    sc_signal< sc_logic > in2hash_V_full_n;
    sc_signal< sc_lv<130> > in2hash_V_dout;
    sc_signal< sc_logic > in2hash_V_empty_n;
    sc_signal< sc_logic > hashValueBuffer_V_V_full_n;
    sc_signal< sc_lv<64> > hashValueBuffer_V_V_dout;
    sc_signal< sc_logic > hashValueBuffer_V_V_empty_n;
    sc_signal< sc_logic > hashMdBuffer_V_V_full_n;
    sc_signal< sc_lv<128> > hashMdBuffer_V_V_dout;
    sc_signal< sc_logic > hashMdBuffer_V_V_empty_n;
    sc_signal< sc_logic > resizedKeyLength_V_full_n;
    sc_signal< sc_lv<32> > resizedKeyLength_V_dout;
    sc_signal< sc_logic > resizedKeyLength_V_empty_n;
    sc_signal< sc_logic > resizedInitValue_V_full_n;
    sc_signal< sc_lv<32> > resizedInitValue_V_dout;
    sc_signal< sc_logic > resizedInitValue_V_empty_n;
    sc_signal< sc_logic > resizedKey_V_V_full_n;
    sc_signal< sc_lv<96> > resizedKey_V_V_dout;
    sc_signal< sc_logic > resizedKey_V_V_empty_n;
    sc_signal< sc_logic > hash2cc_V_V_full_n;
    sc_signal< sc_lv<32> > hash2cc_V_V_dout;
    sc_signal< sc_logic > hash2cc_V_V_empty_n;
    sc_signal< sc_logic > dec2cc_V_V_full_n;
    sc_signal< sc_lv<1> > dec2cc_V_V_dout;
    sc_signal< sc_logic > dec2cc_V_V_empty_n;
    sc_signal< sc_logic > cc2memReadMd_V_full_n;
    sc_signal< sc_lv<64> > cc2memReadMd_V_dout;
    sc_signal< sc_logic > cc2memReadMd_V_empty_n;
    sc_signal< sc_logic > cc2memRead_V_full_n;
    sc_signal< sc_lv<130> > cc2memRead_V_dout;
    sc_signal< sc_logic > cc2memRead_V_empty_n;
    sc_signal< sc_logic > memRd2comp_V_full_n;
    sc_signal< sc_lv<130> > memRd2comp_V_dout;
    sc_signal< sc_logic > memRd2comp_V_empty_n;
    sc_signal< sc_logic > memRd2compMd_V_full_n;
    sc_signal< sc_lv<64> > memRd2compMd_V_dout;
    sc_signal< sc_logic > memRd2compMd_V_empty_n;
    sc_signal< sc_logic > comp2memWrMemData_V_s_full_n;
    sc_signal< sc_lv<512> > comp2memWrMemData_V_s_dout;
    sc_signal< sc_logic > comp2memWrMemData_V_s_empty_n;
    sc_signal< sc_logic > comp2memWrKey_V_full_n;
    sc_signal< sc_lv<130> > comp2memWrKey_V_dout;
    sc_signal< sc_logic > comp2memWrKey_V_empty_n;
    sc_signal< sc_logic > comp2memWrMd_V_full_n;
    sc_signal< sc_lv<64> > comp2memWrMd_V_dout;
    sc_signal< sc_logic > comp2memWrMd_V_empty_n;
    sc_signal< sc_logic > comp2memWrStatus_V_b_full_n;
    sc_signal< sc_lv<8> > comp2memWrStatus_V_b_dout;
    sc_signal< sc_logic > comp2memWrStatus_V_b_empty_n;
    sc_signal< sc_logic > memWr2out_V_full_n;
    sc_signal< sc_lv<57> > memWr2out_V_dout;
    sc_signal< sc_logic > memWr2out_V_empty_n;
    sc_signal< sc_logic > hashTable2Dram_V_full_n;
    sc_signal< sc_lv<256> > hashTable2Dram_V_dout;
    sc_signal< sc_logic > hashTable2Dram_V_empty_n;
    sc_signal< sc_logic > filterPopSet_V_V_full_n;
    sc_signal< sc_lv<1> > filterPopSet_V_V_dout;
    sc_signal< sc_logic > filterPopSet_V_V_empty_n;
    sc_signal< sc_logic > filterPopGet_V_V_full_n;
    sc_signal< sc_lv<1> > filterPopGet_V_V_dout;
    sc_signal< sc_logic > filterPopGet_V_V_empty_n;
    sc_signal< sc_logic > accCtrl2demux_V_full_n;
    sc_signal< sc_lv<256> > accCtrl2demux_V_dout;
    sc_signal< sc_logic > accCtrl2demux_V_empty_n;
    sc_signal< sc_logic > metadataBuffer_V_full_n;
    sc_signal< sc_lv<128> > metadataBuffer_V_dout;
    sc_signal< sc_logic > metadataBuffer_V_empty_n;
    sc_signal< sc_logic > keyBuffer_V_V_full_n;
    sc_signal< sc_lv<64> > keyBuffer_V_V_dout;
    sc_signal< sc_logic > keyBuffer_V_V_empty_n;
    sc_signal< sc_logic > demux2getPath_V_full_n;
    sc_signal< sc_lv<45> > demux2getPath_V_dout;
    sc_signal< sc_logic > demux2getPath_V_empty_n;
    sc_signal< sc_logic > demux2setPathMetadat_1_full_n;
    sc_signal< sc_lv<45> > demux2setPathMetadat_1_dout;
    sc_signal< sc_logic > demux2setPathMetadat_1_empty_n;
    sc_signal< sc_logic > demux2setPathValue_V_full_n;
    sc_signal< sc_lv<66> > demux2setPathValue_V_dout;
    sc_signal< sc_logic > demux2setPathValue_V_empty_n;
    sc_signal< sc_logic > disp2rec_V_V_full_n;
    sc_signal< sc_lv<12> > disp2rec_V_V_dout;
    sc_signal< sc_logic > disp2rec_V_V_empty_n;
    sc_signal< sc_logic > getPath2remux_V_V_full_n;
    sc_signal< sc_lv<64> > getPath2remux_V_V_dout;
    sc_signal< sc_logic > getPath2remux_V_V_empty_n;
    sc_signal< sc_logic > valueStoreDram2merge_1_full_n;
    sc_signal< sc_lv<256> > valueStoreDram2merge_1_dout;
    sc_signal< sc_logic > valueStoreDram2merge_1_empty_n;
    sc_signal< sc_logic > valueBuffer_rf_V_V_full_n;
    sc_signal< sc_lv<64> > valueBuffer_rf_V_V_dout;
    sc_signal< sc_logic > valueBuffer_rf_V_V_empty_n;
    sc_signal< sc_logic > metadataBuffer_rf_V_s_full_n;
    sc_signal< sc_lv<248> > metadataBuffer_rf_V_s_dout;
    sc_signal< sc_logic > metadataBuffer_rf_V_s_empty_n;
    sc_signal< sc_logic > memcachedPipeline_en_U0_start_full_n;
    sc_signal< sc_logic > memcachedPipeline_en_U0_start_write;
    sc_signal< sc_lv<1> > start_for_bp_r_U0_din;
    sc_signal< sc_logic > start_for_bp_r_U0_full_n;
    sc_signal< sc_lv<1> > start_for_bp_r_U0_dout;
    sc_signal< sc_logic > start_for_bp_r_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_ht_inputLogic_U0_din;
    sc_signal< sc_logic > start_for_ht_inputLogic_U0_full_n;
    sc_signal< sc_lv<1> > start_for_ht_inputLogic_U0_dout;
    sc_signal< sc_logic > start_for_ht_inputLogic_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_hashKeyResizer_U0_din;
    sc_signal< sc_logic > start_for_hashKeyResizer_U0_full_n;
    sc_signal< sc_lv<1> > start_for_hashKeyResizer_U0_dout;
    sc_signal< sc_logic > start_for_hashKeyResizer_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_concurrencyControl_U0_din;
    sc_signal< sc_logic > start_for_concurrencyControl_U0_full_n;
    sc_signal< sc_lv<1> > start_for_concurrencyControl_U0_dout;
    sc_signal< sc_logic > start_for_concurrencyControl_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_bobj_U0_din;
    sc_signal< sc_logic > start_for_bobj_U0_full_n;
    sc_signal< sc_lv<1> > start_for_bobj_U0_dout;
    sc_signal< sc_logic > start_for_bobj_U0_empty_n;
    sc_signal< sc_logic > bobj_U0_start_full_n;
    sc_signal< sc_logic > bobj_U0_start_write;
    sc_signal< sc_lv<1> > start_for_memRead_U0_din;
    sc_signal< sc_logic > start_for_memRead_U0_full_n;
    sc_signal< sc_lv<1> > start_for_memRead_U0_dout;
    sc_signal< sc_logic > start_for_memRead_U0_empty_n;
    sc_signal< sc_logic > memRead_U0_start_full_n;
    sc_signal< sc_logic > memRead_U0_start_write;
    sc_signal< sc_logic > ht_compare_U0_start_full_n;
    sc_signal< sc_logic > ht_compare_U0_start_write;
    sc_signal< sc_lv<1> > start_for_ht_outputLogic_U0_din;
    sc_signal< sc_logic > start_for_ht_outputLogic_U0_full_n;
    sc_signal< sc_lv<1> > start_for_ht_outputLogic_U0_dout;
    sc_signal< sc_logic > start_for_ht_outputLogic_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_accessControl_U0_din;
    sc_signal< sc_logic > start_for_accessControl_U0_full_n;
    sc_signal< sc_lv<1> > start_for_accessControl_U0_dout;
    sc_signal< sc_logic > start_for_accessControl_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_demux_U0_din;
    sc_signal< sc_logic > start_for_demux_U0_full_n;
    sc_signal< sc_lv<1> > start_for_demux_U0_dout;
    sc_signal< sc_logic > start_for_demux_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_setPath_U0_din;
    sc_signal< sc_logic > start_for_setPath_U0_full_n;
    sc_signal< sc_lv<1> > start_for_setPath_U0_dout;
    sc_signal< sc_logic > start_for_setPath_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_dispatch_U0_din;
    sc_signal< sc_logic > start_for_dispatch_U0_full_n;
    sc_signal< sc_lv<1> > start_for_dispatch_U0_dout;
    sc_signal< sc_logic > start_for_dispatch_U0_empty_n;
    sc_signal< sc_logic > setPath_U0_start_full_n;
    sc_signal< sc_logic > setPath_U0_start_write;
    sc_signal< sc_logic > dispatch_U0_start_full_n;
    sc_signal< sc_logic > dispatch_U0_start_write;
    sc_signal< sc_lv<1> > start_for_remux_U0_din;
    sc_signal< sc_logic > start_for_remux_U0_full_n;
    sc_signal< sc_lv<1> > start_for_remux_U0_dout;
    sc_signal< sc_logic > start_for_remux_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_response_f_U0_din;
    sc_signal< sc_logic > start_for_response_f_U0_full_n;
    sc_signal< sc_lv<1> > start_for_response_f_U0_dout;
    sc_signal< sc_logic > start_for_response_f_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_response_r_U0_din;
    sc_signal< sc_logic > start_for_response_r_U0_full_n;
    sc_signal< sc_lv<1> > start_for_response_r_U0_dout;
    sc_signal< sc_logic > start_for_response_r_U0_empty_n;
    sc_signal< sc_logic > response_r_U0_start_full_n;
    sc_signal< sc_logic > response_r_U0_start_write;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<112> ap_const_lv112_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<40> ap_const_lv40_0;
    static const sc_lv<512> ap_const_lv512_lc_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_accessControl_U0_ap_continue();
    void thread_accessControl_U0_ap_start();
    void thread_addressAssignDramIn_V_V_TREADY();
    void thread_addressAssignFlashIn_V_V_TREADY();
    void thread_addressReturnOut_V_V_TDATA();
    void thread_addressReturnOut_V_V_TVALID();
    void thread_ap_rst_n_inv();
    void thread_ap_sync_continue();
    void thread_bobj_U0_ap_continue();
    void thread_bobj_U0_ap_start();
    void thread_bobj_U0_start_full_n();
    void thread_bobj_U0_start_write();
    void thread_bp_f1244_U0_ap_continue();
    void thread_bp_f1244_U0_ap_start();
    void thread_bp_r_U0_ap_continue();
    void thread_bp_r_U0_ap_start();
    void thread_concurrencyControl_U0_ap_continue();
    void thread_concurrencyControl_U0_ap_start();
    void thread_demux_U0_ap_continue();
    void thread_demux_U0_ap_start();
    void thread_demux_U0_start_full_n();
    void thread_dispatch_U0_ap_continue();
    void thread_dispatch_U0_ap_start();
    void thread_dispatch_U0_start_full_n();
    void thread_dispatch_U0_start_write();
    void thread_dramValueStoreMemRdCmd_V_TDATA();
    void thread_dramValueStoreMemRdCmd_V_TVALID();
    void thread_dramValueStoreMemRdData_V_V_TREADY();
    void thread_dramValueStoreMemWrCmd_V_TDATA();
    void thread_dramValueStoreMemWrCmd_V_TVALID();
    void thread_dramValueStoreMemWrData_V_V_TDATA();
    void thread_dramValueStoreMemWrData_V_V_TVALID();
    void thread_flushDone_V();
    void thread_flushReq_V();
    void thread_hashKeyResizer_U0_ap_continue();
    void thread_hashKeyResizer_U0_ap_start();
    void thread_hashTableMemRdCmd_V_TDATA();
    void thread_hashTableMemRdCmd_V_TVALID();
    void thread_hashTableMemRdData_V_V_TREADY();
    void thread_hashTableMemWrCmd_V_TDATA();
    void thread_hashTableMemWrCmd_V_TVALID();
    void thread_hashTableMemWrData_V_V_TDATA();
    void thread_hashTableMemWrData_V_V_TVALID();
    void thread_ht_compare_U0_ap_continue();
    void thread_ht_compare_U0_ap_start();
    void thread_ht_compare_U0_start_full_n();
    void thread_ht_compare_U0_start_write();
    void thread_ht_inputLogic_U0_ap_continue();
    void thread_ht_inputLogic_U0_ap_start();
    void thread_ht_inputLogic_U0_start_full_n();
    void thread_ht_outputLogic_U0_ap_continue();
    void thread_ht_outputLogic_U0_ap_start();
    void thread_inData_TREADY();
    void thread_memRead_U0_ap_continue();
    void thread_memRead_U0_ap_start();
    void thread_memRead_U0_start_full_n();
    void thread_memRead_U0_start_write();
    void thread_memWrite_U0_ap_continue();
    void thread_memWrite_U0_ap_start();
    void thread_memcachedPipeline_en_U0_ap_continue();
    void thread_memcachedPipeline_en_U0_ap_start();
    void thread_memcachedPipeline_en_U0_start_full_n();
    void thread_memcachedPipeline_en_U0_start_write();
    void thread_outData_TDATA();
    void thread_outData_TKEEP();
    void thread_outData_TLAST();
    void thread_outData_TUSER();
    void thread_outData_TVALID();
    void thread_receive_U0_ap_continue();
    void thread_receive_U0_ap_start();
    void thread_remux_U0_ap_continue();
    void thread_remux_U0_ap_start();
    void thread_response_f_U0_ap_continue();
    void thread_response_f_U0_ap_start();
    void thread_response_r_U0_ap_continue();
    void thread_response_r_U0_ap_start();
    void thread_response_r_U0_start_full_n();
    void thread_response_r_U0_start_write();
    void thread_setPath_U0_ap_continue();
    void thread_setPath_U0_ap_start();
    void thread_setPath_U0_start_full_n();
    void thread_setPath_U0_start_write();
    void thread_start_for_accessControl_U0_din();
    void thread_start_for_bobj_U0_din();
    void thread_start_for_bp_r_U0_din();
    void thread_start_for_concurrencyControl_U0_din();
    void thread_start_for_demux_U0_din();
    void thread_start_for_dispatch_U0_din();
    void thread_start_for_hashKeyResizer_U0_din();
    void thread_start_for_ht_inputLogic_U0_din();
    void thread_start_for_ht_outputLogic_U0_din();
    void thread_start_for_memRead_U0_din();
    void thread_start_for_remux_U0_din();
    void thread_start_for_response_f_U0_din();
    void thread_start_for_response_r_U0_din();
    void thread_start_for_setPath_U0_din();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
