INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Sun Sep 21 21:10:31 2025
| Host         : shp running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : subdiag_fast
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.304ns  (required time - arrival time)
  Source:                 mulf0/inner/ip/RoundingAdder/X_2_d2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            speculator0/one_slot_break_r/inner/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.997ns  (logic 2.331ns (17.935%)  route 10.666ns (82.065%))
  Logic Levels:           33  (CARRY4=8 LUT3=1 LUT4=1 LUT5=3 LUT6=20)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2605, unset)         0.537     0.537    mulf0/inner/ip/RoundingAdder/clk
                         FDRE                                         r  mulf0/inner/ip/RoundingAdder/X_2_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.175     0.712 r  mulf0/inner/ip/RoundingAdder/X_2_d2_reg[3]/Q
                         net (fo=2, unplaced)         0.679     1.391    mulf0/inner/ip/RoundingAdder/X_2_d2[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.303     1.694 r  mulf0/inner/ip/RoundingAdder/ltOp_carry__1_i_29/CO[3]
                         net (fo=1, unplaced)         0.007     1.701    mulf0/inner/ip/RoundingAdder/ltOp_carry__1_i_29_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.755 r  mulf0/inner/ip/RoundingAdder/ltOp_carry__1_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     1.755    mulf0/inner/ip/RoundingAdder/ltOp_carry__1_i_11_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.809 r  mulf0/inner/ip/RoundingAdder/ltOp_carry__2_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     1.809    mulf0/inner/ip/RoundingAdder/ltOp_carry__2_i_10_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     1.982 f  mulf0/inner/ip/RoundingAdder/ltOp_carry__2_i_9/O[1]
                         net (fo=22, unplaced)        0.413     2.395    mulf0/inner/ip/RoundingAdder/p_0_in[32]
                         LUT5 (Prop_lut5_I2_O)        0.125     2.520 r  mulf0/inner/ip/RoundingAdder/ltOp_carry__1_i_44/O
                         net (fo=1, unplaced)         0.742     3.262    mulf0/inner/ip/RoundingAdder/mulf0_result[23]
                         LUT6 (Prop_lut6_I1_O)        0.043     3.305 r  mulf0/inner/ip/RoundingAdder/ltOp_carry__1_i_31/O
                         net (fo=6, unplaced)         0.302     3.607    mulf0/inner/ip/RoundingAdder/ltOp_carry__1_i_31_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     3.650 r  mulf0/inner/ip/RoundingAdder/ltOp_carry_i_32/O
                         net (fo=21, unplaced)        0.331     3.981    mulf0/inner/ip/RoundingAdder/ltOp_carry_i_32_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     4.024 f  mulf0/inner/ip/RoundingAdder/ltOp_carry_i_22/O
                         net (fo=3, unplaced)         0.288     4.312    buffer4/inner/fifo/ltOp_carry_1
                         LUT6 (Prop_lut6_I5_O)        0.043     4.355 r  buffer4/inner/fifo/ltOp_carry_i_3__0/O
                         net (fo=1, unplaced)         0.497     4.852    cmpf0/inner/operator/operator/ExpFracCmp/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     5.105 r  cmpf0/inner/operator/operator/ExpFracCmp/ltOp_carry/CO[3]
                         net (fo=1, unplaced)         0.007     5.112    cmpf0/inner/operator/operator/ExpFracCmp/ltOp_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.166 r  cmpf0/inner/operator/operator/ExpFracCmp/ltOp_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.166    cmpf0/inner/operator/operator/ExpFracCmp/ltOp_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.220 r  cmpf0/inner/operator/operator/ExpFracCmp/ltOp_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     5.220    cmpf0/inner/operator/operator/ExpFracCmp/ltOp_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.274 r  cmpf0/inner/operator/operator/ExpFracCmp/ltOp_carry__2/CO[3]
                         net (fo=1, unplaced)         0.628     5.902    mulf0/inner/ip/RoundingAdder/CO[0]
                         LUT6 (Prop_lut6_I5_O)        0.043     5.945 r  mulf0/inner/ip/RoundingAdder/dataReg[2]_i_65/O
                         net (fo=1, unplaced)         0.270     6.215    mulf0/inner/ip/RoundingAdder/dataReg[2]_i_65_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     6.258 f  mulf0/inner/ip/RoundingAdder/dataReg[2]_i_27/O
                         net (fo=1, unplaced)         0.270     6.528    buffer4/inner/fifo/dataReg[2]_i_3
                         LUT6 (Prop_lut6_I2_O)        0.043     6.571 f  buffer4/inner/fifo/dataReg[2]_i_10/O
                         net (fo=1, unplaced)         0.270     6.841    mulf0/inner/ip/RoundingAdder/dataReg_reg[0]_0
                         LUT6 (Prop_lut6_I5_O)        0.043     6.884 f  mulf0/inner/ip/RoundingAdder/dataReg[2]_i_3/O
                         net (fo=9, unplaced)         0.311     7.195    speculator0/predFifo0/andi0_result
                         LUT6 (Prop_lut6_I1_O)        0.043     7.238 f  speculator0/predFifo0/dataReg[4]_i_5/O
                         net (fo=8, unplaced)         0.308     7.546    speculator0/one_slot_break_r/inner/control/DataR116_out__2
                         LUT6 (Prop_lut6_I4_O)        0.043     7.589 f  speculator0/one_slot_break_r/inner/control/tmp_valid_out_i_19/O
                         net (fo=19, unplaced)        0.466     8.055    speculator0/one_slot_break_r/inner/control/one_slot_break_r_control_outs[2]
                         LUT5 (Prop_lut5_I0_O)        0.043     8.098 r  speculator0/one_slot_break_r/inner/control/transmitValue_i_6/O
                         net (fo=4, unplaced)         0.766     8.864    speculator0/one_slot_break_r/inner/control/transmitValue_i_6_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     8.907 r  speculator0/one_slot_break_r/inner/control/transmitValue_i_2__7/O
                         net (fo=12, unplaced)        0.318     9.225    speculator0/one_slot_break_r/inner/control/transmitValue_i_2__7_n_0
                         LUT3 (Prop_lut3_I1_O)        0.043     9.268 r  speculator0/one_slot_break_r/inner/control/Head[3]_i_6__0/O
                         net (fo=6, unplaced)         0.302     9.570    speculator0/one_slot_break_r/inner/control/Head[3]_i_6__0_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     9.613 r  speculator0/one_slot_break_r/inner/control/outputValid_i_4__0/O
                         net (fo=2, unplaced)         0.253     9.866    speculator0/one_slot_break_r/inner/control/outs_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.043     9.909 f  speculator0/one_slot_break_r/inner/control/outputValid_i_2__5/O
                         net (fo=4, unplaced)         0.431    10.340    fork4/inner/control/generateBlocks[0].regblock/transmitValue_reg_1
                         LUT6 (Prop_lut6_I0_O)        0.043    10.383 r  fork4/inner/control/generateBlocks[0].regblock/transmitValue_i_3__2/O
                         net (fo=9, unplaced)         0.311    10.694    speculator0/one_slot_break_r/inner/control/transmitValue_reg_24
                         LUT6 (Prop_lut6_I2_O)        0.043    10.737 f  speculator0/one_slot_break_r/inner/control/Head[3]_i_5__0/O
                         net (fo=3, unplaced)         0.425    11.162    speculator0/one_slot_break_r/inner/control/spec_save_commit1/CurrEn14_out
                         LUT6 (Prop_lut6_I1_O)        0.043    11.205 f  speculator0/one_slot_break_r/inner/control/transmitValue_i_8/O
                         net (fo=2, unplaced)         0.253    11.458    speculator0/one_slot_break_r/inner/control/transmitValue_i_8_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043    11.501 f  speculator0/one_slot_break_r/inner/control/transmitValue_i_3__1/O
                         net (fo=7, unplaced)         0.305    11.806    speculator0/one_slot_break_r/inner/control/transmitValue_i_3__1_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043    11.849 f  speculator0/one_slot_break_r/inner/control/Head[3]_i_3__0/O
                         net (fo=7, unplaced)         0.305    12.154    speculator0/one_slot_break_r/inner/control/Head[3]_i_3__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043    12.197 f  speculator0/one_slot_break_r/inner/control/Tail[3]_i_4__0/O
                         net (fo=8, unplaced)         0.308    12.505    speculator0/one_slot_break_r/inner/control/buffer5_outs_ready
                         LUT6 (Prop_lut6_I3_O)        0.043    12.548 r  speculator0/one_slot_break_r/inner/control/transmitValue_i_5/O
                         net (fo=5, unplaced)         0.298    12.846    speculator0/one_slot_break_r/inner/control/transmitValue_i_5_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043    12.889 r  speculator0/one_slot_break_r/inner/control/fullReg_i_5__0/O
                         net (fo=6, unplaced)         0.302    13.191    speculator0/one_slot_break_r/inner/control/fork0/control/blockStopArray[4]
                         LUT6 (Prop_lut6_I4_O)        0.043    13.234 r  speculator0/one_slot_break_r/inner/control/dataReg[4]_i_1/O
                         net (fo=5, unplaced)         0.300    13.534    speculator0/one_slot_break_r/inner/regEnable
                         FDRE                                         r  speculator0/one_slot_break_r/inner/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=2605, unset)         0.510    10.510    speculator0/one_slot_break_r/inner/clk
                         FDRE                                         r  speculator0/one_slot_break_r/inner/dataReg_reg[0]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
                         FDRE (Setup_fdre_C_CE)      -0.245    10.230    speculator0/one_slot_break_r/inner/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.230    
                         arrival time                         -13.534    
  -------------------------------------------------------------------
                         slack                                 -3.304    




