
---------- Begin Simulation Statistics ----------
final_tick                               1018229907000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  58404                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701904                       # Number of bytes of host memory used
host_op_rate                                    58596                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18930.18                       # Real time elapsed on the host
host_tick_rate                               53788714                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105602285                       # Number of instructions simulated
sim_ops                                    1109227643                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.018230                       # Number of seconds simulated
sim_ticks                                1018229907000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.513339                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              143630030                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           164123586                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13114574                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        224799337                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          18391401                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       18492930                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          101529                       # Number of indirect misses.
system.cpu0.branchPred.lookups              285636136                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1863338                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811465                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8884081                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260643710                       # Number of branches committed
system.cpu0.commit.bw_lim_events             28806331                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441352                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       88316778                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050568299                       # Number of instructions committed
system.cpu0.commit.committedOps            1052382281                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1879979422                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.559784                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.311792                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1359840953     72.33%     72.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    318057348     16.92%     89.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     71891424      3.82%     93.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     68071386      3.62%     96.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     20031289      1.07%     97.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7406615      0.39%     98.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2399484      0.13%     98.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3474592      0.18%     98.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     28806331      1.53%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1879979422                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20855209                       # Number of function calls committed.
system.cpu0.commit.int_insts               1015767809                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326191723                       # Number of loads committed
system.cpu0.commit.membars                    3625335                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625341      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583792935     55.47%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8030359      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811037      0.17%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328003180     31.17%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127119383     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052382281                       # Class of committed instruction
system.cpu0.commit.refs                     455122587                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050568299                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052382281                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.935905                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.935905                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            274654317                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4238790                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           141547226                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1167093380                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               804914077                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                802287223                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8895214                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              7375154                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5944736                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  285636136                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                204721090                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1086983839                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5609282                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          204                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1194327106                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  19                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               26251416                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.140445                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         796585791                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         162021431                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.587239                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1896695567                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.632444                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.910758                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1053013656     55.52%     55.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               618350537     32.60%     88.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               135480616      7.14%     95.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                70223040      3.70%     98.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 9015323      0.48%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 5813723      0.31%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1064997      0.06%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1816163      0.10%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1917512      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1896695567                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      45                       # number of floating regfile writes
system.cpu0.idleCycles                      137104665                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8977623                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               269461555                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.542662                       # Inst execution rate
system.cpu0.iew.exec_refs                   482579298                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 133716957                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              231430925                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            359176638                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3542451                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4815756                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           139753531                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1140680775                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            348862341                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          8423756                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1103666420                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1557714                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2325801                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8895214                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5582532                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        80330                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        15703799                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        43691                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        12369                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4251346                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     32984915                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     10822667                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         12369                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1145083                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7832540                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                453389890                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1094039610                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.885267                       # average fanout of values written-back
system.cpu0.iew.wb_producers                401371236                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.537929                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1094104016                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1349859142                       # number of integer regfile reads
system.cpu0.int_regfile_writes              698890320                       # number of integer regfile writes
system.cpu0.ipc                              0.516554                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.516554                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626865      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            611449298     54.98%     55.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8034006      0.72%     56.03% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811542      0.16%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           353624124     31.80%     87.99% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          133544256     12.01%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             48      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1112090177                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     88                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                174                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           69                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               256                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2060290                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001853                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 354707     17.22%     17.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1554864     75.47%     92.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               150717      7.32%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1110523514                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4123030352                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1094039541                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1228990667                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1130052645                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1112090177                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           10628130                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       88298490                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            94316                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       5186778                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     47867451                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1896695567                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.586330                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.800906                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1085184752     57.21%     57.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          567815221     29.94%     87.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          200952075     10.59%     97.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           33306190      1.76%     99.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            6189280      0.33%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2227603      0.12%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             690111      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             226245      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             104090      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1896695567                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.546804                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         26759029                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4519802                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           359176638                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          139753531                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1499                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2033800232                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2660262                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              250698336                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670507753                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              11210484                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               815728835                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5807281                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                29102                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1412533727                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1155716330                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          741726005                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                795033007                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               7276686                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8895214                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             26202867                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                71218244                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1412533687                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        137308                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4728                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 25254912                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4725                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2991853144                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2298126172                       # The number of ROB writes
system.cpu0.timesIdled                       25681045                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1466                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            95.100168                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                8753533                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             9204540                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1563577                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         17064440                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            290120                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         425740                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          135620                       # Number of indirect misses.
system.cpu1.branchPred.lookups               18587804                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4726                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811198                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           901170                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12194024                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1121000                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434262                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       18185300                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55033986                       # Number of instructions committed
system.cpu1.commit.committedOps              56845362                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    307793170                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.184687                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.835245                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    283930673     92.25%     92.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11874870      3.86%     96.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3868386      1.26%     97.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3807891      1.24%     98.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1045301      0.34%     98.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       319344      0.10%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1715812      0.56%     99.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       109893      0.04%     99.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1121000      0.36%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    307793170                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              501150                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52932057                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16119115                       # Number of loads committed
system.cpu1.commit.membars                    3622525                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622525      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        31982493     56.26%     62.63% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.63% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17930313     31.54%     94.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3309890      5.82%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56845362                       # Class of committed instruction
system.cpu1.commit.refs                      21240215                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55033986                       # Number of Instructions Simulated
system.cpu1.committedOps                     56845362                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.647407                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.647407                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            269005746                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               668735                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8075498                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              79476021                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10248730                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 26208615                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                901566                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               995659                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4257100                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   18587804                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 10909233                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    297255905                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                88289                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      89079646                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           16                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                3127950                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.059806                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          11801857                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           9043653                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.286615                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         310621757                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.297904                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.789425                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               258309187     83.16%     83.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                28006327      9.02%     92.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                14439576      4.65%     96.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5593077      1.80%     98.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2825850      0.91%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1125721      0.36%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  318664      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     120      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3235      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           310621757                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         177534                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              957175                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14279701                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.203004                       # Inst execution rate
system.cpu1.iew.exec_refs                    22325423                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5188529                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              234874733                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             21366303                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2535253                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           796783                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6710606                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           75023550                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17136894                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           749281                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             63093517                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1730644                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1020949                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                901566                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4781847                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        17298                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          212497                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6110                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          420                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1376                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5247188                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1589506                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           420                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       195783                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        761392                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 35430469                       # num instructions consuming a value
system.cpu1.iew.wb_count                     62704176                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.862824                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 30570253                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.201751                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      62718905                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                78712022                       # number of integer regfile reads
system.cpu1.int_regfile_writes               41707735                       # number of integer regfile writes
system.cpu1.ipc                              0.177072                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.177072                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622623      5.67%      5.67% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             37755550     59.14%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19074196     29.88%     94.69% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3390286      5.31%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              63842798                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1880726                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029459                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 280667     14.92%     14.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     14.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     14.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     14.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     14.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     14.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     14.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     14.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     14.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     14.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     14.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     14.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     14.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     14.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     14.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     14.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     14.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     14.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     14.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     14.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     14.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     14.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     14.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     14.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     14.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     14.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     14.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     14.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     14.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     14.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     14.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     14.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     14.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     14.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     14.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     14.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     14.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     14.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     14.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     14.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     14.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     14.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     14.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1436991     76.41%     91.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               163066      8.67%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              62100887                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         440280398                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     62704164                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         93202054                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  67418843                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 63842798                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            7604707                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       18178187                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            92345                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2170445                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     12112874                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    310621757                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.205532                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.662234                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          271159833     87.30%     87.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26117741      8.41%     95.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7172424      2.31%     98.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2862759      0.92%     98.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2442361      0.79%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             368059      0.12%     99.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             341092      0.11%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             124263      0.04%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              33225      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      310621757                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.205415                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         14979133                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1684947                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            21366303                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6710606                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     96                       # number of misc regfile reads
system.cpu1.numCycles                       310799291                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1725654262                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              251793384                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             37967604                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              11151915                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                12192865                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1425010                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 9400                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             95635789                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              77430983                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           52158019                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 27120306                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5198349                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                901566                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             18580438                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                14190415                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        95635777                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         33198                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               582                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 22055090                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           582                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   381702728                       # The number of ROB reads
system.cpu1.rob.rob_writes                  152893305                       # The number of ROB writes
system.cpu1.timesIdled                           2393                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6060250                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 2058                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             6076643                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                139807                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8360014                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      16658034                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1935509                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        79717                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     59162250                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3732998                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    118311529                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3812715                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1018229907000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6206901                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2809093                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5488794                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              333                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            245                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2152467                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2152467                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6206901                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           201                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     25017402                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               25017402                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    714781504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               714781504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              510                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8360147                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8360147    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8360147                       # Request fanout histogram
system.membus.respLayer1.occupancy        43236459480                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         29982981245                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1018229907000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1018229907000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1018229907000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1018229907000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1018229907000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1018229907000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1018229907000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1018229907000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1018229907000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1018229907000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       266026700                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   370826695.024374                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       122000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    895103000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1016899773500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1330133500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1018229907000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    173138187                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       173138187                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    173138187                       # number of overall hits
system.cpu0.icache.overall_hits::total      173138187                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     31582903                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      31582903                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     31582903                       # number of overall misses
system.cpu0.icache.overall_misses::total     31582903                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 412640025994                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 412640025994                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 412640025994                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 412640025994                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    204721090                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    204721090                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    204721090                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    204721090                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.154273                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.154273                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.154273                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.154273                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13065.297576                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13065.297576                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13065.297576                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13065.297576                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3306                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          118                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               90                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    36.733333                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets           59                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29780294                       # number of writebacks
system.cpu0.icache.writebacks::total         29780294                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1802575                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1802575                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1802575                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1802575                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29780328                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29780328                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29780328                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29780328                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 365802863498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 365802863498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 365802863498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 365802863498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.145468                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.145468                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.145468                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.145468                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12283.372550                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12283.372550                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12283.372550                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12283.372550                       # average overall mshr miss latency
system.cpu0.icache.replacements              29780294                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    173138187                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      173138187                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     31582903                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     31582903                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 412640025994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 412640025994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    204721090                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    204721090                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.154273                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.154273                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13065.297576                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13065.297576                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1802575                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1802575                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29780328                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29780328                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 365802863498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 365802863498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.145468                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.145468                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12283.372550                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12283.372550                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1018229907000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999967                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          202918302                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29780294                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.813845                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999967                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        439222506                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       439222506                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1018229907000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    411071690                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       411071690                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    411071690                       # number of overall hits
system.cpu0.dcache.overall_hits::total      411071690                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     44642528                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      44642528                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     44642528                       # number of overall misses
system.cpu0.dcache.overall_misses::total     44642528                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 891363510765                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 891363510765                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 891363510765                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 891363510765                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    455714218                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    455714218                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    455714218                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    455714218                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.097962                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.097962                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.097962                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.097962                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 19966.689852                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 19966.689852                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 19966.689852                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 19966.689852                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3749150                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       147411                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            93659                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1551                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    40.029789                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    95.042553                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     27633650                       # number of writebacks
system.cpu0.dcache.writebacks::total         27633650                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     17760112                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     17760112                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     17760112                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     17760112                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     26882416                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     26882416                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     26882416                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     26882416                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 436996042160                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 436996042160                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 436996042160                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 436996042160                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058990                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058990                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058990                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058990                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16255.832145                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16255.832145                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16255.832145                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16255.832145                       # average overall mshr miss latency
system.cpu0.dcache.replacements              27633650                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    295797716                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      295797716                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     32800183                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     32800183                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 576355278000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 576355278000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    328597899                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    328597899                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.099819                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.099819                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 17571.709219                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 17571.709219                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     10959045                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     10959045                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     21841138                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     21841138                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 316917831000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 316917831000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.066468                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066468                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14510.133629                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14510.133629                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    115273974                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     115273974                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     11842345                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     11842345                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 315008232765                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 315008232765                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127116319                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127116319                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.093161                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.093161                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 26600.156706                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 26600.156706                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6801067                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6801067                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      5041278                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      5041278                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 120078211160                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 120078211160                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039659                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039659                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 23819.002078                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 23819.002078                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1789                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1789                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1354                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1354                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9395500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9395500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3143                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3143                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.430799                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.430799                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6939.069424                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6939.069424                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1340                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1340                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       695000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       695000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004454                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004454                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 49642.857143                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 49642.857143                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2932                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2932                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          146                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          146                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       689500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       689500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3078                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3078                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.047433                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.047433                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4722.602740                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4722.602740                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          146                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          146                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       543500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       543500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.047433                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.047433                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3722.602740                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3722.602740                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1050650                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1050650                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       760815                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       760815                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  63236058000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  63236058000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811465                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811465                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.420000                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.420000                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 83116.208277                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 83116.208277                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       760815                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       760815                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  62475243000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  62475243000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.420000                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.420000                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 82116.208277                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 82116.208277                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1018229907000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.987708                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          439770004                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         27642999                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.908911                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           289500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.987708                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999616                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999616                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        942706839                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       942706839                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1018229907000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            29716674                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            25860653                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1069                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              458364                       # number of demand (read+write) hits
system.l2.demand_hits::total                 56036760                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           29716674                       # number of overall hits
system.l2.overall_hits::.cpu0.data           25860653                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1069                       # number of overall hits
system.l2.overall_hits::.cpu1.data             458364                       # number of overall hits
system.l2.overall_hits::total                56036760                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             63650                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1771520                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1452                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1271603                       # number of demand (read+write) misses
system.l2.demand_misses::total                3108225                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            63650                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1771520                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1452                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1271603                       # number of overall misses
system.l2.overall_misses::total               3108225                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5650036500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 170438451997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    134702000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 129664927498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     305888117995                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5650036500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 170438451997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    134702000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 129664927498                       # number of overall miss cycles
system.l2.overall_miss_latency::total    305888117995                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29780324                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        27632173                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2521                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1729967                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             59144985                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29780324                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       27632173                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2521                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1729967                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            59144985                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002137                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.064111                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.575962                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.735045                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.052553                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002137                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.064111                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.575962                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.735045                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.052553                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88767.266300                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96210.289467                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92769.972452                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101969.661520                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98412.475929                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88767.266300                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96210.289467                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92769.972452                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101969.661520                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98412.475929                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                 59                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         1                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs             59                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4446869                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2809093                       # number of writebacks
system.l2.writebacks::total                   2809093                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             81                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         171730                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          81320                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              253140                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            81                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        171730                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         81320                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             253140                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        63569                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1599790                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1443                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1190283                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2855085                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        63569                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1599790                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1443                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1190283                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5595818                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8450903                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5008809001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 142286425497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    119564000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 111093058500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 258507856998                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5008809001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 142286425497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    119564000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 111093058500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 452762368821                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 711270225819                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002135                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.057896                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.572392                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.688038                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.048273                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002135                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.057896                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.572392                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.688038                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.142885                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78793.264028                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88940.689401                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82857.934858                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93333.315270                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90542.963519                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78793.264028                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88940.689401                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82857.934858                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93333.315270                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 80910.846068                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84164.997021                       # average overall mshr miss latency
system.l2.replacements                       12008997                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7434229                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7434229                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7434229                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7434229                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     51589965                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         51589965                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     51589965                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     51589965                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5595818                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5595818                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 452762368821                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 452762368821                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 80910.846068                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 80910.846068                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   12                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            37                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 55                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       360500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        28500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       389000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           29                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               67                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.973684                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.620690                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.820896                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  9743.243243                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1583.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7072.727273                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           37                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            55                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       740500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       353000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1093500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.973684                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.620690                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.820896                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20013.513514                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19611.111111                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19881.818182                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.600000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.818182                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        60000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       121000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       181000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.600000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.818182                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20111.111111                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4552725                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           193566                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4746291                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1247225                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1028045                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2275270                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 121913218499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 104771807498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  226685025997                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5799950                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1221611                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7021561                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.215041                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.841549                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.324040                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 97747.574414                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 101913.639479                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99629.945456                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        85910                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        38659                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           124569                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1161315                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       989386                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2150701                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 103868658999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  91700567500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 195569226499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.200228                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.809903                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.306300                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 89440.555748                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92684.318860                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90932.782613                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      29716674                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1069                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           29717743                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        63650                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1452                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            65102                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5650036500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    134702000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5784738500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29780324                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2521                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       29782845                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002137                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.575962                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002186                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88767.266300                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92769.972452                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88856.540506                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           81                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            9                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            90                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        63569                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1443                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        65012                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5008809001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    119564000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5128373001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002135                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.572392                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002183                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78793.264028                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82857.934858                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78883.483065                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     21307928                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       264798                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          21572726                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       524295                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       243558                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          767853                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  48525233498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  24893120000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  73418353498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     21832223                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       508356                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      22340579                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.024015                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.479109                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.034370                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 92553.302049                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 102206.127493                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95615.115781                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        85820                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        42661                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       128481                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       438475                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       200897                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       639372                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  38417766498                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  19392491000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  57810257498                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.020084                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.395190                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.028619                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87616.777463                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 96529.520102                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90417.249266                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          347                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           18                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               365                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          346                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           24                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             370                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      9195000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       434000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      9629000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          693                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           42                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           735                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.499278                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.571429                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.503401                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 26575.144509                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 18083.333333                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 26024.324324                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          170                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           13                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          183                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          176                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           11                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          187                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3637486                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       217500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3854986                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.253968                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.261905                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.254422                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20667.534091                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19772.727273                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20614.898396                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1018229907000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1018229907000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999933                       # Cycle average of tags in use
system.l2.tags.total_refs                   123420521                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  12009531                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.276881                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.890860                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.976052                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.350756                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.002564                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.098337                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    19.681364                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.467045                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.046501                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.161731                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.017162                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.307521                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            24                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.375000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 957369531                       # Number of tag accesses
system.l2.tags.data_accesses                957369531                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1018229907000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4068544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     102484480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         92352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      76215232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    352138944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          534999552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4068544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        92352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4160896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    179781952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       179781952                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          63571                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1601320                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1443                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1190863                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5502171                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8359368                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2809093                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2809093                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3995703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        100649646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            90699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         74850711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    345834415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             525421173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3995703                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        90699                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4086401                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      176563221                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            176563221                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      176563221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3995703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       100649646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           90699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        74850711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    345834415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            701984394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2776230.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     63569.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1549313.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1443.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1169465.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5485140.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006340374750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       170453                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       170453                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            16190832                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2614549                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8359368                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2809093                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8359368                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2809093                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  90438                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 32863                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            393723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            398380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            416461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            564214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            570568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            629693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            580500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            617503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            736717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            613314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           503983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           450734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           562787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           398758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           396792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           434803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            134972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            136959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            128927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            120209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            192596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            216485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            213038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            229663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            239985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            223429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           174395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           158198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           181060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           139730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           139682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           146887                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.97                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 264122579718                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                41344650000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            419165017218                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31941.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50691.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6354060                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1642983                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                59.18                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8359368                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2809093                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1624365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1727382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1872593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1090103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  866098                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  614005                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  165970                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  125473                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   88571                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   33115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  25392                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  16505                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   9619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   6560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1924                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  16372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  18111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  59233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 118855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 159664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 176076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 181289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 183648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 184322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 184856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 186656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 192800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 184612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 182221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 179050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 175530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 173937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 174942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3048089                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    231.911549                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   167.246597                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.643674                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       890668     29.22%     29.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1440059     47.24%     76.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       213315      7.00%     83.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       196610      6.45%     89.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        82557      2.71%     92.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        38269      1.26%     93.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        37011      1.21%     95.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        24445      0.80%     95.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       125155      4.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3048089                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       170453                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      48.511461                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     45.008694                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    276.749727                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       170448    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::110592-114687            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        170453                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       170453                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.287276                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.267838                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.836680                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           149474     87.69%     87.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2460      1.44%     89.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12204      7.16%     96.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4208      2.47%     98.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1430      0.84%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              439      0.26%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              148      0.09%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               56      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               27      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        170453                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              529211520                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5788032                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               177677760                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               534999552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            179781952                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       519.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       174.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    525.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    176.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1018229803000                       # Total gap between requests
system.mem_ctrls.avgGap                      91170.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4068416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     99156032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        92352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     74845760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    351048960                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    177677760                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3995577.002827122808                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 97380789.268056720495                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 90698.573441135421                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 73505756.887967735529                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 344763945.339507699013                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 174496701.362357437611                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        63571                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1601320                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1443                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1190863                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5502171                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2809093                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2367799654                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  76238634914                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     58872379                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  61654415086                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 278845295185                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 24341752606382                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37246.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47609.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40798.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51772.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     50679.14                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8665342.37                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11004132300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5848812255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         29258920320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7325570520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     80377702080.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     184788891660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     235388586240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       553992615375                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        544.074193                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 610016189327                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  34000720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 374212997673                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          10759315980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5718685500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         29781239880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7166271780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     80377702080.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     256170344490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     175277889120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       565251448830                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        555.131454                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 452889433842                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  34000720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 531339753158                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                175                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           88                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9801491914.772728                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   46130952569.434769                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           84     95.45%     95.45% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.14%     96.59% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.14%     97.73% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.14%     98.86% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.14%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        45000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 346631110500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             88                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   155698618500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 862531288500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1018229907000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     10906464                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10906464                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     10906464                       # number of overall hits
system.cpu1.icache.overall_hits::total       10906464                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2769                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2769                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2769                       # number of overall misses
system.cpu1.icache.overall_misses::total         2769                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    164116500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    164116500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    164116500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    164116500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     10909233                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     10909233                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     10909233                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     10909233                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000254                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000254                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000254                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000254                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 59269.230769                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 59269.230769                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 59269.230769                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 59269.230769                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2489                       # number of writebacks
system.cpu1.icache.writebacks::total             2489                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          248                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          248                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          248                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          248                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2521                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2521                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2521                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2521                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    150396000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    150396000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    150396000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    150396000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000231                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000231                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000231                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000231                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 59657.278858                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 59657.278858                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 59657.278858                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 59657.278858                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2489                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     10906464                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10906464                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2769                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2769                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    164116500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    164116500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     10909233                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     10909233                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000254                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000254                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 59269.230769                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 59269.230769                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          248                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          248                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2521                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2521                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    150396000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    150396000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000231                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000231                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 59657.278858                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 59657.278858                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1018229907000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.990565                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           10891886                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2489                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          4376.008839                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        299118500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.990565                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999705                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999705                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         21820987                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        21820987                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1018229907000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16232716                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16232716                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16232716                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16232716                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3944942                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3944942                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3944942                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3944942                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 244576123689                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 244576123689                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 244576123689                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 244576123689                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20177658                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20177658                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20177658                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20177658                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.195510                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.195510                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.195510                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.195510                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 61997.394053                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 61997.394053                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 61997.394053                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 61997.394053                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       908305                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        67491                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            19921                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            767                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    45.595352                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    87.993481                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1729223                       # number of writebacks
system.cpu1.dcache.writebacks::total          1729223                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2913675                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2913675                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2913675                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2913675                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1031267                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1031267                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1031267                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1031267                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  75937806026                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  75937806026                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  75937806026                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  75937806026                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.051109                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.051109                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.051109                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.051109                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 73635.446520                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 73635.446520                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 73635.446520                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 73635.446520                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1729223                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14624288                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14624288                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2243911                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2243911                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 123648676500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 123648676500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16868199                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16868199                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.133026                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.133026                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 55104.091250                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 55104.091250                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1735340                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1735340                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       508571                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       508571                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  28826830500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  28826830500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030150                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030150                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 56682.017850                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 56682.017850                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1608428                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1608428                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1701031                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1701031                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 120927447189                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 120927447189                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3309459                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3309459                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.513991                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.513991                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 71090.678059                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 71090.678059                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1178335                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1178335                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       522696                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       522696                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  47110975526                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  47110975526                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.157940                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.157940                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 90130.736654                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 90130.736654                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          292                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          292                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          164                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          164                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7890000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7890000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          456                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          456                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.359649                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.359649                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 48109.756098                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 48109.756098                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          120                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          120                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           44                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           44                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3476500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3476500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.096491                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.096491                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 79011.363636                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 79011.363636                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          342                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          342                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          101                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          101                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       577500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       577500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          443                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          443                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.227991                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.227991                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5717.821782                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5717.821782                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          101                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          101                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       476500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       476500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.227991                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.227991                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4717.821782                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4717.821782                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1102984                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1102984                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       708214                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       708214                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  62802095500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  62802095500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811198                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811198                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.391020                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.391020                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88676.721302                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88676.721302                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       708214                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       708214                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  62093881500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  62093881500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.391020                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.391020                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87676.721302                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87676.721302                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1018229907000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.785782                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19071695                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1739374                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.964689                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        299130000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.785782                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.899556                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.899556                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45718911                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45718911                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1018229907000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          52124130                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10243322                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     51711422                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9199904                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          8729714                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              17                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             341                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           247                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            588                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7040414                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7040414                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      29782849                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     22341283                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          735                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          735                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     89340944                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     82909957                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7531                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5198901                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             177457333                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3811879424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3537012992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       320640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    221388608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7570601664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        20758799                       # Total snoops (count)
system.tol2bus.snoopTraffic                 181034944                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         79904588                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.073202                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.264581                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               74139851     92.79%     92.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5682164      7.11%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  80712      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1861      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           79904588                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       118301424981                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       41466609839                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44707175979                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2610514813                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3787987                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            25506                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1610798594000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 136591                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703488                       # Number of bytes of host memory used
host_op_rate                                   136939                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10428.22                       # Real time elapsed on the host
host_tick_rate                               56823565                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1424400257                       # Number of instructions simulated
sim_ops                                    1428027017                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.592569                       # Number of seconds simulated
sim_ticks                                592568687000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.887167                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               92105810                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            92209853                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3402796                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        100509658                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              5154                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          13430                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            8276                       # Number of indirect misses.
system.cpu0.branchPred.lookups              101969849                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1594                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           757                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3401022                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  59691565                       # Number of branches committed
system.cpu0.commit.bw_lim_events             13718995                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           2794                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      113213155                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           261727158                       # Number of instructions committed
system.cpu0.commit.committedOps             261727774                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1164426246                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.224770                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.153957                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1101765056     94.62%     94.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     12100972      1.04%     95.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     20660382      1.77%     97.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2226913      0.19%     97.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       927821      0.08%     97.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1371051      0.12%     97.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       278592      0.02%     97.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     11376464      0.98%     98.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     13718995      1.18%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1164426246                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               10322                       # Number of function calls committed.
system.cpu0.commit.int_insts                260486783                       # Number of committed integer instructions.
system.cpu0.commit.loads                     80905057                       # Number of loads committed
system.cpu0.commit.membars                        980                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1031      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       179547031     68.60%     68.60% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            803      0.00%     68.60% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             236      0.00%     68.60% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.60% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     68.60% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     68.60% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.60% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.60% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     68.60% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     68.60% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.60% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       80905758     30.91%     99.51% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1272600      0.49%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        261727774                       # Class of committed instruction
system.cpu0.commit.refs                      82178452                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  261727158                       # Number of Instructions Simulated
system.cpu0.committedOps                    261727774                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.517741                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.517741                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            978893310                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 1861                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            79297712                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             396205061                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                46853780                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                132048542                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3401437                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 3107                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             20127003                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  101969849                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 93286628                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1083087136                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               942597                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     454990866                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                6806422                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.086239                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          94833715                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          92110964                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.384798                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1181324072                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.385155                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.696986                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               843751543     71.42%     71.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               235678303     19.95%     91.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                94547517      8.00%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3126712      0.26%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 2235277      0.19%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   13553      0.00%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1969404      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     427      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1336      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1181324072                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      310                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     214                       # number of floating regfile writes
system.cpu0.idleCycles                        1091494                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3517661                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                71743808                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.448289                       # Inst execution rate
system.cpu0.iew.exec_refs                   306921144                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1294767                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               93332877                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            116303273                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              2012                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1955159                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1658375                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          371384524                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            305626377                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3017394                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            530063782                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                974482                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            631597080                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3401437                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            632804157                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     19803067                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            2068                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           54                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          215                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           73                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     35398216                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       384980                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           215                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       617744                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2899917                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                273339828                       # num instructions consuming a value
system.cpu0.iew.wb_count                    318300076                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.740760                       # average fanout of values written-back
system.cpu0.iew.wb_producers                202479115                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.269195                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     319166469                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               637285450                       # number of integer regfile reads
system.cpu0.int_regfile_writes              246134537                       # number of integer regfile writes
system.cpu0.ipc                              0.221350                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.221350                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1291      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            224003639     42.02%     42.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1453      0.00%     42.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  258      0.00%     42.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     42.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     42.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     42.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     42.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     42.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     42.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                52      0.00%     42.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     42.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     42.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     42.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     42.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     42.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     42.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     42.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     42.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     42.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     42.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     42.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     42.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     42.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     42.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     42.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     42.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     42.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     42.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     42.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     42.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     42.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     42.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     42.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     42.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     42.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     42.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     42.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     42.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     42.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     42.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     42.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     42.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     42.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     42.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     42.02% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           307731653     57.73%     99.75% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1342560      0.25%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             58      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             533081175                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    321                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                642                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          320                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               331                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   41577516                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.077995                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1857110      4.47%      4.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      4.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      4.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      4.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      4.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      4.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      4.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      4.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      4.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      4.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      4.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      4.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      4.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      4.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      4.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      4.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      4.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      4.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      4.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      4.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      4.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      4.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      4.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      4.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      4.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      4.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      4.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      4.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      4.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      4.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      4.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      4.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      4.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      4.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      4.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      4.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      4.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      4.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      4.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      4.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      4.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      4.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      4.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              39719393     95.53%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1013      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             574657079                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2295373805                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    318299756                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        481041122                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 371381437                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                533081175                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3087                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      109656753                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          6310508                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           293                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     71007816                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1181324072                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.451257                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.194814                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          968772613     82.01%     82.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           88988865      7.53%     89.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           38481185      3.26%     92.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           18562733      1.57%     94.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           36325643      3.07%     97.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           20558894      1.74%     99.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            5586015      0.47%     99.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            2556383      0.22%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            1491741      0.13%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1181324072                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.450841                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2374420                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          506509                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           116303273                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1658375                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    584                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      1182415566                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2721809                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              734778782                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            200768716                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              26202729                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                57228923                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             237220576                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               347713                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            512470266                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             382338475                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          295010188                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                138370798                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1008004                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3401437                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            247457455                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                94241480                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              314                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       512469952                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         86677                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1229                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                122892288                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1215                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1525645034                       # The number of ROB reads
system.cpu0.rob.rob_writes                  766791530                       # The number of ROB writes
system.cpu0.timesIdled                          16194                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  260                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.481378                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               16089571                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            16173450                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2166261                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         27488394                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              4662                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          21412                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           16750                       # Number of indirect misses.
system.cpu1.branchPred.lookups               29156357                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          404                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           465                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2166043                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  13096735                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3015912                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2596                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       46171813                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            57070814                       # Number of instructions committed
system.cpu1.commit.committedOps              57071600                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    186830953                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.305472                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.230608                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    167750894     89.79%     89.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      8248434      4.41%     94.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4517570      2.42%     96.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       849906      0.45%     97.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       611971      0.33%     97.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1047183      0.56%     97.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        96368      0.05%     98.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       692715      0.37%     98.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3015912      1.61%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    186830953                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4168                       # Number of function calls committed.
system.cpu1.commit.int_insts                 55831916                       # Number of committed integer instructions.
system.cpu1.commit.loads                     13939931                       # Number of loads committed
system.cpu1.commit.membars                       1142                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1142      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        41764818     73.18%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       13940396     24.43%     97.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1365004      2.39%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         57071600                       # Class of committed instruction
system.cpu1.commit.refs                      15305400                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   57070814                       # Number of Instructions Simulated
system.cpu1.committedOps                     57071600                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.413185                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.413185                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            121124145                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  233                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13700356                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             115713790                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                15496636                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 53164428                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2174099                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                  914                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2649768                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   29156357                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 17692052                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    174133302                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               609232                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     135551111                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                4348634                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.149678                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          18301457                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          16094233                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.695872                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         194609076                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.696540                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.096544                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               113139175     58.14%     58.14% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                49149440     25.26%     83.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                22409856     11.52%     94.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3892898      2.00%     96.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3082138      1.58%     98.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   37954      0.02%     98.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 2897030      1.49%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      48      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     537      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           194609076                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         184178                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2301664                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                17927520                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.445241                       # Inst execution rate
system.cpu1.iew.exec_refs                    25699234                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1531393                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               53220979                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             25587621                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1624                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          3347623                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2393848                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          102806990                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             24167841                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1837255                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             86729956                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                321094                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             38608179                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2174099                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             39129234                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       672529                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          292912                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          979                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         7910                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     11647690                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1028379                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          7910                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1225169                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1076495                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 64271162                       # num instructions consuming a value
system.cpu1.iew.wb_count                     80419498                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.738462                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 47461803                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.412845                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      80745702                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               112138416                       # number of integer regfile reads
system.cpu1.int_regfile_writes               61290204                       # number of integer regfile writes
system.cpu1.ipc                              0.292981                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.292981                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1329      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             62050671     70.06%     70.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                2510      0.00%     70.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     70.07% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            24902129     28.12%     98.18% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1610412      1.82%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              88567211                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     957759                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.010814                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 126321     13.19%     13.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     13.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     13.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     13.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     13.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     13.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     13.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     13.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     13.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     13.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     13.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     13.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     13.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     13.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     13.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     13.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     13.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     13.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     13.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     13.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     13.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     13.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     13.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     13.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     13.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     13.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     13.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     13.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     13.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     13.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     13.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     13.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     13.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     13.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     13.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     13.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     13.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     13.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     13.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     13.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     13.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     13.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     13.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                831257     86.79%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  181      0.02%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              89523641                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         373043781                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     80419498                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        148550269                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 102804046                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 88567211                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               2944                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       45735390                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           342524                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           348                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     30643997                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    194609076                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.455103                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.003327                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          147536002     75.81%     75.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           24178301     12.42%     88.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           12813278      6.58%     94.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4791079      2.46%     97.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3393440      1.74%     99.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1070893      0.55%     99.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             471041      0.24%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             205690      0.11%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             149352      0.08%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      194609076                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.454673                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          5508961                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          888108                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            25587621                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2393848                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    187                       # number of misc regfile reads
system.cpu1.numCycles                       194793254                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   990258235                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               99739736                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             42611685                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3076982                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                18062856                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              18461488                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               278170                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            148889079                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             110893443                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           84406955                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 52365667                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1020175                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2174099                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             22209430                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                41795270                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       148889079                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         57288                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1260                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 10668716                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1257                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   287058103                       # The number of ROB reads
system.cpu1.rob.rob_writes                  214273822                       # The number of ROB writes
system.cpu1.timesIdled                           2300                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         43811692                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                30006                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            44080305                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1029347                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     61292760                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     122283720                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       374823                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       261528                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     25242855                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     20239961                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     50484885                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       20501489                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 592568687000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           61273046                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       411855                       # Transaction distribution
system.membus.trans_dist::CleanEvict         60579535                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1299                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            417                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17565                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17565                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      61273049                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    183574331                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              183574331                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   3948957824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              3948957824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1266                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          61292330                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                61292330    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            61292330                       # Request fanout histogram
system.membus.respLayer1.occupancy       313463101124                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             52.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        139386352044                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              23.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   592568687000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 592568687000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 592568687000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 592568687000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 592568687000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   592568687000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 592568687000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 592568687000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 592568687000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 592568687000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 34                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           17                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    80053705.882353                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   20627053.624320                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           17    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        62500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     86458000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             17                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   591207774000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1360913000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 592568687000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     93270173                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        93270173                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     93270173                       # number of overall hits
system.cpu0.icache.overall_hits::total       93270173                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        16455                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         16455                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        16455                       # number of overall misses
system.cpu0.icache.overall_misses::total        16455                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    931726500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    931726500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    931726500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    931726500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     93286628                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     93286628                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     93286628                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     93286628                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000176                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000176                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000176                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000176                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 56622.698268                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 56622.698268                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 56622.698268                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 56622.698268                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2146                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               39                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    55.025641                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15186                       # number of writebacks
system.cpu0.icache.writebacks::total            15186                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1269                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1269                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1269                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1269                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15186                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15186                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15186                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15186                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    857224500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    857224500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    857224500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    857224500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000163                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000163                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000163                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000163                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 56448.340577                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 56448.340577                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 56448.340577                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 56448.340577                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15186                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     93270173                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       93270173                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        16455                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        16455                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    931726500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    931726500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     93286628                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     93286628                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000176                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000176                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 56622.698268                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 56622.698268                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1269                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1269                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15186                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15186                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    857224500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    857224500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000163                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000163                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 56448.340577                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 56448.340577                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 592568687000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           93285570                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15218                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          6129.949402                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        186588442                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       186588442                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 592568687000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     66571357                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        66571357                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     66571357                       # number of overall hits
system.cpu0.dcache.overall_hits::total       66571357                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     34462998                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      34462998                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     34462998                       # number of overall misses
system.cpu0.dcache.overall_misses::total     34462998                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2710137587540                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2710137587540                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2710137587540                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2710137587540                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    101034355                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    101034355                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    101034355                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    101034355                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.341102                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.341102                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.341102                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.341102                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 78639.054778                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 78639.054778                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 78639.054778                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 78639.054778                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    927230953                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        88113                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         20022929                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1700                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    46.308457                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    51.831176                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     23184577                       # number of writebacks
system.cpu0.dcache.writebacks::total         23184577                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     11276592                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     11276592                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     11276592                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     11276592                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     23186406                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     23186406                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     23186406                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     23186406                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 2117892610720                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 2117892610720                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 2117892610720                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 2117892610720                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.229490                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.229490                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.229490                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.229490                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 91341.996285                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 91341.996285                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 91341.996285                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 91341.996285                       # average overall mshr miss latency
system.cpu0.dcache.replacements              23184577                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     65684076                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       65684076                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     34078387                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     34078387                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2685379265500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2685379265500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     99762463                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     99762463                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.341595                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.341595                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 78800.069543                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 78800.069543                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     10936351                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     10936351                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     23142036                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     23142036                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 2115376036500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 2115376036500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.231971                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.231971                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 91408.380684                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 91408.380684                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       887281                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        887281                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       384611                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       384611                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  24758322040                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  24758322040                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1271892                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1271892                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.302393                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.302393                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 64372.371149                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 64372.371149                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       340241                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       340241                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        44370                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        44370                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2516574220                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2516574220                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.034885                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.034885                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 56717.922470                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 56717.922470                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          664                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          664                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          163                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          163                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8126500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8126500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          827                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          827                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.197098                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.197098                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 49855.828221                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 49855.828221                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          152                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          152                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       195500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       195500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.013301                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.013301                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 17772.727273                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17772.727273                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          505                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          505                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          233                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          233                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1085000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1085000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          738                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          738                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.315718                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.315718                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4656.652361                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4656.652361                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          233                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          233                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       852000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       852000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.315718                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.315718                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3656.652361                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3656.652361                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          656                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            656                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          101                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          101                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       464500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       464500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          757                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          757                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.133421                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.133421                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4599.009901                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4599.009901                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          101                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          101                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       363500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       363500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.133421                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.133421                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3599.009901                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3599.009901                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 592568687000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999421                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           89762029                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         23185285                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             3.871509                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999421                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999982                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        225258607                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       225258607                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 592568687000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                6620                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2250043                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 979                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              426287                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2683929                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               6620                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2250043                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                979                       # number of overall hits
system.l2.overall_hits::.cpu1.data             426287                       # number of overall hits
system.l2.overall_hits::total                 2683929                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              8566                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          20933930                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1581                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1610749                       # number of demand (read+write) misses
system.l2.demand_misses::total               22554826                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             8566                       # number of overall misses
system.l2.overall_misses::.cpu0.data         20933930                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1581                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1610749                       # number of overall misses
system.l2.overall_misses::total              22554826                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    762346500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 2046058189633                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    149611500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 188908785069                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2235878932702                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    762346500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 2046058189633                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    149611500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 188908785069                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2235878932702                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15186                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        23183973                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2560                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2037036                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25238755                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15186                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       23183973                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2560                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2037036                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25238755                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.564072                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.902948                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.617578                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.790732                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.893658                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.564072                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.902948                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.617578                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.790732                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.893658                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88996.789633                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 97738.847394                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94630.929791                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 117280.088374                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99130.843780                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88996.789633                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 97738.847394                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94630.929791                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 117280.088374                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99130.843780                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             663698                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     23453                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      28.299066                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  39174250                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              411855                       # number of writebacks
system.l2.writebacks::total                    411855                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             37                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        2250964                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             25                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          57930                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             2308956                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            37                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       2250964                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            25                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         57930                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            2308956                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst         8529                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     18682966                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1556                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1552819                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          20245870                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         8529                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     18682966                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1556                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1552819                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     41399911                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         61645781                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    674196500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1732546814142                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    131716001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 169397915074                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1902750641717                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    674196500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1732546814142                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    131716001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 169397915074                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 3207960312824                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 5110710954541                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.561636                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.805857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.607812                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.762293                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.802174                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.561636                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.805857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.607812                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.762293                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.442505                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 79047.543675                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 92734.034529                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84650.386247                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 109090.573386                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93982.162373                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 79047.543675                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 92734.034529                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84650.386247                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 109090.573386                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 77487.130656                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82904.472482                       # average overall mshr miss latency
system.l2.replacements                       80374119                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       462312                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           462312                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       462312                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       462312                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     24405573                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24405573                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     24405573                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24405573                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     41399911                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       41399911                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 3207960312824                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 3207960312824                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 77487.130656                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 77487.130656                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             289                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              70                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  359                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           360                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            78                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                438                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      9171500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       680000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      9851500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          649                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          148                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              797                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.554700                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.527027                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.549561                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 25476.388889                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  8717.948718                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 22492.009132                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data          360                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           78                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           438                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      7189500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1560500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      8750000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.554700                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.527027                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.549561                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19970.833333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20006.410256                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19977.168950                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.615385                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.571429                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        78000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       164499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       242499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.615385                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.571429                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20562.375000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20208.250000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            17432                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            18747                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 36179                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          25689                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          23584                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               49273                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2237087000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2085038000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4322125000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        43121                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        42331                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             85452                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.595742                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.557133                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.576616                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 87083.459847                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 88409.006106                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87717.918536                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        15949                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        15761                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            31710                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data         9740                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         7823                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          17563                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1000884500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    851877000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1852761500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.225876                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.184805                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.205531                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 102760.215606                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 108893.902595                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 105492.313386                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          6620                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           979                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               7599                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         8566                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1581                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            10147                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    762346500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    149611500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    911958000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15186                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2560                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          17746                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.564072                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.617578                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.571791                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88996.789633                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94630.929791                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89874.642752                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           37                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           25                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            62                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         8529                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1556                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        10085                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    674196500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    131716001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    805912501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.561636                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.607812                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.568297                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 79047.543675                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84650.386247                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79911.998116                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2232611                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       407540                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2640151                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     20908241                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1587165                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        22495406                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 2043821102633                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 186823747069                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2230644849702                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     23140852                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1994705                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      25135557                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.903521                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.795689                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.894963                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 97751.939182                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 117709.089521                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99160.017370                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      2235015                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        42169                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      2277184                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     18673226                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1544996                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     20218222                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1731545929642                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 168546038074                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1900091967716                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.806938                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.774549                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.804367                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 92728.804848                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 109091.569217                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93979.182132                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 592568687000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 592568687000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    88843337                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  80374183                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.105372                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      14.926646                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.012271                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       15.689309                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.002305                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.028814                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    32.340656                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.233229                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000192                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.245145                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000036                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.016075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.505323                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            30                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.468750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.531250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 481236775                       # Number of tag accesses
system.l2.tags.data_accesses                481236775                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 592568687000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        545792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    1198659520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         99584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      99476992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   2623817280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         3922599168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       545792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        99584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        645376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     26358720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        26358720                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           8528                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       18729055                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1556                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1554328                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     40997145                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            61290612                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       411855                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             411855                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           921061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2022819542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           168055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        167874196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   4427870283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            6619653137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       921061                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       168055                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1089116                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       44482134                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             44482134                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       44482134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          921061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2022819542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          168055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       167874196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   4427870283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           6664135272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    385755.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      8529.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  18674225.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1556.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1540744.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  40966650.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.034763652250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        23567                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        23567                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            95019896                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             364516                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    61290614                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     411855                       # Number of write requests accepted
system.mem_ctrls.readBursts                  61290614                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   411855                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  98910                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 26100                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1006178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            837065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            756500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            758491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           6607971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           9429592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           9844380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           7239670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           8197490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           6594961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          3598539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1523777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1361764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1234707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1131215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1069404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             21754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             38313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             44466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             29943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             17479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             20231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             24508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            26301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            22169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            23164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            21841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            22085                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.45                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1824576452351                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               305958520000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2971920902351                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29817.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48567.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 52791435                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  324381                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              61290614                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               411855                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3252332                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4974534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 6643807                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 7729395                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 8048690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 7876995                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 6361470                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 5287258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 3558118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 2408248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1788694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1601020                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 764568                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 357153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 249324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 157673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  91454                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  35562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   4684                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    725                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  18436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  22672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  24078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  25305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  26016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  26477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  27066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  28418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  24355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  24168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  23949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  23804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  23887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      8461637                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    465.743895                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   357.213988                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   328.048485                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       241293      2.85%      2.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3373063     39.86%     42.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       457314      5.40%     48.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1200768     14.19%     62.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       736054      8.70%     71.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       267936      3.17%     74.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       430957      5.09%     79.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       315469      3.73%     83.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1438783     17.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      8461637                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        23567                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2596.492553                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    190.328315                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  48112.124201                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-65535        23551     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.83501e+06-1.90054e+06           16      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         23567                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        23567                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.368015                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.335015                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.128342                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            20412     86.61%     86.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              493      2.09%     88.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1347      5.72%     94.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              673      2.86%     97.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              309      1.31%     98.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              141      0.60%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               62      0.26%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               34      0.14%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               24      0.10%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               28      0.12%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               18      0.08%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               21      0.09%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                4      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         23567                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             3916269056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6330240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                24687680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              3922599296                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             26358720                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      6608.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        41.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   6619.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     44.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        51.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    51.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  592568777500                       # Total gap between requests
system.mem_ctrls.avgGap                       9603.65                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       545856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   1195150400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        99584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     98607616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   2621865600                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     24687680                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 921169.160597242299                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2016897663.038344144821                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 168054.779445340479                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 166407064.975405961275                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 4424576690.465589523315                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 41662140.679397732019                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         8529                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     18729055                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1556                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1554328                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     40997146                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       411855                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    319805504                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 955044178103                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     66708301                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 104695116512                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1911795093931                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 15073874633139                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37496.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     50992.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42871.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     67357.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     46632.39                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  36599955.40                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          26126095380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          13886360400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        176442658980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          951966180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     46777177200.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     264590082390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4733675040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       533508015570                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        900.331096                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9823545615                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19787300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 562957841385                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          34289964240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          18225552015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        260466107580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1061622720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     46777177200.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     267496497000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2286168000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       630603088755                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1064.185642                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3625745869                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19787300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 569155641131                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                320                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          161                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3075603354.037267                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   6184534012.918446                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          161    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        33500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  15661873500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            161                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    97396547000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 495172140000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 592568687000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     17689401                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        17689401                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     17689401                       # number of overall hits
system.cpu1.icache.overall_hits::total       17689401                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2651                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2651                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2651                       # number of overall misses
system.cpu1.icache.overall_misses::total         2651                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    172009500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    172009500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    172009500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    172009500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     17692052                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     17692052                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     17692052                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     17692052                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000150                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000150                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000150                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000150                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 64884.760468                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 64884.760468                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 64884.760468                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 64884.760468                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2560                       # number of writebacks
system.cpu1.icache.writebacks::total             2560                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst           91                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           91                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst           91                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           91                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2560                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2560                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2560                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2560                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    164661000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    164661000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    164661000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    164661000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000145                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000145                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000145                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000145                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 64320.703125                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 64320.703125                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 64320.703125                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 64320.703125                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2560                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     17689401                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       17689401                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2651                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2651                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    172009500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    172009500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     17692052                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     17692052                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000150                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000150                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 64884.760468                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 64884.760468                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst           91                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           91                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2560                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2560                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    164661000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    164661000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000145                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000145                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 64320.703125                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 64320.703125                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 592568687000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           17709060                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2592                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          6832.199074                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         35386664                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        35386664                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 592568687000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16139511                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16139511                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16139511                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16139511                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4380559                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4380559                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4380559                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4380559                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 341944233779                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 341944233779                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 341944233779                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 341944233779                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20520070                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20520070                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20520070                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20520070                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.213477                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.213477                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.213477                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.213477                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 78059.497379                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 78059.497379                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 78059.497379                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 78059.497379                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     45513375                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        22120                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           711742                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            278                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    63.946451                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    79.568345                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2036927                       # number of writebacks
system.cpu1.dcache.writebacks::total          2036927                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2341822                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2341822                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2341822                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2341822                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2038737                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2038737                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2038737                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2038737                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 197870098829                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 197870098829                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 197870098829                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 197870098829                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.099353                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.099353                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.099353                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.099353                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 97055.235094                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 97055.235094                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 97055.235094                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 97055.235094                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2036927                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15156013                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15156013                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3999855                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3999855                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 317193950500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 317193950500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     19155868                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     19155868                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.208806                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.208806                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 79301.362299                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 79301.362299                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2003583                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2003583                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1996272                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1996272                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 195496040000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 195496040000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.104212                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.104212                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 97930.562569                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 97930.562569                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       983498                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        983498                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       380704                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       380704                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  24750283279                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  24750283279                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1364202                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1364202                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.279067                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.279067                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 65011.881354                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 65011.881354                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       338239                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       338239                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        42465                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        42465                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2374058829                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2374058829                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.031128                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.031128                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 55906.248181                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 55906.248181                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          711                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          711                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          146                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          146                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     12733500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     12733500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          857                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          857                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.170362                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.170362                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 87215.753425                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 87215.753425                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           61                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           61                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           85                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           85                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      6618000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      6618000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.099183                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.099183                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 77858.823529                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77858.823529                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          603                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          603                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          198                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          198                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1060000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1060000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          801                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          801                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.247191                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.247191                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5353.535354                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5353.535354                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          198                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          198                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       867000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       867000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.247191                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.247191                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4378.787879                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4378.787879                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        78500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        78500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        73500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        73500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          302                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            302                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          163                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          163                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       968000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       968000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          465                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          465                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.350538                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.350538                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5938.650307                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5938.650307                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          163                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          163                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       805000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       805000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.350538                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.350538                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4938.650307                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4938.650307                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 592568687000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.993392                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18184739                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2038635                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.920056                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.993392                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999793                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999793                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         43082994                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        43082994                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 592568687000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          25155938                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       874167                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     24776938                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        79962264                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         65182667                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1658                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           426                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2084                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            5                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            85664                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           85664                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         17746                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     25138192                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        45558                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     69555960                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7680                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      6113317                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              75722515                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1943808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2967587200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       327680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    260733696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3230592384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       145560905                       # Total snoops (count)
system.tol2bus.snoopTraffic                  26541312                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        170800968                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.123766                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.333932                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              149923166     87.78%     87.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1               20616274     12.07%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 261528      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          170800968                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        50482637107                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       34783332579                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          22792473                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3061120158                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3843493                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
