{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646505769981 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646505769981 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar  5 18:42:49 2022 " "Processing started: Sat Mar  5 18:42:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646505769981 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646505769981 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off custom_instr -c custom_instr " "Command: quartus_map --read_settings_files=on --write_settings_files=off custom_instr -c custom_instr" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646505769981 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646505770465 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646505770465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/e2/gv319-repo/system_template_de1_soc/testbench_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/e2/gv319-repo/system_template_de1_soc/testbench_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "../testbench_1.v" "" { Text "/home/e2/gv319-repo/system_template_de1_soc/testbench_1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646505778205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646505778205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mult1.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_mult1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mult1 " "Found entity 1: lpm_mult1" {  } { { "lpm_mult1.v" "" { Text "/home/e2/gv319-repo/system_template_de1_soc/software/lpm_mult1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646505778206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646505778206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/e2/gv319-repo/system_template_de1_soc/custom_instr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /home/e2/gv319-repo/system_template_de1_soc/custom_instr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 custom_instr " "Found entity 1: custom_instr" {  } { { "../custom_instr.bdf" "" { Schematic "/home/e2/gv319-repo/system_template_de1_soc/custom_instr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646505778207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646505778207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_add_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_add_sub " "Found entity 1: fp_add_sub" {  } { { "fp_add_sub.v" "" { Text "/home/e2/gv319-repo/system_template_de1_soc/software/fp_add_sub.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646505778207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646505778207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_instr_fp_add.bdf 1 1 " "Found 1 design units, including 1 entities, in source file custom_instr_fp_add.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 custom_instr_fp_add " "Found entity 1: custom_instr_fp_add" {  } { { "custom_instr_fp_add.bdf" "" { Schematic "/home/e2/gv319-repo/system_template_de1_soc/software/custom_instr_fp_add.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646505778208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646505778208 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "custom_instr_fp_add " "Elaborating entity \"custom_instr_fp_add\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646505778255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_sub fp_add_sub:inst " "Elaborating entity \"fp_add_sub\" for hierarchy \"fp_add_sub:inst\"" {  } { { "custom_instr_fp_add.bdf" "inst" { Schematic "/home/e2/gv319-repo/system_template_de1_soc/software/custom_instr_fp_add.bdf" { { 152 328 512 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646505778263 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "altfp_add_sub_component altfp_add_sub " "Node instance \"altfp_add_sub_component\" instantiates undefined entity \"altfp_add_sub\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "fp_add_sub.v" "altfp_add_sub_component" { Text "/home/e2/gv319-repo/system_template_de1_soc/software/fp_add_sub.v" 58 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1646505778266 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "435 " "Peak virtual memory: 435 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646505778315 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Mar  5 18:42:58 2022 " "Processing ended: Sat Mar  5 18:42:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646505778315 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646505778315 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646505778315 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646505778315 ""}
