// Configuration parameters for Boot

.equ FW_UPGDE,      1               // Set 1 for firmware upgradation over UART
// Check for Firmware Integrity using CRC32
.equ FW_CHECK,      1 | FW_UPGDE    // set 1 for checking firmware
.equ FW_BASE,       0x08000000      // set the starting location of the firmware to be checked
.equ FW_END,        _etext          // end of firmware generated by linker (do not change)
.equ CRC_LOC,       0x08003FFC      // CRC checksum stored in last 4 bytes of flash page FF

// UART Parameters
// Use the below table to set the baud rate UART during boot
// The UART uses the 8N1 configuration
// The boot runs at 24MHz using the HSI Clock
// The HCLK prescalar is set to 3, hence UART runs at 8MHz
// -----------------+----------+---------
// UART Baud Rate   | Mantissa | Fraction
// -----------------+----------+---------
// 9600             |    52    |     1
// 19200            |    26    |     0
// 115200           |    4     |     5
// -----------------+----------+---------
.equ UART_B_M,      4               // UART Baudrate Mantissa
.equ UART_B_F,      5               // UART Baudrate Fraction

