v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 49700 44500 1 0 1 Gm2.sym
{
T 48405 44000 5 10 0 0 0 6 1
device=GM2
T 48405 43400 5 10 0 0 0 6 1
numslots=0
T 48405 43200 5 10 0 0 0 6 1
source=Gm2.sch
T 49700 44500 5 10 0 0 0 0 1
model-name=GM2
T 49700 44500 5 10 0 0 0 0 1
footprint=none
T 48300 45200 5 10 1 1 0 0 1
refdes=U2
}
C 48500 47700 1 0 0 vdc-1.sym
{
T 49200 48550 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 49200 48750 5 10 0 0 0 0 1
footprint=none
T 49200 48350 5 10 1 1 0 0 1
refdes=Vd
T 49200 48150 5 10 1 1 0 0 1
value='SUPPLY'
}
C 48700 47400 1 0 0 gnd-1.sym
C 50700 47700 1 0 0 vdc-1.sym
{
T 51400 48550 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 51400 48750 5 10 0 0 0 0 1
footprint=none
T 51400 48850 5 10 1 1 0 0 1
refdes=Vs
T 51400 48650 5 10 1 1 0 0 1
value=0V
}
C 50900 47400 1 0 0 gnd-1.sym
N 51000 49700 51000 48900 4
{
T 51000 49700 5 10 1 1 0 0 1
netname=Vss
}
N 48800 49700 48800 48900 4
{
T 48800 49700 5 10 1 1 0 0 1
netname=Vdd
}
C 45600 47900 1 0 0 spice-directive-1.sym
{
T 45700 48200 5 10 0 1 0 0 1
device=directive
T 45700 48300 5 10 1 1 0 0 1
refdes=A2
T 45600 47900 5 10 1 1 0 0 1
value=.GLOBAL Vdd Vss
}
C 45600 49000 1 0 0 spice-directive-1.sym
{
T 45700 49300 5 10 0 1 0 0 1
device=directive
T 45700 49400 5 10 1 1 0 0 1
refdes=A1
T 45600 49000 5 10 1 1 0 0 1
value=.INCLUDE Gm2.net
}
C 42300 49000 1 0 0 spice-directive-1.sym
{
T 42400 49300 5 10 0 1 0 0 1
device=directive
T 42400 49400 5 10 1 1 0 0 1
refdes=A5
T 42400 49100 5 10 1 1 0 0 1
value=.PARAM SUPPLY=3.3v
}
C 42300 47900 1 0 0 spice-directive-1.sym
{
T 42400 48200 5 10 0 1 0 0 1
device=directive
T 42400 48300 5 10 1 1 0 0 1
refdes=A4
T 42300 47300 5 10 1 1 0 0 3
value=.options TEMP=25
.MODEL n1 NMOS
.MODEL p1 PMOS
}
T 41400 45300 9 10 1 0 0 0 7
spice-epilog=.control
ac lin 100 1 10G
let Gm=(i(v_ip_out))/Vin
plot Gm
print Gm > Transconductance_of_GM2.log
.endc

T 44200 50600 9 14 1 0 0 0 1
Measurement of Transconductance for Gm2 circuit block
C 50400 44500 1 270 0 voltage-1.sym
{
T 50900 44400 5 10 0 0 270 0 1
device=VOLTAGE_SOURCE
T 50900 44100 5 10 1 1 0 0 1
refdes=Vin
T 50900 43700 5 10 1 1 0 0 1
value=DC 1.8V AC 1V
}
N 47400 44800 46700 44800 4
N 49700 44800 50600 44800 4
{
T 49700 44800 5 10 0 0 0 0 1
netname=Vin
}
N 50600 44800 50600 44500 4
C 50500 42800 1 0 0 gnd-1.sym
N 50600 43600 50600 43100 4
C 45600 42700 1 0 0 gnd-1.sym
C 45900 43500 1 90 0 asic-cap-2.sym
{
T 45500 44500 5 8 0 0 90 0 1
device=CAPACITOR
T 45300 44300 5 10 1 1 180 0 1
refdes=Cout
T 45300 43800 5 10 1 1 180 0 1
value=1n
}
N 44000 44800 46100 44800 4
N 45700 44800 45700 44400 4
{
T 45700 44800 5 10 0 0 0 0 1
netname=Cout
}
N 45700 43500 45700 43000 4
C 44100 43500 1 90 0 resistor-1.sym
{
T 43700 43800 5 10 0 0 90 0 1
device=RESISTOR
T 43800 44300 5 10 1 1 180 0 1
refdes=R1
T 43300 43800 5 10 1 1 0 0 1
value=100G
}
N 44000 44800 44000 44400 4
C 43900 42700 1 0 0 gnd-1.sym
N 44000 43500 44000 43000 4
C 46100 44600 1 0 0 current_probe.sym
{
T 46100 45100 5 10 0 0 0 0 1
device=CURRENT_PROBE
T 46100 45300 5 10 0 0 0 0 1
value=DC 0V
T 46300 44970 5 6 1 1 0 0 1
refdes=V_IP_out
}
