,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/LeiWang1999/ZYNQ-NVDLA.git,2021-04-23 08:20:35+00:00,NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.,54,LeiWang1999/ZYNQ-NVDLA,360813256,Verilog,ZYNQ-NVDLA,102805,259,2024-04-10 18:45:43+00:00,"['fpga', 'zynq', 'nvdla', 'verilog', 'yolox-nano']",None
1,https://github.com/efabless/caravel_user_project.git,2021-04-05 15:14:33+00:00,https://caravel-user-project.readthedocs.io,319,efabless/caravel_user_project,354876752,Verilog,caravel_user_project,304921,161,2024-04-09 04:50:41+00:00,[],https://api.github.com/licenses/apache-2.0
2,https://github.com/AugustinJose1221/FPGA-Build.git,2021-04-17 05:40:16+00:00,A novel architectural design for stitching video streams in real-time on an FPGA. ,25,AugustinJose1221/FPGA-Build,358794892,Verilog,FPGA-Build,33653,91,2024-04-10 18:19:00+00:00,"['frame-stitching', 'video-frames', 'gaussian-kernel', 'keypoint', 'image', 'image-processing', 'real-time', 'stitching-algorithm', 'fpga', 'verilog']",https://api.github.com/licenses/mit
3,https://github.com/jbilander/SF500.git,2021-04-26 12:36:34+00:00,"Spitfire 500, A low-end 14 MHz Accelerator with IDE and 4/8 MB fast RAM for the Amiga 500.",5,jbilander/SF500,361744289,Verilog,SF500,15555,56,2023-12-18 15:31:59+00:00,[],https://api.github.com/licenses/cc-by-sa-4.0
4,https://github.com/VeriGOOD-ML/public.git,2021-04-04 15:53:20+00:00,,10,VeriGOOD-ML/public,354584424,Verilog,public,505522,38,2024-03-27 17:06:45+00:00,[],https://api.github.com/licenses/apache-2.0
5,https://github.com/efabless/caravel_user_project_analog.git,2021-04-26 11:01:28+00:00,,89,efabless/caravel_user_project_analog,361717437,Verilog,caravel_user_project_analog,2981,38,2024-01-19 07:07:04+00:00,[],https://api.github.com/licenses/apache-2.0
6,https://github.com/olofk/subservient.git,2021-03-31 14:02:56+00:00,Small SERV-based SoC primarily for OpenMPW tapeout,8,olofk/subservient,353376933,Verilog,subservient,190,33,2024-01-21 00:17:21+00:00,[],https://api.github.com/licenses/apache-2.0
7,https://github.com/tharunchitipolu/Dadda-Multiplier-using-CSA.git,2021-04-19 09:53:42+00:00,"Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.",6,tharunchitipolu/Dadda-Multiplier-using-CSA,359409118,Verilog,Dadda-Multiplier-using-CSA,18,32,2024-02-21 15:11:39+00:00,"['verilog', 'dadda-tree', 'vlsi', 'vlsi-project', 'vlsi-design', 'multiplier', 'hardware-description-language', 'fulladder', 'carry-save-adder', 'dadda-multiplier', 'tree-multipliers', 'rtl', 'wallace', 'fast-multiplication']",https://api.github.com/licenses/mpl-2.0
8,https://github.com/antmicro/nvme-verilog-pcie.git,2021-04-01 08:13:34+00:00,,12,antmicro/nvme-verilog-pcie,353625306,Verilog,nvme-verilog-pcie,979,31,2024-04-03 03:59:48+00:00,[],https://api.github.com/licenses/mit
9,https://github.com/xlxlqqq/DigSysDes_EGo1.git,2021-04-20 14:09:45+00:00,Some code made for digital system design lessons and homework.,1,xlxlqqq/DigSysDes_EGo1,359838861,Verilog,DigSysDes_EGo1,2211,30,2023-09-13 06:07:23+00:00,[],None
10,https://github.com/redlightASl/Notes.git,2021-04-04 05:12:58+00:00,,5,redlightASl/Notes,354461530,Verilog,Notes,234331,29,2024-04-02 08:21:23+00:00,[],https://api.github.com/licenses/gpl-3.0
11,https://github.com/LSTM-Kirigaya/ComputerDesignExperiment.git,2021-04-12 14:41:09+00:00,计算机组成原理的实验，包括单周期CPU和五级流水线CPU的verilog实现,4,LSTM-Kirigaya/ComputerDesignExperiment,357229115,Verilog,ComputerDesignExperiment,12121,28,2024-03-29 01:12:35+00:00,[],None
12,https://github.com/fpgadeveloper/ethernet-fmc-processorless.git,2021-04-16 11:45:28+00:00,Example designs for using Ethernet FMC without a processor (ie. state machine based),7,fpgadeveloper/ethernet-fmc-processorless,358581018,Verilog,ethernet-fmc-processorless,273,24,2024-01-19 21:25:57+00:00,[],https://api.github.com/licenses/mit
13,https://github.com/FPGA-Research-Manchester/eFPGA---RTL-to-GDS-with-SKY130.git,2021-04-28 09:48:05+00:00,This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk,11,FPGA-Research-Manchester/eFPGA---RTL-to-GDS-with-SKY130,362416697,Verilog,eFPGA---RTL-to-GDS-with-SKY130,13419,24,2024-03-22 05:51:17+00:00,[],https://api.github.com/licenses/apache-2.0
14,https://github.com/sumukhathrey/Verilog_ASIC_Design.git,2021-04-29 16:26:17+00:00,Verilog for ASIC Design,1,sumukhathrey/Verilog_ASIC_Design,362879751,Verilog,Verilog_ASIC_Design,96319,21,2024-03-25 08:13:13+00:00,"['hardware', 'hardware-modelling', 'verilog', 'sequence-detector', 'testbench', 'rtl', 'counter', 'adder', 'gates']",None
15,https://github.com/jeremysee2/Lichee-Tang-Tutorial.git,2021-04-07 05:22:37+00:00,,6,jeremysee2/Lichee-Tang-Tutorial,355421680,Verilog,Lichee-Tang-Tutorial,27348,17,2024-01-10 18:01:22+00:00,[],None
16,https://github.com/efabless/caravel-lite.git,2021-04-19 22:57:45+00:00,,18,efabless/caravel-lite,359620251,Verilog,caravel-lite,1432487,16,2024-02-20 12:03:27+00:00,[],https://api.github.com/licenses/apache-2.0
17,https://github.com/tomverbeure/jtag_uart_example.git,2021-05-02 22:23:59+00:00,Mini CPU design with JTAG UART support,5,tomverbeure/jtag_uart_example,363762542,Verilog,jtag_uart_example,90,16,2024-03-07 23:55:21+00:00,[],https://api.github.com/licenses/unlicense
18,https://github.com/vsdip/rvmyth_avsddac_interface.git,2021-05-01 16:33:40+00:00,,6,vsdip/rvmyth_avsddac_interface,363457337,Verilog,rvmyth_avsddac_interface,18916,14,2023-10-08 16:32:49+00:00,[],None
19,https://github.com/sadrasabouri/CORDIC.git,2021-04-26 12:47:49+00:00,Implementation of CORDIC Algorithms Using Verilog,1,sadrasabouri/CORDIC,361747559,Verilog,CORDIC,99,14,2024-01-19 04:43:13+00:00,"['cordic', 'cordic-algorithm', 'verilog', 'tanh', 'fpga', 'asic']",https://api.github.com/licenses/mit
20,https://github.com/tomverbeure/fpga_quick_ram_update.git,2021-04-26 03:30:06+00:00,Quickly update a bitstream with new RAM contents,3,tomverbeure/fpga_quick_ram_update,361605932,Verilog,fpga_quick_ram_update,78,13,2023-08-30 23:13:02+00:00,[],https://api.github.com/licenses/unlicense
21,https://github.com/Xilinx/pcie_qdma_ats_example.git,2021-04-15 23:11:39+00:00,,5,Xilinx/pcie_qdma_ats_example,358416345,Verilog,pcie_qdma_ats_example,7006,13,2024-04-12 07:00:26+00:00,[],
22,https://github.com/v9938/ESE_RC755.git,2021-04-24 17:13:41+00:00,MSX Flash cartridge compatible with 8K bank (KONAMI4),2,v9938/ESE_RC755,361221575,Verilog,ESE_RC755,1831,13,2023-07-07 12:22:21+00:00,"['msx', 'hardware']",https://api.github.com/licenses/mit
23,https://github.com/vincent08tw/ai_on_chip_project1.git,2021-05-02 09:38:10+00:00,tpu-systolic-array-weight-stationary,2,vincent08tw/ai_on_chip_project1,363614575,Verilog,ai_on_chip_project1,4404,13,2024-04-02 12:53:22+00:00,[],None
24,https://github.com/mattvenn/xor_vga_fpga.git,2021-04-19 14:44:29+00:00,playing with XOR video patterns on an FPGA,1,mattvenn/xor_vga_fpga,359494134,Verilog,xor_vga_fpga,2660,13,2022-11-09 08:15:16+00:00,[],None
25,https://github.com/KoroB14/DVP_to_FT.git,2021-04-04 10:32:19+00:00,Streaming video over USB using FT232H and Cyclone IV FPGA.,2,KoroB14/DVP_to_FT,354515800,Verilog,DVP_to_FT,43,12,2024-03-17 04:54:24+00:00,[],https://api.github.com/licenses/gpl-3.0
26,https://github.com/Chair-for-Security-Engineering/AGEMA.git,2021-04-29 16:21:07+00:00,Automated Generation of Masked Hardware,1,Chair-for-Security-Engineering/AGEMA,362878368,Verilog,AGEMA,22221,12,2023-10-17 09:05:02+00:00,[],
27,https://github.com/klasnordmark/openlane-examples.git,2021-04-28 09:08:24+00:00,"Examples from the Openlane repository, adapted as Fusesoc cores",3,klasnordmark/openlane-examples,362405463,Verilog,openlane-examples,642,11,2022-04-28 13:09:56+00:00,[],https://api.github.com/licenses/apache-2.0
28,https://github.com/Starrynightzyq/Fractional-N-DIV.git,2021-04-15 11:29:42+00:00,A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop,5,Starrynightzyq/Fractional-N-DIV,358234588,Verilog,Fractional-N-DIV,2343,10,2023-07-09 22:18:08+00:00,[],https://api.github.com/licenses/gpl-3.0
29,https://github.com/AIC2021/AIC2021_TPU_Template.git,2021-04-07 14:30:32+00:00,Template for project1 TPU,21,AIC2021/AIC2021_TPU_Template,355575905,Verilog,AIC2021_TPU_Template,169,10,2024-04-02 13:24:17+00:00,"['tpu', 'accelerator', 'matrix-multiplication', 'systolic-arrays']",None
30,https://github.com/Komorebi660/RV32I-CPU.git,2021-05-01 13:31:56+00:00,An implementation of 5-stages RISC-V CPU,1,Komorebi660/RV32I-CPU,363417379,Verilog,RV32I-CPU,16614,9,2023-12-10 06:48:13+00:00,"['cpu', 'risc-v', 'verilog']",None
31,https://github.com/xhwhht/FPGA_Digital-modulation.git,2021-04-22 12:51:45+00:00,基于FPGA的数字调制系统 ：实现m序列作为信源，并通过按键来选择移位相加的初始值和步进值以及实现2ASK、2FSK、2PSK,2,xhwhht/FPGA_Digital-modulation,360517879,Verilog,FPGA_Digital-modulation,46,9,2024-03-26 18:38:44+00:00,[],https://api.github.com/licenses/bsd-3-clause
32,https://github.com/ept221/pet-on-a-chip.git,2021-04-14 22:55:24+00:00,Senior Design,3,ept221/pet-on-a-chip,358063003,Verilog,pet-on-a-chip,12439,9,2024-03-26 19:49:12+00:00,"['ice40', 'robotics', 'system-on-chip']",https://api.github.com/licenses/mit
33,https://github.com/ljl0222/cpu89.git,2021-04-23 04:23:50+00:00,简单改造了自己动手实现CPU的代码,0,ljl0222/cpu89,360761563,Verilog,cpu89,210,9,2024-03-30 17:43:48+00:00,[],None
34,https://github.com/thesrsakabuvttchi/VLIW.git,2021-04-27 13:15:16+00:00,This is a simple VLIW based processor written in Verilog. A Python script has also been included to simulate static instruction scheduling. ,0,thesrsakabuvttchi/VLIW,362118070,Verilog,VLIW,197,9,2024-02-27 06:30:26+00:00,"['vliw', 'processor', 'verilog', 'dependence-graph', 'static-scheduling']",None
35,https://github.com/Kyp069/zx48.git,2021-04-01 10:42:40+00:00,"zx48, a Sinclair ZX Spectrum 48K FPGA implementation",5,Kyp069/zx48,353665228,Verilog,zx48,244,9,2023-12-18 11:44:57+00:00,[],None
36,https://github.com/Hariharan-2711/UART-FIFO.git,2021-04-19 15:23:22+00:00,Behavioural design of UART with a FIFO buffer in verilog,2,Hariharan-2711/UART-FIFO,359506750,Verilog,UART-FIFO,13,8,2024-04-12 14:02:35+00:00,"['verilog', 'hardware', 'fpga']",None
37,https://github.com/chipsalliance/fpga-interchange-tests.git,2021-04-15 08:01:28+00:00,Repository to run extensive tests on the FPGA interchange format,9,chipsalliance/fpga-interchange-tests,358176463,Verilog,fpga-interchange-tests,3761,8,2023-03-12 09:04:03+00:00,['f4pga'],https://api.github.com/licenses/isc
38,https://github.com/gyd111/NAND-Flash-controller.git,2021-04-12 12:16:05+00:00,MT29F128G based  NAND flash controller,0,gyd111/NAND-Flash-controller,357181378,Verilog,NAND-Flash-controller,87,8,2024-04-09 23:21:26+00:00,[],None
39,https://github.com/splinedrive/i2c_sdd1306_framebuffer.git,2021-04-30 17:25:15+00:00,"It is a fpga implementation of an i2c master, framebuffer for sdd1306 display",2,splinedrive/i2c_sdd1306_framebuffer,363212230,Verilog,i2c_sdd1306_framebuffer,14,8,2023-07-29 12:37:09+00:00,"['i2c', 'ds3132', 'verilog', 'ice40', 'sdd1306', 'uart', 'oled', 'fpga']",https://api.github.com/licenses/isc
40,https://github.com/saikat27/riscvofdm.git,2021-05-03 17:41:46+00:00,An OFDM Accelerator for RISC-V based Processors,3,saikat27/riscvofdm,364012036,Verilog,riscvofdm,231,7,2024-03-08 11:09:09+00:00,[],https://api.github.com/licenses/gpl-3.0
41,https://github.com/Syntonie/videomagazines.git,2021-04-22 06:54:03+00:00,Articles from hobbyist electronic magazines about video,1,Syntonie/videomagazines,360421133,Verilog,videomagazines,54275,7,2024-02-20 10:06:57+00:00,[],None
42,https://github.com/korneliuszo/nhci.git,2021-04-19 20:27:08+00:00,USB for Win95 on PCMCIA,0,korneliuszo/nhci,359589087,Verilog,nhci,2106,7,2024-02-11 10:16:51+00:00,[],None
43,https://github.com/samarth1612/VLIW-Architecture.git,2021-04-07 09:17:41+00:00,Simulation of a 32-bit 5-stage pipelined VLIW processor with an assembly file as input and track the processor register file's updating it constantly.,0,samarth1612/VLIW-Architecture,355483272,Verilog,VLIW-Architecture,31708,7,2022-04-20 13:48:30+00:00,[],None
44,https://github.com/jimmysitu/verilog-axi-formal.git,2021-04-27 14:19:07+00:00,Formal verification for alexforencich/verilog-axi using SymbiYosys,0,jimmysitu/verilog-axi-formal,362138556,Verilog,verilog-axi-formal,65,6,2023-11-18 16:45:01+00:00,[],https://api.github.com/licenses/mit
45,https://github.com/mattvenn/wrapped_project_template.git,2021-04-29 10:02:34+00:00,Template project for the Zero to ASIC course group ASIC application,10,mattvenn/wrapped_project_template,362771654,Verilog,wrapped_project_template,89572,6,2023-11-19 23:08:40+00:00,"['asic', 'efabless', 'google', 'sky130', 'template']",https://api.github.com/licenses/apache-2.0
46,https://github.com/NCKUMaxSnake/ICContest.git,2021-04-12 14:34:41+00:00,IC contest,0,NCKUMaxSnake/ICContest,357226983,Verilog,ICContest,106990,6,2023-01-30 07:44:09+00:00,[],None
47,https://github.com/jingkaih/FPGA-digit-recognition.git,2021-04-04 19:11:03+00:00,This is simply a binary neural network implemented on FPGA. The one and only functionality of this crap is to recognize handwritten digit and hopefully display the correct guess.,3,jingkaih/FPGA-digit-recognition,354626180,Verilog,FPGA-digit-recognition,14650,6,2023-07-19 15:06:35+00:00,[],None
48,https://github.com/sushi-aa/hw2vec.git,2021-04-01 00:28:26+00:00,Research project from UCI's AICPS lab: using GNNs to enable hardware security and prevent hardware trojans,0,sushi-aa/hw2vec,353526458,,hw2vec,150239,6,2023-10-17 15:36:57+00:00,[],https://api.github.com/licenses/mit
49,https://github.com/ucb-ee290c/OsciBear.git,2021-04-22 20:39:10+00:00,,0,ucb-ee290c/OsciBear,360675996,Verilog,OsciBear,297784,6,2024-02-29 04:40:43+00:00,[],https://api.github.com/licenses/apache-2.0
50,https://github.com/strong-Ting/VerilogBoyDE2-115.git,2021-04-02 11:41:50+00:00,Gameboy compatible architecture implement on fpga,0,strong-Ting/VerilogBoyDE2-115,354001699,Verilog,VerilogBoyDE2-115,57241,6,2023-08-18 16:11:20+00:00,[],None
51,https://github.com/neeraj1397/Performance-Analysis-of-Parallel-Prefix-Adders-Using-Zynq-7000-APSoC.git,2021-04-13 16:07:09+00:00,"Performed a comparative study of Parallel Prefix Adders using Verilog HDL on Zynq-7000 APSoC (PL) from XIlinx. Circuits are simulated, synthesized and implemented using Vivado Design Suite. ",2,neeraj1397/Performance-Analysis-of-Parallel-Prefix-Adders-Using-Zynq-7000-APSoC,357613672,Verilog,Performance-Analysis-of-Parallel-Prefix-Adders-Using-Zynq-7000-APSoC,669,6,2023-07-12 06:55:07+00:00,"['prefix-adder', 'adder', 'prefix-tree', 'kogge-stone-adder', 'brent-kung', 'han-carlson', 'ladner-fischer', 'verilog', 'vivado', 'xilinx-fpga', 'xilinx-vivado', 'zynq-7000', 'fpga', 'ripple-carry-adder', 'carry-look-ahead-adder', 'carry-save-adder']",https://api.github.com/licenses/gpl-3.0
52,https://github.com/verimake-team/verilogic.git,2021-04-20 14:51:32+00:00,,2,verimake-team/verilogic,359852714,Verilog,verilogic,642,6,2023-11-09 16:18:03+00:00,[],None
53,https://github.com/Kyp069/zx48-MiSTer.git,2021-04-04 17:37:53+00:00,ZX Spectrum 48K FPGA implementation for Mister boards,5,Kyp069/zx48-MiSTer,354607361,Verilog,zx48-MiSTer,5234,6,2023-11-17 15:05:27+00:00,[],None
54,https://github.com/ylm/gluten-free.git,2021-04-20 13:29:52+00:00,,1,ylm/gluten-free,359826264,Verilog,gluten-free,6859,6,2022-03-26 04:06:38+00:00,[],None
55,https://github.com/mohammedBadawi/pcie5_RX_LTSSM.git,2021-04-18 00:57:47+00:00,,0,mohammedBadawi/pcie5_RX_LTSSM,359014805,Verilog,pcie5_RX_LTSSM,3507,5,2023-11-14 05:49:37+00:00,[],None
56,https://github.com/masoudem/logic_lab_2021.git,2021-04-18 03:55:31+00:00,,14,masoudem/logic_lab_2021,359038392,Verilog,logic_lab_2021,554,5,2024-02-06 18:10:59+00:00,[],https://api.github.com/licenses/gpl-3.0
57,https://github.com/dpgao/FMCAD2021.git,2021-05-02 15:37:30+00:00,,0,dpgao/FMCAD2021,363685811,Verilog,FMCAD2021,190,5,2023-09-03 05:55:12+00:00,[],https://api.github.com/licenses/mit
58,https://github.com/Otter-IO/GPS-Synchronized-Clock.git,2021-04-03 20:29:50+00:00,FPGA Based GPS Synchronized Clock,2,Otter-IO/GPS-Synchronized-Clock,354388156,Verilog,GPS-Synchronized-Clock,7141,5,2024-03-11 02:40:58+00:00,[],https://api.github.com/licenses/gpl-3.0
59,https://github.com/mcjtag/v8b10b.git,2021-04-06 20:07:29+00:00,Verilog 8b10b encoder/decoder,4,mcjtag/v8b10b,355316632,Verilog,v8b10b,4,5,2024-03-27 20:07:56+00:00,[],https://api.github.com/licenses/mit
60,https://github.com/surangamh/trafficgen.git,2021-04-09 09:14:48+00:00,AXI-4 stream traffic generator with configurable word size,0,surangamh/trafficgen,356209734,Verilog,trafficgen,39,5,2023-03-17 00:13:45+00:00,[],None
61,https://github.com/cjhonlyone/axi-lite-master-interface.git,2021-04-24 15:30:05+00:00,use verilog to config IP with axi-lite interface,2,cjhonlyone/axi-lite-master-interface,361198100,Verilog,axi-lite-master-interface,7,5,2023-08-03 05:09:57+00:00,[],https://api.github.com/licenses/mit
62,https://github.com/msaligane/opentitan_soc.git,2021-04-26 15:31:10+00:00,,5,msaligane/opentitan_soc,361801095,Verilog,opentitan_soc,37953,5,2022-07-01 08:15:45+00:00,[],https://api.github.com/licenses/apache-2.0
63,https://github.com/pr-mittal/AES128_Verilog.git,2021-05-01 10:00:09+00:00,,2,pr-mittal/AES128_Verilog,363377182,Verilog,AES128_Verilog,67357,5,2023-12-07 04:22:42+00:00,[],https://api.github.com/licenses/mit
64,https://github.com/pbing/J1_BSV.git,2021-04-17 11:13:08+00:00,Forth CPU J1 in Bluespec SystemVerilog (BSV),1,pbing/J1_BSV,358857915,Verilog,J1_BSV,301,5,2023-10-04 11:04:47+00:00,"['j1', 'bluespec', 'bluespec-systemverilog']",None
65,https://github.com/rvboards/X-Core.git,2021-04-09 07:47:33+00:00,in-order 5 stages RV32 core,1,rvboards/X-Core,356183390,Verilog,X-Core,943,5,2023-10-22 00:40:30+00:00,[],https://api.github.com/licenses/apache-2.0
66,https://github.com/Ashwin-Rajesh/Verilog_comm.git,2021-05-02 03:21:57+00:00,"Implementation of several common digital communication protocols, to be used in FPGAs.",2,Ashwin-Rajesh/Verilog_comm,363556951,Verilog,Verilog_comm,924,5,2024-01-18 00:55:10+00:00,[],https://api.github.com/licenses/mit
67,https://github.com/thomson008/microprocessor-rc.git,2021-03-29 14:22:04+00:00,"Verilog project of a simple microprocessor with peripherals such as mouse, VGA display and IR transmitter. Can be run on Xilinx Basys 3 FPGA board with an additional IR module in order to control a RC car.",1,thomson008/microprocessor-rc,352670680,Verilog,microprocessor-rc,128,5,2024-02-12 22:59:33+00:00,[],None
68,https://github.com/Elrori/YUV422-10bit-to-RGB888.git,2021-04-28 11:43:02+00:00,,0,Elrori/YUV422-10bit-to-RGB888,362446876,Verilog,YUV422-10bit-to-RGB888,75,4,2024-02-03 02:30:56+00:00,[],None
69,https://github.com/vlsicad/clock-divide-by-n.git,2021-04-29 17:01:26+00:00,"this is verilog code for clock divider by n ,  n may be odd or even , and output clock is 50% duty cycle .",2,vlsicad/clock-divide-by-n,362889134,Verilog,clock-divide-by-n,28,4,2023-11-20 06:40:55+00:00,[],None
70,https://github.com/skandaprasad/UART-Verilog.git,2021-04-27 12:10:57+00:00,,1,skandaprasad/UART-Verilog,362099281,Verilog,UART-Verilog,829,4,2021-07-11 12:47:29+00:00,[],None
71,https://github.com/MiSTer-devel/RX-78_MiSTer.git,2021-04-28 14:26:08+00:00,RX-78 core for MiSTer FPGA,2,MiSTer-devel/RX-78_MiSTer,362496955,Verilog,RX-78_MiSTer,6244,4,2023-02-25 05:24:52+00:00,[],None
72,https://github.com/BobAnkh/THUEE_DLP.git,2021-04-06 15:26:53+00:00,THUEE Course: Experiments of Digital Logic and Processor,0,BobAnkh/THUEE_DLP,355238752,Verilog,THUEE_DLP,16220,4,2021-05-08 15:44:11+00:00,[],https://api.github.com/licenses/apache-2.0
73,https://github.com/AndresNavarro82/vt52-fpga-ax2.git,2021-04-28 21:56:19+00:00,vt52-fpga port to the TinyFPGA AX2,0,AndresNavarro82/vt52-fpga-ax2,362616516,Verilog,vt52-fpga-ax2,343,4,2021-06-22 21:18:27+00:00,[],https://api.github.com/licenses/gpl-3.0
74,https://github.com/Kyp069/zx128-MiSTer.git,2021-04-26 14:07:31+00:00,ZX Spectrum 128K FPGA implementation for Mister boards,1,Kyp069/zx128-MiSTer,361773317,Verilog,zx128-MiSTer,1768,4,2023-11-17 17:59:51+00:00,[],None
75,https://github.com/Sea-n/NCTU-109A-DLab.git,2021-03-29 08:17:51+00:00,109 Autumn - Digital Circuit Lab,0,Sea-n/NCTU-109A-DLab,352566753,Verilog,NCTU-109A-DLab,132,4,2023-11-05 13:16:04+00:00,"['nctu', 'homework', 'verilog', 'arty']",None
76,https://github.com/XiGua-cooler/Equal_Freq_measurement.git,2021-05-02 15:35:08+00:00,基于Verilog的等精度频率测量法,0,XiGua-cooler/Equal_Freq_measurement,363685271,Verilog,Equal_Freq_measurement,1,4,2023-01-07 11:59:40+00:00,[],None
77,https://github.com/tojauch/riscv-boom-UPEC.git,2021-04-14 15:13:01+00:00,UPEC is a formal approach for detecting vulnerabilities to transient execution attacks in out-of-order processors,1,tojauch/riscv-boom-UPEC,357948842,Verilog,riscv-boom-UPEC,527647,4,2023-05-24 09:42:01+00:00,[],None
78,https://github.com/HighLevelWallace/pulpino_project.git,2021-04-20 09:05:34+00:00,,1,HighLevelWallace/pulpino_project,359751721,Verilog,pulpino_project,27262,4,2023-08-31 02:06:39+00:00,[],None
79,https://github.com/camrbuss/gol-ice40-hub75.git,2021-04-01 03:54:26+00:00,Learning experience - Conway's Game of Life implemented in Verilog on a ICE40 with a Hub75 LED Panel,0,camrbuss/gol-ice40-hub75,353566388,Verilog,gol-ice40-hub75,10924,4,2022-04-17 17:51:38+00:00,"['ice40', 'icesugar', 'verilog', 'gameoflife', 'game-of-life', 'leds', 'ledmatrix', 'hub75']",https://api.github.com/licenses/mit
80,https://github.com/Infineon/sx3_hdmi_1080p.git,2021-04-01 15:38:53+00:00,FPGA project source code to interface HDMI Receiver with SX3 without frame buffer implementation to support video resolutions of up to 1080p 60fps.,1,Infineon/sx3_hdmi_1080p,353747687,Verilog,sx3_hdmi_1080p,1474,4,2023-07-26 21:06:46+00:00,['non-mtb-2-x'],None
81,https://github.com/klasnordmark/chip_integration_test.git,2021-04-07 08:05:55+00:00,,1,klasnordmark/chip_integration_test,355462423,Verilog,chip_integration_test,228,4,2022-03-21 17:00:34+00:00,[],None
82,https://github.com/XiGua-cooler/Manchester_Coding.git,2021-05-02 11:37:03+00:00,基于Verilog的曼彻斯特编码,1,XiGua-cooler/Manchester_Coding,363635974,Verilog,Manchester_Coding,60,4,2023-09-03 04:15:12+00:00,[],None
83,https://github.com/lawrie/ulx3s_altair_8800.git,2021-04-19 07:48:34+00:00,Altair 8800 on the Ulx3s ECP5 FPGA board,0,lawrie/ulx3s_altair_8800,359373143,Verilog,ulx3s_altair_8800,143,4,2024-03-15 05:51:56+00:00,[],None
84,https://github.com/osresearch/train-display.git,2021-04-22 20:28:58+00:00,NS train display LED matrix,0,osresearch/train-display,360673723,Verilog,train-display,6466,4,2023-04-11 15:36:34+00:00,[],None
85,https://github.com/he-actlab/AxBench_old.git,2021-04-05 03:59:55+00:00,,0,he-actlab/AxBench_old,354711378,Verilog,AxBench_old,5274,4,2024-02-18 02:35:17+00:00,[],None
86,https://github.com/enics-labs/salamandra.git,2021-04-12 11:49:42+00:00,"infrastructure for loading, analyzing, generating, and storing netlists",1,enics-labs/salamandra,357173332,Verilog,salamandra,1118,3,2023-09-19 18:50:42+00:00,[],https://api.github.com/licenses/apache-2.0
87,https://github.com/cytvictor/bdic3001j-arch-mips-lite.git,2021-04-25 09:01:04+00:00,Lab project for BDIC3001J MIPS-Lite (WIP),0,cytvictor/bdic3001j-arch-mips-lite,361379290,Verilog,bdic3001j-arch-mips-lite,14,3,2023-01-28 07:47:37+00:00,[],None
88,https://github.com/bhargavchanti/bch-code.git,2021-04-13 15:30:11+00:00,,0,bhargavchanti/bch-code,357602368,Verilog,bch-code,218,3,2024-03-27 13:29:01+00:00,[],
89,https://github.com/olofk/pdklite.git,2021-04-30 07:12:15+00:00,,1,olofk/pdklite,363057906,Verilog,pdklite,189528,3,2024-03-01 18:29:33+00:00,[],None
90,https://github.com/sina-negarandeh/arm-processor.git,2021-04-08 19:34:40+00:00,A simple implementation of an ARM-based processor.,0,sina-negarandeh/arm-processor,356027713,Verilog,arm-processor,3041,3,2022-11-09 08:19:11+00:00,[],None
91,https://github.com/Sea-n/NCTU-109B-Comp-Org.git,2021-04-01 05:31:35+00:00,NCTU 109 Spring - Computer Organization,1,Sea-n/NCTU-109B-Comp-Org,353585269,Verilog,NCTU-109B-Comp-Org,12924,3,2023-11-03 00:58:14+00:00,"['nctu', 'homework']",None
92,https://github.com/ZahraAbtahi/Dosage-Cpu.git,2021-04-12 06:33:07+00:00,"Dosage is a 20 bit risc cpu, based on Harvard architecrure aimed for educational purposes.",4,ZahraAbtahi/Dosage-Cpu,357083419,Verilog,Dosage-Cpu,773,3,2023-12-24 13:33:45+00:00,"['computer-architecture', 'hardware-designs', 'hardvard', 'architecture']",None
93,https://github.com/zhaolaoge/defog_by_verilog.git,2021-03-30 08:01:51+00:00,,0,zhaolaoge/defog_by_verilog,352918972,Verilog,defog_by_verilog,10,3,2023-10-07 01:16:33+00:00,[],None
94,https://github.com/pha123661/Five-Stage-RISC-V-Pipeline-Processor-Verilog.git,2021-05-01 14:23:12+00:00,A 5-stage RISC-V pipeline processor written in Verilog,1,pha123661/Five-Stage-RISC-V-Pipeline-Processor-Verilog,363428724,Verilog,Five-Stage-RISC-V-Pipeline-Processor-Verilog,13860,3,2023-09-14 07:20:55+00:00,"['pipeline', 'risc-v', 'verilog-project', 'computer-architecture', 'computer-organization', 'cpu']",None
95,https://github.com/kunalg123/rvmyth.git,2021-04-17 02:21:33+00:00,,2,kunalg123/rvmyth,358765677,Verilog,rvmyth,42,3,2022-05-23 20:42:44+00:00,[],None
96,https://github.com/sifferman/ben_eater-gpu.git,2021-04-15 00:49:48+00:00,"Recreation of Ben Eater's ""World's Worst Video Card"" in Verilog",0,sifferman/ben_eater-gpu,358082776,Verilog,ben_eater-gpu,2231,3,2022-02-11 14:44:42+00:00,[],None
97,https://github.com/efabless/caravel_ibex.git,2021-04-07 15:07:14+00:00,An example project that utilizes caravel user space for an ibex based SoC,4,efabless/caravel_ibex,355588201,Verilog,caravel_ibex,594542,3,2023-06-12 13:22:01+00:00,"['caravel', 'mpw-two', 'openlane', 'ibex', 'soc']",https://api.github.com/licenses/apache-2.0
98,https://github.com/DfX-NYUAD/Breaking_CAS-Lock.git,2021-04-15 23:51:38+00:00,,1,DfX-NYUAD/Breaking_CAS-Lock,358422959,Verilog,Breaking_CAS-Lock,45698,3,2024-02-02 11:51:50+00:00,[],https://api.github.com/licenses/gpl-3.0
99,https://github.com/samanehrz1374/Design-compiler.git,2021-04-28 08:17:01+00:00,8 bit adder synthesis with Design compiler,0,samanehrz1374/Design-compiler,362390869,Verilog,Design-compiler,6587,3,2024-02-27 03:54:58+00:00,[],None
100,https://github.com/Alen-Issac-Cherian/CAN-Controller-chip-Design.git,2021-04-29 17:01:02+00:00,Verilog Implementation of Controller Area Network protocol in CC770 controller.,1,Alen-Issac-Cherian/CAN-Controller-chip-Design,362889045,Verilog,CAN-Controller-chip-Design,656,3,2024-03-01 01:56:06+00:00,[],None
101,https://github.com/syedarafia13/RISCV-RV32I-LOGISIM.git,2021-04-03 13:53:11+00:00,RISCV is an open source software.,1,syedarafia13/RISCV-RV32I-LOGISIM,354304473,Verilog,RISCV-RV32I-LOGISIM,1069,3,2024-03-01 20:56:19+00:00,[],None
102,https://github.com/tkarthikeyan132/tomasulo-algorithm.git,2021-04-16 14:24:55+00:00,,0,tkarthikeyan132/tomasulo-algorithm,358624737,Verilog,tomasulo-algorithm,470,3,2021-06-06 07:22:31+00:00,[],None
103,https://github.com/JimmyStones/Pause_MiSTer.git,2021-04-17 17:46:10+00:00,,1,JimmyStones/Pause_MiSTer,358945116,Verilog,Pause_MiSTer,27,3,2022-08-19 14:54:39+00:00,[],https://api.github.com/licenses/gpl-3.0
104,https://github.com/Acc0rdeur/ece_6443_mbist.git,2021-04-30 22:41:15+00:00,Apr 2021 / no dedicated counter or comparator,1,Acc0rdeur/ece_6443_mbist,363275332,Verilog,ece_6443_mbist,25,3,2022-10-27 07:25:08+00:00,[],None
105,https://github.com/onchipuis/A-Connect.git,2021-05-01 21:16:17+00:00,Custom library for A-Connect training methodology for neural networks. Available only in Keras/TensorFlow.,0,onchipuis/A-Connect,363508764,Verilog,A-Connect,1452,3,2023-03-04 16:56:41+00:00,[],None
106,https://github.com/FPGA-Research-Manchester/FABulous-SKY130.git,2021-03-30 09:30:04+00:00,,1,FPGA-Research-Manchester/FABulous-SKY130,352944428,Verilog,FABulous-SKY130,3193,3,2023-10-26 10:20:23+00:00,[],https://api.github.com/licenses/apache-2.0
107,https://github.com/Kyp069/zx128.git,2021-04-26 13:43:39+00:00,"zx128, a Sinclair ZX Spectrum 128K FPGA implementation",3,Kyp069/zx128,361765294,Verilog,zx128,186,3,2023-11-17 15:32:49+00:00,[],None
108,https://github.com/ArthurTaveiradaRocha/TFGRV.git,2021-04-26 22:45:25+00:00,A RISC-V implementation,1,ArthurTaveiradaRocha/TFGRV,361913756,Verilog,TFGRV,91,3,2024-02-22 14:40:39+00:00,[],None
109,https://github.com/lawrie/blackicemx_zx81.git,2021-04-15 10:41:19+00:00,ZX81 on the Blackice Mx ice40 FPGA board,0,lawrie/blackicemx_zx81,358221882,Verilog,blackicemx_zx81,57,3,2024-02-14 23:08:58+00:00,[],None
110,https://github.com/mateibarbu19/digital-computers-1.git,2021-04-09 20:15:50+00:00,A open-source alternative to the OCW Digital Computers 1 (Calculatoare Numerice 1) Laboratories taught at Politehnica University of Bucharest.,0,mateibarbu19/digital-computers-1,356388383,Verilog,digital-computers-1,259,3,2024-01-20 20:57:42+00:00,"['verilog', 'open-source', 'makefile', 'simulation']",https://api.github.com/licenses/gpl-3.0
111,https://github.com/yyongjae/Verilog-HDL_DC.git,2021-03-30 08:27:51+00:00,,0,yyongjae/Verilog-HDL_DC,352926345,Verilog,Verilog-HDL_DC,4,3,2024-03-26 07:10:06+00:00,[],None
112,https://github.com/VLukinov/Ethernet-on-FPGA.git,2021-03-30 09:48:17+00:00,,1,VLukinov/Ethernet-on-FPGA,352949611,Verilog,Ethernet-on-FPGA,988,2,2022-05-28 21:47:25+00:00,[],None
113,https://github.com/aleferri/65HE06.git,2021-05-01 12:35:34+00:00,"Prototype implementation of a Pipelined 16 bit Accumulator CPU, derived by the 6502",0,aleferri/65HE06,363405923,Verilog,65HE06,2931,2,2021-10-24 09:18:34+00:00,[],https://api.github.com/licenses/lgpl-2.1
114,https://github.com/xw2519/EE-Mars-Rover.git,2021-04-26 14:31:10+00:00,,0,xw2519/EE-Mars-Rover,361781339,Verilog,EE-Mars-Rover,385749,2,2023-01-28 01:52:48+00:00,[],None
115,https://github.com/racerxdl/riskow-cores.git,2021-04-19 00:49:13+00:00,Riskow Cores using Fusesoc (WIP),0,racerxdl/riskow-cores,359286377,Verilog,riskow-cores,35,2,2021-05-11 03:35:09+00:00,[],https://api.github.com/licenses/apache-2.0
116,https://github.com/AshwinGhub/Processor-design.git,2021-04-29 12:45:44+00:00,Final year project files and resources,9,AshwinGhub/Processor-design,362814679,Verilog,Processor-design,7869,2,2022-06-27 11:09:13+00:00,[],None
117,https://github.com/klasnordmark/subservient_wrapped.git,2021-04-23 12:03:45+00:00,The Subservient processor wrapped together with some memory for inclusion in the Caravel user project area.,1,klasnordmark/subservient_wrapped,360870053,Verilog,subservient_wrapped,9926,2,2022-01-29 23:09:33+00:00,[],https://api.github.com/licenses/apache-2.0
118,https://github.com/Infineon/sx3_hdmi_4k_framebuffer.git,2021-04-01 15:38:20+00:00,FPGA project source code to interface HDMI Receiver with SX3 with DDR based frame buffer implementation to support resolutions of up to 4K 30fps.,0,Infineon/sx3_hdmi_4k_framebuffer,353747506,Verilog,sx3_hdmi_4k_framebuffer,5248,2,2023-07-27 13:47:12+00:00,['non-mtb-2-x'],None
119,https://github.com/onedigitallife-net/ZoRAM-Amiga-2000-RAM.git,2021-04-27 11:00:16+00:00,Amiga 2000 Zorro II Fast RAM Expansion,4,onedigitallife-net/ZoRAM-Amiga-2000-RAM,362080185,,ZoRAM-Amiga-2000-RAM,950,2,2023-11-27 02:04:24+00:00,[],https://api.github.com/licenses/gpl-3.0
120,https://github.com/surangamh/register-mode-dma.git,2021-04-18 06:16:49+00:00,A register mode DMA example that demonstrates moving data from a traffic generator to DDR memory,3,surangamh/register-mode-dma,359061295,Verilog,register-mode-dma,22,2,2024-01-25 20:33:04+00:00,[],None
121,https://github.com/dieruiqu/OpenCL-Basic-Functions.git,2021-03-30 16:01:35+00:00,"The following modules implements basic arithmetic functions in OpenCL via Verilog modules. The functions are ReLU, IdxShift (multiply by 2 in fixed point) and the operators IEEE-754 multiplication and IEEE-754 addition-subtraction.",1,dieruiqu/OpenCL-Basic-Functions,353060273,Verilog,OpenCL-Basic-Functions,219,2,2022-05-12 09:42:08+00:00,[],None
122,https://github.com/kumayu0108/CS220-Assignments.git,2021-04-14 14:22:19+00:00,This repository contains assignments for CS220 course at IIT Kanpur.,0,kumayu0108/CS220-Assignments,357932390,Verilog,CS220-Assignments,20,2,2022-01-25 07:02:08+00:00,[],None
123,https://github.com/Rickyoung221/UCLA-CSM152A-SPRING2021.git,2021-04-19 02:32:13+00:00,UCLA CSM152A course taking in SPRING 2021 quarter. ,0,Rickyoung221/UCLA-CSM152A-SPRING2021,359306182,Verilog,UCLA-CSM152A-SPRING2021,31157,2,2024-02-11 23:20:56+00:00,['verilog'],None
124,https://github.com/chesha1/COA_experiment.git,2021-04-02 13:12:10+00:00,computer architecture experiemtn 东南大学信息学院大三下机组实验,0,chesha1/COA_experiment,354023414,Verilog,COA_experiment,271,2,2024-02-29 06:53:09+00:00,[],None
125,https://github.com/BeeBeansTechnologies/SiTCPXG_Sample_Code_for_KC705.git,2021-04-05 01:04:27+00:00,,0,BeeBeansTechnologies/SiTCPXG_Sample_Code_for_KC705,354681142,Verilog,SiTCPXG_Sample_Code_for_KC705,1649,2,2021-12-02 06:25:58+00:00,[],
126,https://github.com/JeroenVanC/ScreamRun.git,2021-04-21 09:27:03+00:00,Soclab School project w/ Jonas vannieuwenhuijsen en Jeroen Van Caekenberghe,0,JeroenVanC/ScreamRun,360108966,Verilog,ScreamRun,39838,2,2021-05-22 09:10:23+00:00,[],None
127,https://github.com/voltjia/pacman.git,2021-04-21 06:57:02+00:00,ECE 385 Final Project,1,voltjia/pacman,360062914,Verilog,pacman,54536,2,2021-05-12 08:40:39+00:00,[],None
128,https://github.com/Ank-RTL-dev/Flash-Controller.git,2021-04-02 10:58:44+00:00,,0,Ank-RTL-dev/Flash-Controller,353992283,Verilog,Flash-Controller,15,2,2023-10-07 09:06:00+00:00,[],None
129,https://github.com/programer-guan/mulaxe_controller.git,2021-04-27 08:17:06+00:00,基于SOC的多轴运动控制器设计,1,programer-guan/mulaxe_controller,362034383,Verilog,mulaxe_controller,36788,2,2022-12-08 12:28:49+00:00,[],None
130,https://github.com/yoshiki9636/my-riscv-rv32i.git,2021-05-03 06:16:02+00:00,RISC-V RV32I instruction set CPU for study,0,yoshiki9636/my-riscv-rv32i,363834693,Verilog,my-riscv-rv32i,205,2,2024-02-29 09:13:08+00:00,[],None
131,https://github.com/yippiez/fpga-stepper-driver.git,2021-04-12 15:49:29+00:00,fpga stepper motor driver implemented in verilog,0,yippiez/fpga-stepper-driver,357252061,Verilog,fpga-stepper-driver,3,2,2022-01-23 20:40:28+00:00,[],https://api.github.com/licenses/mit
132,https://github.com/CTmH/singleCycleCPU.git,2021-04-21 08:52:30+00:00,Coursework,2,CTmH/singleCycleCPU,360097462,Verilog,singleCycleCPU,10,2,2023-01-26 11:16:11+00:00,[],None
133,https://github.com/robinsonb5/DACTests.git,2021-04-02 13:50:57+00:00,Some Verilator-based testbenches for audio DACs,2,robinsonb5/DACTests,354033176,Verilog,DACTests,872,2,2023-11-01 00:59:38+00:00,[],None
134,https://github.com/ChewyChair/EE2026-Final-Project.git,2021-04-04 13:17:09+00:00,,0,ChewyChair/EE2026-Final-Project,354548117,Verilog,EE2026-Final-Project,28521,2,2021-04-06 01:24:06+00:00,[],None
135,https://github.com/ashwaninituk/Sigmoid-Calculation.git,2021-04-29 07:46:46+00:00,Sigmoid Calculation using CORDIC algorithm in Verilog,0,ashwaninituk/Sigmoid-Calculation,362733116,Verilog,Sigmoid-Calculation,4,2,2022-11-20 13:16:03+00:00,[],None
136,https://github.com/shenhanjing/hkust_eesm5020_vlsi_project.git,2021-04-18 08:39:34+00:00,,0,shenhanjing/hkust_eesm5020_vlsi_project,359088990,Verilog,hkust_eesm5020_vlsi_project,4128,2,2023-08-13 15:24:20+00:00,[],None
137,https://github.com/Adhesh148/Tomasulo-Sim.git,2021-04-25 06:49:47+00:00,A Simulation of Tomasulo Algorithm using Python & Verilog,0,Adhesh148/Tomasulo-Sim,361352980,Verilog,Tomasulo-Sim,5848,2,2022-04-01 18:19:13+00:00,[],None
138,https://github.com/anishathalye/deterministic-start-benchmark.git,2021-05-01 18:43:28+00:00,,0,anishathalye/deterministic-start-benchmark,363483056,Verilog,deterministic-start-benchmark,63,2,2023-12-03 07:33:22+00:00,[],None
139,https://github.com/lam-n-ha/tiny_risc_v.git,2021-04-08 00:19:05+00:00,Tiny Risc-V architecture implemented on FPGA,1,lam-n-ha/tiny_risc_v,355716548,Verilog,tiny_risc_v,25328,2,2023-03-02 17:55:55+00:00,[],None
140,https://github.com/KiosWong/MobileNetDilatedZynq.git,2021-04-25 13:32:35+00:00,,0,KiosWong/MobileNetDilatedZynq,361437173,Verilog,MobileNetDilatedZynq,11,2,2023-07-02 12:08:51+00:00,[],None
141,https://github.com/abhishek2002228/DRUM_Approximate_Multiplier.git,2021-04-28 22:46:16+00:00,,0,abhishek2002228/DRUM_Approximate_Multiplier,362626093,Verilog,DRUM_Approximate_Multiplier,1756,2,2023-07-13 16:10:01+00:00,[],None
142,https://github.com/kazkojima/x448-fpga.git,2021-04-30 07:52:14+00:00,An FPGA implementation of some curve448 operations,0,kazkojima/x448-fpga,363067615,Verilog,x448-fpga,351,2,2023-07-25 14:45:42+00:00,[],None
143,https://github.com/GaloisInc/BESSPIN-GFE.git,2021-04-14 01:35:56+00:00,BESSPIN Government Furnished Equipment (GFE).,4,GaloisInc/BESSPIN-GFE,357738244,Verilog,BESSPIN-GFE,1165260,2,2022-10-22 22:58:22+00:00,[],
144,https://github.com/gendy-98/Perl_CNN_gen.git,2021-05-03 08:04:03+00:00,,1,gendy-98/Perl_CNN_gen,363858492,Verilog,Perl_CNN_gen,891,2,2021-07-22 21:53:24+00:00,[],None
145,https://github.com/asfdrwe/ASFRV32IM-super.git,2021-04-03 10:04:17+00:00,Single Cycle In-Order SuperScalar RISC-V RV32IM implementations,2,asfdrwe/ASFRV32IM-super,354257664,Verilog,ASFRV32IM-super,1139,2,2023-05-09 06:23:02+00:00,[],None
146,https://github.com/taleman1997/Verilog_ToyCar.git,2021-03-30 23:48:12+00:00,,0,taleman1997/Verilog_ToyCar,353171112,Verilog,Verilog_ToyCar,31123,2,2022-04-04 05:53:45+00:00,[],None
147,https://github.com/tiltil9/mypng.git,2021-04-03 02:23:56+00:00,Simple Implementation of PNG in RTL,1,tiltil9/mypng,354180489,Verilog,mypng,19690,2,2022-05-30 10:26:21+00:00,[],None
148,https://github.com/Qu-Xiangjun/MIPS_Hardware_Design.git,2021-04-13 15:54:32+00:00,MIPS_Hardware_Design,2,Qu-Xiangjun/MIPS_Hardware_Design,357609869,Verilog,MIPS_Hardware_Design,3701,2,2023-05-07 04:19:43+00:00,[],None
149,https://github.com/daneshvar-amrollahi/Multiplier-Accumulator.git,2021-04-24 05:00:54+00:00,A Verilog implementation of a multiplier accumulator (MAC) unit.,1,daneshvar-amrollahi/Multiplier-Accumulator,361074509,Verilog,Multiplier-Accumulator,2182,2,2022-02-24 07:36:25+00:00,[],None
150,https://github.com/Verywanrui/vivado_ram-asynchronous-FIFO.git,2021-04-30 07:20:47+00:00,use vivado ram ip to generate asynchronous FIFO,0,Verywanrui/vivado_ram-asynchronous-FIFO,363059964,Verilog,vivado_ram-asynchronous-FIFO,29,2,2023-04-17 08:00:21+00:00,[],https://api.github.com/licenses/gpl-3.0
151,https://github.com/D3r3k23/clk_divider.git,2021-04-02 18:22:59+00:00,Verilog clock divider circuit & testbench,1,D3r3k23/clk_divider,354100419,Verilog,clk_divider,74,2,2023-10-12 13:14:10+00:00,['verilog'],https://api.github.com/licenses/mit
152,https://github.com/MagicBossDu/SWJTU-.git,2021-04-13 10:42:30+00:00,,0,MagicBossDu/SWJTU-,357516540,Verilog,SWJTU-,538,2,2022-08-10 08:03:24+00:00,[],None
153,https://github.com/Ellen7ions/AlphaCPU.git,2021-04-27 06:03:20+00:00,,1,Ellen7ions/AlphaCPU,361998741,Verilog,AlphaCPU,11467,2,2021-10-25 13:33:55+00:00,[],https://api.github.com/licenses/mit
154,https://github.com/navneet-kour/Tomasulo_Verilog.git,2021-05-03 14:04:09+00:00,Implemented a 4 staged pipelined out of order RISC-V processor which uses tomasulo algorithm with reservation stations and reorder buffers. This was a course assignment in Processor Architecture course.,0,navneet-kour/Tomasulo_Verilog,363949487,Verilog,Tomasulo_Verilog,10,2,2023-05-31 11:43:04+00:00,[],None
155,https://github.com/Ellen7ions/ExploreMIPS.git,2021-04-26 08:14:59+00:00,A simple 5-stage pipelined MIPS CPU.,0,Ellen7ions/ExploreMIPS,361670386,Verilog,ExploreMIPS,13665,2,2021-05-31 03:27:40+00:00,"['mips', 'cpu', 'verilog']",https://api.github.com/licenses/mit
156,https://github.com/FrancescoBattagin/AXI4-Lite-implementation.git,2021-04-14 09:27:36+00:00,Simple implementation of AXI4 Lite communication protocol in Verilog.,0,FrancescoBattagin/AXI4-Lite-implementation,357848113,Verilog,AXI4-Lite-implementation,55,2,2022-12-19 19:45:25+00:00,[],None
157,https://github.com/IanArko/MIPS_CPU.git,2021-04-29 15:26:25+00:00,This is a functioning MIPS CPU designed in Verilog to run an an xilinx fpga.,0,IanArko/MIPS_CPU,362862774,Verilog,MIPS_CPU,3944,1,2023-03-07 03:33:54+00:00,"['hardware', 'mips', 'mips-assembly', 'mips-architecture', 'xilinx', 'xilinx-fpga', 'mips-processor']",None
158,https://github.com/18nygara/Custom_CPU.git,2021-04-30 17:59:45+00:00,Custom CPU built for a RISC ISA - fully pipelined with forwarding and hazard detection,0,18nygara/Custom_CPU,363220040,Verilog,Custom_CPU,1031,1,2021-05-05 15:36:53+00:00,[],None
159,https://github.com/heiyu0/mCPU.git,2021-04-27 14:02:27+00:00,仿真CPU,1,heiyu0/mCPU,362133161,Verilog,mCPU,3,1,2021-04-27 23:07:58+00:00,[],None
160,https://github.com/mossan-hoshi/iverilog-vscode.git,2021-04-10 05:02:24+00:00,VSCode environment for iverilog(tasks for build  and run),1,mossan-hoshi/iverilog-vscode,356475660,Verilog,iverilog-vscode,16,1,2021-07-13 00:56:28+00:00,[],https://api.github.com/licenses/mit
161,https://github.com/gabriellopez23/ClockDivider.git,2021-03-30 17:01:44+00:00,"Simple clock divider in Verilog. It divides the signal of the clock (i.e. decreases the signal) by 2, 4, 8, and 16 times. Made using the book ""Designing Video Game Hardware in Verilog""",1,gabriellopez23/ClockDivider,353077925,Verilog,ClockDivider,1,1,2022-05-31 23:51:24+00:00,[],https://api.github.com/licenses/mit
162,https://github.com/JFONLI/piplined-cpu.git,2021-04-27 19:22:45+00:00,Implement Pipelined CPU by using verilog,1,JFONLI/piplined-cpu,362226578,Verilog,piplined-cpu,268,1,2021-04-28 11:10:30+00:00,['verilog'],None
163,https://github.com/merledu/azadi_apr.git,2021-04-30 09:48:33+00:00,This repo hold all of the source files and apr file for Azadi SoC.,2,merledu/azadi_apr,363096443,Verilog,azadi_apr,31758,1,2021-09-28 10:43:47+00:00,[],None
164,https://github.com/endeneer/Files-for-My-Favourite-HDL-Workflow-in-ModelSim-and-Quartus.git,2021-04-23 11:44:49+00:00,https://youtube.com/playlist?list=PLSHT1m-5ou5ZhkHk_wnCtQn0pbrVI8jwD,0,endeneer/Files-for-My-Favourite-HDL-Workflow-in-ModelSim-and-Quartus,360865182,Verilog,Files-for-My-Favourite-HDL-Workflow-in-ModelSim-and-Quartus,5,1,2022-09-25 11:24:06+00:00,[],https://api.github.com/licenses/mit
165,https://github.com/patilankush/FIFO-synchronous-Asynchronous-.git,2021-04-06 12:46:00+00:00,FIFO is a design component used for interfacing data transfer between two components either working on same frequency or a different frequencies. I have implemented both Synchronous FIFO and Asynchronous FIFO using Verilog and the RTL code also verified using Verilog The design was implemented in such a way that there are no race or glitch conditions arise due to design working in two different clock domains,0,patilankush/FIFO-synchronous-Asynchronous-,355185548,Verilog,FIFO-synchronous-Asynchronous-,4,1,2021-04-06 13:06:01+00:00,[],None
166,https://github.com/patilankush/SPI-protocol.git,2021-04-06 11:47:47+00:00,"SPI Controller is design block that acts as an interface between processor and SPI slaves. SPI architecture is based on one master and multiple slaves. SPI controller has 2 interfaces, one is APB interface used for configuring the SPI registers, address and data, other is SPI interface used for connecting with SPI slaves. SPI uses SCLK, MOSI, MISO and CS to connect master to slave. I was responsible for developing SPI Controller RTL code and verification of the same using SV  Responsibilities  • Listing down design features  • Setting up Testbench and testbench component coding.  • Test Plan development  • Testcase coding",0,patilankush/SPI-protocol,355169132,Verilog,SPI-protocol,4,1,2021-04-06 12:09:31+00:00,[],None
167,https://github.com/blucifer22/strum.git,2021-04-07 02:14:15+00:00,"Final Project for ECE 350 at Duke University (Spring, 2021)",0,blucifer22/strum,355385739,Verilog,strum,55457,1,2021-04-21 18:12:27+00:00,[],https://api.github.com/licenses/gpl-3.0
168,https://github.com/luigicfilho/mips.git,2021-04-06 17:57:20+00:00,MIPS Processor,0,luigicfilho/mips,355283220,Verilog,mips,15,1,2023-07-11 07:07:44+00:00,[],https://api.github.com/licenses/gpl-3.0
169,https://github.com/hao310rui140326/uvm_ref_flow_1.1.git,2021-04-04 06:33:17+00:00,uvm_ref_flow_1.1,0,hao310rui140326/uvm_ref_flow_1.1,354473496,Verilog,uvm_ref_flow_1.1,4317,1,2022-05-04 09:28:56+00:00,[],https://api.github.com/licenses/apache-2.0
170,https://github.com/Durrantula/autopipe.git,2021-04-19 18:18:51+00:00,This project automates pipelining of combinational verilog files using forward or backward propagation.,0,Durrantula/autopipe,359557317,Verilog,autopipe,40,1,2021-05-09 16:04:06+00:00,[],None
171,https://github.com/aravind-3105/VLSI-Project.git,2021-04-11 23:53:50+00:00,,0,aravind-3105/VLSI-Project,357006428,Verilog,VLSI-Project,6273,1,2023-02-18 04:40:46+00:00,[],https://api.github.com/licenses/mit
172,https://github.com/jay-trash/cpe-487-miner.git,2021-04-13 17:16:25+00:00,,1,jay-trash/cpe-487-miner,357632965,Verilog,cpe-487-miner,170,1,2022-01-10 02:12:02+00:00,[],https://api.github.com/licenses/gpl-2.0
173,https://github.com/sz958/MIPS-CPU.git,2021-04-24 02:31:31+00:00,基于MIPS指令集的32位单周期CPU,0,sz958/MIPS-CPU,361053308,Verilog,MIPS-CPU,46,1,2021-08-23 08:20:51+00:00,[],None
174,https://github.com/FlyingFrank515/32-point-FFT-Processor.git,2021-04-04 10:24:42+00:00,Hardware implementation of 32-point DIF Fast fourier transform,0,FlyingFrank515/32-point-FFT-Processor,354514348,Verilog,32-point-FFT-Processor,14141,1,2022-02-18 02:51:49+00:00,[],None
175,https://github.com/mec391/fpga_audio_effects.git,2021-04-03 04:19:28+00:00,exploring various filters and audio effect on the cyclone V FPGA,0,mec391/fpga_audio_effects,354197360,Verilog,fpga_audio_effects,27,1,2023-08-10 17:17:33+00:00,[],None
176,https://github.com/praveendhananjaya/CPU-8-bit-FPGA-.git,2021-04-26 16:49:27+00:00,,0,praveendhananjaya/CPU-8-bit-FPGA-,361825318,Verilog,CPU-8-bit-FPGA-,698,1,2021-06-20 06:54:37+00:00,[],None
177,https://github.com/good4Ya/FPGA-CRC32-8bit.git,2021-04-22 16:16:17+00:00,implement of a CRC32 on FPGA with GMII usable interface,1,good4Ya/FPGA-CRC32-8bit,360581305,Verilog,FPGA-CRC32-8bit,3,1,2022-11-08 14:53:33+00:00,[],None
178,https://github.com/anhtuhk/add_sub_32bit_floating_verilog.git,2021-04-12 16:42:22+00:00,,0,anhtuhk/add_sub_32bit_floating_verilog,357268731,Verilog,add_sub_32bit_floating_verilog,10,1,2021-04-13 16:13:08+00:00,[],None
179,https://github.com/hust-ccb/avalon-mm-master-template.git,2021-04-17 18:25:34+00:00,用于avalon-mm-master总线接口的内存读写控制器,2,hust-ccb/avalon-mm-master-template,358953047,Verilog,avalon-mm-master-template,57898,1,2021-04-20 04:06:21+00:00,[],https://api.github.com/licenses/mit
180,https://github.com/jovankokenshian/RISC_CPU_8bit.git,2021-04-15 02:40:40+00:00,8-bit Von-Neumann CPU Design using Quartus (Verilog),0,jovankokenshian/RISC_CPU_8bit,358105351,Verilog,RISC_CPU_8bit,7946,1,2023-09-18 17:03:41+00:00,[],https://api.github.com/licenses/mit
181,https://github.com/barzamin/93xx.git,2021-04-14 20:12:00+00:00,dog oscilloscope,0,barzamin/93xx,358030332,Verilog,93xx,3258,1,2021-05-19 04:09:12+00:00,[],
182,https://github.com/eziohhd/Matrix_multuplier.git,2021-04-16 12:40:39+00:00,,0,eziohhd/Matrix_multuplier,358595210,Verilog,Matrix_multuplier,202,1,2022-05-29 14:49:56+00:00,[],None
183,https://github.com/gpochsil8/rtl.git,2021-04-07 19:17:57+00:00,Código rtl para la memoria FIFO,0,gpochsil8/rtl,355657762,Verilog,rtl,6,1,2021-04-08 06:50:44+00:00,[],None
184,https://github.com/asdcxsd/UART_FPGA.git,2021-03-30 00:19:04+00:00,,0,asdcxsd/UART_FPGA,352820610,Verilog,UART_FPGA,17670,1,2021-05-23 15:32:18+00:00,[],None
185,https://github.com/ShivamPandey101/PipeLine-MIPS-CPU.git,2021-04-16 06:21:22+00:00,Pipeline MIPS CPU Using Verilog,0,ShivamPandey101/PipeLine-MIPS-CPU,358496914,Verilog,PipeLine-MIPS-CPU,2859,1,2021-04-16 08:32:36+00:00,[],None
186,https://github.com/DrLiLab/iFlow.git,2021-04-24 14:16:11+00:00,,11,DrLiLab/iFlow,361180204,,iFlow,97785,1,2023-09-10 20:06:00+00:00,[],None
187,https://github.com/amnesia13/noekeon-verilog.git,2021-04-27 06:16:25+00:00,,0,amnesia13/noekeon-verilog,362001763,Verilog,noekeon-verilog,5,1,2021-06-11 07:26:37+00:00,[],https://api.github.com/licenses/mit
188,https://github.com/ThomasQuesadilla/ECE350Tetris.git,2021-04-05 19:12:28+00:00,,0,ThomasQuesadilla/ECE350Tetris,354944462,Verilog,ECE350Tetris,2260,1,2021-04-27 03:55:33+00:00,[],None
189,https://github.com/vogeldylan/G1_DCTCompressor.git,2021-04-07 16:33:56+00:00,"A course project where we built a DCT compressor for the Nexys 4 DDR board, along with SD card access and networking.",0,vogeldylan/G1_DCTCompressor,355614151,Verilog,G1_DCTCompressor,35100,1,2021-04-14 21:18:52+00:00,[],https://api.github.com/licenses/mit
190,https://github.com/ylm/fpga-sandbox.git,2021-04-07 22:54:19+00:00,Catch all repository for FPGA learning/testing,1,ylm/fpga-sandbox,355702693,Verilog,fpga-sandbox,23,1,2021-04-16 01:14:48+00:00,[],None
191,https://github.com/j-archit/LBIST.git,2021-03-31 21:30:47+00:00,,1,j-archit/LBIST,353495251,Verilog,LBIST,3604,1,2023-04-12 00:22:43+00:00,[],None
192,https://github.com/NinjaInFog/I2C.git,2021-04-09 21:54:16+00:00,I2C interface based on Verilog HDL,0,NinjaInFog/I2C,356406668,Verilog,I2C,5,1,2022-03-18 04:00:22+00:00,[],None
193,https://github.com/ISauravSharma/VLSI-Project.git,2021-04-26 20:43:46+00:00,,0,ISauravSharma/VLSI-Project,361888856,Verilog,VLSI-Project,671,1,2021-06-01 19:29:13+00:00,[],None
194,https://github.com/mohsenfayyaz/ARM968E-S.git,2021-04-28 20:19:17+00:00,This project aims to implement the ARM processor using Verilog,0,mohsenfayyaz/ARM968E-S,362596175,Verilog,ARM968E-S,2713,1,2024-04-02 17:49:21+00:00,[],None
195,https://github.com/saltmurai/Verilog-practice.git,2021-04-07 02:30:26+00:00,,0,saltmurai/Verilog-practice,355388871,Verilog,Verilog-practice,66,1,2023-03-05 06:35:27+00:00,[],None
196,https://github.com/Logan-Fan/CPU-design-Glasgow-College.git,2021-04-18 11:14:37+00:00,"FPGA CPU design with VIVADO, single period",0,Logan-Fan/CPU-design-Glasgow-College,359121400,Verilog,CPU-design-Glasgow-College,25,1,2023-03-04 04:53:58+00:00,[],None
197,https://github.com/fdarling/symbiflow-nexys4ddr-uart-example-project.git,2021-04-24 14:07:51+00:00,Digilent Nexys 4 DDR / SymbiFlow example project with the FTDI UART looped back on itself,0,fdarling/symbiflow-nexys4ddr-uart-example-project,361178211,Verilog,symbiflow-nexys4ddr-uart-example-project,5,1,2022-05-02 12:00:48+00:00,[],None
198,https://github.com/lawrie/blackicemx_altair_8800.git,2021-04-21 13:35:45+00:00,Altair 8800 on the Blackice MX ice40 FPGA board,0,lawrie/blackicemx_altair_8800,360183222,Verilog,blackicemx_altair_8800,12,1,2022-07-18 18:26:41+00:00,[],None
199,https://github.com/YunusStahlschmidt/CSE3038_Computer_Organization.git,2021-04-14 14:44:05+00:00,Marmara University 3rd year course,1,YunusStahlschmidt/CSE3038_Computer_Organization,357939275,Verilog,CSE3038_Computer_Organization,340,1,2023-06-01 09:43:46+00:00,"['marmara', 'university', 'cse3038', 'verilog', 'mips32', 'assembly', 'computerorganization']",None
200,https://github.com/lhwoxat/5states_Pipeline.git,2021-04-27 05:32:47+00:00,Just for practising,0,lhwoxat/5states_Pipeline,361992138,Verilog,5states_Pipeline,11824,1,2021-06-16 06:41:25+00:00,[],None
201,https://github.com/2237montala/FpgaGuitarPedal.git,2021-04-08 16:53:02+00:00,,0,2237montala/FpgaGuitarPedal,355985504,Verilog,FpgaGuitarPedal,2379,1,2022-03-07 18:12:51+00:00,[],None
202,https://github.com/nuclearliu/RollingDisplay.git,2021-05-02 13:41:51+00:00,Rolling characters on Nexys4 DDR,0,nuclearliu/RollingDisplay,363660452,Verilog,RollingDisplay,5,1,2021-12-10 10:43:01+00:00,[],None
203,https://github.com/KeenanRobinson/DSP_Home_Kit.git,2021-05-03 09:37:29+00:00,"This is the code repository for the EEE4022F Final Research project. This contains the FPGA code and the Python control aspects. Created By: Keenan Robinson, Supervised: Dr Simon Winberg",0,KeenanRobinson/DSP_Home_Kit,363881059,Verilog,DSP_Home_Kit,72283,1,2022-01-31 11:00:56+00:00,[],None
204,https://github.com/dajoariando/RC_Course_2021.git,2021-04-23 01:38:27+00:00,Reconfigurable Computing Final Project Course,0,dajoariando/RC_Course_2021,360730201,Verilog,RC_Course_2021,110240,1,2022-06-16 06:18:56+00:00,[],None
205,https://github.com/Ambika14-3/SDRAM-Controller.git,2021-04-18 07:17:03+00:00,Verilog Design and testbenches for SDRAM Controller for SDR Memory,0,Ambika14-3/SDRAM-Controller,359072413,Verilog,SDRAM-Controller,15,1,2021-09-18 07:38:35+00:00,[],None
206,https://github.com/VLSIDA/storage.git,2021-04-19 22:57:25+00:00,,1,VLSIDA/storage,359620206,Verilog,storage,1239,1,2021-06-20 09:55:41+00:00,[],None
207,https://github.com/aSpanefRost/Computer-Organisation-Laboratory.git,2021-04-19 14:21:55+00:00,,0,aSpanefRost/Computer-Organisation-Laboratory,359486864,Verilog,Computer-Organisation-Laboratory,1022,1,2021-04-21 11:25:57+00:00,[],None
208,https://github.com/nahin100/VerilogClasses.git,2021-04-30 11:14:28+00:00,,1,nahin100/VerilogClasses,363116280,Verilog,VerilogClasses,44,1,2022-10-02 07:22:30+00:00,[],None
209,https://github.com/aben20807/digital_ic_design.git,2021-04-03 10:34:29+00:00,1092_數位IC設計 DIGITAL IC DESIGN,0,aben20807/digital_ic_design,354263391,Verilog,digital_ic_design,8058,1,2022-04-19 05:47:19+00:00,[],None
210,https://github.com/L-Chambers/Learning-LogicDesign.git,2021-04-01 07:04:53+00:00,,0,L-Chambers/Learning-LogicDesign,353607238,Verilog,Learning-LogicDesign,18282,1,2022-08-15 22:40:16+00:00,[],None
211,https://github.com/WZY009/PipeLine-CPU.git,2021-04-16 17:37:29+00:00,,0,WZY009/PipeLine-CPU,358675307,Verilog,PipeLine-CPU,47,1,2021-09-26 09:00:44+00:00,[],None
212,https://github.com/kickingwolf/risc-v.git,2021-04-29 06:20:34+00:00,,0,kickingwolf/risc-v,362711263,Verilog,risc-v,45,1,2024-02-01 09:39:00+00:00,[],None
213,https://github.com/mabrains/i2c_skywater_130nm.git,2021-04-07 15:24:21+00:00,I2C implementation on Skywater 130nm,0,mabrains/i2c_skywater_130nm,355593626,Verilog,i2c_skywater_130nm,31504,1,2024-04-01 13:08:27+00:00,[],https://api.github.com/licenses/apache-2.0
214,https://github.com/zhujialin2018/risc-v-test.git,2021-05-02 21:54:48+00:00,risc-v base 32i,0,zhujialin2018/risc-v-test,363757694,Verilog,risc-v-test,25022,1,2021-05-26 02:52:53+00:00,[],https://api.github.com/licenses/gpl-3.0
215,https://github.com/grahamjonesgs/FPGA_CPU_16_bits.git,2021-04-20 15:55:01+00:00,,1,grahamjonesgs/FPGA_CPU_16_bits,359872635,Verilog,FPGA_CPU_16_bits,137,1,2021-04-27 23:09:13+00:00,[],None
216,https://github.com/yaoyaolll/LWD_NMR_Code.git,2021-04-26 13:34:16+00:00,The Event Board code of Logging While Drilling NMR Instrument. ,0,yaoyaolll/LWD_NMR_Code,361762245,Verilog,LWD_NMR_Code,149900,1,2022-11-25 07:33:26+00:00,[],None
217,https://github.com/siriusBl4ck/digital-design-verilog-bluespec.git,2021-04-29 03:28:50+00:00,Experiments with small digital design miniprojects using mostly Verilog and BlueSpec SystemVerilog,0,siriusBl4ck/digital-design-verilog-bluespec,362678382,Verilog,digital-design-verilog-bluespec,11461,1,2023-04-06 16:51:47+00:00,[],None
218,https://github.com/vimtomk/MaximumReaction10.git,2021-04-25 02:13:37+00:00,"A reaction time game for the DE-10 Lite Board which uses the buttons, LEDs, and HEX displays to play out in a manner similar to the popular arcade game, Cyclone.",0,vimtomk/MaximumReaction10,361310071,Verilog,MaximumReaction10,131,1,2023-11-06 17:57:24+00:00,[],https://api.github.com/licenses/gpl-3.0
219,https://github.com/loaydatrain/Hamming-Encoder-Decoder.git,2021-04-24 22:53:44+00:00,Final project for VLSI Design in Monsoon 2019,0,loaydatrain/Hamming-Encoder-Decoder,361283221,Verilog,Hamming-Encoder-Decoder,1316,1,2021-06-01 19:44:34+00:00,[],None
220,https://github.com/Pruthvi-Sanghavi/learning-verilog-in-a-day.git,2021-04-04 17:22:25+00:00,A one day streak at learning verilog,0,Pruthvi-Sanghavi/learning-verilog-in-a-day,354604120,Verilog,learning-verilog-in-a-day,38,1,2023-04-19 05:58:02+00:00,[],None
221,https://github.com/gabriellopez23/TestPattern.git,2021-04-04 06:51:01+00:00,"A plaid-pattern for testing the Video Sync Generator written in Verilog. Made using the book ""Designing Video Game Hardware in Verilog""",0,gabriellopez23/TestPattern,354476318,Verilog,TestPattern,1,1,2022-05-31 23:45:36+00:00,[],None
222,https://github.com/asfdrwe/ASFRV32IM-super2.git,2021-04-03 10:12:36+00:00,Single Cycle In-Order SuperScalar RISC-V RV32IM implementations,1,asfdrwe/ASFRV32IM-super2,354259195,Verilog,ASFRV32IM-super2,858,1,2023-05-09 06:23:02+00:00,[],None
223,https://github.com/shubhi704/SynthesizableFIFO.git,2021-04-28 10:54:03+00:00,,1,shubhi704/SynthesizableFIFO,362434172,Verilog,SynthesizableFIFO,13,1,2023-11-25 06:21:23+00:00,[],None
224,https://github.com/kgetech/IPU-MatrixMultiplier-UMKC-ECE228.git,2021-04-08 17:00:06+00:00,,0,kgetech/IPU-MatrixMultiplier-UMKC-ECE228,355987418,Verilog,IPU-MatrixMultiplier-UMKC-ECE228,11072,1,2021-05-06 21:34:39+00:00,[],https://api.github.com/licenses/gpl-3.0
225,https://github.com/nikifori/Hardware_fsm_lights_project.git,2021-04-08 22:34:10+00:00,Traffic lights in verilog.,0,nikifori/Hardware_fsm_lights_project,356065196,Verilog,Hardware_fsm_lights_project,2850,1,2023-12-26 02:37:19+00:00,[],None
226,https://github.com/mfkiwl/Soc-Design-on-ARM-CM3.git,2021-05-01 05:37:07+00:00,"SoC Design on ARM Cortex M3, based on an online tutorial.",5,mfkiwl/Soc-Design-on-ARM-CM3,363332077,,Soc-Design-on-ARM-CM3,15519,1,2023-12-26 09:01:27+00:00,[],None
227,https://github.com/programmeruser2/verilog-modules.git,2021-04-10 20:10:20+00:00,,0,programmeruser2/verilog-modules,356683699,Verilog,verilog-modules,5,1,2023-04-19 23:24:58+00:00,[],https://api.github.com/licenses/mit
228,https://github.com/paul90317/Computer-Organization.git,2021-04-18 07:01:12+00:00,,0,paul90317/Computer-Organization,359069419,Verilog,Computer-Organization,12131,1,2022-08-14 11:30:20+00:00,"['computer', 'risc', 'cache', 'cpu', 'controller', 'state-machine']",None
229,https://github.com/ddxoxpp/AES128-chisel3.git,2021-04-16 03:27:38+00:00,"AES128 encoder&decoder hardware implemented by chisel ,with 11 stages pipeline",0,ddxoxpp/AES128-chisel3,358464041,Verilog,AES128-chisel3,441,1,2021-06-24 13:19:07+00:00,[],https://api.github.com/licenses/unlicense
230,https://github.com/gabriellopez23/VideoSyncGenerator.git,2021-03-31 20:33:08+00:00,"Verilog module that generates the required horizontal and vertical sync signals for a simulated CRT. Made using the book ""Designing Video Game Hardware in Verilog""",0,gabriellopez23/VideoSyncGenerator,353482822,Verilog,VideoSyncGenerator,1,1,2022-05-31 23:45:56+00:00,[],None
231,https://github.com/vinayak-sethi/VLIW-Architecture.git,2021-04-30 12:52:00+00:00,,0,vinayak-sethi/VLIW-Architecture,363139637,Verilog,VLIW-Architecture,30,1,2021-06-06 00:20:16+00:00,[],https://api.github.com/licenses/mit
232,https://github.com/tanvir-jewel/Synthesis_PnR_VLSI-II.git,2021-05-03 10:47:24+00:00,This repository contains the project report of and verilog file of VLSI-II lab course project. ,0,tanvir-jewel/Synthesis_PnR_VLSI-II,363897547,Verilog,Synthesis_PnR_VLSI-II,1442,1,2022-01-03 17:48:38+00:00,[],None
233,https://github.com/CIDARLAB/verilog_examples.git,2021-04-20 16:39:52+00:00,Biologically interesting circuits in Verliog ,0,CIDARLAB/verilog_examples,359885450,Verilog,verilog_examples,24,1,2021-06-21 15:45:35+00:00,[],None
234,https://github.com/QuickLogic-Corp/ql_designs.git,2021-04-26 15:22:39+00:00,Opensource designs for testing,2,QuickLogic-Corp/ql_designs,361798312,Verilog,ql_designs,3093,1,2022-07-11 23:34:33+00:00,[],https://api.github.com/licenses/gpl-3.0
235,https://github.com/Adham-Mohamed-Ahmed-Abd-Elrahim/Memory-Counters-Verilog.git,2021-04-20 12:50:25+00:00,"Contains [Register-File, Binary-Counter ,Tri-state-buses ,Edge-Detector [mealy finite state machine]]",0,Adham-Mohamed-Ahmed-Abd-Elrahim/Memory-Counters-Verilog,359814215,Verilog,Memory-Counters-Verilog,137,1,2022-11-02 07:46:42+00:00,[],None
236,https://github.com/AmitKharade82/Verilog.git,2021-05-01 07:56:10+00:00,,0,AmitKharade82/Verilog,363354605,Verilog,Verilog,25,1,2024-02-21 15:11:40+00:00,"['vlsi', 'verilog', 'hdl', 'vivado', 'xilinx-vivado', 'digital-electronics']",None
237,https://github.com/sunzhan-19/FPGA-Digital-clock.git,2021-05-02 04:47:55+00:00,基于Nexys4的verilog数字钟,0,sunzhan-19/FPGA-Digital-clock,363568264,Verilog,FPGA-Digital-clock,11,1,2021-12-02 16:06:13+00:00,[],None
238,https://github.com/certainly-cyber/EDA1-2.git,2021-04-25 08:59:51+00:00,EDA-Gang Zhao,0,certainly-cyber/EDA1-2,361379038,Verilog,EDA1-2,1834,1,2021-10-11 13:22:15+00:00,[],None
239,https://github.com/JohnOhGod/Beginner-FPGA-Projects.git,2021-04-13 01:14:26+00:00,Verilog Beginner Level projects,0,JohnOhGod/Beginner-FPGA-Projects,357385314,,Beginner-FPGA-Projects,30,1,2023-02-08 01:10:26+00:00,[],None
240,https://github.com/shreytheshreyas/EE2026-Project---The-Sky-is-Falling.git,2021-03-29 17:05:20+00:00,"Team Project my partner and I made during the course of the module using verilog, Basys3, an OLED and Mic",0,shreytheshreyas/EE2026-Project---The-Sky-is-Falling,352721658,Verilog,EE2026-Project---The-Sky-is-Falling,19,1,2021-03-31 17:43:39+00:00,[],None
241,https://github.com/brtchkv/circuit-2.git,2021-04-29 11:06:42+00:00,Circuit lab 2,0,brtchkv/circuit-2,362788086,Verilog,circuit-2,67,1,2022-04-07 16:13:57+00:00,[],None
242,https://github.com/GuessWhoIAm-MyGithub/RISCV-SingleCycleCpu.git,2021-04-08 15:06:23+00:00,,0,GuessWhoIAm-MyGithub/RISCV-SingleCycleCpu,355953325,Verilog,RISCV-SingleCycleCpu,44,1,2023-01-26 11:21:36+00:00,[],None
243,https://github.com/iamabdh/FPGAHWForMotionDetectionModelSimSimulation.git,2021-04-25 21:35:54+00:00,,0,iamabdh/FPGAHWForMotionDetectionModelSimSimulation,361544077,Verilog,FPGAHWForMotionDetectionModelSimSimulation,39,1,2024-03-08 08:40:30+00:00,[],None
244,https://github.com/alan-sabu/verilog_101.git,2021-04-13 09:21:43+00:00,Verilog- basics to advanced,0,alan-sabu/verilog_101,357494626,Verilog,verilog_101,164,1,2021-05-11 11:29:41+00:00,[],None
245,https://github.com/RobertGawron/DiscretePixelDetectorForRadiationAnalysis.git,2021-04-17 13:46:01+00:00,Scan physical object to find radioactive spots and create 2D images of theirs radioactivity levels.,0,RobertGawron/DiscretePixelDetectorForRadiationAnalysis,358890136,Verilog,DiscretePixelDetectorForRadiationAnalysis,1373,1,2021-10-17 19:32:27+00:00,[],https://api.github.com/licenses/mit
246,https://github.com/Peter52550/turboDecoder.git,2021-04-15 13:53:19+00:00,,0,Peter52550/turboDecoder,358276827,Verilog,turboDecoder,65952,1,2021-08-27 22:34:26+00:00,[],None
247,https://github.com/SamueldaCostaAraujoNunes/CD-PBL2.git,2021-04-21 15:02:11+00:00,,0,SamueldaCostaAraujoNunes/CD-PBL2,360210974,Verilog,CD-PBL2,465,1,2021-05-07 20:43:10+00:00,[],https://api.github.com/licenses/gpl-3.0
248,https://github.com/Alen-Issac-Cherian/verilog_image_filters.git,2021-03-29 15:54:40+00:00,,0,Alen-Issac-Cherian/verilog_image_filters,352700122,Verilog,verilog_image_filters,44,1,2023-09-15 01:11:40+00:00,[],None
249,https://github.com/rlchen1/Pipelined-Microprocessor.git,2021-04-06 21:30:17+00:00,,0,rlchen1/Pipelined-Microprocessor,355334761,Verilog,Pipelined-Microprocessor,2170,1,2021-04-06 21:43:16+00:00,[],None
250,https://github.com/pdp11gy/DEC-RL02-01-disk-emulator-reader-cloner-writer.git,2021-03-29 17:28:37+00:00,rl02-01-disk-emulator-reader-cloner-(writer),0,pdp11gy/DEC-RL02-01-disk-emulator-reader-cloner-writer,352728437,Verilog,DEC-RL02-01-disk-emulator-reader-cloner-writer,75676,1,2022-12-27 10:20:33+00:00,"['rl02-emulator', 'rl02-cloner', 'rl02-reader', 'rl02-writer']",https://api.github.com/licenses/gpl-3.0
251,https://github.com/patilankush/intrrupt-controller-APB-.git,2021-04-06 11:31:07+00:00,interrupt controller is a design used to collect interrupts from verious peripheral controller and forwards the interrupt to processor on priority basis. this continue till all interrupt serviced by processor. it interfaces with processor on one side using APB interface another side with peripheral controller.,0,patilankush/intrrupt-controller-APB-,355164653,Verilog,intrrupt-controller-APB-,3,1,2021-04-06 12:09:22+00:00,[],None
252,https://github.com/lucasbrasilino/cocotbext-blk-mem-gen.git,2021-04-28 15:15:21+00:00,Xilinx Block Memory Generator Model for Cocotb,0,lucasbrasilino/cocotbext-blk-mem-gen,362514603,Verilog,cocotbext-blk-mem-gen,4,1,2021-07-12 00:01:41+00:00,[],None
253,https://github.com/zhaolaoge/Elliptic_Curve_Cryptography.git,2021-04-11 02:20:18+00:00,,0,zhaolaoge/Elliptic_Curve_Cryptography,356746905,Verilog,Elliptic_Curve_Cryptography,11,1,2024-03-20 20:21:29+00:00,[],None
254,https://github.com/gustavonmartins/arisco.git,2021-04-25 08:13:07+00:00,Implements a subset of Risc V ISA in Verilog,0,gustavonmartins/arisco,361369306,Verilog,arisco,25029,1,2022-01-07 15:53:54+00:00,[],None
255,https://github.com/yangli900520/FPGA-design.git,2021-04-08 21:21:45+00:00,hardware design related,0,yangli900520/FPGA-design,356051189,Verilog,FPGA-design,342,1,2021-04-08 21:53:54+00:00,[],None
256,https://github.com/uestc-panda/d2FPGA.git,2021-04-15 07:00:18+00:00,dive into FPGA,2,uestc-panda/d2FPGA,358159773,Verilog,d2FPGA,39,1,2022-04-04 02:17:39+00:00,[],https://api.github.com/licenses/mit
257,https://github.com/Yashwant4777/Improved-Hardware-design-of-Matrix-Multiplier.git,2021-03-31 17:38:47+00:00,,0,Yashwant4777/Improved-Hardware-design-of-Matrix-Multiplier,353440260,Verilog,Improved-Hardware-design-of-Matrix-Multiplier,90,1,2021-04-01 10:39:57+00:00,[],None
258,https://github.com/erikvanzijst/pong.git,2021-04-25 18:43:06+00:00,A pure hardware implementation of the game Pong in Verilog with VGA output.,0,erikvanzijst/pong,361510281,Verilog,pong,4140,1,2023-04-07 12:24:57+00:00,"['fpga', 'electronics', 'vga-controller', 'ic', 'verilog', 'hdl', 'digital-design']",https://api.github.com/licenses/apache-2.0
259,https://github.com/Soham-Das-2021/MESI_Protocol.git,2021-04-25 16:36:12+00:00,,0,Soham-Das-2021/MESI_Protocol,361481765,Verilog,MESI_Protocol,11,1,2022-01-13 12:56:17+00:00,[],None
260,https://github.com/Infineon/sx3_data_slavefifo_example.git,2021-04-01 15:39:22+00:00,"FPGA source code that can be used to test SX3 data parts (CYUSB3015 / CYUSB3016). Three modes are supported. 1- IN only, 2- OUT only, 3- IN + OUT only",0,Infineon/sx3_data_slavefifo_example,353747829,Verilog,sx3_data_slavefifo_example,462,1,2023-07-20 23:46:36+00:00,['non-mtb-2-x'],None
261,https://github.com/jqtangust/3_Stage_MIPS_CPU.git,2021-04-03 16:49:55+00:00,"2020西北工业大学计算机学院 计算机组成原理与系统结构试点班 Computer Architecture Principle and System Structure pilot class, School of Computer science, Northwestern Polytechnical University",0,jqtangust/3_Stage_MIPS_CPU,354344768,Verilog,3_Stage_MIPS_CPU,237,1,2023-08-27 14:06:50+00:00,[],https://api.github.com/licenses/mit
262,https://github.com/zliao555/three_phase_FCML.git,2021-04-02 17:55:31+00:00,,0,zliao555/three_phase_FCML,354093973,Verilog,three_phase_FCML,88,1,2022-06-04 08:17:19+00:00,[],None
263,https://github.com/Wder4/ICC.git,2021-03-30 06:41:54+00:00,IC Contest,0,Wder4/ICC,352897253,Verilog,ICC,9883,1,2022-01-10 05:20:47+00:00,[],None
264,https://github.com/Sea-n/NCTU-108B-DCD.git,2021-03-29 08:12:00+00:00,108 Spring - Digital Circuit Design,0,Sea-n/NCTU-108B-DCD,352565190,Verilog,NCTU-108B-DCD,3375,1,2023-06-11 09:11:32+00:00,"['nctu', 'homework', 'verilog']",None
265,https://github.com/adriandrag18/RISC_V_Verilog.git,2021-04-06 16:46:27+00:00,,0,adriandrag18/RISC_V_Verilog,355263121,Verilog,RISC_V_Verilog,1215,1,2022-03-04 18:39:04+00:00,[],None
266,https://github.com/ZahraMousaviZiabari/Processor-Components.git,2021-04-02 10:58:28+00:00,"These files are various components of a processor, and I implemented them using Verilog.",0,ZahraMousaviZiabari/Processor-Components,353992236,Verilog,Processor-Components,4,1,2021-04-02 11:00:20+00:00,[],None
267,https://github.com/abdallahabusedo/CMP305-introduction-Verilog.git,2021-04-08 19:06:40+00:00,introduction to Verilog in Integrated Circuit Design And VLSI technology,0,abdallahabusedo/CMP305-introduction-Verilog,356021157,Verilog,CMP305-introduction-Verilog,6,1,2021-04-29 19:33:05+00:00,"['verilog', 'verilog-hdl', 'verilog-project', 'verilog-code']",None
268,https://github.com/MarziehLenjani/GearBoxRTL.git,2021-04-13 19:11:25+00:00,,1,MarziehLenjani/GearBoxRTL,357662697,Verilog,GearBoxRTL,137,1,2023-01-07 11:24:01+00:00,[],None
269,https://github.com/mfkiwl/ecrv32.git,2021-04-02 22:23:13+00:00,A simple RISC-V implementation running on Arty S7-25 FPGA boards,0,mfkiwl/ecrv32,354146768,,ecrv32,2967,1,2023-12-14 13:05:02+00:00,[],https://api.github.com/licenses/mit
270,https://github.com/viraj-dhanushka/Verilog-based-CPU.git,2021-04-30 17:13:22+00:00,"A 32-bit CPU which includes an ALU, a Register File, Control Unit, Data and Instruction memory",1,viraj-dhanushka/Verilog-based-CPU,363209577,Verilog,Verilog-based-CPU,897,1,2022-09-30 08:02:24+00:00,"['verilog-hdl', 'single-cycle-processor']",None
271,https://github.com/kanishk333gupta/Verilog-Project.git,2021-03-30 11:37:00+00:00,"Verilog project on linear feedback shift register , complete feedback shift register and barrel register",1,kanishk333gupta/Verilog-Project,352978976,Verilog,Verilog-Project,12,1,2021-05-06 12:06:58+00:00,"['barrel-register', 'verilog', 'linear-feedback-shift-register', 'complete-feedback-shift-register', 'barrel-shifter']",None
272,https://github.com/Ikarthikmb/VerilogFod.git,2021-04-05 06:28:05+00:00,,0,Ikarthikmb/VerilogFod,354741278,Verilog,VerilogFod,2520,1,2023-11-06 02:33:45+00:00,[],None
273,https://github.com/nvbinh15/FPGA-Project-EE2026.git,2021-04-29 15:59:22+00:00,,0,nvbinh15/FPGA-Project-EE2026,362872216,Verilog,FPGA-Project-EE2026,24263,1,2023-06-13 01:53:19+00:00,[],https://api.github.com/licenses/gpl-3.0
274,https://github.com/bigBrain1901/64-bit-Single-Cycle-RISC-V-CPU.git,2021-04-24 21:33:20+00:00,,1,bigBrain1901/64-bit-Single-Cycle-RISC-V-CPU,361271266,Verilog,64-bit-Single-Cycle-RISC-V-CPU,1188,1,2021-04-27 23:10:22+00:00,[],None
275,https://github.com/GaloisInc/BESSPIN-halcyon.git,2021-04-28 22:54:12+00:00,"BESSPIN Halcyon, a tool for analyzing information leakage in Verilog code.",0,GaloisInc/BESSPIN-halcyon,362627434,Verilog,BESSPIN-halcyon,5553,1,2022-10-20 13:56:34+00:00,[],https://api.github.com/licenses/agpl-3.0
276,https://github.com/WilliamDYW/SimplifiedCPU.git,2021-04-13 09:18:23+00:00,,0,WilliamDYW/SimplifiedCPU,357493622,Verilog,SimplifiedCPU,519,1,2023-08-17 06:43:29+00:00,[],None
277,https://github.com/Soham-Das-2021/Level-2_Branch_Predictor.git,2021-04-26 06:20:23+00:00,,0,Soham-Das-2021/Level-2_Branch_Predictor,361639448,Verilog,Level-2_Branch_Predictor,3,1,2023-04-09 08:49:04+00:00,[],None
278,https://github.com/mnnuahg/OOOCPU.git,2021-04-26 16:17:37+00:00,"A CPU with out-of-order execution, register renaming, and speculative execution capability",1,mnnuahg/OOOCPU,361815572,Verilog,OOOCPU,65,1,2021-09-18 15:01:55+00:00,[],https://api.github.com/licenses/mit
279,https://github.com/samarth1612/Netlist-Viewer-and-Simulator.git,2021-04-17 11:39:11+00:00, A python program that takes input as the .vm files and generates a graph and simulates based on user inputs.,0,samarth1612/Netlist-Viewer-and-Simulator,358862960,Verilog,Netlist-Viewer-and-Simulator,5455,1,2023-12-17 14:22:11+00:00,[],None
280,https://github.com/yuanyiwei/ca.git,2021-04-26 02:03:11+00:00,体系结构,0,yuanyiwei/ca,361588450,Verilog,ca,16076,1,2024-02-06 06:25:24+00:00,[],None
281,https://github.com/gabriellopez23/BinaryCounter.git,2021-03-31 04:32:48+00:00,"A simple binary counter. Adds 1 every clock cycle, counting up to 15. Made using the book ""Designing Video Game Hardware in Verilog""",0,gabriellopez23/BinaryCounter,353225789,Verilog,BinaryCounter,2,1,2022-05-31 23:51:07+00:00,[],https://api.github.com/licenses/mit
282,https://github.com/Vokerlee/FPGA-MIPT-Course.git,2021-03-30 12:42:28+00:00,"This repo contains educational projects, connected with FPGA. All program are written for Altera Quartus IV.",0,Vokerlee/FPGA-MIPT-Course,352997059,Verilog,FPGA-MIPT-Course,13053,1,2023-05-21 11:28:57+00:00,"['fpga', 'quartus', 'altera']",None
283,https://github.com/lancelotxk/xk_pipeline_FMA_9.git,2021-04-07 00:24:15+00:00,,0,lancelotxk/xk_pipeline_FMA_9,355365138,Verilog,xk_pipeline_FMA_9,4070,1,2022-02-16 07:44:57+00:00,[],None
284,https://github.com/arianhaddadi/ARM-Processor-32-bit.git,2021-04-29 14:37:55+00:00,"A 32-bit Arm Processor Using Verilog HDL With Hazard Detection, Forwarding Unit, SRAM Memory & A 2-Way Set-Associative Cache.",0,arianhaddadi/ARM-Processor-32-bit,362848125,Verilog,ARM-Processor-32-bit,702,1,2022-05-04 00:04:50+00:00,"['sram', 'cache', 'forwarding-unit', 'arm32', 'hazard-detection']",None
285,https://github.com/AndreasKaratzas/graphics-driver.git,2021-04-20 06:45:04+00:00,Custom graphics driver using Verilog on Xilinx FPGA platform.,0,AndreasKaratzas/graphics-driver,359712237,Verilog,graphics-driver,160,1,2023-01-06 16:10:21+00:00,"['verilog', 'display-system', 'graphics-driver', 'xilinx-fpga', 'fpga-programming', 'vga-controller', 'keyboard-controller']",None
286,https://github.com/Soham-Das-2021/Phase_Correlation.git,2021-04-22 12:34:12+00:00,,0,Soham-Das-2021/Phase_Correlation,360512907,Verilog,Phase_Correlation,4779,1,2022-11-07 15:02:59+00:00,[],None
287,https://github.com/Flyingcat965/ADV_MCU_Lab3.git,2021-04-21 02:56:12+00:00,,0,Flyingcat965/ADV_MCU_Lab3,360014692,Verilog,ADV_MCU_Lab3,9931,1,2021-04-27 06:53:43+00:00,[],None
288,https://github.com/jsummer10/MIPS-Processor.git,2021-04-16 20:01:01+00:00,A five-stage pipelined 32-bit MIPS core written in Verilog.,0,jsummer10/MIPS-Processor,358706800,Verilog,MIPS-Processor,1519,1,2022-09-26 20:46:30+00:00,"['computer-architecture', 'mips', 'processor', 'video-compression', 'verilog', 'fpga']",https://api.github.com/licenses/bsd-3-clause
289,https://github.com/ray979/EECS112L-MIPS-32-Processor.git,2021-04-09 22:31:55+00:00,,0,ray979/EECS112L-MIPS-32-Processor,356413281,Verilog,EECS112L-MIPS-32-Processor,18,1,2024-02-03 21:58:35+00:00,[],None
290,https://github.com/nima-ab/cad.git,2021-05-03 15:10:24+00:00,Computer Aided Design Course Spring 2021,0,nima-ab/cad,363970161,Verilog,cad,266,1,2024-04-01 13:18:32+00:00,[],None
291,https://github.com/Yashwant4777/9-Bit_UART_Module.git,2021-04-01 10:08:00+00:00,,0,Yashwant4777/9-Bit_UART_Module,353656304,Verilog,9-Bit_UART_Module,6,1,2021-04-01 10:39:58+00:00,[],None
292,https://github.com/paulorodrigues07/iverilog.git,2021-03-30 00:12:24+00:00,,0,paulorodrigues07/iverilog,352819419,Verilog,iverilog,13,1,2021-08-20 14:06:07+00:00,[],None
293,https://github.com/jack12324/RGBSetMeFree.git,2021-04-01 23:06:34+00:00,554 Project,0,jack12324/RGBSetMeFree,353848063,Verilog,RGBSetMeFree,37394,1,2021-05-07 19:38:00+00:00,[],None
294,https://github.com/miyakelp/FPGA_mnist_randomforest_pipeline.git,2021-04-03 08:48:52+00:00,,0,miyakelp/FPGA_mnist_randomforest_pipeline,354242892,Verilog,FPGA_mnist_randomforest_pipeline,112,1,2021-05-19 18:11:31+00:00,[],https://api.github.com/licenses/mit
295,https://github.com/nuclearliu/DigitalClock.git,2021-05-02 13:29:53+00:00,Digital clock on Nexys4 DDR with multi-function,0,nuclearliu/DigitalClock,363657924,Verilog,DigitalClock,10,1,2021-05-23 02:04:50+00:00,[],None
296,https://github.com/varshirathi/8-Bit-Vedic-ALU-Multiplier-.git,2021-04-14 16:04:59+00:00,,0,varshirathi/8-Bit-Vedic-ALU-Multiplier-,357965078,Verilog,8-Bit-Vedic-ALU-Multiplier-,6,1,2021-04-15 04:49:05+00:00,[],None
297,https://github.com/Being97/computer-architecture-lab5.git,2021-04-26 14:48:32+00:00,,0,Being97/computer-architecture-lab5,361787200,Verilog,computer-architecture-lab5,59,1,2021-05-12 19:40:25+00:00,[],None
298,https://github.com/hust-ccb/Avalon-Multi-Ports-SDRAM-Controller.git,2021-04-14 12:29:06+00:00,基于Avalon总线的Qsys的SDRAM的IP核的多端口控制代码,0,hust-ccb/Avalon-Multi-Ports-SDRAM-Controller,357897705,Verilog,Avalon-Multi-Ports-SDRAM-Controller,14817,1,2021-04-16 13:33:27+00:00,[],https://api.github.com/licenses/mit
299,https://github.com/jordan2005/sdram_controler.git,2021-04-19 12:58:43+00:00,sdram_controler + sdram model,1,jordan2005/sdram_controler,359460358,Verilog,sdram_controler,13,1,2023-11-16 08:38:44+00:00,[],None
300,https://github.com/HaiHardware/test.git,2021-04-23 05:07:35+00:00,,0,HaiHardware/test,360769009,Verilog,test,12801,0,2021-06-10 13:07:00+00:00,[],None
301,https://github.com/beafshar/MAC-gate-level.git,2021-04-22 13:10:44+00:00,,0,beafshar/MAC-gate-level,360523405,Verilog,MAC-gate-level,18,0,2021-06-01 13:57:08+00:00,[],None
302,https://github.com/sankaonfire/FIFO_MEM.git,2021-04-29 18:39:09+00:00,16 bit FIFO memory design and testbench in verilog,0,sankaonfire/FIFO_MEM,362913680,Verilog,FIFO_MEM,17,0,2022-05-01 00:37:06+00:00,[],https://api.github.com/licenses/gpl-3.0
303,https://github.com/Prajwaljm/RISC-V_Processor.git,2021-04-29 07:45:28+00:00,RISC-V Processor (without pipeline),0,Prajwaljm/RISC-V_Processor,362732773,,RISC-V_Processor,3316,0,2021-09-11 08:47:43+00:00,[],None
304,https://github.com/wwq825171465/myproject.git,2021-04-27 10:40:57+00:00,,1,wwq825171465/myproject,362075157,Verilog,myproject,12938,0,2021-04-28 02:39:51+00:00,[],None
305,https://github.com/jaskarnmankoo/plot-four.git,2021-04-07 21:43:10+00:00,,0,jaskarnmankoo/plot-four,355689550,Verilog,plot-four,489,0,2023-01-28 03:08:12+00:00,[],None
306,https://github.com/chenp1127/Sound-Display-and-Entertainment-System.git,2021-04-07 19:34:21+00:00,"Using the fundamental technical skills obtained from the previous lab sessions, you will be creating a Sound Display and Entertainment (SDE) system. Two additional devices will be provided to you for the system:  MEMs microphone: This analog‐to‐digital device will capture audio signals from the surroundings, and provides the data to you in a digital format.  OLED RGB Display Screen: Information can be displayed on this 96 x 64 bit display screen with 16‐bit colour resolution.",0,chenp1127/Sound-Display-and-Entertainment-System,355661595,Verilog,Sound-Display-and-Entertainment-System,38,0,2021-04-07 19:36:02+00:00,[],None
307,https://github.com/Alirezanooran77/digitallab.git,2021-03-31 08:13:01+00:00,,0,Alirezanooran77/digitallab,353278305,Verilog,digitallab,11931,0,2021-05-21 19:23:10+00:00,[],None
308,https://github.com/jayhua267/Multiplier_verilog.git,2021-03-31 08:40:56+00:00,"Normal Multiplier and Wallace Multiplier with different size of bits (4, 8, 16)",0,jayhua267/Multiplier_verilog,353286193,Verilog,Multiplier_verilog,821,0,2021-03-31 09:06:36+00:00,[],None
309,https://github.com/xstephaniex/Calculator.git,2021-03-31 23:26:12+00:00,Basys2 FPGA implementation of a calculator in ISE,0,xstephaniex/Calculator,353516343,Verilog,Calculator,5342,0,2021-04-25 20:20:18+00:00,[],None
310,https://github.com/daneshvar-amrollahi/ARM.git,2021-04-09 13:45:13+00:00,"A Verilog implementation of an ARM series processor supporting: Forwarding, SRAM, and Cache. ",0,daneshvar-amrollahi/ARM,356285826,Verilog,ARM,9866,0,2022-05-04 00:04:54+00:00,[],None
311,https://github.com/ProgrammerZL/SimpleSOC.git,2021-04-11 23:31:49+00:00,,0,ProgrammerZL/SimpleSOC,357003366,,SimpleSOC,85,0,2021-04-11 23:31:50+00:00,[],None
312,https://github.com/HungWen-Wang/NetFPGA-SUME-SRAM-file.git,2021-04-12 05:04:43+00:00,,0,HungWen-Wang/NetFPGA-SUME-SRAM-file,357064223,Verilog,NetFPGA-SUME-SRAM-file,18,0,2021-04-12 05:05:09+00:00,[],None
313,https://github.com/bassiriccardo97/ES-project---AXI4Lite-implementation.git,2021-04-10 10:58:53+00:00,Basic AXI4-Lite implementation project at Polimi for the Embedded Systems course,0,bassiriccardo97/ES-project---AXI4Lite-implementation,356554015,Verilog,ES-project---AXI4Lite-implementation,62,0,2021-04-10 11:01:23+00:00,[],None
314,https://github.com/Revilo2157/ECE538Project.git,2021-04-27 19:30:48+00:00,,0,Revilo2157/ECE538Project,362228547,Verilog,ECE538Project,17136,0,2021-04-29 03:19:35+00:00,[],None
315,https://github.com/esarmah100/UT_460M_Lab7.git,2021-04-30 19:47:47+00:00,Repository for our Lab 7 code,0,esarmah100/UT_460M_Lab7,363243454,Verilog,UT_460M_Lab7,48,0,2021-05-02 17:47:14+00:00,[],None
316,https://github.com/mabrains/digital_pll_sky130_mabrains.git,2021-04-25 04:35:33+00:00,,0,mabrains/digital_pll_sky130_mabrains,361331562,Verilog,digital_pll_sky130_mabrains,53782,0,2021-06-17 01:00:12+00:00,[],https://api.github.com/licenses/apache-2.0
317,https://github.com/cbwang-dev/CA_lab.git,2021-04-25 17:35:51+00:00,Realization of a single loop processor which is 1) pipelined and 2) able to handle data hazard. This project is the exercise part of the course 'Computer Architecture' H05D3A in KU Leuven.,0,cbwang-dev/CA_lab,361495575,Verilog,CA_lab,5448,0,2022-10-29 19:29:39+00:00,[],None
318,https://github.com/cheonhoo-jeon/Nat_SCL_2021.git,2021-04-25 05:32:02+00:00,,1,cheonhoo-jeon/Nat_SCL_2021,361339545,Verilog,Nat_SCL_2021,14,0,2021-04-25 05:35:49+00:00,[],None
319,https://github.com/ray-qwer/RISCV_single_cycle.git,2021-04-26 11:57:01+00:00,,0,ray-qwer/RISCV_single_cycle,361732911,Verilog,RISCV_single_cycle,15,0,2021-05-29 17:20:31+00:00,[],None
320,https://github.com/nxquangce/ld202.git,2021-04-06 05:39:38+00:00,"Logic Design with HDL Course - Semester 202. CE, CSE, HCMUT",0,nxquangce/ld202,355069741,Verilog,ld202,16,0,2021-04-21 10:38:16+00:00,[],None
321,https://github.com/MegaSoC/loongson-blocks.git,2021-04-03 01:55:54+00:00,,0,MegaSoC/loongson-blocks,354176358,Verilog,loongson-blocks,42,0,2022-08-13 09:26:58+00:00,[],None
322,https://github.com/zeronine117/VerilogModules.git,2021-04-01 20:29:02+00:00,Useful modules for Verilog,0,zeronine117/VerilogModules,353818887,Verilog,VerilogModules,16,0,2021-04-01 20:36:49+00:00,[],https://api.github.com/licenses/gpl-3.0
323,https://github.com/Acosta-JJ/DP.git,2021-04-05 11:14:01+00:00,,0,Acosta-JJ/DP,354808241,Verilog,DP,71201,0,2021-04-14 09:49:53+00:00,[],None
324,https://github.com/caverar/SoCTemplateLiteX.git,2021-04-05 05:13:47+00:00,,0,caverar/SoCTemplateLiteX,354726484,Verilog,SoCTemplateLiteX,11903,0,2022-03-19 04:05:56+00:00,[],None
325,https://github.com/hanjunma111/de1_soc_game.git,2021-04-05 08:22:07+00:00,some games on de1_soc board,0,hanjunma111/de1_soc_game,354766750,Verilog,de1_soc_game,29764,0,2021-04-05 08:38:46+00:00,[],None
326,https://github.com/GiantSweetroll/verilog-atm.git,2021-04-05 13:19:50+00:00,Final Project for Computer Architecture class,0,GiantSweetroll/verilog-atm,354841612,Verilog,verilog-atm,10,0,2021-04-22 12:36:12+00:00,[],https://api.github.com/licenses/apache-2.0
327,https://github.com/smidge1k/ELEC5200.git,2021-04-01 23:51:01+00:00,,0,smidge1k/ELEC5200,353855034,Verilog,ELEC5200,1539,0,2021-04-02 00:23:44+00:00,[],None
328,https://github.com/ChaseDevMac/MIPS-CPU.git,2021-04-15 00:26:56+00:00,,0,ChaseDevMac/MIPS-CPU,358078637,Verilog,MIPS-CPU,2216,0,2021-04-15 00:28:21+00:00,[],None
329,https://github.com/ranar001/CS161L_lab.git,2021-04-17 05:06:54+00:00,Repo contains the lab assignments for UCR CS161L[Design and Architecture of Computer Systems],0,ranar001/CS161L_lab,358789697,Verilog,CS161L_lab,931,0,2021-04-17 21:08:44+00:00,[],None
330,https://github.com/LucasGFerraz/KingProcessor.git,2021-04-18 23:07:10+00:00,Processador desenvolvido para o laboratório de arquitetura de organização de computadores,0,LucasGFerraz/KingProcessor,359271443,Verilog,KingProcessor,26,0,2021-04-18 23:18:11+00:00,[],None
331,https://github.com/KirtanKapadia/32-bit-Recursive-Karatsuba-Multiplier.git,2021-04-18 19:03:48+00:00,ASIC Implementation of High-Speed Adaptive Recursive Karatsuba Multiplier with Square-Root-Carry-Select-Adder,0,KirtanKapadia/32-bit-Recursive-Karatsuba-Multiplier,359229948,,32-bit-Recursive-Karatsuba-Multiplier,20,0,2021-07-22 07:44:02+00:00,[],None
332,https://github.com/Andrew-LTC/Lab8.git,2021-04-13 02:14:26+00:00,,0,Andrew-LTC/Lab8,357397293,Verilog,Lab8,5425,0,2023-01-26 21:05:32+00:00,[],None
333,https://github.com/zipotron/usb_fpga_displ.git,2021-04-13 15:44:28+00:00,,0,zipotron/usb_fpga_displ,357606786,Verilog,usb_fpga_displ,20,0,2021-04-27 13:55:44+00:00,[],None
334,https://github.com/KyubumShim45854/EE460M-Lab06.git,2021-04-16 02:02:51+00:00,,0,KyubumShim45854/EE460M-Lab06,358447120,Verilog,EE460M-Lab06,14,0,2021-04-17 21:19:02+00:00,[],None
335,https://github.com/Sebastianzvla/Cont-hexa.git,2021-04-16 03:01:41+00:00,,0,Sebastianzvla/Cont-hexa,358458922,Verilog,Cont-hexa,2,0,2021-04-16 03:04:13+00:00,[],None
336,https://github.com/pranavhegde006/CS206-DDCO_Lab.git,2021-04-20 07:10:14+00:00,,0,pranavhegde006/CS206-DDCO_Lab,359718921,Verilog,CS206-DDCO_Lab,7319,0,2021-04-27 06:44:49+00:00,[],None
337,https://github.com/mahmoudabdelhadii/Talking-Calculator.git,2021-04-18 13:21:58+00:00,CPEN311,0,mahmoudabdelhadii/Talking-Calculator,359149249,Verilog,Talking-Calculator,611,0,2022-02-24 00:57:31+00:00,[],None
338,https://github.com/wansinkuo/HDLBits.git,2021-04-25 10:09:16+00:00,HDLBits website practices & solutions,0,wansinkuo/HDLBits,361393730,Verilog,HDLBits,105,0,2024-03-08 13:21:54+00:00,[],None
339,https://github.com/Edragon/FPGA_MAX10-1.git,2021-04-07 10:15:28+00:00,,0,Edragon/FPGA_MAX10-1,355499771,Verilog,FPGA_MAX10-1,56254,0,2021-04-07 10:25:38+00:00,[],None
340,https://github.com/samarth1612/Learning-BlueSpec.git,2021-04-19 16:41:12+00:00,Contains the Test Codes that I have been trying out when learning the BlueSpec language ,0,samarth1612/Learning-BlueSpec,359530105,Verilog,Learning-BlueSpec,75,0,2021-04-19 18:23:20+00:00,[],None
341,https://github.com/luweidangwin/FPGA-Scientific-Calculator.git,2021-04-12 03:13:50+00:00,"DE1SOC+VGA, supports Matrixes, Complex Numbers, and other operations",0,luweidangwin/FPGA-Scientific-Calculator,357042506,,FPGA-Scientific-Calculator,7,0,2021-04-12 03:13:51+00:00,[],None
342,https://github.com/stefaniafrunza/IF_ID-CN2.git,2021-04-11 22:21:35+00:00,"Lucrarea curentă își propune implementarea stagiilor EX, MEM, WB, plus două unități folosite în detecția hazardurilor și unitatea de forwarding, astfel realizându-se un prototip complet a procesorului RISC-V.",0,stefaniafrunza/IF_ID-CN2,356992499,Verilog,IF_ID-CN2,845,0,2021-06-28 08:58:06+00:00,[],None
343,https://github.com/ain2108/EC3331_FPGA.git,2021-04-14 00:34:00+00:00,Basic Verilog project to introduce FPGA programming,0,ain2108/EC3331_FPGA,357726336,Verilog,EC3331_FPGA,124,0,2021-04-14 03:30:39+00:00,[],None
344,https://github.com/ThomasJagielski/MADVLSI-Final_Project.git,2021-04-09 13:46:22+00:00,,1,ThomasJagielski/MADVLSI-Final_Project,356286174,Verilog,MADVLSI-Final_Project,44832,0,2022-02-07 04:54:01+00:00,[],None
345,https://github.com/jianbow/EE354_MemoryTest.git,2021-04-09 21:09:01+00:00,,1,jianbow/EE354_MemoryTest,356398734,Verilog,EE354_MemoryTest,37,0,2021-04-28 23:41:45+00:00,[],None
346,https://github.com/zwm/can.git,2021-04-30 10:02:41+00:00,,0,zwm/can,363099943,Verilog,can,89,0,2021-06-26 08:59:28+00:00,[],None
347,https://github.com/atul2907/Task1.git,2021-04-11 07:45:59+00:00,,0,atul2907/Task1,356801852,Verilog,Task1,212,0,2021-04-11 07:46:11+00:00,[],None
348,https://github.com/dmdsouza/EE162_Final_Project.git,2021-04-10 01:34:00+00:00,,0,dmdsouza/EE162_Final_Project,356438718,Verilog,EE162_Final_Project,31,0,2021-04-13 22:47:45+00:00,[],None
349,https://github.com/PeterTowers/lab2-OAC.git,2021-04-21 18:07:20+00:00,Repository for 2nd laboratory activity of CS's Organização e Arquitetura de Computadores (Computer Organisation and Architecture) course at Universidade de Brasília.,0,PeterTowers/lab2-OAC,360263008,Verilog,lab2-OAC,606,0,2021-05-18 18:11:26+00:00,"['mips', 'hardware', 'hardware-designs', 'hdl', 'verilog']",None
350,https://github.com/Dictria/Basic_5_Stage_Pipeline-Xilinx_Airtx7-.git,2021-04-21 16:38:15+00:00,,0,Dictria/Basic_5_Stage_Pipeline-Xilinx_Airtx7-,360239116,Verilog,Basic_5_Stage_Pipeline-Xilinx_Airtx7-,23,0,2021-04-27 12:10:57+00:00,[],None
351,https://github.com/dastuer/HDB3_encoder-DBPSK_encoder.git,2021-04-29 08:53:45+00:00,SWJTU大三通信工程实验,0,dastuer/HDB3_encoder-DBPSK_encoder,362752262,Verilog,HDB3_encoder-DBPSK_encoder,69623,0,2021-05-13 06:14:06+00:00,[],None
352,https://github.com/kotyadamohini/Distributed_Arithmetic-DA-.git,2021-05-02 06:36:09+00:00,,0,kotyadamohini/Distributed_Arithmetic-DA-,363583998,Verilog,Distributed_Arithmetic-DA-,3,0,2021-05-02 18:30:04+00:00,[],None
353,https://github.com/FP-GAme/fpgame-src.git,2021-05-02 13:36:00+00:00,FP-GAme Retro Console and Development Kit - Source Repository,0,FP-GAme/fpgame-src,363659195,Verilog,fpgame-src,12182,0,2021-05-11 03:39:00+00:00,[],https://api.github.com/licenses/mit
354,https://github.com/Fagonar96/ClockAlarm.git,2021-04-29 05:15:22+00:00,Proyecto #2 Sistemas Embebidos - Diseño de SoC mínimo para reloj despertador,0,Fagonar96/ClockAlarm,362697905,Verilog,ClockAlarm,26498,0,2021-05-08 01:17:05+00:00,[],None
355,https://github.com/russellfriesenhahn/stc0_caravel_user_project.git,2021-04-23 23:51:36+00:00,,0,russellfriesenhahn/stc0_caravel_user_project,361031492,Verilog,stc0_caravel_user_project,123688,0,2021-06-22 04:58:12+00:00,[],https://api.github.com/licenses/apache-2.0
356,https://github.com/MitchGranger/Vectors.git,2021-04-23 13:39:05+00:00,Location for test vectors,0,MitchGranger/Vectors,360896450,Verilog,Vectors,1531,0,2021-05-09 09:11:07+00:00,[],None
357,https://github.com/oscardhc03/000p.git,2021-04-27 00:44:47+00:00,,0,oscardhc03/000p,361934706,Verilog,000p,24,0,2021-04-27 01:53:20+00:00,[],None
358,https://github.com/ZydJankiel/UC_PROJEKT.git,2021-04-26 08:31:35+00:00,,0,ZydJankiel/UC_PROJEKT,361675204,Verilog,UC_PROJEKT,291,0,2021-08-19 20:24:25+00:00,[],None
359,https://github.com/Revilo2157/ProjectAgain.git,2021-04-28 08:35:00+00:00,,0,Revilo2157/ProjectAgain,362396069,Verilog,ProjectAgain,19416,0,2021-04-29 08:06:11+00:00,[],None
360,https://github.com/JohannesKauffmann/AudioVisualizer.git,2021-04-28 13:09:18+00:00,Repository to be used for the FPGA course at NHL Stenden.,0,JohannesKauffmann/AudioVisualizer,362471358,Verilog,AudioVisualizer,3030,0,2021-06-28 13:46:26+00:00,[],None
361,https://github.com/kharon4/compArchAssignment.git,2021-04-15 16:27:41+00:00,,0,kharon4/compArchAssignment,358324293,Verilog,compArchAssignment,554,0,2021-04-22 23:11:50+00:00,[],None
362,https://github.com/eli-zhang/ECE4740-Final-Project.git,2021-04-15 17:48:21+00:00,,0,eli-zhang/ECE4740-Final-Project,358345632,Verilog,ECE4740-Final-Project,21678,0,2021-05-18 00:03:44+00:00,[],None
363,https://github.com/Skyb0rg007/FifthCPU.git,2021-04-16 16:47:07+00:00,,0,Skyb0rg007/FifthCPU,358663366,Verilog,FifthCPU,37,0,2021-04-18 19:46:14+00:00,[],None
364,https://github.com/mtr329/BUAA_CO_2020.git,2021-03-31 10:30:16+00:00,北航计算机组成2020上机作业,0,mtr329/BUAA_CO_2020,353317404,Verilog,BUAA_CO_2020,1770,0,2021-10-16 11:23:53+00:00,[],None
365,https://github.com/khyamling/YaNoC.git,2021-03-31 17:23:21+00:00,,0,khyamling/YaNoC,353436269,Verilog,YaNoC,1275,0,2021-04-01 11:33:01+00:00,[],None
366,https://github.com/yanweicheng2/test.git,2021-03-30 13:43:38+00:00,,0,yanweicheng2/test,353015903,Verilog,test,442,0,2021-03-30 13:50:35+00:00,[],None
367,https://github.com/zfqxuz/alu.git,2021-04-04 12:02:04+00:00,,0,zfqxuz/alu,354532521,Verilog,alu,26,0,2021-04-11 12:34:13+00:00,[],None
368,https://github.com/BrunoTarijon/LSC-WeirdProcessor.git,2021-04-04 22:27:05+00:00,Simple processor in verilog,0,BrunoTarijon/LSC-WeirdProcessor,354658921,Verilog,LSC-WeirdProcessor,17,0,2021-04-04 22:27:47+00:00,[],None
369,https://github.com/benagnes/ExecUnitVerilog.git,2021-04-24 17:48:29+00:00,32-bit execution unit written in verilog,0,benagnes/ExecUnitVerilog,361228989,Verilog,ExecUnitVerilog,54948,0,2021-04-25 06:58:54+00:00,[],None
370,https://github.com/kraysang/ECE241-PROJECT-SODUKU.git,2021-04-28 14:03:32+00:00,,0,kraysang/ECE241-PROJECT-SODUKU,362488612,Verilog,ECE241-PROJECT-SODUKU,121,0,2021-04-28 14:16:07+00:00,[],None
371,https://github.com/oezeb/Syllabus-of-Digital-Logic-Lab.git,2021-04-28 15:36:18+00:00,,0,oezeb/Syllabus-of-Digital-Logic-Lab,362521292,Verilog,Syllabus-of-Digital-Logic-Lab,52877,0,2021-04-28 15:45:37+00:00,[],None
372,https://github.com/vscheyer/Irrigation_Control_Chip.git,2021-04-27 22:56:48+00:00,,0,vscheyer/Irrigation_Control_Chip,362273690,Verilog,Irrigation_Control_Chip,40350,0,2021-05-12 03:58:10+00:00,[],None
373,https://github.com/dsanchezlo/DivisorVerilogF.git,2021-04-29 04:29:57+00:00,,0,dsanchezlo/DivisorVerilogF,362689733,Verilog,DivisorVerilogF,2749,0,2021-04-29 04:33:44+00:00,[],None
374,https://github.com/Haggs3/SDUP_InvSqrt.git,2021-04-21 20:17:27+00:00,,0,Haggs3/SDUP_InvSqrt,360295072,Verilog,SDUP_InvSqrt,857,0,2021-06-10 18:14:14+00:00,[],None
375,https://github.com/lixunwei/self-verilog.git,2021-04-23 18:40:17+00:00,,0,lixunwei/self-verilog,360975925,Verilog,self-verilog,229,0,2021-04-23 18:43:57+00:00,[],None
376,https://github.com/tetoblivion/one_trick_three_cpus.git,2021-04-23 19:21:01+00:00,,0,tetoblivion/one_trick_three_cpus,360984495,Verilog,one_trick_three_cpus,12,0,2021-04-23 19:22:24+00:00,[],None
377,https://github.com/prapty/CS-250B-Lab1.git,2021-04-23 20:24:14+00:00,,0,prapty/CS-250B-Lab1,360997430,Verilog,CS-250B-Lab1,5323,0,2021-06-05 04:16:17+00:00,[],None
378,https://github.com/Sash-github-account/sci_acc_proj.git,2021-04-27 20:06:01+00:00,My implementation of acceleration unit for scientific functions,0,Sash-github-account/sci_acc_proj,362237103,Verilog,sci_acc_proj,372,0,2022-05-20 03:01:53+00:00,[],None
379,https://github.com/vshrotriya/Sorting_verilog.git,2021-04-08 11:54:35+00:00,Bubble sort module using verilog ,0,vshrotriya/Sorting_verilog,355887544,Verilog,Sorting_verilog,72,0,2021-04-13 08:07:38+00:00,[],None
380,https://github.com/dsanchezlo/4th-Lab.-Digital-I.git,2021-04-09 20:41:40+00:00,,1,dsanchezlo/4th-Lab.-Digital-I,356393453,Verilog,4th-Lab.-Digital-I,39,0,2021-04-19 23:13:13+00:00,[],None
381,https://github.com/sagnik-r/Computer-Organization-Laboratory-CS39001.git,2021-04-20 15:33:19+00:00,The submissions for all the lab assignments for the Computer Organization Laboratory course at IIT Kharagpur for Autumn 2020,0,sagnik-r/Computer-Organization-Laboratory-CS39001,359866070,Verilog,Computer-Organization-Laboratory-CS39001,2292,0,2021-04-20 15:36:09+00:00,[],None
382,https://github.com/va7deo/demo68k.git,2021-04-18 18:40:13+00:00,MiSTer use of 68000 cpu core and targetting C code,0,va7deo/demo68k,359225242,Verilog,demo68k,370,0,2021-04-21 01:39:51+00:00,[],https://api.github.com/licenses/gpl-2.0
383,https://github.com/electrophile27/router1x3protocal.git,2021-04-20 06:20:48+00:00,,1,electrophile27/router1x3protocal,359706156,Verilog,router1x3protocal,9,0,2021-04-20 06:33:35+00:00,[],None
384,https://github.com/ICGNYN/MIPSverilog.git,2021-04-20 09:22:37+00:00,,0,ICGNYN/MIPSverilog,359756544,Verilog,MIPSverilog,445,0,2021-04-20 10:30:37+00:00,[],None
385,https://github.com/xin-20010304/wang.git,2021-03-29 07:24:40+00:00,,0,xin-20010304/wang,352552639,Verilog,wang,47735,0,2022-06-09 05:44:59+00:00,[],https://api.github.com/licenses/apache-2.0
386,https://github.com/khyamling/traceNoC.git,2021-04-01 12:28:08+00:00,,0,khyamling/traceNoC,353692527,Verilog,traceNoC,5636,0,2021-04-01 12:29:56+00:00,[],None
387,https://github.com/rykovv/custom_router.git,2021-04-09 08:53:14+00:00,,1,rykovv/custom_router,356203181,Verilog,custom_router,907,0,2021-05-05 11:17:41+00:00,[],None
388,https://github.com/julioCROS/Simple-processor-implementation.git,2021-04-15 16:07:16+00:00,💻 Practice 2 - Implementation of a simple processor for the discipline of Architecture and Computer Organization 2.,0,julioCROS/Simple-processor-implementation,358318547,Verilog,Simple-processor-implementation,2118,0,2022-09-10 15:19:51+00:00,[],None
389,https://github.com/VTorres09/VerilogProject.git,2021-04-16 01:54:35+00:00,"⏱️ Created in the discipline of digital systems, this project aimed to develop a stopwatch using the verilog language.",0,VTorres09/VerilogProject,358445517,Verilog,VerilogProject,368,0,2021-04-22 19:06:20+00:00,[],None
390,https://github.com/gilmonroy/sist1.git,2021-04-16 04:25:52+00:00,,0,gilmonroy/sist1,358474736,Verilog,sist1,3,0,2021-04-16 04:26:32+00:00,[],None
391,https://github.com/Saunsem/ECE483Verilog.git,2021-04-07 04:00:37+00:00,,0,Saunsem/ECE483Verilog,355406704,Verilog,ECE483Verilog,18,0,2021-04-22 22:10:09+00:00,[],None
392,https://github.com/yangyangguy/VerilogBasic.git,2021-04-11 04:22:03+00:00,vivado数值比较器、全加器、触发器、编码器、译码器实现,0,yangyangguy/VerilogBasic,356765265,,VerilogBasic,58,0,2021-04-11 04:22:04+00:00,[],None
393,https://github.com/gauripuranik/4-1-Mux.git,2021-04-12 08:11:14+00:00,This is a system verilog code for 4:1 Mux,0,gauripuranik/4-1-Mux,357110500,Verilog,4-1-Mux,2,0,2021-04-12 08:12:20+00:00,[],None
394,https://github.com/Soham-Das-2021/Tournament_Branch_Predictor.git,2021-04-26 06:22:20+00:00,,0,Soham-Das-2021/Tournament_Branch_Predictor,361639905,Verilog,Tournament_Branch_Predictor,4,0,2021-05-28 16:44:24+00:00,[],None
395,https://github.com/Soham-Das-2021/Level-1_2-bit_Branch_Predictor.git,2021-04-26 06:13:41+00:00,,0,Soham-Das-2021/Level-1_2-bit_Branch_Predictor,361637859,Verilog,Level-1_2-bit_Branch_Predictor,2,0,2021-04-26 06:15:27+00:00,[],None
396,https://github.com/LaZoark/FPGA_LED.git,2021-03-29 16:38:16+00:00,This is a very first try of Verilog and FPGA.   It is able to set the shape of LED during run time.,0,LaZoark/FPGA_LED,352713573,Verilog,FPGA_LED,4,0,2021-04-07 14:19:02+00:00,"['fpga', 'verilog', 'led']",None
397,https://github.com/AmnesiacGarden/xyn_Pipelining_CPU.git,2021-03-29 02:39:44+00:00,,0,AmnesiacGarden/xyn_Pipelining_CPU,352494938,Verilog,xyn_Pipelining_CPU,157,0,2023-01-28 09:51:43+00:00,[],None
398,https://github.com/kornalewski9715/Slot-machine.git,2021-04-06 00:44:08+00:00,Laboratory project,0,kornalewski9715/Slot-machine,355012330,Verilog,Slot-machine,77,0,2021-04-08 18:04:26+00:00,[],None
399,https://github.com/calin-juganaru/smp.git,2021-04-05 16:08:55+00:00,,0,calin-juganaru/smp,354892899,Verilog,smp,4079,0,2021-04-05 16:10:21+00:00,[],None
400,https://github.com/BelfortXP/Radix-4_Booth_Multiplier.git,2021-04-06 05:36:39+00:00,,1,BelfortXP/Radix-4_Booth_Multiplier,355069181,Verilog,Radix-4_Booth_Multiplier,1615,0,2021-04-08 02:19:06+00:00,[],None
401,https://github.com/williamtien23/HDL-Carry_Select_Adder.git,2021-05-03 23:10:42+00:00,,0,williamtien23/HDL-Carry_Select_Adder,364084658,Verilog,HDL-Carry_Select_Adder,1,0,2021-05-03 23:10:47+00:00,[],None
402,https://github.com/mfkiwl/Spinal.git,2021-05-02 18:08:55+00:00,,0,mfkiwl/Spinal,363718241,,Spinal,25956,0,2021-10-18 16:31:01+00:00,[],None
403,https://github.com/caerus-timing/CANTimingAnalysis.git,2021-05-03 20:47:50+00:00,,1,caerus-timing/CANTimingAnalysis,364057178,Verilog,CANTimingAnalysis,12271,0,2021-05-26 17:53:11+00:00,[],https://api.github.com/licenses/bsd-2-clause
404,https://github.com/kotyadamohini/complex_vector_multiplier_using_2_obc.git,2021-05-02 06:34:22+00:00,,0,kotyadamohini/complex_vector_multiplier_using_2_obc,363583707,Verilog,complex_vector_multiplier_using_2_obc,3,0,2021-05-03 10:42:38+00:00,[],None
405,https://github.com/kotyadamohini/complex_number_multiplier_with_2_DA.git,2021-05-02 05:49:08+00:00,,0,kotyadamohini/complex_number_multiplier_with_2_DA,363576698,Verilog,complex_number_multiplier_with_2_DA,1,0,2021-05-02 05:49:18+00:00,[],None
406,https://github.com/outlandkarasu-sandbox/verilog-practice.git,2021-05-01 23:33:51+00:00,,0,outlandkarasu-sandbox/verilog-practice,363528195,Verilog,verilog-practice,8,0,2021-05-03 23:28:27+00:00,[],https://api.github.com/licenses/bsl-1.0
407,https://github.com/ajithkreddy/MDCLCG.git,2021-05-03 09:55:57+00:00,,0,ajithkreddy/MDCLCG,363885513,Verilog,MDCLCG,68,0,2021-05-10 03:46:46+00:00,[],None
408,https://github.com/Sachinsolozzo/MSI-Cache-Coherence-Project-.git,2021-04-16 14:32:14+00:00,Avisekh Ghosh; Sachin Kumar; Nikita,0,Sachinsolozzo/MSI-Cache-Coherence-Project-,358626900,Verilog,MSI-Cache-Coherence-Project-,6,0,2021-04-16 14:34:41+00:00,[],None
409,https://github.com/AistoBasBistoC/446-project.git,2021-04-15 23:59:49+00:00,project for EGCP446,0,AistoBasBistoC/446-project,358424239,Verilog,446-project,69160,0,2023-10-25 06:36:15+00:00,[],None
410,https://github.com/ntwbvdbl-oe/BattleField.git,2021-04-16 09:09:33+00:00,基于Verilog的魔塔游戏,0,ntwbvdbl-oe/BattleField,358540739,Verilog,BattleField,5193,0,2021-04-16 09:41:55+00:00,[],None
411,https://github.com/KiosWong/MMWaveSignalProcess.git,2021-04-17 04:04:09+00:00,,2,KiosWong/MMWaveSignalProcess,358780678,Verilog,MMWaveSignalProcess,49,0,2021-04-20 03:02:47+00:00,[],None
412,https://github.com/Kratlis/FunctionalCircuitry_lab2.git,2021-04-15 12:08:21+00:00,,0,Kratlis/FunctionalCircuitry_lab2,358245060,Verilog,FunctionalCircuitry_lab2,6,0,2021-04-15 15:41:06+00:00,[],None
413,https://github.com/joggyGeorge/FDE.git,2021-04-09 16:17:05+00:00,private for FPGA course,0,joggyGeorge/FDE,356331216,Verilog,FDE,16228,0,2021-04-22 13:02:47+00:00,[],None
414,https://github.com/FJAM1309/practice-1.git,2021-04-14 04:34:34+00:00,práctica 1,0,FJAM1309/practice-1,357774364,Verilog,practice-1,9337,0,2021-05-12 17:06:24+00:00,[],None
415,https://github.com/FJAM1309/practice-2.git,2021-04-14 04:34:52+00:00,práctica 2 ,0,FJAM1309/practice-2,357774423,Verilog,practice-2,10400,0,2021-05-12 17:06:51+00:00,[],None
416,https://github.com/FJAM1309/practice-3.git,2021-04-14 04:36:24+00:00,práctica 3,0,FJAM1309/practice-3,357774717,Verilog,practice-3,10787,0,2021-05-12 17:07:22+00:00,[],None
417,https://github.com/BlandoL/small_v_project.git,2021-04-13 03:21:22+00:00,save my small verilog project,0,BlandoL/small_v_project,357411234,Verilog,small_v_project,96,0,2021-04-15 13:11:32+00:00,[],https://api.github.com/licenses/gpl-3.0
418,https://github.com/ysh86/VerilogTrial.git,2021-04-20 08:44:16+00:00,A study of Verilog/SystemVerilog,0,ysh86/VerilogTrial,359745539,Verilog,VerilogTrial,11,0,2021-05-28 05:25:50+00:00,[],None
419,https://github.com/RAPcores/fpga-hal.git,2021-04-22 01:47:07+00:00,Experimental Verilog FPGA HAL,0,RAPcores/fpga-hal,360359923,Verilog,fpga-hal,15,0,2021-04-26 02:27:27+00:00,[],None
420,https://github.com/hujy23/VerilogFileIO.git,2021-04-22 07:23:47+00:00,,0,hujy23/VerilogFileIO,360429043,Verilog,VerilogFileIO,1,0,2021-04-22 07:24:42+00:00,[],None
421,https://github.com/pilarluiz/SINdoku.git,2021-04-07 01:55:02+00:00,,0,pilarluiz/SINdoku,355381794,Verilog,SINdoku,46,0,2021-04-27 20:31:39+00:00,[],None
422,https://github.com/dandeto/verilog-whack-a-mole.git,2021-04-07 05:31:58+00:00,,0,dandeto/verilog-whack-a-mole,355423508,Verilog,verilog-whack-a-mole,57,0,2021-04-22 21:18:03+00:00,[],None
423,https://github.com/russellfriesenhahn/stc0.git,2021-04-23 22:47:52+00:00,Test Chip 0 that implements an FFT butterfly and interfaces to stream data.,0,russellfriesenhahn/stc0,361022714,Verilog,stc0,56,0,2021-04-23 22:48:23+00:00,[],https://api.github.com/licenses/bsd-3-clause
424,https://github.com/Smritithakur921/FullAdder.git,2021-04-28 15:23:24+00:00,This a basic full adder (verilog).,0,Smritithakur921/FullAdder,362517081,Verilog,FullAdder,37,0,2021-07-13 13:24:51+00:00,[],None
425,https://github.com/kkldream/FPGA.git,2021-04-28 16:23:00+00:00,記錄使用FPGA實作過的一些專案,0,kkldream/FPGA,362535812,Verilog,FPGA,109974,0,2022-09-22 06:36:43+00:00,[],None
426,https://github.com/andres091096/FPGA_FiniteDifference.git,2021-04-26 17:15:57+00:00,,0,andres091096/FPGA_FiniteDifference,361832935,Verilog,FPGA_FiniteDifference,370,0,2021-04-30 18:53:51+00:00,[],None
427,https://github.com/Jason-Du/Dic_HW3.git,2021-04-27 03:14:18+00:00,,0,Jason-Du/Dic_HW3,361965627,Verilog,Dic_HW3,431,0,2021-04-27 11:46:11+00:00,[],None
428,https://github.com/lplp9312/ee6470_hw5.git,2021-04-25 18:45:20+00:00,,0,lplp9312/ee6470_hw5,361510738,Verilog,ee6470_hw5,7417,0,2021-04-26 18:51:58+00:00,[],None
429,https://github.com/JFONLI/logic-design.git,2021-04-27 19:31:54+00:00,Learning basis of Verilog,0,JFONLI/logic-design,362228799,Verilog,logic-design,1023,0,2021-04-28 11:15:44+00:00,['verilog'],None
430,https://github.com/jiotich/tp02-isl.git,2021-04-28 00:15:03+00:00,,0,jiotich/tp02-isl,362287688,Verilog,tp02-isl,20,0,2022-01-11 19:40:38+00:00,[],None
431,https://github.com/zbreit/UART-Verilog.git,2021-05-02 20:32:20+00:00,A UART transmitter and receiver written in Verilog,0,zbreit/UART-Verilog,363744251,Verilog,UART-Verilog,1756,0,2021-05-10 02:25:24+00:00,[],None
432,https://github.com/tnb918/Digital-Frequency-Meter.git,2021-05-01 16:10:45+00:00,Design of equal precision digital frequency meter based on FPGA,1,tnb918/Digital-Frequency-Meter,363452465,Verilog,Digital-Frequency-Meter,11900,0,2023-04-05 09:20:10+00:00,[],None
433,https://github.com/Mikksu/fpag-ft232h-max10-245-fifo-test.git,2021-04-05 14:42:24+00:00,,1,Mikksu/fpag-ft232h-max10-245-fifo-test,354866227,Verilog,fpag-ft232h-max10-245-fifo-test,376,0,2021-05-10 01:40:17+00:00,[],None
434,https://github.com/WilliamDYW/SimplifiedALU.git,2021-04-08 16:18:59+00:00,,0,WilliamDYW/SimplifiedALU,355975802,Verilog,SimplifiedALU,115,0,2021-04-08 16:20:23+00:00,[],None
435,https://github.com/skuro96/FPGA_tutorial.git,2021-05-03 15:15:12+00:00,,0,skuro96/FPGA_tutorial,363971546,Verilog,FPGA_tutorial,25,0,2021-05-18 09:11:38+00:00,[],None
436,https://github.com/Craftgy/Verilog.git,2021-04-18 03:01:46+00:00,,0,Craftgy/Verilog,359031037,Verilog,Verilog,899,0,2021-05-31 15:34:41+00:00,[],None
437,https://github.com/mabrains/i2c_updated.git,2021-04-15 10:51:53+00:00,,0,mabrains/i2c_updated,358224671,Verilog,i2c_updated,77057,0,2021-04-15 12:10:35+00:00,[],https://api.github.com/licenses/apache-2.0
438,https://github.com/jeffersonlint/EE460MLab6.git,2021-04-15 22:02:10+00:00,,0,jeffersonlint/EE460MLab6,358403730,Verilog,EE460MLab6,5,0,2021-04-15 22:06:26+00:00,[],None
439,https://github.com/JCME89/SD.git,2021-04-16 03:54:26+00:00,,0,JCME89/SD,358469229,Verilog,SD,5,0,2021-04-16 04:07:01+00:00,[],None
440,https://github.com/plageon/pipeline_CPU.git,2021-04-13 14:16:51+00:00,,0,plageon/pipeline_CPU,357578960,Verilog,pipeline_CPU,8,0,2022-04-05 07:21:29+00:00,[],https://api.github.com/licenses/mit
441,https://github.com/Annihilator3180/CECS-341-Computer-Architect-Organization.git,2021-04-12 22:37:39+00:00,,0,Annihilator3180/CECS-341-Computer-Architect-Organization,357357936,Verilog,CECS-341-Computer-Architect-Organization,118,0,2021-05-26 19:47:20+00:00,[],None
442,https://github.com/monideepbora/cv32e40p_seda.git,2021-04-13 08:03:30+00:00,,0,monideepbora/cv32e40p_seda,357471949,Verilog,cv32e40p_seda,3863,0,2021-04-13 08:07:43+00:00,[],None
443,https://github.com/Ambika14-3/FIR-Low-Pass-Filter-using-Verilog-.git,2021-04-18 19:26:44+00:00,,0,Ambika14-3/FIR-Low-Pass-Filter-using-Verilog-,359234415,Verilog,FIR-Low-Pass-Filter-using-Verilog-,7,0,2021-04-18 19:31:18+00:00,[],None
444,https://github.com/SadequrRahman/risc_v.git,2021-04-19 19:26:42+00:00,,0,SadequrRahman/risc_v,359574728,Verilog,risc_v,3520,0,2021-04-19 20:18:51+00:00,[],None
445,https://github.com/rishabhpar/316_lab6.git,2021-04-26 15:48:27+00:00,,0,rishabhpar/316_lab6,361806695,Verilog,316_lab6,8,0,2021-04-27 17:03:05+00:00,[],None
446,https://github.com/DimitriMD/Proyecto-final.git,2021-04-24 01:57:07+00:00,,0,DimitriMD/Proyecto-final,361048438,Verilog,Proyecto-final,1,0,2021-04-24 02:13:41+00:00,[],None
447,https://github.com/AccLoo0311/hdlbits.git,2021-04-29 09:24:45+00:00,Hdlbits_Solution,0,AccLoo0311/hdlbits,362761019,Verilog,hdlbits,1113,0,2021-05-06 07:26:11+00:00,[],None
448,https://github.com/AJahueyM/LabDigitales10.git,2021-04-29 20:53:23+00:00,,0,AJahueyM/LabDigitales10,362944772,Verilog,LabDigitales10,793,0,2021-05-07 16:26:47+00:00,[],None
449,https://github.com/kmkim036/Baseball-Electronic-Display.git,2021-04-02 12:20:37+00:00,,0,kmkim036/Baseball-Electronic-Display,354010912,Verilog,Baseball-Electronic-Display,6,0,2021-08-11 13:30:53+00:00,[],None
450,https://github.com/yehudat/cocotb.git,2021-03-29 16:43:48+00:00,,0,yehudat/cocotb,352715199,Verilog,cocotb,12,0,2021-03-30 16:53:57+00:00,[],None
451,https://github.com/ppolokisstw/verilog-practice.git,2021-03-29 03:50:28+00:00,,0,ppolokisstw/verilog-practice,352509155,Verilog,verilog-practice,9,0,2021-03-29 04:54:38+00:00,[],None
452,https://github.com/ASIC-Design/FSM.git,2021-04-16 07:15:56+00:00,code,0,ASIC-Design/FSM,358510214,Verilog,FSM,20,0,2023-11-11 01:24:47+00:00,[],None
453,https://github.com/MyeongSeop/Digital_Clock.git,2021-04-09 14:18:31+00:00,Make digital system of digital clock using verilog,0,MyeongSeop/Digital_Clock,356295825,Verilog,Digital_Clock,18,0,2021-04-09 17:07:18+00:00,[],None
454,https://github.com/NSEE/SimuCam_AutoTest.git,2021-04-07 17:12:59+00:00,Repo focused on the Auto Test routines development for SimuCam (PLATO),0,NSEE/SimuCam_AutoTest,355625057,Verilog,SimuCam_AutoTest,351414,0,2021-04-16 02:50:58+00:00,[],None
455,https://github.com/jmziprick/UART.git,2021-04-10 21:56:15+00:00,,0,jmziprick/UART,356704246,Verilog,UART,1,0,2021-04-10 22:07:08+00:00,[],None
456,https://github.com/JoshLaney/HighRadixMSDF.git,2021-04-13 17:20:38+00:00,Imperial College Master's Research Project,0,JoshLaney/HighRadixMSDF,357634188,Verilog,HighRadixMSDF,113487,0,2021-09-02 06:16:42+00:00,[],https://api.github.com/licenses/gpl-3.0
457,https://github.com/tmontanaUNAL/lab02.git,2021-04-19 21:41:24+00:00,Laboratorio 2 - Digital I,0,tmontanaUNAL/lab02,359605980,Verilog,lab02,12555,0,2022-10-06 01:58:00+00:00,[],None
458,https://github.com/rodrigo-zamora/Snake.git,2021-04-20 23:20:26+00:00,,0,rodrigo-zamora/Snake,359975720,Verilog,Snake,634,0,2021-05-15 02:24:59+00:00,[],https://api.github.com/licenses/mit
459,https://github.com/Zzz-Syyy/cpu_89.git,2021-04-22 07:38:12+00:00,large end mode reference on 《自己动手写CPU》,0,Zzz-Syyy/cpu_89,360432914,Verilog,cpu_89,108,0,2021-04-22 08:03:32+00:00,[],None
460,https://github.com/elmu6301/video_controller.git,2021-04-24 18:40:00+00:00,,0,elmu6301/video_controller,361239689,Verilog,video_controller,51339,0,2021-04-24 18:42:24+00:00,[],None
461,https://github.com/dsanchezlo/DivisorVerilogF2.git,2021-04-29 04:27:21+00:00,,0,dsanchezlo/DivisorVerilogF2,362689281,Verilog,DivisorVerilogF2,2749,0,2021-04-29 04:28:55+00:00,[],None
462,https://github.com/shubhi704/RAM-.git,2021-04-28 10:49:06+00:00,,1,shubhi704/RAM-,362432917,Verilog,RAM-,1,0,2021-06-30 18:15:48+00:00,[],None
463,https://github.com/n1c0201/epic-heat.git,2021-04-01 08:30:37+00:00,An epic heating system for Computer Architecture and Operating Systems,0,n1c0201/epic-heat,353629761,Verilog,epic-heat,52,0,2021-04-25 07:19:12+00:00,[],None
464,https://github.com/shadowlamer/fpga_sandbox.git,2021-04-07 16:14:06+00:00,Various test projects for FPGA devboard.,0,shadowlamer/fpga_sandbox,355608725,Verilog,fpga_sandbox,16,0,2021-04-07 16:15:56+00:00,[],None
465,https://github.com/Imani-ES/Simple_Processor.git,2021-04-04 19:41:54+00:00,DESIGN OF AN 8-BIT NON-PIPELINED PROCESSOR USING VERILOG,0,Imani-ES/Simple_Processor,354631895,Verilog,Simple_Processor,74,0,2021-05-03 16:43:39+00:00,[],None
466,https://github.com/batusekerci/IntersectionControllerVerilog.git,2021-04-06 16:08:25+00:00,Road Intersection Controller with Verilog,0,batusekerci/IntersectionControllerVerilog,355251643,Verilog,IntersectionControllerVerilog,3,0,2021-04-06 16:20:00+00:00,[],None
467,https://github.com/pragya919/ALU.git,2021-04-06 07:30:04+00:00,,0,pragya919/ALU,355098067,Verilog,ALU,2064,0,2021-04-06 07:36:18+00:00,[],None
468,https://github.com/Sebastianzvla/Frecuenciometro.git,2021-04-16 02:11:53+00:00,,0,Sebastianzvla/Frecuenciometro,358448909,Verilog,Frecuenciometro,4,0,2021-04-16 02:18:39+00:00,[],None
469,https://github.com/soahnk/MIPS-CPU-ASSY.git,2021-04-16 15:23:01+00:00,5-stage MIPS processor and an assembler ,0,soahnk/MIPS-CPU-ASSY,358641395,Verilog,MIPS-CPU-ASSY,13,0,2021-04-16 15:25:44+00:00,[],None
470,https://github.com/varun-kr/traffic_light_controller.git,2021-04-15 09:16:46+00:00,,0,varun-kr/traffic_light_controller,358198525,Verilog,traffic_light_controller,1,0,2021-04-15 09:17:37+00:00,[],None
471,https://github.com/nicolasdecapite1/temperature.git,2021-04-12 19:29:15+00:00,,0,nicolasdecapite1/temperature,357315464,Verilog,temperature,7149,0,2021-06-19 23:09:50+00:00,[],None
472,https://github.com/SreenivasDheeraj/Verilog-Codes.git,2021-03-31 17:53:11+00:00,Verilog Codes completed as a part of the Computer Organization and Design Lab,0,SreenivasDheeraj/Verilog-Codes,353444012,Verilog,Verilog-Codes,7,0,2021-04-15 16:31:53+00:00,[],None
473,https://github.com/egflo/LEGv8.git,2021-03-31 00:08:03+00:00,"Basic pipelined LEGv8 implementation. Based on Computer Organization and Design: The Hardware/ Software Interface, ARM Edition",0,egflo/LEGv8,353174389,Verilog,LEGv8,22,0,2022-01-05 15:36:30+00:00,[],None
474,https://github.com/steven112163/Computer-Organization.git,2021-04-01 07:26:19+00:00,NCTU Computer Organization Spring 2018,0,steven112163/Computer-Organization,353612763,Verilog,Computer-Organization,3956,0,2022-06-21 04:09:07+00:00,"['computer-organization', 'cpp', 'verilog']",https://api.github.com/licenses/mit
475,https://github.com/sonny-heera/drag-light-race-system.git,2021-03-30 00:14:40+00:00,This project interfaced the DE2 board via the GPIO pins with a custom PCB module to simulate a drag race light system.,0,sonny-heera/drag-light-race-system,352819847,Verilog,drag-light-race-system,1188,0,2021-03-30 04:19:27+00:00,[],None
476,https://github.com/junqi-xie/MIPS-CPU.git,2021-04-30 04:52:09+00:00,The lab project for ICE2603 (2021 Spring): A pipelined MIPS CPU on an FPGA board,1,junqi-xie/MIPS-CPU,363029732,Verilog,MIPS-CPU,695,0,2023-06-01 08:02:52+00:00,"['mips-cpu', 'fpga', 'computer-systems']",https://api.github.com/licenses/gpl-3.0
477,https://github.com/SaraBaradaran/MIPS-Processor.git,2021-04-30 16:11:59+00:00,Implementation of MIPS Processor Modules Using Verilog,0,SaraBaradaran/MIPS-Processor,363194231,Verilog,MIPS-Processor,1252,0,2023-06-11 18:40:05+00:00,"['mips-assembly', 'proccessor', 'verilog', 'soft-core', 'hardware-implementation']",None
478,https://github.com/ANNAmiuz/MIPS_ALU.git,2021-04-14 03:02:59+00:00,It is a simplified version of ALU for MIPS instructions.,0,ANNAmiuz/MIPS_ALU,357755916,Verilog,MIPS_ALU,13,0,2021-04-14 03:14:03+00:00,[],https://api.github.com/licenses/mit
479,https://github.com/psujith1804/verilog-files.git,2021-04-14 06:21:23+00:00,This has important verilog files,0,psujith1804/verilog-files,357796578,Verilog,verilog-files,672,0,2021-04-15 12:54:44+00:00,[],None
480,https://github.com/Neha086/Traffic-Light.git,2021-04-11 06:22:22+00:00,Traffic Light Control using Verilog,0,Neha086/Traffic-Light,356784621,Verilog,Traffic-Light,1,0,2021-04-11 06:24:04+00:00,[],None
481,https://github.com/pranjal-mittal0/MIPS_32_Version1.git,2021-05-01 18:58:17+00:00,,0,pranjal-mittal0/MIPS_32_Version1,363485729,Verilog,MIPS_32_Version1,9,0,2021-05-01 22:05:14+00:00,[],https://api.github.com/licenses/apache-2.0
482,https://github.com/hammadmaqdoom/RISC-V-Pipelined-Processor.git,2021-05-02 18:21:53+00:00,This project required us to build a 5-stage pipelined processor capable of executing a bubble sort program.,1,hammadmaqdoom/RISC-V-Pipelined-Processor,363720790,Verilog,RISC-V-Pipelined-Processor,1840,0,2021-07-13 11:38:34+00:00,"['verilog', 'risc-v']",None
483,https://github.com/Giridharsalana/My_Hdl_Lab.git,2021-04-23 15:07:25+00:00,Hardware Description Language Practice,0,Giridharsalana/My_Hdl_Lab,360922358,Verilog,My_Hdl_Lab,47,0,2022-10-13 10:28:23+00:00,[],None
484,https://github.com/Chen-Gary/CPU-verilog.git,2021-04-19 13:03:33+00:00,,0,Chen-Gary/CPU-verilog,359461856,Verilog,CPU-verilog,58,0,2021-06-18 09:15:08+00:00,[],None
485,https://github.com/jianganbai/MIP32-Processor.git,2021-04-27 07:40:56+00:00,Pipeline Processor based on MIP32,0,jianganbai/MIP32-Processor,362023835,Verilog,MIP32-Processor,1519,0,2021-04-27 07:50:55+00:00,[],https://api.github.com/licenses/apache-2.0
486,https://github.com/Lvwings/AXI-ETH.git,2021-04-27 08:23:24+00:00,,0,Lvwings/AXI-ETH,362036113,Verilog,AXI-ETH,289,0,2021-10-18 07:34:27+00:00,[],None
487,https://github.com/francman/dailies.git,2021-04-27 02:58:26+00:00,i think i still got it,0,francman/dailies,361962101,Verilog,dailies,83,0,2021-10-30 18:49:17+00:00,[],None
488,https://github.com/mfkiwl/FPGA-IPbox.git,2021-04-27 11:17:09+00:00,Build some common and useful FPGA IP.,1,mfkiwl/FPGA-IPbox,362084612,,FPGA-IPbox,1318,0,2021-09-11 19:03:14+00:00,[],None
489,https://github.com/1DreamWake1/MIPS_CPU.git,2021-04-28 04:12:09+00:00,Using Verilog to design MIPS CPU,1,1DreamWake1/MIPS_CPU,362334088,Verilog,MIPS_CPU,2364,0,2021-06-02 15:12:07+00:00,[],None
490,https://github.com/zhaolaoge/ABC_of_image_process.git,2021-03-30 08:16:27+00:00,,0,zhaolaoge/ABC_of_image_process,352922961,Verilog,ABC_of_image_process,16,0,2021-03-30 08:39:21+00:00,[],None
491,https://github.com/LYW0288/wave.git,2021-04-08 09:42:33+00:00,,0,LYW0288/wave,355847372,Verilog,wave,590,0,2021-07-20 12:00:52+00:00,[],None
492,https://github.com/tbriggs6/nixie.git,2021-05-02 17:14:31+00:00,Nixie clock project.,1,tbriggs6/nixie,363707250,Verilog,nixie,264,0,2021-05-02 17:14:47+00:00,[],None
493,https://github.com/barzamin/cray.git,2021-05-03 04:28:55+00:00,,0,barzamin/cray,363815864,Verilog,cray,74,0,2021-05-03 04:33:45+00:00,[],None
494,https://github.com/rishabhj007/Comp_Arch_Assignment.git,2021-05-03 09:46:10+00:00,"Implementation of 8-bit Single Cycle and Pipelined RISC-V Processor for ADDI, SLL (shift left logical) and J (unconditional jump) ",0,rishabhj007/Comp_Arch_Assignment,363883152,Verilog,Comp_Arch_Assignment,10,0,2021-05-03 09:47:49+00:00,[],None
495,https://github.com/kpx3/verilog_other_ass.git,2021-05-02 11:00:21+00:00,,0,kpx3/verilog_other_ass,363629251,Verilog,verilog_other_ass,11,0,2021-05-02 11:03:08+00:00,[],None
496,https://github.com/rastadayon/ARM-processor.git,2021-04-16 15:58:16+00:00,Computer Architecture Lab Course Project,0,rastadayon/ARM-processor,358650835,Verilog,ARM-processor,145,0,2021-08-06 10:25:46+00:00,[],None
497,https://github.com/anithaa-git/BeamSteeringUnit.git,2021-04-20 14:30:55+00:00,,0,anithaa-git/BeamSteeringUnit,359845877,Verilog,BeamSteeringUnit,34,0,2021-05-06 16:22:39+00:00,[],None
498,https://github.com/gadiluna/diagv.git,2021-04-20 13:24:33+00:00,RISC V single cycle processor for the course of Computer Architectures - Bachelor Degree - Computer Engineering - Sapienza,0,gadiluna/diagv,359824614,Verilog,diagv,18,0,2021-04-24 16:28:27+00:00,[],https://api.github.com/licenses/mit
499,https://github.com/litghost/simple_proc_example.git,2021-04-09 17:08:21+00:00,,0,litghost/simple_proc_example,356345247,Verilog,simple_proc_example,7,0,2021-04-09 17:15:37+00:00,[],https://api.github.com/licenses/apache-2.0
500,https://github.com/gabriel-lando/CCI2-AVRtinyX61core.git,2021-04-06 00:04:01+00:00,Síntese Lógica e Física do Processador AVRtinyX61core (Atmel AVR ATtiny261/461/861),0,gabriel-lando/CCI2-AVRtinyX61core,355005603,Verilog,CCI2-AVRtinyX61core,82,0,2021-05-25 03:32:00+00:00,[],None
501,https://github.com/Xiaowei1025/Verilog.git,2021-04-18 15:32:44+00:00,,0,Xiaowei1025/Verilog,359182418,Verilog,Verilog,1,0,2021-04-18 15:50:12+00:00,[],None
502,https://github.com/dinesh2212/Carry-look-ahead-adder-Verilog.git,2021-04-14 18:50:49+00:00,Implementation of a Carry look-ahead adder (CLA) using Verilog,0,dinesh2212/Carry-look-ahead-adder-Verilog,358010291,Verilog,Carry-look-ahead-adder-Verilog,2,0,2021-04-14 18:54:40+00:00,[],None
503,https://github.com/LLGL1/Count9999.git,2021-04-15 01:54:27+00:00,practica 3,0,LLGL1/Count9999,358095771,Verilog,Count9999,2,0,2021-04-15 01:56:12+00:00,[],None
504,https://github.com/IanDood/FrencuencimetroDigital.git,2021-04-15 00:01:04+00:00,Práctica 4 de Sistemas Digitales.,0,IanDood/FrencuencimetroDigital,358074207,Verilog,FrencuencimetroDigital,3,0,2021-04-15 00:07:56+00:00,[],None
505,https://github.com/Jonah-L-Miller/Cpe-142-Term-Project.git,2021-04-14 23:30:30+00:00,,1,Jonah-L-Miller/Cpe-142-Term-Project,358069327,Verilog,Cpe-142-Term-Project,774,0,2022-02-09 02:13:05+00:00,[],None
506,https://github.com/LLGL1/IntroduccionVerilog.git,2021-04-15 01:41:19+00:00,practica 1 ,0,LLGL1/IntroduccionVerilog,358093096,Verilog,IntroduccionVerilog,1,0,2021-04-15 01:48:56+00:00,[],None
507,https://github.com/arronwelch/verilog_prj.git,2021-04-23 11:19:45+00:00,study verilog,0,arronwelch/verilog_prj,360859186,Verilog,verilog_prj,45,0,2023-04-29 13:00:56+00:00,[],None
508,https://github.com/thesrsakabuvttchi/CA.git,2021-04-21 13:51:38+00:00,,0,thesrsakabuvttchi/CA,360188281,Verilog,CA,1438,0,2022-11-09 03:29:37+00:00,"['computer-architecture', 'verilog']",None
509,https://github.com/adamdunc/whs.git,2021-03-31 12:26:15+00:00,WHS FPGA Lectures and Project content,0,adamdunc/whs,353348194,Verilog,whs,20126,0,2021-04-12 00:29:18+00:00,[],None
510,https://github.com/caxelos/Computer-Organization.git,2021-04-07 04:22:24+00:00,Uni course on Computer Organization and Design,0,caxelos/Computer-Organization,355410596,Verilog,Computer-Organization,28,0,2021-04-07 04:23:21+00:00,[],None
511,https://github.com/Dibya-Dipanjan/18-bit-signed-number-subtractor.git,2021-04-05 13:59:24+00:00,,0,Dibya-Dipanjan/18-bit-signed-number-subtractor,354853137,Verilog,18-bit-signed-number-subtractor,2,0,2021-04-05 14:00:08+00:00,[],None
512,https://github.com/LYHyoung/Single_Cycle-CS-.git,2021-04-30 14:43:25+00:00,,0,LYHyoung/Single_Cycle-CS-,363170139,Verilog,Single_Cycle-CS-,162,0,2021-06-20 14:53:39+00:00,[],None
513,https://github.com/eason1009/Verilog109.git,2021-04-30 16:07:39+00:00,,0,eason1009/Verilog109,363193200,Verilog,Verilog109,10,0,2022-06-13 18:23:27+00:00,[],None
514,https://github.com/mylittlecorner/vending-machine.git,2021-05-01 19:33:37+00:00,,0,mylittlecorner/vending-machine,363491998,Verilog,vending-machine,1,0,2021-05-01 19:34:07+00:00,[],None
515,https://github.com/JosephBerman/MIPS-Processor.git,2021-04-27 23:16:17+00:00,,0,JosephBerman/MIPS-Processor,362277394,Verilog,MIPS-Processor,11,0,2021-05-05 17:09:29+00:00,[],None
516,https://github.com/aejion/BUAA-CO.git,2021-04-28 02:56:12+00:00,,0,aejion/BUAA-CO,362319198,Verilog,BUAA-CO,29873,0,2022-12-11 13:47:40+00:00,[],None
517,https://github.com/Lai-YT/verilog.git,2021-04-04 06:35:03+00:00,Computer Organization And Design course,0,Lai-YT/verilog,354473761,Verilog,verilog,24,0,2023-01-28 08:04:23+00:00,['verilog'],None
518,https://github.com/mikexue7/ece-350-final-project.git,2021-04-12 14:50:29+00:00,,0,mikexue7/ece-350-final-project,357232214,Verilog,ece-350-final-project,3561,0,2021-04-24 15:13:32+00:00,[],None
519,https://github.com/rkw14/Karoke-Machine.git,2021-04-17 03:25:35+00:00,,0,rkw14/Karoke-Machine,358775002,Verilog,Karoke-Machine,1034,0,2021-04-22 17:58:05+00:00,[],None
520,https://github.com/roberthung88/EE354_FinalProject.git,2021-04-17 03:14:44+00:00,,0,roberthung88/EE354_FinalProject,358773390,Verilog,EE354_FinalProject,71,0,2021-04-29 22:35:16+00:00,[],None
521,https://github.com/AradHesadi/digitalLab.git,2021-04-17 12:05:49+00:00,,0,AradHesadi/digitalLab,358868570,Verilog,digitalLab,2929,0,2021-07-10 05:30:05+00:00,[],None
522,https://github.com/rohitrg62/plogictobv.git,2021-04-08 08:43:59+00:00,,0,rohitrg62/plogictobv,355828262,Verilog,plogictobv,534,0,2024-01-01 09:44:22+00:00,[],None
523,https://github.com/andreavico/saber-optimized-multipliers.git,2021-04-15 10:35:22+00:00,Hardware implementation of three optimized target-specific polynomial multipliers for SABER. https://ia.cr/2020/1482,0,andreavico/saber-optimized-multipliers,358220347,Verilog,saber-optimized-multipliers,15,0,2021-06-27 10:30:59+00:00,"['saber', 'post-quantum', 'kem', 'polynomial-multiplication']",https://api.github.com/licenses/mit
524,https://github.com/Smritithakur921/Smritithakur921.git,2021-04-26 07:15:58+00:00,Config files for my GitHub profile.,0,Smritithakur921/Smritithakur921,361653630,Verilog,Smritithakur921,41,0,2021-07-13 13:28:25+00:00,"['config', 'github-config']",None
525,https://github.com/mhpham23/7-segment_LED_Display.git,2021-04-29 21:40:58+00:00,DE10-Lite Board - Verilog,0,mhpham23/7-segment_LED_Display,362954074,Verilog,7-segment_LED_Display,182,0,2021-04-29 21:44:03+00:00,[],None
526,https://github.com/RafaelRL3/microwave.git,2021-04-30 15:59:01+00:00,,0,RafaelRL3/microwave,363190963,,microwave,3384,0,2021-04-30 16:01:08+00:00,[],None
527,https://github.com/it-hwang/soc-robotwar-2017-huro-fpga.git,2021-04-17 07:02:28+00:00,,0,it-hwang/soc-robotwar-2017-huro-fpga,358808997,Verilog,soc-robotwar-2017-huro-fpga,37346,0,2021-04-17 07:03:27+00:00,[],None
528,https://github.com/thegamingbot/Getting-started-with-BlueSpec.git,2021-04-19 13:00:09+00:00,A repository containing the codes written while learning BlueSpec,0,thegamingbot/Getting-started-with-BlueSpec,359460813,Verilog,Getting-started-with-BlueSpec,324,0,2021-05-30 08:13:34+00:00,[],None
529,https://github.com/ObeidShahid/Digital_Lock.git,2021-04-18 18:46:49+00:00,,0,ObeidShahid/Digital_Lock,359226656,Verilog,Digital_Lock,475,0,2021-04-18 18:52:37+00:00,[],None
530,https://github.com/Synneva/COEN413.git,2021-04-19 01:55:14+00:00,,1,Synneva/COEN413,359298413,Verilog,COEN413,4180,0,2021-05-24 17:13:49+00:00,[],None
531,https://github.com/kotyadamohini/Divided_DA_For_large_size.git,2021-05-02 06:38:14+00:00,,0,kotyadamohini/Divided_DA_For_large_size,363584324,Verilog,Divided_DA_For_large_size,2,0,2021-05-03 09:09:48+00:00,[],None
532,https://github.com/chinyi0523/RISCV.git,2021-04-21 08:59:40+00:00,,0,chinyi0523/RISCV,360099888,Verilog,RISCV,60910,0,2021-04-21 09:00:41+00:00,[],None
533,https://github.com/hamedsa-78/mips_Architecture_with-verilog.git,2021-04-27 15:26:41+00:00,,0,hamedsa-78/mips_Architecture_with-verilog,362161175,Verilog,mips_Architecture_with-verilog,10894,0,2021-04-27 15:53:39+00:00,"['mips-architecture', 'verilog', 'ise', 'computer-architecture']",None
534,https://github.com/Jiya-Sam/Axi_top.git,2021-04-20 07:24:01+00:00,,0,Jiya-Sam/Axi_top,359722601,Verilog,Axi_top,6,0,2021-06-11 18:57:36+00:00,[],None
535,https://github.com/GNYORLY/traffic-light-fsm.git,2021-04-20 07:31:12+00:00,,0,GNYORLY/traffic-light-fsm,359724552,Verilog,traffic-light-fsm,5,0,2021-04-20 07:33:01+00:00,[],None
536,https://github.com/bobliu321/syn_045.git,2021-04-20 20:19:35+00:00,,0,bobliu321/syn_045,359940918,Verilog,syn_045,3199,0,2021-04-20 20:20:45+00:00,[],None
537,https://github.com/YazanHussnain/Sequential-Circuit-and-Seven-Segment-Display.git,2021-04-11 12:12:09+00:00,Verilog Code of Seven Segment Display,0,YazanHussnain/Sequential-Circuit-and-Seven-Segment-Display,356858208,Verilog,Sequential-Circuit-and-Seven-Segment-Display,4,0,2021-04-11 12:14:57+00:00,[],None
538,https://github.com/xiaoming124/ASIC.git,2021-04-11 11:13:52+00:00,,0,xiaoming124/ASIC,356845994,Verilog,ASIC,11,0,2021-04-11 11:26:07+00:00,[],None
539,https://github.com/amitle2/FourBitAdder.git,2021-05-03 21:16:07+00:00,,0,amitle2/FourBitAdder,364063184,Verilog,FourBitAdder,11,0,2021-05-03 21:17:50+00:00,[],None
540,https://github.com/andy1309mhp/Image-Convolutional-Circuit-Design.git,2021-05-02 08:57:38+00:00,,0,andy1309mhp/Image-Convolutional-Circuit-Design,363607477,Verilog,Image-Convolutional-Circuit-Design,1183,0,2021-05-02 09:08:40+00:00,[],None
541,https://github.com/quang3103/Verilog-202.git,2021-05-03 07:56:50+00:00,,0,quang3103/Verilog-202,363856846,Verilog,Verilog-202,11163,0,2021-05-06 11:24:07+00:00,[],None
542,https://github.com/sethgoolsby/FlappyBird.git,2021-04-12 20:55:51+00:00,,0,sethgoolsby/FlappyBird,357336823,Verilog,FlappyBird,1226,0,2021-09-11 17:28:23+00:00,[],None
543,https://github.com/bwesterb/hw-life.git,2021-04-12 21:03:55+00:00,Conway's Game of Life on an FPGA,0,bwesterb/hw-life,357338751,Verilog,hw-life,0,0,2021-04-12 21:05:28+00:00,[],None
544,https://github.com/hayrenguul/460M_lab7.git,2021-04-23 20:27:18+00:00,,0,hayrenguul/460M_lab7,360998070,Verilog,460M_lab7,28,0,2021-05-02 01:24:30+00:00,[],None
545,https://github.com/benagnes/ensc450_SoC_system.git,2021-04-23 05:35:04+00:00,,0,benagnes/ensc450_SoC_system,360773989,Verilog,ensc450_SoC_system,68306,0,2021-05-12 18:39:07+00:00,[],None
546,https://github.com/jwcfj/projetoSD.git,2021-04-24 17:56:07+00:00,,0,jwcfj/projetoSD,361230537,Verilog,projetoSD,1,0,2021-04-24 18:05:08+00:00,[],None
547,https://github.com/theotheruser2/schemelab4.git,2021-04-24 00:49:35+00:00,,0,theotheruser2/schemelab4,361039375,Verilog,schemelab4,2043,0,2021-04-30 22:22:27+00:00,[],None
548,https://github.com/mccormeg/VLSI.git,2021-04-24 09:55:25+00:00,Code from ECE 471/571 (VLSI),0,mccormeg/VLSI,361126404,Verilog,VLSI,2383,0,2021-04-24 10:10:53+00:00,[],None
549,https://github.com/Jr1P/LooooooooongAXI.git,2021-04-13 04:41:36+00:00,AXI version,0,Jr1P/LooooooooongAXI,357425858,Verilog,LooooooooongAXI,196,0,2021-06-26 11:38:00+00:00,[],None
550,https://github.com/pierregobin/Verilog.git,2021-04-13 05:02:46+00:00,,0,pierregobin/Verilog,357429569,Verilog,Verilog,1015,0,2022-10-16 07:17:52+00:00,[],https://api.github.com/licenses/cc0-1.0
551,https://github.com/Andrew-LTC/Lab10.git,2021-04-25 22:30:12+00:00,,0,Andrew-LTC/Lab10,361552956,Verilog,Lab10,1523,0,2023-01-26 21:06:41+00:00,[],None
552,https://github.com/pl-yer/BasysLineFollower.git,2021-04-25 12:08:41+00:00,Project of line follower implemented on Xilinx Basys 3,0,pl-yer/BasysLineFollower,361418122,Verilog,BasysLineFollower,700,0,2021-09-14 22:22:52+00:00,[],None
553,https://github.com/IanDood/Instanciamientos.git,2021-04-14 23:57:07+00:00,Práctica 2 de Sistemas Digitales.,0,IanDood/Instanciamientos,358073588,Verilog,Instanciamientos,1,0,2021-04-15 00:07:49+00:00,[],None
554,https://github.com/LLGL1/FrequencyCounter.git,2021-04-15 01:57:54+00:00,practica 4,0,LLGL1/FrequencyCounter,358096427,Verilog,FrequencyCounter,3,0,2021-04-15 01:59:04+00:00,[],None
555,https://github.com/tsarquis88/Vitro_IAGC.git,2021-03-30 16:36:32+00:00,Vitro IAGC,0,tsarquis88/Vitro_IAGC,353070595,Verilog,Vitro_IAGC,16578,0,2022-05-10 21:48:04+00:00,[],None
556,https://github.com/yutakau/HDLsamples.git,2021-04-07 00:46:16+00:00,HDL sample,0,yutakau/HDLsamples,355368867,Verilog,HDLsamples,11,0,2021-06-19 05:52:01+00:00,[],None
557,https://github.com/youngelf/fpga.git,2021-04-09 03:45:13+00:00,,0,youngelf/fpga,356126068,Verilog,fpga,7,0,2021-04-09 04:04:10+00:00,[],None
558,https://github.com/j-archit/Digital-Filter.git,2021-04-03 18:22:07+00:00,,0,j-archit/Digital-Filter,354363994,Verilog,Digital-Filter,73,0,2021-10-31 06:33:29+00:00,[],None
559,https://github.com/karthikr13/Tetris.git,2021-04-04 21:35:19+00:00,,0,karthikr13/Tetris,354651359,Verilog,Tetris,3291,0,2021-04-20 17:50:52+00:00,[],None
560,https://github.com/he-actlab/hw_security.code.git,2021-04-05 04:02:35+00:00,,0,he-actlab/hw_security.code,354711928,Verilog,hw_security.code,98,0,2021-04-05 04:02:46+00:00,[],None
561,https://github.com/yelimot/computer-architecture.git,2021-03-31 13:10:11+00:00,Homeworks and coding exercises from CENG 311 (IZTECH).,0,yelimot/computer-architecture,353361170,Verilog,computer-architecture,1278,0,2021-04-01 20:42:37+00:00,[],https://api.github.com/licenses/mit
562,https://github.com/GUOPengfe1/pingpong_asyn_fifo.git,2021-04-01 12:27:55+00:00,,0,GUOPengfe1/pingpong_asyn_fifo,353692480,Verilog,pingpong_asyn_fifo,83,0,2021-04-01 12:39:44+00:00,[],None
563,https://github.com/SteveLRojas/RIPTIDE-II.git,2021-04-14 22:37:02+00:00,RIPTIDE-II CPU and platform based on 8X-RIPTIDE.,0,SteveLRojas/RIPTIDE-II,358059853,Verilog,RIPTIDE-II,8331,0,2022-01-23 20:33:47+00:00,[],None
564,https://github.com/mandebi/PWM_ZYNQ_SoC.git,2021-04-14 04:44:22+00:00,,0,mandebi/PWM_ZYNQ_SoC,357776370,Verilog,PWM_ZYNQ_SoC,23799,0,2021-04-14 05:21:46+00:00,[],None
565,https://github.com/youqing945/108-2_ComputerOrganization.git,2021-04-14 19:22:32+00:00,All homework of 108-2 NCKU Computer Organization.,0,youqing945/108-2_ComputerOrganization,358018124,Verilog,108-2_ComputerOrganization,16905,0,2021-04-14 19:29:55+00:00,[],None
566,https://github.com/jmwolters/soda_machine_FSM.git,2021-04-09 19:19:29+00:00,A verilog code describing the hardware of a Finite State Machine (FSM) soda machine.,0,jmwolters/soda_machine_FSM,356376459,Verilog,soda_machine_FSM,3,0,2021-04-09 19:24:46+00:00,[],None
567,https://github.com/dhanu200118/floating_point.git,2021-05-03 14:52:38+00:00,,0,dhanu200118/floating_point,363964791,Verilog,floating_point,7,0,2021-05-03 14:54:46+00:00,[],None
568,https://github.com/mcruaro/openpiton.git,2021-04-29 11:19:09+00:00,,0,mcruaro/openpiton,362791228,Verilog,openpiton,189496,0,2022-03-14 18:46:53+00:00,[],None
569,https://github.com/tomasnoliveira/icebreaker-nandland.git,2021-04-29 20:54:47+00:00,,0,tomasnoliveira/icebreaker-nandland,362945037,Verilog,icebreaker-nandland,54,0,2021-05-03 21:15:36+00:00,[],None
570,https://github.com/xingyuli9961/EE290-finalprojectbackpup.git,2021-04-08 17:39:24+00:00,,1,xingyuli9961/EE290-finalprojectbackpup,355998314,Verilog,EE290-finalprojectbackpup,22641,0,2021-05-03 19:43:57+00:00,[],None
571,https://github.com/srikar-arani/ECE154B-Pipelined.git,2021-04-09 20:15:32+00:00,,0,srikar-arani/ECE154B-Pipelined,356388320,Verilog,ECE154B-Pipelined,118,0,2021-04-15 20:39:58+00:00,[],None
572,https://github.com/LeDocteurDesBits/snes-switchless.git,2021-04-10 09:34:27+00:00,,0,LeDocteurDesBits/snes-switchless,356534890,Verilog,snes-switchless,29543,0,2021-04-11 09:34:10+00:00,"['snes', 'switchless', 'd4', 'cic', 'uigr', 'verilog']",None
573,https://github.com/JesusMaba95/Martin_Barroso_P2.git,2021-04-10 22:21:24+00:00,Risc V single cycle,0,JesusMaba95/Martin_Barroso_P2,356709176,Verilog,Martin_Barroso_P2,30,0,2021-04-12 00:02:24+00:00,[],None
574,https://github.com/owl-j/homeAutoCtrl.git,2021-04-11 03:37:18+00:00,ENGN3213 Project,0,owl-j/homeAutoCtrl,356758417,Verilog,homeAutoCtrl,7667,0,2021-04-12 01:20:32+00:00,[],https://api.github.com/licenses/mit
575,https://github.com/dpzmick/eda_tut.git,2021-04-10 16:21:22+00:00,,0,dpzmick/eda_tut,356635241,Verilog,eda_tut,5,0,2021-04-10 16:22:59+00:00,[],None
576,https://github.com/crossm5129/EE_Project.git,2021-04-15 00:09:30+00:00,,1,crossm5129/EE_Project,358075535,Verilog,EE_Project,1081,0,2021-04-24 00:19:00+00:00,[],None
577,https://github.com/LLGL1/Memory.git,2021-04-15 02:00:04+00:00,practica 5 ,0,LLGL1/Memory,358096848,Verilog,Memory,1,0,2021-04-15 02:00:47+00:00,[],None
578,https://github.com/Alec-Battisti/Project_Part_A.git,2021-04-15 17:32:34+00:00,Verilog files for Project Part A in EGCP 446,0,Alec-Battisti/Project_Part_A,358341446,Verilog,Project_Part_A,7,0,2022-01-11 08:26:24+00:00,[],None
579,https://github.com/grvmauli/SPI-Hardware-Design.git,2021-04-15 22:13:49+00:00,Digital and Embedded Systems,0,grvmauli/SPI-Hardware-Design,358405992,Verilog,SPI-Hardware-Design,578,0,2021-04-15 22:21:55+00:00,[],None
580,https://github.com/LuibetMtz/Practice-1.git,2021-04-20 03:00:41+00:00,,0,LuibetMtz/Practice-1,359666211,Verilog,Practice-1,3,0,2021-04-20 03:02:11+00:00,[],None
581,https://github.com/sjyoopostech/source_CSED311.git,2021-03-29 06:51:01+00:00,,0,sjyoopostech/source_CSED311,352544172,Verilog,source_CSED311,18,0,2021-03-29 06:54:18+00:00,[],None
582,https://github.com/theotheruser2/schemelab3.git,2021-03-31 21:20:16+00:00,,0,theotheruser2/schemelab3,353493241,Verilog,schemelab3,24530,0,2021-04-30 22:06:46+00:00,[],None
583,https://github.com/kotyadamohini/Google_Dinosour.git,2021-05-02 06:41:43+00:00,,0,kotyadamohini/Google_Dinosour,363584936,Verilog,Google_Dinosour,10,0,2021-05-03 15:23:58+00:00,[],None
584,https://github.com/kotyadamohini/complex_vector_multiplier_using_2_DA.git,2021-05-02 06:48:10+00:00,,0,kotyadamohini/complex_vector_multiplier_using_2_DA,363585940,Verilog,complex_vector_multiplier_using_2_DA,3,0,2021-05-03 10:38:52+00:00,[],None
585,https://github.com/kotyadamohini/Adaptive_Filter.git,2021-05-02 05:53:24+00:00,,0,kotyadamohini/Adaptive_Filter,363577299,Verilog,Adaptive_Filter,2,0,2021-05-03 09:36:38+00:00,[],None
586,https://github.com/ahmadrmirzaei/Arm32bit.git,2021-04-30 15:56:11+00:00,,0,ahmadrmirzaei/Arm32bit,363190258,Verilog,Arm32bit,557,0,2021-11-02 12:10:26+00:00,[],None
587,https://github.com/yi15922/CS350_multdiv.git,2021-03-30 05:15:36+00:00,,0,yi15922/CS350_multdiv,352878321,Verilog,CS350_multdiv,1068,0,2021-03-30 19:22:23+00:00,[],None
588,https://github.com/sonny-heera/pwm-fpga.git,2021-03-30 00:09:04+00:00,Pulse width modulation using counters and comparing to duty cycle.,0,sonny-heera/pwm-fpga,352818764,Verilog,pwm-fpga,1,0,2021-03-30 04:17:18+00:00,[],None
589,https://github.com/zhu849/NCKU-IC-LAB.git,2021-03-30 17:15:33+00:00,,0,zhu849/NCKU-IC-LAB,353081889,Verilog,NCKU-IC-LAB,3934,0,2022-09-15 05:38:10+00:00,[],None
590,https://github.com/nconn711/ece385_lab7.git,2021-03-30 21:39:30+00:00,,0,nconn711/ece385_lab7,353148429,Verilog,ece385_lab7,4516,0,2021-04-09 03:09:50+00:00,[],None
591,https://github.com/Jinyu97/logic_circuit_design.git,2021-04-12 00:39:43+00:00,,0,Jinyu97/logic_circuit_design,357013574,Verilog,logic_circuit_design,6941,0,2021-04-12 01:26:39+00:00,[],None
592,https://github.com/VoltsBD/FPGAProc.git,2021-04-16 05:46:06+00:00,Verilog Implementation of An 8 bit Processor with Port A input Port B output a 16 bit Command and Literal Port 8 bit PC,0,VoltsBD/FPGAProc,358489258,Verilog,FPGAProc,10,0,2021-05-07 07:22:24+00:00,[],None
593,https://github.com/przemq20/FPGA-SpaceInvaders.git,2021-04-16 08:39:35+00:00,,0,przemq20/FPGA-SpaceInvaders,358532693,Verilog,FPGA-SpaceInvaders,22079,0,2021-05-11 21:26:01+00:00,[],None
594,https://github.com/varun-kr/boothe-s-multiplier.git,2021-04-14 14:47:51+00:00,,0,varun-kr/boothe-s-multiplier,357940457,Verilog,boothe-s-multiplier,4,0,2021-04-14 14:57:09+00:00,[],None
595,https://github.com/KirolosAssaad/Digital-Clock.git,2021-04-21 07:09:38+00:00,Implementation of a digital clock using Verilog,0,KirolosAssaad/Digital-Clock,360066441,Verilog,Digital-Clock,5,0,2021-04-21 07:11:17+00:00,[],None
596,https://github.com/Feng-Yan-528/ELEC5566M-MiniProject-Feng-Yan-528.git,2021-04-24 10:41:46+00:00,,0,Feng-Yan-528/ELEC5566M-MiniProject-Feng-Yan-528,361135201,Verilog,ELEC5566M-MiniProject-Feng-Yan-528,69882,0,2021-06-08 16:08:02+00:00,[],None
597,https://github.com/deeptadevkota/Computer-Architecture-Lab.git,2021-04-12 19:16:23+00:00,,0,deeptadevkota/Computer-Architecture-Lab,357311960,Verilog,Computer-Architecture-Lab,126,0,2022-05-22 18:47:01+00:00,[],None
598,https://github.com/aryanlall11/FMCDAQ2.git,2021-04-20 11:29:45+00:00,,0,aryanlall11/FMCDAQ2,359791077,Verilog,FMCDAQ2,79,0,2021-04-20 11:30:58+00:00,[],None
599,https://github.com/jstraughan21/verilog-modules.git,2021-04-28 02:36:55+00:00,Collection of individual Verilog modules,0,jstraughan21/verilog-modules,362315249,Verilog,verilog-modules,8,0,2021-04-30 23:35:41+00:00,[],None
600,https://github.com/tingww/FiveStageCPU.git,2021-04-25 07:00:58+00:00,,0,tingww/FiveStageCPU,361355048,Verilog,FiveStageCPU,555,0,2021-07-05 13:21:36+00:00,[],https://api.github.com/licenses/gpl-3.0
601,https://github.com/zacharyhickman/stratixiii_pfl.git,2021-04-25 01:34:14+00:00,Parallel Flash Loading files for the Stratix III EP3SL150 development board.,0,zacharyhickman/stratixiii_pfl,361304167,Verilog,stratixiii_pfl,279,0,2021-04-25 04:21:03+00:00,[],https://api.github.com/licenses/gpl-3.0
602,https://github.com/HamasWaqar/EggTimer.git,2021-04-02 20:15:12+00:00,,0,HamasWaqar/EggTimer,354123576,Verilog,EggTimer,136344,0,2021-04-26 07:12:07+00:00,[],None
603,https://github.com/ReuelReuben/Serv.git,2021-04-06 17:23:50+00:00,Please just download this for the workshop,0,ReuelReuben/Serv,355274030,Verilog,Serv,23,0,2021-04-06 17:30:35+00:00,[],None
604,https://github.com/kaanbozdogan/mips32.git,2021-04-03 09:01:46+00:00,A 32-bit Mips processor with some unique instructions written in Altera Quartus II with Verilog.,0,kaanbozdogan/mips32,354245369,Verilog,mips32,691,0,2021-04-04 07:02:57+00:00,[],None
605,https://github.com/jamesyoyo/IC_contest_IDC.git,2021-04-05 05:47:32+00:00,Image Display Control,0,jamesyoyo/IC_contest_IDC,354732938,Verilog,IC_contest_IDC,817,0,2021-04-05 05:50:33+00:00,[],None
606,https://github.com/qamarshahzad08/verilog.git,2021-04-07 16:29:49+00:00,,0,qamarshahzad08/verilog,355613011,Verilog,verilog,6,0,2021-04-07 16:45:27+00:00,[],None
607,https://github.com/ckyriakos/HW-Design.git,2021-05-03 09:02:19+00:00,Exercises and solution for the Computer Organization and Design course of UTH(2019-2020),0,ckyriakos/HW-Design,363872655,Verilog,HW-Design,2172,0,2022-02-25 10:37:13+00:00,"['assembly', 'verilog', 'mips', '8086', 'virtual-memory']",None
608,https://github.com/kymmt80/MIPS_SingleCycle.git,2021-05-01 12:40:30+00:00,An Implementation of MIPS processor with single-cycle architecture.,0,kymmt80/MIPS_SingleCycle,363406964,Verilog,MIPS_SingleCycle,7,0,2022-06-18 16:05:05+00:00,[],None
609,https://github.com/Moein-Karami/CA-Projects.git,2021-04-17 11:54:51+00:00,Computer Architecture course projects,0,Moein-Karami/CA-Projects,358866349,Verilog,CA-Projects,2300,0,2021-12-01 02:10:59+00:00,[],None
610,https://github.com/gurjot273/KGP-RISC.git,2021-04-24 05:12:28+00:00,,0,gurjot273/KGP-RISC,361076274,Verilog,KGP-RISC,1090,0,2021-04-24 06:05:11+00:00,[],None
611,https://github.com/Siddarth-Menon/Traffic-Light-Controller.git,2021-04-26 14:20:02+00:00,,0,Siddarth-Menon/Traffic-Light-Controller,361777553,Verilog,Traffic-Light-Controller,944,0,2021-04-26 14:42:38+00:00,[],None
612,https://github.com/Hainder/8bitDigit-to-7-segment.git,2021-04-19 08:11:29+00:00,hdl verilog driver 8 bit digits to 7-segment,0,Hainder/8bitDigit-to-7-segment,359379456,Verilog,8bitDigit-to-7-segment,3,0,2021-04-20 06:08:20+00:00,[],None
613,https://github.com/LobnaElHawary/Pipelined-RISC-V-processor-.git,2021-04-19 20:12:12+00:00,"Thit repo contains the implementation of the pipelined datapath for the RISC-V processor. It supports the RV32I base integer instruction set, including an implementation of the EBREAK instruction which halts the program counter from updating, and prevents further instructions from being fetched. ",0,LobnaElHawary/Pipelined-RISC-V-processor-,359585572,Verilog,Pipelined-RISC-V-processor-,3567,0,2021-04-19 23:43:56+00:00,[],None
614,https://github.com/suoglu/MCP9808.git,2021-04-20 21:14:53+00:00,  Simple interface for MCP9808 temperature sensor,0,suoglu/MCP9808,359952795,Verilog,MCP9808,38,0,2021-12-04 23:21:19+00:00,[],
615,https://github.com/ShamsArfeen/RISC-V-Processor.git,2021-04-08 19:38:04+00:00,,0,ShamsArfeen/RISC-V-Processor,356028493,Verilog,RISC-V-Processor,6,0,2021-04-08 19:39:36+00:00,[],None
616,https://github.com/TheJojoJoseph/MAC-Multiply-and-Accumulate-.git,2021-04-11 14:13:36+00:00,www.rsetcnnfpga.ml,0,TheJojoJoseph/MAC-Multiply-and-Accumulate-,356886310,Verilog,MAC-Multiply-and-Accumulate-,393,0,2021-04-25 19:47:22+00:00,[],None
617,https://github.com/mfkiwl/ecrv32B.git,2021-04-02 22:21:45+00:00,"Revision B of the risc-v core with DDR3 support, work in progress",1,mfkiwl/ecrv32B,354146500,,ecrv32B,2330,0,2021-05-10 16:08:24+00:00,[],None
618,https://github.com/mec391/comm_protocols.git,2021-04-03 04:20:07+00:00,Custom designed communication protocols for the FPGA,0,mec391/comm_protocols,354197453,Verilog,comm_protocols,9,0,2021-07-06 00:32:46+00:00,[],None
619,https://github.com/mashnoor/verilog-practice.git,2021-04-17 18:23:30+00:00,,0,mashnoor/verilog-practice,358952623,Verilog,verilog-practice,2,0,2021-04-17 18:24:40+00:00,[],None
620,https://github.com/mabrains/i3c_slow_counters.git,2021-04-18 14:13:40+00:00,,0,mabrains/i3c_slow_counters,359162106,Verilog,i3c_slow_counters,9693,0,2021-04-18 14:18:03+00:00,[],https://api.github.com/licenses/apache-2.0
621,https://github.com/mifiscus/Design-of-Digital-Circuits-and-Systems-Labs.git,2021-03-29 03:44:53+00:00,"Last two labs of design of digital circuits and systems class, showcasing more advanced circuit design using asynchronous state machine and datapath modules.",0,mifiscus/Design-of-Digital-Circuits-and-Systems-Labs,352508058,Verilog,Design-of-Digital-Circuits-and-Systems-Labs,57,0,2021-03-29 23:29:41+00:00,[],None
622,https://github.com/MohamedAbdelAzeem/Verilog-Modules.git,2021-04-01 00:08:10+00:00,,0,MohamedAbdelAzeem/Verilog-Modules,353523025,Verilog,Verilog-Modules,919,0,2021-04-01 00:20:30+00:00,[],None
623,https://github.com/Aelounet/arm1-architecture.git,2021-04-01 15:09:40+00:00,ARM1 architecture remake in Verilog,0,Aelounet/arm1-architecture,353739087,Verilog,arm1-architecture,4,0,2021-04-12 15:30:44+00:00,[],None
624,https://github.com/Andrew-LTC/Lab7.git,2021-04-02 04:29:56+00:00,,0,Andrew-LTC/Lab7,353904519,Verilog,Lab7,547,0,2023-01-26 21:05:13+00:00,[],None
625,https://github.com/lancelotxk/fma9_pipe4_ip.git,2021-04-25 03:51:19+00:00,,0,lancelotxk/fma9_pipe4_ip,361325479,Verilog,fma9_pipe4_ip,41704,0,2021-04-25 04:03:28+00:00,[],None
626,https://github.com/VARZero/PracticeFSMnDelay.git,2021-04-27 07:38:46+00:00,디지털 논리회로 과목 FSM및 딜레이 연습,0,VARZero/PracticeFSMnDelay,362023207,Verilog,PracticeFSMnDelay,3484,0,2021-07-01 13:26:44+00:00,[],None
627,https://github.com/mario-yankov-todorov/Automated_synthesis_of_multiplication_device.git,2021-04-28 08:52:49+00:00,,0,mario-yankov-todorov/Automated_synthesis_of_multiplication_device,362401002,Verilog,Automated_synthesis_of_multiplication_device,4,0,2021-05-26 12:25:27+00:00,[],None
628,https://github.com/jeongjjw/Pipeline_cpu.git,2021-04-28 07:01:17+00:00,,0,jeongjjw/Pipeline_cpu,362369908,Verilog,Pipeline_cpu,505,0,2021-09-10 16:12:03+00:00,[],None
629,https://github.com/janroker/zavrsni.git,2021-04-07 16:53:20+00:00,,0,janroker/zavrsni,355619428,Verilog,zavrsni,388,0,2022-01-20 18:51:29+00:00,[],None
630,https://github.com/fjserola/fjserola.github.io.git,2021-04-07 14:22:31+00:00,主页,0,fjserola/fjserola.github.io,355573180,Verilog,fjserola.github.io,14768,0,2021-09-26 16:22:02+00:00,[],None
631,https://github.com/HarunaIppai/ECE_385_Lab6.git,2021-04-06 01:24:35+00:00,,0,HarunaIppai/ECE_385_Lab6,355019931,Verilog,ECE_385_Lab6,988,0,2021-04-06 01:30:46+00:00,[],None
632,https://github.com/artemisamsx/simulation.git,2021-04-05 16:43:57+00:00,Verilog code to simulate some parts of a MSX computer,0,artemisamsx/simulation,354902917,Verilog,simulation,30,0,2021-04-05 16:47:11+00:00,[],https://api.github.com/licenses/gpl-3.0
633,https://github.com/Chen-Gary/ALU-verilog.git,2021-04-04 08:37:15+00:00,,0,Chen-Gary/ALU-verilog,354494747,Verilog,ALU-verilog,18,0,2021-06-18 09:15:52+00:00,[],None
634,https://github.com/shalan/DPC.git,2021-04-27 11:21:20+00:00,DPC is a Datapath Compiler,1,shalan/DPC,362085706,Verilog,DPC,6,0,2024-02-26 15:34:12+00:00,[],https://api.github.com/licenses/apache-2.0
635,https://github.com/Huyyuh2000/read-module-sfr04-using-FPGA.git,2021-04-12 13:41:22+00:00,,0,Huyyuh2000/read-module-sfr04-using-FPGA,357208738,Verilog,read-module-sfr04-using-FPGA,243,0,2021-04-12 14:28:12+00:00,[],None
636,https://github.com/polachen0526/AXI.git,2021-04-13 04:58:39+00:00,AXI burst porting on zedboard,0,polachen0526/AXI,357428802,Verilog,AXI,14,0,2021-04-13 05:02:17+00:00,[],None
637,https://github.com/Revilo2157/ECE538Hw4.git,2021-04-13 04:50:37+00:00,,0,Revilo2157/ECE538Hw4,357427434,Verilog,ECE538Hw4,18721,0,2021-04-27 09:41:21+00:00,[],None
638,https://github.com/NCKUMaxSnake/Single_Cycle_CPU.git,2021-04-13 14:38:50+00:00,single cycle CPU,0,NCKUMaxSnake/Single_Cycle_CPU,357586107,Verilog,Single_Cycle_CPU,1247,0,2021-04-13 14:41:35+00:00,[],None
639,https://github.com/ChandlerCabrera/2DPingPongFPGA.git,2021-04-13 00:13:57+00:00,Recreating 2D Ping Pong on a DE-10 Lite FPGA.,0,ChandlerCabrera/2DPingPongFPGA,357374382,Verilog,2DPingPongFPGA,2328,0,2021-05-21 14:03:08+00:00,[],None
640,https://github.com/caige13/Halloween-Decoration-Simulation.git,2021-04-13 22:18:03+00:00,,1,caige13/Halloween-Decoration-Simulation,357702708,Verilog,Halloween-Decoration-Simulation,70,0,2021-05-07 06:05:06+00:00,[],None
641,https://github.com/parsa-hn/CAL-ARM.git,2021-05-03 12:24:37+00:00,Computer architecture lab ARM processor with Verilog. ,0,parsa-hn/CAL-ARM,363921186,Verilog,CAL-ARM,335,0,2022-10-05 13:33:55+00:00,"['cache', 'pipeline', 'sram', 'verilog']",None
642,https://github.com/navneet-kour/2_level_cache_with_prefetcher.git,2021-05-03 14:15:03+00:00,Implemented a 2 level cache along with two different types of prefetchers (Nextline prefetcher \& Stride prefetcher) on top of a pipelined in-order processor,0,navneet-kour/2_level_cache_with_prefetcher,363952872,Verilog,2_level_cache_with_prefetcher,3,0,2021-05-03 14:18:47+00:00,[],None
643,https://github.com/heena123102/fifo_buffer.git,2021-04-16 16:24:50+00:00,,0,heena123102/fifo_buffer,358657886,Verilog,fifo_buffer,2,0,2021-04-16 16:34:19+00:00,[],None
644,https://github.com/lovelycd/Graduate.git,2021-04-17 01:42:47+00:00,Graduate,0,lovelycd/Graduate,358760322,Verilog,Graduate,85738,0,2021-04-24 03:03:39+00:00,[],None
645,https://github.com/chaseblock/uart.v.git,2021-04-18 01:06:29+00:00,,0,chaseblock/uart.v,359015892,Verilog,uart.v,7,0,2021-05-28 15:52:41+00:00,[],None
646,https://github.com/ssserghei/QuartusProjects.git,2021-04-18 10:42:12+00:00,,0,ssserghei/QuartusProjects,359114648,Verilog,QuartusProjects,14569,0,2021-04-18 13:11:57+00:00,[],None
647,https://github.com/pouyam79i/logic_lab_2021.git,2021-04-18 12:33:25+00:00,,0,pouyam79i/logic_lab_2021,359137933,Verilog,logic_lab_2021,3912,0,2021-07-21 15:32:59+00:00,[],https://api.github.com/licenses/gpl-3.0
648,https://github.com/MostafaBJN/logic_lab_2021.git,2021-04-18 12:33:27+00:00,,2,MostafaBJN/logic_lab_2021,359137945,,logic_lab_2021,457,0,2021-04-19 11:57:45+00:00,[],https://api.github.com/licenses/gpl-3.0
649,https://github.com/Winters123/Network_Comp_FPGA.git,2021-04-18 11:57:53+00:00,network competition 2021,0,Winters123/Network_Comp_FPGA,359130711,Verilog,Network_Comp_FPGA,2211,0,2021-12-22 03:08:23+00:00,[],None
650,https://github.com/IanDood/Memorias.git,2021-04-15 00:02:48+00:00,Práctica 5 de Sistemas Digitales.,0,IanDood/Memorias,358074501,Verilog,Memorias,1,0,2021-04-15 00:08:00+00:00,[],None
651,https://github.com/jiazj-jiazj/NULL-CPU-Project.git,2021-04-17 03:50:21+00:00,,0,jiazj-jiazj/NULL-CPU-Project,358778664,Verilog,NULL-CPU-Project,8974,0,2021-05-19 01:53:13+00:00,[],None
652,https://github.com/JaxonCoward/UT_460M_Lab6.git,2021-04-16 04:07:30+00:00,,1,JaxonCoward/UT_460M_Lab6,358471593,Verilog,UT_460M_Lab6,1054,0,2021-04-22 00:15:10+00:00,[],None
653,https://github.com/bobliu321/ensc450_finalProj.git,2021-04-20 18:58:44+00:00,,0,bobliu321/ensc450_finalProj,359921900,Verilog,ensc450_finalProj,25013,0,2021-04-20 19:00:07+00:00,[],None
654,https://github.com/phoenix61231/VLSI-PDA-hw1.git,2021-04-20 03:36:52+00:00,P&R Tool,0,phoenix61231/VLSI-PDA-hw1,359673826,Verilog,VLSI-PDA-hw1,29291,0,2021-04-20 03:44:19+00:00,[],None
655,https://github.com/Masthanaiah-C/RISCV-CPU-PIPELINE-verilog.git,2021-04-22 01:36:37+00:00,"note : no hazard mechanism implemented , only till datapath and implementation",0,Masthanaiah-C/RISCV-CPU-PIPELINE-verilog,360357856,Verilog,RISCV-CPU-PIPELINE-verilog,9166,0,2023-07-26 08:11:21+00:00,"['verilog', 'riscv', 'risc', 'v', 'cpu']",None
656,https://github.com/RafaelRL3/IF675-Microwave.git,2021-04-23 00:29:43+00:00,A microwave system designed in verilog,1,RafaelRL3/IF675-Microwave,360717769,Verilog,IF675-Microwave,211,0,2021-04-30 06:18:11+00:00,[],None
657,https://github.com/cjcordosi/417-FIR_Filter.git,2021-04-21 18:43:03+00:00,,0,cjcordosi/417-FIR_Filter,360272070,Verilog,417-FIR_Filter,2,0,2021-04-21 18:43:37+00:00,[],None
658,https://github.com/kimsooyoung/Verilog-Hanyang.git,2021-04-25 15:04:47+00:00,Repository for FPGA and Verilog projects based on Computer Architecture Class at Hanyang Univ.,0,kimsooyoung/Verilog-Hanyang,361459759,Verilog,Verilog-Hanyang,13984,0,2021-06-25 05:13:31+00:00,[],None
659,https://github.com/DrmnSamoLiu/Basys3_picosoc_withflash.git,2021-04-27 13:40:34+00:00,WIP,0,DrmnSamoLiu/Basys3_picosoc_withflash,362126268,Verilog,Basys3_picosoc_withflash,37,0,2021-04-27 13:47:10+00:00,[],None
660,https://github.com/ChrisAndrea2011/RealTimeClock.git,2021-04-25 23:43:58+00:00,,0,ChrisAndrea2011/RealTimeClock,361563991,Verilog,RealTimeClock,838,0,2021-04-26 00:06:36+00:00,[],None
661,https://github.com/sakibchowdhury131/SAP_4BIT_VERILOG.git,2021-04-01 09:44:34+00:00,A simple 4 bit computer (SAP) instructions implementation in verilog. ,0,sakibchowdhury131/SAP_4BIT_VERILOG,353649965,Verilog,SAP_4BIT_VERILOG,3222,0,2021-04-10 07:29:31+00:00,[],https://api.github.com/licenses/mit
662,https://github.com/nimra471/Single-Cycle-RISC-V.git,2021-04-03 17:03:51+00:00,,0,nimra471/Single-Cycle-RISC-V,354347891,Verilog,Single-Cycle-RISC-V,34,0,2021-05-05 01:06:10+00:00,[],None
663,https://github.com/DavidHaighton/Verilog-Counter.git,2021-04-04 22:01:34+00:00,My First Verilog program. It just counts from 0-9 on one of the selected 7 segment displays on the board. This project was made for the ALINX AX301C. Hopefully more verilog to come soon!,0,DavidHaighton/Verilog-Counter,354655159,Verilog,Verilog-Counter,2732,0,2021-04-04 22:06:04+00:00,[],None
664,https://github.com/alexzhang/morse-beacon-10m.git,2021-04-03 21:41:08+00:00,,0,alexzhang/morse-beacon-10m,354400038,Verilog,morse-beacon-10m,4,0,2021-10-26 16:55:33+00:00,[],None
665,https://github.com/kyleshut/Design-of-an-8-bit-non-pipelined-processor-using-verilog.git,2021-04-05 04:14:29+00:00,,0,kyleshut/Design-of-an-8-bit-non-pipelined-processor-using-verilog,354714421,Verilog,Design-of-an-8-bit-non-pipelined-processor-using-verilog,40,0,2021-04-15 02:35:30+00:00,[],None
666,https://github.com/chrysocolla/Verilog_CPLD_Rocket.git,2021-04-06 00:17:34+00:00,,0,chrysocolla/Verilog_CPLD_Rocket,355007874,Verilog,Verilog_CPLD_Rocket,12,0,2021-04-06 00:20:57+00:00,[],None
667,https://github.com/pipixia244/verilogtest.git,2021-04-06 11:33:18+00:00,,0,pipixia244/verilogtest,355165209,Verilog,verilogtest,2,0,2021-04-06 11:35:36+00:00,[],None
668,https://github.com/teekamkhandelwal/ATM_using_verilog.git,2021-04-09 19:17:13+00:00,Using Verilog,0,teekamkhandelwal/ATM_using_verilog,356375987,Verilog,ATM_using_verilog,15,0,2021-04-09 20:30:55+00:00,[],https://api.github.com/licenses/mit
669,https://github.com/yanaerobe/conm.git,2021-04-08 09:39:50+00:00,"An RV32I core of normal, simple and classical microarchitecture. ",0,yanaerobe/conm,355846505,Verilog,conm,812,0,2021-12-15 07:32:22+00:00,[],https://api.github.com/licenses/apache-2.0
670,https://github.com/williamtien23/HDL-Carry_Ripple_Adder.git,2021-05-03 23:08:46+00:00,,0,williamtien23/HDL-Carry_Ripple_Adder,364084362,Verilog,HDL-Carry_Ripple_Adder,3,0,2021-05-03 23:08:52+00:00,[],None
671,https://github.com/hiddenpunch/DigitalWatch.git,2021-05-01 07:52:39+00:00,,0,hiddenpunch/DigitalWatch,363353971,Verilog,DigitalWatch,275,0,2021-05-01 07:56:09+00:00,[],None
672,https://github.com/karthikreddyarem/set-associative.git,2021-04-29 16:08:33+00:00,implementing set associativity in verilog,0,karthikreddyarem/set-associative,362874849,Verilog,set-associative,2,0,2021-04-29 16:13:20+00:00,[],None
673,https://github.com/amoghyatnatti/CS4341-Project.git,2021-03-31 00:09:24+00:00,,0,amoghyatnatti/CS4341-Project,353174620,Verilog,CS4341-Project,127,0,2021-05-11 19:13:50+00:00,[],https://api.github.com/licenses/mit
674,https://github.com/MegaSoC/Xilinx-primitive.git,2021-04-03 04:54:06+00:00,,0,MegaSoC/Xilinx-primitive,354202638,Verilog,Xilinx-primitive,33,0,2022-08-13 09:27:35+00:00,[],None
675,https://github.com/klabugue/full_system_v2.git,2021-04-04 03:13:02+00:00,,0,klabugue/full_system_v2,354444742,Verilog,full_system_v2,44,0,2021-04-04 21:03:32+00:00,[],None
676,https://github.com/RadLidia/Single-cycle-CPU-design.git,2021-03-31 23:09:38+00:00,,0,RadLidia/Single-cycle-CPU-design,353513743,Verilog,Single-cycle-CPU-design,4,0,2021-03-31 23:23:50+00:00,[],None
677,https://github.com/vonzate/literate-spoon.git,2021-04-01 02:46:34+00:00,,0,vonzate/literate-spoon,353552889,Verilog,literate-spoon,4,0,2022-06-27 03:01:31+00:00,[],https://api.github.com/licenses/mit
678,https://github.com/sangeeta-1/sangeet.git,2021-04-07 06:14:48+00:00,,0,sangeeta-1/sangeet,355433163,Verilog,sangeet,135,0,2021-04-08 10:31:09+00:00,[],None
679,https://github.com/UA3MQJ/osc-test.git,2021-04-06 11:12:11+00:00,Oscilloscope Digital Phosfor Tester,0,UA3MQJ/osc-test,355159545,Verilog,osc-test,179,0,2021-04-14 10:37:45+00:00,[],None
680,https://github.com/yuze98/CNN.git,2021-04-10 01:58:51+00:00,convolutional neural network,0,yuze98/CNN,356442397,Verilog,CNN,65,0,2021-04-10 02:04:39+00:00,[],None
681,https://github.com/oskara-ai/-UART-implementation-with-CPLD-circuit.git,2021-03-30 10:24:16+00:00,,0,oskara-ai/-UART-implementation-with-CPLD-circuit,352959528,Verilog,-UART-implementation-with-CPLD-circuit,13,0,2021-04-08 10:19:49+00:00,[],None
682,https://github.com/sonny-heera/finite-state-machines.git,2021-03-30 00:13:03+00:00,Examples of various finite state machines. The state diagrams for each are included.,0,sonny-heera/finite-state-machines,352819532,Verilog,finite-state-machines,194,0,2021-03-30 04:19:35+00:00,[],None
683,https://github.com/uestc-panda/CortexM0_SoC_Music.git,2021-04-01 09:21:48+00:00,,0,uestc-panda/CortexM0_SoC_Music,353643692,Verilog,CortexM0_SoC_Music,200,0,2021-09-09 08:38:07+00:00,[],https://api.github.com/licenses/gpl-3.0
684,https://github.com/kalj/fpga-uart.git,2021-04-09 06:24:18+00:00,,0,kalj/fpga-uart,356160177,Verilog,fpga-uart,71,0,2021-12-12 14:16:20+00:00,[],https://api.github.com/licenses/gpl-3.0
685,https://github.com/kadirovgm/MIDI_interface_reciever.git,2021-04-09 08:05:41+00:00,MIDI interface in Verilog,0,kadirovgm/MIDI_interface_reciever,356188855,Verilog,MIDI_interface_reciever,16,0,2021-04-18 11:36:29+00:00,[],None
686,https://github.com/HollyChou98/CMPEN417.git,2021-04-10 21:33:40+00:00,Lab3,0,HollyChou98/CMPEN417,356699976,Verilog,CMPEN417,13286,0,2021-04-11 16:24:23+00:00,[],None
687,https://github.com/davidetiddia/ISA_LAB4_group14.git,2021-04-16 16:51:22+00:00,,0,davidetiddia/ISA_LAB4_group14,358664411,Verilog,ISA_LAB4_group14,1387,0,2021-04-16 16:53:07+00:00,[],None
688,https://github.com/anhtuhk/alu_verilog.git,2021-04-12 16:35:00+00:00,,0,anhtuhk/alu_verilog,357266475,Verilog,alu_verilog,88,0,2021-04-12 16:38:00+00:00,[],None
689,https://github.com/KaiLongHu/Press-to-V-project.git,2021-04-13 12:55:11+00:00,横向项目，测量压电材料,0,KaiLongHu/Press-to-V-project,357552939,Verilog,Press-to-V-project,5205,0,2021-04-13 12:56:57+00:00,[],None
690,https://github.com/tnguyen-tx/2_way_set_associative_cache_controller.git,2021-04-13 03:46:24+00:00,,0,tnguyen-tx/2_way_set_associative_cache_controller,357416207,Verilog,2_way_set_associative_cache_controller,801,0,2021-12-27 18:55:41+00:00,[],None
691,https://github.com/mchen77/lab5_RISCV.git,2021-04-18 21:13:03+00:00,,0,mchen77/lab5_RISCV,359253908,Verilog,lab5_RISCV,427506,0,2021-09-27 06:20:24+00:00,[],None
692,https://github.com/FJAM1309/practice-4.git,2021-04-14 04:36:39+00:00,práctica 4,0,FJAM1309/practice-4,357774769,Verilog,practice-4,10719,0,2021-05-12 17:07:46+00:00,[],None
693,https://github.com/dino147/Cu-Siguranta-Nu-Module-Pentru-CID.git,2021-04-13 05:55:30+00:00,,0,dino147/Cu-Siguranta-Nu-Module-Pentru-CID,357439652,,Cu-Siguranta-Nu-Module-Pentru-CID,627,0,2022-01-29 11:47:04+00:00,[],None
694,https://github.com/rhb418/processor.git,2021-03-29 07:14:29+00:00,,0,rhb418/processor,352550105,Verilog,processor,11494,0,2021-03-29 19:00:46+00:00,[],None
695,https://github.com/CPEN391ClockedIn/CPEN391_Computer.git,2021-04-05 20:48:40+00:00,,0,CPEN391ClockedIn/CPEN391_Computer,354968619,Verilog,CPEN391_Computer,176895,0,2021-08-06 06:35:50+00:00,[],None
696,https://github.com/Brecht-CodeLab/verilog_code_T4_new_freq_alg.git,2021-04-15 07:55:35+00:00,verilog_code_T4_new_freq_alg,0,Brecht-CodeLab/verilog_code_T4_new_freq_alg,358174896,Verilog,verilog_code_T4_new_freq_alg,63,0,2023-07-13 09:13:40+00:00,[],None
697,https://github.com/davidetiddia/ISA_Lab3_modified_core.git,2021-04-15 22:13:51+00:00,RISC-V-lite with absolute value special unit,0,davidetiddia/ISA_Lab3_modified_core,358406000,Verilog,ISA_Lab3_modified_core,370,0,2021-04-15 22:16:34+00:00,[],None
698,https://github.com/Being97/computer-architecture-lab4.git,2021-04-09 07:44:01+00:00,,0,Being97/computer-architecture-lab4,356182352,Verilog,computer-architecture-lab4,43,0,2021-04-19 00:20:48+00:00,[],None
699,https://github.com/MegaSoC/ASIC.git,2021-04-15 12:50:32+00:00,,0,MegaSoC/ASIC,358257724,Verilog,ASIC,239,0,2022-08-13 09:27:15+00:00,[],None
700,https://github.com/ale-dam/HT-uP.git,2021-04-20 12:11:41+00:00,,0,ale-dam/HT-uP,359802781,Verilog,HT-uP,281,0,2021-09-02 17:41:48+00:00,[],
701,https://github.com/ManasaaChalla/Computer-Architechture.git,2021-04-26 20:33:59+00:00,,0,ManasaaChalla/Computer-Architechture,361886538,Verilog,Computer-Architechture,304,0,2021-04-26 20:35:09+00:00,[],None
702,https://github.com/shubhi704/Hand-Shaking-Protocol-.git,2021-04-28 09:41:34+00:00,,2,shubhi704/Hand-Shaking-Protocol-,362414992,Verilog,Hand-Shaking-Protocol-,1,0,2021-04-28 09:44:55+00:00,[],None
703,https://github.com/bntmorgan/eric.git,2021-05-01 09:40:56+00:00,ERIC PCIe security endpoint,0,bntmorgan/eric,363373501,Verilog,eric,1426,0,2021-05-01 09:56:52+00:00,[],None
704,https://github.com/mylittlecorner/debouncer.git,2021-05-01 18:36:23+00:00,,0,mylittlecorner/debouncer,363481712,Verilog,debouncer,3,0,2021-05-01 18:37:51+00:00,[],None
705,https://github.com/kotyadamohini/Offset_Binary_Coding-OBC-.git,2021-05-02 06:42:20+00:00,,0,kotyadamohini/Offset_Binary_Coding-OBC-,363585046,Verilog,Offset_Binary_Coding-OBC-,4,0,2021-05-03 06:24:01+00:00,[],None
706,https://github.com/tiffinyk/mcpu.git,2021-04-25 15:23:49+00:00,simple mcpu design,0,tiffinyk/mcpu,361464559,Verilog,mcpu,22162,0,2021-04-25 15:26:50+00:00,[],None
707,https://github.com/williamtien23/HDL-Skip_Adder.git,2021-05-03 23:09:54+00:00,,0,williamtien23/HDL-Skip_Adder,364084534,Verilog,HDL-Skip_Adder,1,0,2021-05-03 23:15:39+00:00,[],None
708,https://github.com/sankaonfire/2to4Decoder.git,2021-04-11 00:18:47+00:00,2to4 Decoder design and verification with Icarus,0,sankaonfire/2to4Decoder,356729183,Verilog,2to4Decoder,3,0,2021-04-11 00:25:08+00:00,[],None
709,https://github.com/JIHAKLEE/Verilog.git,2021-04-25 06:34:33+00:00,Logic circuit design,0,JIHAKLEE/Verilog,361350191,Verilog,Verilog,2865,0,2022-02-25 04:01:43+00:00,[],None
710,https://github.com/JeterHwang/ICEXP-final-project.git,2021-04-27 14:14:42+00:00,,0,JeterHwang/ICEXP-final-project,362137065,Verilog,ICEXP-final-project,42560,0,2022-09-28 07:33:44+00:00,[],None
711,https://github.com/kylecustodio/cs4341-semester-project.git,2021-04-26 23:10:06+00:00,,2,kylecustodio/cs4341-semester-project,361918016,Verilog,cs4341-semester-project,6171,0,2021-05-04 04:56:56+00:00,[],None
712,https://github.com/bobliu321/ensc450_system.git,2021-04-20 20:15:45+00:00,,0,bobliu321/ensc450_system,359940072,Verilog,ensc450_system,24352,0,2021-04-20 20:18:50+00:00,[],None
713,https://github.com/Amrita-Self-Driving-Car/NPU.git,2021-04-21 13:48:00+00:00,,0,Amrita-Self-Driving-Car/NPU,360187146,Verilog,NPU,33,0,2021-10-06 15:03:24+00:00,"['hacktoberfest', 'hacktoberfest2021']",https://api.github.com/licenses/mit
714,https://github.com/ChengCivi/myi2c.git,2021-04-29 16:33:40+00:00,myi2c verilog,0,ChengCivi/myi2c,362881677,Verilog,myi2c,337,0,2021-04-30 15:36:09+00:00,[],None
715,https://github.com/jguzzo56/MorseCodeDecoder.git,2021-04-30 02:00:02+00:00,Morse code decoder made for the Altera De2 board. Uses one push button and eight seven segment displays.,0,jguzzo56/MorseCodeDecoder,362998857,Verilog,MorseCodeDecoder,8,0,2021-04-30 02:06:39+00:00,[],None
716,https://github.com/parissashahabi/Logisim-RISC-Processor-Design.git,2021-04-13 13:10:18+00:00,16 bit processor designed in logisim,0,parissashahabi/Logisim-RISC-Processor-Design,357557794,Verilog,Logisim-RISC-Processor-Design,2800,0,2023-11-15 15:15:23+00:00,"['assembler', 'processor', 'verilog', 'alu', 'control-unit', 'register-file', 'cpu', 'risc-processor', 'mips']",None
717,https://github.com/lastwizard20th/Verilog-code.git,2021-04-27 16:50:31+00:00,,0,lastwizard20th/Verilog-code,362185700,Verilog,Verilog-code,2,0,2021-04-27 16:53:18+00:00,[],None
718,https://github.com/bvaibhawk/Y-86-Processor-5-stage-pipelined.git,2021-04-24 15:59:00+00:00,,0,bvaibhawk/Y-86-Processor-5-stage-pipelined,361204697,Verilog,Y-86-Processor-5-stage-pipelined,537,0,2021-04-24 16:07:56+00:00,[],None
719,https://github.com/Yen-Lung-Huang/FPGA.git,2021-05-03 18:03:20+00:00,FPGA learning,0,Yen-Lung-Huang/FPGA,364017712,Verilog,FPGA,23707,0,2021-06-26 14:00:21+00:00,[],None
720,https://github.com/midomethod/LogicDesign_Verilog.git,2021-03-31 22:48:12+00:00,,0,midomethod/LogicDesign_Verilog,353510039,Verilog,LogicDesign_Verilog,75,0,2021-03-31 23:00:23+00:00,[],None
721,https://github.com/esarmah100/UT_EE460M_Lab5.git,2021-04-03 01:08:49+00:00,Code repository for files required in Lab 5,0,esarmah100/UT_EE460M_Lab5,354170076,Verilog,UT_EE460M_Lab5,26,0,2021-04-04 18:29:05+00:00,[],None
722,https://github.com/fmash16/4bit_CPU_Verilog.git,2021-04-02 14:53:55+00:00,,0,fmash16/4bit_CPU_Verilog,354049756,Verilog,4bit_CPU_Verilog,80,0,2021-04-02 14:57:05+00:00,[],None
723,https://github.com/kmkim036/Digital-Clock.git,2021-04-02 12:27:27+00:00,,0,kmkim036/Digital-Clock,354012541,Verilog,Digital-Clock,30,0,2021-08-12 12:32:59+00:00,[],None
724,https://github.com/patilankush/pattern-detecter-and-dynamic-pattern-detecter.git,2021-04-06 13:11:21+00:00,In this project I detect the pattern using melay and moore machines and display it hoe many times it happened and also with overlapping and nonoverlapping both cases,0,patilankush/pattern-detecter-and-dynamic-pattern-detecter,355193244,Verilog,pattern-detecter-and-dynamic-pattern-detecter,3,0,2021-04-06 13:18:08+00:00,[],None
725,https://github.com/jorgenkraghjakobsen/VSD-Sky130-OpenLane-Workshop.git,2021-04-08 21:58:03+00:00,,0,jorgenkraghjakobsen/VSD-Sky130-OpenLane-Workshop,356058227,Verilog,VSD-Sky130-OpenLane-Workshop,16,0,2021-04-08 21:59:07+00:00,[],None
726,https://github.com/pavelfpl/a10s_ghrd.git,2021-04-07 19:57:35+00:00,a10s_ghrd FPGA design with mSGDMA ST loopback ,0,pavelfpl/a10s_ghrd,355667063,Verilog,a10s_ghrd,6569,0,2021-04-07 20:02:43+00:00,[],None
727,https://github.com/calphool/M3ToVGA.git,2021-04-08 07:01:19+00:00,TRS-80 Model 3 VGA Adapter firmware repo,0,calphool/M3ToVGA,355797465,Verilog,M3ToVGA,176,0,2021-04-08 07:05:54+00:00,[],https://api.github.com/licenses/mit
728,https://github.com/becca-ls/projetoSD.git,2021-04-27 04:05:46+00:00,,0,becca-ls/projetoSD,361975928,Verilog,projetoSD,50,0,2021-07-16 19:51:31+00:00,[],None
729,https://github.com/jstimolo/DigitArchETHZ.git,2021-04-30 12:36:51+00:00,Digital Architecture at ETHZ,0,jstimolo/DigitArchETHZ,363135936,Verilog,DigitArchETHZ,22361,0,2021-05-28 07:00:53+00:00,[],None
730,https://github.com/KyubumShim45854/EE460M-Lab07.git,2021-04-30 00:16:29+00:00,,0,KyubumShim45854/EE460M-Lab07,362980563,Verilog,EE460M-Lab07,41,0,2021-04-30 17:05:49+00:00,[],None
731,https://github.com/ingframin/digital_circuits_refresh.git,2021-04-28 13:58:19+00:00,,0,ingframin/digital_circuits_refresh,362487085,Verilog,digital_circuits_refresh,2,0,2021-04-28 17:15:26+00:00,[],None
732,https://github.com/MistyBlunch/arch_course.git,2021-04-13 05:56:27+00:00,,0,MistyBlunch/arch_course,357439864,Verilog,arch_course,86,0,2021-04-13 05:57:09+00:00,[],None
733,https://github.com/kuro7766/PipeLineMips.git,2021-04-20 11:31:34+00:00,,0,kuro7766/PipeLineMips,359791554,Verilog,PipeLineMips,40132,0,2021-05-01 01:29:23+00:00,[],None
734,https://github.com/shubhi704/SAP-1-Processor.git,2021-04-28 09:40:05+00:00,,1,shubhi704/SAP-1-Processor,362414601,Verilog,SAP-1-Processor,623,0,2022-03-27 08:00:51+00:00,[],None
735,https://github.com/tannerb88/ECE-462-562---Project.git,2021-04-29 21:26:49+00:00,,0,tannerb88/ECE-462-562---Project,362951413,Verilog,ECE-462-562---Project,7,0,2022-04-06 05:02:43+00:00,[],None
736,https://github.com/vbmsouza/microondas_SD_project.git,2021-04-30 00:42:20+00:00,projeto SD 2020.1,1,vbmsouza/microondas_SD_project,362984856,Verilog,microondas_SD_project,104,0,2021-04-30 14:02:15+00:00,[],None
737,https://github.com/CAESIUS-TIM/verilog_learning_demos.git,2021-05-01 13:02:47+00:00,,0,CAESIUS-TIM/verilog_learning_demos,363411433,Verilog,verilog_learning_demos,15,0,2021-05-01 13:04:36+00:00,[],None
738,https://github.com/benagnes/Ensc450Lab1.git,2021-04-07 03:00:44+00:00,lab 1 from ensc 450 - front-end synthesis,0,benagnes/Ensc450Lab1,355394976,Verilog,Ensc450Lab1,3945,0,2021-04-07 03:08:32+00:00,[],None
739,https://github.com/BeeBeansTechnologies/SiTCPXG_Sample_Code_for_VC707.git,2021-04-05 01:08:15+00:00,,0,BeeBeansTechnologies/SiTCPXG_Sample_Code_for_VC707,354681775,Verilog,SiTCPXG_Sample_Code_for_VC707,1655,0,2021-12-02 06:20:45+00:00,[],
740,https://github.com/fleb72/FPGA-Alchitry-7segments-display.git,2021-04-05 12:44:27+00:00,Description d'un afficheur 7-segments en Verilog,0,fleb72/FPGA-Alchitry-7segments-display,354831333,Verilog,FPGA-Alchitry-7segments-display,1213,0,2021-05-27 21:23:16+00:00,[],None
741,https://github.com/cGandom/ARM-Processor.git,2021-04-05 12:17:06+00:00,A Verilog implementation of ARM architecture,1,cGandom/ARM-Processor,354824138,Verilog,ARM-Processor,14,0,2023-01-03 13:09:11+00:00,[],https://api.github.com/licenses/mit
742,https://github.com/Lvwings/AD5313R.git,2021-04-16 09:08:18+00:00,,0,Lvwings/AD5313R,358540427,Verilog,AD5313R,1686,0,2021-04-27 08:16:53+00:00,[],None
743,https://github.com/zxc3wyx/50-commands-pipline-CPU.git,2021-04-21 14:42:28+00:00,一个支持50条指令的基于MIPS架构的CPU,0,zxc3wyx/50-commands-pipline-CPU,360204656,Verilog,50-commands-pipline-CPU,12,0,2021-04-21 14:47:32+00:00,[],None
744,https://github.com/MJVARMA/DigitalAlarmClock-using-Nexys-4-Artix-7-FPGA-board.git,2021-04-23 04:26:20+00:00,,0,MJVARMA/DigitalAlarmClock-using-Nexys-4-Artix-7-FPGA-board,360762020,Verilog,DigitalAlarmClock-using-Nexys-4-Artix-7-FPGA-board,700,0,2023-09-11 04:55:17+00:00,[],None
745,https://github.com/dipeshmanandhar/ECE4550-FPGA-DIP.git,2021-04-22 15:55:18+00:00,UVA ECE4550 FPGA Final Project Spring 2021 - Digital Image Processing Hardware Acceleration,0,dipeshmanandhar/ECE4550-FPGA-DIP,360575220,Verilog,ECE4550-FPGA-DIP,5139,0,2021-05-08 22:49:09+00:00,[],None
746,https://github.com/AlexLanzano/approximate_adder.git,2021-04-11 16:10:49+00:00,,0,AlexLanzano/approximate_adder,356915570,Verilog,approximate_adder,42,0,2021-04-13 21:07:36+00:00,[],None
747,https://github.com/btheobald/mips_insp.git,2021-04-09 16:53:38+00:00,A cut down MIPS core.,0,btheobald/mips_insp,356341070,Verilog,mips_insp,21079,0,2021-05-10 11:08:45+00:00,[],None
748,https://github.com/unal-edigital2/Lab02-j1_soc.git,2021-04-08 12:07:26+00:00,,1,unal-edigital2/Lab02-j1_soc,355891624,Verilog,Lab02-j1_soc,760,0,2021-11-10 22:08:27+00:00,[],None
749,https://github.com/zwm/uart.git,2021-04-09 10:45:33+00:00,,0,zwm/uart,356235220,Verilog,uart,12,0,2021-04-10 10:40:03+00:00,[],None
750,https://github.com/Philngtn/HardwareVerification_Calculator2.git,2021-04-14 21:24:21+00:00,Doing verification with randomization technique.,0,Philngtn/HardwareVerification_Calculator2,358045963,Verilog,HardwareVerification_Calculator2,1926,0,2021-06-08 03:12:08+00:00,[],None
751,https://github.com/Michelle-Dozal/DesignArchitectureOfComputerSystems.git,2021-04-20 16:38:37+00:00,,0,Michelle-Dozal/DesignArchitectureOfComputerSystems,359885090,Verilog,DesignArchitectureOfComputerSystems,44,0,2021-06-08 21:02:40+00:00,[],None
752,https://github.com/sweatySpaghett1/sweatySpaghett1.git,2021-05-03 23:24:11+00:00,Config files for my GitHub profile.,0,sweatySpaghett1/sweatySpaghett1,364086826,Verilog,sweatySpaghett1,22,0,2023-12-11 06:33:58+00:00,"['config', 'github-config']",None
753,https://github.com/Andrew-LTC/Lab11.git,2021-05-01 20:03:26+00:00,,0,Andrew-LTC/Lab11,363497042,Verilog,Lab11,7,0,2023-01-26 21:06:59+00:00,[],None
754,https://github.com/kotyadamohini/complex_vector_multiplier_using_4_DA.git,2021-05-02 06:34:55+00:00,,0,kotyadamohini/complex_vector_multiplier_using_4_DA,363583789,Verilog,complex_vector_multiplier_using_4_DA,2,0,2021-05-03 10:50:32+00:00,[],None
755,https://github.com/jreindel/VerilogScripts.git,2021-03-29 16:05:55+00:00,This repo contains python scripts for interaction with verilog source files.,0,jreindel/VerilogScripts,352703764,Verilog,VerilogScripts,23,0,2023-03-14 16:56:05+00:00,[],https://api.github.com/licenses/mit
756,https://github.com/hitczw/small_CPU.git,2021-04-07 07:31:26+00:00,,0,hitczw/small_CPU,355452738,Verilog,small_CPU,9,0,2021-04-07 07:39:56+00:00,[],https://api.github.com/licenses/mit
757,https://github.com/Edragon/FPGA_SDK.git,2021-04-07 07:55:36+00:00,,0,Edragon/FPGA_SDK,355459357,Verilog,FPGA_SDK,11002,0,2021-04-07 10:03:08+00:00,[],None
758,https://github.com/bperritt/simple-processor-pipeline.git,2021-04-07 20:09:43+00:00,,0,bperritt/simple-processor-pipeline,355669789,Verilog,simple-processor-pipeline,29,0,2022-08-29 22:44:46+00:00,[],None
759,https://github.com/yportne13/exampleSpinalHDLMatrix.git,2021-04-05 16:51:38+00:00,,0,yportne13/exampleSpinalHDLMatrix,354905014,Verilog,exampleSpinalHDLMatrix,34,0,2021-04-06 17:35:02+00:00,[],None
760,https://github.com/Brecht-CodeLab/verilog_code_T4.git,2021-04-08 13:06:02+00:00,all the verilog code simulations for T4,0,Brecht-CodeLab/verilog_code_T4,355910755,Verilog,verilog_code_T4,1098,0,2023-07-13 09:14:08+00:00,[],None
761,https://github.com/Digital-Systems-Design/RandomProjects.git,2021-04-23 17:32:48+00:00,RandomProjects,0,Digital-Systems-Design/RandomProjects,360960121,Verilog,RandomProjects,32,0,2021-04-23 18:16:40+00:00,[],https://api.github.com/licenses/mit
762,https://github.com/xwang8998/pll.git,2021-04-30 12:25:21+00:00,,0,xwang8998/pll,363133140,Verilog,pll,4650,0,2021-04-30 15:28:54+00:00,[],None
763,https://github.com/mehrnaz78/CAL.git,2021-04-12 14:05:50+00:00,,0,mehrnaz78/CAL,357217084,Verilog,CAL,430,0,2021-06-30 07:27:58+00:00,[],None
764,https://github.com/labolas89/axis_fraction_divider.git,2021-04-25 15:17:51+00:00,,0,labolas89/axis_fraction_divider,361463073,Verilog,axis_fraction_divider,5,0,2021-04-25 15:24:15+00:00,[],https://api.github.com/licenses/mit
765,https://github.com/BotOlsen/CosmicProcessingUnit.git,2021-04-26 00:18:49+00:00,Design and simulate a CPU with a custom ISA,0,BotOlsen/CosmicProcessingUnit,361569415,Verilog,CosmicProcessingUnit,292,0,2021-09-28 08:09:53+00:00,[],None
766,https://github.com/kennethGHS/Nios2AlarmClock.git,2021-04-26 01:22:17+00:00,,0,kennethGHS/Nios2AlarmClock,361580457,Verilog,Nios2AlarmClock,207448,0,2021-05-10 23:34:42+00:00,[],None
767,https://github.com/mihai053/ToyRISC-Verilog.git,2021-04-26 12:15:03+00:00,,0,mihai053/ToyRISC-Verilog,361737978,Verilog,ToyRISC-Verilog,4,0,2022-11-06 12:04:45+00:00,[],None
768,https://github.com/shubhi704/User-defined-FSM.git,2021-04-28 09:43:36+00:00,,0,shubhi704/User-defined-FSM,362415543,Verilog,User-defined-FSM,1,0,2021-06-19 18:08:45+00:00,[],None
769,https://github.com/LungHuiWu/Single-cycle-MIPS-processor.git,2021-04-28 08:40:41+00:00,,0,LungHuiWu/Single-cycle-MIPS-processor,362397619,Verilog,Single-cycle-MIPS-processor,571,0,2021-04-28 08:43:21+00:00,[],None
770,https://github.com/nxquangce/de2i_150_vga.git,2021-04-28 02:10:20+00:00,"This is a sample project on DE2i-150 FPGA to display graphic on monitor through VGA interface. Moreover, this project is included some mini projects for demonstrating.",0,nxquangce/de2i_150_vga,362309714,Verilog,de2i_150_vga,1073,0,2021-08-16 11:27:56+00:00,[],None
771,https://github.com/jikute/HDLBits_Problems1.git,2021-04-20 09:48:09+00:00,"Circuits, Combinational Logic, Arithmetic Circuits",0,jikute/HDLBits_Problems1,359763668,Verilog,HDLBits_Problems1,2,0,2021-04-21 09:09:34+00:00,[],None
772,https://github.com/SnoopiACK/tse_tutorial.git,2021-03-30 14:49:33+00:00,,0,SnoopiACK/tse_tutorial,353037499,Verilog,tse_tutorial,5700,0,2021-04-05 17:42:41+00:00,[],None
773,https://github.com/he-actlab/cs3220-16fa-examples.git,2021-04-05 04:04:38+00:00,,0,he-actlab/cs3220-16fa-examples,354712318,Verilog,cs3220-16fa-examples,2092,0,2021-04-05 04:05:37+00:00,[],None
774,https://github.com/gengyu89/Computer-Architecture.git,2021-04-04 22:08:14+00:00,This repository contains some codes and materials of the computer architecture course,0,gengyu89/Computer-Architecture,354656263,,Computer-Architecture,905,0,2023-08-09 02:28:04+00:00,[],None
775,https://github.com/PE-611/UART_TX.git,2021-04-06 08:03:58+00:00,,0,PE-611/UART_TX,355107603,Verilog,UART_TX,11751,0,2021-11-10 10:33:43+00:00,[],None
776,https://github.com/ssadeg10/binary-counter.git,2021-04-18 04:53:02+00:00,A 4-bit binary counter on a DE10-Lite board,0,ssadeg10/binary-counter,359047333,Verilog,binary-counter,20,0,2021-05-22 02:44:36+00:00,[],None
777,https://github.com/farmerzhang1/Digital-Design-20fall.git,2021-04-17 11:20:27+00:00,把本地的東西傳到雲端 我要刪掉了,0,farmerzhang1/Digital-Design-20fall,358859332,Verilog,Digital-Design-20fall,49,0,2021-04-17 11:20:51+00:00,[],None
778,https://github.com/LLGL1/Instanciamientos.git,2021-04-15 01:52:00+00:00,practica 2,0,LLGL1/Instanciamientos,358095295,Verilog,Instanciamientos,1,0,2021-04-15 01:53:02+00:00,[],None
779,https://github.com/Manarabdelaty/caravel-lite.git,2021-04-17 01:10:11+00:00,,0,Manarabdelaty/caravel-lite,358755863,Verilog,caravel-lite,50821,0,2021-05-05 22:41:28+00:00,[],https://api.github.com/licenses/apache-2.0
780,https://github.com/KirolosAssaad/Vending-Machine.git,2021-04-21 07:11:44+00:00,,0,KirolosAssaad/Vending-Machine,360067099,Verilog,Vending-Machine,12,0,2021-04-21 07:12:30+00:00,[],None
781,https://github.com/M4RKERGit/DrumMachine_FPGA.git,2021-04-19 22:27:22+00:00,,0,M4RKERGit/DrumMachine_FPGA,359614665,Verilog,DrumMachine_FPGA,15,0,2021-04-23 08:48:31+00:00,[],None
782,https://github.com/osheng/Timer.git,2021-04-19 21:44:34+00:00,,0,osheng/Timer,359606614,Verilog,Timer,3,0,2021-04-20 20:07:36+00:00,[],None
783,https://github.com/HalOwens/MAX1000SPI.git,2021-03-30 04:03:39+00:00,,0,HalOwens/MAX1000SPI,352865551,Verilog,MAX1000SPI,4560,0,2021-03-30 04:07:01+00:00,[],None
784,https://github.com/mertcdnmz/MIPS_CPU.git,2021-03-30 15:04:37+00:00,Implementation of 32-bit MIPS CPU with Verilog,0,mertcdnmz/MIPS_CPU,353042619,Verilog,MIPS_CPU,430,0,2021-03-30 16:12:11+00:00,[],None
785,https://github.com/Infineon/sx3_testpattern.git,2021-04-01 15:39:42+00:00,"FPGA source code that generates single-tone sine wave audio data and colorbar for video resolution with height and width configurable through I2C interface. This test project can be used to validate FPGA to SX3 interface without dependency on HDMI Receiver interface. This FPGA project can be used to test UVC only, UAC only, UVC+UAC configurations. ",0,Infineon/sx3_testpattern,353747917,Verilog,sx3_testpattern,804,0,2021-06-03 16:19:37+00:00,['non-mtb-2-x'],None
786,https://github.com/Harshitha172000/Vending_Machine.git,2021-04-07 10:51:57+00:00,ASIC implementation of vending machine.,0,Harshitha172000/Vending_Machine,355509391,Verilog,Vending_Machine,3736,0,2021-08-27 04:43:42+00:00,[],None
787,https://github.com/rachelbe/final_compeng.git,2021-04-30 03:55:53+00:00,,0,rachelbe/final_compeng,363020489,Verilog,final_compeng,2302,0,2021-04-30 04:01:52+00:00,[],None
788,https://github.com/ne-egor/proc.git,2021-04-30 09:35:01+00:00,,0,ne-egor/proc,363093028,Verilog,proc,12,0,2021-05-06 13:13:51+00:00,[],None
789,https://github.com/kingston-wang/G8_ConwaysGameOfLife.git,2021-04-15 03:59:51+00:00,,0,kingston-wang/G8_ConwaysGameOfLife,358121235,Verilog,G8_ConwaysGameOfLife,457,0,2021-04-15 04:50:10+00:00,[],None
790,https://github.com/salvoronis/FFBD_lab3.git,2021-04-14 21:38:30+00:00,,0,salvoronis/FFBD_lab3,358048759,Verilog,FFBD_lab3,405,0,2021-04-15 09:54:31+00:00,[],None
791,https://github.com/alipourostad/stopwatch_7seg.git,2021-04-03 12:09:35+00:00,,0,alipourostad/stopwatch_7seg,354282373,Verilog,stopwatch_7seg,28,0,2021-04-03 12:09:43+00:00,[],None
792,https://github.com/bobliu321/ensc450lab44.git,2021-04-03 05:44:13+00:00,,0,bobliu321/ensc450lab44,354210550,Verilog,ensc450lab44,44998,0,2021-04-03 05:51:05+00:00,[],None
793,https://github.com/FJAM1309/practice-6.git,2021-04-14 04:37:03+00:00,práctica 6,0,FJAM1309/practice-6,357774843,Verilog,practice-6,42,0,2021-05-12 17:08:45+00:00,[],None
794,https://github.com/IanDood/IntroduccionaVerilog.git,2021-04-14 23:54:32+00:00,Práctica 1 de Sistemas Digitales.,0,IanDood/IntroduccionaVerilog,358073206,Verilog,IntroduccionaVerilog,1,0,2021-04-15 00:08:10+00:00,[],None
795,https://github.com/osheng/WallClock.git,2021-04-25 18:29:08+00:00,,0,osheng/WallClock,361507268,Verilog,WallClock,4,0,2021-04-26 16:04:38+00:00,[],None
796,https://github.com/lpc123lpc/CPU.git,2021-04-20 07:10:29+00:00,,0,lpc123lpc/CPU,359718982,Verilog,CPU,16,0,2021-04-20 07:13:19+00:00,[],None
797,https://github.com/tnb918/Electronic-Coded-Lock.git,2021-05-01 16:20:02+00:00,"Based on FPGA, using 74LS194 and 7485 numerical comparators to achieve a simple eight-bit binary electronic coded lock",0,tnb918/Electronic-Coded-Lock,363454383,Verilog,Electronic-Coded-Lock,3412,0,2023-04-05 09:19:43+00:00,[],None
798,https://github.com/K-Mozaffari/Functional-Verification-CalcII.git,2021-05-01 16:44:25+00:00,"The aim of the project was to verify functional correctness of the given black box design through simulation-based verification:testing, checking and coverage of discovering bugs .  In this project, we utilized the CAD tool ”QuestaSim” to perform a functional simulation and System verilog language is used for random and direct test cases.",0,K-Mozaffari/Functional-Verification-CalcII,363459658,Verilog,Functional-Verification-CalcII,111,0,2021-05-16 05:01:16+00:00,[],None
799,https://github.com/kriswangz/uart-learning.git,2021-04-25 02:31:37+00:00,A project which is used for learning-UART,0,kriswangz/uart-learning,361312863,Verilog,uart-learning,12,0,2021-04-26 12:47:33+00:00,[],None
800,https://github.com/MJVARMA/DigitalClock-using-Nexys-4-Artix-7-board.git,2021-04-27 10:46:48+00:00,,0,MJVARMA/DigitalClock-using-Nexys-4-Artix-7-board,362076632,Verilog,DigitalClock-using-Nexys-4-Artix-7-board,354,0,2023-09-11 04:55:16+00:00,[],None
801,https://github.com/GaloisInc/BESSPIN-chisel_processors.git,2021-04-14 01:34:09+00:00,BESSPIN P1/P2/P3 Chisel Processors.,0,GaloisInc/BESSPIN-chisel_processors,357737907,Verilog,BESSPIN-chisel_processors,34226,0,2021-05-27 16:37:58+00:00,[],https://api.github.com/licenses/apache-2.0
802,https://github.com/tadzio8425/SED-PROY.git,2021-04-23 16:13:46+00:00,,0,tadzio8425/SED-PROY,360940612,Verilog,SED-PROY,104378,0,2021-04-30 17:28:44+00:00,[],None
803,https://github.com/Andrew-LTC/Lab9.git,2021-04-17 18:52:54+00:00,,0,Andrew-LTC/Lab9,358958377,Verilog,Lab9,2610,0,2023-01-26 21:06:16+00:00,[],None
804,https://github.com/zfqxuz/cpu.git,2021-04-17 08:12:22+00:00,,0,zfqxuz/cpu,358822162,Verilog,cpu,14156,0,2021-06-09 13:20:14+00:00,[],None
805,https://github.com/shibo-chen/EV_FPGA_Design.git,2021-04-18 19:43:38+00:00,,0,shibo-chen/EV_FPGA_Design,359237676,Verilog,EV_FPGA_Design,440,0,2021-12-20 18:04:57+00:00,[],None
806,https://github.com/llamcpp/m2.git,2021-04-21 07:44:13+00:00,,0,llamcpp/m2,360076624,Verilog,m2,1875,0,2021-04-21 11:08:47+00:00,[],None
807,https://github.com/zeyuxie197/Project_CV.git,2021-04-21 15:47:19+00:00,Projects listed in my resume,0,zeyuxie197/Project_CV,360224628,Verilog,Project_CV,33915,0,2021-04-22 01:08:59+00:00,[],None
808,https://github.com/Sebastianzvla/Contador_9999.git,2021-04-16 01:44:41+00:00,,0,Sebastianzvla/Contador_9999,358443579,Verilog,Contador_9999,3,0,2021-04-16 01:54:49+00:00,[],None
809,https://github.com/gracetian-11/sha256.git,2021-04-02 02:35:59+00:00,Custom Processor for SHA-256 Hashing,0,gracetian-11/sha256,353883624,Verilog,sha256,77182,0,2022-11-28 15:04:48+00:00,[],None
810,https://github.com/KKotlicki/Micro-Controller-Unit.git,2021-04-02 15:22:45+00:00,,0,KKotlicki/Micro-Controller-Unit,354057411,Verilog,Micro-Controller-Unit,474,0,2021-12-05 15:21:02+00:00,"['university', 'assignments']",None
811,https://github.com/bluebear78/MIPSCpu.git,2021-04-05 18:07:28+00:00,,0,bluebear78/MIPSCpu,354926379,Verilog,MIPSCpu,5406,0,2021-04-05 18:09:00+00:00,[],None
812,https://github.com/NageshSamane/MIPS-Architecture.git,2021-04-10 11:04:45+00:00,,0,NageshSamane/MIPS-Architecture,356555427,Verilog,MIPS-Architecture,5411,0,2021-04-10 11:16:25+00:00,[],None
813,https://github.com/skandaprasad/Verilog-Practice.git,2021-04-19 01:54:19+00:00,Some practice codes of Verilog HDL for digital design will be uploaded here.,0,skandaprasad/Verilog-Practice,359298236,Verilog,Verilog-Practice,36,0,2021-06-25 08:09:02+00:00,[],None
814,https://github.com/LiuX430/CPU_expriment.git,2021-04-19 12:20:04+00:00,,0,LiuX430/CPU_expriment,359448920,Verilog,CPU_expriment,2,0,2021-04-19 12:30:48+00:00,[],None
815,https://github.com/kpdiedrich/14-Bit-SQRT-Carry-Select-Adder.git,2021-04-04 00:32:53+00:00,Simple implementation of a 14-bit Square Root Carry Select Adder using Verilog.,0,kpdiedrich/14-Bit-SQRT-Carry-Select-Adder,354423685,Verilog,14-Bit-SQRT-Carry-Select-Adder,6,0,2021-04-04 01:02:19+00:00,[],None
816,https://github.com/gbrls/IF675-Microwave.git,2021-04-21 19:35:28+00:00,A microwave system implemented in Verilog,1,gbrls/IF675-Microwave,360285341,Verilog,IF675-Microwave,246,0,2021-12-08 21:43:41+00:00,[],None
817,https://github.com/karenmentges/Projeto_BOBC.git,2021-04-26 23:44:43+00:00,,0,karenmentges/Projeto_BOBC,361923999,Verilog,Projeto_BOBC,74,0,2021-05-24 19:54:48+00:00,[],None
818,https://github.com/kmkim036/Simple-RISC-V-CPU-Core.git,2021-04-02 12:33:28+00:00,,0,kmkim036/Simple-RISC-V-CPU-Core,354014092,Verilog,Simple-RISC-V-CPU-Core,5,0,2021-08-12 12:26:02+00:00,[],None
819,https://github.com/RadEagle/FPGAs.git,2021-04-02 14:45:43+00:00,,0,RadEagle/FPGAs,354047613,Verilog,FPGAs,7319,0,2021-09-25 01:52:03+00:00,[],None
820,https://github.com/rkdalswl/Computer-Architecture.git,2021-04-02 13:56:10+00:00,,0,rkdalswl/Computer-Architecture,354034501,Verilog,Computer-Architecture,27,0,2021-04-02 14:20:32+00:00,[],None
821,https://github.com/minktek/artya7.git,2021-03-30 19:58:56+00:00,projects using diglient arty a7 35t board,0,minktek/artya7,353125775,Verilog,artya7,8,0,2021-04-02 20:02:47+00:00,[],https://api.github.com/licenses/mit
822,https://github.com/j-gomez2020/Verilog-ing_mygrowth.git,2021-03-30 21:11:24+00:00,A compilation of Verilog labs completed during my computer labs,0,j-gomez2020/Verilog-ing_mygrowth,353142521,Verilog,Verilog-ing_mygrowth,8,0,2021-12-03 02:18:23+00:00,[],None
823,https://github.com/danielpmarks/FPGA_VGA.git,2021-04-02 01:47:32+00:00,Intel FPGA to work with VGA output,0,danielpmarks/FPGA_VGA,353874380,Verilog,FPGA_VGA,23264,0,2021-04-02 01:49:04+00:00,[],None
824,https://github.com/caxelos/FPGAs.git,2021-04-05 13:14:49+00:00,Uni course on Xillinx FPGAs (Spartan3),0,caxelos/FPGAs,354840108,Verilog,FPGAs,1963,0,2021-04-05 13:17:32+00:00,[],None
825,https://github.com/elaineg-creator/ece350-project.git,2021-04-05 19:17:08+00:00,,0,elaineg-creator/ece350-project,354945619,Verilog,ece350-project,66682,0,2021-04-23 19:36:59+00:00,[],None
826,https://github.com/IzzyEhnes/5-bit-adder.git,2021-04-04 22:06:10+00:00,,0,IzzyEhnes/5-bit-adder,354655913,Verilog,5-bit-adder,2,0,2021-04-04 23:31:55+00:00,[],None
827,https://github.com/jdsolomo/ee354_final_project.git,2021-04-07 01:23:19+00:00,,0,jdsolomo/ee354_final_project,355375710,Verilog,ee354_final_project,4766,0,2021-07-13 00:27:41+00:00,[],None
828,https://github.com/rohitparihar-code/RISC-V_Processor.git,2021-04-29 06:11:39+00:00,A1 to A5,0,rohitparihar-code/RISC-V_Processor,362709319,Verilog,RISC-V_Processor,3316,0,2021-06-24 15:30:34+00:00,[],None
829,https://github.com/shaliniros/vector_processor.git,2021-05-01 13:15:12+00:00,,1,shaliniros/vector_processor,363413965,Verilog,vector_processor,30,0,2021-05-15 13:51:32+00:00,[],None
830,https://github.com/getziadz/opencores-gng.git,2021-04-15 04:49:53+00:00,,0,getziadz/opencores-gng,358130524,Verilog,opencores-gng,378,0,2021-04-15 04:58:41+00:00,[],None
831,https://github.com/j-koczwara/hamming.git,2021-04-17 09:07:08+00:00,,0,j-koczwara/hamming,358832707,Verilog,hamming,1627,0,2021-09-02 14:45:38+00:00,[],None
832,https://github.com/mochiman/talkingcalculator.git,2021-04-18 04:48:40+00:00,,0,mochiman/talkingcalculator,359046591,Verilog,talkingcalculator,136,0,2021-06-14 07:17:18+00:00,[],None
833,https://github.com/anhtuhk/mux16to1_verilog.git,2021-04-12 16:41:03+00:00,,0,anhtuhk/mux16to1_verilog,357268328,Verilog,mux16to1_verilog,1,0,2021-04-12 16:41:36+00:00,[],None
834,https://github.com/PE-611/FSM.git,2021-04-13 13:38:40+00:00,,0,PE-611/FSM,357566565,Verilog,FSM,4691,0,2021-04-13 13:40:01+00:00,[],None
835,https://github.com/plageon/single_cycle_CPU.git,2021-04-13 14:12:57+00:00,,0,plageon/single_cycle_CPU,357577666,Verilog,single_cycle_CPU,6,0,2022-04-05 07:21:30+00:00,[],https://api.github.com/licenses/mit
836,https://github.com/gmuthukrishnan/s-a-01_aoi22.git,2021-04-13 21:37:26+00:00,Verilog Project to detect stuck at faults and generate fault report in an AOI22 circuit using basic gates,0,gmuthukrishnan/s-a-01_aoi22,357694988,Verilog,s-a-01_aoi22,16,0,2021-04-13 22:21:04+00:00,[],None
837,https://github.com/FJAM1309/practice-5.git,2021-04-14 04:36:53+00:00,práctica 5,0,FJAM1309/practice-5,357774805,Verilog,practice-5,10663,0,2021-05-12 17:08:26+00:00,[],None
838,https://github.com/ultype/VLSI_Learning.git,2021-04-11 13:41:03+00:00,This is a Verilog learning project base on stanford course EE181,0,ultype/VLSI_Learning,356878342,Verilog,VLSI_Learning,8,0,2021-06-07 05:40:44+00:00,[],https://api.github.com/licenses/mit
839,https://github.com/jingkaih/TicTacToe-on-FPGA.git,2021-04-19 04:01:18+00:00,TicTacToe game on FPGA. A vga screen and a matrix keypad are needed to implement.,0,jingkaih/TicTacToe-on-FPGA,359323283,Verilog,TicTacToe-on-FPGA,23,0,2021-04-21 17:01:11+00:00,[],None
840,https://github.com/yi15922/ECE350_Processor.git,2021-03-30 02:27:01+00:00,Project for a digital systems course. A 5-stage pipelined 32-bit MIPS processor written in Verilog. The processor can perform fast mult/div operations without stalling. ,0,yi15922/ECE350_Processor,352845788,Verilog,ECE350_Processor,13358,0,2021-10-07 19:09:19+00:00,[],None
841,https://github.com/noasulli/Verilog.git,2021-03-29 21:16:32+00:00,Verilog code done in vivado,0,noasulli/Verilog,352786900,Verilog,Verilog,2518,0,2021-03-29 21:21:03+00:00,[],None
842,https://github.com/zOrg1331/hello_lcd.git,2021-04-20 18:23:18+00:00,"This is a simple (sarcasm) ""Hello world!"" project written in Verilog",0,zOrg1331/hello_lcd,359912806,Verilog,hello_lcd,8,0,2021-04-20 18:26:04+00:00,"['verilog', 'hd44780', 'fifo']",None
843,https://github.com/shiuantsai/verilog.git,2021-04-21 05:04:12+00:00,,0,shiuantsai/verilog,360038217,Verilog,verilog,1487,0,2021-05-01 11:21:53+00:00,[],None
844,https://github.com/tiffinyk/CalculaterDesign.git,2021-04-25 14:55:38+00:00,digital design simple calculater,0,tiffinyk/CalculaterDesign,361457535,Verilog,CalculaterDesign,5620,0,2021-04-25 14:58:18+00:00,[],None
845,https://github.com/malavikashanmugaraj/CREDIT-COURSE.git,2021-04-25 13:15:19+00:00,,0,malavikashanmugaraj/CREDIT-COURSE,361433221,Verilog,CREDIT-COURSE,1,0,2021-04-25 13:25:39+00:00,[],None
846,https://github.com/Pvcunha/microwave.git,2021-04-23 00:53:46+00:00,,1,Pvcunha/microwave,360722126,Verilog,microwave,3158,0,2021-04-30 17:24:12+00:00,[],None
847,https://github.com/ZacharyIanMay/ProcessorModeling.git,2021-04-26 21:50:42+00:00,Modeling a processor using Verilog and Modelsim,0,ZacharyIanMay/ProcessorModeling,361903209,Verilog,ProcessorModeling,15326,0,2021-04-26 22:04:17+00:00,[],None
848,https://github.com/lucasyule2212/Cronometro-Verilog.git,2021-04-26 22:37:29+00:00,Codificaçao de um cronometro digital em verilog,0,lucasyule2212/Cronometro-Verilog,361912446,Verilog,Cronometro-Verilog,5257,0,2021-04-26 22:41:42+00:00,[],None
849,https://github.com/EvtushenkoOleg/RTLtoGDS.git,2021-04-09 14:33:49+00:00,,0,EvtushenkoOleg/RTLtoGDS,356300512,Verilog,RTLtoGDS,3397,0,2021-04-12 15:38:51+00:00,[],None
850,https://github.com/IanDood/UART.git,2021-04-15 00:04:02+00:00,Práctica 6 de Sistemas Digitales.,0,IanDood/UART,358074676,Verilog,UART,2,0,2021-04-16 12:24:48+00:00,[],None
851,https://github.com/IanDood/Contador9999.git,2021-04-14 23:59:05+00:00,Práctica 3 de Sistemas Digitales.,0,IanDood/Contador9999,358073875,Verilog,Contador9999,2,0,2021-04-15 00:07:53+00:00,[],None
852,https://github.com/soahnk/RISC-CPU-pipeline.git,2021-04-16 15:26:20+00:00,,0,soahnk/RISC-CPU-pipeline,358642301,Verilog,RISC-CPU-pipeline,13,0,2021-04-16 15:26:58+00:00,[],None
853,https://github.com/gilmonroy/Sistemas.git,2021-04-16 04:15:25+00:00,,0,gilmonroy/Sistemas,358472995,Verilog,Sistemas,4,0,2021-04-16 04:22:02+00:00,[],None
854,https://github.com/vinayak-sethi/16-bit-Sklansky-Adder.git,2021-04-06 09:08:38+00:00,,0,vinayak-sethi/16-bit-Sklansky-Adder,355125721,Verilog,16-bit-Sklansky-Adder,2736,0,2021-04-06 09:14:41+00:00,[],None
855,https://github.com/therealwokewok/Verilog-Cores.git,2021-04-26 05:11:34+00:00,,0,therealwokewok/Verilog-Cores,361624940,Verilog,Verilog-Cores,3266,0,2021-05-02 21:55:15+00:00,[],None
856,https://github.com/soahnk/Autonomous-Mail-Delivery-System.git,2021-04-26 08:47:07+00:00,,0,soahnk/Autonomous-Mail-Delivery-System,361679816,Verilog,Autonomous-Mail-Delivery-System,9,0,2021-04-26 08:47:33+00:00,[],None
857,https://github.com/FJAM1309/final_project_memory_to_VGA.git,2021-04-23 21:07:03+00:00,,0,FJAM1309/final_project_memory_to_VGA,361005773,Verilog,final_project_memory_to_VGA,3,0,2021-05-12 17:09:55+00:00,[],None
858,https://github.com/sgwc-mips/learning-and-practice.git,2021-04-25 05:21:22+00:00,,0,sgwc-mips/learning-and-practice,361337925,Verilog,learning-and-practice,46,0,2021-07-04 01:58:54+00:00,[],None
859,https://github.com/tmontanaUNAL/lab04.git,2021-04-25 01:37:20+00:00,,0,tmontanaUNAL/lab04,361304651,Verilog,lab04,4528,0,2022-10-06 01:58:32+00:00,[],None
860,https://github.com/CitrinePiasora/CompArch-and-OS-VerilogClock.git,2021-04-10 13:57:32+00:00,"I seriously have no clue what we did here, we mimiced a clock in verilog, this was a pain",0,CitrinePiasora/CompArch-and-OS-VerilogClock,356597343,Verilog,CompArch-and-OS-VerilogClock,2050,0,2023-01-28 08:10:46+00:00,[],None
861,https://github.com/abdallahabusedo/Combinational-Multiplier.git,2021-04-09 11:37:17+00:00,,0,abdallahabusedo/Combinational-Multiplier,356248599,Verilog,Combinational-Multiplier,376,0,2021-04-10 23:46:56+00:00,[],None
862,https://github.com/Dreamwearzsj/bcd10.git,2021-04-07 06:28:00+00:00,,0,Dreamwearzsj/bcd10,355436239,Verilog,bcd10,1,0,2021-04-07 06:36:56+00:00,[],None
863,https://github.com/sarin20/HSV2RGB.git,2021-04-09 22:22:26+00:00,,0,sarin20/HSV2RGB,356411670,Verilog,HSV2RGB,15,0,2021-04-09 22:32:06+00:00,[],https://api.github.com/licenses/gpl-3.0
864,https://github.com/kotyadamohini/complex_number_multiplication.git,2021-05-02 06:33:38+00:00,,0,kotyadamohini/complex_number_multiplication,363583594,Verilog,complex_number_multiplication,3,0,2021-05-03 08:38:32+00:00,[],None
865,https://github.com/kotyadamohini/complex_vector_multiplier_using_4_obc.git,2021-05-02 06:35:28+00:00,,0,kotyadamohini/complex_vector_multiplier_using_4_obc,363583876,Verilog,complex_vector_multiplier_using_4_obc,2,0,2021-05-03 10:48:37+00:00,[],None
866,https://github.com/skandaprasad/RISC-SPM.git,2021-04-23 17:32:23+00:00,Verilog description of a RISC Storage Program Machine,0,skandaprasad/RISC-SPM,360960021,Verilog,RISC-SPM,5,0,2021-04-25 14:29:16+00:00,[],None
867,https://github.com/99hhernandez/CSCE350.git,2021-04-08 13:21:20+00:00,,0,99hhernandez/CSCE350,355915969,Verilog,CSCE350,114,0,2024-02-29 03:07:23+00:00,[],None
868,https://github.com/jinwei-chang/Verilog-Simulation-Optimization-via-Instruction-Reduction.git,2021-04-12 16:50:42+00:00,,0,jinwei-chang/Verilog-Simulation-Optimization-via-Instruction-Reduction,357271207,Verilog,Verilog-Simulation-Optimization-via-Instruction-Reduction,6960,0,2022-04-24 09:20:57+00:00,[],None
869,https://github.com/Sconzo/ProcessadorARM.git,2021-04-06 22:26:15+00:00,Descrição de um processador em Verilog,0,Sconzo/ProcessadorARM,355345254,Verilog,ProcessadorARM,96,0,2021-04-06 22:48:27+00:00,[],https://api.github.com/licenses/mit
870,https://github.com/ianlienfa/ALU.git,2021-04-05 09:59:35+00:00,It's a small MIPS ALU,0,ianlienfa/ALU,354789901,Verilog,ALU,28,0,2021-04-05 10:09:46+00:00,[],None
871,https://github.com/ForestLiu1998/ULSoC.git,2021-03-29 02:37:04+00:00,A minicore with three-stage pipeline based on RISC-V,1,ForestLiu1998/ULSoC,352494442,Verilog,ULSoC,10,0,2021-03-29 02:51:57+00:00,[],None
872,https://github.com/AmnesiacGarden/SingleCPU.git,2021-03-29 03:06:39+00:00,,0,AmnesiacGarden/SingleCPU,352500538,Verilog,SingleCPU,357,0,2023-01-28 09:51:43+00:00,[],None
873,https://github.com/KyubumShim45854/EE460M-Lab05.git,2021-04-02 02:52:32+00:00,,0,KyubumShim45854/EE460M-Lab05,353886670,Verilog,EE460M-Lab05,15,0,2021-04-02 03:25:18+00:00,[],None
874,https://github.com/zmh403/Load_Files_src.git,2021-03-30 08:25:31+00:00,,0,zmh403/Load_Files_src,352925604,Verilog,Load_Files_src,10775,0,2021-05-12 05:59:06+00:00,[],None
875,https://github.com/scqthe/computer_org_and_design_projects.git,2021-04-02 21:38:02+00:00,Computer Organization and Design Projects,0,scqthe/computer_org_and_design_projects,354139069,Verilog,computer_org_and_design_projects,3300,0,2021-10-16 00:09:02+00:00,[],None
876,https://github.com/klabugue/intc_v2.git,2021-04-04 00:59:17+00:00,,0,klabugue/intc_v2,354426975,Verilog,intc_v2,5,0,2021-04-04 01:15:49+00:00,[],None
877,https://github.com/BeeBeansTechnologies/SiTCPXG_Netlist_for_Virtex7.git,2021-04-05 00:50:34+00:00,,0,BeeBeansTechnologies/SiTCPXG_Netlist_for_Virtex7,354678919,Verilog,SiTCPXG_Netlist_for_Virtex7,2514,0,2021-12-02 06:47:54+00:00,[],
878,https://github.com/rishabh-c-s/5G_CustomProcessor.git,2021-03-30 10:10:00+00:00,,0,rishabh-c-s/5G_CustomProcessor,352955772,Verilog,5G_CustomProcessor,28,0,2021-03-30 10:17:50+00:00,[],None
879,https://github.com/salimtirit/verilog-study.git,2021-03-30 22:33:53+00:00,,0,salimtirit/verilog-study,353158468,Verilog,verilog-study,8,0,2021-05-03 10:22:56+00:00,[],None
880,https://github.com/jqyang42/breadboard.git,2021-04-01 04:14:56+00:00,,1,jqyang42/breadboard,353570209,Verilog,breadboard,40990,0,2021-04-23 07:48:18+00:00,[],None
881,https://github.com/anhtuhk/fulladder_verilog.git,2021-04-12 16:31:22+00:00,Verilog code for 4 bits full adder,0,anhtuhk/fulladder_verilog,357265310,Verilog,fulladder_verilog,1,0,2021-04-12 16:39:46+00:00,[],None
882,https://github.com/Nidhogg-lyz/Pipeline-CPU-verilog-.git,2021-04-18 09:45:57+00:00,Using verilog and ModelSim to build a pipeline CPU,0,Nidhogg-lyz/Pipeline-CPU-verilog-,359102740,Verilog,Pipeline-CPU-verilog-,215,0,2022-04-17 02:29:21+00:00,[],None
883,https://github.com/api5454/piouiyutytdrgsfd5645.git,2021-04-19 13:03:30+00:00,,0,api5454/piouiyutytdrgsfd5645,359461843,Verilog,piouiyutytdrgsfd5645,240,0,2021-04-19 14:17:43+00:00,[],None
884,https://github.com/LuibetMtz/Practice-2.git,2021-04-20 03:02:33+00:00,,0,LuibetMtz/Practice-2,359666636,Verilog,Practice-2,2,0,2021-04-20 03:03:46+00:00,[],None
885,https://github.com/lyonthefrog/VHDL-DE10-Plant-Watering-Suggestion-System.git,2021-04-29 04:44:22+00:00,VHDL Terasic DE10-Lite Project for a Plant Watering Suggestion System (beta).,0,lyonthefrog/VHDL-DE10-Plant-Watering-Suggestion-System,362692293,Verilog,VHDL-DE10-Plant-Watering-Suggestion-System,1417,0,2021-04-29 05:07:21+00:00,[],None
886,https://github.com/mattuna15/RetroAxi.git,2021-05-01 07:24:19+00:00,Set of components to use AXI and AXI Stream with Old style native interfaces,0,mattuna15/RetroAxi,363349279,Verilog,RetroAxi,7,0,2021-05-01 07:28:11+00:00,[],https://api.github.com/licenses/mit
887,https://github.com/MagicBossDu/Test.git,2021-04-21 14:57:13+00:00,用于临时存放没改好的代码,0,MagicBossDu/Test,360209482,Verilog,Test,2,0,2021-04-21 15:43:26+00:00,[],None
888,https://github.com/saravan1/AHB_USB_CDL.git,2021-04-21 18:56:02+00:00,,0,saravan1/AHB_USB_CDL,360275534,Verilog,AHB_USB_CDL,104,0,2021-05-01 01:23:50+00:00,[],None
889,https://github.com/cGandom/ComplexMultiplier.git,2021-04-28 01:59:38+00:00,,0,cGandom/ComplexMultiplier,362307488,Verilog,ComplexMultiplier,19,0,2023-01-03 10:48:53+00:00,[],None
890,https://github.com/krokofant64/TinyFPGA_VGA.git,2021-04-24 17:04:17+00:00,,0,krokofant64/TinyFPGA_VGA,361219497,Verilog,TinyFPGA_VGA,129,0,2021-11-08 17:58:59+00:00,[],None
891,https://github.com/alfred100p/Multicycle-Processor.git,2021-04-26 10:05:04+00:00,,0,alfred100p/Multicycle-Processor,361702438,Verilog,Multicycle-Processor,64,0,2021-05-31 18:36:37+00:00,[],None
892,https://github.com/Anuraghegde/redesigned-bassoon.git,2021-04-23 13:11:39+00:00,,0,Anuraghegde/redesigned-bassoon,360888602,Verilog,redesigned-bassoon,2,0,2022-07-19 13:54:42+00:00,[],https://api.github.com/licenses/mit
893,https://github.com/houchuanhao/Project_test.git,2021-05-03 14:31:20+00:00,,0,houchuanhao/Project_test,363957868,Verilog,Project_test,8249,0,2021-05-04 07:28:14+00:00,[],None
894,https://github.com/rbride/Verilog-TinyFpga-BX-calculator.git,2021-04-11 04:20:29+00:00,"The following project is my attempt to create a simply calculator using a 4x4 keybad, a 4 digit 8 segment display, and a TinyFPGA Bx",0,rbride/Verilog-TinyFpga-BX-calculator,356765046,Verilog,Verilog-TinyFpga-BX-calculator,26,0,2022-09-22 15:27:54+00:00,[],https://api.github.com/licenses/gpl-3.0
895,https://github.com/ayushimi/NexysStarship.git,2021-04-11 03:17:14+00:00,,0,ayushimi/NexysStarship,356755391,Verilog,NexysStarship,2441,0,2021-05-03 00:12:17+00:00,[],None
896,https://github.com/zac0630/Modelsim.git,2021-04-19 07:28:15+00:00, Practice of Verilog and Modelsim,0,zac0630/Modelsim,359367663,Verilog,Modelsim,10,0,2021-04-22 11:47:42+00:00,[],None
897,https://github.com/18520591/Single_cycle_MIPS_processor.git,2021-04-19 09:01:00+00:00,,0,18520591/Single_cycle_MIPS_processor,359393582,Verilog,Single_cycle_MIPS_processor,20,0,2021-04-19 10:13:42+00:00,[],None
898,https://github.com/fdarling/fpga-gray-code-counter.git,2021-04-15 11:17:35+00:00,8-bit gray code counter written in Verilog meant to run on FPGAs/CPLDs,0,fdarling/fpga-gray-code-counter,358231349,Verilog,fpga-gray-code-counter,10,0,2021-05-06 15:24:06+00:00,[],https://api.github.com/licenses/mit
899,https://github.com/tnguyen-tx/cache_design.git,2021-04-13 03:25:40+00:00,,0,tnguyen-tx/cache_design,357412143,Verilog,cache_design,1064,0,2021-04-13 03:29:37+00:00,[],None
900,https://github.com/standanley/magic_analog_tests.git,2021-04-10 10:32:19+00:00,,0,standanley/magic_analog_tests,356548238,Verilog,magic_analog_tests,75,0,2021-04-15 00:33:18+00:00,[],None
901,https://github.com/Optimissedit/CECS-341-Lab-6.git,2021-04-20 18:14:15+00:00,,0,Optimissedit/CECS-341-Lab-6,359910461,Verilog,CECS-341-Lab-6,14725,0,2021-04-29 16:43:51+00:00,[],None
902,https://github.com/BlazedEngima/ALU.git,2021-04-25 08:23:43+00:00,An ALU simulation model written in verilog,0,BlazedEngima/ALU,361371497,Verilog,ALU,4,0,2021-04-25 08:24:13+00:00,[],None
903,https://github.com/MNaufaldi/Elevator-Controller.git,2021-04-18 03:51:19+00:00,,0,MNaufaldi/Elevator-Controller,359037814,Verilog,Elevator-Controller,16,0,2021-04-25 13:49:07+00:00,[],https://api.github.com/licenses/mit
904,https://github.com/MA717/SPI-Protocol.git,2021-04-27 13:57:53+00:00,,0,MA717/SPI-Protocol,362131704,Verilog,SPI-Protocol,6,0,2021-04-27 13:58:31+00:00,[],None
905,https://github.com/harshreddyP/genus_sigma.git,2021-04-14 12:56:13+00:00,,0,harshreddyP/genus_sigma,357905453,Verilog,genus_sigma,3971,0,2023-08-27 12:34:57+00:00,[],None
