{"vcs1":{"timestamp_begin":1737975552.839702916, "rt":0.13, "ut":0.03, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1737975552.608712270}
{"VCS_COMP_START_TIME": 1737975552.608712270}
{"VCS_COMP_END_TIME": 1737975553.014217200}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim_mem"}
