# Summary

Date : 2025-03-17 16:00:16

Directory d:\\Desktop\\FYP\\convolution-accelerator-FYP

Total : 63 files,  3700 codes, 1192 comments, 942 blanks, all 5834 lines

Summary / [Details](details.md) / [Diff Summary](diff.md) / [Diff Details](diff-details.md)

## Languages
| language | files | code | comment | blank | total |
| :--- | ---: | ---: | ---: | ---: | ---: |
| System Verilog | 39 | 2,653 | 901 | 694 | 4,248 |
| Verilog | 14 | 934 | 283 | 210 | 1,427 |
| Markdown | 7 | 58 | 0 | 27 | 85 |
| Python | 1 | 43 | 8 | 10 | 61 |
| JSON with Comments | 1 | 12 | 0 | 0 | 12 |
| Log | 1 | 0 | 0 | 1 | 1 |

## Directories
| path | files | code | comment | blank | total |
| :--- | ---: | ---: | ---: | ---: | ---: |
| . | 63 | 3,700 | 1,192 | 942 | 5,834 |
| . (Files) | 2 | 64 | 0 | 17 | 81 |
| design source | 38 | 2,437 | 817 | 658 | 3,912 |
| design source\\spinalHDL | 1 | 1 | 0 | 2 | 3 |
| design source\\system_verilog | 22 | 1,501 | 534 | 444 | 2,479 |
| design source\\system_verilog (Files) | 17 | 1,228 | 371 | 350 | 1,949 |
| design source\\system_verilog\\dummy_pe | 5 | 273 | 163 | 94 | 530 |
| design source\\verilog | 15 | 935 | 283 | 212 | 1,430 |
| design source\\verilog (Files) | 12 | 663 | 146 | 140 | 949 |
| design source\\verilog\\axi_example | 3 | 272 | 137 | 72 | 481 |
| design source\\verilog\\axi_example\\sample_generator | 3 | 272 | 137 | 72 | 481 |
| simulation log | 1 | 0 | 0 | 1 | 1 |
| simulation source | 21 | 1,156 | 367 | 256 | 1,779 |
| simulation source\\spinalHDL | 1 | 1 | 0 | 2 | 3 |
| simulation source\\system_verilog | 19 | 1,154 | 367 | 253 | 1,774 |
| simulation source\\verilog | 1 | 1 | 0 | 1 | 2 |
| vis | 1 | 43 | 8 | 10 | 61 |

Summary / [Details](details.md) / [Diff Summary](diff.md) / [Diff Details](diff-details.md)