*** Start analyzing build configuration ***
Auto-config - Scanning: D:\CAM\TCAM_Mem
Auto-config - VLOG: D:\CAM\TCAM_Mem
Auto-config - Wrote:
    D:\CAM\TCAM_Mem\.dvt\default.build.auto.1
*** List of included argument files ***
    Build configuration file:  D:\CAM\TCAM_Mem\.dvt\default.build
    -f D:\CAM\TCAM_Mem\.dvt\default.build.auto.1
*** List of invocations ***
Invocation #1 +dvt_init+dvt in D:\CAM\TCAM_Mem\.dvt\default.build.auto.1 at line 9
*** Done analyzing build configuration [6 ms] ***
*** Start SystemVerilog build ***
*** Loading top files ***
Loading (1) D:\CAM\TCAM_Mem\Mem.sv ...
Done D:\CAM\TCAM_Mem\Mem.sv [8 ms, 114 lines, SystemVerilog_2012] ...
Loading (2) D:\CAM\TCAM_Mem\tb.sv ...
Done D:\CAM\TCAM_Mem\tb.sv [5 ms, 278 lines, SystemVerilog_2012] ...
*** Done parsing [LT 4.0 ms, PT 11.0 ms, SGT 8%, UGT 8%] ***
*** Total number of lines [392] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [0 ms] ...
Performing post full build step 2 (RI) [1 ms] ...
Performing post full build step 3 (RCP) [0 ms] ...
*** Done SystemVerilog build [14 ms] ***
*** Start mixed mode extension build ***
Performing mixed post full build step 1 (Verilog - RI) [0 ms] ...
Performing mixed post full build step 2 (Verilog - RC) [0 ms] ...
Performing mixed post full build step 3 (Verilog - RPC) [1 ms] ...
Performing mixed post full build step 4 (Verilog - RD) [0 ms] ...
Performing mixed post full build step 5 (Verilog - FSC) [57 ms] ...
Performing mixed post full build step 6 (Verilog - EV) [63 ms] ...
Performing mixed post full build step 7 (Verilog - US) [62 ms] ...
*** Done mixed mode extension build [297 ms] ***
*** Start adding/validating the DVT Auto-Linked resources ***
*** Done adding/validating the DVT Auto-Linked resources [1 ms] ***
*** Total build time [319 ms] ***
