###############################################################
#  Generated by:      Cadence Innovus 18.10-p002_1
#  OS:                Linux x86_64(Host ID ensc-esil-01)
#  Generated on:      Tue Apr 20 11:46:02 2021
#  Design:            ensc450
#  Command:           report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 >  results/timing/06-cts_hold.rpt
###############################################################
Path 1: MET Hold Check with Pin My_DMA/rstart_reg_reg[4]/CK 
Endpoint:   My_DMA/rstart_reg_reg[4]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/rstart_reg_reg[4]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.215
  Slack Time                    0.212
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                          |              |          |       |             | Annotation |          |       |  Time   | 
     |--------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/rstart_reg_reg[4] | CK ^         |          | 0.000 | clk         |            | 1740.253 |       |   0.000 | 
     | My_DMA/rstart_reg_reg[4] | CK ^ -> QN ^ | DFF_X1   | 0.031 | My_DMA/n306 |            |    1.657 | 0.184 |   0.184 | 
     | My_DMA/U257              |              | OAI22_X1 | 0.031 | My_DMA/n306 |       SPEF |    1.657 | 0.000 |   0.184 | 
     | My_DMA/U257              | A1 ^ -> ZN v | OAI22_X1 | 0.013 | My_DMA/n744 |            |    1.256 | 0.031 |   0.215 | 
     | My_DMA/rstart_reg_reg[4] |              | DFF_X1   | 0.013 | My_DMA/n744 |       SPEF |    1.256 | 0.000 |   0.215 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin My_DMA/rstart_reg_reg[6]/CK 
Endpoint:   My_DMA/rstart_reg_reg[6]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/rstart_reg_reg[6]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.215
  Slack Time                    0.213
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                          |              |          |       |             | Annotation |          |       |  Time   | 
     |--------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/rstart_reg_reg[6] | CK ^         |          | 0.000 | clk         |            | 1740.253 |       |   0.000 | 
     | My_DMA/rstart_reg_reg[6] | CK ^ -> QN ^ | DFF_X1   | 0.031 | My_DMA/n308 |            |    1.700 | 0.184 |   0.184 | 
     | My_DMA/U259              |              | OAI22_X1 | 0.031 | My_DMA/n308 |       SPEF |    1.700 | 0.000 |   0.184 | 
     | My_DMA/U259              | A1 ^ -> ZN v | OAI22_X1 | 0.013 | My_DMA/n746 |            |    1.151 | 0.031 |   0.215 | 
     | My_DMA/rstart_reg_reg[6] |              | DFF_X1   | 0.013 | My_DMA/n746 |       SPEF |    1.151 | 0.000 |   0.215 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin My_DMA/wstart_reg_reg[7]/CK 
Endpoint:   My_DMA/wstart_reg_reg[7]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/wstart_reg_reg[7]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.215
  Slack Time                    0.213
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                          |              |          |       |             | Annotation |          |       |  Time   | 
     |--------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/wstart_reg_reg[7] | CK ^         |          | 0.000 | clk         |            | 1740.253 |       |   0.000 | 
     | My_DMA/wstart_reg_reg[7] | CK ^ -> QN ^ | DFF_X1   | 0.031 | My_DMA/n239 |            |    1.699 | 0.184 |   0.184 | 
     | My_DMA/U190              |              | OAI22_X1 | 0.031 | My_DMA/n239 |       SPEF |    1.699 | 0.000 |   0.184 | 
     | My_DMA/U190              | A1 ^ -> ZN v | OAI22_X1 | 0.013 | My_DMA/n683 |            |    1.173 | 0.031 |   0.215 | 
     | My_DMA/wstart_reg_reg[7] |              | DFF_X1   | 0.013 | My_DMA/n683 |       SPEF |    1.173 | 0.000 |   0.215 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin My_DMA/rstart_reg_reg[16]/CK 
Endpoint:   My_DMA/rstart_reg_reg[16]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/rstart_reg_reg[16]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.215
  Slack Time                    0.213
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                           |              |          |       |             | Annotation |          |       |  Time   | 
     |---------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/rstart_reg_reg[16] | CK ^         |          | 0.000 | clk         |            | 1740.253 |       |   0.000 | 
     | My_DMA/rstart_reg_reg[16] | CK ^ -> QN ^ | DFF_X1   | 0.031 | My_DMA/n318 |            |    1.690 | 0.184 |   0.184 | 
     | My_DMA/U269               |              | OAI22_X1 | 0.031 | My_DMA/n318 |       SPEF |    1.690 | 0.000 |   0.184 | 
     | My_DMA/U269               | A1 ^ -> ZN v | OAI22_X1 | 0.013 | My_DMA/n756 |            |    1.209 | 0.031 |   0.215 | 
     | My_DMA/rstart_reg_reg[16] |              | DFF_X1   | 0.013 | My_DMA/n756 |       SPEF |    1.209 | 0.000 |   0.215 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin My_DMA/wstart_reg_reg[8]/CK 
Endpoint:   My_DMA/wstart_reg_reg[8]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/wstart_reg_reg[8]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.215
  Slack Time                    0.213
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                          |              |          |       |             | Annotation |          |       |  Time   | 
     |--------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/wstart_reg_reg[8] | CK ^         |          | 0.000 | clk         |            | 1740.253 |       |   0.000 | 
     | My_DMA/wstart_reg_reg[8] | CK ^ -> QN ^ | DFF_X1   | 0.031 | My_DMA/n240 |            |    1.699 | 0.184 |   0.184 | 
     | My_DMA/U191              |              | OAI22_X1 | 0.031 | My_DMA/n240 |       SPEF |    1.699 | 0.000 |   0.184 | 
     | My_DMA/U191              | A1 ^ -> ZN v | OAI22_X1 | 0.013 | My_DMA/n684 |            |    1.188 | 0.031 |   0.215 | 
     | My_DMA/wstart_reg_reg[8] |              | DFF_X1   | 0.013 | My_DMA/n684 |       SPEF |    1.188 | 0.000 |   0.215 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin My_DMA/wstart_reg_reg[19]/CK 
Endpoint:   My_DMA/wstart_reg_reg[19]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/wstart_reg_reg[19]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.215
  Slack Time                    0.213
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                           |              |          |       |             | Annotation |          |       |  Time   | 
     |---------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/wstart_reg_reg[19] | CK ^         |          | 0.000 | clk         |            | 1740.253 |       |   0.000 | 
     | My_DMA/wstart_reg_reg[19] | CK ^ -> QN ^ | DFF_X1   | 0.031 | My_DMA/n251 |            |    1.666 | 0.184 |   0.184 | 
     | My_DMA/U202               |              | OAI22_X1 | 0.031 | My_DMA/n251 |       SPEF |    1.666 | 0.000 |   0.184 | 
     | My_DMA/U202               | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n695 |            |    1.310 | 0.032 |   0.215 | 
     | My_DMA/wstart_reg_reg[19] |              | DFF_X1   | 0.014 | My_DMA/n695 |       SPEF |    1.310 | 0.000 |   0.215 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin My_DMA/wstart_reg_reg[20]/CK 
Endpoint:   My_DMA/wstart_reg_reg[20]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/wstart_reg_reg[20]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.215
  Slack Time                    0.213
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                           |              |          |       |             | Annotation |          |       |  Time   | 
     |---------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/wstart_reg_reg[20] | CK ^         |          | 0.000 | clk         |            | 1740.253 |       |   0.000 | 
     | My_DMA/wstart_reg_reg[20] | CK ^ -> QN ^ | DFF_X1   | 0.031 | My_DMA/n252 |            |    1.682 | 0.184 |   0.184 | 
     | My_DMA/U203               |              | OAI22_X1 | 0.031 | My_DMA/n252 |       SPEF |    1.682 | 0.000 |   0.184 | 
     | My_DMA/U203               | A1 ^ -> ZN v | OAI22_X1 | 0.013 | My_DMA/n696 |            |    1.253 | 0.031 |   0.215 | 
     | My_DMA/wstart_reg_reg[20] |              | DFF_X1   | 0.013 | My_DMA/n696 |       SPEF |    1.253 | 0.000 |   0.215 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin My_DMA/wstart_reg_reg[2]/CK 
Endpoint:   My_DMA/wstart_reg_reg[2]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/wstart_reg_reg[2]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.216
  Slack Time                    0.213
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                          |              |          |       |             | Annotation |          |       |  Time   | 
     |--------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/wstart_reg_reg[2] | CK ^         |          | 0.000 | clk         |            | 1740.253 |       |   0.000 | 
     | My_DMA/wstart_reg_reg[2] | CK ^ -> QN ^ | DFF_X1   | 0.031 | My_DMA/n234 |            |    1.727 | 0.184 |   0.184 | 
     | My_DMA/U185              |              | OAI22_X1 | 0.031 | My_DMA/n234 |       SPEF |    1.727 | 0.000 |   0.184 | 
     | My_DMA/U185              | A1 ^ -> ZN v | OAI22_X1 | 0.013 | My_DMA/n678 |            |    1.122 | 0.031 |   0.216 | 
     | My_DMA/wstart_reg_reg[2] |              | DFF_X1   | 0.013 | My_DMA/n678 |       SPEF |    1.122 | 0.000 |   0.216 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin My_DMA/wstart_reg_reg[3]/CK 
Endpoint:   My_DMA/wstart_reg_reg[3]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/wstart_reg_reg[3]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.216
  Slack Time                    0.213
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                          |              |          |       |             | Annotation |          |       |  Time   | 
     |--------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/wstart_reg_reg[3] | CK ^         |          | 0.000 | clk         |            | 1740.253 |       |   0.000 | 
     | My_DMA/wstart_reg_reg[3] | CK ^ -> QN ^ | DFF_X1   | 0.031 | My_DMA/n235 |            |    1.725 | 0.184 |   0.184 | 
     | My_DMA/U186              |              | OAI22_X1 | 0.031 | My_DMA/n235 |       SPEF |    1.725 | 0.000 |   0.184 | 
     | My_DMA/U186              | A1 ^ -> ZN v | OAI22_X1 | 0.013 | My_DMA/n679 |            |    1.131 | 0.031 |   0.216 | 
     | My_DMA/wstart_reg_reg[3] |              | DFF_X1   | 0.013 | My_DMA/n679 |       SPEF |    1.131 | 0.000 |   0.216 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin My_DMA/rstart_reg_reg[2]/CK 
Endpoint:   My_DMA/rstart_reg_reg[2]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/rstart_reg_reg[2]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.216
  Slack Time                    0.213
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                          |              |          |       |             | Annotation |          |       |  Time   | 
     |--------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/rstart_reg_reg[2] | CK ^         |          | 0.000 | clk         |            | 1740.253 |       |   0.000 | 
     | My_DMA/rstart_reg_reg[2] | CK ^ -> QN ^ | DFF_X1   | 0.031 | My_DMA/n304 |            |    1.716 | 0.184 |   0.184 | 
     | My_DMA/U255              |              | OAI22_X1 | 0.031 | My_DMA/n304 |       SPEF |    1.716 | 0.000 |   0.184 | 
     | My_DMA/U255              | A1 ^ -> ZN v | OAI22_X1 | 0.013 | My_DMA/n742 |            |    1.176 | 0.031 |   0.216 | 
     | My_DMA/rstart_reg_reg[2] |              | DFF_X1   | 0.013 | My_DMA/n742 |       SPEF |    1.176 | 0.000 |   0.216 | 
     +--------------------------------------------------------------------------------------------------------------------+ 

