

================================================================
== Vivado HLS Report for 'max_pool2x2_2'
================================================================
* Date:           Tue May 10 21:16:15 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ultra_core
* Solution:       ultracore_125
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.500 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         4|          1|          1|     ?|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    465|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        1|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    162|    -|
|Register         |        0|      -|     398|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      0|     398|    691|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |row_store_V_U  |max_pool2x2_2_rowcWB  |        1|  0|   0|    0|   320|   16|     1|         5120|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                      |        1|  0|   0|    0|   320|   16|     1|         5120|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln35_3_fu_271_p2              |     +    |      0|  0|  48|          41|           1|
    |add_ln35_fu_230_p2                |     +    |      0|  0|  39|          32|          32|
    |add_ln36_1_fu_371_p2              |     +    |      0|  0|  17|          10|           1|
    |addr_fu_525_p2                    |     +    |      0|  0|  16|           9|           9|
    |bound4_fu_260_p2                  |     +    |      0|  0|  48|          41|          41|
    |h_fu_277_p2                       |     +    |      0|  0|  39|           1|          32|
    |peIdx_fu_327_p2                   |     +    |      0|  0|  15|           1|           5|
    |w_fu_365_p2                       |     +    |      0|  0|  15|           5|           1|
    |and_ln35_fu_321_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln51_fu_359_p2                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter3  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln35_fu_266_p2               |   icmp   |      0|  0|  24|          41|          41|
    |icmp_ln36_fu_283_p2               |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln37_fu_315_p2               |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln895_1_fu_436_p2            |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln895_2_fu_470_p2            |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln895_3_fu_504_p2            |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln895_4_fu_549_p2            |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln895_5_fu_571_p2            |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln895_6_fu_593_p2            |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln895_7_fu_615_p2            |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln895_fu_402_p2              |   icmp   |      0|  0|   9|           4|           4|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |or_ln36_fu_333_p2                 |    or    |      0|  0|   2|           1|           1|
    |select_ln18_1_fu_442_p3           |  select  |      0|  0|   4|           1|           4|
    |select_ln18_2_fu_476_p3           |  select  |      0|  0|   4|           1|           4|
    |select_ln18_3_fu_510_p3           |  select  |      0|  0|   4|           1|           4|
    |select_ln18_4_fu_554_p3           |  select  |      0|  0|   4|           1|           4|
    |select_ln18_5_fu_576_p3           |  select  |      0|  0|   4|           1|           4|
    |select_ln18_6_fu_598_p3           |  select  |      0|  0|   4|           1|           4|
    |select_ln18_7_fu_620_p3           |  select  |      0|  0|   4|           1|           4|
    |select_ln18_fu_408_p3             |  select  |      0|  0|   4|           1|           4|
    |select_ln35_2_fu_297_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln35_fu_289_p3             |  select  |      0|  0|   5|           1|           1|
    |select_ln36_1_fu_347_p3           |  select  |      0|  0|   5|           1|           5|
    |select_ln36_2_fu_377_p3           |  select  |      0|  0|   9|           1|           1|
    |select_ln36_fu_339_p3             |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln35_fu_309_p2                |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 465|         252|         293|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  27|          5|    1|          5|
    |ap_done                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3             |   9|          2|    1|          2|
    |ap_phi_mux_h_0_i_phi_fu_180_p4      |   9|          2|   32|         64|
    |ap_phi_mux_peIdx_0_i_phi_fu_202_p4  |   9|          2|    5|         10|
    |h_0_i_reg_176                       |   9|          2|   32|         64|
    |indvar_flatten17_reg_165            |   9|          2|   41|         82|
    |indvar_flatten_reg_187              |   9|          2|   10|         20|
    |out_V_V_blk_n                       |   9|          2|    1|          2|
    |peIdx_0_i_reg_198                   |   9|          2|    5|         10|
    |real_start                          |   9|          2|    1|          2|
    |reps_blk_n                          |   9|          2|    1|          2|
    |reps_out_blk_n                      |   9|          2|    1|          2|
    |vec_V_V_blk_n                       |   9|          2|    1|          2|
    |w_0_i_reg_209                       |   9|          2|    5|         10|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 162|         35|  139|        281|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |and_ln51_reg_716          |   1|   0|    1|          0|
    |ap_CS_fsm                 |   4|   0|    4|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |bound4_reg_682            |  33|   0|   41|          8|
    |h_0_i_reg_176             |  32|   0|   32|          0|
    |icmp_ln35_reg_687         |   1|   0|    1|          0|
    |indvar_flatten17_reg_165  |  41|   0|   41|          0|
    |indvar_flatten_reg_187    |  10|   0|   10|          0|
    |p_Repl2_12_fu_114         |  16|   0|   16|          0|
    |p_Repl2_s_fu_110          |  16|   0|   16|          0|
    |peIdx_0_i_reg_198         |   5|   0|    5|          0|
    |reps_read_reg_676         |  32|   0|   32|          0|
    |row_store_V_addr_reg_758  |   9|   0|    9|          0|
    |select_ln18_1_reg_737     |   4|   0|    4|          0|
    |select_ln18_2_reg_744     |   4|   0|    4|          0|
    |select_ln18_3_reg_751     |   4|   0|    4|          0|
    |select_ln18_reg_730       |   4|   0|    4|          0|
    |select_ln35_2_reg_696     |  32|   0|   32|          0|
    |select_ln36_1_reg_710     |   5|   0|    5|          0|
    |select_ln36_reg_705       |   5|   0|    5|          0|
    |start_once_reg            |   1|   0|    1|          0|
    |trunc_ln35_reg_701        |   1|   0|    1|          0|
    |w_0_i_reg_209             |   5|   0|    5|          0|
    |and_ln51_reg_716          |  64|  32|    1|          0|
    |trunc_ln35_reg_701        |  64|  32|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 398|  64|  280|          8|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------+-----+-----+------------+---------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | max_pool2x2.2 | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | max_pool2x2.2 | return value |
|ap_start         |  in |    1| ap_ctrl_hs | max_pool2x2.2 | return value |
|start_full_n     |  in |    1| ap_ctrl_hs | max_pool2x2.2 | return value |
|ap_done          | out |    1| ap_ctrl_hs | max_pool2x2.2 | return value |
|ap_continue      |  in |    1| ap_ctrl_hs | max_pool2x2.2 | return value |
|ap_idle          | out |    1| ap_ctrl_hs | max_pool2x2.2 | return value |
|ap_ready         | out |    1| ap_ctrl_hs | max_pool2x2.2 | return value |
|start_out        | out |    1| ap_ctrl_hs | max_pool2x2.2 | return value |
|start_write      | out |    1| ap_ctrl_hs | max_pool2x2.2 | return value |
|vec_V_V_dout     |  in |   32|   ap_fifo  |    vec_V_V    |    pointer   |
|vec_V_V_empty_n  |  in |    1|   ap_fifo  |    vec_V_V    |    pointer   |
|vec_V_V_read     | out |    1|   ap_fifo  |    vec_V_V    |    pointer   |
|out_V_V_din      | out |   32|   ap_fifo  |    out_V_V    |    pointer   |
|out_V_V_full_n   |  in |    1|   ap_fifo  |    out_V_V    |    pointer   |
|out_V_V_write    | out |    1|   ap_fifo  |    out_V_V    |    pointer   |
|reps_dout        |  in |   32|   ap_fifo  |      reps     |    pointer   |
|reps_empty_n     |  in |    1|   ap_fifo  |      reps     |    pointer   |
|reps_read        | out |    1|   ap_fifo  |      reps     |    pointer   |
|reps_out_din     | out |   32|   ap_fifo  |    reps_out   |    pointer   |
|reps_out_full_n  |  in |    1|   ap_fifo  |    reps_out   |    pointer   |
|reps_out_write   | out |    1|   ap_fifo  |    reps_out   |    pointer   |
+-----------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 7 4 
4 --> 5 
5 --> 6 
6 --> 3 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.50>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Repl2_s = alloca i16"   --->   Operation 8 'alloca' 'p_Repl2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Repl2_12 = alloca i16"   --->   Operation 9 'alloca' 'p_Repl2_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.35ns)   --->   "%row_store_V = alloca [320 x i16], align 2" [./src/pool_reord.hpp:30->./src/ultranet.cpp:90]   --->   Operation 10 'alloca' 'row_store_V' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_1 : Operation 11 [1/1] (1.75ns)   --->   "%reps_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %reps)" [./src/pool_reord.hpp:28]   --->   Operation 11 'read' 'reps_read' <Predicate = true> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (1.75ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %reps_out, i32 %reps_read)" [./src/ultranet.cpp:90]   --->   Operation 12 'write' <Predicate = true> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %vec_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %reps, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %reps_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node add_ln35)   --->   "%shl_ln35 = shl i32 %reps_read, 4" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 17 'shl' 'shl_ln35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node add_ln35)   --->   "%shl_ln35_2 = shl i32 %reps_read, 2" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 18 'shl' 'shl_ln35_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln35 = add i32 %shl_ln35_2, %shl_ln35" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 19 'add' 'add_ln35' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_s = call i40 @_ssdm_op_BitConcatenate.i40.i32.i8(i32 %add_ln35, i8 0)" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 20 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_shl = zext i40 %tmp_s to i41" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 21 'zext' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_58 = call i38 @_ssdm_op_BitConcatenate.i38.i32.i6(i32 %add_ln35, i6 0)" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 22 'bitconcatenate' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_shl22 = zext i38 %tmp_58 to i41" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 23 'zext' 'p_shl22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.23ns)   --->   "%bound4 = add i41 %p_shl22, %p_shl" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 24 'add' 'bound4' <Predicate = true> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.75ns)   --->   "br label %.preheader.i" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.75>

State 3 <SV = 2> <Delay = 2.69>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten17 = phi i41 [ 0, %entry ], [ %add_ln35_3, %hls_label_46_end ]" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 26 'phi' 'indvar_flatten17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%h_0_i = phi i32 [ 0, %entry ], [ %select_ln35_2, %hls_label_46_end ]" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 27 'phi' 'h_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %entry ], [ %select_ln36_2, %hls_label_46_end ]" [./src/pool_reord.hpp:36->./src/ultranet.cpp:90]   --->   Operation 28 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%peIdx_0_i = phi i5 [ 0, %entry ], [ %select_ln36_1, %hls_label_46_end ]" [./src/pool_reord.hpp:36->./src/ultranet.cpp:90]   --->   Operation 29 'phi' 'peIdx_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%w_0_i = phi i5 [ 0, %entry ], [ %w, %hls_label_46_end ]"   --->   Operation 30 'phi' 'w_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.28ns)   --->   "%icmp_ln35 = icmp eq i41 %indvar_flatten17, %bound4" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 31 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (1.23ns)   --->   "%add_ln35_3 = add i41 %indvar_flatten17, 1" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 32 'add' 'add_ln35_3' <Predicate = true> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln35, label %.exit, label %hls_label_46_begin" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.20ns)   --->   "%h = add i32 1, %h_0_i" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 34 'add' 'h' <Predicate = (!icmp_ln35)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.85ns)   --->   "%icmp_ln36 = icmp eq i10 %indvar_flatten, 320" [./src/pool_reord.hpp:36->./src/ultranet.cpp:90]   --->   Operation 35 'icmp' 'icmp_ln36' <Predicate = (!icmp_ln35)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.48ns)   --->   "%select_ln35 = select i1 %icmp_ln36, i5 0, i5 %peIdx_0_i" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 36 'select' 'select_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.52ns)   --->   "%select_ln35_2 = select i1 %icmp_ln36, i32 %h, i32 %h_0_i" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 37 'select' 'select_ln35_2' <Predicate = (!icmp_ln35)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i32 %select_ln35_2 to i1" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 38 'trunc' 'trunc_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node and_ln35)   --->   "%xor_ln35 = xor i1 %icmp_ln36, true" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 39 'xor' 'xor_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.87ns)   --->   "%icmp_ln37 = icmp eq i5 %w_0_i, -12" [./src/pool_reord.hpp:37->./src/ultranet.cpp:90]   --->   Operation 40 'icmp' 'icmp_ln37' <Predicate = (!icmp_ln35)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln35 = and i1 %icmp_ln37, %xor_ln35" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 41 'and' 'and_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.87ns)   --->   "%peIdx = add i5 1, %select_ln35" [./src/pool_reord.hpp:36->./src/ultranet.cpp:90]   --->   Operation 42 'add' 'peIdx' <Predicate = (!icmp_ln35)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln36)   --->   "%or_ln36 = or i1 %and_ln35, %icmp_ln36" [./src/pool_reord.hpp:36->./src/ultranet.cpp:90]   --->   Operation 43 'or' 'or_ln36' <Predicate = (!icmp_ln35)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.48ns) (out node of the LUT)   --->   "%select_ln36 = select i1 %or_ln36, i5 0, i5 %w_0_i" [./src/pool_reord.hpp:36->./src/ultranet.cpp:90]   --->   Operation 44 'select' 'select_ln36' <Predicate = (!icmp_ln35)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.48ns)   --->   "%select_ln36_1 = select i1 %and_ln35, i5 %peIdx, i5 %select_ln35" [./src/pool_reord.hpp:36->./src/ultranet.cpp:90]   --->   Operation 45 'select' 'select_ln36_1' <Predicate = (!icmp_ln35)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i5 %select_ln36 to i1" [./src/pool_reord.hpp:37->./src/ultranet.cpp:90]   --->   Operation 46 'trunc' 'trunc_ln37' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %trunc_ln35, label %0, label %1" [./src/pool_reord.hpp:44->./src/ultranet.cpp:90]   --->   Operation 47 'br' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.33ns)   --->   "%and_ln51 = and i1 %trunc_ln35, %trunc_ln37" [./src/pool_reord.hpp:51->./src/ultranet.cpp:90]   --->   Operation 48 'and' 'and_ln51' <Predicate = (!icmp_ln35)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %and_ln51, label %3, label %.hls_label_46_end_crit_edge" [./src/pool_reord.hpp:51->./src/ultranet.cpp:90]   --->   Operation 49 'br' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.87ns)   --->   "%w = add i5 %select_ln36, 1" [./src/pool_reord.hpp:37->./src/ultranet.cpp:90]   --->   Operation 50 'add' 'w' <Predicate = (!icmp_ln35)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.93ns)   --->   "%add_ln36_1 = add i10 %indvar_flatten, 1" [./src/pool_reord.hpp:36->./src/ultranet.cpp:90]   --->   Operation 51 'add' 'add_ln36_1' <Predicate = (!icmp_ln35)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.47ns)   --->   "%select_ln36_2 = select i1 %icmp_ln36, i10 1, i10 %add_ln36_1" [./src/pool_reord.hpp:36->./src/ultranet.cpp:90]   --->   Operation 52 'select' 'select_ln36_2' <Predicate = (!icmp_ln35)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.08>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i5 %select_ln36_1 to i9" [./src/pool_reord.hpp:36->./src/ultranet.cpp:90]   --->   Operation 53 'zext' 'zext_ln36' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.75ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %vec_V_V)" [./src/pool_reord.hpp:41->./src/ultranet.cpp:90]   --->   Operation 54 'read' 'tmp_V' <Predicate = (!icmp_ln35)> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i32 %tmp_V to i4" [./src/pool_reord.hpp:16->./src/pool_reord.hpp:42->./src/ultranet.cpp:90]   --->   Operation 55 'trunc' 'trunc_ln647' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%p_Result_113_i_i = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %tmp_V, i32 16, i32 19)" [./src/pool_reord.hpp:17->./src/pool_reord.hpp:42->./src/ultranet.cpp:90]   --->   Operation 56 'partselect' 'p_Result_113_i_i' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.88ns)   --->   "%icmp_ln895 = icmp ugt i4 %p_Result_113_i_i, %trunc_ln647" [./src/pool_reord.hpp:18->./src/pool_reord.hpp:42->./src/ultranet.cpp:90]   --->   Operation 57 'icmp' 'icmp_ln895' <Predicate = (!icmp_ln35)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.45ns)   --->   "%select_ln18 = select i1 %icmp_ln895, i4 %p_Result_113_i_i, i4 %trunc_ln647" [./src/pool_reord.hpp:18->./src/pool_reord.hpp:42->./src/ultranet.cpp:90]   --->   Operation 58 'select' 'select_ln18' <Predicate = (!icmp_ln35)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%p_Result_112_1_i_i = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %tmp_V, i32 4, i32 7)" [./src/pool_reord.hpp:16->./src/pool_reord.hpp:42->./src/ultranet.cpp:90]   --->   Operation 59 'partselect' 'p_Result_112_1_i_i' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%p_Result_113_1_i_i = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %tmp_V, i32 20, i32 23)" [./src/pool_reord.hpp:17->./src/pool_reord.hpp:42->./src/ultranet.cpp:90]   --->   Operation 60 'partselect' 'p_Result_113_1_i_i' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.88ns)   --->   "%icmp_ln895_1 = icmp ugt i4 %p_Result_113_1_i_i, %p_Result_112_1_i_i" [./src/pool_reord.hpp:18->./src/pool_reord.hpp:42->./src/ultranet.cpp:90]   --->   Operation 61 'icmp' 'icmp_ln895_1' <Predicate = (!icmp_ln35)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.45ns)   --->   "%select_ln18_1 = select i1 %icmp_ln895_1, i4 %p_Result_113_1_i_i, i4 %p_Result_112_1_i_i" [./src/pool_reord.hpp:18->./src/pool_reord.hpp:42->./src/ultranet.cpp:90]   --->   Operation 62 'select' 'select_ln18_1' <Predicate = (!icmp_ln35)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%p_Result_112_2_i_i = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %tmp_V, i32 8, i32 11)" [./src/pool_reord.hpp:16->./src/pool_reord.hpp:42->./src/ultranet.cpp:90]   --->   Operation 63 'partselect' 'p_Result_112_2_i_i' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_113_2_i_i = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %tmp_V, i32 24, i32 27)" [./src/pool_reord.hpp:17->./src/pool_reord.hpp:42->./src/ultranet.cpp:90]   --->   Operation 64 'partselect' 'p_Result_113_2_i_i' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.88ns)   --->   "%icmp_ln895_2 = icmp ugt i4 %p_Result_113_2_i_i, %p_Result_112_2_i_i" [./src/pool_reord.hpp:18->./src/pool_reord.hpp:42->./src/ultranet.cpp:90]   --->   Operation 65 'icmp' 'icmp_ln895_2' <Predicate = (!icmp_ln35)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.45ns)   --->   "%select_ln18_2 = select i1 %icmp_ln895_2, i4 %p_Result_113_2_i_i, i4 %p_Result_112_2_i_i" [./src/pool_reord.hpp:18->./src/pool_reord.hpp:42->./src/ultranet.cpp:90]   --->   Operation 66 'select' 'select_ln18_2' <Predicate = (!icmp_ln35)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%p_Result_112_3_i_i = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %tmp_V, i32 12, i32 15)" [./src/pool_reord.hpp:16->./src/pool_reord.hpp:42->./src/ultranet.cpp:90]   --->   Operation 67 'partselect' 'p_Result_112_3_i_i' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_113_3_i_i = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %tmp_V, i32 28, i32 31)" [./src/pool_reord.hpp:17->./src/pool_reord.hpp:42->./src/ultranet.cpp:90]   --->   Operation 68 'partselect' 'p_Result_113_3_i_i' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.88ns)   --->   "%icmp_ln895_3 = icmp ugt i4 %p_Result_113_3_i_i, %p_Result_112_3_i_i" [./src/pool_reord.hpp:18->./src/pool_reord.hpp:42->./src/ultranet.cpp:90]   --->   Operation 69 'icmp' 'icmp_ln895_3' <Predicate = (!icmp_ln35)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.45ns)   --->   "%select_ln18_3 = select i1 %icmp_ln895_3, i4 %p_Result_113_3_i_i, i4 %p_Result_112_3_i_i" [./src/pool_reord.hpp:18->./src/pool_reord.hpp:42->./src/ultranet.cpp:90]   --->   Operation 70 'select' 'select_ln18_3' <Predicate = (!icmp_ln35)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%shl_ln1 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %select_ln36, i4 0)" [./src/pool_reord.hpp:43->./src/ultranet.cpp:90]   --->   Operation 71 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.92ns)   --->   "%addr = add i9 %zext_ln36, %shl_ln1" [./src/pool_reord.hpp:43->./src/ultranet.cpp:90]   --->   Operation 72 'add' 'addr' <Predicate = (!icmp_ln35)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i9 %addr to i64" [./src/pool_reord.hpp:49->./src/ultranet.cpp:90]   --->   Operation 73 'zext' 'zext_ln49' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%row_store_V_addr = getelementptr [320 x i16]* %row_store_V, i64 0, i64 %zext_ln49" [./src/pool_reord.hpp:49->./src/ultranet.cpp:90]   --->   Operation 74 'getelementptr' 'row_store_V_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 75 [2/2] (1.35ns)   --->   "%dataRes_V = load i16* %row_store_V_addr, align 2" [./src/pool_reord.hpp:45->./src/ultranet.cpp:90]   --->   Operation 75 'load' 'dataRes_V' <Predicate = (trunc_ln35)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>

State 5 <SV = 4> <Delay = 2.68>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%p_Val2_1 = call i16 @_ssdm_op_BitConcatenate.i16.i4.i4.i4.i4(i4 %select_ln18_3, i4 %select_ln18_2, i4 %select_ln18_1, i4 %select_ln18)" [./src/pool_reord.hpp:19->./src/pool_reord.hpp:42->./src/ultranet.cpp:90]   --->   Operation 76 'bitconcatenate' 'p_Val2_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (1.35ns)   --->   "store i16 %p_Val2_1, i16* %row_store_V_addr, align 2" [./src/pool_reord.hpp:49->./src/ultranet.cpp:90]   --->   Operation 77 'store' <Predicate = (!trunc_ln35)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_5 : Operation 78 [1/2] (1.35ns)   --->   "%dataRes_V = load i16* %row_store_V_addr, align 2" [./src/pool_reord.hpp:45->./src/ultranet.cpp:90]   --->   Operation 78 'load' 'dataRes_V' <Predicate = (trunc_ln35)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln647_9 = trunc i16 %dataRes_V to i4" [./src/pool_reord.hpp:17->./src/pool_reord.hpp:46->./src/ultranet.cpp:90]   --->   Operation 79 'trunc' 'trunc_ln647_9' <Predicate = (trunc_ln35)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.88ns)   --->   "%icmp_ln895_4 = icmp ugt i4 %trunc_ln647_9, %select_ln18" [./src/pool_reord.hpp:18->./src/pool_reord.hpp:46->./src/ultranet.cpp:90]   --->   Operation 80 'icmp' 'icmp_ln895_4' <Predicate = (trunc_ln35)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.45ns)   --->   "%select_ln18_4 = select i1 %icmp_ln895_4, i4 %trunc_ln647_9, i4 %select_ln18" [./src/pool_reord.hpp:18->./src/pool_reord.hpp:46->./src/ultranet.cpp:90]   --->   Operation 81 'select' 'select_ln18_4' <Predicate = (trunc_ln35)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%p_Result_113_1_i = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %dataRes_V, i32 4, i32 7)" [./src/pool_reord.hpp:17->./src/pool_reord.hpp:46->./src/ultranet.cpp:90]   --->   Operation 82 'partselect' 'p_Result_113_1_i' <Predicate = (trunc_ln35)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.88ns)   --->   "%icmp_ln895_5 = icmp ugt i4 %p_Result_113_1_i, %select_ln18_1" [./src/pool_reord.hpp:18->./src/pool_reord.hpp:46->./src/ultranet.cpp:90]   --->   Operation 83 'icmp' 'icmp_ln895_5' <Predicate = (trunc_ln35)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.45ns)   --->   "%select_ln18_5 = select i1 %icmp_ln895_5, i4 %p_Result_113_1_i, i4 %select_ln18_1" [./src/pool_reord.hpp:18->./src/pool_reord.hpp:46->./src/ultranet.cpp:90]   --->   Operation 84 'select' 'select_ln18_5' <Predicate = (trunc_ln35)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%p_Result_113_2_i = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %dataRes_V, i32 8, i32 11)" [./src/pool_reord.hpp:17->./src/pool_reord.hpp:46->./src/ultranet.cpp:90]   --->   Operation 85 'partselect' 'p_Result_113_2_i' <Predicate = (trunc_ln35)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.88ns)   --->   "%icmp_ln895_6 = icmp ugt i4 %p_Result_113_2_i, %select_ln18_2" [./src/pool_reord.hpp:18->./src/pool_reord.hpp:46->./src/ultranet.cpp:90]   --->   Operation 86 'icmp' 'icmp_ln895_6' <Predicate = (trunc_ln35)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.45ns)   --->   "%select_ln18_6 = select i1 %icmp_ln895_6, i4 %p_Result_113_2_i, i4 %select_ln18_2" [./src/pool_reord.hpp:18->./src/pool_reord.hpp:46->./src/ultranet.cpp:90]   --->   Operation 87 'select' 'select_ln18_6' <Predicate = (trunc_ln35)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%p_Result_113_3_i = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %dataRes_V, i32 12, i32 15)" [./src/pool_reord.hpp:17->./src/pool_reord.hpp:46->./src/ultranet.cpp:90]   --->   Operation 88 'partselect' 'p_Result_113_3_i' <Predicate = (trunc_ln35)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.88ns)   --->   "%icmp_ln895_7 = icmp ugt i4 %p_Result_113_3_i, %select_ln18_3" [./src/pool_reord.hpp:18->./src/pool_reord.hpp:46->./src/ultranet.cpp:90]   --->   Operation 89 'icmp' 'icmp_ln895_7' <Predicate = (trunc_ln35)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.45ns)   --->   "%select_ln18_7 = select i1 %icmp_ln895_7, i4 %p_Result_113_3_i, i4 %select_ln18_3" [./src/pool_reord.hpp:18->./src/pool_reord.hpp:46->./src/ultranet.cpp:90]   --->   Operation 90 'select' 'select_ln18_7' <Predicate = (trunc_ln35)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%dataOut0_V = call i16 @_ssdm_op_BitConcatenate.i16.i4.i4.i4.i4(i4 %select_ln18_7, i4 %select_ln18_6, i4 %select_ln18_5, i4 %select_ln18_4)" [./src/pool_reord.hpp:19->./src/pool_reord.hpp:46->./src/ultranet.cpp:90]   --->   Operation 91 'bitconcatenate' 'dataOut0_V' <Predicate = (trunc_ln35)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "store i16 %dataOut0_V, i16* %p_Repl2_s" [./src/pool_reord.hpp:48->./src/ultranet.cpp:90]   --->   Operation 92 'store' <Predicate = (trunc_ln35)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.75>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str49997)" [./src/pool_reord.hpp:37->./src/ultranet.cpp:90]   --->   Operation 93 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str49942) nounwind" [./src/pool_reord.hpp:38->./src/ultranet.cpp:90]   --->   Operation 94 'specpipeline' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 95 'br' <Predicate = (!trunc_ln35)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "br label %2" [./src/pool_reord.hpp:48->./src/ultranet.cpp:90]   --->   Operation 96 'br' <Predicate = (trunc_ln35)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%p_Repl2_load = load i16* %p_Repl2_s" [./src/pool_reord.hpp:52->./src/ultranet.cpp:90]   --->   Operation 97 'load' 'p_Repl2_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "store i16 %p_Repl2_load, i16* %p_Repl2_12" [./src/pool_reord.hpp:51->./src/ultranet.cpp:90]   --->   Operation 98 'store' <Predicate = (!and_ln51)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "br label %hls_label_46_end" [./src/pool_reord.hpp:51->./src/ultranet.cpp:90]   --->   Operation 99 'br' <Predicate = (!and_ln51)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%p_Repl2_12_load = load i16* %p_Repl2_12" [./src/pool_reord.hpp:52->./src/ultranet.cpp:90]   --->   Operation 100 'load' 'p_Repl2_12_load' <Predicate = (and_ln51)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%p_Result_s = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %p_Repl2_load, i16 %p_Repl2_12_load)" [./src/pool_reord.hpp:52->./src/ultranet.cpp:90]   --->   Operation 101 'bitconcatenate' 'p_Result_s' <Predicate = (and_ln51)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (1.75ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %p_Result_s)" [./src/pool_reord.hpp:52->./src/ultranet.cpp:90]   --->   Operation 102 'write' <Predicate = (and_ln51)> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "br label %hls_label_46_end" [./src/pool_reord.hpp:54->./src/ultranet.cpp:90]   --->   Operation 103 'br' <Predicate = (and_ln51)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str49997, i32 %tmp_i)" [./src/pool_reord.hpp:57->./src/ultranet.cpp:90]   --->   Operation 104 'specregionend' 'empty' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "br label %.preheader.i" [./src/pool_reord.hpp:37->./src/ultranet.cpp:90]   --->   Operation 105 'br' <Predicate = (!icmp_ln35)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "ret void" [./src/ultranet.cpp:90]   --->   Operation 106 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ vec_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ reps]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ reps_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_Repl2_s          (alloca         ) [ 00111110]
p_Repl2_12         (alloca         ) [ 00111110]
row_store_V        (alloca         ) [ 00111110]
reps_read          (read           ) [ 00100000]
write_ln90         (write          ) [ 00000000]
specinterface_ln0  (specinterface  ) [ 00000000]
specinterface_ln0  (specinterface  ) [ 00000000]
specinterface_ln0  (specinterface  ) [ 00000000]
specinterface_ln0  (specinterface  ) [ 00000000]
shl_ln35           (shl            ) [ 00000000]
shl_ln35_2         (shl            ) [ 00000000]
add_ln35           (add            ) [ 00000000]
tmp_s              (bitconcatenate ) [ 00000000]
p_shl              (zext           ) [ 00000000]
tmp_58             (bitconcatenate ) [ 00000000]
p_shl22            (zext           ) [ 00000000]
bound4             (add            ) [ 00011110]
br_ln35            (br             ) [ 00111110]
indvar_flatten17   (phi            ) [ 00010000]
h_0_i              (phi            ) [ 00010000]
indvar_flatten     (phi            ) [ 00010000]
peIdx_0_i          (phi            ) [ 00010000]
w_0_i              (phi            ) [ 00010000]
icmp_ln35          (icmp           ) [ 00011110]
add_ln35_3         (add            ) [ 00111110]
br_ln35            (br             ) [ 00000000]
h                  (add            ) [ 00000000]
icmp_ln36          (icmp           ) [ 00000000]
select_ln35        (select         ) [ 00000000]
select_ln35_2      (select         ) [ 00111110]
trunc_ln35         (trunc          ) [ 00011110]
xor_ln35           (xor            ) [ 00000000]
icmp_ln37          (icmp           ) [ 00000000]
and_ln35           (and            ) [ 00000000]
peIdx              (add            ) [ 00000000]
or_ln36            (or             ) [ 00000000]
select_ln36        (select         ) [ 00011000]
select_ln36_1      (select         ) [ 00111110]
trunc_ln37         (trunc          ) [ 00000000]
br_ln44            (br             ) [ 00000000]
and_ln51           (and            ) [ 00011110]
br_ln51            (br             ) [ 00000000]
w                  (add            ) [ 00111110]
add_ln36_1         (add            ) [ 00000000]
select_ln36_2      (select         ) [ 00111110]
zext_ln36          (zext           ) [ 00000000]
tmp_V              (read           ) [ 00000000]
trunc_ln647        (trunc          ) [ 00000000]
p_Result_113_i_i   (partselect     ) [ 00000000]
icmp_ln895         (icmp           ) [ 00000000]
select_ln18        (select         ) [ 00010100]
p_Result_112_1_i_i (partselect     ) [ 00000000]
p_Result_113_1_i_i (partselect     ) [ 00000000]
icmp_ln895_1       (icmp           ) [ 00000000]
select_ln18_1      (select         ) [ 00010100]
p_Result_112_2_i_i (partselect     ) [ 00000000]
p_Result_113_2_i_i (partselect     ) [ 00000000]
icmp_ln895_2       (icmp           ) [ 00000000]
select_ln18_2      (select         ) [ 00010100]
p_Result_112_3_i_i (partselect     ) [ 00000000]
p_Result_113_3_i_i (partselect     ) [ 00000000]
icmp_ln895_3       (icmp           ) [ 00000000]
select_ln18_3      (select         ) [ 00010100]
shl_ln1            (bitconcatenate ) [ 00000000]
addr               (add            ) [ 00000000]
zext_ln49          (zext           ) [ 00000000]
row_store_V_addr   (getelementptr  ) [ 00010100]
p_Val2_1           (bitconcatenate ) [ 00000000]
store_ln49         (store          ) [ 00000000]
dataRes_V          (load           ) [ 00000000]
trunc_ln647_9      (trunc          ) [ 00000000]
icmp_ln895_4       (icmp           ) [ 00000000]
select_ln18_4      (select         ) [ 00000000]
p_Result_113_1_i   (partselect     ) [ 00000000]
icmp_ln895_5       (icmp           ) [ 00000000]
select_ln18_5      (select         ) [ 00000000]
p_Result_113_2_i   (partselect     ) [ 00000000]
icmp_ln895_6       (icmp           ) [ 00000000]
select_ln18_6      (select         ) [ 00000000]
p_Result_113_3_i   (partselect     ) [ 00000000]
icmp_ln895_7       (icmp           ) [ 00000000]
select_ln18_7      (select         ) [ 00000000]
dataOut0_V         (bitconcatenate ) [ 00000000]
store_ln48         (store          ) [ 00000000]
tmp_i              (specregionbegin) [ 00000000]
specpipeline_ln38  (specpipeline   ) [ 00000000]
br_ln0             (br             ) [ 00000000]
br_ln48            (br             ) [ 00000000]
p_Repl2_load       (load           ) [ 00000000]
store_ln51         (store          ) [ 00000000]
br_ln51            (br             ) [ 00000000]
p_Repl2_12_load    (load           ) [ 00000000]
p_Result_s         (bitconcatenate ) [ 00000000]
write_ln52         (write          ) [ 00000000]
br_ln54            (br             ) [ 00000000]
empty              (specregionend  ) [ 00000000]
br_ln37            (br             ) [ 00111110]
ret_ln90           (ret            ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="vec_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="reps">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reps"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="reps_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reps_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i40.i32.i8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i38.i32.i6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i4.i4.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49997"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49942"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="p_Repl2_s_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Repl2_s/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_Repl2_12_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Repl2_12/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="row_store_V_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_store_V/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="reps_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reps_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="write_ln90_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="0" index="2" bw="32" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln90/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_V_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="142" class="1004" name="write_ln52_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="0" index="2" bw="32" slack="0"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/6 "/>
</bind>
</comp>

<comp id="149" class="1004" name="row_store_V_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="9" slack="0"/>
<pin id="153" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_store_V_addr/4 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="9" slack="0"/>
<pin id="157" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="0" slack="1"/>
<pin id="161" dir="0" index="4" bw="9" slack="0"/>
<pin id="162" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="163" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="3" bw="16" slack="0"/>
<pin id="164" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="dataRes_V/4 store_ln49/5 "/>
</bind>
</comp>

<comp id="165" class="1005" name="indvar_flatten17_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="41" slack="1"/>
<pin id="167" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten17 (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="indvar_flatten17_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="1"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="41" slack="0"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten17/3 "/>
</bind>
</comp>

<comp id="176" class="1005" name="h_0_i_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="1"/>
<pin id="178" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="h_0_i (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="h_0_i_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="32" slack="0"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h_0_i/3 "/>
</bind>
</comp>

<comp id="187" class="1005" name="indvar_flatten_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="10" slack="1"/>
<pin id="189" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="indvar_flatten_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="10" slack="0"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="198" class="1005" name="peIdx_0_i_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="5" slack="1"/>
<pin id="200" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="peIdx_0_i (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="peIdx_0_i_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="1"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="5" slack="0"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="peIdx_0_i/3 "/>
</bind>
</comp>

<comp id="209" class="1005" name="w_0_i_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="5" slack="1"/>
<pin id="211" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w_0_i (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="w_0_i_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="5" slack="0"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_0_i/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="shl_ln35_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="1"/>
<pin id="222" dir="0" index="1" bw="4" slack="0"/>
<pin id="223" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln35/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="shl_ln35_2_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="1"/>
<pin id="227" dir="0" index="1" bw="3" slack="0"/>
<pin id="228" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln35_2/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="add_ln35_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_s_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="40" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="0" index="2" bw="1" slack="0"/>
<pin id="240" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="p_shl_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="40" slack="0"/>
<pin id="246" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_58_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="38" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="0" index="2" bw="1" slack="0"/>
<pin id="252" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_58/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="p_shl22_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="38" slack="0"/>
<pin id="258" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl22/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="bound4_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="38" slack="0"/>
<pin id="262" dir="0" index="1" bw="40" slack="0"/>
<pin id="263" dir="1" index="2" bw="41" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bound4/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="icmp_ln35_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="41" slack="0"/>
<pin id="268" dir="0" index="1" bw="41" slack="1"/>
<pin id="269" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="add_ln35_3_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="41" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_3/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="h_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="0"/>
<pin id="280" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="icmp_ln36_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="10" slack="0"/>
<pin id="285" dir="0" index="1" bw="10" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="select_ln35_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="5" slack="0"/>
<pin id="292" dir="0" index="2" bw="5" slack="0"/>
<pin id="293" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="select_ln35_2_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="0"/>
<pin id="300" dir="0" index="2" bw="32" slack="0"/>
<pin id="301" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_2/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="trunc_ln35_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="xor_ln35_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="icmp_ln37_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="5" slack="0"/>
<pin id="317" dir="0" index="1" bw="5" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="and_ln35_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="peIdx_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="5" slack="0"/>
<pin id="330" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="peIdx/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="or_ln36_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln36/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="select_ln36_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="5" slack="0"/>
<pin id="342" dir="0" index="2" bw="5" slack="0"/>
<pin id="343" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="select_ln36_1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="5" slack="0"/>
<pin id="350" dir="0" index="2" bw="5" slack="0"/>
<pin id="351" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_1/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="trunc_ln37_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="5" slack="0"/>
<pin id="357" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln37/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="and_ln51_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln51/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="w_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="5" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="add_ln36_1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="10" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_1/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="select_ln36_2_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="10" slack="0"/>
<pin id="380" dir="0" index="2" bw="10" slack="0"/>
<pin id="381" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_2/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="zext_ln36_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="5" slack="1"/>
<pin id="387" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/4 "/>
</bind>
</comp>

<comp id="388" class="1004" name="trunc_ln647_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="p_Result_113_i_i_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="4" slack="0"/>
<pin id="394" dir="0" index="1" bw="32" slack="0"/>
<pin id="395" dir="0" index="2" bw="6" slack="0"/>
<pin id="396" dir="0" index="3" bw="6" slack="0"/>
<pin id="397" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_113_i_i/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="icmp_ln895_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="4" slack="0"/>
<pin id="404" dir="0" index="1" bw="4" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="select_ln18_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="4" slack="0"/>
<pin id="411" dir="0" index="2" bw="4" slack="0"/>
<pin id="412" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18/4 "/>
</bind>
</comp>

<comp id="416" class="1004" name="p_Result_112_1_i_i_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="4" slack="0"/>
<pin id="418" dir="0" index="1" bw="32" slack="0"/>
<pin id="419" dir="0" index="2" bw="4" slack="0"/>
<pin id="420" dir="0" index="3" bw="4" slack="0"/>
<pin id="421" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_112_1_i_i/4 "/>
</bind>
</comp>

<comp id="426" class="1004" name="p_Result_113_1_i_i_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="4" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="0"/>
<pin id="429" dir="0" index="2" bw="6" slack="0"/>
<pin id="430" dir="0" index="3" bw="6" slack="0"/>
<pin id="431" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_113_1_i_i/4 "/>
</bind>
</comp>

<comp id="436" class="1004" name="icmp_ln895_1_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="4" slack="0"/>
<pin id="438" dir="0" index="1" bw="4" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895_1/4 "/>
</bind>
</comp>

<comp id="442" class="1004" name="select_ln18_1_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="4" slack="0"/>
<pin id="445" dir="0" index="2" bw="4" slack="0"/>
<pin id="446" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_1/4 "/>
</bind>
</comp>

<comp id="450" class="1004" name="p_Result_112_2_i_i_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="4" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="0"/>
<pin id="453" dir="0" index="2" bw="5" slack="0"/>
<pin id="454" dir="0" index="3" bw="5" slack="0"/>
<pin id="455" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_112_2_i_i/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="p_Result_113_2_i_i_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="4" slack="0"/>
<pin id="462" dir="0" index="1" bw="32" slack="0"/>
<pin id="463" dir="0" index="2" bw="6" slack="0"/>
<pin id="464" dir="0" index="3" bw="6" slack="0"/>
<pin id="465" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_113_2_i_i/4 "/>
</bind>
</comp>

<comp id="470" class="1004" name="icmp_ln895_2_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="4" slack="0"/>
<pin id="472" dir="0" index="1" bw="4" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895_2/4 "/>
</bind>
</comp>

<comp id="476" class="1004" name="select_ln18_2_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="4" slack="0"/>
<pin id="479" dir="0" index="2" bw="4" slack="0"/>
<pin id="480" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_2/4 "/>
</bind>
</comp>

<comp id="484" class="1004" name="p_Result_112_3_i_i_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="4" slack="0"/>
<pin id="486" dir="0" index="1" bw="32" slack="0"/>
<pin id="487" dir="0" index="2" bw="5" slack="0"/>
<pin id="488" dir="0" index="3" bw="5" slack="0"/>
<pin id="489" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_112_3_i_i/4 "/>
</bind>
</comp>

<comp id="494" class="1004" name="p_Result_113_3_i_i_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="4" slack="0"/>
<pin id="496" dir="0" index="1" bw="32" slack="0"/>
<pin id="497" dir="0" index="2" bw="6" slack="0"/>
<pin id="498" dir="0" index="3" bw="6" slack="0"/>
<pin id="499" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_113_3_i_i/4 "/>
</bind>
</comp>

<comp id="504" class="1004" name="icmp_ln895_3_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="4" slack="0"/>
<pin id="506" dir="0" index="1" bw="4" slack="0"/>
<pin id="507" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895_3/4 "/>
</bind>
</comp>

<comp id="510" class="1004" name="select_ln18_3_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="4" slack="0"/>
<pin id="513" dir="0" index="2" bw="4" slack="0"/>
<pin id="514" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_3/4 "/>
</bind>
</comp>

<comp id="518" class="1004" name="shl_ln1_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="9" slack="0"/>
<pin id="520" dir="0" index="1" bw="5" slack="1"/>
<pin id="521" dir="0" index="2" bw="1" slack="0"/>
<pin id="522" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/4 "/>
</bind>
</comp>

<comp id="525" class="1004" name="addr_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="5" slack="0"/>
<pin id="527" dir="0" index="1" bw="9" slack="0"/>
<pin id="528" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="addr/4 "/>
</bind>
</comp>

<comp id="531" class="1004" name="zext_ln49_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="9" slack="0"/>
<pin id="533" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/4 "/>
</bind>
</comp>

<comp id="536" class="1004" name="p_Val2_1_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="16" slack="0"/>
<pin id="538" dir="0" index="1" bw="4" slack="1"/>
<pin id="539" dir="0" index="2" bw="4" slack="1"/>
<pin id="540" dir="0" index="3" bw="4" slack="1"/>
<pin id="541" dir="0" index="4" bw="4" slack="1"/>
<pin id="542" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Val2_1/5 "/>
</bind>
</comp>

<comp id="545" class="1004" name="trunc_ln647_9_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="16" slack="0"/>
<pin id="547" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647_9/5 "/>
</bind>
</comp>

<comp id="549" class="1004" name="icmp_ln895_4_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="4" slack="0"/>
<pin id="551" dir="0" index="1" bw="4" slack="1"/>
<pin id="552" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895_4/5 "/>
</bind>
</comp>

<comp id="554" class="1004" name="select_ln18_4_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="0"/>
<pin id="556" dir="0" index="1" bw="4" slack="0"/>
<pin id="557" dir="0" index="2" bw="4" slack="1"/>
<pin id="558" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_4/5 "/>
</bind>
</comp>

<comp id="561" class="1004" name="p_Result_113_1_i_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="4" slack="0"/>
<pin id="563" dir="0" index="1" bw="16" slack="0"/>
<pin id="564" dir="0" index="2" bw="4" slack="0"/>
<pin id="565" dir="0" index="3" bw="4" slack="0"/>
<pin id="566" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_113_1_i/5 "/>
</bind>
</comp>

<comp id="571" class="1004" name="icmp_ln895_5_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="4" slack="0"/>
<pin id="573" dir="0" index="1" bw="4" slack="1"/>
<pin id="574" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895_5/5 "/>
</bind>
</comp>

<comp id="576" class="1004" name="select_ln18_5_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="4" slack="0"/>
<pin id="579" dir="0" index="2" bw="4" slack="1"/>
<pin id="580" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_5/5 "/>
</bind>
</comp>

<comp id="583" class="1004" name="p_Result_113_2_i_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="4" slack="0"/>
<pin id="585" dir="0" index="1" bw="16" slack="0"/>
<pin id="586" dir="0" index="2" bw="5" slack="0"/>
<pin id="587" dir="0" index="3" bw="5" slack="0"/>
<pin id="588" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_113_2_i/5 "/>
</bind>
</comp>

<comp id="593" class="1004" name="icmp_ln895_6_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="4" slack="0"/>
<pin id="595" dir="0" index="1" bw="4" slack="1"/>
<pin id="596" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895_6/5 "/>
</bind>
</comp>

<comp id="598" class="1004" name="select_ln18_6_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="0" index="1" bw="4" slack="0"/>
<pin id="601" dir="0" index="2" bw="4" slack="1"/>
<pin id="602" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_6/5 "/>
</bind>
</comp>

<comp id="605" class="1004" name="p_Result_113_3_i_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="4" slack="0"/>
<pin id="607" dir="0" index="1" bw="16" slack="0"/>
<pin id="608" dir="0" index="2" bw="5" slack="0"/>
<pin id="609" dir="0" index="3" bw="5" slack="0"/>
<pin id="610" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_113_3_i/5 "/>
</bind>
</comp>

<comp id="615" class="1004" name="icmp_ln895_7_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="4" slack="0"/>
<pin id="617" dir="0" index="1" bw="4" slack="1"/>
<pin id="618" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895_7/5 "/>
</bind>
</comp>

<comp id="620" class="1004" name="select_ln18_7_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="0"/>
<pin id="622" dir="0" index="1" bw="4" slack="0"/>
<pin id="623" dir="0" index="2" bw="4" slack="1"/>
<pin id="624" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_7/5 "/>
</bind>
</comp>

<comp id="627" class="1004" name="dataOut0_V_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="16" slack="0"/>
<pin id="629" dir="0" index="1" bw="4" slack="0"/>
<pin id="630" dir="0" index="2" bw="4" slack="0"/>
<pin id="631" dir="0" index="3" bw="4" slack="0"/>
<pin id="632" dir="0" index="4" bw="4" slack="0"/>
<pin id="633" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="dataOut0_V/5 "/>
</bind>
</comp>

<comp id="639" class="1004" name="store_ln48_store_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="16" slack="0"/>
<pin id="641" dir="0" index="1" bw="16" slack="4"/>
<pin id="642" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/5 "/>
</bind>
</comp>

<comp id="644" class="1004" name="p_Repl2_load_load_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="16" slack="5"/>
<pin id="646" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Repl2_load/6 "/>
</bind>
</comp>

<comp id="647" class="1004" name="store_ln51_store_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="16" slack="0"/>
<pin id="649" dir="0" index="1" bw="16" slack="5"/>
<pin id="650" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/6 "/>
</bind>
</comp>

<comp id="652" class="1004" name="p_Repl2_12_load_load_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="16" slack="5"/>
<pin id="654" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Repl2_12_load/6 "/>
</bind>
</comp>

<comp id="655" class="1004" name="p_Result_s_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="0"/>
<pin id="657" dir="0" index="1" bw="16" slack="0"/>
<pin id="658" dir="0" index="2" bw="16" slack="0"/>
<pin id="659" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/6 "/>
</bind>
</comp>

<comp id="664" class="1005" name="p_Repl2_s_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="16" slack="4"/>
<pin id="666" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="p_Repl2_s "/>
</bind>
</comp>

<comp id="670" class="1005" name="p_Repl2_12_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="16" slack="5"/>
<pin id="672" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="p_Repl2_12 "/>
</bind>
</comp>

<comp id="676" class="1005" name="reps_read_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="1"/>
<pin id="678" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="reps_read "/>
</bind>
</comp>

<comp id="682" class="1005" name="bound4_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="41" slack="1"/>
<pin id="684" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="bound4 "/>
</bind>
</comp>

<comp id="687" class="1005" name="icmp_ln35_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="1"/>
<pin id="689" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln35 "/>
</bind>
</comp>

<comp id="691" class="1005" name="add_ln35_3_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="41" slack="0"/>
<pin id="693" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opset="add_ln35_3 "/>
</bind>
</comp>

<comp id="696" class="1005" name="select_ln35_2_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="0"/>
<pin id="698" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_ln35_2 "/>
</bind>
</comp>

<comp id="701" class="1005" name="trunc_ln35_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="1"/>
<pin id="703" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln35 "/>
</bind>
</comp>

<comp id="705" class="1005" name="select_ln36_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="5" slack="1"/>
<pin id="707" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln36 "/>
</bind>
</comp>

<comp id="710" class="1005" name="select_ln36_1_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="5" slack="0"/>
<pin id="712" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln36_1 "/>
</bind>
</comp>

<comp id="716" class="1005" name="and_ln51_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="3"/>
<pin id="718" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln51 "/>
</bind>
</comp>

<comp id="720" class="1005" name="w_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="5" slack="0"/>
<pin id="722" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="w "/>
</bind>
</comp>

<comp id="725" class="1005" name="select_ln36_2_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="10" slack="0"/>
<pin id="727" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="select_ln36_2 "/>
</bind>
</comp>

<comp id="730" class="1005" name="select_ln18_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="4" slack="1"/>
<pin id="732" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln18 "/>
</bind>
</comp>

<comp id="737" class="1005" name="select_ln18_1_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="4" slack="1"/>
<pin id="739" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln18_1 "/>
</bind>
</comp>

<comp id="744" class="1005" name="select_ln18_2_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="4" slack="1"/>
<pin id="746" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln18_2 "/>
</bind>
</comp>

<comp id="751" class="1005" name="select_ln18_3_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="4" slack="1"/>
<pin id="753" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln18_3 "/>
</bind>
</comp>

<comp id="758" class="1005" name="row_store_V_addr_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="9" slack="1"/>
<pin id="760" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="row_store_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="8" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="12" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="14" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="6" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="122" pin="2"/><net_sink comp="128" pin=2"/></net>

<net id="140"><net_src comp="58" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="106" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="2" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="90" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="160"><net_src comp="149" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="168"><net_src comp="40" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="20" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="42" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="44" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="44" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="224"><net_src comp="30" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="229"><net_src comp="24" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="234"><net_src comp="225" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="220" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="241"><net_src comp="32" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="230" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="34" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="247"><net_src comp="236" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="36" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="230" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="38" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="259"><net_src comp="248" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="256" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="244" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="169" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="169" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="46" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="8" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="180" pin="4"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="191" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="48" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="294"><net_src comp="283" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="44" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="202" pin="4"/><net_sink comp="289" pin=2"/></net>

<net id="302"><net_src comp="283" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="277" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="180" pin="4"/><net_sink comp="297" pin=2"/></net>

<net id="308"><net_src comp="297" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="283" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="50" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="213" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="52" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="315" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="309" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="54" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="289" pin="3"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="321" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="283" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="344"><net_src comp="333" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="44" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="346"><net_src comp="213" pin="4"/><net_sink comp="339" pin=2"/></net>

<net id="352"><net_src comp="321" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="327" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="289" pin="3"/><net_sink comp="347" pin=2"/></net>

<net id="358"><net_src comp="339" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="363"><net_src comp="305" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="355" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="339" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="54" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="191" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="56" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="382"><net_src comp="283" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="56" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="371" pin="2"/><net_sink comp="377" pin=2"/></net>

<net id="391"><net_src comp="136" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="398"><net_src comp="60" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="136" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="400"><net_src comp="26" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="401"><net_src comp="62" pin="0"/><net_sink comp="392" pin=3"/></net>

<net id="406"><net_src comp="392" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="388" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="413"><net_src comp="402" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="392" pin="4"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="388" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="422"><net_src comp="60" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="136" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="424"><net_src comp="30" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="425"><net_src comp="64" pin="0"/><net_sink comp="416" pin=3"/></net>

<net id="432"><net_src comp="60" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="136" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="434"><net_src comp="66" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="435"><net_src comp="68" pin="0"/><net_sink comp="426" pin=3"/></net>

<net id="440"><net_src comp="426" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="416" pin="4"/><net_sink comp="436" pin=1"/></net>

<net id="447"><net_src comp="436" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="426" pin="4"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="416" pin="4"/><net_sink comp="442" pin=2"/></net>

<net id="456"><net_src comp="60" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="136" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="458"><net_src comp="70" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="459"><net_src comp="72" pin="0"/><net_sink comp="450" pin=3"/></net>

<net id="466"><net_src comp="60" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="136" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="468"><net_src comp="74" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="469"><net_src comp="76" pin="0"/><net_sink comp="460" pin=3"/></net>

<net id="474"><net_src comp="460" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="450" pin="4"/><net_sink comp="470" pin=1"/></net>

<net id="481"><net_src comp="470" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="460" pin="4"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="450" pin="4"/><net_sink comp="476" pin=2"/></net>

<net id="490"><net_src comp="60" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="491"><net_src comp="136" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="492"><net_src comp="78" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="493"><net_src comp="80" pin="0"/><net_sink comp="484" pin=3"/></net>

<net id="500"><net_src comp="60" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="136" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="502"><net_src comp="82" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="503"><net_src comp="84" pin="0"/><net_sink comp="494" pin=3"/></net>

<net id="508"><net_src comp="494" pin="4"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="484" pin="4"/><net_sink comp="504" pin=1"/></net>

<net id="515"><net_src comp="504" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="494" pin="4"/><net_sink comp="510" pin=1"/></net>

<net id="517"><net_src comp="484" pin="4"/><net_sink comp="510" pin=2"/></net>

<net id="523"><net_src comp="86" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="88" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="529"><net_src comp="385" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="518" pin="3"/><net_sink comp="525" pin=1"/></net>

<net id="534"><net_src comp="525" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="543"><net_src comp="92" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="544"><net_src comp="536" pin="5"/><net_sink comp="155" pin=4"/></net>

<net id="548"><net_src comp="155" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="553"><net_src comp="545" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="559"><net_src comp="549" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="560"><net_src comp="545" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="567"><net_src comp="94" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="568"><net_src comp="155" pin="3"/><net_sink comp="561" pin=1"/></net>

<net id="569"><net_src comp="30" pin="0"/><net_sink comp="561" pin=2"/></net>

<net id="570"><net_src comp="64" pin="0"/><net_sink comp="561" pin=3"/></net>

<net id="575"><net_src comp="561" pin="4"/><net_sink comp="571" pin=0"/></net>

<net id="581"><net_src comp="571" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="582"><net_src comp="561" pin="4"/><net_sink comp="576" pin=1"/></net>

<net id="589"><net_src comp="94" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="590"><net_src comp="155" pin="3"/><net_sink comp="583" pin=1"/></net>

<net id="591"><net_src comp="70" pin="0"/><net_sink comp="583" pin=2"/></net>

<net id="592"><net_src comp="72" pin="0"/><net_sink comp="583" pin=3"/></net>

<net id="597"><net_src comp="583" pin="4"/><net_sink comp="593" pin=0"/></net>

<net id="603"><net_src comp="593" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="604"><net_src comp="583" pin="4"/><net_sink comp="598" pin=1"/></net>

<net id="611"><net_src comp="94" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="612"><net_src comp="155" pin="3"/><net_sink comp="605" pin=1"/></net>

<net id="613"><net_src comp="78" pin="0"/><net_sink comp="605" pin=2"/></net>

<net id="614"><net_src comp="80" pin="0"/><net_sink comp="605" pin=3"/></net>

<net id="619"><net_src comp="605" pin="4"/><net_sink comp="615" pin=0"/></net>

<net id="625"><net_src comp="615" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="626"><net_src comp="605" pin="4"/><net_sink comp="620" pin=1"/></net>

<net id="634"><net_src comp="92" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="635"><net_src comp="620" pin="3"/><net_sink comp="627" pin=1"/></net>

<net id="636"><net_src comp="598" pin="3"/><net_sink comp="627" pin=2"/></net>

<net id="637"><net_src comp="576" pin="3"/><net_sink comp="627" pin=3"/></net>

<net id="638"><net_src comp="554" pin="3"/><net_sink comp="627" pin=4"/></net>

<net id="643"><net_src comp="627" pin="5"/><net_sink comp="639" pin=0"/></net>

<net id="651"><net_src comp="644" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="660"><net_src comp="104" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="661"><net_src comp="644" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="662"><net_src comp="652" pin="1"/><net_sink comp="655" pin=2"/></net>

<net id="663"><net_src comp="655" pin="3"/><net_sink comp="142" pin=2"/></net>

<net id="667"><net_src comp="110" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="669"><net_src comp="664" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="673"><net_src comp="114" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="675"><net_src comp="670" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="679"><net_src comp="122" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="681"><net_src comp="676" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="685"><net_src comp="260" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="690"><net_src comp="266" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="694"><net_src comp="271" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="699"><net_src comp="297" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="704"><net_src comp="305" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="708"><net_src comp="339" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="713"><net_src comp="347" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="715"><net_src comp="710" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="719"><net_src comp="359" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="723"><net_src comp="365" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="728"><net_src comp="377" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="733"><net_src comp="408" pin="3"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="536" pin=4"/></net>

<net id="735"><net_src comp="730" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="736"><net_src comp="730" pin="1"/><net_sink comp="554" pin=2"/></net>

<net id="740"><net_src comp="442" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="536" pin=3"/></net>

<net id="742"><net_src comp="737" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="743"><net_src comp="737" pin="1"/><net_sink comp="576" pin=2"/></net>

<net id="747"><net_src comp="476" pin="3"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="536" pin=2"/></net>

<net id="749"><net_src comp="744" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="750"><net_src comp="744" pin="1"/><net_sink comp="598" pin=2"/></net>

<net id="754"><net_src comp="510" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="756"><net_src comp="751" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="757"><net_src comp="751" pin="1"/><net_sink comp="620" pin=2"/></net>

<net id="761"><net_src comp="149" pin="3"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="763"><net_src comp="758" pin="1"/><net_sink comp="155" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {6 }
	Port: reps_out | {1 }
 - Input state : 
	Port: max_pool2x2.2 : vec_V_V | {4 }
	Port: max_pool2x2.2 : reps | {1 }
  - Chain level:
	State 1
	State 2
		tmp_s : 1
		p_shl : 2
		tmp_58 : 1
		p_shl22 : 2
		bound4 : 3
	State 3
		icmp_ln35 : 1
		add_ln35_3 : 1
		br_ln35 : 2
		h : 1
		icmp_ln36 : 1
		select_ln35 : 2
		select_ln35_2 : 2
		trunc_ln35 : 3
		xor_ln35 : 2
		icmp_ln37 : 1
		and_ln35 : 2
		peIdx : 3
		or_ln36 : 2
		select_ln36 : 2
		select_ln36_1 : 2
		trunc_ln37 : 3
		br_ln44 : 4
		and_ln51 : 4
		br_ln51 : 4
		w : 3
		add_ln36_1 : 1
		select_ln36_2 : 2
	State 4
		icmp_ln895 : 1
		select_ln18 : 2
		icmp_ln895_1 : 1
		select_ln18_1 : 2
		icmp_ln895_2 : 1
		select_ln18_2 : 2
		icmp_ln895_3 : 1
		select_ln18_3 : 2
		addr : 1
		zext_ln49 : 2
		row_store_V_addr : 3
		dataRes_V : 4
	State 5
		store_ln49 : 1
		trunc_ln647_9 : 1
		icmp_ln895_4 : 2
		select_ln18_4 : 3
		p_Result_113_1_i : 1
		icmp_ln895_5 : 2
		select_ln18_5 : 3
		p_Result_113_2_i : 1
		icmp_ln895_6 : 2
		select_ln18_6 : 3
		p_Result_113_3_i : 1
		icmp_ln895_7 : 2
		select_ln18_7 : 3
		dataOut0_V : 4
		store_ln48 : 5
	State 6
		store_ln51 : 1
		p_Result_s : 1
		write_ln52 : 2
		empty : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |      add_ln35_fu_230      |    0    |    39   |
|          |       bound4_fu_260       |    0    |    47   |
|          |     add_ln35_3_fu_271     |    0    |    48   |
|    add   |          h_fu_277         |    0    |    39   |
|          |        peIdx_fu_327       |    0    |    15   |
|          |          w_fu_365         |    0    |    15   |
|          |     add_ln36_1_fu_371     |    0    |    17   |
|          |        addr_fu_525        |    0    |    16   |
|----------|---------------------------|---------|---------|
|          |      icmp_ln35_fu_266     |    0    |    24   |
|          |      icmp_ln36_fu_283     |    0    |    13   |
|          |      icmp_ln37_fu_315     |    0    |    11   |
|          |     icmp_ln895_fu_402     |    0    |    9    |
|          |    icmp_ln895_1_fu_436    |    0    |    9    |
|   icmp   |    icmp_ln895_2_fu_470    |    0    |    9    |
|          |    icmp_ln895_3_fu_504    |    0    |    9    |
|          |    icmp_ln895_4_fu_549    |    0    |    9    |
|          |    icmp_ln895_5_fu_571    |    0    |    9    |
|          |    icmp_ln895_6_fu_593    |    0    |    9    |
|          |    icmp_ln895_7_fu_615    |    0    |    9    |
|----------|---------------------------|---------|---------|
|          |     select_ln35_fu_289    |    0    |    5    |
|          |    select_ln35_2_fu_297   |    0    |    32   |
|          |     select_ln36_fu_339    |    0    |    5    |
|          |    select_ln36_1_fu_347   |    0    |    5    |
|          |    select_ln36_2_fu_377   |    0    |    9    |
|          |     select_ln18_fu_408    |    0    |    4    |
|  select  |    select_ln18_1_fu_442   |    0    |    4    |
|          |    select_ln18_2_fu_476   |    0    |    4    |
|          |    select_ln18_3_fu_510   |    0    |    4    |
|          |    select_ln18_4_fu_554   |    0    |    4    |
|          |    select_ln18_5_fu_576   |    0    |    4    |
|          |    select_ln18_6_fu_598   |    0    |    4    |
|          |    select_ln18_7_fu_620   |    0    |    4    |
|----------|---------------------------|---------|---------|
|    and   |      and_ln35_fu_321      |    0    |    2    |
|          |      and_ln51_fu_359      |    0    |    2    |
|----------|---------------------------|---------|---------|
|    xor   |      xor_ln35_fu_309      |    0    |    2    |
|----------|---------------------------|---------|---------|
|    or    |       or_ln36_fu_333      |    0    |    2    |
|----------|---------------------------|---------|---------|
|   read   |   reps_read_read_fu_122   |    0    |    0    |
|          |     tmp_V_read_fu_136     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |  write_ln90_write_fu_128  |    0    |    0    |
|          |  write_ln52_write_fu_142  |    0    |    0    |
|----------|---------------------------|---------|---------|
|    shl   |      shl_ln35_fu_220      |    0    |    0    |
|          |     shl_ln35_2_fu_225     |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |        tmp_s_fu_236       |    0    |    0    |
|          |       tmp_58_fu_248       |    0    |    0    |
|bitconcatenate|       shl_ln1_fu_518      |    0    |    0    |
|          |      p_Val2_1_fu_536      |    0    |    0    |
|          |     dataOut0_V_fu_627     |    0    |    0    |
|          |     p_Result_s_fu_655     |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |        p_shl_fu_244       |    0    |    0    |
|   zext   |       p_shl22_fu_256      |    0    |    0    |
|          |      zext_ln36_fu_385     |    0    |    0    |
|          |      zext_ln49_fu_531     |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     trunc_ln35_fu_305     |    0    |    0    |
|   trunc  |     trunc_ln37_fu_355     |    0    |    0    |
|          |     trunc_ln647_fu_388    |    0    |    0    |
|          |    trunc_ln647_9_fu_545   |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |  p_Result_113_i_i_fu_392  |    0    |    0    |
|          | p_Result_112_1_i_i_fu_416 |    0    |    0    |
|          | p_Result_113_1_i_i_fu_426 |    0    |    0    |
|          | p_Result_112_2_i_i_fu_450 |    0    |    0    |
|partselect| p_Result_113_2_i_i_fu_460 |    0    |    0    |
|          | p_Result_112_3_i_i_fu_484 |    0    |    0    |
|          | p_Result_113_3_i_i_fu_494 |    0    |    0    |
|          |  p_Result_113_1_i_fu_561  |    0    |    0    |
|          |  p_Result_113_2_i_fu_583  |    0    |    0    |
|          |  p_Result_113_3_i_fu_605  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   452   |
|----------|---------------------------|---------|---------|

Memories:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
|row_store_V|    1   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln35_3_reg_691   |   41   |
|    and_ln51_reg_716    |    1   |
|     bound4_reg_682     |   41   |
|      h_0_i_reg_176     |   32   |
|    icmp_ln35_reg_687   |    1   |
|indvar_flatten17_reg_165|   41   |
| indvar_flatten_reg_187 |   10   |
|   p_Repl2_12_reg_670   |   16   |
|    p_Repl2_s_reg_664   |   16   |
|    peIdx_0_i_reg_198   |    5   |
|    reps_read_reg_676   |   32   |
|row_store_V_addr_reg_758|    9   |
|  select_ln18_1_reg_737 |    4   |
|  select_ln18_2_reg_744 |    4   |
|  select_ln18_3_reg_751 |    4   |
|   select_ln18_reg_730  |    4   |
|  select_ln35_2_reg_696 |   32   |
|  select_ln36_1_reg_710 |    5   |
|  select_ln36_2_reg_725 |   10   |
|   select_ln36_reg_705  |    5   |
|   trunc_ln35_reg_701   |    1   |
|      w_0_i_reg_209     |    5   |
|        w_reg_720       |    5   |
+------------------------+--------+
|          Total         |   324  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_155 |  p0  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   18   ||  0.755  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   452  |    -   |
|   Memory  |    1   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    0   |    -   |    9   |    -   |
|  Register |    -   |    -   |   324  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    0   |   324  |   461  |    0   |
+-----------+--------+--------+--------+--------+--------+
