set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {D_ffusingJK_ff.vo D_ffusingJK_ff_v.sdo}}
	{{"Fast Model"} {D_ffusingJK_ff_fast.vo D_ffusingJK_ff_v_fast.sdo}}
}
