{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1501251809459 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1501251809464 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 28 16:23:29 2017 " "Processing started: Fri Jul 28 16:23:29 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1501251809464 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251809464 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Virtual_JTAG_v1 -c Virtual_JTAG_v1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Virtual_JTAG_v1 -c Virtual_JTAG_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251809465 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1501251809978 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1501251809978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 Seven_Seg_Driver " "Found entity 1: Seven_Seg_Driver" {  } { { "Seven_Seg_Driver.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Seven_Seg_Driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501251820797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251820797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vjtag/vjtag/synthesis/vjtag.v 1 1 " "Found 1 design units, including 1 entities, in source file vjtag/vjtag/synthesis/vjtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 vJTAG " "Found entity 1: vJTAG" {  } { { "vJtag/vJTAG/synthesis/vJTAG.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/vJtag/vJTAG/synthesis/vJTAG.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501251820800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251820800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "virtual_jtag_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file virtual_jtag_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Virtual_JTAG_v1 " "Found entity 1: Virtual_JTAG_v1" {  } { { "Virtual_JTAG_v1.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501251820803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251820803 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "virtual_state_e1dr Virtual_JTAG_v1.v(32) " "Verilog HDL Implicit Net warning at Virtual_JTAG_v1.v(32): created implicit net for \"virtual_state_e1dr\"" {  } { { "Virtual_JTAG_v1.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501251820803 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "virtual_state_e2dr Virtual_JTAG_v1.v(32) " "Verilog HDL Implicit Net warning at Virtual_JTAG_v1.v(32): created implicit net for \"virtual_state_e2dr\"" {  } { { "Virtual_JTAG_v1.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501251820803 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Virtual_JTAG_v1 " "Elaborating entity \"Virtual_JTAG_v1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1501251820852 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DR1 Virtual_JTAG_v1.v(71) " "Verilog HDL Always Construct warning at Virtual_JTAG_v1.v(71): variable \"DR1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Virtual_JTAG_v1.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501251820853 "|Virtual_JTAG_v1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DR1 Virtual_JTAG_v1.v(72) " "Verilog HDL Always Construct warning at Virtual_JTAG_v1.v(72): variable \"DR1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Virtual_JTAG_v1.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501251820853 "|Virtual_JTAG_v1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DR1 Virtual_JTAG_v1.v(73) " "Verilog HDL Always Construct warning at Virtual_JTAG_v1.v(73): variable \"DR1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Virtual_JTAG_v1.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501251820853 "|Virtual_JTAG_v1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DR1 Virtual_JTAG_v1.v(74) " "Verilog HDL Always Construct warning at Virtual_JTAG_v1.v(74): variable \"DR1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Virtual_JTAG_v1.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501251820854 "|Virtual_JTAG_v1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DR1 Virtual_JTAG_v1.v(78) " "Verilog HDL Always Construct warning at Virtual_JTAG_v1.v(78): variable \"DR1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Virtual_JTAG_v1.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501251820854 "|Virtual_JTAG_v1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Virtual_JTAG_v1.v(78) " "Verilog HDL assignment warning at Virtual_JTAG_v1.v(78): truncated value with size 32 to match size of target (10)" {  } { { "Virtual_JTAG_v1.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1501251820854 "|Virtual_JTAG_v1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vJTAG vJTAG:vJTAG_inst " "Elaborating entity \"vJTAG\" for hierarchy \"vJTAG:vJTAG_inst\"" {  } { { "Virtual_JTAG_v1.v" "vJTAG_inst" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501251820864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0 " "Elaborating entity \"sld_virtual_jtag\" for hierarchy \"vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0\"" {  } { { "vJtag/vJTAG/synthesis/vJTAG.v" "virtual_jtag_0" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/vJtag/vJTAG/synthesis/vJTAG.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501251820886 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0 " "Elaborated megafunction instantiation \"vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0\"" {  } { { "vJtag/vJTAG/synthesis/vJTAG.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/vJtag/vJTAG/synthesis/vJTAG.v" 40 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501251820892 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0 " "Instantiated megafunction \"vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501251820892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501251820892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 1 " "Parameter \"sld_ir_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501251820892 ""}  } { { "vJtag/vJTAG/synthesis/vJTAG.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/vJtag/vJTAG/synthesis/vJTAG.v" 40 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501251820892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\"" {  } { { "sld_virtual_jtag.v" "sld_virtual_jtag_basic_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501251820911 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0 " "Elaborated megafunction instantiation \"vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\", which is child of megafunction instantiation \"vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0\"" {  } { { "sld_virtual_jtag.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } } { "vJtag/vJTAG/synthesis/vJTAG.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/vJtag/vJTAG/synthesis/vJTAG.v" 40 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501251820919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501251820920 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0 " "Elaborated megafunction instantiation \"vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "vJtag/vJTAG/synthesis/vJTAG.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/vJtag/vJTAG/synthesis/vJTAG.v" 40 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501251820928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501251821542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501251821702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seven_Seg_Driver Seven_Seg_Driver:Seven_Seg_Driver_inst " "Elaborating entity \"Seven_Seg_Driver\" for hierarchy \"Seven_Seg_Driver:Seven_Seg_Driver_inst\"" {  } { { "Virtual_JTAG_v1.v" "Seven_Seg_Driver_inst" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501251821750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fm14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fm14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fm14 " "Found entity 1: altsyncram_fm14" {  } { { "db/altsyncram_fm14.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/db/altsyncram_fm14.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501251823726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251823726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_l7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_l7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_l7c " "Found entity 1: mux_l7c" {  } { { "db/mux_l7c.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/db/mux_l7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501251823922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251823922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3af " "Found entity 1: decode_3af" {  } { { "db/decode_3af.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/db/decode_3af.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501251824019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251824019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_crh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_crh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_crh " "Found entity 1: cntr_crh" {  } { { "db/cntr_crh.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/db/cntr_crh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501251824143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251824143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hrb " "Found entity 1: cmpr_hrb" {  } { { "db/cmpr_hrb.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/db/cmpr_hrb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501251824205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251824205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_eki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_eki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_eki " "Found entity 1: cntr_eki" {  } { { "db/cntr_eki.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/db/cntr_eki.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501251824283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251824283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_arh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_arh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_arh " "Found entity 1: cntr_arh" {  } { { "db/cntr_arh.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/db/cntr_arh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501251824380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251824380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_odi " "Found entity 1: cntr_odi" {  } { { "db/cntr_odi.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/db/cntr_odi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501251824461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251824461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_drb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_drb " "Found entity 1: cmpr_drb" {  } { { "db/cmpr_drb.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/db/cmpr_drb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501251824518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251824518 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501251824770 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1501251824930 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.07.28.16:23:50 Progress: Loading sld27be4727/alt_sld_fab_wrapper_hw.tcl " "2017.07.28.16:23:50 Progress: Loading sld27be4727/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251830307 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251832832 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251833024 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251834420 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251834546 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251834680 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251834838 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251834843 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251834844 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1501251835530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld27be4727/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld27be4727/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld27be4727/alt_sld_fab.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/db/ip/sld27be4727/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501251835830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251835830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501251835948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251835948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501251835951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251835951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501251836033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251836033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501251836146 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501251836146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251836146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501251836240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251836240 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1501251837835 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SS0\[1\] VCC " "Pin \"SS0\[1\]\" is stuck at VCC" {  } { { "Virtual_JTAG_v1.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501251837938 "|Virtual_JTAG_v1|SS0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SS0\[2\] VCC " "Pin \"SS0\[2\]\" is stuck at VCC" {  } { { "Virtual_JTAG_v1.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501251837938 "|Virtual_JTAG_v1|SS0[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1501251837938 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501251838024 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 114 117 0 0 3 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 114 of its 117 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 3 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1501251840055 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1501251840084 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501251840084 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1500 " "Implemented 1500 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1501251840321 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1501251840321 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1405 " "Implemented 1405 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1501251840321 ""} { "Info" "ICUT_CUT_TM_RAMS" "29 " "Implemented 29 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1501251840321 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1501251840321 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "696 " "Peak virtual memory: 696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1501251840345 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 28 16:24:00 2017 " "Processing ended: Fri Jul 28 16:24:00 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1501251840345 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1501251840345 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1501251840345 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251840345 ""}
