TOOL:	xmverilog	21.03-s007: Started on Dec 01, 2022 at 07:43:10 CST
xmverilog: 21.03-s007: (c) Copyright 1995-2021 Cadence Design Systems, Inc.
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_alert_pkg.sv
	package worklib.prim_alert_pkg:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_cipher_pkg.sv
	package worklib.prim_cipher_pkg:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_esc_pkg.sv
	package worklib.prim_esc_pkg:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_otp_pkg.sv
	package worklib.prim_otp_pkg:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_pad_wrapper_pkg.sv
	package worklib.prim_pad_wrapper_pkg:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_ram_1p_pkg.sv
	package worklib.prim_ram_1p_pkg:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_ram_2p_pkg.sv
	package worklib.prim_ram_2p_pkg:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_rom_pkg.sv
	package worklib.prim_rom_pkg:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_secded_pkg.sv
	package worklib.prim_secded_pkg:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_util_pkg.sv
	package worklib.prim_util_pkg:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/syn/rtl/prim_clock_gating.v
	module worklib.prim_clock_gating:v
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_pkg.sv
	package worklib.ibex_pkg:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_tracer_pkg.sv
	package worklib.ibex_tracer_pkg:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_alu.sv
	module worklib.ibex_alu:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_branch_predict.sv
	module worklib.ibex_branch_predict:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_compressed_decoder.sv
	module worklib.ibex_compressed_decoder:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_controller.sv
	module worklib.ibex_controller:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_core.sv
	module worklib.ibex_core:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_counter.sv
	module worklib.ibex_counter:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_cs_registers.sv
	module worklib.ibex_cs_registers:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_csr.sv
	module worklib.ibex_csr:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_decoder.sv
	module worklib.ibex_decoder:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_dummy_instr.sv
	module worklib.ibex_dummy_instr:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_ex_block.sv
	module worklib.ibex_ex_block:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_fetch_fifo.sv
	module worklib.ibex_fetch_fifo:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_icache.sv
	module worklib.ibex_icache:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_id_stage.sv
	module worklib.ibex_id_stage:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_if_stage.sv
	module worklib.ibex_if_stage:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_load_store_unit.sv
	module worklib.ibex_load_store_unit:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_lockstep.sv
	module worklib.ibex_lockstep:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_multdiv_fast.sv
	module worklib.ibex_multdiv_fast:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_multdiv_slow.sv
	module worklib.ibex_multdiv_slow:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_pmp.sv
	module worklib.ibex_pmp:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_prefetch_buffer.sv
	module worklib.ibex_prefetch_buffer:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_register_file_ff.sv
	module worklib.ibex_register_file_ff:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_register_file_fpga.sv
	module worklib.ibex_register_file_fpga:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_register_file_latch.sv
	module worklib.ibex_register_file_latch:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_top.sv
	module worklib.ibex_top:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_wb_stage.sv
	module worklib.ibex_wb_stage:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/rtl/vproc_pkg.sv
	package worklib.vproc_pkg:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/vproc_config.sv
	package worklib.vproc_config:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/rtl/vproc_alu.sv
	module worklib.vproc_alu:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/rtl/vproc_cache.sv
	module worklib.vproc_cache:sv
		errors: 0, warnings: 0
	module worklib.vproc_cache_way:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/rtl/vproc_core.sv
	module worklib.vproc_core:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/rtl/vproc_decoder.sv
	module worklib.vproc_decoder:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/rtl/vproc_dispatcher.sv
	module worklib.vproc_dispatcher:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/rtl/vproc_div.sv
	module worklib.vproc_div:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/rtl/vproc_div_block.sv
	module worklib.vproc_div_block:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/rtl/vproc_elem.sv
	module worklib.vproc_elem:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/rtl/vproc_lsu.sv
	module worklib.vproc_lsu:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/rtl/vproc_mul.sv
	module worklib.vproc_mul:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/rtl/vproc_mul_block.sv
	module worklib.vproc_mul_block:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/rtl/vproc_pending_wr.sv
	module worklib.vproc_pending_wr:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/rtl/vproc_pipeline.sv
	module worklib.vproc_pipeline:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/rtl/vproc_pipeline_wrapper.sv
	module worklib.vproc_pipeline_wrapper:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/rtl/vproc_queue.sv
	module worklib.vproc_queue:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/rtl/vproc_result.sv
	module worklib.vproc_result:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/rtl/vproc_sld.sv
	module worklib.vproc_sld:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/rtl/vproc_top.sv
	module worklib.vproc_top:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/rtl/vproc_unit_mux.sv
	module worklib.vproc_unit_mux:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/rtl/vproc_unit_wrapper.sv
	module worklib.vproc_unit_wrapper:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/rtl/vproc_vreg_wr_mux.sv
	module worklib.vproc_vreg_wr_mux:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/rtl/vproc_vregfile.sv
	module worklib.vproc_vregfile:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/rtl/vproc_vregpack.sv
	module worklib.vproc_vregpack:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/rtl/vproc_vregunpack.sv
	module worklib.vproc_vregunpack:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/rtl/vproc_xif.sv
	interface worklib.vproc_xif:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/digitalTimer.sv
	module worklib.digitalTimer:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/io_buf.sv
	module worklib.io_buf:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/io_pad.sv
	module worklib.io_pad:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/mmu.sv
	module worklib.mmu:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/qspi.sv
	module worklib.qspi_controller:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/storage_controller.sv
	module worklib.storage_controller:sv
		errors: 0, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/toplevel.sv
	module worklib.toplevel_498:sv
		errors: 0, warnings: 0
xmvlog: *W,SPDUSD: Include directory /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl given but not used.
xmvlog: *W,SPDUSD: Include directory /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 2
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.digitalTimer:sv <0x447e871a>
			streams:   4, words:  1131
		worklib.io_buf:sv <0x0a925afd>
			streams:   0, words:     0
		worklib.io_pad:sv <0x70eb0159>
			streams:   0, words:     0
		worklib.io_buf:sv <0x0b7e71c0>
			streams:   1, words:   130
		worklib.io_pad:sv <0x25c4634b>
			streams:   1, words:   344
		worklib.qspi_controller:sv <0x013d76b7>
			streams:  10, words:  8214
		worklib.vproc_result:sv <0x22533dfd>
			streams:  18, words: 17233
		worklib.vproc_queue:sv <0x2821705e>
			streams:   9, words:  3740
		worklib.vproc_queue:sv <0x4d6b4890>
			streams:   9, words:  3553
		worklib.vproc_queue:sv <0x55a984eb>
			streams:   9, words:  4414
		worklib.vproc_lsu:sv <0x458def77>
			streams:  68, words: 41281
		worklib.vproc_alu:sv <0x540edf9d>
			streams:  62, words: 107810
		worklib.vproc_div_block:sv <0x5f8a8550>
			streams:   9, words:  3404
		worklib.vproc_mul_block:sv <0x3d0b9851>
			streams:  10, words:  2375
		worklib.vproc_sld:sv <0x11ac854a>
			streams:  31, words: 15943
		worklib.vproc_elem:sv <0x3becd3ff>
			streams:  30, words: 19738
		worklib.vproc_dispatcher:sv <0x50a4a162>
			streams:   7, words:  2491
		worklib.vproc_pending_wr:sv <0x300bf23a>
			streams:   2, words:  5753
		worklib.vproc_queue:sv <0x02a35237>
			streams:  11, words:  8674
		worklib.vproc_decoder:sv <0x2f421a5c>
			streams:   8, words: 214567
		worklib.ibex_csr:sv <0x457393c6>
			streams:   3, words:   544
		worklib.ibex_counter:sv <0x4a5ee04e>
			streams:   5, words:  1923
		worklib.ibex_csr:sv <0x4a895378>
			streams:   3, words:   563
		worklib.ibex_csr:sv <0x4612ac33>
			streams:   3, words:   547
		worklib.ibex_csr:sv <0x5ff341e0>
			streams:   3, words:   550
		worklib.ibex_csr:sv <0x461c7c05>
			streams:   3, words:   544
		worklib.ibex_csr:sv <0x25604210>
			streams:   3, words:   562
		worklib.ibex_csr:sv <0x3fc895c3>
			streams:   3, words:   534
		worklib.ibex_csr:sv <0x2bb81fce>
			streams:   3, words:   560
		worklib.ibex_wb_stage:sv <0x207eaa32>
			streams:   9, words:  1810
		worklib.ibex_load_store_unit:sv <0x2c5cbbe1>
			streams:  33, words: 16903
		worklib.ibex_multdiv_fast:sv <0x0b24692a>
			streams:  30, words: 27572
		worklib.ibex_ex_block:sv <0x232926d0>
			streams:  28, words: 10502
		worklib.ibex_controller:sv <0x51e27864>
			streams:  40, words: 31948
		worklib.ibex_decoder:sv <0x6f46a4a4>
			streams:  16, words: 36748
		worklib.ibex_compressed_decoder:sv <0x57a440ec>
			streams:   2, words:  7994
		worklib.ibex_if_stage:sv <0x66bf01cf>
			streams:  40, words: 10706
		worklib.prim_clock_gating:v <0x478a51c9>
			streams:   2, words:   406
		worklib.ibex_top:sv <0x0b07fce3>
			streams:  36, words:  9983
		worklib.vproc_top:sv <0x652a781f>
			streams: 109, words: 57788
		worklib.toplevel_498:sv <0x07e9b84b>
			streams:  16, words:  2914
		worklib.ibex_id_stage:sv <0x4ce6afc1>
			streams: 140, words: 46298
		worklib.ibex_alu:sv <0x115718f1>
			streams:  29, words: 30743
		worklib.ibex_cs_registers:sv <0x41c61ac9>
			streams:  67, words: 56463
		worklib.vproc_vregfile:sv <0x006df99c>
			streams:   6, words:  4794
		worklib.vproc_vreg_wr_mux:sv <0x5ef7ac42>
			streams:  14, words:  5974
		worklib.storage_controller:sv <0x29f1dba4>
			streams:  13, words:  4681
		worklib.mmu:sv <0x11c4251f>
			streams:   9, words: 10594
		worklib.ibex_fetch_fifo:sv <0x13fee232>
			streams:  41, words: 16562
		worklib.ibex_prefetch_buffer:sv <0x77374697>
			streams:  50, words: 15046
		worklib.ibex_register_file_ff:sv <0x22c9bc06>
			streams:   8, words:  3878
		worklib.vproc_vregunpack:sv <0x2343b384>
			streams:  33, words: 142934
		worklib.vproc_vregpack:sv <0x4e0f2bfe>
			streams:  18, words: 44838
		worklib.vproc_unit_wrapper:sv <0x0c0258e5>
			streams:  16, words:  7870
		worklib.vproc_unit_wrapper:sv <0x7856b17f>
			streams:  11, words:  7786
		worklib.vproc_unit_wrapper:sv <0x3689f1d0>
			streams:  10, words:  5353
		worklib.vproc_unit_wrapper:sv <0x634033c9>
			streams:  40, words: 21999
		worklib.vproc_div:sv <0x3ea1f191>
			streams:  48, words: 28301
		worklib.vproc_unit_wrapper:sv <0x48dd02e6>
			streams:  10, words:  5437
		worklib.vproc_mul:sv <0x484e0b62>
			streams:  60, words: 30638
		worklib.vproc_unit_wrapper:sv <0x09654cd3>
			streams:  10, words:  5353
		worklib.vproc_unit_mux:sv <0x43bfa834>
			streams:  98, words: 50479
		worklib.vproc_pipeline:sv <0x700aed04>
			streams:  95, words: 130219
		worklib.vproc_pipeline_wrapper:sv <0x0959b4fc>
			streams:  31, words: 53729
		worklib.vproc_core:sv <0x0e57d07d>
			streams: 191, words: 79614
		worklib.ibex_core:sv <0x38760ebd>
			streams: 242, words: 52392
		worklib.ibex_pkg:sv <0x377e680e>
			streams:   0, words:     0
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                 88      59
		Interfaces:               8       1
		Verilog packages:         4      14
		Primitives:              12       2
		Registers:             2758    3035
		Scalar wires:          1460       -
		Expanded wires:         192       1
		Vectored wires:        1350       -
		Always blocks:          399     400
		Initial blocks:           0       4
		Cont. assignments:      814    1457
		Pseudo assignments:     869     776
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.toplevel_498:sv
TOOL:	xmverilog	21.03-s007: Exiting on Dec 01, 2022 at 07:43:12 CST  (total: 00:00:02)
