Analysis & Synthesis Status : Successful - Thu Jan 24 11:30:09 2019
Quartus Prime Version : 18.1.0 Build 625 09/12/2018 SJ Lite Edition
Revision Name : demo_led_sw_FPGA
Top-level Entity Name : demo_led_sw_FPGA
Family : Cyclone V
Logic utilization (in ALMs) : N/A
Total registers : 373
Total pins : 116
Total virtual pins : 0
Total block memory bits : 0
Total DSP Blocks : 0
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total PLLs : 0
Total DLLs : 1
