
---------- Begin Simulation Statistics ----------
final_tick                               190178845979000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  39152                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829076                       # Number of bytes of host memory used
host_op_rate                                    68767                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   255.42                       # Real time elapsed on the host
host_tick_rate                              110845461                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      17564243                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.028312                       # Number of seconds simulated
sim_ticks                                 28311710250                       # Number of ticks simulated
system.cpu.Branches                                 4                       # Number of branches fetched
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             1                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               22                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         22                       # Number of busy cycles
system.cpu.num_cc_register_reads                   21                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  10                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            4                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    20                       # Number of integer alu accesses
system.cpu.num_int_insts                           20                       # number of integer instructions
system.cpu.num_int_register_reads                  32                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        18     90.00%     90.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::MemRead                        2     10.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       836760                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1681797                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      3052101                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       174594                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4187440                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1873607                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3052101                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1178494                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4246589                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           31649                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       116933                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          15634420                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          9209159                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       174614                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2713376                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1379183                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      6449600                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       17564223                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     55616923                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.315807                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.362756                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     51435660     92.48%     92.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1103556      1.98%     94.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       402222      0.72%     95.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       915030      1.65%     96.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       162245      0.29%     97.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       124070      0.22%     97.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        56360      0.10%     97.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        38597      0.07%     97.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1379183      2.48%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     55616923                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         2082                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          17541010                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3923977                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        20038      0.11%      0.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     13353407     76.03%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          330      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3923977     22.34%     98.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       266471      1.52%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     17564223                       # Class of committed instruction
system.switch_cpus.commit.refs                4190448                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              17564223                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       5.662340                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 5.662340                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      51687479                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       26341451                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1204977                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2004867                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         175022                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1547344                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4579808                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               1391993                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              380663                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  9979                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4246589                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            883601                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              55463251                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         34145                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               16598227                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          198                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          350044                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.074997                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       981205                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1905256                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.293134                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     56619696                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.510318                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.785264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         51649643     91.22%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           293723      0.52%     91.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           307048      0.54%     92.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           328579      0.58%     92.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           558914      0.99%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           805863      1.42%     95.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           226351      0.40%     95.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           219206      0.39%     96.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2230369      3.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     56619696                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    3702                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       222158                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3091274                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.579413                       # Inst execution rate
system.switch_cpus.iew.exec_refs             16209881                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             380652                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        18249970                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       5073198                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        27328                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       567058                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     24007035                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      15829229                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       383380                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      32808341                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         259341                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       6417178                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         175022                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       6879179                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1205009                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        45017                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          401                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          878                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1149192                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       300587                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          878                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       180552                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        41606                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          22004415                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              21203171                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.706785                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          15552398                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.374460                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               21261918                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         50008139                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        17669826                       # number of integer regfile writes
system.switch_cpus.ipc                       0.176605                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.176605                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       100147      0.30%      0.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      16778938     50.55%     50.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          533      0.00%     50.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     50.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     50.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     50.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     50.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     50.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     50.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     50.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     50.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     50.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     50.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     50.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     50.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     50.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     50.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     50.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     50.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     50.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     50.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     50.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     50.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     50.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     50.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     50.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     50.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     50.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     50.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     50.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     50.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     50.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     50.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     50.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     50.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     50.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     50.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     50.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     50.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     50.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     50.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     50.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     50.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     50.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     50.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     50.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     15909524     47.93%     98.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       402580      1.21%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       33191722                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             2224799                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.067029                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           89833      4.04%      4.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      4.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      4.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      4.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      4.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      4.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      4.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      4.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      4.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      4.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      4.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      4.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      4.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      4.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      4.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      4.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      4.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2116763     95.14%     99.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         18203      0.82%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       35316374                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    125353462                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     21203171                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     30450212                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           24007035                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          33191722                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      6442698                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       125524                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      9654828                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     56619696                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.586222                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.430254                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     45394980     80.18%     80.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      3588926      6.34%     86.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1773246      3.13%     89.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1361184      2.40%     92.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2183922      3.86%     95.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1180012      2.08%     97.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       772802      1.36%     99.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       216800      0.38%     99.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       147824      0.26%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     56619696                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.586184                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              883654                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    56                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       196410                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       177508                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      5073198                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       567058                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        22858155                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 56623398                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        29102758                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      22614526                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        7432486                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1750742                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       19782664                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        124158                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      67297678                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       25443828                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     32033153                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2799684                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          45222                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         175022                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      22789740                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          9418471                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     34369038                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         1743                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         2110                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           9090036                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         2097                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             78251563                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            49040935                       # The number of ROB writes
system.switch_cpus.timesIdled                      47                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1417530                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       107380                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2836150                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         107380                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 190178845979000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             841766                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        45191                       # Transaction distribution
system.membus.trans_dist::CleanEvict           791569                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3269                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3269                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        841768                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2526832                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2526832                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2526832                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     56974464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     56974464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                56974464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            845037                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  845037    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              845037                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2001402500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4738490250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             16.7                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  28311710250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190178845979000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 190178845979000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 190178845979000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1410637                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       153580                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2106254                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7979                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7979                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            62                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1410579                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4254642                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4254766                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     97724352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               97728320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          842304                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2892224                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2260924                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.047494                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.212693                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2153544     95.25%     95.25% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 107380      4.75%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2260924                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1526462500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2127828000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             7.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             91500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 190178845979000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       573582                       # number of demand (read+write) hits
system.l2.demand_hits::total                   573582                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       573582                       # number of overall hits
system.l2.overall_hits::total                  573582                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           61                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       844974                       # number of demand (read+write) misses
system.l2.demand_misses::total                 845038                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           61                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       844974                       # number of overall misses
system.l2.overall_misses::total                845038                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      5015000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  86029592500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      86034607500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      5015000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  86029592500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     86034607500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           61                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1418556                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1418620                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           61                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1418556                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1418620                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.595658                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.595676                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.595658                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.595676                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 82213.114754                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101813.301356                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101811.525044                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 82213.114754                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101813.301356                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101811.525044                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               45191                       # number of writebacks
system.l2.writebacks::total                     45191                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       844974                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            845035                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       844974                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           845035                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4405000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  77579882500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  77584287500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4405000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  77579882500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  77584287500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.595658                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.595674                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.595658                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.595674                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 72213.114754                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91813.336860                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91811.921991                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 72213.114754                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91813.336860                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91811.921991                       # average overall mshr miss latency
system.l2.replacements                         842304                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       108389                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           108389                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       108389                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       108389                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       101837                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        101837                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         4710                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4710                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         3269                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3269                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    282259000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     282259000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         7979                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7979                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.409700                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.409700                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 86344.141939                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86344.141939                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         3269                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3269                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    249569000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    249569000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.409700                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.409700                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 76344.141939                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76344.141939                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           61                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               62                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      5015000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5015000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           61                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             62                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 82213.114754                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80887.096774                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4405000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4405000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.983871                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 72213.114754                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72213.114754                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       568872                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            568872                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       841705                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          841707                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  85747333500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  85747333500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data      1410577                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1410579                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.596710                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.596710                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 101873.380222                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101873.138159                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       841705                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       841705                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  77330313500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  77330313500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.596710                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.596709                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 91873.415864                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91873.415864                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 190178845979000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8145.288544                       # Cycle average of tags in use
system.l2.tags.total_refs                     2706420                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    842304                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.213115                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              190150534269500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      65.665777                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.004924                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.011686                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.498407                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8079.107749                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.986219                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994298                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          348                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2507                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5318                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6522796                       # Number of tag accesses
system.l2.tags.data_accesses                  6522796                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 190178845979000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     54078144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           54082240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2892224                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2892224                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           61                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       844971                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              845035                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        45191                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              45191                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              2261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              4521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       137893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1910098102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1910242777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         2261                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       137893                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           140154                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      102156457                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            102156457                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      102156457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             2261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             4521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       137893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1910098102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2012399233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     45119.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        61.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    843567.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.021281764250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2808                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2808                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1613786                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              42363                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      845034                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      45191                       # Number of write requests accepted
system.mem_ctrls.readBursts                    845034                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    45191                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1406                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    72                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             54327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             53258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             52776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             52840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             52542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             51926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             51462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             51449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             52354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             52546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            52056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            51948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            51996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            53681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            53641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            54826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2813                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.47                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.31                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  26842056000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4218140000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             42660081000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31817.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50567.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    49202                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   11588                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  5.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                25.68                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                845034                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                45191                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  198504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  341328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  245063                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   58730                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       827917                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     68.699215                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    66.683266                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    27.540200                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       788524     95.24%     95.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        34370      4.15%     99.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3585      0.43%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          936      0.11%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          294      0.04%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          111      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           48      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           25      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           24      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       827917                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2808                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     297.152066                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     70.543675                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   7137.976888                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383         2804     99.86%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-32767            2      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::49152-65535            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::360448-376831            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2808                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2808                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.059473                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.055720                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.363585                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2727     97.12%     97.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               14      0.50%     97.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               50      1.78%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               15      0.53%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2808                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               53992192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   89984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2886080                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                54082176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2892224                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1907.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       101.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1910.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    102.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.70                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   28311626500                       # Total gap between requests
system.mem_ctrls.avgGap                      31802.78                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     53988288                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2886080                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 137893.471130024729                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1906924291.159697771072                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 101939443.944401055574                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           61                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       844973                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        45191                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1893500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  42658187500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 578956001750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     31040.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50484.68                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12811312.03                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     6.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2962271760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1574454420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3020548440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          119376180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2234831040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      12764823390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        122311680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        22798616910                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        805.271625                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    215011750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    945360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  27151327250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2949169860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1567490595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3002941200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          116019720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2234831040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      12760995840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        125569440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        22757017695                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        803.802296                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    223097750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    945360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  27143241250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 190150534268750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    28311699000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 190178845979000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       883475                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           883486                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       883475                       # number of overall hits
system.cpu.icache.overall_hits::total          883486                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          126                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            127                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          126                       # number of overall misses
system.cpu.icache.overall_misses::total           127                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8604000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8604000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8604000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8604000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       883601                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       883613                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       883601                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       883613                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.083333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000143                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000144                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.083333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000143                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000144                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 68285.714286                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67748.031496                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 68285.714286                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67748.031496                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           65                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           65                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           65                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           65                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5107000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5107000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5107000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5107000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000069                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000069                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000069                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000069                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 83721.311475                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 83721.311475                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 83721.311475                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 83721.311475                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       883475                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          883486                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          126                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           127                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8604000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8604000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       883601                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       883613                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000143                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000144                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 68285.714286                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67748.031496                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           65                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           65                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5107000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5107000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000069                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000069                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 83721.311475                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83721.311475                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 190178845979000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.006103                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      190150534269500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000149                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.005954                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000012                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000012                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1767288                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1767288                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190178845979000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190178845979000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190178845979000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 190178845979000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190178845979000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190178845979000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 190178845979000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      1719903                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1719903                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      1719903                       # number of overall hits
system.cpu.dcache.overall_hits::total         1719903                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2979014                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2979016                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2979014                       # number of overall misses
system.cpu.dcache.overall_misses::total       2979016                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 200753066657                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 200753066657                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 200753066657                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 200753066657                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4698917                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4698919                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4698917                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4698919                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.633979                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.633979                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.633979                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.633979                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 67389.098090                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67389.052847                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 67389.098090                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67389.052847                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     39554919                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           63                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1223958                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.317219                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           21                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       108389                       # number of writebacks
system.cpu.dcache.writebacks::total            108389                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1560458                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1560458                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1560458                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1560458                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1418556                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1418556                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1418556                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1418556                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  94268620698                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  94268620698                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  94268620698                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  94268620698                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.301890                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.301890                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.301890                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.301890                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 66453.929699                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66453.929699                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 66453.929699                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66453.929699                       # average overall mshr miss latency
system.cpu.dcache.replacements                1417530                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1461467                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1461467                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2970979                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2970981                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 200398792000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 200398792000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4432446                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4432448                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.670280                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.670280                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 67452.106528                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67452.061121                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1560287                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1560287                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1410692                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1410692                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  93925043000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  93925043000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.318265                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.318265                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 66580.829125                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66580.829125                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       258436                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         258436                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         8035                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8035                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    354274657                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    354274657                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       266471                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       266471                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.030153                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030153                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 44091.432110                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44091.432110                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          171                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          171                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         7864                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         7864                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    343577698                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    343577698                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.029512                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029512                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 43689.941251                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 43689.941251                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 190178845979000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.152346                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3136957                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1417530                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.212974                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      190150534270000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.152346                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000149                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000149                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          497                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          524                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10816392                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10816392                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               190267457162000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  53457                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829344                       # Number of bytes of host memory used
host_op_rate                                    94900                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   748.26                       # Real time elapsed on the host
host_tick_rate                              118422797                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000012                       # Number of instructions simulated
sim_ops                                      71009647                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.088611                       # Number of seconds simulated
sim_ticks                                 88611183000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3011398                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6022786                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      5251958                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       108934                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      9573404                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      4628336                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      5251958                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       623622                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         9595657                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           13288                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        60779                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          45739772                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         26333508                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       108934                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            8501738                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4623647                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      4419554                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       53445404                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    176537913                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.302742                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.362107                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    164616221     93.25%     93.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2635058      1.49%     94.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1336899      0.76%     95.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2752337      1.56%     97.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       182889      0.10%     97.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       237753      0.13%     97.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       101723      0.06%     97.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        51386      0.03%     97.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4623647      2.62%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    176537913                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         1114                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          53428657                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              12628685                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        14896      0.03%      0.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     40661127     76.08%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          186      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     12628685     23.63%     99.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       140510      0.26%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     53445404                       # Class of committed instruction
system.switch_cpus.commit.refs               12769195                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              53445404                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       5.907412                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 5.907412                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     167366631                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       59222422                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2198579                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2628465                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         108985                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       4919706                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            13166738                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               5120525                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              206658                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  6550                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             9595657                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            481268                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             176577570                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         17738                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               34565516                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles          217970                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.054145                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       535811                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      4641624                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.195040                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    177222366                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.345894                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.471141                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        166397717     93.89%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           676078      0.38%     94.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           681429      0.38%     94.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           669000      0.38%     95.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1212571      0.68%     95.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2287733      1.29%     97.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           469915      0.27%     97.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           477545      0.27%     97.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4350378      2.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    177222366                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts       132975                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          8750168                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.581191                       # Inst execution rate
system.switch_cpus.iew.exec_refs             60136390                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             206655                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        44715337                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      13489261                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        17491                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       309399                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     57856308                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      59929735                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       216652                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     103000082                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         810165                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      25766303                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         108985                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      27252467                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      4894643                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        23141                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          222                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          262                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       860574                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       168889                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          262                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       107653                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        25322                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          56125171                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              55891767                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.735591                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          41285169                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.315376                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               55920729                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        165289483                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        46891185                       # number of integer regfile writes
system.switch_cpus.ipc                       0.169279                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.169279                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        65090      0.06%      0.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      42949381     41.61%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          312      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     59981306     58.11%     99.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       220644      0.21%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      103216733                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             8862629                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.085864                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           57636      0.65%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        8794020     99.23%     99.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         10973      0.12%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      112014272                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    392671587                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     55891767                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     62267295                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           57856308                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         103216733                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      4410892                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       153125                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      6960585                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    177222366                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.582414                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.401487                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    141764173     79.99%     79.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     11525225      6.50%     86.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      5386714      3.04%     89.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      3901415      2.20%     91.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      7833827      4.42%     96.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3897146      2.20%     98.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2269400      1.28%     99.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       379331      0.21%     99.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       265135      0.15%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    177222366                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.582414                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              481268                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        58919                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        72651                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     13489261                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       309399                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        77986394                       # number of misc regfile reads
system.switch_cpus.numCycles                177222366                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        79456904                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      70303536                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       27681322                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3715840                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       79204975                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        192861                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     156840442                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       58645138                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     76676919                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5475252                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          37799                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         108985                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      88464555                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          6373364                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     76086638                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          830                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         1088                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          29938823                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         1079                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            229779224                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           116419103                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5155556                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       404059                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10311112                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         404059                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  88611183000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3010505                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        21286                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2990112                       # Transaction distribution
system.membus.trans_dist::ReadExReq               884                       # Transaction distribution
system.membus.trans_dist::ReadExResp              884                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3010504                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      9034175                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      9034175                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9034175                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    194091200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    194091200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               194091200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3011388                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3011388    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3011388                       # Request fanout histogram
system.membus.reqLayer2.occupancy          6521971500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        16969007250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             19.1                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  88611183000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  88611183000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  88611183000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  88611183000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5152625                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        92011                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8078253                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2931                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2931                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5152625                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     15466668                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15466668                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    334481984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              334481984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3014708                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1362304                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8170264                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.049455                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.216816                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7766205     95.05%     95.05% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 404059      4.95%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8170264                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5226281000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7733334000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             8.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  88611183000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      2144167                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2144167                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      2144167                       # number of overall hits
system.l2.overall_hits::total                 2144167                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      3011389                       # number of demand (read+write) misses
system.l2.demand_misses::total                3011389                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      3011389                       # number of overall misses
system.l2.overall_misses::total               3011389                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 307131165500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     307131165500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 307131165500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    307131165500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      5155556                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5155556                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      5155556                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5155556                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.584106                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.584106                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.584106                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.584106                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 101989.867633                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101989.867633                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101989.867633                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101989.867633                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               21286                       # number of writebacks
system.l2.writebacks::total                     21286                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      3011389                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3011389                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      3011389                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3011389                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 277017275500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 277017275500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 277017275500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 277017275500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.584106                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.584106                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.584106                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.584106                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91989.867633                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91989.867633                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91989.867633                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91989.867633                       # average overall mshr miss latency
system.l2.replacements                        3014708                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        70725                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            70725                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        70725                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        70725                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       400748                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        400748                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         2047                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2047                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          884                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 884                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     82043000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      82043000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         2931                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2931                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.301604                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.301604                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 92808.823529                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92808.823529                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          884                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            884                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     73203000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     73203000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.301604                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.301604                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 82808.823529                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82808.823529                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      2142120                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2142120                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      3010505                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3010505                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 307049122500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 307049122500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      5152625                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5152625                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.584266                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.584266                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 101992.563540                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101992.563540                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      3010505                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3010505                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 276944072500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 276944072500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.584266                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.584266                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 91992.563540                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91992.563540                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  88611183000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                     9938254                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3022900                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.287656                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      15.481832                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8176.518168                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001890                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.998110                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          351                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2489                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5332                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  23636932                       # Number of tag accesses
system.l2.tags.data_accesses                 23636932                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  88611183000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.data    192728896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          192728896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1362304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1362304                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.data      3011389                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3011389                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        21286                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              21286                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.data   2174995181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2174995181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       15373951                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             15373951                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       15373951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   2174995181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2190369132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     21223.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   3009144.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.121590322250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1322                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1322                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5683877                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              19944                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3011388                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      21286                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3011388                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    21286                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2244                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    63                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            193786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            188528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            187134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            187215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            187531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            184521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            185972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            185673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            187333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            187566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           185428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           188089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           186497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           188746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           190796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           194329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1310                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.63                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.32                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  96231016000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                15045720000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            152652466000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31979.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50729.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    54118                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5280                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  1.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                24.88                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3011388                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                21286                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  598550                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1264100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  934252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  212242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2970962                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     65.279542                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.804814                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    12.238362                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2922186     98.36%     98.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        46737      1.57%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1316      0.04%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          435      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          149      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           65      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           44      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           13      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           17      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2970962                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1322                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2213.279879                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     87.176731                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  32383.353835                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767         1313     99.32%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-65535            2      0.15%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-98303            1      0.08%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::98304-131071            1      0.08%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-163839            1      0.08%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::262144-294911            1      0.08%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::491520-524287            1      0.08%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::524288-557055            1      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::851968-884735            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1322                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1322                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.048411                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.045292                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.333474                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1289     97.50%     97.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               10      0.76%     98.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               18      1.36%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      0.23%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.08%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1322                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              192585216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  143616                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1357824                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               192728832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1362304                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2173.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        15.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2174.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     15.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   88611160000                       # Total gap between requests
system.mem_ctrls.avgGap                      29218.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.data    192585216                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1357824                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.data 2173373715.143832683563                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 15323393.210990086198                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      3011388                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        21286                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 152652466000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2161160937750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50691.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 101529687.95                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     1.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          10638735660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5654622105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         10772732040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           57164220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6994603200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      40090514520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        266260800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        74474632545                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        840.465391                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    370391750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2958800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  85281991250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          10573933020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5620178685                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         10712570400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           53583300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6994603200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      40093930530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        263384160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        74312183295                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        838.632109                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    362994500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2958800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  85289388500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 190150534268750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   116922882000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 190267457162000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1364743                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1364754                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1364743                       # number of overall hits
system.cpu.icache.overall_hits::total         1364754                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          126                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            127                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          126                       # number of overall misses
system.cpu.icache.overall_misses::total           127                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8604000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8604000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8604000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8604000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1364869                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1364881                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1364869                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1364881                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.083333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000092                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000093                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.083333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000092                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000093                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 68285.714286                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67748.031496                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 68285.714286                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67748.031496                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           65                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           65                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           65                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           65                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5107000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5107000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5107000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5107000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000045                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000045                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000045                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000045                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 83721.311475                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 83721.311475                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 83721.311475                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 83721.311475                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1364743                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1364754                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          126                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           127                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8604000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8604000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1364869                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1364881                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000092                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000093                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 68285.714286                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67748.031496                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           65                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           65                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5107000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5107000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000045                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000045                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 83721.311475                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83721.311475                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 190267457162000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.034975                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1364816                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                62                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          22013.161290                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      190150534269500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000615                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.034360                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000067                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000068                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2729824                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2729824                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190267457162000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190267457162000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190267457162000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 190267457162000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190267457162000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190267457162000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 190267457162000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      4290434                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4290434                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4290434                       # number of overall hits
system.cpu.dcache.overall_hits::total         4290434                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     13553110                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       13553112                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     13553110                       # number of overall misses
system.cpu.dcache.overall_misses::total      13553112                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 914138932134                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 914138932134                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 914138932134                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 914138932134                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     17843544                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     17843546                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     17843544                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     17843546                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.759553                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.759553                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.759553                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.759553                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 67448.646999                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67448.637046                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 67448.646999                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67448.637046                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    195595212                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           91                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           6182169                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.638606                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    15.166667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       179114                       # number of writebacks
system.cpu.dcache.writebacks::total            179114                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      6978998                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      6978998                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      6978998                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      6978998                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      6574112                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6574112                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      6574112                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6574112                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 431833290726                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 431833290726                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 431833290726                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 431833290726                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.368431                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.368431                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.368431                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.368431                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 65686.938514                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65686.938514                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 65686.938514                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65686.938514                       # average overall mshr miss latency
system.cpu.dcache.replacements                6573086                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3894483                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3894483                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     13542080                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      13542082                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 913671956500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 913671956500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     17436563                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17436565                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.776648                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.776648                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 67469.100500                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67469.090536                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      6978721                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      6978721                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      6563359                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6563359                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 431381913500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 431381913500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.376414                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.376414                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 65725.783627                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65725.783627                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       395951                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         395951                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        11030                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        11030                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    466975634                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    466975634                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       406981                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       406981                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.027102                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027102                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 42336.866183                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42336.866183                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          277                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          277                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        10753                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10753                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    451377226                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    451377226                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.026421                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026421                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 41976.864689                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41976.864689                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 190267457162000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.629171                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            10864544                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6574110                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.652626                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      190150534270000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.629171                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000614                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000614                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          489                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          534                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          42261202                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         42261202                       # Number of data accesses

---------- End Simulation Statistics   ----------
