[Files List]
C:\Program Files\Aldec\Active-HDL 6.3\VLIB\STD/src/standard.vhd=S
C:\Program Files\Aldec\Active-HDL 6.3\VLIB\IEEE/src/stdlogic.vhd=S
E:\marcel facultate\Semestrul II\Cursuri\DSD\bariere_pb2_sub2/src/or_gate.vhd=S
E:\marcel facultate\Semestrul II\Cursuri\DSD\bariere_pb2_sub2/src/cale_ferata.vhd=S
E:\marcel facultate\Semestrul II\Cursuri\DSD\bariere_pb2_sub2/src/bariere.vhd=S
