input: Something

source: |
  transfer:
    out 2
    sign 0
    in 1
    store *2
    iret

  print:
    movh
    store *2
    load 16
    store *3
    sign 3
    ei
    char:
      load *2
      load *3
      dec
      store *3
      jne char
    di
    sign 3
    load *2
    ret
  
  _start:
    vec
    func transfer
    store *0
    timer 7
    sign 3
    load 1
    loop:
      call print
      cmp 0
      jne loop
    call print
    halt




machine_code: |-
  [{"_start": 20},
   {"index": 0, "opcode": "out", "arg": 2},
   {"index": 1, "opcode": "sign", "arg": 0},
   {"index": 2, "opcode": "in", "arg": 1},
   {"index": 3, "opcode": "store", "arg": "*2"},
   {"index": 4, "opcode": "iret"},
   {"index": 5, "opcode": "movh"},
   {"index": 6, "opcode": "store", "arg": "*2"},
   {"index": 7, "opcode": "load", "arg": 16},
   {"index": 8, "opcode": "store", "arg": "*3"},
   {"index": 9, "opcode": "sign", "arg": 3},
   {"index": 10, "opcode": "ei"},
   {"index": 11, "opcode": "load", "arg": "*2"},
   {"index": 12, "opcode": "load", "arg": "*3"},
   {"index": 13, "opcode": "dec"},
   {"index": 14, "opcode": "store", "arg": "*3"},
   {"index": 15, "opcode": "jne", "arg": 11},
   {"index": 16, "opcode": "di"},
   {"index": 17, "opcode": "sign", "arg": 3},
   {"index": 18, "opcode": "load", "arg": "*2"},
   {"index": 19, "opcode": "ret"},
   {"index": 20, "opcode": "vec"},
   {"index": 21, "opcode": "func", "arg": 0},
   {"index": 22, "opcode": "store", "arg": "*0"},
   {"index": 23, "opcode": "timer", "arg": 7},
   {"index": 24, "opcode": "sign", "arg": 3},
   {"index": 25, "opcode": "load", "arg": 1},
   {"index": 26, "opcode": "call", "arg": 5},
   {"index": 27, "opcode": "cmp", "arg": 0},
   {"index": 28, "opcode": "jne", "arg": 26},
   {"index": 29, "opcode": "call", "arg": 5},
   {"index": 30, "opcode": "halt"}]

output: |
  Something
  
  ticks_count: 4280
  instructions_count: 1907

out_processor: |
  DEBUG: [20: vec ] - TICK: 0 | ACC: 0 | BUF: 0 | STACK: 0 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 0
  DEBUG: [21: func 0] - TICK: 1 | ACC: 0 | BUF: 0 | STACK: 0 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 0
  DEBUG: [22: store *0] - TICK: 2 | ACC: 0 | BUF: 0 | STACK: 0 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 0
  DEBUG: [23: timer 7] - TICK: 3 | ACC: 0 | BUF: 0 | STACK: 0 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [24: sign 3] - TICK: 4 | ACC: 0 | BUF: 0 | STACK: 0 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [25: load 1] - TICK: 5 | ACC: 1 | BUF: 0 | STACK: 0 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [26: call 5] - TICK: 6 | ACC: 1 | BUF: 0 | STACK: -1 | ADDR: -1 | ALU_OUT: -1 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [26: call 5] - TICK: 7 | ACC: 1 | BUF: 1 | STACK: -1 | ADDR: -1 | ALU_OUT: 1 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [26: call 5] - TICK: 8 | ACC: 26 | BUF: 1 | STACK: -1 | ADDR: -1 | ALU_OUT: 26 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [26: call 5] - TICK: 9 | ACC: 1 | BUF: 1 | STACK: -1 | ADDR: -1 | ALU_OUT: 1 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [5: movh ] - TICK: 10 | ACC: 16777216 | BUF: 1 | STACK: -1 | ADDR: -1 | ALU_OUT: 16777216 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [6: store *2] - TICK: 11 | ACC: 16777216 | BUF: 1 | STACK: -1 | ADDR: 2 | ALU_OUT: 16777216 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [7: load 16] - TICK: 12 | ACC: 16 | BUF: 1 | STACK: -1 | ADDR: 2 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [8: store *3] - TICK: 13 | ACC: 16 | BUF: 1 | STACK: -1 | ADDR: 3 | ALU_OUT: 16 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [9: sign 3] - TICK: 14 | ACC: 16 | BUF: 1 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [10: ei ] - TICK: 15 | ACC: 16 | BUF: 1 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [11: load *2] - TICK: 16 | ACC: 16777216 | BUF: 1 | STACK: -1 | ADDR: 2 | ALU_OUT: 16777216 | MEM_OUT: 16777216 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  INFO: Interruption Request!
  DEBUG: Interrupt! [11: load *2] - TICK: 17 | ACC: 16777216 | BUF: 1 | STACK: -2 | ADDR: -2 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 18 | ACC: 16777216 | BUF: 16777216 | STACK: -2 | ADDR: -2 | ALU_OUT: 16777216 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 19 | ACC: 12 | BUF: 16777216 | STACK: -2 | ADDR: -2 | ALU_OUT: 12 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 20 | ACC: 16777216 | BUF: 16777216 | STACK: -2 | ADDR: -2 | ALU_OUT: 16777216 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 21 | ACC: 16777216 | BUF: 16777216 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 22 | ACC: 16777216 | BUF: 16777216 | STACK: -3 | ADDR: -3 | ALU_OUT: 16777216 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 23 | ACC: 16777216 | BUF: 16777216 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [0: out 2] - TICK: 24 | ACC: 16777216 | BUF: 16777216 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [1: sign 0] - TICK: 25 | ACC: 33554432 | BUF: 16777216 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [2: in 1] - TICK: 26 | ACC: 33554432 | BUF: 16777216 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [3: store *2] - TICK: 27 | ACC: 33554432 | BUF: 16777216 | STACK: -3 | ADDR: 2 | ALU_OUT: 33554432 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 28 | ACC: 33554432 | BUF: 16777216 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 29 | ACC: 16777216 | BUF: 16777216 | STACK: -3 | ADDR: -3 | ALU_OUT: 16777216 | MEM_OUT: 16777216 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 30 | ACC: 16777216 | BUF: 16777216 | STACK: -2 | ADDR: -3 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 31 | ACC: 16777216 | BUF: 16777216 | STACK: -2 | ADDR: -2 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 32 | ACC: 16777216 | BUF: 16777216 | STACK: -2 | ADDR: -2 | ALU_OUT: 12 | MEM_OUT: 12 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  INFO: Return from interruption!
  DEBUG: [4: iret ] - TICK: 33 | ACC: 16777216 | BUF: 16777216 | STACK: -1 | ADDR: -2 | ALU_OUT: -1 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [12: load *3] - TICK: 34 | ACC: 16 | BUF: 16777216 | STACK: -1 | ADDR: 3 | ALU_OUT: 16 | MEM_OUT: 16 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [13: dec ] - TICK: 35 | ACC: 15 | BUF: 16777216 | STACK: -1 | ADDR: 3 | ALU_OUT: 15 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [14: store *3] - TICK: 36 | ACC: 15 | BUF: 16777216 | STACK: -1 | ADDR: 3 | ALU_OUT: 15 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 37 | ACC: 15 | BUF: 16777216 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 38 | ACC: 15 | BUF: 16777216 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [11: load *2] - TICK: 39 | ACC: 33554432 | BUF: 16777216 | STACK: -1 | ADDR: 2 | ALU_OUT: 33554432 | MEM_OUT: 33554432 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  INFO: Interruption Request!
  DEBUG: Interrupt! [11: load *2] - TICK: 40 | ACC: 33554432 | BUF: 16777216 | STACK: -2 | ADDR: -2 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 41 | ACC: 33554432 | BUF: 33554432 | STACK: -2 | ADDR: -2 | ALU_OUT: 33554432 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 42 | ACC: 12 | BUF: 33554432 | STACK: -2 | ADDR: -2 | ALU_OUT: 12 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 43 | ACC: 33554432 | BUF: 33554432 | STACK: -2 | ADDR: -2 | ALU_OUT: 33554432 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 44 | ACC: 33554432 | BUF: 33554432 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 45 | ACC: 33554432 | BUF: 33554432 | STACK: -3 | ADDR: -3 | ALU_OUT: 33554432 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 46 | ACC: 33554432 | BUF: 33554432 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [0: out 2] - TICK: 47 | ACC: 33554432 | BUF: 33554432 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [1: sign 0] - TICK: 48 | ACC: 33554432 | BUF: 33554432 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [2: in 1] - TICK: 49 | ACC: 33554432 | BUF: 33554432 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [3: store *2] - TICK: 50 | ACC: 33554432 | BUF: 33554432 | STACK: -3 | ADDR: 2 | ALU_OUT: 33554432 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 51 | ACC: 33554432 | BUF: 33554432 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 52 | ACC: 33554432 | BUF: 33554432 | STACK: -3 | ADDR: -3 | ALU_OUT: 33554432 | MEM_OUT: 33554432 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 53 | ACC: 33554432 | BUF: 33554432 | STACK: -2 | ADDR: -3 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 54 | ACC: 33554432 | BUF: 33554432 | STACK: -2 | ADDR: -2 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 55 | ACC: 33554432 | BUF: 33554432 | STACK: -2 | ADDR: -2 | ALU_OUT: 12 | MEM_OUT: 12 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  INFO: Return from interruption!
  DEBUG: [4: iret ] - TICK: 56 | ACC: 33554432 | BUF: 33554432 | STACK: -1 | ADDR: -2 | ALU_OUT: -1 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [12: load *3] - TICK: 57 | ACC: 15 | BUF: 33554432 | STACK: -1 | ADDR: 3 | ALU_OUT: 15 | MEM_OUT: 15 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [13: dec ] - TICK: 58 | ACC: 14 | BUF: 33554432 | STACK: -1 | ADDR: 3 | ALU_OUT: 14 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [14: store *3] - TICK: 59 | ACC: 14 | BUF: 33554432 | STACK: -1 | ADDR: 3 | ALU_OUT: 14 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 60 | ACC: 14 | BUF: 33554432 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 61 | ACC: 14 | BUF: 33554432 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [11: load *2] - TICK: 62 | ACC: 33554432 | BUF: 33554432 | STACK: -1 | ADDR: 2 | ALU_OUT: 33554432 | MEM_OUT: 33554432 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  INFO: Interruption Request!
  DEBUG: Interrupt! [11: load *2] - TICK: 63 | ACC: 33554432 | BUF: 33554432 | STACK: -2 | ADDR: -2 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 64 | ACC: 33554432 | BUF: 33554432 | STACK: -2 | ADDR: -2 | ALU_OUT: 33554432 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 65 | ACC: 12 | BUF: 33554432 | STACK: -2 | ADDR: -2 | ALU_OUT: 12 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 66 | ACC: 33554432 | BUF: 33554432 | STACK: -2 | ADDR: -2 | ALU_OUT: 33554432 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 67 | ACC: 33554432 | BUF: 33554432 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 68 | ACC: 33554432 | BUF: 33554432 | STACK: -3 | ADDR: -3 | ALU_OUT: 33554432 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 69 | ACC: 33554432 | BUF: 33554432 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [0: out 2] - TICK: 70 | ACC: 33554432 | BUF: 33554432 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [1: sign 0] - TICK: 71 | ACC: 67108864 | BUF: 33554432 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [2: in 1] - TICK: 72 | ACC: 67108865 | BUF: 33554432 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [3: store *2] - TICK: 73 | ACC: 67108865 | BUF: 33554432 | STACK: -3 | ADDR: 2 | ALU_OUT: 67108865 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 74 | ACC: 67108865 | BUF: 33554432 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 75 | ACC: 33554432 | BUF: 33554432 | STACK: -3 | ADDR: -3 | ALU_OUT: 33554432 | MEM_OUT: 33554432 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 76 | ACC: 33554432 | BUF: 33554432 | STACK: -2 | ADDR: -3 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 77 | ACC: 33554432 | BUF: 33554432 | STACK: -2 | ADDR: -2 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 78 | ACC: 33554432 | BUF: 33554432 | STACK: -2 | ADDR: -2 | ALU_OUT: 12 | MEM_OUT: 12 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  INFO: Return from interruption!
  DEBUG: [4: iret ] - TICK: 79 | ACC: 33554432 | BUF: 33554432 | STACK: -1 | ADDR: -2 | ALU_OUT: -1 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [12: load *3] - TICK: 80 | ACC: 14 | BUF: 33554432 | STACK: -1 | ADDR: 3 | ALU_OUT: 14 | MEM_OUT: 14 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [13: dec ] - TICK: 81 | ACC: 13 | BUF: 33554432 | STACK: -1 | ADDR: 3 | ALU_OUT: 13 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [14: store *3] - TICK: 82 | ACC: 13 | BUF: 33554432 | STACK: -1 | ADDR: 3 | ALU_OUT: 13 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 83 | ACC: 13 | BUF: 33554432 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 84 | ACC: 13 | BUF: 33554432 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [11: load *2] - TICK: 85 | ACC: 67108865 | BUF: 33554432 | STACK: -1 | ADDR: 2 | ALU_OUT: 67108865 | MEM_OUT: 67108865 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  INFO: Interruption Request!
  DEBUG: Interrupt! [11: load *2] - TICK: 86 | ACC: 67108865 | BUF: 33554432 | STACK: -2 | ADDR: -2 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 87 | ACC: 67108865 | BUF: 67108865 | STACK: -2 | ADDR: -2 | ALU_OUT: 67108865 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 88 | ACC: 12 | BUF: 67108865 | STACK: -2 | ADDR: -2 | ALU_OUT: 12 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 89 | ACC: 67108865 | BUF: 67108865 | STACK: -2 | ADDR: -2 | ALU_OUT: 67108865 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 90 | ACC: 67108865 | BUF: 67108865 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 91 | ACC: 67108865 | BUF: 67108865 | STACK: -3 | ADDR: -3 | ALU_OUT: 67108865 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 92 | ACC: 67108865 | BUF: 67108865 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [0: out 2] - TICK: 93 | ACC: 67108865 | BUF: 67108865 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [1: sign 0] - TICK: 94 | ACC: 67108865 | BUF: 67108865 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [2: in 1] - TICK: 95 | ACC: 67108865 | BUF: 67108865 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [3: store *2] - TICK: 96 | ACC: 67108865 | BUF: 67108865 | STACK: -3 | ADDR: 2 | ALU_OUT: 67108865 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 97 | ACC: 67108865 | BUF: 67108865 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 98 | ACC: 67108865 | BUF: 67108865 | STACK: -3 | ADDR: -3 | ALU_OUT: 67108865 | MEM_OUT: 67108865 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 99 | ACC: 67108865 | BUF: 67108865 | STACK: -2 | ADDR: -3 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 100 | ACC: 67108865 | BUF: 67108865 | STACK: -2 | ADDR: -2 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 101 | ACC: 67108865 | BUF: 67108865 | STACK: -2 | ADDR: -2 | ALU_OUT: 12 | MEM_OUT: 12 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  INFO: Return from interruption!
  DEBUG: [4: iret ] - TICK: 102 | ACC: 67108865 | BUF: 67108865 | STACK: -1 | ADDR: -2 | ALU_OUT: -1 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [12: load *3] - TICK: 103 | ACC: 13 | BUF: 67108865 | STACK: -1 | ADDR: 3 | ALU_OUT: 13 | MEM_OUT: 13 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [13: dec ] - TICK: 104 | ACC: 12 | BUF: 67108865 | STACK: -1 | ADDR: 3 | ALU_OUT: 12 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [14: store *3] - TICK: 105 | ACC: 12 | BUF: 67108865 | STACK: -1 | ADDR: 3 | ALU_OUT: 12 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 106 | ACC: 12 | BUF: 67108865 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 107 | ACC: 12 | BUF: 67108865 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [11: load *2] - TICK: 108 | ACC: 67108865 | BUF: 67108865 | STACK: -1 | ADDR: 2 | ALU_OUT: 67108865 | MEM_OUT: 67108865 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  INFO: Interruption Request!
  DEBUG: Interrupt! [11: load *2] - TICK: 109 | ACC: 67108865 | BUF: 67108865 | STACK: -2 | ADDR: -2 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 110 | ACC: 67108865 | BUF: 67108865 | STACK: -2 | ADDR: -2 | ALU_OUT: 67108865 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 111 | ACC: 12 | BUF: 67108865 | STACK: -2 | ADDR: -2 | ALU_OUT: 12 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 112 | ACC: 67108865 | BUF: 67108865 | STACK: -2 | ADDR: -2 | ALU_OUT: 67108865 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 113 | ACC: 67108865 | BUF: 67108865 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 114 | ACC: 67108865 | BUF: 67108865 | STACK: -3 | ADDR: -3 | ALU_OUT: 67108865 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 115 | ACC: 67108865 | BUF: 67108865 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [0: out 2] - TICK: 116 | ACC: 67108865 | BUF: 67108865 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [1: sign 0] - TICK: 117 | ACC: 134217730 | BUF: 67108865 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [2: in 1] - TICK: 118 | ACC: 134217730 | BUF: 67108865 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [3: store *2] - TICK: 119 | ACC: 134217730 | BUF: 67108865 | STACK: -3 | ADDR: 2 | ALU_OUT: 134217730 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 120 | ACC: 134217730 | BUF: 67108865 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 121 | ACC: 67108865 | BUF: 67108865 | STACK: -3 | ADDR: -3 | ALU_OUT: 67108865 | MEM_OUT: 67108865 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 122 | ACC: 67108865 | BUF: 67108865 | STACK: -2 | ADDR: -3 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 123 | ACC: 67108865 | BUF: 67108865 | STACK: -2 | ADDR: -2 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 124 | ACC: 67108865 | BUF: 67108865 | STACK: -2 | ADDR: -2 | ALU_OUT: 12 | MEM_OUT: 12 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  INFO: Return from interruption!
  DEBUG: [4: iret ] - TICK: 125 | ACC: 67108865 | BUF: 67108865 | STACK: -1 | ADDR: -2 | ALU_OUT: -1 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [12: load *3] - TICK: 126 | ACC: 12 | BUF: 67108865 | STACK: -1 | ADDR: 3 | ALU_OUT: 12 | MEM_OUT: 12 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [13: dec ] - TICK: 127 | ACC: 11 | BUF: 67108865 | STACK: -1 | ADDR: 3 | ALU_OUT: 11 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [14: store *3] - TICK: 128 | ACC: 11 | BUF: 67108865 | STACK: -1 | ADDR: 3 | ALU_OUT: 11 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 129 | ACC: 11 | BUF: 67108865 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 130 | ACC: 11 | BUF: 67108865 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [11: load *2] - TICK: 131 | ACC: 134217730 | BUF: 67108865 | STACK: -1 | ADDR: 2 | ALU_OUT: 134217730 | MEM_OUT: 134217730 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  INFO: Interruption Request!
  DEBUG: Interrupt! [11: load *2] - TICK: 132 | ACC: 134217730 | BUF: 67108865 | STACK: -2 | ADDR: -2 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 133 | ACC: 134217730 | BUF: 134217730 | STACK: -2 | ADDR: -2 | ALU_OUT: 134217730 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 134 | ACC: 12 | BUF: 134217730 | STACK: -2 | ADDR: -2 | ALU_OUT: 12 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 135 | ACC: 134217730 | BUF: 134217730 | STACK: -2 | ADDR: -2 | ALU_OUT: 134217730 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 136 | ACC: 134217730 | BUF: 134217730 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 137 | ACC: 134217730 | BUF: 134217730 | STACK: -3 | ADDR: -3 | ALU_OUT: 134217730 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 138 | ACC: 134217730 | BUF: 134217730 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [0: out 2] - TICK: 139 | ACC: 134217730 | BUF: 134217730 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [1: sign 0] - TICK: 140 | ACC: 134217730 | BUF: 134217730 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [2: in 1] - TICK: 141 | ACC: 134217730 | BUF: 134217730 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [3: store *2] - TICK: 142 | ACC: 134217730 | BUF: 134217730 | STACK: -3 | ADDR: 2 | ALU_OUT: 134217730 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 143 | ACC: 134217730 | BUF: 134217730 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 144 | ACC: 134217730 | BUF: 134217730 | STACK: -3 | ADDR: -3 | ALU_OUT: 134217730 | MEM_OUT: 134217730 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 145 | ACC: 134217730 | BUF: 134217730 | STACK: -2 | ADDR: -3 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 146 | ACC: 134217730 | BUF: 134217730 | STACK: -2 | ADDR: -2 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 147 | ACC: 134217730 | BUF: 134217730 | STACK: -2 | ADDR: -2 | ALU_OUT: 12 | MEM_OUT: 12 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  INFO: Return from interruption!
  DEBUG: [4: iret ] - TICK: 148 | ACC: 134217730 | BUF: 134217730 | STACK: -1 | ADDR: -2 | ALU_OUT: -1 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [12: load *3] - TICK: 149 | ACC: 11 | BUF: 134217730 | STACK: -1 | ADDR: 3 | ALU_OUT: 11 | MEM_OUT: 11 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [13: dec ] - TICK: 150 | ACC: 10 | BUF: 134217730 | STACK: -1 | ADDR: 3 | ALU_OUT: 10 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [14: store *3] - TICK: 151 | ACC: 10 | BUF: 134217730 | STACK: -1 | ADDR: 3 | ALU_OUT: 10 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 152 | ACC: 10 | BUF: 134217730 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 153 | ACC: 10 | BUF: 134217730 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [13: dec ] - TICK: 380 | ACC: 0 | BUF: 83 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [14: store *3] - TICK: 381 | ACC: 0 | BUF: 83 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 382 | ACC: 0 | BUF: 83 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 383 | ACC: 0 | BUF: 83 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [16: di ] - TICK: 384 | ACC: 0 | BUF: 83 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [17: sign 3] - TICK: 385 | ACC: 0 | BUF: 83 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [18: load *2] - TICK: 386 | ACC: 83 | BUF: 83 | STACK: -1 | ADDR: 2 | ALU_OUT: 83 | MEM_OUT: 83 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [19: ret ] - TICK: 387 | ACC: 83 | BUF: 83 | STACK: -1 | ADDR: -1 | ALU_OUT: -1 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [19: ret ] - TICK: 388 | ACC: 83 | BUF: 83 | STACK: -1 | ADDR: -1 | ALU_OUT: 26 | MEM_OUT: 26 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [19: ret ] - TICK: 389 | ACC: 83 | BUF: 83 | STACK: 0 | ADDR: -1 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [27: cmp 0] - TICK: 390 | ACC: 83 | BUF: 83 | STACK: 0 | ADDR: -1 | ALU_OUT: 83 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 4250 | ACC: 1 | BUF: 0 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [11: load *2] - TICK: 4251 | ACC: 0 | BUF: 0 | STACK: -1 | ADDR: 2 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  INFO: Interruption Request!
  DEBUG: Interrupt! [11: load *2] - TICK: 4252 | ACC: 0 | BUF: 0 | STACK: -2 | ADDR: -2 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 4253 | ACC: 0 | BUF: 0 | STACK: -2 | ADDR: -2 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 4254 | ACC: 12 | BUF: 0 | STACK: -2 | ADDR: -2 | ALU_OUT: 12 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 4255 | ACC: 0 | BUF: 0 | STACK: -2 | ADDR: -2 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 4256 | ACC: 0 | BUF: 0 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 4257 | ACC: 0 | BUF: 0 | STACK: -3 | ADDR: -3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [11: load *2] - TICK: 4258 | ACC: 0 | BUF: 0 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [0: out 2] - TICK: 4259 | ACC: 0 | BUF: 0 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [1: sign 0] - TICK: 4260 | ACC: 0 | BUF: 0 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [2: in 1] - TICK: 4261 | ACC: 0 | BUF: 0 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [3: store *2] - TICK: 4262 | ACC: 0 | BUF: 0 | STACK: -3 | ADDR: 2 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 4263 | ACC: 0 | BUF: 0 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 4264 | ACC: 0 | BUF: 0 | STACK: -3 | ADDR: -3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 4265 | ACC: 0 | BUF: 0 | STACK: -2 | ADDR: -3 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 4266 | ACC: 0 | BUF: 0 | STACK: -2 | ADDR: -2 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [4: iret ] - TICK: 4267 | ACC: 0 | BUF: 0 | STACK: -2 | ADDR: -2 | ALU_OUT: 12 | MEM_OUT: 12 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  INFO: Return from interruption!
  DEBUG: [4: iret ] - TICK: 4268 | ACC: 0 | BUF: 0 | STACK: -1 | ADDR: -2 | ALU_OUT: -1 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [12: load *3] - TICK: 4269 | ACC: 1 | BUF: 0 | STACK: -1 | ADDR: 3 | ALU_OUT: 1 | MEM_OUT: 1 | FLAGS: {'z': True, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [13: dec ] - TICK: 4270 | ACC: 0 | BUF: 0 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [14: store *3] - TICK: 4271 | ACC: 0 | BUF: 0 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 4272 | ACC: 0 | BUF: 0 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [15: jne 11] - TICK: 4273 | ACC: 0 | BUF: 0 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [16: di ] - TICK: 4274 | ACC: 0 | BUF: 0 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [17: sign 3] - TICK: 4275 | ACC: 0 | BUF: 0 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [18: load *2] - TICK: 4276 | ACC: 0 | BUF: 0 | STACK: -1 | ADDR: 2 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [19: ret ] - TICK: 4277 | ACC: 0 | BUF: 0 | STACK: -1 | ADDR: -1 | ALU_OUT: -1 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [19: ret ] - TICK: 4278 | ACC: 0 | BUF: 0 | STACK: -1 | ADDR: -1 | ALU_OUT: 29 | MEM_OUT: 29 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [19: ret ] - TICK: 4279 | ACC: 0 | BUF: 0 | STACK: 0 | ADDR: -1 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [30: halt ] - TICK: 4280 | ACC: 0 | BUF: 0 | STACK: 0 | ADDR: -1 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7

