I 000051 55 1411          1750100532546 Behavioral
(_unit VHDL (countdown 0 5(behavioral 0 17))
	(_version vc1)
	(_time 1750100532547 2025.06.16 13:02:12)
	(_source (\./../src/CountDown.vhd\))
	(_code ca98cb9fcd9c9bdc9cc9de909fcc9ccdcdcc9fccc9)
	(_entity
		(_time 1750100532544)
	)
	(_object
		(_generic (_int Ticks ~extstd.standard.INTEGER 0 7 \10\ (_entity gms((i 10)))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in)(_event))))
		(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in))))
		(_port (_int dec ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_in))))
		(_port (_int rdy ~extieee.std_logic_1164.STD_LOGIC 0 13(_entity(_out))))
		(_signal (_int Cp ~extstd.standard.INTEGER 0 18(_architecture(_uni(_code 2)))))
		(_signal (_int Cn ~extstd.standard.INTEGER 0 19(_architecture(_uni((i 0))))))
		(_signal (_int rdy_s ~extieee.std_logic_1164.STD_LOGIC 0 20(_architecture(_uni((i 2))))))
		(_process
			(Combinational_PROC(_architecture 0 0 23(_process (_simple)(_target(5)(3))(_sensitivity(4)(0))(_read(2)))))
			(SEQUENTIAL_PROC(_architecture 1 0 45(_process (_target(4))(_sensitivity(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1917          1750100532673 Behavioral
(_unit VHDL (dead_time_gen 0 5(behavioral 0 18))
	(_version vc1)
	(_time 1750100532674 2025.06.16 13:02:12)
	(_source (\./../src/Dead_time_gen.vhd\))
	(_code 47154045451012514114011c12414e411341424211)
	(_entity
		(_time 1750100532663)
	)
	(_object
		(_generic (_int num_dff ~extstd.standard.INTEGER 0 7 \4\ (_entity gms((i 4)))))
		(_port (_int XIN ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~12 0 13(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 3 i 0)))))
		(_port (_int Qp_deb ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~12 0 13(_entity(_out))))
		(_port (_int XOUT ~extieee.std_logic_1164.STD_LOGIC 0 14(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 4 i 0)))))
		(_signal (_int Qp ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 19(_architecture(_uni((_others(i 2)))))))
		(_signal (_int ones ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 20(_architecture(_uni((_others(i 3)))))))
		(_signal (_int Comp ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 21(_architecture(_uni((_others(i 2)))))))
		(_process
			(COMPARE_PROC(_architecture 0 0 24(_process (_simple)(_target(4)(7))(_sensitivity(1)(5))(_read(0)(6)(7)))))
			(DFF_PROC(_architecture 1 0 34(_process (_target(5(0))(5))(_sensitivity(1)(2)(0)(5))(_dssslsensitivity 2))))
			(line__46(_architecture 2 0 46(_assignment (_target(3))(_sensitivity(5)))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_split (5)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1607          1750100532763 Behavioral
(_unit VHDL (freeruncounter 0 5(behavioral 0 17))
	(_version vc1)
	(_time 1750100532764 2025.06.16 13:02:12)
	(_source (\./../src/FreeRunCounter.vhd\))
	(_code a5f7a0f3a2f2f4b3a2a5b7fef1a3f0a3a6a3f3a2a0)
	(_entity
		(_time 1750100532753)
	)
	(_object
		(_generic (_int buswidth ~extstd.standard.INTEGER 0 7 \3\ (_entity gms((i 3)))))
		(_port (_int inc ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~12 0 13(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 2 i 0)))))
		(_port (_int cnt ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~12 0 13(_entity(_out))))
		(_signal (_int Cn ~extstd.standard.INTEGER 0 18(_architecture(_uni((i 0))))))
		(_signal (_int Cp ~extstd.standard.INTEGER 0 19(_architecture(_uni((i 0))))))
		(_process
			(COMBINATIONAL_PROC(_architecture 0 0 22(_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_monitor)(_read(4)(5)))))
			(Sequential_PROC(_architecture 1 0 32(_process (_target(5))(_sensitivity(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 7078          1750100532848 Structural
(_unit VHDL (get_ina219 0 5(structural 0 17))
	(_version vc1)
	(_time 1750100532849 2025.06.16 13:02:12)
	(_source (\./../src/Get_INA219.vhd\))
	(_code f3a1f7a3f5a5a3e6f6a6eaa9f7f5f2f0f1f0f2f0fa)
	(_entity
		(_time 1750100532841)
	)
	(_component
		(TimCirc
			(_object
				(_generic (_int ticks ~extstd.standard.INTEGER 0 21(_entity -1((i 1529)))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 24(_entity (_in))))
				(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 25(_entity (_in))))
				(_port (_int eot ~extieee.std_logic_1164.STD_LOGIC 0 26(_entity (_out))))
			)
		)
		(i2c_master
			(_object
				(_generic (_int input_clk ~extstd.standard.INTEGER 0 42(_entity -1((i 50000000)))))
				(_generic (_int bus_clk ~extstd.standard.INTEGER 0 43(_entity -1((i 400000)))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 45(_entity (_in))))
				(_port (_int reset_n ~extieee.std_logic_1164.STD_LOGIC 0 46(_entity (_in))))
				(_port (_int ena ~extieee.std_logic_1164.STD_LOGIC 0 47(_entity (_in))))
				(_port (_int addr ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_entity (_in))))
				(_port (_int rw ~extieee.std_logic_1164.STD_LOGIC 0 49(_entity (_in))))
				(_port (_int data_wr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 50(_entity (_in))))
				(_port (_int busy ~extieee.std_logic_1164.STD_LOGIC 0 51(_entity (_out))))
				(_port (_int data_rd ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_entity (_out))))
				(_port (_int ack_error ~extieee.std_logic_1164.STD_LOGIC 0 53(_entity (_buffer))))
				(_port (_int sda ~extieee.std_logic_1164.STD_LOGIC 0 54(_entity (_inout))))
				(_port (_int scl ~extieee.std_logic_1164.STD_LOGIC 0 55(_entity (_inout))))
			)
		)
	)
	(_instantiation U_TIM 0 82(_component TimCirc)
		(_generic
			((ticks)((i 5000000)))
		)
		(_port
			((clk)(CLK))
			((rst)(ENA))
			((eot)(STR))
		)
		(_use (_implicit)
			(_generic
				((ticks)((i 5000000)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((eot)(eot))
			)
		)
	)
	(_instantiation U_I2C 0 92(_component i2c_master)
		(_generic
			((input_clk)((i 50000000)))
			((bus_clk)((i 400000)))
		)
		(_port
			((clk)(CLK))
			((reset_n)(RST))
			((ena)(ENA_I2C))
			((addr)(_string \"1000000"\))
			((rw)(RW))
			((data_wr)(data_wr))
			((busy)(BUSY))
			((data_rd)(DATA))
			((ack_error)(ACK_ERR))
			((sda)(SDA))
			((scl)(SCL))
		)
		(_use (_implicit)
			(_generic
				((input_clk)((i 50000000)))
				((bus_clk)((i 400000)))
			)
			(_port
				((clk)(clk))
				((reset_n)(reset_n))
				((ena)(ena))
				((addr)(addr))
				((rw)(rw))
				((data_wr)(data_wr))
				((busy)(busy))
				((data_rd)(data_rd))
				((ack_error)(ack_error))
				((sda)(sda))
				((scl)(scl))
			)
		)
	)
	(_object
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 7(_entity(_in)(_event))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in))))
		(_port (_int SDA ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_inout))))
		(_port (_int SCL ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_inout))))
		(_port (_int ENA ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in))))
		(_port (_int DONE ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_port (_int DATA_RD ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 50(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~134 0 60(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_constant (_int INA219_ADDR ~STD_LOGIC_VECTOR{6~downto~0}~134 0 60(_architecture(_string \"1000000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 61(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_constant (_int INA219_PWR_REG ~STD_LOGIC_VECTOR{7~downto~0}~136 0 61(_architecture(_string \"00000100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 62(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_constant (_int INA219_CALIB ~STD_LOGIC_VECTOR{7~downto~0}~138 0 62(_architecture(_string \"00000101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_constant (_int INA219_CALIB_VALUE ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_architecture(_string \"0000010011101101"\))))
		(_signal (_int ED ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int STR ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int BUSY_PREV ~extieee.std_logic_1164.STD_LOGIC 0 69(_architecture(_uni((i 2))))))
		(_signal (_int LAT ~extieee.std_logic_1164.STD_LOGIC 0 70(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 71(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_signal (_int DATA_RD_INT ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 71(_architecture(_uni((_others(i 2)))))))
		(_signal (_int ENA_I2C ~extieee.std_logic_1164.STD_LOGIC 0 73(_architecture(_uni((i 2))))))
		(_signal (_int RW ~extieee.std_logic_1164.STD_LOGIC 0 74(_architecture(_uni((i 3))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 75(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_signal (_int DATA ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 75(_architecture(_uni((_others(i 2)))))))
		(_signal (_int data_wr ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 76(_architecture(_uni((_others(i 2)))))))
		(_signal (_int BUSY ~extieee.std_logic_1164.STD_LOGIC 0 77(_architecture(_uni((i 2))))))
		(_signal (_int ACK_ERR ~extieee.std_logic_1164.STD_LOGIC 0 78(_architecture(_uni((i 2))))))
		(_type (_int ~INTEGER~range~0~to~7~13 0 112(_scalar (_to i 0 i 7))))
		(_variable (_int BUSY_CNT ~INTEGER~range~0~to~7~13 0 112(_process 0((i 0)))))
		(_process
			(FSM_PROC(_architecture 0 0 111(_process (_simple)(_target(9)(11(d_7_0))(11(d_15_8))(11)(12)(13)(15)(5)(6))(_sensitivity(0)(1))(_read(8)(9)(11)(14)(16)(17)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 1 -1)
)
I 000044 55 1859          1750100532939 sim
(_unit VHDL (get_ina219_tb 0 5(sim 0 8))
	(_version vc1)
	(_time 1750100532940 2025.06.16 13:02:12)
	(_source (\./../src/Get_INA219_tb.vhd\))
	(_code 51035252550701440502480b555750525352505258)
	(_entity
		(_time 1750100532929)
	)
	(_instantiation DUT 0 25(_entity . Get_INA219)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((SDA)(sda))
			((SCL)(scl))
			((ENA)(str))
			((DONE)(done))
			((DATA_RD)(data_rd))
		)
	)
	(_object
		(_constant (_int clk_hz ~extstd.standard.INTEGER 0 10(_architecture((i 50000000)))))
		(_constant (_int clk_period ~extstd.standard.TIME 0 11(_architecture gms(_code 2))))
		(_signal (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 13(_architecture(_uni((i 3))))))
		(_signal (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 14(_architecture(_uni((i 3))))))
		(_signal (_int sda ~extieee.std_logic_1164.STD_LOGIC 0 15(_architecture(_uni((i 4))))))
		(_signal (_int scl ~extieee.std_logic_1164.STD_LOGIC 0 16(_architecture(_uni((i 4))))))
		(_signal (_int str ~extieee.std_logic_1164.STD_LOGIC 0 17(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_signal (_int data_rd ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_architecture(_uni))))
		(_signal (_int done ~extieee.std_logic_1164.STD_LOGIC 0 19(_architecture(_uni))))
		(_process
			(line__23(_architecture 0 0 23(_assignment (_target(0))(_sensitivity(0)))))
			(SEQUENCER_PROC(_architecture 1 0 36(_process (_wait_for)(_target(1)(4)))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . sim 3 -1)
)
I 000051 55 1268          1750100533140 Behavioral
(_unit VHDL (latch_1 0 5(behavioral 0 15))
	(_version vc1)
	(_time 1750100533141 2025.06.16 13:02:13)
	(_source (\./../src/Latch_1.vhd\))
	(_code 1c4e4a1b4e4a4c0a1d1d04451b1f1d1a4f1a1d1b18)
	(_entity
		(_time 1750100533130)
	)
	(_object
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 7(_entity(_in))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in)(_event))))
		(_port (_int SET ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_in))))
		(_port (_int CLR ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int SOUT ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_out))))
		(_signal (_int Qp ~extieee.std_logic_1164.STD_LOGIC 0 16(_architecture(_uni((i 2))))))
		(_signal (_int Qn ~extieee.std_logic_1164.STD_LOGIC 0 16(_architecture(_uni((i 2))))))
		(_process
			(COMBINATIONAL_PROC(_architecture 0 0 19(_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3))(_read(6)))))
			(SEQUENTIAL_PROC(_architecture 1 0 31(_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1248          1750100533235 Behavioral
(_unit VHDL (latchsr 0 5(behavioral 0 15))
	(_version vc1)
	(_time 1750100533236 2025.06.16 13:02:13)
	(_source (\./../src/LatchSR.vhd\))
	(_code 792b2f78712f296f787961222b7e7b7f2a7f787e7d)
	(_entity
		(_time 1750100533221)
	)
	(_object
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 7(_entity(_in))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in)(_event))))
		(_port (_int SET ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_in))))
		(_port (_int CLR ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int SOUT ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_out))))
		(_signal (_int Qp ~extieee.std_logic_1164.STD_LOGIC 0 16(_architecture(_uni((i 2))))))
		(_signal (_int Qn ~extieee.std_logic_1164.STD_LOGIC 0 16(_architecture(_uni((i 2))))))
		(_process
			(Combinational(_architecture 0 0 18(_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(Sequential(_architecture 1 0 30(_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 5096          1750100533320 Structural
(_unit VHDL (pwm_comp_deadtime 0 5(structural 0 21))
	(_version vc1)
	(_time 1750100533321 2025.06.16 13:02:13)
	(_source (\./../src/PWM_Comp_deadtime.vhd\))
	(_code c89bcd9cc79fc8dd98cedb92cfce9ccfc8cd9ececc)
	(_entity
		(_time 1750100533308)
	)
	(_component
		(PWM_ent
			(_object
				(_generic (_int CLK_FREQ ~extstd.standard.INTEGER 0 37(_entity -1((i 50000000)))))
				(_generic (_int COUNTER_BITS ~extstd.standard.INTEGER 0 39(_entity -1((i 10)))))
				(_generic (_int FREQ ~extstd.standard.INTEGER 0 40(_entity -1((i 50)))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 43(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 44(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~13 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 2 i 0)))))
				(_port (_int DUT ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~13 0 45(_entity (_in))))
				(_port (_int PWM ~extieee.std_logic_1164.STD_LOGIC 0 46(_entity (_out))))
				(_port (_int DEB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_entity (_out))))
			)
		)
		(Dead_time_gen
			(_object
				(_generic (_int num_dff ~extstd.standard.INTEGER 0 24(_entity -1((i 4)))))
				(_port (_int XIN ~extieee.std_logic_1164.STD_LOGIC 0 27(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 28(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 29(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 3 i 0)))))
				(_port (_int Qp_deb ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 30(_entity (_out))))
				(_port (_int XOUT ~extieee.std_logic_1164.STD_LOGIC 0 31(_entity (_out))))
			)
		)
	)
	(_instantiation U01 0 56(_component PWM_ent)
		(_generic
			((CLK_FREQ)((i 50000000)))
			((COUNTER_BITS)(_code 4))
			((FREQ)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((DUT)(DUT))
			((PWM)(PWM_Norm))
			((DEB)(_open))
		)
		(_use (_implicit)
			(_generic
				((CLK_FREQ)((i 50000000)))
				((COUNTER_BITS)(_code 6))
				((FREQ)(_code 7))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((DUT)(DUT))
				((PWM)(PWM))
				((DEB)(DEB))
			)
		)
	)
	(_instantiation U02 0 73(_component Dead_time_gen)
		(_generic
			((num_dff)(_code 8))
		)
		(_port
			((XIN)(N_PWM))
			((CLK)(CLK))
			((RST)(RST))
			((Qp_deb)(_open))
			((XOUT)(PWM_Comp))
		)
		(_use (_entity . Dead_time_gen)
			(_generic
				((num_dff)(_code 9))
			)
			(_port
				((XIN)(XIN))
				((CLK)(CLK))
				((RST)(RST))
				((Qp_deb)(Qp_deb))
				((XOUT)(XOUT))
			)
		)
	)
	(_instantiation U03 0 85(_component Dead_time_gen)
		(_generic
			((num_dff)(_code 10))
		)
		(_port
			((XIN)(PWM_Norm))
			((CLK)(CLK))
			((RST)(RST))
			((Qp_deb)(_open))
			((XOUT)(PWM_S))
		)
		(_use (_entity . Dead_time_gen)
			(_generic
				((num_dff)(_code 11))
			)
			(_port
				((XIN)(XIN))
				((CLK)(CLK))
				((RST)(RST))
				((Qp_deb)(Qp_deb))
				((XOUT)(XOUT))
			)
		)
	)
	(_object
		(_generic (_int bits ~extstd.standard.INTEGER 0 7 \10\ (_entity gms((i 10)))))
		(_generic (_int deadtime ~extstd.standard.INTEGER 0 8 \100\ (_entity((i 100)))))
		(_generic (_int freq ~extstd.standard.INTEGER 0 9 \50000\ (_entity((i 50000)))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_in))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 13(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{bits-1~downto~0}~12 0 14(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 12 i 0)))))
		(_port (_int DUT ~STD_LOGIC_VECTOR{bits-1~downto~0}~12 0 14(_entity(_in))))
		(_port (_int PWM ~extieee.std_logic_1164.STD_LOGIC 0 15(_entity(_out))))
		(_port (_int PWM_comp ~extieee.std_logic_1164.STD_LOGIC 0 16(_entity(_out))))
		(_port (_int DEB ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_constant (_int deadtime_2_dff ~extstd.standard.INTEGER 0 51(_architecture gms(_code 13))))
		(_signal (_int N_PWM ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int PWM_S ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int PWM_Norm ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_process
			(line__70(_architecture 0 0 70(_assignment (_alias((PWM)(PWM_S)))(_simpleassign BUF)(_target(3))(_sensitivity(7)))))
			(line__71(_architecture 1 0 71(_assignment (_alias((N_PWM)(PWM_Norm)))(_simpleassign "not")(_target(6))(_sensitivity(8)))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Structural 14 -1)
)
I 000051 55 1753          1750100533409 Behavioral
(_unit VHDL (risingedge_gen 0 5(behavioral 0 17))
	(_version vc1)
	(_time 1750100533410 2025.06.16 13:02:13)
	(_source (\./../src/Rising_edge_gen.vhd\))
	(_code 25762121297372332f77607f732320232123222320)
	(_entity
		(_time 1750100533398)
	)
	(_object
		(_generic (_int num_dff ~extstd.standard.INTEGER 0 7 \4\ (_entity gms((i 4)))))
		(_port (_int XIN ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_in))))
		(_port (_int XRE ~extieee.std_logic_1164.STD_LOGIC 0 13(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 18(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 2 i 0)))))
		(_signal (_int Qp ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 18(_architecture(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{num_dff-2~downto~0}~13 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 3 i 0)))))
		(_signal (_int ones ~STD_LOGIC_VECTOR{num_dff-2~downto~0}~13 0 19(_architecture(_uni((_others(i 3)))))))
		(_signal (_int Comp ~STD_LOGIC_VECTOR{num_dff-2~downto~0}~13 0 20(_architecture(_uni((_others(i 2)))))))
		(_process
			(COMPARE_PROC(_architecture 0 0 40(_process (_simple)(_target(6)(3))(_sensitivity(4)(1))(_read(5)(6)(0)))))
			(DFF_PROC(_architecture 1 0 50(_process (_target(4(0))(4))(_sensitivity(1)(2)(4)(0))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1764          1750100533499 Behavioral
(_unit VHDL (serializer 0 5(behavioral 0 19))
	(_version vc1)
	(_time 1750100533500 2025.06.16 13:02:13)
	(_source (\./../src/Serializer.vhd\))
	(_code 83d0868d85d5d59588d692d981858a84d285868481)
	(_entity
		(_time 1750100533485)
	)
	(_object
		(_generic (_int buswidth ~extstd.standard.INTEGER 0 7 \8\ (_entity gms((i 8)))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in)(_event))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 2 i 0)))))
		(_port (_int DIN ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~12 0 12(_entity(_in))))
		(_port (_int LDR ~extieee.std_logic_1164.STD_LOGIC 0 13(_entity(_in))))
		(_port (_int SHF ~extieee.std_logic_1164.STD_LOGIC 0 14(_entity(_in))))
		(_port (_int BOUT ~extieee.std_logic_1164.STD_LOGIC 0 15(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 3 i 0)))))
		(_signal (_int Qp ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 20(_architecture(_uni((_others(i 3)))))))
		(_signal (_int Qn ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 20(_architecture(_uni((_others(i 3)))))))
		(_process
			(MUX_PROC(_architecture 0 0 23(_process (_simple)(_target(7))(_sensitivity(3)(4))(_read(6)(2)))))
			(DFF_PROC(_architecture 1 0 34(_process (_target(6)(5))(_sensitivity(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1224          1750100533587 Behavioral
(_unit VHDL (timcirc 0 5(behavioral 0 16))
	(_version vc1)
	(_time 1750100533588 2025.06.16 13:02:13)
	(_source (\./../src/TimCirc.vhd\))
	(_code e1b2e3b2e9b6e1f7e0e1f8bab2e7e2e6e5e7e8e7b5)
	(_entity
		(_time 1750100533576)
	)
	(_object
		(_generic (_int ticks ~extstd.standard.INTEGER 0 7 \1529\ (_entity((i 1529)))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in)(_event))))
		(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in))))
		(_port (_int eot ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_out))))
		(_signal (_int Cn ~extstd.standard.INTEGER 0 17(_architecture(_uni((i 0))))))
		(_signal (_int Cp ~extstd.standard.INTEGER 0 17(_architecture(_uni((i 0))))))
		(_process
			(COMBINATIONAL_PROC(_architecture 0 0 20(_process (_simple)(_target(3)(2))(_sensitivity(4)))))
			(Sequential_PROC(_architecture 1 0 31(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 6617          1750100533670 Structural
(_unit VHDL (toplevel 0 5(structural 0 19))
	(_version vc1)
	(_time 1750100533671 2025.06.16 13:02:13)
	(_source (\./../src/TopLevel.vhd\))
	(_code 2f7c2c2b2f797b397b2a3a7478292a297c282b2979)
	(_entity
		(_time 1750100533659)
	)
	(_component
		(Get_INA219
			(_object
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 22(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 23(_entity (_in))))
				(_port (_int SDA ~extieee.std_logic_1164.STD_LOGIC 0 24(_entity (_inout))))
				(_port (_int SCL ~extieee.std_logic_1164.STD_LOGIC 0 25(_entity (_inout))))
				(_port (_int ENA ~extieee.std_logic_1164.STD_LOGIC 0 26(_entity (_in))))
				(_port (_int DONE ~extieee.std_logic_1164.STD_LOGIC 0 27(_entity (_out))))
				(_port (_int DATA_RD ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_entity (_out))))
			)
		)
		(MPPT
			(_object
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 52(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 53(_entity (_in))))
				(_port (_int STR ~extieee.std_logic_1164.STD_LOGIC 0 54(_entity (_in))))
				(_port (_int DATA_INA ~STD_LOGIC_VECTOR{15~downto~0}~134 0 55(_entity (_in))))
				(_port (_int ERR ~STD_LOGIC_VECTOR{15~downto~0}~136 0 56(_entity (_out))))
				(_port (_int DUT ~STD_LOGIC_VECTOR{11~downto~0}~13 0 57(_entity (_out))))
				(_port (_int PWR ~STD_LOGIC_VECTOR{15~downto~0}~138 0 58(_entity (_out))))
				(_port (_int Hi_MOSFET ~extieee.std_logic_1164.STD_LOGIC 0 59(_entity (_out))))
				(_port (_int Lo_MOSFET ~extieee.std_logic_1164.STD_LOGIC 0 60(_entity (_out))))
				(_port (_int SHTDWN ~extieee.std_logic_1164.STD_LOGIC 0 61(_entity (_out))))
			)
		)
		(UART_TX
			(_object
				(_generic (_int buswidth ~extstd.standard.INTEGER 0 34(_entity -1((i 8)))))
				(_generic (_int baudrate ~extstd.standard.INTEGER 0 35(_entity -1((i 115200)))))
				(_generic (_int source_clk ~extstd.standard.INTEGER 0 36(_entity -1((i 50000000)))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 39(_entity (_in))))
				(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 40(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 41(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 0 i 0)))))
				(_port (_int din ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 41(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~132 0 42(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 1 i 0)))))
				(_port (_int leds ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~132 0 42(_entity (_out))))
				(_port (_int str ~extieee.std_logic_1164.STD_LOGIC 0 43(_entity (_in))))
				(_port (_int txd ~extieee.std_logic_1164.STD_LOGIC 0 44(_entity (_out))))
				(_port (_int deb ~extieee.std_logic_1164.STD_LOGIC 0 45(_entity (_out))))
				(_port (_int rdy ~extieee.std_logic_1164.STD_LOGIC 0 46(_entity (_out))))
			)
		)
	)
	(_instantiation INA219 0 72(_component Get_INA219)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((SDA)(SDA))
			((SCL)(SCL))
			((ENA)(ENA))
			((DONE)(DONE_INA))
			((DATA_RD)(DATA_RD))
		)
		(_use (_entity . Get_INA219)
		)
	)
	(_instantiation MPPT_Inst 0 84(_component MPPT)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((STR)(DONE_INA))
			((DATA_INA)(DATA_RD))
			((ERR)(_open))
			((DUT)(_open))
			((PWR)(_open))
			((Hi_MOSFET)(Hi_MOSFET))
			((Lo_MOSFET)(Lo_MOSFET))
			((SHTDWN)(SHTDWN))
		)
		(_use (_implicit)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((STR)(STR))
				((DATA_INA)(DATA_INA))
				((ERR)(ERR))
				((DUT)(DUT))
				((PWR)(PWR))
				((Hi_MOSFET)(Hi_MOSFET))
				((Lo_MOSFET)(Lo_MOSFET))
				((SHTDWN)(SHTDWN))
			)
		)
	)
	(_instantiation UART 0 99(_component UART_TX)
		(_generic
			((buswidth)((i 8)))
			((baudrate)((i 50000)))
			((source_clk)((i 50000000)))
		)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((din)(DATA_TX))
			((leds)(_open))
			((str)(DONE_INA))
			((txd)(TX))
			((deb)(_open))
			((rdy)(TX_DONE))
		)
		(_use (_implicit)
			(_generic
				((buswidth)((i 8)))
				((baudrate)((i 50000)))
				((source_clk)((i 50000000)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((din)(din))
				((leds)(leds))
				((str)(str))
				((txd)(txd))
				((deb)(deb))
				((rdy)(rdy))
			)
		)
	)
	(_object
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 7(_entity(_in))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in))))
		(_port (_int Hi_MOSFET ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_out))))
		(_port (_int Lo_MOSFET ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_out))))
		(_port (_int SHTDWN ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_out))))
		(_port (_int SDA ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_inout))))
		(_port (_int SCL ~extieee.std_logic_1164.STD_LOGIC 0 13(_entity(_inout))))
		(_port (_int TX ~extieee.std_logic_1164.STD_LOGIC 0 14(_entity(_out))))
		(_port (_int ENA ~extieee.std_logic_1164.STD_LOGIC 0 15(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 55(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 56(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 57(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 58(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_signal (_int DATA_TX ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65(_architecture(_uni))))
		(_signal (_int TX_DONE ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int DONE_INA ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 68(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_signal (_int DATA_RD ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 68(_architecture(_uni))))
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 2 -1)
)
I 000044 55 1977          1750100533756 sim
(_unit VHDL (toplevel_tb 0 5(sim 0 8))
	(_version vc1)
	(_time 1750100533757 2025.06.16 13:02:13)
	(_source (\./../src/TopLevel_tb.vhd\))
	(_code 7d2e7e7c7f2b296b2c2e68262a7b787b2e782b7a79)
	(_entity
		(_time 1750100533742)
	)
	(_instantiation DUT 0 23(_entity . TopLevel)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((Hi_MOSFET)(himos))
			((Lo_MOSFET)(lomos))
			((SHTDWN)(shtdwn))
			((SDA)(sda))
			((SCL)(scl))
			((TX)(tx))
			((ENA)(ena))
		)
	)
	(_object
		(_constant (_int clk_hz ~extstd.standard.INTEGER 0 10(_architecture((i 50000000)))))
		(_constant (_int clk_period ~extstd.standard.TIME 0 11(_architecture gms(_code 2))))
		(_signal (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 13(_architecture(_uni((i 3))))))
		(_signal (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 14(_architecture(_uni((i 3))))))
		(_signal (_int himos ~extieee.std_logic_1164.STD_LOGIC 0 15(_architecture(_uni((i 2))))))
		(_signal (_int lomos ~extieee.std_logic_1164.STD_LOGIC 0 15(_architecture(_uni((i 2))))))
		(_signal (_int shtdwn ~extieee.std_logic_1164.STD_LOGIC 0 15(_architecture(_uni((i 2))))))
		(_signal (_int sda ~extieee.std_logic_1164.STD_LOGIC 0 16(_architecture(_uni((i 3))))))
		(_signal (_int scl ~extieee.std_logic_1164.STD_LOGIC 0 16(_architecture(_uni((i 3))))))
		(_signal (_int tx ~extieee.std_logic_1164.STD_LOGIC 0 16(_architecture(_uni((i 3))))))
		(_signal (_int ena ~extieee.std_logic_1164.STD_LOGIC 0 17(_architecture(_uni((i 2))))))
		(_process
			(line__21(_architecture 0 0 21(_assignment (_target(0))(_sensitivity(0)))))
			(SEQUENCER_PROC(_architecture 1 0 36(_process (_wait_for)(_target(1)(8)))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . sim 3 -1)
)
I 000051 55 6946          1750100533844 Structural
(_unit VHDL (uart_tx 0 5(structural 0 23))
	(_version vc1)
	(_time 1750100533845 2025.06.16 13:02:13)
	(_source (\./../src/UART_TX.vhd\))
	(_code db88d989888d8dccd6d69d808edcd3dcdedddadcd9)
	(_entity
		(_time 1750100533832)
	)
	(_component
		(RisingEdge_gen
			(_object
				(_generic (_int num_dff ~extstd.standard.INTEGER 0 73(_entity -1((i 4)))))
				(_port (_int XIN ~extieee.std_logic_1164.STD_LOGIC 0 76(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 77(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 78(_entity (_in))))
				(_port (_int XRE ~extieee.std_logic_1164.STD_LOGIC 0 79(_entity (_out))))
			)
		)
		(LatchSR
			(_object
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 26(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 27(_entity (_in))))
				(_port (_int SET ~extieee.std_logic_1164.STD_LOGIC 0 28(_entity (_in))))
				(_port (_int CLR ~extieee.std_logic_1164.STD_LOGIC 0 29(_entity (_in))))
				(_port (_int SOUT ~extieee.std_logic_1164.STD_LOGIC 0 30(_entity (_out))))
			)
		)
		(TimCirc
			(_object
				(_generic (_int ticks ~extstd.standard.INTEGER 0 36(_entity -1((i 1529)))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 39(_entity (_in))))
				(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 40(_entity (_in))))
				(_port (_int eot ~extieee.std_logic_1164.STD_LOGIC 0 41(_entity (_out))))
			)
		)
		(CountDown
			(_object
				(_generic (_int Ticks ~extstd.standard.INTEGER 0 47(_entity -1((i 10)))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 50(_entity (_in))))
				(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 51(_entity (_in))))
				(_port (_int dec ~extieee.std_logic_1164.STD_LOGIC 0 52(_entity (_in))))
				(_port (_int rdy ~extieee.std_logic_1164.STD_LOGIC 0 53(_entity (_out))))
			)
		)
		(Serializer
			(_object
				(_generic (_int buswidth ~extstd.standard.INTEGER 0 59(_entity -1((i 8)))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 62(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 63(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 64(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 5 i 0)))))
				(_port (_int DIN ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 64(_entity (_in))))
				(_port (_int LDR ~extieee.std_logic_1164.STD_LOGIC 0 65(_entity (_in))))
				(_port (_int SHF ~extieee.std_logic_1164.STD_LOGIC 0 66(_entity (_in))))
				(_port (_int BOUT ~extieee.std_logic_1164.STD_LOGIC 0 67(_entity (_out))))
			)
		)
	)
	(_instantiation U00 0 99(_component RisingEdge_gen)
		(_generic
			((num_dff)((i 1)))
		)
		(_port
			((XIN)(n_str))
			((CLK)(clk))
			((RST)(rst))
			((XRE)(deb_str))
		)
		(_use (_entity . RisingEdge_gen)
			(_generic
				((num_dff)((i 1)))
			)
		)
	)
	(_instantiation U01 0 110(_component LatchSR)
		(_port
			((RST)(rst))
			((CLK)(clk))
			((SET)(deb_str))
			((CLR)(EOC_S))
			((SOUT)(ENA_S))
		)
		(_use (_entity . LatchSR)
		)
	)
	(_instantiation U02 0 119(_component TimCirc)
		(_generic
			((ticks)(_code 6))
		)
		(_port
			((clk)(clk))
			((rst)(ENA_S))
			((eot)(SYN))
		)
		(_use (_entity . TimCirc)
			(_generic
				((ticks)(_code 7))
			)
		)
	)
	(_instantiation U03 0 129(_component CountDown)
		(_generic
			((Ticks)(_code 8))
		)
		(_port
			((clk)(clk))
			((rst)(ENA_S))
			((dec)(SYN))
			((rdy)(EOC_S))
		)
		(_use (_entity . CountDown)
			(_generic
				((Ticks)(_code 9))
			)
		)
	)
	(_instantiation U04 0 140(_component Serializer)
		(_generic
			((buswidth)(_code 10))
		)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((DIN)(d_serial))
			((LDR)(deb_str))
			((SHF)(SYN))
			((BOUT)(txd))
		)
		(_use (_entity . Serializer)
			(_generic
				((buswidth)(_code 11))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((DIN)(DIN))
				((LDR)(LDR))
				((SHF)(SHF))
				((BOUT)(BOUT))
			)
		)
	)
	(_object
		(_generic (_int buswidth ~extstd.standard.INTEGER 0 7 \8\ (_entity gms((i 8)))))
		(_generic (_int baudrate ~extstd.standard.INTEGER 0 8 \115200\ (_entity((i 115200)))))
		(_generic (_int source_clk ~extstd.standard.INTEGER 0 9 \50000000\ (_entity((i 50000000)))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_in))))
		(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 13(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~12 0 14(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 12 i 0)))))
		(_port (_int din ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~12 0 14(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~122 0 15(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 13 i 0)))))
		(_port (_int leds ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~122 0 15(_entity(_out))))
		(_port (_int str ~extieee.std_logic_1164.STD_LOGIC 0 16(_entity(_in))))
		(_port (_int txd ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity(_out))))
		(_port (_int deb ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_out))))
		(_port (_int rdy ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_out))))
		(_constant (_int baud_2_ticks ~extstd.standard.INTEGER 0 83(_architecture gms(_code 14))))
		(_type (_int ~STD_LOGIC_VECTOR{buswidth~downto~0}~13 0 85(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 15 i 0)))))
		(_signal (_int d_serial ~STD_LOGIC_VECTOR{buswidth~downto~0}~13 0 85(_architecture(_uni((_others(i 2)))))))
		(_signal (_int deb_str ~extieee.std_logic_1164.STD_LOGIC 0 86(_architecture(_uni((i 2))))))
		(_signal (_int n_str ~extieee.std_logic_1164.STD_LOGIC 0 87(_architecture(_uni((i 2))))))
		(_signal (_int ENA_S ~extieee.std_logic_1164.STD_LOGIC 0 88(_architecture(_uni((i 2))))))
		(_signal (_int EOC_S ~extieee.std_logic_1164.STD_LOGIC 0 89(_architecture(_uni((i 2))))))
		(_signal (_int SYN ~extieee.std_logic_1164.STD_LOGIC 0 90(_architecture(_uni((i 2))))))
		(_process
			(line__93(_architecture 0 0 93(_assignment (_alias((n_str)(str)))(_simpleassign "not")(_target(10))(_sensitivity(4)))))
			(line__94(_architecture 1 0 94(_assignment (_target(8))(_sensitivity(2)))))
			(line__95(_architecture 2 0 95(_assignment (_target(3))(_sensitivity(2)))))
			(line__96(_architecture 3 0 96(_assignment (_alias((rdy)(ENA_S)))(_simpleassign "not")(_target(7))(_sensitivity(11)))))
			(line__97(_architecture 4 0 97(_assignment (_alias((deb)(EOC_S)))(_simpleassign BUF)(_target(6))(_sensitivity(12)))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Structural 16 -1)
)
I 000049 55 1239          1750100533935 DataFlow
(_unit VHDL (coefficientrom 0 5(dataflow 0 13))
	(_version vc1)
	(_time 1750100533936 2025.06.16 13:02:13)
	(_source (\./../src/CoefficientROM.vhd\))
	(_code 396b323c666e682f3e362f63613f3a3f303f3c3f6c)
	(_entity
		(_time 1750100533922)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_port (_int SEL ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~0}~12 0 8(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 26 i 0)))))
		(_port (_int QOUT ~STD_LOGIC_VECTOR{26~downto~0}~12 0 8(_entity(_out))))
		(_process
			(COROM(_architecture 0 0 16(_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(50529027 50529027 50463235 50463235 33686274 50463234 197122)
		(33686018 33686018 50463491 33686018 33686274 33751555 131587)
		(50529027 50529027 50463235 33751810 50529026 33686274 197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . DataFlow 1 -1)
)
I 000051 55 1824          1750100534026 Behavioral
(_unit VHDL (loadregister 0 5(behavioral 0 18))
	(_version vc1)
	(_time 1750100534027 2025.06.16 13:02:14)
	(_source (\./../src/LoadRegister.vhd\))
	(_code 96c4cd99c6c1c380909884ccc29091909f91959192)
	(_entity
		(_time 1750100534014)
	)
	(_object
		(_generic (_int BusWidth ~extstd.standard.INTEGER 0 7 \7\ (_entity gms((i 7)))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_port (_int LDR ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~12 0 13(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 2 i 0)))))
		(_port (_int DIN ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~12 0 13(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~122 0 14(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 3 i 0)))))
		(_port (_int DOUT ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~122 0 14(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~13 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 4 i 0)))))
		(_signal (_int Qp ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~13 0 19(_architecture(_uni((_others(i 2)))))))
		(_signal (_int Qn ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~13 0 19(_architecture(_uni((_others(i 2)))))))
		(_process
			(Combinational(_architecture 0 0 22(_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(Sequential(_architecture 1 0 32(_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 8153          1750100534116 Structural
(_unit VHDL (mppt 0 5(structural 0 20))
	(_version vc1)
	(_time 1750100534117 2025.06.16 13:02:14)
	(_source (\./../src/MPPT.vhd\))
	(_code e4b6b8b6e0b2b0f3e9b3a0bfb5e3e4e3e0e2b0e3e4)
	(_entity
		(_time 1750100534102)
	)
	(_component
		(LoadRegister
			(_object
				(_generic (_int BusWidth ~extstd.standard.INTEGER 0 24(_entity -1((i 16)))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 27(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 28(_entity (_in))))
				(_port (_int LDR ~extieee.std_logic_1164.STD_LOGIC 0 29(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 4 i 0)))))
				(_port (_int DIN ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~13 0 30(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 5 i 0)))))
				(_port (_int DOUT ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 31(_entity (_out))))
			)
		)
		(PID
			(_object
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 37(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 38(_entity (_in))))
				(_port (_int STR ~extieee.std_logic_1164.STD_LOGIC 0 39(_entity (_in))))
				(_port (_int XIN ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_entity (_in))))
				(_port (_int UOUT ~STD_LOGIC_VECTOR{10~downto~0}~13 0 41(_entity (_out))))
			)
		)
		(PWM_Comp_deadtime
			(_object
				(_generic (_int bits ~extstd.standard.INTEGER 0 47(_entity -1((i 10)))))
				(_generic (_int deadtime ~extstd.standard.INTEGER 0 48(_entity -1((i 100)))))
				(_generic (_int freq ~extstd.standard.INTEGER 0 49(_entity -1((i 50000)))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 52(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 53(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{bits-1~downto~0}~13 0 54(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 6 i 0)))))
				(_port (_int DUT ~STD_LOGIC_VECTOR{bits-1~downto~0}~13 0 54(_entity (_in))))
				(_port (_int PWM ~extieee.std_logic_1164.STD_LOGIC 0 55(_entity (_out))))
				(_port (_int PWM_comp ~extieee.std_logic_1164.STD_LOGIC 0 56(_entity (_out))))
				(_port (_int DEB ~extieee.std_logic_1164.STD_LOGIC 0 57(_entity (_out))))
			)
		)
	)
	(_instantiation LDR_1 0 76(_component LoadRegister)
		(_generic
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(DATA_INA))
			((DOUT)(DATA_BUFFER))
		)
		(_use (_entity . LoadRegister)
			(_generic
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_instantiation LDR_2 0 88(_component LoadRegister)
		(_generic
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(DATA_BUFFER))
			((DOUT)(DATA_BUFFER_LAST))
		)
		(_use (_entity . LoadRegister)
			(_generic
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_instantiation U_PID 0 130(_component PID)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STR)(STR_PID))
			((XIN)(ERR_BUFFER))
			((UOUT)(DUT_INC))
		)
		(_use (_implicit)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((STR)(STR))
				((XIN)(XIN))
				((UOUT)(UOUT))
			)
		)
	)
	(_instantiation U_PWM 0 139(_component PWM_Comp_deadtime)
		(_generic
			((bits)((i 12)))
			((deadtime)((i 100)))
			((freq)((i 25000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((DUT)(DUTY_PWM))
			((PWM)(Hi_MOSFET))
			((PWM_comp)(Lo_MOSFET))
			((DEB)(_open))
		)
		(_use (_entity . PWM_Comp_deadtime)
			(_generic
				((bits)((i 12)))
				((deadtime)((i 100)))
				((freq)((i 25000)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((DUT)(DUT))
				((PWM)(PWM))
				((PWM_comp)(PWM_comp))
				((DEB)(DEB))
			)
		)
	)
	(_object
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 7(_entity(_in)(_event))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in))))
		(_port (_int STR ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_port (_int DATA_INA ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_port (_int ERR ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 11 i 0)))))
		(_port (_int DUT ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_port (_int PWR ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13(_entity(_out))))
		(_port (_int Hi_MOSFET ~extieee.std_logic_1164.STD_LOGIC 0 14(_entity(_out))))
		(_port (_int Lo_MOSFET ~extieee.std_logic_1164.STD_LOGIC 0 15(_entity(_out))))
		(_port (_int SHTDWN ~extieee.std_logic_1164.STD_LOGIC 0 16(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 41(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 10 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 61(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 11 i 0)))))
		(_constant (_int MAX_CYCLE ~STD_LOGIC_VECTOR{11~downto~0}~13 0 61(_architecture(_string \"011111111110"\))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_signal (_int DATA_BUFFER ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_architecture(_uni((_others(i 2)))))))
		(_signal (_int DATA_BUFFER_LAST ~STD_LOGIC_VECTOR{15~downto~0}~134 0 64(_architecture(_uni((_others(i 2)))))))
		(_signal (_int ERR_BUFFER ~STD_LOGIC_VECTOR{15~downto~0}~134 0 65(_architecture(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~136 0 66(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 10 i 0)))))
		(_signal (_int DUT_INC ~STD_LOGIC_VECTOR{10~downto~0}~136 0 66(_architecture(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 67(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 11 i 0)))))
		(_signal (_int DUTY_PWM ~STD_LOGIC_VECTOR{11~downto~0}~138 0 67(_architecture(_uni))))
		(_signal (_int STR_PREV ~extieee.std_logic_1164.STD_LOGIC 0 68(_architecture(_uni((i 2))))))
		(_signal (_int STR_PID ~extieee.std_logic_1164.STD_LOGIC 0 69(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 102(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_variable (_int TEMP_ERR ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 102(_process 2((_others(i 2))))))
		(_process
			(line__72(_architecture 0 0 72(_assignment (_alias((PWR)(DATA_INA)))(_target(6))(_sensitivity(3)))))
			(line__73(_architecture 1 0 73(_assignment (_alias((SHTDWN)(_string \"1"\)))(_target(9)))))
			(ERR_PROC(_architecture 2 0 101(_process (_simple)(_target(12)(14)(15)(16)(4))(_sensitivity(0)(1))(_read(10)(11)(12)(13)(14)(15)(2)))))
			(line__128(_architecture 3 0 128(_assignment (_alias((DUT)(DUTY_PWM)))(_target(5))(_sensitivity(14)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (2 SIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 7 -1)
)
I 000051 55 10154         1750100534200 Structural
(_unit VHDL (pid 0 6(structural 0 16))
	(_version vc1)
	(_time 1750100534201 2025.06.16 13:02:14)
	(_source (\./../src/PID.vhd\))
	(_code 42114b404915125545105b18174542444b44464542)
	(_entity
		(_time 1750100534186)
	)
	(_component
		(LatchSR
			(_object
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 20(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 21(_entity (_in))))
				(_port (_int SET ~extieee.std_logic_1164.STD_LOGIC 0 22(_entity (_in))))
				(_port (_int CLR ~extieee.std_logic_1164.STD_LOGIC 0 23(_entity (_in))))
				(_port (_int SOUT ~extieee.std_logic_1164.STD_LOGIC 0 24(_entity (_out))))
			)
		)
		(FreeRunCounter
			(_object
				(_generic (_int buswidth ~extstd.standard.INTEGER 0 43(_entity -1((i 8)))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 46(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 47(_entity (_in))))
				(_port (_int INC ~extieee.std_logic_1164.STD_LOGIC 0 48(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 49(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 4 i 0)))))
				(_port (_int CNT ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 49(_entity (_out))))
			)
		)
		(CountDown
			(_object
				(_generic (_int Ticks ~extstd.standard.INTEGER 0 31(_entity -1((i 10)))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 34(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 35(_entity (_in))))
				(_port (_int DEC ~extieee.std_logic_1164.STD_LOGIC 0 36(_entity (_in))))
				(_port (_int RDY ~extieee.std_logic_1164.STD_LOGIC 0 37(_entity (_out))))
			)
		)
		(LoadRegister
			(_object
				(_generic (_int BusWidth ~extstd.standard.INTEGER 0 55(_entity -1((i 7)))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 58(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 59(_entity (_in))))
				(_port (_int LDR ~extieee.std_logic_1164.STD_LOGIC 0 60(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 61(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 5 i 0)))))
				(_port (_int DIN ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 61(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~134 0 62(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 6 i 0)))))
				(_port (_int DOUT ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~134 0 62(_entity (_out))))
			)
		)
		(CoefficientROM
			(_object
				(_port (_int SEL ~STD_LOGIC_VECTOR{1~downto~0}~13 0 68(_entity (_in))))
				(_port (_int QOUT ~STD_LOGIC_VECTOR{26~downto~0}~13 0 69(_entity (_out))))
			)
		)
		(Saturation
			(_object
				(_port (_int DIN ~STD_LOGIC_VECTOR{47~downto~0}~13 0 76(_entity (_in))))
				(_port (_int DOUT ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77(_entity (_out))))
			)
		)
	)
	(_instantiation U01 0 99(_component LatchSR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((SET)(STR))
			((CLR)(EOC))
			((SOUT)(ENA))
		)
		(_use (_entity . LatchSR)
		)
	)
	(_instantiation U02 0 101(_component FreeRunCounter)
		(_generic
			((buswidth)((i 2)))
		)
		(_port
			((RST)(ENA))
			((CLK)(CLK))
			((INC)((i 3)))
			((CNT)(SEL))
		)
		(_use (_entity . FreeRunCounter)
			(_generic
				((buswidth)((i 2)))
			)
			(_port
				((inc)(INC))
				((clk)(CLK))
				((rst)(RST))
				((cnt)(CNT))
			)
		)
	)
	(_instantiation U03 0 103(_component CountDown)
		(_generic
			((Ticks)((i 3)))
		)
		(_port
			((CLK)(CLK))
			((RST)(ENA))
			((DEC)((i 3)))
			((RDY)(EOC))
		)
		(_use (_entity . CountDown)
			(_generic
				((Ticks)((i 3)))
			)
			(_port
				((clk)(CLK))
				((rst)(RST))
				((dec)(DEC))
				((rdy)(RDY))
			)
		)
	)
	(_instantiation U04 0 105(_component LoadRegister)
		(_generic
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(XIN))
			((DOUT)(EK0))
		)
		(_use (_entity . LoadRegister)
			(_generic
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_instantiation U05 0 106(_component LoadRegister)
		(_generic
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(EK0))
			((DOUT)(EK1))
		)
		(_use (_entity . LoadRegister)
			(_generic
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_instantiation U06 0 107(_component LoadRegister)
		(_generic
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(EK1))
			((DOUT)(EK2))
		)
		(_use (_entity . LoadRegister)
			(_generic
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_instantiation U07 0 115(_component CoefficientROM)
		(_port
			((SEL)(SEL))
			((QOUT)(QMUX))
		)
		(_use (_entity . CoefficientROM)
		)
	)
	(_instantiation U19 0 121(_component LoadRegister)
		(_generic
			((BusWidth)((i 48)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(ENA))
			((DIN)(RSUM))
			((DOUT)(ACCU))
		)
		(_use (_entity . LoadRegister)
			(_generic
				((BusWidth)((i 48)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_instantiation U20 0 122(_component LoadRegister)
		(_generic
			((BusWidth)((i 48)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(EOC))
			((DIN)(ACCU))
			((DOUT)(UNSAT))
		)
		(_use (_entity . LoadRegister)
			(_generic
				((BusWidth)((i 48)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_instantiation U22 0 124(_component Saturation)
		(_port
			((DIN)(UNSAT))
			((DOUT)(UOUT))
		)
		(_use (_implicit)
			(_port
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_object
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_in))))
		(_port (_int STR ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_port (_int XIN ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 10 i 0)))))
		(_port (_int UOUT ~STD_LOGIC_VECTOR{10~downto~0}~12 0 12(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 68(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~0}~13 0 69(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 26 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{47~downto~0}~13 0 76(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 47 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 10 i 0)))))
		(_signal (_int ENA ~extieee.std_logic_1164.STD_LOGIC 0 84(_architecture(_uni))))
		(_signal (_int EOC ~extieee.std_logic_1164.STD_LOGIC 0 84(_architecture(_uni))))
		(_signal (_int RSS ~extieee.std_logic_1164.STD_LOGIC 0 84(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 85(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int SEL ~STD_LOGIC_VECTOR{1~downto~0}~136 0 85(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 86(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_signal (_int EK0 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 86(_architecture(_uni((_others(i 2)))))))
		(_signal (_int EK1 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 86(_architecture(_uni((_others(i 2)))))))
		(_signal (_int EK2 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 86(_architecture(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 87(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 17 i 0)))))
		(_signal (_int EMUX ~STD_LOGIC_VECTOR{17~downto~0}~13 0 87(_architecture(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~0}~138 0 88(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 26 i 0)))))
		(_signal (_int QMUX ~STD_LOGIC_VECTOR{26~downto~0}~138 0 88(_architecture(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{44~downto~0}~13 0 89(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 44 i 0)))))
		(_signal (_int MULT ~STD_LOGIC_VECTOR{44~downto~0}~13 0 89(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{47~downto~0}~1310 0 90(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 47 i 0)))))
		(_signal (_int EMUL ~STD_LOGIC_VECTOR{47~downto~0}~1310 0 90(_architecture(_uni))))
		(_signal (_int RSUM ~STD_LOGIC_VECTOR{47~downto~0}~1310 0 91(_architecture(_uni((_others(i 2)))))))
		(_signal (_int ACCU ~STD_LOGIC_VECTOR{47~downto~0}~1310 0 92(_architecture(_uni((_others(i 2)))))))
		(_signal (_int UNSAT ~STD_LOGIC_VECTOR{47~downto~0}~1310 0 93(_architecture(_uni))))
		(_process
			(line__109(_architecture 0 0 109(_assignment (_target(12))(_sensitivity(8)(9)(10)(11)))))
			(line__117(_architecture 1 0 117(_assignment (_target(14))(_sensitivity(12)(13)))))
			(line__118(_architecture 2 0 118(_assignment (_target(15))(_sensitivity(14)))))
			(line__119(_architecture 3 0 119(_assignment (_target(16))(_sensitivity(15)(17)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (2 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . Structural 7 -1)
)
I 000051 55 3805          1750100534290 Structural
(_unit VHDL (pwm_ent 0 5(structural 0 21))
	(_version vc1)
	(_time 1750100534291 2025.06.16 13:02:14)
	(_source (\./../src/PWM_ent.vhd\))
	(_code a0f3a9f6a7f7a0b5f3a7b5faa4a7a4a7a0a7a7a6f4)
	(_entity
		(_time 1750100534276)
	)
	(_component
		(TimCirc
			(_object
				(_generic (_int ticks ~extstd.standard.INTEGER 0 36(_entity -1((i 24)))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 39(_entity (_in))))
				(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 40(_entity (_in))))
				(_port (_int eot ~extieee.std_logic_1164.STD_LOGIC 0 41(_entity (_out))))
			)
		)
		(FreeRunCounter
			(_object
				(_generic (_int buswidth ~extstd.standard.INTEGER 0 24(_entity -1((i 3)))))
				(_port (_int inc ~extieee.std_logic_1164.STD_LOGIC 0 27(_entity (_in))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 28(_entity (_in))))
				(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 29(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 3 i 0)))))
				(_port (_int cnt ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 30(_entity (_out))))
			)
		)
	)
	(_instantiation U01 0 49(_component TimCirc)
		(_generic
			((ticks)(_code 4))
		)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((eot)(SYN))
		)
		(_use (_entity . TimCirc)
			(_generic
				((ticks)(_code 5))
			)
		)
	)
	(_instantiation U02 0 59(_component FreeRunCounter)
		(_generic
			((buswidth)(_code 6))
		)
		(_port
			((inc)(SYN))
			((clk)(CLK))
			((rst)(RST))
			((cnt)(CNT_S))
		)
		(_use (_entity . FreeRunCounter)
			(_generic
				((buswidth)(_code 7))
			)
			(_port
				((inc)(inc))
				((clk)(clk))
				((rst)(rst))
				((cnt)(cnt))
			)
		)
	)
	(_object
		(_generic (_int CLK_FREQ ~extstd.standard.INTEGER 0 7 \50000000\ (_entity((i 50000000)))))
		(_generic (_int COUNTER_BITS ~extstd.standard.INTEGER 0 9 \10\ (_entity gms((i 10)))))
		(_generic (_int FREQ ~extstd.standard.INTEGER 0 10 \50\ (_entity((i 50)))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 13(_entity(_in))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 14(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~12 0 15(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 8 i 0)))))
		(_port (_int DUT ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~12 0 15(_entity(_in))))
		(_port (_int PWM ~extieee.std_logic_1164.STD_LOGIC 0 16(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_port (_int DEB ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17(_entity(_out))))
		(_constant (_int TIMER_TICKS ~extstd.standard.INTEGER 0 45(_architecture gms(_code 9))))
		(_signal (_int SYN ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~13 0 47(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 10 i 0)))))
		(_signal (_int CNT_S ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~13 0 47(_architecture(_uni((_others(i 2)))))))
		(_process
			(line__71(_architecture 0 0 71(_assignment (_target(4(1))))))
			(line__72(_architecture 1 0 72(_assignment (_alias((DEB(0))(SYN)))(_target(4(0)))(_sensitivity(5)))))
			(COMB_PROC(_architecture 2 0 74(_process (_simple)(_target(3))(_sensitivity(2)(6)))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Structural 11 -1)
)
I 000051 55 1544          1750100534375 Behavioral
(_unit VHDL (saturation 0 5(behavioral 0 12))
	(_version vc1)
	(_time 1750100534376 2025.06.16 13:02:14)
	(_source (\./../src/Saturation.vhd\))
	(_code eebde4bdbab8bef9eae0fcb4bee9eae8e7e8b8e8bb)
	(_entity
		(_time 1750100534362)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{47~downto~0}~12 0 7(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 47 i 0)))))
		(_port (_int DIN ~STD_LOGIC_VECTOR{47~downto~0}~12 0 7(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 8(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 10 i 0)))))
		(_port (_int DOUT ~STD_LOGIC_VECTOR{10~downto~0}~12 0 8(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{47~downto~0}~13 0 13(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 47 i 0)))))
		(_constant (_int DMAX ~STD_LOGIC_VECTOR{47~downto~0}~13 0 13(_architecture(_string \"000000000000000000000011111111110000000000000000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{47~downto~0}~132 0 14(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 47 i 0)))))
		(_constant (_int DMIN ~STD_LOGIC_VECTOR{47~downto~0}~132 0 14(_architecture(_string \"111111111111111111111100000000010000000000000000"\))))
		(_process
			(COMB_PROC(_architecture 0 0 16(_process (_simple)(_target(1))(_sensitivity(0))(_monitor))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (1 SIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 7026          1750100534657 Structural
(_unit VHDL (get_ina219 0 5(structural 0 17))
	(_version vc1)
	(_time 1750100534658 2025.06.16 13:02:14)
	(_source (\./../src/Get_INA219.vhd\))
	(_code 075552010551571202521e5d03010604050406040e)
	(_entity
		(_time 1750100532840)
	)
	(_component
		(TimCirc
			(_object
				(_generic (_int ticks ~extstd.standard.INTEGER 0 21(_entity -1((i 1529)))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 24(_entity (_in))))
				(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 25(_entity (_in))))
				(_port (_int eot ~extieee.std_logic_1164.STD_LOGIC 0 26(_entity (_out))))
			)
		)
		(i2c_master
			(_object
				(_generic (_int input_clk ~extstd.standard.INTEGER 0 42(_entity -1((i 50000000)))))
				(_generic (_int bus_clk ~extstd.standard.INTEGER 0 43(_entity -1((i 400000)))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 45(_entity (_in))))
				(_port (_int reset_n ~extieee.std_logic_1164.STD_LOGIC 0 46(_entity (_in))))
				(_port (_int ena ~extieee.std_logic_1164.STD_LOGIC 0 47(_entity (_in))))
				(_port (_int addr ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_entity (_in))))
				(_port (_int rw ~extieee.std_logic_1164.STD_LOGIC 0 49(_entity (_in))))
				(_port (_int data_wr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 50(_entity (_in))))
				(_port (_int busy ~extieee.std_logic_1164.STD_LOGIC 0 51(_entity (_out))))
				(_port (_int data_rd ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_entity (_out))))
				(_port (_int ack_error ~extieee.std_logic_1164.STD_LOGIC 0 53(_entity (_buffer))))
				(_port (_int sda ~extieee.std_logic_1164.STD_LOGIC 0 54(_entity (_inout))))
				(_port (_int scl ~extieee.std_logic_1164.STD_LOGIC 0 55(_entity (_inout))))
			)
		)
	)
	(_instantiation U_TIM 0 82(_component TimCirc)
		(_generic
			((ticks)((i 5000000)))
		)
		(_port
			((clk)(CLK))
			((rst)(ENA))
			((eot)(STR))
		)
		(_use (_entity . TimCirc)
			(_generic
				((ticks)((i 5000000)))
			)
		)
	)
	(_instantiation U_I2C 0 92(_component i2c_master)
		(_generic
			((input_clk)((i 50000000)))
			((bus_clk)((i 400000)))
		)
		(_port
			((clk)(CLK))
			((reset_n)(RST))
			((ena)(ENA_I2C))
			((addr)(_string \"1000000"\))
			((rw)(RW))
			((data_wr)(data_wr))
			((busy)(BUSY))
			((data_rd)(DATA))
			((ack_error)(ACK_ERR))
			((sda)(SDA))
			((scl)(SCL))
		)
		(_use (_entity . i2c_master)
			(_generic
				((input_clk)((i 50000000)))
				((bus_clk)((i 400000)))
			)
			(_port
				((clk)(clk))
				((reset_n)(reset_n))
				((ena)(ena))
				((addr)(addr))
				((rw)(rw))
				((data_wr)(data_wr))
				((busy)(busy))
				((data_rd)(data_rd))
				((ack_error)(ack_error))
				((sda)(sda))
				((scl)(scl))
			)
		)
	)
	(_object
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 7(_entity(_in)(_event))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in))))
		(_port (_int SDA ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_inout))))
		(_port (_int SCL ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_inout))))
		(_port (_int ENA ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in))))
		(_port (_int DONE ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_port (_int DATA_RD ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 50(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~134 0 60(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_constant (_int INA219_ADDR ~STD_LOGIC_VECTOR{6~downto~0}~134 0 60(_architecture(_string \"1000000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 61(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_constant (_int INA219_PWR_REG ~STD_LOGIC_VECTOR{7~downto~0}~136 0 61(_architecture(_string \"00000100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 62(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_constant (_int INA219_CALIB ~STD_LOGIC_VECTOR{7~downto~0}~138 0 62(_architecture(_string \"00000101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_constant (_int INA219_CALIB_VALUE ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_architecture(_string \"0000010011101101"\))))
		(_signal (_int ED ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int STR ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int BUSY_PREV ~extieee.std_logic_1164.STD_LOGIC 0 69(_architecture(_uni((i 2))))))
		(_signal (_int LAT ~extieee.std_logic_1164.STD_LOGIC 0 70(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 71(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_signal (_int DATA_RD_INT ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 71(_architecture(_uni((_others(i 2)))))))
		(_signal (_int ENA_I2C ~extieee.std_logic_1164.STD_LOGIC 0 73(_architecture(_uni((i 2))))))
		(_signal (_int RW ~extieee.std_logic_1164.STD_LOGIC 0 74(_architecture(_uni((i 3))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 75(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_signal (_int DATA ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 75(_architecture(_uni((_others(i 2)))))))
		(_signal (_int data_wr ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 76(_architecture(_uni((_others(i 2)))))))
		(_signal (_int BUSY ~extieee.std_logic_1164.STD_LOGIC 0 77(_architecture(_uni((i 2))))))
		(_signal (_int ACK_ERR ~extieee.std_logic_1164.STD_LOGIC 0 78(_architecture(_uni((i 2))))))
		(_type (_int ~INTEGER~range~0~to~7~13 0 112(_scalar (_to i 0 i 7))))
		(_variable (_int BUSY_CNT ~INTEGER~range~0~to~7~13 0 112(_process 0((i 0)))))
		(_process
			(FSM_PROC(_architecture 0 0 111(_process (_simple)(_target(5)(6)(9)(11(d_7_0))(11(d_15_8))(11)(12)(13)(15))(_sensitivity(0)(1))(_read(8)(9)(11)(14)(16)(17)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 1 -1)
)
I 000051 55 10110         1750100534727 Structural
(_unit VHDL (pid 0 6(structural 0 16))
	(_version vc1)
	(_time 1750100534728 2025.06.16 13:02:14)
	(_source (\./../src/PID.vhd\))
	(_code 461514444911165141145f1c134146404f40424146)
	(_entity
		(_time 1750100534185)
	)
	(_component
		(LatchSR
			(_object
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 20(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 21(_entity (_in))))
				(_port (_int SET ~extieee.std_logic_1164.STD_LOGIC 0 22(_entity (_in))))
				(_port (_int CLR ~extieee.std_logic_1164.STD_LOGIC 0 23(_entity (_in))))
				(_port (_int SOUT ~extieee.std_logic_1164.STD_LOGIC 0 24(_entity (_out))))
			)
		)
		(FreeRunCounter
			(_object
				(_generic (_int buswidth ~extstd.standard.INTEGER 0 43(_entity -1((i 8)))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 46(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 47(_entity (_in))))
				(_port (_int INC ~extieee.std_logic_1164.STD_LOGIC 0 48(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 49(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 4 i 0)))))
				(_port (_int CNT ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 49(_entity (_out))))
			)
		)
		(CountDown
			(_object
				(_generic (_int Ticks ~extstd.standard.INTEGER 0 31(_entity -1((i 10)))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 34(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 35(_entity (_in))))
				(_port (_int DEC ~extieee.std_logic_1164.STD_LOGIC 0 36(_entity (_in))))
				(_port (_int RDY ~extieee.std_logic_1164.STD_LOGIC 0 37(_entity (_out))))
			)
		)
		(LoadRegister
			(_object
				(_generic (_int BusWidth ~extstd.standard.INTEGER 0 55(_entity -1((i 7)))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 58(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 59(_entity (_in))))
				(_port (_int LDR ~extieee.std_logic_1164.STD_LOGIC 0 60(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 61(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 5 i 0)))))
				(_port (_int DIN ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 61(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~134 0 62(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 6 i 0)))))
				(_port (_int DOUT ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~134 0 62(_entity (_out))))
			)
		)
		(CoefficientROM
			(_object
				(_port (_int SEL ~STD_LOGIC_VECTOR{1~downto~0}~13 0 68(_entity (_in))))
				(_port (_int QOUT ~STD_LOGIC_VECTOR{26~downto~0}~13 0 69(_entity (_out))))
			)
		)
		(Saturation
			(_object
				(_port (_int DIN ~STD_LOGIC_VECTOR{47~downto~0}~13 0 76(_entity (_in))))
				(_port (_int DOUT ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77(_entity (_out))))
			)
		)
	)
	(_instantiation U01 0 99(_component LatchSR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((SET)(STR))
			((CLR)(EOC))
			((SOUT)(ENA))
		)
		(_use (_entity . LatchSR)
		)
	)
	(_instantiation U02 0 101(_component FreeRunCounter)
		(_generic
			((buswidth)((i 2)))
		)
		(_port
			((RST)(ENA))
			((CLK)(CLK))
			((INC)((i 3)))
			((CNT)(SEL))
		)
		(_use (_entity . FreeRunCounter)
			(_generic
				((buswidth)((i 2)))
			)
			(_port
				((inc)(INC))
				((clk)(CLK))
				((rst)(RST))
				((cnt)(CNT))
			)
		)
	)
	(_instantiation U03 0 103(_component CountDown)
		(_generic
			((Ticks)((i 3)))
		)
		(_port
			((CLK)(CLK))
			((RST)(ENA))
			((DEC)((i 3)))
			((RDY)(EOC))
		)
		(_use (_entity . CountDown)
			(_generic
				((Ticks)((i 3)))
			)
			(_port
				((clk)(CLK))
				((rst)(RST))
				((dec)(DEC))
				((rdy)(RDY))
			)
		)
	)
	(_instantiation U04 0 105(_component LoadRegister)
		(_generic
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(XIN))
			((DOUT)(EK0))
		)
		(_use (_entity . LoadRegister)
			(_generic
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_instantiation U05 0 106(_component LoadRegister)
		(_generic
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(EK0))
			((DOUT)(EK1))
		)
		(_use (_entity . LoadRegister)
			(_generic
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_instantiation U06 0 107(_component LoadRegister)
		(_generic
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(EK1))
			((DOUT)(EK2))
		)
		(_use (_entity . LoadRegister)
			(_generic
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_instantiation U07 0 115(_component CoefficientROM)
		(_port
			((SEL)(SEL))
			((QOUT)(QMUX))
		)
		(_use (_entity . CoefficientROM)
		)
	)
	(_instantiation U19 0 121(_component LoadRegister)
		(_generic
			((BusWidth)((i 48)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(ENA))
			((DIN)(RSUM))
			((DOUT)(ACCU))
		)
		(_use (_entity . LoadRegister)
			(_generic
				((BusWidth)((i 48)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_instantiation U20 0 122(_component LoadRegister)
		(_generic
			((BusWidth)((i 48)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(EOC))
			((DIN)(ACCU))
			((DOUT)(UNSAT))
		)
		(_use (_entity . LoadRegister)
			(_generic
				((BusWidth)((i 48)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_instantiation U22 0 124(_component Saturation)
		(_port
			((DIN)(UNSAT))
			((DOUT)(UOUT))
		)
		(_use (_entity . Saturation)
		)
	)
	(_object
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_in))))
		(_port (_int STR ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_port (_int XIN ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 10 i 0)))))
		(_port (_int UOUT ~STD_LOGIC_VECTOR{10~downto~0}~12 0 12(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 68(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~0}~13 0 69(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 26 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{47~downto~0}~13 0 76(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 47 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 10 i 0)))))
		(_signal (_int ENA ~extieee.std_logic_1164.STD_LOGIC 0 84(_architecture(_uni))))
		(_signal (_int EOC ~extieee.std_logic_1164.STD_LOGIC 0 84(_architecture(_uni))))
		(_signal (_int RSS ~extieee.std_logic_1164.STD_LOGIC 0 84(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 85(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int SEL ~STD_LOGIC_VECTOR{1~downto~0}~136 0 85(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 86(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_signal (_int EK0 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 86(_architecture(_uni((_others(i 2)))))))
		(_signal (_int EK1 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 86(_architecture(_uni((_others(i 2)))))))
		(_signal (_int EK2 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 86(_architecture(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 87(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 17 i 0)))))
		(_signal (_int EMUX ~STD_LOGIC_VECTOR{17~downto~0}~13 0 87(_architecture(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~0}~138 0 88(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 26 i 0)))))
		(_signal (_int QMUX ~STD_LOGIC_VECTOR{26~downto~0}~138 0 88(_architecture(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{44~downto~0}~13 0 89(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 44 i 0)))))
		(_signal (_int MULT ~STD_LOGIC_VECTOR{44~downto~0}~13 0 89(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{47~downto~0}~1310 0 90(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 47 i 0)))))
		(_signal (_int EMUL ~STD_LOGIC_VECTOR{47~downto~0}~1310 0 90(_architecture(_uni))))
		(_signal (_int RSUM ~STD_LOGIC_VECTOR{47~downto~0}~1310 0 91(_architecture(_uni((_others(i 2)))))))
		(_signal (_int ACCU ~STD_LOGIC_VECTOR{47~downto~0}~1310 0 92(_architecture(_uni((_others(i 2)))))))
		(_signal (_int UNSAT ~STD_LOGIC_VECTOR{47~downto~0}~1310 0 93(_architecture(_uni))))
		(_process
			(line__109(_architecture 0 0 109(_assignment (_target(12))(_sensitivity(8)(9)(10)(11)))))
			(line__117(_architecture 1 0 117(_assignment (_target(14))(_sensitivity(12)(13)))))
			(line__118(_architecture 2 0 118(_assignment (_target(15))(_sensitivity(14)))))
			(line__119(_architecture 3 0 119(_assignment (_target(16))(_sensitivity(15)(17)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (2 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . Structural 7 -1)
)
I 000051 55 5100          1750100534770 Structural
(_unit VHDL (pwm_comp_deadtime 0 5(structural 0 21))
	(_version vc1)
	(_time 1750100534771 2025.06.16 13:02:14)
	(_source (\./../src/PWM_Comp_deadtime.vhd\))
	(_code 75262775772275602573662f727321727570237371)
	(_entity
		(_time 1750100533307)
	)
	(_component
		(PWM_ent
			(_object
				(_generic (_int CLK_FREQ ~extstd.standard.INTEGER 0 37(_entity -1((i 50000000)))))
				(_generic (_int COUNTER_BITS ~extstd.standard.INTEGER 0 39(_entity -1((i 10)))))
				(_generic (_int FREQ ~extstd.standard.INTEGER 0 40(_entity -1((i 50)))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 43(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 44(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~13 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 2 i 0)))))
				(_port (_int DUT ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~13 0 45(_entity (_in))))
				(_port (_int PWM ~extieee.std_logic_1164.STD_LOGIC 0 46(_entity (_out))))
				(_port (_int DEB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_entity (_out))))
			)
		)
		(Dead_time_gen
			(_object
				(_generic (_int num_dff ~extstd.standard.INTEGER 0 24(_entity -1((i 4)))))
				(_port (_int XIN ~extieee.std_logic_1164.STD_LOGIC 0 27(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 28(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 29(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 3 i 0)))))
				(_port (_int Qp_deb ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 30(_entity (_out))))
				(_port (_int XOUT ~extieee.std_logic_1164.STD_LOGIC 0 31(_entity (_out))))
			)
		)
	)
	(_instantiation U01 0 56(_component PWM_ent)
		(_generic
			((CLK_FREQ)((i 50000000)))
			((COUNTER_BITS)(_code 4))
			((FREQ)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((DUT)(DUT))
			((PWM)(PWM_Norm))
			((DEB)(_open))
		)
		(_use (_entity . PWM_ent)
			(_generic
				((CLK_FREQ)((i 50000000)))
				((COUNTER_BITS)(_code 6))
				((FREQ)(_code 7))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((DUT)(DUT))
				((PWM)(PWM))
				((DEB)(DEB))
			)
		)
	)
	(_instantiation U02 0 73(_component Dead_time_gen)
		(_generic
			((num_dff)(_code 8))
		)
		(_port
			((XIN)(N_PWM))
			((CLK)(CLK))
			((RST)(RST))
			((Qp_deb)(_open))
			((XOUT)(PWM_Comp))
		)
		(_use (_entity . Dead_time_gen)
			(_generic
				((num_dff)(_code 9))
			)
			(_port
				((XIN)(XIN))
				((CLK)(CLK))
				((RST)(RST))
				((Qp_deb)(Qp_deb))
				((XOUT)(XOUT))
			)
		)
	)
	(_instantiation U03 0 85(_component Dead_time_gen)
		(_generic
			((num_dff)(_code 10))
		)
		(_port
			((XIN)(PWM_Norm))
			((CLK)(CLK))
			((RST)(RST))
			((Qp_deb)(_open))
			((XOUT)(PWM_S))
		)
		(_use (_entity . Dead_time_gen)
			(_generic
				((num_dff)(_code 11))
			)
			(_port
				((XIN)(XIN))
				((CLK)(CLK))
				((RST)(RST))
				((Qp_deb)(Qp_deb))
				((XOUT)(XOUT))
			)
		)
	)
	(_object
		(_generic (_int bits ~extstd.standard.INTEGER 0 7 \10\ (_entity((i 10)))))
		(_generic (_int deadtime ~extstd.standard.INTEGER 0 8 \100\ (_entity((i 100)))))
		(_generic (_int freq ~extstd.standard.INTEGER 0 9 \50000\ (_entity((i 50000)))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_in))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 13(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{bits-1~downto~0}~12 0 14(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 12 i 0)))))
		(_port (_int DUT ~STD_LOGIC_VECTOR{bits-1~downto~0}~12 0 14(_entity(_in))))
		(_port (_int PWM ~extieee.std_logic_1164.STD_LOGIC 0 15(_entity(_out))))
		(_port (_int PWM_comp ~extieee.std_logic_1164.STD_LOGIC 0 16(_entity(_out))))
		(_port (_int DEB ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_constant (_int deadtime_2_dff ~extstd.standard.INTEGER 0 51(_architecture gms(_code 13))))
		(_signal (_int N_PWM ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int PWM_S ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int PWM_Norm ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_process
			(line__70(_architecture 0 0 70(_assignment (_alias((PWM)(PWM_S)))(_simpleassign BUF)(_target(3))(_sensitivity(7)))))
			(line__71(_architecture 1 0 71(_assignment (_alias((N_PWM)(PWM_Norm)))(_simpleassign "not")(_target(6))(_sensitivity(8)))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Structural 14 -1)
)
I 000051 55 8048          1750100534814 Structural
(_unit VHDL (mppt 0 5(structural 0 20))
	(_version vc1)
	(_time 1750100534815 2025.06.16 13:02:14)
	(_source (\./../src/MPPT.vhd\))
	(_code a4f6a2f2a0f2f0b3a9f3e0fff5a3a4a3a0a2f0a3a4)
	(_entity
		(_time 1750100534101)
	)
	(_component
		(LoadRegister
			(_object
				(_generic (_int BusWidth ~extstd.standard.INTEGER 0 24(_entity -1((i 16)))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 27(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 28(_entity (_in))))
				(_port (_int LDR ~extieee.std_logic_1164.STD_LOGIC 0 29(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 4 i 0)))))
				(_port (_int DIN ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~13 0 30(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 5 i 0)))))
				(_port (_int DOUT ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 31(_entity (_out))))
			)
		)
		(PID
			(_object
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 37(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 38(_entity (_in))))
				(_port (_int STR ~extieee.std_logic_1164.STD_LOGIC 0 39(_entity (_in))))
				(_port (_int XIN ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_entity (_in))))
				(_port (_int UOUT ~STD_LOGIC_VECTOR{10~downto~0}~13 0 41(_entity (_out))))
			)
		)
		(PWM_Comp_deadtime
			(_object
				(_generic (_int bits ~extstd.standard.INTEGER 0 47(_entity -1((i 10)))))
				(_generic (_int deadtime ~extstd.standard.INTEGER 0 48(_entity -1((i 100)))))
				(_generic (_int freq ~extstd.standard.INTEGER 0 49(_entity -1((i 50000)))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 52(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 53(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{bits-1~downto~0}~13 0 54(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 6 i 0)))))
				(_port (_int DUT ~STD_LOGIC_VECTOR{bits-1~downto~0}~13 0 54(_entity (_in))))
				(_port (_int PWM ~extieee.std_logic_1164.STD_LOGIC 0 55(_entity (_out))))
				(_port (_int PWM_comp ~extieee.std_logic_1164.STD_LOGIC 0 56(_entity (_out))))
				(_port (_int DEB ~extieee.std_logic_1164.STD_LOGIC 0 57(_entity (_out))))
			)
		)
	)
	(_instantiation LDR_1 0 76(_component LoadRegister)
		(_generic
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(DATA_INA))
			((DOUT)(DATA_BUFFER))
		)
		(_use (_entity . LoadRegister)
			(_generic
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_instantiation LDR_2 0 88(_component LoadRegister)
		(_generic
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(DATA_BUFFER))
			((DOUT)(DATA_BUFFER_LAST))
		)
		(_use (_entity . LoadRegister)
			(_generic
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_instantiation U_PID 0 130(_component PID)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STR)(STR_PID))
			((XIN)(ERR_BUFFER))
			((UOUT)(DUT_INC))
		)
		(_use (_entity . PID)
		)
	)
	(_instantiation U_PWM 0 139(_component PWM_Comp_deadtime)
		(_generic
			((bits)((i 12)))
			((deadtime)((i 100)))
			((freq)((i 25000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((DUT)(DUTY_PWM))
			((PWM)(Hi_MOSFET))
			((PWM_comp)(Lo_MOSFET))
			((DEB)(_open))
		)
		(_use (_entity . PWM_Comp_deadtime)
			(_generic
				((bits)((i 12)))
				((deadtime)((i 100)))
				((freq)((i 25000)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((DUT)(DUT))
				((PWM)(PWM))
				((PWM_comp)(PWM_comp))
				((DEB)(DEB))
			)
		)
	)
	(_object
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 7(_entity(_in)(_event))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in))))
		(_port (_int STR ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_port (_int DATA_INA ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_port (_int ERR ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 11 i 0)))))
		(_port (_int DUT ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_port (_int PWR ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13(_entity(_out))))
		(_port (_int Hi_MOSFET ~extieee.std_logic_1164.STD_LOGIC 0 14(_entity(_out))))
		(_port (_int Lo_MOSFET ~extieee.std_logic_1164.STD_LOGIC 0 15(_entity(_out))))
		(_port (_int SHTDWN ~extieee.std_logic_1164.STD_LOGIC 0 16(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 41(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 10 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 61(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 11 i 0)))))
		(_constant (_int MAX_CYCLE ~STD_LOGIC_VECTOR{11~downto~0}~13 0 61(_architecture(_string \"011111111110"\))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_signal (_int DATA_BUFFER ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_architecture(_uni((_others(i 2)))))))
		(_signal (_int DATA_BUFFER_LAST ~STD_LOGIC_VECTOR{15~downto~0}~134 0 64(_architecture(_uni((_others(i 2)))))))
		(_signal (_int ERR_BUFFER ~STD_LOGIC_VECTOR{15~downto~0}~134 0 65(_architecture(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~136 0 66(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 10 i 0)))))
		(_signal (_int DUT_INC ~STD_LOGIC_VECTOR{10~downto~0}~136 0 66(_architecture(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 67(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 11 i 0)))))
		(_signal (_int DUTY_PWM ~STD_LOGIC_VECTOR{11~downto~0}~138 0 67(_architecture(_uni))))
		(_signal (_int STR_PREV ~extieee.std_logic_1164.STD_LOGIC 0 68(_architecture(_uni((i 2))))))
		(_signal (_int STR_PID ~extieee.std_logic_1164.STD_LOGIC 0 69(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 102(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_variable (_int TEMP_ERR ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 102(_process 2((_others(i 2))))))
		(_process
			(line__72(_architecture 0 0 72(_assignment (_alias((PWR)(DATA_INA)))(_target(6))(_sensitivity(3)))))
			(line__73(_architecture 1 0 73(_assignment (_alias((SHTDWN)(_string \"1"\)))(_target(9)))))
			(ERR_PROC(_architecture 2 0 101(_process (_simple)(_target(4)(12)(14)(15)(16))(_sensitivity(0)(1))(_read(2)(10)(11)(12)(13)(14)(15)))))
			(line__128(_architecture 3 0 128(_assignment (_alias((DUT)(DUTY_PWM)))(_target(5))(_sensitivity(14)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (2 SIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 7 -1)
)
I 000051 55 6393          1750100534872 Structural
(_unit VHDL (toplevel 0 5(structural 0 19))
	(_version vc1)
	(_time 1750100534873 2025.06.16 13:02:14)
	(_source (\./../src/TopLevel.vhd\))
	(_code e2b1b4b1b6b4b6f4b6e7f7b9b5e4e7e4b1e5e6e4b4)
	(_entity
		(_time 1750100533658)
	)
	(_component
		(Get_INA219
			(_object
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 22(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 23(_entity (_in))))
				(_port (_int SDA ~extieee.std_logic_1164.STD_LOGIC 0 24(_entity (_inout))))
				(_port (_int SCL ~extieee.std_logic_1164.STD_LOGIC 0 25(_entity (_inout))))
				(_port (_int ENA ~extieee.std_logic_1164.STD_LOGIC 0 26(_entity (_in))))
				(_port (_int DONE ~extieee.std_logic_1164.STD_LOGIC 0 27(_entity (_out))))
				(_port (_int DATA_RD ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_entity (_out))))
			)
		)
		(MPPT
			(_object
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 52(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 53(_entity (_in))))
				(_port (_int STR ~extieee.std_logic_1164.STD_LOGIC 0 54(_entity (_in))))
				(_port (_int DATA_INA ~STD_LOGIC_VECTOR{15~downto~0}~134 0 55(_entity (_in))))
				(_port (_int ERR ~STD_LOGIC_VECTOR{15~downto~0}~136 0 56(_entity (_out))))
				(_port (_int DUT ~STD_LOGIC_VECTOR{11~downto~0}~13 0 57(_entity (_out))))
				(_port (_int PWR ~STD_LOGIC_VECTOR{15~downto~0}~138 0 58(_entity (_out))))
				(_port (_int Hi_MOSFET ~extieee.std_logic_1164.STD_LOGIC 0 59(_entity (_out))))
				(_port (_int Lo_MOSFET ~extieee.std_logic_1164.STD_LOGIC 0 60(_entity (_out))))
				(_port (_int SHTDWN ~extieee.std_logic_1164.STD_LOGIC 0 61(_entity (_out))))
			)
		)
		(UART_TX
			(_object
				(_generic (_int buswidth ~extstd.standard.INTEGER 0 34(_entity -1((i 8)))))
				(_generic (_int baudrate ~extstd.standard.INTEGER 0 35(_entity -1((i 115200)))))
				(_generic (_int source_clk ~extstd.standard.INTEGER 0 36(_entity -1((i 50000000)))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 39(_entity (_in))))
				(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 40(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 41(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 0 i 0)))))
				(_port (_int din ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 41(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~132 0 42(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 1 i 0)))))
				(_port (_int leds ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~132 0 42(_entity (_out))))
				(_port (_int str ~extieee.std_logic_1164.STD_LOGIC 0 43(_entity (_in))))
				(_port (_int txd ~extieee.std_logic_1164.STD_LOGIC 0 44(_entity (_out))))
				(_port (_int deb ~extieee.std_logic_1164.STD_LOGIC 0 45(_entity (_out))))
				(_port (_int rdy ~extieee.std_logic_1164.STD_LOGIC 0 46(_entity (_out))))
			)
		)
	)
	(_instantiation INA219 0 72(_component Get_INA219)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((SDA)(SDA))
			((SCL)(SCL))
			((ENA)(ENA))
			((DONE)(DONE_INA))
			((DATA_RD)(DATA_RD))
		)
		(_use (_entity . Get_INA219)
		)
	)
	(_instantiation MPPT_Inst 0 84(_component MPPT)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((STR)(DONE_INA))
			((DATA_INA)(DATA_RD))
			((ERR)(_open))
			((DUT)(_open))
			((PWR)(_open))
			((Hi_MOSFET)(Hi_MOSFET))
			((Lo_MOSFET)(Lo_MOSFET))
			((SHTDWN)(SHTDWN))
		)
		(_use (_entity . MPPT)
		)
	)
	(_instantiation UART 0 99(_component UART_TX)
		(_generic
			((buswidth)((i 8)))
			((baudrate)((i 50000)))
			((source_clk)((i 50000000)))
		)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((din)(DATA_TX))
			((leds)(_open))
			((str)(DONE_INA))
			((txd)(TX))
			((deb)(_open))
			((rdy)(TX_DONE))
		)
		(_use (_entity . UART_TX)
			(_generic
				((buswidth)((i 8)))
				((baudrate)((i 50000)))
				((source_clk)((i 50000000)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((din)(din))
				((leds)(leds))
				((str)(str))
				((txd)(txd))
				((deb)(deb))
				((rdy)(rdy))
			)
		)
	)
	(_object
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 7(_entity(_in))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in))))
		(_port (_int Hi_MOSFET ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_out))))
		(_port (_int Lo_MOSFET ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_out))))
		(_port (_int SHTDWN ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_out))))
		(_port (_int SDA ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_inout))))
		(_port (_int SCL ~extieee.std_logic_1164.STD_LOGIC 0 13(_entity(_inout))))
		(_port (_int TX ~extieee.std_logic_1164.STD_LOGIC 0 14(_entity(_out))))
		(_port (_int ENA ~extieee.std_logic_1164.STD_LOGIC 0 15(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 55(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 56(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 57(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 58(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_signal (_int DATA_TX ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65(_architecture(_uni))))
		(_signal (_int TX_DONE ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int DONE_INA ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 68(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_signal (_int DATA_RD ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 68(_architecture(_uni))))
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 2 -1)
)
I 000051 55 1411          1750100562026 Behavioral
(_unit VHDL (countdown 0 5(behavioral 0 17))
	(_version vc1)
	(_time 1750100562027 2025.06.16 13:02:42)
	(_source (\./../src/CountDown.vhd\))
	(_code f6f4f0a6a6a0a7e0a0f5e2aca3f0a0f1f1f0a3f0f5)
	(_entity
		(_time 1750100532543)
	)
	(_object
		(_generic (_int Ticks ~extstd.standard.INTEGER 0 7 \10\ (_entity gms((i 10)))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in)(_event))))
		(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in))))
		(_port (_int dec ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_in))))
		(_port (_int rdy ~extieee.std_logic_1164.STD_LOGIC 0 13(_entity(_out))))
		(_signal (_int Cp ~extstd.standard.INTEGER 0 18(_architecture(_uni(_code 2)))))
		(_signal (_int Cn ~extstd.standard.INTEGER 0 19(_architecture(_uni((i 0))))))
		(_signal (_int rdy_s ~extieee.std_logic_1164.STD_LOGIC 0 20(_architecture(_uni((i 2))))))
		(_process
			(Combinational_PROC(_architecture 0 0 23(_process (_simple)(_target(5)(3))(_sensitivity(4)(0))(_read(2)))))
			(SEQUENTIAL_PROC(_architecture 1 0 45(_process (_target(4))(_sensitivity(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1917          1750100562072 Behavioral
(_unit VHDL (dead_time_gen 0 5(behavioral 0 18))
	(_version vc1)
	(_time 1750100562073 2025.06.16 13:02:42)
	(_source (\./../src/Dead_time_gen.vhd\))
	(_code 16141411154143001045504d43101f104210131340)
	(_entity
		(_time 1750100532662)
	)
	(_object
		(_generic (_int num_dff ~extstd.standard.INTEGER 0 7 \4\ (_entity gms((i 4)))))
		(_port (_int XIN ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~12 0 13(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 3 i 0)))))
		(_port (_int Qp_deb ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~12 0 13(_entity(_out))))
		(_port (_int XOUT ~extieee.std_logic_1164.STD_LOGIC 0 14(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 4 i 0)))))
		(_signal (_int Qp ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 19(_architecture(_uni((_others(i 2)))))))
		(_signal (_int ones ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 20(_architecture(_uni((_others(i 3)))))))
		(_signal (_int Comp ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 21(_architecture(_uni((_others(i 2)))))))
		(_process
			(COMPARE_PROC(_architecture 0 0 24(_process (_simple)(_target(4)(7))(_sensitivity(1)(5))(_read(0)(6)(7)))))
			(DFF_PROC(_architecture 1 0 34(_process (_target(5(0))(5))(_sensitivity(1)(2)(0)(5))(_dssslsensitivity 2))))
			(line__46(_architecture 2 0 46(_assignment (_target(3))(_sensitivity(5)))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_split (5)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1607          1750100562134 Behavioral
(_unit VHDL (freeruncounter 0 5(behavioral 0 17))
	(_version vc1)
	(_time 1750100562135 2025.06.16 13:02:42)
	(_source (\./../src/FreeRunCounter.vhd\))
	(_code 54565456520305425354460f005201525752025351)
	(_entity
		(_time 1750100532752)
	)
	(_object
		(_generic (_int buswidth ~extstd.standard.INTEGER 0 7 \3\ (_entity gms((i 3)))))
		(_port (_int inc ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~12 0 13(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 2 i 0)))))
		(_port (_int cnt ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~12 0 13(_entity(_out))))
		(_signal (_int Cn ~extstd.standard.INTEGER 0 18(_architecture(_uni((i 0))))))
		(_signal (_int Cp ~extstd.standard.INTEGER 0 19(_architecture(_uni((i 0))))))
		(_process
			(COMBINATIONAL_PROC(_architecture 0 0 22(_process (_simple)(_target(3)(4))(_sensitivity(0)(1))(_monitor)(_read(4)(5)))))
			(Sequential_PROC(_architecture 1 0 32(_process (_target(5))(_sensitivity(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 7026          1750100562201 Structural
(_unit VHDL (get_ina219 0 5(structural 0 17))
	(_version vc1)
	(_time 1750100562202 2025.06.16 13:02:42)
	(_source (\./../src/Get_INA219.vhd\))
	(_code a2a0a3f5a5f4f2b7a7f7bbf8a6a4a3a1a0a1a3a1ab)
	(_entity
		(_time 1750100532840)
	)
	(_component
		(TimCirc
			(_object
				(_generic (_int ticks ~extstd.standard.INTEGER 0 21(_entity -1((i 1529)))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 24(_entity (_in))))
				(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 25(_entity (_in))))
				(_port (_int eot ~extieee.std_logic_1164.STD_LOGIC 0 26(_entity (_out))))
			)
		)
		(i2c_master
			(_object
				(_generic (_int input_clk ~extstd.standard.INTEGER 0 42(_entity -1((i 50000000)))))
				(_generic (_int bus_clk ~extstd.standard.INTEGER 0 43(_entity -1((i 400000)))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 45(_entity (_in))))
				(_port (_int reset_n ~extieee.std_logic_1164.STD_LOGIC 0 46(_entity (_in))))
				(_port (_int ena ~extieee.std_logic_1164.STD_LOGIC 0 47(_entity (_in))))
				(_port (_int addr ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_entity (_in))))
				(_port (_int rw ~extieee.std_logic_1164.STD_LOGIC 0 49(_entity (_in))))
				(_port (_int data_wr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 50(_entity (_in))))
				(_port (_int busy ~extieee.std_logic_1164.STD_LOGIC 0 51(_entity (_out))))
				(_port (_int data_rd ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_entity (_out))))
				(_port (_int ack_error ~extieee.std_logic_1164.STD_LOGIC 0 53(_entity (_buffer))))
				(_port (_int sda ~extieee.std_logic_1164.STD_LOGIC 0 54(_entity (_inout))))
				(_port (_int scl ~extieee.std_logic_1164.STD_LOGIC 0 55(_entity (_inout))))
			)
		)
	)
	(_instantiation U_TIM 0 82(_component TimCirc)
		(_generic
			((ticks)((i 5000000)))
		)
		(_port
			((clk)(CLK))
			((rst)(ENA))
			((eot)(STR))
		)
		(_use (_entity . TimCirc)
			(_generic
				((ticks)((i 5000000)))
			)
		)
	)
	(_instantiation U_I2C 0 92(_component i2c_master)
		(_generic
			((input_clk)((i 50000000)))
			((bus_clk)((i 400000)))
		)
		(_port
			((clk)(CLK))
			((reset_n)(RST))
			((ena)(ENA_I2C))
			((addr)(_string \"1000000"\))
			((rw)(RW))
			((data_wr)(data_wr))
			((busy)(BUSY))
			((data_rd)(DATA))
			((ack_error)(ACK_ERR))
			((sda)(SDA))
			((scl)(SCL))
		)
		(_use (_entity . i2c_master)
			(_generic
				((input_clk)((i 50000000)))
				((bus_clk)((i 400000)))
			)
			(_port
				((clk)(clk))
				((reset_n)(reset_n))
				((ena)(ena))
				((addr)(addr))
				((rw)(rw))
				((data_wr)(data_wr))
				((busy)(busy))
				((data_rd)(data_rd))
				((ack_error)(ack_error))
				((sda)(sda))
				((scl)(scl))
			)
		)
	)
	(_object
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 7(_entity(_in)(_event))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in))))
		(_port (_int SDA ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_inout))))
		(_port (_int SCL ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_inout))))
		(_port (_int ENA ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in))))
		(_port (_int DONE ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_port (_int DATA_RD ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 50(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~134 0 60(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_constant (_int INA219_ADDR ~STD_LOGIC_VECTOR{6~downto~0}~134 0 60(_architecture(_string \"1000000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 61(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_constant (_int INA219_PWR_REG ~STD_LOGIC_VECTOR{7~downto~0}~136 0 61(_architecture(_string \"00000100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 62(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_constant (_int INA219_CALIB ~STD_LOGIC_VECTOR{7~downto~0}~138 0 62(_architecture(_string \"00000101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_constant (_int INA219_CALIB_VALUE ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_architecture(_string \"0000010011101101"\))))
		(_signal (_int ED ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int STR ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int BUSY_PREV ~extieee.std_logic_1164.STD_LOGIC 0 69(_architecture(_uni((i 2))))))
		(_signal (_int LAT ~extieee.std_logic_1164.STD_LOGIC 0 70(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 71(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_signal (_int DATA_RD_INT ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 71(_architecture(_uni((_others(i 2)))))))
		(_signal (_int ENA_I2C ~extieee.std_logic_1164.STD_LOGIC 0 73(_architecture(_uni((i 2))))))
		(_signal (_int RW ~extieee.std_logic_1164.STD_LOGIC 0 74(_architecture(_uni((i 3))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 75(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_signal (_int DATA ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 75(_architecture(_uni((_others(i 2)))))))
		(_signal (_int data_wr ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 76(_architecture(_uni((_others(i 2)))))))
		(_signal (_int BUSY ~extieee.std_logic_1164.STD_LOGIC 0 77(_architecture(_uni((i 2))))))
		(_signal (_int ACK_ERR ~extieee.std_logic_1164.STD_LOGIC 0 78(_architecture(_uni((i 2))))))
		(_type (_int ~INTEGER~range~0~to~7~13 0 112(_scalar (_to i 0 i 7))))
		(_variable (_int BUSY_CNT ~INTEGER~range~0~to~7~13 0 112(_process 0((i 0)))))
		(_process
			(FSM_PROC(_architecture 0 0 111(_process (_simple)(_target(5)(6)(9)(11(d_7_0))(11(d_15_8))(11)(12)(13)(15))(_sensitivity(0)(1))(_read(8)(9)(11)(14)(16)(17)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 1 -1)
)
I 000044 55 1859          1750100562254 sim
(_unit VHDL (get_ina219_tb 0 5(sim 0 8))
	(_version vc1)
	(_time 1750100562255 2025.06.16 13:02:42)
	(_source (\./../src/Get_INA219_tb.vhd\))
	(_code d1d3d083d58781c48582c88bd5d7d0d2d3d2d0d2d8)
	(_entity
		(_time 1750100532928)
	)
	(_instantiation DUT 0 25(_entity . Get_INA219)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((SDA)(sda))
			((SCL)(scl))
			((ENA)(str))
			((DONE)(done))
			((DATA_RD)(data_rd))
		)
	)
	(_object
		(_constant (_int clk_hz ~extstd.standard.INTEGER 0 10(_architecture((i 50000000)))))
		(_constant (_int clk_period ~extstd.standard.TIME 0 11(_architecture gms(_code 2))))
		(_signal (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 13(_architecture(_uni((i 3))))))
		(_signal (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 14(_architecture(_uni((i 3))))))
		(_signal (_int sda ~extieee.std_logic_1164.STD_LOGIC 0 15(_architecture(_uni((i 4))))))
		(_signal (_int scl ~extieee.std_logic_1164.STD_LOGIC 0 16(_architecture(_uni((i 4))))))
		(_signal (_int str ~extieee.std_logic_1164.STD_LOGIC 0 17(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_signal (_int data_rd ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_architecture(_uni))))
		(_signal (_int done ~extieee.std_logic_1164.STD_LOGIC 0 19(_architecture(_uni))))
		(_process
			(line__23(_architecture 0 0 23(_assignment (_target(0))(_sensitivity(0)))))
			(SEQUENCER_PROC(_architecture 1 0 36(_process (_wait_for)(_target(1)(4)))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . sim 3 -1)
)
I 000051 55 1268          1750100562351 Behavioral
(_unit VHDL (latch_1 0 5(behavioral 0 15))
	(_version vc1)
	(_time 1750100562352 2025.06.16 13:02:42)
	(_source (\./../src/Latch_1.vhd\))
	(_code 2f2d7b2b78797f392e2e3776282c2e297c292e282b)
	(_entity
		(_time 1750100533129)
	)
	(_object
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 7(_entity(_in))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in)(_event))))
		(_port (_int SET ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_in))))
		(_port (_int CLR ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int SOUT ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_out))))
		(_signal (_int Qp ~extieee.std_logic_1164.STD_LOGIC 0 16(_architecture(_uni((i 2))))))
		(_signal (_int Qn ~extieee.std_logic_1164.STD_LOGIC 0 16(_architecture(_uni((i 2))))))
		(_process
			(COMBINATIONAL_PROC(_architecture 0 0 19(_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5))(_read(6)))))
			(SEQUENTIAL_PROC(_architecture 1 0 31(_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1248          1750100562437 Behavioral
(_unit VHDL (latchsr 0 5(behavioral 0 15))
	(_version vc1)
	(_time 1750100562438 2025.06.16 13:02:42)
	(_source (\./../src/LatchSR.vhd\))
	(_code 8d8fd983d8dbdd9b8c8d95d6df8a8f8bde8b8c8a89)
	(_entity
		(_time 1750100533220)
	)
	(_object
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 7(_entity(_in))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in)(_event))))
		(_port (_int SET ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_in))))
		(_port (_int CLR ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int SOUT ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_out))))
		(_signal (_int Qp ~extieee.std_logic_1164.STD_LOGIC 0 16(_architecture(_uni((i 2))))))
		(_signal (_int Qn ~extieee.std_logic_1164.STD_LOGIC 0 16(_architecture(_uni((i 2))))))
		(_process
			(Combinational(_architecture 0 0 18(_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(Sequential(_architecture 1 0 30(_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 5104          1750100562526 Structural
(_unit VHDL (pwm_comp_deadtime 0 5(structural 0 21))
	(_version vc1)
	(_time 1750100562527 2025.06.16 13:02:42)
	(_source (\./../src/PWM_Comp_deadtime.vhd\))
	(_code eae9edb8bcbdeaffbaecf9b0edecbeedeaefbcecee)
	(_entity
		(_time 1750100533307)
	)
	(_component
		(PWM_ent
			(_object
				(_generic (_int CLK_FREQ ~extstd.standard.INTEGER 0 37(_entity -1((i 50000000)))))
				(_generic (_int COUNTER_BITS ~extstd.standard.INTEGER 0 39(_entity -1((i 10)))))
				(_generic (_int FREQ ~extstd.standard.INTEGER 0 40(_entity -1((i 50)))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 43(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 44(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~13 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 2 i 0)))))
				(_port (_int DUT ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~13 0 45(_entity (_in))))
				(_port (_int PWM ~extieee.std_logic_1164.STD_LOGIC 0 46(_entity (_out))))
				(_port (_int DEB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_entity (_out))))
			)
		)
		(Dead_time_gen
			(_object
				(_generic (_int num_dff ~extstd.standard.INTEGER 0 24(_entity -1((i 4)))))
				(_port (_int XIN ~extieee.std_logic_1164.STD_LOGIC 0 27(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 28(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 29(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 3 i 0)))))
				(_port (_int Qp_deb ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 30(_entity (_out))))
				(_port (_int XOUT ~extieee.std_logic_1164.STD_LOGIC 0 31(_entity (_out))))
			)
		)
	)
	(_instantiation U01 0 56(_component PWM_ent)
		(_generic
			((CLK_FREQ)((i 50000000)))
			((COUNTER_BITS)(_code 4))
			((FREQ)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((DUT)(DUT))
			((PWM)(PWM_Norm))
			((DEB)(_open))
		)
		(_use (_entity . PWM_ent)
			(_generic
				((CLK_FREQ)((i 50000000)))
				((COUNTER_BITS)(_code 6))
				((FREQ)(_code 7))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((DUT)(DUT))
				((PWM)(PWM))
				((DEB)(DEB))
			)
		)
	)
	(_instantiation U02 0 73(_component Dead_time_gen)
		(_generic
			((num_dff)(_code 8))
		)
		(_port
			((XIN)(N_PWM))
			((CLK)(CLK))
			((RST)(RST))
			((Qp_deb)(_open))
			((XOUT)(PWM_Comp))
		)
		(_use (_entity . Dead_time_gen)
			(_generic
				((num_dff)(_code 9))
			)
			(_port
				((XIN)(XIN))
				((CLK)(CLK))
				((RST)(RST))
				((Qp_deb)(Qp_deb))
				((XOUT)(XOUT))
			)
		)
	)
	(_instantiation U03 0 85(_component Dead_time_gen)
		(_generic
			((num_dff)(_code 10))
		)
		(_port
			((XIN)(PWM_Norm))
			((CLK)(CLK))
			((RST)(RST))
			((Qp_deb)(_open))
			((XOUT)(PWM_S))
		)
		(_use (_entity . Dead_time_gen)
			(_generic
				((num_dff)(_code 11))
			)
			(_port
				((XIN)(XIN))
				((CLK)(CLK))
				((RST)(RST))
				((Qp_deb)(Qp_deb))
				((XOUT)(XOUT))
			)
		)
	)
	(_object
		(_generic (_int bits ~extstd.standard.INTEGER 0 7 \10\ (_entity gms((i 10)))))
		(_generic (_int deadtime ~extstd.standard.INTEGER 0 8 \100\ (_entity((i 100)))))
		(_generic (_int freq ~extstd.standard.INTEGER 0 9 \50000\ (_entity((i 50000)))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_in))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 13(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{bits-1~downto~0}~12 0 14(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 12 i 0)))))
		(_port (_int DUT ~STD_LOGIC_VECTOR{bits-1~downto~0}~12 0 14(_entity(_in))))
		(_port (_int PWM ~extieee.std_logic_1164.STD_LOGIC 0 15(_entity(_out))))
		(_port (_int PWM_comp ~extieee.std_logic_1164.STD_LOGIC 0 16(_entity(_out))))
		(_port (_int DEB ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_constant (_int deadtime_2_dff ~extstd.standard.INTEGER 0 51(_architecture gms(_code 13))))
		(_signal (_int N_PWM ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int PWM_S ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int PWM_Norm ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_process
			(line__70(_architecture 0 0 70(_assignment (_alias((PWM)(PWM_S)))(_simpleassign BUF)(_target(3))(_sensitivity(7)))))
			(line__71(_architecture 1 0 71(_assignment (_alias((N_PWM)(PWM_Norm)))(_simpleassign "not")(_target(6))(_sensitivity(8)))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Structural 14 -1)
)
I 000051 55 1753          1750100562594 Behavioral
(_unit VHDL (risingedge_gen 0 5(behavioral 0 17))
	(_version vc1)
	(_time 1750100562595 2025.06.16 13:02:42)
	(_source (\./../src/Rising_edge_gen.vhd\))
	(_code 292a232d297f7e3f237b6c737f2f2c2f2d2f2e2f2c)
	(_entity
		(_time 1750100533397)
	)
	(_object
		(_generic (_int num_dff ~extstd.standard.INTEGER 0 7 \4\ (_entity gms((i 4)))))
		(_port (_int XIN ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_in))))
		(_port (_int XRE ~extieee.std_logic_1164.STD_LOGIC 0 13(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 18(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 2 i 0)))))
		(_signal (_int Qp ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 18(_architecture(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{num_dff-2~downto~0}~13 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 3 i 0)))))
		(_signal (_int ones ~STD_LOGIC_VECTOR{num_dff-2~downto~0}~13 0 19(_architecture(_uni((_others(i 3)))))))
		(_signal (_int Comp ~STD_LOGIC_VECTOR{num_dff-2~downto~0}~13 0 20(_architecture(_uni((_others(i 2)))))))
		(_process
			(COMPARE_PROC(_architecture 0 0 40(_process (_simple)(_target(3)(6))(_sensitivity(1)(4))(_read(0)(5)(6)))))
			(DFF_PROC(_architecture 1 0 50(_process (_target(4(0))(4))(_sensitivity(1)(2)(0)(4))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1764          1750100562684 Behavioral
(_unit VHDL (serializer 0 5(behavioral 0 19))
	(_version vc1)
	(_time 1750100562685 2025.06.16 13:02:42)
	(_source (\./../src/Serializer.vhd\))
	(_code 87848c8985d1d1918cd296dd85818e80d681828085)
	(_entity
		(_time 1750100533484)
	)
	(_object
		(_generic (_int buswidth ~extstd.standard.INTEGER 0 7 \8\ (_entity gms((i 8)))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in)(_event))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 2 i 0)))))
		(_port (_int DIN ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~12 0 12(_entity(_in))))
		(_port (_int LDR ~extieee.std_logic_1164.STD_LOGIC 0 13(_entity(_in))))
		(_port (_int SHF ~extieee.std_logic_1164.STD_LOGIC 0 14(_entity(_in))))
		(_port (_int BOUT ~extieee.std_logic_1164.STD_LOGIC 0 15(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 3 i 0)))))
		(_signal (_int Qp ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 20(_architecture(_uni((_others(i 3)))))))
		(_signal (_int Qn ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 20(_architecture(_uni((_others(i 3)))))))
		(_process
			(MUX_PROC(_architecture 0 0 23(_process (_simple)(_target(7))(_sensitivity(3)(4))(_read(2)(6)))))
			(DFF_PROC(_architecture 1 0 34(_process (_target(5)(6))(_sensitivity(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1224          1750100562782 Behavioral
(_unit VHDL (timcirc 0 5(behavioral 0 16))
	(_version vc1)
	(_time 1750100562783 2025.06.16 13:02:42)
	(_source (\./../src/TimCirc.vhd\))
	(_code e4e7e8b7e9b3e4f2e5e4fdbfb7e2e7e3e0e2ede2b0)
	(_entity
		(_time 1750100533575)
	)
	(_object
		(_generic (_int ticks ~extstd.standard.INTEGER 0 7 \1529\ (_entity((i 1529)))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in)(_event))))
		(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in))))
		(_port (_int eot ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_out))))
		(_signal (_int Cn ~extstd.standard.INTEGER 0 17(_architecture(_uni((i 0))))))
		(_signal (_int Cp ~extstd.standard.INTEGER 0 17(_architecture(_uni((i 0))))))
		(_process
			(COMBINATIONAL_PROC(_architecture 0 0 20(_process (_simple)(_target(2)(3))(_sensitivity(4)))))
			(Sequential_PROC(_architecture 1 0 31(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 6393          1750100562867 Structural
(_unit VHDL (toplevel 0 5(structural 0 19))
	(_version vc1)
	(_time 1750100562868 2025.06.16 13:02:42)
	(_source (\./../src/TopLevel.vhd\))
	(_code 32313f376664662466372769653437346135363464)
	(_entity
		(_time 1750100533658)
	)
	(_component
		(Get_INA219
			(_object
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 22(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 23(_entity (_in))))
				(_port (_int SDA ~extieee.std_logic_1164.STD_LOGIC 0 24(_entity (_inout))))
				(_port (_int SCL ~extieee.std_logic_1164.STD_LOGIC 0 25(_entity (_inout))))
				(_port (_int ENA ~extieee.std_logic_1164.STD_LOGIC 0 26(_entity (_in))))
				(_port (_int DONE ~extieee.std_logic_1164.STD_LOGIC 0 27(_entity (_out))))
				(_port (_int DATA_RD ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_entity (_out))))
			)
		)
		(MPPT
			(_object
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 52(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 53(_entity (_in))))
				(_port (_int STR ~extieee.std_logic_1164.STD_LOGIC 0 54(_entity (_in))))
				(_port (_int DATA_INA ~STD_LOGIC_VECTOR{15~downto~0}~134 0 55(_entity (_in))))
				(_port (_int ERR ~STD_LOGIC_VECTOR{15~downto~0}~136 0 56(_entity (_out))))
				(_port (_int DUT ~STD_LOGIC_VECTOR{11~downto~0}~13 0 57(_entity (_out))))
				(_port (_int PWR ~STD_LOGIC_VECTOR{15~downto~0}~138 0 58(_entity (_out))))
				(_port (_int Hi_MOSFET ~extieee.std_logic_1164.STD_LOGIC 0 59(_entity (_out))))
				(_port (_int Lo_MOSFET ~extieee.std_logic_1164.STD_LOGIC 0 60(_entity (_out))))
				(_port (_int SHTDWN ~extieee.std_logic_1164.STD_LOGIC 0 61(_entity (_out))))
			)
		)
		(UART_TX
			(_object
				(_generic (_int buswidth ~extstd.standard.INTEGER 0 34(_entity -1((i 8)))))
				(_generic (_int baudrate ~extstd.standard.INTEGER 0 35(_entity -1((i 115200)))))
				(_generic (_int source_clk ~extstd.standard.INTEGER 0 36(_entity -1((i 50000000)))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 39(_entity (_in))))
				(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 40(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 41(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 0 i 0)))))
				(_port (_int din ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 41(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~132 0 42(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 1 i 0)))))
				(_port (_int leds ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~132 0 42(_entity (_out))))
				(_port (_int str ~extieee.std_logic_1164.STD_LOGIC 0 43(_entity (_in))))
				(_port (_int txd ~extieee.std_logic_1164.STD_LOGIC 0 44(_entity (_out))))
				(_port (_int deb ~extieee.std_logic_1164.STD_LOGIC 0 45(_entity (_out))))
				(_port (_int rdy ~extieee.std_logic_1164.STD_LOGIC 0 46(_entity (_out))))
			)
		)
	)
	(_instantiation INA219 0 72(_component Get_INA219)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((SDA)(SDA))
			((SCL)(SCL))
			((ENA)(ENA))
			((DONE)(DONE_INA))
			((DATA_RD)(DATA_RD))
		)
		(_use (_entity . Get_INA219)
		)
	)
	(_instantiation MPPT_Inst 0 84(_component MPPT)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((STR)(DONE_INA))
			((DATA_INA)(DATA_RD))
			((ERR)(_open))
			((DUT)(_open))
			((PWR)(_open))
			((Hi_MOSFET)(Hi_MOSFET))
			((Lo_MOSFET)(Lo_MOSFET))
			((SHTDWN)(SHTDWN))
		)
		(_use (_entity . MPPT)
		)
	)
	(_instantiation UART 0 99(_component UART_TX)
		(_generic
			((buswidth)((i 8)))
			((baudrate)((i 50000)))
			((source_clk)((i 50000000)))
		)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((din)(DATA_TX))
			((leds)(_open))
			((str)(DONE_INA))
			((txd)(TX))
			((deb)(_open))
			((rdy)(TX_DONE))
		)
		(_use (_entity . UART_TX)
			(_generic
				((buswidth)((i 8)))
				((baudrate)((i 50000)))
				((source_clk)((i 50000000)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((din)(din))
				((leds)(leds))
				((str)(str))
				((txd)(txd))
				((deb)(deb))
				((rdy)(rdy))
			)
		)
	)
	(_object
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 7(_entity(_in))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in))))
		(_port (_int Hi_MOSFET ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_out))))
		(_port (_int Lo_MOSFET ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_out))))
		(_port (_int SHTDWN ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_out))))
		(_port (_int SDA ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_inout))))
		(_port (_int SCL ~extieee.std_logic_1164.STD_LOGIC 0 13(_entity(_inout))))
		(_port (_int TX ~extieee.std_logic_1164.STD_LOGIC 0 14(_entity(_out))))
		(_port (_int ENA ~extieee.std_logic_1164.STD_LOGIC 0 15(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 55(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 56(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 57(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 58(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_signal (_int DATA_TX ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65(_architecture(_uni))))
		(_signal (_int TX_DONE ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int DONE_INA ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 68(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_signal (_int DATA_RD ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 68(_architecture(_uni))))
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 2 -1)
)
I 000044 55 1977          1750100562928 sim
(_unit VHDL (toplevel_tb 0 5(sim 0 8))
	(_version vc1)
	(_time 1750100562929 2025.06.16 13:02:42)
	(_source (\./../src/TopLevel_tb.vhd\))
	(_code 71727c70262725672022642a267774772274277675)
	(_entity
		(_time 1750100533741)
	)
	(_instantiation DUT 0 23(_entity . TopLevel)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((Hi_MOSFET)(himos))
			((Lo_MOSFET)(lomos))
			((SHTDWN)(shtdwn))
			((SDA)(sda))
			((SCL)(scl))
			((TX)(tx))
			((ENA)(ena))
		)
	)
	(_object
		(_constant (_int clk_hz ~extstd.standard.INTEGER 0 10(_architecture((i 50000000)))))
		(_constant (_int clk_period ~extstd.standard.TIME 0 11(_architecture gms(_code 2))))
		(_signal (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 13(_architecture(_uni((i 3))))))
		(_signal (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 14(_architecture(_uni((i 3))))))
		(_signal (_int himos ~extieee.std_logic_1164.STD_LOGIC 0 15(_architecture(_uni((i 2))))))
		(_signal (_int lomos ~extieee.std_logic_1164.STD_LOGIC 0 15(_architecture(_uni((i 2))))))
		(_signal (_int shtdwn ~extieee.std_logic_1164.STD_LOGIC 0 15(_architecture(_uni((i 2))))))
		(_signal (_int sda ~extieee.std_logic_1164.STD_LOGIC 0 16(_architecture(_uni((i 3))))))
		(_signal (_int scl ~extieee.std_logic_1164.STD_LOGIC 0 16(_architecture(_uni((i 3))))))
		(_signal (_int tx ~extieee.std_logic_1164.STD_LOGIC 0 16(_architecture(_uni((i 3))))))
		(_signal (_int ena ~extieee.std_logic_1164.STD_LOGIC 0 17(_architecture(_uni((i 2))))))
		(_process
			(line__21(_architecture 0 0 21(_assignment (_target(0))(_sensitivity(0)))))
			(SEQUENCER_PROC(_architecture 1 0 36(_process (_wait_for)(_target(1)(8)))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . sim 3 -1)
)
I 000051 55 6946          1750100562986 Structural
(_unit VHDL (uart_tx 0 5(structural 0 23))
	(_version vc1)
	(_time 1750100562987 2025.06.16 13:02:42)
	(_source (\./../src/UART_TX.vhd\))
	(_code afaca3f8f8f9f9b8a2a2e9f4faa8a7a8aaa9aea8ad)
	(_entity
		(_time 1750100533831)
	)
	(_component
		(RisingEdge_gen
			(_object
				(_generic (_int num_dff ~extstd.standard.INTEGER 0 73(_entity -1((i 4)))))
				(_port (_int XIN ~extieee.std_logic_1164.STD_LOGIC 0 76(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 77(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 78(_entity (_in))))
				(_port (_int XRE ~extieee.std_logic_1164.STD_LOGIC 0 79(_entity (_out))))
			)
		)
		(LatchSR
			(_object
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 26(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 27(_entity (_in))))
				(_port (_int SET ~extieee.std_logic_1164.STD_LOGIC 0 28(_entity (_in))))
				(_port (_int CLR ~extieee.std_logic_1164.STD_LOGIC 0 29(_entity (_in))))
				(_port (_int SOUT ~extieee.std_logic_1164.STD_LOGIC 0 30(_entity (_out))))
			)
		)
		(TimCirc
			(_object
				(_generic (_int ticks ~extstd.standard.INTEGER 0 36(_entity -1((i 1529)))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 39(_entity (_in))))
				(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 40(_entity (_in))))
				(_port (_int eot ~extieee.std_logic_1164.STD_LOGIC 0 41(_entity (_out))))
			)
		)
		(CountDown
			(_object
				(_generic (_int Ticks ~extstd.standard.INTEGER 0 47(_entity -1((i 10)))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 50(_entity (_in))))
				(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 51(_entity (_in))))
				(_port (_int dec ~extieee.std_logic_1164.STD_LOGIC 0 52(_entity (_in))))
				(_port (_int rdy ~extieee.std_logic_1164.STD_LOGIC 0 53(_entity (_out))))
			)
		)
		(Serializer
			(_object
				(_generic (_int buswidth ~extstd.standard.INTEGER 0 59(_entity -1((i 8)))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 62(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 63(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 64(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 5 i 0)))))
				(_port (_int DIN ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 64(_entity (_in))))
				(_port (_int LDR ~extieee.std_logic_1164.STD_LOGIC 0 65(_entity (_in))))
				(_port (_int SHF ~extieee.std_logic_1164.STD_LOGIC 0 66(_entity (_in))))
				(_port (_int BOUT ~extieee.std_logic_1164.STD_LOGIC 0 67(_entity (_out))))
			)
		)
	)
	(_instantiation U00 0 99(_component RisingEdge_gen)
		(_generic
			((num_dff)((i 1)))
		)
		(_port
			((XIN)(n_str))
			((CLK)(clk))
			((RST)(rst))
			((XRE)(deb_str))
		)
		(_use (_entity . RisingEdge_gen)
			(_generic
				((num_dff)((i 1)))
			)
		)
	)
	(_instantiation U01 0 110(_component LatchSR)
		(_port
			((RST)(rst))
			((CLK)(clk))
			((SET)(deb_str))
			((CLR)(EOC_S))
			((SOUT)(ENA_S))
		)
		(_use (_entity . LatchSR)
		)
	)
	(_instantiation U02 0 119(_component TimCirc)
		(_generic
			((ticks)(_code 6))
		)
		(_port
			((clk)(clk))
			((rst)(ENA_S))
			((eot)(SYN))
		)
		(_use (_entity . TimCirc)
			(_generic
				((ticks)(_code 7))
			)
		)
	)
	(_instantiation U03 0 129(_component CountDown)
		(_generic
			((Ticks)(_code 8))
		)
		(_port
			((clk)(clk))
			((rst)(ENA_S))
			((dec)(SYN))
			((rdy)(EOC_S))
		)
		(_use (_entity . CountDown)
			(_generic
				((Ticks)(_code 9))
			)
		)
	)
	(_instantiation U04 0 140(_component Serializer)
		(_generic
			((buswidth)(_code 10))
		)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((DIN)(d_serial))
			((LDR)(deb_str))
			((SHF)(SYN))
			((BOUT)(txd))
		)
		(_use (_entity . Serializer)
			(_generic
				((buswidth)(_code 11))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((DIN)(DIN))
				((LDR)(LDR))
				((SHF)(SHF))
				((BOUT)(BOUT))
			)
		)
	)
	(_object
		(_generic (_int buswidth ~extstd.standard.INTEGER 0 7 \8\ (_entity gms((i 8)))))
		(_generic (_int baudrate ~extstd.standard.INTEGER 0 8 \115200\ (_entity((i 115200)))))
		(_generic (_int source_clk ~extstd.standard.INTEGER 0 9 \50000000\ (_entity((i 50000000)))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_in))))
		(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 13(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~12 0 14(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 12 i 0)))))
		(_port (_int din ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~12 0 14(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~122 0 15(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 13 i 0)))))
		(_port (_int leds ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~122 0 15(_entity(_out))))
		(_port (_int str ~extieee.std_logic_1164.STD_LOGIC 0 16(_entity(_in))))
		(_port (_int txd ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity(_out))))
		(_port (_int deb ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_out))))
		(_port (_int rdy ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_out))))
		(_constant (_int baud_2_ticks ~extstd.standard.INTEGER 0 83(_architecture gms(_code 14))))
		(_type (_int ~STD_LOGIC_VECTOR{buswidth~downto~0}~13 0 85(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 15 i 0)))))
		(_signal (_int d_serial ~STD_LOGIC_VECTOR{buswidth~downto~0}~13 0 85(_architecture(_uni((_others(i 2)))))))
		(_signal (_int deb_str ~extieee.std_logic_1164.STD_LOGIC 0 86(_architecture(_uni((i 2))))))
		(_signal (_int n_str ~extieee.std_logic_1164.STD_LOGIC 0 87(_architecture(_uni((i 2))))))
		(_signal (_int ENA_S ~extieee.std_logic_1164.STD_LOGIC 0 88(_architecture(_uni((i 2))))))
		(_signal (_int EOC_S ~extieee.std_logic_1164.STD_LOGIC 0 89(_architecture(_uni((i 2))))))
		(_signal (_int SYN ~extieee.std_logic_1164.STD_LOGIC 0 90(_architecture(_uni((i 2))))))
		(_process
			(line__93(_architecture 0 0 93(_assignment (_alias((n_str)(str)))(_simpleassign "not")(_target(10))(_sensitivity(4)))))
			(line__94(_architecture 1 0 94(_assignment (_target(8))(_sensitivity(2)))))
			(line__95(_architecture 2 0 95(_assignment (_target(3))(_sensitivity(2)))))
			(line__96(_architecture 3 0 96(_assignment (_alias((rdy)(ENA_S)))(_simpleassign "not")(_target(7))(_sensitivity(11)))))
			(line__97(_architecture 4 0 97(_assignment (_alias((deb)(EOC_S)))(_simpleassign BUF)(_target(6))(_sensitivity(12)))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Structural 16 -1)
)
I 000049 55 1239          1750100563046 DataFlow
(_unit VHDL (coefficientrom 0 5(dataflow 0 13))
	(_version vc1)
	(_time 1750100563047 2025.06.16 13:02:43)
	(_source (\./../src/CoefficientROM.vhd\))
	(_code eeece4bdedb9bff8e9e1f8b4b6e8ede8e7e8ebe8bb)
	(_entity
		(_time 1750100533921)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_port (_int SEL ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~0}~12 0 8(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 26 i 0)))))
		(_port (_int QOUT ~STD_LOGIC_VECTOR{26~downto~0}~12 0 8(_entity(_out))))
		(_process
			(COROM(_architecture 0 0 16(_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(50529027 50529027 50463235 50463235 33686274 50463234 197122)
		(33686018 33686018 50463491 33686018 33686274 33751555 131587)
		(50529027 50529027 50463235 33751810 50529026 33686274 197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . DataFlow 1 -1)
)
I 000051 55 1824          1750100563103 Behavioral
(_unit VHDL (loadregister 0 5(behavioral 0 18))
	(_version vc1)
	(_time 1750100563104 2025.06.16 13:02:43)
	(_source (\./../src/LoadRegister.vhd\))
	(_code 2c2e2e28297b793a2a223e76782a2b2a252b2f2b28)
	(_entity
		(_time 1750100534013)
	)
	(_object
		(_generic (_int BusWidth ~extstd.standard.INTEGER 0 7 \7\ (_entity gms((i 7)))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_port (_int LDR ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~12 0 13(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 2 i 0)))))
		(_port (_int DIN ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~12 0 13(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~122 0 14(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 3 i 0)))))
		(_port (_int DOUT ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~122 0 14(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~13 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 4 i 0)))))
		(_signal (_int Qp ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~13 0 19(_architecture(_uni((_others(i 2)))))))
		(_signal (_int Qn ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~13 0 19(_architecture(_uni((_others(i 2)))))))
		(_process
			(Combinational(_architecture 0 0 22(_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(Sequential(_architecture 1 0 32(_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 8048          1750100563188 Structural
(_unit VHDL (mppt 0 5(structural 0 20))
	(_version vc1)
	(_time 1750100563189 2025.06.16 13:02:43)
	(_source (\./../src/MPPT.vhd\))
	(_code 7b797e7b292d2f6c762c3f202a7c7b7c7f7d2f7c7b)
	(_entity
		(_time 1750100534101)
	)
	(_component
		(LoadRegister
			(_object
				(_generic (_int BusWidth ~extstd.standard.INTEGER 0 24(_entity -1((i 16)))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 27(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 28(_entity (_in))))
				(_port (_int LDR ~extieee.std_logic_1164.STD_LOGIC 0 29(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 4 i 0)))))
				(_port (_int DIN ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~13 0 30(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 5 i 0)))))
				(_port (_int DOUT ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 31(_entity (_out))))
			)
		)
		(PID
			(_object
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 37(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 38(_entity (_in))))
				(_port (_int STR ~extieee.std_logic_1164.STD_LOGIC 0 39(_entity (_in))))
				(_port (_int XIN ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_entity (_in))))
				(_port (_int UOUT ~STD_LOGIC_VECTOR{10~downto~0}~13 0 41(_entity (_out))))
			)
		)
		(PWM_Comp_deadtime
			(_object
				(_generic (_int bits ~extstd.standard.INTEGER 0 47(_entity -1((i 10)))))
				(_generic (_int deadtime ~extstd.standard.INTEGER 0 48(_entity -1((i 100)))))
				(_generic (_int freq ~extstd.standard.INTEGER 0 49(_entity -1((i 50000)))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 52(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 53(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{bits-1~downto~0}~13 0 54(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 6 i 0)))))
				(_port (_int DUT ~STD_LOGIC_VECTOR{bits-1~downto~0}~13 0 54(_entity (_in))))
				(_port (_int PWM ~extieee.std_logic_1164.STD_LOGIC 0 55(_entity (_out))))
				(_port (_int PWM_comp ~extieee.std_logic_1164.STD_LOGIC 0 56(_entity (_out))))
				(_port (_int DEB ~extieee.std_logic_1164.STD_LOGIC 0 57(_entity (_out))))
			)
		)
	)
	(_instantiation LDR_1 0 76(_component LoadRegister)
		(_generic
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(DATA_INA))
			((DOUT)(DATA_BUFFER))
		)
		(_use (_entity . LoadRegister)
			(_generic
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_instantiation LDR_2 0 88(_component LoadRegister)
		(_generic
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(DATA_BUFFER))
			((DOUT)(DATA_BUFFER_LAST))
		)
		(_use (_entity . LoadRegister)
			(_generic
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_instantiation U_PID 0 130(_component PID)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STR)(STR_PID))
			((XIN)(ERR_BUFFER))
			((UOUT)(DUT_INC))
		)
		(_use (_entity . PID)
		)
	)
	(_instantiation U_PWM 0 139(_component PWM_Comp_deadtime)
		(_generic
			((bits)((i 12)))
			((deadtime)((i 100)))
			((freq)((i 25000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((DUT)(DUTY_PWM))
			((PWM)(Hi_MOSFET))
			((PWM_comp)(Lo_MOSFET))
			((DEB)(_open))
		)
		(_use (_entity . PWM_Comp_deadtime)
			(_generic
				((bits)((i 12)))
				((deadtime)((i 100)))
				((freq)((i 25000)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((DUT)(DUT))
				((PWM)(PWM))
				((PWM_comp)(PWM_comp))
				((DEB)(DEB))
			)
		)
	)
	(_object
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 7(_entity(_in)(_event))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in))))
		(_port (_int STR ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_port (_int DATA_INA ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_port (_int ERR ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 11 i 0)))))
		(_port (_int DUT ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_port (_int PWR ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13(_entity(_out))))
		(_port (_int Hi_MOSFET ~extieee.std_logic_1164.STD_LOGIC 0 14(_entity(_out))))
		(_port (_int Lo_MOSFET ~extieee.std_logic_1164.STD_LOGIC 0 15(_entity(_out))))
		(_port (_int SHTDWN ~extieee.std_logic_1164.STD_LOGIC 0 16(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 41(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 10 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 61(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 11 i 0)))))
		(_constant (_int MAX_CYCLE ~STD_LOGIC_VECTOR{11~downto~0}~13 0 61(_architecture(_string \"011111111110"\))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_signal (_int DATA_BUFFER ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_architecture(_uni((_others(i 2)))))))
		(_signal (_int DATA_BUFFER_LAST ~STD_LOGIC_VECTOR{15~downto~0}~134 0 64(_architecture(_uni((_others(i 2)))))))
		(_signal (_int ERR_BUFFER ~STD_LOGIC_VECTOR{15~downto~0}~134 0 65(_architecture(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~136 0 66(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 10 i 0)))))
		(_signal (_int DUT_INC ~STD_LOGIC_VECTOR{10~downto~0}~136 0 66(_architecture(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 67(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 11 i 0)))))
		(_signal (_int DUTY_PWM ~STD_LOGIC_VECTOR{11~downto~0}~138 0 67(_architecture(_uni))))
		(_signal (_int STR_PREV ~extieee.std_logic_1164.STD_LOGIC 0 68(_architecture(_uni((i 2))))))
		(_signal (_int STR_PID ~extieee.std_logic_1164.STD_LOGIC 0 69(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 102(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_variable (_int TEMP_ERR ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 102(_process 2((_others(i 2))))))
		(_process
			(line__72(_architecture 0 0 72(_assignment (_alias((PWR)(DATA_INA)))(_target(6))(_sensitivity(3)))))
			(line__73(_architecture 1 0 73(_assignment (_alias((SHTDWN)(_string \"1"\)))(_target(9)))))
			(ERR_PROC(_architecture 2 0 101(_process (_simple)(_target(4)(12)(14)(15)(16))(_sensitivity(0)(1))(_read(2)(10)(11)(12)(13)(14)(15)))))
			(line__128(_architecture 3 0 128(_assignment (_alias((DUT)(DUTY_PWM)))(_target(5))(_sensitivity(14)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (2 SIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 7 -1)
)
I 000051 55 10110         1750100563250 Structural
(_unit VHDL (pid 0 6(structural 0 16))
	(_version vc1)
	(_time 1750100563251 2025.06.16 13:02:43)
	(_source (\./../src/PID.vhd\))
	(_code b9bae8edb9eee9aebeeba0e3ecbeb9bfb0bfbdbeb9)
	(_entity
		(_time 1750100534185)
	)
	(_component
		(LatchSR
			(_object
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 20(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 21(_entity (_in))))
				(_port (_int SET ~extieee.std_logic_1164.STD_LOGIC 0 22(_entity (_in))))
				(_port (_int CLR ~extieee.std_logic_1164.STD_LOGIC 0 23(_entity (_in))))
				(_port (_int SOUT ~extieee.std_logic_1164.STD_LOGIC 0 24(_entity (_out))))
			)
		)
		(FreeRunCounter
			(_object
				(_generic (_int buswidth ~extstd.standard.INTEGER 0 43(_entity -1((i 8)))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 46(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 47(_entity (_in))))
				(_port (_int INC ~extieee.std_logic_1164.STD_LOGIC 0 48(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 49(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 4 i 0)))))
				(_port (_int CNT ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 49(_entity (_out))))
			)
		)
		(CountDown
			(_object
				(_generic (_int Ticks ~extstd.standard.INTEGER 0 31(_entity -1((i 10)))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 34(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 35(_entity (_in))))
				(_port (_int DEC ~extieee.std_logic_1164.STD_LOGIC 0 36(_entity (_in))))
				(_port (_int RDY ~extieee.std_logic_1164.STD_LOGIC 0 37(_entity (_out))))
			)
		)
		(LoadRegister
			(_object
				(_generic (_int BusWidth ~extstd.standard.INTEGER 0 55(_entity -1((i 7)))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 58(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 59(_entity (_in))))
				(_port (_int LDR ~extieee.std_logic_1164.STD_LOGIC 0 60(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 61(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 5 i 0)))))
				(_port (_int DIN ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 61(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~134 0 62(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 6 i 0)))))
				(_port (_int DOUT ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~134 0 62(_entity (_out))))
			)
		)
		(CoefficientROM
			(_object
				(_port (_int SEL ~STD_LOGIC_VECTOR{1~downto~0}~13 0 68(_entity (_in))))
				(_port (_int QOUT ~STD_LOGIC_VECTOR{26~downto~0}~13 0 69(_entity (_out))))
			)
		)
		(Saturation
			(_object
				(_port (_int DIN ~STD_LOGIC_VECTOR{47~downto~0}~13 0 76(_entity (_in))))
				(_port (_int DOUT ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77(_entity (_out))))
			)
		)
	)
	(_instantiation U01 0 99(_component LatchSR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((SET)(STR))
			((CLR)(EOC))
			((SOUT)(ENA))
		)
		(_use (_entity . LatchSR)
		)
	)
	(_instantiation U02 0 101(_component FreeRunCounter)
		(_generic
			((buswidth)((i 2)))
		)
		(_port
			((RST)(ENA))
			((CLK)(CLK))
			((INC)((i 3)))
			((CNT)(SEL))
		)
		(_use (_entity . FreeRunCounter)
			(_generic
				((buswidth)((i 2)))
			)
			(_port
				((inc)(INC))
				((clk)(CLK))
				((rst)(RST))
				((cnt)(CNT))
			)
		)
	)
	(_instantiation U03 0 103(_component CountDown)
		(_generic
			((Ticks)((i 3)))
		)
		(_port
			((CLK)(CLK))
			((RST)(ENA))
			((DEC)((i 3)))
			((RDY)(EOC))
		)
		(_use (_entity . CountDown)
			(_generic
				((Ticks)((i 3)))
			)
			(_port
				((clk)(CLK))
				((rst)(RST))
				((dec)(DEC))
				((rdy)(RDY))
			)
		)
	)
	(_instantiation U04 0 105(_component LoadRegister)
		(_generic
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(XIN))
			((DOUT)(EK0))
		)
		(_use (_entity . LoadRegister)
			(_generic
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_instantiation U05 0 106(_component LoadRegister)
		(_generic
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(EK0))
			((DOUT)(EK1))
		)
		(_use (_entity . LoadRegister)
			(_generic
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_instantiation U06 0 107(_component LoadRegister)
		(_generic
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(EK1))
			((DOUT)(EK2))
		)
		(_use (_entity . LoadRegister)
			(_generic
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_instantiation U07 0 115(_component CoefficientROM)
		(_port
			((SEL)(SEL))
			((QOUT)(QMUX))
		)
		(_use (_entity . CoefficientROM)
		)
	)
	(_instantiation U19 0 121(_component LoadRegister)
		(_generic
			((BusWidth)((i 48)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(ENA))
			((DIN)(RSUM))
			((DOUT)(ACCU))
		)
		(_use (_entity . LoadRegister)
			(_generic
				((BusWidth)((i 48)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_instantiation U20 0 122(_component LoadRegister)
		(_generic
			((BusWidth)((i 48)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(EOC))
			((DIN)(ACCU))
			((DOUT)(UNSAT))
		)
		(_use (_entity . LoadRegister)
			(_generic
				((BusWidth)((i 48)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_instantiation U22 0 124(_component Saturation)
		(_port
			((DIN)(UNSAT))
			((DOUT)(UOUT))
		)
		(_use (_entity . Saturation)
		)
	)
	(_object
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_in))))
		(_port (_int STR ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_port (_int XIN ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 10 i 0)))))
		(_port (_int UOUT ~STD_LOGIC_VECTOR{10~downto~0}~12 0 12(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 68(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~0}~13 0 69(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 26 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{47~downto~0}~13 0 76(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 47 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 10 i 0)))))
		(_signal (_int ENA ~extieee.std_logic_1164.STD_LOGIC 0 84(_architecture(_uni))))
		(_signal (_int EOC ~extieee.std_logic_1164.STD_LOGIC 0 84(_architecture(_uni))))
		(_signal (_int RSS ~extieee.std_logic_1164.STD_LOGIC 0 84(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 85(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int SEL ~STD_LOGIC_VECTOR{1~downto~0}~136 0 85(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 86(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_signal (_int EK0 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 86(_architecture(_uni((_others(i 2)))))))
		(_signal (_int EK1 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 86(_architecture(_uni((_others(i 2)))))))
		(_signal (_int EK2 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 86(_architecture(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 87(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 17 i 0)))))
		(_signal (_int EMUX ~STD_LOGIC_VECTOR{17~downto~0}~13 0 87(_architecture(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~0}~138 0 88(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 26 i 0)))))
		(_signal (_int QMUX ~STD_LOGIC_VECTOR{26~downto~0}~138 0 88(_architecture(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{44~downto~0}~13 0 89(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 44 i 0)))))
		(_signal (_int MULT ~STD_LOGIC_VECTOR{44~downto~0}~13 0 89(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{47~downto~0}~1310 0 90(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 47 i 0)))))
		(_signal (_int EMUL ~STD_LOGIC_VECTOR{47~downto~0}~1310 0 90(_architecture(_uni))))
		(_signal (_int RSUM ~STD_LOGIC_VECTOR{47~downto~0}~1310 0 91(_architecture(_uni((_others(i 2)))))))
		(_signal (_int ACCU ~STD_LOGIC_VECTOR{47~downto~0}~1310 0 92(_architecture(_uni((_others(i 2)))))))
		(_signal (_int UNSAT ~STD_LOGIC_VECTOR{47~downto~0}~1310 0 93(_architecture(_uni))))
		(_process
			(line__109(_architecture 0 0 109(_assignment (_target(12))(_sensitivity(8)(9)(10)(11)))))
			(line__117(_architecture 1 0 117(_assignment (_target(14))(_sensitivity(12)(13)))))
			(line__118(_architecture 2 0 118(_assignment (_target(15))(_sensitivity(14)))))
			(line__119(_architecture 3 0 119(_assignment (_target(16))(_sensitivity(15)(17)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (2 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . Structural 7 -1)
)
I 000051 55 3805          1750100563307 Structural
(_unit VHDL (pwm_ent 0 5(structural 0 21))
	(_version vc1)
	(_time 1750100563308 2025.06.16 13:02:43)
	(_source (\./../src/PWM_ent.vhd\))
	(_code f8fba9a9f7aff8edabffeda2fcfffcfff8fffffeac)
	(_entity
		(_time 1750100534275)
	)
	(_component
		(TimCirc
			(_object
				(_generic (_int ticks ~extstd.standard.INTEGER 0 36(_entity -1((i 24)))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 39(_entity (_in))))
				(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 40(_entity (_in))))
				(_port (_int eot ~extieee.std_logic_1164.STD_LOGIC 0 41(_entity (_out))))
			)
		)
		(FreeRunCounter
			(_object
				(_generic (_int buswidth ~extstd.standard.INTEGER 0 24(_entity -1((i 3)))))
				(_port (_int inc ~extieee.std_logic_1164.STD_LOGIC 0 27(_entity (_in))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 28(_entity (_in))))
				(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 29(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 3 i 0)))))
				(_port (_int cnt ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 30(_entity (_out))))
			)
		)
	)
	(_instantiation U01 0 49(_component TimCirc)
		(_generic
			((ticks)(_code 4))
		)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((eot)(SYN))
		)
		(_use (_entity . TimCirc)
			(_generic
				((ticks)(_code 5))
			)
		)
	)
	(_instantiation U02 0 59(_component FreeRunCounter)
		(_generic
			((buswidth)(_code 6))
		)
		(_port
			((inc)(SYN))
			((clk)(CLK))
			((rst)(RST))
			((cnt)(CNT_S))
		)
		(_use (_entity . FreeRunCounter)
			(_generic
				((buswidth)(_code 7))
			)
			(_port
				((inc)(inc))
				((clk)(clk))
				((rst)(rst))
				((cnt)(cnt))
			)
		)
	)
	(_object
		(_generic (_int CLK_FREQ ~extstd.standard.INTEGER 0 7 \50000000\ (_entity((i 50000000)))))
		(_generic (_int COUNTER_BITS ~extstd.standard.INTEGER 0 9 \10\ (_entity gms((i 10)))))
		(_generic (_int FREQ ~extstd.standard.INTEGER 0 10 \50\ (_entity((i 50)))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 13(_entity(_in))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 14(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~12 0 15(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 8 i 0)))))
		(_port (_int DUT ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~12 0 15(_entity(_in))))
		(_port (_int PWM ~extieee.std_logic_1164.STD_LOGIC 0 16(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_port (_int DEB ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17(_entity(_out))))
		(_constant (_int TIMER_TICKS ~extstd.standard.INTEGER 0 45(_architecture gms(_code 9))))
		(_signal (_int SYN ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~13 0 47(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 10 i 0)))))
		(_signal (_int CNT_S ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~13 0 47(_architecture(_uni((_others(i 2)))))))
		(_process
			(line__71(_architecture 0 0 71(_assignment (_target(4(1))))))
			(line__72(_architecture 1 0 72(_assignment (_alias((DEB(0))(SYN)))(_target(4(0)))(_sensitivity(5)))))
			(COMB_PROC(_architecture 2 0 74(_process (_simple)(_target(3))(_sensitivity(2)(6)))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Structural 11 -1)
)
I 000051 55 1544          1750100563363 Behavioral
(_unit VHDL (saturation 0 5(behavioral 0 12))
	(_version vc1)
	(_time 1750100563364 2025.06.16 13:02:43)
	(_source (\./../src/Saturation.vhd\))
	(_code 26257722217076312228347c762122202f20702073)
	(_entity
		(_time 1750100534361)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{47~downto~0}~12 0 7(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 47 i 0)))))
		(_port (_int DIN ~STD_LOGIC_VECTOR{47~downto~0}~12 0 7(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 8(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 10 i 0)))))
		(_port (_int DOUT ~STD_LOGIC_VECTOR{10~downto~0}~12 0 8(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{47~downto~0}~13 0 13(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 47 i 0)))))
		(_constant (_int DMAX ~STD_LOGIC_VECTOR{47~downto~0}~13 0 13(_architecture(_string \"000000000000000000000011111111110000000000000000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{47~downto~0}~132 0 14(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 47 i 0)))))
		(_constant (_int DMIN ~STD_LOGIC_VECTOR{47~downto~0}~132 0 14(_architecture(_string \"111111111111111111111100000000010000000000000000"\))))
		(_process
			(COMB_PROC(_architecture 0 0 16(_process (_simple)(_target(1))(_sensitivity(0))(_monitor))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (1 SIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1411          1750100591579 Behavioral
(_unit VHDL (countdown 0 5(behavioral 0 17))
	(_version vc1)
	(_time 1750100591580 2025.06.16 13:03:11)
	(_source (\./../src/CountDown.vhd\))
	(_code 61356b61363730773762753b346737666667346762)
	(_entity
		(_time 1750100532543)
	)
	(_object
		(_generic (_int Ticks ~extstd.standard.INTEGER 0 7 \10\ (_entity gms((i 10)))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in)(_event))))
		(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in))))
		(_port (_int dec ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_in))))
		(_port (_int rdy ~extieee.std_logic_1164.STD_LOGIC 0 13(_entity(_out))))
		(_signal (_int Cp ~extstd.standard.INTEGER 0 18(_architecture(_uni(_code 2)))))
		(_signal (_int Cn ~extstd.standard.INTEGER 0 19(_architecture(_uni((i 0))))))
		(_signal (_int rdy_s ~extieee.std_logic_1164.STD_LOGIC 0 20(_architecture(_uni((i 2))))))
		(_process
			(Combinational_PROC(_architecture 0 0 23(_process (_simple)(_target(5)(3))(_sensitivity(4)(0))(_read(2)))))
			(SEQUENTIAL_PROC(_architecture 1 0 45(_process (_target(4))(_sensitivity(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1917          1750100591622 Behavioral
(_unit VHDL (dead_time_gen 0 5(behavioral 0 18))
	(_version vc1)
	(_time 1750100591623 2025.06.16 13:03:11)
	(_source (\./../src/Dead_time_gen.vhd\))
	(_code 90c49d9f95c7c58696c3d6cbc5969996c4969595c6)
	(_entity
		(_time 1750100532662)
	)
	(_object
		(_generic (_int num_dff ~extstd.standard.INTEGER 0 7 \4\ (_entity gms((i 4)))))
		(_port (_int XIN ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~12 0 13(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 3 i 0)))))
		(_port (_int Qp_deb ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~12 0 13(_entity(_out))))
		(_port (_int XOUT ~extieee.std_logic_1164.STD_LOGIC 0 14(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 4 i 0)))))
		(_signal (_int Qp ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 19(_architecture(_uni((_others(i 2)))))))
		(_signal (_int ones ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 20(_architecture(_uni((_others(i 3)))))))
		(_signal (_int Comp ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 21(_architecture(_uni((_others(i 2)))))))
		(_process
			(COMPARE_PROC(_architecture 0 0 24(_process (_simple)(_target(4)(7))(_sensitivity(1)(5))(_read(0)(6)(7)))))
			(DFF_PROC(_architecture 1 0 34(_process (_target(5(0))(5))(_sensitivity(1)(2)(0)(5))(_dssslsensitivity 2))))
			(line__46(_architecture 2 0 46(_assignment (_target(3))(_sensitivity(5)))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_split (5)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1607          1750100591674 Behavioral
(_unit VHDL (freeruncounter 0 5(behavioral 0 17))
	(_version vc1)
	(_time 1750100591675 2025.06.16 13:03:11)
	(_source (\./../src/FreeRunCounter.vhd\))
	(_code bfebb0eaebe8eea9b8bfade4ebb9eab9bcb9e9b8ba)
	(_entity
		(_time 1750100532752)
	)
	(_object
		(_generic (_int buswidth ~extstd.standard.INTEGER 0 7 \3\ (_entity gms((i 3)))))
		(_port (_int inc ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~12 0 13(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 2 i 0)))))
		(_port (_int cnt ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~12 0 13(_entity(_out))))
		(_signal (_int Cn ~extstd.standard.INTEGER 0 18(_architecture(_uni((i 0))))))
		(_signal (_int Cp ~extstd.standard.INTEGER 0 19(_architecture(_uni((i 0))))))
		(_process
			(COMBINATIONAL_PROC(_architecture 0 0 22(_process (_simple)(_target(3)(4))(_sensitivity(0)(1))(_monitor)(_read(4)(5)))))
			(Sequential_PROC(_architecture 1 0 32(_process (_target(5))(_sensitivity(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 7026          1750100591712 Structural
(_unit VHDL (get_ina219 0 5(structural 0 17))
	(_version vc1)
	(_time 1750100591713 2025.06.16 13:03:11)
	(_source (\./../src/Get_INA219.vhd\))
	(_code eebae0bdbeb8befbebbbf7b4eae8efedecedefede7)
	(_entity
		(_time 1750100532840)
	)
	(_component
		(TimCirc
			(_object
				(_generic (_int ticks ~extstd.standard.INTEGER 0 21(_entity -1((i 1529)))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 24(_entity (_in))))
				(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 25(_entity (_in))))
				(_port (_int eot ~extieee.std_logic_1164.STD_LOGIC 0 26(_entity (_out))))
			)
		)
		(i2c_master
			(_object
				(_generic (_int input_clk ~extstd.standard.INTEGER 0 42(_entity -1((i 50000000)))))
				(_generic (_int bus_clk ~extstd.standard.INTEGER 0 43(_entity -1((i 400000)))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 45(_entity (_in))))
				(_port (_int reset_n ~extieee.std_logic_1164.STD_LOGIC 0 46(_entity (_in))))
				(_port (_int ena ~extieee.std_logic_1164.STD_LOGIC 0 47(_entity (_in))))
				(_port (_int addr ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_entity (_in))))
				(_port (_int rw ~extieee.std_logic_1164.STD_LOGIC 0 49(_entity (_in))))
				(_port (_int data_wr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 50(_entity (_in))))
				(_port (_int busy ~extieee.std_logic_1164.STD_LOGIC 0 51(_entity (_out))))
				(_port (_int data_rd ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_entity (_out))))
				(_port (_int ack_error ~extieee.std_logic_1164.STD_LOGIC 0 53(_entity (_buffer))))
				(_port (_int sda ~extieee.std_logic_1164.STD_LOGIC 0 54(_entity (_inout))))
				(_port (_int scl ~extieee.std_logic_1164.STD_LOGIC 0 55(_entity (_inout))))
			)
		)
	)
	(_instantiation U_TIM 0 82(_component TimCirc)
		(_generic
			((ticks)((i 5000000)))
		)
		(_port
			((clk)(CLK))
			((rst)(ENA))
			((eot)(STR))
		)
		(_use (_entity . TimCirc)
			(_generic
				((ticks)((i 5000000)))
			)
		)
	)
	(_instantiation U_I2C 0 92(_component i2c_master)
		(_generic
			((input_clk)((i 50000000)))
			((bus_clk)((i 400000)))
		)
		(_port
			((clk)(CLK))
			((reset_n)(RST))
			((ena)(ENA_I2C))
			((addr)(_string \"1000000"\))
			((rw)(RW))
			((data_wr)(data_wr))
			((busy)(BUSY))
			((data_rd)(DATA))
			((ack_error)(ACK_ERR))
			((sda)(SDA))
			((scl)(SCL))
		)
		(_use (_entity . i2c_master)
			(_generic
				((input_clk)((i 50000000)))
				((bus_clk)((i 400000)))
			)
			(_port
				((clk)(clk))
				((reset_n)(reset_n))
				((ena)(ena))
				((addr)(addr))
				((rw)(rw))
				((data_wr)(data_wr))
				((busy)(busy))
				((data_rd)(data_rd))
				((ack_error)(ack_error))
				((sda)(sda))
				((scl)(scl))
			)
		)
	)
	(_object
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 7(_entity(_in)(_event))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in))))
		(_port (_int SDA ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_inout))))
		(_port (_int SCL ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_inout))))
		(_port (_int ENA ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in))))
		(_port (_int DONE ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_port (_int DATA_RD ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 50(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~134 0 60(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_constant (_int INA219_ADDR ~STD_LOGIC_VECTOR{6~downto~0}~134 0 60(_architecture(_string \"1000000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 61(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_constant (_int INA219_PWR_REG ~STD_LOGIC_VECTOR{7~downto~0}~136 0 61(_architecture(_string \"00000100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 62(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_constant (_int INA219_CALIB ~STD_LOGIC_VECTOR{7~downto~0}~138 0 62(_architecture(_string \"00000101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_constant (_int INA219_CALIB_VALUE ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_architecture(_string \"0000010011101101"\))))
		(_signal (_int ED ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int STR ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int BUSY_PREV ~extieee.std_logic_1164.STD_LOGIC 0 69(_architecture(_uni((i 2))))))
		(_signal (_int LAT ~extieee.std_logic_1164.STD_LOGIC 0 70(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 71(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_signal (_int DATA_RD_INT ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 71(_architecture(_uni((_others(i 2)))))))
		(_signal (_int ENA_I2C ~extieee.std_logic_1164.STD_LOGIC 0 73(_architecture(_uni((i 2))))))
		(_signal (_int RW ~extieee.std_logic_1164.STD_LOGIC 0 74(_architecture(_uni((i 3))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 75(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_signal (_int DATA ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 75(_architecture(_uni((_others(i 2)))))))
		(_signal (_int data_wr ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 76(_architecture(_uni((_others(i 2)))))))
		(_signal (_int BUSY ~extieee.std_logic_1164.STD_LOGIC 0 77(_architecture(_uni((i 2))))))
		(_signal (_int ACK_ERR ~extieee.std_logic_1164.STD_LOGIC 0 78(_architecture(_uni((i 2))))))
		(_type (_int ~INTEGER~range~0~to~7~13 0 112(_scalar (_to i 0 i 7))))
		(_variable (_int BUSY_CNT ~INTEGER~range~0~to~7~13 0 112(_process 0((i 0)))))
		(_process
			(FSM_PROC(_architecture 0 0 111(_process (_simple)(_target(5)(6)(9)(11(d_7_0))(11(d_15_8))(11)(12)(13)(15))(_sensitivity(0)(1))(_read(8)(9)(11)(14)(16)(17)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 1 -1)
)
I 000044 55 1859          1750100591767 sim
(_unit VHDL (get_ina219_tb 0 5(sim 0 8))
	(_version vc1)
	(_time 1750100591768 2025.06.16 13:03:11)
	(_source (\./../src/Get_INA219_tb.vhd\))
	(_code 1d494b1a4c4b4d08494e0447191b1c1e1f1e1c1e14)
	(_entity
		(_time 1750100532928)
	)
	(_instantiation DUT 0 25(_entity . Get_INA219)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((SDA)(sda))
			((SCL)(scl))
			((ENA)(str))
			((DONE)(done))
			((DATA_RD)(data_rd))
		)
	)
	(_object
		(_constant (_int clk_hz ~extstd.standard.INTEGER 0 10(_architecture((i 50000000)))))
		(_constant (_int clk_period ~extstd.standard.TIME 0 11(_architecture gms(_code 2))))
		(_signal (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 13(_architecture(_uni((i 3))))))
		(_signal (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 14(_architecture(_uni((i 3))))))
		(_signal (_int sda ~extieee.std_logic_1164.STD_LOGIC 0 15(_architecture(_uni((i 4))))))
		(_signal (_int scl ~extieee.std_logic_1164.STD_LOGIC 0 16(_architecture(_uni((i 4))))))
		(_signal (_int str ~extieee.std_logic_1164.STD_LOGIC 0 17(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_signal (_int data_rd ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_architecture(_uni))))
		(_signal (_int done ~extieee.std_logic_1164.STD_LOGIC 0 19(_architecture(_uni))))
		(_process
			(line__23(_architecture 0 0 23(_assignment (_target(0))(_sensitivity(0)))))
			(SEQUENCER_PROC(_architecture 1 0 36(_process (_wait_for)(_target(1)(4)))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . sim 3 -1)
)
I 000051 55 1268          1750100591829 Behavioral
(_unit VHDL (latch_1 0 5(behavioral 0 15))
	(_version vc1)
	(_time 1750100591830 2025.06.16 13:03:11)
	(_source (\./../src/Latch_1.vhd\))
	(_code 5b0f5958080d0b4d5a5a43025c585a5d085d5a5c5f)
	(_entity
		(_time 1750100533129)
	)
	(_object
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 7(_entity(_in))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in)(_event))))
		(_port (_int SET ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_in))))
		(_port (_int CLR ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int SOUT ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_out))))
		(_signal (_int Qp ~extieee.std_logic_1164.STD_LOGIC 0 16(_architecture(_uni((i 2))))))
		(_signal (_int Qn ~extieee.std_logic_1164.STD_LOGIC 0 16(_architecture(_uni((i 2))))))
		(_process
			(COMBINATIONAL_PROC(_architecture 0 0 19(_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5))(_read(6)))))
			(SEQUENTIAL_PROC(_architecture 1 0 31(_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1248          1750100591875 Behavioral
(_unit VHDL (latchsr 0 5(behavioral 0 15))
	(_version vc1)
	(_time 1750100591876 2025.06.16 13:03:11)
	(_source (\./../src/LatchSR.vhd\))
	(_code 8ade8884dadcda9c8b8a92d1d88d888cd98c8b8d8e)
	(_entity
		(_time 1750100533220)
	)
	(_object
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 7(_entity(_in))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in)(_event))))
		(_port (_int SET ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_in))))
		(_port (_int CLR ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int SOUT ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_out))))
		(_signal (_int Qp ~extieee.std_logic_1164.STD_LOGIC 0 16(_architecture(_uni((i 2))))))
		(_signal (_int Qn ~extieee.std_logic_1164.STD_LOGIC 0 16(_architecture(_uni((i 2))))))
		(_process
			(Combinational(_architecture 0 0 18(_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(Sequential(_architecture 1 0 30(_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 5104          1750100591914 Structural
(_unit VHDL (pwm_comp_deadtime 0 5(structural 0 21))
	(_version vc1)
	(_time 1750100591915 2025.06.16 13:03:11)
	(_source (\./../src/PWM_Comp_deadtime.vhd\))
	(_code a9fcf8ffa7fea9bcf9afbaf3aeaffdaea9acffafad)
	(_entity
		(_time 1750100533307)
	)
	(_component
		(PWM_ent
			(_object
				(_generic (_int CLK_FREQ ~extstd.standard.INTEGER 0 37(_entity -1((i 50000000)))))
				(_generic (_int COUNTER_BITS ~extstd.standard.INTEGER 0 39(_entity -1((i 10)))))
				(_generic (_int FREQ ~extstd.standard.INTEGER 0 40(_entity -1((i 50)))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 43(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 44(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~13 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 2 i 0)))))
				(_port (_int DUT ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~13 0 45(_entity (_in))))
				(_port (_int PWM ~extieee.std_logic_1164.STD_LOGIC 0 46(_entity (_out))))
				(_port (_int DEB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_entity (_out))))
			)
		)
		(Dead_time_gen
			(_object
				(_generic (_int num_dff ~extstd.standard.INTEGER 0 24(_entity -1((i 4)))))
				(_port (_int XIN ~extieee.std_logic_1164.STD_LOGIC 0 27(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 28(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 29(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 3 i 0)))))
				(_port (_int Qp_deb ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 30(_entity (_out))))
				(_port (_int XOUT ~extieee.std_logic_1164.STD_LOGIC 0 31(_entity (_out))))
			)
		)
	)
	(_instantiation U01 0 56(_component PWM_ent)
		(_generic
			((CLK_FREQ)((i 50000000)))
			((COUNTER_BITS)(_code 4))
			((FREQ)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((DUT)(DUT))
			((PWM)(PWM_Norm))
			((DEB)(_open))
		)
		(_use (_entity . PWM_ent)
			(_generic
				((CLK_FREQ)((i 50000000)))
				((COUNTER_BITS)(_code 6))
				((FREQ)(_code 7))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((DUT)(DUT))
				((PWM)(PWM))
				((DEB)(DEB))
			)
		)
	)
	(_instantiation U02 0 73(_component Dead_time_gen)
		(_generic
			((num_dff)(_code 8))
		)
		(_port
			((XIN)(N_PWM))
			((CLK)(CLK))
			((RST)(RST))
			((Qp_deb)(_open))
			((XOUT)(PWM_Comp))
		)
		(_use (_entity . Dead_time_gen)
			(_generic
				((num_dff)(_code 9))
			)
			(_port
				((XIN)(XIN))
				((CLK)(CLK))
				((RST)(RST))
				((Qp_deb)(Qp_deb))
				((XOUT)(XOUT))
			)
		)
	)
	(_instantiation U03 0 85(_component Dead_time_gen)
		(_generic
			((num_dff)(_code 10))
		)
		(_port
			((XIN)(PWM_Norm))
			((CLK)(CLK))
			((RST)(RST))
			((Qp_deb)(_open))
			((XOUT)(PWM_S))
		)
		(_use (_entity . Dead_time_gen)
			(_generic
				((num_dff)(_code 11))
			)
			(_port
				((XIN)(XIN))
				((CLK)(CLK))
				((RST)(RST))
				((Qp_deb)(Qp_deb))
				((XOUT)(XOUT))
			)
		)
	)
	(_object
		(_generic (_int bits ~extstd.standard.INTEGER 0 7 \10\ (_entity gms((i 10)))))
		(_generic (_int deadtime ~extstd.standard.INTEGER 0 8 \100\ (_entity((i 100)))))
		(_generic (_int freq ~extstd.standard.INTEGER 0 9 \50000\ (_entity((i 50000)))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_in))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 13(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{bits-1~downto~0}~12 0 14(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 12 i 0)))))
		(_port (_int DUT ~STD_LOGIC_VECTOR{bits-1~downto~0}~12 0 14(_entity(_in))))
		(_port (_int PWM ~extieee.std_logic_1164.STD_LOGIC 0 15(_entity(_out))))
		(_port (_int PWM_comp ~extieee.std_logic_1164.STD_LOGIC 0 16(_entity(_out))))
		(_port (_int DEB ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_constant (_int deadtime_2_dff ~extstd.standard.INTEGER 0 51(_architecture gms(_code 13))))
		(_signal (_int N_PWM ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int PWM_S ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int PWM_Norm ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_process
			(line__70(_architecture 0 0 70(_assignment (_alias((PWM)(PWM_S)))(_simpleassign BUF)(_target(3))(_sensitivity(7)))))
			(line__71(_architecture 1 0 71(_assignment (_alias((N_PWM)(PWM_Norm)))(_simpleassign "not")(_target(6))(_sensitivity(8)))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Structural 14 -1)
)
I 000051 55 1753          1750100591959 Behavioral
(_unit VHDL (risingedge_gen 0 5(behavioral 0 17))
	(_version vc1)
	(_time 1750100591960 2025.06.16 13:03:11)
	(_source (\./../src/Rising_edge_gen.vhd\))
	(_code d88d8b8ad98e8fced28a9d828ededddedcdedfdedd)
	(_entity
		(_time 1750100533397)
	)
	(_object
		(_generic (_int num_dff ~extstd.standard.INTEGER 0 7 \4\ (_entity gms((i 4)))))
		(_port (_int XIN ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_in))))
		(_port (_int XRE ~extieee.std_logic_1164.STD_LOGIC 0 13(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 18(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 2 i 0)))))
		(_signal (_int Qp ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 18(_architecture(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{num_dff-2~downto~0}~13 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 3 i 0)))))
		(_signal (_int ones ~STD_LOGIC_VECTOR{num_dff-2~downto~0}~13 0 19(_architecture(_uni((_others(i 3)))))))
		(_signal (_int Comp ~STD_LOGIC_VECTOR{num_dff-2~downto~0}~13 0 20(_architecture(_uni((_others(i 2)))))))
		(_process
			(COMPARE_PROC(_architecture 0 0 40(_process (_simple)(_target(3)(6))(_sensitivity(1)(4))(_read(0)(5)(6)))))
			(DFF_PROC(_architecture 1 0 50(_process (_target(4(0))(4))(_sensitivity(1)(2)(0)(4))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1764          1750100592009 Behavioral
(_unit VHDL (serializer 0 5(behavioral 0 19))
	(_version vc1)
	(_time 1750100592010 2025.06.16 13:03:12)
	(_source (\./../src/Serializer.vhd\))
	(_code 07525601055151110c52165d05010e005601020005)
	(_entity
		(_time 1750100533484)
	)
	(_object
		(_generic (_int buswidth ~extstd.standard.INTEGER 0 7 \8\ (_entity gms((i 8)))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in)(_event))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 2 i 0)))))
		(_port (_int DIN ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~12 0 12(_entity(_in))))
		(_port (_int LDR ~extieee.std_logic_1164.STD_LOGIC 0 13(_entity(_in))))
		(_port (_int SHF ~extieee.std_logic_1164.STD_LOGIC 0 14(_entity(_in))))
		(_port (_int BOUT ~extieee.std_logic_1164.STD_LOGIC 0 15(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 3 i 0)))))
		(_signal (_int Qp ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 20(_architecture(_uni((_others(i 3)))))))
		(_signal (_int Qn ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 20(_architecture(_uni((_others(i 3)))))))
		(_process
			(MUX_PROC(_architecture 0 0 23(_process (_simple)(_target(7))(_sensitivity(3)(4))(_read(2)(6)))))
			(DFF_PROC(_architecture 1 0 34(_process (_target(5)(6))(_sensitivity(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1224          1750100592046 Behavioral
(_unit VHDL (timcirc 0 5(behavioral 0 16))
	(_version vc1)
	(_time 1750100592047 2025.06.16 13:03:12)
	(_source (\./../src/TimCirc.vhd\))
	(_code 366360333961362037362f6d6530353132303f3062)
	(_entity
		(_time 1750100533575)
	)
	(_object
		(_generic (_int ticks ~extstd.standard.INTEGER 0 7 \1529\ (_entity((i 1529)))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in)(_event))))
		(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in))))
		(_port (_int eot ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_out))))
		(_signal (_int Cn ~extstd.standard.INTEGER 0 17(_architecture(_uni((i 0))))))
		(_signal (_int Cp ~extstd.standard.INTEGER 0 17(_architecture(_uni((i 0))))))
		(_process
			(COMBINATIONAL_PROC(_architecture 0 0 20(_process (_simple)(_target(2)(3))(_sensitivity(4)))))
			(Sequential_PROC(_architecture 1 0 31(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 6393          1750100592084 Structural
(_unit VHDL (toplevel 0 5(structural 0 19))
	(_version vc1)
	(_time 1750100592085 2025.06.16 13:03:12)
	(_source (\./../src/TopLevel.vhd\))
	(_code 55000356060301430150400e025350530652515303)
	(_entity
		(_time 1750100533658)
	)
	(_component
		(Get_INA219
			(_object
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 22(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 23(_entity (_in))))
				(_port (_int SDA ~extieee.std_logic_1164.STD_LOGIC 0 24(_entity (_inout))))
				(_port (_int SCL ~extieee.std_logic_1164.STD_LOGIC 0 25(_entity (_inout))))
				(_port (_int ENA ~extieee.std_logic_1164.STD_LOGIC 0 26(_entity (_in))))
				(_port (_int DONE ~extieee.std_logic_1164.STD_LOGIC 0 27(_entity (_out))))
				(_port (_int DATA_RD ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_entity (_out))))
			)
		)
		(MPPT
			(_object
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 52(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 53(_entity (_in))))
				(_port (_int STR ~extieee.std_logic_1164.STD_LOGIC 0 54(_entity (_in))))
				(_port (_int DATA_INA ~STD_LOGIC_VECTOR{15~downto~0}~134 0 55(_entity (_in))))
				(_port (_int ERR ~STD_LOGIC_VECTOR{15~downto~0}~136 0 56(_entity (_out))))
				(_port (_int DUT ~STD_LOGIC_VECTOR{11~downto~0}~13 0 57(_entity (_out))))
				(_port (_int PWR ~STD_LOGIC_VECTOR{15~downto~0}~138 0 58(_entity (_out))))
				(_port (_int Hi_MOSFET ~extieee.std_logic_1164.STD_LOGIC 0 59(_entity (_out))))
				(_port (_int Lo_MOSFET ~extieee.std_logic_1164.STD_LOGIC 0 60(_entity (_out))))
				(_port (_int SHTDWN ~extieee.std_logic_1164.STD_LOGIC 0 61(_entity (_out))))
			)
		)
		(UART_TX
			(_object
				(_generic (_int buswidth ~extstd.standard.INTEGER 0 34(_entity -1((i 8)))))
				(_generic (_int baudrate ~extstd.standard.INTEGER 0 35(_entity -1((i 115200)))))
				(_generic (_int source_clk ~extstd.standard.INTEGER 0 36(_entity -1((i 50000000)))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 39(_entity (_in))))
				(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 40(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 41(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 0 i 0)))))
				(_port (_int din ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 41(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~132 0 42(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 1 i 0)))))
				(_port (_int leds ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~132 0 42(_entity (_out))))
				(_port (_int str ~extieee.std_logic_1164.STD_LOGIC 0 43(_entity (_in))))
				(_port (_int txd ~extieee.std_logic_1164.STD_LOGIC 0 44(_entity (_out))))
				(_port (_int deb ~extieee.std_logic_1164.STD_LOGIC 0 45(_entity (_out))))
				(_port (_int rdy ~extieee.std_logic_1164.STD_LOGIC 0 46(_entity (_out))))
			)
		)
	)
	(_instantiation INA219 0 72(_component Get_INA219)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((SDA)(SDA))
			((SCL)(SCL))
			((ENA)(ENA))
			((DONE)(DONE_INA))
			((DATA_RD)(DATA_RD))
		)
		(_use (_entity . Get_INA219)
		)
	)
	(_instantiation MPPT_Inst 0 84(_component MPPT)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((STR)(DONE_INA))
			((DATA_INA)(DATA_RD))
			((ERR)(_open))
			((DUT)(_open))
			((PWR)(_open))
			((Hi_MOSFET)(Hi_MOSFET))
			((Lo_MOSFET)(Lo_MOSFET))
			((SHTDWN)(SHTDWN))
		)
		(_use (_entity . MPPT)
		)
	)
	(_instantiation UART 0 99(_component UART_TX)
		(_generic
			((buswidth)((i 8)))
			((baudrate)((i 50000)))
			((source_clk)((i 50000000)))
		)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((din)(DATA_TX))
			((leds)(_open))
			((str)(DONE_INA))
			((txd)(TX))
			((deb)(_open))
			((rdy)(TX_DONE))
		)
		(_use (_entity . UART_TX)
			(_generic
				((buswidth)((i 8)))
				((baudrate)((i 50000)))
				((source_clk)((i 50000000)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((din)(din))
				((leds)(leds))
				((str)(str))
				((txd)(txd))
				((deb)(deb))
				((rdy)(rdy))
			)
		)
	)
	(_object
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 7(_entity(_in))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in))))
		(_port (_int Hi_MOSFET ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_out))))
		(_port (_int Lo_MOSFET ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_out))))
		(_port (_int SHTDWN ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_out))))
		(_port (_int SDA ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_inout))))
		(_port (_int SCL ~extieee.std_logic_1164.STD_LOGIC 0 13(_entity(_inout))))
		(_port (_int TX ~extieee.std_logic_1164.STD_LOGIC 0 14(_entity(_out))))
		(_port (_int ENA ~extieee.std_logic_1164.STD_LOGIC 0 15(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 55(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 56(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 57(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 58(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_signal (_int DATA_TX ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65(_architecture(_uni))))
		(_signal (_int TX_DONE ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int DONE_INA ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 68(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_signal (_int DATA_RD ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 68(_architecture(_uni))))
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 2 -1)
)
I 000044 55 1977          1750100592119 sim
(_unit VHDL (toplevel_tb 0 5(sim 0 8))
	(_version vc1)
	(_time 1750100592120 2025.06.16 13:03:12)
	(_source (\./../src/TopLevel_tb.vhd\))
	(_code 74212275262220622527612f237271722771227370)
	(_entity
		(_time 1750100533741)
	)
	(_instantiation DUT 0 23(_entity . TopLevel)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((Hi_MOSFET)(himos))
			((Lo_MOSFET)(lomos))
			((SHTDWN)(shtdwn))
			((SDA)(sda))
			((SCL)(scl))
			((TX)(tx))
			((ENA)(ena))
		)
	)
	(_object
		(_constant (_int clk_hz ~extstd.standard.INTEGER 0 10(_architecture((i 50000000)))))
		(_constant (_int clk_period ~extstd.standard.TIME 0 11(_architecture gms(_code 2))))
		(_signal (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 13(_architecture(_uni((i 3))))))
		(_signal (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 14(_architecture(_uni((i 3))))))
		(_signal (_int himos ~extieee.std_logic_1164.STD_LOGIC 0 15(_architecture(_uni((i 2))))))
		(_signal (_int lomos ~extieee.std_logic_1164.STD_LOGIC 0 15(_architecture(_uni((i 2))))))
		(_signal (_int shtdwn ~extieee.std_logic_1164.STD_LOGIC 0 15(_architecture(_uni((i 2))))))
		(_signal (_int sda ~extieee.std_logic_1164.STD_LOGIC 0 16(_architecture(_uni((i 3))))))
		(_signal (_int scl ~extieee.std_logic_1164.STD_LOGIC 0 16(_architecture(_uni((i 3))))))
		(_signal (_int tx ~extieee.std_logic_1164.STD_LOGIC 0 16(_architecture(_uni((i 3))))))
		(_signal (_int ena ~extieee.std_logic_1164.STD_LOGIC 0 17(_architecture(_uni((i 2))))))
		(_process
			(line__21(_architecture 0 0 21(_assignment (_target(0))(_sensitivity(0)))))
			(SEQUENCER_PROC(_architecture 1 0 36(_process (_wait_for)(_target(1)(8)))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . sim 3 -1)
)
I 000051 55 6946          1750100592157 Structural
(_unit VHDL (uart_tx 0 5(structural 0 23))
	(_version vc1)
	(_time 1750100592158 2025.06.16 13:03:12)
	(_source (\./../src/UART_TX.vhd\))
	(_code a3f6f4f4a1f5f5b4aeaee5f8f6a4aba4a6a5a2a4a1)
	(_entity
		(_time 1750100533831)
	)
	(_component
		(RisingEdge_gen
			(_object
				(_generic (_int num_dff ~extstd.standard.INTEGER 0 73(_entity -1((i 4)))))
				(_port (_int XIN ~extieee.std_logic_1164.STD_LOGIC 0 76(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 77(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 78(_entity (_in))))
				(_port (_int XRE ~extieee.std_logic_1164.STD_LOGIC 0 79(_entity (_out))))
			)
		)
		(LatchSR
			(_object
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 26(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 27(_entity (_in))))
				(_port (_int SET ~extieee.std_logic_1164.STD_LOGIC 0 28(_entity (_in))))
				(_port (_int CLR ~extieee.std_logic_1164.STD_LOGIC 0 29(_entity (_in))))
				(_port (_int SOUT ~extieee.std_logic_1164.STD_LOGIC 0 30(_entity (_out))))
			)
		)
		(TimCirc
			(_object
				(_generic (_int ticks ~extstd.standard.INTEGER 0 36(_entity -1((i 1529)))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 39(_entity (_in))))
				(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 40(_entity (_in))))
				(_port (_int eot ~extieee.std_logic_1164.STD_LOGIC 0 41(_entity (_out))))
			)
		)
		(CountDown
			(_object
				(_generic (_int Ticks ~extstd.standard.INTEGER 0 47(_entity -1((i 10)))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 50(_entity (_in))))
				(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 51(_entity (_in))))
				(_port (_int dec ~extieee.std_logic_1164.STD_LOGIC 0 52(_entity (_in))))
				(_port (_int rdy ~extieee.std_logic_1164.STD_LOGIC 0 53(_entity (_out))))
			)
		)
		(Serializer
			(_object
				(_generic (_int buswidth ~extstd.standard.INTEGER 0 59(_entity -1((i 8)))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 62(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 63(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 64(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 5 i 0)))))
				(_port (_int DIN ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 64(_entity (_in))))
				(_port (_int LDR ~extieee.std_logic_1164.STD_LOGIC 0 65(_entity (_in))))
				(_port (_int SHF ~extieee.std_logic_1164.STD_LOGIC 0 66(_entity (_in))))
				(_port (_int BOUT ~extieee.std_logic_1164.STD_LOGIC 0 67(_entity (_out))))
			)
		)
	)
	(_instantiation U00 0 99(_component RisingEdge_gen)
		(_generic
			((num_dff)((i 1)))
		)
		(_port
			((XIN)(n_str))
			((CLK)(clk))
			((RST)(rst))
			((XRE)(deb_str))
		)
		(_use (_entity . RisingEdge_gen)
			(_generic
				((num_dff)((i 1)))
			)
		)
	)
	(_instantiation U01 0 110(_component LatchSR)
		(_port
			((RST)(rst))
			((CLK)(clk))
			((SET)(deb_str))
			((CLR)(EOC_S))
			((SOUT)(ENA_S))
		)
		(_use (_entity . LatchSR)
		)
	)
	(_instantiation U02 0 119(_component TimCirc)
		(_generic
			((ticks)(_code 6))
		)
		(_port
			((clk)(clk))
			((rst)(ENA_S))
			((eot)(SYN))
		)
		(_use (_entity . TimCirc)
			(_generic
				((ticks)(_code 7))
			)
		)
	)
	(_instantiation U03 0 129(_component CountDown)
		(_generic
			((Ticks)(_code 8))
		)
		(_port
			((clk)(clk))
			((rst)(ENA_S))
			((dec)(SYN))
			((rdy)(EOC_S))
		)
		(_use (_entity . CountDown)
			(_generic
				((Ticks)(_code 9))
			)
		)
	)
	(_instantiation U04 0 140(_component Serializer)
		(_generic
			((buswidth)(_code 10))
		)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((DIN)(d_serial))
			((LDR)(deb_str))
			((SHF)(SYN))
			((BOUT)(txd))
		)
		(_use (_entity . Serializer)
			(_generic
				((buswidth)(_code 11))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((DIN)(DIN))
				((LDR)(LDR))
				((SHF)(SHF))
				((BOUT)(BOUT))
			)
		)
	)
	(_object
		(_generic (_int buswidth ~extstd.standard.INTEGER 0 7 \8\ (_entity gms((i 8)))))
		(_generic (_int baudrate ~extstd.standard.INTEGER 0 8 \115200\ (_entity((i 115200)))))
		(_generic (_int source_clk ~extstd.standard.INTEGER 0 9 \50000000\ (_entity((i 50000000)))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_in))))
		(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 13(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~12 0 14(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 12 i 0)))))
		(_port (_int din ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~12 0 14(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~122 0 15(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 13 i 0)))))
		(_port (_int leds ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~122 0 15(_entity(_out))))
		(_port (_int str ~extieee.std_logic_1164.STD_LOGIC 0 16(_entity(_in))))
		(_port (_int txd ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity(_out))))
		(_port (_int deb ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_out))))
		(_port (_int rdy ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_out))))
		(_constant (_int baud_2_ticks ~extstd.standard.INTEGER 0 83(_architecture gms(_code 14))))
		(_type (_int ~STD_LOGIC_VECTOR{buswidth~downto~0}~13 0 85(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 15 i 0)))))
		(_signal (_int d_serial ~STD_LOGIC_VECTOR{buswidth~downto~0}~13 0 85(_architecture(_uni((_others(i 2)))))))
		(_signal (_int deb_str ~extieee.std_logic_1164.STD_LOGIC 0 86(_architecture(_uni((i 2))))))
		(_signal (_int n_str ~extieee.std_logic_1164.STD_LOGIC 0 87(_architecture(_uni((i 2))))))
		(_signal (_int ENA_S ~extieee.std_logic_1164.STD_LOGIC 0 88(_architecture(_uni((i 2))))))
		(_signal (_int EOC_S ~extieee.std_logic_1164.STD_LOGIC 0 89(_architecture(_uni((i 2))))))
		(_signal (_int SYN ~extieee.std_logic_1164.STD_LOGIC 0 90(_architecture(_uni((i 2))))))
		(_process
			(line__93(_architecture 0 0 93(_assignment (_alias((n_str)(str)))(_simpleassign "not")(_target(10))(_sensitivity(4)))))
			(line__94(_architecture 1 0 94(_assignment (_target(8))(_sensitivity(2)))))
			(line__95(_architecture 2 0 95(_assignment (_target(3))(_sensitivity(2)))))
			(line__96(_architecture 3 0 96(_assignment (_alias((rdy)(ENA_S)))(_simpleassign "not")(_target(7))(_sensitivity(11)))))
			(line__97(_architecture 4 0 97(_assignment (_alias((deb)(EOC_S)))(_simpleassign BUF)(_target(6))(_sensitivity(12)))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Structural 16 -1)
)
I 000049 55 1239          1750100592199 DataFlow
(_unit VHDL (coefficientrom 0 5(dataflow 0 13))
	(_version vc1)
	(_time 1750100592200 2025.06.16 13:03:12)
	(_source (\./../src/CoefficientROM.vhd\))
	(_code d2868380868583c4d5ddc4888ad4d1d4dbd4d7d487)
	(_entity
		(_time 1750100533921)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_port (_int SEL ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~0}~12 0 8(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 26 i 0)))))
		(_port (_int QOUT ~STD_LOGIC_VECTOR{26~downto~0}~12 0 8(_entity(_out))))
		(_process
			(COROM(_architecture 0 0 16(_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(50529027 50529027 50463235 50463235 33686274 50463234 197122)
		(33686018 33686018 50463491 33686018 33686274 33751555 131587)
		(50529027 50529027 50463235 33751810 50529026 33686274 197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . DataFlow 1 -1)
)
I 000051 55 1824          1750100592234 Behavioral
(_unit VHDL (loadregister 0 5(behavioral 0 18))
	(_version vc1)
	(_time 1750100592235 2025.06.16 13:03:12)
	(_source (\./../src/LoadRegister.vhd\))
	(_code f1a5f0a1a6a6a4e7f7ffe3aba5f7f6f7f8f6f2f6f5)
	(_entity
		(_time 1750100534013)
	)
	(_object
		(_generic (_int BusWidth ~extstd.standard.INTEGER 0 7 \7\ (_entity gms((i 7)))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_port (_int LDR ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~12 0 13(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 2 i 0)))))
		(_port (_int DIN ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~12 0 13(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~122 0 14(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 3 i 0)))))
		(_port (_int DOUT ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~122 0 14(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~13 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 4 i 0)))))
		(_signal (_int Qp ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~13 0 19(_architecture(_uni((_others(i 2)))))))
		(_signal (_int Qn ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~13 0 19(_architecture(_uni((_others(i 2)))))))
		(_process
			(Combinational(_architecture 0 0 22(_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(Sequential(_architecture 1 0 32(_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 8048          1750100592280 Structural
(_unit VHDL (mppt 0 5(structural 0 20))
	(_version vc1)
	(_time 1750100592281 2025.06.16 13:03:12)
	(_source (\./../src/MPPT.vhd\))
	(_code 20742725207674372d77647b712720272426742720)
	(_entity
		(_time 1750100534101)
	)
	(_component
		(LoadRegister
			(_object
				(_generic (_int BusWidth ~extstd.standard.INTEGER 0 24(_entity -1((i 16)))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 27(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 28(_entity (_in))))
				(_port (_int LDR ~extieee.std_logic_1164.STD_LOGIC 0 29(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 4 i 0)))))
				(_port (_int DIN ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~13 0 30(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 5 i 0)))))
				(_port (_int DOUT ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 31(_entity (_out))))
			)
		)
		(PID
			(_object
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 37(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 38(_entity (_in))))
				(_port (_int STR ~extieee.std_logic_1164.STD_LOGIC 0 39(_entity (_in))))
				(_port (_int XIN ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_entity (_in))))
				(_port (_int UOUT ~STD_LOGIC_VECTOR{10~downto~0}~13 0 41(_entity (_out))))
			)
		)
		(PWM_Comp_deadtime
			(_object
				(_generic (_int bits ~extstd.standard.INTEGER 0 47(_entity -1((i 10)))))
				(_generic (_int deadtime ~extstd.standard.INTEGER 0 48(_entity -1((i 100)))))
				(_generic (_int freq ~extstd.standard.INTEGER 0 49(_entity -1((i 50000)))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 52(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 53(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{bits-1~downto~0}~13 0 54(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 6 i 0)))))
				(_port (_int DUT ~STD_LOGIC_VECTOR{bits-1~downto~0}~13 0 54(_entity (_in))))
				(_port (_int PWM ~extieee.std_logic_1164.STD_LOGIC 0 55(_entity (_out))))
				(_port (_int PWM_comp ~extieee.std_logic_1164.STD_LOGIC 0 56(_entity (_out))))
				(_port (_int DEB ~extieee.std_logic_1164.STD_LOGIC 0 57(_entity (_out))))
			)
		)
	)
	(_instantiation LDR_1 0 76(_component LoadRegister)
		(_generic
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(DATA_INA))
			((DOUT)(DATA_BUFFER))
		)
		(_use (_entity . LoadRegister)
			(_generic
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_instantiation LDR_2 0 88(_component LoadRegister)
		(_generic
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(DATA_BUFFER))
			((DOUT)(DATA_BUFFER_LAST))
		)
		(_use (_entity . LoadRegister)
			(_generic
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_instantiation U_PID 0 130(_component PID)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STR)(STR_PID))
			((XIN)(ERR_BUFFER))
			((UOUT)(DUT_INC))
		)
		(_use (_entity . PID)
		)
	)
	(_instantiation U_PWM 0 139(_component PWM_Comp_deadtime)
		(_generic
			((bits)((i 12)))
			((deadtime)((i 100)))
			((freq)((i 25000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((DUT)(DUTY_PWM))
			((PWM)(Hi_MOSFET))
			((PWM_comp)(Lo_MOSFET))
			((DEB)(_open))
		)
		(_use (_entity . PWM_Comp_deadtime)
			(_generic
				((bits)((i 12)))
				((deadtime)((i 100)))
				((freq)((i 25000)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((DUT)(DUT))
				((PWM)(PWM))
				((PWM_comp)(PWM_comp))
				((DEB)(DEB))
			)
		)
	)
	(_object
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 7(_entity(_in)(_event))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in))))
		(_port (_int STR ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_port (_int DATA_INA ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_port (_int ERR ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 11 i 0)))))
		(_port (_int DUT ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_port (_int PWR ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13(_entity(_out))))
		(_port (_int Hi_MOSFET ~extieee.std_logic_1164.STD_LOGIC 0 14(_entity(_out))))
		(_port (_int Lo_MOSFET ~extieee.std_logic_1164.STD_LOGIC 0 15(_entity(_out))))
		(_port (_int SHTDWN ~extieee.std_logic_1164.STD_LOGIC 0 16(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 41(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 10 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 61(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 11 i 0)))))
		(_constant (_int MAX_CYCLE ~STD_LOGIC_VECTOR{11~downto~0}~13 0 61(_architecture(_string \"011111111110"\))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_signal (_int DATA_BUFFER ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_architecture(_uni((_others(i 2)))))))
		(_signal (_int DATA_BUFFER_LAST ~STD_LOGIC_VECTOR{15~downto~0}~134 0 64(_architecture(_uni((_others(i 2)))))))
		(_signal (_int ERR_BUFFER ~STD_LOGIC_VECTOR{15~downto~0}~134 0 65(_architecture(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~136 0 66(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 10 i 0)))))
		(_signal (_int DUT_INC ~STD_LOGIC_VECTOR{10~downto~0}~136 0 66(_architecture(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 67(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 11 i 0)))))
		(_signal (_int DUTY_PWM ~STD_LOGIC_VECTOR{11~downto~0}~138 0 67(_architecture(_uni))))
		(_signal (_int STR_PREV ~extieee.std_logic_1164.STD_LOGIC 0 68(_architecture(_uni((i 2))))))
		(_signal (_int STR_PID ~extieee.std_logic_1164.STD_LOGIC 0 69(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 102(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_variable (_int TEMP_ERR ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 102(_process 2((_others(i 2))))))
		(_process
			(line__72(_architecture 0 0 72(_assignment (_alias((PWR)(DATA_INA)))(_target(6))(_sensitivity(3)))))
			(line__73(_architecture 1 0 73(_assignment (_alias((SHTDWN)(_string \"1"\)))(_target(9)))))
			(ERR_PROC(_architecture 2 0 101(_process (_simple)(_target(4)(12)(14)(15)(16))(_sensitivity(0)(1))(_read(2)(10)(11)(12)(13)(14)(15)))))
			(line__128(_architecture 3 0 128(_assignment (_alias((DUT)(DUTY_PWM)))(_target(5))(_sensitivity(14)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (2 SIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 7 -1)
)
I 000051 55 10110         1750100592320 Structural
(_unit VHDL (pid 0 6(structural 0 16))
	(_version vc1)
	(_time 1750100592321 2025.06.16 13:03:12)
	(_source (\./../src/PID.vhd\))
	(_code 40151342491710574712591a154740464946444740)
	(_entity
		(_time 1750100534185)
	)
	(_component
		(LatchSR
			(_object
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 20(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 21(_entity (_in))))
				(_port (_int SET ~extieee.std_logic_1164.STD_LOGIC 0 22(_entity (_in))))
				(_port (_int CLR ~extieee.std_logic_1164.STD_LOGIC 0 23(_entity (_in))))
				(_port (_int SOUT ~extieee.std_logic_1164.STD_LOGIC 0 24(_entity (_out))))
			)
		)
		(FreeRunCounter
			(_object
				(_generic (_int buswidth ~extstd.standard.INTEGER 0 43(_entity -1((i 8)))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 46(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 47(_entity (_in))))
				(_port (_int INC ~extieee.std_logic_1164.STD_LOGIC 0 48(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 49(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 4 i 0)))))
				(_port (_int CNT ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 49(_entity (_out))))
			)
		)
		(CountDown
			(_object
				(_generic (_int Ticks ~extstd.standard.INTEGER 0 31(_entity -1((i 10)))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 34(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 35(_entity (_in))))
				(_port (_int DEC ~extieee.std_logic_1164.STD_LOGIC 0 36(_entity (_in))))
				(_port (_int RDY ~extieee.std_logic_1164.STD_LOGIC 0 37(_entity (_out))))
			)
		)
		(LoadRegister
			(_object
				(_generic (_int BusWidth ~extstd.standard.INTEGER 0 55(_entity -1((i 7)))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 58(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 59(_entity (_in))))
				(_port (_int LDR ~extieee.std_logic_1164.STD_LOGIC 0 60(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 61(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 5 i 0)))))
				(_port (_int DIN ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 61(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~134 0 62(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 6 i 0)))))
				(_port (_int DOUT ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~134 0 62(_entity (_out))))
			)
		)
		(CoefficientROM
			(_object
				(_port (_int SEL ~STD_LOGIC_VECTOR{1~downto~0}~13 0 68(_entity (_in))))
				(_port (_int QOUT ~STD_LOGIC_VECTOR{26~downto~0}~13 0 69(_entity (_out))))
			)
		)
		(Saturation
			(_object
				(_port (_int DIN ~STD_LOGIC_VECTOR{47~downto~0}~13 0 76(_entity (_in))))
				(_port (_int DOUT ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77(_entity (_out))))
			)
		)
	)
	(_instantiation U01 0 99(_component LatchSR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((SET)(STR))
			((CLR)(EOC))
			((SOUT)(ENA))
		)
		(_use (_entity . LatchSR)
		)
	)
	(_instantiation U02 0 101(_component FreeRunCounter)
		(_generic
			((buswidth)((i 2)))
		)
		(_port
			((RST)(ENA))
			((CLK)(CLK))
			((INC)((i 3)))
			((CNT)(SEL))
		)
		(_use (_entity . FreeRunCounter)
			(_generic
				((buswidth)((i 2)))
			)
			(_port
				((inc)(INC))
				((clk)(CLK))
				((rst)(RST))
				((cnt)(CNT))
			)
		)
	)
	(_instantiation U03 0 103(_component CountDown)
		(_generic
			((Ticks)((i 3)))
		)
		(_port
			((CLK)(CLK))
			((RST)(ENA))
			((DEC)((i 3)))
			((RDY)(EOC))
		)
		(_use (_entity . CountDown)
			(_generic
				((Ticks)((i 3)))
			)
			(_port
				((clk)(CLK))
				((rst)(RST))
				((dec)(DEC))
				((rdy)(RDY))
			)
		)
	)
	(_instantiation U04 0 105(_component LoadRegister)
		(_generic
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(XIN))
			((DOUT)(EK0))
		)
		(_use (_entity . LoadRegister)
			(_generic
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_instantiation U05 0 106(_component LoadRegister)
		(_generic
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(EK0))
			((DOUT)(EK1))
		)
		(_use (_entity . LoadRegister)
			(_generic
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_instantiation U06 0 107(_component LoadRegister)
		(_generic
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(EK1))
			((DOUT)(EK2))
		)
		(_use (_entity . LoadRegister)
			(_generic
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_instantiation U07 0 115(_component CoefficientROM)
		(_port
			((SEL)(SEL))
			((QOUT)(QMUX))
		)
		(_use (_entity . CoefficientROM)
		)
	)
	(_instantiation U19 0 121(_component LoadRegister)
		(_generic
			((BusWidth)((i 48)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(ENA))
			((DIN)(RSUM))
			((DOUT)(ACCU))
		)
		(_use (_entity . LoadRegister)
			(_generic
				((BusWidth)((i 48)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_instantiation U20 0 122(_component LoadRegister)
		(_generic
			((BusWidth)((i 48)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(EOC))
			((DIN)(ACCU))
			((DOUT)(UNSAT))
		)
		(_use (_entity . LoadRegister)
			(_generic
				((BusWidth)((i 48)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_instantiation U22 0 124(_component Saturation)
		(_port
			((DIN)(UNSAT))
			((DOUT)(UOUT))
		)
		(_use (_entity . Saturation)
		)
	)
	(_object
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_in))))
		(_port (_int STR ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_port (_int XIN ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 10 i 0)))))
		(_port (_int UOUT ~STD_LOGIC_VECTOR{10~downto~0}~12 0 12(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 68(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~0}~13 0 69(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 26 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{47~downto~0}~13 0 76(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 47 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 10 i 0)))))
		(_signal (_int ENA ~extieee.std_logic_1164.STD_LOGIC 0 84(_architecture(_uni))))
		(_signal (_int EOC ~extieee.std_logic_1164.STD_LOGIC 0 84(_architecture(_uni))))
		(_signal (_int RSS ~extieee.std_logic_1164.STD_LOGIC 0 84(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 85(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int SEL ~STD_LOGIC_VECTOR{1~downto~0}~136 0 85(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 86(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_signal (_int EK0 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 86(_architecture(_uni((_others(i 2)))))))
		(_signal (_int EK1 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 86(_architecture(_uni((_others(i 2)))))))
		(_signal (_int EK2 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 86(_architecture(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 87(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 17 i 0)))))
		(_signal (_int EMUX ~STD_LOGIC_VECTOR{17~downto~0}~13 0 87(_architecture(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~0}~138 0 88(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 26 i 0)))))
		(_signal (_int QMUX ~STD_LOGIC_VECTOR{26~downto~0}~138 0 88(_architecture(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{44~downto~0}~13 0 89(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 44 i 0)))))
		(_signal (_int MULT ~STD_LOGIC_VECTOR{44~downto~0}~13 0 89(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{47~downto~0}~1310 0 90(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 47 i 0)))))
		(_signal (_int EMUL ~STD_LOGIC_VECTOR{47~downto~0}~1310 0 90(_architecture(_uni))))
		(_signal (_int RSUM ~STD_LOGIC_VECTOR{47~downto~0}~1310 0 91(_architecture(_uni((_others(i 2)))))))
		(_signal (_int ACCU ~STD_LOGIC_VECTOR{47~downto~0}~1310 0 92(_architecture(_uni((_others(i 2)))))))
		(_signal (_int UNSAT ~STD_LOGIC_VECTOR{47~downto~0}~1310 0 93(_architecture(_uni))))
		(_process
			(line__109(_architecture 0 0 109(_assignment (_target(12))(_sensitivity(8)(9)(10)(11)))))
			(line__117(_architecture 1 0 117(_assignment (_target(14))(_sensitivity(12)(13)))))
			(line__118(_architecture 2 0 118(_assignment (_target(15))(_sensitivity(14)))))
			(line__119(_architecture 3 0 119(_assignment (_target(16))(_sensitivity(15)(17)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (2 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . Structural 7 -1)
)
I 000051 55 3805          1750100592357 Structural
(_unit VHDL (pwm_ent 0 5(structural 0 21))
	(_version vc1)
	(_time 1750100592358 2025.06.16 13:03:12)
	(_source (\./../src/PWM_ent.vhd\))
	(_code 6e3b3d6f3c396e7b3d697b346a696a696e6969683a)
	(_entity
		(_time 1750100534275)
	)
	(_component
		(TimCirc
			(_object
				(_generic (_int ticks ~extstd.standard.INTEGER 0 36(_entity -1((i 24)))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 39(_entity (_in))))
				(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 40(_entity (_in))))
				(_port (_int eot ~extieee.std_logic_1164.STD_LOGIC 0 41(_entity (_out))))
			)
		)
		(FreeRunCounter
			(_object
				(_generic (_int buswidth ~extstd.standard.INTEGER 0 24(_entity -1((i 3)))))
				(_port (_int inc ~extieee.std_logic_1164.STD_LOGIC 0 27(_entity (_in))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 28(_entity (_in))))
				(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 29(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 3 i 0)))))
				(_port (_int cnt ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 30(_entity (_out))))
			)
		)
	)
	(_instantiation U01 0 49(_component TimCirc)
		(_generic
			((ticks)(_code 4))
		)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((eot)(SYN))
		)
		(_use (_entity . TimCirc)
			(_generic
				((ticks)(_code 5))
			)
		)
	)
	(_instantiation U02 0 59(_component FreeRunCounter)
		(_generic
			((buswidth)(_code 6))
		)
		(_port
			((inc)(SYN))
			((clk)(CLK))
			((rst)(RST))
			((cnt)(CNT_S))
		)
		(_use (_entity . FreeRunCounter)
			(_generic
				((buswidth)(_code 7))
			)
			(_port
				((inc)(inc))
				((clk)(clk))
				((rst)(rst))
				((cnt)(cnt))
			)
		)
	)
	(_object
		(_generic (_int CLK_FREQ ~extstd.standard.INTEGER 0 7 \50000000\ (_entity((i 50000000)))))
		(_generic (_int COUNTER_BITS ~extstd.standard.INTEGER 0 9 \10\ (_entity gms((i 10)))))
		(_generic (_int FREQ ~extstd.standard.INTEGER 0 10 \50\ (_entity((i 50)))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 13(_entity(_in))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 14(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~12 0 15(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 8 i 0)))))
		(_port (_int DUT ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~12 0 15(_entity(_in))))
		(_port (_int PWM ~extieee.std_logic_1164.STD_LOGIC 0 16(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_port (_int DEB ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17(_entity(_out))))
		(_constant (_int TIMER_TICKS ~extstd.standard.INTEGER 0 45(_architecture gms(_code 9))))
		(_signal (_int SYN ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~13 0 47(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 10 i 0)))))
		(_signal (_int CNT_S ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~13 0 47(_architecture(_uni((_others(i 2)))))))
		(_process
			(line__71(_architecture 0 0 71(_assignment (_target(4(1))))))
			(line__72(_architecture 1 0 72(_assignment (_alias((DEB(0))(SYN)))(_target(4(0)))(_sensitivity(5)))))
			(COMB_PROC(_architecture 2 0 74(_process (_simple)(_target(3))(_sensitivity(2)(6)))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Structural 11 -1)
)
I 000051 55 1544          1750100592397 Behavioral
(_unit VHDL (saturation 0 5(behavioral 0 12))
	(_version vc1)
	(_time 1750100592398 2025.06.16 13:03:12)
	(_source (\./../src/Saturation.vhd\))
	(_code 8edbde80dad8de998a809cd4de898a888788d888db)
	(_entity
		(_time 1750100534361)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{47~downto~0}~12 0 7(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 47 i 0)))))
		(_port (_int DIN ~STD_LOGIC_VECTOR{47~downto~0}~12 0 7(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 8(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 10 i 0)))))
		(_port (_int DOUT ~STD_LOGIC_VECTOR{10~downto~0}~12 0 8(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{47~downto~0}~13 0 13(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 47 i 0)))))
		(_constant (_int DMAX ~STD_LOGIC_VECTOR{47~downto~0}~13 0 13(_architecture(_string \"000000000000000000000011111111110000000000000000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{47~downto~0}~132 0 14(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 47 i 0)))))
		(_constant (_int DMIN ~STD_LOGIC_VECTOR{47~downto~0}~132 0 14(_architecture(_string \"111111111111111111111100000000010000000000000000"\))))
		(_process
			(COMB_PROC(_architecture 0 0 16(_process (_simple)(_target(1))(_sensitivity(0))(_monitor))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (1 SIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000046 55 4390          1750100656840 logic
(_unit VHDL (i2c_master 0 36(logic 0 54))
	(_version vc1)
	(_time 1750100656841 2025.06.16 13:04:16)
	(_source (\./../src/i2c_master.vhd\))
	(_code 530752555204044651521709035450545755565451)
	(_entity
		(_time 1750100656837)
	)
	(_object
		(_generic (_int input_clk ~extstd.standard.INTEGER 0 38 \50000000\ (_entity((i 50000000)))))
		(_generic (_int bus_clk ~extstd.standard.INTEGER 0 39 \400000\ (_entity((i 400000)))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 41(_entity(_in)(_event))))
		(_port (_int reset_n ~extieee.std_logic_1164.STD_LOGIC 0 42(_entity(_in))))
		(_port (_int ena ~extieee.std_logic_1164.STD_LOGIC 0 43(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 44(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int addr ~STD_LOGIC_VECTOR{6~downto~0}~12 0 44(_entity(_in))))
		(_port (_int rw ~extieee.std_logic_1164.STD_LOGIC 0 45(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_port (_int data_wr ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_entity(_in))))
		(_port (_int busy ~extieee.std_logic_1164.STD_LOGIC 0 47(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 48(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_port (_int data_rd ~STD_LOGIC_VECTOR{7~downto~0}~122 0 48(_entity(_out))))
		(_port (_int ack_error ~extieee.std_logic_1164.STD_LOGIC 0 49(_entity(_buffer))))
		(_port (_int sda ~extieee.std_logic_1164.STD_LOGIC 0 50(_entity(_inout))))
		(_port (_int scl ~extieee.std_logic_1164.STD_LOGIC 0 51(_entity(_inout))))
		(_constant (_int divider ~extstd.standard.INTEGER 0 55(_architecture gms(_code 5))))
		(_type (_int machine 0 56(_enum1 ready start command slv_ack1 wr rd slv_ack2 mstr_ack stop (_to i 0 i 8))))
		(_signal (_int state machine 0 57(_architecture(_uni))))
		(_signal (_int data_clk ~extieee.std_logic_1164.STD_LOGIC 0 58(_architecture(_uni))))
		(_signal (_int data_clk_prev ~extieee.std_logic_1164.STD_LOGIC 0 59(_architecture(_uni))))
		(_signal (_int scl_clk ~extieee.std_logic_1164.STD_LOGIC 0 60(_architecture(_uni))))
		(_signal (_int scl_ena ~extieee.std_logic_1164.STD_LOGIC 0 61(_architecture(_uni((i 2))))))
		(_signal (_int sda_int ~extieee.std_logic_1164.STD_LOGIC 0 62(_architecture(_uni((i 3))))))
		(_signal (_int sda_ena_n ~extieee.std_logic_1164.STD_LOGIC 0 63(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_signal (_int addr_rw ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 65(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_signal (_int data_tx ~STD_LOGIC_VECTOR{7~downto~0}~132 0 65(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 66(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_signal (_int data_rx ~STD_LOGIC_VECTOR{7~downto~0}~134 0 66(_architecture(_uni))))
		(_type (_int ~INTEGER~range~0~to~7~13 0 67(_scalar (_to i 0 i 7))))
		(_signal (_int bit_cnt ~INTEGER~range~0~to~7~13 0 67(_architecture(_uni((i 7))))))
		(_signal (_int stretch ~extieee.std_logic_1164.STD_LOGIC 0 68(_architecture(_uni((i 2))))))
		(_type (_int ~INTEGER~range~0~to~divider*4~13 0 73(_scalar (_to i 0 c 6))))
		(_variable (_int count ~INTEGER~range~0~to~divider*4~13 0 73(_process 0)))
		(_process
			(line__72(_architecture 0 0 72(_process (_simple)(_target(12)(13)(14)(22))(_sensitivity(0)(1))(_read(12)(22)(10)))))
			(line__108(_architecture 1 0 108(_process (_target(11)(15)(16)(18)(19)(20)(21)(6)(7)(8))(_sensitivity(0)(1)(11)(12)(13)(15)(18)(19)(20)(21)(2)(3)(4)(5)(8)(9))(_dssslsensitivity 2))))
			(line__238(_architecture 2 0 238(_assignment (_target(17))(_sensitivity(11)(13)(16)))))
			(line__244(_architecture 3 0 244(_assignment (_target(10))(_sensitivity(14)(15)))))
			(line__245(_architecture 4 0 245(_assignment (_target(9))(_sensitivity(17)))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_split (20)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . logic 7 -1)
)
I 000051 55 1411          1750100728315 Behavioral
(_unit VHDL (countdown 0 5(behavioral 0 17))
	(_version vc1)
	(_time 1750100728316 2025.06.16 13:05:28)
	(_source (\./../src/CountDown.vhd\))
	(_code 80d5d58ed6d6d196d68394dad586d6878786d58683)
	(_entity
		(_time 1750100532543)
	)
	(_object
		(_generic (_int Ticks ~extstd.standard.INTEGER 0 7 \10\ (_entity gms((i 10)))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in)(_event))))
		(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in))))
		(_port (_int dec ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_in))))
		(_port (_int rdy ~extieee.std_logic_1164.STD_LOGIC 0 13(_entity(_out))))
		(_signal (_int Cp ~extstd.standard.INTEGER 0 18(_architecture(_uni(_code 2)))))
		(_signal (_int Cn ~extstd.standard.INTEGER 0 19(_architecture(_uni((i 0))))))
		(_signal (_int rdy_s ~extieee.std_logic_1164.STD_LOGIC 0 20(_architecture(_uni((i 2))))))
		(_process
			(Combinational_PROC(_architecture 0 0 23(_process (_simple)(_target(5)(3))(_sensitivity(4)(0))(_read(2)))))
			(SEQUENTIAL_PROC(_architecture 1 0 45(_process (_target(4))(_sensitivity(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1917          1750100728373 Behavioral
(_unit VHDL (dead_time_gen 0 5(behavioral 0 18))
	(_version vc1)
	(_time 1750100728374 2025.06.16 13:05:28)
	(_source (\./../src/Dead_time_gen.vhd\))
	(_code beebeceaeee9eba8b8edf8e5ebb8b7b8eab8bbbbe8)
	(_entity
		(_time 1750100532662)
	)
	(_object
		(_generic (_int num_dff ~extstd.standard.INTEGER 0 7 \4\ (_entity gms((i 4)))))
		(_port (_int XIN ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~12 0 13(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 3 i 0)))))
		(_port (_int Qp_deb ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~12 0 13(_entity(_out))))
		(_port (_int XOUT ~extieee.std_logic_1164.STD_LOGIC 0 14(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 4 i 0)))))
		(_signal (_int Qp ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 19(_architecture(_uni((_others(i 2)))))))
		(_signal (_int ones ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 20(_architecture(_uni((_others(i 3)))))))
		(_signal (_int Comp ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 21(_architecture(_uni((_others(i 2)))))))
		(_process
			(COMPARE_PROC(_architecture 0 0 24(_process (_simple)(_target(4)(7))(_sensitivity(1)(5))(_read(0)(6)(7)))))
			(DFF_PROC(_architecture 1 0 34(_process (_target(5(0))(5))(_sensitivity(1)(2)(0)(5))(_dssslsensitivity 2))))
			(line__46(_architecture 2 0 46(_assignment (_target(3))(_sensitivity(5)))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_split (5)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1607          1750100728425 Behavioral
(_unit VHDL (freeruncounter 0 5(behavioral 0 17))
	(_version vc1)
	(_time 1750100728426 2025.06.16 13:05:28)
	(_source (\./../src/FreeRunCounter.vhd\))
	(_code edb8bdbfbbbabcfbeaedffb6b9ebb8ebeeebbbeae8)
	(_entity
		(_time 1750100532752)
	)
	(_object
		(_generic (_int buswidth ~extstd.standard.INTEGER 0 7 \3\ (_entity gms((i 3)))))
		(_port (_int inc ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~12 0 13(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 2 i 0)))))
		(_port (_int cnt ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~12 0 13(_entity(_out))))
		(_signal (_int Cn ~extstd.standard.INTEGER 0 18(_architecture(_uni((i 0))))))
		(_signal (_int Cp ~extstd.standard.INTEGER 0 19(_architecture(_uni((i 0))))))
		(_process
			(COMBINATIONAL_PROC(_architecture 0 0 22(_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_monitor)(_read(4)(5)))))
			(Sequential_PROC(_architecture 1 0 32(_process (_target(5))(_sensitivity(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 7026          1750100728463 Structural
(_unit VHDL (get_ina219 0 5(structural 0 17))
	(_version vc1)
	(_time 1750100728464 2025.06.16 13:05:28)
	(_source (\./../src/Get_INA219.vhd\))
	(_code 1c4e1b1b4a4a4c0919490546181a1d1f1e1f1d1f15)
	(_entity
		(_time 1750100532840)
	)
	(_component
		(TimCirc
			(_object
				(_generic (_int ticks ~extstd.standard.INTEGER 0 21(_entity -1((i 1529)))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 24(_entity (_in))))
				(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 25(_entity (_in))))
				(_port (_int eot ~extieee.std_logic_1164.STD_LOGIC 0 26(_entity (_out))))
			)
		)
		(i2c_master
			(_object
				(_generic (_int input_clk ~extstd.standard.INTEGER 0 42(_entity -1((i 50000000)))))
				(_generic (_int bus_clk ~extstd.standard.INTEGER 0 43(_entity -1((i 400000)))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 45(_entity (_in))))
				(_port (_int reset_n ~extieee.std_logic_1164.STD_LOGIC 0 46(_entity (_in))))
				(_port (_int ena ~extieee.std_logic_1164.STD_LOGIC 0 47(_entity (_in))))
				(_port (_int addr ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_entity (_in))))
				(_port (_int rw ~extieee.std_logic_1164.STD_LOGIC 0 49(_entity (_in))))
				(_port (_int data_wr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 50(_entity (_in))))
				(_port (_int busy ~extieee.std_logic_1164.STD_LOGIC 0 51(_entity (_out))))
				(_port (_int data_rd ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_entity (_out))))
				(_port (_int ack_error ~extieee.std_logic_1164.STD_LOGIC 0 53(_entity (_buffer))))
				(_port (_int sda ~extieee.std_logic_1164.STD_LOGIC 0 54(_entity (_inout))))
				(_port (_int scl ~extieee.std_logic_1164.STD_LOGIC 0 55(_entity (_inout))))
			)
		)
	)
	(_instantiation U_TIM 0 82(_component TimCirc)
		(_generic
			((ticks)((i 5000000)))
		)
		(_port
			((clk)(CLK))
			((rst)(ENA))
			((eot)(STR))
		)
		(_use (_entity . TimCirc)
			(_generic
				((ticks)((i 5000000)))
			)
		)
	)
	(_instantiation U_I2C 0 92(_component i2c_master)
		(_generic
			((input_clk)((i 50000000)))
			((bus_clk)((i 400000)))
		)
		(_port
			((clk)(CLK))
			((reset_n)(RST))
			((ena)(ENA_I2C))
			((addr)(_string \"1000000"\))
			((rw)(RW))
			((data_wr)(data_wr))
			((busy)(BUSY))
			((data_rd)(DATA))
			((ack_error)(ACK_ERR))
			((sda)(SDA))
			((scl)(SCL))
		)
		(_use (_entity . i2c_master)
			(_generic
				((input_clk)((i 50000000)))
				((bus_clk)((i 400000)))
			)
			(_port
				((clk)(clk))
				((reset_n)(reset_n))
				((ena)(ena))
				((addr)(addr))
				((rw)(rw))
				((data_wr)(data_wr))
				((busy)(busy))
				((data_rd)(data_rd))
				((ack_error)(ack_error))
				((sda)(sda))
				((scl)(scl))
			)
		)
	)
	(_object
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 7(_entity(_in)(_event))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in))))
		(_port (_int SDA ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_inout))))
		(_port (_int SCL ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_inout))))
		(_port (_int ENA ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in))))
		(_port (_int DONE ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_port (_int DATA_RD ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 50(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~134 0 60(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_constant (_int INA219_ADDR ~STD_LOGIC_VECTOR{6~downto~0}~134 0 60(_architecture(_string \"1000000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 61(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_constant (_int INA219_PWR_REG ~STD_LOGIC_VECTOR{7~downto~0}~136 0 61(_architecture(_string \"00000100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 62(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_constant (_int INA219_CALIB ~STD_LOGIC_VECTOR{7~downto~0}~138 0 62(_architecture(_string \"00000101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_constant (_int INA219_CALIB_VALUE ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_architecture(_string \"0000010011101101"\))))
		(_signal (_int ED ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int STR ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int BUSY_PREV ~extieee.std_logic_1164.STD_LOGIC 0 69(_architecture(_uni((i 2))))))
		(_signal (_int LAT ~extieee.std_logic_1164.STD_LOGIC 0 70(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 71(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_signal (_int DATA_RD_INT ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 71(_architecture(_uni((_others(i 2)))))))
		(_signal (_int ENA_I2C ~extieee.std_logic_1164.STD_LOGIC 0 73(_architecture(_uni((i 2))))))
		(_signal (_int RW ~extieee.std_logic_1164.STD_LOGIC 0 74(_architecture(_uni((i 3))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 75(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_signal (_int DATA ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 75(_architecture(_uni((_others(i 2)))))))
		(_signal (_int data_wr ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 76(_architecture(_uni((_others(i 2)))))))
		(_signal (_int BUSY ~extieee.std_logic_1164.STD_LOGIC 0 77(_architecture(_uni((i 2))))))
		(_signal (_int ACK_ERR ~extieee.std_logic_1164.STD_LOGIC 0 78(_architecture(_uni((i 2))))))
		(_type (_int ~INTEGER~range~0~to~7~13 0 112(_scalar (_to i 0 i 7))))
		(_variable (_int BUSY_CNT ~INTEGER~range~0~to~7~13 0 112(_process 0((i 0)))))
		(_process
			(FSM_PROC(_architecture 0 0 111(_process (_simple)(_target(5)(6)(9)(11(d_7_0))(11(d_15_8))(11)(12)(13)(15))(_sensitivity(0)(1))(_read(8)(9)(11)(14)(16)(17)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 1 -1)
)
I 000044 55 1859          1750100728517 sim
(_unit VHDL (get_ina219_tb 0 5(sim 0 8))
	(_version vc1)
	(_time 1750100728518 2025.06.16 13:05:28)
	(_source (\./../src/Get_INA219_tb.vhd\))
	(_code 4b194c491c1d1b5e1f1852114f4d4a4849484a4842)
	(_entity
		(_time 1750100532928)
	)
	(_instantiation DUT 0 25(_entity . Get_INA219)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((SDA)(sda))
			((SCL)(scl))
			((ENA)(str))
			((DONE)(done))
			((DATA_RD)(data_rd))
		)
	)
	(_object
		(_constant (_int clk_hz ~extstd.standard.INTEGER 0 10(_architecture((i 50000000)))))
		(_constant (_int clk_period ~extstd.standard.TIME 0 11(_architecture gms(_code 2))))
		(_signal (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 13(_architecture(_uni((i 3))))))
		(_signal (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 14(_architecture(_uni((i 3))))))
		(_signal (_int sda ~extieee.std_logic_1164.STD_LOGIC 0 15(_architecture(_uni((i 4))))))
		(_signal (_int scl ~extieee.std_logic_1164.STD_LOGIC 0 16(_architecture(_uni((i 4))))))
		(_signal (_int str ~extieee.std_logic_1164.STD_LOGIC 0 17(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_signal (_int data_rd ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_architecture(_uni))))
		(_signal (_int done ~extieee.std_logic_1164.STD_LOGIC 0 19(_architecture(_uni))))
		(_process
			(line__23(_architecture 0 0 23(_assignment (_target(0))(_sensitivity(0)))))
			(SEQUENCER_PROC(_architecture 1 0 36(_process (_wait_for)(_target(1)(4)))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . sim 3 -1)
)
I 000051 55 1268          1750100728580 Behavioral
(_unit VHDL (latch_1 0 5(behavioral 0 15))
	(_version vc1)
	(_time 1750100728581 2025.06.16 13:05:28)
	(_source (\./../src/Latch_1.vhd\))
	(_code 89dbda8781dfd99f888891d08e8a888fda8f888e8d)
	(_entity
		(_time 1750100533129)
	)
	(_object
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 7(_entity(_in))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in)(_event))))
		(_port (_int SET ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_in))))
		(_port (_int CLR ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int SOUT ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_out))))
		(_signal (_int Qp ~extieee.std_logic_1164.STD_LOGIC 0 16(_architecture(_uni((i 2))))))
		(_signal (_int Qn ~extieee.std_logic_1164.STD_LOGIC 0 16(_architecture(_uni((i 2))))))
		(_process
			(COMBINATIONAL_PROC(_architecture 0 0 19(_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5))(_read(6)))))
			(SEQUENTIAL_PROC(_architecture 1 0 31(_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1248          1750100728626 Behavioral
(_unit VHDL (latchsr 0 5(behavioral 0 15))
	(_version vc1)
	(_time 1750100728627 2025.06.16 13:05:28)
	(_source (\./../src/LatchSR.vhd\))
	(_code b8eaebecb1eee8aeb9b8a0e3eabfbabeebbeb9bfbc)
	(_entity
		(_time 1750100533220)
	)
	(_object
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 7(_entity(_in))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in)(_event))))
		(_port (_int SET ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_in))))
		(_port (_int CLR ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int SOUT ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_out))))
		(_signal (_int Qp ~extieee.std_logic_1164.STD_LOGIC 0 16(_architecture(_uni((i 2))))))
		(_signal (_int Qn ~extieee.std_logic_1164.STD_LOGIC 0 16(_architecture(_uni((i 2))))))
		(_process
			(Combinational(_architecture 0 0 18(_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(Sequential(_architecture 1 0 30(_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 5104          1750100728664 Structural
(_unit VHDL (pwm_comp_deadtime 0 5(structural 0 21))
	(_version vc1)
	(_time 1750100728665 2025.06.16 13:05:28)
	(_source (\./../src/PWM_Comp_deadtime.vhd\))
	(_code d784d784d780d7c287d1c48dd0d183d0d7d281d1d3)
	(_entity
		(_time 1750100533307)
	)
	(_component
		(PWM_ent
			(_object
				(_generic (_int CLK_FREQ ~extstd.standard.INTEGER 0 37(_entity -1((i 50000000)))))
				(_generic (_int COUNTER_BITS ~extstd.standard.INTEGER 0 39(_entity -1((i 10)))))
				(_generic (_int FREQ ~extstd.standard.INTEGER 0 40(_entity -1((i 50)))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 43(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 44(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~13 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 2 i 0)))))
				(_port (_int DUT ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~13 0 45(_entity (_in))))
				(_port (_int PWM ~extieee.std_logic_1164.STD_LOGIC 0 46(_entity (_out))))
				(_port (_int DEB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_entity (_out))))
			)
		)
		(Dead_time_gen
			(_object
				(_generic (_int num_dff ~extstd.standard.INTEGER 0 24(_entity -1((i 4)))))
				(_port (_int XIN ~extieee.std_logic_1164.STD_LOGIC 0 27(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 28(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 29(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 3 i 0)))))
				(_port (_int Qp_deb ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 30(_entity (_out))))
				(_port (_int XOUT ~extieee.std_logic_1164.STD_LOGIC 0 31(_entity (_out))))
			)
		)
	)
	(_instantiation U01 0 56(_component PWM_ent)
		(_generic
			((CLK_FREQ)((i 50000000)))
			((COUNTER_BITS)(_code 4))
			((FREQ)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((DUT)(DUT))
			((PWM)(PWM_Norm))
			((DEB)(_open))
		)
		(_use (_entity . PWM_ent)
			(_generic
				((CLK_FREQ)((i 50000000)))
				((COUNTER_BITS)(_code 6))
				((FREQ)(_code 7))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((DUT)(DUT))
				((PWM)(PWM))
				((DEB)(DEB))
			)
		)
	)
	(_instantiation U02 0 73(_component Dead_time_gen)
		(_generic
			((num_dff)(_code 8))
		)
		(_port
			((XIN)(N_PWM))
			((CLK)(CLK))
			((RST)(RST))
			((Qp_deb)(_open))
			((XOUT)(PWM_Comp))
		)
		(_use (_entity . Dead_time_gen)
			(_generic
				((num_dff)(_code 9))
			)
			(_port
				((XIN)(XIN))
				((CLK)(CLK))
				((RST)(RST))
				((Qp_deb)(Qp_deb))
				((XOUT)(XOUT))
			)
		)
	)
	(_instantiation U03 0 85(_component Dead_time_gen)
		(_generic
			((num_dff)(_code 10))
		)
		(_port
			((XIN)(PWM_Norm))
			((CLK)(CLK))
			((RST)(RST))
			((Qp_deb)(_open))
			((XOUT)(PWM_S))
		)
		(_use (_entity . Dead_time_gen)
			(_generic
				((num_dff)(_code 11))
			)
			(_port
				((XIN)(XIN))
				((CLK)(CLK))
				((RST)(RST))
				((Qp_deb)(Qp_deb))
				((XOUT)(XOUT))
			)
		)
	)
	(_object
		(_generic (_int bits ~extstd.standard.INTEGER 0 7 \10\ (_entity gms((i 10)))))
		(_generic (_int deadtime ~extstd.standard.INTEGER 0 8 \100\ (_entity((i 100)))))
		(_generic (_int freq ~extstd.standard.INTEGER 0 9 \50000\ (_entity((i 50000)))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_in))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 13(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{bits-1~downto~0}~12 0 14(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 12 i 0)))))
		(_port (_int DUT ~STD_LOGIC_VECTOR{bits-1~downto~0}~12 0 14(_entity(_in))))
		(_port (_int PWM ~extieee.std_logic_1164.STD_LOGIC 0 15(_entity(_out))))
		(_port (_int PWM_comp ~extieee.std_logic_1164.STD_LOGIC 0 16(_entity(_out))))
		(_port (_int DEB ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_constant (_int deadtime_2_dff ~extstd.standard.INTEGER 0 51(_architecture gms(_code 13))))
		(_signal (_int N_PWM ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int PWM_S ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int PWM_Norm ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_process
			(line__70(_architecture 0 0 70(_assignment (_alias((PWM)(PWM_S)))(_simpleassign BUF)(_target(3))(_sensitivity(7)))))
			(line__71(_architecture 1 0 71(_assignment (_alias((N_PWM)(PWM_Norm)))(_simpleassign "not")(_target(6))(_sensitivity(8)))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Structural 14 -1)
)
I 000051 55 1753          1750100728718 Behavioral
(_unit VHDL (risingedge_gen 0 5(behavioral 0 17))
	(_version vc1)
	(_time 1750100728719 2025.06.16 13:05:28)
	(_source (\./../src/Rising_edge_gen.vhd\))
	(_code 16451511194041001c44534c401013101210111013)
	(_entity
		(_time 1750100533397)
	)
	(_object
		(_generic (_int num_dff ~extstd.standard.INTEGER 0 7 \4\ (_entity gms((i 4)))))
		(_port (_int XIN ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_in))))
		(_port (_int XRE ~extieee.std_logic_1164.STD_LOGIC 0 13(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 18(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 2 i 0)))))
		(_signal (_int Qp ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 18(_architecture(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{num_dff-2~downto~0}~13 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 3 i 0)))))
		(_signal (_int ones ~STD_LOGIC_VECTOR{num_dff-2~downto~0}~13 0 19(_architecture(_uni((_others(i 3)))))))
		(_signal (_int Comp ~STD_LOGIC_VECTOR{num_dff-2~downto~0}~13 0 20(_architecture(_uni((_others(i 2)))))))
		(_process
			(COMPARE_PROC(_architecture 0 0 40(_process (_simple)(_target(3)(6))(_sensitivity(1)(4))(_read(0)(5)(6)))))
			(DFF_PROC(_architecture 1 0 50(_process (_target(4(0))(4))(_sensitivity(1)(2)(0)(4))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1764          1750100728780 Behavioral
(_unit VHDL (serializer 0 5(behavioral 0 19))
	(_version vc1)
	(_time 1750100728781 2025.06.16 13:05:28)
	(_source (\./../src/Serializer.vhd\))
	(_code 54075657550202425f01450e56525d530552515356)
	(_entity
		(_time 1750100533484)
	)
	(_object
		(_generic (_int buswidth ~extstd.standard.INTEGER 0 7 \8\ (_entity gms((i 8)))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in)(_event))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 2 i 0)))))
		(_port (_int DIN ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~12 0 12(_entity(_in))))
		(_port (_int LDR ~extieee.std_logic_1164.STD_LOGIC 0 13(_entity(_in))))
		(_port (_int SHF ~extieee.std_logic_1164.STD_LOGIC 0 14(_entity(_in))))
		(_port (_int BOUT ~extieee.std_logic_1164.STD_LOGIC 0 15(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 3 i 0)))))
		(_signal (_int Qp ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 20(_architecture(_uni((_others(i 3)))))))
		(_signal (_int Qn ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 20(_architecture(_uni((_others(i 3)))))))
		(_process
			(MUX_PROC(_architecture 0 0 23(_process (_simple)(_target(7))(_sensitivity(3)(4))(_read(2)(6)))))
			(DFF_PROC(_architecture 1 0 34(_process (_target(5)(6))(_sensitivity(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1224          1750100728819 Behavioral
(_unit VHDL (timcirc 0 5(behavioral 0 16))
	(_version vc1)
	(_time 1750100728820 2025.06.16 13:05:28)
	(_source (\./../src/TimCirc.vhd\))
	(_code 742771757923746275746d2f2772777370727d7220)
	(_entity
		(_time 1750100533575)
	)
	(_object
		(_generic (_int ticks ~extstd.standard.INTEGER 0 7 \1529\ (_entity((i 1529)))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in)(_event))))
		(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in))))
		(_port (_int eot ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_out))))
		(_signal (_int Cn ~extstd.standard.INTEGER 0 17(_architecture(_uni((i 0))))))
		(_signal (_int Cp ~extstd.standard.INTEGER 0 17(_architecture(_uni((i 0))))))
		(_process
			(COMBINATIONAL_PROC(_architecture 0 0 20(_process (_simple)(_target(2)(3))(_sensitivity(4)))))
			(Sequential_PROC(_architecture 1 0 31(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 6393          1750100728855 Structural
(_unit VHDL (toplevel 0 5(structural 0 19))
	(_version vc1)
	(_time 1750100728856 2025.06.16 13:05:28)
	(_source (\./../src/TopLevel.vhd\))
	(_code a2f1a7f5f6f4f6b4f6a7b7f9f5a4a7a4f1a5a6a4f4)
	(_entity
		(_time 1750100533658)
	)
	(_component
		(Get_INA219
			(_object
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 22(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 23(_entity (_in))))
				(_port (_int SDA ~extieee.std_logic_1164.STD_LOGIC 0 24(_entity (_inout))))
				(_port (_int SCL ~extieee.std_logic_1164.STD_LOGIC 0 25(_entity (_inout))))
				(_port (_int ENA ~extieee.std_logic_1164.STD_LOGIC 0 26(_entity (_in))))
				(_port (_int DONE ~extieee.std_logic_1164.STD_LOGIC 0 27(_entity (_out))))
				(_port (_int DATA_RD ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_entity (_out))))
			)
		)
		(MPPT
			(_object
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 52(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 53(_entity (_in))))
				(_port (_int STR ~extieee.std_logic_1164.STD_LOGIC 0 54(_entity (_in))))
				(_port (_int DATA_INA ~STD_LOGIC_VECTOR{15~downto~0}~134 0 55(_entity (_in))))
				(_port (_int ERR ~STD_LOGIC_VECTOR{15~downto~0}~136 0 56(_entity (_out))))
				(_port (_int DUT ~STD_LOGIC_VECTOR{11~downto~0}~13 0 57(_entity (_out))))
				(_port (_int PWR ~STD_LOGIC_VECTOR{15~downto~0}~138 0 58(_entity (_out))))
				(_port (_int Hi_MOSFET ~extieee.std_logic_1164.STD_LOGIC 0 59(_entity (_out))))
				(_port (_int Lo_MOSFET ~extieee.std_logic_1164.STD_LOGIC 0 60(_entity (_out))))
				(_port (_int SHTDWN ~extieee.std_logic_1164.STD_LOGIC 0 61(_entity (_out))))
			)
		)
		(UART_TX
			(_object
				(_generic (_int buswidth ~extstd.standard.INTEGER 0 34(_entity -1((i 8)))))
				(_generic (_int baudrate ~extstd.standard.INTEGER 0 35(_entity -1((i 115200)))))
				(_generic (_int source_clk ~extstd.standard.INTEGER 0 36(_entity -1((i 50000000)))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 39(_entity (_in))))
				(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 40(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 41(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 0 i 0)))))
				(_port (_int din ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 41(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~132 0 42(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 1 i 0)))))
				(_port (_int leds ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~132 0 42(_entity (_out))))
				(_port (_int str ~extieee.std_logic_1164.STD_LOGIC 0 43(_entity (_in))))
				(_port (_int txd ~extieee.std_logic_1164.STD_LOGIC 0 44(_entity (_out))))
				(_port (_int deb ~extieee.std_logic_1164.STD_LOGIC 0 45(_entity (_out))))
				(_port (_int rdy ~extieee.std_logic_1164.STD_LOGIC 0 46(_entity (_out))))
			)
		)
	)
	(_instantiation INA219 0 72(_component Get_INA219)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((SDA)(SDA))
			((SCL)(SCL))
			((ENA)(ENA))
			((DONE)(DONE_INA))
			((DATA_RD)(DATA_RD))
		)
		(_use (_entity . Get_INA219)
		)
	)
	(_instantiation MPPT_Inst 0 84(_component MPPT)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((STR)(DONE_INA))
			((DATA_INA)(DATA_RD))
			((ERR)(_open))
			((DUT)(_open))
			((PWR)(_open))
			((Hi_MOSFET)(Hi_MOSFET))
			((Lo_MOSFET)(Lo_MOSFET))
			((SHTDWN)(SHTDWN))
		)
		(_use (_entity . MPPT)
		)
	)
	(_instantiation UART 0 99(_component UART_TX)
		(_generic
			((buswidth)((i 8)))
			((baudrate)((i 50000)))
			((source_clk)((i 50000000)))
		)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((din)(DATA_TX))
			((leds)(_open))
			((str)(DONE_INA))
			((txd)(TX))
			((deb)(_open))
			((rdy)(TX_DONE))
		)
		(_use (_entity . UART_TX)
			(_generic
				((buswidth)((i 8)))
				((baudrate)((i 50000)))
				((source_clk)((i 50000000)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((din)(din))
				((leds)(leds))
				((str)(str))
				((txd)(txd))
				((deb)(deb))
				((rdy)(rdy))
			)
		)
	)
	(_object
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 7(_entity(_in))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in))))
		(_port (_int Hi_MOSFET ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_out))))
		(_port (_int Lo_MOSFET ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_out))))
		(_port (_int SHTDWN ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_out))))
		(_port (_int SDA ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_inout))))
		(_port (_int SCL ~extieee.std_logic_1164.STD_LOGIC 0 13(_entity(_inout))))
		(_port (_int TX ~extieee.std_logic_1164.STD_LOGIC 0 14(_entity(_out))))
		(_port (_int ENA ~extieee.std_logic_1164.STD_LOGIC 0 15(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 55(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 56(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 57(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 58(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_signal (_int DATA_TX ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65(_architecture(_uni))))
		(_signal (_int TX_DONE ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int DONE_INA ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 68(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_signal (_int DATA_RD ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 68(_architecture(_uni))))
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 2 -1)
)
I 000044 55 1977          1750100728899 sim
(_unit VHDL (toplevel_tb 0 5(sim 0 8))
	(_version vc1)
	(_time 1750100728900 2025.06.16 13:05:28)
	(_source (\./../src/TopLevel_tb.vhd\))
	(_code c291c797969496d49391d79995c4c7c491c794c5c6)
	(_entity
		(_time 1750100533741)
	)
	(_instantiation DUT 0 23(_entity . TopLevel)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((Hi_MOSFET)(himos))
			((Lo_MOSFET)(lomos))
			((SHTDWN)(shtdwn))
			((SDA)(sda))
			((SCL)(scl))
			((TX)(tx))
			((ENA)(ena))
		)
	)
	(_object
		(_constant (_int clk_hz ~extstd.standard.INTEGER 0 10(_architecture((i 50000000)))))
		(_constant (_int clk_period ~extstd.standard.TIME 0 11(_architecture gms(_code 2))))
		(_signal (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 13(_architecture(_uni((i 3))))))
		(_signal (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 14(_architecture(_uni((i 3))))))
		(_signal (_int himos ~extieee.std_logic_1164.STD_LOGIC 0 15(_architecture(_uni((i 2))))))
		(_signal (_int lomos ~extieee.std_logic_1164.STD_LOGIC 0 15(_architecture(_uni((i 2))))))
		(_signal (_int shtdwn ~extieee.std_logic_1164.STD_LOGIC 0 15(_architecture(_uni((i 2))))))
		(_signal (_int sda ~extieee.std_logic_1164.STD_LOGIC 0 16(_architecture(_uni((i 3))))))
		(_signal (_int scl ~extieee.std_logic_1164.STD_LOGIC 0 16(_architecture(_uni((i 3))))))
		(_signal (_int tx ~extieee.std_logic_1164.STD_LOGIC 0 16(_architecture(_uni((i 3))))))
		(_signal (_int ena ~extieee.std_logic_1164.STD_LOGIC 0 17(_architecture(_uni((i 2))))))
		(_process
			(line__21(_architecture 0 0 21(_assignment (_target(0))(_sensitivity(0)))))
			(SEQUENCER_PROC(_architecture 1 0 36(_process (_wait_for)(_target(1)(8)))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . sim 3 -1)
)
I 000051 55 6946          1750100728937 Structural
(_unit VHDL (uart_tx 0 5(structural 0 23))
	(_version vc1)
	(_time 1750100728938 2025.06.16 13:05:28)
	(_source (\./../src/UART_TX.vhd\))
	(_code f1a2f5a1f1a7a7e6fcfcb7aaa4f6f9f6f4f7f0f6f3)
	(_entity
		(_time 1750100533831)
	)
	(_component
		(RisingEdge_gen
			(_object
				(_generic (_int num_dff ~extstd.standard.INTEGER 0 73(_entity -1((i 4)))))
				(_port (_int XIN ~extieee.std_logic_1164.STD_LOGIC 0 76(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 77(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 78(_entity (_in))))
				(_port (_int XRE ~extieee.std_logic_1164.STD_LOGIC 0 79(_entity (_out))))
			)
		)
		(LatchSR
			(_object
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 26(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 27(_entity (_in))))
				(_port (_int SET ~extieee.std_logic_1164.STD_LOGIC 0 28(_entity (_in))))
				(_port (_int CLR ~extieee.std_logic_1164.STD_LOGIC 0 29(_entity (_in))))
				(_port (_int SOUT ~extieee.std_logic_1164.STD_LOGIC 0 30(_entity (_out))))
			)
		)
		(TimCirc
			(_object
				(_generic (_int ticks ~extstd.standard.INTEGER 0 36(_entity -1((i 1529)))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 39(_entity (_in))))
				(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 40(_entity (_in))))
				(_port (_int eot ~extieee.std_logic_1164.STD_LOGIC 0 41(_entity (_out))))
			)
		)
		(CountDown
			(_object
				(_generic (_int Ticks ~extstd.standard.INTEGER 0 47(_entity -1((i 10)))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 50(_entity (_in))))
				(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 51(_entity (_in))))
				(_port (_int dec ~extieee.std_logic_1164.STD_LOGIC 0 52(_entity (_in))))
				(_port (_int rdy ~extieee.std_logic_1164.STD_LOGIC 0 53(_entity (_out))))
			)
		)
		(Serializer
			(_object
				(_generic (_int buswidth ~extstd.standard.INTEGER 0 59(_entity -1((i 8)))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 62(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 63(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 64(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 5 i 0)))))
				(_port (_int DIN ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 64(_entity (_in))))
				(_port (_int LDR ~extieee.std_logic_1164.STD_LOGIC 0 65(_entity (_in))))
				(_port (_int SHF ~extieee.std_logic_1164.STD_LOGIC 0 66(_entity (_in))))
				(_port (_int BOUT ~extieee.std_logic_1164.STD_LOGIC 0 67(_entity (_out))))
			)
		)
	)
	(_instantiation U00 0 99(_component RisingEdge_gen)
		(_generic
			((num_dff)((i 1)))
		)
		(_port
			((XIN)(n_str))
			((CLK)(clk))
			((RST)(rst))
			((XRE)(deb_str))
		)
		(_use (_entity . RisingEdge_gen)
			(_generic
				((num_dff)((i 1)))
			)
		)
	)
	(_instantiation U01 0 110(_component LatchSR)
		(_port
			((RST)(rst))
			((CLK)(clk))
			((SET)(deb_str))
			((CLR)(EOC_S))
			((SOUT)(ENA_S))
		)
		(_use (_entity . LatchSR)
		)
	)
	(_instantiation U02 0 119(_component TimCirc)
		(_generic
			((ticks)(_code 6))
		)
		(_port
			((clk)(clk))
			((rst)(ENA_S))
			((eot)(SYN))
		)
		(_use (_entity . TimCirc)
			(_generic
				((ticks)(_code 7))
			)
		)
	)
	(_instantiation U03 0 129(_component CountDown)
		(_generic
			((Ticks)(_code 8))
		)
		(_port
			((clk)(clk))
			((rst)(ENA_S))
			((dec)(SYN))
			((rdy)(EOC_S))
		)
		(_use (_entity . CountDown)
			(_generic
				((Ticks)(_code 9))
			)
		)
	)
	(_instantiation U04 0 140(_component Serializer)
		(_generic
			((buswidth)(_code 10))
		)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((DIN)(d_serial))
			((LDR)(deb_str))
			((SHF)(SYN))
			((BOUT)(txd))
		)
		(_use (_entity . Serializer)
			(_generic
				((buswidth)(_code 11))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((DIN)(DIN))
				((LDR)(LDR))
				((SHF)(SHF))
				((BOUT)(BOUT))
			)
		)
	)
	(_object
		(_generic (_int buswidth ~extstd.standard.INTEGER 0 7 \8\ (_entity gms((i 8)))))
		(_generic (_int baudrate ~extstd.standard.INTEGER 0 8 \115200\ (_entity((i 115200)))))
		(_generic (_int source_clk ~extstd.standard.INTEGER 0 9 \50000000\ (_entity((i 50000000)))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_in))))
		(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 13(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~12 0 14(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 12 i 0)))))
		(_port (_int din ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~12 0 14(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~122 0 15(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 13 i 0)))))
		(_port (_int leds ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~122 0 15(_entity(_out))))
		(_port (_int str ~extieee.std_logic_1164.STD_LOGIC 0 16(_entity(_in))))
		(_port (_int txd ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity(_out))))
		(_port (_int deb ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_out))))
		(_port (_int rdy ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_out))))
		(_constant (_int baud_2_ticks ~extstd.standard.INTEGER 0 83(_architecture gms(_code 14))))
		(_type (_int ~STD_LOGIC_VECTOR{buswidth~downto~0}~13 0 85(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 15 i 0)))))
		(_signal (_int d_serial ~STD_LOGIC_VECTOR{buswidth~downto~0}~13 0 85(_architecture(_uni((_others(i 2)))))))
		(_signal (_int deb_str ~extieee.std_logic_1164.STD_LOGIC 0 86(_architecture(_uni((i 2))))))
		(_signal (_int n_str ~extieee.std_logic_1164.STD_LOGIC 0 87(_architecture(_uni((i 2))))))
		(_signal (_int ENA_S ~extieee.std_logic_1164.STD_LOGIC 0 88(_architecture(_uni((i 2))))))
		(_signal (_int EOC_S ~extieee.std_logic_1164.STD_LOGIC 0 89(_architecture(_uni((i 2))))))
		(_signal (_int SYN ~extieee.std_logic_1164.STD_LOGIC 0 90(_architecture(_uni((i 2))))))
		(_process
			(line__93(_architecture 0 0 93(_assignment (_alias((n_str)(str)))(_simpleassign "not")(_target(10))(_sensitivity(4)))))
			(line__94(_architecture 1 0 94(_assignment (_target(8))(_sensitivity(2)))))
			(line__95(_architecture 2 0 95(_assignment (_target(3))(_sensitivity(2)))))
			(line__96(_architecture 3 0 96(_assignment (_alias((rdy)(ENA_S)))(_simpleassign "not")(_target(7))(_sensitivity(11)))))
			(line__97(_architecture 4 0 97(_assignment (_alias((deb)(EOC_S)))(_simpleassign BUF)(_target(6))(_sensitivity(12)))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Structural 16 -1)
)
I 000049 55 1239          1750100728980 DataFlow
(_unit VHDL (coefficientrom 0 5(dataflow 0 13))
	(_version vc1)
	(_time 1750100728981 2025.06.16 13:05:28)
	(_source (\./../src/CoefficientROM.vhd\))
	(_code 1f4d1e181f484e091810094547191c1916191a194a)
	(_entity
		(_time 1750100533921)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_port (_int SEL ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~0}~12 0 8(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 26 i 0)))))
		(_port (_int QOUT ~STD_LOGIC_VECTOR{26~downto~0}~12 0 8(_entity(_out))))
		(_process
			(COROM(_architecture 0 0 16(_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(50529027 50529027 50463235 50463235 33686274 50463234 197122)
		(33686018 33686018 50463491 33686018 33686274 33751555 131587)
		(50529027 50529027 50463235 33751810 50529026 33686274 197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . DataFlow 1 -1)
)
I 000051 55 1824          1750100729017 Behavioral
(_unit VHDL (loadregister 0 5(behavioral 0 18))
	(_version vc1)
	(_time 1750100729018 2025.06.16 13:05:29)
	(_source (\./../src/LoadRegister.vhd\))
	(_code 3f6d6e3a3f686a2939312d656b39383936383c383b)
	(_entity
		(_time 1750100534013)
	)
	(_object
		(_generic (_int BusWidth ~extstd.standard.INTEGER 0 7 \7\ (_entity gms((i 7)))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_port (_int LDR ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~12 0 13(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 2 i 0)))))
		(_port (_int DIN ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~12 0 13(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~122 0 14(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 3 i 0)))))
		(_port (_int DOUT ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~122 0 14(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~13 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 4 i 0)))))
		(_signal (_int Qp ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~13 0 19(_architecture(_uni((_others(i 2)))))))
		(_signal (_int Qn ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~13 0 19(_architecture(_uni((_others(i 2)))))))
		(_process
			(Combinational(_architecture 0 0 22(_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(Sequential(_architecture 1 0 32(_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 8048          1750100729062 Structural
(_unit VHDL (mppt 0 5(structural 0 20))
	(_version vc1)
	(_time 1750100729063 2025.06.16 13:05:29)
	(_source (\./../src/MPPT.vhd\))
	(_code 6e3c386f3b383a7963392a353f696e696a683a696e)
	(_entity
		(_time 1750100534101)
	)
	(_component
		(LoadRegister
			(_object
				(_generic (_int BusWidth ~extstd.standard.INTEGER 0 24(_entity -1((i 16)))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 27(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 28(_entity (_in))))
				(_port (_int LDR ~extieee.std_logic_1164.STD_LOGIC 0 29(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 4 i 0)))))
				(_port (_int DIN ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~13 0 30(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 5 i 0)))))
				(_port (_int DOUT ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 31(_entity (_out))))
			)
		)
		(PID
			(_object
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 37(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 38(_entity (_in))))
				(_port (_int STR ~extieee.std_logic_1164.STD_LOGIC 0 39(_entity (_in))))
				(_port (_int XIN ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_entity (_in))))
				(_port (_int UOUT ~STD_LOGIC_VECTOR{10~downto~0}~13 0 41(_entity (_out))))
			)
		)
		(PWM_Comp_deadtime
			(_object
				(_generic (_int bits ~extstd.standard.INTEGER 0 47(_entity -1((i 10)))))
				(_generic (_int deadtime ~extstd.standard.INTEGER 0 48(_entity -1((i 100)))))
				(_generic (_int freq ~extstd.standard.INTEGER 0 49(_entity -1((i 50000)))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 52(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 53(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{bits-1~downto~0}~13 0 54(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 6 i 0)))))
				(_port (_int DUT ~STD_LOGIC_VECTOR{bits-1~downto~0}~13 0 54(_entity (_in))))
				(_port (_int PWM ~extieee.std_logic_1164.STD_LOGIC 0 55(_entity (_out))))
				(_port (_int PWM_comp ~extieee.std_logic_1164.STD_LOGIC 0 56(_entity (_out))))
				(_port (_int DEB ~extieee.std_logic_1164.STD_LOGIC 0 57(_entity (_out))))
			)
		)
	)
	(_instantiation LDR_1 0 76(_component LoadRegister)
		(_generic
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(DATA_INA))
			((DOUT)(DATA_BUFFER))
		)
		(_use (_entity . LoadRegister)
			(_generic
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_instantiation LDR_2 0 88(_component LoadRegister)
		(_generic
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(DATA_BUFFER))
			((DOUT)(DATA_BUFFER_LAST))
		)
		(_use (_entity . LoadRegister)
			(_generic
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_instantiation U_PID 0 130(_component PID)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STR)(STR_PID))
			((XIN)(ERR_BUFFER))
			((UOUT)(DUT_INC))
		)
		(_use (_entity . PID)
		)
	)
	(_instantiation U_PWM 0 139(_component PWM_Comp_deadtime)
		(_generic
			((bits)((i 12)))
			((deadtime)((i 100)))
			((freq)((i 25000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((DUT)(DUTY_PWM))
			((PWM)(Hi_MOSFET))
			((PWM_comp)(Lo_MOSFET))
			((DEB)(_open))
		)
		(_use (_entity . PWM_Comp_deadtime)
			(_generic
				((bits)((i 12)))
				((deadtime)((i 100)))
				((freq)((i 25000)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((DUT)(DUT))
				((PWM)(PWM))
				((PWM_comp)(PWM_comp))
				((DEB)(DEB))
			)
		)
	)
	(_object
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 7(_entity(_in)(_event))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in))))
		(_port (_int STR ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_port (_int DATA_INA ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_port (_int ERR ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 11 i 0)))))
		(_port (_int DUT ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_port (_int PWR ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13(_entity(_out))))
		(_port (_int Hi_MOSFET ~extieee.std_logic_1164.STD_LOGIC 0 14(_entity(_out))))
		(_port (_int Lo_MOSFET ~extieee.std_logic_1164.STD_LOGIC 0 15(_entity(_out))))
		(_port (_int SHTDWN ~extieee.std_logic_1164.STD_LOGIC 0 16(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 41(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 10 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 61(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 11 i 0)))))
		(_constant (_int MAX_CYCLE ~STD_LOGIC_VECTOR{11~downto~0}~13 0 61(_architecture(_string \"011111111110"\))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_signal (_int DATA_BUFFER ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_architecture(_uni((_others(i 2)))))))
		(_signal (_int DATA_BUFFER_LAST ~STD_LOGIC_VECTOR{15~downto~0}~134 0 64(_architecture(_uni((_others(i 2)))))))
		(_signal (_int ERR_BUFFER ~STD_LOGIC_VECTOR{15~downto~0}~134 0 65(_architecture(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~136 0 66(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 10 i 0)))))
		(_signal (_int DUT_INC ~STD_LOGIC_VECTOR{10~downto~0}~136 0 66(_architecture(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 67(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 11 i 0)))))
		(_signal (_int DUTY_PWM ~STD_LOGIC_VECTOR{11~downto~0}~138 0 67(_architecture(_uni))))
		(_signal (_int STR_PREV ~extieee.std_logic_1164.STD_LOGIC 0 68(_architecture(_uni((i 2))))))
		(_signal (_int STR_PID ~extieee.std_logic_1164.STD_LOGIC 0 69(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 102(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_variable (_int TEMP_ERR ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 102(_process 2((_others(i 2))))))
		(_process
			(line__72(_architecture 0 0 72(_assignment (_alias((PWR)(DATA_INA)))(_target(6))(_sensitivity(3)))))
			(line__73(_architecture 1 0 73(_assignment (_alias((SHTDWN)(_string \"1"\)))(_target(9)))))
			(ERR_PROC(_architecture 2 0 101(_process (_simple)(_target(4)(12)(14)(15)(16))(_sensitivity(0)(1))(_read(2)(10)(11)(12)(13)(14)(15)))))
			(line__128(_architecture 3 0 128(_assignment (_alias((DUT)(DUTY_PWM)))(_target(5))(_sensitivity(14)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (2 SIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 7 -1)
)
I 000051 55 10110         1750100729102 Structural
(_unit VHDL (pid 0 6(structural 0 16))
	(_version vc1)
	(_time 1750100729103 2025.06.16 13:05:29)
	(_source (\./../src/PID.vhd\))
	(_code 8dde8f83d0dadd9a8adf94d7d88a8d8b848b898a8d)
	(_entity
		(_time 1750100534185)
	)
	(_component
		(LatchSR
			(_object
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 20(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 21(_entity (_in))))
				(_port (_int SET ~extieee.std_logic_1164.STD_LOGIC 0 22(_entity (_in))))
				(_port (_int CLR ~extieee.std_logic_1164.STD_LOGIC 0 23(_entity (_in))))
				(_port (_int SOUT ~extieee.std_logic_1164.STD_LOGIC 0 24(_entity (_out))))
			)
		)
		(FreeRunCounter
			(_object
				(_generic (_int buswidth ~extstd.standard.INTEGER 0 43(_entity -1((i 8)))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 46(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 47(_entity (_in))))
				(_port (_int INC ~extieee.std_logic_1164.STD_LOGIC 0 48(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 49(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 4 i 0)))))
				(_port (_int CNT ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 49(_entity (_out))))
			)
		)
		(CountDown
			(_object
				(_generic (_int Ticks ~extstd.standard.INTEGER 0 31(_entity -1((i 10)))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 34(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 35(_entity (_in))))
				(_port (_int DEC ~extieee.std_logic_1164.STD_LOGIC 0 36(_entity (_in))))
				(_port (_int RDY ~extieee.std_logic_1164.STD_LOGIC 0 37(_entity (_out))))
			)
		)
		(LoadRegister
			(_object
				(_generic (_int BusWidth ~extstd.standard.INTEGER 0 55(_entity -1((i 7)))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 58(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 59(_entity (_in))))
				(_port (_int LDR ~extieee.std_logic_1164.STD_LOGIC 0 60(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 61(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 5 i 0)))))
				(_port (_int DIN ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 61(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~134 0 62(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 6 i 0)))))
				(_port (_int DOUT ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~134 0 62(_entity (_out))))
			)
		)
		(CoefficientROM
			(_object
				(_port (_int SEL ~STD_LOGIC_VECTOR{1~downto~0}~13 0 68(_entity (_in))))
				(_port (_int QOUT ~STD_LOGIC_VECTOR{26~downto~0}~13 0 69(_entity (_out))))
			)
		)
		(Saturation
			(_object
				(_port (_int DIN ~STD_LOGIC_VECTOR{47~downto~0}~13 0 76(_entity (_in))))
				(_port (_int DOUT ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77(_entity (_out))))
			)
		)
	)
	(_instantiation U01 0 99(_component LatchSR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((SET)(STR))
			((CLR)(EOC))
			((SOUT)(ENA))
		)
		(_use (_entity . LatchSR)
		)
	)
	(_instantiation U02 0 101(_component FreeRunCounter)
		(_generic
			((buswidth)((i 2)))
		)
		(_port
			((RST)(ENA))
			((CLK)(CLK))
			((INC)((i 3)))
			((CNT)(SEL))
		)
		(_use (_entity . FreeRunCounter)
			(_generic
				((buswidth)((i 2)))
			)
			(_port
				((inc)(INC))
				((clk)(CLK))
				((rst)(RST))
				((cnt)(CNT))
			)
		)
	)
	(_instantiation U03 0 103(_component CountDown)
		(_generic
			((Ticks)((i 3)))
		)
		(_port
			((CLK)(CLK))
			((RST)(ENA))
			((DEC)((i 3)))
			((RDY)(EOC))
		)
		(_use (_entity . CountDown)
			(_generic
				((Ticks)((i 3)))
			)
			(_port
				((clk)(CLK))
				((rst)(RST))
				((dec)(DEC))
				((rdy)(RDY))
			)
		)
	)
	(_instantiation U04 0 105(_component LoadRegister)
		(_generic
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(XIN))
			((DOUT)(EK0))
		)
		(_use (_entity . LoadRegister)
			(_generic
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_instantiation U05 0 106(_component LoadRegister)
		(_generic
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(EK0))
			((DOUT)(EK1))
		)
		(_use (_entity . LoadRegister)
			(_generic
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_instantiation U06 0 107(_component LoadRegister)
		(_generic
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(EK1))
			((DOUT)(EK2))
		)
		(_use (_entity . LoadRegister)
			(_generic
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_instantiation U07 0 115(_component CoefficientROM)
		(_port
			((SEL)(SEL))
			((QOUT)(QMUX))
		)
		(_use (_entity . CoefficientROM)
		)
	)
	(_instantiation U19 0 121(_component LoadRegister)
		(_generic
			((BusWidth)((i 48)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(ENA))
			((DIN)(RSUM))
			((DOUT)(ACCU))
		)
		(_use (_entity . LoadRegister)
			(_generic
				((BusWidth)((i 48)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_instantiation U20 0 122(_component LoadRegister)
		(_generic
			((BusWidth)((i 48)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(EOC))
			((DIN)(ACCU))
			((DOUT)(UNSAT))
		)
		(_use (_entity . LoadRegister)
			(_generic
				((BusWidth)((i 48)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_instantiation U22 0 124(_component Saturation)
		(_port
			((DIN)(UNSAT))
			((DOUT)(UOUT))
		)
		(_use (_entity . Saturation)
		)
	)
	(_object
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_in))))
		(_port (_int STR ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_port (_int XIN ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 10 i 0)))))
		(_port (_int UOUT ~STD_LOGIC_VECTOR{10~downto~0}~12 0 12(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 68(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~0}~13 0 69(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 26 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{47~downto~0}~13 0 76(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 47 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 10 i 0)))))
		(_signal (_int ENA ~extieee.std_logic_1164.STD_LOGIC 0 84(_architecture(_uni))))
		(_signal (_int EOC ~extieee.std_logic_1164.STD_LOGIC 0 84(_architecture(_uni))))
		(_signal (_int RSS ~extieee.std_logic_1164.STD_LOGIC 0 84(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 85(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int SEL ~STD_LOGIC_VECTOR{1~downto~0}~136 0 85(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 86(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_signal (_int EK0 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 86(_architecture(_uni((_others(i 2)))))))
		(_signal (_int EK1 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 86(_architecture(_uni((_others(i 2)))))))
		(_signal (_int EK2 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 86(_architecture(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 87(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 17 i 0)))))
		(_signal (_int EMUX ~STD_LOGIC_VECTOR{17~downto~0}~13 0 87(_architecture(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~0}~138 0 88(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 26 i 0)))))
		(_signal (_int QMUX ~STD_LOGIC_VECTOR{26~downto~0}~138 0 88(_architecture(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{44~downto~0}~13 0 89(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 44 i 0)))))
		(_signal (_int MULT ~STD_LOGIC_VECTOR{44~downto~0}~13 0 89(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{47~downto~0}~1310 0 90(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 47 i 0)))))
		(_signal (_int EMUL ~STD_LOGIC_VECTOR{47~downto~0}~1310 0 90(_architecture(_uni))))
		(_signal (_int RSUM ~STD_LOGIC_VECTOR{47~downto~0}~1310 0 91(_architecture(_uni((_others(i 2)))))))
		(_signal (_int ACCU ~STD_LOGIC_VECTOR{47~downto~0}~1310 0 92(_architecture(_uni((_others(i 2)))))))
		(_signal (_int UNSAT ~STD_LOGIC_VECTOR{47~downto~0}~1310 0 93(_architecture(_uni))))
		(_process
			(line__109(_architecture 0 0 109(_assignment (_target(12))(_sensitivity(8)(9)(10)(11)))))
			(line__117(_architecture 1 0 117(_assignment (_target(14))(_sensitivity(12)(13)))))
			(line__118(_architecture 2 0 118(_assignment (_target(15))(_sensitivity(14)))))
			(line__119(_architecture 3 0 119(_assignment (_target(16))(_sensitivity(15)(17)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (2 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . Structural 7 -1)
)
I 000051 55 3805          1750100729141 Structural
(_unit VHDL (pwm_ent 0 5(structural 0 21))
	(_version vc1)
	(_time 1750100729142 2025.06.16 13:05:29)
	(_source (\./../src/PWM_ent.vhd\))
	(_code bcefbee9e8ebbca9efbba9e6b8bbb8bbbcbbbbbae8)
	(_entity
		(_time 1750100534275)
	)
	(_component
		(TimCirc
			(_object
				(_generic (_int ticks ~extstd.standard.INTEGER 0 36(_entity -1((i 24)))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 39(_entity (_in))))
				(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 40(_entity (_in))))
				(_port (_int eot ~extieee.std_logic_1164.STD_LOGIC 0 41(_entity (_out))))
			)
		)
		(FreeRunCounter
			(_object
				(_generic (_int buswidth ~extstd.standard.INTEGER 0 24(_entity -1((i 3)))))
				(_port (_int inc ~extieee.std_logic_1164.STD_LOGIC 0 27(_entity (_in))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 28(_entity (_in))))
				(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 29(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 3 i 0)))))
				(_port (_int cnt ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 30(_entity (_out))))
			)
		)
	)
	(_instantiation U01 0 49(_component TimCirc)
		(_generic
			((ticks)(_code 4))
		)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((eot)(SYN))
		)
		(_use (_entity . TimCirc)
			(_generic
				((ticks)(_code 5))
			)
		)
	)
	(_instantiation U02 0 59(_component FreeRunCounter)
		(_generic
			((buswidth)(_code 6))
		)
		(_port
			((inc)(SYN))
			((clk)(CLK))
			((rst)(RST))
			((cnt)(CNT_S))
		)
		(_use (_entity . FreeRunCounter)
			(_generic
				((buswidth)(_code 7))
			)
			(_port
				((inc)(inc))
				((clk)(clk))
				((rst)(rst))
				((cnt)(cnt))
			)
		)
	)
	(_object
		(_generic (_int CLK_FREQ ~extstd.standard.INTEGER 0 7 \50000000\ (_entity((i 50000000)))))
		(_generic (_int COUNTER_BITS ~extstd.standard.INTEGER 0 9 \10\ (_entity gms((i 10)))))
		(_generic (_int FREQ ~extstd.standard.INTEGER 0 10 \50\ (_entity((i 50)))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 13(_entity(_in))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 14(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~12 0 15(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 8 i 0)))))
		(_port (_int DUT ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~12 0 15(_entity(_in))))
		(_port (_int PWM ~extieee.std_logic_1164.STD_LOGIC 0 16(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_port (_int DEB ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17(_entity(_out))))
		(_constant (_int TIMER_TICKS ~extstd.standard.INTEGER 0 45(_architecture gms(_code 9))))
		(_signal (_int SYN ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~13 0 47(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 10 i 0)))))
		(_signal (_int CNT_S ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~13 0 47(_architecture(_uni((_others(i 2)))))))
		(_process
			(line__71(_architecture 0 0 71(_assignment (_target(4(1))))))
			(line__72(_architecture 1 0 72(_assignment (_alias((DEB(0))(SYN)))(_target(4(0)))(_sensitivity(5)))))
			(COMB_PROC(_architecture 2 0 74(_process (_simple)(_target(3))(_sensitivity(2)(6)))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Structural 11 -1)
)
I 000051 55 1544          1750100729177 Behavioral
(_unit VHDL (saturation 0 5(behavioral 0 12))
	(_version vc1)
	(_time 1750100729178 2025.06.16 13:05:29)
	(_source (\./../src/Saturation.vhd\))
	(_code db88da89888d8bccdfd5c9818bdcdfddd2dd8ddd8e)
	(_entity
		(_time 1750100534361)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{47~downto~0}~12 0 7(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 47 i 0)))))
		(_port (_int DIN ~STD_LOGIC_VECTOR{47~downto~0}~12 0 7(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 8(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 10 i 0)))))
		(_port (_int DOUT ~STD_LOGIC_VECTOR{10~downto~0}~12 0 8(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{47~downto~0}~13 0 13(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 47 i 0)))))
		(_constant (_int DMAX ~STD_LOGIC_VECTOR{47~downto~0}~13 0 13(_architecture(_string \"000000000000000000000011111111110000000000000000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{47~downto~0}~132 0 14(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 47 i 0)))))
		(_constant (_int DMIN ~STD_LOGIC_VECTOR{47~downto~0}~132 0 14(_architecture(_string \"111111111111111111111100000000010000000000000000"\))))
		(_process
			(COMB_PROC(_architecture 0 0 16(_process (_simple)(_target(1))(_sensitivity(0))(_monitor))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (1 SIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1411          1750100788573 Behavioral
(_unit VHDL (countdown 0 5(behavioral 0 17))
	(_version vc1)
	(_time 1750100788574 2025.06.16 13:06:28)
	(_source (\./../src/CountDown.vhd\))
	(_code e9bdbbbab6bfb8ffbfeafdb3bcefbfeeeeefbcefea)
	(_entity
		(_time 1750100532543)
	)
	(_object
		(_generic (_int Ticks ~extstd.standard.INTEGER 0 7 \10\ (_entity gms((i 10)))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in)(_event))))
		(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in))))
		(_port (_int dec ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_in))))
		(_port (_int rdy ~extieee.std_logic_1164.STD_LOGIC 0 13(_entity(_out))))
		(_signal (_int Cp ~extstd.standard.INTEGER 0 18(_architecture(_uni(_code 2)))))
		(_signal (_int Cn ~extstd.standard.INTEGER 0 19(_architecture(_uni((i 0))))))
		(_signal (_int rdy_s ~extieee.std_logic_1164.STD_LOGIC 0 20(_architecture(_uni((i 2))))))
		(_process
			(Combinational_PROC(_architecture 0 0 23(_process (_simple)(_target(5)(3))(_sensitivity(4)(0))(_read(2)))))
			(SEQUENTIAL_PROC(_architecture 1 0 45(_process (_target(4))(_sensitivity(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1917          1750100788620 Behavioral
(_unit VHDL (dead_time_gen 0 5(behavioral 0 18))
	(_version vc1)
	(_time 1750100788621 2025.06.16 13:06:28)
	(_source (\./../src/Dead_time_gen.vhd\))
	(_code 184c4e1f154f4d0e1e4b5e434d1e111e4c1e1d1d4e)
	(_entity
		(_time 1750100532662)
	)
	(_object
		(_generic (_int num_dff ~extstd.standard.INTEGER 0 7 \4\ (_entity gms((i 4)))))
		(_port (_int XIN ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~12 0 13(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 3 i 0)))))
		(_port (_int Qp_deb ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~12 0 13(_entity(_out))))
		(_port (_int XOUT ~extieee.std_logic_1164.STD_LOGIC 0 14(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 4 i 0)))))
		(_signal (_int Qp ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 19(_architecture(_uni((_others(i 2)))))))
		(_signal (_int ones ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 20(_architecture(_uni((_others(i 3)))))))
		(_signal (_int Comp ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 21(_architecture(_uni((_others(i 2)))))))
		(_process
			(COMPARE_PROC(_architecture 0 0 24(_process (_simple)(_target(4)(7))(_sensitivity(1)(5))(_read(0)(6)(7)))))
			(DFF_PROC(_architecture 1 0 34(_process (_target(5(0))(5))(_sensitivity(1)(2)(0)(5))(_dssslsensitivity 2))))
			(line__46(_architecture 2 0 46(_assignment (_target(3))(_sensitivity(5)))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_split (5)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1607          1750100788672 Behavioral
(_unit VHDL (freeruncounter 0 5(behavioral 0 17))
	(_version vc1)
	(_time 1750100788673 2025.06.16 13:06:28)
	(_source (\./../src/FreeRunCounter.vhd\))
	(_code 47131344421016514047551c134112414441114042)
	(_entity
		(_time 1750100532752)
	)
	(_object
		(_generic (_int buswidth ~extstd.standard.INTEGER 0 7 \3\ (_entity gms((i 3)))))
		(_port (_int inc ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~12 0 13(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 2 i 0)))))
		(_port (_int cnt ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~12 0 13(_entity(_out))))
		(_signal (_int Cn ~extstd.standard.INTEGER 0 18(_architecture(_uni((i 0))))))
		(_signal (_int Cp ~extstd.standard.INTEGER 0 19(_architecture(_uni((i 0))))))
		(_process
			(COMBINATIONAL_PROC(_architecture 0 0 22(_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_monitor)(_read(4)(5)))))
			(Sequential_PROC(_architecture 1 0 32(_process (_target(5))(_sensitivity(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 7026          1750100788711 Structural
(_unit VHDL (get_ina219 0 5(structural 0 17))
	(_version vc1)
	(_time 1750100788712 2025.06.16 13:06:28)
	(_source (\./../src/Get_INA219.vhd\))
	(_code 663233666530367363337f3c62606765646567656f)
	(_entity
		(_time 1750100532840)
	)
	(_component
		(TimCirc
			(_object
				(_generic (_int ticks ~extstd.standard.INTEGER 0 21(_entity -1((i 1529)))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 24(_entity (_in))))
				(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 25(_entity (_in))))
				(_port (_int eot ~extieee.std_logic_1164.STD_LOGIC 0 26(_entity (_out))))
			)
		)
		(i2c_master
			(_object
				(_generic (_int input_clk ~extstd.standard.INTEGER 0 42(_entity -1((i 50000000)))))
				(_generic (_int bus_clk ~extstd.standard.INTEGER 0 43(_entity -1((i 400000)))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 45(_entity (_in))))
				(_port (_int reset_n ~extieee.std_logic_1164.STD_LOGIC 0 46(_entity (_in))))
				(_port (_int ena ~extieee.std_logic_1164.STD_LOGIC 0 47(_entity (_in))))
				(_port (_int addr ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_entity (_in))))
				(_port (_int rw ~extieee.std_logic_1164.STD_LOGIC 0 49(_entity (_in))))
				(_port (_int data_wr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 50(_entity (_in))))
				(_port (_int busy ~extieee.std_logic_1164.STD_LOGIC 0 51(_entity (_out))))
				(_port (_int data_rd ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_entity (_out))))
				(_port (_int ack_error ~extieee.std_logic_1164.STD_LOGIC 0 53(_entity (_buffer))))
				(_port (_int sda ~extieee.std_logic_1164.STD_LOGIC 0 54(_entity (_inout))))
				(_port (_int scl ~extieee.std_logic_1164.STD_LOGIC 0 55(_entity (_inout))))
			)
		)
	)
	(_instantiation U_TIM 0 82(_component TimCirc)
		(_generic
			((ticks)((i 5000000)))
		)
		(_port
			((clk)(CLK))
			((rst)(ENA))
			((eot)(STR))
		)
		(_use (_entity . TimCirc)
			(_generic
				((ticks)((i 5000000)))
			)
		)
	)
	(_instantiation U_I2C 0 92(_component i2c_master)
		(_generic
			((input_clk)((i 50000000)))
			((bus_clk)((i 400000)))
		)
		(_port
			((clk)(CLK))
			((reset_n)(RST))
			((ena)(ENA_I2C))
			((addr)(_string \"1000000"\))
			((rw)(RW))
			((data_wr)(data_wr))
			((busy)(BUSY))
			((data_rd)(DATA))
			((ack_error)(ACK_ERR))
			((sda)(SDA))
			((scl)(SCL))
		)
		(_use (_entity . i2c_master)
			(_generic
				((input_clk)((i 50000000)))
				((bus_clk)((i 400000)))
			)
			(_port
				((clk)(clk))
				((reset_n)(reset_n))
				((ena)(ena))
				((addr)(addr))
				((rw)(rw))
				((data_wr)(data_wr))
				((busy)(busy))
				((data_rd)(data_rd))
				((ack_error)(ack_error))
				((sda)(sda))
				((scl)(scl))
			)
		)
	)
	(_object
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 7(_entity(_in)(_event))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in))))
		(_port (_int SDA ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_inout))))
		(_port (_int SCL ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_inout))))
		(_port (_int ENA ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in))))
		(_port (_int DONE ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_port (_int DATA_RD ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 50(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~134 0 60(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_constant (_int INA219_ADDR ~STD_LOGIC_VECTOR{6~downto~0}~134 0 60(_architecture(_string \"1000000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 61(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_constant (_int INA219_PWR_REG ~STD_LOGIC_VECTOR{7~downto~0}~136 0 61(_architecture(_string \"00000100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 62(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_constant (_int INA219_CALIB ~STD_LOGIC_VECTOR{7~downto~0}~138 0 62(_architecture(_string \"00000101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_constant (_int INA219_CALIB_VALUE ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_architecture(_string \"0000010011101101"\))))
		(_signal (_int ED ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int STR ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int BUSY_PREV ~extieee.std_logic_1164.STD_LOGIC 0 69(_architecture(_uni((i 2))))))
		(_signal (_int LAT ~extieee.std_logic_1164.STD_LOGIC 0 70(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 71(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_signal (_int DATA_RD_INT ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 71(_architecture(_uni((_others(i 2)))))))
		(_signal (_int ENA_I2C ~extieee.std_logic_1164.STD_LOGIC 0 73(_architecture(_uni((i 2))))))
		(_signal (_int RW ~extieee.std_logic_1164.STD_LOGIC 0 74(_architecture(_uni((i 3))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 75(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_signal (_int DATA ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 75(_architecture(_uni((_others(i 2)))))))
		(_signal (_int data_wr ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 76(_architecture(_uni((_others(i 2)))))))
		(_signal (_int BUSY ~extieee.std_logic_1164.STD_LOGIC 0 77(_architecture(_uni((i 2))))))
		(_signal (_int ACK_ERR ~extieee.std_logic_1164.STD_LOGIC 0 78(_architecture(_uni((i 2))))))
		(_type (_int ~INTEGER~range~0~to~7~13 0 112(_scalar (_to i 0 i 7))))
		(_variable (_int BUSY_CNT ~INTEGER~range~0~to~7~13 0 112(_process 0((i 0)))))
		(_process
			(FSM_PROC(_architecture 0 0 111(_process (_simple)(_target(5)(6)(9)(11(d_7_0))(11(d_15_8))(11)(12)(13)(15))(_sensitivity(0)(1))(_read(8)(9)(11)(14)(16)(17)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 1 -1)
)
I 000044 55 1859          1750100788765 sim
(_unit VHDL (get_ina219_tb 0 5(sim 0 8))
	(_version vc1)
	(_time 1750100788766 2025.06.16 13:06:28)
	(_source (\./../src/Get_INA219_tb.vhd\))
	(_code a5f1f0f2a5f3f5b0f1f6bcffa1a3a4a6a7a6a4a6ac)
	(_entity
		(_time 1750100532928)
	)
	(_instantiation DUT 0 25(_entity . Get_INA219)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((SDA)(sda))
			((SCL)(scl))
			((ENA)(str))
			((DONE)(done))
			((DATA_RD)(data_rd))
		)
	)
	(_object
		(_constant (_int clk_hz ~extstd.standard.INTEGER 0 10(_architecture((i 50000000)))))
		(_constant (_int clk_period ~extstd.standard.TIME 0 11(_architecture gms(_code 2))))
		(_signal (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 13(_architecture(_uni((i 3))))))
		(_signal (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 14(_architecture(_uni((i 3))))))
		(_signal (_int sda ~extieee.std_logic_1164.STD_LOGIC 0 15(_architecture(_uni((i 4))))))
		(_signal (_int scl ~extieee.std_logic_1164.STD_LOGIC 0 16(_architecture(_uni((i 4))))))
		(_signal (_int str ~extieee.std_logic_1164.STD_LOGIC 0 17(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_signal (_int data_rd ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_architecture(_uni))))
		(_signal (_int done ~extieee.std_logic_1164.STD_LOGIC 0 19(_architecture(_uni))))
		(_process
			(line__23(_architecture 0 0 23(_assignment (_target(0))(_sensitivity(0)))))
			(SEQUENCER_PROC(_architecture 1 0 36(_process (_wait_for)(_target(1)(4)))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . sim 3 -1)
)
I 000051 55 1268          1750100788816 Behavioral
(_unit VHDL (latch_1 0 5(behavioral 0 15))
	(_version vc1)
	(_time 1750100788817 2025.06.16 13:06:28)
	(_source (\./../src/Latch_1.vhd\))
	(_code d480d586d18284c2d5d5cc8dd3d7d5d287d2d5d3d0)
	(_entity
		(_time 1750100533129)
	)
	(_object
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 7(_entity(_in))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in)(_event))))
		(_port (_int SET ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_in))))
		(_port (_int CLR ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int SOUT ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_out))))
		(_signal (_int Qp ~extieee.std_logic_1164.STD_LOGIC 0 16(_architecture(_uni((i 2))))))
		(_signal (_int Qn ~extieee.std_logic_1164.STD_LOGIC 0 16(_architecture(_uni((i 2))))))
		(_process
			(COMBINATIONAL_PROC(_architecture 0 0 19(_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3))(_read(6)))))
			(SEQUENTIAL_PROC(_architecture 1 0 31(_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1248          1750100788863 Behavioral
(_unit VHDL (latchsr 0 5(behavioral 0 15))
	(_version vc1)
	(_time 1750100788864 2025.06.16 13:06:28)
	(_source (\./../src/LatchSR.vhd\))
	(_code 025602040154521403021a59500500045104030506)
	(_entity
		(_time 1750100533220)
	)
	(_object
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 7(_entity(_in))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in)(_event))))
		(_port (_int SET ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_in))))
		(_port (_int CLR ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int SOUT ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_out))))
		(_signal (_int Qp ~extieee.std_logic_1164.STD_LOGIC 0 16(_architecture(_uni((i 2))))))
		(_signal (_int Qn ~extieee.std_logic_1164.STD_LOGIC 0 16(_architecture(_uni((i 2))))))
		(_process
			(Combinational(_architecture 0 0 18(_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(Sequential(_architecture 1 0 30(_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 5104          1750100788901 Structural
(_unit VHDL (pwm_comp_deadtime 0 5(structural 0 21))
	(_version vc1)
	(_time 1750100788902 2025.06.16 13:06:28)
	(_source (\./../src/PWM_Comp_deadtime.vhd\))
	(_code 31646235376631246137226b363765363134673735)
	(_entity
		(_time 1750100533307)
	)
	(_component
		(PWM_ent
			(_object
				(_generic (_int CLK_FREQ ~extstd.standard.INTEGER 0 37(_entity -1((i 50000000)))))
				(_generic (_int COUNTER_BITS ~extstd.standard.INTEGER 0 39(_entity -1((i 10)))))
				(_generic (_int FREQ ~extstd.standard.INTEGER 0 40(_entity -1((i 50)))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 43(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 44(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~13 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 2 i 0)))))
				(_port (_int DUT ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~13 0 45(_entity (_in))))
				(_port (_int PWM ~extieee.std_logic_1164.STD_LOGIC 0 46(_entity (_out))))
				(_port (_int DEB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_entity (_out))))
			)
		)
		(Dead_time_gen
			(_object
				(_generic (_int num_dff ~extstd.standard.INTEGER 0 24(_entity -1((i 4)))))
				(_port (_int XIN ~extieee.std_logic_1164.STD_LOGIC 0 27(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 28(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 29(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 3 i 0)))))
				(_port (_int Qp_deb ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 30(_entity (_out))))
				(_port (_int XOUT ~extieee.std_logic_1164.STD_LOGIC 0 31(_entity (_out))))
			)
		)
	)
	(_instantiation U01 0 56(_component PWM_ent)
		(_generic
			((CLK_FREQ)((i 50000000)))
			((COUNTER_BITS)(_code 4))
			((FREQ)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((DUT)(DUT))
			((PWM)(PWM_Norm))
			((DEB)(_open))
		)
		(_use (_entity . PWM_ent)
			(_generic
				((CLK_FREQ)((i 50000000)))
				((COUNTER_BITS)(_code 6))
				((FREQ)(_code 7))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((DUT)(DUT))
				((PWM)(PWM))
				((DEB)(DEB))
			)
		)
	)
	(_instantiation U02 0 73(_component Dead_time_gen)
		(_generic
			((num_dff)(_code 8))
		)
		(_port
			((XIN)(N_PWM))
			((CLK)(CLK))
			((RST)(RST))
			((Qp_deb)(_open))
			((XOUT)(PWM_Comp))
		)
		(_use (_entity . Dead_time_gen)
			(_generic
				((num_dff)(_code 9))
			)
			(_port
				((XIN)(XIN))
				((CLK)(CLK))
				((RST)(RST))
				((Qp_deb)(Qp_deb))
				((XOUT)(XOUT))
			)
		)
	)
	(_instantiation U03 0 85(_component Dead_time_gen)
		(_generic
			((num_dff)(_code 10))
		)
		(_port
			((XIN)(PWM_Norm))
			((CLK)(CLK))
			((RST)(RST))
			((Qp_deb)(_open))
			((XOUT)(PWM_S))
		)
		(_use (_entity . Dead_time_gen)
			(_generic
				((num_dff)(_code 11))
			)
			(_port
				((XIN)(XIN))
				((CLK)(CLK))
				((RST)(RST))
				((Qp_deb)(Qp_deb))
				((XOUT)(XOUT))
			)
		)
	)
	(_object
		(_generic (_int bits ~extstd.standard.INTEGER 0 7 \10\ (_entity gms((i 10)))))
		(_generic (_int deadtime ~extstd.standard.INTEGER 0 8 \100\ (_entity((i 100)))))
		(_generic (_int freq ~extstd.standard.INTEGER 0 9 \50000\ (_entity((i 50000)))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_in))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 13(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{bits-1~downto~0}~12 0 14(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 12 i 0)))))
		(_port (_int DUT ~STD_LOGIC_VECTOR{bits-1~downto~0}~12 0 14(_entity(_in))))
		(_port (_int PWM ~extieee.std_logic_1164.STD_LOGIC 0 15(_entity(_out))))
		(_port (_int PWM_comp ~extieee.std_logic_1164.STD_LOGIC 0 16(_entity(_out))))
		(_port (_int DEB ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_constant (_int deadtime_2_dff ~extstd.standard.INTEGER 0 51(_architecture gms(_code 13))))
		(_signal (_int N_PWM ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int PWM_S ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int PWM_Norm ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_process
			(line__70(_architecture 0 0 70(_assignment (_alias((PWM)(PWM_S)))(_simpleassign BUF)(_target(3))(_sensitivity(7)))))
			(line__71(_architecture 1 0 71(_assignment (_alias((N_PWM)(PWM_Norm)))(_simpleassign "not")(_target(6))(_sensitivity(8)))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Structural 14 -1)
)
I 000051 55 1753          1750100788947 Behavioral
(_unit VHDL (risingedge_gen 0 5(behavioral 0 17))
	(_version vc1)
	(_time 1750100788948 2025.06.16 13:06:28)
	(_source (\./../src/Rising_edge_gen.vhd\))
	(_code 60353160693637766a32253a366665666466676665)
	(_entity
		(_time 1750100533397)
	)
	(_object
		(_generic (_int num_dff ~extstd.standard.INTEGER 0 7 \4\ (_entity gms((i 4)))))
		(_port (_int XIN ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_in))))
		(_port (_int XRE ~extieee.std_logic_1164.STD_LOGIC 0 13(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 18(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 2 i 0)))))
		(_signal (_int Qp ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 18(_architecture(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{num_dff-2~downto~0}~13 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 3 i 0)))))
		(_signal (_int ones ~STD_LOGIC_VECTOR{num_dff-2~downto~0}~13 0 19(_architecture(_uni((_others(i 3)))))))
		(_signal (_int Comp ~STD_LOGIC_VECTOR{num_dff-2~downto~0}~13 0 20(_architecture(_uni((_others(i 2)))))))
		(_process
			(COMPARE_PROC(_architecture 0 0 40(_process (_simple)(_target(6)(3))(_sensitivity(4)(1))(_read(5)(6)(0)))))
			(DFF_PROC(_architecture 1 0 50(_process (_target(4(0))(4))(_sensitivity(1)(2)(4)(0))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1764          1750100788998 Behavioral
(_unit VHDL (serializer 0 5(behavioral 0 19))
	(_version vc1)
	(_time 1750100788999 2025.06.16 13:06:28)
	(_source (\./../src/Serializer.vhd\))
	(_code 8fdadf81dcd9d99984da9ed58d898688de898a888d)
	(_entity
		(_time 1750100533484)
	)
	(_object
		(_generic (_int buswidth ~extstd.standard.INTEGER 0 7 \8\ (_entity gms((i 8)))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in)(_event))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 2 i 0)))))
		(_port (_int DIN ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~12 0 12(_entity(_in))))
		(_port (_int LDR ~extieee.std_logic_1164.STD_LOGIC 0 13(_entity(_in))))
		(_port (_int SHF ~extieee.std_logic_1164.STD_LOGIC 0 14(_entity(_in))))
		(_port (_int BOUT ~extieee.std_logic_1164.STD_LOGIC 0 15(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 3 i 0)))))
		(_signal (_int Qp ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 20(_architecture(_uni((_others(i 3)))))))
		(_signal (_int Qn ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 20(_architecture(_uni((_others(i 3)))))))
		(_process
			(MUX_PROC(_architecture 0 0 23(_process (_simple)(_target(7))(_sensitivity(3)(4))(_read(6)(2)))))
			(DFF_PROC(_architecture 1 0 34(_process (_target(6)(5))(_sensitivity(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1224          1750100789034 Behavioral
(_unit VHDL (timcirc 0 5(behavioral 0 16))
	(_version vc1)
	(_time 1750100789035 2025.06.16 13:06:29)
	(_source (\./../src/TimCirc.vhd\))
	(_code aefbf9f9f2f9aeb8afaeb7f5fda8ada9aaa8a7a8fa)
	(_entity
		(_time 1750100533575)
	)
	(_object
		(_generic (_int ticks ~extstd.standard.INTEGER 0 7 \1529\ (_entity((i 1529)))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in)(_event))))
		(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in))))
		(_port (_int eot ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_out))))
		(_signal (_int Cn ~extstd.standard.INTEGER 0 17(_architecture(_uni((i 0))))))
		(_signal (_int Cp ~extstd.standard.INTEGER 0 17(_architecture(_uni((i 0))))))
		(_process
			(COMBINATIONAL_PROC(_architecture 0 0 20(_process (_simple)(_target(3)(2))(_sensitivity(4)))))
			(Sequential_PROC(_architecture 1 0 31(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 6393          1750100789071 Structural
(_unit VHDL (toplevel 0 5(structural 0 19))
	(_version vc1)
	(_time 1750100789072 2025.06.16 13:06:29)
	(_source (\./../src/TopLevel.vhd\))
	(_code ce9b999bcd989ad89acbdb9599c8cbc89dc9cac898)
	(_entity
		(_time 1750100533658)
	)
	(_component
		(Get_INA219
			(_object
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 22(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 23(_entity (_in))))
				(_port (_int SDA ~extieee.std_logic_1164.STD_LOGIC 0 24(_entity (_inout))))
				(_port (_int SCL ~extieee.std_logic_1164.STD_LOGIC 0 25(_entity (_inout))))
				(_port (_int ENA ~extieee.std_logic_1164.STD_LOGIC 0 26(_entity (_in))))
				(_port (_int DONE ~extieee.std_logic_1164.STD_LOGIC 0 27(_entity (_out))))
				(_port (_int DATA_RD ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_entity (_out))))
			)
		)
		(MPPT
			(_object
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 52(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 53(_entity (_in))))
				(_port (_int STR ~extieee.std_logic_1164.STD_LOGIC 0 54(_entity (_in))))
				(_port (_int DATA_INA ~STD_LOGIC_VECTOR{15~downto~0}~134 0 55(_entity (_in))))
				(_port (_int ERR ~STD_LOGIC_VECTOR{15~downto~0}~136 0 56(_entity (_out))))
				(_port (_int DUT ~STD_LOGIC_VECTOR{11~downto~0}~13 0 57(_entity (_out))))
				(_port (_int PWR ~STD_LOGIC_VECTOR{15~downto~0}~138 0 58(_entity (_out))))
				(_port (_int Hi_MOSFET ~extieee.std_logic_1164.STD_LOGIC 0 59(_entity (_out))))
				(_port (_int Lo_MOSFET ~extieee.std_logic_1164.STD_LOGIC 0 60(_entity (_out))))
				(_port (_int SHTDWN ~extieee.std_logic_1164.STD_LOGIC 0 61(_entity (_out))))
			)
		)
		(UART_TX
			(_object
				(_generic (_int buswidth ~extstd.standard.INTEGER 0 34(_entity -1((i 8)))))
				(_generic (_int baudrate ~extstd.standard.INTEGER 0 35(_entity -1((i 115200)))))
				(_generic (_int source_clk ~extstd.standard.INTEGER 0 36(_entity -1((i 50000000)))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 39(_entity (_in))))
				(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 40(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 41(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 0 i 0)))))
				(_port (_int din ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 41(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~132 0 42(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 1 i 0)))))
				(_port (_int leds ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~132 0 42(_entity (_out))))
				(_port (_int str ~extieee.std_logic_1164.STD_LOGIC 0 43(_entity (_in))))
				(_port (_int txd ~extieee.std_logic_1164.STD_LOGIC 0 44(_entity (_out))))
				(_port (_int deb ~extieee.std_logic_1164.STD_LOGIC 0 45(_entity (_out))))
				(_port (_int rdy ~extieee.std_logic_1164.STD_LOGIC 0 46(_entity (_out))))
			)
		)
	)
	(_instantiation INA219 0 72(_component Get_INA219)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((SDA)(SDA))
			((SCL)(SCL))
			((ENA)(ENA))
			((DONE)(DONE_INA))
			((DATA_RD)(DATA_RD))
		)
		(_use (_entity . Get_INA219)
		)
	)
	(_instantiation MPPT_Inst 0 84(_component MPPT)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((STR)(DONE_INA))
			((DATA_INA)(DATA_RD))
			((ERR)(_open))
			((DUT)(_open))
			((PWR)(_open))
			((Hi_MOSFET)(Hi_MOSFET))
			((Lo_MOSFET)(Lo_MOSFET))
			((SHTDWN)(SHTDWN))
		)
		(_use (_entity . MPPT)
		)
	)
	(_instantiation UART 0 99(_component UART_TX)
		(_generic
			((buswidth)((i 8)))
			((baudrate)((i 50000)))
			((source_clk)((i 50000000)))
		)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((din)(DATA_TX))
			((leds)(_open))
			((str)(DONE_INA))
			((txd)(TX))
			((deb)(_open))
			((rdy)(TX_DONE))
		)
		(_use (_entity . UART_TX)
			(_generic
				((buswidth)((i 8)))
				((baudrate)((i 50000)))
				((source_clk)((i 50000000)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((din)(din))
				((leds)(leds))
				((str)(str))
				((txd)(txd))
				((deb)(deb))
				((rdy)(rdy))
			)
		)
	)
	(_object
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 7(_entity(_in))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in))))
		(_port (_int Hi_MOSFET ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_out))))
		(_port (_int Lo_MOSFET ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_out))))
		(_port (_int SHTDWN ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_out))))
		(_port (_int SDA ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_inout))))
		(_port (_int SCL ~extieee.std_logic_1164.STD_LOGIC 0 13(_entity(_inout))))
		(_port (_int TX ~extieee.std_logic_1164.STD_LOGIC 0 14(_entity(_out))))
		(_port (_int ENA ~extieee.std_logic_1164.STD_LOGIC 0 15(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 55(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 56(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 57(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 58(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_signal (_int DATA_TX ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65(_architecture(_uni))))
		(_signal (_int TX_DONE ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int DONE_INA ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 68(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_signal (_int DATA_RD ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 68(_architecture(_uni))))
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 2 -1)
)
I 000044 55 1977          1750100789108 sim
(_unit VHDL (toplevel_tb 0 5(sim 0 8))
	(_version vc1)
	(_time 1750100789109 2025.06.16 13:06:29)
	(_source (\./../src/TopLevel_tb.vhd\))
	(_code fca9abacf9aaa8eaadafe9a7abfaf9faaff9aafbf8)
	(_entity
		(_time 1750100533741)
	)
	(_instantiation DUT 0 23(_entity . TopLevel)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((Hi_MOSFET)(himos))
			((Lo_MOSFET)(lomos))
			((SHTDWN)(shtdwn))
			((SDA)(sda))
			((SCL)(scl))
			((TX)(tx))
			((ENA)(ena))
		)
	)
	(_object
		(_constant (_int clk_hz ~extstd.standard.INTEGER 0 10(_architecture((i 50000000)))))
		(_constant (_int clk_period ~extstd.standard.TIME 0 11(_architecture gms(_code 2))))
		(_signal (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 13(_architecture(_uni((i 3))))))
		(_signal (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 14(_architecture(_uni((i 3))))))
		(_signal (_int himos ~extieee.std_logic_1164.STD_LOGIC 0 15(_architecture(_uni((i 2))))))
		(_signal (_int lomos ~extieee.std_logic_1164.STD_LOGIC 0 15(_architecture(_uni((i 2))))))
		(_signal (_int shtdwn ~extieee.std_logic_1164.STD_LOGIC 0 15(_architecture(_uni((i 2))))))
		(_signal (_int sda ~extieee.std_logic_1164.STD_LOGIC 0 16(_architecture(_uni((i 3))))))
		(_signal (_int scl ~extieee.std_logic_1164.STD_LOGIC 0 16(_architecture(_uni((i 3))))))
		(_signal (_int tx ~extieee.std_logic_1164.STD_LOGIC 0 16(_architecture(_uni((i 3))))))
		(_signal (_int ena ~extieee.std_logic_1164.STD_LOGIC 0 17(_architecture(_uni((i 2))))))
		(_process
			(line__21(_architecture 0 0 21(_assignment (_target(0))(_sensitivity(0)))))
			(SEQUENCER_PROC(_architecture 1 0 36(_process (_wait_for)(_target(1)(8)))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . sim 3 -1)
)
I 000051 55 6946          1750100789144 Structural
(_unit VHDL (uart_tx 0 5(structural 0 23))
	(_version vc1)
	(_time 1750100789145 2025.06.16 13:06:29)
	(_source (\./../src/UART_TX.vhd\))
	(_code 1c494d1b4e4a4a0b11115a47491b141b191a1d1b1e)
	(_entity
		(_time 1750100533831)
	)
	(_component
		(RisingEdge_gen
			(_object
				(_generic (_int num_dff ~extstd.standard.INTEGER 0 73(_entity -1((i 4)))))
				(_port (_int XIN ~extieee.std_logic_1164.STD_LOGIC 0 76(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 77(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 78(_entity (_in))))
				(_port (_int XRE ~extieee.std_logic_1164.STD_LOGIC 0 79(_entity (_out))))
			)
		)
		(LatchSR
			(_object
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 26(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 27(_entity (_in))))
				(_port (_int SET ~extieee.std_logic_1164.STD_LOGIC 0 28(_entity (_in))))
				(_port (_int CLR ~extieee.std_logic_1164.STD_LOGIC 0 29(_entity (_in))))
				(_port (_int SOUT ~extieee.std_logic_1164.STD_LOGIC 0 30(_entity (_out))))
			)
		)
		(TimCirc
			(_object
				(_generic (_int ticks ~extstd.standard.INTEGER 0 36(_entity -1((i 1529)))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 39(_entity (_in))))
				(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 40(_entity (_in))))
				(_port (_int eot ~extieee.std_logic_1164.STD_LOGIC 0 41(_entity (_out))))
			)
		)
		(CountDown
			(_object
				(_generic (_int Ticks ~extstd.standard.INTEGER 0 47(_entity -1((i 10)))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 50(_entity (_in))))
				(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 51(_entity (_in))))
				(_port (_int dec ~extieee.std_logic_1164.STD_LOGIC 0 52(_entity (_in))))
				(_port (_int rdy ~extieee.std_logic_1164.STD_LOGIC 0 53(_entity (_out))))
			)
		)
		(Serializer
			(_object
				(_generic (_int buswidth ~extstd.standard.INTEGER 0 59(_entity -1((i 8)))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 62(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 63(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 64(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 5 i 0)))))
				(_port (_int DIN ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 64(_entity (_in))))
				(_port (_int LDR ~extieee.std_logic_1164.STD_LOGIC 0 65(_entity (_in))))
				(_port (_int SHF ~extieee.std_logic_1164.STD_LOGIC 0 66(_entity (_in))))
				(_port (_int BOUT ~extieee.std_logic_1164.STD_LOGIC 0 67(_entity (_out))))
			)
		)
	)
	(_instantiation U00 0 99(_component RisingEdge_gen)
		(_generic
			((num_dff)((i 1)))
		)
		(_port
			((XIN)(n_str))
			((CLK)(clk))
			((RST)(rst))
			((XRE)(deb_str))
		)
		(_use (_entity . RisingEdge_gen)
			(_generic
				((num_dff)((i 1)))
			)
		)
	)
	(_instantiation U01 0 110(_component LatchSR)
		(_port
			((RST)(rst))
			((CLK)(clk))
			((SET)(deb_str))
			((CLR)(EOC_S))
			((SOUT)(ENA_S))
		)
		(_use (_entity . LatchSR)
		)
	)
	(_instantiation U02 0 119(_component TimCirc)
		(_generic
			((ticks)(_code 6))
		)
		(_port
			((clk)(clk))
			((rst)(ENA_S))
			((eot)(SYN))
		)
		(_use (_entity . TimCirc)
			(_generic
				((ticks)(_code 7))
			)
		)
	)
	(_instantiation U03 0 129(_component CountDown)
		(_generic
			((Ticks)(_code 8))
		)
		(_port
			((clk)(clk))
			((rst)(ENA_S))
			((dec)(SYN))
			((rdy)(EOC_S))
		)
		(_use (_entity . CountDown)
			(_generic
				((Ticks)(_code 9))
			)
		)
	)
	(_instantiation U04 0 140(_component Serializer)
		(_generic
			((buswidth)(_code 10))
		)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((DIN)(d_serial))
			((LDR)(deb_str))
			((SHF)(SYN))
			((BOUT)(txd))
		)
		(_use (_entity . Serializer)
			(_generic
				((buswidth)(_code 11))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((DIN)(DIN))
				((LDR)(LDR))
				((SHF)(SHF))
				((BOUT)(BOUT))
			)
		)
	)
	(_object
		(_generic (_int buswidth ~extstd.standard.INTEGER 0 7 \8\ (_entity gms((i 8)))))
		(_generic (_int baudrate ~extstd.standard.INTEGER 0 8 \115200\ (_entity((i 115200)))))
		(_generic (_int source_clk ~extstd.standard.INTEGER 0 9 \50000000\ (_entity((i 50000000)))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_in))))
		(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 13(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~12 0 14(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 12 i 0)))))
		(_port (_int din ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~12 0 14(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~122 0 15(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 13 i 0)))))
		(_port (_int leds ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~122 0 15(_entity(_out))))
		(_port (_int str ~extieee.std_logic_1164.STD_LOGIC 0 16(_entity(_in))))
		(_port (_int txd ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity(_out))))
		(_port (_int deb ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_out))))
		(_port (_int rdy ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_out))))
		(_constant (_int baud_2_ticks ~extstd.standard.INTEGER 0 83(_architecture gms(_code 14))))
		(_type (_int ~STD_LOGIC_VECTOR{buswidth~downto~0}~13 0 85(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 15 i 0)))))
		(_signal (_int d_serial ~STD_LOGIC_VECTOR{buswidth~downto~0}~13 0 85(_architecture(_uni((_others(i 2)))))))
		(_signal (_int deb_str ~extieee.std_logic_1164.STD_LOGIC 0 86(_architecture(_uni((i 2))))))
		(_signal (_int n_str ~extieee.std_logic_1164.STD_LOGIC 0 87(_architecture(_uni((i 2))))))
		(_signal (_int ENA_S ~extieee.std_logic_1164.STD_LOGIC 0 88(_architecture(_uni((i 2))))))
		(_signal (_int EOC_S ~extieee.std_logic_1164.STD_LOGIC 0 89(_architecture(_uni((i 2))))))
		(_signal (_int SYN ~extieee.std_logic_1164.STD_LOGIC 0 90(_architecture(_uni((i 2))))))
		(_process
			(line__93(_architecture 0 0 93(_assignment (_alias((n_str)(str)))(_simpleassign "not")(_target(10))(_sensitivity(4)))))
			(line__94(_architecture 1 0 94(_assignment (_target(8))(_sensitivity(2)))))
			(line__95(_architecture 2 0 95(_assignment (_target(3))(_sensitivity(2)))))
			(line__96(_architecture 3 0 96(_assignment (_alias((rdy)(ENA_S)))(_simpleassign "not")(_target(7))(_sensitivity(11)))))
			(line__97(_architecture 4 0 97(_assignment (_alias((deb)(EOC_S)))(_simpleassign BUF)(_target(6))(_sensitivity(12)))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Structural 16 -1)
)
I 000049 55 1239          1750100789183 DataFlow
(_unit VHDL (coefficientrom 0 5(dataflow 0 13))
	(_version vc1)
	(_time 1750100789184 2025.06.16 13:06:29)
	(_source (\./../src/CoefficientROM.vhd\))
	(_code 4b1f1c494f1c1a5d4c445d11134d484d424d4e4d1e)
	(_entity
		(_time 1750100533921)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_port (_int SEL ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~0}~12 0 8(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 26 i 0)))))
		(_port (_int QOUT ~STD_LOGIC_VECTOR{26~downto~0}~12 0 8(_entity(_out))))
		(_process
			(COROM(_architecture 0 0 16(_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(50529027 50529027 50463235 50463235 33686274 50463234 197122)
		(33686018 33686018 50463491 33686018 33686274 33751555 131587)
		(50529027 50529027 50463235 33751810 50529026 33686274 197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . DataFlow 1 -1)
)
I 000051 55 1824          1750100789219 Behavioral
(_unit VHDL (loadregister 0 5(behavioral 0 18))
	(_version vc1)
	(_time 1750100789220 2025.06.16 13:06:29)
	(_source (\./../src/LoadRegister.vhd\))
	(_code 6a3e6d6a6d3d3f7c6c6478303e6c6d6c636d696d6e)
	(_entity
		(_time 1750100534013)
	)
	(_object
		(_generic (_int BusWidth ~extstd.standard.INTEGER 0 7 \7\ (_entity gms((i 7)))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_port (_int LDR ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~12 0 13(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 2 i 0)))))
		(_port (_int DIN ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~12 0 13(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~122 0 14(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 3 i 0)))))
		(_port (_int DOUT ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~122 0 14(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~13 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 4 i 0)))))
		(_signal (_int Qp ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~13 0 19(_architecture(_uni((_others(i 2)))))))
		(_signal (_int Qn ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~13 0 19(_architecture(_uni((_others(i 2)))))))
		(_process
			(Combinational(_architecture 0 0 22(_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(Sequential(_architecture 1 0 32(_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 8048          1750100789268 Structural
(_unit VHDL (mppt 0 5(structural 0 20))
	(_version vc1)
	(_time 1750100789269 2025.06.16 13:06:29)
	(_source (\./../src/MPPT.vhd\))
	(_code 99cd999790cfcd8e94ceddc2c89e999e9d9fcd9e99)
	(_entity
		(_time 1750100534101)
	)
	(_component
		(LoadRegister
			(_object
				(_generic (_int BusWidth ~extstd.standard.INTEGER 0 24(_entity -1((i 16)))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 27(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 28(_entity (_in))))
				(_port (_int LDR ~extieee.std_logic_1164.STD_LOGIC 0 29(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 4 i 0)))))
				(_port (_int DIN ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~13 0 30(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 5 i 0)))))
				(_port (_int DOUT ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 31(_entity (_out))))
			)
		)
		(PID
			(_object
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 37(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 38(_entity (_in))))
				(_port (_int STR ~extieee.std_logic_1164.STD_LOGIC 0 39(_entity (_in))))
				(_port (_int XIN ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_entity (_in))))
				(_port (_int UOUT ~STD_LOGIC_VECTOR{10~downto~0}~13 0 41(_entity (_out))))
			)
		)
		(PWM_Comp_deadtime
			(_object
				(_generic (_int bits ~extstd.standard.INTEGER 0 47(_entity -1((i 10)))))
				(_generic (_int deadtime ~extstd.standard.INTEGER 0 48(_entity -1((i 100)))))
				(_generic (_int freq ~extstd.standard.INTEGER 0 49(_entity -1((i 50000)))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 52(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 53(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{bits-1~downto~0}~13 0 54(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 6 i 0)))))
				(_port (_int DUT ~STD_LOGIC_VECTOR{bits-1~downto~0}~13 0 54(_entity (_in))))
				(_port (_int PWM ~extieee.std_logic_1164.STD_LOGIC 0 55(_entity (_out))))
				(_port (_int PWM_comp ~extieee.std_logic_1164.STD_LOGIC 0 56(_entity (_out))))
				(_port (_int DEB ~extieee.std_logic_1164.STD_LOGIC 0 57(_entity (_out))))
			)
		)
	)
	(_instantiation LDR_1 0 76(_component LoadRegister)
		(_generic
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(DATA_INA))
			((DOUT)(DATA_BUFFER))
		)
		(_use (_entity . LoadRegister)
			(_generic
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_instantiation LDR_2 0 88(_component LoadRegister)
		(_generic
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(DATA_BUFFER))
			((DOUT)(DATA_BUFFER_LAST))
		)
		(_use (_entity . LoadRegister)
			(_generic
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_instantiation U_PID 0 130(_component PID)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STR)(STR_PID))
			((XIN)(ERR_BUFFER))
			((UOUT)(DUT_INC))
		)
		(_use (_entity . PID)
		)
	)
	(_instantiation U_PWM 0 139(_component PWM_Comp_deadtime)
		(_generic
			((bits)((i 12)))
			((deadtime)((i 100)))
			((freq)((i 25000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((DUT)(DUTY_PWM))
			((PWM)(Hi_MOSFET))
			((PWM_comp)(Lo_MOSFET))
			((DEB)(_open))
		)
		(_use (_entity . PWM_Comp_deadtime)
			(_generic
				((bits)((i 12)))
				((deadtime)((i 100)))
				((freq)((i 25000)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((DUT)(DUT))
				((PWM)(PWM))
				((PWM_comp)(PWM_comp))
				((DEB)(DEB))
			)
		)
	)
	(_object
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 7(_entity(_in)(_event))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in))))
		(_port (_int STR ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_port (_int DATA_INA ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_port (_int ERR ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 11 i 0)))))
		(_port (_int DUT ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_port (_int PWR ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13(_entity(_out))))
		(_port (_int Hi_MOSFET ~extieee.std_logic_1164.STD_LOGIC 0 14(_entity(_out))))
		(_port (_int Lo_MOSFET ~extieee.std_logic_1164.STD_LOGIC 0 15(_entity(_out))))
		(_port (_int SHTDWN ~extieee.std_logic_1164.STD_LOGIC 0 16(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 41(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 10 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 61(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 11 i 0)))))
		(_constant (_int MAX_CYCLE ~STD_LOGIC_VECTOR{11~downto~0}~13 0 61(_architecture(_string \"011111111110"\))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_signal (_int DATA_BUFFER ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_architecture(_uni((_others(i 2)))))))
		(_signal (_int DATA_BUFFER_LAST ~STD_LOGIC_VECTOR{15~downto~0}~134 0 64(_architecture(_uni((_others(i 2)))))))
		(_signal (_int ERR_BUFFER ~STD_LOGIC_VECTOR{15~downto~0}~134 0 65(_architecture(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~136 0 66(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 10 i 0)))))
		(_signal (_int DUT_INC ~STD_LOGIC_VECTOR{10~downto~0}~136 0 66(_architecture(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 67(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 11 i 0)))))
		(_signal (_int DUTY_PWM ~STD_LOGIC_VECTOR{11~downto~0}~138 0 67(_architecture(_uni))))
		(_signal (_int STR_PREV ~extieee.std_logic_1164.STD_LOGIC 0 68(_architecture(_uni((i 2))))))
		(_signal (_int STR_PID ~extieee.std_logic_1164.STD_LOGIC 0 69(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 102(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_variable (_int TEMP_ERR ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 102(_process 2((_others(i 2))))))
		(_process
			(line__72(_architecture 0 0 72(_assignment (_alias((PWR)(DATA_INA)))(_target(6))(_sensitivity(3)))))
			(line__73(_architecture 1 0 73(_assignment (_alias((SHTDWN)(_string \"1"\)))(_target(9)))))
			(ERR_PROC(_architecture 2 0 101(_process (_simple)(_target(12)(14)(15)(16)(4))(_sensitivity(0)(1))(_read(10)(11)(12)(13)(14)(15)(2)))))
			(line__128(_architecture 3 0 128(_assignment (_alias((DUT)(DUTY_PWM)))(_target(5))(_sensitivity(14)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (2 SIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 7 -1)
)
I 000051 55 10110         1750100789308 Structural
(_unit VHDL (pid 0 6(structural 0 16))
	(_version vc1)
	(_time 1750100789309 2025.06.16 13:06:29)
	(_source (\./../src/PID.vhd\))
	(_code c89d9c9dc99f98dfcf9ad1929dcfc8cec1cecccfc8)
	(_entity
		(_time 1750100534185)
	)
	(_component
		(LatchSR
			(_object
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 20(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 21(_entity (_in))))
				(_port (_int SET ~extieee.std_logic_1164.STD_LOGIC 0 22(_entity (_in))))
				(_port (_int CLR ~extieee.std_logic_1164.STD_LOGIC 0 23(_entity (_in))))
				(_port (_int SOUT ~extieee.std_logic_1164.STD_LOGIC 0 24(_entity (_out))))
			)
		)
		(FreeRunCounter
			(_object
				(_generic (_int buswidth ~extstd.standard.INTEGER 0 43(_entity -1((i 8)))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 46(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 47(_entity (_in))))
				(_port (_int INC ~extieee.std_logic_1164.STD_LOGIC 0 48(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 49(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 4 i 0)))))
				(_port (_int CNT ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 49(_entity (_out))))
			)
		)
		(CountDown
			(_object
				(_generic (_int Ticks ~extstd.standard.INTEGER 0 31(_entity -1((i 10)))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 34(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 35(_entity (_in))))
				(_port (_int DEC ~extieee.std_logic_1164.STD_LOGIC 0 36(_entity (_in))))
				(_port (_int RDY ~extieee.std_logic_1164.STD_LOGIC 0 37(_entity (_out))))
			)
		)
		(LoadRegister
			(_object
				(_generic (_int BusWidth ~extstd.standard.INTEGER 0 55(_entity -1((i 7)))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 58(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 59(_entity (_in))))
				(_port (_int LDR ~extieee.std_logic_1164.STD_LOGIC 0 60(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 61(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 5 i 0)))))
				(_port (_int DIN ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 61(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~134 0 62(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 6 i 0)))))
				(_port (_int DOUT ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~134 0 62(_entity (_out))))
			)
		)
		(CoefficientROM
			(_object
				(_port (_int SEL ~STD_LOGIC_VECTOR{1~downto~0}~13 0 68(_entity (_in))))
				(_port (_int QOUT ~STD_LOGIC_VECTOR{26~downto~0}~13 0 69(_entity (_out))))
			)
		)
		(Saturation
			(_object
				(_port (_int DIN ~STD_LOGIC_VECTOR{47~downto~0}~13 0 76(_entity (_in))))
				(_port (_int DOUT ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77(_entity (_out))))
			)
		)
	)
	(_instantiation U01 0 99(_component LatchSR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((SET)(STR))
			((CLR)(EOC))
			((SOUT)(ENA))
		)
		(_use (_entity . LatchSR)
		)
	)
	(_instantiation U02 0 101(_component FreeRunCounter)
		(_generic
			((buswidth)((i 2)))
		)
		(_port
			((RST)(ENA))
			((CLK)(CLK))
			((INC)((i 3)))
			((CNT)(SEL))
		)
		(_use (_entity . FreeRunCounter)
			(_generic
				((buswidth)((i 2)))
			)
			(_port
				((inc)(INC))
				((clk)(CLK))
				((rst)(RST))
				((cnt)(CNT))
			)
		)
	)
	(_instantiation U03 0 103(_component CountDown)
		(_generic
			((Ticks)((i 3)))
		)
		(_port
			((CLK)(CLK))
			((RST)(ENA))
			((DEC)((i 3)))
			((RDY)(EOC))
		)
		(_use (_entity . CountDown)
			(_generic
				((Ticks)((i 3)))
			)
			(_port
				((clk)(CLK))
				((rst)(RST))
				((dec)(DEC))
				((rdy)(RDY))
			)
		)
	)
	(_instantiation U04 0 105(_component LoadRegister)
		(_generic
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(XIN))
			((DOUT)(EK0))
		)
		(_use (_entity . LoadRegister)
			(_generic
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_instantiation U05 0 106(_component LoadRegister)
		(_generic
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(EK0))
			((DOUT)(EK1))
		)
		(_use (_entity . LoadRegister)
			(_generic
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_instantiation U06 0 107(_component LoadRegister)
		(_generic
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(EK1))
			((DOUT)(EK2))
		)
		(_use (_entity . LoadRegister)
			(_generic
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_instantiation U07 0 115(_component CoefficientROM)
		(_port
			((SEL)(SEL))
			((QOUT)(QMUX))
		)
		(_use (_entity . CoefficientROM)
		)
	)
	(_instantiation U19 0 121(_component LoadRegister)
		(_generic
			((BusWidth)((i 48)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(ENA))
			((DIN)(RSUM))
			((DOUT)(ACCU))
		)
		(_use (_entity . LoadRegister)
			(_generic
				((BusWidth)((i 48)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_instantiation U20 0 122(_component LoadRegister)
		(_generic
			((BusWidth)((i 48)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(EOC))
			((DIN)(ACCU))
			((DOUT)(UNSAT))
		)
		(_use (_entity . LoadRegister)
			(_generic
				((BusWidth)((i 48)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_instantiation U22 0 124(_component Saturation)
		(_port
			((DIN)(UNSAT))
			((DOUT)(UOUT))
		)
		(_use (_entity . Saturation)
		)
	)
	(_object
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_in))))
		(_port (_int STR ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_port (_int XIN ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 10 i 0)))))
		(_port (_int UOUT ~STD_LOGIC_VECTOR{10~downto~0}~12 0 12(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 68(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~0}~13 0 69(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 26 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{47~downto~0}~13 0 76(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 47 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 10 i 0)))))
		(_signal (_int ENA ~extieee.std_logic_1164.STD_LOGIC 0 84(_architecture(_uni))))
		(_signal (_int EOC ~extieee.std_logic_1164.STD_LOGIC 0 84(_architecture(_uni))))
		(_signal (_int RSS ~extieee.std_logic_1164.STD_LOGIC 0 84(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 85(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int SEL ~STD_LOGIC_VECTOR{1~downto~0}~136 0 85(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 86(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_signal (_int EK0 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 86(_architecture(_uni((_others(i 2)))))))
		(_signal (_int EK1 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 86(_architecture(_uni((_others(i 2)))))))
		(_signal (_int EK2 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 86(_architecture(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 87(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 17 i 0)))))
		(_signal (_int EMUX ~STD_LOGIC_VECTOR{17~downto~0}~13 0 87(_architecture(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~0}~138 0 88(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 26 i 0)))))
		(_signal (_int QMUX ~STD_LOGIC_VECTOR{26~downto~0}~138 0 88(_architecture(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{44~downto~0}~13 0 89(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 44 i 0)))))
		(_signal (_int MULT ~STD_LOGIC_VECTOR{44~downto~0}~13 0 89(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{47~downto~0}~1310 0 90(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 47 i 0)))))
		(_signal (_int EMUL ~STD_LOGIC_VECTOR{47~downto~0}~1310 0 90(_architecture(_uni))))
		(_signal (_int RSUM ~STD_LOGIC_VECTOR{47~downto~0}~1310 0 91(_architecture(_uni((_others(i 2)))))))
		(_signal (_int ACCU ~STD_LOGIC_VECTOR{47~downto~0}~1310 0 92(_architecture(_uni((_others(i 2)))))))
		(_signal (_int UNSAT ~STD_LOGIC_VECTOR{47~downto~0}~1310 0 93(_architecture(_uni))))
		(_process
			(line__109(_architecture 0 0 109(_assignment (_target(12))(_sensitivity(8)(9)(10)(11)))))
			(line__117(_architecture 1 0 117(_assignment (_target(14))(_sensitivity(12)(13)))))
			(line__118(_architecture 2 0 118(_assignment (_target(15))(_sensitivity(14)))))
			(line__119(_architecture 3 0 119(_assignment (_target(16))(_sensitivity(15)(17)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (2 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . Structural 7 -1)
)
I 000051 55 3805          1750100789357 Structural
(_unit VHDL (pwm_ent 0 5(structural 0 21))
	(_version vc1)
	(_time 1750100789358 2025.06.16 13:06:29)
	(_source (\./../src/PWM_ent.vhd\))
	(_code f6a3a2a7f7a1f6e3a5f1e3acf2f1f2f1f6f1f1f0a2)
	(_entity
		(_time 1750100534275)
	)
	(_component
		(TimCirc
			(_object
				(_generic (_int ticks ~extstd.standard.INTEGER 0 36(_entity -1((i 24)))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 39(_entity (_in))))
				(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 40(_entity (_in))))
				(_port (_int eot ~extieee.std_logic_1164.STD_LOGIC 0 41(_entity (_out))))
			)
		)
		(FreeRunCounter
			(_object
				(_generic (_int buswidth ~extstd.standard.INTEGER 0 24(_entity -1((i 3)))))
				(_port (_int inc ~extieee.std_logic_1164.STD_LOGIC 0 27(_entity (_in))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 28(_entity (_in))))
				(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 29(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 3 i 0)))))
				(_port (_int cnt ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 30(_entity (_out))))
			)
		)
	)
	(_instantiation U01 0 49(_component TimCirc)
		(_generic
			((ticks)(_code 4))
		)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((eot)(SYN))
		)
		(_use (_entity . TimCirc)
			(_generic
				((ticks)(_code 5))
			)
		)
	)
	(_instantiation U02 0 59(_component FreeRunCounter)
		(_generic
			((buswidth)(_code 6))
		)
		(_port
			((inc)(SYN))
			((clk)(CLK))
			((rst)(RST))
			((cnt)(CNT_S))
		)
		(_use (_entity . FreeRunCounter)
			(_generic
				((buswidth)(_code 7))
			)
			(_port
				((inc)(inc))
				((clk)(clk))
				((rst)(rst))
				((cnt)(cnt))
			)
		)
	)
	(_object
		(_generic (_int CLK_FREQ ~extstd.standard.INTEGER 0 7 \50000000\ (_entity((i 50000000)))))
		(_generic (_int COUNTER_BITS ~extstd.standard.INTEGER 0 9 \10\ (_entity gms((i 10)))))
		(_generic (_int FREQ ~extstd.standard.INTEGER 0 10 \50\ (_entity((i 50)))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 13(_entity(_in))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 14(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~12 0 15(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 8 i 0)))))
		(_port (_int DUT ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~12 0 15(_entity(_in))))
		(_port (_int PWM ~extieee.std_logic_1164.STD_LOGIC 0 16(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_port (_int DEB ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17(_entity(_out))))
		(_constant (_int TIMER_TICKS ~extstd.standard.INTEGER 0 45(_architecture gms(_code 9))))
		(_signal (_int SYN ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~13 0 47(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 10 i 0)))))
		(_signal (_int CNT_S ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~13 0 47(_architecture(_uni((_others(i 2)))))))
		(_process
			(line__71(_architecture 0 0 71(_assignment (_target(4(1))))))
			(line__72(_architecture 1 0 72(_assignment (_alias((DEB(0))(SYN)))(_target(4(0)))(_sensitivity(5)))))
			(COMB_PROC(_architecture 2 0 74(_process (_simple)(_target(3))(_sensitivity(6)(2)))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Structural 11 -1)
)
I 000051 55 1544          1750100789393 Behavioral
(_unit VHDL (saturation 0 5(behavioral 0 12))
	(_version vc1)
	(_time 1750100789394 2025.06.16 13:06:29)
	(_source (\./../src/Saturation.vhd\))
	(_code 16434011114046011218044c461112101f10401043)
	(_entity
		(_time 1750100534361)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{47~downto~0}~12 0 7(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 47 i 0)))))
		(_port (_int DIN ~STD_LOGIC_VECTOR{47~downto~0}~12 0 7(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 8(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 10 i 0)))))
		(_port (_int DOUT ~STD_LOGIC_VECTOR{10~downto~0}~12 0 8(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{47~downto~0}~13 0 13(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 47 i 0)))))
		(_constant (_int DMAX ~STD_LOGIC_VECTOR{47~downto~0}~13 0 13(_architecture(_string \"000000000000000000000011111111110000000000000000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{47~downto~0}~132 0 14(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 47 i 0)))))
		(_constant (_int DMIN ~STD_LOGIC_VECTOR{47~downto~0}~132 0 14(_architecture(_string \"111111111111111111111100000000010000000000000000"\))))
		(_process
			(COMB_PROC(_architecture 0 0 16(_process (_simple)(_target(1))(_sensitivity(0))(_monitor))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (1 SIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1411          1750101096623 Behavioral
(_unit VHDL (countdown 0 5(behavioral 0 17))
	(_version vc1)
	(_time 1750101096624 2025.06.16 13:11:36)
	(_source (\./../src/CountDown.vhd\))
	(_code 38386e3d666e692e6e3b2c626d3e6e3f3f3e6d3e3b)
	(_entity
		(_time 1750100532543)
	)
	(_object
		(_generic (_int Ticks ~extstd.standard.INTEGER 0 7 \10\ (_entity gms((i 10)))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in)(_event))))
		(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in))))
		(_port (_int dec ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_in))))
		(_port (_int rdy ~extieee.std_logic_1164.STD_LOGIC 0 13(_entity(_out))))
		(_signal (_int Cp ~extstd.standard.INTEGER 0 18(_architecture(_uni(_code 2)))))
		(_signal (_int Cn ~extstd.standard.INTEGER 0 19(_architecture(_uni((i 0))))))
		(_signal (_int rdy_s ~extieee.std_logic_1164.STD_LOGIC 0 20(_architecture(_uni((i 2))))))
		(_process
			(Combinational_PROC(_architecture 0 0 23(_process (_simple)(_target(5)(3))(_sensitivity(4)(0))(_read(2)))))
			(SEQUENTIAL_PROC(_architecture 1 0 45(_process (_target(4))(_sensitivity(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1917          1750101096669 Behavioral
(_unit VHDL (dead_time_gen 0 5(behavioral 0 18))
	(_version vc1)
	(_time 1750101096670 2025.06.16 13:11:36)
	(_source (\./../src/Dead_time_gen.vhd\))
	(_code 67673667653032716134213c32616e613361626231)
	(_entity
		(_time 1750100532662)
	)
	(_object
		(_generic (_int num_dff ~extstd.standard.INTEGER 0 7 \4\ (_entity gms((i 4)))))
		(_port (_int XIN ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~12 0 13(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 3 i 0)))))
		(_port (_int Qp_deb ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~12 0 13(_entity(_out))))
		(_port (_int XOUT ~extieee.std_logic_1164.STD_LOGIC 0 14(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 4 i 0)))))
		(_signal (_int Qp ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 19(_architecture(_uni((_others(i 2)))))))
		(_signal (_int ones ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 20(_architecture(_uni((_others(i 3)))))))
		(_signal (_int Comp ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 21(_architecture(_uni((_others(i 2)))))))
		(_process
			(COMPARE_PROC(_architecture 0 0 24(_process (_simple)(_target(4)(7))(_sensitivity(1)(5))(_read(0)(6)(7)))))
			(DFF_PROC(_architecture 1 0 34(_process (_target(5(0))(5))(_sensitivity(1)(2)(0)(5))(_dssslsensitivity 2))))
			(line__46(_architecture 2 0 46(_assignment (_target(3))(_sensitivity(5)))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_split (5)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1607          1750101096732 Behavioral
(_unit VHDL (freeruncounter 0 5(behavioral 0 17))
	(_version vc1)
	(_time 1750101096733 2025.06.16 13:11:36)
	(_source (\./../src/FreeRunCounter.vhd\))
	(_code a5a5f6f3a2f2f4b3a2a5b7fef1a3f0a3a6a3f3a2a0)
	(_entity
		(_time 1750100532752)
	)
	(_object
		(_generic (_int buswidth ~extstd.standard.INTEGER 0 7 \3\ (_entity gms((i 3)))))
		(_port (_int inc ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~12 0 13(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 2 i 0)))))
		(_port (_int cnt ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~12 0 13(_entity(_out))))
		(_signal (_int Cn ~extstd.standard.INTEGER 0 18(_architecture(_uni((i 0))))))
		(_signal (_int Cp ~extstd.standard.INTEGER 0 19(_architecture(_uni((i 0))))))
		(_process
			(COMBINATIONAL_PROC(_architecture 0 0 22(_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_monitor)(_read(4)(5)))))
			(Sequential_PROC(_architecture 1 0 32(_process (_target(5))(_sensitivity(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 7026          1750101096783 Structural
(_unit VHDL (get_ina219 0 5(structural 0 17))
	(_version vc1)
	(_time 1750101096784 2025.06.16 13:11:36)
	(_source (\./../src/Get_INA219.vhd\))
	(_code d4d48686d58284c1d181cd8ed0d2d5d7d6d7d5d7dd)
	(_entity
		(_time 1750100532840)
	)
	(_component
		(TimCirc
			(_object
				(_generic (_int ticks ~extstd.standard.INTEGER 0 21(_entity -1((i 1529)))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 24(_entity (_in))))
				(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 25(_entity (_in))))
				(_port (_int eot ~extieee.std_logic_1164.STD_LOGIC 0 26(_entity (_out))))
			)
		)
		(i2c_master
			(_object
				(_generic (_int input_clk ~extstd.standard.INTEGER 0 42(_entity -1((i 50000000)))))
				(_generic (_int bus_clk ~extstd.standard.INTEGER 0 43(_entity -1((i 400000)))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 45(_entity (_in))))
				(_port (_int reset_n ~extieee.std_logic_1164.STD_LOGIC 0 46(_entity (_in))))
				(_port (_int ena ~extieee.std_logic_1164.STD_LOGIC 0 47(_entity (_in))))
				(_port (_int addr ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_entity (_in))))
				(_port (_int rw ~extieee.std_logic_1164.STD_LOGIC 0 49(_entity (_in))))
				(_port (_int data_wr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 50(_entity (_in))))
				(_port (_int busy ~extieee.std_logic_1164.STD_LOGIC 0 51(_entity (_out))))
				(_port (_int data_rd ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_entity (_out))))
				(_port (_int ack_error ~extieee.std_logic_1164.STD_LOGIC 0 53(_entity (_buffer))))
				(_port (_int sda ~extieee.std_logic_1164.STD_LOGIC 0 54(_entity (_inout))))
				(_port (_int scl ~extieee.std_logic_1164.STD_LOGIC 0 55(_entity (_inout))))
			)
		)
	)
	(_instantiation U_TIM 0 82(_component TimCirc)
		(_generic
			((ticks)((i 5000000)))
		)
		(_port
			((clk)(CLK))
			((rst)(ENA))
			((eot)(STR))
		)
		(_use (_entity . TimCirc)
			(_generic
				((ticks)((i 5000000)))
			)
		)
	)
	(_instantiation U_I2C 0 92(_component i2c_master)
		(_generic
			((input_clk)((i 50000000)))
			((bus_clk)((i 400000)))
		)
		(_port
			((clk)(CLK))
			((reset_n)(RST))
			((ena)(ENA_I2C))
			((addr)(_string \"1000000"\))
			((rw)(RW))
			((data_wr)(data_wr))
			((busy)(BUSY))
			((data_rd)(DATA))
			((ack_error)(ACK_ERR))
			((sda)(SDA))
			((scl)(SCL))
		)
		(_use (_entity . i2c_master)
			(_generic
				((input_clk)((i 50000000)))
				((bus_clk)((i 400000)))
			)
			(_port
				((clk)(clk))
				((reset_n)(reset_n))
				((ena)(ena))
				((addr)(addr))
				((rw)(rw))
				((data_wr)(data_wr))
				((busy)(busy))
				((data_rd)(data_rd))
				((ack_error)(ack_error))
				((sda)(sda))
				((scl)(scl))
			)
		)
	)
	(_object
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 7(_entity(_in)(_event))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in))))
		(_port (_int SDA ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_inout))))
		(_port (_int SCL ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_inout))))
		(_port (_int ENA ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in))))
		(_port (_int DONE ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_port (_int DATA_RD ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 50(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~134 0 60(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_constant (_int INA219_ADDR ~STD_LOGIC_VECTOR{6~downto~0}~134 0 60(_architecture(_string \"1000000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 61(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_constant (_int INA219_PWR_REG ~STD_LOGIC_VECTOR{7~downto~0}~136 0 61(_architecture(_string \"00000100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 62(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_constant (_int INA219_CALIB ~STD_LOGIC_VECTOR{7~downto~0}~138 0 62(_architecture(_string \"00000101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_constant (_int INA219_CALIB_VALUE ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_architecture(_string \"0000010011101101"\))))
		(_signal (_int ED ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int STR ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int BUSY_PREV ~extieee.std_logic_1164.STD_LOGIC 0 69(_architecture(_uni((i 2))))))
		(_signal (_int LAT ~extieee.std_logic_1164.STD_LOGIC 0 70(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 71(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_signal (_int DATA_RD_INT ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 71(_architecture(_uni((_others(i 2)))))))
		(_signal (_int ENA_I2C ~extieee.std_logic_1164.STD_LOGIC 0 73(_architecture(_uni((i 2))))))
		(_signal (_int RW ~extieee.std_logic_1164.STD_LOGIC 0 74(_architecture(_uni((i 3))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 75(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_signal (_int DATA ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 75(_architecture(_uni((_others(i 2)))))))
		(_signal (_int data_wr ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 76(_architecture(_uni((_others(i 2)))))))
		(_signal (_int BUSY ~extieee.std_logic_1164.STD_LOGIC 0 77(_architecture(_uni((i 2))))))
		(_signal (_int ACK_ERR ~extieee.std_logic_1164.STD_LOGIC 0 78(_architecture(_uni((i 2))))))
		(_type (_int ~INTEGER~range~0~to~7~13 0 112(_scalar (_to i 0 i 7))))
		(_variable (_int BUSY_CNT ~INTEGER~range~0~to~7~13 0 112(_process 0((i 0)))))
		(_process
			(FSM_PROC(_architecture 0 0 111(_process (_simple)(_target(9)(11(d_7_0))(11(d_15_8))(11)(12)(13)(15)(5)(6))(_sensitivity(0)(1))(_read(8)(9)(11)(14)(16)(17)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 1 -1)
)
I 000044 55 1859          1750101096841 sim
(_unit VHDL (get_ina219_tb 0 5(sim 0 8))
	(_version vc1)
	(_time 1750101096842 2025.06.16 13:11:36)
	(_source (\./../src/Get_INA219_tb.vhd\))
	(_code 131342141545430647400a4917151210111012101a)
	(_entity
		(_time 1750100532928)
	)
	(_instantiation DUT 0 25(_entity . Get_INA219)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((SDA)(sda))
			((SCL)(scl))
			((ENA)(str))
			((DONE)(done))
			((DATA_RD)(data_rd))
		)
	)
	(_object
		(_constant (_int clk_hz ~extstd.standard.INTEGER 0 10(_architecture((i 50000000)))))
		(_constant (_int clk_period ~extstd.standard.TIME 0 11(_architecture gms(_code 2))))
		(_signal (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 13(_architecture(_uni((i 3))))))
		(_signal (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 14(_architecture(_uni((i 3))))))
		(_signal (_int sda ~extieee.std_logic_1164.STD_LOGIC 0 15(_architecture(_uni((i 4))))))
		(_signal (_int scl ~extieee.std_logic_1164.STD_LOGIC 0 16(_architecture(_uni((i 4))))))
		(_signal (_int str ~extieee.std_logic_1164.STD_LOGIC 0 17(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_signal (_int data_rd ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_architecture(_uni))))
		(_signal (_int done ~extieee.std_logic_1164.STD_LOGIC 0 19(_architecture(_uni))))
		(_process
			(line__23(_architecture 0 0 23(_assignment (_target(0))(_sensitivity(0)))))
			(SEQUENCER_PROC(_architecture 1 0 36(_process (_wait_for)(_target(1)(4)))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . sim 3 -1)
)
I 000051 55 1268          1750101096922 Behavioral
(_unit VHDL (latch_1 0 5(behavioral 0 15))
	(_version vc1)
	(_time 1750101096923 2025.06.16 13:11:36)
	(_source (\./../src/Latch_1.vhd\))
	(_code 616164616137317760607938666260673267606665)
	(_entity
		(_time 1750100533129)
	)
	(_object
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 7(_entity(_in))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in)(_event))))
		(_port (_int SET ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_in))))
		(_port (_int CLR ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int SOUT ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_out))))
		(_signal (_int Qp ~extieee.std_logic_1164.STD_LOGIC 0 16(_architecture(_uni((i 2))))))
		(_signal (_int Qn ~extieee.std_logic_1164.STD_LOGIC 0 16(_architecture(_uni((i 2))))))
		(_process
			(COMBINATIONAL_PROC(_architecture 0 0 19(_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5))(_read(6)))))
			(SEQUENTIAL_PROC(_architecture 1 0 31(_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1248          1750101096968 Behavioral
(_unit VHDL (latchsr 0 5(behavioral 0 15))
	(_version vc1)
	(_time 1750101096969 2025.06.16 13:11:36)
	(_source (\./../src/LatchSR.vhd\))
	(_code 9090959f91c6c086919088cbc2979296c396919794)
	(_entity
		(_time 1750100533220)
	)
	(_object
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 7(_entity(_in))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in)(_event))))
		(_port (_int SET ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_in))))
		(_port (_int CLR ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int SOUT ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_out))))
		(_signal (_int Qp ~extieee.std_logic_1164.STD_LOGIC 0 16(_architecture(_uni((i 2))))))
		(_signal (_int Qn ~extieee.std_logic_1164.STD_LOGIC 0 16(_architecture(_uni((i 2))))))
		(_process
			(Combinational(_architecture 0 0 18(_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(Sequential(_architecture 1 0 30(_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 5104          1750101097028 Structural
(_unit VHDL (pwm_comp_deadtime 0 5(structural 0 21))
	(_version vc1)
	(_time 1750101097029 2025.06.16 13:11:37)
	(_source (\./../src/PWM_Comp_deadtime.vhd\))
	(_code cecf989a9c99cedb9ec8dd94c9c89ac9cecb98c8ca)
	(_entity
		(_time 1750100533307)
	)
	(_component
		(PWM_ent
			(_object
				(_generic (_int CLK_FREQ ~extstd.standard.INTEGER 0 37(_entity -1((i 50000000)))))
				(_generic (_int COUNTER_BITS ~extstd.standard.INTEGER 0 39(_entity -1((i 10)))))
				(_generic (_int FREQ ~extstd.standard.INTEGER 0 40(_entity -1((i 50)))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 43(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 44(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~13 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 2 i 0)))))
				(_port (_int DUT ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~13 0 45(_entity (_in))))
				(_port (_int PWM ~extieee.std_logic_1164.STD_LOGIC 0 46(_entity (_out))))
				(_port (_int DEB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_entity (_out))))
			)
		)
		(Dead_time_gen
			(_object
				(_generic (_int num_dff ~extstd.standard.INTEGER 0 24(_entity -1((i 4)))))
				(_port (_int XIN ~extieee.std_logic_1164.STD_LOGIC 0 27(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 28(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 29(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 3 i 0)))))
				(_port (_int Qp_deb ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 30(_entity (_out))))
				(_port (_int XOUT ~extieee.std_logic_1164.STD_LOGIC 0 31(_entity (_out))))
			)
		)
	)
	(_instantiation U01 0 56(_component PWM_ent)
		(_generic
			((CLK_FREQ)((i 50000000)))
			((COUNTER_BITS)(_code 4))
			((FREQ)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((DUT)(DUT))
			((PWM)(PWM_Norm))
			((DEB)(_open))
		)
		(_use (_entity . PWM_ent)
			(_generic
				((CLK_FREQ)((i 50000000)))
				((COUNTER_BITS)(_code 6))
				((FREQ)(_code 7))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((DUT)(DUT))
				((PWM)(PWM))
				((DEB)(DEB))
			)
		)
	)
	(_instantiation U02 0 73(_component Dead_time_gen)
		(_generic
			((num_dff)(_code 8))
		)
		(_port
			((XIN)(N_PWM))
			((CLK)(CLK))
			((RST)(RST))
			((Qp_deb)(_open))
			((XOUT)(PWM_Comp))
		)
		(_use (_entity . Dead_time_gen)
			(_generic
				((num_dff)(_code 9))
			)
			(_port
				((XIN)(XIN))
				((CLK)(CLK))
				((RST)(RST))
				((Qp_deb)(Qp_deb))
				((XOUT)(XOUT))
			)
		)
	)
	(_instantiation U03 0 85(_component Dead_time_gen)
		(_generic
			((num_dff)(_code 10))
		)
		(_port
			((XIN)(PWM_Norm))
			((CLK)(CLK))
			((RST)(RST))
			((Qp_deb)(_open))
			((XOUT)(PWM_S))
		)
		(_use (_entity . Dead_time_gen)
			(_generic
				((num_dff)(_code 11))
			)
			(_port
				((XIN)(XIN))
				((CLK)(CLK))
				((RST)(RST))
				((Qp_deb)(Qp_deb))
				((XOUT)(XOUT))
			)
		)
	)
	(_object
		(_generic (_int bits ~extstd.standard.INTEGER 0 7 \10\ (_entity gms((i 10)))))
		(_generic (_int deadtime ~extstd.standard.INTEGER 0 8 \100\ (_entity((i 100)))))
		(_generic (_int freq ~extstd.standard.INTEGER 0 9 \50000\ (_entity((i 50000)))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_in))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 13(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{bits-1~downto~0}~12 0 14(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 12 i 0)))))
		(_port (_int DUT ~STD_LOGIC_VECTOR{bits-1~downto~0}~12 0 14(_entity(_in))))
		(_port (_int PWM ~extieee.std_logic_1164.STD_LOGIC 0 15(_entity(_out))))
		(_port (_int PWM_comp ~extieee.std_logic_1164.STD_LOGIC 0 16(_entity(_out))))
		(_port (_int DEB ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_constant (_int deadtime_2_dff ~extstd.standard.INTEGER 0 51(_architecture gms(_code 13))))
		(_signal (_int N_PWM ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int PWM_S ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int PWM_Norm ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_process
			(line__70(_architecture 0 0 70(_assignment (_alias((PWM)(PWM_S)))(_simpleassign BUF)(_target(3))(_sensitivity(7)))))
			(line__71(_architecture 1 0 71(_assignment (_alias((N_PWM)(PWM_Norm)))(_simpleassign "not")(_target(6))(_sensitivity(8)))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Structural 14 -1)
)
I 000051 55 1753          1750101097084 Behavioral
(_unit VHDL (risingedge_gen 0 5(behavioral 0 17))
	(_version vc1)
	(_time 1750101097085 2025.06.16 13:11:37)
	(_source (\./../src/Rising_edge_gen.vhd\))
	(_code fdfca9ada0abaaebf7afb8a7abfbf8fbf9fbfafbf8)
	(_entity
		(_time 1750100533397)
	)
	(_object
		(_generic (_int num_dff ~extstd.standard.INTEGER 0 7 \4\ (_entity gms((i 4)))))
		(_port (_int XIN ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_in))))
		(_port (_int XRE ~extieee.std_logic_1164.STD_LOGIC 0 13(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 18(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 2 i 0)))))
		(_signal (_int Qp ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 18(_architecture(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{num_dff-2~downto~0}~13 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 3 i 0)))))
		(_signal (_int ones ~STD_LOGIC_VECTOR{num_dff-2~downto~0}~13 0 19(_architecture(_uni((_others(i 3)))))))
		(_signal (_int Comp ~STD_LOGIC_VECTOR{num_dff-2~downto~0}~13 0 20(_architecture(_uni((_others(i 2)))))))
		(_process
			(COMPARE_PROC(_architecture 0 0 40(_process (_simple)(_target(3)(6))(_sensitivity(1)(4))(_read(0)(5)(6)))))
			(DFF_PROC(_architecture 1 0 50(_process (_target(4(0))(4))(_sensitivity(1)(2)(0)(4))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1764          1750101097158 Behavioral
(_unit VHDL (serializer 0 5(behavioral 0 19))
	(_version vc1)
	(_time 1750101097159 2025.06.16 13:11:37)
	(_source (\./../src/Serializer.vhd\))
	(_code 4b4b48491c1d1d5d401e5a11494d424c1a4d4e4c49)
	(_entity
		(_time 1750100533484)
	)
	(_object
		(_generic (_int buswidth ~extstd.standard.INTEGER 0 7 \8\ (_entity gms((i 8)))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in)(_event))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 2 i 0)))))
		(_port (_int DIN ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~12 0 12(_entity(_in))))
		(_port (_int LDR ~extieee.std_logic_1164.STD_LOGIC 0 13(_entity(_in))))
		(_port (_int SHF ~extieee.std_logic_1164.STD_LOGIC 0 14(_entity(_in))))
		(_port (_int BOUT ~extieee.std_logic_1164.STD_LOGIC 0 15(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 3 i 0)))))
		(_signal (_int Qp ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 20(_architecture(_uni((_others(i 3)))))))
		(_signal (_int Qn ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 20(_architecture(_uni((_others(i 3)))))))
		(_process
			(MUX_PROC(_architecture 0 0 23(_process (_simple)(_target(7))(_sensitivity(3)(4))(_read(2)(6)))))
			(DFF_PROC(_architecture 1 0 34(_process (_target(5)(6))(_sensitivity(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1224          1750101097231 Behavioral
(_unit VHDL (timcirc 0 5(behavioral 0 16))
	(_version vc1)
	(_time 1750101097232 2025.06.16 13:11:37)
	(_source (\./../src/TimCirc.vhd\))
	(_code 99999d9699ce998f989980c2ca9f9a9e9d9f909fcd)
	(_entity
		(_time 1750100533575)
	)
	(_object
		(_generic (_int ticks ~extstd.standard.INTEGER 0 7 \1529\ (_entity((i 1529)))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in)(_event))))
		(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in))))
		(_port (_int eot ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_out))))
		(_signal (_int Cn ~extstd.standard.INTEGER 0 17(_architecture(_uni((i 0))))))
		(_signal (_int Cp ~extstd.standard.INTEGER 0 17(_architecture(_uni((i 0))))))
		(_process
			(COMBINATIONAL_PROC(_architecture 0 0 20(_process (_simple)(_target(2)(3))(_sensitivity(4)))))
			(Sequential_PROC(_architecture 1 0 31(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 6393          1750101097297 Structural
(_unit VHDL (toplevel 0 5(structural 0 19))
	(_version vc1)
	(_time 1750101097298 2025.06.16 13:11:37)
	(_source (\./../src/TopLevel.vhd\))
	(_code d8d8dc8a868e8cce8cddcd838fdeddde8bdfdcde8e)
	(_entity
		(_time 1750100533658)
	)
	(_component
		(Get_INA219
			(_object
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 22(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 23(_entity (_in))))
				(_port (_int SDA ~extieee.std_logic_1164.STD_LOGIC 0 24(_entity (_inout))))
				(_port (_int SCL ~extieee.std_logic_1164.STD_LOGIC 0 25(_entity (_inout))))
				(_port (_int ENA ~extieee.std_logic_1164.STD_LOGIC 0 26(_entity (_in))))
				(_port (_int DONE ~extieee.std_logic_1164.STD_LOGIC 0 27(_entity (_out))))
				(_port (_int DATA_RD ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_entity (_out))))
			)
		)
		(MPPT
			(_object
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 52(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 53(_entity (_in))))
				(_port (_int STR ~extieee.std_logic_1164.STD_LOGIC 0 54(_entity (_in))))
				(_port (_int DATA_INA ~STD_LOGIC_VECTOR{15~downto~0}~134 0 55(_entity (_in))))
				(_port (_int ERR ~STD_LOGIC_VECTOR{15~downto~0}~136 0 56(_entity (_out))))
				(_port (_int DUT ~STD_LOGIC_VECTOR{11~downto~0}~13 0 57(_entity (_out))))
				(_port (_int PWR ~STD_LOGIC_VECTOR{15~downto~0}~138 0 58(_entity (_out))))
				(_port (_int Hi_MOSFET ~extieee.std_logic_1164.STD_LOGIC 0 59(_entity (_out))))
				(_port (_int Lo_MOSFET ~extieee.std_logic_1164.STD_LOGIC 0 60(_entity (_out))))
				(_port (_int SHTDWN ~extieee.std_logic_1164.STD_LOGIC 0 61(_entity (_out))))
			)
		)
		(UART_TX
			(_object
				(_generic (_int buswidth ~extstd.standard.INTEGER 0 34(_entity -1((i 8)))))
				(_generic (_int baudrate ~extstd.standard.INTEGER 0 35(_entity -1((i 115200)))))
				(_generic (_int source_clk ~extstd.standard.INTEGER 0 36(_entity -1((i 50000000)))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 39(_entity (_in))))
				(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 40(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 41(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 0 i 0)))))
				(_port (_int din ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 41(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~132 0 42(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 1 i 0)))))
				(_port (_int leds ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~132 0 42(_entity (_out))))
				(_port (_int str ~extieee.std_logic_1164.STD_LOGIC 0 43(_entity (_in))))
				(_port (_int txd ~extieee.std_logic_1164.STD_LOGIC 0 44(_entity (_out))))
				(_port (_int deb ~extieee.std_logic_1164.STD_LOGIC 0 45(_entity (_out))))
				(_port (_int rdy ~extieee.std_logic_1164.STD_LOGIC 0 46(_entity (_out))))
			)
		)
	)
	(_instantiation INA219 0 72(_component Get_INA219)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((SDA)(SDA))
			((SCL)(SCL))
			((ENA)(ENA))
			((DONE)(DONE_INA))
			((DATA_RD)(DATA_RD))
		)
		(_use (_entity . Get_INA219)
		)
	)
	(_instantiation MPPT_Inst 0 84(_component MPPT)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((STR)(DONE_INA))
			((DATA_INA)(DATA_RD))
			((ERR)(_open))
			((DUT)(_open))
			((PWR)(_open))
			((Hi_MOSFET)(Hi_MOSFET))
			((Lo_MOSFET)(Lo_MOSFET))
			((SHTDWN)(SHTDWN))
		)
		(_use (_entity . MPPT)
		)
	)
	(_instantiation UART 0 99(_component UART_TX)
		(_generic
			((buswidth)((i 8)))
			((baudrate)((i 50000)))
			((source_clk)((i 50000000)))
		)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((din)(DATA_TX))
			((leds)(_open))
			((str)(DONE_INA))
			((txd)(TX))
			((deb)(_open))
			((rdy)(TX_DONE))
		)
		(_use (_entity . UART_TX)
			(_generic
				((buswidth)((i 8)))
				((baudrate)((i 50000)))
				((source_clk)((i 50000000)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((din)(din))
				((leds)(leds))
				((str)(str))
				((txd)(txd))
				((deb)(deb))
				((rdy)(rdy))
			)
		)
	)
	(_object
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 7(_entity(_in))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in))))
		(_port (_int Hi_MOSFET ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_out))))
		(_port (_int Lo_MOSFET ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_out))))
		(_port (_int SHTDWN ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_out))))
		(_port (_int SDA ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_inout))))
		(_port (_int SCL ~extieee.std_logic_1164.STD_LOGIC 0 13(_entity(_inout))))
		(_port (_int TX ~extieee.std_logic_1164.STD_LOGIC 0 14(_entity(_out))))
		(_port (_int ENA ~extieee.std_logic_1164.STD_LOGIC 0 15(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 55(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 56(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 57(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 58(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_signal (_int DATA_TX ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65(_architecture(_uni))))
		(_signal (_int TX_DONE ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int DONE_INA ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 68(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_signal (_int DATA_RD ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 68(_architecture(_uni))))
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 2 -1)
)
I 000044 55 1977          1750101097336 sim
(_unit VHDL (toplevel_tb 0 5(sim 0 8))
	(_version vc1)
	(_time 1750101097337 2025.06.16 13:11:37)
	(_source (\./../src/TopLevel_tb.vhd\))
	(_code f7f7f3a7a6a1a3e1a6a4e2aca0f1f2f1a4f2a1f0f3)
	(_entity
		(_time 1750100533741)
	)
	(_instantiation DUT 0 23(_entity . TopLevel)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((Hi_MOSFET)(himos))
			((Lo_MOSFET)(lomos))
			((SHTDWN)(shtdwn))
			((SDA)(sda))
			((SCL)(scl))
			((TX)(tx))
			((ENA)(ena))
		)
	)
	(_object
		(_constant (_int clk_hz ~extstd.standard.INTEGER 0 10(_architecture((i 50000000)))))
		(_constant (_int clk_period ~extstd.standard.TIME 0 11(_architecture gms(_code 2))))
		(_signal (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 13(_architecture(_uni((i 3))))))
		(_signal (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 14(_architecture(_uni((i 3))))))
		(_signal (_int himos ~extieee.std_logic_1164.STD_LOGIC 0 15(_architecture(_uni((i 2))))))
		(_signal (_int lomos ~extieee.std_logic_1164.STD_LOGIC 0 15(_architecture(_uni((i 2))))))
		(_signal (_int shtdwn ~extieee.std_logic_1164.STD_LOGIC 0 15(_architecture(_uni((i 2))))))
		(_signal (_int sda ~extieee.std_logic_1164.STD_LOGIC 0 16(_architecture(_uni((i 3))))))
		(_signal (_int scl ~extieee.std_logic_1164.STD_LOGIC 0 16(_architecture(_uni((i 3))))))
		(_signal (_int tx ~extieee.std_logic_1164.STD_LOGIC 0 16(_architecture(_uni((i 3))))))
		(_signal (_int ena ~extieee.std_logic_1164.STD_LOGIC 0 17(_architecture(_uni((i 2))))))
		(_process
			(line__21(_architecture 0 0 21(_assignment (_target(0))(_sensitivity(0)))))
			(SEQUENCER_PROC(_architecture 1 0 36(_process (_wait_for)(_target(1)(8)))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . sim 3 -1)
)
I 000051 55 6946          1750101097374 Structural
(_unit VHDL (uart_tx 0 5(structural 0 23))
	(_version vc1)
	(_time 1750101097375 2025.06.16 13:11:37)
	(_source (\./../src/UART_TX.vhd\))
	(_code 26262222217070312b2b607d73212e212320272124)
	(_entity
		(_time 1750100533831)
	)
	(_component
		(RisingEdge_gen
			(_object
				(_generic (_int num_dff ~extstd.standard.INTEGER 0 73(_entity -1((i 4)))))
				(_port (_int XIN ~extieee.std_logic_1164.STD_LOGIC 0 76(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 77(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 78(_entity (_in))))
				(_port (_int XRE ~extieee.std_logic_1164.STD_LOGIC 0 79(_entity (_out))))
			)
		)
		(LatchSR
			(_object
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 26(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 27(_entity (_in))))
				(_port (_int SET ~extieee.std_logic_1164.STD_LOGIC 0 28(_entity (_in))))
				(_port (_int CLR ~extieee.std_logic_1164.STD_LOGIC 0 29(_entity (_in))))
				(_port (_int SOUT ~extieee.std_logic_1164.STD_LOGIC 0 30(_entity (_out))))
			)
		)
		(TimCirc
			(_object
				(_generic (_int ticks ~extstd.standard.INTEGER 0 36(_entity -1((i 1529)))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 39(_entity (_in))))
				(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 40(_entity (_in))))
				(_port (_int eot ~extieee.std_logic_1164.STD_LOGIC 0 41(_entity (_out))))
			)
		)
		(CountDown
			(_object
				(_generic (_int Ticks ~extstd.standard.INTEGER 0 47(_entity -1((i 10)))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 50(_entity (_in))))
				(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 51(_entity (_in))))
				(_port (_int dec ~extieee.std_logic_1164.STD_LOGIC 0 52(_entity (_in))))
				(_port (_int rdy ~extieee.std_logic_1164.STD_LOGIC 0 53(_entity (_out))))
			)
		)
		(Serializer
			(_object
				(_generic (_int buswidth ~extstd.standard.INTEGER 0 59(_entity -1((i 8)))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 62(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 63(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 64(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 5 i 0)))))
				(_port (_int DIN ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 64(_entity (_in))))
				(_port (_int LDR ~extieee.std_logic_1164.STD_LOGIC 0 65(_entity (_in))))
				(_port (_int SHF ~extieee.std_logic_1164.STD_LOGIC 0 66(_entity (_in))))
				(_port (_int BOUT ~extieee.std_logic_1164.STD_LOGIC 0 67(_entity (_out))))
			)
		)
	)
	(_instantiation U00 0 99(_component RisingEdge_gen)
		(_generic
			((num_dff)((i 1)))
		)
		(_port
			((XIN)(n_str))
			((CLK)(clk))
			((RST)(rst))
			((XRE)(deb_str))
		)
		(_use (_entity . RisingEdge_gen)
			(_generic
				((num_dff)((i 1)))
			)
		)
	)
	(_instantiation U01 0 110(_component LatchSR)
		(_port
			((RST)(rst))
			((CLK)(clk))
			((SET)(deb_str))
			((CLR)(EOC_S))
			((SOUT)(ENA_S))
		)
		(_use (_entity . LatchSR)
		)
	)
	(_instantiation U02 0 119(_component TimCirc)
		(_generic
			((ticks)(_code 6))
		)
		(_port
			((clk)(clk))
			((rst)(ENA_S))
			((eot)(SYN))
		)
		(_use (_entity . TimCirc)
			(_generic
				((ticks)(_code 7))
			)
		)
	)
	(_instantiation U03 0 129(_component CountDown)
		(_generic
			((Ticks)(_code 8))
		)
		(_port
			((clk)(clk))
			((rst)(ENA_S))
			((dec)(SYN))
			((rdy)(EOC_S))
		)
		(_use (_entity . CountDown)
			(_generic
				((Ticks)(_code 9))
			)
		)
	)
	(_instantiation U04 0 140(_component Serializer)
		(_generic
			((buswidth)(_code 10))
		)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((DIN)(d_serial))
			((LDR)(deb_str))
			((SHF)(SYN))
			((BOUT)(txd))
		)
		(_use (_entity . Serializer)
			(_generic
				((buswidth)(_code 11))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((DIN)(DIN))
				((LDR)(LDR))
				((SHF)(SHF))
				((BOUT)(BOUT))
			)
		)
	)
	(_object
		(_generic (_int buswidth ~extstd.standard.INTEGER 0 7 \8\ (_entity gms((i 8)))))
		(_generic (_int baudrate ~extstd.standard.INTEGER 0 8 \115200\ (_entity((i 115200)))))
		(_generic (_int source_clk ~extstd.standard.INTEGER 0 9 \50000000\ (_entity((i 50000000)))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_in))))
		(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 13(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~12 0 14(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 12 i 0)))))
		(_port (_int din ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~12 0 14(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~122 0 15(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 13 i 0)))))
		(_port (_int leds ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~122 0 15(_entity(_out))))
		(_port (_int str ~extieee.std_logic_1164.STD_LOGIC 0 16(_entity(_in))))
		(_port (_int txd ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity(_out))))
		(_port (_int deb ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_out))))
		(_port (_int rdy ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_out))))
		(_constant (_int baud_2_ticks ~extstd.standard.INTEGER 0 83(_architecture gms(_code 14))))
		(_type (_int ~STD_LOGIC_VECTOR{buswidth~downto~0}~13 0 85(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 15 i 0)))))
		(_signal (_int d_serial ~STD_LOGIC_VECTOR{buswidth~downto~0}~13 0 85(_architecture(_uni((_others(i 2)))))))
		(_signal (_int deb_str ~extieee.std_logic_1164.STD_LOGIC 0 86(_architecture(_uni((i 2))))))
		(_signal (_int n_str ~extieee.std_logic_1164.STD_LOGIC 0 87(_architecture(_uni((i 2))))))
		(_signal (_int ENA_S ~extieee.std_logic_1164.STD_LOGIC 0 88(_architecture(_uni((i 2))))))
		(_signal (_int EOC_S ~extieee.std_logic_1164.STD_LOGIC 0 89(_architecture(_uni((i 2))))))
		(_signal (_int SYN ~extieee.std_logic_1164.STD_LOGIC 0 90(_architecture(_uni((i 2))))))
		(_process
			(line__93(_architecture 0 0 93(_assignment (_alias((n_str)(str)))(_simpleassign "not")(_target(10))(_sensitivity(4)))))
			(line__94(_architecture 1 0 94(_assignment (_target(8))(_sensitivity(2)))))
			(line__95(_architecture 2 0 95(_assignment (_target(3))(_sensitivity(2)))))
			(line__96(_architecture 3 0 96(_assignment (_alias((rdy)(ENA_S)))(_simpleassign "not")(_target(7))(_sensitivity(11)))))
			(line__97(_architecture 4 0 97(_assignment (_alias((deb)(EOC_S)))(_simpleassign BUF)(_target(6))(_sensitivity(12)))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Structural 16 -1)
)
I 000049 55 1239          1750101097424 DataFlow
(_unit VHDL (coefficientrom 0 5(dataflow 0 13))
	(_version vc1)
	(_time 1750101097425 2025.06.16 13:11:37)
	(_source (\./../src/CoefficientROM.vhd\))
	(_code 5554575606020443525a430f0d5356535c53505300)
	(_entity
		(_time 1750100533921)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_port (_int SEL ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~0}~12 0 8(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 26 i 0)))))
		(_port (_int QOUT ~STD_LOGIC_VECTOR{26~downto~0}~12 0 8(_entity(_out))))
		(_process
			(COROM(_architecture 0 0 16(_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(50529027 50529027 50463235 50463235 33686274 50463234 197122)
		(33686018 33686018 50463491 33686018 33686274 33751555 131587)
		(50529027 50529027 50463235 33751810 50529026 33686274 197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . DataFlow 1 -1)
)
I 000051 55 1824          1750101097474 Behavioral
(_unit VHDL (loadregister 0 5(behavioral 0 18))
	(_version vc1)
	(_time 1750101097475 2025.06.16 13:11:37)
	(_source (\./../src/LoadRegister.vhd\))
	(_code 8485d68ad6d3d192828a96ded08283828d83878380)
	(_entity
		(_time 1750100534013)
	)
	(_object
		(_generic (_int BusWidth ~extstd.standard.INTEGER 0 7 \7\ (_entity gms((i 7)))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_port (_int LDR ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~12 0 13(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 2 i 0)))))
		(_port (_int DIN ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~12 0 13(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~122 0 14(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 3 i 0)))))
		(_port (_int DOUT ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~122 0 14(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~13 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 4 i 0)))))
		(_signal (_int Qp ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~13 0 19(_architecture(_uni((_others(i 2)))))))
		(_signal (_int Qn ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~13 0 19(_architecture(_uni((_others(i 2)))))))
		(_process
			(Combinational(_architecture 0 0 22(_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(Sequential(_architecture 1 0 32(_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 8048          1750101097521 Structural
(_unit VHDL (mppt 0 5(structural 0 20))
	(_version vc1)
	(_time 1750101097522 2025.06.16 13:11:37)
	(_source (\./../src/MPPT.vhd\))
	(_code b3b2e6e6b0e5e7a4bee4f7e8e2b4b3b4b7b5e7b4b3)
	(_entity
		(_time 1750100534101)
	)
	(_component
		(LoadRegister
			(_object
				(_generic (_int BusWidth ~extstd.standard.INTEGER 0 24(_entity -1((i 16)))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 27(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 28(_entity (_in))))
				(_port (_int LDR ~extieee.std_logic_1164.STD_LOGIC 0 29(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 4 i 0)))))
				(_port (_int DIN ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~13 0 30(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 5 i 0)))))
				(_port (_int DOUT ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 31(_entity (_out))))
			)
		)
		(PID
			(_object
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 37(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 38(_entity (_in))))
				(_port (_int STR ~extieee.std_logic_1164.STD_LOGIC 0 39(_entity (_in))))
				(_port (_int XIN ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_entity (_in))))
				(_port (_int UOUT ~STD_LOGIC_VECTOR{10~downto~0}~13 0 41(_entity (_out))))
			)
		)
		(PWM_Comp_deadtime
			(_object
				(_generic (_int bits ~extstd.standard.INTEGER 0 47(_entity -1((i 10)))))
				(_generic (_int deadtime ~extstd.standard.INTEGER 0 48(_entity -1((i 100)))))
				(_generic (_int freq ~extstd.standard.INTEGER 0 49(_entity -1((i 50000)))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 52(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 53(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{bits-1~downto~0}~13 0 54(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 6 i 0)))))
				(_port (_int DUT ~STD_LOGIC_VECTOR{bits-1~downto~0}~13 0 54(_entity (_in))))
				(_port (_int PWM ~extieee.std_logic_1164.STD_LOGIC 0 55(_entity (_out))))
				(_port (_int PWM_comp ~extieee.std_logic_1164.STD_LOGIC 0 56(_entity (_out))))
				(_port (_int DEB ~extieee.std_logic_1164.STD_LOGIC 0 57(_entity (_out))))
			)
		)
	)
	(_instantiation LDR_1 0 76(_component LoadRegister)
		(_generic
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(DATA_INA))
			((DOUT)(DATA_BUFFER))
		)
		(_use (_entity . LoadRegister)
			(_generic
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_instantiation LDR_2 0 88(_component LoadRegister)
		(_generic
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(DATA_BUFFER))
			((DOUT)(DATA_BUFFER_LAST))
		)
		(_use (_entity . LoadRegister)
			(_generic
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_instantiation U_PID 0 130(_component PID)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STR)(STR_PID))
			((XIN)(ERR_BUFFER))
			((UOUT)(DUT_INC))
		)
		(_use (_entity . PID)
		)
	)
	(_instantiation U_PWM 0 139(_component PWM_Comp_deadtime)
		(_generic
			((bits)((i 12)))
			((deadtime)((i 100)))
			((freq)((i 25000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((DUT)(DUTY_PWM))
			((PWM)(Hi_MOSFET))
			((PWM_comp)(Lo_MOSFET))
			((DEB)(_open))
		)
		(_use (_entity . PWM_Comp_deadtime)
			(_generic
				((bits)((i 12)))
				((deadtime)((i 100)))
				((freq)((i 25000)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((DUT)(DUT))
				((PWM)(PWM))
				((PWM_comp)(PWM_comp))
				((DEB)(DEB))
			)
		)
	)
	(_object
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 7(_entity(_in)(_event))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in))))
		(_port (_int STR ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_port (_int DATA_INA ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_port (_int ERR ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 11 i 0)))))
		(_port (_int DUT ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_port (_int PWR ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13(_entity(_out))))
		(_port (_int Hi_MOSFET ~extieee.std_logic_1164.STD_LOGIC 0 14(_entity(_out))))
		(_port (_int Lo_MOSFET ~extieee.std_logic_1164.STD_LOGIC 0 15(_entity(_out))))
		(_port (_int SHTDWN ~extieee.std_logic_1164.STD_LOGIC 0 16(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 41(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 10 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 61(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 11 i 0)))))
		(_constant (_int MAX_CYCLE ~STD_LOGIC_VECTOR{11~downto~0}~13 0 61(_architecture(_string \"011111111110"\))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_signal (_int DATA_BUFFER ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_architecture(_uni((_others(i 2)))))))
		(_signal (_int DATA_BUFFER_LAST ~STD_LOGIC_VECTOR{15~downto~0}~134 0 64(_architecture(_uni((_others(i 2)))))))
		(_signal (_int ERR_BUFFER ~STD_LOGIC_VECTOR{15~downto~0}~134 0 65(_architecture(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~136 0 66(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 10 i 0)))))
		(_signal (_int DUT_INC ~STD_LOGIC_VECTOR{10~downto~0}~136 0 66(_architecture(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 67(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 11 i 0)))))
		(_signal (_int DUTY_PWM ~STD_LOGIC_VECTOR{11~downto~0}~138 0 67(_architecture(_uni))))
		(_signal (_int STR_PREV ~extieee.std_logic_1164.STD_LOGIC 0 68(_architecture(_uni((i 2))))))
		(_signal (_int STR_PID ~extieee.std_logic_1164.STD_LOGIC 0 69(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 102(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_variable (_int TEMP_ERR ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 102(_process 2((_others(i 2))))))
		(_process
			(line__72(_architecture 0 0 72(_assignment (_alias((PWR)(DATA_INA)))(_target(6))(_sensitivity(3)))))
			(line__73(_architecture 1 0 73(_assignment (_alias((SHTDWN)(_string \"1"\)))(_target(9)))))
			(ERR_PROC(_architecture 2 0 101(_process (_simple)(_target(4)(12)(14)(15)(16))(_sensitivity(0)(1))(_read(2)(10)(11)(12)(13)(14)(15)))))
			(line__128(_architecture 3 0 128(_assignment (_alias((DUT)(DUTY_PWM)))(_target(5))(_sensitivity(14)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (2 SIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 7 -1)
)
I 000051 55 10110         1750101097571 Structural
(_unit VHDL (pid 0 6(structural 0 16))
	(_version vc1)
	(_time 1750101097572 2025.06.16 13:11:37)
	(_source (\./../src/PID.vhd\))
	(_code e2e2e3b1e9b5b2f5e5b0fbb8b7e5e2e4ebe4e6e5e2)
	(_entity
		(_time 1750100534185)
	)
	(_component
		(LatchSR
			(_object
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 20(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 21(_entity (_in))))
				(_port (_int SET ~extieee.std_logic_1164.STD_LOGIC 0 22(_entity (_in))))
				(_port (_int CLR ~extieee.std_logic_1164.STD_LOGIC 0 23(_entity (_in))))
				(_port (_int SOUT ~extieee.std_logic_1164.STD_LOGIC 0 24(_entity (_out))))
			)
		)
		(FreeRunCounter
			(_object
				(_generic (_int buswidth ~extstd.standard.INTEGER 0 43(_entity -1((i 8)))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 46(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 47(_entity (_in))))
				(_port (_int INC ~extieee.std_logic_1164.STD_LOGIC 0 48(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 49(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 4 i 0)))))
				(_port (_int CNT ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 49(_entity (_out))))
			)
		)
		(CountDown
			(_object
				(_generic (_int Ticks ~extstd.standard.INTEGER 0 31(_entity -1((i 10)))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 34(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 35(_entity (_in))))
				(_port (_int DEC ~extieee.std_logic_1164.STD_LOGIC 0 36(_entity (_in))))
				(_port (_int RDY ~extieee.std_logic_1164.STD_LOGIC 0 37(_entity (_out))))
			)
		)
		(LoadRegister
			(_object
				(_generic (_int BusWidth ~extstd.standard.INTEGER 0 55(_entity -1((i 7)))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 58(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 59(_entity (_in))))
				(_port (_int LDR ~extieee.std_logic_1164.STD_LOGIC 0 60(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 61(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 5 i 0)))))
				(_port (_int DIN ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 61(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~134 0 62(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 6 i 0)))))
				(_port (_int DOUT ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~134 0 62(_entity (_out))))
			)
		)
		(CoefficientROM
			(_object
				(_port (_int SEL ~STD_LOGIC_VECTOR{1~downto~0}~13 0 68(_entity (_in))))
				(_port (_int QOUT ~STD_LOGIC_VECTOR{26~downto~0}~13 0 69(_entity (_out))))
			)
		)
		(Saturation
			(_object
				(_port (_int DIN ~STD_LOGIC_VECTOR{47~downto~0}~13 0 76(_entity (_in))))
				(_port (_int DOUT ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77(_entity (_out))))
			)
		)
	)
	(_instantiation U01 0 99(_component LatchSR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((SET)(STR))
			((CLR)(EOC))
			((SOUT)(ENA))
		)
		(_use (_entity . LatchSR)
		)
	)
	(_instantiation U02 0 101(_component FreeRunCounter)
		(_generic
			((buswidth)((i 2)))
		)
		(_port
			((RST)(ENA))
			((CLK)(CLK))
			((INC)((i 3)))
			((CNT)(SEL))
		)
		(_use (_entity . FreeRunCounter)
			(_generic
				((buswidth)((i 2)))
			)
			(_port
				((inc)(INC))
				((clk)(CLK))
				((rst)(RST))
				((cnt)(CNT))
			)
		)
	)
	(_instantiation U03 0 103(_component CountDown)
		(_generic
			((Ticks)((i 3)))
		)
		(_port
			((CLK)(CLK))
			((RST)(ENA))
			((DEC)((i 3)))
			((RDY)(EOC))
		)
		(_use (_entity . CountDown)
			(_generic
				((Ticks)((i 3)))
			)
			(_port
				((clk)(CLK))
				((rst)(RST))
				((dec)(DEC))
				((rdy)(RDY))
			)
		)
	)
	(_instantiation U04 0 105(_component LoadRegister)
		(_generic
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(XIN))
			((DOUT)(EK0))
		)
		(_use (_entity . LoadRegister)
			(_generic
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_instantiation U05 0 106(_component LoadRegister)
		(_generic
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(EK0))
			((DOUT)(EK1))
		)
		(_use (_entity . LoadRegister)
			(_generic
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_instantiation U06 0 107(_component LoadRegister)
		(_generic
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(EK1))
			((DOUT)(EK2))
		)
		(_use (_entity . LoadRegister)
			(_generic
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_instantiation U07 0 115(_component CoefficientROM)
		(_port
			((SEL)(SEL))
			((QOUT)(QMUX))
		)
		(_use (_entity . CoefficientROM)
		)
	)
	(_instantiation U19 0 121(_component LoadRegister)
		(_generic
			((BusWidth)((i 48)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(ENA))
			((DIN)(RSUM))
			((DOUT)(ACCU))
		)
		(_use (_entity . LoadRegister)
			(_generic
				((BusWidth)((i 48)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_instantiation U20 0 122(_component LoadRegister)
		(_generic
			((BusWidth)((i 48)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(EOC))
			((DIN)(ACCU))
			((DOUT)(UNSAT))
		)
		(_use (_entity . LoadRegister)
			(_generic
				((BusWidth)((i 48)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_instantiation U22 0 124(_component Saturation)
		(_port
			((DIN)(UNSAT))
			((DOUT)(UOUT))
		)
		(_use (_entity . Saturation)
		)
	)
	(_object
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_in))))
		(_port (_int STR ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_port (_int XIN ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 10 i 0)))))
		(_port (_int UOUT ~STD_LOGIC_VECTOR{10~downto~0}~12 0 12(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 68(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~0}~13 0 69(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 26 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{47~downto~0}~13 0 76(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 47 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 10 i 0)))))
		(_signal (_int ENA ~extieee.std_logic_1164.STD_LOGIC 0 84(_architecture(_uni))))
		(_signal (_int EOC ~extieee.std_logic_1164.STD_LOGIC 0 84(_architecture(_uni))))
		(_signal (_int RSS ~extieee.std_logic_1164.STD_LOGIC 0 84(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 85(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int SEL ~STD_LOGIC_VECTOR{1~downto~0}~136 0 85(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 86(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_signal (_int EK0 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 86(_architecture(_uni((_others(i 2)))))))
		(_signal (_int EK1 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 86(_architecture(_uni((_others(i 2)))))))
		(_signal (_int EK2 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 86(_architecture(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 87(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 17 i 0)))))
		(_signal (_int EMUX ~STD_LOGIC_VECTOR{17~downto~0}~13 0 87(_architecture(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~0}~138 0 88(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 26 i 0)))))
		(_signal (_int QMUX ~STD_LOGIC_VECTOR{26~downto~0}~138 0 88(_architecture(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{44~downto~0}~13 0 89(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 44 i 0)))))
		(_signal (_int MULT ~STD_LOGIC_VECTOR{44~downto~0}~13 0 89(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{47~downto~0}~1310 0 90(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 47 i 0)))))
		(_signal (_int EMUL ~STD_LOGIC_VECTOR{47~downto~0}~1310 0 90(_architecture(_uni))))
		(_signal (_int RSUM ~STD_LOGIC_VECTOR{47~downto~0}~1310 0 91(_architecture(_uni((_others(i 2)))))))
		(_signal (_int ACCU ~STD_LOGIC_VECTOR{47~downto~0}~1310 0 92(_architecture(_uni((_others(i 2)))))))
		(_signal (_int UNSAT ~STD_LOGIC_VECTOR{47~downto~0}~1310 0 93(_architecture(_uni))))
		(_process
			(line__109(_architecture 0 0 109(_assignment (_target(12))(_sensitivity(8)(9)(10)(11)))))
			(line__117(_architecture 1 0 117(_assignment (_target(14))(_sensitivity(12)(13)))))
			(line__118(_architecture 2 0 118(_assignment (_target(15))(_sensitivity(14)))))
			(line__119(_architecture 3 0 119(_assignment (_target(16))(_sensitivity(15)(17)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (2 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . Structural 7 -1)
)
I 000051 55 3805          1750101097610 Structural
(_unit VHDL (pwm_ent 0 5(structural 0 21))
	(_version vc1)
	(_time 1750101097611 2025.06.16 13:11:37)
	(_source (\./../src/PWM_ent.vhd\))
	(_code 10101216174710054317054a141714171017171644)
	(_entity
		(_time 1750100534275)
	)
	(_component
		(TimCirc
			(_object
				(_generic (_int ticks ~extstd.standard.INTEGER 0 36(_entity -1((i 24)))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 39(_entity (_in))))
				(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 40(_entity (_in))))
				(_port (_int eot ~extieee.std_logic_1164.STD_LOGIC 0 41(_entity (_out))))
			)
		)
		(FreeRunCounter
			(_object
				(_generic (_int buswidth ~extstd.standard.INTEGER 0 24(_entity -1((i 3)))))
				(_port (_int inc ~extieee.std_logic_1164.STD_LOGIC 0 27(_entity (_in))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 28(_entity (_in))))
				(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 29(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 3 i 0)))))
				(_port (_int cnt ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 30(_entity (_out))))
			)
		)
	)
	(_instantiation U01 0 49(_component TimCirc)
		(_generic
			((ticks)(_code 4))
		)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((eot)(SYN))
		)
		(_use (_entity . TimCirc)
			(_generic
				((ticks)(_code 5))
			)
		)
	)
	(_instantiation U02 0 59(_component FreeRunCounter)
		(_generic
			((buswidth)(_code 6))
		)
		(_port
			((inc)(SYN))
			((clk)(CLK))
			((rst)(RST))
			((cnt)(CNT_S))
		)
		(_use (_entity . FreeRunCounter)
			(_generic
				((buswidth)(_code 7))
			)
			(_port
				((inc)(inc))
				((clk)(clk))
				((rst)(rst))
				((cnt)(cnt))
			)
		)
	)
	(_object
		(_generic (_int CLK_FREQ ~extstd.standard.INTEGER 0 7 \50000000\ (_entity((i 50000000)))))
		(_generic (_int COUNTER_BITS ~extstd.standard.INTEGER 0 9 \10\ (_entity gms((i 10)))))
		(_generic (_int FREQ ~extstd.standard.INTEGER 0 10 \50\ (_entity((i 50)))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 13(_entity(_in))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 14(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~12 0 15(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 8 i 0)))))
		(_port (_int DUT ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~12 0 15(_entity(_in))))
		(_port (_int PWM ~extieee.std_logic_1164.STD_LOGIC 0 16(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_port (_int DEB ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17(_entity(_out))))
		(_constant (_int TIMER_TICKS ~extstd.standard.INTEGER 0 45(_architecture gms(_code 9))))
		(_signal (_int SYN ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~13 0 47(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 10 i 0)))))
		(_signal (_int CNT_S ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~13 0 47(_architecture(_uni((_others(i 2)))))))
		(_process
			(line__71(_architecture 0 0 71(_assignment (_target(4(1))))))
			(line__72(_architecture 1 0 72(_assignment (_alias((DEB(0))(SYN)))(_target(4(0)))(_sensitivity(5)))))
			(COMB_PROC(_architecture 2 0 74(_process (_simple)(_target(3))(_sensitivity(2)(6)))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Structural 11 -1)
)
I 000051 55 1544          1750101097651 Behavioral
(_unit VHDL (saturation 0 5(behavioral 0 12))
	(_version vc1)
	(_time 1750101097652 2025.06.16 13:11:37)
	(_source (\./../src/Saturation.vhd\))
	(_code 3030313531666027343e226a603734363936663665)
	(_entity
		(_time 1750100534361)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{47~downto~0}~12 0 7(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 47 i 0)))))
		(_port (_int DIN ~STD_LOGIC_VECTOR{47~downto~0}~12 0 7(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 8(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 10 i 0)))))
		(_port (_int DOUT ~STD_LOGIC_VECTOR{10~downto~0}~12 0 8(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{47~downto~0}~13 0 13(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 47 i 0)))))
		(_constant (_int DMAX ~STD_LOGIC_VECTOR{47~downto~0}~13 0 13(_architecture(_string \"000000000000000000000011111111110000000000000000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{47~downto~0}~132 0 14(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 47 i 0)))))
		(_constant (_int DMIN ~STD_LOGIC_VECTOR{47~downto~0}~132 0 14(_architecture(_string \"111111111111111111111100000000010000000000000000"\))))
		(_process
			(COMB_PROC(_architecture 0 0 16(_process (_simple)(_target(1))(_sensitivity(0))(_monitor))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (1 SIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000046 55 4390          1750101127397 logic
(_unit VHDL (i2c_master 0 36(logic 0 54))
	(_version vc1)
	(_time 1750101127398 2025.06.16 13:12:07)
	(_source (\./../src/i2c_master.vhd\))
	(_code 66356963623131736467223c366165616260636164)
	(_entity
		(_time 1750101127394)
	)
	(_object
		(_generic (_int input_clk ~extstd.standard.INTEGER 0 38 \50000000\ (_entity((i 50000000)))))
		(_generic (_int bus_clk ~extstd.standard.INTEGER 0 39 \400000\ (_entity((i 400000)))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 41(_entity(_in)(_event))))
		(_port (_int reset_n ~extieee.std_logic_1164.STD_LOGIC 0 42(_entity(_in))))
		(_port (_int ena ~extieee.std_logic_1164.STD_LOGIC 0 43(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 44(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int addr ~STD_LOGIC_VECTOR{6~downto~0}~12 0 44(_entity(_in))))
		(_port (_int rw ~extieee.std_logic_1164.STD_LOGIC 0 45(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_port (_int data_wr ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_entity(_in))))
		(_port (_int busy ~extieee.std_logic_1164.STD_LOGIC 0 47(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 48(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_port (_int data_rd ~STD_LOGIC_VECTOR{7~downto~0}~122 0 48(_entity(_out))))
		(_port (_int ack_error ~extieee.std_logic_1164.STD_LOGIC 0 49(_entity(_buffer))))
		(_port (_int sda ~extieee.std_logic_1164.STD_LOGIC 0 50(_entity(_inout))))
		(_port (_int scl ~extieee.std_logic_1164.STD_LOGIC 0 51(_entity(_inout))))
		(_constant (_int divider ~extstd.standard.INTEGER 0 55(_architecture gms(_code 5))))
		(_type (_int machine 0 56(_enum1 ready start command slv_ack1 wr rd slv_ack2 mstr_ack stop (_to i 0 i 8))))
		(_signal (_int state machine 0 57(_architecture(_uni))))
		(_signal (_int data_clk ~extieee.std_logic_1164.STD_LOGIC 0 58(_architecture(_uni))))
		(_signal (_int data_clk_prev ~extieee.std_logic_1164.STD_LOGIC 0 59(_architecture(_uni))))
		(_signal (_int scl_clk ~extieee.std_logic_1164.STD_LOGIC 0 60(_architecture(_uni))))
		(_signal (_int scl_ena ~extieee.std_logic_1164.STD_LOGIC 0 61(_architecture(_uni((i 2))))))
		(_signal (_int sda_int ~extieee.std_logic_1164.STD_LOGIC 0 62(_architecture(_uni((i 3))))))
		(_signal (_int sda_ena_n ~extieee.std_logic_1164.STD_LOGIC 0 63(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_signal (_int addr_rw ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 65(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_signal (_int data_tx ~STD_LOGIC_VECTOR{7~downto~0}~132 0 65(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 66(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_signal (_int data_rx ~STD_LOGIC_VECTOR{7~downto~0}~134 0 66(_architecture(_uni))))
		(_type (_int ~INTEGER~range~0~to~7~13 0 67(_scalar (_to i 0 i 7))))
		(_signal (_int bit_cnt ~INTEGER~range~0~to~7~13 0 67(_architecture(_uni((i 7))))))
		(_signal (_int stretch ~extieee.std_logic_1164.STD_LOGIC 0 68(_architecture(_uni((i 2))))))
		(_type (_int ~INTEGER~range~0~to~divider*4~13 0 73(_scalar (_to i 0 c 6))))
		(_variable (_int count ~INTEGER~range~0~to~divider*4~13 0 73(_process 0)))
		(_process
			(line__72(_architecture 0 0 72(_process (_simple)(_target(12)(13)(14)(22))(_sensitivity(0)(1))(_read(12)(22)(10)))))
			(line__108(_architecture 1 0 108(_process (_target(11)(15)(16)(18)(19)(20)(21)(6)(7)(8))(_sensitivity(0)(1)(11)(12)(13)(15)(18)(19)(20)(21)(2)(3)(4)(5)(8)(9))(_dssslsensitivity 2))))
			(line__238(_architecture 2 0 238(_assignment (_target(17))(_sensitivity(11)(13)(16)))))
			(line__244(_architecture 3 0 244(_assignment (_target(10))(_sensitivity(14)(15)))))
			(line__245(_architecture 4 0 245(_assignment (_target(9))(_sensitivity(17)))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_split (20)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . logic 7 -1)
)
I 000051 55 1411          1750101166497 Behavioral
(_unit VHDL (countdown 0 5(behavioral 0 17))
	(_version vc1)
	(_time 1750101166498 2025.06.16 13:12:46)
	(_source (\./../src/CountDown.vhd\))
	(_code 2b2a7e2f2f7d7a3d7d283f717e2d7d2c2c2d7e2d28)
	(_entity
		(_time 1750100532543)
	)
	(_object
		(_generic (_int Ticks ~extstd.standard.INTEGER 0 7 \10\ (_entity gms((i 10)))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in)(_event))))
		(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in))))
		(_port (_int dec ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_in))))
		(_port (_int rdy ~extieee.std_logic_1164.STD_LOGIC 0 13(_entity(_out))))
		(_signal (_int Cp ~extstd.standard.INTEGER 0 18(_architecture(_uni(_code 2)))))
		(_signal (_int Cn ~extstd.standard.INTEGER 0 19(_architecture(_uni((i 0))))))
		(_signal (_int rdy_s ~extieee.std_logic_1164.STD_LOGIC 0 20(_architecture(_uni((i 2))))))
		(_process
			(Combinational_PROC(_architecture 0 0 23(_process (_simple)(_target(5)(3))(_sensitivity(4)(0))(_read(2)))))
			(SEQUENTIAL_PROC(_architecture 1 0 45(_process (_target(4))(_sensitivity(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1917          1750101166538 Behavioral
(_unit VHDL (dead_time_gen 0 5(behavioral 0 18))
	(_version vc1)
	(_time 1750101166539 2025.06.16 13:12:46)
	(_source (\./../src/Dead_time_gen.vhd\))
	(_code 4a4b18481e1d1f5c4c190c111f4c434c1e4c4f4f1c)
	(_entity
		(_time 1750100532662)
	)
	(_object
		(_generic (_int num_dff ~extstd.standard.INTEGER 0 7 \4\ (_entity gms((i 4)))))
		(_port (_int XIN ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~12 0 13(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 3 i 0)))))
		(_port (_int Qp_deb ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~12 0 13(_entity(_out))))
		(_port (_int XOUT ~extieee.std_logic_1164.STD_LOGIC 0 14(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 4 i 0)))))
		(_signal (_int Qp ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 19(_architecture(_uni((_others(i 2)))))))
		(_signal (_int ones ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 20(_architecture(_uni((_others(i 3)))))))
		(_signal (_int Comp ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 21(_architecture(_uni((_others(i 2)))))))
		(_process
			(COMPARE_PROC(_architecture 0 0 24(_process (_simple)(_target(4)(7))(_sensitivity(1)(5))(_read(0)(6)(7)))))
			(DFF_PROC(_architecture 1 0 34(_process (_target(5(0))(5))(_sensitivity(1)(2)(0)(5))(_dssslsensitivity 2))))
			(line__46(_architecture 2 0 46(_assignment (_target(3))(_sensitivity(5)))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_split (5)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1607          1750101166590 Behavioral
(_unit VHDL (freeruncounter 0 5(behavioral 0 17))
	(_version vc1)
	(_time 1750101166591 2025.06.16 13:12:46)
	(_source (\./../src/FreeRunCounter.vhd\))
	(_code 8988d98682ded89f8e899bd2dd8fdc8f8a8fdf8e8c)
	(_entity
		(_time 1750100532752)
	)
	(_object
		(_generic (_int buswidth ~extstd.standard.INTEGER 0 7 \3\ (_entity gms((i 3)))))
		(_port (_int inc ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~12 0 13(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 2 i 0)))))
		(_port (_int cnt ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~12 0 13(_entity(_out))))
		(_signal (_int Cn ~extstd.standard.INTEGER 0 18(_architecture(_uni((i 0))))))
		(_signal (_int Cp ~extstd.standard.INTEGER 0 19(_architecture(_uni((i 0))))))
		(_process
			(COMBINATIONAL_PROC(_architecture 0 0 22(_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_monitor)(_read(4)(5)))))
			(Sequential_PROC(_architecture 1 0 32(_process (_target(5))(_sensitivity(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 7026          1750101166638 Structural
(_unit VHDL (get_ina219 0 5(structural 0 17))
	(_version vc1)
	(_time 1750101166639 2025.06.16 13:12:46)
	(_source (\./../src/Get_INA219.vhd\))
	(_code b8b9e9ecb5eee8adbdeda1e2bcbeb9bbbabbb9bbb1)
	(_entity
		(_time 1750100532840)
	)
	(_component
		(TimCirc
			(_object
				(_generic (_int ticks ~extstd.standard.INTEGER 0 21(_entity -1((i 1529)))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 24(_entity (_in))))
				(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 25(_entity (_in))))
				(_port (_int eot ~extieee.std_logic_1164.STD_LOGIC 0 26(_entity (_out))))
			)
		)
		(i2c_master
			(_object
				(_generic (_int input_clk ~extstd.standard.INTEGER 0 42(_entity -1((i 50000000)))))
				(_generic (_int bus_clk ~extstd.standard.INTEGER 0 43(_entity -1((i 400000)))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 45(_entity (_in))))
				(_port (_int reset_n ~extieee.std_logic_1164.STD_LOGIC 0 46(_entity (_in))))
				(_port (_int ena ~extieee.std_logic_1164.STD_LOGIC 0 47(_entity (_in))))
				(_port (_int addr ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_entity (_in))))
				(_port (_int rw ~extieee.std_logic_1164.STD_LOGIC 0 49(_entity (_in))))
				(_port (_int data_wr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 50(_entity (_in))))
				(_port (_int busy ~extieee.std_logic_1164.STD_LOGIC 0 51(_entity (_out))))
				(_port (_int data_rd ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_entity (_out))))
				(_port (_int ack_error ~extieee.std_logic_1164.STD_LOGIC 0 53(_entity (_buffer))))
				(_port (_int sda ~extieee.std_logic_1164.STD_LOGIC 0 54(_entity (_inout))))
				(_port (_int scl ~extieee.std_logic_1164.STD_LOGIC 0 55(_entity (_inout))))
			)
		)
	)
	(_instantiation U_TIM 0 82(_component TimCirc)
		(_generic
			((ticks)((i 5000000)))
		)
		(_port
			((clk)(CLK))
			((rst)(ENA))
			((eot)(STR))
		)
		(_use (_entity . TimCirc)
			(_generic
				((ticks)((i 5000000)))
			)
		)
	)
	(_instantiation U_I2C 0 92(_component i2c_master)
		(_generic
			((input_clk)((i 50000000)))
			((bus_clk)((i 400000)))
		)
		(_port
			((clk)(CLK))
			((reset_n)(RST))
			((ena)(ENA_I2C))
			((addr)(_string \"1000000"\))
			((rw)(RW))
			((data_wr)(data_wr))
			((busy)(BUSY))
			((data_rd)(DATA))
			((ack_error)(ACK_ERR))
			((sda)(SDA))
			((scl)(SCL))
		)
		(_use (_entity . i2c_master)
			(_generic
				((input_clk)((i 50000000)))
				((bus_clk)((i 400000)))
			)
			(_port
				((clk)(clk))
				((reset_n)(reset_n))
				((ena)(ena))
				((addr)(addr))
				((rw)(rw))
				((data_wr)(data_wr))
				((busy)(busy))
				((data_rd)(data_rd))
				((ack_error)(ack_error))
				((sda)(sda))
				((scl)(scl))
			)
		)
	)
	(_object
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 7(_entity(_in)(_event))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in))))
		(_port (_int SDA ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_inout))))
		(_port (_int SCL ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_inout))))
		(_port (_int ENA ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in))))
		(_port (_int DONE ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_port (_int DATA_RD ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 50(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~134 0 60(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_constant (_int INA219_ADDR ~STD_LOGIC_VECTOR{6~downto~0}~134 0 60(_architecture(_string \"1000000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 61(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_constant (_int INA219_PWR_REG ~STD_LOGIC_VECTOR{7~downto~0}~136 0 61(_architecture(_string \"00000100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 62(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_constant (_int INA219_CALIB ~STD_LOGIC_VECTOR{7~downto~0}~138 0 62(_architecture(_string \"00000101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_constant (_int INA219_CALIB_VALUE ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_architecture(_string \"0000010011101101"\))))
		(_signal (_int ED ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int STR ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int BUSY_PREV ~extieee.std_logic_1164.STD_LOGIC 0 69(_architecture(_uni((i 2))))))
		(_signal (_int LAT ~extieee.std_logic_1164.STD_LOGIC 0 70(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 71(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_signal (_int DATA_RD_INT ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 71(_architecture(_uni((_others(i 2)))))))
		(_signal (_int ENA_I2C ~extieee.std_logic_1164.STD_LOGIC 0 73(_architecture(_uni((i 2))))))
		(_signal (_int RW ~extieee.std_logic_1164.STD_LOGIC 0 74(_architecture(_uni((i 3))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 75(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_signal (_int DATA ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 75(_architecture(_uni((_others(i 2)))))))
		(_signal (_int data_wr ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 76(_architecture(_uni((_others(i 2)))))))
		(_signal (_int BUSY ~extieee.std_logic_1164.STD_LOGIC 0 77(_architecture(_uni((i 2))))))
		(_signal (_int ACK_ERR ~extieee.std_logic_1164.STD_LOGIC 0 78(_architecture(_uni((i 2))))))
		(_type (_int ~INTEGER~range~0~to~7~13 0 112(_scalar (_to i 0 i 7))))
		(_variable (_int BUSY_CNT ~INTEGER~range~0~to~7~13 0 112(_process 0((i 0)))))
		(_process
			(FSM_PROC(_architecture 0 0 111(_process (_simple)(_target(9)(11(d_7_0))(11(d_15_8))(11)(12)(13)(15)(5)(6))(_sensitivity(0)(1))(_read(8)(9)(11)(14)(16)(17)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 1 -1)
)
I 000044 55 1859          1750101166701 sim
(_unit VHDL (get_ina219_tb 0 5(sim 0 8))
	(_version vc1)
	(_time 1750101166702 2025.06.16 13:12:46)
	(_source (\./../src/Get_INA219_tb.vhd\))
	(_code f6f7a7a6f5a0a6e3a2a5efacf2f0f7f5f4f5f7f5ff)
	(_entity
		(_time 1750100532928)
	)
	(_instantiation DUT 0 25(_entity . Get_INA219)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((SDA)(sda))
			((SCL)(scl))
			((ENA)(str))
			((DONE)(done))
			((DATA_RD)(data_rd))
		)
	)
	(_object
		(_constant (_int clk_hz ~extstd.standard.INTEGER 0 10(_architecture((i 50000000)))))
		(_constant (_int clk_period ~extstd.standard.TIME 0 11(_architecture gms(_code 2))))
		(_signal (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 13(_architecture(_uni((i 3))))))
		(_signal (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 14(_architecture(_uni((i 3))))))
		(_signal (_int sda ~extieee.std_logic_1164.STD_LOGIC 0 15(_architecture(_uni((i 4))))))
		(_signal (_int scl ~extieee.std_logic_1164.STD_LOGIC 0 16(_architecture(_uni((i 4))))))
		(_signal (_int str ~extieee.std_logic_1164.STD_LOGIC 0 17(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_signal (_int data_rd ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_architecture(_uni))))
		(_signal (_int done ~extieee.std_logic_1164.STD_LOGIC 0 19(_architecture(_uni))))
		(_process
			(line__23(_architecture 0 0 23(_assignment (_target(0))(_sensitivity(0)))))
			(SEQUENCER_PROC(_architecture 1 0 36(_process (_wait_for)(_target(1)(4)))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . sim 3 -1)
)
I 000051 55 1268          1750101166764 Behavioral
(_unit VHDL (latch_1 0 5(behavioral 0 15))
	(_version vc1)
	(_time 1750101166765 2025.06.16 13:12:46)
	(_source (\./../src/Latch_1.vhd\))
	(_code 353b66303163652334342d6c323634336633343231)
	(_entity
		(_time 1750100533129)
	)
	(_object
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 7(_entity(_in))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in)(_event))))
		(_port (_int SET ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_in))))
		(_port (_int CLR ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int SOUT ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_out))))
		(_signal (_int Qp ~extieee.std_logic_1164.STD_LOGIC 0 16(_architecture(_uni((i 2))))))
		(_signal (_int Qn ~extieee.std_logic_1164.STD_LOGIC 0 16(_architecture(_uni((i 2))))))
		(_process
			(COMBINATIONAL_PROC(_architecture 0 0 19(_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3))(_read(6)))))
			(SEQUENTIAL_PROC(_architecture 1 0 31(_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1248          1750101166824 Behavioral
(_unit VHDL (latchsr 0 5(behavioral 0 15))
	(_version vc1)
	(_time 1750101166825 2025.06.16 13:12:46)
	(_source (\./../src/LatchSR.vhd\))
	(_code 737d20727125236572736b28217471752075727477)
	(_entity
		(_time 1750100533220)
	)
	(_object
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 7(_entity(_in))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in)(_event))))
		(_port (_int SET ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_in))))
		(_port (_int CLR ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int SOUT ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_out))))
		(_signal (_int Qp ~extieee.std_logic_1164.STD_LOGIC 0 16(_architecture(_uni((i 2))))))
		(_signal (_int Qn ~extieee.std_logic_1164.STD_LOGIC 0 16(_architecture(_uni((i 2))))))
		(_process
			(Combinational(_architecture 0 0 18(_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(Sequential(_architecture 1 0 30(_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 5104          1750101166865 Structural
(_unit VHDL (pwm_comp_deadtime 0 5(structural 0 21))
	(_version vc1)
	(_time 1750101166866 2025.06.16 13:12:46)
	(_source (\./../src/PWM_Comp_deadtime.vhd\))
	(_code 929d929c97c59287c29481c89594c6959297c49496)
	(_entity
		(_time 1750100533307)
	)
	(_component
		(PWM_ent
			(_object
				(_generic (_int CLK_FREQ ~extstd.standard.INTEGER 0 37(_entity -1((i 50000000)))))
				(_generic (_int COUNTER_BITS ~extstd.standard.INTEGER 0 39(_entity -1((i 10)))))
				(_generic (_int FREQ ~extstd.standard.INTEGER 0 40(_entity -1((i 50)))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 43(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 44(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~13 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 2 i 0)))))
				(_port (_int DUT ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~13 0 45(_entity (_in))))
				(_port (_int PWM ~extieee.std_logic_1164.STD_LOGIC 0 46(_entity (_out))))
				(_port (_int DEB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_entity (_out))))
			)
		)
		(Dead_time_gen
			(_object
				(_generic (_int num_dff ~extstd.standard.INTEGER 0 24(_entity -1((i 4)))))
				(_port (_int XIN ~extieee.std_logic_1164.STD_LOGIC 0 27(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 28(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 29(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 3 i 0)))))
				(_port (_int Qp_deb ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 30(_entity (_out))))
				(_port (_int XOUT ~extieee.std_logic_1164.STD_LOGIC 0 31(_entity (_out))))
			)
		)
	)
	(_instantiation U01 0 56(_component PWM_ent)
		(_generic
			((CLK_FREQ)((i 50000000)))
			((COUNTER_BITS)(_code 4))
			((FREQ)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((DUT)(DUT))
			((PWM)(PWM_Norm))
			((DEB)(_open))
		)
		(_use (_entity . PWM_ent)
			(_generic
				((CLK_FREQ)((i 50000000)))
				((COUNTER_BITS)(_code 6))
				((FREQ)(_code 7))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((DUT)(DUT))
				((PWM)(PWM))
				((DEB)(DEB))
			)
		)
	)
	(_instantiation U02 0 73(_component Dead_time_gen)
		(_generic
			((num_dff)(_code 8))
		)
		(_port
			((XIN)(N_PWM))
			((CLK)(CLK))
			((RST)(RST))
			((Qp_deb)(_open))
			((XOUT)(PWM_Comp))
		)
		(_use (_entity . Dead_time_gen)
			(_generic
				((num_dff)(_code 9))
			)
			(_port
				((XIN)(XIN))
				((CLK)(CLK))
				((RST)(RST))
				((Qp_deb)(Qp_deb))
				((XOUT)(XOUT))
			)
		)
	)
	(_instantiation U03 0 85(_component Dead_time_gen)
		(_generic
			((num_dff)(_code 10))
		)
		(_port
			((XIN)(PWM_Norm))
			((CLK)(CLK))
			((RST)(RST))
			((Qp_deb)(_open))
			((XOUT)(PWM_S))
		)
		(_use (_entity . Dead_time_gen)
			(_generic
				((num_dff)(_code 11))
			)
			(_port
				((XIN)(XIN))
				((CLK)(CLK))
				((RST)(RST))
				((Qp_deb)(Qp_deb))
				((XOUT)(XOUT))
			)
		)
	)
	(_object
		(_generic (_int bits ~extstd.standard.INTEGER 0 7 \10\ (_entity gms((i 10)))))
		(_generic (_int deadtime ~extstd.standard.INTEGER 0 8 \100\ (_entity((i 100)))))
		(_generic (_int freq ~extstd.standard.INTEGER 0 9 \50000\ (_entity((i 50000)))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_in))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 13(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{bits-1~downto~0}~12 0 14(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 12 i 0)))))
		(_port (_int DUT ~STD_LOGIC_VECTOR{bits-1~downto~0}~12 0 14(_entity(_in))))
		(_port (_int PWM ~extieee.std_logic_1164.STD_LOGIC 0 15(_entity(_out))))
		(_port (_int PWM_comp ~extieee.std_logic_1164.STD_LOGIC 0 16(_entity(_out))))
		(_port (_int DEB ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_constant (_int deadtime_2_dff ~extstd.standard.INTEGER 0 51(_architecture gms(_code 13))))
		(_signal (_int N_PWM ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int PWM_S ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int PWM_Norm ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_process
			(line__70(_architecture 0 0 70(_assignment (_alias((PWM)(PWM_S)))(_simpleassign BUF)(_target(3))(_sensitivity(7)))))
			(line__71(_architecture 1 0 71(_assignment (_alias((N_PWM)(PWM_Norm)))(_simpleassign "not")(_target(6))(_sensitivity(8)))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Structural 14 -1)
)
I 000051 55 1753          1750101166913 Behavioral
(_unit VHDL (risingedge_gen 0 5(behavioral 0 17))
	(_version vc1)
	(_time 1750101166914 2025.06.16 13:12:46)
	(_source (\./../src/Rising_edge_gen.vhd\))
	(_code c1cec394c99796d7cb93849b97c7c4c7c5c7c6c7c4)
	(_entity
		(_time 1750100533397)
	)
	(_object
		(_generic (_int num_dff ~extstd.standard.INTEGER 0 7 \4\ (_entity gms((i 4)))))
		(_port (_int XIN ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_in))))
		(_port (_int XRE ~extieee.std_logic_1164.STD_LOGIC 0 13(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 18(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 2 i 0)))))
		(_signal (_int Qp ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 18(_architecture(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{num_dff-2~downto~0}~13 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 3 i 0)))))
		(_signal (_int ones ~STD_LOGIC_VECTOR{num_dff-2~downto~0}~13 0 19(_architecture(_uni((_others(i 3)))))))
		(_signal (_int Comp ~STD_LOGIC_VECTOR{num_dff-2~downto~0}~13 0 20(_architecture(_uni((_others(i 2)))))))
		(_process
			(COMPARE_PROC(_architecture 0 0 40(_process (_simple)(_target(6)(3))(_sensitivity(4)(1))(_read(5)(6)(0)))))
			(DFF_PROC(_architecture 1 0 50(_process (_target(4(0))(4))(_sensitivity(1)(2)(4)(0))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1764          1750101166969 Behavioral
(_unit VHDL (serializer 0 5(behavioral 0 19))
	(_version vc1)
	(_time 1750101166970 2025.06.16 13:12:46)
	(_source (\./../src/Serializer.vhd\))
	(_code 000f0206055656160b55115a020609075106050702)
	(_entity
		(_time 1750100533484)
	)
	(_object
		(_generic (_int buswidth ~extstd.standard.INTEGER 0 7 \8\ (_entity gms((i 8)))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in)(_event))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 2 i 0)))))
		(_port (_int DIN ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~12 0 12(_entity(_in))))
		(_port (_int LDR ~extieee.std_logic_1164.STD_LOGIC 0 13(_entity(_in))))
		(_port (_int SHF ~extieee.std_logic_1164.STD_LOGIC 0 14(_entity(_in))))
		(_port (_int BOUT ~extieee.std_logic_1164.STD_LOGIC 0 15(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 3 i 0)))))
		(_signal (_int Qp ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 20(_architecture(_uni((_others(i 3)))))))
		(_signal (_int Qn ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 20(_architecture(_uni((_others(i 3)))))))
		(_process
			(MUX_PROC(_architecture 0 0 23(_process (_simple)(_target(7))(_sensitivity(3)(4))(_read(6)(2)))))
			(DFF_PROC(_architecture 1 0 34(_process (_target(6)(5))(_sensitivity(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1224          1750101167013 Behavioral
(_unit VHDL (timcirc 0 5(behavioral 0 16))
	(_version vc1)
	(_time 1750101167014 2025.06.16 13:12:47)
	(_source (\./../src/TimCirc.vhd\))
	(_code 2f202a2b70782f392e2f36747c292c282b2926297b)
	(_entity
		(_time 1750100533575)
	)
	(_object
		(_generic (_int ticks ~extstd.standard.INTEGER 0 7 \1529\ (_entity((i 1529)))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in)(_event))))
		(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in))))
		(_port (_int eot ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_out))))
		(_signal (_int Cn ~extstd.standard.INTEGER 0 17(_architecture(_uni((i 0))))))
		(_signal (_int Cp ~extstd.standard.INTEGER 0 17(_architecture(_uni((i 0))))))
		(_process
			(COMBINATIONAL_PROC(_architecture 0 0 20(_process (_simple)(_target(3)(2))(_sensitivity(4)))))
			(Sequential_PROC(_architecture 1 0 31(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 6393          1750101167055 Structural
(_unit VHDL (toplevel 0 5(structural 0 19))
	(_version vc1)
	(_time 1750101167056 2025.06.16 13:12:47)
	(_source (\./../src/TopLevel.vhd\))
	(_code 4e414b4c4d181a581a4b5b1519484b481d494a4818)
	(_entity
		(_time 1750100533658)
	)
	(_component
		(Get_INA219
			(_object
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 22(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 23(_entity (_in))))
				(_port (_int SDA ~extieee.std_logic_1164.STD_LOGIC 0 24(_entity (_inout))))
				(_port (_int SCL ~extieee.std_logic_1164.STD_LOGIC 0 25(_entity (_inout))))
				(_port (_int ENA ~extieee.std_logic_1164.STD_LOGIC 0 26(_entity (_in))))
				(_port (_int DONE ~extieee.std_logic_1164.STD_LOGIC 0 27(_entity (_out))))
				(_port (_int DATA_RD ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_entity (_out))))
			)
		)
		(MPPT
			(_object
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 52(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 53(_entity (_in))))
				(_port (_int STR ~extieee.std_logic_1164.STD_LOGIC 0 54(_entity (_in))))
				(_port (_int DATA_INA ~STD_LOGIC_VECTOR{15~downto~0}~134 0 55(_entity (_in))))
				(_port (_int ERR ~STD_LOGIC_VECTOR{15~downto~0}~136 0 56(_entity (_out))))
				(_port (_int DUT ~STD_LOGIC_VECTOR{11~downto~0}~13 0 57(_entity (_out))))
				(_port (_int PWR ~STD_LOGIC_VECTOR{15~downto~0}~138 0 58(_entity (_out))))
				(_port (_int Hi_MOSFET ~extieee.std_logic_1164.STD_LOGIC 0 59(_entity (_out))))
				(_port (_int Lo_MOSFET ~extieee.std_logic_1164.STD_LOGIC 0 60(_entity (_out))))
				(_port (_int SHTDWN ~extieee.std_logic_1164.STD_LOGIC 0 61(_entity (_out))))
			)
		)
		(UART_TX
			(_object
				(_generic (_int buswidth ~extstd.standard.INTEGER 0 34(_entity -1((i 8)))))
				(_generic (_int baudrate ~extstd.standard.INTEGER 0 35(_entity -1((i 115200)))))
				(_generic (_int source_clk ~extstd.standard.INTEGER 0 36(_entity -1((i 50000000)))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 39(_entity (_in))))
				(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 40(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 41(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 0 i 0)))))
				(_port (_int din ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 41(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~132 0 42(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 1 i 0)))))
				(_port (_int leds ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~132 0 42(_entity (_out))))
				(_port (_int str ~extieee.std_logic_1164.STD_LOGIC 0 43(_entity (_in))))
				(_port (_int txd ~extieee.std_logic_1164.STD_LOGIC 0 44(_entity (_out))))
				(_port (_int deb ~extieee.std_logic_1164.STD_LOGIC 0 45(_entity (_out))))
				(_port (_int rdy ~extieee.std_logic_1164.STD_LOGIC 0 46(_entity (_out))))
			)
		)
	)
	(_instantiation INA219 0 72(_component Get_INA219)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((SDA)(SDA))
			((SCL)(SCL))
			((ENA)(ENA))
			((DONE)(DONE_INA))
			((DATA_RD)(DATA_RD))
		)
		(_use (_entity . Get_INA219)
		)
	)
	(_instantiation MPPT_Inst 0 84(_component MPPT)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((STR)(DONE_INA))
			((DATA_INA)(DATA_RD))
			((ERR)(_open))
			((DUT)(_open))
			((PWR)(_open))
			((Hi_MOSFET)(Hi_MOSFET))
			((Lo_MOSFET)(Lo_MOSFET))
			((SHTDWN)(SHTDWN))
		)
		(_use (_entity . MPPT)
		)
	)
	(_instantiation UART 0 99(_component UART_TX)
		(_generic
			((buswidth)((i 8)))
			((baudrate)((i 50000)))
			((source_clk)((i 50000000)))
		)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((din)(DATA_TX))
			((leds)(_open))
			((str)(DONE_INA))
			((txd)(TX))
			((deb)(_open))
			((rdy)(TX_DONE))
		)
		(_use (_entity . UART_TX)
			(_generic
				((buswidth)((i 8)))
				((baudrate)((i 50000)))
				((source_clk)((i 50000000)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((din)(din))
				((leds)(leds))
				((str)(str))
				((txd)(txd))
				((deb)(deb))
				((rdy)(rdy))
			)
		)
	)
	(_object
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 7(_entity(_in))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in))))
		(_port (_int Hi_MOSFET ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_out))))
		(_port (_int Lo_MOSFET ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_out))))
		(_port (_int SHTDWN ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_out))))
		(_port (_int SDA ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_inout))))
		(_port (_int SCL ~extieee.std_logic_1164.STD_LOGIC 0 13(_entity(_inout))))
		(_port (_int TX ~extieee.std_logic_1164.STD_LOGIC 0 14(_entity(_out))))
		(_port (_int ENA ~extieee.std_logic_1164.STD_LOGIC 0 15(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 55(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 56(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 57(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 58(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_signal (_int DATA_TX ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65(_architecture(_uni))))
		(_signal (_int TX_DONE ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int DONE_INA ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 68(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_signal (_int DATA_RD ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 68(_architecture(_uni))))
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 2 -1)
)
I 000044 55 1977          1750101167096 sim
(_unit VHDL (toplevel_tb 0 5(sim 0 8))
	(_version vc1)
	(_time 1750101167097 2025.06.16 13:12:47)
	(_source (\./../src/TopLevel_tb.vhd\))
	(_code 7d72787c7f2b296b2c2e68262a7b787b2e782b7a79)
	(_entity
		(_time 1750100533741)
	)
	(_instantiation DUT 0 23(_entity . TopLevel)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((Hi_MOSFET)(himos))
			((Lo_MOSFET)(lomos))
			((SHTDWN)(shtdwn))
			((SDA)(sda))
			((SCL)(scl))
			((TX)(tx))
			((ENA)(ena))
		)
	)
	(_object
		(_constant (_int clk_hz ~extstd.standard.INTEGER 0 10(_architecture((i 50000000)))))
		(_constant (_int clk_period ~extstd.standard.TIME 0 11(_architecture gms(_code 2))))
		(_signal (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 13(_architecture(_uni((i 3))))))
		(_signal (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 14(_architecture(_uni((i 3))))))
		(_signal (_int himos ~extieee.std_logic_1164.STD_LOGIC 0 15(_architecture(_uni((i 2))))))
		(_signal (_int lomos ~extieee.std_logic_1164.STD_LOGIC 0 15(_architecture(_uni((i 2))))))
		(_signal (_int shtdwn ~extieee.std_logic_1164.STD_LOGIC 0 15(_architecture(_uni((i 2))))))
		(_signal (_int sda ~extieee.std_logic_1164.STD_LOGIC 0 16(_architecture(_uni((i 3))))))
		(_signal (_int scl ~extieee.std_logic_1164.STD_LOGIC 0 16(_architecture(_uni((i 3))))))
		(_signal (_int tx ~extieee.std_logic_1164.STD_LOGIC 0 16(_architecture(_uni((i 3))))))
		(_signal (_int ena ~extieee.std_logic_1164.STD_LOGIC 0 17(_architecture(_uni((i 2))))))
		(_process
			(line__21(_architecture 0 0 21(_assignment (_target(0))(_sensitivity(0)))))
			(SEQUENCER_PROC(_architecture 1 0 36(_process (_wait_for)(_target(1)(8)))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . sim 3 -1)
)
I 000051 55 6946          1750101167137 Structural
(_unit VHDL (uart_tx 0 5(structural 0 23))
	(_version vc1)
	(_time 1750101167138 2025.06.16 13:12:47)
	(_source (\./../src/UART_TX.vhd\))
	(_code aca3a8fbfefafabba1a1eaf7f9aba4aba9aaadabae)
	(_entity
		(_time 1750100533831)
	)
	(_component
		(RisingEdge_gen
			(_object
				(_generic (_int num_dff ~extstd.standard.INTEGER 0 73(_entity -1((i 4)))))
				(_port (_int XIN ~extieee.std_logic_1164.STD_LOGIC 0 76(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 77(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 78(_entity (_in))))
				(_port (_int XRE ~extieee.std_logic_1164.STD_LOGIC 0 79(_entity (_out))))
			)
		)
		(LatchSR
			(_object
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 26(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 27(_entity (_in))))
				(_port (_int SET ~extieee.std_logic_1164.STD_LOGIC 0 28(_entity (_in))))
				(_port (_int CLR ~extieee.std_logic_1164.STD_LOGIC 0 29(_entity (_in))))
				(_port (_int SOUT ~extieee.std_logic_1164.STD_LOGIC 0 30(_entity (_out))))
			)
		)
		(TimCirc
			(_object
				(_generic (_int ticks ~extstd.standard.INTEGER 0 36(_entity -1((i 1529)))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 39(_entity (_in))))
				(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 40(_entity (_in))))
				(_port (_int eot ~extieee.std_logic_1164.STD_LOGIC 0 41(_entity (_out))))
			)
		)
		(CountDown
			(_object
				(_generic (_int Ticks ~extstd.standard.INTEGER 0 47(_entity -1((i 10)))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 50(_entity (_in))))
				(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 51(_entity (_in))))
				(_port (_int dec ~extieee.std_logic_1164.STD_LOGIC 0 52(_entity (_in))))
				(_port (_int rdy ~extieee.std_logic_1164.STD_LOGIC 0 53(_entity (_out))))
			)
		)
		(Serializer
			(_object
				(_generic (_int buswidth ~extstd.standard.INTEGER 0 59(_entity -1((i 8)))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 62(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 63(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 64(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 5 i 0)))))
				(_port (_int DIN ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 64(_entity (_in))))
				(_port (_int LDR ~extieee.std_logic_1164.STD_LOGIC 0 65(_entity (_in))))
				(_port (_int SHF ~extieee.std_logic_1164.STD_LOGIC 0 66(_entity (_in))))
				(_port (_int BOUT ~extieee.std_logic_1164.STD_LOGIC 0 67(_entity (_out))))
			)
		)
	)
	(_instantiation U00 0 99(_component RisingEdge_gen)
		(_generic
			((num_dff)((i 1)))
		)
		(_port
			((XIN)(n_str))
			((CLK)(clk))
			((RST)(rst))
			((XRE)(deb_str))
		)
		(_use (_entity . RisingEdge_gen)
			(_generic
				((num_dff)((i 1)))
			)
		)
	)
	(_instantiation U01 0 110(_component LatchSR)
		(_port
			((RST)(rst))
			((CLK)(clk))
			((SET)(deb_str))
			((CLR)(EOC_S))
			((SOUT)(ENA_S))
		)
		(_use (_entity . LatchSR)
		)
	)
	(_instantiation U02 0 119(_component TimCirc)
		(_generic
			((ticks)(_code 6))
		)
		(_port
			((clk)(clk))
			((rst)(ENA_S))
			((eot)(SYN))
		)
		(_use (_entity . TimCirc)
			(_generic
				((ticks)(_code 7))
			)
		)
	)
	(_instantiation U03 0 129(_component CountDown)
		(_generic
			((Ticks)(_code 8))
		)
		(_port
			((clk)(clk))
			((rst)(ENA_S))
			((dec)(SYN))
			((rdy)(EOC_S))
		)
		(_use (_entity . CountDown)
			(_generic
				((Ticks)(_code 9))
			)
		)
	)
	(_instantiation U04 0 140(_component Serializer)
		(_generic
			((buswidth)(_code 10))
		)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((DIN)(d_serial))
			((LDR)(deb_str))
			((SHF)(SYN))
			((BOUT)(txd))
		)
		(_use (_entity . Serializer)
			(_generic
				((buswidth)(_code 11))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((DIN)(DIN))
				((LDR)(LDR))
				((SHF)(SHF))
				((BOUT)(BOUT))
			)
		)
	)
	(_object
		(_generic (_int buswidth ~extstd.standard.INTEGER 0 7 \8\ (_entity gms((i 8)))))
		(_generic (_int baudrate ~extstd.standard.INTEGER 0 8 \115200\ (_entity((i 115200)))))
		(_generic (_int source_clk ~extstd.standard.INTEGER 0 9 \50000000\ (_entity((i 50000000)))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_in))))
		(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 13(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~12 0 14(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 12 i 0)))))
		(_port (_int din ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~12 0 14(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~122 0 15(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 13 i 0)))))
		(_port (_int leds ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~122 0 15(_entity(_out))))
		(_port (_int str ~extieee.std_logic_1164.STD_LOGIC 0 16(_entity(_in))))
		(_port (_int txd ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity(_out))))
		(_port (_int deb ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_out))))
		(_port (_int rdy ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_out))))
		(_constant (_int baud_2_ticks ~extstd.standard.INTEGER 0 83(_architecture gms(_code 14))))
		(_type (_int ~STD_LOGIC_VECTOR{buswidth~downto~0}~13 0 85(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 15 i 0)))))
		(_signal (_int d_serial ~STD_LOGIC_VECTOR{buswidth~downto~0}~13 0 85(_architecture(_uni((_others(i 2)))))))
		(_signal (_int deb_str ~extieee.std_logic_1164.STD_LOGIC 0 86(_architecture(_uni((i 2))))))
		(_signal (_int n_str ~extieee.std_logic_1164.STD_LOGIC 0 87(_architecture(_uni((i 2))))))
		(_signal (_int ENA_S ~extieee.std_logic_1164.STD_LOGIC 0 88(_architecture(_uni((i 2))))))
		(_signal (_int EOC_S ~extieee.std_logic_1164.STD_LOGIC 0 89(_architecture(_uni((i 2))))))
		(_signal (_int SYN ~extieee.std_logic_1164.STD_LOGIC 0 90(_architecture(_uni((i 2))))))
		(_process
			(line__93(_architecture 0 0 93(_assignment (_alias((n_str)(str)))(_simpleassign "not")(_target(10))(_sensitivity(4)))))
			(line__94(_architecture 1 0 94(_assignment (_target(8))(_sensitivity(2)))))
			(line__95(_architecture 2 0 95(_assignment (_target(3))(_sensitivity(2)))))
			(line__96(_architecture 3 0 96(_assignment (_alias((rdy)(ENA_S)))(_simpleassign "not")(_target(7))(_sensitivity(11)))))
			(line__97(_architecture 4 0 97(_assignment (_alias((deb)(EOC_S)))(_simpleassign BUF)(_target(6))(_sensitivity(12)))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Structural 16 -1)
)
I 000049 55 1239          1750101167189 DataFlow
(_unit VHDL (coefficientrom 0 5(dataflow 0 13))
	(_version vc1)
	(_time 1750101167190 2025.06.16 13:12:47)
	(_source (\./../src/CoefficientROM.vhd\))
	(_code dbd5d989df8c8acddcd4cd8183ddd8ddd2dddedd8e)
	(_entity
		(_time 1750100533921)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_port (_int SEL ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~0}~12 0 8(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 26 i 0)))))
		(_port (_int QOUT ~STD_LOGIC_VECTOR{26~downto~0}~12 0 8(_entity(_out))))
		(_process
			(COROM(_architecture 0 0 16(_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(50529027 50529027 50463235 50463235 33686274 50463234 197122)
		(33686018 33686018 50463491 33686018 33686274 33751555 131587)
		(50529027 50529027 50463235 33751810 50529026 33686274 197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . DataFlow 1 -1)
)
I 000051 55 1824          1750101167229 Behavioral
(_unit VHDL (loadregister 0 5(behavioral 0 18))
	(_version vc1)
	(_time 1750101167230 2025.06.16 13:12:47)
	(_source (\./../src/LoadRegister.vhd\))
	(_code faf4a8aafdadafecfcf4e8a0aefcfdfcf3fdf9fdfe)
	(_entity
		(_time 1750100534013)
	)
	(_object
		(_generic (_int BusWidth ~extstd.standard.INTEGER 0 7 \7\ (_entity gms((i 7)))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_port (_int LDR ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~12 0 13(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 2 i 0)))))
		(_port (_int DIN ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~12 0 13(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~122 0 14(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 3 i 0)))))
		(_port (_int DOUT ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~122 0 14(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~13 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 4 i 0)))))
		(_signal (_int Qp ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~13 0 19(_architecture(_uni((_others(i 2)))))))
		(_signal (_int Qn ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~13 0 19(_architecture(_uni((_others(i 2)))))))
		(_process
			(Combinational(_architecture 0 0 22(_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(Sequential(_architecture 1 0 32(_process (_target(5))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 8048          1750101167278 Structural
(_unit VHDL (mppt 0 5(structural 0 20))
	(_version vc1)
	(_time 1750101167279 2025.06.16 13:12:47)
	(_source (\./../src/MPPT.vhd\))
	(_code 38366e3c306e6c2f356f7c63693f383f3c3e6c3f38)
	(_entity
		(_time 1750100534101)
	)
	(_component
		(LoadRegister
			(_object
				(_generic (_int BusWidth ~extstd.standard.INTEGER 0 24(_entity -1((i 16)))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 27(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 28(_entity (_in))))
				(_port (_int LDR ~extieee.std_logic_1164.STD_LOGIC 0 29(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 4 i 0)))))
				(_port (_int DIN ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~13 0 30(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 5 i 0)))))
				(_port (_int DOUT ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 31(_entity (_out))))
			)
		)
		(PID
			(_object
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 37(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 38(_entity (_in))))
				(_port (_int STR ~extieee.std_logic_1164.STD_LOGIC 0 39(_entity (_in))))
				(_port (_int XIN ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_entity (_in))))
				(_port (_int UOUT ~STD_LOGIC_VECTOR{10~downto~0}~13 0 41(_entity (_out))))
			)
		)
		(PWM_Comp_deadtime
			(_object
				(_generic (_int bits ~extstd.standard.INTEGER 0 47(_entity -1((i 10)))))
				(_generic (_int deadtime ~extstd.standard.INTEGER 0 48(_entity -1((i 100)))))
				(_generic (_int freq ~extstd.standard.INTEGER 0 49(_entity -1((i 50000)))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 52(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 53(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{bits-1~downto~0}~13 0 54(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 6 i 0)))))
				(_port (_int DUT ~STD_LOGIC_VECTOR{bits-1~downto~0}~13 0 54(_entity (_in))))
				(_port (_int PWM ~extieee.std_logic_1164.STD_LOGIC 0 55(_entity (_out))))
				(_port (_int PWM_comp ~extieee.std_logic_1164.STD_LOGIC 0 56(_entity (_out))))
				(_port (_int DEB ~extieee.std_logic_1164.STD_LOGIC 0 57(_entity (_out))))
			)
		)
	)
	(_instantiation LDR_1 0 76(_component LoadRegister)
		(_generic
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(DATA_INA))
			((DOUT)(DATA_BUFFER))
		)
		(_use (_entity . LoadRegister)
			(_generic
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_instantiation LDR_2 0 88(_component LoadRegister)
		(_generic
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(DATA_BUFFER))
			((DOUT)(DATA_BUFFER_LAST))
		)
		(_use (_entity . LoadRegister)
			(_generic
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_instantiation U_PID 0 130(_component PID)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STR)(STR_PID))
			((XIN)(ERR_BUFFER))
			((UOUT)(DUT_INC))
		)
		(_use (_entity . PID)
		)
	)
	(_instantiation U_PWM 0 139(_component PWM_Comp_deadtime)
		(_generic
			((bits)((i 12)))
			((deadtime)((i 100)))
			((freq)((i 25000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((DUT)(DUTY_PWM))
			((PWM)(Hi_MOSFET))
			((PWM_comp)(Lo_MOSFET))
			((DEB)(_open))
		)
		(_use (_entity . PWM_Comp_deadtime)
			(_generic
				((bits)((i 12)))
				((deadtime)((i 100)))
				((freq)((i 25000)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((DUT)(DUT))
				((PWM)(PWM))
				((PWM_comp)(PWM_comp))
				((DEB)(DEB))
			)
		)
	)
	(_object
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 7(_entity(_in)(_event))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in))))
		(_port (_int STR ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_port (_int DATA_INA ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_port (_int ERR ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 11 i 0)))))
		(_port (_int DUT ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_port (_int PWR ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13(_entity(_out))))
		(_port (_int Hi_MOSFET ~extieee.std_logic_1164.STD_LOGIC 0 14(_entity(_out))))
		(_port (_int Lo_MOSFET ~extieee.std_logic_1164.STD_LOGIC 0 15(_entity(_out))))
		(_port (_int SHTDWN ~extieee.std_logic_1164.STD_LOGIC 0 16(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 41(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 10 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 61(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 11 i 0)))))
		(_constant (_int MAX_CYCLE ~STD_LOGIC_VECTOR{11~downto~0}~13 0 61(_architecture(_string \"011111111110"\))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_signal (_int DATA_BUFFER ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_architecture(_uni((_others(i 2)))))))
		(_signal (_int DATA_BUFFER_LAST ~STD_LOGIC_VECTOR{15~downto~0}~134 0 64(_architecture(_uni((_others(i 2)))))))
		(_signal (_int ERR_BUFFER ~STD_LOGIC_VECTOR{15~downto~0}~134 0 65(_architecture(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~136 0 66(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 10 i 0)))))
		(_signal (_int DUT_INC ~STD_LOGIC_VECTOR{10~downto~0}~136 0 66(_architecture(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 67(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 11 i 0)))))
		(_signal (_int DUTY_PWM ~STD_LOGIC_VECTOR{11~downto~0}~138 0 67(_architecture(_uni))))
		(_signal (_int STR_PREV ~extieee.std_logic_1164.STD_LOGIC 0 68(_architecture(_uni((i 2))))))
		(_signal (_int STR_PID ~extieee.std_logic_1164.STD_LOGIC 0 69(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 102(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_variable (_int TEMP_ERR ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 102(_process 2((_others(i 2))))))
		(_process
			(line__72(_architecture 0 0 72(_assignment (_alias((PWR)(DATA_INA)))(_target(6))(_sensitivity(3)))))
			(line__73(_architecture 1 0 73(_assignment (_alias((SHTDWN)(_string \"1"\)))(_target(9)))))
			(ERR_PROC(_architecture 2 0 101(_process (_simple)(_target(4)(12)(14)(15)(16))(_sensitivity(0)(1))(_read(2)(10)(11)(12)(13)(14)(15)))))
			(line__128(_architecture 3 0 128(_assignment (_alias((DUT)(DUTY_PWM)))(_target(5))(_sensitivity(14)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (2 SIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 7 -1)
)
I 000051 55 10110         1750101167319 Structural
(_unit VHDL (pid 0 6(structural 0 16))
	(_version vc1)
	(_time 1750101167320 2025.06.16 13:12:47)
	(_source (\./../src/PID.vhd\))
	(_code 58575a5b590f084f5f0a41020d5f585e515e5c5f58)
	(_entity
		(_time 1750100534185)
	)
	(_component
		(LatchSR
			(_object
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 20(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 21(_entity (_in))))
				(_port (_int SET ~extieee.std_logic_1164.STD_LOGIC 0 22(_entity (_in))))
				(_port (_int CLR ~extieee.std_logic_1164.STD_LOGIC 0 23(_entity (_in))))
				(_port (_int SOUT ~extieee.std_logic_1164.STD_LOGIC 0 24(_entity (_out))))
			)
		)
		(FreeRunCounter
			(_object
				(_generic (_int buswidth ~extstd.standard.INTEGER 0 43(_entity -1((i 8)))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 46(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 47(_entity (_in))))
				(_port (_int INC ~extieee.std_logic_1164.STD_LOGIC 0 48(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 49(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 4 i 0)))))
				(_port (_int CNT ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 49(_entity (_out))))
			)
		)
		(CountDown
			(_object
				(_generic (_int Ticks ~extstd.standard.INTEGER 0 31(_entity -1((i 10)))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 34(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 35(_entity (_in))))
				(_port (_int DEC ~extieee.std_logic_1164.STD_LOGIC 0 36(_entity (_in))))
				(_port (_int RDY ~extieee.std_logic_1164.STD_LOGIC 0 37(_entity (_out))))
			)
		)
		(LoadRegister
			(_object
				(_generic (_int BusWidth ~extstd.standard.INTEGER 0 55(_entity -1((i 7)))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 58(_entity (_in))))
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 59(_entity (_in))))
				(_port (_int LDR ~extieee.std_logic_1164.STD_LOGIC 0 60(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 61(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 5 i 0)))))
				(_port (_int DIN ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 61(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~134 0 62(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 6 i 0)))))
				(_port (_int DOUT ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~134 0 62(_entity (_out))))
			)
		)
		(CoefficientROM
			(_object
				(_port (_int SEL ~STD_LOGIC_VECTOR{1~downto~0}~13 0 68(_entity (_in))))
				(_port (_int QOUT ~STD_LOGIC_VECTOR{26~downto~0}~13 0 69(_entity (_out))))
			)
		)
		(Saturation
			(_object
				(_port (_int DIN ~STD_LOGIC_VECTOR{47~downto~0}~13 0 76(_entity (_in))))
				(_port (_int DOUT ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77(_entity (_out))))
			)
		)
	)
	(_instantiation U01 0 99(_component LatchSR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((SET)(STR))
			((CLR)(EOC))
			((SOUT)(ENA))
		)
		(_use (_entity . LatchSR)
		)
	)
	(_instantiation U02 0 101(_component FreeRunCounter)
		(_generic
			((buswidth)((i 2)))
		)
		(_port
			((RST)(ENA))
			((CLK)(CLK))
			((INC)((i 3)))
			((CNT)(SEL))
		)
		(_use (_entity . FreeRunCounter)
			(_generic
				((buswidth)((i 2)))
			)
			(_port
				((inc)(INC))
				((clk)(CLK))
				((rst)(RST))
				((cnt)(CNT))
			)
		)
	)
	(_instantiation U03 0 103(_component CountDown)
		(_generic
			((Ticks)((i 3)))
		)
		(_port
			((CLK)(CLK))
			((RST)(ENA))
			((DEC)((i 3)))
			((RDY)(EOC))
		)
		(_use (_entity . CountDown)
			(_generic
				((Ticks)((i 3)))
			)
			(_port
				((clk)(CLK))
				((rst)(RST))
				((dec)(DEC))
				((rdy)(RDY))
			)
		)
	)
	(_instantiation U04 0 105(_component LoadRegister)
		(_generic
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(XIN))
			((DOUT)(EK0))
		)
		(_use (_entity . LoadRegister)
			(_generic
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_instantiation U05 0 106(_component LoadRegister)
		(_generic
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(EK0))
			((DOUT)(EK1))
		)
		(_use (_entity . LoadRegister)
			(_generic
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_instantiation U06 0 107(_component LoadRegister)
		(_generic
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(EK1))
			((DOUT)(EK2))
		)
		(_use (_entity . LoadRegister)
			(_generic
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_instantiation U07 0 115(_component CoefficientROM)
		(_port
			((SEL)(SEL))
			((QOUT)(QMUX))
		)
		(_use (_entity . CoefficientROM)
		)
	)
	(_instantiation U19 0 121(_component LoadRegister)
		(_generic
			((BusWidth)((i 48)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(ENA))
			((DIN)(RSUM))
			((DOUT)(ACCU))
		)
		(_use (_entity . LoadRegister)
			(_generic
				((BusWidth)((i 48)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_instantiation U20 0 122(_component LoadRegister)
		(_generic
			((BusWidth)((i 48)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(EOC))
			((DIN)(ACCU))
			((DOUT)(UNSAT))
		)
		(_use (_entity . LoadRegister)
			(_generic
				((BusWidth)((i 48)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_instantiation U22 0 124(_component Saturation)
		(_port
			((DIN)(UNSAT))
			((DOUT)(UOUT))
		)
		(_use (_entity . Saturation)
		)
	)
	(_object
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_in))))
		(_port (_int STR ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_port (_int XIN ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 10 i 0)))))
		(_port (_int UOUT ~STD_LOGIC_VECTOR{10~downto~0}~12 0 12(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 68(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~0}~13 0 69(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 26 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{47~downto~0}~13 0 76(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 47 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 10 i 0)))))
		(_signal (_int ENA ~extieee.std_logic_1164.STD_LOGIC 0 84(_architecture(_uni))))
		(_signal (_int EOC ~extieee.std_logic_1164.STD_LOGIC 0 84(_architecture(_uni))))
		(_signal (_int RSS ~extieee.std_logic_1164.STD_LOGIC 0 84(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 85(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int SEL ~STD_LOGIC_VECTOR{1~downto~0}~136 0 85(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 86(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_signal (_int EK0 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 86(_architecture(_uni((_others(i 2)))))))
		(_signal (_int EK1 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 86(_architecture(_uni((_others(i 2)))))))
		(_signal (_int EK2 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 86(_architecture(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 87(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 17 i 0)))))
		(_signal (_int EMUX ~STD_LOGIC_VECTOR{17~downto~0}~13 0 87(_architecture(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~0}~138 0 88(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 26 i 0)))))
		(_signal (_int QMUX ~STD_LOGIC_VECTOR{26~downto~0}~138 0 88(_architecture(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{44~downto~0}~13 0 89(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 44 i 0)))))
		(_signal (_int MULT ~STD_LOGIC_VECTOR{44~downto~0}~13 0 89(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{47~downto~0}~1310 0 90(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 47 i 0)))))
		(_signal (_int EMUL ~STD_LOGIC_VECTOR{47~downto~0}~1310 0 90(_architecture(_uni))))
		(_signal (_int RSUM ~STD_LOGIC_VECTOR{47~downto~0}~1310 0 91(_architecture(_uni((_others(i 2)))))))
		(_signal (_int ACCU ~STD_LOGIC_VECTOR{47~downto~0}~1310 0 92(_architecture(_uni((_others(i 2)))))))
		(_signal (_int UNSAT ~STD_LOGIC_VECTOR{47~downto~0}~1310 0 93(_architecture(_uni))))
		(_process
			(line__109(_architecture 0 0 109(_assignment (_target(12))(_sensitivity(8)(9)(10)(11)))))
			(line__117(_architecture 1 0 117(_assignment (_target(14))(_sensitivity(12)(13)))))
			(line__118(_architecture 2 0 118(_assignment (_target(15))(_sensitivity(14)))))
			(line__119(_architecture 3 0 119(_assignment (_target(16))(_sensitivity(15)(17)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (2 SIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . Structural 7 -1)
)
I 000051 55 3805          1750101167358 Structural
(_unit VHDL (pwm_ent 0 5(structural 0 21))
	(_version vc1)
	(_time 1750101167359 2025.06.16 13:12:47)
	(_source (\./../src/PWM_ent.vhd\))
	(_code 8689848987d18693d58193dc8281828186818180d2)
	(_entity
		(_time 1750100534275)
	)
	(_component
		(TimCirc
			(_object
				(_generic (_int ticks ~extstd.standard.INTEGER 0 36(_entity -1((i 24)))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 39(_entity (_in))))
				(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 40(_entity (_in))))
				(_port (_int eot ~extieee.std_logic_1164.STD_LOGIC 0 41(_entity (_out))))
			)
		)
		(FreeRunCounter
			(_object
				(_generic (_int buswidth ~extstd.standard.INTEGER 0 24(_entity -1((i 3)))))
				(_port (_int inc ~extieee.std_logic_1164.STD_LOGIC 0 27(_entity (_in))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 28(_entity (_in))))
				(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 29(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 3 i 0)))))
				(_port (_int cnt ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 30(_entity (_out))))
			)
		)
	)
	(_instantiation U01 0 49(_component TimCirc)
		(_generic
			((ticks)(_code 4))
		)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((eot)(SYN))
		)
		(_use (_entity . TimCirc)
			(_generic
				((ticks)(_code 5))
			)
		)
	)
	(_instantiation U02 0 59(_component FreeRunCounter)
		(_generic
			((buswidth)(_code 6))
		)
		(_port
			((inc)(SYN))
			((clk)(CLK))
			((rst)(RST))
			((cnt)(CNT_S))
		)
		(_use (_entity . FreeRunCounter)
			(_generic
				((buswidth)(_code 7))
			)
			(_port
				((inc)(inc))
				((clk)(clk))
				((rst)(rst))
				((cnt)(cnt))
			)
		)
	)
	(_object
		(_generic (_int CLK_FREQ ~extstd.standard.INTEGER 0 7 \50000000\ (_entity((i 50000000)))))
		(_generic (_int COUNTER_BITS ~extstd.standard.INTEGER 0 9 \10\ (_entity gms((i 10)))))
		(_generic (_int FREQ ~extstd.standard.INTEGER 0 10 \50\ (_entity((i 50)))))
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 13(_entity(_in))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 14(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~12 0 15(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 8 i 0)))))
		(_port (_int DUT ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~12 0 15(_entity(_in))))
		(_port (_int PWM ~extieee.std_logic_1164.STD_LOGIC 0 16(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_port (_int DEB ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17(_entity(_out))))
		(_constant (_int TIMER_TICKS ~extstd.standard.INTEGER 0 45(_architecture gms(_code 9))))
		(_signal (_int SYN ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~13 0 47(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 10 i 0)))))
		(_signal (_int CNT_S ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~13 0 47(_architecture(_uni((_others(i 2)))))))
		(_process
			(line__71(_architecture 0 0 71(_assignment (_target(4(1))))))
			(line__72(_architecture 1 0 72(_assignment (_alias((DEB(0))(SYN)))(_target(4(0)))(_sensitivity(5)))))
			(COMB_PROC(_architecture 2 0 74(_process (_simple)(_target(3))(_sensitivity(2)(6)))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Structural 11 -1)
)
I 000051 55 1544          1750101167395 Behavioral
(_unit VHDL (saturation 0 5(behavioral 0 12))
	(_version vc1)
	(_time 1750101167396 2025.06.16 13:12:47)
	(_source (\./../src/Saturation.vhd\))
	(_code a6a9a7f1a1f0f6b1a2a8b4fcf6a1a2a0afa0f0a0f3)
	(_entity
		(_time 1750100534361)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{47~downto~0}~12 0 7(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 47 i 0)))))
		(_port (_int DIN ~STD_LOGIC_VECTOR{47~downto~0}~12 0 7(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 8(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 10 i 0)))))
		(_port (_int DOUT ~STD_LOGIC_VECTOR{10~downto~0}~12 0 8(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{47~downto~0}~13 0 13(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 47 i 0)))))
		(_constant (_int DMAX ~STD_LOGIC_VECTOR{47~downto~0}~13 0 13(_architecture(_string \"000000000000000000000011111111110000000000000000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{47~downto~0}~132 0 14(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 47 i 0)))))
		(_constant (_int DMIN ~STD_LOGIC_VECTOR{47~downto~0}~132 0 14(_architecture(_string \"111111111111111111111100000000010000000000000000"\))))
		(_process
			(COMB_PROC(_architecture 0 0 16(_process (_simple)(_target(1))(_sensitivity(0))(_monitor))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (1 SIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000046 55 4390          1750101181109 logic
(_unit VHDL (i2c_master 0 36(logic 0 54))
	(_version vc1)
	(_time 1750101181110 2025.06.16 13:13:01)
	(_source (\./../src/i2c_master.vhd\))
	(_code 3c683d3c6d6b6b293e3d78666c3b3f3b383a393b3e)
	(_entity
		(_time 1750101181106)
	)
	(_object
		(_generic (_int input_clk ~extstd.standard.INTEGER 0 38 \50000000\ (_entity((i 50000000)))))
		(_generic (_int bus_clk ~extstd.standard.INTEGER 0 39 \400000\ (_entity((i 400000)))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 41(_entity(_in)(_event))))
		(_port (_int reset_n ~extieee.std_logic_1164.STD_LOGIC 0 42(_entity(_in))))
		(_port (_int ena ~extieee.std_logic_1164.STD_LOGIC 0 43(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 44(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int addr ~STD_LOGIC_VECTOR{6~downto~0}~12 0 44(_entity(_in))))
		(_port (_int rw ~extieee.std_logic_1164.STD_LOGIC 0 45(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_port (_int data_wr ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_entity(_in))))
		(_port (_int busy ~extieee.std_logic_1164.STD_LOGIC 0 47(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 48(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_port (_int data_rd ~STD_LOGIC_VECTOR{7~downto~0}~122 0 48(_entity(_out))))
		(_port (_int ack_error ~extieee.std_logic_1164.STD_LOGIC 0 49(_entity(_buffer))))
		(_port (_int sda ~extieee.std_logic_1164.STD_LOGIC 0 50(_entity(_inout))))
		(_port (_int scl ~extieee.std_logic_1164.STD_LOGIC 0 51(_entity(_inout))))
		(_constant (_int divider ~extstd.standard.INTEGER 0 55(_architecture gms(_code 5))))
		(_type (_int machine 0 56(_enum1 ready start command slv_ack1 wr rd slv_ack2 mstr_ack stop (_to i 0 i 8))))
		(_signal (_int state machine 0 57(_architecture(_uni))))
		(_signal (_int data_clk ~extieee.std_logic_1164.STD_LOGIC 0 58(_architecture(_uni))))
		(_signal (_int data_clk_prev ~extieee.std_logic_1164.STD_LOGIC 0 59(_architecture(_uni))))
		(_signal (_int scl_clk ~extieee.std_logic_1164.STD_LOGIC 0 60(_architecture(_uni))))
		(_signal (_int scl_ena ~extieee.std_logic_1164.STD_LOGIC 0 61(_architecture(_uni((i 2))))))
		(_signal (_int sda_int ~extieee.std_logic_1164.STD_LOGIC 0 62(_architecture(_uni((i 3))))))
		(_signal (_int sda_ena_n ~extieee.std_logic_1164.STD_LOGIC 0 63(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_signal (_int addr_rw ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 65(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_signal (_int data_tx ~STD_LOGIC_VECTOR{7~downto~0}~132 0 65(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 66(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_signal (_int data_rx ~STD_LOGIC_VECTOR{7~downto~0}~134 0 66(_architecture(_uni))))
		(_type (_int ~INTEGER~range~0~to~7~13 0 67(_scalar (_to i 0 i 7))))
		(_signal (_int bit_cnt ~INTEGER~range~0~to~7~13 0 67(_architecture(_uni((i 7))))))
		(_signal (_int stretch ~extieee.std_logic_1164.STD_LOGIC 0 68(_architecture(_uni((i 2))))))
		(_type (_int ~INTEGER~range~0~to~divider*4~13 0 73(_scalar (_to i 0 c 6))))
		(_variable (_int count ~INTEGER~range~0~to~divider*4~13 0 73(_process 0)))
		(_process
			(line__72(_architecture 0 0 72(_process (_simple)(_target(12)(13)(14)(22))(_sensitivity(0)(1))(_read(12)(22)(10)))))
			(line__108(_architecture 1 0 108(_process (_target(11)(15)(16)(18)(19)(20)(21)(6)(7)(8))(_sensitivity(0)(1)(11)(12)(13)(15)(18)(19)(20)(21)(2)(3)(4)(5)(8)(9))(_dssslsensitivity 2))))
			(line__238(_architecture 2 0 238(_assignment (_target(17))(_sensitivity(11)(13)(16)))))
			(line__244(_architecture 3 0 244(_assignment (_target(10))(_sensitivity(14)(15)))))
			(line__245(_architecture 4 0 245(_assignment (_target(9))(_sensitivity(17)))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_split (20)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . logic 7 -1)
)
I 000051 55 7143          1750101198624 Structural
(_unit VHDL (get_ina219 0 5(structural 0 17))
	(_version vc1)
	(_time 1750101198625 2025.06.16 13:13:18)
	(_source (\./../src/Get_INA219.vhd\))
	(_code a8f8fcffa5fef8bdadfdb1f2acaea9abaaaba9aba1)
	(_entity
		(_time 1750101198617)
	)
	(_component
		(TimCirc
			(_object
				(_generic (_int ticks ~extstd.standard.INTEGER 0 21(_entity -1((i 1529)))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 24(_entity (_in))))
				(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 25(_entity (_in))))
				(_port (_int eot ~extieee.std_logic_1164.STD_LOGIC 0 26(_entity (_out))))
			)
		)
		(i2c_master
			(_object
				(_generic (_int input_clk ~extstd.standard.INTEGER 0 42(_entity -1((i 50000000)))))
				(_generic (_int bus_clk ~extstd.standard.INTEGER 0 43(_entity -1((i 400000)))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 45(_entity (_in))))
				(_port (_int reset_n ~extieee.std_logic_1164.STD_LOGIC 0 46(_entity (_in))))
				(_port (_int ena ~extieee.std_logic_1164.STD_LOGIC 0 47(_entity (_in))))
				(_port (_int addr ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_entity (_in))))
				(_port (_int rw ~extieee.std_logic_1164.STD_LOGIC 0 49(_entity (_in))))
				(_port (_int data_wr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 50(_entity (_in))))
				(_port (_int busy ~extieee.std_logic_1164.STD_LOGIC 0 51(_entity (_out))))
				(_port (_int data_rd ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_entity (_out))))
				(_port (_int ack_error ~extieee.std_logic_1164.STD_LOGIC 0 53(_entity (_buffer))))
				(_port (_int sda ~extieee.std_logic_1164.STD_LOGIC 0 54(_entity (_inout))))
				(_port (_int scl ~extieee.std_logic_1164.STD_LOGIC 0 55(_entity (_inout))))
			)
		)
	)
	(_instantiation U_TIM 0 82(_component TimCirc)
		(_generic
			((ticks)((i 5000000)))
		)
		(_port
			((clk)(CLK))
			((rst)(ENA))
			((eot)(STR))
		)
		(_use (_entity . TimCirc)
			(_generic
				((ticks)((i 5000000)))
			)
		)
	)
	(_instantiation U_I2C 0 92(_component i2c_master)
		(_generic
			((input_clk)((i 50000000)))
			((bus_clk)((i 400000)))
		)
		(_port
			((clk)(CLK))
			((reset_n)(RST))
			((ena)(ENA_I2C))
			((addr)(_string \"1000000"\))
			((rw)(RW))
			((data_wr)(data_wr))
			((busy)(BUSY))
			((data_rd)(DATA))
			((ack_error)(ACK_ERR))
			((sda)(SDA))
			((scl)(SCL))
		)
		(_use (_entity . i2c_master)
			(_generic
				((input_clk)((i 50000000)))
				((bus_clk)((i 400000)))
			)
			(_port
				((clk)(clk))
				((reset_n)(reset_n))
				((ena)(ena))
				((addr)(addr))
				((rw)(rw))
				((data_wr)(data_wr))
				((busy)(busy))
				((data_rd)(data_rd))
				((ack_error)(ack_error))
				((sda)(sda))
				((scl)(scl))
			)
		)
	)
	(_object
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 7(_entity(_in)(_event))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in))))
		(_port (_int SDA ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_inout))))
		(_port (_int SCL ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_inout))))
		(_port (_int ENA ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in))))
		(_port (_int DONE ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_port (_int DATA_RD ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 50(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~134 0 60(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_constant (_int INA219_ADDR ~STD_LOGIC_VECTOR{6~downto~0}~134 0 60(_architecture(_string \"1000000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 61(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_constant (_int INA219_PWR_REG ~STD_LOGIC_VECTOR{7~downto~0}~136 0 61(_architecture(_string \"00000100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 62(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_constant (_int INA219_CALIB ~STD_LOGIC_VECTOR{7~downto~0}~138 0 62(_architecture(_string \"00000101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_constant (_int INA219_CALIB_VALUE ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_architecture(_string \"0000010011101101"\))))
		(_signal (_int ED ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int STR ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int BUSY_PREV ~extieee.std_logic_1164.STD_LOGIC 0 69(_architecture(_uni((i 2))))))
		(_signal (_int LAT ~extieee.std_logic_1164.STD_LOGIC 0 70(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 71(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_signal (_int DATA_RD_INT ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 71(_architecture(_uni((_others(i 2)))))))
		(_signal (_int ENA_I2C ~extieee.std_logic_1164.STD_LOGIC 0 73(_architecture(_uni((i 2))))))
		(_signal (_int RW ~extieee.std_logic_1164.STD_LOGIC 0 74(_architecture(_uni((i 3))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 75(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_signal (_int DATA ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 75(_architecture(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 76(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_signal (_int data_wr ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 76(_architecture(_uni((_others(i 2)))))))
		(_signal (_int BUSY ~extieee.std_logic_1164.STD_LOGIC 0 77(_architecture(_uni((i 2))))))
		(_signal (_int ACK_ERR ~extieee.std_logic_1164.STD_LOGIC 0 78(_architecture(_uni((i 2))))))
		(_type (_int ~INTEGER~range~0~to~7~13 0 112(_scalar (_to i 0 i 7))))
		(_variable (_int BUSY_CNT ~INTEGER~range~0~to~7~13 0 112(_process 0((i 0)))))
		(_process
			(FSM_PROC(_architecture 0 0 111(_process (_simple)(_target(9)(11(d_7_0))(11(d_15_8))(11)(12)(13)(15)(5)(6))(_sensitivity(0)(1))(_read(8)(9)(11)(14)(16)(17)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 1 -1)
)
I 000051 55 6393          1750101211494 Structural
(_unit VHDL (toplevel 0 5(structural 0 19))
	(_version vc1)
	(_time 1750101211495 2025.06.16 13:13:31)
	(_source (\./../src/TopLevel.vhd\))
	(_code f3f6a2a3a6a5a7e5a7f6e6a8a4f5f6f5a0f4f7f5a5)
	(_entity
		(_time 1750101211486)
	)
	(_component
		(Get_INA219
			(_object
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 22(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 23(_entity (_in))))
				(_port (_int SDA ~extieee.std_logic_1164.STD_LOGIC 0 24(_entity (_inout))))
				(_port (_int SCL ~extieee.std_logic_1164.STD_LOGIC 0 25(_entity (_inout))))
				(_port (_int ENA ~extieee.std_logic_1164.STD_LOGIC 0 26(_entity (_in))))
				(_port (_int DONE ~extieee.std_logic_1164.STD_LOGIC 0 27(_entity (_out))))
				(_port (_int DATA_RD ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_entity (_out))))
			)
		)
		(MPPT
			(_object
				(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 52(_entity (_in))))
				(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 53(_entity (_in))))
				(_port (_int STR ~extieee.std_logic_1164.STD_LOGIC 0 54(_entity (_in))))
				(_port (_int DATA_INA ~STD_LOGIC_VECTOR{15~downto~0}~134 0 55(_entity (_in))))
				(_port (_int ERR ~STD_LOGIC_VECTOR{15~downto~0}~136 0 56(_entity (_out))))
				(_port (_int DUT ~STD_LOGIC_VECTOR{11~downto~0}~13 0 57(_entity (_out))))
				(_port (_int PWR ~STD_LOGIC_VECTOR{15~downto~0}~138 0 58(_entity (_out))))
				(_port (_int Hi_MOSFET ~extieee.std_logic_1164.STD_LOGIC 0 59(_entity (_out))))
				(_port (_int Lo_MOSFET ~extieee.std_logic_1164.STD_LOGIC 0 60(_entity (_out))))
				(_port (_int SHTDWN ~extieee.std_logic_1164.STD_LOGIC 0 61(_entity (_out))))
			)
		)
		(UART_TX
			(_object
				(_generic (_int buswidth ~extstd.standard.INTEGER 0 34(_entity -1((i 8)))))
				(_generic (_int baudrate ~extstd.standard.INTEGER 0 35(_entity -1((i 115200)))))
				(_generic (_int source_clk ~extstd.standard.INTEGER 0 36(_entity -1((i 50000000)))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 39(_entity (_in))))
				(_port (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 40(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 41(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 0 i 0)))))
				(_port (_int din ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 41(_entity (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~132 0 42(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto c 1 i 0)))))
				(_port (_int leds ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~132 0 42(_entity (_out))))
				(_port (_int str ~extieee.std_logic_1164.STD_LOGIC 0 43(_entity (_in))))
				(_port (_int txd ~extieee.std_logic_1164.STD_LOGIC 0 44(_entity (_out))))
				(_port (_int deb ~extieee.std_logic_1164.STD_LOGIC 0 45(_entity (_out))))
				(_port (_int rdy ~extieee.std_logic_1164.STD_LOGIC 0 46(_entity (_out))))
			)
		)
	)
	(_instantiation INA219 0 72(_component Get_INA219)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((SDA)(SDA))
			((SCL)(SCL))
			((ENA)(ENA))
			((DONE)(DONE_INA))
			((DATA_RD)(DATA_RD))
		)
		(_use (_entity . Get_INA219)
		)
	)
	(_instantiation MPPT_Inst 0 84(_component MPPT)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((STR)(DONE_INA))
			((DATA_INA)(DATA_RD))
			((ERR)(_open))
			((DUT)(_open))
			((PWR)(_open))
			((Hi_MOSFET)(Hi_MOSFET))
			((Lo_MOSFET)(Lo_MOSFET))
			((SHTDWN)(SHTDWN))
		)
		(_use (_entity . MPPT)
		)
	)
	(_instantiation UART 0 99(_component UART_TX)
		(_generic
			((buswidth)((i 8)))
			((baudrate)((i 50000)))
			((source_clk)((i 50000000)))
		)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((din)(DATA_TX))
			((leds)(_open))
			((str)(DONE_INA))
			((txd)(TX))
			((deb)(_open))
			((rdy)(TX_DONE))
		)
		(_use (_entity . UART_TX)
			(_generic
				((buswidth)((i 8)))
				((baudrate)((i 50000)))
				((source_clk)((i 50000000)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((din)(din))
				((leds)(leds))
				((str)(str))
				((txd)(txd))
				((deb)(deb))
				((rdy)(rdy))
			)
		)
	)
	(_object
		(_port (_int CLK ~extieee.std_logic_1164.STD_LOGIC 0 7(_entity(_in))))
		(_port (_int RST ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in))))
		(_port (_int Hi_MOSFET ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_out))))
		(_port (_int Lo_MOSFET ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_out))))
		(_port (_int SHTDWN ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_out))))
		(_port (_int SDA ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_inout))))
		(_port (_int SCL ~extieee.std_logic_1164.STD_LOGIC 0 13(_entity(_inout))))
		(_port (_int TX ~extieee.std_logic_1164.STD_LOGIC 0 14(_entity(_out))))
		(_port (_int ENA ~extieee.std_logic_1164.STD_LOGIC 0 15(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 55(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 56(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 57(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 58(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_signal (_int DATA_TX ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65(_architecture(_uni))))
		(_signal (_int TX_DONE ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int DONE_INA ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 68(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 15 i 0)))))
		(_signal (_int DATA_RD ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 68(_architecture(_uni))))
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 2 -1)
)
I 000044 55 1977          1750101249456 sim
(_unit VHDL (toplevel_tb 0 5(sim 0 8))
	(_version vc1)
	(_time 1750101249457 2025.06.16 13:14:09)
	(_source (\./../src/TopLevel_tb.vhd\))
	(_code 34603331666260226567216f633231326731623330)
	(_entity
		(_time 1750101249452)
	)
	(_instantiation DUT 0 23(_entity . TopLevel)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((Hi_MOSFET)(himos))
			((Lo_MOSFET)(lomos))
			((SHTDWN)(shtdwn))
			((SDA)(sda))
			((SCL)(scl))
			((TX)(tx))
			((ENA)(ena))
		)
	)
	(_object
		(_constant (_int clk_hz ~extstd.standard.INTEGER 0 10(_architecture((i 50000000)))))
		(_constant (_int clk_period ~extstd.standard.TIME 0 11(_architecture gms(_code 2))))
		(_signal (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 13(_architecture(_uni((i 3))))))
		(_signal (_int rst ~extieee.std_logic_1164.STD_LOGIC 0 14(_architecture(_uni((i 3))))))
		(_signal (_int himos ~extieee.std_logic_1164.STD_LOGIC 0 15(_architecture(_uni((i 2))))))
		(_signal (_int lomos ~extieee.std_logic_1164.STD_LOGIC 0 15(_architecture(_uni((i 2))))))
		(_signal (_int shtdwn ~extieee.std_logic_1164.STD_LOGIC 0 15(_architecture(_uni((i 2))))))
		(_signal (_int sda ~extieee.std_logic_1164.STD_LOGIC 0 16(_architecture(_uni((i 3))))))
		(_signal (_int scl ~extieee.std_logic_1164.STD_LOGIC 0 16(_architecture(_uni((i 3))))))
		(_signal (_int tx ~extieee.std_logic_1164.STD_LOGIC 0 16(_architecture(_uni((i 3))))))
		(_signal (_int ena ~extieee.std_logic_1164.STD_LOGIC 0 17(_architecture(_uni((i 2))))))
		(_process
			(line__21(_architecture 0 0 21(_assignment (_target(0))(_sensitivity(0)))))
			(SEQUENCER_PROC(_architecture 1 0 36(_process (_wait_for)(_target(1)(8)))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . sim 3 -1)
)
I 000051 55 1045          1750102813936 Behavioral
(_unit VHDL(countdown 0 5(behavioral 0 17))
	(_version vef)
	(_time 1750102813937 2025.06.16 13:40:13)
	(_source(\../src/CountDown.vhd\))
	(_parameters tan)
	(_code 792e7878262f286f2f7a6d232c7f2f7e7e7f2c7f7a)
	(_ent
		(_time 1750102813934)
	)
	(_object
		(_gen(_int Ticks -1 0 7 \10\ (_ent gms((i 10)))))
		(_port(_int clk -2 0 10(_ent(_in)(_event))))
		(_port(_int rst -2 0 11(_ent(_in)(_event))))
		(_port(_int dec -2 0 12(_ent(_in))))
		(_port(_int rdy -2 0 13(_ent(_out))))
		(_sig(_int Cp -1 0 18(_arch(_uni(_code 2)))))
		(_sig(_int Cn -1 0 19(_arch(_uni((i 0))))))
		(_sig(_int rdy_s -2 0 20(_arch(_uni((i 2))))))
		(_prcs
			(Combinational_PROC(_arch 0 0 23(_prcs(_simple)(_trgt(5)(3))(_sens(4)(0))(_read(2)))))
			(SEQUENTIAL_PROC(_arch 1 0 45(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1382          1750102814014 Behavioral
(_unit VHDL(dead_time_gen 0 5(behavioral 0 18))
	(_version vef)
	(_time 1750102814015 2025.06.16 13:40:14)
	(_source(\../src/Dead_time_gen.vhd\))
	(_parameters tan)
	(_code c790c192c59092d1c194819c92c1cec193c1c2c291)
	(_ent
		(_time 1750102814003)
	)
	(_object
		(_gen(_int num_dff -1 0 7 \4\ (_ent gms((i 4)))))
		(_port(_int XIN -2 0 10(_ent(_in))))
		(_port(_int CLK -2 0 11(_ent(_in)(_event))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~12 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int Qp_deb 0 0 13(_ent(_out))))
		(_port(_int XOUT -2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 19(_array -2((_dto c 4 i 0)))))
		(_sig(_int Qp 1 0 19(_arch(_uni((_others(i 2)))))))
		(_sig(_int ones 1 0 20(_arch(_uni((_others(i 3)))))))
		(_sig(_int Comp 1 0 21(_arch(_uni((_others(i 2)))))))
		(_prcs
			(COMPARE_PROC(_arch 0 0 24(_prcs(_simple)(_trgt(4)(7))(_sens(1)(5))(_read(0)(6)(7)))))
			(DFF_PROC(_arch 1 0 34(_prcs(_trgt(5(0))(5))(_sens(1)(2)(0)(5))(_dssslsensitivity 2))))
			(line__46(_arch 2 0 46(_assignment(_trgt(3))(_sens(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_split (5)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1226          1750102814087 Behavioral
(_unit VHDL(freeruncounter 0 5(behavioral 0 17))
	(_version vef)
	(_time 1750102814088 2025.06.16 13:40:14)
	(_source(\../src/FreeRunCounter.vhd\))
	(_parameters tan)
	(_code 05520002025254130205175e510350030603530200)
	(_ent
		(_time 1750102814081)
	)
	(_object
		(_gen(_int buswidth -1 0 7 \3\ (_ent gms((i 3)))))
		(_port(_int inc -2 0 10(_ent(_in))))
		(_port(_int clk -2 0 11(_ent(_in)(_event))))
		(_port(_int rst -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int cnt 0 0 13(_ent(_out))))
		(_sig(_int Cn -1 0 18(_arch(_uni((i 0))))))
		(_sig(_int Cp -1 0 19(_arch(_uni((i 0))))))
		(_prcs
			(COMBINATIONAL_PROC(_arch 0 0 22(_prcs(_simple)(_trgt(4)(3))(_sens(0)(1))(_mon)(_read(4)(5)))))
			(Sequential_PROC(_arch 1 0 32(_prcs(_trgt(5))(_sens(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 4806          1750102814163 Structural
(_unit VHDL(get_ina219 0 5(structural 0 17))
	(_version vef)
	(_time 1750102814164 2025.06.16 13:40:14)
	(_source(\../src/Get_INA219.vhd\))
	(_parameters tan)
	(_code 530457505505034656064a0957555250515052505a)
	(_ent
		(_time 1750102814149)
	)
	(_comp
		(TimCirc
			(_object
				(_gen(_int ticks -2 0 21(_ent((i 1529)))))
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int rst -1 0 25(_ent (_in))))
				(_port(_int eot -1 0 26(_ent (_out))))
			)
		)
		(i2c_master
			(_object
				(_gen(_int input_clk -2 0 42(_ent((i 50000000)))))
				(_gen(_int bus_clk -2 0 43(_ent((i 400000)))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int reset_n -1 0 46(_ent (_in))))
				(_port(_int ena -1 0 47(_ent (_in))))
				(_port(_int addr 1 0 48(_ent (_in))))
				(_port(_int rw -1 0 49(_ent (_in))))
				(_port(_int data_wr 2 0 50(_ent (_in))))
				(_port(_int busy -1 0 51(_ent (_out))))
				(_port(_int data_rd 2 0 52(_ent (_out))))
				(_port(_int ack_error -1 0 53(_ent (_buffer))))
				(_port(_int sda -1 0 54(_ent (_inout))))
				(_port(_int scl -1 0 55(_ent (_inout))))
			)
		)
	)
	(_inst U_TIM 0 82(_comp TimCirc)
		(_gen
			((ticks)((i 5000000)))
		)
		(_port
			((clk)(CLK))
			((rst)(ENA))
			((eot)(STR))
		)
		(_use(_ent . TimCirc)
			(_gen
				((ticks)((i 5000000)))
			)
		)
	)
	(_inst U_I2C 0 92(_comp i2c_master)
		(_gen
			((input_clk)((i 50000000)))
			((bus_clk)((i 400000)))
		)
		(_port
			((clk)(CLK))
			((reset_n)(RST))
			((ena)(ENA_I2C))
			((addr)(_string \"1000000"\))
			((rw)(RW))
			((data_wr)(data_wr))
			((busy)(BUSY))
			((data_rd)(DATA))
			((ack_error)(ACK_ERR))
			((sda)(SDA))
			((scl)(SCL))
		)
		(_use(_ent . i2c_master)
			(_gen
				((input_clk)((i 50000000)))
				((bus_clk)((i 400000)))
			)
			(_port
				((clk)(clk))
				((reset_n)(reset_n))
				((ena)(ena))
				((addr)(addr))
				((rw)(rw))
				((data_wr)(data_wr))
				((busy)(busy))
				((data_rd)(data_rd))
				((ack_error)(ack_error))
				((sda)(sda))
				((scl)(scl))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int SDA -1 0 9(_ent(_inout))))
		(_port(_int SCL -1 0 10(_ent(_inout))))
		(_port(_int ENA -1 0 11(_ent(_in))))
		(_port(_int DONE -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int DATA_RD 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_array -1((_dto i 6 i 0)))))
		(_cnst(_int INA219_ADDR 3 0 60(_arch(_string \"1000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 61(_array -1((_dto i 7 i 0)))))
		(_cnst(_int INA219_PWR_REG 4 0 61(_arch(_string \"00000100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_cnst(_int INA219_CALIB 5 0 62(_arch(_string \"00000101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -1((_dto i 15 i 0)))))
		(_cnst(_int INA219_CALIB_VALUE 6 0 63(_arch(_string \"0000010011101101"\))))
		(_sig(_int ED -1 0 66(_arch(_uni((i 2))))))
		(_sig(_int STR -1 0 67(_arch(_uni((i 2))))))
		(_sig(_int BUSY_PREV -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int LAT -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 71(_array -1((_dto i 15 i 0)))))
		(_sig(_int DATA_RD_INT 7 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int ENA_I2C -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int RW -1 0 74(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 75(_array -1((_dto i 7 i 0)))))
		(_sig(_int DATA 8 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int data_wr 8 0 76(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSY -1 0 77(_arch(_uni((i 2))))))
		(_sig(_int ACK_ERR -1 0 78(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 112(_scalar (_to i 0 i 7))))
		(_var(_int BUSY_CNT 9 0 112(_prcs 0((i 0)))))
		(_prcs
			(FSM_PROC(_arch 0 0 111(_prcs(_simple)(_trgt(9)(11(d_7_0))(11(d_15_8))(11)(12)(13)(15)(5)(6))(_sens(0)(1))(_read(8)(9)(11)(14)(16)(17)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 1 -1)
)
I 000044 55 1472          1750102814239 sim
(_unit VHDL(get_ina219_tb 0 5(sim 0 8))
	(_version vef)
	(_time 1750102814240 2025.06.16 13:40:14)
	(_source(\../src/Get_INA219_tb.vhd\))
	(_parameters tan)
	(_code a1f6a5f6a5f7f1b4f5f2b8fba5a7a0a2a3a2a0a2a8)
	(_ent
		(_time 1750102814230)
	)
	(_inst DUT 0 25(_ent . Get_INA219)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((SDA)(sda))
			((SCL)(scl))
			((ENA)(str))
			((DONE)(done))
			((DATA_RD)(data_rd))
		)
	)
	(_object
		(_cnst(_int clk_hz -1 0 10(_arch((i 50000000)))))
		(_cnst(_int \1~sec/clk_hz\ -2 0 0(_int gms(_code 2))))
		(_cnst(_int clk_period -2 0 11(_arch gms(_code 3))))
		(_sig(_int clk -3 0 13(_arch(_uni((i 3))))))
		(_sig(_int rst -3 0 14(_arch(_uni((i 3))))))
		(_sig(_int sda -3 0 15(_arch(_uni((i 4))))))
		(_sig(_int scl -3 0 16(_arch(_uni((i 4))))))
		(_sig(_int str -3 0 17(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -3((_dto i 15 i 0)))))
		(_sig(_int data_rd 0 0 18(_arch(_uni))))
		(_sig(_int done -3 0 19(_arch(_uni))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(0))(_sens(0)))))
			(SEQUENCER_PROC(_arch 1 0 36(_prcs(_wait_for)(_trgt(1)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . sim 5 -1)
)
I 000051 55 928           1750102814358 Behavioral
(_unit VHDL(latch_1 0 5(behavioral 0 15))
	(_version vef)
	(_time 1750102814359 2025.06.16 13:40:14)
	(_source(\../src/Latch_1.vhd\))
	(_parameters tan)
	(_code 1e4949194a484e081f1f0647191d1f184d181f191a)
	(_ent
		(_time 1750102814350)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int SET -1 0 9(_ent(_in))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int SOUT -1 0 11(_ent(_out))))
		(_sig(_int Qp -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int Qn -1 0 16(_arch(_uni((i 2))))))
		(_prcs
			(COMBINATIONAL_PROC(_arch 0 0 19(_prcs(_simple)(_trgt(6)(4))(_sens(5)(2)(3))(_read(6)))))
			(SEQUENTIAL_PROC(_arch 1 0 31(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 908           1750102814439 Behavioral
(_unit VHDL(latchsr 0 5(behavioral 0 15))
	(_version vef)
	(_time 1750102814440 2025.06.16 13:40:14)
	(_source(\../src/LatchSR.vhd\))
	(_parameters tan)
	(_code 6d3a3a6d383b3d7b6c6d75363f6a6f6b3e6b6c6a69)
	(_ent
		(_time 1750102814431)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int SET -1 0 9(_ent(_in))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int SOUT -1 0 11(_ent(_out))))
		(_sig(_int Qp -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int Qn -1 0 16(_arch(_uni((i 2))))))
		(_prcs
			(Combinational(_arch 0 0 18(_prcs(_simple)(_trgt(6)(4))(_sens(5)(2)(3)))))
			(Sequential(_arch 1 0 30(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 3682          1750102814509 Structural
(_unit VHDL(pwm_comp_deadtime 0 5(structural 0 21))
	(_version vef)
	(_time 1750102814510 2025.06.16 13:40:14)
	(_source(\../src/PWM_Comp_deadtime.vhd\))
	(_parameters tan)
	(_code bbedbfeeeeecbbaeebbda8e1bcbdefbcbbbeedbdbf)
	(_ent
		(_time 1750102814501)
	)
	(_comp
		(PWM_ent
			(_object
				(_gen(_int CLK_FREQ -1 0 37(_ent((i 50000000)))))
				(_gen(_int COUNTER_BITS -1 0 39(_ent((i 10)))))
				(_gen(_int FREQ -1 0 40(_ent((i 50)))))
				(_port(_int CLK -2 0 43(_ent (_in))))
				(_port(_int RST -2 0 44(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~13 0 45(_array -2((_dto c 2 i 0)))))
				(_port(_int DUT 2 0 45(_ent (_in))))
				(_port(_int PWM -2 0 46(_ent (_out))))
				(_port(_int DEB 1 0 47(_ent (_out))))
			)
		)
		(Dead_time_gen
			(_object
				(_gen(_int num_dff -1 0 24(_ent((i 4)))))
				(_port(_int XIN -2 0 27(_ent (_in))))
				(_port(_int CLK -2 0 28(_ent (_in))))
				(_port(_int RST -2 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 30(_array -2((_dto c 3 i 0)))))
				(_port(_int Qp_deb 2 0 30(_ent (_out))))
				(_port(_int XOUT -2 0 31(_ent (_out))))
			)
		)
	)
	(_inst U01 0 56(_comp PWM_ent)
		(_gen
			((CLK_FREQ)((i 50000000)))
			((COUNTER_BITS)(_code 4))
			((FREQ)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((DUT)(DUT))
			((PWM)(PWM_Norm))
			((DEB)(_open))
		)
		(_use(_ent . PWM_ent)
			(_gen
				((CLK_FREQ)((i 50000000)))
				((COUNTER_BITS)(_code 6))
				((FREQ)(_code 7))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((DUT)(DUT))
				((PWM)(PWM))
				((DEB)(DEB))
			)
		)
	)
	(_inst U02 0 73(_comp Dead_time_gen)
		(_gen
			((num_dff)(_code 8))
		)
		(_port
			((XIN)(N_PWM))
			((CLK)(CLK))
			((RST)(RST))
			((Qp_deb)(_open))
			((XOUT)(PWM_Comp))
		)
		(_use(_ent . Dead_time_gen)
			(_gen
				((num_dff)(_code 9))
			)
			(_port
				((XIN)(XIN))
				((CLK)(CLK))
				((RST)(RST))
				((Qp_deb)(Qp_deb))
				((XOUT)(XOUT))
			)
		)
	)
	(_inst U03 0 85(_comp Dead_time_gen)
		(_gen
			((num_dff)(_code 10))
		)
		(_port
			((XIN)(PWM_Norm))
			((CLK)(CLK))
			((RST)(RST))
			((Qp_deb)(_open))
			((XOUT)(PWM_S))
		)
		(_use(_ent . Dead_time_gen)
			(_gen
				((num_dff)(_code 11))
			)
			(_port
				((XIN)(XIN))
				((CLK)(CLK))
				((RST)(RST))
				((Qp_deb)(Qp_deb))
				((XOUT)(XOUT))
			)
		)
	)
	(_object
		(_gen(_int bits -1 0 7 \10\ (_ent gms((i 10)))))
		(_gen(_int deadtime -1 0 8 \100\ (_ent((i 100)))))
		(_gen(_int freq -1 0 9 \50000\ (_ent((i 50000)))))
		(_port(_int CLK -2 0 12(_ent(_in))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{bits-1~downto~0}~12 0 14(_array -2((_dto c 12 i 0)))))
		(_port(_int DUT 0 0 14(_ent(_in))))
		(_port(_int PWM -2 0 15(_ent(_out))))
		(_port(_int PWM_comp -2 0 16(_ent(_out))))
		(_port(_int DEB -2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -2((_dto i 1 i 0)))))
		(_cnst(_int deadtime_2_dff -1 0 51(_arch gms(_code 13))))
		(_sig(_int N_PWM -2 0 52(_arch(_uni((i 2))))))
		(_sig(_int PWM_S -2 0 53(_arch(_uni((i 2))))))
		(_sig(_int PWM_Norm -2 0 54(_arch(_uni((i 2))))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_alias((PWM)(PWM_S)))(_simpleassign BUF)(_trgt(3))(_sens(7)))))
			(line__71(_arch 1 0 71(_assignment(_alias((N_PWM)(PWM_Norm)))(_simpleassign "not")(_trgt(6))(_sens(8)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Structural 14 -1)
)
I 000051 55 1279          1750102814580 Behavioral
(_unit VHDL(risingedge_gen 0 5(behavioral 0 17))
	(_version vef)
	(_time 1750102814581 2025.06.16 13:40:14)
	(_source(\../src/Rising_edge_gen.vhd\))
	(_parameters tan)
	(_code f9afffa9f9afaeeff3abbca3affffcfffdfffefffc)
	(_ent
		(_time 1750102814572)
	)
	(_object
		(_gen(_int num_dff -1 0 7 \4\ (_ent gms((i 4)))))
		(_port(_int XIN -2 0 10(_ent(_in))))
		(_port(_int CLK -2 0 11(_ent(_in)(_event))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int XRE -2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 18(_array -2((_dto c 2 i 0)))))
		(_sig(_int Qp 0 0 18(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{num_dff-2~downto~0}~13 0 19(_array -2((_dto c 3 i 0)))))
		(_sig(_int ones 1 0 19(_arch(_uni((_others(i 3)))))))
		(_sig(_int Comp 1 0 20(_arch(_uni((_others(i 2)))))))
		(_prcs
			(COMPARE_PROC(_arch 0 0 40(_prcs(_simple)(_trgt(6)(3))(_sens(4)(1))(_read(5)(6)(0)))))
			(DFF_PROC(_arch 1 0 50(_prcs(_trgt(4(0))(4))(_sens(1)(2)(4)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1260          1750102814657 Behavioral
(_unit VHDL(serializer 0 5(behavioral 0 19))
	(_version vef)
	(_time 1750102814658 2025.06.16 13:40:14)
	(_source(\../src/Serializer.vhd\))
	(_parameters tan)
	(_code 47114145451111514c12561d45414e401641424045)
	(_ent
		(_time 1750102814647)
	)
	(_object
		(_gen(_int buswidth -1 0 7 \8\ (_ent gms((i 8)))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~12 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int DIN 0 0 12(_ent(_in))))
		(_port(_int LDR -2 0 13(_ent(_in))))
		(_port(_int SHF -2 0 14(_ent(_in))))
		(_port(_int BOUT -2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 20(_array -2((_dto c 3 i 0)))))
		(_sig(_int Qp 1 0 20(_arch(_uni((_others(i 3)))))))
		(_sig(_int Qn 1 0 20(_arch(_uni((_others(i 3)))))))
		(_prcs
			(MUX_PROC(_arch 0 0 23(_prcs(_simple)(_trgt(7))(_sens(3)(4))(_read(6)(2)))))
			(DFF_PROC(_arch 1 0 34(_prcs(_trgt(6)(5))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 936           1750102814732 Behavioral
(_unit VHDL(timcirc 0 5(behavioral 0 16))
	(_version vef)
	(_time 1750102814733 2025.06.16 13:40:14)
	(_source(\../src/TimCirc.vhd\))
	(_parameters tan)
	(_code 95c3949a99c2958394958ccec693969291939c93c1)
	(_ent
		(_time 1750102814723)
	)
	(_object
		(_gen(_int ticks -1 0 7 \1529\ (_ent((i 1529)))))
		(_port(_int clk -2 0 10(_ent(_in)(_event))))
		(_port(_int rst -2 0 11(_ent(_in)(_event))))
		(_port(_int eot -2 0 12(_ent(_out))))
		(_sig(_int Cn -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Cp -1 0 17(_arch(_uni((i 0))))))
		(_prcs
			(COMBINATIONAL_PROC(_arch 0 0 20(_prcs(_simple)(_trgt(3)(2))(_sens(4)))))
			(Sequential_PROC(_arch 1 0 31(_prcs(_trgt(4))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 4171          1750102814803 Structural
(_unit VHDL(toplevel 0 5(structural 0 19))
	(_version vef)
	(_time 1750102814804 2025.06.16 13:40:14)
	(_source(\../src/TopLevel.vhd\))
	(_parameters tan)
	(_code d482d586868280c280d1c18f83d2d1d287d3d0d282)
	(_ent
		(_time 1750102814790)
	)
	(_comp
		(Get_INA219
			(_object
				(_port(_int CLK -1 0 22(_ent (_in))))
				(_port(_int RST -1 0 23(_ent (_in))))
				(_port(_int SDA -1 0 24(_ent (_inout))))
				(_port(_int SCL -1 0 25(_ent (_inout))))
				(_port(_int ENA -1 0 26(_ent (_in))))
				(_port(_int DONE -1 0 27(_ent (_out))))
				(_port(_int DATA_RD 0 0 28(_ent (_out))))
			)
		)
		(MPPT
			(_object
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int RST -1 0 53(_ent (_in))))
				(_port(_int STR -1 0 54(_ent (_in))))
				(_port(_int DATA_INA 1 0 55(_ent (_in))))
				(_port(_int ERR 1 0 56(_ent (_out))))
				(_port(_int DUT 2 0 57(_ent (_out))))
				(_port(_int PWR 1 0 58(_ent (_out))))
				(_port(_int Hi_MOSFET -1 0 59(_ent (_out))))
				(_port(_int Lo_MOSFET -1 0 60(_ent (_out))))
				(_port(_int SHTDWN -1 0 61(_ent (_out))))
			)
		)
		(UART_TX
			(_object
				(_gen(_int buswidth -2 0 34(_ent((i 8)))))
				(_gen(_int baudrate -2 0 35(_ent((i 115200)))))
				(_gen(_int source_clk -2 0 36(_ent((i 50000000)))))
				(_port(_int clk -1 0 39(_ent (_in))))
				(_port(_int rst -1 0 40(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 41(_array -1((_dto c 0 i 0)))))
				(_port(_int din 5 0 41(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~132 0 42(_array -1((_dto c 1 i 0)))))
				(_port(_int leds 6 0 42(_ent (_out))))
				(_port(_int str -1 0 43(_ent (_in))))
				(_port(_int txd -1 0 44(_ent (_out))))
				(_port(_int deb -1 0 45(_ent (_out))))
				(_port(_int rdy -1 0 46(_ent (_out))))
			)
		)
	)
	(_inst INA219 0 72(_comp Get_INA219)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((SDA)(SDA))
			((SCL)(SCL))
			((ENA)(ENA))
			((DONE)(DONE_INA))
			((DATA_RD)(DATA_RD))
		)
		(_use(_ent . Get_INA219)
		)
	)
	(_inst MPPT_Inst 0 84(_comp MPPT)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((STR)(DONE_INA))
			((DATA_INA)(DATA_RD))
			((ERR)(_open))
			((DUT)(_open))
			((PWR)(_open))
			((Hi_MOSFET)(Hi_MOSFET))
			((Lo_MOSFET)(Lo_MOSFET))
			((SHTDWN)(SHTDWN))
		)
		(_use(_ent . MPPT)
		)
	)
	(_inst UART 0 99(_comp UART_TX)
		(_gen
			((buswidth)((i 8)))
			((baudrate)((i 50000)))
			((source_clk)((i 50000000)))
		)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((din)(DATA_TX))
			((leds)(_open))
			((str)(DONE_INA))
			((txd)(TX))
			((deb)(_open))
			((rdy)(TX_DONE))
		)
		(_use(_ent . UART_TX)
			(_gen
				((buswidth)((i 8)))
				((baudrate)((i 50000)))
				((source_clk)((i 50000000)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((din)(din))
				((leds)(leds))
				((str)(str))
				((txd)(txd))
				((deb)(deb))
				((rdy)(rdy))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int Hi_MOSFET -1 0 9(_ent(_out))))
		(_port(_int Lo_MOSFET -1 0 10(_ent(_out))))
		(_port(_int SHTDWN -1 0 11(_ent(_out))))
		(_port(_int SDA -1 0 12(_ent(_inout))))
		(_port(_int SCL -1 0 13(_ent(_inout))))
		(_port(_int TX -1 0 14(_ent(_out))))
		(_port(_int ENA -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 55(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65(_array -1((_dto i 7 i 0)))))
		(_sig(_int DATA_TX 3 0 65(_arch(_uni))))
		(_sig(_int TX_DONE -1 0 66(_arch(_uni((i 2))))))
		(_sig(_int DONE_INA -1 0 67(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 68(_array -1((_dto i 15 i 0)))))
		(_sig(_int DATA_RD 4 0 68(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 2 -1)
)
I 000044 55 1538          1750102814868 sim
(_unit VHDL(toplevel_tb 0 5(sim 0 8))
	(_version vef)
	(_time 1750102814869 2025.06.16 13:40:14)
	(_source(\../src/TopLevel_tb.vhd\))
	(_parameters tan)
	(_code 124410154644460443410749451417144117441516)
	(_ent
		(_time 1750102814857)
	)
	(_inst DUT 0 23(_ent . TopLevel)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((Hi_MOSFET)(himos))
			((Lo_MOSFET)(lomos))
			((SHTDWN)(shtdwn))
			((SDA)(sda))
			((SCL)(scl))
			((TX)(tx))
			((ENA)(ena))
		)
	)
	(_object
		(_cnst(_int clk_hz -1 0 10(_arch((i 50000000)))))
		(_cnst(_int \1~sec/clk_hz\ -2 0 0(_int gms(_code 2))))
		(_cnst(_int clk_period -2 0 11(_arch gms(_code 3))))
		(_sig(_int clk -3 0 13(_arch(_uni((i 3))))))
		(_sig(_int rst -3 0 14(_arch(_uni((i 3))))))
		(_sig(_int himos -3 0 15(_arch(_uni((i 2))))))
		(_sig(_int lomos -3 0 15(_arch(_uni((i 2))))))
		(_sig(_int shtdwn -3 0 15(_arch(_uni((i 2))))))
		(_sig(_int sda -3 0 16(_arch(_uni((i 3))))))
		(_sig(_int scl -3 0 16(_arch(_uni((i 3))))))
		(_sig(_int tx -3 0 16(_arch(_uni((i 3))))))
		(_sig(_int ena -3 0 17(_arch(_uni((i 2))))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(0))(_sens(0)))))
			(SEQUENCER_PROC(_arch 1 0 36(_prcs(_wait_for)(_trgt(1)(8)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . sim 5 -1)
)
I 000051 55 4798          1750102814943 Structural
(_unit VHDL(uart_tx 0 5(structural 0 23))
	(_version vef)
	(_time 1750102814944 2025.06.16 13:40:14)
	(_source(\../src/UART_TX.vhd\))
	(_parameters tan)
	(_code 61376261613737766c6c273a346669666467606663)
	(_ent
		(_time 1750102814932)
	)
	(_comp
		(RisingEdge_gen
			(_object
				(_gen(_int num_dff -1 0 73(_ent((i 4)))))
				(_port(_int XIN -2 0 76(_ent (_in))))
				(_port(_int CLK -2 0 77(_ent (_in))))
				(_port(_int RST -2 0 78(_ent (_in))))
				(_port(_int XRE -2 0 79(_ent (_out))))
			)
		)
		(LatchSR
			(_object
				(_port(_int RST -2 0 26(_ent (_in))))
				(_port(_int CLK -2 0 27(_ent (_in))))
				(_port(_int SET -2 0 28(_ent (_in))))
				(_port(_int CLR -2 0 29(_ent (_in))))
				(_port(_int SOUT -2 0 30(_ent (_out))))
			)
		)
		(TimCirc
			(_object
				(_gen(_int ticks -1 0 36(_ent((i 1529)))))
				(_port(_int clk -2 0 39(_ent (_in))))
				(_port(_int rst -2 0 40(_ent (_in))))
				(_port(_int eot -2 0 41(_ent (_out))))
			)
		)
		(CountDown
			(_object
				(_gen(_int Ticks -1 0 47(_ent((i 10)))))
				(_port(_int clk -2 0 50(_ent (_in))))
				(_port(_int rst -2 0 51(_ent (_in))))
				(_port(_int dec -2 0 52(_ent (_in))))
				(_port(_int rdy -2 0 53(_ent (_out))))
			)
		)
		(Serializer
			(_object
				(_gen(_int buswidth -1 0 59(_ent((i 8)))))
				(_port(_int CLK -2 0 62(_ent (_in))))
				(_port(_int RST -2 0 63(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 64(_array -2((_dto c 5 i 0)))))
				(_port(_int DIN 3 0 64(_ent (_in))))
				(_port(_int LDR -2 0 65(_ent (_in))))
				(_port(_int SHF -2 0 66(_ent (_in))))
				(_port(_int BOUT -2 0 67(_ent (_out))))
			)
		)
	)
	(_inst U00 0 99(_comp RisingEdge_gen)
		(_gen
			((num_dff)((i 1)))
		)
		(_port
			((XIN)(n_str))
			((CLK)(clk))
			((RST)(rst))
			((XRE)(deb_str))
		)
		(_use(_ent . RisingEdge_gen)
			(_gen
				((num_dff)((i 1)))
			)
		)
	)
	(_inst U01 0 110(_comp LatchSR)
		(_port
			((RST)(rst))
			((CLK)(clk))
			((SET)(deb_str))
			((CLR)(EOC_S))
			((SOUT)(ENA_S))
		)
		(_use(_ent . LatchSR)
		)
	)
	(_inst U02 0 119(_comp TimCirc)
		(_gen
			((ticks)(_code 6))
		)
		(_port
			((clk)(clk))
			((rst)(ENA_S))
			((eot)(SYN))
		)
		(_use(_ent . TimCirc)
			(_gen
				((ticks)(_code 7))
			)
		)
	)
	(_inst U03 0 129(_comp CountDown)
		(_gen
			((Ticks)(_code 8))
		)
		(_port
			((clk)(clk))
			((rst)(ENA_S))
			((dec)(SYN))
			((rdy)(EOC_S))
		)
		(_use(_ent . CountDown)
			(_gen
				((Ticks)(_code 9))
			)
		)
	)
	(_inst U04 0 140(_comp Serializer)
		(_gen
			((buswidth)(_code 10))
		)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((DIN)(d_serial))
			((LDR)(deb_str))
			((SHF)(SYN))
			((BOUT)(txd))
		)
		(_use(_ent . Serializer)
			(_gen
				((buswidth)(_code 11))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((DIN)(DIN))
				((LDR)(LDR))
				((SHF)(SHF))
				((BOUT)(BOUT))
			)
		)
	)
	(_object
		(_gen(_int buswidth -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen(_int baudrate -1 0 8 \115200\ (_ent((i 115200)))))
		(_gen(_int source_clk -1 0 9 \50000000\ (_ent((i 50000000)))))
		(_port(_int clk -2 0 12(_ent(_in))))
		(_port(_int rst -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~12 0 14(_array -2((_dto c 12 i 0)))))
		(_port(_int din 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~122 0 15(_array -2((_dto c 13 i 0)))))
		(_port(_int leds 1 0 15(_ent(_out))))
		(_port(_int str -2 0 16(_ent(_in))))
		(_port(_int txd -2 0 17(_ent(_out))))
		(_port(_int deb -2 0 18(_ent(_out))))
		(_port(_int rdy -2 0 19(_ent(_out))))
		(_cnst(_int baud_2_ticks -1 0 83(_arch gms(_code 14))))
		(_type(_int ~STD_LOGIC_VECTOR{buswidth~downto~0}~13 0 85(_array -2((_dto c 15 i 0)))))
		(_sig(_int d_serial 2 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int deb_str -2 0 86(_arch(_uni((i 2))))))
		(_sig(_int n_str -2 0 87(_arch(_uni((i 2))))))
		(_sig(_int ENA_S -2 0 88(_arch(_uni((i 2))))))
		(_sig(_int EOC_S -2 0 89(_arch(_uni((i 2))))))
		(_sig(_int SYN -2 0 90(_arch(_uni((i 2))))))
		(_prcs
			(line__93(_arch 0 0 93(_assignment(_alias((n_str)(str)))(_simpleassign "not")(_trgt(10))(_sens(4)))))
			(line__94(_arch 1 0 94(_assignment(_trgt(8))(_sens(2)))))
			(line__95(_arch 2 0 95(_assignment(_trgt(3))(_sens(2)))))
			(line__96(_arch 3 0 96(_assignment(_alias((rdy)(ENA_S)))(_simpleassign "not")(_trgt(7))(_sens(11)))))
			(line__97(_arch 4 0 97(_assignment(_alias((deb)(EOC_S)))(_simpleassign BUF)(_trgt(6))(_sens(12)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Structural 16 -1)
)
I 000049 55 1036          1750102815014 DataFlow
(_unit VHDL(coefficientrom 0 5(dataflow 0 13))
	(_version vef)
	(_time 1750102815015 2025.06.16 13:40:15)
	(_source(\../src/CoefficientROM.vhd\))
	(_parameters tan)
	(_code aff8aaf8aff8feb9a8a0b9f5f7a9aca9a6a9aaa9fa)
	(_ent
		(_time 1750102815002)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int SEL 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{26~downto~0}~12 0 8(_array -1((_dto i 26 i 0)))))
		(_port(_int QOUT 1 0 8(_ent(_out))))
		(_prcs
			(COROM(_arch 0 0 16(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(50529027 50529027 50463235 50463235 33686274 50463234 197122)
		(33686018 33686018 50463491 33686018 33686274 33751555 131587)
		(50529027 50529027 50463235 33751810 50529026 33686274 197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . DataFlow 1 -1)
)
I 000051 55 1312          1750102815088 Behavioral
(_unit VHDL(loadregister 0 5(behavioral 0 18))
	(_version vef)
	(_time 1750102815089 2025.06.16 13:40:15)
	(_source(\../src/LoadRegister.vhd\))
	(_parameters tan)
	(_code fdaaa8adffaaa8ebfbf3efa7a9fbfafbf4fafefaf9)
	(_ent
		(_time 1750102815076)
	)
	(_object
		(_gen(_int BusWidth -1 0 7 \7\ (_ent gms((i 7)))))
		(_port(_int RST -2 0 10(_ent(_in)(_event))))
		(_port(_int CLK -2 0 11(_ent(_in)(_event))))
		(_port(_int LDR -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int DIN 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~122 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int DOUT 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~13 0 19(_array -2((_dto c 4 i 0)))))
		(_sig(_int Qp 2 0 19(_arch(_uni((_others(i 2)))))))
		(_sig(_int Qn 2 0 19(_arch(_uni((_others(i 2)))))))
		(_prcs
			(Combinational(_arch 0 0 22(_prcs(_simple)(_trgt(6)(4))(_sens(5)(2)(3)))))
			(Sequential(_arch 1 0 32(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 5638          1750102815159 Structural
(_unit VHDL(mppt 0 5(structural 0 20))
	(_version vef)
	(_time 1750102815160 2025.06.16 13:40:15)
	(_source(\../src/MPPT.vhd\))
	(_parameters tan)
	(_code 3b6c683f696d6f2c366c7f606a3c3b3c3f3d6f3c3b)
	(_ent
		(_time 1750102815148)
	)
	(_comp
		(LoadRegister
			(_object
				(_gen(_int BusWidth -2 0 24(_ent((i 16)))))
				(_port(_int RST -1 0 27(_ent (_in))))
				(_port(_int CLK -1 0 28(_ent (_in))))
				(_port(_int LDR -1 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~13 0 30(_array -1((_dto c 4 i 0)))))
				(_port(_int DIN 9 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 31(_array -1((_dto c 5 i 0)))))
				(_port(_int DOUT 10 0 31(_ent (_out))))
			)
		)
		(PID
			(_object
				(_port(_int RST -1 0 37(_ent (_in))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int STR -1 0 39(_ent (_in))))
				(_port(_int XIN 2 0 40(_ent (_in))))
				(_port(_int UOUT 3 0 41(_ent (_out))))
			)
		)
		(PWM_Comp_deadtime
			(_object
				(_gen(_int bits -2 0 47(_ent((i 10)))))
				(_gen(_int deadtime -2 0 48(_ent((i 100)))))
				(_gen(_int freq -2 0 49(_ent((i 50000)))))
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int RST -1 0 53(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{bits-1~downto~0}~13 0 54(_array -1((_dto c 6 i 0)))))
				(_port(_int DUT 9 0 54(_ent (_in))))
				(_port(_int PWM -1 0 55(_ent (_out))))
				(_port(_int PWM_comp -1 0 56(_ent (_out))))
				(_port(_int DEB -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst LDR_1 0 76(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(DATA_INA))
			((DOUT)(DATA_BUFFER))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst LDR_2 0 88(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(DATA_BUFFER))
			((DOUT)(DATA_BUFFER_LAST))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U_PID 0 130(_comp PID)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STR)(STR_PID))
			((XIN)(ERR_BUFFER))
			((UOUT)(DUT_INC))
		)
		(_use(_ent . PID)
		)
	)
	(_inst U_PWM 0 139(_comp PWM_Comp_deadtime)
		(_gen
			((bits)((i 12)))
			((deadtime)((i 100)))
			((freq)((i 25000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((DUT)(DUTY_PWM))
			((PWM)(Hi_MOSFET))
			((PWM_comp)(Lo_MOSFET))
			((DEB)(_open))
		)
		(_use(_ent . PWM_Comp_deadtime)
			(_gen
				((bits)((i 12)))
				((deadtime)((i 100)))
				((freq)((i 25000)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((DUT)(DUT))
				((PWM)(PWM))
				((PWM_comp)(PWM_comp))
				((DEB)(DEB))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int STR -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int DATA_INA 0 0 10(_ent(_in))))
		(_port(_int ERR 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int DUT 1 0 12(_ent(_out))))
		(_port(_int PWR 0 0 13(_ent(_out))))
		(_port(_int Hi_MOSFET -1 0 14(_ent(_out))))
		(_port(_int Lo_MOSFET -1 0 15(_ent(_out))))
		(_port(_int SHTDWN -1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 41(_array -1((_dto i 10 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 61(_array -1((_dto i 11 i 0)))))
		(_cnst(_int MAX_CYCLE 4 0 61(_arch(_string \"011111111110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_int DATA_BUFFER 5 0 63(_arch(_uni((_others(i 2)))))))
		(_sig(_int DATA_BUFFER_LAST 5 0 64(_arch(_uni((_others(i 2)))))))
		(_sig(_int ERR_BUFFER 5 0 65(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~136 0 66(_array -1((_dto i 10 i 0)))))
		(_sig(_int DUT_INC 6 0 66(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 67(_array -1((_dto i 11 i 0)))))
		(_sig(_int DUTY_PWM 7 0 67(_arch(_uni))))
		(_sig(_int STR_PREV -1 0 68(_arch(_uni((i 2))))))
		(_sig(_int STR_PID -1 0 69(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 102(_array -1((_dto i 15 i 0)))))
		(_var(_int TEMP_ERR 8 0 102(_prcs 2((_others(i 2))))))
		(_prcs
			(line__72(_arch 0 0 72(_assignment(_alias((PWR)(DATA_INA)))(_trgt(6))(_sens(3)))))
			(line__73(_arch 1 0 73(_assignment(_alias((SHTDWN)(_string \"1"\)))(_trgt(9)))))
			(ERR_PROC(_arch 2 0 101(_prcs(_simple)(_trgt(12)(14)(15)(16)(4))(_sens(0)(1))(_read(10)(11)(12)(13)(14)(15)(2)))))
			(line__128(_arch 3 0 128(_assignment(_alias((DUT)(DUTY_PWM)))(_trgt(5))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 7 -1)
)
I 000051 55 7473          1750102815233 Structural
(_unit VHDL(pid 0 6(structural 0 16))
	(_version vef)
	(_time 1750102815234 2025.06.16 13:40:15)
	(_source(\../src/PID.vhd\))
	(_parameters tan)
	(_code 89df8e8789ded99e8edb90d3dc8e898f808f8d8e89)
	(_ent
		(_time 1750102815222)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int RST -1 0 20(_ent (_in))))
				(_port(_int CLK -1 0 21(_ent (_in))))
				(_port(_int SET -1 0 22(_ent (_in))))
				(_port(_int CLR -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FreeRunCounter
			(_object
				(_gen(_int buswidth -2 0 43(_ent((i 8)))))
				(_port(_int RST -1 0 46(_ent (_in))))
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int INC -1 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 49(_array -1((_dto c 4 i 0)))))
				(_port(_int CNT 12 0 49(_ent (_out))))
			)
		)
		(CountDown
			(_object
				(_gen(_int Ticks -2 0 31(_ent((i 10)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int DEC -1 0 36(_ent (_in))))
				(_port(_int RDY -1 0 37(_ent (_out))))
			)
		)
		(LoadRegister
			(_object
				(_gen(_int BusWidth -2 0 55(_ent((i 7)))))
				(_port(_int RST -1 0 58(_ent (_in))))
				(_port(_int CLK -1 0 59(_ent (_in))))
				(_port(_int LDR -1 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 61(_array -1((_dto c 5 i 0)))))
				(_port(_int DIN 12 0 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~134 0 62(_array -1((_dto c 6 i 0)))))
				(_port(_int DOUT 13 0 62(_ent (_out))))
			)
		)
		(CoefficientROM
			(_object
				(_port(_int SEL 2 0 68(_ent (_in))))
				(_port(_int QOUT 3 0 69(_ent (_out))))
			)
		)
		(Saturation
			(_object
				(_port(_int DIN 4 0 76(_ent (_in))))
				(_port(_int DOUT 5 0 77(_ent (_out))))
			)
		)
	)
	(_inst U01 0 99(_comp LatchSR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((SET)(STR))
			((CLR)(EOC))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR)
		)
	)
	(_inst U02 0 101(_comp FreeRunCounter)
		(_gen
			((buswidth)((i 2)))
		)
		(_port
			((RST)(ENA))
			((CLK)(CLK))
			((INC)((i 3)))
			((CNT)(SEL))
		)
		(_use(_ent . FreeRunCounter)
			(_gen
				((buswidth)((i 2)))
			)
			(_port
				((inc)(INC))
				((clk)(CLK))
				((rst)(RST))
				((cnt)(CNT))
			)
		)
	)
	(_inst U03 0 103(_comp CountDown)
		(_gen
			((Ticks)((i 3)))
		)
		(_port
			((CLK)(CLK))
			((RST)(ENA))
			((DEC)((i 3)))
			((RDY)(EOC))
		)
		(_use(_ent . CountDown)
			(_gen
				((Ticks)((i 3)))
			)
			(_port
				((clk)(CLK))
				((rst)(RST))
				((dec)(DEC))
				((rdy)(RDY))
			)
		)
	)
	(_inst U04 0 105(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(XIN))
			((DOUT)(EK0))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U05 0 106(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(EK0))
			((DOUT)(EK1))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U06 0 107(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(EK1))
			((DOUT)(EK2))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U07 0 115(_comp CoefficientROM)
		(_port
			((SEL)(SEL))
			((QOUT)(QMUX))
		)
		(_use(_ent . CoefficientROM)
		)
	)
	(_inst U19 0 121(_comp LoadRegister)
		(_gen
			((BusWidth)((i 48)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(ENA))
			((DIN)(RSUM))
			((DOUT)(ACCU))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 48)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U20 0 122(_comp LoadRegister)
		(_gen
			((BusWidth)((i 48)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(EOC))
			((DIN)(ACCU))
			((DOUT)(UNSAT))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 48)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U22 0 124(_comp Saturation)
		(_port
			((DIN)(UNSAT))
			((DOUT)(UOUT))
		)
		(_use(_ent . Saturation)
		)
	)
	(_object
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int STR -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int XIN 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 12(_array -1((_dto i 10 i 0)))))
		(_port(_int UOUT 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 68(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{26~downto~0}~13 0 69(_array -1((_dto i 26 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{47~downto~0}~13 0 76(_array -1((_dto i 47 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77(_array -1((_dto i 10 i 0)))))
		(_sig(_int ENA -1 0 84(_arch(_uni))))
		(_sig(_int EOC -1 0 84(_arch(_uni))))
		(_sig(_int RSS -1 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 85(_array -1((_dto i 1 i 0)))))
		(_sig(_int SEL 6 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 86(_array -1((_dto i 15 i 0)))))
		(_sig(_int EK0 7 0 86(_arch(_uni((_others(i 2)))))))
		(_sig(_int EK1 7 0 86(_arch(_uni((_others(i 2)))))))
		(_sig(_int EK2 7 0 86(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 87(_array -1((_dto i 17 i 0)))))
		(_sig(_int EMUX 8 0 87(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{26~downto~0}~138 0 88(_array -1((_dto i 26 i 0)))))
		(_sig(_int QMUX 9 0 88(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{44~downto~0}~13 0 89(_array -1((_dto i 44 i 0)))))
		(_sig(_int MULT 10 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{47~downto~0}~1310 0 90(_array -1((_dto i 47 i 0)))))
		(_sig(_int EMUL 11 0 90(_arch(_uni))))
		(_sig(_int RSUM 11 0 91(_arch(_uni((_others(i 2)))))))
		(_sig(_int ACCU 11 0 92(_arch(_uni((_others(i 2)))))))
		(_sig(_int UNSAT 11 0 93(_arch(_uni))))
		(_prcs
			(line__109(_arch 0 0 109(_assignment(_trgt(12))(_sens(8)(9)(10)(11)))))
			(line__117(_arch 1 0 117(_assignment(_trgt(14))(_sens(12)(13)))))
			(line__118(_arch 2 0 118(_assignment(_trgt(15))(_sens(14)))))
			(line__119(_arch 3 0 119(_assignment(_trgt(16))(_sens(15)(17)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . Structural 7 -1)
)
I 000051 55 2635          1750102815305 Structural
(_unit VHDL(pwm_ent 0 5(structural 0 21))
	(_version vef)
	(_time 1750102815306 2025.06.16 13:40:15)
	(_source(\../src/PWM_ent.vhd\))
	(_parameters tan)
	(_code c89ecf9cc79fc8dd9bcfdd92cccfcccfc8cfcfce9c)
	(_ent
		(_time 1750102815296)
	)
	(_comp
		(TimCirc
			(_object
				(_gen(_int ticks -1 0 36(_ent((i 24)))))
				(_port(_int clk -2 0 39(_ent (_in))))
				(_port(_int rst -2 0 40(_ent (_in))))
				(_port(_int eot -2 0 41(_ent (_out))))
			)
		)
		(FreeRunCounter
			(_object
				(_gen(_int buswidth -1 0 24(_ent((i 3)))))
				(_port(_int inc -2 0 27(_ent (_in))))
				(_port(_int clk -2 0 28(_ent (_in))))
				(_port(_int rst -2 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 30(_array -2((_dto c 3 i 0)))))
				(_port(_int cnt 3 0 30(_ent (_out))))
			)
		)
	)
	(_inst U01 0 49(_comp TimCirc)
		(_gen
			((ticks)(_code 4))
		)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((eot)(SYN))
		)
		(_use(_ent . TimCirc)
			(_gen
				((ticks)(_code 5))
			)
		)
	)
	(_inst U02 0 59(_comp FreeRunCounter)
		(_gen
			((buswidth)(_code 6))
		)
		(_port
			((inc)(SYN))
			((clk)(CLK))
			((rst)(RST))
			((cnt)(CNT_S))
		)
		(_use(_ent . FreeRunCounter)
			(_gen
				((buswidth)(_code 7))
			)
			(_port
				((inc)(inc))
				((clk)(clk))
				((rst)(rst))
				((cnt)(cnt))
			)
		)
	)
	(_object
		(_gen(_int CLK_FREQ -1 0 7 \50000000\ (_ent((i 50000000)))))
		(_gen(_int COUNTER_BITS -1 0 9 \10\ (_ent gms((i 10)))))
		(_gen(_int FREQ -1 0 10 \50\ (_ent((i 50)))))
		(_port(_int CLK -2 0 13(_ent(_in))))
		(_port(_int RST -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~12 0 15(_array -2((_dto c 8 i 0)))))
		(_port(_int DUT 0 0 15(_ent(_in))))
		(_port(_int PWM -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17(_array -2((_dto i 1 i 0)))))
		(_port(_int DEB 1 0 17(_ent(_out))))
		(_cnst(_int TIMER_TICKS -1 0 45(_arch gms(_code 9))))
		(_sig(_int SYN -2 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~13 0 47(_array -2((_dto c 10 i 0)))))
		(_sig(_int CNT_S 2 0 47(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(4(1))))))
			(line__72(_arch 1 0 72(_assignment(_alias((DEB(0))(SYN)))(_trgt(4(0)))(_sens(5)))))
			(COMB_PROC(_arch 2 0 74(_prcs(_simple)(_trgt(3))(_sens(6)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Structural 11 -1)
)
I 000051 55 1173          1750102815376 Behavioral
(_unit VHDL(saturation 0 5(behavioral 0 12))
	(_version vef)
	(_time 1750102815377 2025.06.16 13:40:15)
	(_source(\../src/Saturation.vhd\))
	(_parameters tan)
	(_code 16401d11114046011218044c461112101f10401043)
	(_ent
		(_time 1750102815367)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{47~downto~0}~12 0 7(_array -1((_dto i 47 i 0)))))
		(_port(_int DIN 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 8(_array -1((_dto i 10 i 0)))))
		(_port(_int DOUT 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{47~downto~0}~13 0 13(_array -1((_dto i 47 i 0)))))
		(_cnst(_int DMAX 2 0 13(_arch(_string \"000000000000000000000011111111110000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{47~downto~0}~132 0 14(_array -1((_dto i 47 i 0)))))
		(_cnst(_int DMIN 3 0 14(_arch(_string \"111111111111111111111100000000010000000000000000"\))))
		(_prcs
			(COMB_PROC(_arch 0 0 16(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1045          1750102829376 Behavioral
(_unit VHDL(countdown 0 5(behavioral 0 17))
	(_version vef)
	(_time 1750102829377 2025.06.16 13:40:29)
	(_source(\../src/CountDown.vhd\))
	(_parameters tan)
	(_code c6949093969097d090c5d29c93c090c1c1c093c0c5)
	(_ent
		(_time 1750102829374)
	)
	(_object
		(_gen(_int Ticks -1 0 7 \10\ (_ent gms((i 10)))))
		(_port(_int clk -2 0 10(_ent(_in)(_event))))
		(_port(_int rst -2 0 11(_ent(_in)(_event))))
		(_port(_int dec -2 0 12(_ent(_in))))
		(_port(_int rdy -2 0 13(_ent(_out))))
		(_sig(_int Cp -1 0 18(_arch(_uni(_code 2)))))
		(_sig(_int Cn -1 0 19(_arch(_uni((i 0))))))
		(_sig(_int rdy_s -2 0 20(_arch(_uni((i 2))))))
		(_prcs
			(Combinational_PROC(_arch 0 0 23(_prcs(_simple)(_trgt(5)(3))(_sens(4)(0))(_read(2)))))
			(SEQUENTIAL_PROC(_arch 1 0 45(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1382          1750102829410 Behavioral
(_unit VHDL(dead_time_gen 0 5(behavioral 0 18))
	(_version vef)
	(_time 1750102829411 2025.06.16 13:40:29)
	(_source(\../src/Dead_time_gen.vhd\))
	(_parameters tan)
	(_code e5b7b4b6e5b2b0f3e3b6a3beb0e3ece3b1e3e0e0b3)
	(_ent
		(_time 1750102829408)
	)
	(_object
		(_gen(_int num_dff -1 0 7 \4\ (_ent gms((i 4)))))
		(_port(_int XIN -2 0 10(_ent(_in))))
		(_port(_int CLK -2 0 11(_ent(_in)(_event))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~12 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int Qp_deb 0 0 13(_ent(_out))))
		(_port(_int XOUT -2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 19(_array -2((_dto c 4 i 0)))))
		(_sig(_int Qp 1 0 19(_arch(_uni((_others(i 2)))))))
		(_sig(_int ones 1 0 20(_arch(_uni((_others(i 3)))))))
		(_sig(_int Comp 1 0 21(_arch(_uni((_others(i 2)))))))
		(_prcs
			(COMPARE_PROC(_arch 0 0 24(_prcs(_simple)(_trgt(7)(4))(_sens(5)(1))(_read(6)(7)(0)))))
			(DFF_PROC(_arch 1 0 34(_prcs(_trgt(5(0))(5))(_sens(1)(2)(5)(0))(_dssslsensitivity 2))))
			(line__46(_arch 2 0 46(_assignment(_trgt(3))(_sens(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_split (5)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1226          1750102829466 Behavioral
(_unit VHDL(freeruncounter 0 5(behavioral 0 17))
	(_version vef)
	(_time 1750102829467 2025.06.16 13:40:29)
	(_source(\../src/FreeRunCounter.vhd\))
	(_parameters tan)
	(_code 24767421227375322324367f702271222722722321)
	(_ent
		(_time 1750102829464)
	)
	(_object
		(_gen(_int buswidth -1 0 7 \3\ (_ent gms((i 3)))))
		(_port(_int inc -2 0 10(_ent(_in))))
		(_port(_int clk -2 0 11(_ent(_in)(_event))))
		(_port(_int rst -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int cnt 0 0 13(_ent(_out))))
		(_sig(_int Cn -1 0 18(_arch(_uni((i 0))))))
		(_sig(_int Cp -1 0 19(_arch(_uni((i 0))))))
		(_prcs
			(COMBINATIONAL_PROC(_arch 0 0 22(_prcs(_simple)(_trgt(4)(3))(_sens(0)(1))(_mon)(_read(4)(5)))))
			(Sequential_PROC(_arch 1 0 32(_prcs(_trgt(5))(_sens(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 4806          1750102829501 Structural
(_unit VHDL(get_ina219 0 5(structural 0 17))
	(_version vef)
	(_time 1750102829502 2025.06.16 13:40:29)
	(_source(\../src/Get_INA219.vhd\))
	(_parameters tan)
	(_code 431112414515135646165a1947454240414042404a)
	(_ent
		(_time 1750102829496)
	)
	(_comp
		(TimCirc
			(_object
				(_gen(_int ticks -2 0 21(_ent((i 1529)))))
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int rst -1 0 25(_ent (_in))))
				(_port(_int eot -1 0 26(_ent (_out))))
			)
		)
		(i2c_master
			(_object
				(_gen(_int input_clk -2 0 42(_ent((i 50000000)))))
				(_gen(_int bus_clk -2 0 43(_ent((i 400000)))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int reset_n -1 0 46(_ent (_in))))
				(_port(_int ena -1 0 47(_ent (_in))))
				(_port(_int addr 1 0 48(_ent (_in))))
				(_port(_int rw -1 0 49(_ent (_in))))
				(_port(_int data_wr 2 0 50(_ent (_in))))
				(_port(_int busy -1 0 51(_ent (_out))))
				(_port(_int data_rd 2 0 52(_ent (_out))))
				(_port(_int ack_error -1 0 53(_ent (_buffer))))
				(_port(_int sda -1 0 54(_ent (_inout))))
				(_port(_int scl -1 0 55(_ent (_inout))))
			)
		)
	)
	(_inst U_TIM 0 82(_comp TimCirc)
		(_gen
			((ticks)((i 5000000)))
		)
		(_port
			((clk)(CLK))
			((rst)(ENA))
			((eot)(STR))
		)
		(_use(_ent . TimCirc)
			(_gen
				((ticks)((i 5000000)))
			)
		)
	)
	(_inst U_I2C 0 92(_comp i2c_master)
		(_gen
			((input_clk)((i 50000000)))
			((bus_clk)((i 400000)))
		)
		(_port
			((clk)(CLK))
			((reset_n)(RST))
			((ena)(ENA_I2C))
			((addr)(_string \"1000000"\))
			((rw)(RW))
			((data_wr)(data_wr))
			((busy)(BUSY))
			((data_rd)(DATA))
			((ack_error)(ACK_ERR))
			((sda)(SDA))
			((scl)(SCL))
		)
		(_use(_ent . i2c_master)
			(_gen
				((input_clk)((i 50000000)))
				((bus_clk)((i 400000)))
			)
			(_port
				((clk)(clk))
				((reset_n)(reset_n))
				((ena)(ena))
				((addr)(addr))
				((rw)(rw))
				((data_wr)(data_wr))
				((busy)(busy))
				((data_rd)(data_rd))
				((ack_error)(ack_error))
				((sda)(sda))
				((scl)(scl))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int SDA -1 0 9(_ent(_inout))))
		(_port(_int SCL -1 0 10(_ent(_inout))))
		(_port(_int ENA -1 0 11(_ent(_in))))
		(_port(_int DONE -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int DATA_RD 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_array -1((_dto i 6 i 0)))))
		(_cnst(_int INA219_ADDR 3 0 60(_arch(_string \"1000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 61(_array -1((_dto i 7 i 0)))))
		(_cnst(_int INA219_PWR_REG 4 0 61(_arch(_string \"00000100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_cnst(_int INA219_CALIB 5 0 62(_arch(_string \"00000101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -1((_dto i 15 i 0)))))
		(_cnst(_int INA219_CALIB_VALUE 6 0 63(_arch(_string \"0000010011101101"\))))
		(_sig(_int ED -1 0 66(_arch(_uni((i 2))))))
		(_sig(_int STR -1 0 67(_arch(_uni((i 2))))))
		(_sig(_int BUSY_PREV -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int LAT -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 71(_array -1((_dto i 15 i 0)))))
		(_sig(_int DATA_RD_INT 7 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int ENA_I2C -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int RW -1 0 74(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 75(_array -1((_dto i 7 i 0)))))
		(_sig(_int DATA 8 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int data_wr 8 0 76(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSY -1 0 77(_arch(_uni((i 2))))))
		(_sig(_int ACK_ERR -1 0 78(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 112(_scalar (_to i 0 i 7))))
		(_var(_int BUSY_CNT 9 0 112(_prcs 0((i 0)))))
		(_prcs
			(FSM_PROC(_arch 0 0 111(_prcs(_simple)(_trgt(9)(11(d_7_0))(11(d_15_8))(11)(12)(13)(15)(5)(6))(_sens(0)(1))(_read(8)(9)(11)(14)(16)(17)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 1 -1)
)
I 000044 55 1472          1750102829548 sim
(_unit VHDL(get_ina219_tb 0 5(sim 0 8))
	(_version vef)
	(_time 1750102829549 2025.06.16 13:40:29)
	(_source(\../src/Get_INA219_tb.vhd\))
	(_parameters tan)
	(_code 722023737524226726216b2876747371707173717b)
	(_ent
		(_time 1750102829546)
	)
	(_inst DUT 0 25(_ent . Get_INA219)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((SDA)(sda))
			((SCL)(scl))
			((ENA)(str))
			((DONE)(done))
			((DATA_RD)(data_rd))
		)
	)
	(_object
		(_cnst(_int clk_hz -1 0 10(_arch((i 50000000)))))
		(_cnst(_int \1~sec/clk_hz\ -2 0 0(_int gms(_code 2))))
		(_cnst(_int clk_period -2 0 11(_arch gms(_code 3))))
		(_sig(_int clk -3 0 13(_arch(_uni((i 3))))))
		(_sig(_int rst -3 0 14(_arch(_uni((i 3))))))
		(_sig(_int sda -3 0 15(_arch(_uni((i 4))))))
		(_sig(_int scl -3 0 16(_arch(_uni((i 4))))))
		(_sig(_int str -3 0 17(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -3((_dto i 15 i 0)))))
		(_sig(_int data_rd 0 0 18(_arch(_uni))))
		(_sig(_int done -3 0 19(_arch(_uni))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(0))(_sens(0)))))
			(SEQUENCER_PROC(_arch 1 0 36(_prcs(_wait_for)(_trgt(1)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . sim 5 -1)
)
I 000051 55 928           1750102829590 Behavioral
(_unit VHDL(latch_1 0 5(behavioral 0 15))
	(_version vef)
	(_time 1750102829591 2025.06.16 13:40:29)
	(_source(\../src/Latch_1.vhd\))
	(_parameters tan)
	(_code a1f3a4f6a1f7f1b7a0a0b9f8a6a2a0a7f2a7a0a6a5)
	(_ent
		(_time 1750102829588)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int SET -1 0 9(_ent(_in))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int SOUT -1 0 11(_ent(_out))))
		(_sig(_int Qp -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int Qn -1 0 16(_arch(_uni((i 2))))))
		(_prcs
			(COMBINATIONAL_PROC(_arch 0 0 19(_prcs(_simple)(_trgt(6)(4))(_sens(5)(2)(3))(_read(6)))))
			(SEQUENTIAL_PROC(_arch 1 0 31(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 908           1750102829623 Behavioral
(_unit VHDL(latchsr 0 5(behavioral 0 15))
	(_version vef)
	(_time 1750102829624 2025.06.16 13:40:29)
	(_source(\../src/LatchSR.vhd\))
	(_parameters tan)
	(_code c092c595c19690d6c1c0d89b92c7c2c693c6c1c7c4)
	(_ent
		(_time 1750102829621)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int SET -1 0 9(_ent(_in))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int SOUT -1 0 11(_ent(_out))))
		(_sig(_int Qp -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int Qn -1 0 16(_arch(_uni((i 2))))))
		(_prcs
			(Combinational(_arch 0 0 18(_prcs(_simple)(_trgt(6)(4))(_sens(5)(2)(3)))))
			(Sequential(_arch 1 0 30(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 3682          1750102829655 Structural
(_unit VHDL(pwm_comp_deadtime 0 5(structural 0 21))
	(_version vef)
	(_time 1750102829656 2025.06.16 13:40:29)
	(_source(\../src/PWM_Comp_deadtime.vhd\))
	(_parameters tan)
	(_code df8c898c8e88dfca8fd9cc85d8d98bd8dfda89d9db)
	(_ent
		(_time 1750102829651)
	)
	(_comp
		(PWM_ent
			(_object
				(_gen(_int CLK_FREQ -1 0 37(_ent((i 50000000)))))
				(_gen(_int COUNTER_BITS -1 0 39(_ent((i 10)))))
				(_gen(_int FREQ -1 0 40(_ent((i 50)))))
				(_port(_int CLK -2 0 43(_ent (_in))))
				(_port(_int RST -2 0 44(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~13 0 45(_array -2((_dto c 2 i 0)))))
				(_port(_int DUT 2 0 45(_ent (_in))))
				(_port(_int PWM -2 0 46(_ent (_out))))
				(_port(_int DEB 1 0 47(_ent (_out))))
			)
		)
		(Dead_time_gen
			(_object
				(_gen(_int num_dff -1 0 24(_ent((i 4)))))
				(_port(_int XIN -2 0 27(_ent (_in))))
				(_port(_int CLK -2 0 28(_ent (_in))))
				(_port(_int RST -2 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 30(_array -2((_dto c 3 i 0)))))
				(_port(_int Qp_deb 2 0 30(_ent (_out))))
				(_port(_int XOUT -2 0 31(_ent (_out))))
			)
		)
	)
	(_inst U01 0 56(_comp PWM_ent)
		(_gen
			((CLK_FREQ)((i 50000000)))
			((COUNTER_BITS)(_code 4))
			((FREQ)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((DUT)(DUT))
			((PWM)(PWM_Norm))
			((DEB)(_open))
		)
		(_use(_ent . PWM_ent)
			(_gen
				((CLK_FREQ)((i 50000000)))
				((COUNTER_BITS)(_code 6))
				((FREQ)(_code 7))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((DUT)(DUT))
				((PWM)(PWM))
				((DEB)(DEB))
			)
		)
	)
	(_inst U02 0 73(_comp Dead_time_gen)
		(_gen
			((num_dff)(_code 8))
		)
		(_port
			((XIN)(N_PWM))
			((CLK)(CLK))
			((RST)(RST))
			((Qp_deb)(_open))
			((XOUT)(PWM_Comp))
		)
		(_use(_ent . Dead_time_gen)
			(_gen
				((num_dff)(_code 9))
			)
			(_port
				((XIN)(XIN))
				((CLK)(CLK))
				((RST)(RST))
				((Qp_deb)(Qp_deb))
				((XOUT)(XOUT))
			)
		)
	)
	(_inst U03 0 85(_comp Dead_time_gen)
		(_gen
			((num_dff)(_code 10))
		)
		(_port
			((XIN)(PWM_Norm))
			((CLK)(CLK))
			((RST)(RST))
			((Qp_deb)(_open))
			((XOUT)(PWM_S))
		)
		(_use(_ent . Dead_time_gen)
			(_gen
				((num_dff)(_code 11))
			)
			(_port
				((XIN)(XIN))
				((CLK)(CLK))
				((RST)(RST))
				((Qp_deb)(Qp_deb))
				((XOUT)(XOUT))
			)
		)
	)
	(_object
		(_gen(_int bits -1 0 7 \10\ (_ent gms((i 10)))))
		(_gen(_int deadtime -1 0 8 \100\ (_ent((i 100)))))
		(_gen(_int freq -1 0 9 \50000\ (_ent((i 50000)))))
		(_port(_int CLK -2 0 12(_ent(_in))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{bits-1~downto~0}~12 0 14(_array -2((_dto c 12 i 0)))))
		(_port(_int DUT 0 0 14(_ent(_in))))
		(_port(_int PWM -2 0 15(_ent(_out))))
		(_port(_int PWM_comp -2 0 16(_ent(_out))))
		(_port(_int DEB -2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -2((_dto i 1 i 0)))))
		(_cnst(_int deadtime_2_dff -1 0 51(_arch gms(_code 13))))
		(_sig(_int N_PWM -2 0 52(_arch(_uni((i 2))))))
		(_sig(_int PWM_S -2 0 53(_arch(_uni((i 2))))))
		(_sig(_int PWM_Norm -2 0 54(_arch(_uni((i 2))))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_alias((PWM)(PWM_S)))(_simpleassign BUF)(_trgt(3))(_sens(7)))))
			(line__71(_arch 1 0 71(_assignment(_alias((N_PWM)(PWM_Norm)))(_simpleassign "not")(_trgt(6))(_sens(8)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Structural 14 -1)
)
I 000051 55 1279          1750102829686 Behavioral
(_unit VHDL(risingedge_gen 0 5(behavioral 0 17))
	(_version vef)
	(_time 1750102829687 2025.06.16 13:40:29)
	(_source(\../src/Rising_edge_gen.vhd\))
	(_parameters tan)
	(_code ffacabafa0a9a8e9f5adbaa5a9f9faf9fbf9f8f9fa)
	(_ent
		(_time 1750102829684)
	)
	(_object
		(_gen(_int num_dff -1 0 7 \4\ (_ent gms((i 4)))))
		(_port(_int XIN -2 0 10(_ent(_in))))
		(_port(_int CLK -2 0 11(_ent(_in)(_event))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int XRE -2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 18(_array -2((_dto c 2 i 0)))))
		(_sig(_int Qp 0 0 18(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{num_dff-2~downto~0}~13 0 19(_array -2((_dto c 3 i 0)))))
		(_sig(_int ones 1 0 19(_arch(_uni((_others(i 3)))))))
		(_sig(_int Comp 1 0 20(_arch(_uni((_others(i 2)))))))
		(_prcs
			(COMPARE_PROC(_arch 0 0 40(_prcs(_simple)(_trgt(6)(3))(_sens(4)(1))(_read(5)(6)(0)))))
			(DFF_PROC(_arch 1 0 50(_prcs(_trgt(4(0))(4))(_sens(1)(2)(4)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1260          1750102829727 Behavioral
(_unit VHDL(serializer 0 5(behavioral 0 19))
	(_version vef)
	(_time 1750102829728 2025.06.16 13:40:29)
	(_source(\../src/Serializer.vhd\))
	(_parameters tan)
	(_code 1e4c1d194e484808154b0f441c1817194f181b191c)
	(_ent
		(_time 1750102829725)
	)
	(_object
		(_gen(_int buswidth -1 0 7 \8\ (_ent gms((i 8)))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~12 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int DIN 0 0 12(_ent(_in))))
		(_port(_int LDR -2 0 13(_ent(_in))))
		(_port(_int SHF -2 0 14(_ent(_in))))
		(_port(_int BOUT -2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 20(_array -2((_dto c 3 i 0)))))
		(_sig(_int Qp 1 0 20(_arch(_uni((_others(i 3)))))))
		(_sig(_int Qn 1 0 20(_arch(_uni((_others(i 3)))))))
		(_prcs
			(MUX_PROC(_arch 0 0 23(_prcs(_simple)(_trgt(7))(_sens(3)(4))(_read(6)(2)))))
			(DFF_PROC(_arch 1 0 34(_prcs(_trgt(6)(5))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 936           1750102829775 Behavioral
(_unit VHDL(timcirc 0 5(behavioral 0 16))
	(_version vef)
	(_time 1750102829776 2025.06.16 13:40:29)
	(_source(\../src/TimCirc.vhd\))
	(_parameters tan)
	(_code 4d1f494f101a4d5b4c4d54161e4b4e4a494b444b19)
	(_ent
		(_time 1750102829773)
	)
	(_object
		(_gen(_int ticks -1 0 7 \1529\ (_ent((i 1529)))))
		(_port(_int clk -2 0 10(_ent(_in)(_event))))
		(_port(_int rst -2 0 11(_ent(_in)(_event))))
		(_port(_int eot -2 0 12(_ent(_out))))
		(_sig(_int Cn -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Cp -1 0 17(_arch(_uni((i 0))))))
		(_prcs
			(COMBINATIONAL_PROC(_arch 0 0 20(_prcs(_simple)(_trgt(2)(3))(_sens(4)))))
			(Sequential_PROC(_arch 1 0 31(_prcs(_trgt(4))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 4171          1750102829830 Structural
(_unit VHDL(toplevel 0 5(structural 0 19))
	(_version vef)
	(_time 1750102829831 2025.06.16 13:40:29)
	(_source(\../src/TopLevel.vhd\))
	(_parameters tan)
	(_code 8bd98f858fdddf9ddf8e9ed0dc8d8e8dd88c8f8ddd)
	(_ent
		(_time 1750102829826)
	)
	(_comp
		(Get_INA219
			(_object
				(_port(_int CLK -1 0 22(_ent (_in))))
				(_port(_int RST -1 0 23(_ent (_in))))
				(_port(_int SDA -1 0 24(_ent (_inout))))
				(_port(_int SCL -1 0 25(_ent (_inout))))
				(_port(_int ENA -1 0 26(_ent (_in))))
				(_port(_int DONE -1 0 27(_ent (_out))))
				(_port(_int DATA_RD 0 0 28(_ent (_out))))
			)
		)
		(MPPT
			(_object
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int RST -1 0 53(_ent (_in))))
				(_port(_int STR -1 0 54(_ent (_in))))
				(_port(_int DATA_INA 1 0 55(_ent (_in))))
				(_port(_int ERR 1 0 56(_ent (_out))))
				(_port(_int DUT 2 0 57(_ent (_out))))
				(_port(_int PWR 1 0 58(_ent (_out))))
				(_port(_int Hi_MOSFET -1 0 59(_ent (_out))))
				(_port(_int Lo_MOSFET -1 0 60(_ent (_out))))
				(_port(_int SHTDWN -1 0 61(_ent (_out))))
			)
		)
		(UART_TX
			(_object
				(_gen(_int buswidth -2 0 34(_ent((i 8)))))
				(_gen(_int baudrate -2 0 35(_ent((i 115200)))))
				(_gen(_int source_clk -2 0 36(_ent((i 50000000)))))
				(_port(_int clk -1 0 39(_ent (_in))))
				(_port(_int rst -1 0 40(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 41(_array -1((_dto c 0 i 0)))))
				(_port(_int din 5 0 41(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~132 0 42(_array -1((_dto c 1 i 0)))))
				(_port(_int leds 6 0 42(_ent (_out))))
				(_port(_int str -1 0 43(_ent (_in))))
				(_port(_int txd -1 0 44(_ent (_out))))
				(_port(_int deb -1 0 45(_ent (_out))))
				(_port(_int rdy -1 0 46(_ent (_out))))
			)
		)
	)
	(_inst INA219 0 72(_comp Get_INA219)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((SDA)(SDA))
			((SCL)(SCL))
			((ENA)(ENA))
			((DONE)(DONE_INA))
			((DATA_RD)(DATA_RD))
		)
		(_use(_ent . Get_INA219)
		)
	)
	(_inst MPPT_Inst 0 84(_comp MPPT)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((STR)(DONE_INA))
			((DATA_INA)(DATA_RD))
			((ERR)(_open))
			((DUT)(_open))
			((PWR)(_open))
			((Hi_MOSFET)(Hi_MOSFET))
			((Lo_MOSFET)(Lo_MOSFET))
			((SHTDWN)(SHTDWN))
		)
		(_use(_ent . MPPT)
		)
	)
	(_inst UART 0 99(_comp UART_TX)
		(_gen
			((buswidth)((i 8)))
			((baudrate)((i 50000)))
			((source_clk)((i 50000000)))
		)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((din)(DATA_TX))
			((leds)(_open))
			((str)(DONE_INA))
			((txd)(TX))
			((deb)(_open))
			((rdy)(TX_DONE))
		)
		(_use(_ent . UART_TX)
			(_gen
				((buswidth)((i 8)))
				((baudrate)((i 50000)))
				((source_clk)((i 50000000)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((din)(din))
				((leds)(leds))
				((str)(str))
				((txd)(txd))
				((deb)(deb))
				((rdy)(rdy))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int Hi_MOSFET -1 0 9(_ent(_out))))
		(_port(_int Lo_MOSFET -1 0 10(_ent(_out))))
		(_port(_int SHTDWN -1 0 11(_ent(_out))))
		(_port(_int SDA -1 0 12(_ent(_inout))))
		(_port(_int SCL -1 0 13(_ent(_inout))))
		(_port(_int TX -1 0 14(_ent(_out))))
		(_port(_int ENA -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 55(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65(_array -1((_dto i 7 i 0)))))
		(_sig(_int DATA_TX 3 0 65(_arch(_uni))))
		(_sig(_int TX_DONE -1 0 66(_arch(_uni((i 2))))))
		(_sig(_int DONE_INA -1 0 67(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 68(_array -1((_dto i 15 i 0)))))
		(_sig(_int DATA_RD 4 0 68(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 2 -1)
)
I 000044 55 1538          1750102829873 sim
(_unit VHDL(toplevel_tb 0 5(sim 0 8))
	(_version vef)
	(_time 1750102829874 2025.06.16 13:40:29)
	(_source(\../src/TopLevel_tb.vhd\))
	(_parameters tan)
	(_code bae8beeebdeceeacebe9afe1edbcbfbce9bfecbdbe)
	(_ent
		(_time 1750102829871)
	)
	(_inst DUT 0 23(_ent . TopLevel)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((Hi_MOSFET)(himos))
			((Lo_MOSFET)(lomos))
			((SHTDWN)(shtdwn))
			((SDA)(sda))
			((SCL)(scl))
			((TX)(tx))
			((ENA)(ena))
		)
	)
	(_object
		(_cnst(_int clk_hz -1 0 10(_arch((i 50000000)))))
		(_cnst(_int \1~sec/clk_hz\ -2 0 0(_int gms(_code 2))))
		(_cnst(_int clk_period -2 0 11(_arch gms(_code 3))))
		(_sig(_int clk -3 0 13(_arch(_uni((i 3))))))
		(_sig(_int rst -3 0 14(_arch(_uni((i 3))))))
		(_sig(_int himos -3 0 15(_arch(_uni((i 2))))))
		(_sig(_int lomos -3 0 15(_arch(_uni((i 2))))))
		(_sig(_int shtdwn -3 0 15(_arch(_uni((i 2))))))
		(_sig(_int sda -3 0 16(_arch(_uni((i 3))))))
		(_sig(_int scl -3 0 16(_arch(_uni((i 3))))))
		(_sig(_int tx -3 0 16(_arch(_uni((i 3))))))
		(_sig(_int ena -3 0 17(_arch(_uni((i 2))))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(0))(_sens(0)))))
			(SEQUENCER_PROC(_arch 1 0 36(_prcs(_wait_for)(_trgt(1)(8)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . sim 5 -1)
)
I 000051 55 4798          1750102829905 Structural
(_unit VHDL(uart_tx 0 5(structural 0 23))
	(_version vef)
	(_time 1750102829906 2025.06.16 13:40:29)
	(_source(\../src/UART_TX.vhd\))
	(_parameters tan)
	(_code d98bdc8bd18f8fced4d49f828cded1dedcdfd8dedb)
	(_ent
		(_time 1750102829903)
	)
	(_comp
		(RisingEdge_gen
			(_object
				(_gen(_int num_dff -1 0 73(_ent((i 4)))))
				(_port(_int XIN -2 0 76(_ent (_in))))
				(_port(_int CLK -2 0 77(_ent (_in))))
				(_port(_int RST -2 0 78(_ent (_in))))
				(_port(_int XRE -2 0 79(_ent (_out))))
			)
		)
		(LatchSR
			(_object
				(_port(_int RST -2 0 26(_ent (_in))))
				(_port(_int CLK -2 0 27(_ent (_in))))
				(_port(_int SET -2 0 28(_ent (_in))))
				(_port(_int CLR -2 0 29(_ent (_in))))
				(_port(_int SOUT -2 0 30(_ent (_out))))
			)
		)
		(TimCirc
			(_object
				(_gen(_int ticks -1 0 36(_ent((i 1529)))))
				(_port(_int clk -2 0 39(_ent (_in))))
				(_port(_int rst -2 0 40(_ent (_in))))
				(_port(_int eot -2 0 41(_ent (_out))))
			)
		)
		(CountDown
			(_object
				(_gen(_int Ticks -1 0 47(_ent((i 10)))))
				(_port(_int clk -2 0 50(_ent (_in))))
				(_port(_int rst -2 0 51(_ent (_in))))
				(_port(_int dec -2 0 52(_ent (_in))))
				(_port(_int rdy -2 0 53(_ent (_out))))
			)
		)
		(Serializer
			(_object
				(_gen(_int buswidth -1 0 59(_ent((i 8)))))
				(_port(_int CLK -2 0 62(_ent (_in))))
				(_port(_int RST -2 0 63(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 64(_array -2((_dto c 5 i 0)))))
				(_port(_int DIN 3 0 64(_ent (_in))))
				(_port(_int LDR -2 0 65(_ent (_in))))
				(_port(_int SHF -2 0 66(_ent (_in))))
				(_port(_int BOUT -2 0 67(_ent (_out))))
			)
		)
	)
	(_inst U00 0 99(_comp RisingEdge_gen)
		(_gen
			((num_dff)((i 1)))
		)
		(_port
			((XIN)(n_str))
			((CLK)(clk))
			((RST)(rst))
			((XRE)(deb_str))
		)
		(_use(_ent . RisingEdge_gen)
			(_gen
				((num_dff)((i 1)))
			)
		)
	)
	(_inst U01 0 110(_comp LatchSR)
		(_port
			((RST)(rst))
			((CLK)(clk))
			((SET)(deb_str))
			((CLR)(EOC_S))
			((SOUT)(ENA_S))
		)
		(_use(_ent . LatchSR)
		)
	)
	(_inst U02 0 119(_comp TimCirc)
		(_gen
			((ticks)(_code 6))
		)
		(_port
			((clk)(clk))
			((rst)(ENA_S))
			((eot)(SYN))
		)
		(_use(_ent . TimCirc)
			(_gen
				((ticks)(_code 7))
			)
		)
	)
	(_inst U03 0 129(_comp CountDown)
		(_gen
			((Ticks)(_code 8))
		)
		(_port
			((clk)(clk))
			((rst)(ENA_S))
			((dec)(SYN))
			((rdy)(EOC_S))
		)
		(_use(_ent . CountDown)
			(_gen
				((Ticks)(_code 9))
			)
		)
	)
	(_inst U04 0 140(_comp Serializer)
		(_gen
			((buswidth)(_code 10))
		)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((DIN)(d_serial))
			((LDR)(deb_str))
			((SHF)(SYN))
			((BOUT)(txd))
		)
		(_use(_ent . Serializer)
			(_gen
				((buswidth)(_code 11))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((DIN)(DIN))
				((LDR)(LDR))
				((SHF)(SHF))
				((BOUT)(BOUT))
			)
		)
	)
	(_object
		(_gen(_int buswidth -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen(_int baudrate -1 0 8 \115200\ (_ent((i 115200)))))
		(_gen(_int source_clk -1 0 9 \50000000\ (_ent((i 50000000)))))
		(_port(_int clk -2 0 12(_ent(_in))))
		(_port(_int rst -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~12 0 14(_array -2((_dto c 12 i 0)))))
		(_port(_int din 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~122 0 15(_array -2((_dto c 13 i 0)))))
		(_port(_int leds 1 0 15(_ent(_out))))
		(_port(_int str -2 0 16(_ent(_in))))
		(_port(_int txd -2 0 17(_ent(_out))))
		(_port(_int deb -2 0 18(_ent(_out))))
		(_port(_int rdy -2 0 19(_ent(_out))))
		(_cnst(_int baud_2_ticks -1 0 83(_arch gms(_code 14))))
		(_type(_int ~STD_LOGIC_VECTOR{buswidth~downto~0}~13 0 85(_array -2((_dto c 15 i 0)))))
		(_sig(_int d_serial 2 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int deb_str -2 0 86(_arch(_uni((i 2))))))
		(_sig(_int n_str -2 0 87(_arch(_uni((i 2))))))
		(_sig(_int ENA_S -2 0 88(_arch(_uni((i 2))))))
		(_sig(_int EOC_S -2 0 89(_arch(_uni((i 2))))))
		(_sig(_int SYN -2 0 90(_arch(_uni((i 2))))))
		(_prcs
			(line__93(_arch 0 0 93(_assignment(_alias((n_str)(str)))(_simpleassign "not")(_trgt(10))(_sens(4)))))
			(line__94(_arch 1 0 94(_assignment(_trgt(8))(_sens(2)))))
			(line__95(_arch 2 0 95(_assignment(_trgt(3))(_sens(2)))))
			(line__96(_arch 3 0 96(_assignment(_alias((rdy)(ENA_S)))(_simpleassign "not")(_trgt(7))(_sens(11)))))
			(line__97(_arch 4 0 97(_assignment(_alias((deb)(EOC_S)))(_simpleassign BUF)(_trgt(6))(_sens(12)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Structural 16 -1)
)
I 000049 55 1036          1750102829938 DataFlow
(_unit VHDL(coefficientrom 0 5(dataflow 0 13))
	(_version vef)
	(_time 1750102829939 2025.06.16 13:40:29)
	(_source(\../src/CoefficientROM.vhd\))
	(_parameters tan)
	(_code f9aafaa9a6aea8effef6efa3a1fffafff0fffcffac)
	(_ent
		(_time 1750102829936)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int SEL 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{26~downto~0}~12 0 8(_array -1((_dto i 26 i 0)))))
		(_port(_int QOUT 1 0 8(_ent(_out))))
		(_prcs
			(COROM(_arch 0 0 16(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(50529027 50529027 50463235 50463235 33686274 50463234 197122)
		(33686018 33686018 50463491 33686018 33686274 33751555 131587)
		(50529027 50529027 50463235 33751810 50529026 33686274 197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . DataFlow 1 -1)
)
I 000051 55 1312          1750102829967 Behavioral
(_unit VHDL(loadregister 0 5(behavioral 0 18))
	(_version vef)
	(_time 1750102829968 2025.06.16 13:40:29)
	(_source(\../src/LoadRegister.vhd\))
	(_parameters tan)
	(_code 184b4a1f464f4d0e1e160a424c1e1f1e111f1b1f1c)
	(_ent
		(_time 1750102829965)
	)
	(_object
		(_gen(_int BusWidth -1 0 7 \7\ (_ent gms((i 7)))))
		(_port(_int RST -2 0 10(_ent(_in)(_event))))
		(_port(_int CLK -2 0 11(_ent(_in)(_event))))
		(_port(_int LDR -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int DIN 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~122 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int DOUT 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~13 0 19(_array -2((_dto c 4 i 0)))))
		(_sig(_int Qp 2 0 19(_arch(_uni((_others(i 2)))))))
		(_sig(_int Qn 2 0 19(_arch(_uni((_others(i 2)))))))
		(_prcs
			(Combinational(_arch 0 0 22(_prcs(_simple)(_trgt(4)(6))(_sens(2)(3)(5)))))
			(Sequential(_arch 1 0 32(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 5638          1750102830022 Structural
(_unit VHDL(mppt 0 5(structural 0 20))
	(_version vef)
	(_time 1750102830023 2025.06.16 13:40:30)
	(_source(\../src/MPPT.vhd\))
	(_parameters tan)
	(_code 47141244401113504a10031c164047404341134047)
	(_ent
		(_time 1750102830018)
	)
	(_comp
		(LoadRegister
			(_object
				(_gen(_int BusWidth -2 0 24(_ent((i 16)))))
				(_port(_int RST -1 0 27(_ent (_in))))
				(_port(_int CLK -1 0 28(_ent (_in))))
				(_port(_int LDR -1 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~13 0 30(_array -1((_dto c 4 i 0)))))
				(_port(_int DIN 9 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 31(_array -1((_dto c 5 i 0)))))
				(_port(_int DOUT 10 0 31(_ent (_out))))
			)
		)
		(PID
			(_object
				(_port(_int RST -1 0 37(_ent (_in))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int STR -1 0 39(_ent (_in))))
				(_port(_int XIN 2 0 40(_ent (_in))))
				(_port(_int UOUT 3 0 41(_ent (_out))))
			)
		)
		(PWM_Comp_deadtime
			(_object
				(_gen(_int bits -2 0 47(_ent((i 10)))))
				(_gen(_int deadtime -2 0 48(_ent((i 100)))))
				(_gen(_int freq -2 0 49(_ent((i 50000)))))
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int RST -1 0 53(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{bits-1~downto~0}~13 0 54(_array -1((_dto c 6 i 0)))))
				(_port(_int DUT 9 0 54(_ent (_in))))
				(_port(_int PWM -1 0 55(_ent (_out))))
				(_port(_int PWM_comp -1 0 56(_ent (_out))))
				(_port(_int DEB -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst LDR_1 0 76(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(DATA_INA))
			((DOUT)(DATA_BUFFER))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst LDR_2 0 88(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(DATA_BUFFER))
			((DOUT)(DATA_BUFFER_LAST))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U_PID 0 130(_comp PID)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STR)(STR_PID))
			((XIN)(ERR_BUFFER))
			((UOUT)(DUT_INC))
		)
		(_use(_ent . PID)
		)
	)
	(_inst U_PWM 0 139(_comp PWM_Comp_deadtime)
		(_gen
			((bits)((i 12)))
			((deadtime)((i 100)))
			((freq)((i 25000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((DUT)(DUTY_PWM))
			((PWM)(Hi_MOSFET))
			((PWM_comp)(Lo_MOSFET))
			((DEB)(_open))
		)
		(_use(_ent . PWM_Comp_deadtime)
			(_gen
				((bits)((i 12)))
				((deadtime)((i 100)))
				((freq)((i 25000)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((DUT)(DUT))
				((PWM)(PWM))
				((PWM_comp)(PWM_comp))
				((DEB)(DEB))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int STR -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int DATA_INA 0 0 10(_ent(_in))))
		(_port(_int ERR 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int DUT 1 0 12(_ent(_out))))
		(_port(_int PWR 0 0 13(_ent(_out))))
		(_port(_int Hi_MOSFET -1 0 14(_ent(_out))))
		(_port(_int Lo_MOSFET -1 0 15(_ent(_out))))
		(_port(_int SHTDWN -1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 41(_array -1((_dto i 10 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 61(_array -1((_dto i 11 i 0)))))
		(_cnst(_int MAX_CYCLE 4 0 61(_arch(_string \"011111111110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_int DATA_BUFFER 5 0 63(_arch(_uni((_others(i 2)))))))
		(_sig(_int DATA_BUFFER_LAST 5 0 64(_arch(_uni((_others(i 2)))))))
		(_sig(_int ERR_BUFFER 5 0 65(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~136 0 66(_array -1((_dto i 10 i 0)))))
		(_sig(_int DUT_INC 6 0 66(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 67(_array -1((_dto i 11 i 0)))))
		(_sig(_int DUTY_PWM 7 0 67(_arch(_uni))))
		(_sig(_int STR_PREV -1 0 68(_arch(_uni((i 2))))))
		(_sig(_int STR_PID -1 0 69(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 102(_array -1((_dto i 15 i 0)))))
		(_var(_int TEMP_ERR 8 0 102(_prcs 2((_others(i 2))))))
		(_prcs
			(line__72(_arch 0 0 72(_assignment(_alias((PWR)(DATA_INA)))(_trgt(6))(_sens(3)))))
			(line__73(_arch 1 0 73(_assignment(_alias((SHTDWN)(_string \"1"\)))(_trgt(9)))))
			(ERR_PROC(_arch 2 0 101(_prcs(_simple)(_trgt(4)(12)(14)(15)(16))(_sens(0)(1))(_read(2)(10)(11)(12)(13)(14)(15)))))
			(line__128(_arch 3 0 128(_assignment(_alias((DUT)(DUTY_PWM)))(_trgt(5))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 7 -1)
)
I 000051 55 7546          1750102830057 Structural
(_unit VHDL(pid 0 6(structural 0 16))
	(_version vef)
	(_time 1750102830058 2025.06.16 13:40:30)
	(_source(\../src/PID.vhd\))
	(_parameters tan)
	(_code 663467666931367161347f3c336166606f60626166)
	(_ent
		(_time 1750102830053)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int RST -1 0 20(_ent (_in))))
				(_port(_int CLK -1 0 21(_ent (_in))))
				(_port(_int SET -1 0 22(_ent (_in))))
				(_port(_int CLR -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FreeRunCounter
			(_object
				(_gen(_int buswidth -2 0 43(_ent((i 8)))))
				(_port(_int RST -1 0 46(_ent (_in))))
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int INC -1 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 49(_array -1((_dto c 4 i 0)))))
				(_port(_int CNT 12 0 49(_ent (_out))))
			)
		)
		(CountDown
			(_object
				(_gen(_int Ticks -2 0 31(_ent((i 10)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int DEC -1 0 36(_ent (_in))))
				(_port(_int RDY -1 0 37(_ent (_out))))
			)
		)
		(LoadRegister
			(_object
				(_gen(_int BusWidth -2 0 55(_ent((i 7)))))
				(_port(_int RST -1 0 58(_ent (_in))))
				(_port(_int CLK -1 0 59(_ent (_in))))
				(_port(_int LDR -1 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 61(_array -1((_dto c 5 i 0)))))
				(_port(_int DIN 12 0 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~134 0 62(_array -1((_dto c 6 i 0)))))
				(_port(_int DOUT 13 0 62(_ent (_out))))
			)
		)
		(CoefficientROM
			(_object
				(_port(_int SEL 2 0 68(_ent (_in))))
				(_port(_int QOUT 3 0 69(_ent (_out))))
			)
		)
		(Saturation
			(_object
				(_port(_int DIN 4 0 76(_ent (_in))))
				(_port(_int DOUT 5 0 77(_ent (_out))))
			)
		)
	)
	(_inst U01 0 99(_comp LatchSR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((SET)(STR))
			((CLR)(EOC))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR)
		)
	)
	(_inst U02 0 101(_comp FreeRunCounter)
		(_gen
			((buswidth)((i 2)))
		)
		(_port
			((RST)(ENA))
			((CLK)(CLK))
			((INC)((i 3)))
			((CNT)(SEL))
		)
		(_use(_ent . FreeRunCounter)
			(_gen
				((buswidth)((i 2)))
			)
			(_port
				((inc)(INC))
				((clk)(CLK))
				((rst)(RST))
				((cnt)(CNT))
			)
		)
	)
	(_inst U03 0 103(_comp CountDown)
		(_gen
			((Ticks)((i 3)))
		)
		(_port
			((CLK)(CLK))
			((RST)(ENA))
			((DEC)((i 3)))
			((RDY)(EOC))
		)
		(_use(_ent . CountDown)
			(_gen
				((Ticks)((i 3)))
			)
			(_port
				((clk)(CLK))
				((rst)(RST))
				((dec)(DEC))
				((rdy)(RDY))
			)
		)
	)
	(_inst U04 0 105(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(XIN))
			((DOUT)(EK0))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U05 0 106(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(EK0))
			((DOUT)(EK1))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U06 0 107(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(EK1))
			((DOUT)(EK2))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U07 0 115(_comp CoefficientROM)
		(_port
			((SEL)(SEL))
			((QOUT)(QMUX))
		)
		(_use(_ent . CoefficientROM)
		)
	)
	(_inst U19 0 121(_comp LoadRegister)
		(_gen
			((BusWidth)((i 48)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(ENA))
			((DIN)(RSUM))
			((DOUT)(ACCU))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 48)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U20 0 122(_comp LoadRegister)
		(_gen
			((BusWidth)((i 48)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(EOC))
			((DIN)(ACCU))
			((DOUT)(UNSAT))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 48)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U22 0 124(_comp Saturation)
		(_port
			((DIN)(UNSAT))
			((DOUT)(UOUT))
		)
		(_use(_ent . Saturation)
		)
	)
	(_object
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int STR -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int XIN 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 12(_array -1((_dto i 10 i 0)))))
		(_port(_int UOUT 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 68(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{26~downto~0}~13 0 69(_array -1((_dto i 26 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{47~downto~0}~13 0 76(_array -1((_dto i 47 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77(_array -1((_dto i 10 i 0)))))
		(_sig(_int ENA -1 0 84(_arch(_uni))))
		(_sig(_int EOC -1 0 84(_arch(_uni))))
		(_sig(_int RSS -1 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 85(_array -1((_dto i 1 i 0)))))
		(_sig(_int SEL 6 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 86(_array -1((_dto i 15 i 0)))))
		(_sig(_int EK0 7 0 86(_arch(_uni((_others(i 2)))))))
		(_sig(_int EK1 7 0 86(_arch(_uni((_others(i 2)))))))
		(_sig(_int EK2 7 0 86(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 87(_array -1((_dto i 17 i 0)))))
		(_sig(_int EMUX 8 0 87(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{26~downto~0}~138 0 88(_array -1((_dto i 26 i 0)))))
		(_sig(_int QMUX 9 0 88(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{44~downto~0}~13 0 89(_array -1((_dto i 44 i 0)))))
		(_sig(_int MULT 10 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{47~downto~0}~1310 0 90(_array -1((_dto i 47 i 0)))))
		(_sig(_int EMUL 11 0 90(_arch(_uni))))
		(_sig(_int RSUM 11 0 91(_arch(_uni((_others(i 2)))))))
		(_sig(_int ACCU 11 0 92(_arch(_uni((_others(i 2)))))))
		(_sig(_int UNSAT 11 0 93(_arch(_uni))))
		(_prcs
			(line__109(_arch 0 0 109(_assignment(_trgt(12))(_sens(8)(9)(10)(11)))))
			(line__117(_arch 1 0 117(_assignment(_trgt(14))(_sens(12)(13)))))
			(line__118(_arch 2 0 118(_assignment(_trgt(15))(_sens(14)))))
			(line__119(_arch 3 0 119(_assignment(_trgt(16))(_sens(15)(17)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_SIGNED(2 UNRESOLVED_SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . Structural 7 -1)
)
I 000051 55 2635          1750102830100 Structural
(_unit VHDL(pwm_ent 0 5(structural 0 21))
	(_version vef)
	(_time 1750102830101 2025.06.16 13:40:30)
	(_source(\../src/PWM_ent.vhd\))
	(_parameters tan)
	(_code 95c7949b97c29580c69280cf9192919295929293c1)
	(_ent
		(_time 1750102830098)
	)
	(_comp
		(TimCirc
			(_object
				(_gen(_int ticks -1 0 36(_ent((i 24)))))
				(_port(_int clk -2 0 39(_ent (_in))))
				(_port(_int rst -2 0 40(_ent (_in))))
				(_port(_int eot -2 0 41(_ent (_out))))
			)
		)
		(FreeRunCounter
			(_object
				(_gen(_int buswidth -1 0 24(_ent((i 3)))))
				(_port(_int inc -2 0 27(_ent (_in))))
				(_port(_int clk -2 0 28(_ent (_in))))
				(_port(_int rst -2 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 30(_array -2((_dto c 3 i 0)))))
				(_port(_int cnt 3 0 30(_ent (_out))))
			)
		)
	)
	(_inst U01 0 49(_comp TimCirc)
		(_gen
			((ticks)(_code 4))
		)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((eot)(SYN))
		)
		(_use(_ent . TimCirc)
			(_gen
				((ticks)(_code 5))
			)
		)
	)
	(_inst U02 0 59(_comp FreeRunCounter)
		(_gen
			((buswidth)(_code 6))
		)
		(_port
			((inc)(SYN))
			((clk)(CLK))
			((rst)(RST))
			((cnt)(CNT_S))
		)
		(_use(_ent . FreeRunCounter)
			(_gen
				((buswidth)(_code 7))
			)
			(_port
				((inc)(inc))
				((clk)(clk))
				((rst)(rst))
				((cnt)(cnt))
			)
		)
	)
	(_object
		(_gen(_int CLK_FREQ -1 0 7 \50000000\ (_ent((i 50000000)))))
		(_gen(_int COUNTER_BITS -1 0 9 \10\ (_ent gms((i 10)))))
		(_gen(_int FREQ -1 0 10 \50\ (_ent((i 50)))))
		(_port(_int CLK -2 0 13(_ent(_in))))
		(_port(_int RST -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~12 0 15(_array -2((_dto c 8 i 0)))))
		(_port(_int DUT 0 0 15(_ent(_in))))
		(_port(_int PWM -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17(_array -2((_dto i 1 i 0)))))
		(_port(_int DEB 1 0 17(_ent(_out))))
		(_cnst(_int TIMER_TICKS -1 0 45(_arch gms(_code 9))))
		(_sig(_int SYN -2 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~13 0 47(_array -2((_dto c 10 i 0)))))
		(_sig(_int CNT_S 2 0 47(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(4(1))))))
			(line__72(_arch 1 0 72(_assignment(_alias((DEB(0))(SYN)))(_trgt(4(0)))(_sens(5)))))
			(COMB_PROC(_arch 2 0 74(_prcs(_simple)(_trgt(3))(_sens(2)(6)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Structural 11 -1)
)
I 000051 55 1173          1750102830132 Behavioral
(_unit VHDL(saturation 0 5(behavioral 0 12))
	(_version vef)
	(_time 1750102830133 2025.06.16 13:40:30)
	(_source(\../src/Saturation.vhd\))
	(_parameters tan)
	(_code b4e6b6e0b1e2e4a3b0baa6eee4b3b0b2bdb2e2b2e1)
	(_ent
		(_time 1750102830130)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{47~downto~0}~12 0 7(_array -1((_dto i 47 i 0)))))
		(_port(_int DIN 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 8(_array -1((_dto i 10 i 0)))))
		(_port(_int DOUT 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{47~downto~0}~13 0 13(_array -1((_dto i 47 i 0)))))
		(_cnst(_int DMAX 2 0 13(_arch(_string \"000000000000000000000011111111110000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{47~downto~0}~132 0 14(_array -1((_dto i 47 i 0)))))
		(_cnst(_int DMIN 3 0 14(_arch(_string \"111111111111111111111100000000010000000000000000"\))))
		(_prcs
			(COMB_PROC(_arch 0 0 16(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1045          1750102844144 Behavioral
(_unit VHDL(countdown 0 5(behavioral 0 17))
	(_version vef)
	(_time 1750102844145 2025.06.16 13:40:44)
	(_source(\../src/CountDown.vhd\))
	(_parameters tan)
	(_code 74737f75262225622277602e217222737372217277)
	(_ent
		(_time 1750102844142)
	)
	(_object
		(_gen(_int Ticks -1 0 7 \10\ (_ent gms((i 10)))))
		(_port(_int clk -2 0 10(_ent(_in)(_event))))
		(_port(_int rst -2 0 11(_ent(_in)(_event))))
		(_port(_int dec -2 0 12(_ent(_in))))
		(_port(_int rdy -2 0 13(_ent(_out))))
		(_sig(_int Cp -1 0 18(_arch(_uni(_code 2)))))
		(_sig(_int Cn -1 0 19(_arch(_uni((i 0))))))
		(_sig(_int rdy_s -2 0 20(_arch(_uni((i 2))))))
		(_prcs
			(Combinational_PROC(_arch 0 0 23(_prcs(_simple)(_trgt(5)(3))(_sens(4)(0))(_read(2)))))
			(SEQUENTIAL_PROC(_arch 1 0 45(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1382          1750102844180 Behavioral
(_unit VHDL(dead_time_gen 0 5(behavioral 0 18))
	(_version vef)
	(_time 1750102844181 2025.06.16 13:40:44)
	(_source(\../src/Dead_time_gen.vhd\))
	(_parameters tan)
	(_code 93949f9c95c4c68595c0d5c8c6959a95c7959696c5)
	(_ent
		(_time 1750102844178)
	)
	(_object
		(_gen(_int num_dff -1 0 7 \4\ (_ent gms((i 4)))))
		(_port(_int XIN -2 0 10(_ent(_in))))
		(_port(_int CLK -2 0 11(_ent(_in)(_event))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~12 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int Qp_deb 0 0 13(_ent(_out))))
		(_port(_int XOUT -2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 19(_array -2((_dto c 4 i 0)))))
		(_sig(_int Qp 1 0 19(_arch(_uni((_others(i 2)))))))
		(_sig(_int ones 1 0 20(_arch(_uni((_others(i 3)))))))
		(_sig(_int Comp 1 0 21(_arch(_uni((_others(i 2)))))))
		(_prcs
			(COMPARE_PROC(_arch 0 0 24(_prcs(_simple)(_trgt(4)(7))(_sens(1)(5))(_read(0)(6)(7)))))
			(DFF_PROC(_arch 1 0 34(_prcs(_trgt(5(0))(5))(_sens(1)(2)(0)(5))(_dssslsensitivity 2))))
			(line__46(_arch 2 0 46(_assignment(_trgt(3))(_sens(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_split (5)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1226          1750102844211 Behavioral
(_unit VHDL(freeruncounter 0 5(behavioral 0 17))
	(_version vef)
	(_time 1750102844212 2025.06.16 13:40:44)
	(_source(\../src/FreeRunCounter.vhd\))
	(_parameters tan)
	(_code b2b5bce7b2e5e3a4b5b2a0e9e6b4e7b4b1b4e4b5b7)
	(_ent
		(_time 1750102844209)
	)
	(_object
		(_gen(_int buswidth -1 0 7 \3\ (_ent gms((i 3)))))
		(_port(_int inc -2 0 10(_ent(_in))))
		(_port(_int clk -2 0 11(_ent(_in)(_event))))
		(_port(_int rst -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int cnt 0 0 13(_ent(_out))))
		(_sig(_int Cn -1 0 18(_arch(_uni((i 0))))))
		(_sig(_int Cp -1 0 19(_arch(_uni((i 0))))))
		(_prcs
			(COMBINATIONAL_PROC(_arch 0 0 22(_prcs(_simple)(_trgt(3)(4))(_sens(0)(1))(_mon)(_read(4)(5)))))
			(Sequential_PROC(_arch 1 0 32(_prcs(_trgt(5))(_sens(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 4806          1750102844268 Structural
(_unit VHDL(get_ina219 0 5(structural 0 17))
	(_version vef)
	(_time 1750102844269 2025.06.16 13:40:44)
	(_source(\../src/Get_INA219.vhd\))
	(_parameters tan)
	(_code f1f6fea1f5a7a1e4f4a4e8abf5f7f0f2f3f2f0f2f8)
	(_ent
		(_time 1750102844263)
	)
	(_comp
		(TimCirc
			(_object
				(_gen(_int ticks -2 0 21(_ent((i 1529)))))
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int rst -1 0 25(_ent (_in))))
				(_port(_int eot -1 0 26(_ent (_out))))
			)
		)
		(i2c_master
			(_object
				(_gen(_int input_clk -2 0 42(_ent((i 50000000)))))
				(_gen(_int bus_clk -2 0 43(_ent((i 400000)))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int reset_n -1 0 46(_ent (_in))))
				(_port(_int ena -1 0 47(_ent (_in))))
				(_port(_int addr 1 0 48(_ent (_in))))
				(_port(_int rw -1 0 49(_ent (_in))))
				(_port(_int data_wr 2 0 50(_ent (_in))))
				(_port(_int busy -1 0 51(_ent (_out))))
				(_port(_int data_rd 2 0 52(_ent (_out))))
				(_port(_int ack_error -1 0 53(_ent (_buffer))))
				(_port(_int sda -1 0 54(_ent (_inout))))
				(_port(_int scl -1 0 55(_ent (_inout))))
			)
		)
	)
	(_inst U_TIM 0 82(_comp TimCirc)
		(_gen
			((ticks)((i 5000000)))
		)
		(_port
			((clk)(CLK))
			((rst)(ENA))
			((eot)(STR))
		)
		(_use(_ent . TimCirc)
			(_gen
				((ticks)((i 5000000)))
			)
		)
	)
	(_inst U_I2C 0 92(_comp i2c_master)
		(_gen
			((input_clk)((i 50000000)))
			((bus_clk)((i 400000)))
		)
		(_port
			((clk)(CLK))
			((reset_n)(RST))
			((ena)(ENA_I2C))
			((addr)(_string \"1000000"\))
			((rw)(RW))
			((data_wr)(data_wr))
			((busy)(BUSY))
			((data_rd)(DATA))
			((ack_error)(ACK_ERR))
			((sda)(SDA))
			((scl)(SCL))
		)
		(_use(_ent . i2c_master)
			(_gen
				((input_clk)((i 50000000)))
				((bus_clk)((i 400000)))
			)
			(_port
				((clk)(clk))
				((reset_n)(reset_n))
				((ena)(ena))
				((addr)(addr))
				((rw)(rw))
				((data_wr)(data_wr))
				((busy)(busy))
				((data_rd)(data_rd))
				((ack_error)(ack_error))
				((sda)(sda))
				((scl)(scl))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int SDA -1 0 9(_ent(_inout))))
		(_port(_int SCL -1 0 10(_ent(_inout))))
		(_port(_int ENA -1 0 11(_ent(_in))))
		(_port(_int DONE -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int DATA_RD 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_array -1((_dto i 6 i 0)))))
		(_cnst(_int INA219_ADDR 3 0 60(_arch(_string \"1000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 61(_array -1((_dto i 7 i 0)))))
		(_cnst(_int INA219_PWR_REG 4 0 61(_arch(_string \"00000100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_cnst(_int INA219_CALIB 5 0 62(_arch(_string \"00000101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -1((_dto i 15 i 0)))))
		(_cnst(_int INA219_CALIB_VALUE 6 0 63(_arch(_string \"0000010011101101"\))))
		(_sig(_int ED -1 0 66(_arch(_uni((i 2))))))
		(_sig(_int STR -1 0 67(_arch(_uni((i 2))))))
		(_sig(_int BUSY_PREV -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int LAT -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 71(_array -1((_dto i 15 i 0)))))
		(_sig(_int DATA_RD_INT 7 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int ENA_I2C -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int RW -1 0 74(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 75(_array -1((_dto i 7 i 0)))))
		(_sig(_int DATA 8 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int data_wr 8 0 76(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSY -1 0 77(_arch(_uni((i 2))))))
		(_sig(_int ACK_ERR -1 0 78(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 112(_scalar (_to i 0 i 7))))
		(_var(_int BUSY_CNT 9 0 112(_prcs 0((i 0)))))
		(_prcs
			(FSM_PROC(_arch 0 0 111(_prcs(_simple)(_trgt(9)(11(d_7_0))(11(d_15_8))(11)(12)(13)(15)(5)(6))(_sens(0)(1))(_read(8)(9)(11)(14)(16)(17)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 1 -1)
)
I 000044 55 1472          1750102844315 sim
(_unit VHDL(get_ina219_tb 0 5(sim 0 8))
	(_version vef)
	(_time 1750102844316 2025.06.16 13:40:44)
	(_source(\../src/Get_INA219_tb.vhd\))
	(_parameters tan)
	(_code 20272e24257670357473397a242621232223212329)
	(_ent
		(_time 1750102844313)
	)
	(_inst DUT 0 25(_ent . Get_INA219)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((SDA)(sda))
			((SCL)(scl))
			((ENA)(str))
			((DONE)(done))
			((DATA_RD)(data_rd))
		)
	)
	(_object
		(_cnst(_int clk_hz -1 0 10(_arch((i 50000000)))))
		(_cnst(_int \1~sec/clk_hz\ -2 0 0(_int gms(_code 2))))
		(_cnst(_int clk_period -2 0 11(_arch gms(_code 3))))
		(_sig(_int clk -3 0 13(_arch(_uni((i 3))))))
		(_sig(_int rst -3 0 14(_arch(_uni((i 3))))))
		(_sig(_int sda -3 0 15(_arch(_uni((i 4))))))
		(_sig(_int scl -3 0 16(_arch(_uni((i 4))))))
		(_sig(_int str -3 0 17(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -3((_dto i 15 i 0)))))
		(_sig(_int data_rd 0 0 18(_arch(_uni))))
		(_sig(_int done -3 0 19(_arch(_uni))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(0))(_sens(0)))))
			(SEQUENCER_PROC(_arch 1 0 36(_prcs(_wait_for)(_trgt(1)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . sim 5 -1)
)
I 000046 55 2795          1750102844345 logic
(_unit VHDL(i2c_master 0 36(logic 0 54))
	(_version vef)
	(_time 1750102844346 2025.06.16 13:40:44)
	(_source(\../src/i2c_master.vhd\))
	(_parameters tan)
	(_code 3f383f3f6b68682a3d3e7b656f383c383b393a383d)
	(_ent
		(_time 1750102844343)
	)
	(_object
		(_gen(_int input_clk -1 0 38 \50000000\ (_ent((i 50000000)))))
		(_gen(_int bus_clk -1 0 39 \400000\ (_ent((i 400000)))))
		(_port(_int clk -2 0 41(_ent(_in)(_event))))
		(_port(_int reset_n -2 0 42(_ent(_in)(_event))))
		(_port(_int ena -2 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 44(_array -2((_dto i 6 i 0)))))
		(_port(_int addr 0 0 44(_ent(_in))))
		(_port(_int rw -2 0 45(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -2((_dto i 7 i 0)))))
		(_port(_int data_wr 1 0 46(_ent(_in))))
		(_port(_int busy -2 0 47(_ent(_out))))
		(_port(_int data_rd 1 0 48(_ent(_out))))
		(_port(_int ack_error -2 0 49(_ent(_buffer))))
		(_port(_int sda -2 0 50(_ent(_inout))))
		(_port(_int scl -2 0 51(_ent(_inout))))
		(_cnst(_int divider -1 0 55(_arch gms(_code 5))))
		(_type(_int machine 0 56(_enum1 ready start command slv_ack1 wr rd slv_ack2 mstr_ack stop (_to i 0 i 8))))
		(_sig(_int state 2 0 57(_arch(_uni))))
		(_sig(_int data_clk -2 0 58(_arch(_uni))))
		(_sig(_int data_clk_prev -2 0 59(_arch(_uni))))
		(_sig(_int scl_clk -2 0 60(_arch(_uni))))
		(_sig(_int scl_ena -2 0 61(_arch(_uni((i 2))))))
		(_sig(_int sda_int -2 0 62(_arch(_uni((i 3))))))
		(_sig(_int sda_ena_n -2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64(_array -2((_dto i 7 i 0)))))
		(_sig(_int addr_rw 3 0 64(_arch(_uni))))
		(_sig(_int data_tx 3 0 65(_arch(_uni))))
		(_sig(_int data_rx 3 0 66(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 67(_scalar (_to i 0 i 7))))
		(_sig(_int bit_cnt 4 0 67(_arch(_uni((i 7))))))
		(_sig(_int stretch -2 0 68(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~divider*4~13 0 73(_scalar (_to i 0 c 6))))
		(_var(_int count 5 0 73(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(13)(14)(22))(_sens(0)(1))(_read(12)(22)(10)))))
			(line__108(_arch 1 0 108(_prcs(_trgt(11)(15)(16)(18)(19)(20)(21)(6)(7)(8))(_sens(0)(1)(11)(12)(13)(15)(18)(19)(20)(21)(2)(3)(4)(5)(8)(9))(_dssslsensitivity 2))))
			(line__238(_arch 2 0 238(_assignment(_trgt(17))(_sens(11)(13)(16)))))
			(line__244(_arch 3 0 244(_assignment(_trgt(10))(_sens(14)(15)))))
			(line__245(_arch 4 0 245(_assignment(_trgt(9))(_sens(17)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_split (20)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . logic 7 -1)
)
I 000051 55 928           1750102844426 Behavioral
(_unit VHDL(latch_1 0 5(behavioral 0 15))
	(_version vef)
	(_time 1750102844427 2025.06.16 13:40:44)
	(_source(\../src/Latch_1.vhd\))
	(_parameters tan)
	(_code 8d8ad783d8dbdd9b8c8c95d48a8e8c8bde8b8c8a89)
	(_ent
		(_time 1750102844417)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int SET -1 0 9(_ent(_in))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int SOUT -1 0 11(_ent(_out))))
		(_sig(_int Qp -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int Qn -1 0 16(_arch(_uni((i 2))))))
		(_prcs
			(COMBINATIONAL_PROC(_arch 0 0 19(_prcs(_simple)(_trgt(6)(4))(_sens(5)(2)(3))(_read(6)))))
			(SEQUENTIAL_PROC(_arch 1 0 31(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 908           1750102844488 Behavioral
(_unit VHDL(latchsr 0 5(behavioral 0 15))
	(_version vef)
	(_time 1750102844489 2025.06.16 13:40:44)
	(_source(\../src/LatchSR.vhd\))
	(_parameters tan)
	(_code cbcc919e989d9bddcacbd39099ccc9cd98cdcacccf)
	(_ent
		(_time 1750102844478)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int SET -1 0 9(_ent(_in))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int SOUT -1 0 11(_ent(_out))))
		(_sig(_int Qp -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int Qn -1 0 16(_arch(_uni((i 2))))))
		(_prcs
			(Combinational(_arch 0 0 18(_prcs(_simple)(_trgt(6)(4))(_sens(5)(2)(3)))))
			(Sequential(_arch 1 0 30(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 3682          1750102844551 Structural
(_unit VHDL(pwm_comp_deadtime 0 5(structural 0 21))
	(_version vef)
	(_time 1750102844552 2025.06.16 13:40:44)
	(_source(\../src/PWM_Comp_deadtime.vhd\))
	(_parameters tan)
	(_code 0a0c5b0d5c5d0a1f5a0c19500d0c5e0d0a0f5c0c0e)
	(_ent
		(_time 1750102844539)
	)
	(_comp
		(PWM_ent
			(_object
				(_gen(_int CLK_FREQ -1 0 37(_ent((i 50000000)))))
				(_gen(_int COUNTER_BITS -1 0 39(_ent((i 10)))))
				(_gen(_int FREQ -1 0 40(_ent((i 50)))))
				(_port(_int CLK -2 0 43(_ent (_in))))
				(_port(_int RST -2 0 44(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~13 0 45(_array -2((_dto c 2 i 0)))))
				(_port(_int DUT 2 0 45(_ent (_in))))
				(_port(_int PWM -2 0 46(_ent (_out))))
				(_port(_int DEB 1 0 47(_ent (_out))))
			)
		)
		(Dead_time_gen
			(_object
				(_gen(_int num_dff -1 0 24(_ent((i 4)))))
				(_port(_int XIN -2 0 27(_ent (_in))))
				(_port(_int CLK -2 0 28(_ent (_in))))
				(_port(_int RST -2 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 30(_array -2((_dto c 3 i 0)))))
				(_port(_int Qp_deb 2 0 30(_ent (_out))))
				(_port(_int XOUT -2 0 31(_ent (_out))))
			)
		)
	)
	(_inst U01 0 56(_comp PWM_ent)
		(_gen
			((CLK_FREQ)((i 50000000)))
			((COUNTER_BITS)(_code 4))
			((FREQ)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((DUT)(DUT))
			((PWM)(PWM_Norm))
			((DEB)(_open))
		)
		(_use(_ent . PWM_ent)
			(_gen
				((CLK_FREQ)((i 50000000)))
				((COUNTER_BITS)(_code 6))
				((FREQ)(_code 7))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((DUT)(DUT))
				((PWM)(PWM))
				((DEB)(DEB))
			)
		)
	)
	(_inst U02 0 73(_comp Dead_time_gen)
		(_gen
			((num_dff)(_code 8))
		)
		(_port
			((XIN)(N_PWM))
			((CLK)(CLK))
			((RST)(RST))
			((Qp_deb)(_open))
			((XOUT)(PWM_Comp))
		)
		(_use(_ent . Dead_time_gen)
			(_gen
				((num_dff)(_code 9))
			)
			(_port
				((XIN)(XIN))
				((CLK)(CLK))
				((RST)(RST))
				((Qp_deb)(Qp_deb))
				((XOUT)(XOUT))
			)
		)
	)
	(_inst U03 0 85(_comp Dead_time_gen)
		(_gen
			((num_dff)(_code 10))
		)
		(_port
			((XIN)(PWM_Norm))
			((CLK)(CLK))
			((RST)(RST))
			((Qp_deb)(_open))
			((XOUT)(PWM_S))
		)
		(_use(_ent . Dead_time_gen)
			(_gen
				((num_dff)(_code 11))
			)
			(_port
				((XIN)(XIN))
				((CLK)(CLK))
				((RST)(RST))
				((Qp_deb)(Qp_deb))
				((XOUT)(XOUT))
			)
		)
	)
	(_object
		(_gen(_int bits -1 0 7 \10\ (_ent gms((i 10)))))
		(_gen(_int deadtime -1 0 8 \100\ (_ent((i 100)))))
		(_gen(_int freq -1 0 9 \50000\ (_ent((i 50000)))))
		(_port(_int CLK -2 0 12(_ent(_in))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{bits-1~downto~0}~12 0 14(_array -2((_dto c 12 i 0)))))
		(_port(_int DUT 0 0 14(_ent(_in))))
		(_port(_int PWM -2 0 15(_ent(_out))))
		(_port(_int PWM_comp -2 0 16(_ent(_out))))
		(_port(_int DEB -2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -2((_dto i 1 i 0)))))
		(_cnst(_int deadtime_2_dff -1 0 51(_arch gms(_code 13))))
		(_sig(_int N_PWM -2 0 52(_arch(_uni((i 2))))))
		(_sig(_int PWM_S -2 0 53(_arch(_uni((i 2))))))
		(_sig(_int PWM_Norm -2 0 54(_arch(_uni((i 2))))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_alias((PWM)(PWM_S)))(_simpleassign BUF)(_trgt(3))(_sens(7)))))
			(line__71(_arch 1 0 71(_assignment(_alias((N_PWM)(PWM_Norm)))(_simpleassign "not")(_trgt(6))(_sens(8)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Structural 14 -1)
)
I 000051 55 1279          1750102844598 Behavioral
(_unit VHDL(risingedge_gen 0 5(behavioral 0 17))
	(_version vef)
	(_time 1750102844599 2025.06.16 13:40:44)
	(_source(\../src/Rising_edge_gen.vhd\))
	(_parameters tan)
	(_code 393f6a3c396f6e2f336b7c636f3f3c3f3d3f3e3f3c)
	(_ent
		(_time 1750102844591)
	)
	(_object
		(_gen(_int num_dff -1 0 7 \4\ (_ent gms((i 4)))))
		(_port(_int XIN -2 0 10(_ent(_in))))
		(_port(_int CLK -2 0 11(_ent(_in)(_event))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int XRE -2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 18(_array -2((_dto c 2 i 0)))))
		(_sig(_int Qp 0 0 18(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{num_dff-2~downto~0}~13 0 19(_array -2((_dto c 3 i 0)))))
		(_sig(_int ones 1 0 19(_arch(_uni((_others(i 3)))))))
		(_sig(_int Comp 1 0 20(_arch(_uni((_others(i 2)))))))
		(_prcs
			(COMPARE_PROC(_arch 0 0 40(_prcs(_simple)(_trgt(6)(3))(_sens(4)(1))(_read(5)(6)(0)))))
			(DFF_PROC(_arch 1 0 50(_prcs(_trgt(4(0))(4))(_sens(1)(2)(4)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1260          1750102844664 Behavioral
(_unit VHDL(serializer 0 5(behavioral 0 19))
	(_version vef)
	(_time 1750102844665 2025.06.16 13:40:44)
	(_source(\../src/Serializer.vhd\))
	(_parameters tan)
	(_code 77712576752121617c22662d75717e702671727075)
	(_ent
		(_time 1750102844656)
	)
	(_object
		(_gen(_int buswidth -1 0 7 \8\ (_ent gms((i 8)))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~12 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int DIN 0 0 12(_ent(_in))))
		(_port(_int LDR -2 0 13(_ent(_in))))
		(_port(_int SHF -2 0 14(_ent(_in))))
		(_port(_int BOUT -2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 20(_array -2((_dto c 3 i 0)))))
		(_sig(_int Qp 1 0 20(_arch(_uni((_others(i 3)))))))
		(_sig(_int Qn 1 0 20(_arch(_uni((_others(i 3)))))))
		(_prcs
			(MUX_PROC(_arch 0 0 23(_prcs(_simple)(_trgt(7))(_sens(3)(4))(_read(6)(2)))))
			(DFF_PROC(_arch 1 0 34(_prcs(_trgt(6)(5))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 936           1750102844743 Behavioral
(_unit VHDL(timcirc 0 5(behavioral 0 16))
	(_version vef)
	(_time 1750102844744 2025.06.16 13:40:44)
	(_source(\../src/TimCirc.vhd\))
	(_parameters tan)
	(_code c5c39090c992c5d3c4c5dc9e96c3c6c2c1c3ccc391)
	(_ent
		(_time 1750102844734)
	)
	(_object
		(_gen(_int ticks -1 0 7 \1529\ (_ent((i 1529)))))
		(_port(_int clk -2 0 10(_ent(_in)(_event))))
		(_port(_int rst -2 0 11(_ent(_in)(_event))))
		(_port(_int eot -2 0 12(_ent(_out))))
		(_sig(_int Cn -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Cp -1 0 17(_arch(_uni((i 0))))))
		(_prcs
			(COMBINATIONAL_PROC(_arch 0 0 20(_prcs(_simple)(_trgt(3)(2))(_sens(4)))))
			(Sequential_PROC(_arch 1 0 31(_prcs(_trgt(4))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 4171          1750102844805 Structural
(_unit VHDL(toplevel 0 5(structural 0 19))
	(_version vef)
	(_time 1750102844806 2025.06.16 13:40:44)
	(_source(\../src/TopLevel.vhd\))
	(_parameters tan)
	(_code 04025202565250125001115f530201025703000252)
	(_ent
		(_time 1750102844792)
	)
	(_comp
		(Get_INA219
			(_object
				(_port(_int CLK -1 0 22(_ent (_in))))
				(_port(_int RST -1 0 23(_ent (_in))))
				(_port(_int SDA -1 0 24(_ent (_inout))))
				(_port(_int SCL -1 0 25(_ent (_inout))))
				(_port(_int ENA -1 0 26(_ent (_in))))
				(_port(_int DONE -1 0 27(_ent (_out))))
				(_port(_int DATA_RD 0 0 28(_ent (_out))))
			)
		)
		(MPPT
			(_object
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int RST -1 0 53(_ent (_in))))
				(_port(_int STR -1 0 54(_ent (_in))))
				(_port(_int DATA_INA 1 0 55(_ent (_in))))
				(_port(_int ERR 1 0 56(_ent (_out))))
				(_port(_int DUT 2 0 57(_ent (_out))))
				(_port(_int PWR 1 0 58(_ent (_out))))
				(_port(_int Hi_MOSFET -1 0 59(_ent (_out))))
				(_port(_int Lo_MOSFET -1 0 60(_ent (_out))))
				(_port(_int SHTDWN -1 0 61(_ent (_out))))
			)
		)
		(UART_TX
			(_object
				(_gen(_int buswidth -2 0 34(_ent((i 8)))))
				(_gen(_int baudrate -2 0 35(_ent((i 115200)))))
				(_gen(_int source_clk -2 0 36(_ent((i 50000000)))))
				(_port(_int clk -1 0 39(_ent (_in))))
				(_port(_int rst -1 0 40(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 41(_array -1((_dto c 0 i 0)))))
				(_port(_int din 5 0 41(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~132 0 42(_array -1((_dto c 1 i 0)))))
				(_port(_int leds 6 0 42(_ent (_out))))
				(_port(_int str -1 0 43(_ent (_in))))
				(_port(_int txd -1 0 44(_ent (_out))))
				(_port(_int deb -1 0 45(_ent (_out))))
				(_port(_int rdy -1 0 46(_ent (_out))))
			)
		)
	)
	(_inst INA219 0 72(_comp Get_INA219)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((SDA)(SDA))
			((SCL)(SCL))
			((ENA)(ENA))
			((DONE)(DONE_INA))
			((DATA_RD)(DATA_RD))
		)
		(_use(_ent . Get_INA219)
		)
	)
	(_inst MPPT_Inst 0 84(_comp MPPT)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((STR)(DONE_INA))
			((DATA_INA)(DATA_RD))
			((ERR)(_open))
			((DUT)(_open))
			((PWR)(_open))
			((Hi_MOSFET)(Hi_MOSFET))
			((Lo_MOSFET)(Lo_MOSFET))
			((SHTDWN)(SHTDWN))
		)
		(_use(_ent . MPPT)
		)
	)
	(_inst UART 0 99(_comp UART_TX)
		(_gen
			((buswidth)((i 8)))
			((baudrate)((i 50000)))
			((source_clk)((i 50000000)))
		)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((din)(DATA_TX))
			((leds)(_open))
			((str)(DONE_INA))
			((txd)(TX))
			((deb)(_open))
			((rdy)(TX_DONE))
		)
		(_use(_ent . UART_TX)
			(_gen
				((buswidth)((i 8)))
				((baudrate)((i 50000)))
				((source_clk)((i 50000000)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((din)(din))
				((leds)(leds))
				((str)(str))
				((txd)(txd))
				((deb)(deb))
				((rdy)(rdy))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int Hi_MOSFET -1 0 9(_ent(_out))))
		(_port(_int Lo_MOSFET -1 0 10(_ent(_out))))
		(_port(_int SHTDWN -1 0 11(_ent(_out))))
		(_port(_int SDA -1 0 12(_ent(_inout))))
		(_port(_int SCL -1 0 13(_ent(_inout))))
		(_port(_int TX -1 0 14(_ent(_out))))
		(_port(_int ENA -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 55(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65(_array -1((_dto i 7 i 0)))))
		(_sig(_int DATA_TX 3 0 65(_arch(_uni))))
		(_sig(_int TX_DONE -1 0 66(_arch(_uni((i 2))))))
		(_sig(_int DONE_INA -1 0 67(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 68(_array -1((_dto i 15 i 0)))))
		(_sig(_int DATA_RD 4 0 68(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 2 -1)
)
I 000044 55 1538          1750102844865 sim
(_unit VHDL(toplevel_tb 0 5(sim 0 8))
	(_version vef)
	(_time 1750102844866 2025.06.16 13:40:44)
	(_source(\../src/TopLevel_tb.vhd\))
	(_parameters tan)
	(_code 424414401614165413115719154447441147144546)
	(_ent
		(_time 1750102844856)
	)
	(_inst DUT 0 23(_ent . TopLevel)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((Hi_MOSFET)(himos))
			((Lo_MOSFET)(lomos))
			((SHTDWN)(shtdwn))
			((SDA)(sda))
			((SCL)(scl))
			((TX)(tx))
			((ENA)(ena))
		)
	)
	(_object
		(_cnst(_int clk_hz -1 0 10(_arch((i 50000000)))))
		(_cnst(_int \1~sec/clk_hz\ -2 0 0(_int gms(_code 2))))
		(_cnst(_int clk_period -2 0 11(_arch gms(_code 3))))
		(_sig(_int clk -3 0 13(_arch(_uni((i 3))))))
		(_sig(_int rst -3 0 14(_arch(_uni((i 3))))))
		(_sig(_int himos -3 0 15(_arch(_uni((i 2))))))
		(_sig(_int lomos -3 0 15(_arch(_uni((i 2))))))
		(_sig(_int shtdwn -3 0 15(_arch(_uni((i 2))))))
		(_sig(_int sda -3 0 16(_arch(_uni((i 3))))))
		(_sig(_int scl -3 0 16(_arch(_uni((i 3))))))
		(_sig(_int tx -3 0 16(_arch(_uni((i 3))))))
		(_sig(_int ena -3 0 17(_arch(_uni((i 2))))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(0))(_sens(0)))))
			(SEQUENCER_PROC(_arch 1 0 36(_prcs(_wait_for)(_trgt(1)(8)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . sim 5 -1)
)
I 000051 55 4798          1750102844913 Structural
(_unit VHDL(uart_tx 0 5(structural 0 23))
	(_version vef)
	(_time 1750102844914 2025.06.16 13:40:44)
	(_source(\../src/UART_TX.vhd\))
	(_parameters tan)
	(_code 71772670712727667c7c372a247679767477707673)
	(_ent
		(_time 1750102844906)
	)
	(_comp
		(RisingEdge_gen
			(_object
				(_gen(_int num_dff -1 0 73(_ent((i 4)))))
				(_port(_int XIN -2 0 76(_ent (_in))))
				(_port(_int CLK -2 0 77(_ent (_in))))
				(_port(_int RST -2 0 78(_ent (_in))))
				(_port(_int XRE -2 0 79(_ent (_out))))
			)
		)
		(LatchSR
			(_object
				(_port(_int RST -2 0 26(_ent (_in))))
				(_port(_int CLK -2 0 27(_ent (_in))))
				(_port(_int SET -2 0 28(_ent (_in))))
				(_port(_int CLR -2 0 29(_ent (_in))))
				(_port(_int SOUT -2 0 30(_ent (_out))))
			)
		)
		(TimCirc
			(_object
				(_gen(_int ticks -1 0 36(_ent((i 1529)))))
				(_port(_int clk -2 0 39(_ent (_in))))
				(_port(_int rst -2 0 40(_ent (_in))))
				(_port(_int eot -2 0 41(_ent (_out))))
			)
		)
		(CountDown
			(_object
				(_gen(_int Ticks -1 0 47(_ent((i 10)))))
				(_port(_int clk -2 0 50(_ent (_in))))
				(_port(_int rst -2 0 51(_ent (_in))))
				(_port(_int dec -2 0 52(_ent (_in))))
				(_port(_int rdy -2 0 53(_ent (_out))))
			)
		)
		(Serializer
			(_object
				(_gen(_int buswidth -1 0 59(_ent((i 8)))))
				(_port(_int CLK -2 0 62(_ent (_in))))
				(_port(_int RST -2 0 63(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 64(_array -2((_dto c 5 i 0)))))
				(_port(_int DIN 3 0 64(_ent (_in))))
				(_port(_int LDR -2 0 65(_ent (_in))))
				(_port(_int SHF -2 0 66(_ent (_in))))
				(_port(_int BOUT -2 0 67(_ent (_out))))
			)
		)
	)
	(_inst U00 0 99(_comp RisingEdge_gen)
		(_gen
			((num_dff)((i 1)))
		)
		(_port
			((XIN)(n_str))
			((CLK)(clk))
			((RST)(rst))
			((XRE)(deb_str))
		)
		(_use(_ent . RisingEdge_gen)
			(_gen
				((num_dff)((i 1)))
			)
		)
	)
	(_inst U01 0 110(_comp LatchSR)
		(_port
			((RST)(rst))
			((CLK)(clk))
			((SET)(deb_str))
			((CLR)(EOC_S))
			((SOUT)(ENA_S))
		)
		(_use(_ent . LatchSR)
		)
	)
	(_inst U02 0 119(_comp TimCirc)
		(_gen
			((ticks)(_code 6))
		)
		(_port
			((clk)(clk))
			((rst)(ENA_S))
			((eot)(SYN))
		)
		(_use(_ent . TimCirc)
			(_gen
				((ticks)(_code 7))
			)
		)
	)
	(_inst U03 0 129(_comp CountDown)
		(_gen
			((Ticks)(_code 8))
		)
		(_port
			((clk)(clk))
			((rst)(ENA_S))
			((dec)(SYN))
			((rdy)(EOC_S))
		)
		(_use(_ent . CountDown)
			(_gen
				((Ticks)(_code 9))
			)
		)
	)
	(_inst U04 0 140(_comp Serializer)
		(_gen
			((buswidth)(_code 10))
		)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((DIN)(d_serial))
			((LDR)(deb_str))
			((SHF)(SYN))
			((BOUT)(txd))
		)
		(_use(_ent . Serializer)
			(_gen
				((buswidth)(_code 11))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((DIN)(DIN))
				((LDR)(LDR))
				((SHF)(SHF))
				((BOUT)(BOUT))
			)
		)
	)
	(_object
		(_gen(_int buswidth -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen(_int baudrate -1 0 8 \115200\ (_ent((i 115200)))))
		(_gen(_int source_clk -1 0 9 \50000000\ (_ent((i 50000000)))))
		(_port(_int clk -2 0 12(_ent(_in))))
		(_port(_int rst -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~12 0 14(_array -2((_dto c 12 i 0)))))
		(_port(_int din 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~122 0 15(_array -2((_dto c 13 i 0)))))
		(_port(_int leds 1 0 15(_ent(_out))))
		(_port(_int str -2 0 16(_ent(_in))))
		(_port(_int txd -2 0 17(_ent(_out))))
		(_port(_int deb -2 0 18(_ent(_out))))
		(_port(_int rdy -2 0 19(_ent(_out))))
		(_cnst(_int baud_2_ticks -1 0 83(_arch gms(_code 14))))
		(_type(_int ~STD_LOGIC_VECTOR{buswidth~downto~0}~13 0 85(_array -2((_dto c 15 i 0)))))
		(_sig(_int d_serial 2 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int deb_str -2 0 86(_arch(_uni((i 2))))))
		(_sig(_int n_str -2 0 87(_arch(_uni((i 2))))))
		(_sig(_int ENA_S -2 0 88(_arch(_uni((i 2))))))
		(_sig(_int EOC_S -2 0 89(_arch(_uni((i 2))))))
		(_sig(_int SYN -2 0 90(_arch(_uni((i 2))))))
		(_prcs
			(line__93(_arch 0 0 93(_assignment(_alias((n_str)(str)))(_simpleassign "not")(_trgt(10))(_sens(4)))))
			(line__94(_arch 1 0 94(_assignment(_trgt(8))(_sens(2)))))
			(line__95(_arch 2 0 95(_assignment(_trgt(3))(_sens(2)))))
			(line__96(_arch 3 0 96(_assignment(_alias((rdy)(ENA_S)))(_simpleassign "not")(_trgt(7))(_sens(11)))))
			(line__97(_arch 4 0 97(_assignment(_alias((deb)(EOC_S)))(_simpleassign BUF)(_trgt(6))(_sens(12)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Structural 16 -1)
)
I 000049 55 1036          1750102844963 DataFlow
(_unit VHDL(coefficientrom 0 5(dataflow 0 13))
	(_version vef)
	(_time 1750102844964 2025.06.16 13:40:44)
	(_source(\../src/CoefficientROM.vhd\))
	(_parameters tan)
	(_code b0b7e1e4e6e7e1a6b7bfa6eae8b6b3b6b9b6b5b6e5)
	(_ent
		(_time 1750102844952)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int SEL 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{26~downto~0}~12 0 8(_array -1((_dto i 26 i 0)))))
		(_port(_int QOUT 1 0 8(_ent(_out))))
		(_prcs
			(COROM(_arch 0 0 16(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(50529027 50529027 50463235 50463235 33686274 50463234 197122)
		(33686018 33686018 50463491 33686018 33686274 33751555 131587)
		(50529027 50529027 50463235 33751810 50529026 33686274 197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . DataFlow 1 -1)
)
I 000051 55 1312          1750102845019 Behavioral
(_unit VHDL(loadregister 0 5(behavioral 0 18))
	(_version vef)
	(_time 1750102845020 2025.06.16 13:40:45)
	(_source(\../src/LoadRegister.vhd\))
	(_parameters tan)
	(_code dfd8de8ddf888ac9d9d1cd858bd9d8d9d6d8dcd8db)
	(_ent
		(_time 1750102845010)
	)
	(_object
		(_gen(_int BusWidth -1 0 7 \7\ (_ent gms((i 7)))))
		(_port(_int RST -2 0 10(_ent(_in)(_event))))
		(_port(_int CLK -2 0 11(_ent(_in)(_event))))
		(_port(_int LDR -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int DIN 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~122 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int DOUT 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~13 0 19(_array -2((_dto c 4 i 0)))))
		(_sig(_int Qp 2 0 19(_arch(_uni((_others(i 2)))))))
		(_sig(_int Qn 2 0 19(_arch(_uni((_others(i 2)))))))
		(_prcs
			(Combinational(_arch 0 0 22(_prcs(_simple)(_trgt(6)(4))(_sens(5)(2)(3)))))
			(Sequential(_arch 1 0 32(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 5638          1750102845082 Structural
(_unit VHDL(mppt 0 5(structural 0 20))
	(_version vef)
	(_time 1750102845083 2025.06.16 13:40:45)
	(_source(\../src/MPPT.vhd\))
	(_parameters tan)
	(_code 1d1a1a1b494b490a104a59464c1a1d1a191b491a1d)
	(_ent
		(_time 1750102845071)
	)
	(_comp
		(LoadRegister
			(_object
				(_gen(_int BusWidth -2 0 24(_ent((i 16)))))
				(_port(_int RST -1 0 27(_ent (_in))))
				(_port(_int CLK -1 0 28(_ent (_in))))
				(_port(_int LDR -1 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~13 0 30(_array -1((_dto c 4 i 0)))))
				(_port(_int DIN 9 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 31(_array -1((_dto c 5 i 0)))))
				(_port(_int DOUT 10 0 31(_ent (_out))))
			)
		)
		(PID
			(_object
				(_port(_int RST -1 0 37(_ent (_in))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int STR -1 0 39(_ent (_in))))
				(_port(_int XIN 2 0 40(_ent (_in))))
				(_port(_int UOUT 3 0 41(_ent (_out))))
			)
		)
		(PWM_Comp_deadtime
			(_object
				(_gen(_int bits -2 0 47(_ent((i 10)))))
				(_gen(_int deadtime -2 0 48(_ent((i 100)))))
				(_gen(_int freq -2 0 49(_ent((i 50000)))))
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int RST -1 0 53(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{bits-1~downto~0}~13 0 54(_array -1((_dto c 6 i 0)))))
				(_port(_int DUT 9 0 54(_ent (_in))))
				(_port(_int PWM -1 0 55(_ent (_out))))
				(_port(_int PWM_comp -1 0 56(_ent (_out))))
				(_port(_int DEB -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst LDR_1 0 76(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(DATA_INA))
			((DOUT)(DATA_BUFFER))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst LDR_2 0 88(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(DATA_BUFFER))
			((DOUT)(DATA_BUFFER_LAST))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U_PID 0 130(_comp PID)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STR)(STR_PID))
			((XIN)(ERR_BUFFER))
			((UOUT)(DUT_INC))
		)
		(_use(_ent . PID)
		)
	)
	(_inst U_PWM 0 139(_comp PWM_Comp_deadtime)
		(_gen
			((bits)((i 12)))
			((deadtime)((i 100)))
			((freq)((i 25000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((DUT)(DUTY_PWM))
			((PWM)(Hi_MOSFET))
			((PWM_comp)(Lo_MOSFET))
			((DEB)(_open))
		)
		(_use(_ent . PWM_Comp_deadtime)
			(_gen
				((bits)((i 12)))
				((deadtime)((i 100)))
				((freq)((i 25000)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((DUT)(DUT))
				((PWM)(PWM))
				((PWM_comp)(PWM_comp))
				((DEB)(DEB))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int STR -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int DATA_INA 0 0 10(_ent(_in))))
		(_port(_int ERR 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int DUT 1 0 12(_ent(_out))))
		(_port(_int PWR 0 0 13(_ent(_out))))
		(_port(_int Hi_MOSFET -1 0 14(_ent(_out))))
		(_port(_int Lo_MOSFET -1 0 15(_ent(_out))))
		(_port(_int SHTDWN -1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 41(_array -1((_dto i 10 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 61(_array -1((_dto i 11 i 0)))))
		(_cnst(_int MAX_CYCLE 4 0 61(_arch(_string \"011111111110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_int DATA_BUFFER 5 0 63(_arch(_uni((_others(i 2)))))))
		(_sig(_int DATA_BUFFER_LAST 5 0 64(_arch(_uni((_others(i 2)))))))
		(_sig(_int ERR_BUFFER 5 0 65(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~136 0 66(_array -1((_dto i 10 i 0)))))
		(_sig(_int DUT_INC 6 0 66(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 67(_array -1((_dto i 11 i 0)))))
		(_sig(_int DUTY_PWM 7 0 67(_arch(_uni))))
		(_sig(_int STR_PREV -1 0 68(_arch(_uni((i 2))))))
		(_sig(_int STR_PID -1 0 69(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 102(_array -1((_dto i 15 i 0)))))
		(_var(_int TEMP_ERR 8 0 102(_prcs 2((_others(i 2))))))
		(_prcs
			(line__72(_arch 0 0 72(_assignment(_alias((PWR)(DATA_INA)))(_trgt(6))(_sens(3)))))
			(line__73(_arch 1 0 73(_assignment(_alias((SHTDWN)(_string \"1"\)))(_trgt(9)))))
			(ERR_PROC(_arch 2 0 101(_prcs(_simple)(_trgt(12)(14)(15)(16)(4))(_sens(0)(1))(_read(10)(11)(12)(13)(14)(15)(2)))))
			(line__128(_arch 3 0 128(_assignment(_alias((DUT)(DUTY_PWM)))(_trgt(5))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 7 -1)
)
I 000051 55 7546          1750102845147 Structural
(_unit VHDL(pid 0 6(structural 0 16))
	(_version vef)
	(_time 1750102845148 2025.06.16 13:40:45)
	(_source(\../src/PID.vhd\))
	(_parameters tan)
	(_code 5c5a0f5f060b0c4b5b0e4506095b5c5a555a585b5c)
	(_ent
		(_time 1750102845137)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int RST -1 0 20(_ent (_in))))
				(_port(_int CLK -1 0 21(_ent (_in))))
				(_port(_int SET -1 0 22(_ent (_in))))
				(_port(_int CLR -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FreeRunCounter
			(_object
				(_gen(_int buswidth -2 0 43(_ent((i 8)))))
				(_port(_int RST -1 0 46(_ent (_in))))
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int INC -1 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 49(_array -1((_dto c 4 i 0)))))
				(_port(_int CNT 12 0 49(_ent (_out))))
			)
		)
		(CountDown
			(_object
				(_gen(_int Ticks -2 0 31(_ent((i 10)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int DEC -1 0 36(_ent (_in))))
				(_port(_int RDY -1 0 37(_ent (_out))))
			)
		)
		(LoadRegister
			(_object
				(_gen(_int BusWidth -2 0 55(_ent((i 7)))))
				(_port(_int RST -1 0 58(_ent (_in))))
				(_port(_int CLK -1 0 59(_ent (_in))))
				(_port(_int LDR -1 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 61(_array -1((_dto c 5 i 0)))))
				(_port(_int DIN 12 0 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~134 0 62(_array -1((_dto c 6 i 0)))))
				(_port(_int DOUT 13 0 62(_ent (_out))))
			)
		)
		(CoefficientROM
			(_object
				(_port(_int SEL 2 0 68(_ent (_in))))
				(_port(_int QOUT 3 0 69(_ent (_out))))
			)
		)
		(Saturation
			(_object
				(_port(_int DIN 4 0 76(_ent (_in))))
				(_port(_int DOUT 5 0 77(_ent (_out))))
			)
		)
	)
	(_inst U01 0 99(_comp LatchSR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((SET)(STR))
			((CLR)(EOC))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR)
		)
	)
	(_inst U02 0 101(_comp FreeRunCounter)
		(_gen
			((buswidth)((i 2)))
		)
		(_port
			((RST)(ENA))
			((CLK)(CLK))
			((INC)((i 3)))
			((CNT)(SEL))
		)
		(_use(_ent . FreeRunCounter)
			(_gen
				((buswidth)((i 2)))
			)
			(_port
				((inc)(INC))
				((clk)(CLK))
				((rst)(RST))
				((cnt)(CNT))
			)
		)
	)
	(_inst U03 0 103(_comp CountDown)
		(_gen
			((Ticks)((i 3)))
		)
		(_port
			((CLK)(CLK))
			((RST)(ENA))
			((DEC)((i 3)))
			((RDY)(EOC))
		)
		(_use(_ent . CountDown)
			(_gen
				((Ticks)((i 3)))
			)
			(_port
				((clk)(CLK))
				((rst)(RST))
				((dec)(DEC))
				((rdy)(RDY))
			)
		)
	)
	(_inst U04 0 105(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(XIN))
			((DOUT)(EK0))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U05 0 106(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(EK0))
			((DOUT)(EK1))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U06 0 107(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(EK1))
			((DOUT)(EK2))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U07 0 115(_comp CoefficientROM)
		(_port
			((SEL)(SEL))
			((QOUT)(QMUX))
		)
		(_use(_ent . CoefficientROM)
		)
	)
	(_inst U19 0 121(_comp LoadRegister)
		(_gen
			((BusWidth)((i 48)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(ENA))
			((DIN)(RSUM))
			((DOUT)(ACCU))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 48)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U20 0 122(_comp LoadRegister)
		(_gen
			((BusWidth)((i 48)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(EOC))
			((DIN)(ACCU))
			((DOUT)(UNSAT))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 48)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U22 0 124(_comp Saturation)
		(_port
			((DIN)(UNSAT))
			((DOUT)(UOUT))
		)
		(_use(_ent . Saturation)
		)
	)
	(_object
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int STR -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int XIN 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 12(_array -1((_dto i 10 i 0)))))
		(_port(_int UOUT 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 68(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{26~downto~0}~13 0 69(_array -1((_dto i 26 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{47~downto~0}~13 0 76(_array -1((_dto i 47 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77(_array -1((_dto i 10 i 0)))))
		(_sig(_int ENA -1 0 84(_arch(_uni))))
		(_sig(_int EOC -1 0 84(_arch(_uni))))
		(_sig(_int RSS -1 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 85(_array -1((_dto i 1 i 0)))))
		(_sig(_int SEL 6 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 86(_array -1((_dto i 15 i 0)))))
		(_sig(_int EK0 7 0 86(_arch(_uni((_others(i 2)))))))
		(_sig(_int EK1 7 0 86(_arch(_uni((_others(i 2)))))))
		(_sig(_int EK2 7 0 86(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 87(_array -1((_dto i 17 i 0)))))
		(_sig(_int EMUX 8 0 87(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{26~downto~0}~138 0 88(_array -1((_dto i 26 i 0)))))
		(_sig(_int QMUX 9 0 88(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{44~downto~0}~13 0 89(_array -1((_dto i 44 i 0)))))
		(_sig(_int MULT 10 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{47~downto~0}~1310 0 90(_array -1((_dto i 47 i 0)))))
		(_sig(_int EMUL 11 0 90(_arch(_uni))))
		(_sig(_int RSUM 11 0 91(_arch(_uni((_others(i 2)))))))
		(_sig(_int ACCU 11 0 92(_arch(_uni((_others(i 2)))))))
		(_sig(_int UNSAT 11 0 93(_arch(_uni))))
		(_prcs
			(line__109(_arch 0 0 109(_assignment(_trgt(12))(_sens(8)(9)(10)(11)))))
			(line__117(_arch 1 0 117(_assignment(_trgt(14))(_sens(12)(13)))))
			(line__118(_arch 2 0 118(_assignment(_trgt(15))(_sens(14)))))
			(line__119(_arch 3 0 119(_assignment(_trgt(16))(_sens(15)(17)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_SIGNED(2 UNRESOLVED_SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . Structural 7 -1)
)
I 000051 55 2635          1750102845201 Structural
(_unit VHDL(pwm_ent 0 5(structural 0 21))
	(_version vef)
	(_time 1750102845202 2025.06.16 13:40:45)
	(_source(\../src/PWM_ent.vhd\))
	(_parameters tan)
	(_code 9a9cc994cccd9a8fc99d8fc09e9d9e9d9a9d9d9cce)
	(_ent
		(_time 1750102845187)
	)
	(_comp
		(TimCirc
			(_object
				(_gen(_int ticks -1 0 36(_ent((i 24)))))
				(_port(_int clk -2 0 39(_ent (_in))))
				(_port(_int rst -2 0 40(_ent (_in))))
				(_port(_int eot -2 0 41(_ent (_out))))
			)
		)
		(FreeRunCounter
			(_object
				(_gen(_int buswidth -1 0 24(_ent((i 3)))))
				(_port(_int inc -2 0 27(_ent (_in))))
				(_port(_int clk -2 0 28(_ent (_in))))
				(_port(_int rst -2 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 30(_array -2((_dto c 3 i 0)))))
				(_port(_int cnt 3 0 30(_ent (_out))))
			)
		)
	)
	(_inst U01 0 49(_comp TimCirc)
		(_gen
			((ticks)(_code 4))
		)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((eot)(SYN))
		)
		(_use(_ent . TimCirc)
			(_gen
				((ticks)(_code 5))
			)
		)
	)
	(_inst U02 0 59(_comp FreeRunCounter)
		(_gen
			((buswidth)(_code 6))
		)
		(_port
			((inc)(SYN))
			((clk)(CLK))
			((rst)(RST))
			((cnt)(CNT_S))
		)
		(_use(_ent . FreeRunCounter)
			(_gen
				((buswidth)(_code 7))
			)
			(_port
				((inc)(inc))
				((clk)(clk))
				((rst)(rst))
				((cnt)(cnt))
			)
		)
	)
	(_object
		(_gen(_int CLK_FREQ -1 0 7 \50000000\ (_ent((i 50000000)))))
		(_gen(_int COUNTER_BITS -1 0 9 \10\ (_ent gms((i 10)))))
		(_gen(_int FREQ -1 0 10 \50\ (_ent((i 50)))))
		(_port(_int CLK -2 0 13(_ent(_in))))
		(_port(_int RST -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~12 0 15(_array -2((_dto c 8 i 0)))))
		(_port(_int DUT 0 0 15(_ent(_in))))
		(_port(_int PWM -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17(_array -2((_dto i 1 i 0)))))
		(_port(_int DEB 1 0 17(_ent(_out))))
		(_cnst(_int TIMER_TICKS -1 0 45(_arch gms(_code 9))))
		(_sig(_int SYN -2 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~13 0 47(_array -2((_dto c 10 i 0)))))
		(_sig(_int CNT_S 2 0 47(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(4(1))))))
			(line__72(_arch 1 0 72(_assignment(_alias((DEB(0))(SYN)))(_trgt(4(0)))(_sens(5)))))
			(COMB_PROC(_arch 2 0 74(_prcs(_simple)(_trgt(3))(_sens(6)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Structural 11 -1)
)
I 000051 55 1173          1750102845276 Behavioral
(_unit VHDL(saturation 0 5(behavioral 0 12))
	(_version vef)
	(_time 1750102845277 2025.06.16 13:40:45)
	(_source(\../src/Saturation.vhd\))
	(_parameters tan)
	(_code e8eeb8bbe1beb8ffece6fab2b8efeceee1eebeeebd)
	(_ent
		(_time 1750102845264)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{47~downto~0}~12 0 7(_array -1((_dto i 47 i 0)))))
		(_port(_int DIN 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 8(_array -1((_dto i 10 i 0)))))
		(_port(_int DOUT 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{47~downto~0}~13 0 13(_array -1((_dto i 47 i 0)))))
		(_cnst(_int DMAX 2 0 13(_arch(_string \"000000000000000000000011111111110000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{47~downto~0}~132 0 14(_array -1((_dto i 47 i 0)))))
		(_cnst(_int DMIN 3 0 14(_arch(_string \"111111111111111111111100000000010000000000000000"\))))
		(_prcs
			(COMB_PROC(_arch 0 0 16(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000044 55 1538          1750102880798 sim
(_unit VHDL(toplevel_tb 0 5(sim 0 8))
	(_version vef)
	(_time 1750102880799 2025.06.16 13:41:20)
	(_source(\../src/TopLevel_tb.vhd\))
	(_parameters tan)
	(_code a4f2a7f3f6f2f0b2f5f7b1fff3a2a1a2f7a1f2a3a0)
	(_ent
		(_time 1750102844855)
	)
	(_inst DUT 0 23(_ent . TopLevel)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((Hi_MOSFET)(himos))
			((Lo_MOSFET)(lomos))
			((SHTDWN)(shtdwn))
			((SDA)(sda))
			((SCL)(scl))
			((TX)(tx))
			((ENA)(ena))
		)
	)
	(_object
		(_cnst(_int clk_hz -1 0 10(_arch((i 50000000)))))
		(_cnst(_int \1~sec/clk_hz\ -2 0 0(_int gms(_code 2))))
		(_cnst(_int clk_period -2 0 11(_arch gms(_code 3))))
		(_sig(_int clk -3 0 13(_arch(_uni((i 3))))))
		(_sig(_int rst -3 0 14(_arch(_uni((i 3))))))
		(_sig(_int himos -3 0 15(_arch(_uni((i 2))))))
		(_sig(_int lomos -3 0 15(_arch(_uni((i 2))))))
		(_sig(_int shtdwn -3 0 15(_arch(_uni((i 2))))))
		(_sig(_int sda -3 0 16(_arch(_uni((i 3))))))
		(_sig(_int scl -3 0 16(_arch(_uni((i 3))))))
		(_sig(_int tx -3 0 16(_arch(_uni((i 3))))))
		(_sig(_int ena -3 0 17(_arch(_uni((i 2))))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(0))(_sens(0)))))
			(SEQUENCER_PROC(_arch 1 0 36(_prcs(_wait_for)(_trgt(1)(8)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . sim 5 -1)
)
I 000044 55 1538          1750103397739 sim
(_unit VHDL(toplevel_tb 0 5(sim 0 8))
	(_version vef)
	(_time 1750103397740 2025.06.16 13:49:57)
	(_source(\../src/TopLevel_tb.vhd\))
	(_parameters tan)
	(_code ede2b8beefbbb9fbbcbef8b6baebe8ebbee8bbeae9)
	(_ent
		(_time 1750102844855)
	)
	(_inst DUT 0 23(_ent . TopLevel)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((Hi_MOSFET)(himos))
			((Lo_MOSFET)(lomos))
			((SHTDWN)(shtdwn))
			((SDA)(sda))
			((SCL)(scl))
			((TX)(tx))
			((ENA)(ena))
		)
	)
	(_object
		(_cnst(_int clk_hz -1 0 10(_arch((i 50000000)))))
		(_cnst(_int \1~sec/clk_hz\ -2 0 0(_int gms(_code 2))))
		(_cnst(_int clk_period -2 0 11(_arch gms(_code 3))))
		(_sig(_int clk -3 0 13(_arch(_uni((i 3))))))
		(_sig(_int rst -3 0 14(_arch(_uni((i 3))))))
		(_sig(_int himos -3 0 15(_arch(_uni((i 2))))))
		(_sig(_int lomos -3 0 15(_arch(_uni((i 2))))))
		(_sig(_int shtdwn -3 0 15(_arch(_uni((i 2))))))
		(_sig(_int sda -3 0 16(_arch(_uni((i 3))))))
		(_sig(_int scl -3 0 16(_arch(_uni((i 3))))))
		(_sig(_int tx -3 0 16(_arch(_uni((i 3))))))
		(_sig(_int ena -3 0 17(_arch(_uni((i 2))))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(0))(_sens(0)))))
			(SEQUENCER_PROC(_arch 1 0 36(_prcs(_wait_for)(_trgt(1)(8)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . sim 5 -1)
)
I 000044 55 1538          1750103518265 sim
(_unit VHDL(toplevel_tb 0 5(sim 0 8))
	(_version vef)
	(_time 1750103518266 2025.06.16 13:51:58)
	(_source(\../src/TopLevel_tb.vhd\))
	(_parameters tan)
	(_code c1c0c494969795d79092d49a96c7c4c792c497c6c5)
	(_ent
		(_time 1750102844855)
	)
	(_inst DUT 0 23(_ent . TopLevel)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((Hi_MOSFET)(himos))
			((Lo_MOSFET)(lomos))
			((SHTDWN)(shtdwn))
			((SDA)(sda))
			((SCL)(scl))
			((TX)(tx))
			((ENA)(ena))
		)
	)
	(_object
		(_cnst(_int clk_hz -1 0 10(_arch((i 50000000)))))
		(_cnst(_int \1~sec/clk_hz\ -2 0 0(_int gms(_code 2))))
		(_cnst(_int clk_period -2 0 11(_arch gms(_code 3))))
		(_sig(_int clk -3 0 13(_arch(_uni((i 3))))))
		(_sig(_int rst -3 0 14(_arch(_uni((i 3))))))
		(_sig(_int himos -3 0 15(_arch(_uni((i 2))))))
		(_sig(_int lomos -3 0 15(_arch(_uni((i 2))))))
		(_sig(_int shtdwn -3 0 15(_arch(_uni((i 2))))))
		(_sig(_int sda -3 0 16(_arch(_uni((i 3))))))
		(_sig(_int scl -3 0 16(_arch(_uni((i 3))))))
		(_sig(_int tx -3 0 16(_arch(_uni((i 3))))))
		(_sig(_int ena -3 0 17(_arch(_uni((i 2))))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(0))(_sens(0)))))
			(SEQUENCER_PROC(_arch 1 0 36(_prcs(_wait_for)(_trgt(1)(8)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . sim 5 -1)
)
I 000051 55 1045          1750103524635 Behavioral
(_unit VHDL(countdown 0 5(behavioral 0 17))
	(_version vef)
	(_time 1750103524636 2025.06.16 13:52:04)
	(_source(\../src/CountDown.vhd\))
	(_parameters tan)
	(_code a8a9fafff6fef9befeabbcf2fdaefeafafaefdaeab)
	(_ent
		(_time 1750103524633)
	)
	(_object
		(_gen(_int Ticks -1 0 7 \10\ (_ent gms((i 10)))))
		(_port(_int clk -2 0 10(_ent(_in)(_event))))
		(_port(_int rst -2 0 11(_ent(_in)(_event))))
		(_port(_int dec -2 0 12(_ent(_in))))
		(_port(_int rdy -2 0 13(_ent(_out))))
		(_sig(_int Cp -1 0 18(_arch(_uni(_code 2)))))
		(_sig(_int Cn -1 0 19(_arch(_uni((i 0))))))
		(_sig(_int rdy_s -2 0 20(_arch(_uni((i 2))))))
		(_prcs
			(Combinational_PROC(_arch 0 0 23(_prcs(_simple)(_trgt(5)(3))(_sens(4)(0))(_read(2)))))
			(SEQUENTIAL_PROC(_arch 1 0 45(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1382          1750103524689 Behavioral
(_unit VHDL(dead_time_gen 0 5(behavioral 0 18))
	(_version vef)
	(_time 1750103524690 2025.06.16 13:52:04)
	(_source(\../src/Dead_time_gen.vhd\))
	(_parameters tan)
	(_code d7d68285d58082c1d184918c82d1ded183d1d2d281)
	(_ent
		(_time 1750103524687)
	)
	(_object
		(_gen(_int num_dff -1 0 7 \4\ (_ent gms((i 4)))))
		(_port(_int XIN -2 0 10(_ent(_in))))
		(_port(_int CLK -2 0 11(_ent(_in)(_event))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~12 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int Qp_deb 0 0 13(_ent(_out))))
		(_port(_int XOUT -2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 19(_array -2((_dto c 4 i 0)))))
		(_sig(_int Qp 1 0 19(_arch(_uni((_others(i 2)))))))
		(_sig(_int ones 1 0 20(_arch(_uni((_others(i 3)))))))
		(_sig(_int Comp 1 0 21(_arch(_uni((_others(i 2)))))))
		(_prcs
			(COMPARE_PROC(_arch 0 0 24(_prcs(_simple)(_trgt(4)(7))(_sens(1)(5))(_read(0)(6)(7)))))
			(DFF_PROC(_arch 1 0 34(_prcs(_trgt(5(0))(5))(_sens(1)(2)(0)(5))(_dssslsensitivity 2))))
			(line__46(_arch 2 0 46(_assignment(_trgt(3))(_sens(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_split (5)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1226          1750103524750 Behavioral
(_unit VHDL(freeruncounter 0 5(behavioral 0 17))
	(_version vef)
	(_time 1750103524751 2025.06.16 13:52:04)
	(_source(\../src/FreeRunCounter.vhd\))
	(_parameters tan)
	(_code 15144113124244031215074e411340131613431210)
	(_ent
		(_time 1750103524740)
	)
	(_object
		(_gen(_int buswidth -1 0 7 \3\ (_ent gms((i 3)))))
		(_port(_int inc -2 0 10(_ent(_in))))
		(_port(_int clk -2 0 11(_ent(_in)(_event))))
		(_port(_int rst -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int cnt 0 0 13(_ent(_out))))
		(_sig(_int Cn -1 0 18(_arch(_uni((i 0))))))
		(_sig(_int Cp -1 0 19(_arch(_uni((i 0))))))
		(_prcs
			(COMBINATIONAL_PROC(_arch 0 0 22(_prcs(_simple)(_trgt(4)(3))(_sens(0)(1))(_mon)(_read(4)(5)))))
			(Sequential_PROC(_arch 1 0 32(_prcs(_trgt(5))(_sens(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 4804          1750103524814 Structural
(_unit VHDL(get_ina219 0 5(structural 0 17))
	(_version vef)
	(_time 1750103524815 2025.06.16 13:52:04)
	(_source(\../src/Get_INA219.vhd\))
	(_parameters tan)
	(_code 545501575502044151014d0e50525557565755575d)
	(_ent
		(_time 1750103524807)
	)
	(_comp
		(TimCirc
			(_object
				(_gen(_int ticks -2 0 21(_ent((i 1529)))))
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int rst -1 0 25(_ent (_in))))
				(_port(_int eot -1 0 26(_ent (_out))))
			)
		)
		(i2c_master
			(_object
				(_gen(_int input_clk -2 0 42(_ent((i 50000000)))))
				(_gen(_int bus_clk -2 0 43(_ent((i 400000)))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int reset_n -1 0 46(_ent (_in))))
				(_port(_int ena -1 0 47(_ent (_in))))
				(_port(_int addr 1 0 48(_ent (_in))))
				(_port(_int rw -1 0 49(_ent (_in))))
				(_port(_int data_wr 2 0 50(_ent (_in))))
				(_port(_int busy -1 0 51(_ent (_out))))
				(_port(_int data_rd 2 0 52(_ent (_out))))
				(_port(_int ack_error -1 0 53(_ent (_buffer))))
				(_port(_int sda -1 0 54(_ent (_inout))))
				(_port(_int scl -1 0 55(_ent (_inout))))
			)
		)
	)
	(_inst U_TIM 0 82(_comp TimCirc)
		(_gen
			((ticks)((i 500000)))
		)
		(_port
			((clk)(CLK))
			((rst)(ENA))
			((eot)(STR))
		)
		(_use(_ent . TimCirc)
			(_gen
				((ticks)((i 500000)))
			)
		)
	)
	(_inst U_I2C 0 92(_comp i2c_master)
		(_gen
			((input_clk)((i 50000000)))
			((bus_clk)((i 400000)))
		)
		(_port
			((clk)(CLK))
			((reset_n)(RST))
			((ena)(ENA_I2C))
			((addr)(_string \"1000000"\))
			((rw)(RW))
			((data_wr)(data_wr))
			((busy)(BUSY))
			((data_rd)(DATA))
			((ack_error)(ACK_ERR))
			((sda)(SDA))
			((scl)(SCL))
		)
		(_use(_ent . i2c_master)
			(_gen
				((input_clk)((i 50000000)))
				((bus_clk)((i 400000)))
			)
			(_port
				((clk)(clk))
				((reset_n)(reset_n))
				((ena)(ena))
				((addr)(addr))
				((rw)(rw))
				((data_wr)(data_wr))
				((busy)(busy))
				((data_rd)(data_rd))
				((ack_error)(ack_error))
				((sda)(sda))
				((scl)(scl))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int SDA -1 0 9(_ent(_inout))))
		(_port(_int SCL -1 0 10(_ent(_inout))))
		(_port(_int ENA -1 0 11(_ent(_in))))
		(_port(_int DONE -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int DATA_RD 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_array -1((_dto i 6 i 0)))))
		(_cnst(_int INA219_ADDR 3 0 60(_arch(_string \"1000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 61(_array -1((_dto i 7 i 0)))))
		(_cnst(_int INA219_PWR_REG 4 0 61(_arch(_string \"00000100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_cnst(_int INA219_CALIB 5 0 62(_arch(_string \"00000101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -1((_dto i 15 i 0)))))
		(_cnst(_int INA219_CALIB_VALUE 6 0 63(_arch(_string \"0000010011101101"\))))
		(_sig(_int ED -1 0 66(_arch(_uni((i 2))))))
		(_sig(_int STR -1 0 67(_arch(_uni((i 2))))))
		(_sig(_int BUSY_PREV -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int LAT -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 71(_array -1((_dto i 15 i 0)))))
		(_sig(_int DATA_RD_INT 7 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int ENA_I2C -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int RW -1 0 74(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 75(_array -1((_dto i 7 i 0)))))
		(_sig(_int DATA 8 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int data_wr 8 0 76(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSY -1 0 77(_arch(_uni((i 2))))))
		(_sig(_int ACK_ERR -1 0 78(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 112(_scalar (_to i 0 i 7))))
		(_var(_int BUSY_CNT 9 0 112(_prcs 0((i 0)))))
		(_prcs
			(FSM_PROC(_arch 0 0 111(_prcs(_simple)(_trgt(9)(11(d_7_0))(11(d_15_8))(11)(12)(13)(15)(5)(6))(_sens(0)(1))(_read(8)(9)(11)(14)(16)(17)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 1 -1)
)
I 000044 55 1472          1750103524870 sim
(_unit VHDL(get_ina219_tb 0 5(sim 0 8))
	(_version vef)
	(_time 1750103524871 2025.06.16 13:52:04)
	(_source(\../src/Get_INA219_tb.vhd\))
	(_parameters tan)
	(_code 8283d78c85d4d297d6d19bd886848381808183818b)
	(_ent
		(_time 1750103524868)
	)
	(_inst DUT 0 25(_ent . Get_INA219)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((SDA)(sda))
			((SCL)(scl))
			((ENA)(str))
			((DONE)(done))
			((DATA_RD)(data_rd))
		)
	)
	(_object
		(_cnst(_int clk_hz -1 0 10(_arch((i 50000000)))))
		(_cnst(_int \1~sec/clk_hz\ -2 0 0(_int gms(_code 2))))
		(_cnst(_int clk_period -2 0 11(_arch gms(_code 3))))
		(_sig(_int clk -3 0 13(_arch(_uni((i 3))))))
		(_sig(_int rst -3 0 14(_arch(_uni((i 3))))))
		(_sig(_int sda -3 0 15(_arch(_uni((i 4))))))
		(_sig(_int scl -3 0 16(_arch(_uni((i 4))))))
		(_sig(_int str -3 0 17(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -3((_dto i 15 i 0)))))
		(_sig(_int data_rd 0 0 18(_arch(_uni))))
		(_sig(_int done -3 0 19(_arch(_uni))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(0))(_sens(0)))))
			(SEQUENCER_PROC(_arch 1 0 36(_prcs(_wait_for)(_trgt(1)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . sim 5 -1)
)
I 000051 55 928           1750103524973 Behavioral
(_unit VHDL(latch_1 0 5(behavioral 0 15))
	(_version vef)
	(_time 1750103524974 2025.06.16 13:52:04)
	(_source(\../src/Latch_1.vhd\))
	(_parameters tan)
	(_code f0f1f1a0f1a6a0e6f1f1e8a9f7f3f1f6a3f6f1f7f4)
	(_ent
		(_time 1750103524971)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int SET -1 0 9(_ent(_in))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int SOUT -1 0 11(_ent(_out))))
		(_sig(_int Qp -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int Qn -1 0 16(_arch(_uni((i 2))))))
		(_prcs
			(COMBINATIONAL_PROC(_arch 0 0 19(_prcs(_simple)(_trgt(6)(4))(_sens(5)(2)(3))(_read(6)))))
			(SEQUENTIAL_PROC(_arch 1 0 31(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 908           1750103525056 Behavioral
(_unit VHDL(latchsr 0 5(behavioral 0 15))
	(_version vef)
	(_time 1750103525057 2025.06.16 13:52:05)
	(_source(\../src/LatchSR.vhd\))
	(_parameters tan)
	(_code 3e3f3e3b6a686e283f3e26656c393c386d383f393a)
	(_ent
		(_time 1750103525044)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int SET -1 0 9(_ent(_in))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int SOUT -1 0 11(_ent(_out))))
		(_sig(_int Qp -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int Qn -1 0 16(_arch(_uni((i 2))))))
		(_prcs
			(Combinational(_arch 0 0 18(_prcs(_simple)(_trgt(6)(4))(_sens(5)(2)(3)))))
			(Sequential(_arch 1 0 30(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 3682          1750103525111 Structural
(_unit VHDL(pwm_comp_deadtime 0 5(structural 0 21))
	(_version vef)
	(_time 1750103525112 2025.06.16 13:52:05)
	(_source(\../src/PWM_Comp_deadtime.vhd\))
	(_parameters tan)
	(_code 7c7c2f7c282b7c692c7a6f267b7a287b7c792a7a78)
	(_ent
		(_time 1750103525107)
	)
	(_comp
		(PWM_ent
			(_object
				(_gen(_int CLK_FREQ -1 0 37(_ent((i 50000000)))))
				(_gen(_int COUNTER_BITS -1 0 39(_ent((i 10)))))
				(_gen(_int FREQ -1 0 40(_ent((i 50)))))
				(_port(_int CLK -2 0 43(_ent (_in))))
				(_port(_int RST -2 0 44(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~13 0 45(_array -2((_dto c 2 i 0)))))
				(_port(_int DUT 2 0 45(_ent (_in))))
				(_port(_int PWM -2 0 46(_ent (_out))))
				(_port(_int DEB 1 0 47(_ent (_out))))
			)
		)
		(Dead_time_gen
			(_object
				(_gen(_int num_dff -1 0 24(_ent((i 4)))))
				(_port(_int XIN -2 0 27(_ent (_in))))
				(_port(_int CLK -2 0 28(_ent (_in))))
				(_port(_int RST -2 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 30(_array -2((_dto c 3 i 0)))))
				(_port(_int Qp_deb 2 0 30(_ent (_out))))
				(_port(_int XOUT -2 0 31(_ent (_out))))
			)
		)
	)
	(_inst U01 0 56(_comp PWM_ent)
		(_gen
			((CLK_FREQ)((i 50000000)))
			((COUNTER_BITS)(_code 4))
			((FREQ)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((DUT)(DUT))
			((PWM)(PWM_Norm))
			((DEB)(_open))
		)
		(_use(_ent . PWM_ent)
			(_gen
				((CLK_FREQ)((i 50000000)))
				((COUNTER_BITS)(_code 6))
				((FREQ)(_code 7))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((DUT)(DUT))
				((PWM)(PWM))
				((DEB)(DEB))
			)
		)
	)
	(_inst U02 0 73(_comp Dead_time_gen)
		(_gen
			((num_dff)(_code 8))
		)
		(_port
			((XIN)(N_PWM))
			((CLK)(CLK))
			((RST)(RST))
			((Qp_deb)(_open))
			((XOUT)(PWM_Comp))
		)
		(_use(_ent . Dead_time_gen)
			(_gen
				((num_dff)(_code 9))
			)
			(_port
				((XIN)(XIN))
				((CLK)(CLK))
				((RST)(RST))
				((Qp_deb)(Qp_deb))
				((XOUT)(XOUT))
			)
		)
	)
	(_inst U03 0 85(_comp Dead_time_gen)
		(_gen
			((num_dff)(_code 10))
		)
		(_port
			((XIN)(PWM_Norm))
			((CLK)(CLK))
			((RST)(RST))
			((Qp_deb)(_open))
			((XOUT)(PWM_S))
		)
		(_use(_ent . Dead_time_gen)
			(_gen
				((num_dff)(_code 11))
			)
			(_port
				((XIN)(XIN))
				((CLK)(CLK))
				((RST)(RST))
				((Qp_deb)(Qp_deb))
				((XOUT)(XOUT))
			)
		)
	)
	(_object
		(_gen(_int bits -1 0 7 \10\ (_ent gms((i 10)))))
		(_gen(_int deadtime -1 0 8 \100\ (_ent((i 100)))))
		(_gen(_int freq -1 0 9 \50000\ (_ent((i 50000)))))
		(_port(_int CLK -2 0 12(_ent(_in))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{bits-1~downto~0}~12 0 14(_array -2((_dto c 12 i 0)))))
		(_port(_int DUT 0 0 14(_ent(_in))))
		(_port(_int PWM -2 0 15(_ent(_out))))
		(_port(_int PWM_comp -2 0 16(_ent(_out))))
		(_port(_int DEB -2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -2((_dto i 1 i 0)))))
		(_cnst(_int deadtime_2_dff -1 0 51(_arch gms(_code 13))))
		(_sig(_int N_PWM -2 0 52(_arch(_uni((i 2))))))
		(_sig(_int PWM_S -2 0 53(_arch(_uni((i 2))))))
		(_sig(_int PWM_Norm -2 0 54(_arch(_uni((i 2))))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_alias((PWM)(PWM_S)))(_simpleassign BUF)(_trgt(3))(_sens(7)))))
			(line__71(_arch 1 0 71(_assignment(_alias((N_PWM)(PWM_Norm)))(_simpleassign "not")(_trgt(6))(_sens(8)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Structural 14 -1)
)
I 000051 55 1279          1750103525180 Behavioral
(_unit VHDL(risingedge_gen 0 5(behavioral 0 17))
	(_version vef)
	(_time 1750103525181 2025.06.16 13:52:05)
	(_source(\../src/Rising_edge_gen.vhd\))
	(_parameters tan)
	(_code bbbbeaefe0edecadb1e9fee1edbdbebdbfbdbcbdbe)
	(_ent
		(_time 1750103525167)
	)
	(_object
		(_gen(_int num_dff -1 0 7 \4\ (_ent gms((i 4)))))
		(_port(_int XIN -2 0 10(_ent(_in))))
		(_port(_int CLK -2 0 11(_ent(_in)(_event))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int XRE -2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 18(_array -2((_dto c 2 i 0)))))
		(_sig(_int Qp 0 0 18(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{num_dff-2~downto~0}~13 0 19(_array -2((_dto c 3 i 0)))))
		(_sig(_int ones 1 0 19(_arch(_uni((_others(i 3)))))))
		(_sig(_int Comp 1 0 20(_arch(_uni((_others(i 2)))))))
		(_prcs
			(COMPARE_PROC(_arch 0 0 40(_prcs(_simple)(_trgt(3)(6))(_sens(1)(4))(_read(0)(5)(6)))))
			(DFF_PROC(_arch 1 0 50(_prcs(_trgt(4(0))(4))(_sens(1)(2)(0)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1260          1750103525250 Behavioral
(_unit VHDL(serializer 0 5(behavioral 0 19))
	(_version vef)
	(_time 1750103525251 2025.06.16 13:52:05)
	(_source(\../src/Serializer.vhd\))
	(_parameters tan)
	(_code 09095e0f055f5f1f025c18530b0f000e580f0c0e0b)
	(_ent
		(_time 1750103525248)
	)
	(_object
		(_gen(_int buswidth -1 0 7 \8\ (_ent gms((i 8)))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~12 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int DIN 0 0 12(_ent(_in))))
		(_port(_int LDR -2 0 13(_ent(_in))))
		(_port(_int SHF -2 0 14(_ent(_in))))
		(_port(_int BOUT -2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 20(_array -2((_dto c 3 i 0)))))
		(_sig(_int Qp 1 0 20(_arch(_uni((_others(i 3)))))))
		(_sig(_int Qn 1 0 20(_arch(_uni((_others(i 3)))))))
		(_prcs
			(MUX_PROC(_arch 0 0 23(_prcs(_simple)(_trgt(7))(_sens(3)(4))(_read(2)(6)))))
			(DFF_PROC(_arch 1 0 34(_prcs(_trgt(5)(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 936           1750103525322 Behavioral
(_unit VHDL(timcirc 0 5(behavioral 0 16))
	(_version vef)
	(_time 1750103525323 2025.06.16 13:52:05)
	(_source(\../src/TimCirc.vhd\))
	(_parameters tan)
	(_code 4848184a491f485e494851131b4e4b4f4c4e414e1c)
	(_ent
		(_time 1750103525311)
	)
	(_object
		(_gen(_int ticks -1 0 7 \1529\ (_ent((i 1529)))))
		(_port(_int clk -2 0 10(_ent(_in)(_event))))
		(_port(_int rst -2 0 11(_ent(_in)(_event))))
		(_port(_int eot -2 0 12(_ent(_out))))
		(_sig(_int Cn -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Cp -1 0 17(_arch(_uni((i 0))))))
		(_prcs
			(COMBINATIONAL_PROC(_arch 0 0 20(_prcs(_simple)(_trgt(2)(3))(_sens(4)))))
			(Sequential_PROC(_arch 1 0 31(_prcs(_trgt(4))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 4171          1750103525389 Structural
(_unit VHDL(toplevel 0 5(structural 0 19))
	(_version vef)
	(_time 1750103525390 2025.06.16 13:52:05)
	(_source(\../src/TopLevel.vhd\))
	(_parameters tan)
	(_code 9696c699c6c0c280c29383cdc1909390c5919290c0)
	(_ent
		(_time 1750103525371)
	)
	(_comp
		(Get_INA219
			(_object
				(_port(_int CLK -1 0 22(_ent (_in))))
				(_port(_int RST -1 0 23(_ent (_in))))
				(_port(_int SDA -1 0 24(_ent (_inout))))
				(_port(_int SCL -1 0 25(_ent (_inout))))
				(_port(_int ENA -1 0 26(_ent (_in))))
				(_port(_int DONE -1 0 27(_ent (_out))))
				(_port(_int DATA_RD 0 0 28(_ent (_out))))
			)
		)
		(MPPT
			(_object
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int RST -1 0 53(_ent (_in))))
				(_port(_int STR -1 0 54(_ent (_in))))
				(_port(_int DATA_INA 1 0 55(_ent (_in))))
				(_port(_int ERR 1 0 56(_ent (_out))))
				(_port(_int DUT 2 0 57(_ent (_out))))
				(_port(_int PWR 1 0 58(_ent (_out))))
				(_port(_int Hi_MOSFET -1 0 59(_ent (_out))))
				(_port(_int Lo_MOSFET -1 0 60(_ent (_out))))
				(_port(_int SHTDWN -1 0 61(_ent (_out))))
			)
		)
		(UART_TX
			(_object
				(_gen(_int buswidth -2 0 34(_ent((i 8)))))
				(_gen(_int baudrate -2 0 35(_ent((i 115200)))))
				(_gen(_int source_clk -2 0 36(_ent((i 50000000)))))
				(_port(_int clk -1 0 39(_ent (_in))))
				(_port(_int rst -1 0 40(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 41(_array -1((_dto c 0 i 0)))))
				(_port(_int din 5 0 41(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~132 0 42(_array -1((_dto c 1 i 0)))))
				(_port(_int leds 6 0 42(_ent (_out))))
				(_port(_int str -1 0 43(_ent (_in))))
				(_port(_int txd -1 0 44(_ent (_out))))
				(_port(_int deb -1 0 45(_ent (_out))))
				(_port(_int rdy -1 0 46(_ent (_out))))
			)
		)
	)
	(_inst INA219 0 72(_comp Get_INA219)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((SDA)(SDA))
			((SCL)(SCL))
			((ENA)(ENA))
			((DONE)(DONE_INA))
			((DATA_RD)(DATA_RD))
		)
		(_use(_ent . Get_INA219)
		)
	)
	(_inst MPPT_Inst 0 84(_comp MPPT)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((STR)(DONE_INA))
			((DATA_INA)(DATA_RD))
			((ERR)(_open))
			((DUT)(_open))
			((PWR)(_open))
			((Hi_MOSFET)(Hi_MOSFET))
			((Lo_MOSFET)(Lo_MOSFET))
			((SHTDWN)(SHTDWN))
		)
		(_use(_ent . MPPT)
		)
	)
	(_inst UART 0 99(_comp UART_TX)
		(_gen
			((buswidth)((i 8)))
			((baudrate)((i 50000)))
			((source_clk)((i 50000000)))
		)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((din)(DATA_TX))
			((leds)(_open))
			((str)(DONE_INA))
			((txd)(TX))
			((deb)(_open))
			((rdy)(TX_DONE))
		)
		(_use(_ent . UART_TX)
			(_gen
				((buswidth)((i 8)))
				((baudrate)((i 50000)))
				((source_clk)((i 50000000)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((din)(din))
				((leds)(leds))
				((str)(str))
				((txd)(txd))
				((deb)(deb))
				((rdy)(rdy))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int Hi_MOSFET -1 0 9(_ent(_out))))
		(_port(_int Lo_MOSFET -1 0 10(_ent(_out))))
		(_port(_int SHTDWN -1 0 11(_ent(_out))))
		(_port(_int SDA -1 0 12(_ent(_inout))))
		(_port(_int SCL -1 0 13(_ent(_inout))))
		(_port(_int TX -1 0 14(_ent(_out))))
		(_port(_int ENA -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 55(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65(_array -1((_dto i 7 i 0)))))
		(_sig(_int DATA_TX 3 0 65(_arch(_uni))))
		(_sig(_int TX_DONE -1 0 66(_arch(_uni((i 2))))))
		(_sig(_int DONE_INA -1 0 67(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 68(_array -1((_dto i 15 i 0)))))
		(_sig(_int DATA_RD 4 0 68(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 2 -1)
)
I 000044 55 1538          1750103525437 sim
(_unit VHDL(toplevel_tb 0 5(sim 0 8))
	(_version vef)
	(_time 1750103525438 2025.06.16 13:52:05)
	(_source(\../src/TopLevel_tb.vhd\))
	(_parameters tan)
	(_code c5c59590969391d39496d09e92c3c0c396c093c2c1)
	(_ent
		(_time 1750103525435)
	)
	(_inst DUT 0 23(_ent . TopLevel)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((Hi_MOSFET)(himos))
			((Lo_MOSFET)(lomos))
			((SHTDWN)(shtdwn))
			((SDA)(sda))
			((SCL)(scl))
			((TX)(tx))
			((ENA)(ena))
		)
	)
	(_object
		(_cnst(_int clk_hz -1 0 10(_arch((i 50000000)))))
		(_cnst(_int \1~sec/clk_hz\ -2 0 0(_int gms(_code 2))))
		(_cnst(_int clk_period -2 0 11(_arch gms(_code 3))))
		(_sig(_int clk -3 0 13(_arch(_uni((i 3))))))
		(_sig(_int rst -3 0 14(_arch(_uni((i 3))))))
		(_sig(_int himos -3 0 15(_arch(_uni((i 2))))))
		(_sig(_int lomos -3 0 15(_arch(_uni((i 2))))))
		(_sig(_int shtdwn -3 0 15(_arch(_uni((i 2))))))
		(_sig(_int sda -3 0 16(_arch(_uni((i 3))))))
		(_sig(_int scl -3 0 16(_arch(_uni((i 3))))))
		(_sig(_int tx -3 0 16(_arch(_uni((i 3))))))
		(_sig(_int ena -3 0 17(_arch(_uni((i 2))))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(0))(_sens(0)))))
			(SEQUENCER_PROC(_arch 1 0 36(_prcs(_wait_for)(_trgt(1)(8)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . sim 5 -1)
)
I 000051 55 4798          1750103525474 Structural
(_unit VHDL(uart_tx 0 5(structural 0 23))
	(_version vef)
	(_time 1750103525475 2025.06.16 13:52:05)
	(_source(\../src/UART_TX.vhd\))
	(_parameters tan)
	(_code e4e4b5b7e1b2b2f3e9e9a2bfb1e3ece3e1e2e5e3e6)
	(_ent
		(_time 1750103525464)
	)
	(_comp
		(RisingEdge_gen
			(_object
				(_gen(_int num_dff -1 0 73(_ent((i 4)))))
				(_port(_int XIN -2 0 76(_ent (_in))))
				(_port(_int CLK -2 0 77(_ent (_in))))
				(_port(_int RST -2 0 78(_ent (_in))))
				(_port(_int XRE -2 0 79(_ent (_out))))
			)
		)
		(LatchSR
			(_object
				(_port(_int RST -2 0 26(_ent (_in))))
				(_port(_int CLK -2 0 27(_ent (_in))))
				(_port(_int SET -2 0 28(_ent (_in))))
				(_port(_int CLR -2 0 29(_ent (_in))))
				(_port(_int SOUT -2 0 30(_ent (_out))))
			)
		)
		(TimCirc
			(_object
				(_gen(_int ticks -1 0 36(_ent((i 1529)))))
				(_port(_int clk -2 0 39(_ent (_in))))
				(_port(_int rst -2 0 40(_ent (_in))))
				(_port(_int eot -2 0 41(_ent (_out))))
			)
		)
		(CountDown
			(_object
				(_gen(_int Ticks -1 0 47(_ent((i 10)))))
				(_port(_int clk -2 0 50(_ent (_in))))
				(_port(_int rst -2 0 51(_ent (_in))))
				(_port(_int dec -2 0 52(_ent (_in))))
				(_port(_int rdy -2 0 53(_ent (_out))))
			)
		)
		(Serializer
			(_object
				(_gen(_int buswidth -1 0 59(_ent((i 8)))))
				(_port(_int CLK -2 0 62(_ent (_in))))
				(_port(_int RST -2 0 63(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 64(_array -2((_dto c 5 i 0)))))
				(_port(_int DIN 3 0 64(_ent (_in))))
				(_port(_int LDR -2 0 65(_ent (_in))))
				(_port(_int SHF -2 0 66(_ent (_in))))
				(_port(_int BOUT -2 0 67(_ent (_out))))
			)
		)
	)
	(_inst U00 0 99(_comp RisingEdge_gen)
		(_gen
			((num_dff)((i 1)))
		)
		(_port
			((XIN)(n_str))
			((CLK)(clk))
			((RST)(rst))
			((XRE)(deb_str))
		)
		(_use(_ent . RisingEdge_gen)
			(_gen
				((num_dff)((i 1)))
			)
		)
	)
	(_inst U01 0 110(_comp LatchSR)
		(_port
			((RST)(rst))
			((CLK)(clk))
			((SET)(deb_str))
			((CLR)(EOC_S))
			((SOUT)(ENA_S))
		)
		(_use(_ent . LatchSR)
		)
	)
	(_inst U02 0 119(_comp TimCirc)
		(_gen
			((ticks)(_code 6))
		)
		(_port
			((clk)(clk))
			((rst)(ENA_S))
			((eot)(SYN))
		)
		(_use(_ent . TimCirc)
			(_gen
				((ticks)(_code 7))
			)
		)
	)
	(_inst U03 0 129(_comp CountDown)
		(_gen
			((Ticks)(_code 8))
		)
		(_port
			((clk)(clk))
			((rst)(ENA_S))
			((dec)(SYN))
			((rdy)(EOC_S))
		)
		(_use(_ent . CountDown)
			(_gen
				((Ticks)(_code 9))
			)
		)
	)
	(_inst U04 0 140(_comp Serializer)
		(_gen
			((buswidth)(_code 10))
		)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((DIN)(d_serial))
			((LDR)(deb_str))
			((SHF)(SYN))
			((BOUT)(txd))
		)
		(_use(_ent . Serializer)
			(_gen
				((buswidth)(_code 11))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((DIN)(DIN))
				((LDR)(LDR))
				((SHF)(SHF))
				((BOUT)(BOUT))
			)
		)
	)
	(_object
		(_gen(_int buswidth -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen(_int baudrate -1 0 8 \115200\ (_ent((i 115200)))))
		(_gen(_int source_clk -1 0 9 \50000000\ (_ent((i 50000000)))))
		(_port(_int clk -2 0 12(_ent(_in))))
		(_port(_int rst -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~12 0 14(_array -2((_dto c 12 i 0)))))
		(_port(_int din 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~122 0 15(_array -2((_dto c 13 i 0)))))
		(_port(_int leds 1 0 15(_ent(_out))))
		(_port(_int str -2 0 16(_ent(_in))))
		(_port(_int txd -2 0 17(_ent(_out))))
		(_port(_int deb -2 0 18(_ent(_out))))
		(_port(_int rdy -2 0 19(_ent(_out))))
		(_cnst(_int baud_2_ticks -1 0 83(_arch gms(_code 14))))
		(_type(_int ~STD_LOGIC_VECTOR{buswidth~downto~0}~13 0 85(_array -2((_dto c 15 i 0)))))
		(_sig(_int d_serial 2 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int deb_str -2 0 86(_arch(_uni((i 2))))))
		(_sig(_int n_str -2 0 87(_arch(_uni((i 2))))))
		(_sig(_int ENA_S -2 0 88(_arch(_uni((i 2))))))
		(_sig(_int EOC_S -2 0 89(_arch(_uni((i 2))))))
		(_sig(_int SYN -2 0 90(_arch(_uni((i 2))))))
		(_prcs
			(line__93(_arch 0 0 93(_assignment(_alias((n_str)(str)))(_simpleassign "not")(_trgt(10))(_sens(4)))))
			(line__94(_arch 1 0 94(_assignment(_trgt(8))(_sens(2)))))
			(line__95(_arch 2 0 95(_assignment(_trgt(3))(_sens(2)))))
			(line__96(_arch 3 0 96(_assignment(_alias((rdy)(ENA_S)))(_simpleassign "not")(_trgt(7))(_sens(11)))))
			(line__97(_arch 4 0 97(_assignment(_alias((deb)(EOC_S)))(_simpleassign BUF)(_trgt(6))(_sens(12)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Structural 16 -1)
)
I 000049 55 1036          1750103525533 DataFlow
(_unit VHDL(coefficientrom 0 5(dataflow 0 13))
	(_version vef)
	(_time 1750103525534 2025.06.16 13:52:05)
	(_source(\../src/CoefficientROM.vhd\))
	(_parameters tan)
	(_code 2223742676757334252d34787a2421242b24272477)
	(_ent
		(_time 1750103525531)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int SEL 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{26~downto~0}~12 0 8(_array -1((_dto i 26 i 0)))))
		(_port(_int QOUT 1 0 8(_ent(_out))))
		(_prcs
			(COROM(_arch 0 0 16(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(50529027 50529027 50463235 50463235 33686274 50463234 197122)
		(33686018 33686018 50463491 33686018 33686274 33751555 131587)
		(50529027 50529027 50463235 33751810 50529026 33686274 197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . DataFlow 1 -1)
)
I 000051 55 1312          1750103525593 Behavioral
(_unit VHDL(loadregister 0 5(behavioral 0 18))
	(_version vef)
	(_time 1750103525594 2025.06.16 13:52:05)
	(_source(\../src/LoadRegister.vhd\))
	(_parameters tan)
	(_code 6160676136363477676f733b356766676866626665)
	(_ent
		(_time 1750103525582)
	)
	(_object
		(_gen(_int BusWidth -1 0 7 \7\ (_ent gms((i 7)))))
		(_port(_int RST -2 0 10(_ent(_in)(_event))))
		(_port(_int CLK -2 0 11(_ent(_in)(_event))))
		(_port(_int LDR -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int DIN 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~122 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int DOUT 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~13 0 19(_array -2((_dto c 4 i 0)))))
		(_sig(_int Qp 2 0 19(_arch(_uni((_others(i 2)))))))
		(_sig(_int Qn 2 0 19(_arch(_uni((_others(i 2)))))))
		(_prcs
			(Combinational(_arch 0 0 22(_prcs(_simple)(_trgt(6)(4))(_sens(5)(2)(3)))))
			(Sequential(_arch 1 0 32(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 5638          1750103525669 Structural
(_unit VHDL(mppt 0 5(structural 0 20))
	(_version vef)
	(_time 1750103525670 2025.06.16 13:52:05)
	(_source(\../src/MPPT.vhd\))
	(_parameters tan)
	(_code afaeaef9f9f9fbb8a2f8ebf4fea8afa8aba9fba8af)
	(_ent
		(_time 1750103525655)
	)
	(_comp
		(LoadRegister
			(_object
				(_gen(_int BusWidth -2 0 24(_ent((i 16)))))
				(_port(_int RST -1 0 27(_ent (_in))))
				(_port(_int CLK -1 0 28(_ent (_in))))
				(_port(_int LDR -1 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~13 0 30(_array -1((_dto c 4 i 0)))))
				(_port(_int DIN 9 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 31(_array -1((_dto c 5 i 0)))))
				(_port(_int DOUT 10 0 31(_ent (_out))))
			)
		)
		(PID
			(_object
				(_port(_int RST -1 0 37(_ent (_in))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int STR -1 0 39(_ent (_in))))
				(_port(_int XIN 2 0 40(_ent (_in))))
				(_port(_int UOUT 3 0 41(_ent (_out))))
			)
		)
		(PWM_Comp_deadtime
			(_object
				(_gen(_int bits -2 0 47(_ent((i 10)))))
				(_gen(_int deadtime -2 0 48(_ent((i 100)))))
				(_gen(_int freq -2 0 49(_ent((i 50000)))))
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int RST -1 0 53(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{bits-1~downto~0}~13 0 54(_array -1((_dto c 6 i 0)))))
				(_port(_int DUT 9 0 54(_ent (_in))))
				(_port(_int PWM -1 0 55(_ent (_out))))
				(_port(_int PWM_comp -1 0 56(_ent (_out))))
				(_port(_int DEB -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst LDR_1 0 76(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(DATA_INA))
			((DOUT)(DATA_BUFFER))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst LDR_2 0 88(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(DATA_BUFFER))
			((DOUT)(DATA_BUFFER_LAST))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U_PID 0 130(_comp PID)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STR)(STR_PID))
			((XIN)(ERR_BUFFER))
			((UOUT)(DUT_INC))
		)
		(_use(_ent . PID)
		)
	)
	(_inst U_PWM 0 139(_comp PWM_Comp_deadtime)
		(_gen
			((bits)((i 12)))
			((deadtime)((i 100)))
			((freq)((i 25000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((DUT)(DUTY_PWM))
			((PWM)(Hi_MOSFET))
			((PWM_comp)(Lo_MOSFET))
			((DEB)(_open))
		)
		(_use(_ent . PWM_Comp_deadtime)
			(_gen
				((bits)((i 12)))
				((deadtime)((i 100)))
				((freq)((i 25000)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((DUT)(DUT))
				((PWM)(PWM))
				((PWM_comp)(PWM_comp))
				((DEB)(DEB))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int STR -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int DATA_INA 0 0 10(_ent(_in))))
		(_port(_int ERR 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int DUT 1 0 12(_ent(_out))))
		(_port(_int PWR 0 0 13(_ent(_out))))
		(_port(_int Hi_MOSFET -1 0 14(_ent(_out))))
		(_port(_int Lo_MOSFET -1 0 15(_ent(_out))))
		(_port(_int SHTDWN -1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 41(_array -1((_dto i 10 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 61(_array -1((_dto i 11 i 0)))))
		(_cnst(_int MAX_CYCLE 4 0 61(_arch(_string \"011111111110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_int DATA_BUFFER 5 0 63(_arch(_uni((_others(i 2)))))))
		(_sig(_int DATA_BUFFER_LAST 5 0 64(_arch(_uni((_others(i 2)))))))
		(_sig(_int ERR_BUFFER 5 0 65(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~136 0 66(_array -1((_dto i 10 i 0)))))
		(_sig(_int DUT_INC 6 0 66(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 67(_array -1((_dto i 11 i 0)))))
		(_sig(_int DUTY_PWM 7 0 67(_arch(_uni))))
		(_sig(_int STR_PREV -1 0 68(_arch(_uni((i 2))))))
		(_sig(_int STR_PID -1 0 69(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 102(_array -1((_dto i 15 i 0)))))
		(_var(_int TEMP_ERR 8 0 102(_prcs 2((_others(i 2))))))
		(_prcs
			(line__72(_arch 0 0 72(_assignment(_alias((PWR)(DATA_INA)))(_trgt(6))(_sens(3)))))
			(line__73(_arch 1 0 73(_assignment(_alias((SHTDWN)(_string \"1"\)))(_trgt(9)))))
			(ERR_PROC(_arch 2 0 101(_prcs(_simple)(_trgt(4)(12)(14)(15)(16))(_sens(0)(1))(_read(2)(10)(11)(12)(13)(14)(15)))))
			(line__128(_arch 3 0 128(_assignment(_alias((DUT)(DUTY_PWM)))(_trgt(5))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 7 -1)
)
I 000051 55 7473          1750103525732 Structural
(_unit VHDL(pid 0 6(structural 0 16))
	(_version vef)
	(_time 1750103525733 2025.06.16 13:52:05)
	(_source(\../src/PID.vhd\))
	(_parameters tan)
	(_code ededb8beb0babdfaeabff4b7b8eaedebe4ebe9eaed)
	(_ent
		(_time 1750103525717)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int RST -1 0 20(_ent (_in))))
				(_port(_int CLK -1 0 21(_ent (_in))))
				(_port(_int SET -1 0 22(_ent (_in))))
				(_port(_int CLR -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FreeRunCounter
			(_object
				(_gen(_int buswidth -2 0 43(_ent((i 8)))))
				(_port(_int RST -1 0 46(_ent (_in))))
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int INC -1 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 49(_array -1((_dto c 4 i 0)))))
				(_port(_int CNT 12 0 49(_ent (_out))))
			)
		)
		(CountDown
			(_object
				(_gen(_int Ticks -2 0 31(_ent((i 10)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int DEC -1 0 36(_ent (_in))))
				(_port(_int RDY -1 0 37(_ent (_out))))
			)
		)
		(LoadRegister
			(_object
				(_gen(_int BusWidth -2 0 55(_ent((i 7)))))
				(_port(_int RST -1 0 58(_ent (_in))))
				(_port(_int CLK -1 0 59(_ent (_in))))
				(_port(_int LDR -1 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 61(_array -1((_dto c 5 i 0)))))
				(_port(_int DIN 12 0 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~134 0 62(_array -1((_dto c 6 i 0)))))
				(_port(_int DOUT 13 0 62(_ent (_out))))
			)
		)
		(CoefficientROM
			(_object
				(_port(_int SEL 2 0 68(_ent (_in))))
				(_port(_int QOUT 3 0 69(_ent (_out))))
			)
		)
		(Saturation
			(_object
				(_port(_int DIN 4 0 76(_ent (_in))))
				(_port(_int DOUT 5 0 77(_ent (_out))))
			)
		)
	)
	(_inst U01 0 99(_comp LatchSR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((SET)(STR))
			((CLR)(EOC))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR)
		)
	)
	(_inst U02 0 101(_comp FreeRunCounter)
		(_gen
			((buswidth)((i 2)))
		)
		(_port
			((RST)(ENA))
			((CLK)(CLK))
			((INC)((i 3)))
			((CNT)(SEL))
		)
		(_use(_ent . FreeRunCounter)
			(_gen
				((buswidth)((i 2)))
			)
			(_port
				((inc)(INC))
				((clk)(CLK))
				((rst)(RST))
				((cnt)(CNT))
			)
		)
	)
	(_inst U03 0 103(_comp CountDown)
		(_gen
			((Ticks)((i 3)))
		)
		(_port
			((CLK)(CLK))
			((RST)(ENA))
			((DEC)((i 3)))
			((RDY)(EOC))
		)
		(_use(_ent . CountDown)
			(_gen
				((Ticks)((i 3)))
			)
			(_port
				((clk)(CLK))
				((rst)(RST))
				((dec)(DEC))
				((rdy)(RDY))
			)
		)
	)
	(_inst U04 0 105(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(XIN))
			((DOUT)(EK0))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U05 0 106(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(EK0))
			((DOUT)(EK1))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U06 0 107(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(EK1))
			((DOUT)(EK2))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U07 0 115(_comp CoefficientROM)
		(_port
			((SEL)(SEL))
			((QOUT)(QMUX))
		)
		(_use(_ent . CoefficientROM)
		)
	)
	(_inst U19 0 121(_comp LoadRegister)
		(_gen
			((BusWidth)((i 48)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(ENA))
			((DIN)(RSUM))
			((DOUT)(ACCU))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 48)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U20 0 122(_comp LoadRegister)
		(_gen
			((BusWidth)((i 48)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(EOC))
			((DIN)(ACCU))
			((DOUT)(UNSAT))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 48)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U22 0 124(_comp Saturation)
		(_port
			((DIN)(UNSAT))
			((DOUT)(UOUT))
		)
		(_use(_ent . Saturation)
		)
	)
	(_object
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int STR -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int XIN 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 12(_array -1((_dto i 10 i 0)))))
		(_port(_int UOUT 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 68(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{26~downto~0}~13 0 69(_array -1((_dto i 26 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{47~downto~0}~13 0 76(_array -1((_dto i 47 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77(_array -1((_dto i 10 i 0)))))
		(_sig(_int ENA -1 0 84(_arch(_uni))))
		(_sig(_int EOC -1 0 84(_arch(_uni))))
		(_sig(_int RSS -1 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 85(_array -1((_dto i 1 i 0)))))
		(_sig(_int SEL 6 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 86(_array -1((_dto i 15 i 0)))))
		(_sig(_int EK0 7 0 86(_arch(_uni((_others(i 2)))))))
		(_sig(_int EK1 7 0 86(_arch(_uni((_others(i 2)))))))
		(_sig(_int EK2 7 0 86(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 87(_array -1((_dto i 17 i 0)))))
		(_sig(_int EMUX 8 0 87(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{26~downto~0}~138 0 88(_array -1((_dto i 26 i 0)))))
		(_sig(_int QMUX 9 0 88(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{44~downto~0}~13 0 89(_array -1((_dto i 44 i 0)))))
		(_sig(_int MULT 10 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{47~downto~0}~1310 0 90(_array -1((_dto i 47 i 0)))))
		(_sig(_int EMUL 11 0 90(_arch(_uni))))
		(_sig(_int RSUM 11 0 91(_arch(_uni((_others(i 2)))))))
		(_sig(_int ACCU 11 0 92(_arch(_uni((_others(i 2)))))))
		(_sig(_int UNSAT 11 0 93(_arch(_uni))))
		(_prcs
			(line__109(_arch 0 0 109(_assignment(_trgt(12))(_sens(8)(9)(10)(11)))))
			(line__117(_arch 1 0 117(_assignment(_trgt(14))(_sens(12)(13)))))
			(line__118(_arch 2 0 118(_assignment(_trgt(15))(_sens(14)))))
			(line__119(_arch 3 0 119(_assignment(_trgt(16))(_sens(15)(17)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . Structural 7 -1)
)
I 000051 55 2635          1750103525787 Structural
(_unit VHDL(pwm_ent 0 5(structural 0 21))
	(_version vef)
	(_time 1750103525788 2025.06.16 13:52:05)
	(_source(\../src/PWM_ent.vhd\))
	(_parameters tan)
	(_code 1c1c4a1a484b1c094f1b0946181b181b1c1b1b1a48)
	(_ent
		(_time 1750103525785)
	)
	(_comp
		(TimCirc
			(_object
				(_gen(_int ticks -1 0 36(_ent((i 24)))))
				(_port(_int clk -2 0 39(_ent (_in))))
				(_port(_int rst -2 0 40(_ent (_in))))
				(_port(_int eot -2 0 41(_ent (_out))))
			)
		)
		(FreeRunCounter
			(_object
				(_gen(_int buswidth -1 0 24(_ent((i 3)))))
				(_port(_int inc -2 0 27(_ent (_in))))
				(_port(_int clk -2 0 28(_ent (_in))))
				(_port(_int rst -2 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 30(_array -2((_dto c 3 i 0)))))
				(_port(_int cnt 3 0 30(_ent (_out))))
			)
		)
	)
	(_inst U01 0 49(_comp TimCirc)
		(_gen
			((ticks)(_code 4))
		)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((eot)(SYN))
		)
		(_use(_ent . TimCirc)
			(_gen
				((ticks)(_code 5))
			)
		)
	)
	(_inst U02 0 59(_comp FreeRunCounter)
		(_gen
			((buswidth)(_code 6))
		)
		(_port
			((inc)(SYN))
			((clk)(CLK))
			((rst)(RST))
			((cnt)(CNT_S))
		)
		(_use(_ent . FreeRunCounter)
			(_gen
				((buswidth)(_code 7))
			)
			(_port
				((inc)(inc))
				((clk)(clk))
				((rst)(rst))
				((cnt)(cnt))
			)
		)
	)
	(_object
		(_gen(_int CLK_FREQ -1 0 7 \50000000\ (_ent((i 50000000)))))
		(_gen(_int COUNTER_BITS -1 0 9 \10\ (_ent gms((i 10)))))
		(_gen(_int FREQ -1 0 10 \50\ (_ent((i 50)))))
		(_port(_int CLK -2 0 13(_ent(_in))))
		(_port(_int RST -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~12 0 15(_array -2((_dto c 8 i 0)))))
		(_port(_int DUT 0 0 15(_ent(_in))))
		(_port(_int PWM -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17(_array -2((_dto i 1 i 0)))))
		(_port(_int DEB 1 0 17(_ent(_out))))
		(_cnst(_int TIMER_TICKS -1 0 45(_arch gms(_code 9))))
		(_sig(_int SYN -2 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~13 0 47(_array -2((_dto c 10 i 0)))))
		(_sig(_int CNT_S 2 0 47(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(4(1))))))
			(line__72(_arch 1 0 72(_assignment(_alias((DEB(0))(SYN)))(_trgt(4(0)))(_sens(5)))))
			(COMB_PROC(_arch 2 0 74(_prcs(_simple)(_trgt(3))(_sens(6)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Structural 11 -1)
)
I 000051 55 1173          1750103525851 Behavioral
(_unit VHDL(saturation 0 5(behavioral 0 12))
	(_version vef)
	(_time 1750103525852 2025.06.16 13:52:05)
	(_source(\../src/Saturation.vhd\))
	(_parameters tan)
	(_code 5b5b0e58080d0b4c5f5549010b5c5f5d525d0d5d0e)
	(_ent
		(_time 1750103525849)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{47~downto~0}~12 0 7(_array -1((_dto i 47 i 0)))))
		(_port(_int DIN 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 8(_array -1((_dto i 10 i 0)))))
		(_port(_int DOUT 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{47~downto~0}~13 0 13(_array -1((_dto i 47 i 0)))))
		(_cnst(_int DMAX 2 0 13(_arch(_string \"000000000000000000000011111111110000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{47~downto~0}~132 0 14(_array -1((_dto i 47 i 0)))))
		(_cnst(_int DMIN 3 0 14(_arch(_string \"111111111111111111111100000000010000000000000000"\))))
		(_prcs
			(COMB_PROC(_arch 0 0 16(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
V 000051 55 1045          1750103536617 Behavioral
(_unit VHDL(countdown 0 5(behavioral 0 17))
	(_version vef)
	(_time 1750103536618 2025.06.16 13:52:16)
	(_source(\../src/CountDown.vhd\))
	(_parameters tan)
	(_code 683f6268363e397e3e6b7c323d6e3e6f6f6e3d6e6b)
	(_ent
		(_time 1750103536615)
	)
	(_object
		(_gen(_int Ticks -1 0 7 \10\ (_ent gms((i 10)))))
		(_port(_int clk -2 0 10(_ent(_in)(_event))))
		(_port(_int rst -2 0 11(_ent(_in)(_event))))
		(_port(_int dec -2 0 12(_ent(_in))))
		(_port(_int rdy -2 0 13(_ent(_out))))
		(_sig(_int Cp -1 0 18(_arch(_uni(_code 2)))))
		(_sig(_int Cn -1 0 19(_arch(_uni((i 0))))))
		(_sig(_int rdy_s -2 0 20(_arch(_uni((i 2))))))
		(_prcs
			(Combinational_PROC(_arch 0 0 23(_prcs(_simple)(_trgt(5)(3))(_sens(4)(0))(_read(2)))))
			(SEQUENTIAL_PROC(_arch 1 0 45(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
V 000051 55 1382          1750103536655 Behavioral
(_unit VHDL(dead_time_gen 0 5(behavioral 0 18))
	(_version vef)
	(_time 1750103536656 2025.06.16 13:52:16)
	(_source(\../src/Dead_time_gen.vhd\))
	(_parameters tan)
	(_code 97c09a9895c0c28191c4d1ccc2919e91c3919292c1)
	(_ent
		(_time 1750103536653)
	)
	(_object
		(_gen(_int num_dff -1 0 7 \4\ (_ent gms((i 4)))))
		(_port(_int XIN -2 0 10(_ent(_in))))
		(_port(_int CLK -2 0 11(_ent(_in)(_event))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~12 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int Qp_deb 0 0 13(_ent(_out))))
		(_port(_int XOUT -2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 19(_array -2((_dto c 4 i 0)))))
		(_sig(_int Qp 1 0 19(_arch(_uni((_others(i 2)))))))
		(_sig(_int ones 1 0 20(_arch(_uni((_others(i 3)))))))
		(_sig(_int Comp 1 0 21(_arch(_uni((_others(i 2)))))))
		(_prcs
			(COMPARE_PROC(_arch 0 0 24(_prcs(_simple)(_trgt(4)(7))(_sens(1)(5))(_read(0)(6)(7)))))
			(DFF_PROC(_arch 1 0 34(_prcs(_trgt(5(0))(5))(_sens(1)(2)(0)(5))(_dssslsensitivity 2))))
			(line__46(_arch 2 0 46(_assignment(_trgt(3))(_sens(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_split (5)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
V 000051 55 1226          1750103536688 Behavioral
(_unit VHDL(freeruncounter 0 5(behavioral 0 17))
	(_version vef)
	(_time 1750103536689 2025.06.16 13:52:16)
	(_source(\../src/FreeRunCounter.vhd\))
	(_parameters tan)
	(_code b7e0b8e2b2e0e6a1b0b7a5ece3b1e2b1b4b1e1b0b2)
	(_ent
		(_time 1750103536686)
	)
	(_object
		(_gen(_int buswidth -1 0 7 \3\ (_ent gms((i 3)))))
		(_port(_int inc -2 0 10(_ent(_in))))
		(_port(_int clk -2 0 11(_ent(_in)(_event))))
		(_port(_int rst -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int cnt 0 0 13(_ent(_out))))
		(_sig(_int Cn -1 0 18(_arch(_uni((i 0))))))
		(_sig(_int Cp -1 0 19(_arch(_uni((i 0))))))
		(_prcs
			(COMBINATIONAL_PROC(_arch 0 0 22(_prcs(_simple)(_trgt(3)(4))(_sens(0)(1))(_mon)(_read(4)(5)))))
			(Sequential_PROC(_arch 1 0 32(_prcs(_trgt(5))(_sens(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 4804          1750103536746 Structural
(_unit VHDL(get_ina219 0 5(structural 0 17))
	(_version vef)
	(_time 1750103536747 2025.06.16 13:52:16)
	(_source(\../src/Get_INA219.vhd\))
	(_parameters tan)
	(_code f5a2fba5f5a3a5e0f0a0ecaff1f3f4f6f7f6f4f6fc)
	(_ent
		(_time 1750103536739)
	)
	(_comp
		(TimCirc
			(_object
				(_gen(_int ticks -2 0 21(_ent((i 1529)))))
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int rst -1 0 25(_ent (_in))))
				(_port(_int eot -1 0 26(_ent (_out))))
			)
		)
		(i2c_master
			(_object
				(_gen(_int input_clk -2 0 42(_ent((i 50000000)))))
				(_gen(_int bus_clk -2 0 43(_ent((i 400000)))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int reset_n -1 0 46(_ent (_in))))
				(_port(_int ena -1 0 47(_ent (_in))))
				(_port(_int addr 1 0 48(_ent (_in))))
				(_port(_int rw -1 0 49(_ent (_in))))
				(_port(_int data_wr 2 0 50(_ent (_in))))
				(_port(_int busy -1 0 51(_ent (_out))))
				(_port(_int data_rd 2 0 52(_ent (_out))))
				(_port(_int ack_error -1 0 53(_ent (_buffer))))
				(_port(_int sda -1 0 54(_ent (_inout))))
				(_port(_int scl -1 0 55(_ent (_inout))))
			)
		)
	)
	(_inst U_TIM 0 82(_comp TimCirc)
		(_gen
			((ticks)((i 500000)))
		)
		(_port
			((clk)(CLK))
			((rst)(ENA))
			((eot)(STR))
		)
		(_use(_ent . TimCirc)
			(_gen
				((ticks)((i 500000)))
			)
		)
	)
	(_inst U_I2C 0 92(_comp i2c_master)
		(_gen
			((input_clk)((i 50000000)))
			((bus_clk)((i 400000)))
		)
		(_port
			((clk)(CLK))
			((reset_n)(RST))
			((ena)(ENA_I2C))
			((addr)(_string \"1000000"\))
			((rw)(RW))
			((data_wr)(data_wr))
			((busy)(BUSY))
			((data_rd)(DATA))
			((ack_error)(ACK_ERR))
			((sda)(SDA))
			((scl)(SCL))
		)
		(_use(_ent . i2c_master)
			(_gen
				((input_clk)((i 50000000)))
				((bus_clk)((i 400000)))
			)
			(_port
				((clk)(clk))
				((reset_n)(reset_n))
				((ena)(ena))
				((addr)(addr))
				((rw)(rw))
				((data_wr)(data_wr))
				((busy)(busy))
				((data_rd)(data_rd))
				((ack_error)(ack_error))
				((sda)(sda))
				((scl)(scl))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int SDA -1 0 9(_ent(_inout))))
		(_port(_int SCL -1 0 10(_ent(_inout))))
		(_port(_int ENA -1 0 11(_ent(_in))))
		(_port(_int DONE -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int DATA_RD 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_array -1((_dto i 6 i 0)))))
		(_cnst(_int INA219_ADDR 3 0 60(_arch(_string \"1000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 61(_array -1((_dto i 7 i 0)))))
		(_cnst(_int INA219_PWR_REG 4 0 61(_arch(_string \"00000100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_cnst(_int INA219_CALIB 5 0 62(_arch(_string \"00000101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -1((_dto i 15 i 0)))))
		(_cnst(_int INA219_CALIB_VALUE 6 0 63(_arch(_string \"0000010011101101"\))))
		(_sig(_int ED -1 0 66(_arch(_uni((i 2))))))
		(_sig(_int STR -1 0 67(_arch(_uni((i 2))))))
		(_sig(_int BUSY_PREV -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int LAT -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 71(_array -1((_dto i 15 i 0)))))
		(_sig(_int DATA_RD_INT 7 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int ENA_I2C -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int RW -1 0 74(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 75(_array -1((_dto i 7 i 0)))))
		(_sig(_int DATA 8 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int data_wr 8 0 76(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSY -1 0 77(_arch(_uni((i 2))))))
		(_sig(_int ACK_ERR -1 0 78(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 112(_scalar (_to i 0 i 7))))
		(_var(_int BUSY_CNT 9 0 112(_prcs 0((i 0)))))
		(_prcs
			(FSM_PROC(_arch 0 0 111(_prcs(_simple)(_trgt(9)(11(d_7_0))(11(d_15_8))(11)(12)(13)(15)(5)(6))(_sens(0)(1))(_read(8)(9)(11)(14)(16)(17)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 1 -1)
)
V 000044 55 1472          1750103536793 sim
(_unit VHDL(get_ina219_tb 0 5(sim 0 8))
	(_version vef)
	(_time 1750103536794 2025.06.16 13:52:16)
	(_source(\../src/Get_INA219_tb.vhd\))
	(_parameters tan)
	(_code 247372202572743170773d7e20222527262725272d)
	(_ent
		(_time 1750103536791)
	)
	(_inst DUT 0 25(_ent . Get_INA219)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((SDA)(sda))
			((SCL)(scl))
			((ENA)(str))
			((DONE)(done))
			((DATA_RD)(data_rd))
		)
	)
	(_object
		(_cnst(_int clk_hz -1 0 10(_arch((i 50000000)))))
		(_cnst(_int \1~sec/clk_hz\ -2 0 0(_int gms(_code 2))))
		(_cnst(_int clk_period -2 0 11(_arch gms(_code 3))))
		(_sig(_int clk -3 0 13(_arch(_uni((i 3))))))
		(_sig(_int rst -3 0 14(_arch(_uni((i 3))))))
		(_sig(_int sda -3 0 15(_arch(_uni((i 4))))))
		(_sig(_int scl -3 0 16(_arch(_uni((i 4))))))
		(_sig(_int str -3 0 17(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -3((_dto i 15 i 0)))))
		(_sig(_int data_rd 0 0 18(_arch(_uni))))
		(_sig(_int done -3 0 19(_arch(_uni))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(0))(_sens(0)))))
			(SEQUENCER_PROC(_arch 1 0 36(_prcs(_wait_for)(_trgt(1)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . sim 5 -1)
)
I 000046 55 2795          1750103536822 logic
(_unit VHDL(i2c_master 0 36(logic 0 54))
	(_version vef)
	(_time 1750103536823 2025.06.16 13:52:16)
	(_source(\../src/i2c_master.vhd\))
	(_parameters tan)
	(_code 43141b444214145641420719134440444745464441)
	(_ent
		(_time 1750103536820)
	)
	(_object
		(_gen(_int input_clk -1 0 38 \50000000\ (_ent((i 50000000)))))
		(_gen(_int bus_clk -1 0 39 \400000\ (_ent((i 400000)))))
		(_port(_int clk -2 0 41(_ent(_in)(_event))))
		(_port(_int reset_n -2 0 42(_ent(_in)(_event))))
		(_port(_int ena -2 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 44(_array -2((_dto i 6 i 0)))))
		(_port(_int addr 0 0 44(_ent(_in))))
		(_port(_int rw -2 0 45(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -2((_dto i 7 i 0)))))
		(_port(_int data_wr 1 0 46(_ent(_in))))
		(_port(_int busy -2 0 47(_ent(_out))))
		(_port(_int data_rd 1 0 48(_ent(_out))))
		(_port(_int ack_error -2 0 49(_ent(_buffer))))
		(_port(_int sda -2 0 50(_ent(_inout))))
		(_port(_int scl -2 0 51(_ent(_inout))))
		(_cnst(_int divider -1 0 55(_arch gms(_code 5))))
		(_type(_int machine 0 56(_enum1 ready start command slv_ack1 wr rd slv_ack2 mstr_ack stop (_to i 0 i 8))))
		(_sig(_int state 2 0 57(_arch(_uni))))
		(_sig(_int data_clk -2 0 58(_arch(_uni))))
		(_sig(_int data_clk_prev -2 0 59(_arch(_uni))))
		(_sig(_int scl_clk -2 0 60(_arch(_uni))))
		(_sig(_int scl_ena -2 0 61(_arch(_uni((i 2))))))
		(_sig(_int sda_int -2 0 62(_arch(_uni((i 3))))))
		(_sig(_int sda_ena_n -2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64(_array -2((_dto i 7 i 0)))))
		(_sig(_int addr_rw 3 0 64(_arch(_uni))))
		(_sig(_int data_tx 3 0 65(_arch(_uni))))
		(_sig(_int data_rx 3 0 66(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 67(_scalar (_to i 0 i 7))))
		(_sig(_int bit_cnt 4 0 67(_arch(_uni((i 7))))))
		(_sig(_int stretch -2 0 68(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~divider*4~13 0 73(_scalar (_to i 0 c 6))))
		(_var(_int count 5 0 73(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(13)(14)(22))(_sens(0)(1))(_read(10)(12)(22)))))
			(line__108(_arch 1 0 108(_prcs(_trgt(6)(7)(8)(11)(15)(16)(18)(19)(20)(21))(_sens(0)(1)(2)(3)(4)(5)(8)(9)(11)(12)(13)(15)(18)(19)(20)(21))(_dssslsensitivity 2))))
			(line__238(_arch 2 0 238(_assignment(_trgt(17))(_sens(11)(13)(16)))))
			(line__244(_arch 3 0 244(_assignment(_trgt(10))(_sens(14)(15)))))
			(line__245(_arch 4 0 245(_assignment(_trgt(9))(_sens(17)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_split (20)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . logic 7 -1)
)
V 000051 55 928           1750103536899 Behavioral
(_unit VHDL(latch_1 0 5(behavioral 0 15))
	(_version vef)
	(_time 1750103536900 2025.06.16 13:52:16)
	(_source(\../src/Latch_1.vhd\))
	(_parameters tan)
	(_code 82d5808c81d4d29483839adb85818384d184838586)
	(_ent
		(_time 1750103536897)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int SET -1 0 9(_ent(_in))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int SOUT -1 0 11(_ent(_out))))
		(_sig(_int Qp -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int Qn -1 0 16(_arch(_uni((i 2))))))
		(_prcs
			(COMBINATIONAL_PROC(_arch 0 0 19(_prcs(_simple)(_trgt(6)(4))(_sens(5)(2)(3))(_read(6)))))
			(SEQUENTIAL_PROC(_arch 1 0 31(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
V 000051 55 908           1750103536941 Behavioral
(_unit VHDL(latchsr 0 5(behavioral 0 15))
	(_version vef)
	(_time 1750103536942 2025.06.16 13:52:16)
	(_source(\../src/LatchSR.vhd\))
	(_parameters tan)
	(_code b1e6b3e5b1e7e1a7b0b1a9eae3b6b3b7e2b7b0b6b5)
	(_ent
		(_time 1750103536939)
	)
	(_object
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int SET -1 0 9(_ent(_in))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int SOUT -1 0 11(_ent(_out))))
		(_sig(_int Qp -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int Qn -1 0 16(_arch(_uni((i 2))))))
		(_prcs
			(Combinational(_arch 0 0 18(_prcs(_simple)(_trgt(6)(4))(_sens(5)(2)(3)))))
			(Sequential(_arch 1 0 30(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 3682          1750103537002 Structural
(_unit VHDL(pwm_comp_deadtime 0 5(structural 0 21))
	(_version vef)
	(_time 1750103537003 2025.06.16 13:52:17)
	(_source(\../src/PWM_Comp_deadtime.vhd\))
	(_parameters tan)
	(_code efb9bebdbeb8effabfe9fcb5e8e9bbe8efeab9e9eb)
	(_ent
		(_time 1750103536989)
	)
	(_comp
		(PWM_ent
			(_object
				(_gen(_int CLK_FREQ -1 0 37(_ent((i 50000000)))))
				(_gen(_int COUNTER_BITS -1 0 39(_ent((i 10)))))
				(_gen(_int FREQ -1 0 40(_ent((i 50)))))
				(_port(_int CLK -2 0 43(_ent (_in))))
				(_port(_int RST -2 0 44(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~13 0 45(_array -2((_dto c 2 i 0)))))
				(_port(_int DUT 2 0 45(_ent (_in))))
				(_port(_int PWM -2 0 46(_ent (_out))))
				(_port(_int DEB 1 0 47(_ent (_out))))
			)
		)
		(Dead_time_gen
			(_object
				(_gen(_int num_dff -1 0 24(_ent((i 4)))))
				(_port(_int XIN -2 0 27(_ent (_in))))
				(_port(_int CLK -2 0 28(_ent (_in))))
				(_port(_int RST -2 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 30(_array -2((_dto c 3 i 0)))))
				(_port(_int Qp_deb 2 0 30(_ent (_out))))
				(_port(_int XOUT -2 0 31(_ent (_out))))
			)
		)
	)
	(_inst U01 0 56(_comp PWM_ent)
		(_gen
			((CLK_FREQ)((i 50000000)))
			((COUNTER_BITS)(_code 4))
			((FREQ)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((DUT)(DUT))
			((PWM)(PWM_Norm))
			((DEB)(_open))
		)
		(_use(_ent . PWM_ent)
			(_gen
				((CLK_FREQ)((i 50000000)))
				((COUNTER_BITS)(_code 6))
				((FREQ)(_code 7))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((DUT)(DUT))
				((PWM)(PWM))
				((DEB)(DEB))
			)
		)
	)
	(_inst U02 0 73(_comp Dead_time_gen)
		(_gen
			((num_dff)(_code 8))
		)
		(_port
			((XIN)(N_PWM))
			((CLK)(CLK))
			((RST)(RST))
			((Qp_deb)(_open))
			((XOUT)(PWM_Comp))
		)
		(_use(_ent . Dead_time_gen)
			(_gen
				((num_dff)(_code 9))
			)
			(_port
				((XIN)(XIN))
				((CLK)(CLK))
				((RST)(RST))
				((Qp_deb)(Qp_deb))
				((XOUT)(XOUT))
			)
		)
	)
	(_inst U03 0 85(_comp Dead_time_gen)
		(_gen
			((num_dff)(_code 10))
		)
		(_port
			((XIN)(PWM_Norm))
			((CLK)(CLK))
			((RST)(RST))
			((Qp_deb)(_open))
			((XOUT)(PWM_S))
		)
		(_use(_ent . Dead_time_gen)
			(_gen
				((num_dff)(_code 11))
			)
			(_port
				((XIN)(XIN))
				((CLK)(CLK))
				((RST)(RST))
				((Qp_deb)(Qp_deb))
				((XOUT)(XOUT))
			)
		)
	)
	(_object
		(_gen(_int bits -1 0 7 \10\ (_ent gms((i 10)))))
		(_gen(_int deadtime -1 0 8 \100\ (_ent((i 100)))))
		(_gen(_int freq -1 0 9 \50000\ (_ent((i 50000)))))
		(_port(_int CLK -2 0 12(_ent(_in))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{bits-1~downto~0}~12 0 14(_array -2((_dto c 12 i 0)))))
		(_port(_int DUT 0 0 14(_ent(_in))))
		(_port(_int PWM -2 0 15(_ent(_out))))
		(_port(_int PWM_comp -2 0 16(_ent(_out))))
		(_port(_int DEB -2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -2((_dto i 1 i 0)))))
		(_cnst(_int deadtime_2_dff -1 0 51(_arch gms(_code 13))))
		(_sig(_int N_PWM -2 0 52(_arch(_uni((i 2))))))
		(_sig(_int PWM_S -2 0 53(_arch(_uni((i 2))))))
		(_sig(_int PWM_Norm -2 0 54(_arch(_uni((i 2))))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_alias((PWM)(PWM_S)))(_simpleassign BUF)(_trgt(3))(_sens(7)))))
			(line__71(_arch 1 0 71(_assignment(_alias((N_PWM)(PWM_Norm)))(_simpleassign "not")(_trgt(6))(_sens(8)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Structural 14 -1)
)
V 000051 55 1279          1750103537052 Behavioral
(_unit VHDL(risingedge_gen 0 5(behavioral 0 17))
	(_version vef)
	(_time 1750103537053 2025.06.16 13:52:17)
	(_source(\../src/Rising_edge_gen.vhd\))
	(_parameters tan)
	(_code 1e484e1942484908144c5b4448181b181a1819181b)
	(_ent
		(_time 1750103537042)
	)
	(_object
		(_gen(_int num_dff -1 0 7 \4\ (_ent gms((i 4)))))
		(_port(_int XIN -2 0 10(_ent(_in))))
		(_port(_int CLK -2 0 11(_ent(_in)(_event))))
		(_port(_int RST -2 0 12(_ent(_in)(_event))))
		(_port(_int XRE -2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 18(_array -2((_dto c 2 i 0)))))
		(_sig(_int Qp 0 0 18(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{num_dff-2~downto~0}~13 0 19(_array -2((_dto c 3 i 0)))))
		(_sig(_int ones 1 0 19(_arch(_uni((_others(i 3)))))))
		(_sig(_int Comp 1 0 20(_arch(_uni((_others(i 2)))))))
		(_prcs
			(COMPARE_PROC(_arch 0 0 40(_prcs(_simple)(_trgt(6)(3))(_sens(4)(1))(_read(5)(6)(0)))))
			(DFF_PROC(_arch 1 0 50(_prcs(_trgt(4(0))(4))(_sens(1)(2)(4)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_split (4)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
V 000051 55 1260          1750103537131 Behavioral
(_unit VHDL(serializer 0 5(behavioral 0 19))
	(_version vef)
	(_time 1750103537132 2025.06.16 13:52:17)
	(_source(\../src/Serializer.vhd\))
	(_parameters tan)
	(_code 6c3a3d6c3a3a3a7a67397d366e6a656b3d6a696b6e)
	(_ent
		(_time 1750103537121)
	)
	(_object
		(_gen(_int buswidth -1 0 7 \8\ (_ent gms((i 8)))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~12 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int DIN 0 0 12(_ent(_in))))
		(_port(_int LDR -2 0 13(_ent(_in))))
		(_port(_int SHF -2 0 14(_ent(_in))))
		(_port(_int BOUT -2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 20(_array -2((_dto c 3 i 0)))))
		(_sig(_int Qp 1 0 20(_arch(_uni((_others(i 3)))))))
		(_sig(_int Qn 1 0 20(_arch(_uni((_others(i 3)))))))
		(_prcs
			(MUX_PROC(_arch 0 0 23(_prcs(_simple)(_trgt(7))(_sens(3)(4))(_read(6)(2)))))
			(DFF_PROC(_arch 1 0 34(_prcs(_trgt(6)(5))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
V 000051 55 936           1750103537174 Behavioral
(_unit VHDL(timcirc 0 5(behavioral 0 16))
	(_version vef)
	(_time 1750103537175 2025.06.16 13:52:17)
	(_source(\../src/TimCirc.vhd\))
	(_parameters tan)
	(_code 9bcdcd94c0cc9b8d9a9b82c0c89d989c9f9d929dcf)
	(_ent
		(_time 1750103537172)
	)
	(_object
		(_gen(_int ticks -1 0 7 \1529\ (_ent((i 1529)))))
		(_port(_int clk -2 0 10(_ent(_in)(_event))))
		(_port(_int rst -2 0 11(_ent(_in)(_event))))
		(_port(_int eot -2 0 12(_ent(_out))))
		(_sig(_int Cn -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Cp -1 0 17(_arch(_uni((i 0))))))
		(_prcs
			(COMBINATIONAL_PROC(_arch 0 0 20(_prcs(_simple)(_trgt(3)(2))(_sens(4)))))
			(Sequential_PROC(_arch 1 0 31(_prcs(_trgt(4))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 4171          1750103537212 Structural
(_unit VHDL(toplevel 0 5(structural 0 19))
	(_version vef)
	(_time 1750103537213 2025.06.16 13:52:17)
	(_source(\../src/TopLevel.vhd\))
	(_parameters tan)
	(_code baececeebdeceeaceebfafe1edbcbfbce9bdbebcec)
	(_ent
		(_time 1750103537208)
	)
	(_comp
		(Get_INA219
			(_object
				(_port(_int CLK -1 0 22(_ent (_in))))
				(_port(_int RST -1 0 23(_ent (_in))))
				(_port(_int SDA -1 0 24(_ent (_inout))))
				(_port(_int SCL -1 0 25(_ent (_inout))))
				(_port(_int ENA -1 0 26(_ent (_in))))
				(_port(_int DONE -1 0 27(_ent (_out))))
				(_port(_int DATA_RD 0 0 28(_ent (_out))))
			)
		)
		(MPPT
			(_object
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int RST -1 0 53(_ent (_in))))
				(_port(_int STR -1 0 54(_ent (_in))))
				(_port(_int DATA_INA 1 0 55(_ent (_in))))
				(_port(_int ERR 1 0 56(_ent (_out))))
				(_port(_int DUT 2 0 57(_ent (_out))))
				(_port(_int PWR 1 0 58(_ent (_out))))
				(_port(_int Hi_MOSFET -1 0 59(_ent (_out))))
				(_port(_int Lo_MOSFET -1 0 60(_ent (_out))))
				(_port(_int SHTDWN -1 0 61(_ent (_out))))
			)
		)
		(UART_TX
			(_object
				(_gen(_int buswidth -2 0 34(_ent((i 8)))))
				(_gen(_int baudrate -2 0 35(_ent((i 115200)))))
				(_gen(_int source_clk -2 0 36(_ent((i 50000000)))))
				(_port(_int clk -1 0 39(_ent (_in))))
				(_port(_int rst -1 0 40(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 41(_array -1((_dto c 0 i 0)))))
				(_port(_int din 5 0 41(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~132 0 42(_array -1((_dto c 1 i 0)))))
				(_port(_int leds 6 0 42(_ent (_out))))
				(_port(_int str -1 0 43(_ent (_in))))
				(_port(_int txd -1 0 44(_ent (_out))))
				(_port(_int deb -1 0 45(_ent (_out))))
				(_port(_int rdy -1 0 46(_ent (_out))))
			)
		)
	)
	(_inst INA219 0 72(_comp Get_INA219)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((SDA)(SDA))
			((SCL)(SCL))
			((ENA)(ENA))
			((DONE)(DONE_INA))
			((DATA_RD)(DATA_RD))
		)
		(_use(_ent . Get_INA219)
		)
	)
	(_inst MPPT_Inst 0 84(_comp MPPT)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((STR)(DONE_INA))
			((DATA_INA)(DATA_RD))
			((ERR)(_open))
			((DUT)(_open))
			((PWR)(_open))
			((Hi_MOSFET)(Hi_MOSFET))
			((Lo_MOSFET)(Lo_MOSFET))
			((SHTDWN)(SHTDWN))
		)
		(_use(_ent . MPPT)
		)
	)
	(_inst UART 0 99(_comp UART_TX)
		(_gen
			((buswidth)((i 8)))
			((baudrate)((i 50000)))
			((source_clk)((i 50000000)))
		)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((din)(DATA_TX))
			((leds)(_open))
			((str)(DONE_INA))
			((txd)(TX))
			((deb)(_open))
			((rdy)(TX_DONE))
		)
		(_use(_ent . UART_TX)
			(_gen
				((buswidth)((i 8)))
				((baudrate)((i 50000)))
				((source_clk)((i 50000000)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((din)(din))
				((leds)(leds))
				((str)(str))
				((txd)(txd))
				((deb)(deb))
				((rdy)(rdy))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int Hi_MOSFET -1 0 9(_ent(_out))))
		(_port(_int Lo_MOSFET -1 0 10(_ent(_out))))
		(_port(_int SHTDWN -1 0 11(_ent(_out))))
		(_port(_int SDA -1 0 12(_ent(_inout))))
		(_port(_int SCL -1 0 13(_ent(_inout))))
		(_port(_int TX -1 0 14(_ent(_out))))
		(_port(_int ENA -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 55(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65(_array -1((_dto i 7 i 0)))))
		(_sig(_int DATA_TX 3 0 65(_arch(_uni))))
		(_sig(_int TX_DONE -1 0 66(_arch(_uni((i 2))))))
		(_sig(_int DONE_INA -1 0 67(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 68(_array -1((_dto i 15 i 0)))))
		(_sig(_int DATA_RD 4 0 68(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 2 -1)
)
I 000044 55 1538          1750103537273 sim
(_unit VHDL(toplevel_tb 0 5(sim 0 8))
	(_version vef)
	(_time 1750103537274 2025.06.16 13:52:17)
	(_source(\../src/TopLevel_tb.vhd\))
	(_parameters tan)
	(_code f9afafa9a6afadefa8aaeca2aefffcffaafcaffefd)
	(_ent
		(_time 1750103537265)
	)
	(_inst DUT 0 23(_ent . TopLevel)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((Hi_MOSFET)(himos))
			((Lo_MOSFET)(lomos))
			((SHTDWN)(shtdwn))
			((SDA)(sda))
			((SCL)(scl))
			((TX)(tx))
			((ENA)(ena))
		)
	)
	(_object
		(_cnst(_int clk_hz -1 0 10(_arch((i 50000000)))))
		(_cnst(_int \1~sec/clk_hz\ -2 0 0(_int gms(_code 2))))
		(_cnst(_int clk_period -2 0 11(_arch gms(_code 3))))
		(_sig(_int clk -3 0 13(_arch(_uni((i 3))))))
		(_sig(_int rst -3 0 14(_arch(_uni((i 3))))))
		(_sig(_int himos -3 0 15(_arch(_uni((i 2))))))
		(_sig(_int lomos -3 0 15(_arch(_uni((i 2))))))
		(_sig(_int shtdwn -3 0 15(_arch(_uni((i 2))))))
		(_sig(_int sda -3 0 16(_arch(_uni((i 3))))))
		(_sig(_int scl -3 0 16(_arch(_uni((i 3))))))
		(_sig(_int tx -3 0 16(_arch(_uni((i 3))))))
		(_sig(_int ena -3 0 17(_arch(_uni((i 2))))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(0))(_sens(0)))))
			(SEQUENCER_PROC(_arch 1 0 36(_prcs(_wait_for)(_trgt(1)(8)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . sim 5 -1)
)
V 000051 55 4798          1750103537305 Structural
(_unit VHDL(uart_tx 0 5(structural 0 23))
	(_version vef)
	(_time 1750103537306 2025.06.16 13:52:17)
	(_source(\../src/UART_TX.vhd\))
	(_parameters tan)
	(_code 184e4e1f114e4e0f15155e434d1f101f1d1e191f1a)
	(_ent
		(_time 1750103537303)
	)
	(_comp
		(RisingEdge_gen
			(_object
				(_gen(_int num_dff -1 0 73(_ent((i 4)))))
				(_port(_int XIN -2 0 76(_ent (_in))))
				(_port(_int CLK -2 0 77(_ent (_in))))
				(_port(_int RST -2 0 78(_ent (_in))))
				(_port(_int XRE -2 0 79(_ent (_out))))
			)
		)
		(LatchSR
			(_object
				(_port(_int RST -2 0 26(_ent (_in))))
				(_port(_int CLK -2 0 27(_ent (_in))))
				(_port(_int SET -2 0 28(_ent (_in))))
				(_port(_int CLR -2 0 29(_ent (_in))))
				(_port(_int SOUT -2 0 30(_ent (_out))))
			)
		)
		(TimCirc
			(_object
				(_gen(_int ticks -1 0 36(_ent((i 1529)))))
				(_port(_int clk -2 0 39(_ent (_in))))
				(_port(_int rst -2 0 40(_ent (_in))))
				(_port(_int eot -2 0 41(_ent (_out))))
			)
		)
		(CountDown
			(_object
				(_gen(_int Ticks -1 0 47(_ent((i 10)))))
				(_port(_int clk -2 0 50(_ent (_in))))
				(_port(_int rst -2 0 51(_ent (_in))))
				(_port(_int dec -2 0 52(_ent (_in))))
				(_port(_int rdy -2 0 53(_ent (_out))))
			)
		)
		(Serializer
			(_object
				(_gen(_int buswidth -1 0 59(_ent((i 8)))))
				(_port(_int CLK -2 0 62(_ent (_in))))
				(_port(_int RST -2 0 63(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 64(_array -2((_dto c 5 i 0)))))
				(_port(_int DIN 3 0 64(_ent (_in))))
				(_port(_int LDR -2 0 65(_ent (_in))))
				(_port(_int SHF -2 0 66(_ent (_in))))
				(_port(_int BOUT -2 0 67(_ent (_out))))
			)
		)
	)
	(_inst U00 0 99(_comp RisingEdge_gen)
		(_gen
			((num_dff)((i 1)))
		)
		(_port
			((XIN)(n_str))
			((CLK)(clk))
			((RST)(rst))
			((XRE)(deb_str))
		)
		(_use(_ent . RisingEdge_gen)
			(_gen
				((num_dff)((i 1)))
			)
		)
	)
	(_inst U01 0 110(_comp LatchSR)
		(_port
			((RST)(rst))
			((CLK)(clk))
			((SET)(deb_str))
			((CLR)(EOC_S))
			((SOUT)(ENA_S))
		)
		(_use(_ent . LatchSR)
		)
	)
	(_inst U02 0 119(_comp TimCirc)
		(_gen
			((ticks)(_code 6))
		)
		(_port
			((clk)(clk))
			((rst)(ENA_S))
			((eot)(SYN))
		)
		(_use(_ent . TimCirc)
			(_gen
				((ticks)(_code 7))
			)
		)
	)
	(_inst U03 0 129(_comp CountDown)
		(_gen
			((Ticks)(_code 8))
		)
		(_port
			((clk)(clk))
			((rst)(ENA_S))
			((dec)(SYN))
			((rdy)(EOC_S))
		)
		(_use(_ent . CountDown)
			(_gen
				((Ticks)(_code 9))
			)
		)
	)
	(_inst U04 0 140(_comp Serializer)
		(_gen
			((buswidth)(_code 10))
		)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((DIN)(d_serial))
			((LDR)(deb_str))
			((SHF)(SYN))
			((BOUT)(txd))
		)
		(_use(_ent . Serializer)
			(_gen
				((buswidth)(_code 11))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((DIN)(DIN))
				((LDR)(LDR))
				((SHF)(SHF))
				((BOUT)(BOUT))
			)
		)
	)
	(_object
		(_gen(_int buswidth -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen(_int baudrate -1 0 8 \115200\ (_ent((i 115200)))))
		(_gen(_int source_clk -1 0 9 \50000000\ (_ent((i 50000000)))))
		(_port(_int clk -2 0 12(_ent(_in))))
		(_port(_int rst -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~12 0 14(_array -2((_dto c 12 i 0)))))
		(_port(_int din 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~122 0 15(_array -2((_dto c 13 i 0)))))
		(_port(_int leds 1 0 15(_ent(_out))))
		(_port(_int str -2 0 16(_ent(_in))))
		(_port(_int txd -2 0 17(_ent(_out))))
		(_port(_int deb -2 0 18(_ent(_out))))
		(_port(_int rdy -2 0 19(_ent(_out))))
		(_cnst(_int baud_2_ticks -1 0 83(_arch gms(_code 14))))
		(_type(_int ~STD_LOGIC_VECTOR{buswidth~downto~0}~13 0 85(_array -2((_dto c 15 i 0)))))
		(_sig(_int d_serial 2 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int deb_str -2 0 86(_arch(_uni((i 2))))))
		(_sig(_int n_str -2 0 87(_arch(_uni((i 2))))))
		(_sig(_int ENA_S -2 0 88(_arch(_uni((i 2))))))
		(_sig(_int EOC_S -2 0 89(_arch(_uni((i 2))))))
		(_sig(_int SYN -2 0 90(_arch(_uni((i 2))))))
		(_prcs
			(line__93(_arch 0 0 93(_assignment(_alias((n_str)(str)))(_simpleassign "not")(_trgt(10))(_sens(4)))))
			(line__94(_arch 1 0 94(_assignment(_trgt(8))(_sens(2)))))
			(line__95(_arch 2 0 95(_assignment(_trgt(3))(_sens(2)))))
			(line__96(_arch 3 0 96(_assignment(_alias((rdy)(ENA_S)))(_simpleassign "not")(_trgt(7))(_sens(11)))))
			(line__97(_arch 4 0 97(_assignment(_alias((deb)(EOC_S)))(_simpleassign BUF)(_trgt(6))(_sens(12)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Structural 16 -1)
)
V 000049 55 1036          1750103537344 DataFlow
(_unit VHDL(coefficientrom 0 5(dataflow 0 13))
	(_version vef)
	(_time 1750103537345 2025.06.16 13:52:17)
	(_source(\../src/CoefficientROM.vhd\))
	(_parameters tan)
	(_code 47101745161016514048511d1f4144414e41424112)
	(_ent
		(_time 1750103537333)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int SEL 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{26~downto~0}~12 0 8(_array -1((_dto i 26 i 0)))))
		(_port(_int QOUT 1 0 8(_ent(_out))))
		(_prcs
			(COROM(_arch 0 0 16(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(50529027 50529027 50463235 50463235 33686274 50463234 197122)
		(33686018 33686018 50463491 33686018 33686274 33751555 131587)
		(50529027 50529027 50463235 33751810 50529026 33686274 197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . DataFlow 1 -1)
)
V 000051 55 1312          1750103537376 Behavioral
(_unit VHDL(loadregister 0 5(behavioral 0 18))
	(_version vef)
	(_time 1750103537377 2025.06.16 13:52:17)
	(_source(\../src/LoadRegister.vhd\))
	(_parameters tan)
	(_code 66316666363133706068743c326061606f61656162)
	(_ent
		(_time 1750103537374)
	)
	(_object
		(_gen(_int BusWidth -1 0 7 \7\ (_ent gms((i 7)))))
		(_port(_int RST -2 0 10(_ent(_in)(_event))))
		(_port(_int CLK -2 0 11(_ent(_in)(_event))))
		(_port(_int LDR -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int DIN 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~122 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int DOUT 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~13 0 19(_array -2((_dto c 4 i 0)))))
		(_sig(_int Qp 2 0 19(_arch(_uni((_others(i 2)))))))
		(_sig(_int Qn 2 0 19(_arch(_uni((_others(i 2)))))))
		(_prcs
			(Combinational(_arch 0 0 22(_prcs(_simple)(_trgt(6)(4))(_sens(5)(2)(3)))))
			(Sequential(_arch 1 0 32(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 5638          1750103537424 Structural
(_unit VHDL(mppt 0 5(structural 0 20))
	(_version vef)
	(_time 1750103537425 2025.06.16 13:52:17)
	(_source(\../src/MPPT.vhd\))
	(_parameters tan)
	(_code 95c2929b90c3c18298c2d1cec49295929193c19295)
	(_ent
		(_time 1750103537420)
	)
	(_comp
		(LoadRegister
			(_object
				(_gen(_int BusWidth -2 0 24(_ent((i 16)))))
				(_port(_int RST -1 0 27(_ent (_in))))
				(_port(_int CLK -1 0 28(_ent (_in))))
				(_port(_int LDR -1 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~13 0 30(_array -1((_dto c 4 i 0)))))
				(_port(_int DIN 9 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 31(_array -1((_dto c 5 i 0)))))
				(_port(_int DOUT 10 0 31(_ent (_out))))
			)
		)
		(PID
			(_object
				(_port(_int RST -1 0 37(_ent (_in))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int STR -1 0 39(_ent (_in))))
				(_port(_int XIN 2 0 40(_ent (_in))))
				(_port(_int UOUT 3 0 41(_ent (_out))))
			)
		)
		(PWM_Comp_deadtime
			(_object
				(_gen(_int bits -2 0 47(_ent((i 10)))))
				(_gen(_int deadtime -2 0 48(_ent((i 100)))))
				(_gen(_int freq -2 0 49(_ent((i 50000)))))
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int RST -1 0 53(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{bits-1~downto~0}~13 0 54(_array -1((_dto c 6 i 0)))))
				(_port(_int DUT 9 0 54(_ent (_in))))
				(_port(_int PWM -1 0 55(_ent (_out))))
				(_port(_int PWM_comp -1 0 56(_ent (_out))))
				(_port(_int DEB -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst LDR_1 0 76(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(DATA_INA))
			((DOUT)(DATA_BUFFER))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst LDR_2 0 88(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(DATA_BUFFER))
			((DOUT)(DATA_BUFFER_LAST))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U_PID 0 130(_comp PID)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STR)(STR_PID))
			((XIN)(ERR_BUFFER))
			((UOUT)(DUT_INC))
		)
		(_use(_ent . PID)
		)
	)
	(_inst U_PWM 0 139(_comp PWM_Comp_deadtime)
		(_gen
			((bits)((i 12)))
			((deadtime)((i 100)))
			((freq)((i 25000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((DUT)(DUTY_PWM))
			((PWM)(Hi_MOSFET))
			((PWM_comp)(Lo_MOSFET))
			((DEB)(_open))
		)
		(_use(_ent . PWM_Comp_deadtime)
			(_gen
				((bits)((i 12)))
				((deadtime)((i 100)))
				((freq)((i 25000)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((DUT)(DUT))
				((PWM)(PWM))
				((PWM_comp)(PWM_comp))
				((DEB)(DEB))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int STR -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int DATA_INA 0 0 10(_ent(_in))))
		(_port(_int ERR 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int DUT 1 0 12(_ent(_out))))
		(_port(_int PWR 0 0 13(_ent(_out))))
		(_port(_int Hi_MOSFET -1 0 14(_ent(_out))))
		(_port(_int Lo_MOSFET -1 0 15(_ent(_out))))
		(_port(_int SHTDWN -1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 41(_array -1((_dto i 10 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 61(_array -1((_dto i 11 i 0)))))
		(_cnst(_int MAX_CYCLE 4 0 61(_arch(_string \"011111111110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_int DATA_BUFFER 5 0 63(_arch(_uni((_others(i 2)))))))
		(_sig(_int DATA_BUFFER_LAST 5 0 64(_arch(_uni((_others(i 2)))))))
		(_sig(_int ERR_BUFFER 5 0 65(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~136 0 66(_array -1((_dto i 10 i 0)))))
		(_sig(_int DUT_INC 6 0 66(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 67(_array -1((_dto i 11 i 0)))))
		(_sig(_int DUTY_PWM 7 0 67(_arch(_uni))))
		(_sig(_int STR_PREV -1 0 68(_arch(_uni((i 2))))))
		(_sig(_int STR_PID -1 0 69(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 102(_array -1((_dto i 15 i 0)))))
		(_var(_int TEMP_ERR 8 0 102(_prcs 2((_others(i 2))))))
		(_prcs
			(line__72(_arch 0 0 72(_assignment(_alias((PWR)(DATA_INA)))(_trgt(6))(_sens(3)))))
			(line__73(_arch 1 0 73(_assignment(_alias((SHTDWN)(_string \"1"\)))(_trgt(9)))))
			(ERR_PROC(_arch 2 0 101(_prcs(_simple)(_trgt(12)(14)(15)(16)(4))(_sens(0)(1))(_read(10)(11)(12)(13)(14)(15)(2)))))
			(line__128(_arch 3 0 128(_assignment(_alias((DUT)(DUTY_PWM)))(_trgt(5))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 7 -1)
)
I 000051 55 7546          1750103537485 Structural
(_unit VHDL(pid 0 6(structural 0 16))
	(_version vef)
	(_time 1750103537486 2025.06.16 13:52:17)
	(_source(\../src/PID.vhd\))
	(_parameters tan)
	(_code d3858081d98483c4d481ca8986d4d3d5dad5d7d4d3)
	(_ent
		(_time 1750103537481)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int RST -1 0 20(_ent (_in))))
				(_port(_int CLK -1 0 21(_ent (_in))))
				(_port(_int SET -1 0 22(_ent (_in))))
				(_port(_int CLR -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FreeRunCounter
			(_object
				(_gen(_int buswidth -2 0 43(_ent((i 8)))))
				(_port(_int RST -1 0 46(_ent (_in))))
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int INC -1 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 49(_array -1((_dto c 4 i 0)))))
				(_port(_int CNT 12 0 49(_ent (_out))))
			)
		)
		(CountDown
			(_object
				(_gen(_int Ticks -2 0 31(_ent((i 10)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int DEC -1 0 36(_ent (_in))))
				(_port(_int RDY -1 0 37(_ent (_out))))
			)
		)
		(LoadRegister
			(_object
				(_gen(_int BusWidth -2 0 55(_ent((i 7)))))
				(_port(_int RST -1 0 58(_ent (_in))))
				(_port(_int CLK -1 0 59(_ent (_in))))
				(_port(_int LDR -1 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 61(_array -1((_dto c 5 i 0)))))
				(_port(_int DIN 12 0 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~134 0 62(_array -1((_dto c 6 i 0)))))
				(_port(_int DOUT 13 0 62(_ent (_out))))
			)
		)
		(CoefficientROM
			(_object
				(_port(_int SEL 2 0 68(_ent (_in))))
				(_port(_int QOUT 3 0 69(_ent (_out))))
			)
		)
		(Saturation
			(_object
				(_port(_int DIN 4 0 76(_ent (_in))))
				(_port(_int DOUT 5 0 77(_ent (_out))))
			)
		)
	)
	(_inst U01 0 99(_comp LatchSR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((SET)(STR))
			((CLR)(EOC))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR)
		)
	)
	(_inst U02 0 101(_comp FreeRunCounter)
		(_gen
			((buswidth)((i 2)))
		)
		(_port
			((RST)(ENA))
			((CLK)(CLK))
			((INC)((i 3)))
			((CNT)(SEL))
		)
		(_use(_ent . FreeRunCounter)
			(_gen
				((buswidth)((i 2)))
			)
			(_port
				((inc)(INC))
				((clk)(CLK))
				((rst)(RST))
				((cnt)(CNT))
			)
		)
	)
	(_inst U03 0 103(_comp CountDown)
		(_gen
			((Ticks)((i 3)))
		)
		(_port
			((CLK)(CLK))
			((RST)(ENA))
			((DEC)((i 3)))
			((RDY)(EOC))
		)
		(_use(_ent . CountDown)
			(_gen
				((Ticks)((i 3)))
			)
			(_port
				((clk)(CLK))
				((rst)(RST))
				((dec)(DEC))
				((rdy)(RDY))
			)
		)
	)
	(_inst U04 0 105(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(XIN))
			((DOUT)(EK0))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U05 0 106(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(EK0))
			((DOUT)(EK1))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U06 0 107(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(EK1))
			((DOUT)(EK2))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U07 0 115(_comp CoefficientROM)
		(_port
			((SEL)(SEL))
			((QOUT)(QMUX))
		)
		(_use(_ent . CoefficientROM)
		)
	)
	(_inst U19 0 121(_comp LoadRegister)
		(_gen
			((BusWidth)((i 48)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(ENA))
			((DIN)(RSUM))
			((DOUT)(ACCU))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 48)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U20 0 122(_comp LoadRegister)
		(_gen
			((BusWidth)((i 48)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(EOC))
			((DIN)(ACCU))
			((DOUT)(UNSAT))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 48)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U22 0 124(_comp Saturation)
		(_port
			((DIN)(UNSAT))
			((DOUT)(UOUT))
		)
		(_use(_ent . Saturation)
		)
	)
	(_object
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int STR -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int XIN 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 12(_array -1((_dto i 10 i 0)))))
		(_port(_int UOUT 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 68(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{26~downto~0}~13 0 69(_array -1((_dto i 26 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{47~downto~0}~13 0 76(_array -1((_dto i 47 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77(_array -1((_dto i 10 i 0)))))
		(_sig(_int ENA -1 0 84(_arch(_uni))))
		(_sig(_int EOC -1 0 84(_arch(_uni))))
		(_sig(_int RSS -1 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 85(_array -1((_dto i 1 i 0)))))
		(_sig(_int SEL 6 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 86(_array -1((_dto i 15 i 0)))))
		(_sig(_int EK0 7 0 86(_arch(_uni((_others(i 2)))))))
		(_sig(_int EK1 7 0 86(_arch(_uni((_others(i 2)))))))
		(_sig(_int EK2 7 0 86(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 87(_array -1((_dto i 17 i 0)))))
		(_sig(_int EMUX 8 0 87(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{26~downto~0}~138 0 88(_array -1((_dto i 26 i 0)))))
		(_sig(_int QMUX 9 0 88(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{44~downto~0}~13 0 89(_array -1((_dto i 44 i 0)))))
		(_sig(_int MULT 10 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{47~downto~0}~1310 0 90(_array -1((_dto i 47 i 0)))))
		(_sig(_int EMUL 11 0 90(_arch(_uni))))
		(_sig(_int RSUM 11 0 91(_arch(_uni((_others(i 2)))))))
		(_sig(_int ACCU 11 0 92(_arch(_uni((_others(i 2)))))))
		(_sig(_int UNSAT 11 0 93(_arch(_uni))))
		(_prcs
			(line__109(_arch 0 0 109(_assignment(_trgt(12))(_sens(8)(9)(10)(11)))))
			(line__117(_arch 1 0 117(_assignment(_trgt(14))(_sens(12)(13)))))
			(line__118(_arch 2 0 118(_assignment(_trgt(15))(_sens(14)))))
			(line__119(_arch 3 0 119(_assignment(_trgt(16))(_sens(15)(17)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_SIGNED(2 UNRESOLVED_SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . Structural 7 -1)
)
I 000051 55 2635          1750103537518 Structural
(_unit VHDL(pwm_ent 0 5(structural 0 21))
	(_version vef)
	(_time 1750103537519 2025.06.16 13:52:17)
	(_source(\../src/PWM_ent.vhd\))
	(_parameters tan)
	(_code f3a5a0a2f7a4f3e6a0f4e6a9f7f4f7f4f3f4f4f5a7)
	(_ent
		(_time 1750103537516)
	)
	(_comp
		(TimCirc
			(_object
				(_gen(_int ticks -1 0 36(_ent((i 24)))))
				(_port(_int clk -2 0 39(_ent (_in))))
				(_port(_int rst -2 0 40(_ent (_in))))
				(_port(_int eot -2 0 41(_ent (_out))))
			)
		)
		(FreeRunCounter
			(_object
				(_gen(_int buswidth -1 0 24(_ent((i 3)))))
				(_port(_int inc -2 0 27(_ent (_in))))
				(_port(_int clk -2 0 28(_ent (_in))))
				(_port(_int rst -2 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 30(_array -2((_dto c 3 i 0)))))
				(_port(_int cnt 3 0 30(_ent (_out))))
			)
		)
	)
	(_inst U01 0 49(_comp TimCirc)
		(_gen
			((ticks)(_code 4))
		)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((eot)(SYN))
		)
		(_use(_ent . TimCirc)
			(_gen
				((ticks)(_code 5))
			)
		)
	)
	(_inst U02 0 59(_comp FreeRunCounter)
		(_gen
			((buswidth)(_code 6))
		)
		(_port
			((inc)(SYN))
			((clk)(CLK))
			((rst)(RST))
			((cnt)(CNT_S))
		)
		(_use(_ent . FreeRunCounter)
			(_gen
				((buswidth)(_code 7))
			)
			(_port
				((inc)(inc))
				((clk)(clk))
				((rst)(rst))
				((cnt)(cnt))
			)
		)
	)
	(_object
		(_gen(_int CLK_FREQ -1 0 7 \50000000\ (_ent((i 50000000)))))
		(_gen(_int COUNTER_BITS -1 0 9 \10\ (_ent gms((i 10)))))
		(_gen(_int FREQ -1 0 10 \50\ (_ent((i 50)))))
		(_port(_int CLK -2 0 13(_ent(_in))))
		(_port(_int RST -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~12 0 15(_array -2((_dto c 8 i 0)))))
		(_port(_int DUT 0 0 15(_ent(_in))))
		(_port(_int PWM -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17(_array -2((_dto i 1 i 0)))))
		(_port(_int DEB 1 0 17(_ent(_out))))
		(_cnst(_int TIMER_TICKS -1 0 45(_arch gms(_code 9))))
		(_sig(_int SYN -2 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~13 0 47(_array -2((_dto c 10 i 0)))))
		(_sig(_int CNT_S 2 0 47(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(4(1))))))
			(line__72(_arch 1 0 72(_assignment(_alias((DEB(0))(SYN)))(_trgt(4(0)))(_sens(5)))))
			(COMB_PROC(_arch 2 0 74(_prcs(_simple)(_trgt(3))(_sens(6)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Structural 11 -1)
)
I 000051 55 1173          1750103537582 Behavioral
(_unit VHDL(saturation 0 5(behavioral 0 12))
	(_version vef)
	(_time 1750103537583 2025.06.16 13:52:17)
	(_source(\../src/Saturation.vhd\))
	(_parameters tan)
	(_code 3167663431676126353f236b613635373837673764)
	(_ent
		(_time 1750103537570)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{47~downto~0}~12 0 7(_array -1((_dto i 47 i 0)))))
		(_port(_int DIN 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 8(_array -1((_dto i 10 i 0)))))
		(_port(_int DOUT 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{47~downto~0}~13 0 13(_array -1((_dto i 47 i 0)))))
		(_cnst(_int DMAX 2 0 13(_arch(_string \"000000000000000000000011111111110000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{47~downto~0}~132 0 14(_array -1((_dto i 47 i 0)))))
		(_cnst(_int DMIN 3 0 14(_arch(_string \"111111111111111111111100000000010000000000000000"\))))
		(_prcs
			(COMB_PROC(_arch 0 0 16(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000044 55 1538          1750103546904 sim
(_unit VHDL(toplevel_tb 0 5(sim 0 8))
	(_version vef)
	(_time 1750103546905 2025.06.16 13:52:26)
	(_source(\../src/TopLevel_tb.vhd\))
	(_parameters tan)
	(_code a1f2a4f6f6f7f5b7f0f2b4faf6a7a4a7f2a4f7a6a5)
	(_ent
		(_time 1750103537264)
	)
	(_inst DUT 0 23(_ent . TopLevel)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((Hi_MOSFET)(himos))
			((Lo_MOSFET)(lomos))
			((SHTDWN)(shtdwn))
			((SDA)(sda))
			((SCL)(scl))
			((TX)(tx))
			((ENA)(ena))
		)
	)
	(_object
		(_cnst(_int clk_hz -1 0 10(_arch((i 50000000)))))
		(_cnst(_int \1~sec/clk_hz\ -2 0 0(_int gms(_code 2))))
		(_cnst(_int clk_period -2 0 11(_arch gms(_code 3))))
		(_sig(_int clk -3 0 13(_arch(_uni((i 3))))))
		(_sig(_int rst -3 0 14(_arch(_uni((i 3))))))
		(_sig(_int himos -3 0 15(_arch(_uni((i 2))))))
		(_sig(_int lomos -3 0 15(_arch(_uni((i 2))))))
		(_sig(_int shtdwn -3 0 15(_arch(_uni((i 2))))))
		(_sig(_int sda -3 0 16(_arch(_uni((i 3))))))
		(_sig(_int scl -3 0 16(_arch(_uni((i 3))))))
		(_sig(_int tx -3 0 16(_arch(_uni((i 3))))))
		(_sig(_int ena -3 0 17(_arch(_uni((i 2))))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(0))(_sens(0)))))
			(SEQUENCER_PROC(_arch 1 0 36(_prcs(_wait_for)(_trgt(1)(8)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . sim 5 -1)
)
V 000046 55 2795          1750103587130 logic
(_unit VHDL(i2c_master 0 36(logic 0 54))
	(_version vef)
	(_time 1750103587131 2025.06.16 13:53:07)
	(_source(\../src/i2c_master.vhd\))
	(_parameters tan)
	(_code bcbce0ededebeba9bebdf8e6ecbbbfbbb8bab9bbbe)
	(_ent
		(_time 1750103587127)
	)
	(_object
		(_gen(_int input_clk -1 0 38 \50000000\ (_ent((i 50000000)))))
		(_gen(_int bus_clk -1 0 39 \400000\ (_ent((i 400000)))))
		(_port(_int clk -2 0 41(_ent(_in)(_event))))
		(_port(_int reset_n -2 0 42(_ent(_in)(_event))))
		(_port(_int ena -2 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 44(_array -2((_dto i 6 i 0)))))
		(_port(_int addr 0 0 44(_ent(_in))))
		(_port(_int rw -2 0 45(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -2((_dto i 7 i 0)))))
		(_port(_int data_wr 1 0 46(_ent(_in))))
		(_port(_int busy -2 0 47(_ent(_out))))
		(_port(_int data_rd 1 0 48(_ent(_out))))
		(_port(_int ack_error -2 0 49(_ent(_buffer))))
		(_port(_int sda -2 0 50(_ent(_inout))))
		(_port(_int scl -2 0 51(_ent(_inout))))
		(_cnst(_int divider -1 0 55(_arch gms(_code 5))))
		(_type(_int machine 0 56(_enum1 ready start command slv_ack1 wr rd slv_ack2 mstr_ack stop (_to i 0 i 8))))
		(_sig(_int state 2 0 57(_arch(_uni))))
		(_sig(_int data_clk -2 0 58(_arch(_uni))))
		(_sig(_int data_clk_prev -2 0 59(_arch(_uni))))
		(_sig(_int scl_clk -2 0 60(_arch(_uni))))
		(_sig(_int scl_ena -2 0 61(_arch(_uni((i 2))))))
		(_sig(_int sda_int -2 0 62(_arch(_uni((i 3))))))
		(_sig(_int sda_ena_n -2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64(_array -2((_dto i 7 i 0)))))
		(_sig(_int addr_rw 3 0 64(_arch(_uni))))
		(_sig(_int data_tx 3 0 65(_arch(_uni))))
		(_sig(_int data_rx 3 0 66(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 67(_scalar (_to i 0 i 7))))
		(_sig(_int bit_cnt 4 0 67(_arch(_uni((i 7))))))
		(_sig(_int stretch -2 0 68(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~divider*4~13 0 73(_scalar (_to i 0 c 6))))
		(_var(_int count 5 0 73(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(13)(14)(22))(_sens(0)(1))(_read(12)(22)(10)))))
			(line__108(_arch 1 0 108(_prcs(_trgt(11)(15)(16)(18)(19)(20)(21)(6)(7)(8))(_sens(0)(1)(11)(12)(13)(15)(18)(19)(20)(21)(2)(3)(4)(5)(8)(9))(_dssslsensitivity 2))))
			(line__238(_arch 2 0 238(_assignment(_trgt(17))(_sens(11)(13)(16)))))
			(line__244(_arch 3 0 244(_assignment(_trgt(10))(_sens(14)(15)))))
			(line__245(_arch 4 0 245(_assignment(_trgt(9))(_sens(17)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_split (20)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . logic 7 -1)
)
V 000051 55 4804          1750103598302 Structural
(_unit VHDL(get_ina219 0 5(structural 0 17))
	(_version vef)
	(_time 1750103598303 2025.06.16 13:53:18)
	(_source(\../src/Get_INA219.vhd\))
	(_parameters tan)
	(_code 606f3660653630756535793a646661636263616369)
	(_ent
		(_time 1750103536738)
	)
	(_comp
		(TimCirc
			(_object
				(_gen(_int ticks -2 0 21(_ent((i 1529)))))
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int rst -1 0 25(_ent (_in))))
				(_port(_int eot -1 0 26(_ent (_out))))
			)
		)
		(i2c_master
			(_object
				(_gen(_int input_clk -2 0 42(_ent((i 50000000)))))
				(_gen(_int bus_clk -2 0 43(_ent((i 400000)))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int reset_n -1 0 46(_ent (_in))))
				(_port(_int ena -1 0 47(_ent (_in))))
				(_port(_int addr 1 0 48(_ent (_in))))
				(_port(_int rw -1 0 49(_ent (_in))))
				(_port(_int data_wr 2 0 50(_ent (_in))))
				(_port(_int busy -1 0 51(_ent (_out))))
				(_port(_int data_rd 2 0 52(_ent (_out))))
				(_port(_int ack_error -1 0 53(_ent (_buffer))))
				(_port(_int sda -1 0 54(_ent (_inout))))
				(_port(_int scl -1 0 55(_ent (_inout))))
			)
		)
	)
	(_inst U_TIM 0 82(_comp TimCirc)
		(_gen
			((ticks)((i 500000)))
		)
		(_port
			((clk)(CLK))
			((rst)(ENA))
			((eot)(STR))
		)
		(_use(_ent . TimCirc)
			(_gen
				((ticks)((i 500000)))
			)
		)
	)
	(_inst U_I2C 0 92(_comp i2c_master)
		(_gen
			((input_clk)((i 50000000)))
			((bus_clk)((i 400000)))
		)
		(_port
			((clk)(CLK))
			((reset_n)(RST))
			((ena)(ENA_I2C))
			((addr)(_string \"1000000"\))
			((rw)(RW))
			((data_wr)(data_wr))
			((busy)(BUSY))
			((data_rd)(DATA))
			((ack_error)(ACK_ERR))
			((sda)(SDA))
			((scl)(SCL))
		)
		(_use(_ent . i2c_master)
			(_gen
				((input_clk)((i 50000000)))
				((bus_clk)((i 400000)))
			)
			(_port
				((clk)(clk))
				((reset_n)(reset_n))
				((ena)(ena))
				((addr)(addr))
				((rw)(rw))
				((data_wr)(data_wr))
				((busy)(busy))
				((data_rd)(data_rd))
				((ack_error)(ack_error))
				((sda)(sda))
				((scl)(scl))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int SDA -1 0 9(_ent(_inout))))
		(_port(_int SCL -1 0 10(_ent(_inout))))
		(_port(_int ENA -1 0 11(_ent(_in))))
		(_port(_int DONE -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int DATA_RD 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 48(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_array -1((_dto i 6 i 0)))))
		(_cnst(_int INA219_ADDR 3 0 60(_arch(_string \"1000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 61(_array -1((_dto i 7 i 0)))))
		(_cnst(_int INA219_PWR_REG 4 0 61(_arch(_string \"00000100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 62(_array -1((_dto i 7 i 0)))))
		(_cnst(_int INA219_CALIB 5 0 62(_arch(_string \"00000101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -1((_dto i 15 i 0)))))
		(_cnst(_int INA219_CALIB_VALUE 6 0 63(_arch(_string \"0000010011101101"\))))
		(_sig(_int ED -1 0 66(_arch(_uni((i 2))))))
		(_sig(_int STR -1 0 67(_arch(_uni((i 2))))))
		(_sig(_int BUSY_PREV -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int LAT -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 71(_array -1((_dto i 15 i 0)))))
		(_sig(_int DATA_RD_INT 7 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int ENA_I2C -1 0 73(_arch(_uni((i 2))))))
		(_sig(_int RW -1 0 74(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 75(_array -1((_dto i 7 i 0)))))
		(_sig(_int DATA 8 0 75(_arch(_uni((_others(i 2)))))))
		(_sig(_int data_wr 8 0 76(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSY -1 0 77(_arch(_uni((i 2))))))
		(_sig(_int ACK_ERR -1 0 78(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 112(_scalar (_to i 0 i 7))))
		(_var(_int BUSY_CNT 9 0 112(_prcs 0((i 0)))))
		(_prcs
			(FSM_PROC(_arch 0 0 111(_prcs(_simple)(_trgt(9)(11(d_7_0))(11(d_15_8))(11)(12)(13)(15)(5)(6))(_sens(0)(1))(_read(8)(9)(11)(14)(16)(17)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 1 -1)
)
I 000051 55 4171          1750103607414 Structural
(_unit VHDL(toplevel 0 5(structural 0 19))
	(_version vef)
	(_time 1750103607415 2025.06.16 13:53:27)
	(_source(\../src/TopLevel.vhd\))
	(_parameters tan)
	(_code f5a0a5a5a6a3a1e3a1f0e0aea2f3f0f3a6f2f1f3a3)
	(_ent
		(_time 1750103537207)
	)
	(_comp
		(Get_INA219
			(_object
				(_port(_int CLK -1 0 22(_ent (_in))))
				(_port(_int RST -1 0 23(_ent (_in))))
				(_port(_int SDA -1 0 24(_ent (_inout))))
				(_port(_int SCL -1 0 25(_ent (_inout))))
				(_port(_int ENA -1 0 26(_ent (_in))))
				(_port(_int DONE -1 0 27(_ent (_out))))
				(_port(_int DATA_RD 0 0 28(_ent (_out))))
			)
		)
		(MPPT
			(_object
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int RST -1 0 53(_ent (_in))))
				(_port(_int STR -1 0 54(_ent (_in))))
				(_port(_int DATA_INA 1 0 55(_ent (_in))))
				(_port(_int ERR 1 0 56(_ent (_out))))
				(_port(_int DUT 2 0 57(_ent (_out))))
				(_port(_int PWR 1 0 58(_ent (_out))))
				(_port(_int Hi_MOSFET -1 0 59(_ent (_out))))
				(_port(_int Lo_MOSFET -1 0 60(_ent (_out))))
				(_port(_int SHTDWN -1 0 61(_ent (_out))))
			)
		)
		(UART_TX
			(_object
				(_gen(_int buswidth -2 0 34(_ent((i 8)))))
				(_gen(_int baudrate -2 0 35(_ent((i 115200)))))
				(_gen(_int source_clk -2 0 36(_ent((i 50000000)))))
				(_port(_int clk -1 0 39(_ent (_in))))
				(_port(_int rst -1 0 40(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 41(_array -1((_dto c 0 i 0)))))
				(_port(_int din 5 0 41(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~132 0 42(_array -1((_dto c 1 i 0)))))
				(_port(_int leds 6 0 42(_ent (_out))))
				(_port(_int str -1 0 43(_ent (_in))))
				(_port(_int txd -1 0 44(_ent (_out))))
				(_port(_int deb -1 0 45(_ent (_out))))
				(_port(_int rdy -1 0 46(_ent (_out))))
			)
		)
	)
	(_inst INA219 0 72(_comp Get_INA219)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((SDA)(SDA))
			((SCL)(SCL))
			((ENA)(ENA))
			((DONE)(DONE_INA))
			((DATA_RD)(DATA_RD))
		)
		(_use(_ent . Get_INA219)
		)
	)
	(_inst MPPT_Inst 0 84(_comp MPPT)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((STR)(DONE_INA))
			((DATA_INA)(DATA_RD))
			((ERR)(_open))
			((DUT)(_open))
			((PWR)(_open))
			((Hi_MOSFET)(Hi_MOSFET))
			((Lo_MOSFET)(Lo_MOSFET))
			((SHTDWN)(SHTDWN))
		)
		(_use(_ent . MPPT)
		)
	)
	(_inst UART 0 99(_comp UART_TX)
		(_gen
			((buswidth)((i 8)))
			((baudrate)((i 50000)))
			((source_clk)((i 50000000)))
		)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((din)(DATA_TX))
			((leds)(_open))
			((str)(DONE_INA))
			((txd)(TX))
			((deb)(_open))
			((rdy)(TX_DONE))
		)
		(_use(_ent . UART_TX)
			(_gen
				((buswidth)((i 8)))
				((baudrate)((i 50000)))
				((source_clk)((i 50000000)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((din)(din))
				((leds)(leds))
				((str)(str))
				((txd)(txd))
				((deb)(deb))
				((rdy)(rdy))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int Hi_MOSFET -1 0 9(_ent(_out))))
		(_port(_int Lo_MOSFET -1 0 10(_ent(_out))))
		(_port(_int SHTDWN -1 0 11(_ent(_out))))
		(_port(_int SDA -1 0 12(_ent(_inout))))
		(_port(_int SCL -1 0 13(_ent(_inout))))
		(_port(_int TX -1 0 14(_ent(_out))))
		(_port(_int ENA -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 55(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65(_array -1((_dto i 7 i 0)))))
		(_sig(_int DATA_TX 3 0 65(_arch(_uni))))
		(_sig(_int TX_DONE -1 0 66(_arch(_uni((i 2))))))
		(_sig(_int DONE_INA -1 0 67(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 68(_array -1((_dto i 15 i 0)))))
		(_sig(_int DATA_RD 4 0 68(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 2 -1)
)
I 000044 55 1538          1750103610388 sim
(_unit VHDL(toplevel_tb 0 5(sim 0 8))
	(_version vef)
	(_time 1750103610389 2025.06.16 13:53:30)
	(_source(\../src/TopLevel_tb.vhd\))
	(_parameters tan)
	(_code 9eca93919dc8ca88cfcd8bc5c9989b98cd9bc8999a)
	(_ent
		(_time 1750103537264)
	)
	(_inst DUT 0 23(_ent . TopLevel)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((Hi_MOSFET)(himos))
			((Lo_MOSFET)(lomos))
			((SHTDWN)(shtdwn))
			((SDA)(sda))
			((SCL)(scl))
			((TX)(tx))
			((ENA)(ena))
		)
	)
	(_object
		(_cnst(_int clk_hz -1 0 10(_arch((i 50000000)))))
		(_cnst(_int \1~sec/clk_hz\ -2 0 0(_int gms(_code 2))))
		(_cnst(_int clk_period -2 0 11(_arch gms(_code 3))))
		(_sig(_int clk -3 0 13(_arch(_uni((i 3))))))
		(_sig(_int rst -3 0 14(_arch(_uni((i 3))))))
		(_sig(_int himos -3 0 15(_arch(_uni((i 2))))))
		(_sig(_int lomos -3 0 15(_arch(_uni((i 2))))))
		(_sig(_int shtdwn -3 0 15(_arch(_uni((i 2))))))
		(_sig(_int sda -3 0 16(_arch(_uni((i 3))))))
		(_sig(_int scl -3 0 16(_arch(_uni((i 3))))))
		(_sig(_int tx -3 0 16(_arch(_uni((i 3))))))
		(_sig(_int ena -3 0 17(_arch(_uni((i 2))))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(0))(_sens(0)))))
			(SEQUENCER_PROC(_arch 1 0 36(_prcs(_wait_for)(_trgt(1)(8)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . sim 5 -1)
)
V 000051 55 2635          1750103630984 Structural
(_unit VHDL(pwm_ent 0 5(structural 0 21))
	(_version vef)
	(_time 1750103630985 2025.06.16 13:53:50)
	(_source(\../src/PWM_ent.vhd\))
	(_parameters tan)
	(_code 0f095e085e580f1a5c081a550b080b080f0808095b)
	(_ent
		(_time 1750103537515)
	)
	(_comp
		(TimCirc
			(_object
				(_gen(_int ticks -1 0 36(_ent((i 24)))))
				(_port(_int clk -2 0 39(_ent (_in))))
				(_port(_int rst -2 0 40(_ent (_in))))
				(_port(_int eot -2 0 41(_ent (_out))))
			)
		)
		(FreeRunCounter
			(_object
				(_gen(_int buswidth -1 0 24(_ent((i 3)))))
				(_port(_int inc -2 0 27(_ent (_in))))
				(_port(_int clk -2 0 28(_ent (_in))))
				(_port(_int rst -2 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 30(_array -2((_dto c 3 i 0)))))
				(_port(_int cnt 3 0 30(_ent (_out))))
			)
		)
	)
	(_inst U01 0 49(_comp TimCirc)
		(_gen
			((ticks)(_code 4))
		)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((eot)(SYN))
		)
		(_use(_ent . TimCirc)
			(_gen
				((ticks)(_code 5))
			)
		)
	)
	(_inst U02 0 59(_comp FreeRunCounter)
		(_gen
			((buswidth)(_code 6))
		)
		(_port
			((inc)(SYN))
			((clk)(CLK))
			((rst)(RST))
			((cnt)(CNT_S))
		)
		(_use(_ent . FreeRunCounter)
			(_gen
				((buswidth)(_code 7))
			)
			(_port
				((inc)(inc))
				((clk)(clk))
				((rst)(rst))
				((cnt)(cnt))
			)
		)
	)
	(_object
		(_gen(_int CLK_FREQ -1 0 7 \50000000\ (_ent((i 50000000)))))
		(_gen(_int COUNTER_BITS -1 0 9 \10\ (_ent gms((i 10)))))
		(_gen(_int FREQ -1 0 10 \50\ (_ent((i 50)))))
		(_port(_int CLK -2 0 13(_ent(_in))))
		(_port(_int RST -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~12 0 15(_array -2((_dto c 8 i 0)))))
		(_port(_int DUT 0 0 15(_ent(_in))))
		(_port(_int PWM -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17(_array -2((_dto i 1 i 0)))))
		(_port(_int DEB 1 0 17(_ent(_out))))
		(_cnst(_int TIMER_TICKS -1 0 45(_arch gms(_code 9))))
		(_sig(_int SYN -2 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~13 0 47(_array -2((_dto c 10 i 0)))))
		(_sig(_int CNT_S 2 0 47(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(4(1))))))
			(line__72(_arch 1 0 72(_assignment(_alias((DEB(0))(SYN)))(_trgt(4(0)))(_sens(5)))))
			(COMB_PROC(_arch 2 0 74(_prcs(_simple)(_trgt(3))(_sens(6)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Structural 11 -1)
)
V 000051 55 3682          1750103651773 Structural
(_unit VHDL(pwm_comp_deadtime 0 5(structural 0 21))
	(_version vef)
	(_time 1750103651774 2025.06.16 13:54:11)
	(_source(\../src/PWM_Comp_deadtime.vhd\))
	(_parameters tan)
	(_code 3d3c6f396e6a3d286d3b2e673a3b693a3d386b3b39)
	(_ent
		(_time 1750103536988)
	)
	(_comp
		(PWM_ent
			(_object
				(_gen(_int CLK_FREQ -1 0 37(_ent((i 50000000)))))
				(_gen(_int COUNTER_BITS -1 0 39(_ent((i 10)))))
				(_gen(_int FREQ -1 0 40(_ent((i 50)))))
				(_port(_int CLK -2 0 43(_ent (_in))))
				(_port(_int RST -2 0 44(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{COUNTER_BITS-1~downto~0}~13 0 45(_array -2((_dto c 2 i 0)))))
				(_port(_int DUT 2 0 45(_ent (_in))))
				(_port(_int PWM -2 0 46(_ent (_out))))
				(_port(_int DEB 1 0 47(_ent (_out))))
			)
		)
		(Dead_time_gen
			(_object
				(_gen(_int num_dff -1 0 24(_ent((i 4)))))
				(_port(_int XIN -2 0 27(_ent (_in))))
				(_port(_int CLK -2 0 28(_ent (_in))))
				(_port(_int RST -2 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{num_dff-1~downto~0}~13 0 30(_array -2((_dto c 3 i 0)))))
				(_port(_int Qp_deb 2 0 30(_ent (_out))))
				(_port(_int XOUT -2 0 31(_ent (_out))))
			)
		)
	)
	(_inst U01 0 56(_comp PWM_ent)
		(_gen
			((CLK_FREQ)((i 50000000)))
			((COUNTER_BITS)(_code 4))
			((FREQ)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((DUT)(DUT))
			((PWM)(PWM_Norm))
			((DEB)(_open))
		)
		(_use(_ent . PWM_ent)
			(_gen
				((CLK_FREQ)((i 50000000)))
				((COUNTER_BITS)(_code 6))
				((FREQ)(_code 7))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((DUT)(DUT))
				((PWM)(PWM))
				((DEB)(DEB))
			)
		)
	)
	(_inst U02 0 73(_comp Dead_time_gen)
		(_gen
			((num_dff)(_code 8))
		)
		(_port
			((XIN)(N_PWM))
			((CLK)(CLK))
			((RST)(RST))
			((Qp_deb)(_open))
			((XOUT)(PWM_Comp))
		)
		(_use(_ent . Dead_time_gen)
			(_gen
				((num_dff)(_code 9))
			)
			(_port
				((XIN)(XIN))
				((CLK)(CLK))
				((RST)(RST))
				((Qp_deb)(Qp_deb))
				((XOUT)(XOUT))
			)
		)
	)
	(_inst U03 0 85(_comp Dead_time_gen)
		(_gen
			((num_dff)(_code 10))
		)
		(_port
			((XIN)(PWM_Norm))
			((CLK)(CLK))
			((RST)(RST))
			((Qp_deb)(_open))
			((XOUT)(PWM_S))
		)
		(_use(_ent . Dead_time_gen)
			(_gen
				((num_dff)(_code 11))
			)
			(_port
				((XIN)(XIN))
				((CLK)(CLK))
				((RST)(RST))
				((Qp_deb)(Qp_deb))
				((XOUT)(XOUT))
			)
		)
	)
	(_object
		(_gen(_int bits -1 0 7 \10\ (_ent gms((i 10)))))
		(_gen(_int deadtime -1 0 8 \100\ (_ent((i 100)))))
		(_gen(_int freq -1 0 9 \50000\ (_ent((i 50000)))))
		(_port(_int CLK -2 0 12(_ent(_in))))
		(_port(_int RST -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{bits-1~downto~0}~12 0 14(_array -2((_dto c 12 i 0)))))
		(_port(_int DUT 0 0 14(_ent(_in))))
		(_port(_int PWM -2 0 15(_ent(_out))))
		(_port(_int PWM_comp -2 0 16(_ent(_out))))
		(_port(_int DEB -2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -2((_dto i 1 i 0)))))
		(_cnst(_int deadtime_2_dff -1 0 51(_arch gms(_code 13))))
		(_sig(_int N_PWM -2 0 52(_arch(_uni((i 2))))))
		(_sig(_int PWM_S -2 0 53(_arch(_uni((i 2))))))
		(_sig(_int PWM_Norm -2 0 54(_arch(_uni((i 2))))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_alias((PWM)(PWM_S)))(_simpleassign BUF)(_trgt(3))(_sens(7)))))
			(line__71(_arch 1 0 71(_assignment(_alias((N_PWM)(PWM_Norm)))(_simpleassign "not")(_trgt(6))(_sens(8)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Structural 14 -1)
)
I 000051 55 7546          1750103663866 Structural
(_unit VHDL(pid 0 6(structural 0 16))
	(_version vef)
	(_time 1750103663867 2025.06.16 13:54:23)
	(_source(\../src/PID.vhd\))
	(_parameters tan)
	(_code 7a742b7b222d2a6d7d2863202f7d7a7c737c7e7d7a)
	(_ent
		(_time 1750103537480)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int RST -1 0 20(_ent (_in))))
				(_port(_int CLK -1 0 21(_ent (_in))))
				(_port(_int SET -1 0 22(_ent (_in))))
				(_port(_int CLR -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FreeRunCounter
			(_object
				(_gen(_int buswidth -2 0 43(_ent((i 8)))))
				(_port(_int RST -1 0 46(_ent (_in))))
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int INC -1 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 49(_array -1((_dto c 4 i 0)))))
				(_port(_int CNT 12 0 49(_ent (_out))))
			)
		)
		(CountDown
			(_object
				(_gen(_int Ticks -2 0 31(_ent((i 10)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int DEC -1 0 36(_ent (_in))))
				(_port(_int RDY -1 0 37(_ent (_out))))
			)
		)
		(LoadRegister
			(_object
				(_gen(_int BusWidth -2 0 55(_ent((i 7)))))
				(_port(_int RST -1 0 58(_ent (_in))))
				(_port(_int CLK -1 0 59(_ent (_in))))
				(_port(_int LDR -1 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 61(_array -1((_dto c 5 i 0)))))
				(_port(_int DIN 12 0 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~134 0 62(_array -1((_dto c 6 i 0)))))
				(_port(_int DOUT 13 0 62(_ent (_out))))
			)
		)
		(CoefficientROM
			(_object
				(_port(_int SEL 2 0 68(_ent (_in))))
				(_port(_int QOUT 3 0 69(_ent (_out))))
			)
		)
		(Saturation
			(_object
				(_port(_int DIN 4 0 76(_ent (_in))))
				(_port(_int DOUT 5 0 77(_ent (_out))))
			)
		)
	)
	(_inst U01 0 99(_comp LatchSR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((SET)(STR))
			((CLR)(EOC))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR)
		)
	)
	(_inst U02 0 101(_comp FreeRunCounter)
		(_gen
			((buswidth)((i 2)))
		)
		(_port
			((RST)(ENA))
			((CLK)(CLK))
			((INC)((i 3)))
			((CNT)(SEL))
		)
		(_use(_ent . FreeRunCounter)
			(_gen
				((buswidth)((i 2)))
			)
			(_port
				((inc)(INC))
				((clk)(CLK))
				((rst)(RST))
				((cnt)(CNT))
			)
		)
	)
	(_inst U03 0 103(_comp CountDown)
		(_gen
			((Ticks)((i 3)))
		)
		(_port
			((CLK)(CLK))
			((RST)(ENA))
			((DEC)((i 3)))
			((RDY)(EOC))
		)
		(_use(_ent . CountDown)
			(_gen
				((Ticks)((i 3)))
			)
			(_port
				((clk)(CLK))
				((rst)(RST))
				((dec)(DEC))
				((rdy)(RDY))
			)
		)
	)
	(_inst U04 0 105(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(XIN))
			((DOUT)(EK0))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U05 0 106(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(EK0))
			((DOUT)(EK1))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U06 0 107(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(EK1))
			((DOUT)(EK2))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U07 0 115(_comp CoefficientROM)
		(_port
			((SEL)(SEL))
			((QOUT)(QMUX))
		)
		(_use(_ent . CoefficientROM)
		)
	)
	(_inst U19 0 121(_comp LoadRegister)
		(_gen
			((BusWidth)((i 48)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(ENA))
			((DIN)(RSUM))
			((DOUT)(ACCU))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 48)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U20 0 122(_comp LoadRegister)
		(_gen
			((BusWidth)((i 48)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(EOC))
			((DIN)(ACCU))
			((DOUT)(UNSAT))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 48)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U22 0 124(_comp Saturation)
		(_port
			((DIN)(UNSAT))
			((DOUT)(UOUT))
		)
		(_use(_ent . Saturation)
		)
	)
	(_object
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int STR -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int XIN 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 12(_array -1((_dto i 10 i 0)))))
		(_port(_int UOUT 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 68(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{26~downto~0}~13 0 69(_array -1((_dto i 26 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{47~downto~0}~13 0 76(_array -1((_dto i 47 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77(_array -1((_dto i 10 i 0)))))
		(_sig(_int ENA -1 0 84(_arch(_uni))))
		(_sig(_int EOC -1 0 84(_arch(_uni))))
		(_sig(_int RSS -1 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 85(_array -1((_dto i 1 i 0)))))
		(_sig(_int SEL 6 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 86(_array -1((_dto i 15 i 0)))))
		(_sig(_int EK0 7 0 86(_arch(_uni((_others(i 2)))))))
		(_sig(_int EK1 7 0 86(_arch(_uni((_others(i 2)))))))
		(_sig(_int EK2 7 0 86(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 87(_array -1((_dto i 17 i 0)))))
		(_sig(_int EMUX 8 0 87(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{26~downto~0}~138 0 88(_array -1((_dto i 26 i 0)))))
		(_sig(_int QMUX 9 0 88(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{44~downto~0}~13 0 89(_array -1((_dto i 44 i 0)))))
		(_sig(_int MULT 10 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{47~downto~0}~1310 0 90(_array -1((_dto i 47 i 0)))))
		(_sig(_int EMUL 11 0 90(_arch(_uni))))
		(_sig(_int RSUM 11 0 91(_arch(_uni((_others(i 2)))))))
		(_sig(_int ACCU 11 0 92(_arch(_uni((_others(i 2)))))))
		(_sig(_int UNSAT 11 0 93(_arch(_uni))))
		(_prcs
			(line__109(_arch 0 0 109(_assignment(_trgt(12))(_sens(8)(9)(10)(11)))))
			(line__117(_arch 1 0 117(_assignment(_trgt(14))(_sens(12)(13)))))
			(line__118(_arch 2 0 118(_assignment(_trgt(15))(_sens(14)))))
			(line__119(_arch 3 0 119(_assignment(_trgt(16))(_sens(15)(17)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_SIGNED(2 UNRESOLVED_SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . Structural 7 -1)
)
I 000051 55 5638          1750103668026 Structural
(_unit VHDL(mppt 0 5(structural 0 20))
	(_version vef)
	(_time 1750103668027 2025.06.16 13:54:28)
	(_source(\../src/MPPT.vhd\))
	(_parameters tan)
	(_code c691c392c09092d1cb91829d97c1c6c1c2c092c1c6)
	(_ent
		(_time 1750103537419)
	)
	(_comp
		(LoadRegister
			(_object
				(_gen(_int BusWidth -2 0 24(_ent((i 16)))))
				(_port(_int RST -1 0 27(_ent (_in))))
				(_port(_int CLK -1 0 28(_ent (_in))))
				(_port(_int LDR -1 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~13 0 30(_array -1((_dto c 4 i 0)))))
				(_port(_int DIN 9 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 31(_array -1((_dto c 5 i 0)))))
				(_port(_int DOUT 10 0 31(_ent (_out))))
			)
		)
		(PID
			(_object
				(_port(_int RST -1 0 37(_ent (_in))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int STR -1 0 39(_ent (_in))))
				(_port(_int XIN 2 0 40(_ent (_in))))
				(_port(_int UOUT 3 0 41(_ent (_out))))
			)
		)
		(PWM_Comp_deadtime
			(_object
				(_gen(_int bits -2 0 47(_ent((i 10)))))
				(_gen(_int deadtime -2 0 48(_ent((i 100)))))
				(_gen(_int freq -2 0 49(_ent((i 50000)))))
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int RST -1 0 53(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{bits-1~downto~0}~13 0 54(_array -1((_dto c 6 i 0)))))
				(_port(_int DUT 9 0 54(_ent (_in))))
				(_port(_int PWM -1 0 55(_ent (_out))))
				(_port(_int PWM_comp -1 0 56(_ent (_out))))
				(_port(_int DEB -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst LDR_1 0 76(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(DATA_INA))
			((DOUT)(DATA_BUFFER))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst LDR_2 0 88(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(DATA_BUFFER))
			((DOUT)(DATA_BUFFER_LAST))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U_PID 0 130(_comp PID)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STR)(STR_PID))
			((XIN)(ERR_BUFFER))
			((UOUT)(DUT_INC))
		)
		(_use(_ent . PID)
		)
	)
	(_inst U_PWM 0 139(_comp PWM_Comp_deadtime)
		(_gen
			((bits)((i 12)))
			((deadtime)((i 100)))
			((freq)((i 25000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((DUT)(DUTY_PWM))
			((PWM)(Hi_MOSFET))
			((PWM_comp)(Lo_MOSFET))
			((DEB)(_open))
		)
		(_use(_ent . PWM_Comp_deadtime)
			(_gen
				((bits)((i 12)))
				((deadtime)((i 100)))
				((freq)((i 25000)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((DUT)(DUT))
				((PWM)(PWM))
				((PWM_comp)(PWM_comp))
				((DEB)(DEB))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int STR -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int DATA_INA 0 0 10(_ent(_in))))
		(_port(_int ERR 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int DUT 1 0 12(_ent(_out))))
		(_port(_int PWR 0 0 13(_ent(_out))))
		(_port(_int Hi_MOSFET -1 0 14(_ent(_out))))
		(_port(_int Lo_MOSFET -1 0 15(_ent(_out))))
		(_port(_int SHTDWN -1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 41(_array -1((_dto i 10 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 61(_array -1((_dto i 11 i 0)))))
		(_cnst(_int MAX_CYCLE 4 0 61(_arch(_string \"011111111110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_int DATA_BUFFER 5 0 63(_arch(_uni((_others(i 2)))))))
		(_sig(_int DATA_BUFFER_LAST 5 0 64(_arch(_uni((_others(i 2)))))))
		(_sig(_int ERR_BUFFER 5 0 65(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~136 0 66(_array -1((_dto i 10 i 0)))))
		(_sig(_int DUT_INC 6 0 66(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 67(_array -1((_dto i 11 i 0)))))
		(_sig(_int DUTY_PWM 7 0 67(_arch(_uni))))
		(_sig(_int STR_PREV -1 0 68(_arch(_uni((i 2))))))
		(_sig(_int STR_PID -1 0 69(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 102(_array -1((_dto i 15 i 0)))))
		(_var(_int TEMP_ERR 8 0 102(_prcs 2((_others(i 2))))))
		(_prcs
			(line__72(_arch 0 0 72(_assignment(_alias((PWR)(DATA_INA)))(_trgt(6))(_sens(3)))))
			(line__73(_arch 1 0 73(_assignment(_alias((SHTDWN)(_string \"1"\)))(_trgt(9)))))
			(ERR_PROC(_arch 2 0 101(_prcs(_simple)(_trgt(12)(14)(15)(16)(4))(_sens(0)(1))(_read(10)(11)(12)(13)(14)(15)(2)))))
			(line__128(_arch 3 0 128(_assignment(_alias((DUT)(DUTY_PWM)))(_trgt(5))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 7 -1)
)
I 000051 55 5780          1750104465168 Structural
(_unit VHDL(mppt 0 5(structural 0 20))
	(_version vef)
	(_time 1750104465169 2025.06.16 14:07:45)
	(_source(\../src/MPPT.vhd\))
	(_parameters tan)
	(_code 9bc9cb95c9cdcf8cce9bdfc0ca9c9b9c9f9dcf9c9b)
	(_ent
		(_time 1750103537419)
	)
	(_comp
		(LoadRegister
			(_object
				(_gen(_int BusWidth -2 0 24(_ent((i 16)))))
				(_port(_int RST -1 0 27(_ent (_in))))
				(_port(_int CLK -1 0 28(_ent (_in))))
				(_port(_int LDR -1 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~13 0 30(_array -1((_dto c 4 i 0)))))
				(_port(_int DIN 9 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 31(_array -1((_dto c 5 i 0)))))
				(_port(_int DOUT 10 0 31(_ent (_out))))
			)
		)
		(PID
			(_object
				(_port(_int RST -1 0 37(_ent (_in))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int STR -1 0 39(_ent (_in))))
				(_port(_int XIN 2 0 40(_ent (_in))))
				(_port(_int UOUT 3 0 41(_ent (_out))))
			)
		)
		(PWM_Comp_deadtime
			(_object
				(_gen(_int bits -2 0 47(_ent((i 10)))))
				(_gen(_int deadtime -2 0 48(_ent((i 100)))))
				(_gen(_int freq -2 0 49(_ent((i 50000)))))
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int RST -1 0 53(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{bits-1~downto~0}~13 0 54(_array -1((_dto c 6 i 0)))))
				(_port(_int DUT 9 0 54(_ent (_in))))
				(_port(_int PWM -1 0 55(_ent (_out))))
				(_port(_int PWM_comp -1 0 56(_ent (_out))))
				(_port(_int DEB -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst LDR_1 0 77(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(DATA_INA))
			((DOUT)(DATA_BUFFER))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst LDR_2 0 89(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(DATA_BUFFER))
			((DOUT)(DATA_BUFFER_LAST))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U_PID 0 142(_comp PID)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STR)(STR_PID))
			((XIN)(ERR_BUFFER))
			((UOUT)(DUT_INC))
		)
		(_use(_ent . PID)
		)
	)
	(_inst U_PWM 0 151(_comp PWM_Comp_deadtime)
		(_gen
			((bits)((i 12)))
			((deadtime)((i 100)))
			((freq)((i 25000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((DUT)(DUTY_PWM))
			((PWM)(Hi_MOSFET))
			((PWM_comp)(Lo_MOSFET))
			((DEB)(_open))
		)
		(_use(_ent . PWM_Comp_deadtime)
			(_gen
				((bits)((i 12)))
				((deadtime)((i 100)))
				((freq)((i 25000)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((DUT)(DUT))
				((PWM)(PWM))
				((PWM_comp)(PWM_comp))
				((DEB)(DEB))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int STR -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int DATA_INA 0 0 10(_ent(_in))))
		(_port(_int ERR 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int DUT 1 0 12(_ent(_out))))
		(_port(_int PWR 0 0 13(_ent(_out))))
		(_port(_int Hi_MOSFET -1 0 14(_ent(_out))))
		(_port(_int Lo_MOSFET -1 0 15(_ent(_out))))
		(_port(_int SHTDWN -1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 41(_array -1((_dto i 10 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 61(_array -1((_dto i 11 i 0)))))
		(_cnst(_int MAX_CYCLE 4 0 61(_arch(_string \"011111111110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_int DATA_BUFFER 5 0 63(_arch(_uni((_others(i 2)))))))
		(_sig(_int DATA_BUFFER_LAST 5 0 64(_arch(_uni((_others(i 2)))))))
		(_sig(_int ERR_BUFFER 5 0 65(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~136 0 66(_array -1((_dto i 10 i 0)))))
		(_sig(_int DUT_INC 6 0 66(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 67(_array -1((_dto i 11 i 0)))))
		(_sig(_int DUTY_PWM 7 0 67(_arch(_uni((_others(i 2)))))))
		(_sig(_int STR_PREV -1 0 68(_arch(_uni((i 2))))))
		(_sig(_int STR_PID -1 0 69(_arch(_uni))))
		(_sig(_int FIRST_RUN -1 0 70(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 103(_array -1((_dto i 15 i 0)))))
		(_var(_int TEMP_ERR 8 0 103(_prcs 2((_others(i 2))))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((PWR)(DATA_INA)))(_trgt(6))(_sens(3)))))
			(line__74(_arch 1 0 74(_assignment(_alias((SHTDWN)(_string \"1"\)))(_trgt(9)))))
			(ERR_PROC(_arch 2 0 102(_prcs(_simple)(_trgt(12)(14)(15)(16)(17)(4))(_sens(0)(1))(_read(10)(11)(12)(13)(14)(15)(17)(2)))))
			(line__140(_arch 3 0 140(_assignment(_alias((DUT)(DUTY_PWM)))(_trgt(5))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018)
		(50529026 50529027 50529027)
	)
	(_model . Structural 7 -1)
)
V 000051 55 4171          1750104475110 Structural
(_unit VHDL(toplevel 0 5(structural 0 19))
	(_version vef)
	(_time 1750104475111 2025.06.16 14:07:55)
	(_source(\../src/TopLevel.vhd\))
	(_parameters tan)
	(_code 6c3d3a6c693a387a386979373b6a696a3f6b686a3a)
	(_ent
		(_time 1750103537207)
	)
	(_comp
		(Get_INA219
			(_object
				(_port(_int CLK -1 0 22(_ent (_in))))
				(_port(_int RST -1 0 23(_ent (_in))))
				(_port(_int SDA -1 0 24(_ent (_inout))))
				(_port(_int SCL -1 0 25(_ent (_inout))))
				(_port(_int ENA -1 0 26(_ent (_in))))
				(_port(_int DONE -1 0 27(_ent (_out))))
				(_port(_int DATA_RD 0 0 28(_ent (_out))))
			)
		)
		(MPPT
			(_object
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int RST -1 0 53(_ent (_in))))
				(_port(_int STR -1 0 54(_ent (_in))))
				(_port(_int DATA_INA 1 0 55(_ent (_in))))
				(_port(_int ERR 1 0 56(_ent (_out))))
				(_port(_int DUT 2 0 57(_ent (_out))))
				(_port(_int PWR 1 0 58(_ent (_out))))
				(_port(_int Hi_MOSFET -1 0 59(_ent (_out))))
				(_port(_int Lo_MOSFET -1 0 60(_ent (_out))))
				(_port(_int SHTDWN -1 0 61(_ent (_out))))
			)
		)
		(UART_TX
			(_object
				(_gen(_int buswidth -2 0 34(_ent((i 8)))))
				(_gen(_int baudrate -2 0 35(_ent((i 115200)))))
				(_gen(_int source_clk -2 0 36(_ent((i 50000000)))))
				(_port(_int clk -1 0 39(_ent (_in))))
				(_port(_int rst -1 0 40(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 41(_array -1((_dto c 0 i 0)))))
				(_port(_int din 5 0 41(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~132 0 42(_array -1((_dto c 1 i 0)))))
				(_port(_int leds 6 0 42(_ent (_out))))
				(_port(_int str -1 0 43(_ent (_in))))
				(_port(_int txd -1 0 44(_ent (_out))))
				(_port(_int deb -1 0 45(_ent (_out))))
				(_port(_int rdy -1 0 46(_ent (_out))))
			)
		)
	)
	(_inst INA219 0 72(_comp Get_INA219)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((SDA)(SDA))
			((SCL)(SCL))
			((ENA)(ENA))
			((DONE)(DONE_INA))
			((DATA_RD)(DATA_RD))
		)
		(_use(_ent . Get_INA219)
		)
	)
	(_inst MPPT_Inst 0 84(_comp MPPT)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((STR)(DONE_INA))
			((DATA_INA)(DATA_RD))
			((ERR)(_open))
			((DUT)(_open))
			((PWR)(_open))
			((Hi_MOSFET)(Hi_MOSFET))
			((Lo_MOSFET)(Lo_MOSFET))
			((SHTDWN)(SHTDWN))
		)
		(_use(_ent . MPPT)
		)
	)
	(_inst UART 0 99(_comp UART_TX)
		(_gen
			((buswidth)((i 8)))
			((baudrate)((i 50000)))
			((source_clk)((i 50000000)))
		)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((din)(DATA_TX))
			((leds)(_open))
			((str)(DONE_INA))
			((txd)(TX))
			((deb)(_open))
			((rdy)(TX_DONE))
		)
		(_use(_ent . UART_TX)
			(_gen
				((buswidth)((i 8)))
				((baudrate)((i 50000)))
				((source_clk)((i 50000000)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((din)(din))
				((leds)(leds))
				((str)(str))
				((txd)(txd))
				((deb)(deb))
				((rdy)(rdy))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int Hi_MOSFET -1 0 9(_ent(_out))))
		(_port(_int Lo_MOSFET -1 0 10(_ent(_out))))
		(_port(_int SHTDWN -1 0 11(_ent(_out))))
		(_port(_int SDA -1 0 12(_ent(_inout))))
		(_port(_int SCL -1 0 13(_ent(_inout))))
		(_port(_int TX -1 0 14(_ent(_out))))
		(_port(_int ENA -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 55(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 57(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65(_array -1((_dto i 7 i 0)))))
		(_sig(_int DATA_TX 3 0 65(_arch(_uni))))
		(_sig(_int TX_DONE -1 0 66(_arch(_uni((i 2))))))
		(_sig(_int DONE_INA -1 0 67(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 68(_array -1((_dto i 15 i 0)))))
		(_sig(_int DATA_RD 4 0 68(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 2 -1)
)
V 000044 55 1538          1750104482186 sim
(_unit VHDL(toplevel_tb 0 5(sim 0 8))
	(_version vef)
	(_time 1750104482187 2025.06.16 14:08:02)
	(_source(\../src/TopLevel_tb.vhd\))
	(_parameters tan)
	(_code 131510144645470542400648441516154016451417)
	(_ent
		(_time 1750103537264)
	)
	(_inst DUT 0 23(_ent . TopLevel)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((Hi_MOSFET)(himos))
			((Lo_MOSFET)(lomos))
			((SHTDWN)(shtdwn))
			((SDA)(sda))
			((SCL)(scl))
			((TX)(tx))
			((ENA)(ena))
		)
	)
	(_object
		(_cnst(_int clk_hz -1 0 10(_arch((i 50000000)))))
		(_cnst(_int \1~sec/clk_hz\ -2 0 0(_int gms(_code 2))))
		(_cnst(_int clk_period -2 0 11(_arch gms(_code 3))))
		(_sig(_int clk -3 0 13(_arch(_uni((i 3))))))
		(_sig(_int rst -3 0 14(_arch(_uni((i 3))))))
		(_sig(_int himos -3 0 15(_arch(_uni((i 2))))))
		(_sig(_int lomos -3 0 15(_arch(_uni((i 2))))))
		(_sig(_int shtdwn -3 0 15(_arch(_uni((i 2))))))
		(_sig(_int sda -3 0 16(_arch(_uni((i 3))))))
		(_sig(_int scl -3 0 16(_arch(_uni((i 3))))))
		(_sig(_int tx -3 0 16(_arch(_uni((i 3))))))
		(_sig(_int ena -3 0 17(_arch(_uni((i 2))))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(0))(_sens(0)))))
			(SEQUENCER_PROC(_arch 1 0 36(_prcs(_wait_for)(_trgt(1)(8)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . sim 5 -1)
)
I 000044 55 2051          1750105590053 sim
(_unit VHDL(mppt_tb 0 5(sim 0 8))
	(_version vef)
	(_time 1750105590054 2025.06.16 14:26:30)
	(_source(\../src/MPPT_tb.vhd\))
	(_parameters tan)
	(_code a6f6a7f0a0f0f2b1a1f5e0fdf3a0a4a0f2a1a6a1a6)
	(_ent
		(_time 1750105553871)
	)
	(_inst DUT 0 28(_ent . MPPT)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((STR)(clk_fs))
			((DATA_INA)(DATA_RD))
			((ERR)(_open))
			((DUT)(_open))
			((PWR)(_open))
			((Hi_MOSFET)(hi_mos))
			((Lo_MOSFET)(lo_mos))
			((SHTDWN)(shtdwn))
		)
	)
	(_object
		(_cnst(_int clk_hz -1 0 10(_arch((i 50000000)))))
		(_cnst(_int \1~sec/clk_hz\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int clk_period -2 0 11(_arch gms(_code 5))))
		(_cnst(_int clk_fs_hz -1 0 13(_arch((i 10000)))))
		(_cnst(_int \1~sec/clk_fs_hz\ -2 0 0(_int gms(_code 6))))
		(_cnst(_int clk_fs_period -2 0 14(_arch gms(_code 7))))
		(_sig(_int clk -3 0 17(_arch(_uni((i 3))))))
		(_sig(_int rst -3 0 18(_arch(_uni((i 3))))))
		(_sig(_int clk_fs -3 0 19(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -3((_dto i 15 i 0)))))
		(_sig(_int DATA_RD 0 0 20(_arch(_uni((_others(i 2)))))))
		(_sig(_int hi_mos -3 0 21(_arch(_uni((i 2))))))
		(_sig(_int lo_mos -3 0 22(_arch(_uni((i 2))))))
		(_sig(_int shtdwn -3 0 23(_arch(_uni((i 2))))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 8))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(0))(_sens(0)))))
			(CLK_FS_PRO(_arch 1 0 42(_prcs(_wait_for)(_trgt(2)))))
			(SEQUENCER_PROC(_arch 2 0 50(_prcs(_wait_for)(_trgt(1)))))
			(DATA_RD_PROC(_arch 3 0 58(_prcs(_wait_for)(_trgt(3))(_read(3)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . sim 9 -1)
)
I 000051 55 5780          1750105711462 Structural
(_unit VHDL(mppt 0 5(structural 0 20))
	(_version vef)
	(_time 1750105711463 2025.06.16 14:28:31)
	(_source(\../src/MPPT.vhd\))
	(_parameters tan)
	(_code e4b6b8b6e0b2b0f3b1e4a0bfb5e3e4e3e0e2b0e3e4)
	(_ent
		(_time 1750103537419)
	)
	(_comp
		(LoadRegister
			(_object
				(_gen(_int BusWidth -2 0 24(_ent((i 16)))))
				(_port(_int RST -1 0 27(_ent (_in))))
				(_port(_int CLK -1 0 28(_ent (_in))))
				(_port(_int LDR -1 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~13 0 30(_array -1((_dto c 4 i 0)))))
				(_port(_int DIN 9 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 31(_array -1((_dto c 5 i 0)))))
				(_port(_int DOUT 10 0 31(_ent (_out))))
			)
		)
		(PID
			(_object
				(_port(_int RST -1 0 37(_ent (_in))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int STR -1 0 39(_ent (_in))))
				(_port(_int XIN 2 0 40(_ent (_in))))
				(_port(_int UOUT 3 0 41(_ent (_out))))
			)
		)
		(PWM_Comp_deadtime
			(_object
				(_gen(_int bits -2 0 47(_ent((i 10)))))
				(_gen(_int deadtime -2 0 48(_ent((i 100)))))
				(_gen(_int freq -2 0 49(_ent((i 50000)))))
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int RST -1 0 53(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{bits-1~downto~0}~13 0 54(_array -1((_dto c 6 i 0)))))
				(_port(_int DUT 9 0 54(_ent (_in))))
				(_port(_int PWM -1 0 55(_ent (_out))))
				(_port(_int PWM_comp -1 0 56(_ent (_out))))
				(_port(_int DEB -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst LDR_1 0 77(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(DATA_INA))
			((DOUT)(DATA_BUFFER))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst LDR_2 0 89(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(DATA_BUFFER))
			((DOUT)(DATA_BUFFER_LAST))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U_PID 0 142(_comp PID)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STR)(STR_PID))
			((XIN)(ERR_BUFFER))
			((UOUT)(DUT_INC))
		)
		(_use(_ent . PID)
		)
	)
	(_inst U_PWM 0 151(_comp PWM_Comp_deadtime)
		(_gen
			((bits)((i 12)))
			((deadtime)((i 100)))
			((freq)((i 25000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((DUT)(DUTY_PWM))
			((PWM)(Hi_MOSFET))
			((PWM_comp)(Lo_MOSFET))
			((DEB)(_open))
		)
		(_use(_ent . PWM_Comp_deadtime)
			(_gen
				((bits)((i 12)))
				((deadtime)((i 100)))
				((freq)((i 25000)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((DUT)(DUT))
				((PWM)(PWM))
				((PWM_comp)(PWM_comp))
				((DEB)(DEB))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int STR -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int DATA_INA 0 0 10(_ent(_in))))
		(_port(_int ERR 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int DUT 1 0 12(_ent(_out))))
		(_port(_int PWR 0 0 13(_ent(_out))))
		(_port(_int Hi_MOSFET -1 0 14(_ent(_out))))
		(_port(_int Lo_MOSFET -1 0 15(_ent(_out))))
		(_port(_int SHTDWN -1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 41(_array -1((_dto i 10 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 61(_array -1((_dto i 11 i 0)))))
		(_cnst(_int MAX_CYCLE 4 0 61(_arch(_string \"011111111110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_int DATA_BUFFER 5 0 63(_arch(_uni((_others(i 2)))))))
		(_sig(_int DATA_BUFFER_LAST 5 0 64(_arch(_uni((_others(i 2)))))))
		(_sig(_int ERR_BUFFER 5 0 65(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~136 0 66(_array -1((_dto i 10 i 0)))))
		(_sig(_int DUT_INC 6 0 66(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 67(_array -1((_dto i 11 i 0)))))
		(_sig(_int DUTY_PWM 7 0 67(_arch(_uni((_others(i 2)))))))
		(_sig(_int STR_PREV -1 0 68(_arch(_uni((i 2))))))
		(_sig(_int STR_PID -1 0 69(_arch(_uni))))
		(_sig(_int FIRST_RUN -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 103(_array -1((_dto i 15 i 0)))))
		(_var(_int TEMP_ERR 8 0 103(_prcs 2((_others(i 2))))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((PWR)(DATA_INA)))(_trgt(6))(_sens(3)))))
			(line__74(_arch 1 0 74(_assignment(_alias((SHTDWN)(_string \"1"\)))(_trgt(9)))))
			(ERR_PROC(_arch 2 0 102(_prcs(_simple)(_trgt(12)(14)(15)(16)(17)(4))(_sens(0)(1))(_read(10)(11)(12)(13)(14)(15)(17)(2)))))
			(line__140(_arch 3 0 140(_assignment(_alias((DUT)(DUTY_PWM)))(_trgt(5))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018)
		(50529026 50529027 50529027)
	)
	(_model . Structural 7 -1)
)
I 000044 55 2051          1750105714888 sim
(_unit VHDL(mppt_tb 0 5(sim 0 8))
	(_version vef)
	(_time 1750105714889 2025.06.16 14:28:34)
	(_source(\../src/MPPT_tb.vhd\))
	(_parameters tan)
	(_code 520100505004064555011409075450540655525552)
	(_ent
		(_time 1750105553871)
	)
	(_inst DUT 0 28(_ent . MPPT)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((STR)(clk_fs))
			((DATA_INA)(DATA_RD))
			((ERR)(_open))
			((DUT)(_open))
			((PWR)(_open))
			((Hi_MOSFET)(hi_mos))
			((Lo_MOSFET)(lo_mos))
			((SHTDWN)(shtdwn))
		)
	)
	(_object
		(_cnst(_int clk_hz -1 0 10(_arch((i 50000000)))))
		(_cnst(_int \1~sec/clk_hz\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int clk_period -2 0 11(_arch gms(_code 5))))
		(_cnst(_int clk_fs_hz -1 0 13(_arch((i 10000)))))
		(_cnst(_int \1~sec/clk_fs_hz\ -2 0 0(_int gms(_code 6))))
		(_cnst(_int clk_fs_period -2 0 14(_arch gms(_code 7))))
		(_sig(_int clk -3 0 17(_arch(_uni((i 3))))))
		(_sig(_int rst -3 0 18(_arch(_uni((i 3))))))
		(_sig(_int clk_fs -3 0 19(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -3((_dto i 15 i 0)))))
		(_sig(_int DATA_RD 0 0 20(_arch(_uni((_others(i 2)))))))
		(_sig(_int hi_mos -3 0 21(_arch(_uni((i 2))))))
		(_sig(_int lo_mos -3 0 22(_arch(_uni((i 2))))))
		(_sig(_int shtdwn -3 0 23(_arch(_uni((i 2))))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 8))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(0))(_sens(0)))))
			(CLK_FS_PRO(_arch 1 0 42(_prcs(_wait_for)(_trgt(2)))))
			(SEQUENCER_PROC(_arch 2 0 50(_prcs(_wait_for)(_trgt(1)))))
			(DATA_RD_PROC(_arch 3 0 58(_prcs(_wait_for)(_trgt(3))(_read(3)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . sim 9 -1)
)
I 000044 55 2111          1750106118139 sim
(_unit VHDL(mppt_tb 0 5(sim 0 8))
	(_version vef)
	(_time 1750106118140 2025.06.16 14:35:18)
	(_source(\../src/MPPT_tb.vhd\))
	(_parameters tan)
	(_code 8482848b80d2d0938480c2dfd1828682d083848384)
	(_ent
		(_time 1750105553871)
	)
	(_inst DUT 0 29(_ent . MPPT)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((STR)(clk_fs))
			((DATA_INA)(DATA_RD))
			((ERR)(_open))
			((DUT)(_open))
			((PWR)(_open))
			((Hi_MOSFET)(hi_mos))
			((Lo_MOSFET)(lo_mos))
			((SHTDWN)(shtdwn))
		)
	)
	(_object
		(_cnst(_int clk_hz -1 0 10(_arch((i 50000000)))))
		(_cnst(_int \1~sec/clk_hz\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int clk_period -2 0 11(_arch gms(_code 5))))
		(_cnst(_int clk_fs_hz -1 0 13(_arch((i 10000)))))
		(_cnst(_int \1~sec/clk_fs_hz\ -2 0 0(_int gms(_code 6))))
		(_cnst(_int clk_fs_period -2 0 14(_arch gms(_code 7))))
		(_sig(_int increase -1 0 16(_arch(_uni((i 10))))))
		(_sig(_int clk -3 0 18(_arch(_uni((i 3))))))
		(_sig(_int rst -3 0 19(_arch(_uni((i 3))))))
		(_sig(_int clk_fs -3 0 20(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -3((_dto i 15 i 0)))))
		(_sig(_int DATA_RD 0 0 21(_arch(_uni((_others(i 2)))))))
		(_sig(_int hi_mos -3 0 22(_arch(_uni((i 2))))))
		(_sig(_int lo_mos -3 0 23(_arch(_uni((i 2))))))
		(_sig(_int shtdwn -3 0 24(_arch(_uni((i 2))))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 8))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(1))(_sens(1)))))
			(CLK_FS_PRO(_arch 1 0 43(_prcs(_wait_for)(_trgt(3)))))
			(SEQUENCER_PROC(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)))))
			(DATA_RD_PROC(_arch 3 0 59(_prcs(_wait_for)(_trgt(0)(4))(_read(0)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . sim 9 -1)
)
I 000044 55 2173          1750106381315 sim
(_unit VHDL(mppt_tb 0 5(sim 0 8))
	(_version vef)
	(_time 1750106381316 2025.06.16 14:39:41)
	(_source(\../src/MPPT_tb.vhd\))
	(_parameters tan)
	(_code 888fdd8780dedc9f888aced3dd8e8a8edc8f888f88)
	(_ent
		(_time 1750105553871)
	)
	(_inst DUT 0 29(_ent . MPPT)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((STR)(clk_fs))
			((DATA_INA)(DATA_RD))
			((ERR)(_open))
			((DUT)(_open))
			((PWR)(_open))
			((Hi_MOSFET)(hi_mos))
			((Lo_MOSFET)(lo_mos))
			((SHTDWN)(shtdwn))
		)
	)
	(_object
		(_cnst(_int clk_hz -1 0 10(_arch((i 50000000)))))
		(_cnst(_int \1~sec/clk_hz\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int clk_period -2 0 11(_arch gms(_code 5))))
		(_cnst(_int clk_fs_hz -1 0 13(_arch((i 10000)))))
		(_cnst(_int \1~sec/clk_fs_hz\ -2 0 0(_int gms(_code 6))))
		(_cnst(_int clk_fs_period -2 0 14(_arch gms(_code 7))))
		(_sig(_int increase -1 0 16(_arch(_uni((i 10))))))
		(_sig(_int clk -3 0 18(_arch(_uni((i 3))))))
		(_sig(_int rst -3 0 19(_arch(_uni((i 3))))))
		(_sig(_int clk_fs -3 0 20(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -3((_dto i 15 i 0)))))
		(_sig(_int DATA_RD 0 0 21(_arch(_uni((_others(i 2)))))))
		(_sig(_int hi_mos -3 0 22(_arch(_uni((i 2))))))
		(_sig(_int lo_mos -3 0 23(_arch(_uni((i 2))))))
		(_sig(_int shtdwn -3 0 24(_arch(_uni((i 2))))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 8))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(1))(_sens(1)))))
			(CLK_FS_PRO(_arch 1 0 43(_prcs(_wait_for)(_trgt(3)))))
			(SEQUENCER_PROC(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)))))
			(DATA_RD_PROC(_arch 3 0 59(_prcs(_wait_for)(_trgt(0)(4))(_mon)(_read(0)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50529026 50463491 33686018)
	)
	(_model . sim 9 -1)
)
I 000044 55 2172          1750106502501 sim
(_unit VHDL(mppt_tb 0 5(sim 0 8))
	(_version vef)
	(_time 1750106502502 2025.06.16 14:41:42)
	(_source(\../src/MPPT_tb.vhd\))
	(_parameters tan)
	(_code ebb8eeb9b9bdbffcebe9adb0beede9edbfecebeceb)
	(_ent
		(_time 1750105553871)
	)
	(_inst DUT 0 29(_ent . MPPT)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((STR)(clk_fs))
			((DATA_INA)(DATA_RD))
			((ERR)(_open))
			((DUT)(_open))
			((PWR)(_open))
			((Hi_MOSFET)(hi_mos))
			((Lo_MOSFET)(lo_mos))
			((SHTDWN)(shtdwn))
		)
	)
	(_object
		(_cnst(_int clk_hz -1 0 10(_arch((i 50000000)))))
		(_cnst(_int \1~sec/clk_hz\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int clk_period -2 0 11(_arch gms(_code 5))))
		(_cnst(_int clk_fs_hz -1 0 13(_arch((i 1000)))))
		(_cnst(_int \1~sec/clk_fs_hz\ -2 0 0(_int gms(_code 6))))
		(_cnst(_int clk_fs_period -2 0 14(_arch gms(_code 7))))
		(_sig(_int increase -1 0 16(_arch(_uni((i 10))))))
		(_sig(_int clk -3 0 18(_arch(_uni((i 3))))))
		(_sig(_int rst -3 0 19(_arch(_uni((i 3))))))
		(_sig(_int clk_fs -3 0 20(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -3((_dto i 15 i 0)))))
		(_sig(_int DATA_RD 0 0 21(_arch(_uni((_others(i 2)))))))
		(_sig(_int hi_mos -3 0 22(_arch(_uni((i 2))))))
		(_sig(_int lo_mos -3 0 23(_arch(_uni((i 2))))))
		(_sig(_int shtdwn -3 0 24(_arch(_uni((i 2))))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 8))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(1))(_sens(1)))))
			(CLK_FS_PRO(_arch 1 0 43(_prcs(_wait_for)(_trgt(3)))))
			(SEQUENCER_PROC(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)))))
			(DATA_RD_PROC(_arch 3 0 59(_prcs(_wait_for)(_trgt(0)(4))(_mon)(_read(0)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50529026 50463491 33686018)
	)
	(_model . sim 9 -1)
)
I 000051 55 5780          1750106868887 Structural
(_unit VHDL(mppt 0 5(structural 0 20))
	(_version vef)
	(_time 1750106868888 2025.06.16 14:47:48)
	(_source(\../src/MPPT.vhd\))
	(_parameters tan)
	(_code 222c74272074763577226679732522252624762522)
	(_ent
		(_time 1750103537419)
	)
	(_comp
		(LoadRegister
			(_object
				(_gen(_int BusWidth -2 0 24(_ent((i 16)))))
				(_port(_int RST -1 0 27(_ent (_in))))
				(_port(_int CLK -1 0 28(_ent (_in))))
				(_port(_int LDR -1 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~13 0 30(_array -1((_dto c 4 i 0)))))
				(_port(_int DIN 9 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 31(_array -1((_dto c 5 i 0)))))
				(_port(_int DOUT 10 0 31(_ent (_out))))
			)
		)
		(PID
			(_object
				(_port(_int RST -1 0 37(_ent (_in))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int STR -1 0 39(_ent (_in))))
				(_port(_int XIN 2 0 40(_ent (_in))))
				(_port(_int UOUT 3 0 41(_ent (_out))))
			)
		)
		(PWM_Comp_deadtime
			(_object
				(_gen(_int bits -2 0 47(_ent((i 10)))))
				(_gen(_int deadtime -2 0 48(_ent((i 100)))))
				(_gen(_int freq -2 0 49(_ent((i 50000)))))
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int RST -1 0 53(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{bits-1~downto~0}~13 0 54(_array -1((_dto c 6 i 0)))))
				(_port(_int DUT 9 0 54(_ent (_in))))
				(_port(_int PWM -1 0 55(_ent (_out))))
				(_port(_int PWM_comp -1 0 56(_ent (_out))))
				(_port(_int DEB -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst LDR_1 0 77(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(DATA_INA))
			((DOUT)(DATA_BUFFER))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst LDR_2 0 89(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(DATA_BUFFER))
			((DOUT)(DATA_BUFFER_LAST))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U_PID 0 142(_comp PID)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STR)(STR_PID))
			((XIN)(ERR_BUFFER))
			((UOUT)(DUT_INC))
		)
		(_use(_ent . PID)
		)
	)
	(_inst U_PWM 0 151(_comp PWM_Comp_deadtime)
		(_gen
			((bits)((i 12)))
			((deadtime)((i 100)))
			((freq)((i 25000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((DUT)(DUTY_PWM))
			((PWM)(Hi_MOSFET))
			((PWM_comp)(Lo_MOSFET))
			((DEB)(_open))
		)
		(_use(_ent . PWM_Comp_deadtime)
			(_gen
				((bits)((i 12)))
				((deadtime)((i 100)))
				((freq)((i 25000)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((DUT)(DUT))
				((PWM)(PWM))
				((PWM_comp)(PWM_comp))
				((DEB)(DEB))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int STR -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int DATA_INA 0 0 10(_ent(_in))))
		(_port(_int ERR 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int DUT 1 0 12(_ent(_out))))
		(_port(_int PWR 0 0 13(_ent(_out))))
		(_port(_int Hi_MOSFET -1 0 14(_ent(_out))))
		(_port(_int Lo_MOSFET -1 0 15(_ent(_out))))
		(_port(_int SHTDWN -1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 41(_array -1((_dto i 10 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 61(_array -1((_dto i 11 i 0)))))
		(_cnst(_int MAX_CYCLE 4 0 61(_arch(_string \"101111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_int DATA_BUFFER 5 0 63(_arch(_uni((_others(i 2)))))))
		(_sig(_int DATA_BUFFER_LAST 5 0 64(_arch(_uni((_others(i 2)))))))
		(_sig(_int ERR_BUFFER 5 0 65(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~136 0 66(_array -1((_dto i 10 i 0)))))
		(_sig(_int DUT_INC 6 0 66(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 67(_array -1((_dto i 11 i 0)))))
		(_sig(_int DUTY_PWM 7 0 67(_arch(_uni((_others(i 2)))))))
		(_sig(_int STR_PREV -1 0 68(_arch(_uni((i 2))))))
		(_sig(_int STR_PID -1 0 69(_arch(_uni))))
		(_sig(_int FIRST_RUN -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 103(_array -1((_dto i 15 i 0)))))
		(_var(_int TEMP_ERR 8 0 103(_prcs 2((_others(i 2))))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((PWR)(DATA_INA)))(_trgt(6))(_sens(3)))))
			(line__74(_arch 1 0 74(_assignment(_alias((SHTDWN)(_string \"1"\)))(_trgt(9)))))
			(ERR_PROC(_arch 2 0 102(_prcs(_simple)(_trgt(12)(14)(15)(16)(17)(4))(_sens(0)(1))(_read(10)(11)(12)(13)(14)(15)(17)(2)))))
			(line__140(_arch 3 0 140(_assignment(_alias((DUT)(DUTY_PWM)))(_trgt(5))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018)
		(50529026 50529027 50529027)
	)
	(_model . Structural 7 -1)
)
I 000044 55 2268          1750106872265 sim
(_unit VHDL(mppt_tb 0 5(sim 0 8))
	(_version vef)
	(_time 1750106872266 2025.06.16 14:47:52)
	(_source(\../src/MPPT_tb.vhd\))
	(_parameters tan)
	(_code 515f5353500705465054170a045753570556515651)
	(_ent
		(_time 1750105553871)
	)
	(_inst DUT 0 30(_ent . MPPT)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((STR)(clk_fs))
			((DATA_INA)(DATA_RD))
			((ERR)(_open))
			((DUT)(_open))
			((PWR)(_open))
			((Hi_MOSFET)(hi_mos))
			((Lo_MOSFET)(lo_mos))
			((SHTDWN)(shtdwn))
		)
	)
	(_object
		(_cnst(_int clk_hz -1 0 10(_arch((i 50000000)))))
		(_cnst(_int \1~sec/clk_hz\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int clk_period -2 0 11(_arch gms(_code 5))))
		(_cnst(_int clk_fs_hz -1 0 13(_arch((i 1000)))))
		(_cnst(_int \1~sec/clk_fs_hz\ -2 0 0(_int gms(_code 6))))
		(_cnst(_int clk_fs_period -2 0 14(_arch gms(_code 7))))
		(_sig(_int increase -1 0 16(_arch(_uni((i 10))))))
		(_sig(_int clk -3 0 18(_arch(_uni((i 3))))))
		(_sig(_int rst -3 0 19(_arch(_uni((i 3))))))
		(_sig(_int clk_fs -3 0 20(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -3((_dto i 15 i 0)))))
		(_sig(_int DATA_RD 0 0 21(_arch(_uni((_others(i 2)))))))
		(_sig(_int hi_mos -3 0 22(_arch(_uni((i 2))))))
		(_sig(_int lo_mos -3 0 23(_arch(_uni((i 2))))))
		(_sig(_int shtdwn -3 0 24(_arch(_uni((i 2))))))
		(_sig(_int flag -3 0 25(_arch(_uni((i 2))))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 8))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(1)))))
			(CLK_FS_PRO(_arch 1 0 44(_prcs(_wait_for)(_trgt(3)))))
			(SEQUENCER_PROC(_arch 2 0 52(_prcs(_wait_for)(_trgt(2)))))
			(DATA_RD_PROC(_arch 3 0 60(_prcs(_wait_for)(_trgt(0)(4)(8))(_mon)(_read(0)(4)(8)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50529026 50463491 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . sim 9 -1)
)
I 000044 55 2269          1750107083546 sim
(_unit VHDL(mppt_tb 0 5(sim 0 8))
	(_version vef)
	(_time 1750107083547 2025.06.16 14:51:23)
	(_source(\../src/MPPT_tb.vhd\))
	(_parameters tan)
	(_code a2f7fef4a0f4f6b5a3a7e4f9f7a4a0a4f6a5a2a5a2)
	(_ent
		(_time 1750105553871)
	)
	(_inst DUT 0 30(_ent . MPPT)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((STR)(clk_fs))
			((DATA_INA)(DATA_RD))
			((ERR)(_open))
			((DUT)(_open))
			((PWR)(_open))
			((Hi_MOSFET)(hi_mos))
			((Lo_MOSFET)(lo_mos))
			((SHTDWN)(shtdwn))
		)
	)
	(_object
		(_cnst(_int clk_hz -1 0 10(_arch((i 50000000)))))
		(_cnst(_int \1~sec/clk_hz\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int clk_period -2 0 11(_arch gms(_code 5))))
		(_cnst(_int clk_fs_hz -1 0 13(_arch((i 10000)))))
		(_cnst(_int \1~sec/clk_fs_hz\ -2 0 0(_int gms(_code 6))))
		(_cnst(_int clk_fs_period -2 0 14(_arch gms(_code 7))))
		(_sig(_int increase -1 0 16(_arch(_uni((i 10))))))
		(_sig(_int clk -3 0 18(_arch(_uni((i 3))))))
		(_sig(_int rst -3 0 19(_arch(_uni((i 3))))))
		(_sig(_int clk_fs -3 0 20(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -3((_dto i 15 i 0)))))
		(_sig(_int DATA_RD 0 0 21(_arch(_uni((_others(i 2)))))))
		(_sig(_int hi_mos -3 0 22(_arch(_uni((i 2))))))
		(_sig(_int lo_mos -3 0 23(_arch(_uni((i 2))))))
		(_sig(_int shtdwn -3 0 24(_arch(_uni((i 2))))))
		(_sig(_int flag -3 0 25(_arch(_uni((i 2))))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 8))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(1)))))
			(CLK_FS_PRO(_arch 1 0 44(_prcs(_wait_for)(_trgt(3)))))
			(SEQUENCER_PROC(_arch 2 0 52(_prcs(_wait_for)(_trgt(2)))))
			(DATA_RD_PROC(_arch 3 0 60(_prcs(_wait_for)(_trgt(0)(4)(8))(_mon)(_read(0)(4)(8)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50529026 50463491 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . sim 9 -1)
)
I 000051 55 7546          1750109133074 Structural
(_unit VHDL(pid 0 6(structural 0 16))
	(_version vef)
	(_time 1750109133075 2025.06.16 15:25:33)
	(_source(\../src/PID.vhd\))
	(_parameters tan)
	(_code 9d9ac892c0cacd8a9acf84c7c89a9d9b949b999a9d)
	(_ent
		(_time 1750103537480)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int RST -1 0 20(_ent (_in))))
				(_port(_int CLK -1 0 21(_ent (_in))))
				(_port(_int SET -1 0 22(_ent (_in))))
				(_port(_int CLR -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FreeRunCounter
			(_object
				(_gen(_int buswidth -2 0 43(_ent((i 8)))))
				(_port(_int RST -1 0 46(_ent (_in))))
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int INC -1 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 49(_array -1((_dto c 4 i 0)))))
				(_port(_int CNT 12 0 49(_ent (_out))))
			)
		)
		(CountDown
			(_object
				(_gen(_int Ticks -2 0 31(_ent((i 10)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int DEC -1 0 36(_ent (_in))))
				(_port(_int RDY -1 0 37(_ent (_out))))
			)
		)
		(LoadRegister
			(_object
				(_gen(_int BusWidth -2 0 55(_ent((i 7)))))
				(_port(_int RST -1 0 58(_ent (_in))))
				(_port(_int CLK -1 0 59(_ent (_in))))
				(_port(_int LDR -1 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 61(_array -1((_dto c 5 i 0)))))
				(_port(_int DIN 12 0 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~134 0 62(_array -1((_dto c 6 i 0)))))
				(_port(_int DOUT 13 0 62(_ent (_out))))
			)
		)
		(CoefficientROM
			(_object
				(_port(_int SEL 2 0 68(_ent (_in))))
				(_port(_int QOUT 3 0 69(_ent (_out))))
			)
		)
		(Saturation
			(_object
				(_port(_int DIN 4 0 76(_ent (_in))))
				(_port(_int DOUT 5 0 77(_ent (_out))))
			)
		)
	)
	(_inst U01 0 99(_comp LatchSR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((SET)(STR))
			((CLR)(EOC))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR)
		)
	)
	(_inst U02 0 101(_comp FreeRunCounter)
		(_gen
			((buswidth)((i 2)))
		)
		(_port
			((RST)(ENA))
			((CLK)(CLK))
			((INC)((i 3)))
			((CNT)(SEL))
		)
		(_use(_ent . FreeRunCounter)
			(_gen
				((buswidth)((i 2)))
			)
			(_port
				((inc)(INC))
				((clk)(CLK))
				((rst)(RST))
				((cnt)(CNT))
			)
		)
	)
	(_inst U03 0 103(_comp CountDown)
		(_gen
			((Ticks)((i 3)))
		)
		(_port
			((CLK)(CLK))
			((RST)(ENA))
			((DEC)((i 3)))
			((RDY)(EOC))
		)
		(_use(_ent . CountDown)
			(_gen
				((Ticks)((i 3)))
			)
			(_port
				((clk)(CLK))
				((rst)(RST))
				((dec)(DEC))
				((rdy)(RDY))
			)
		)
	)
	(_inst U04 0 105(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(XIN))
			((DOUT)(EK0))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U05 0 106(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(EK0))
			((DOUT)(EK1))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U06 0 107(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(EK1))
			((DOUT)(EK2))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U07 0 115(_comp CoefficientROM)
		(_port
			((SEL)(SEL))
			((QOUT)(QMUX))
		)
		(_use(_ent . CoefficientROM)
		)
	)
	(_inst U19 0 121(_comp LoadRegister)
		(_gen
			((BusWidth)((i 48)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(ENA))
			((DIN)(RSUM))
			((DOUT)(ACCU))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 48)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U20 0 122(_comp LoadRegister)
		(_gen
			((BusWidth)((i 48)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(EOC))
			((DIN)(ACCU))
			((DOUT)(UNSAT))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 48)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U22 0 124(_comp Saturation)
		(_port
			((DIN)(UNSAT))
			((DOUT)(UOUT))
		)
		(_use(_ent . Saturation)
		)
	)
	(_object
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int STR -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int XIN 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 12(_array -1((_dto i 10 i 0)))))
		(_port(_int UOUT 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 68(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{26~downto~0}~13 0 69(_array -1((_dto i 26 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{47~downto~0}~13 0 76(_array -1((_dto i 47 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77(_array -1((_dto i 10 i 0)))))
		(_sig(_int ENA -1 0 84(_arch(_uni))))
		(_sig(_int EOC -1 0 84(_arch(_uni))))
		(_sig(_int RSS -1 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 85(_array -1((_dto i 1 i 0)))))
		(_sig(_int SEL 6 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 86(_array -1((_dto i 15 i 0)))))
		(_sig(_int EK0 7 0 86(_arch(_uni((_others(i 2)))))))
		(_sig(_int EK1 7 0 86(_arch(_uni((_others(i 2)))))))
		(_sig(_int EK2 7 0 86(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 87(_array -1((_dto i 17 i 0)))))
		(_sig(_int EMUX 8 0 87(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{26~downto~0}~138 0 88(_array -1((_dto i 26 i 0)))))
		(_sig(_int QMUX 9 0 88(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{44~downto~0}~13 0 89(_array -1((_dto i 44 i 0)))))
		(_sig(_int MULT 10 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{47~downto~0}~1310 0 90(_array -1((_dto i 47 i 0)))))
		(_sig(_int EMUL 11 0 90(_arch(_uni))))
		(_sig(_int RSUM 11 0 91(_arch(_uni((_others(i 2)))))))
		(_sig(_int ACCU 11 0 92(_arch(_uni((_others(i 2)))))))
		(_sig(_int UNSAT 11 0 93(_arch(_uni))))
		(_prcs
			(line__109(_arch 0 0 109(_assignment(_trgt(12))(_sens(8)(9)(10)(11)))))
			(line__117(_arch 1 0 117(_assignment(_trgt(14))(_sens(12)(13)))))
			(line__118(_arch 2 0 118(_assignment(_trgt(15))(_sens(14)))))
			(line__119(_arch 3 0 119(_assignment(_trgt(16))(_sens(15)(17)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_SIGNED(2 UNRESOLVED_SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . Structural 7 -1)
)
I 000051 55 5780          1750109140147 Structural
(_unit VHDL(mppt 0 5(structural 0 20))
	(_version vef)
	(_time 1750109140148 2025.06.16 15:25:40)
	(_source(\../src/MPPT.vhd\))
	(_parameters tan)
	(_code 34303130306260236134706f653334333032603334)
	(_ent
		(_time 1750103537419)
	)
	(_comp
		(LoadRegister
			(_object
				(_gen(_int BusWidth -2 0 24(_ent((i 16)))))
				(_port(_int RST -1 0 27(_ent (_in))))
				(_port(_int CLK -1 0 28(_ent (_in))))
				(_port(_int LDR -1 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~13 0 30(_array -1((_dto c 4 i 0)))))
				(_port(_int DIN 9 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 31(_array -1((_dto c 5 i 0)))))
				(_port(_int DOUT 10 0 31(_ent (_out))))
			)
		)
		(PID
			(_object
				(_port(_int RST -1 0 37(_ent (_in))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int STR -1 0 39(_ent (_in))))
				(_port(_int XIN 2 0 40(_ent (_in))))
				(_port(_int UOUT 3 0 41(_ent (_out))))
			)
		)
		(PWM_Comp_deadtime
			(_object
				(_gen(_int bits -2 0 47(_ent((i 10)))))
				(_gen(_int deadtime -2 0 48(_ent((i 100)))))
				(_gen(_int freq -2 0 49(_ent((i 50000)))))
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int RST -1 0 53(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{bits-1~downto~0}~13 0 54(_array -1((_dto c 6 i 0)))))
				(_port(_int DUT 9 0 54(_ent (_in))))
				(_port(_int PWM -1 0 55(_ent (_out))))
				(_port(_int PWM_comp -1 0 56(_ent (_out))))
				(_port(_int DEB -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst LDR_1 0 77(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(DATA_INA))
			((DOUT)(DATA_BUFFER))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst LDR_2 0 89(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(DATA_BUFFER))
			((DOUT)(DATA_BUFFER_LAST))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U_PID 0 142(_comp PID)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STR)(STR_PID))
			((XIN)(ERR_BUFFER))
			((UOUT)(DUT_INC))
		)
		(_use(_ent . PID)
		)
	)
	(_inst U_PWM 0 151(_comp PWM_Comp_deadtime)
		(_gen
			((bits)((i 12)))
			((deadtime)((i 100)))
			((freq)((i 25000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((DUT)(DUTY_PWM))
			((PWM)(Hi_MOSFET))
			((PWM_comp)(Lo_MOSFET))
			((DEB)(_open))
		)
		(_use(_ent . PWM_Comp_deadtime)
			(_gen
				((bits)((i 12)))
				((deadtime)((i 100)))
				((freq)((i 25000)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((DUT)(DUT))
				((PWM)(PWM))
				((PWM_comp)(PWM_comp))
				((DEB)(DEB))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int STR -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int DATA_INA 0 0 10(_ent(_in))))
		(_port(_int ERR 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int DUT 1 0 12(_ent(_out))))
		(_port(_int PWR 0 0 13(_ent(_out))))
		(_port(_int Hi_MOSFET -1 0 14(_ent(_out))))
		(_port(_int Lo_MOSFET -1 0 15(_ent(_out))))
		(_port(_int SHTDWN -1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 41(_array -1((_dto i 10 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 61(_array -1((_dto i 11 i 0)))))
		(_cnst(_int MAX_CYCLE 4 0 61(_arch(_string \"101111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_int DATA_BUFFER 5 0 63(_arch(_uni((_others(i 2)))))))
		(_sig(_int DATA_BUFFER_LAST 5 0 64(_arch(_uni((_others(i 2)))))))
		(_sig(_int ERR_BUFFER 5 0 65(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~136 0 66(_array -1((_dto i 10 i 0)))))
		(_sig(_int DUT_INC 6 0 66(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 67(_array -1((_dto i 11 i 0)))))
		(_sig(_int DUTY_PWM 7 0 67(_arch(_uni((_others(i 2)))))))
		(_sig(_int STR_PREV -1 0 68(_arch(_uni((i 2))))))
		(_sig(_int STR_PID -1 0 69(_arch(_uni))))
		(_sig(_int FIRST_RUN -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 103(_array -1((_dto i 15 i 0)))))
		(_var(_int TEMP_ERR 8 0 103(_prcs 2((_others(i 2))))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((PWR)(DATA_INA)))(_trgt(6))(_sens(3)))))
			(line__74(_arch 1 0 74(_assignment(_alias((SHTDWN)(_string \"1"\)))(_trgt(9)))))
			(ERR_PROC(_arch 2 0 102(_prcs(_simple)(_trgt(12)(14)(15)(16)(17)(4))(_sens(0)(1))(_read(10)(11)(12)(13)(14)(15)(17)(2)))))
			(line__140(_arch 3 0 140(_assignment(_alias((DUT)(DUTY_PWM)))(_trgt(5))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018)
		(50529026 50529027 50529027)
	)
	(_model . Structural 7 -1)
)
I 000044 55 2269          1750109143331 sim
(_unit VHDL(mppt_tb 0 5(sim 0 8))
	(_version vef)
	(_time 1750109143332 2025.06.16 15:25:43)
	(_source(\../src/MPPT_tb.vhd\))
	(_parameters tan)
	(_code a7a2f5f1a0f1f3b0a6a2e1fcf2a1a5a1f3a0a7a0a7)
	(_ent
		(_time 1750105553871)
	)
	(_inst DUT 0 30(_ent . MPPT)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((STR)(clk_fs))
			((DATA_INA)(DATA_RD))
			((ERR)(_open))
			((DUT)(_open))
			((PWR)(_open))
			((Hi_MOSFET)(hi_mos))
			((Lo_MOSFET)(lo_mos))
			((SHTDWN)(shtdwn))
		)
	)
	(_object
		(_cnst(_int clk_hz -1 0 10(_arch((i 50000000)))))
		(_cnst(_int \1~sec/clk_hz\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int clk_period -2 0 11(_arch gms(_code 5))))
		(_cnst(_int clk_fs_hz -1 0 13(_arch((i 10000)))))
		(_cnst(_int \1~sec/clk_fs_hz\ -2 0 0(_int gms(_code 6))))
		(_cnst(_int clk_fs_period -2 0 14(_arch gms(_code 7))))
		(_sig(_int increase -1 0 16(_arch(_uni((i 10))))))
		(_sig(_int clk -3 0 18(_arch(_uni((i 3))))))
		(_sig(_int rst -3 0 19(_arch(_uni((i 3))))))
		(_sig(_int clk_fs -3 0 20(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -3((_dto i 15 i 0)))))
		(_sig(_int DATA_RD 0 0 21(_arch(_uni((_others(i 2)))))))
		(_sig(_int hi_mos -3 0 22(_arch(_uni((i 2))))))
		(_sig(_int lo_mos -3 0 23(_arch(_uni((i 2))))))
		(_sig(_int shtdwn -3 0 24(_arch(_uni((i 2))))))
		(_sig(_int flag -3 0 25(_arch(_uni((i 2))))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 8))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(1)))))
			(CLK_FS_PRO(_arch 1 0 44(_prcs(_wait_for)(_trgt(3)))))
			(SEQUENCER_PROC(_arch 2 0 52(_prcs(_wait_for)(_trgt(2)))))
			(DATA_RD_PROC(_arch 3 0 60(_prcs(_wait_for)(_trgt(0)(4)(8))(_mon)(_read(0)(4)(8)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50529026 50463491 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . sim 9 -1)
)
I 000051 55 5780          1750109618275 Structural
(_unit VHDL(mppt 0 5(structural 0 20))
	(_version vef)
	(_time 1750109618276 2025.06.16 15:33:38)
	(_source(\../src/MPPT.vhd\))
	(_parameters tan)
	(_code f0f1a1a1f0a6a4e7a5f0b4aba1f7f0f7f4f6a4f7f0)
	(_ent
		(_time 1750103537419)
	)
	(_comp
		(LoadRegister
			(_object
				(_gen(_int BusWidth -2 0 24(_ent((i 16)))))
				(_port(_int RST -1 0 27(_ent (_in))))
				(_port(_int CLK -1 0 28(_ent (_in))))
				(_port(_int LDR -1 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~13 0 30(_array -1((_dto c 4 i 0)))))
				(_port(_int DIN 9 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 31(_array -1((_dto c 5 i 0)))))
				(_port(_int DOUT 10 0 31(_ent (_out))))
			)
		)
		(PID
			(_object
				(_port(_int RST -1 0 37(_ent (_in))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int STR -1 0 39(_ent (_in))))
				(_port(_int XIN 2 0 40(_ent (_in))))
				(_port(_int UOUT 3 0 41(_ent (_out))))
			)
		)
		(PWM_Comp_deadtime
			(_object
				(_gen(_int bits -2 0 47(_ent((i 10)))))
				(_gen(_int deadtime -2 0 48(_ent((i 100)))))
				(_gen(_int freq -2 0 49(_ent((i 50000)))))
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int RST -1 0 53(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{bits-1~downto~0}~13 0 54(_array -1((_dto c 6 i 0)))))
				(_port(_int DUT 9 0 54(_ent (_in))))
				(_port(_int PWM -1 0 55(_ent (_out))))
				(_port(_int PWM_comp -1 0 56(_ent (_out))))
				(_port(_int DEB -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst LDR_1 0 77(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(DATA_INA))
			((DOUT)(DATA_BUFFER))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst LDR_2 0 89(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(DATA_BUFFER))
			((DOUT)(DATA_BUFFER_LAST))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U_PID 0 142(_comp PID)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STR)(STR_PID))
			((XIN)(ERR_BUFFER))
			((UOUT)(DUT_INC))
		)
		(_use(_ent . PID)
		)
	)
	(_inst U_PWM 0 151(_comp PWM_Comp_deadtime)
		(_gen
			((bits)((i 12)))
			((deadtime)((i 100)))
			((freq)((i 25000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((DUT)(DUTY_PWM))
			((PWM)(Hi_MOSFET))
			((PWM_comp)(Lo_MOSFET))
			((DEB)(_open))
		)
		(_use(_ent . PWM_Comp_deadtime)
			(_gen
				((bits)((i 12)))
				((deadtime)((i 100)))
				((freq)((i 25000)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((DUT)(DUT))
				((PWM)(PWM))
				((PWM_comp)(PWM_comp))
				((DEB)(DEB))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int STR -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int DATA_INA 0 0 10(_ent(_in))))
		(_port(_int ERR 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int DUT 1 0 12(_ent(_out))))
		(_port(_int PWR 0 0 13(_ent(_out))))
		(_port(_int Hi_MOSFET -1 0 14(_ent(_out))))
		(_port(_int Lo_MOSFET -1 0 15(_ent(_out))))
		(_port(_int SHTDWN -1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 41(_array -1((_dto i 10 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 61(_array -1((_dto i 11 i 0)))))
		(_cnst(_int MAX_CYCLE 4 0 61(_arch(_string \"101111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_int DATA_BUFFER 5 0 63(_arch(_uni((_others(i 2)))))))
		(_sig(_int DATA_BUFFER_LAST 5 0 64(_arch(_uni((_others(i 2)))))))
		(_sig(_int ERR_BUFFER 5 0 65(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~136 0 66(_array -1((_dto i 10 i 0)))))
		(_sig(_int DUT_INC 6 0 66(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 67(_array -1((_dto i 11 i 0)))))
		(_sig(_int DUTY_PWM 7 0 67(_arch(_uni((_others(i 2)))))))
		(_sig(_int STR_PREV -1 0 68(_arch(_uni((i 2))))))
		(_sig(_int STR_PID -1 0 69(_arch(_uni))))
		(_sig(_int FIRST_RUN -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 103(_array -1((_dto i 15 i 0)))))
		(_var(_int TEMP_ERR 8 0 103(_prcs 2((_others(i 2))))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((PWR)(DATA_INA)))(_trgt(6))(_sens(3)))))
			(line__74(_arch 1 0 74(_assignment(_alias((SHTDWN)(_string \"1"\)))(_trgt(9)))))
			(ERR_PROC(_arch 2 0 102(_prcs(_simple)(_trgt(12)(14)(15)(16)(17)(4))(_sens(0)(1))(_read(10)(11)(12)(13)(14)(15)(17)(2)))))
			(line__140(_arch 3 0 140(_assignment(_alias((DUT)(DUTY_PWM)))(_trgt(5))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018)
		(50529026 50529027 50529027)
	)
	(_model . Structural 7 -1)
)
I 000044 55 2269          1750109620975 sim
(_unit VHDL(mppt_tb 0 5(sim 0 8))
	(_version vef)
	(_time 1750109620976 2025.06.16 15:33:40)
	(_source(\../src/MPPT_tb.vhd\))
	(_parameters tan)
	(_code 707e2470702624677175362b257672762477707770)
	(_ent
		(_time 1750105553871)
	)
	(_inst DUT 0 30(_ent . MPPT)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((STR)(clk_fs))
			((DATA_INA)(DATA_RD))
			((ERR)(_open))
			((DUT)(_open))
			((PWR)(_open))
			((Hi_MOSFET)(hi_mos))
			((Lo_MOSFET)(lo_mos))
			((SHTDWN)(shtdwn))
		)
	)
	(_object
		(_cnst(_int clk_hz -1 0 10(_arch((i 50000000)))))
		(_cnst(_int \1~sec/clk_hz\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int clk_period -2 0 11(_arch gms(_code 5))))
		(_cnst(_int clk_fs_hz -1 0 13(_arch((i 10000)))))
		(_cnst(_int \1~sec/clk_fs_hz\ -2 0 0(_int gms(_code 6))))
		(_cnst(_int clk_fs_period -2 0 14(_arch gms(_code 7))))
		(_sig(_int increase -1 0 16(_arch(_uni((i 10))))))
		(_sig(_int clk -3 0 18(_arch(_uni((i 3))))))
		(_sig(_int rst -3 0 19(_arch(_uni((i 3))))))
		(_sig(_int clk_fs -3 0 20(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -3((_dto i 15 i 0)))))
		(_sig(_int DATA_RD 0 0 21(_arch(_uni((_others(i 2)))))))
		(_sig(_int hi_mos -3 0 22(_arch(_uni((i 2))))))
		(_sig(_int lo_mos -3 0 23(_arch(_uni((i 2))))))
		(_sig(_int shtdwn -3 0 24(_arch(_uni((i 2))))))
		(_sig(_int flag -3 0 25(_arch(_uni((i 2))))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 8))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(1)))))
			(CLK_FS_PRO(_arch 1 0 44(_prcs(_wait_for)(_trgt(3)))))
			(SEQUENCER_PROC(_arch 2 0 52(_prcs(_wait_for)(_trgt(2)))))
			(DATA_RD_PROC(_arch 3 0 60(_prcs(_wait_for)(_trgt(0)(4)(8))(_mon)(_read(0)(4)(8)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50529026 50463491 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . sim 9 -1)
)
I 000051 55 5928          1750110622394 Structural
(_unit VHDL(mppt 0 5(structural 0 20))
	(_version vef)
	(_time 1750110622395 2025.06.16 15:50:22)
	(_source(\../src/MPPT.vhd\))
	(_parameters tan)
	(_code 3e6b623a6b686a296b317a656f393e393a386a393e)
	(_ent
		(_time 1750103537419)
	)
	(_comp
		(LoadRegister
			(_object
				(_gen(_int BusWidth -2 0 24(_ent((i 16)))))
				(_port(_int RST -1 0 27(_ent (_in))))
				(_port(_int CLK -1 0 28(_ent (_in))))
				(_port(_int LDR -1 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~13 0 30(_array -1((_dto c 4 i 0)))))
				(_port(_int DIN 10 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 31(_array -1((_dto c 5 i 0)))))
				(_port(_int DOUT 11 0 31(_ent (_out))))
			)
		)
		(PID
			(_object
				(_port(_int RST -1 0 37(_ent (_in))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int STR -1 0 39(_ent (_in))))
				(_port(_int XIN 2 0 40(_ent (_in))))
				(_port(_int UOUT 3 0 41(_ent (_out))))
			)
		)
		(PWM_Comp_deadtime
			(_object
				(_gen(_int bits -2 0 47(_ent((i 10)))))
				(_gen(_int deadtime -2 0 48(_ent((i 100)))))
				(_gen(_int freq -2 0 49(_ent((i 50000)))))
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int RST -1 0 53(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{bits-1~downto~0}~13 0 54(_array -1((_dto c 6 i 0)))))
				(_port(_int DUT 10 0 54(_ent (_in))))
				(_port(_int PWM -1 0 55(_ent (_out))))
				(_port(_int PWM_comp -1 0 56(_ent (_out))))
				(_port(_int DEB -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst LDR_1 0 77(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(DATA_INA))
			((DOUT)(DATA_BUFFER))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst LDR_2 0 89(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(DATA_BUFFER))
			((DOUT)(DATA_BUFFER_LAST))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U_PID 0 145(_comp PID)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STR)(STR_PID))
			((XIN)(ERR_BUFFER))
			((UOUT)(DUT_INC))
		)
		(_use(_ent . PID)
		)
	)
	(_inst U_PWM 0 154(_comp PWM_Comp_deadtime)
		(_gen
			((bits)((i 12)))
			((deadtime)((i 100)))
			((freq)((i 25000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((DUT)(DUTY_PWM))
			((PWM)(Hi_MOSFET))
			((PWM_comp)(Lo_MOSFET))
			((DEB)(_open))
		)
		(_use(_ent . PWM_Comp_deadtime)
			(_gen
				((bits)((i 12)))
				((deadtime)((i 100)))
				((freq)((i 25000)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((DUT)(DUT))
				((PWM)(PWM))
				((PWM_comp)(PWM_comp))
				((DEB)(DEB))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int STR -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int DATA_INA 0 0 10(_ent(_in))))
		(_port(_int ERR 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int DUT 1 0 12(_ent(_out))))
		(_port(_int PWR 0 0 13(_ent(_out))))
		(_port(_int Hi_MOSFET -1 0 14(_ent(_out))))
		(_port(_int Lo_MOSFET -1 0 15(_ent(_out))))
		(_port(_int SHTDWN -1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 41(_array -1((_dto i 10 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 61(_array -1((_dto i 11 i 0)))))
		(_cnst(_int MAX_CYCLE 4 0 61(_arch(_string \"101111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_int DATA_BUFFER 5 0 63(_arch(_uni((_others(i 2)))))))
		(_sig(_int DATA_BUFFER_LAST 5 0 64(_arch(_uni((_others(i 2)))))))
		(_sig(_int ERR_BUFFER 5 0 65(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~136 0 66(_array -1((_dto i 10 i 0)))))
		(_sig(_int DUT_INC 6 0 66(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 67(_array -1((_dto i 11 i 0)))))
		(_sig(_int DUTY_PWM 7 0 67(_arch(_uni((_others(i 2)))))))
		(_sig(_int STR_PREV -1 0 68(_arch(_uni((i 2))))))
		(_sig(_int STR_PID -1 0 69(_arch(_uni))))
		(_sig(_int FIRST_RUN -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 103(_array -1((_dto i 15 i 0)))))
		(_var(_int TEMP_ERR 8 0 103(_prcs 2((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 104(_array -1((_dto i 11 i 0)))))
		(_var(_int TEMP_DUTY 9 0 104(_prcs 2((_others(i 2))))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((PWR)(DATA_INA)))(_trgt(6))(_sens(3)))))
			(line__74(_arch 1 0 74(_assignment(_alias((SHTDWN)(_string \"1"\)))(_trgt(9)))))
			(ERR_PROC(_arch 2 0 102(_prcs(_simple)(_trgt(12)(14)(15)(16)(17)(4))(_sens(0)(1))(_read(10)(11)(12)(13)(14)(15)(17)(2)))))
			(line__143(_arch 3 0 143(_assignment(_alias((DUT)(DUTY_PWM)))(_trgt(5))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018)
		(50529026 50529027 50529027)
	)
	(_model . Structural 7 -1)
)
I 000044 55 2269          1750110627339 sim
(_unit VHDL(mppt_tb 0 5(sim 0 8))
	(_version vef)
	(_time 1750110627340 2025.06.16 15:50:27)
	(_source(\../src/MPPT_tb.vhd\))
	(_parameters tan)
	(_code 97c5919990c1c3809692d1ccc2919591c390979097)
	(_ent
		(_time 1750105553871)
	)
	(_inst DUT 0 30(_ent . MPPT)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((STR)(clk_fs))
			((DATA_INA)(DATA_RD))
			((ERR)(_open))
			((DUT)(_open))
			((PWR)(_open))
			((Hi_MOSFET)(hi_mos))
			((Lo_MOSFET)(lo_mos))
			((SHTDWN)(shtdwn))
		)
	)
	(_object
		(_cnst(_int clk_hz -1 0 10(_arch((i 50000000)))))
		(_cnst(_int \1~sec/clk_hz\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int clk_period -2 0 11(_arch gms(_code 5))))
		(_cnst(_int clk_fs_hz -1 0 13(_arch((i 10000)))))
		(_cnst(_int \1~sec/clk_fs_hz\ -2 0 0(_int gms(_code 6))))
		(_cnst(_int clk_fs_period -2 0 14(_arch gms(_code 7))))
		(_sig(_int increase -1 0 16(_arch(_uni((i 10))))))
		(_sig(_int clk -3 0 18(_arch(_uni((i 3))))))
		(_sig(_int rst -3 0 19(_arch(_uni((i 3))))))
		(_sig(_int clk_fs -3 0 20(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -3((_dto i 15 i 0)))))
		(_sig(_int DATA_RD 0 0 21(_arch(_uni((_others(i 2)))))))
		(_sig(_int hi_mos -3 0 22(_arch(_uni((i 2))))))
		(_sig(_int lo_mos -3 0 23(_arch(_uni((i 2))))))
		(_sig(_int shtdwn -3 0 24(_arch(_uni((i 2))))))
		(_sig(_int flag -3 0 25(_arch(_uni((i 2))))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 8))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(1)))))
			(CLK_FS_PRO(_arch 1 0 44(_prcs(_wait_for)(_trgt(3)))))
			(SEQUENCER_PROC(_arch 2 0 52(_prcs(_wait_for)(_trgt(2)))))
			(DATA_RD_PROC(_arch 3 0 60(_prcs(_wait_for)(_trgt(0)(4)(8))(_mon)(_read(0)(4)(8)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50529026 50463491 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . sim 9 -1)
)
I 000051 55 5896          1750110764706 Structural
(_unit VHDL(mppt 0 5(structural 0 20))
	(_version vef)
	(_time 1750110764707 2025.06.16 15:52:44)
	(_source(\../src/MPPT.vhd\))
	(_parameters tan)
	(_code 26767623207072317327627d772126212220722126)
	(_ent
		(_time 1750103537419)
	)
	(_comp
		(LoadRegister
			(_object
				(_gen(_int BusWidth -2 0 24(_ent((i 16)))))
				(_port(_int RST -1 0 27(_ent (_in))))
				(_port(_int CLK -1 0 28(_ent (_in))))
				(_port(_int LDR -1 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~13 0 30(_array -1((_dto c 4 i 0)))))
				(_port(_int DIN 10 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 31(_array -1((_dto c 5 i 0)))))
				(_port(_int DOUT 11 0 31(_ent (_out))))
			)
		)
		(PID
			(_object
				(_port(_int RST -1 0 37(_ent (_in))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int STR -1 0 39(_ent (_in))))
				(_port(_int XIN 2 0 40(_ent (_in))))
				(_port(_int UOUT 3 0 41(_ent (_out))))
			)
		)
		(PWM_Comp_deadtime
			(_object
				(_gen(_int bits -2 0 47(_ent((i 10)))))
				(_gen(_int deadtime -2 0 48(_ent((i 100)))))
				(_gen(_int freq -2 0 49(_ent((i 50000)))))
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int RST -1 0 53(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{bits-1~downto~0}~13 0 54(_array -1((_dto c 6 i 0)))))
				(_port(_int DUT 10 0 54(_ent (_in))))
				(_port(_int PWM -1 0 55(_ent (_out))))
				(_port(_int PWM_comp -1 0 56(_ent (_out))))
				(_port(_int DEB -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst LDR_1 0 77(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(DATA_INA))
			((DOUT)(DATA_BUFFER))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst LDR_2 0 89(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(DATA_BUFFER))
			((DOUT)(DATA_BUFFER_LAST))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U_PID 0 143(_comp PID)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STR)(STR_PID))
			((XIN)(ERR_BUFFER))
			((UOUT)(DUT_INC))
		)
		(_use(_ent . PID)
		)
	)
	(_inst U_PWM 0 152(_comp PWM_Comp_deadtime)
		(_gen
			((bits)((i 12)))
			((deadtime)((i 100)))
			((freq)((i 25000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((DUT)(DUTY_PWM))
			((PWM)(Hi_MOSFET))
			((PWM_comp)(Lo_MOSFET))
			((DEB)(_open))
		)
		(_use(_ent . PWM_Comp_deadtime)
			(_gen
				((bits)((i 12)))
				((deadtime)((i 100)))
				((freq)((i 25000)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((DUT)(DUT))
				((PWM)(PWM))
				((PWM_comp)(PWM_comp))
				((DEB)(DEB))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int STR -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int DATA_INA 0 0 10(_ent(_in))))
		(_port(_int ERR 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int DUT 1 0 12(_ent(_out))))
		(_port(_int PWR 0 0 13(_ent(_out))))
		(_port(_int Hi_MOSFET -1 0 14(_ent(_out))))
		(_port(_int Lo_MOSFET -1 0 15(_ent(_out))))
		(_port(_int SHTDWN -1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 41(_array -1((_dto i 10 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 61(_array -1((_dto i 11 i 0)))))
		(_cnst(_int MAX_CYCLE 4 0 61(_arch(_string \"101111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_int DATA_BUFFER 5 0 63(_arch(_uni((_others(i 2)))))))
		(_sig(_int DATA_BUFFER_LAST 5 0 64(_arch(_uni((_others(i 2)))))))
		(_sig(_int ERR_BUFFER 5 0 65(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~136 0 66(_array -1((_dto i 10 i 0)))))
		(_sig(_int DUT_INC 6 0 66(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 67(_array -1((_dto i 11 i 0)))))
		(_sig(_int DUTY_PWM 7 0 67(_arch(_uni((_others(i 2)))))))
		(_sig(_int STR_PREV -1 0 68(_arch(_uni((i 2))))))
		(_sig(_int STR_PID -1 0 69(_arch(_uni))))
		(_sig(_int FIRST_RUN -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 103(_array -1((_dto i 15 i 0)))))
		(_var(_int TEMP_ERR 8 0 103(_prcs 2((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 104(_array -1((_dto i 11 i 0)))))
		(_var(_int TEMP_DUTY 9 0 104(_prcs 2((_others(i 2))))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((PWR)(DATA_INA)))(_trgt(6))(_sens(3)))))
			(line__74(_arch 1 0 74(_assignment(_alias((SHTDWN)(_string \"1"\)))(_trgt(9)))))
			(ERR_PROC(_arch 2 0 102(_prcs(_simple)(_trgt(12)(14)(15)(16)(17)(4))(_sens(0)(1))(_read(10)(11)(12)(13)(14)(15)(17)(2)))))
			(line__141(_arch 3 0 141(_assignment(_alias((DUT)(DUTY_PWM)))(_trgt(5))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027)
	)
	(_model . Structural 7 -1)
)
I 000044 55 2269          1750110769936 sim
(_unit VHDL(mppt_tb 0 5(sim 0 8))
	(_version vef)
	(_time 1750110769937 2025.06.16 15:52:49)
	(_source(\../src/MPPT_tb.vhd\))
	(_parameters tan)
	(_code 999fc59790cfcd8e989cdfc2cc9f9b9fcd9e999e99)
	(_ent
		(_time 1750105553871)
	)
	(_inst DUT 0 30(_ent . MPPT)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((STR)(clk_fs))
			((DATA_INA)(DATA_RD))
			((ERR)(_open))
			((DUT)(_open))
			((PWR)(_open))
			((Hi_MOSFET)(hi_mos))
			((Lo_MOSFET)(lo_mos))
			((SHTDWN)(shtdwn))
		)
	)
	(_object
		(_cnst(_int clk_hz -1 0 10(_arch((i 50000000)))))
		(_cnst(_int \1~sec/clk_hz\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int clk_period -2 0 11(_arch gms(_code 5))))
		(_cnst(_int clk_fs_hz -1 0 13(_arch((i 10000)))))
		(_cnst(_int \1~sec/clk_fs_hz\ -2 0 0(_int gms(_code 6))))
		(_cnst(_int clk_fs_period -2 0 14(_arch gms(_code 7))))
		(_sig(_int increase -1 0 16(_arch(_uni((i 10))))))
		(_sig(_int clk -3 0 18(_arch(_uni((i 3))))))
		(_sig(_int rst -3 0 19(_arch(_uni((i 3))))))
		(_sig(_int clk_fs -3 0 20(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -3((_dto i 15 i 0)))))
		(_sig(_int DATA_RD 0 0 21(_arch(_uni((_others(i 2)))))))
		(_sig(_int hi_mos -3 0 22(_arch(_uni((i 2))))))
		(_sig(_int lo_mos -3 0 23(_arch(_uni((i 2))))))
		(_sig(_int shtdwn -3 0 24(_arch(_uni((i 2))))))
		(_sig(_int flag -3 0 25(_arch(_uni((i 2))))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 8))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(1)))))
			(CLK_FS_PRO(_arch 1 0 44(_prcs(_wait_for)(_trgt(3)))))
			(SEQUENCER_PROC(_arch 2 0 52(_prcs(_wait_for)(_trgt(2)))))
			(DATA_RD_PROC(_arch 3 0 60(_prcs(_wait_for)(_trgt(0)(4)(8))(_mon)(_read(0)(4)(8)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50529026 50463491 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . sim 9 -1)
)
I 000051 55 7546          1750111540211 Structural
(_unit VHDL(pid 0 6(structural 0 16))
	(_version vef)
	(_time 1750111540212 2025.06.16 16:05:40)
	(_source(\../src/PID.vhd\))
	(_parameters tan)
	(_code 72267b737925226575206b28277572747b74767572)
	(_ent
		(_time 1750103537480)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int RST -1 0 20(_ent (_in))))
				(_port(_int CLK -1 0 21(_ent (_in))))
				(_port(_int SET -1 0 22(_ent (_in))))
				(_port(_int CLR -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FreeRunCounter
			(_object
				(_gen(_int buswidth -2 0 43(_ent((i 8)))))
				(_port(_int RST -1 0 46(_ent (_in))))
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int INC -1 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 49(_array -1((_dto c 4 i 0)))))
				(_port(_int CNT 12 0 49(_ent (_out))))
			)
		)
		(CountDown
			(_object
				(_gen(_int Ticks -2 0 31(_ent((i 10)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int DEC -1 0 36(_ent (_in))))
				(_port(_int RDY -1 0 37(_ent (_out))))
			)
		)
		(LoadRegister
			(_object
				(_gen(_int BusWidth -2 0 55(_ent((i 7)))))
				(_port(_int RST -1 0 58(_ent (_in))))
				(_port(_int CLK -1 0 59(_ent (_in))))
				(_port(_int LDR -1 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 61(_array -1((_dto c 5 i 0)))))
				(_port(_int DIN 12 0 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~134 0 62(_array -1((_dto c 6 i 0)))))
				(_port(_int DOUT 13 0 62(_ent (_out))))
			)
		)
		(CoefficientROM
			(_object
				(_port(_int SEL 2 0 68(_ent (_in))))
				(_port(_int QOUT 3 0 69(_ent (_out))))
			)
		)
		(Saturation
			(_object
				(_port(_int DIN 4 0 76(_ent (_in))))
				(_port(_int DOUT 5 0 77(_ent (_out))))
			)
		)
	)
	(_inst U01 0 99(_comp LatchSR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((SET)(STR))
			((CLR)(EOC))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR)
		)
	)
	(_inst U02 0 101(_comp FreeRunCounter)
		(_gen
			((buswidth)((i 2)))
		)
		(_port
			((RST)(ENA))
			((CLK)(CLK))
			((INC)((i 3)))
			((CNT)(SEL))
		)
		(_use(_ent . FreeRunCounter)
			(_gen
				((buswidth)((i 2)))
			)
			(_port
				((inc)(INC))
				((clk)(CLK))
				((rst)(RST))
				((cnt)(CNT))
			)
		)
	)
	(_inst U03 0 103(_comp CountDown)
		(_gen
			((Ticks)((i 3)))
		)
		(_port
			((CLK)(CLK))
			((RST)(ENA))
			((DEC)((i 3)))
			((RDY)(EOC))
		)
		(_use(_ent . CountDown)
			(_gen
				((Ticks)((i 3)))
			)
			(_port
				((clk)(CLK))
				((rst)(RST))
				((dec)(DEC))
				((rdy)(RDY))
			)
		)
	)
	(_inst U04 0 105(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(XIN))
			((DOUT)(EK0))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U05 0 106(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(EK0))
			((DOUT)(EK1))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U06 0 107(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(EK1))
			((DOUT)(EK2))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U07 0 115(_comp CoefficientROM)
		(_port
			((SEL)(SEL))
			((QOUT)(QMUX))
		)
		(_use(_ent . CoefficientROM)
		)
	)
	(_inst U19 0 121(_comp LoadRegister)
		(_gen
			((BusWidth)((i 48)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(ENA))
			((DIN)(RSUM))
			((DOUT)(ACCU))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 48)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U20 0 122(_comp LoadRegister)
		(_gen
			((BusWidth)((i 48)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(EOC))
			((DIN)(ACCU))
			((DOUT)(UNSAT))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 48)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U22 0 124(_comp Saturation)
		(_port
			((DIN)(UNSAT))
			((DOUT)(UOUT))
		)
		(_use(_ent . Saturation)
		)
	)
	(_object
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int STR -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int XIN 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 12(_array -1((_dto i 10 i 0)))))
		(_port(_int UOUT 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 68(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{26~downto~0}~13 0 69(_array -1((_dto i 26 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{47~downto~0}~13 0 76(_array -1((_dto i 47 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77(_array -1((_dto i 10 i 0)))))
		(_sig(_int ENA -1 0 84(_arch(_uni))))
		(_sig(_int EOC -1 0 84(_arch(_uni))))
		(_sig(_int RSS -1 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 85(_array -1((_dto i 1 i 0)))))
		(_sig(_int SEL 6 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 86(_array -1((_dto i 15 i 0)))))
		(_sig(_int EK0 7 0 86(_arch(_uni((_others(i 2)))))))
		(_sig(_int EK1 7 0 86(_arch(_uni((_others(i 2)))))))
		(_sig(_int EK2 7 0 86(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 87(_array -1((_dto i 17 i 0)))))
		(_sig(_int EMUX 8 0 87(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{26~downto~0}~138 0 88(_array -1((_dto i 26 i 0)))))
		(_sig(_int QMUX 9 0 88(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{44~downto~0}~13 0 89(_array -1((_dto i 44 i 0)))))
		(_sig(_int MULT 10 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{47~downto~0}~1310 0 90(_array -1((_dto i 47 i 0)))))
		(_sig(_int EMUL 11 0 90(_arch(_uni))))
		(_sig(_int RSUM 11 0 91(_arch(_uni((_others(i 2)))))))
		(_sig(_int ACCU 11 0 92(_arch(_uni((_others(i 2)))))))
		(_sig(_int UNSAT 11 0 93(_arch(_uni))))
		(_prcs
			(line__109(_arch 0 0 109(_assignment(_trgt(12))(_sens(8)(9)(10)(11)))))
			(line__117(_arch 1 0 117(_assignment(_trgt(14))(_sens(12)(13)))))
			(line__118(_arch 2 0 118(_assignment(_trgt(15))(_sens(14)))))
			(line__119(_arch 3 0 119(_assignment(_trgt(16))(_sens(15)(17)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_SIGNED(2 UNRESOLVED_SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . Structural 7 -1)
)
I 000051 55 7546          1750111585168 Structural
(_unit VHDL(pid 0 6(structural 0 16))
	(_version vef)
	(_time 1750111585169 2025.06.16 16:06:25)
	(_source(\../src/PID.vhd\))
	(_parameters tan)
	(_code 1b1b121c404c4b0c1c4902414e1c1b1d121d1f1c1b)
	(_ent
		(_time 1750103537480)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int RST -1 0 20(_ent (_in))))
				(_port(_int CLK -1 0 21(_ent (_in))))
				(_port(_int SET -1 0 22(_ent (_in))))
				(_port(_int CLR -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FreeRunCounter
			(_object
				(_gen(_int buswidth -2 0 43(_ent((i 8)))))
				(_port(_int RST -1 0 46(_ent (_in))))
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int INC -1 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 49(_array -1((_dto c 4 i 0)))))
				(_port(_int CNT 12 0 49(_ent (_out))))
			)
		)
		(CountDown
			(_object
				(_gen(_int Ticks -2 0 31(_ent((i 10)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int DEC -1 0 36(_ent (_in))))
				(_port(_int RDY -1 0 37(_ent (_out))))
			)
		)
		(LoadRegister
			(_object
				(_gen(_int BusWidth -2 0 55(_ent((i 7)))))
				(_port(_int RST -1 0 58(_ent (_in))))
				(_port(_int CLK -1 0 59(_ent (_in))))
				(_port(_int LDR -1 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 61(_array -1((_dto c 5 i 0)))))
				(_port(_int DIN 12 0 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~134 0 62(_array -1((_dto c 6 i 0)))))
				(_port(_int DOUT 13 0 62(_ent (_out))))
			)
		)
		(CoefficientROM
			(_object
				(_port(_int SEL 2 0 68(_ent (_in))))
				(_port(_int QOUT 3 0 69(_ent (_out))))
			)
		)
		(Saturation
			(_object
				(_port(_int DIN 4 0 76(_ent (_in))))
				(_port(_int DOUT 5 0 77(_ent (_out))))
			)
		)
	)
	(_inst U01 0 99(_comp LatchSR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((SET)(STR))
			((CLR)(EOC))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR)
		)
	)
	(_inst U02 0 101(_comp FreeRunCounter)
		(_gen
			((buswidth)((i 2)))
		)
		(_port
			((RST)(ENA))
			((CLK)(CLK))
			((INC)((i 3)))
			((CNT)(SEL))
		)
		(_use(_ent . FreeRunCounter)
			(_gen
				((buswidth)((i 2)))
			)
			(_port
				((inc)(INC))
				((clk)(CLK))
				((rst)(RST))
				((cnt)(CNT))
			)
		)
	)
	(_inst U03 0 103(_comp CountDown)
		(_gen
			((Ticks)((i 3)))
		)
		(_port
			((CLK)(CLK))
			((RST)(ENA))
			((DEC)((i 3)))
			((RDY)(EOC))
		)
		(_use(_ent . CountDown)
			(_gen
				((Ticks)((i 3)))
			)
			(_port
				((clk)(CLK))
				((rst)(RST))
				((dec)(DEC))
				((rdy)(RDY))
			)
		)
	)
	(_inst U04 0 105(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(XIN))
			((DOUT)(EK0))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U05 0 106(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(EK0))
			((DOUT)(EK1))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U06 0 107(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(EK1))
			((DOUT)(EK2))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U07 0 115(_comp CoefficientROM)
		(_port
			((SEL)(SEL))
			((QOUT)(QMUX))
		)
		(_use(_ent . CoefficientROM)
		)
	)
	(_inst U19 0 121(_comp LoadRegister)
		(_gen
			((BusWidth)((i 48)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(ENA))
			((DIN)(RSUM))
			((DOUT)(ACCU))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 48)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U20 0 122(_comp LoadRegister)
		(_gen
			((BusWidth)((i 48)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(EOC))
			((DIN)(ACCU))
			((DOUT)(UNSAT))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 48)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U22 0 124(_comp Saturation)
		(_port
			((DIN)(UNSAT))
			((DOUT)(UOUT))
		)
		(_use(_ent . Saturation)
		)
	)
	(_object
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int STR -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int XIN 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 12(_array -1((_dto i 10 i 0)))))
		(_port(_int UOUT 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 68(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{26~downto~0}~13 0 69(_array -1((_dto i 26 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{47~downto~0}~13 0 76(_array -1((_dto i 47 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77(_array -1((_dto i 10 i 0)))))
		(_sig(_int ENA -1 0 84(_arch(_uni))))
		(_sig(_int EOC -1 0 84(_arch(_uni))))
		(_sig(_int RSS -1 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 85(_array -1((_dto i 1 i 0)))))
		(_sig(_int SEL 6 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 86(_array -1((_dto i 15 i 0)))))
		(_sig(_int EK0 7 0 86(_arch(_uni((_others(i 2)))))))
		(_sig(_int EK1 7 0 86(_arch(_uni((_others(i 2)))))))
		(_sig(_int EK2 7 0 86(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 87(_array -1((_dto i 17 i 0)))))
		(_sig(_int EMUX 8 0 87(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{26~downto~0}~138 0 88(_array -1((_dto i 26 i 0)))))
		(_sig(_int QMUX 9 0 88(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{44~downto~0}~13 0 89(_array -1((_dto i 44 i 0)))))
		(_sig(_int MULT 10 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{47~downto~0}~1310 0 90(_array -1((_dto i 47 i 0)))))
		(_sig(_int EMUL 11 0 90(_arch(_uni))))
		(_sig(_int RSUM 11 0 91(_arch(_uni((_others(i 2)))))))
		(_sig(_int ACCU 11 0 92(_arch(_uni((_others(i 2)))))))
		(_sig(_int UNSAT 11 0 93(_arch(_uni))))
		(_prcs
			(line__109(_arch 0 0 109(_assignment(_trgt(12))(_sens(8)(9)(10)(11)))))
			(line__117(_arch 1 0 117(_assignment(_trgt(14))(_sens(12)(13)))))
			(line__118(_arch 2 0 118(_assignment(_trgt(15))(_sens(14)))))
			(line__119(_arch 3 0 119(_assignment(_trgt(16))(_sens(15)(17)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_SIGNED(2 UNRESOLVED_SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . Structural 7 -1)
)
I 000044 55 1963          1750111631822 sim
(_unit VHDL(pid_tb 0 8(sim 0 11))
	(_version vef)
	(_time 1750111631823 2025.06.16 16:07:11)
	(_source(\../src/PID_tb.vhd\))
	(_parameters tan)
	(_code 5b5e0d58000c0b4e0e554f01085c5b5d525d5f5e0d)
	(_ent
		(_time 1750111588179)
	)
	(_inst DUT 0 29(_ent . PID)
		(_port
			((RST)(rst))
			((CLK)(clk))
			((STR)(str))
			((XIN)(xin))
			((UOUT)(uout))
		)
	)
	(_object
		(_cnst(_int clk_hz -1 0 13(_arch((i 50000000)))))
		(_cnst(_int \1~sec/clk_hz\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int clk_period -2 0 14(_arch gms(_code 4))))
		(_cnst(_int clk_fs_hz -1 0 16(_arch((i 10000)))))
		(_cnst(_int \1~sec/clk_fs_hz\ -2 0 0(_int gms(_code 5))))
		(_cnst(_int clk_fs_period -2 0 17(_arch gms(_code 6))))
		(_sig(_int clk -3 0 19(_arch(_uni((i 3))))))
		(_sig(_int rst -3 0 20(_arch(_uni((i 3))))))
		(_sig(_int str -3 0 21(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -3((_dto i 15 i 0)))))
		(_sig(_int xin 0 0 22(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 23(_array -3((_dto i 10 i 0)))))
		(_sig(_int uout 1 0 23(_arch(_uni))))
		(_sig(_int flag -3 0 24(_arch(_uni((i 2))))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 7))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(0))(_sens(0)))))
			(SEQUENCER_PROC(_arch 1 0 38(_prcs(_wait_for)(_trgt(1)))))
			(STR_PROC(_arch 2 0 46(_prcs(_wait_for)(_trgt(2)(3))(_mon)(_read(3)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(TEXTIO))(std(ENV)))
	(_static
		(50529027 50529027 50529027 33751811)
	)
	(_model . sim 8 -1)
)
I 000044 55 1963          1750111676804 sim
(_unit VHDL(pid_tb 0 8(sim 0 11))
	(_version vef)
	(_time 1750111676805 2025.06.16 16:07:56)
	(_source(\../src/PID_tb.vhd\))
	(_parameters tan)
	(_code 0457520209535411510a105e570304020d02000152)
	(_ent
		(_time 1750111676798)
	)
	(_inst DUT 0 29(_ent . PID)
		(_port
			((RST)(rst))
			((CLK)(clk))
			((STR)(str))
			((XIN)(xin))
			((UOUT)(uout))
		)
	)
	(_object
		(_cnst(_int clk_hz -1 0 13(_arch((i 50000000)))))
		(_cnst(_int \1~sec/clk_hz\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int clk_period -2 0 14(_arch gms(_code 4))))
		(_cnst(_int clk_fs_hz -1 0 16(_arch((i 10000)))))
		(_cnst(_int \1~sec/clk_fs_hz\ -2 0 0(_int gms(_code 5))))
		(_cnst(_int clk_fs_period -2 0 17(_arch gms(_code 6))))
		(_sig(_int clk -3 0 19(_arch(_uni((i 3))))))
		(_sig(_int rst -3 0 20(_arch(_uni((i 3))))))
		(_sig(_int str -3 0 21(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -3((_dto i 15 i 0)))))
		(_sig(_int xin 0 0 22(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 23(_array -3((_dto i 10 i 0)))))
		(_sig(_int uout 1 0 23(_arch(_uni))))
		(_sig(_int flag -3 0 24(_arch(_uni((i 2))))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 7))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(0))(_sens(0)))))
			(SEQUENCER_PROC(_arch 1 0 38(_prcs(_wait_for)(_trgt(1)))))
			(STR_PROC(_arch 2 0 46(_prcs(_wait_for)(_trgt(2)(3))(_mon)(_read(3)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(TEXTIO))(std(ENV)))
	(_static
		(50529027 50529027 50529027 33751811)
	)
	(_model . sim 8 -1)
)
I 000044 55 1964          1750111721558 sim
(_unit VHDL(pid_tb 0 8(sim 0 11))
	(_version vef)
	(_time 1750111721559 2025.06.16 16:08:41)
	(_source(\../src/PID_tb.vhd\))
	(_parameters tan)
	(_code e2edb6b1e9b5b2f7b7ecf6b8b1e5e2e4ebe4e6e7b4)
	(_ent
		(_time 1750111676797)
	)
	(_inst DUT 0 29(_ent . PID)
		(_port
			((RST)(rst))
			((CLK)(clk))
			((STR)(str))
			((XIN)(xin))
			((UOUT)(uout))
		)
	)
	(_object
		(_cnst(_int clk_hz -1 0 13(_arch((i 50000000)))))
		(_cnst(_int \1~sec/clk_hz\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int clk_period -2 0 14(_arch gms(_code 4))))
		(_cnst(_int clk_fs_hz -1 0 16(_arch((i 100000)))))
		(_cnst(_int \1~sec/clk_fs_hz\ -2 0 0(_int gms(_code 5))))
		(_cnst(_int clk_fs_period -2 0 17(_arch gms(_code 6))))
		(_sig(_int clk -3 0 19(_arch(_uni((i 3))))))
		(_sig(_int rst -3 0 20(_arch(_uni((i 3))))))
		(_sig(_int str -3 0 21(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -3((_dto i 15 i 0)))))
		(_sig(_int xin 0 0 22(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 23(_array -3((_dto i 10 i 0)))))
		(_sig(_int uout 1 0 23(_arch(_uni))))
		(_sig(_int flag -3 0 24(_arch(_uni((i 2))))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 7))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(0))(_sens(0)))))
			(SEQUENCER_PROC(_arch 1 0 38(_prcs(_wait_for)(_trgt(1)))))
			(STR_PROC(_arch 2 0 46(_prcs(_wait_for)(_trgt(2)(3))(_mon)(_read(3)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(TEXTIO))(std(ENV)))
	(_static
		(50529027 50529027 50529027 33751811)
	)
	(_model . sim 8 -1)
)
I 000044 55 1964          1750111724622 sim
(_unit VHDL(pid_tb 0 8(sim 0 11))
	(_version vef)
	(_time 1750111724623 2025.06.16 16:08:44)
	(_source(\../src/PID_tb.vhd\))
	(_parameters tan)
	(_code d8d6d18ad98f88cd8dd6cc828bdfd8ded1dedcdd8e)
	(_ent
		(_time 1750111676797)
	)
	(_inst DUT 0 29(_ent . PID)
		(_port
			((RST)(rst))
			((CLK)(clk))
			((STR)(str))
			((XIN)(xin))
			((UOUT)(uout))
		)
	)
	(_object
		(_cnst(_int clk_hz -1 0 13(_arch((i 50000000)))))
		(_cnst(_int \1~sec/clk_hz\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int clk_period -2 0 14(_arch gms(_code 4))))
		(_cnst(_int clk_fs_hz -1 0 16(_arch((i 100000)))))
		(_cnst(_int \1~sec/clk_fs_hz\ -2 0 0(_int gms(_code 5))))
		(_cnst(_int clk_fs_period -2 0 17(_arch gms(_code 6))))
		(_sig(_int clk -3 0 19(_arch(_uni((i 3))))))
		(_sig(_int rst -3 0 20(_arch(_uni((i 3))))))
		(_sig(_int str -3 0 21(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -3((_dto i 15 i 0)))))
		(_sig(_int xin 0 0 22(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 23(_array -3((_dto i 10 i 0)))))
		(_sig(_int uout 1 0 23(_arch(_uni))))
		(_sig(_int flag -3 0 24(_arch(_uni((i 2))))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 7))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(0))(_sens(0)))))
			(SEQUENCER_PROC(_arch 1 0 38(_prcs(_wait_for)(_trgt(1)))))
			(STR_PROC(_arch 2 0 46(_prcs(_wait_for)(_trgt(2)(3))(_mon)(_read(3)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(TEXTIO))(std(ENV)))
	(_static
		(50529027 50529027 50529027 33751811)
	)
	(_model . sim 8 -1)
)
I 000051 55 7431          1750111826632 Structural
(_unit VHDL(pid 0 6(structural 0 16))
	(_version vef)
	(_time 1750111826633 2025.06.16 16:10:26)
	(_source(\../src/PID.vhd\))
	(_parameters tan)
	(_code 484d404a491f185f4f1a51121d4f484e414e4c4f48)
	(_ent
		(_time 1750111826625)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int RST -1 0 20(_ent (_in))))
				(_port(_int CLK -1 0 21(_ent (_in))))
				(_port(_int SET -1 0 22(_ent (_in))))
				(_port(_int CLR -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FreeRunCounter
			(_object
				(_gen(_int buswidth -2 0 43(_ent((i 8)))))
				(_port(_int RST -1 0 46(_ent (_in))))
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int INC -1 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 49(_array -1((_dto c 4 i 0)))))
				(_port(_int CNT 12 0 49(_ent (_out))))
			)
		)
		(CountDown
			(_object
				(_gen(_int Ticks -2 0 31(_ent((i 10)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int DEC -1 0 36(_ent (_in))))
				(_port(_int RDY -1 0 37(_ent (_out))))
			)
		)
		(LoadRegister
			(_object
				(_gen(_int BusWidth -2 0 55(_ent((i 7)))))
				(_port(_int RST -1 0 58(_ent (_in))))
				(_port(_int CLK -1 0 59(_ent (_in))))
				(_port(_int LDR -1 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 61(_array -1((_dto c 5 i 0)))))
				(_port(_int DIN 12 0 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~134 0 62(_array -1((_dto c 6 i 0)))))
				(_port(_int DOUT 13 0 62(_ent (_out))))
			)
		)
		(CoefficientROM
			(_object
				(_port(_int SEL 2 0 68(_ent (_in))))
				(_port(_int QOUT 3 0 69(_ent (_out))))
			)
		)
		(Saturation
			(_object
				(_port(_int DIN 4 0 76(_ent (_in))))
				(_port(_int DOUT 5 0 77(_ent (_out))))
			)
		)
	)
	(_inst U01 0 99(_comp LatchSR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((SET)(STR))
			((CLR)(EOC))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR)
		)
	)
	(_inst U02 0 101(_comp FreeRunCounter)
		(_gen
			((buswidth)((i 2)))
		)
		(_port
			((RST)(ENA))
			((CLK)(CLK))
			((INC)((i 3)))
			((CNT)(SEL))
		)
		(_use(_ent . FreeRunCounter)
			(_gen
				((buswidth)((i 2)))
			)
			(_port
				((inc)(INC))
				((clk)(CLK))
				((rst)(RST))
				((cnt)(CNT))
			)
		)
	)
	(_inst U03 0 103(_comp CountDown)
		(_gen
			((Ticks)((i 3)))
		)
		(_port
			((CLK)(CLK))
			((RST)(ENA))
			((DEC)((i 3)))
			((RDY)(EOC))
		)
		(_use(_ent . CountDown)
			(_gen
				((Ticks)((i 3)))
			)
			(_port
				((clk)(CLK))
				((rst)(RST))
				((dec)(DEC))
				((rdy)(RDY))
			)
		)
	)
	(_inst U04 0 105(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(XIN))
			((DOUT)(EK0))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U05 0 106(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(EK0))
			((DOUT)(EK1))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U06 0 107(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(EK1))
			((DOUT)(EK2))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U07 0 115(_comp CoefficientROM)
		(_port
			((SEL)(SEL))
			((QOUT)(QMUX))
		)
		(_use(_ent . CoefficientROM)
		)
	)
	(_inst U19 0 121(_comp LoadRegister)
		(_gen
			((BusWidth)((i 48)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(ENA))
			((DIN)(RSUM))
			((DOUT)(ACCU))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 48)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U20 0 122(_comp LoadRegister)
		(_gen
			((BusWidth)((i 48)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(EOC))
			((DIN)(ACCU))
			((DOUT)(UNSAT))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 48)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U22 0 124(_comp Saturation)
		(_port
			((DIN)(UNSAT))
			((DOUT)(UOUT))
		)
		(_use(_ent . Saturation)
		)
	)
	(_object
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int STR -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int XIN 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 12(_array -1((_dto i 10 i 0)))))
		(_port(_int UOUT 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 68(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{26~downto~0}~13 0 69(_array -1((_dto i 26 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{47~downto~0}~13 0 76(_array -1((_dto i 47 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77(_array -1((_dto i 10 i 0)))))
		(_sig(_int ENA -1 0 84(_arch(_uni))))
		(_sig(_int EOC -1 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 85(_array -1((_dto i 1 i 0)))))
		(_sig(_int SEL 6 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 86(_array -1((_dto i 15 i 0)))))
		(_sig(_int EK0 7 0 86(_arch(_uni((_others(i 2)))))))
		(_sig(_int EK1 7 0 86(_arch(_uni((_others(i 2)))))))
		(_sig(_int EK2 7 0 86(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 87(_array -1((_dto i 17 i 0)))))
		(_sig(_int EMUX 8 0 87(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{26~downto~0}~138 0 88(_array -1((_dto i 26 i 0)))))
		(_sig(_int QMUX 9 0 88(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{44~downto~0}~13 0 89(_array -1((_dto i 44 i 0)))))
		(_sig(_int MULT 10 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{47~downto~0}~1310 0 90(_array -1((_dto i 47 i 0)))))
		(_sig(_int EMUL 11 0 90(_arch(_uni))))
		(_sig(_int RSUM 11 0 91(_arch(_uni((_others(i 2)))))))
		(_sig(_int ACCU 11 0 92(_arch(_uni((_others(i 2)))))))
		(_sig(_int UNSAT 11 0 93(_arch(_uni))))
		(_prcs
			(line__109(_arch 0 0 109(_assignment(_trgt(11))(_sens(7)(8)(9)(10)))))
			(line__117(_arch 1 0 117(_assignment(_trgt(13))(_sens(11)(12)))))
			(line__118(_arch 2 0 118(_assignment(_trgt(14))(_sens(13)))))
			(line__119(_arch 3 0 119(_assignment(_trgt(15))(_sens(14)(16)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . Structural 7 -1)
)
I 000044 55 1964          1750111834113 sim
(_unit VHDL(pid_tb 0 8(sim 0 11))
	(_version vef)
	(_time 1750111834114 2025.06.16 16:10:34)
	(_source(\../src/PID_tb.vhd\))
	(_parameters tan)
	(_code 8487818a89d3d491d18a90ded78384828d828081d2)
	(_ent
		(_time 1750111676797)
	)
	(_inst DUT 0 29(_ent . PID)
		(_port
			((RST)(rst))
			((CLK)(clk))
			((STR)(str))
			((XIN)(xin))
			((UOUT)(uout))
		)
	)
	(_object
		(_cnst(_int clk_hz -1 0 13(_arch((i 50000000)))))
		(_cnst(_int \1~sec/clk_hz\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int clk_period -2 0 14(_arch gms(_code 4))))
		(_cnst(_int clk_fs_hz -1 0 16(_arch((i 100000)))))
		(_cnst(_int \1~sec/clk_fs_hz\ -2 0 0(_int gms(_code 5))))
		(_cnst(_int clk_fs_period -2 0 17(_arch gms(_code 6))))
		(_sig(_int clk -3 0 19(_arch(_uni((i 3))))))
		(_sig(_int rst -3 0 20(_arch(_uni((i 3))))))
		(_sig(_int str -3 0 21(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -3((_dto i 15 i 0)))))
		(_sig(_int xin 0 0 22(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 23(_array -3((_dto i 10 i 0)))))
		(_sig(_int uout 1 0 23(_arch(_uni))))
		(_sig(_int flag -3 0 24(_arch(_uni((i 2))))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 7))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(0))(_sens(0)))))
			(SEQUENCER_PROC(_arch 1 0 38(_prcs(_wait_for)(_trgt(1)))))
			(STR_PROC(_arch 2 0 46(_prcs(_wait_for)(_trgt(2)(3))(_mon)(_read(3)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(TEXTIO))(std(ENV)))
	(_static
		(50529027 50529027 50529027 33751811)
	)
	(_model . sim 8 -1)
)
I 000044 55 1908          1750111917987 sim
(_unit VHDL(pid_tb 0 8(sim 0 11))
	(_version vef)
	(_time 1750111917988 2025.06.16 16:11:57)
	(_source(\../src/PID_tb.vhd\))
	(_parameters tan)
	(_code 27287323297077327229337d742027212e21232271)
	(_ent
		(_time 1750111676797)
	)
	(_inst DUT 0 29(_ent . PID)
		(_port
			((RST)(rst))
			((CLK)(clk))
			((STR)(str))
			((XIN)(xin))
			((UOUT)(uout))
		)
	)
	(_object
		(_cnst(_int clk_hz -1 0 13(_arch((i 50000000)))))
		(_cnst(_int \1~sec/clk_hz\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int clk_period -2 0 14(_arch gms(_code 4))))
		(_cnst(_int clk_fs_hz -1 0 16(_arch((i 100000)))))
		(_cnst(_int \1~sec/clk_fs_hz\ -2 0 0(_int gms(_code 5))))
		(_cnst(_int clk_fs_period -2 0 17(_arch gms(_code 6))))
		(_sig(_int clk -3 0 19(_arch(_uni((i 3))))))
		(_sig(_int rst -3 0 20(_arch(_uni((i 3))))))
		(_sig(_int str -3 0 21(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -3((_dto i 15 i 0)))))
		(_sig(_int xin 0 0 22(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 23(_array -3((_dto i 10 i 0)))))
		(_sig(_int uout 1 0 23(_arch(_uni))))
		(_sig(_int flag -3 0 24(_arch(_uni((i 2))))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 7))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(0))(_sens(0)))))
			(SEQUENCER_PROC(_arch 1 0 38(_prcs(_wait_for)(_trgt(1)))))
			(STR_PROC(_arch 2 0 46(_prcs(_wait_for)(_trgt(2)(3))(_mon)(_read(3)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(TEXTIO))(std(ENV)))
	(_model . sim 8 -1)
)
I 000044 55 1908          1750112030941 sim
(_unit VHDL(pid_tb 0 8(sim 0 11))
	(_version vef)
	(_time 1750112030942 2025.06.16 16:13:50)
	(_source(\../src/PID_tb.vhd\))
	(_parameters tan)
	(_code 6162676169363174346f753b326661676867656437)
	(_ent
		(_time 1750111676797)
	)
	(_inst DUT 0 29(_ent . PID)
		(_port
			((RST)(rst))
			((CLK)(clk))
			((STR)(str))
			((XIN)(xin))
			((UOUT)(uout))
		)
	)
	(_object
		(_cnst(_int clk_hz -1 0 13(_arch((i 50000000)))))
		(_cnst(_int \1~sec/clk_hz\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int clk_period -2 0 14(_arch gms(_code 4))))
		(_cnst(_int clk_fs_hz -1 0 16(_arch((i 100000)))))
		(_cnst(_int \1~sec/clk_fs_hz\ -2 0 0(_int gms(_code 5))))
		(_cnst(_int clk_fs_period -2 0 17(_arch gms(_code 6))))
		(_sig(_int clk -3 0 19(_arch(_uni((i 3))))))
		(_sig(_int rst -3 0 20(_arch(_uni((i 3))))))
		(_sig(_int str -3 0 21(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -3((_dto i 15 i 0)))))
		(_sig(_int xin 0 0 22(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 23(_array -3((_dto i 10 i 0)))))
		(_sig(_int uout 1 0 23(_arch(_uni))))
		(_sig(_int flag -3 0 24(_arch(_uni((i 2))))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 7))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(0))(_sens(0)))))
			(SEQUENCER_PROC(_arch 1 0 38(_prcs(_wait_for)(_trgt(1)))))
			(STR_PROC(_arch 2 0 46(_prcs(_wait_for)(_trgt(2)(3))(_mon)(_read(3)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(TEXTIO))(std(ENV)))
	(_model . sim 8 -1)
)
I 000044 55 1908          1750112065604 sim
(_unit VHDL(pid_tb 0 8(sim 0 11))
	(_version vef)
	(_time 1750112065605 2025.06.16 16:14:25)
	(_source(\../src/PID_tb.vhd\))
	(_parameters tan)
	(_code d0848482d98780c58586c48a83d7d0d6d9d6d4d586)
	(_ent
		(_time 1750111676797)
	)
	(_inst DUT 0 29(_ent . PID)
		(_port
			((RST)(rst))
			((CLK)(clk))
			((STR)(str))
			((XIN)(xin))
			((UOUT)(uout))
		)
	)
	(_object
		(_cnst(_int clk_hz -1 0 13(_arch((i 50000000)))))
		(_cnst(_int \1~sec/clk_hz\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int clk_period -2 0 14(_arch gms(_code 4))))
		(_cnst(_int clk_fs_hz -1 0 16(_arch((i 100000)))))
		(_cnst(_int \1~sec/clk_fs_hz\ -2 0 0(_int gms(_code 5))))
		(_cnst(_int clk_fs_period -2 0 17(_arch gms(_code 6))))
		(_sig(_int clk -3 0 19(_arch(_uni((i 3))))))
		(_sig(_int rst -3 0 20(_arch(_uni((i 3))))))
		(_sig(_int str -3 0 21(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -3((_dto i 15 i 0)))))
		(_sig(_int xin 0 0 22(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 23(_array -3((_dto i 10 i 0)))))
		(_sig(_int uout 1 0 23(_arch(_uni))))
		(_sig(_int flag -3 0 24(_arch(_uni((i 2))))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 7))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(0))(_sens(0)))))
			(SEQUENCER_PROC(_arch 1 0 38(_prcs(_wait_for)(_trgt(1)))))
			(STR_PROC(_arch 2 0 47(_prcs(_wait_for)(_trgt(2)(3))(_mon)(_read(3)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(TEXTIO))(std(ENV)))
	(_model . sim 8 -1)
)
I 000044 55 1914          1750112118041 sim
(_unit VHDL(pid_tb 0 8(sim 0 11))
	(_version vef)
	(_time 1750112118042 2025.06.16 16:15:18)
	(_source(\../src/PID_tb.vhd\))
	(_parameters tan)
	(_code a6a8f7f1a9f1f6b3f3f3b2fcf5a1a6a0afa0a2a3f0)
	(_ent
		(_time 1750111676797)
	)
	(_inst DUT 0 29(_ent . PID)
		(_port
			((RST)(rst))
			((CLK)(clk))
			((STR)(str))
			((XIN)(xin))
			((UOUT)(uout))
		)
	)
	(_object
		(_cnst(_int clk_hz -1 0 13(_arch((i 50000000)))))
		(_cnst(_int \1~sec/clk_hz\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int clk_period -2 0 14(_arch gms(_code 4))))
		(_cnst(_int clk_fs_hz -1 0 16(_arch((i 100000)))))
		(_cnst(_int \1~sec/clk_fs_hz\ -2 0 0(_int gms(_code 5))))
		(_cnst(_int clk_fs_period -2 0 17(_arch gms(_code 6))))
		(_sig(_int clk -3 0 19(_arch(_uni((i 3))))))
		(_sig(_int rst -3 0 20(_arch(_uni((i 3))))))
		(_sig(_int str -3 0 21(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -3((_dto i 15 i 0)))))
		(_sig(_int xin 0 0 22(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 23(_array -3((_dto i 10 i 0)))))
		(_sig(_int uout 1 0 23(_arch(_uni))))
		(_sig(_int flag -3 0 24(_arch(_uni((i 2))))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 7))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(0))(_sens(0)))))
			(SEQUENCER_PROC(_arch 1 0 38(_prcs(_wait_for)(_trgt(1)))))
			(STR_PROC(_arch 2 0 47(_prcs(_wait_for)(_trgt(2)(3)(5))(_mon)(_read(3)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(TEXTIO))(std(ENV)))
	(_model . sim 8 -1)
)
I 000044 55 1914          1750112212625 sim
(_unit VHDL(pid_tb 0 8(sim 0 11))
	(_version vef)
	(_time 1750112212626 2025.06.16 16:16:52)
	(_source(\../src/PID_tb.vhd\))
	(_parameters tan)
	(_code 181f4b1f194f480d4d4d0c424b1f181e111e1c1d4e)
	(_ent
		(_time 1750111676797)
	)
	(_inst DUT 0 29(_ent . PID)
		(_port
			((RST)(rst))
			((CLK)(clk))
			((STR)(str))
			((XIN)(xin))
			((UOUT)(uout))
		)
	)
	(_object
		(_cnst(_int clk_hz -1 0 13(_arch((i 50000000)))))
		(_cnst(_int \1~sec/clk_hz\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int clk_period -2 0 14(_arch gms(_code 4))))
		(_cnst(_int clk_fs_hz -1 0 16(_arch((i 100000)))))
		(_cnst(_int \1~sec/clk_fs_hz\ -2 0 0(_int gms(_code 5))))
		(_cnst(_int clk_fs_period -2 0 17(_arch gms(_code 6))))
		(_sig(_int clk -3 0 19(_arch(_uni((i 3))))))
		(_sig(_int rst -3 0 20(_arch(_uni((i 3))))))
		(_sig(_int str -3 0 21(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -3((_dto i 15 i 0)))))
		(_sig(_int xin 0 0 22(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 23(_array -3((_dto i 10 i 0)))))
		(_sig(_int uout 1 0 23(_arch(_uni))))
		(_sig(_int flag -3 0 24(_arch(_uni((i 2))))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 7))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(0))(_sens(0)))))
			(SEQUENCER_PROC(_arch 1 0 38(_prcs(_wait_for)(_trgt(1)))))
			(STR_PROC(_arch 2 0 47(_prcs(_wait_for)(_trgt(2)(3)(5))(_mon)(_read(3)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(TEXTIO))(std(ENV)))
	(_model . sim 8 -1)
)
I 000044 55 1914          1750112259462 sim
(_unit VHDL(pid_tb 0 8(sim 0 11))
	(_version vef)
	(_time 1750112259463 2025.06.16 16:17:39)
	(_source(\../src/PID_tb.vhd\))
	(_parameters tan)
	(_code 14401713194344014141004e471314121d12101142)
	(_ent
		(_time 1750111676797)
	)
	(_inst DUT 0 29(_ent . PID)
		(_port
			((RST)(rst))
			((CLK)(clk))
			((STR)(str))
			((XIN)(xin))
			((UOUT)(uout))
		)
	)
	(_object
		(_cnst(_int clk_hz -1 0 13(_arch((i 50000000)))))
		(_cnst(_int \1~sec/clk_hz\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int clk_period -2 0 14(_arch gms(_code 4))))
		(_cnst(_int clk_fs_hz -1 0 16(_arch((i 100000)))))
		(_cnst(_int \1~sec/clk_fs_hz\ -2 0 0(_int gms(_code 5))))
		(_cnst(_int clk_fs_period -2 0 17(_arch gms(_code 6))))
		(_sig(_int clk -3 0 19(_arch(_uni((i 3))))))
		(_sig(_int rst -3 0 20(_arch(_uni((i 3))))))
		(_sig(_int str -3 0 21(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -3((_dto i 15 i 0)))))
		(_sig(_int xin 0 0 22(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 23(_array -3((_dto i 10 i 0)))))
		(_sig(_int uout 1 0 23(_arch(_uni))))
		(_sig(_int flag -3 0 24(_arch(_uni((i 2))))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 7))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(0))(_sens(0)))))
			(SEQUENCER_PROC(_arch 1 0 38(_prcs(_wait_for)(_trgt(1)))))
			(STR_PROC(_arch 2 0 47(_prcs(_wait_for)(_trgt(2)(3)(5))(_mon)(_read(3)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(TEXTIO))(std(ENV)))
	(_model . sim 8 -1)
)
I 000044 55 1970          1750112329973 sim
(_unit VHDL(pid_tb 0 8(sim 0 11))
	(_version vef)
	(_time 1750112329974 2025.06.16 16:18:49)
	(_source(\../src/PID_tb.vhd\))
	(_parameters tan)
	(_code 782b7e79792f286d2d2b6c222b7f787e717e7c7d2e)
	(_ent
		(_time 1750111676797)
	)
	(_inst DUT 0 29(_ent . PID)
		(_port
			((RST)(rst))
			((CLK)(clk))
			((STR)(str))
			((XIN)(xin))
			((UOUT)(uout))
		)
	)
	(_object
		(_cnst(_int clk_hz -1 0 13(_arch((i 50000000)))))
		(_cnst(_int \1~sec/clk_hz\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int clk_period -2 0 14(_arch gms(_code 4))))
		(_cnst(_int clk_fs_hz -1 0 16(_arch((i 100000)))))
		(_cnst(_int \1~sec/clk_fs_hz\ -2 0 0(_int gms(_code 5))))
		(_cnst(_int clk_fs_period -2 0 17(_arch gms(_code 6))))
		(_sig(_int clk -3 0 19(_arch(_uni((i 3))))))
		(_sig(_int rst -3 0 20(_arch(_uni((i 3))))))
		(_sig(_int str -3 0 21(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -3((_dto i 15 i 0)))))
		(_sig(_int xin 0 0 22(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 23(_array -3((_dto i 10 i 0)))))
		(_sig(_int uout 1 0 23(_arch(_uni))))
		(_sig(_int flag -3 0 24(_arch(_uni((i 2))))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 7))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(0))(_sens(0)))))
			(SEQUENCER_PROC(_arch 1 0 38(_prcs(_wait_for)(_trgt(1)))))
			(STR_PROC(_arch 2 0 47(_prcs(_wait_for)(_trgt(2)(3)(5))(_mon)(_read(3)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(TEXTIO))(std(ENV)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . sim 8 -1)
)
I 000051 55 7854          1750112457658 Structural
(_unit VHDL(pid 0 6(structural 0 16))
	(_version vef)
	(_time 1750112457659 2025.06.16 16:20:57)
	(_source(\../src/PID.vhd\))
	(_parameters tan)
	(_code 3f6b363a60686f28373126656a383f3936393b383f)
	(_ent
		(_time 1750111826624)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int RST -1 0 20(_ent (_in))))
				(_port(_int CLK -1 0 21(_ent (_in))))
				(_port(_int SET -1 0 22(_ent (_in))))
				(_port(_int CLR -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FreeRunCounter
			(_object
				(_gen(_int buswidth -2 0 43(_ent((i 8)))))
				(_port(_int RST -1 0 46(_ent (_in))))
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int INC -1 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 49(_array -1((_dto c 5 i 0)))))
				(_port(_int CNT 12 0 49(_ent (_out))))
			)
		)
		(CountDown
			(_object
				(_gen(_int Ticks -2 0 31(_ent((i 10)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int DEC -1 0 36(_ent (_in))))
				(_port(_int RDY -1 0 37(_ent (_out))))
			)
		)
		(LoadRegister
			(_object
				(_gen(_int BusWidth -2 0 55(_ent((i 7)))))
				(_port(_int RST -1 0 58(_ent (_in))))
				(_port(_int CLK -1 0 59(_ent (_in))))
				(_port(_int LDR -1 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 61(_array -1((_dto c 6 i 0)))))
				(_port(_int DIN 12 0 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~134 0 62(_array -1((_dto c 7 i 0)))))
				(_port(_int DOUT 13 0 62(_ent (_out))))
			)
		)
		(CoefficientROM
			(_object
				(_port(_int SEL 2 0 68(_ent (_in))))
				(_port(_int QOUT 3 0 69(_ent (_out))))
			)
		)
		(Saturation
			(_object
				(_port(_int DIN 4 0 76(_ent (_in))))
				(_port(_int DOUT 5 0 77(_ent (_out))))
			)
		)
	)
	(_inst U01 0 99(_comp LatchSR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((SET)(STR))
			((CLR)(EOC))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR)
		)
	)
	(_inst U02 0 101(_comp FreeRunCounter)
		(_gen
			((buswidth)((i 2)))
		)
		(_port
			((RST)(ENA))
			((CLK)(CLK))
			((INC)((i 3)))
			((CNT)(SEL))
		)
		(_use(_ent . FreeRunCounter)
			(_gen
				((buswidth)((i 2)))
			)
			(_port
				((inc)(INC))
				((clk)(CLK))
				((rst)(RST))
				((cnt)(CNT))
			)
		)
	)
	(_inst U03 0 103(_comp CountDown)
		(_gen
			((Ticks)((i 3)))
		)
		(_port
			((CLK)(CLK))
			((RST)(ENA))
			((DEC)((i 3)))
			((RDY)(EOC))
		)
		(_use(_ent . CountDown)
			(_gen
				((Ticks)((i 3)))
			)
			(_port
				((clk)(CLK))
				((rst)(RST))
				((dec)(DEC))
				((rdy)(RDY))
			)
		)
	)
	(_inst U04 0 105(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(XIN))
			((DOUT)(EK0))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U05 0 106(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(EK0))
			((DOUT)(EK1))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U06 0 107(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(EK1))
			((DOUT)(EK2))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U07 0 115(_comp CoefficientROM)
		(_port
			((SEL)(SEL))
			((QOUT)(QMUX))
		)
		(_use(_ent . CoefficientROM)
		)
	)
	(_inst U19 0 132(_comp LoadRegister)
		(_gen
			((BusWidth)((i 48)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(ENA))
			((DIN)(RSUM))
			((DOUT)(ACCU))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 48)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U20 0 133(_comp LoadRegister)
		(_gen
			((BusWidth)((i 48)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(EOC))
			((DIN)(ACCU))
			((DOUT)(UNSAT))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 48)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U22 0 135(_comp Saturation)
		(_port
			((DIN)(UNSAT))
			((DOUT)(UOUT))
		)
		(_use(_ent . Saturation)
		)
	)
	(_object
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int STR -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int XIN 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 12(_array -1((_dto i 10 i 0)))))
		(_port(_int UOUT 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 68(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{26~downto~0}~13 0 69(_array -1((_dto i 26 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{47~downto~0}~13 0 76(_array -1((_dto i 47 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77(_array -1((_dto i 10 i 0)))))
		(_sig(_int ENA -1 0 84(_arch(_uni))))
		(_sig(_int EOC -1 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 85(_array -1((_dto i 1 i 0)))))
		(_sig(_int SEL 6 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 86(_array -1((_dto i 15 i 0)))))
		(_sig(_int EK0 7 0 86(_arch(_uni((_others(i 2)))))))
		(_sig(_int EK1 7 0 86(_arch(_uni((_others(i 2)))))))
		(_sig(_int EK2 7 0 86(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 87(_array -1((_dto i 17 i 0)))))
		(_sig(_int EMUX 8 0 87(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{26~downto~0}~138 0 88(_array -1((_dto i 26 i 0)))))
		(_sig(_int QMUX 9 0 88(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{44~downto~0}~13 0 89(_array -1((_dto i 44 i 0)))))
		(_sig(_int MULT 10 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{47~downto~0}~1310 0 90(_array -1((_dto i 47 i 0)))))
		(_sig(_int EMUL 11 0 90(_arch(_uni))))
		(_sig(_int RSUM 11 0 91(_arch(_uni((_others(i 2)))))))
		(_sig(_int ACCU 11 0 92(_arch(_uni((_others(i 2)))))))
		(_sig(_int UNSAT 11 0 93(_arch(_uni))))
		(_prcs
			(line__109(_arch 0 0 109(_assignment(_trgt(11))(_sens(7)(8)(9)(10)))))
			(line__117(_arch 1 0 117(_assignment(_trgt(13))(_sens(11)(12)))))
			(line__118(_arch 2 0 118(_assignment(_trgt(14))(_sens(13)))))
			(line__119(_arch 3 0 119(_assignment(_trgt(15))(_sens(14)(16)))))
			(SUP_PROC(_arch 4 0 121(_prcs(_simple)(_trgt(15))(_sens(2))(_mon)(_read(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 33686275 33686018 50463234 33686018 33686018 33686018 33686018)
	)
	(_model . Structural 8 -1)
)
I 000044 55 1970          1750112460045 sim
(_unit VHDL(pid_tb 0 8(sim 0 11))
	(_version vef)
	(_time 1750112460046 2025.06.16 16:21:00)
	(_source(\../src/PID_tb.vhd\))
	(_parameters tan)
	(_code 96c5949999c1c683c3c582ccc59196909f909293c0)
	(_ent
		(_time 1750111676797)
	)
	(_inst DUT 0 29(_ent . PID)
		(_port
			((RST)(rst))
			((CLK)(clk))
			((STR)(str))
			((XIN)(xin))
			((UOUT)(uout))
		)
	)
	(_object
		(_cnst(_int clk_hz -1 0 13(_arch((i 50000000)))))
		(_cnst(_int \1~sec/clk_hz\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int clk_period -2 0 14(_arch gms(_code 4))))
		(_cnst(_int clk_fs_hz -1 0 16(_arch((i 100000)))))
		(_cnst(_int \1~sec/clk_fs_hz\ -2 0 0(_int gms(_code 5))))
		(_cnst(_int clk_fs_period -2 0 17(_arch gms(_code 6))))
		(_sig(_int clk -3 0 19(_arch(_uni((i 3))))))
		(_sig(_int rst -3 0 20(_arch(_uni((i 3))))))
		(_sig(_int str -3 0 21(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -3((_dto i 15 i 0)))))
		(_sig(_int xin 0 0 22(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 23(_array -3((_dto i 10 i 0)))))
		(_sig(_int uout 1 0 23(_arch(_uni))))
		(_sig(_int flag -3 0 24(_arch(_uni((i 2))))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 7))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(0))(_sens(0)))))
			(SEQUENCER_PROC(_arch 1 0 38(_prcs(_wait_for)(_trgt(1)))))
			(STR_PROC(_arch 2 0 47(_prcs(_wait_for)(_trgt(2)(3)(5))(_mon)(_read(3)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(TEXTIO))(std(ENV)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . sim 8 -1)
)
I 000051 55 7792          1750112534694 Structural
(_unit VHDL(pid 0 6(structural 0 16))
	(_version vef)
	(_time 1750112534695 2025.06.16 16:22:14)
	(_source(\../src/PID.vhd\))
	(_parameters tan)
	(_code 27762123297077302f283e7d722027212e21232027)
	(_ent
		(_time 1750111826624)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int RST -1 0 20(_ent (_in))))
				(_port(_int CLK -1 0 21(_ent (_in))))
				(_port(_int SET -1 0 22(_ent (_in))))
				(_port(_int CLR -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FreeRunCounter
			(_object
				(_gen(_int buswidth -2 0 43(_ent((i 8)))))
				(_port(_int RST -1 0 46(_ent (_in))))
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int INC -1 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 49(_array -1((_dto c 4 i 0)))))
				(_port(_int CNT 12 0 49(_ent (_out))))
			)
		)
		(CountDown
			(_object
				(_gen(_int Ticks -2 0 31(_ent((i 10)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int DEC -1 0 36(_ent (_in))))
				(_port(_int RDY -1 0 37(_ent (_out))))
			)
		)
		(LoadRegister
			(_object
				(_gen(_int BusWidth -2 0 55(_ent((i 7)))))
				(_port(_int RST -1 0 58(_ent (_in))))
				(_port(_int CLK -1 0 59(_ent (_in))))
				(_port(_int LDR -1 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 61(_array -1((_dto c 5 i 0)))))
				(_port(_int DIN 12 0 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~134 0 62(_array -1((_dto c 6 i 0)))))
				(_port(_int DOUT 13 0 62(_ent (_out))))
			)
		)
		(CoefficientROM
			(_object
				(_port(_int SEL 2 0 68(_ent (_in))))
				(_port(_int QOUT 3 0 69(_ent (_out))))
			)
		)
		(Saturation
			(_object
				(_port(_int DIN 4 0 76(_ent (_in))))
				(_port(_int DOUT 5 0 77(_ent (_out))))
			)
		)
	)
	(_inst U01 0 99(_comp LatchSR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((SET)(STR))
			((CLR)(EOC))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR)
		)
	)
	(_inst U02 0 101(_comp FreeRunCounter)
		(_gen
			((buswidth)((i 2)))
		)
		(_port
			((RST)(ENA))
			((CLK)(CLK))
			((INC)((i 3)))
			((CNT)(SEL))
		)
		(_use(_ent . FreeRunCounter)
			(_gen
				((buswidth)((i 2)))
			)
			(_port
				((inc)(INC))
				((clk)(CLK))
				((rst)(RST))
				((cnt)(CNT))
			)
		)
	)
	(_inst U03 0 103(_comp CountDown)
		(_gen
			((Ticks)((i 3)))
		)
		(_port
			((CLK)(CLK))
			((RST)(ENA))
			((DEC)((i 3)))
			((RDY)(EOC))
		)
		(_use(_ent . CountDown)
			(_gen
				((Ticks)((i 3)))
			)
			(_port
				((clk)(CLK))
				((rst)(RST))
				((dec)(DEC))
				((rdy)(RDY))
			)
		)
	)
	(_inst U04 0 105(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(XIN))
			((DOUT)(EK0))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U05 0 106(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(EK0))
			((DOUT)(EK1))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U06 0 107(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(EK1))
			((DOUT)(EK2))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U07 0 115(_comp CoefficientROM)
		(_port
			((SEL)(SEL))
			((QOUT)(QMUX))
		)
		(_use(_ent . CoefficientROM)
		)
	)
	(_inst U19 0 133(_comp LoadRegister)
		(_gen
			((BusWidth)((i 48)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(ENA))
			((DIN)(RSUM))
			((DOUT)(ACCU))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 48)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U20 0 134(_comp LoadRegister)
		(_gen
			((BusWidth)((i 48)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(EOC))
			((DIN)(ACCU))
			((DOUT)(UNSAT))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 48)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U22 0 136(_comp Saturation)
		(_port
			((DIN)(UNSAT))
			((DOUT)(UOUT))
		)
		(_use(_ent . Saturation)
		)
	)
	(_object
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int STR -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int XIN 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 12(_array -1((_dto i 10 i 0)))))
		(_port(_int UOUT 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 68(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{26~downto~0}~13 0 69(_array -1((_dto i 26 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{47~downto~0}~13 0 76(_array -1((_dto i 47 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77(_array -1((_dto i 10 i 0)))))
		(_sig(_int ENA -1 0 84(_arch(_uni))))
		(_sig(_int EOC -1 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 85(_array -1((_dto i 1 i 0)))))
		(_sig(_int SEL 6 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 86(_array -1((_dto i 15 i 0)))))
		(_sig(_int EK0 7 0 86(_arch(_uni((_others(i 2)))))))
		(_sig(_int EK1 7 0 86(_arch(_uni((_others(i 2)))))))
		(_sig(_int EK2 7 0 86(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 87(_array -1((_dto i 17 i 0)))))
		(_sig(_int EMUX 8 0 87(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{26~downto~0}~138 0 88(_array -1((_dto i 26 i 0)))))
		(_sig(_int QMUX 9 0 88(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{44~downto~0}~13 0 89(_array -1((_dto i 44 i 0)))))
		(_sig(_int MULT 10 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{47~downto~0}~1310 0 90(_array -1((_dto i 47 i 0)))))
		(_sig(_int EMUL 11 0 90(_arch(_uni))))
		(_sig(_int RSUM 11 0 91(_arch(_uni((_others(i 2)))))))
		(_sig(_int ACCU 11 0 92(_arch(_uni((_others(i 2)))))))
		(_sig(_int UNSAT 11 0 93(_arch(_uni))))
		(_prcs
			(line__109(_arch 0 0 109(_assignment(_trgt(11))(_sens(7)(8)(9)(10)))))
			(line__117(_arch 1 0 117(_assignment(_trgt(13))(_sens(11)(12)))))
			(line__118(_arch 2 0 118(_assignment(_trgt(14))(_sens(13)))))
			(SUP_PROC(_arch 3 0 120(_prcs(_simple)(_trgt(15))(_sens(2))(_mon)(_read(14)(15)(16)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 33686275 33686018 50463234 33686018 33686018 33686018 33686018)
	)
	(_model . Structural 7 -1)
)
I 000051 55 7914          1750113736449 Structural
(_unit VHDL(pid 0 6(structural 0 16))
	(_version vef)
	(_time 1750113736450 2025.06.16 16:42:16)
	(_source(\../src/PID.vhd\))
	(_parameters tan)
	(_code 8c8fdf82d6dbdc9b84d895d6d98b8c8a858a888b8c)
	(_ent
		(_time 1750111826624)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int RST -1 0 20(_ent (_in))))
				(_port(_int CLK -1 0 21(_ent (_in))))
				(_port(_int SET -1 0 22(_ent (_in))))
				(_port(_int CLR -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FreeRunCounter
			(_object
				(_gen(_int buswidth -2 0 43(_ent((i 8)))))
				(_port(_int RST -1 0 46(_ent (_in))))
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int INC -1 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 49(_array -1((_dto c 5 i 0)))))
				(_port(_int CNT 12 0 49(_ent (_out))))
			)
		)
		(CountDown
			(_object
				(_gen(_int Ticks -2 0 31(_ent((i 10)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int DEC -1 0 36(_ent (_in))))
				(_port(_int RDY -1 0 37(_ent (_out))))
			)
		)
		(LoadRegister
			(_object
				(_gen(_int BusWidth -2 0 55(_ent((i 7)))))
				(_port(_int RST -1 0 58(_ent (_in))))
				(_port(_int CLK -1 0 59(_ent (_in))))
				(_port(_int LDR -1 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 61(_array -1((_dto c 6 i 0)))))
				(_port(_int DIN 12 0 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~134 0 62(_array -1((_dto c 7 i 0)))))
				(_port(_int DOUT 13 0 62(_ent (_out))))
			)
		)
		(CoefficientROM
			(_object
				(_port(_int SEL 2 0 68(_ent (_in))))
				(_port(_int QOUT 3 0 69(_ent (_out))))
			)
		)
		(Saturation
			(_object
				(_port(_int DIN 4 0 76(_ent (_in))))
				(_port(_int DOUT 5 0 77(_ent (_out))))
			)
		)
	)
	(_inst U01 0 100(_comp LatchSR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((SET)(STR))
			((CLR)(EOC))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR)
		)
	)
	(_inst U02 0 102(_comp FreeRunCounter)
		(_gen
			((buswidth)((i 2)))
		)
		(_port
			((RST)(ENA))
			((CLK)(CLK))
			((INC)((i 3)))
			((CNT)(SEL))
		)
		(_use(_ent . FreeRunCounter)
			(_gen
				((buswidth)((i 2)))
			)
			(_port
				((inc)(INC))
				((clk)(CLK))
				((rst)(RST))
				((cnt)(CNT))
			)
		)
	)
	(_inst U03 0 104(_comp CountDown)
		(_gen
			((Ticks)((i 3)))
		)
		(_port
			((CLK)(CLK))
			((RST)(ENA))
			((DEC)((i 3)))
			((RDY)(EOC))
		)
		(_use(_ent . CountDown)
			(_gen
				((Ticks)((i 3)))
			)
			(_port
				((clk)(CLK))
				((rst)(RST))
				((dec)(DEC))
				((rdy)(RDY))
			)
		)
	)
	(_inst U04 0 106(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(XIN))
			((DOUT)(EK0))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U05 0 107(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(EK0))
			((DOUT)(EK1))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U06 0 108(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(EK1))
			((DOUT)(EK2))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U07 0 116(_comp CoefficientROM)
		(_port
			((SEL)(SEL))
			((QOUT)(QMUX))
		)
		(_use(_ent . CoefficientROM)
		)
	)
	(_inst U19 0 135(_comp LoadRegister)
		(_gen
			((BusWidth)((i 48)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(ENA))
			((DIN)(AUX))
			((DOUT)(ACCU))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 48)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U20 0 136(_comp LoadRegister)
		(_gen
			((BusWidth)((i 48)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(EOC))
			((DIN)(ACCU))
			((DOUT)(UNSAT))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 48)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U22 0 138(_comp Saturation)
		(_port
			((DIN)(UNSAT))
			((DOUT)(UOUT))
		)
		(_use(_ent . Saturation)
		)
	)
	(_object
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int STR -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int XIN 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 12(_array -1((_dto i 10 i 0)))))
		(_port(_int UOUT 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 68(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{26~downto~0}~13 0 69(_array -1((_dto i 26 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{47~downto~0}~13 0 76(_array -1((_dto i 47 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77(_array -1((_dto i 10 i 0)))))
		(_sig(_int ENA -1 0 84(_arch(_uni))))
		(_sig(_int EOC -1 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 85(_array -1((_dto i 1 i 0)))))
		(_sig(_int SEL 6 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 86(_array -1((_dto i 15 i 0)))))
		(_sig(_int EK0 7 0 86(_arch(_uni((_others(i 2)))))))
		(_sig(_int EK1 7 0 86(_arch(_uni((_others(i 2)))))))
		(_sig(_int EK2 7 0 86(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 87(_array -1((_dto i 17 i 0)))))
		(_sig(_int EMUX 8 0 87(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{26~downto~0}~138 0 88(_array -1((_dto i 26 i 0)))))
		(_sig(_int QMUX 9 0 88(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{44~downto~0}~13 0 89(_array -1((_dto i 44 i 0)))))
		(_sig(_int MULT 10 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{47~downto~0}~1310 0 90(_array -1((_dto i 47 i 0)))))
		(_sig(_int EMUL 11 0 90(_arch(_uni))))
		(_sig(_int RSUM 11 0 91(_arch(_uni((_others(i 2)))))))
		(_sig(_int ACCU 11 0 92(_arch(_uni((_others(i 2)))))))
		(_sig(_int AUX 11 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int UNSAT 11 0 94(_arch(_uni))))
		(_prcs
			(line__110(_arch 0 0 110(_assignment(_trgt(11))(_sens(7)(8)(9)(10)))))
			(line__118(_arch 1 0 118(_assignment(_trgt(13))(_sens(11)(12)))))
			(line__119(_arch 2 0 119(_assignment(_trgt(14))(_sens(13)))))
			(line__120(_arch 3 0 120(_assignment(_trgt(15))(_sens(14)(16)))))
			(SUP_PROC(_arch 4 0 122(_prcs(_simple)(_trgt(17))(_sens(1))(_mon)(_read(15)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 33686275 33686018 50463234 33686018 33686018 33686018 33686018)
	)
	(_model . Structural 8 -1)
)
I 000044 55 1978          1750120162594 sim
(_unit VHDL(pid_tb 0 8(sim 0 11))
	(_version vef)
	(_time 1750120162595 2025.06.16 18:29:22)
	(_source(\../src/PID_tb.vhd\))
	(_parameters tan)
	(_code a9abf8fea9fef9bcfcfcbdf3faaea9afa0afadacff)
	(_ent
		(_time 1750111676797)
	)
	(_inst DUT 0 29(_ent . PID)
		(_port
			((RST)(rst))
			((CLK)(clk))
			((STR)(str))
			((XIN)(xin))
			((UOUT)(uout))
		)
	)
	(_object
		(_cnst(_int clk_hz -1 0 13(_arch((i 50000000)))))
		(_cnst(_int \1~sec/clk_hz\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int clk_period -2 0 14(_arch gms(_code 4))))
		(_cnst(_int clk_fs_hz -1 0 16(_arch((i 100000)))))
		(_cnst(_int \1~sec/clk_fs_hz\ -2 0 0(_int gms(_code 5))))
		(_cnst(_int clk_fs_period -2 0 17(_arch gms(_code 6))))
		(_sig(_int clk -3 0 19(_arch(_uni((i 3))))))
		(_sig(_int rst -3 0 20(_arch(_uni((i 3))))))
		(_sig(_int str -3 0 21(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -3((_dto i 15 i 0)))))
		(_sig(_int xin 0 0 22(_arch(_uni(_string \"0001011101110000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 23(_array -3((_dto i 10 i 0)))))
		(_sig(_int uout 1 0 23(_arch(_uni))))
		(_sig(_int flag -3 0 24(_arch(_uni((i 2))))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 7))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(0))(_sens(0)))))
			(SEQUENCER_PROC(_arch 1 0 38(_prcs(_wait_for)(_trgt(1)))))
			(STR_PROC(_arch 2 0 47(_prcs(_wait_for)(_trgt(2)(3))(_mon)(_read(3)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(TEXTIO))(std(ENV)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . sim 8 -1)
)
I 000044 55 1978          1750120365192 sim
(_unit VHDL(pid_tb 0 8(sim 0 11))
	(_version vef)
	(_time 1750120365193 2025.06.16 18:32:45)
	(_source(\../src/PID_tb.vhd\))
	(_parameters tan)
	(_code 0b0b090d505c5b1e5e5e1f51580c0b0d020d0f0e5d)
	(_ent
		(_time 1750111676797)
	)
	(_inst DUT 0 29(_ent . PID)
		(_port
			((RST)(rst))
			((CLK)(clk))
			((STR)(str))
			((XIN)(xin))
			((UOUT)(uout))
		)
	)
	(_object
		(_cnst(_int clk_hz -1 0 13(_arch((i 50000000)))))
		(_cnst(_int \1~sec/clk_hz\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int clk_period -2 0 14(_arch gms(_code 4))))
		(_cnst(_int clk_fs_hz -1 0 16(_arch((i 100000)))))
		(_cnst(_int \1~sec/clk_fs_hz\ -2 0 0(_int gms(_code 5))))
		(_cnst(_int clk_fs_period -2 0 17(_arch gms(_code 6))))
		(_sig(_int clk -3 0 19(_arch(_uni((i 3))))))
		(_sig(_int rst -3 0 20(_arch(_uni((i 3))))))
		(_sig(_int str -3 0 21(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -3((_dto i 15 i 0)))))
		(_sig(_int xin 0 0 22(_arch(_uni(_string \"0001011101110000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 23(_array -3((_dto i 10 i 0)))))
		(_sig(_int uout 1 0 23(_arch(_uni))))
		(_sig(_int flag -3 0 24(_arch(_uni((i 2))))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 7))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(0))(_sens(0)))))
			(SEQUENCER_PROC(_arch 1 0 38(_prcs(_wait_for)(_trgt(1)))))
			(STR_PROC(_arch 2 0 47(_prcs(_wait_for)(_trgt(2)(3))(_mon)(_read(3)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(TEXTIO))(std(ENV)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . sim 8 -1)
)
I 000051 55 7801          1750120881752 Structural
(_unit VHDL(pid 0 6(structural 0 16))
	(_version vef)
	(_time 1750120881753 2025.06.16 18:41:21)
	(_source(\../src/PID.vhd\))
	(_parameters tan)
	(_code dddfde8f808a8dcad589c48788dadddbd4dbd9dadd)
	(_ent
		(_time 1750111826624)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int RST -1 0 20(_ent (_in))))
				(_port(_int CLK -1 0 21(_ent (_in))))
				(_port(_int SET -1 0 22(_ent (_in))))
				(_port(_int CLR -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FreeRunCounter
			(_object
				(_gen(_int buswidth -2 0 43(_ent((i 8)))))
				(_port(_int RST -1 0 46(_ent (_in))))
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int INC -1 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 49(_array -1((_dto c 5 i 0)))))
				(_port(_int CNT 12 0 49(_ent (_out))))
			)
		)
		(CountDown
			(_object
				(_gen(_int Ticks -2 0 31(_ent((i 10)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int DEC -1 0 36(_ent (_in))))
				(_port(_int RDY -1 0 37(_ent (_out))))
			)
		)
		(LoadRegister
			(_object
				(_gen(_int BusWidth -2 0 55(_ent((i 7)))))
				(_port(_int RST -1 0 58(_ent (_in))))
				(_port(_int CLK -1 0 59(_ent (_in))))
				(_port(_int LDR -1 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 61(_array -1((_dto c 6 i 0)))))
				(_port(_int DIN 12 0 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~134 0 62(_array -1((_dto c 7 i 0)))))
				(_port(_int DOUT 13 0 62(_ent (_out))))
			)
		)
		(CoefficientROM
			(_object
				(_port(_int SEL 2 0 68(_ent (_in))))
				(_port(_int QOUT 3 0 69(_ent (_out))))
			)
		)
		(Saturation
			(_object
				(_port(_int DIN 4 0 76(_ent (_in))))
				(_port(_int DOUT 5 0 77(_ent (_out))))
			)
		)
	)
	(_inst U01 0 100(_comp LatchSR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((SET)(STR))
			((CLR)(EOC))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR)
		)
	)
	(_inst U02 0 102(_comp FreeRunCounter)
		(_gen
			((buswidth)((i 2)))
		)
		(_port
			((RST)(ENA))
			((CLK)(CLK))
			((INC)((i 3)))
			((CNT)(SEL))
		)
		(_use(_ent . FreeRunCounter)
			(_gen
				((buswidth)((i 2)))
			)
			(_port
				((inc)(INC))
				((clk)(CLK))
				((rst)(RST))
				((cnt)(CNT))
			)
		)
	)
	(_inst U03 0 104(_comp CountDown)
		(_gen
			((Ticks)((i 3)))
		)
		(_port
			((CLK)(CLK))
			((RST)(ENA))
			((DEC)((i 3)))
			((RDY)(EOC))
		)
		(_use(_ent . CountDown)
			(_gen
				((Ticks)((i 3)))
			)
			(_port
				((clk)(CLK))
				((rst)(RST))
				((dec)(DEC))
				((rdy)(RDY))
			)
		)
	)
	(_inst U04 0 106(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(XIN))
			((DOUT)(EK0))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U05 0 107(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(EK0))
			((DOUT)(EK1))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U06 0 108(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(EK1))
			((DOUT)(EK2))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U07 0 116(_comp CoefficientROM)
		(_port
			((SEL)(SEL))
			((QOUT)(QMUX))
		)
		(_use(_ent . CoefficientROM)
		)
	)
	(_inst U19 0 135(_comp LoadRegister)
		(_gen
			((BusWidth)((i 48)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(ENA))
			((DIN)(AUX))
			((DOUT)(ACCU))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 48)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U20 0 136(_comp LoadRegister)
		(_gen
			((BusWidth)((i 48)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(EOC))
			((DIN)(ACCU))
			((DOUT)(UNSAT))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 48)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U22 0 138(_comp Saturation)
		(_port
			((DIN)(UNSAT))
			((DOUT)(UOUT))
		)
		(_use(_ent . Saturation)
		)
	)
	(_object
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int STR -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int XIN 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 12(_array -1((_dto i 10 i 0)))))
		(_port(_int UOUT 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 68(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{26~downto~0}~13 0 69(_array -1((_dto i 26 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{47~downto~0}~13 0 76(_array -1((_dto i 47 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77(_array -1((_dto i 10 i 0)))))
		(_sig(_int ENA -1 0 84(_arch(_uni))))
		(_sig(_int EOC -1 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 85(_array -1((_dto i 1 i 0)))))
		(_sig(_int SEL 6 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 86(_array -1((_dto i 15 i 0)))))
		(_sig(_int EK0 7 0 86(_arch(_uni((_others(i 2)))))))
		(_sig(_int EK1 7 0 86(_arch(_uni((_others(i 2)))))))
		(_sig(_int EK2 7 0 86(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 87(_array -1((_dto i 17 i 0)))))
		(_sig(_int EMUX 8 0 87(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{26~downto~0}~138 0 88(_array -1((_dto i 26 i 0)))))
		(_sig(_int QMUX 9 0 88(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{44~downto~0}~13 0 89(_array -1((_dto i 44 i 0)))))
		(_sig(_int MULT 10 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{47~downto~0}~1310 0 90(_array -1((_dto i 47 i 0)))))
		(_sig(_int EMUL 11 0 90(_arch(_uni))))
		(_sig(_int RSUM 11 0 91(_arch(_uni((_others(i 2)))))))
		(_sig(_int ACCU 11 0 92(_arch(_uni((_others(i 2)))))))
		(_sig(_int AUX 11 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int UNSAT 11 0 94(_arch(_uni))))
		(_prcs
			(line__110(_arch 0 0 110(_assignment(_trgt(11))(_sens(7)(8)(9)(10)))))
			(line__118(_arch 1 0 118(_assignment(_trgt(13))(_sens(11)(12)))))
			(line__119(_arch 2 0 119(_assignment(_trgt(14))(_sens(13)))))
			(line__120(_arch 3 0 120(_assignment(_trgt(15))(_sens(14)(16)))))
			(SUP_PROC(_arch 4 0 122(_prcs(_simple)(_trgt(17))(_sens(1))(_mon)(_read(15)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 33686018 33686018 50463234 33686018 33686018 33686018 33686018)
	)
	(_model . Structural 8 -1)
)
I 000051 55 1173          1750120993436 Behavioral
(_unit VHDL(saturation 0 5(behavioral 0 12))
	(_version vef)
	(_time 1750120993437 2025.06.16 18:43:13)
	(_source(\../src/Saturation.vhd\))
	(_parameters tan)
	(_code 25222e2121737532212b377f752221232c23732370)
	(_ent
		(_time 1750120993427)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{47~downto~0}~12 0 7(_array -1((_dto i 47 i 0)))))
		(_port(_int DIN 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 8(_array -1((_dto i 10 i 0)))))
		(_port(_int DOUT 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{47~downto~0}~13 0 13(_array -1((_dto i 47 i 0)))))
		(_cnst(_int DMAX 2 0 13(_arch(_string \"000000000000000000001111111111110000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{47~downto~0}~132 0 14(_array -1((_dto i 47 i 0)))))
		(_cnst(_int DMIN 3 0 14(_arch(_string \"111111111111111111110000000000010000000000000000"\))))
		(_prcs
			(COMB_PROC(_arch 0 0 16(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
V 000051 55 1173          1750121002996 Behavioral
(_unit VHDL(saturation 0 5(behavioral 0 12))
	(_version vef)
	(_time 1750121002997 2025.06.16 18:43:22)
	(_source(\../src/Saturation.vhd\))
	(_parameters tan)
	(_code 7f7a287e28292f687b716d252f787b79767929792a)
	(_ent
		(_time 1750120993426)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{47~downto~0}~12 0 7(_array -1((_dto i 47 i 0)))))
		(_port(_int DIN 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 8(_array -1((_dto i 10 i 0)))))
		(_port(_int DOUT 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{47~downto~0}~13 0 13(_array -1((_dto i 47 i 0)))))
		(_cnst(_int DMAX 2 0 13(_arch(_string \"000000000000000000001111111111110000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{47~downto~0}~132 0 14(_array -1((_dto i 47 i 0)))))
		(_cnst(_int DMIN 3 0 14(_arch(_string \"111111111111111111110000000000010000000000000000"\))))
		(_prcs
			(COMB_PROC(_arch 0 0 16(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 7801          1750121007738 Structural
(_unit VHDL(pid 0 6(structural 0 16))
	(_version vef)
	(_time 1750121007739 2025.06.16 18:43:27)
	(_source(\../src/PID.vhd\))
	(_parameters tan)
	(_code fdf9abada0aaadeaf5a9e4a7a8fafdfbf4fbf9fafd)
	(_ent
		(_time 1750111826624)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int RST -1 0 20(_ent (_in))))
				(_port(_int CLK -1 0 21(_ent (_in))))
				(_port(_int SET -1 0 22(_ent (_in))))
				(_port(_int CLR -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FreeRunCounter
			(_object
				(_gen(_int buswidth -2 0 43(_ent((i 8)))))
				(_port(_int RST -1 0 46(_ent (_in))))
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int INC -1 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 49(_array -1((_dto c 5 i 0)))))
				(_port(_int CNT 12 0 49(_ent (_out))))
			)
		)
		(CountDown
			(_object
				(_gen(_int Ticks -2 0 31(_ent((i 10)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int DEC -1 0 36(_ent (_in))))
				(_port(_int RDY -1 0 37(_ent (_out))))
			)
		)
		(LoadRegister
			(_object
				(_gen(_int BusWidth -2 0 55(_ent((i 7)))))
				(_port(_int RST -1 0 58(_ent (_in))))
				(_port(_int CLK -1 0 59(_ent (_in))))
				(_port(_int LDR -1 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 61(_array -1((_dto c 6 i 0)))))
				(_port(_int DIN 12 0 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~134 0 62(_array -1((_dto c 7 i 0)))))
				(_port(_int DOUT 13 0 62(_ent (_out))))
			)
		)
		(CoefficientROM
			(_object
				(_port(_int SEL 2 0 68(_ent (_in))))
				(_port(_int QOUT 3 0 69(_ent (_out))))
			)
		)
		(Saturation
			(_object
				(_port(_int DIN 4 0 76(_ent (_in))))
				(_port(_int DOUT 5 0 77(_ent (_out))))
			)
		)
	)
	(_inst U01 0 100(_comp LatchSR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((SET)(STR))
			((CLR)(EOC))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR)
		)
	)
	(_inst U02 0 102(_comp FreeRunCounter)
		(_gen
			((buswidth)((i 2)))
		)
		(_port
			((RST)(ENA))
			((CLK)(CLK))
			((INC)((i 3)))
			((CNT)(SEL))
		)
		(_use(_ent . FreeRunCounter)
			(_gen
				((buswidth)((i 2)))
			)
			(_port
				((inc)(INC))
				((clk)(CLK))
				((rst)(RST))
				((cnt)(CNT))
			)
		)
	)
	(_inst U03 0 104(_comp CountDown)
		(_gen
			((Ticks)((i 3)))
		)
		(_port
			((CLK)(CLK))
			((RST)(ENA))
			((DEC)((i 3)))
			((RDY)(EOC))
		)
		(_use(_ent . CountDown)
			(_gen
				((Ticks)((i 3)))
			)
			(_port
				((clk)(CLK))
				((rst)(RST))
				((dec)(DEC))
				((rdy)(RDY))
			)
		)
	)
	(_inst U04 0 106(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(XIN))
			((DOUT)(EK0))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U05 0 107(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(EK0))
			((DOUT)(EK1))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U06 0 108(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(EK1))
			((DOUT)(EK2))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U07 0 116(_comp CoefficientROM)
		(_port
			((SEL)(SEL))
			((QOUT)(QMUX))
		)
		(_use(_ent . CoefficientROM)
		)
	)
	(_inst U19 0 135(_comp LoadRegister)
		(_gen
			((BusWidth)((i 48)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(ENA))
			((DIN)(AUX))
			((DOUT)(ACCU))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 48)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U20 0 136(_comp LoadRegister)
		(_gen
			((BusWidth)((i 48)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(EOC))
			((DIN)(ACCU))
			((DOUT)(UNSAT))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 48)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U22 0 138(_comp Saturation)
		(_port
			((DIN)(UNSAT))
			((DOUT)(UOUT))
		)
		(_use(_ent . Saturation)
		)
	)
	(_object
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int STR -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int XIN 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 12(_array -1((_dto i 10 i 0)))))
		(_port(_int UOUT 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 68(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{26~downto~0}~13 0 69(_array -1((_dto i 26 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{47~downto~0}~13 0 76(_array -1((_dto i 47 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77(_array -1((_dto i 10 i 0)))))
		(_sig(_int ENA -1 0 84(_arch(_uni))))
		(_sig(_int EOC -1 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 85(_array -1((_dto i 1 i 0)))))
		(_sig(_int SEL 6 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 86(_array -1((_dto i 15 i 0)))))
		(_sig(_int EK0 7 0 86(_arch(_uni((_others(i 2)))))))
		(_sig(_int EK1 7 0 86(_arch(_uni((_others(i 2)))))))
		(_sig(_int EK2 7 0 86(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 87(_array -1((_dto i 17 i 0)))))
		(_sig(_int EMUX 8 0 87(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{26~downto~0}~138 0 88(_array -1((_dto i 26 i 0)))))
		(_sig(_int QMUX 9 0 88(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{44~downto~0}~13 0 89(_array -1((_dto i 44 i 0)))))
		(_sig(_int MULT 10 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{47~downto~0}~1310 0 90(_array -1((_dto i 47 i 0)))))
		(_sig(_int EMUL 11 0 90(_arch(_uni))))
		(_sig(_int RSUM 11 0 91(_arch(_uni((_others(i 2)))))))
		(_sig(_int ACCU 11 0 92(_arch(_uni((_others(i 2)))))))
		(_sig(_int AUX 11 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int UNSAT 11 0 94(_arch(_uni))))
		(_prcs
			(line__110(_arch 0 0 110(_assignment(_trgt(11))(_sens(7)(8)(9)(10)))))
			(line__118(_arch 1 0 118(_assignment(_trgt(13))(_sens(11)(12)))))
			(line__119(_arch 2 0 119(_assignment(_trgt(14))(_sens(13)))))
			(line__120(_arch 3 0 120(_assignment(_trgt(15))(_sens(14)(16)))))
			(SUP_PROC(_arch 4 0 122(_prcs(_simple)(_trgt(17))(_sens(1))(_mon)(_read(15)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 33686018 33686018 50463234 33686018 33686018 33686018 33686018)
	)
	(_model . Structural 8 -1)
)
V 000044 55 1978          1750121010912 sim
(_unit VHDL(pid_tb 0 8(sim 0 11))
	(_version vef)
	(_time 1750121010913 2025.06.16 18:43:30)
	(_source(\../src/PID_tb.vhd\))
	(_parameters tan)
	(_code 61623261693631743434753b326661676867656437)
	(_ent
		(_time 1750111676797)
	)
	(_inst DUT 0 29(_ent . PID)
		(_port
			((RST)(rst))
			((CLK)(clk))
			((STR)(str))
			((XIN)(xin))
			((UOUT)(uout))
		)
	)
	(_object
		(_cnst(_int clk_hz -1 0 13(_arch((i 50000000)))))
		(_cnst(_int \1~sec/clk_hz\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int clk_period -2 0 14(_arch gms(_code 4))))
		(_cnst(_int clk_fs_hz -1 0 16(_arch((i 100000)))))
		(_cnst(_int \1~sec/clk_fs_hz\ -2 0 0(_int gms(_code 5))))
		(_cnst(_int clk_fs_period -2 0 17(_arch gms(_code 6))))
		(_sig(_int clk -3 0 19(_arch(_uni((i 3))))))
		(_sig(_int rst -3 0 20(_arch(_uni((i 3))))))
		(_sig(_int str -3 0 21(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -3((_dto i 15 i 0)))))
		(_sig(_int xin 0 0 22(_arch(_uni(_string \"0001011101110000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 23(_array -3((_dto i 10 i 0)))))
		(_sig(_int uout 1 0 23(_arch(_uni))))
		(_sig(_int flag -3 0 24(_arch(_uni((i 2))))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 7))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(0))(_sens(0)))))
			(SEQUENCER_PROC(_arch 1 0 38(_prcs(_wait_for)(_trgt(1)))))
			(STR_PROC(_arch 2 0 47(_prcs(_wait_for)(_trgt(2)(3))(_mon)(_read(3)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(TEXTIO))(std(ENV)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . sim 8 -1)
)
I 000051 55 7914          1750121428404 Structural
(_unit VHDL(pid 0 6(structural 0 16))
	(_version vef)
	(_time 1750121428405 2025.06.16 18:50:28)
	(_source(\../src/PID.vhd\))
	(_parameters tan)
	(_code 3d6b6f38606a6d2a35692467683a3d3b343b393a3d)
	(_ent
		(_time 1750111826624)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int RST -1 0 20(_ent (_in))))
				(_port(_int CLK -1 0 21(_ent (_in))))
				(_port(_int SET -1 0 22(_ent (_in))))
				(_port(_int CLR -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FreeRunCounter
			(_object
				(_gen(_int buswidth -2 0 43(_ent((i 8)))))
				(_port(_int RST -1 0 46(_ent (_in))))
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int INC -1 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 49(_array -1((_dto c 5 i 0)))))
				(_port(_int CNT 12 0 49(_ent (_out))))
			)
		)
		(CountDown
			(_object
				(_gen(_int Ticks -2 0 31(_ent((i 10)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int DEC -1 0 36(_ent (_in))))
				(_port(_int RDY -1 0 37(_ent (_out))))
			)
		)
		(LoadRegister
			(_object
				(_gen(_int BusWidth -2 0 55(_ent((i 7)))))
				(_port(_int RST -1 0 58(_ent (_in))))
				(_port(_int CLK -1 0 59(_ent (_in))))
				(_port(_int LDR -1 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 61(_array -1((_dto c 6 i 0)))))
				(_port(_int DIN 12 0 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~134 0 62(_array -1((_dto c 7 i 0)))))
				(_port(_int DOUT 13 0 62(_ent (_out))))
			)
		)
		(CoefficientROM
			(_object
				(_port(_int SEL 2 0 68(_ent (_in))))
				(_port(_int QOUT 3 0 69(_ent (_out))))
			)
		)
		(Saturation
			(_object
				(_port(_int DIN 4 0 76(_ent (_in))))
				(_port(_int DOUT 5 0 77(_ent (_out))))
			)
		)
	)
	(_inst U01 0 100(_comp LatchSR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((SET)(STR))
			((CLR)(EOC))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR)
		)
	)
	(_inst U02 0 102(_comp FreeRunCounter)
		(_gen
			((buswidth)((i 2)))
		)
		(_port
			((RST)(ENA))
			((CLK)(CLK))
			((INC)((i 3)))
			((CNT)(SEL))
		)
		(_use(_ent . FreeRunCounter)
			(_gen
				((buswidth)((i 2)))
			)
			(_port
				((inc)(INC))
				((clk)(CLK))
				((rst)(RST))
				((cnt)(CNT))
			)
		)
	)
	(_inst U03 0 104(_comp CountDown)
		(_gen
			((Ticks)((i 3)))
		)
		(_port
			((CLK)(CLK))
			((RST)(ENA))
			((DEC)((i 3)))
			((RDY)(EOC))
		)
		(_use(_ent . CountDown)
			(_gen
				((Ticks)((i 3)))
			)
			(_port
				((clk)(CLK))
				((rst)(RST))
				((dec)(DEC))
				((rdy)(RDY))
			)
		)
	)
	(_inst U04 0 106(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(XIN))
			((DOUT)(EK0))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U05 0 107(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(EK0))
			((DOUT)(EK1))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U06 0 108(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(EK1))
			((DOUT)(EK2))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U07 0 116(_comp CoefficientROM)
		(_port
			((SEL)(SEL))
			((QOUT)(QMUX))
		)
		(_use(_ent . CoefficientROM)
		)
	)
	(_inst U19 0 135(_comp LoadRegister)
		(_gen
			((BusWidth)((i 48)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(ENA))
			((DIN)(AUX))
			((DOUT)(ACCU))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 48)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U20 0 136(_comp LoadRegister)
		(_gen
			((BusWidth)((i 48)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(EOC))
			((DIN)(ACCU))
			((DOUT)(UNSAT))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 48)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U22 0 138(_comp Saturation)
		(_port
			((DIN)(UNSAT))
			((DOUT)(UOUT))
		)
		(_use(_ent . Saturation)
		)
	)
	(_object
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int STR -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int XIN 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 12(_array -1((_dto i 10 i 0)))))
		(_port(_int UOUT 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 68(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{26~downto~0}~13 0 69(_array -1((_dto i 26 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{47~downto~0}~13 0 76(_array -1((_dto i 47 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77(_array -1((_dto i 10 i 0)))))
		(_sig(_int ENA -1 0 84(_arch(_uni))))
		(_sig(_int EOC -1 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 85(_array -1((_dto i 1 i 0)))))
		(_sig(_int SEL 6 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 86(_array -1((_dto i 15 i 0)))))
		(_sig(_int EK0 7 0 86(_arch(_uni((_others(i 2)))))))
		(_sig(_int EK1 7 0 86(_arch(_uni((_others(i 2)))))))
		(_sig(_int EK2 7 0 86(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 87(_array -1((_dto i 17 i 0)))))
		(_sig(_int EMUX 8 0 87(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{26~downto~0}~138 0 88(_array -1((_dto i 26 i 0)))))
		(_sig(_int QMUX 9 0 88(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{44~downto~0}~13 0 89(_array -1((_dto i 44 i 0)))))
		(_sig(_int MULT 10 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{47~downto~0}~1310 0 90(_array -1((_dto i 47 i 0)))))
		(_sig(_int EMUL 11 0 90(_arch(_uni))))
		(_sig(_int RSUM 11 0 91(_arch(_uni((_others(i 2)))))))
		(_sig(_int ACCU 11 0 92(_arch(_uni((_others(i 2)))))))
		(_sig(_int AUX 11 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int UNSAT 11 0 94(_arch(_uni))))
		(_prcs
			(line__110(_arch 0 0 110(_assignment(_trgt(11))(_sens(7)(8)(9)(10)))))
			(line__118(_arch 1 0 118(_assignment(_trgt(13))(_sens(11)(12)))))
			(line__119(_arch 2 0 119(_assignment(_trgt(14))(_sens(13)))))
			(line__120(_arch 3 0 120(_assignment(_trgt(15))(_sens(14)(16)))))
			(SUP_PROC(_arch 4 0 122(_prcs(_simple)(_trgt(17))(_sens(1))(_mon)(_read(15)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 33751811 50529027 50529027 50529027 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50463234 33686018 50463234 33686018 33686018 33686018 33686018)
	)
	(_model . Structural 8 -1)
)
V 000051 55 7914          1750122016172 Structural
(_unit VHDL(pid 0 6(structural 0 16))
	(_version vef)
	(_time 1750122016173 2025.06.16 19:00:16)
	(_source(\../src/PID.vhd\))
	(_parameters tan)
	(_code 33653036396463243b672a69663433353a35373433)
	(_ent
		(_time 1750111826624)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int RST -1 0 20(_ent (_in))))
				(_port(_int CLK -1 0 21(_ent (_in))))
				(_port(_int SET -1 0 22(_ent (_in))))
				(_port(_int CLR -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FreeRunCounter
			(_object
				(_gen(_int buswidth -2 0 43(_ent((i 8)))))
				(_port(_int RST -1 0 46(_ent (_in))))
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int INC -1 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{buswidth-1~downto~0}~13 0 49(_array -1((_dto c 5 i 0)))))
				(_port(_int CNT 12 0 49(_ent (_out))))
			)
		)
		(CountDown
			(_object
				(_gen(_int Ticks -2 0 31(_ent((i 10)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int DEC -1 0 36(_ent (_in))))
				(_port(_int RDY -1 0 37(_ent (_out))))
			)
		)
		(LoadRegister
			(_object
				(_gen(_int BusWidth -2 0 55(_ent((i 7)))))
				(_port(_int RST -1 0 58(_ent (_in))))
				(_port(_int CLK -1 0 59(_ent (_in))))
				(_port(_int LDR -1 0 60(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 61(_array -1((_dto c 6 i 0)))))
				(_port(_int DIN 12 0 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~134 0 62(_array -1((_dto c 7 i 0)))))
				(_port(_int DOUT 13 0 62(_ent (_out))))
			)
		)
		(CoefficientROM
			(_object
				(_port(_int SEL 2 0 68(_ent (_in))))
				(_port(_int QOUT 3 0 69(_ent (_out))))
			)
		)
		(Saturation
			(_object
				(_port(_int DIN 4 0 76(_ent (_in))))
				(_port(_int DOUT 5 0 77(_ent (_out))))
			)
		)
	)
	(_inst U01 0 100(_comp LatchSR)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((SET)(STR))
			((CLR)(EOC))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR)
		)
	)
	(_inst U02 0 102(_comp FreeRunCounter)
		(_gen
			((buswidth)((i 2)))
		)
		(_port
			((RST)(ENA))
			((CLK)(CLK))
			((INC)((i 3)))
			((CNT)(SEL))
		)
		(_use(_ent . FreeRunCounter)
			(_gen
				((buswidth)((i 2)))
			)
			(_port
				((inc)(INC))
				((clk)(CLK))
				((rst)(RST))
				((cnt)(CNT))
			)
		)
	)
	(_inst U03 0 104(_comp CountDown)
		(_gen
			((Ticks)((i 3)))
		)
		(_port
			((CLK)(CLK))
			((RST)(ENA))
			((DEC)((i 3)))
			((RDY)(EOC))
		)
		(_use(_ent . CountDown)
			(_gen
				((Ticks)((i 3)))
			)
			(_port
				((clk)(CLK))
				((rst)(RST))
				((dec)(DEC))
				((rdy)(RDY))
			)
		)
	)
	(_inst U04 0 106(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(XIN))
			((DOUT)(EK0))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U05 0 107(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(EK0))
			((DOUT)(EK1))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U06 0 108(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(EK1))
			((DOUT)(EK2))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U07 0 116(_comp CoefficientROM)
		(_port
			((SEL)(SEL))
			((QOUT)(QMUX))
		)
		(_use(_ent . CoefficientROM)
		)
	)
	(_inst U19 0 135(_comp LoadRegister)
		(_gen
			((BusWidth)((i 48)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(ENA))
			((DIN)(AUX))
			((DOUT)(ACCU))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 48)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U20 0 136(_comp LoadRegister)
		(_gen
			((BusWidth)((i 48)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(EOC))
			((DIN)(ACCU))
			((DOUT)(UNSAT))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 48)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U22 0 138(_comp Saturation)
		(_port
			((DIN)(UNSAT))
			((DOUT)(UOUT))
		)
		(_use(_ent . Saturation)
		)
	)
	(_object
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int STR -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int XIN 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 12(_array -1((_dto i 10 i 0)))))
		(_port(_int UOUT 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 68(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{26~downto~0}~13 0 69(_array -1((_dto i 26 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{47~downto~0}~13 0 76(_array -1((_dto i 47 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 77(_array -1((_dto i 10 i 0)))))
		(_sig(_int ENA -1 0 84(_arch(_uni))))
		(_sig(_int EOC -1 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 85(_array -1((_dto i 1 i 0)))))
		(_sig(_int SEL 6 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 86(_array -1((_dto i 15 i 0)))))
		(_sig(_int EK0 7 0 86(_arch(_uni((_others(i 2)))))))
		(_sig(_int EK1 7 0 86(_arch(_uni((_others(i 2)))))))
		(_sig(_int EK2 7 0 86(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 87(_array -1((_dto i 17 i 0)))))
		(_sig(_int EMUX 8 0 87(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{26~downto~0}~138 0 88(_array -1((_dto i 26 i 0)))))
		(_sig(_int QMUX 9 0 88(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{44~downto~0}~13 0 89(_array -1((_dto i 44 i 0)))))
		(_sig(_int MULT 10 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{47~downto~0}~1310 0 90(_array -1((_dto i 47 i 0)))))
		(_sig(_int EMUL 11 0 90(_arch(_uni))))
		(_sig(_int RSUM 11 0 91(_arch(_uni((_others(i 2)))))))
		(_sig(_int ACCU 11 0 92(_arch(_uni((_others(i 2)))))))
		(_sig(_int AUX 11 0 93(_arch(_uni((_others(i 2)))))))
		(_sig(_int UNSAT 11 0 94(_arch(_uni))))
		(_prcs
			(line__110(_arch 0 0 110(_assignment(_trgt(11))(_sens(7)(8)(9)(10)))))
			(line__118(_arch 1 0 118(_assignment(_trgt(13))(_sens(11)(12)))))
			(line__119(_arch 2 0 119(_assignment(_trgt(14))(_sens(13)))))
			(line__120(_arch 3 0 120(_assignment(_trgt(15))(_sens(14)(16)))))
			(SUP_PROC(_arch 4 0 122(_prcs(_simple)(_trgt(17))(_sens(1))(_mon)(_read(15)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 33751811 50529027 50529027 50529027 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33751811 50529027 50529027 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50463234 33686018 50463234 33686018 33686018 33686018 33686018)
	)
	(_model . Structural 8 -1)
)
I 000051 55 5386          1750135191919 Structural
(_unit VHDL(mppt 0 5(structural 0 20))
	(_version vef)
	(_time 1750135191920 2025.06.16 22:39:51)
	(_source(\../src/MPPT.vhd\))
	(_parameters tan)
	(_code f9aef8a8f0afadeeaff9bda2a8fef9fefdffadfef9)
	(_ent
		(_time 1750135109949)
	)
	(_comp
		(LoadRegister
			(_object
				(_gen(_int BusWidth -2 0 24(_ent((i 16)))))
				(_port(_int RST -1 0 27(_ent (_in))))
				(_port(_int CLK -1 0 28(_ent (_in))))
				(_port(_int LDR -1 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~13 0 30(_array -1((_dto c 5 i 0)))))
				(_port(_int DIN 8 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 31(_array -1((_dto c 6 i 0)))))
				(_port(_int DOUT 9 0 31(_ent (_out))))
			)
		)
		(PWM_Comp_deadtime
			(_object
				(_gen(_int bits -2 0 47(_ent((i 10)))))
				(_gen(_int deadtime -2 0 48(_ent((i 100)))))
				(_gen(_int freq -2 0 49(_ent((i 50000)))))
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int RST -1 0 53(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{bits-1~downto~0}~13 0 54(_array -1((_dto c 7 i 0)))))
				(_port(_int DUT 8 0 54(_ent (_in))))
				(_port(_int PWM -1 0 55(_ent (_out))))
				(_port(_int PWM_comp -1 0 56(_ent (_out))))
				(_port(_int DEB -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst LDR_1 0 77(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(DATA_INA))
			((DOUT)(DATA_BUFFER))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst LDR_2 0 89(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(DATA_BUFFER))
			((DOUT)(DATA_BUFFER_LAST))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U_PWM 0 167(_comp PWM_Comp_deadtime)
		(_gen
			((bits)((i 12)))
			((deadtime)((i 100)))
			((freq)((i 25000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((DUT)(DUTY_PWM))
			((PWM)(Hi_MOSFET))
			((PWM_comp)(Lo_MOSFET))
			((DEB)(_open))
		)
		(_use(_ent . PWM_Comp_deadtime)
			(_gen
				((bits)((i 12)))
				((deadtime)((i 100)))
				((freq)((i 25000)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((DUT)(DUT))
				((PWM)(PWM))
				((PWM_comp)(PWM_comp))
				((DEB)(DEB))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int STR -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int DATA_INA 0 0 10(_ent(_in))))
		(_port(_int ERR 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int DUT 1 0 12(_ent(_out))))
		(_port(_int PWR 0 0 13(_ent(_out))))
		(_port(_int Hi_MOSFET -1 0 14(_ent(_out))))
		(_port(_int Lo_MOSFET -1 0 15(_ent(_out))))
		(_port(_int SHTDWN -1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 41(_array -1((_dto i 10 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 61(_array -1((_dto i 11 i 0)))))
		(_cnst(_int MAX_CYCLE 4 0 61(_arch(_string \"101111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_int DATA_BUFFER 5 0 63(_arch(_uni((_others(i 2)))))))
		(_sig(_int DATA_BUFFER_LAST 5 0 64(_arch(_uni((_others(i 2)))))))
		(_sig(_int ERR_BUFFER 5 0 65(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 66(_array -1((_dto i 11 i 0)))))
		(_sig(_int DUT_INC 6 0 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int DUTY_PWM 6 0 67(_arch(_uni((_others(i 2)))))))
		(_sig(_int STR_PREV -1 0 68(_arch(_uni((i 2))))))
		(_sig(_int STR_PID -1 0 69(_arch(_uni))))
		(_sig(_int FIRST_RUN -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 103(_array -1((_dto i 15 i 0)))))
		(_var(_int TEMP_ERR 7 0 103(_prcs 2((_others(i 2))))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((PWR)(DATA_INA)))(_trgt(6))(_sens(3)))))
			(line__74(_arch 1 0 74(_assignment(_alias((SHTDWN)(_string \"1"\)))(_trgt(9)))))
			(ERR_PROC(_arch 2 0 102(_prcs(_simple)(_trgt(4)(12)(14)(15)(16)(17))(_sens(0)(1))(_read(2)(10)(11)(13)(15)(17)))))
			(line__137(_arch 3 0 137(_assignment(_alias((DUT)(DUTY_PWM)))(_trgt(5))(_sens(14)))))
			(CONT_PROC(_arch 4 0 148(_prcs(_simple)(_trgt(13))(_sens(16))(_mon)(_read(12(15))(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027)
		(50529027 50529027 50463491)
		(33686018 33686018 33686018)
	)
	(_model . Structural 8 -1)
)
I 000051 55 5386          1750135239548 Structural
(_unit VHDL(mppt 0 5(structural 0 20))
	(_version vef)
	(_time 1750135239549 2025.06.16 22:40:39)
	(_source(\../src/MPPT.vhd\))
	(_parameters tan)
	(_code 02025f050054561554024659530502050604560502)
	(_ent
		(_time 1750135109949)
	)
	(_comp
		(LoadRegister
			(_object
				(_gen(_int BusWidth -2 0 24(_ent((i 16)))))
				(_port(_int RST -1 0 27(_ent (_in))))
				(_port(_int CLK -1 0 28(_ent (_in))))
				(_port(_int LDR -1 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~13 0 30(_array -1((_dto c 5 i 0)))))
				(_port(_int DIN 8 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 31(_array -1((_dto c 6 i 0)))))
				(_port(_int DOUT 9 0 31(_ent (_out))))
			)
		)
		(PWM_Comp_deadtime
			(_object
				(_gen(_int bits -2 0 47(_ent((i 10)))))
				(_gen(_int deadtime -2 0 48(_ent((i 100)))))
				(_gen(_int freq -2 0 49(_ent((i 50000)))))
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int RST -1 0 53(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{bits-1~downto~0}~13 0 54(_array -1((_dto c 7 i 0)))))
				(_port(_int DUT 8 0 54(_ent (_in))))
				(_port(_int PWM -1 0 55(_ent (_out))))
				(_port(_int PWM_comp -1 0 56(_ent (_out))))
				(_port(_int DEB -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst LDR_1 0 77(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(DATA_INA))
			((DOUT)(DATA_BUFFER))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst LDR_2 0 89(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(DATA_BUFFER))
			((DOUT)(DATA_BUFFER_LAST))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U_PWM 0 167(_comp PWM_Comp_deadtime)
		(_gen
			((bits)((i 12)))
			((deadtime)((i 100)))
			((freq)((i 25000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((DUT)(DUTY_PWM))
			((PWM)(Hi_MOSFET))
			((PWM_comp)(Lo_MOSFET))
			((DEB)(_open))
		)
		(_use(_ent . PWM_Comp_deadtime)
			(_gen
				((bits)((i 12)))
				((deadtime)((i 100)))
				((freq)((i 25000)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((DUT)(DUT))
				((PWM)(PWM))
				((PWM_comp)(PWM_comp))
				((DEB)(DEB))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int STR -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int DATA_INA 0 0 10(_ent(_in))))
		(_port(_int ERR 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int DUT 1 0 12(_ent(_out))))
		(_port(_int PWR 0 0 13(_ent(_out))))
		(_port(_int Hi_MOSFET -1 0 14(_ent(_out))))
		(_port(_int Lo_MOSFET -1 0 15(_ent(_out))))
		(_port(_int SHTDWN -1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 41(_array -1((_dto i 10 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 61(_array -1((_dto i 11 i 0)))))
		(_cnst(_int MAX_CYCLE 4 0 61(_arch(_string \"101111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_int DATA_BUFFER 5 0 63(_arch(_uni((_others(i 2)))))))
		(_sig(_int DATA_BUFFER_LAST 5 0 64(_arch(_uni((_others(i 2)))))))
		(_sig(_int ERR_BUFFER 5 0 65(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 66(_array -1((_dto i 11 i 0)))))
		(_sig(_int DUT_INC 6 0 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int DUTY_PWM 6 0 67(_arch(_uni((_others(i 2)))))))
		(_sig(_int STR_PREV -1 0 68(_arch(_uni((i 2))))))
		(_sig(_int STR_PID -1 0 69(_arch(_uni))))
		(_sig(_int FIRST_RUN -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 103(_array -1((_dto i 15 i 0)))))
		(_var(_int TEMP_ERR 7 0 103(_prcs 2((_others(i 2))))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((PWR)(DATA_INA)))(_trgt(6))(_sens(3)))))
			(line__74(_arch 1 0 74(_assignment(_alias((SHTDWN)(_string \"1"\)))(_trgt(9)))))
			(ERR_PROC(_arch 2 0 102(_prcs(_simple)(_trgt(12)(14)(15)(16)(17)(4))(_sens(0)(1))(_read(10)(11)(13)(15)(17)(2)))))
			(line__137(_arch 3 0 137(_assignment(_alias((DUT)(DUTY_PWM)))(_trgt(5))(_sens(14)))))
			(CONT_PROC(_arch 4 0 148(_prcs(_simple)(_trgt(13))(_sens(16))(_mon)(_read(12(15))(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027)
		(50529027 50529027 50463491)
		(33686018 33686018 33686018)
	)
	(_model . Structural 8 -1)
)
I 000044 55 2159          1750135268743 sim
(_unit VHDL(mppt_tb 0 5(sim 0 8))
	(_version vef)
	(_time 1750135268744 2025.06.16 22:41:08)
	(_source(\../src/MPPT_tb.vhd\))
	(_parameters tan)
	(_code 05570302005351120506435e500307035102050205)
	(_ent
		(_time 1750135250344)
	)
	(_inst DUT 0 30(_ent . MPPT)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((STR)(clk_fs))
			((DATA_INA)(DATA_RD))
			((ERR)(_open))
			((DUT)(_open))
			((PWR)(_open))
			((Hi_MOSFET)(hi_mos))
			((Lo_MOSFET)(lo_mos))
			((SHTDWN)(shtdwn))
		)
	)
	(_object
		(_cnst(_int clk_hz -1 0 10(_arch((i 50000000)))))
		(_cnst(_int \1~sec/clk_hz\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int clk_period -2 0 11(_arch gms(_code 5))))
		(_cnst(_int clk_fs_hz -1 0 13(_arch((i 10000)))))
		(_cnst(_int \1~sec/clk_fs_hz\ -2 0 0(_int gms(_code 6))))
		(_cnst(_int clk_fs_period -2 0 14(_arch gms(_code 7))))
		(_sig(_int increase -1 0 16(_arch(_uni((i 10))))))
		(_sig(_int clk -3 0 18(_arch(_uni((i 3))))))
		(_sig(_int rst -3 0 19(_arch(_uni((i 3))))))
		(_sig(_int clk_fs -3 0 20(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -3((_dto i 15 i 0)))))
		(_sig(_int DATA_RD 0 0 21(_arch(_uni((_others(i 2)))))))
		(_sig(_int hi_mos -3 0 22(_arch(_uni((i 2))))))
		(_sig(_int lo_mos -3 0 23(_arch(_uni((i 2))))))
		(_sig(_int shtdwn -3 0 24(_arch(_uni((i 2))))))
		(_sig(_int flag -3 0 25(_arch(_uni((i 2))))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 8))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(1)))))
			(CLK_FS_PRO(_arch 1 0 44(_prcs(_wait_for)(_trgt(3)))))
			(SEQUENCER_PROC(_arch 2 0 52(_prcs(_wait_for)(_trgt(2)))))
			(DATA_RD_PROC(_arch 3 0 60(_prcs(_wait_for)(_trgt(4))(_read(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50529027 50529027 50529027)
	)
	(_model . sim 9 -1)
)
I 000044 55 2159          1750135278250 sim
(_unit VHDL(mppt_tb 0 5(sim 0 8))
	(_version vef)
	(_time 1750135278251 2025.06.16 22:41:18)
	(_source(\../src/MPPT_tb.vhd\))
	(_parameters tan)
	(_code 31376535306765263132776a643733376536313631)
	(_ent
		(_time 1750135250344)
	)
	(_inst DUT 0 30(_ent . MPPT)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((STR)(clk_fs))
			((DATA_INA)(DATA_RD))
			((ERR)(_open))
			((DUT)(_open))
			((PWR)(_open))
			((Hi_MOSFET)(hi_mos))
			((Lo_MOSFET)(lo_mos))
			((SHTDWN)(shtdwn))
		)
	)
	(_object
		(_cnst(_int clk_hz -1 0 10(_arch((i 50000000)))))
		(_cnst(_int \1~sec/clk_hz\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int clk_period -2 0 11(_arch gms(_code 5))))
		(_cnst(_int clk_fs_hz -1 0 13(_arch((i 10000)))))
		(_cnst(_int \1~sec/clk_fs_hz\ -2 0 0(_int gms(_code 6))))
		(_cnst(_int clk_fs_period -2 0 14(_arch gms(_code 7))))
		(_sig(_int increase -1 0 16(_arch(_uni((i 10))))))
		(_sig(_int clk -3 0 18(_arch(_uni((i 3))))))
		(_sig(_int rst -3 0 19(_arch(_uni((i 3))))))
		(_sig(_int clk_fs -3 0 20(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -3((_dto i 15 i 0)))))
		(_sig(_int DATA_RD 0 0 21(_arch(_uni((_others(i 2)))))))
		(_sig(_int hi_mos -3 0 22(_arch(_uni((i 2))))))
		(_sig(_int lo_mos -3 0 23(_arch(_uni((i 2))))))
		(_sig(_int shtdwn -3 0 24(_arch(_uni((i 2))))))
		(_sig(_int flag -3 0 25(_arch(_uni((i 2))))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 8))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(1)))))
			(CLK_FS_PRO(_arch 1 0 44(_prcs(_wait_for)(_trgt(3)))))
			(SEQUENCER_PROC(_arch 2 0 52(_prcs(_wait_for)(_trgt(2)))))
			(DATA_RD_PROC(_arch 3 0 60(_prcs(_wait_for)(_trgt(4))(_read(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50529027 50529027 50529027)
	)
	(_model . sim 9 -1)
)
V 000051 55 5382          1750135590945 Structural
(_unit VHDL(mppt 0 5(structural 0 20))
	(_version vef)
	(_time 1750135590946 2025.06.16 22:46:30)
	(_source(\../src/MPPT.vhd\))
	(_parameters tan)
	(_code a1f4f0f7a0f7f5b6f7afe5faf0a6a1a6a5a7f5a6a1)
	(_ent
		(_time 1750135109949)
	)
	(_comp
		(LoadRegister
			(_object
				(_gen(_int BusWidth -2 0 24(_ent((i 16)))))
				(_port(_int RST -1 0 27(_ent (_in))))
				(_port(_int CLK -1 0 28(_ent (_in))))
				(_port(_int LDR -1 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~13 0 30(_array -1((_dto c 5 i 0)))))
				(_port(_int DIN 8 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWidth-1~downto~0}~132 0 31(_array -1((_dto c 6 i 0)))))
				(_port(_int DOUT 9 0 31(_ent (_out))))
			)
		)
		(PWM_Comp_deadtime
			(_object
				(_gen(_int bits -2 0 47(_ent((i 10)))))
				(_gen(_int deadtime -2 0 48(_ent((i 100)))))
				(_gen(_int freq -2 0 49(_ent((i 50000)))))
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int RST -1 0 53(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{bits-1~downto~0}~13 0 54(_array -1((_dto c 7 i 0)))))
				(_port(_int DUT 8 0 54(_ent (_in))))
				(_port(_int PWM -1 0 55(_ent (_out))))
				(_port(_int PWM_comp -1 0 56(_ent (_out))))
				(_port(_int DEB -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst LDR_1 0 77(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(DATA_INA))
			((DOUT)(DATA_BUFFER))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst LDR_2 0 89(_comp LoadRegister)
		(_gen
			((BusWidth)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LDR)(STR))
			((DIN)(DATA_BUFFER))
			((DOUT)(DATA_BUFFER_LAST))
		)
		(_use(_ent . LoadRegister)
			(_gen
				((BusWidth)((i 16)))
			)
			(_port
				((RST)(RST))
				((CLK)(CLK))
				((LDR)(LDR))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U_PWM 0 169(_comp PWM_Comp_deadtime)
		(_gen
			((bits)((i 12)))
			((deadtime)((i 100)))
			((freq)((i 25000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((DUT)(DUTY_PWM))
			((PWM)(Hi_MOSFET))
			((PWM_comp)(Lo_MOSFET))
			((DEB)(_open))
		)
		(_use(_ent . PWM_Comp_deadtime)
			(_gen
				((bits)((i 12)))
				((deadtime)((i 100)))
				((freq)((i 25000)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((DUT)(DUT))
				((PWM)(PWM))
				((PWM_comp)(PWM_comp))
				((DEB)(DEB))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int STR -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int DATA_INA 0 0 10(_ent(_in))))
		(_port(_int ERR 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12(_array -1((_dto i 11 i 0)))))
		(_port(_int DUT 1 0 12(_ent(_out))))
		(_port(_int PWR 0 0 13(_ent(_out))))
		(_port(_int Hi_MOSFET -1 0 14(_ent(_out))))
		(_port(_int Lo_MOSFET -1 0 15(_ent(_out))))
		(_port(_int SHTDWN -1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 41(_array -1((_dto i 10 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 61(_array -1((_dto i 11 i 0)))))
		(_cnst(_int MAX_CYCLE 4 0 61(_arch(_string \"101111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_int DATA_BUFFER 5 0 63(_arch(_uni((_others(i 2)))))))
		(_sig(_int DATA_BUFFER_LAST 5 0 64(_arch(_uni((_others(i 2)))))))
		(_sig(_int ERR_BUFFER 5 0 65(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 66(_array -1((_dto i 11 i 0)))))
		(_sig(_int DUT_INC 6 0 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int DUTY_PWM 6 0 67(_arch(_uni((_others(i 2)))))))
		(_sig(_int STR_PREV -1 0 68(_arch(_uni((i 2))))))
		(_sig(_int STR_PID -1 0 69(_arch(_uni))))
		(_sig(_int FIRST_RUN -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 103(_array -1((_dto i 15 i 0)))))
		(_var(_int TEMP_ERR 7 0 103(_prcs 2((_others(i 2))))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((PWR)(DATA_INA)))(_trgt(6))(_sens(3)))))
			(line__74(_arch 1 0 74(_assignment(_alias((SHTDWN)(_string \"1"\)))(_trgt(9)))))
			(ERR_PROC(_arch 2 0 102(_prcs(_simple)(_trgt(12)(14)(15)(16)(17)(4))(_sens(0)(1))(_read(10)(11)(13)(15)(17)(2)))))
			(line__137(_arch 3 0 137(_assignment(_alias((DUT)(DUTY_PWM)))(_trgt(5))(_sens(14)))))
			(CONT_PROC(_arch 4 0 148(_prcs(_simple)(_trgt(13))(_sens(16))(_mon)(_read(12)(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027)
		(50529027 50529027 50463491)
		(33686018 33686018 33686018)
	)
	(_model . Structural 8 -1)
)
I 000044 55 2209          1750136073382 sim
(_unit VHDL(mppt_tb 0 5(sim 0 8))
	(_version vef)
	(_time 1750136073383 2025.06.16 22:54:33)
	(_source(\../src/MPPT_tb.vhd\))
	(_parameters tan)
	(_code 26227023207072312625607d732024207221262126)
	(_ent
		(_time 1750135250344)
	)
	(_inst DUT 0 30(_ent . MPPT)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((STR)(clk_fs))
			((DATA_INA)(DATA_RD))
			((ERR)(_open))
			((DUT)(_open))
			((PWR)(_open))
			((Hi_MOSFET)(hi_mos))
			((Lo_MOSFET)(lo_mos))
			((SHTDWN)(shtdwn))
		)
	)
	(_object
		(_cnst(_int clk_hz -1 0 10(_arch((i 50000000)))))
		(_cnst(_int \1~sec/clk_hz\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int clk_period -2 0 11(_arch gms(_code 5))))
		(_cnst(_int clk_fs_hz -1 0 13(_arch((i 10000)))))
		(_cnst(_int \1~sec/clk_fs_hz\ -2 0 0(_int gms(_code 6))))
		(_cnst(_int clk_fs_period -2 0 14(_arch gms(_code 7))))
		(_sig(_int increase -1 0 16(_arch(_uni((i 10))))))
		(_sig(_int clk -3 0 18(_arch(_uni((i 3))))))
		(_sig(_int rst -3 0 19(_arch(_uni((i 3))))))
		(_sig(_int clk_fs -3 0 20(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -3((_dto i 15 i 0)))))
		(_sig(_int DATA_RD 0 0 21(_arch(_uni((_others(i 2)))))))
		(_sig(_int hi_mos -3 0 22(_arch(_uni((i 2))))))
		(_sig(_int lo_mos -3 0 23(_arch(_uni((i 2))))))
		(_sig(_int shtdwn -3 0 24(_arch(_uni((i 2))))))
		(_sig(_int flag -3 0 25(_arch(_uni((i 2))))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 8))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(1)))))
			(CLK_FS_PRO(_arch 1 0 44(_prcs(_wait_for)(_trgt(3)))))
			(SEQUENCER_PROC(_arch 2 0 52(_prcs(_wait_for)(_trgt(2)))))
			(DATA_RD_PROC(_arch 3 0 60(_prcs(_wait_for)(_trgt(4))(_mon)(_read(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . sim 9 -1)
)
V 000044 55 2209          1750136547584 sim
(_unit VHDL(mppt_tb 0 5(sim 0 8))
	(_version vef)
	(_time 1750136547585 2025.06.16 23:02:27)
	(_source(\../src/MPPT_tb.vhd\))
	(_parameters tan)
	(_code 8182808e80d7d5968182c7dad4878387d586818681)
	(_ent
		(_time 1750135250344)
	)
	(_inst DUT 0 30(_ent . MPPT)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((STR)(clk_fs))
			((DATA_INA)(DATA_RD))
			((ERR)(_open))
			((DUT)(_open))
			((PWR)(_open))
			((Hi_MOSFET)(hi_mos))
			((Lo_MOSFET)(lo_mos))
			((SHTDWN)(shtdwn))
		)
	)
	(_object
		(_cnst(_int clk_hz -1 0 10(_arch((i 50000000)))))
		(_cnst(_int \1~sec/clk_hz\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int clk_period -2 0 11(_arch gms(_code 5))))
		(_cnst(_int clk_fs_hz -1 0 13(_arch((i 10000)))))
		(_cnst(_int \1~sec/clk_fs_hz\ -2 0 0(_int gms(_code 6))))
		(_cnst(_int clk_fs_period -2 0 14(_arch gms(_code 7))))
		(_sig(_int increase -1 0 16(_arch(_uni((i 10))))))
		(_sig(_int clk -3 0 18(_arch(_uni((i 3))))))
		(_sig(_int rst -3 0 19(_arch(_uni((i 3))))))
		(_sig(_int clk_fs -3 0 20(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -3((_dto i 15 i 0)))))
		(_sig(_int DATA_RD 0 0 21(_arch(_uni((_others(i 2)))))))
		(_sig(_int hi_mos -3 0 22(_arch(_uni((i 2))))))
		(_sig(_int lo_mos -3 0 23(_arch(_uni((i 2))))))
		(_sig(_int shtdwn -3 0 24(_arch(_uni((i 2))))))
		(_sig(_int flag -3 0 25(_arch(_uni((i 2))))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 8))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(1)))))
			(CLK_FS_PRO(_arch 1 0 44(_prcs(_wait_for)(_trgt(3)))))
			(SEQUENCER_PROC(_arch 2 0 52(_prcs(_wait_for)(_trgt(2)))))
			(DATA_RD_PROC(_arch 3 0 60(_prcs(_wait_for)(_trgt(4))(_mon)(_read(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . sim 9 -1)
)
