/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.02
Build    : 0.9.36
Hash     : fec1755
Date     : Feb 11 2024
Type     : Engineering
Log Time   : Mon Feb 12 12:18:08 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 7
# Timing Graph Levels: 8

#Path 1
Startpoint: DATA_OUT_B2[10]_1.RDATA_B2[4] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[20].outpad[0] (.output at (39,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing:global net)                                                                                   0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.294     1.188
DATA_OUT_B2[10]_1.RDATA_B2[4] (RS_TDP36K at (42,65)) [clock-to-output]                                               0.000     1.188
| (intra 'bram' routing)                                                                                             0.000     1.188
| (OPIN:1703309 side: (RIGHT,) (42,65,0)0))                                                                          0.000     1.188
| (CHANY:2714632 L4 length:4 (42,65,0)-> (42,68,0))                                                                  0.119     1.307
| (CHANX:2499153 L4 length:4 (42,65,0)-> (39,65,0))                                                                  0.119     1.426
| (CHANY:2696910 L4 length:3 (38,66,0)-> (38,68,0))                                                                  0.119     1.545
| (CHANX:2512612 L1 length:1 (39,67,0)-> (39,67,0))                                                                  0.061     1.606
| (IPIN:1747216 side: (TOP,) (39,67,0)0))                                                                            0.101     1.707
| (intra 'clb' routing)                                                                                              0.085     1.792
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[20].in[0] (.names at (39,67))                        0.000     1.792
| (primitive '.names' combinational delay)                                                                           0.218     2.010
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[20].out[0] (.names at (39,67))                       0.000     2.010
| (intra 'clb' routing)                                                                                              0.000     2.010
| (OPIN:1747194 side: (RIGHT,) (39,67,0)0))                                                                          0.000     2.010
| (CHANY:2701366 L1 length:1 (39,67,0)-> (39,67,0))                                                                  0.061     2.071
| (CHANX:2512601 L1 length:1 (39,67,0)-> (39,67,0))                                                                  0.061     2.132
| (IPIN:1747226 side: (TOP,) (39,67,0)0))                                                                            0.101     2.232
| (intra 'clb' routing)                                                                                              0.085     2.318
doutB[20].in[2] (.names at (39,67))                                                                                  0.000     2.318
| (primitive '.names' combinational delay)                                                                           0.197     2.514
doutB[20].out[0] (.names at (39,67))                                                                                 0.000     2.514
| (intra 'clb' routing)                                                                                              0.000     2.514
| (OPIN:1747193 side: (RIGHT,) (39,67,0)0))                                                                          0.000     2.514
| (CHANY:2701221 L4 length:4 (39,67,0)-> (39,64,0))                                                                  0.119     2.633
| (CHANX:2505956 L4 length:4 (40,66,0)-> (43,66,0))                                                                  0.119     2.752
| (CHANY:2714760 L4 length:2 (42,67,0)-> (42,68,0))                                                                  0.119     2.871
| (CHANX:2519401 L4 length:4 (42,68,0)-> (39,68,0))                                                                  0.119     2.990
| (IPIN:1869223 side: (TOP,) (39,68,0)0))                                                                            0.101     3.091
| (intra 'io' routing)                                                                                               0.733     3.823
out:doutB[20].outpad[0] (.output at (39,68))                                                                        -0.000     3.823
data arrival time                                                                                                              3.823

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.823
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.823


#Path 2
Startpoint: DATA_OUT_B2[10]_1.RDATA_B2[10] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[26].outpad[0] (.output at (45,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing:global net)                                                                                   0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.294     1.188
DATA_OUT_B2[10]_1.RDATA_B2[10] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.188
| (intra 'bram' routing)                                                                                             0.000     1.188
| (OPIN:1703455 side: (RIGHT,) (42,66,0)0))                                                                          0.000     1.188
| (CHANY:2714664 L1 length:1 (42,66,0)-> (42,66,0))                                                                  0.061     1.249
| (CHANX:2506140 L4 length:4 (43,66,0)-> (46,66,0))                                                                  0.119     1.368
| (CHANX:2506254 L1 length:1 (45,66,0)-> (45,66,0))                                                                  0.061     1.429
| (CHANY:2728090 L4 length:2 (45,67,0)-> (45,68,0))                                                                  0.119     1.548
| (IPIN:1747995 side: (RIGHT,) (45,67,0)0))                                                                          0.101     1.649
| (intra 'clb' routing)                                                                                              0.085     1.734
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[26].in[0] (.names at (45,67))                        0.000     1.734
| (primitive '.names' combinational delay)                                                                           0.148     1.882
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[26].out[0] (.names at (45,67))                       0.000     1.882
| (intra 'clb' routing)                                                                                              0.000     1.882
| (OPIN:1747958 side: (RIGHT,) (45,67,0)0))                                                                          0.000     1.882
| (CHANY:2728072 L1 length:1 (45,67,0)-> (45,67,0))                                                                  0.061     1.942
| (CHANX:2513003 L1 length:1 (45,67,0)-> (45,67,0))                                                                  0.061     2.003
| (IPIN:1747974 side: (TOP,) (45,67,0)0))                                                                            0.101     2.104
| (intra 'clb' routing)                                                                                              0.085     2.189
doutB[26].in[2] (.names at (45,67))                                                                                  0.000     2.189
| (primitive '.names' combinational delay)                                                                           0.218     2.407
doutB[26].out[0] (.names at (45,67))                                                                                 0.000     2.407
| (intra 'clb' routing)                                                                                              0.000     2.407
| (OPIN:1747957 side: (RIGHT,) (45,67,0)0))                                                                          0.000     2.407
| (CHANY:2728070 L1 length:1 (45,67,0)-> (45,67,0))                                                                  0.061     2.468
| (CHANX:2513086 L4 length:4 (46,67,0)-> (49,67,0))                                                                  0.119     2.587
| (CHANY:2732594 L1 length:1 (46,68,0)-> (46,68,0))                                                                  0.061     2.648
| (CHANX:2519637 L4 length:4 (46,68,0)-> (43,68,0))                                                                  0.119     2.767
| (CHANY:2728117 L1 length:1 (45,68,0)-> (45,68,0))                                                                  0.061     2.828
| (IPIN:1886516 side: (RIGHT,) (45,68,0)0))                                                                          0.101     2.929
| (intra 'io' routing)                                                                                               0.733     3.662
out:doutB[26].outpad[0] (.output at (45,68))                                                                         0.000     3.662
data arrival time                                                                                                              3.662

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.662
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.662


#Path 3
Startpoint: DATA_OUT_B2[10]_1.RDATA_B1[4] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[4].outpad[0] (.output at (41,68) clocked by clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                              0.894     0.894
| (inter-block routing:global net)                                                                                  0.000     0.894
| (intra 'bram' routing)                                                                                            0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                                                                  0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                   0.345     1.240
DATA_OUT_B2[10]_1.RDATA_B1[4] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.240
| (intra 'bram' routing)                                                                                            0.000     1.240
| (OPIN:1703461 side: (TOP,) (42,67,0)0))                                                                           0.000     1.240
| (CHANX:2512637 L4 length:4 (42,67,0)-> (39,67,0))                                                                 0.119     1.359
| (CHANX:2512749 L1 length:1 (41,67,0)-> (41,67,0))                                                                 0.061     1.420
| (CHANY:2705657 L4 length:4 (40,67,0)-> (40,64,0))                                                                 0.119     1.539
| (CHANX:2499171 L1 length:1 (40,65,0)-> (40,65,0))                                                                 0.061     1.600
| (IPIN:1702719 side: (TOP,) (40,65,0)0))                                                                           0.101     1.700
| (intra 'clb' routing)                                                                                             0.085     1.785
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[4].in[0] (.names at (40,65))                        0.000     1.785
| (primitive '.names' combinational delay)                                                                          0.136     1.921
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[4].out[0] (.names at (40,65))                       0.000     1.921
| (intra 'clb' routing)                                                                                             0.000     1.921
| (OPIN:1702676 side: (TOP,) (40,65,0)0))                                                                           0.000     1.921
| (CHANX:2499170 L1 length:1 (40,65,0)-> (40,65,0))                                                                 0.061     1.982
| (CHANY:2705697 L1 length:1 (40,65,0)-> (40,65,0))                                                                 0.061     2.043
| (IPIN:1702746 side: (RIGHT,) (40,65,0)0))                                                                         0.101     2.143
| (intra 'clb' routing)                                                                                             0.085     2.229
doutB[4].in[2] (.names at (40,65))                                                                                  0.000     2.229
| (primitive '.names' combinational delay)                                                                          0.218     2.447
doutB[4].out[0] (.names at (40,65))                                                                                 0.000     2.447
| (intra 'clb' routing)                                                                                             0.000     2.447
| (OPIN:1702675 side: (TOP,) (40,65,0)0))                                                                           0.000     2.447
| (CHANX:2499168 L1 length:1 (40,65,0)-> (40,65,0))                                                                 0.061     2.508
| (CHANY:2705800 L4 length:3 (40,66,0)-> (40,68,0))                                                                 0.119     2.627
| (CHANX:2519484 L1 length:1 (41,68,0)-> (41,68,0))                                                                 0.061     2.688
| (IPIN:1874984 side: (TOP,) (41,68,0)0))                                                                           0.101     2.788
| (intra 'io' routing)                                                                                              0.733     3.521
out:doutB[4].outpad[0] (.output at (41,68))                                                                         0.000     3.521
data arrival time                                                                                                             3.521

clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
output external delay                                                                                               0.000     0.000
data required time                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.000
data arrival time                                                                                                            -3.521
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -3.521


#Path 4
Startpoint: DATA_OUT_B2[10]_1.RDATA_B2[6] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[22].outpad[0] (.output at (40,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing:global net)                                                                                   0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.294     1.188
DATA_OUT_B2[10]_1.RDATA_B2[6] (RS_TDP36K at (42,65)) [clock-to-output]                                               0.000     1.188
| (intra 'bram' routing)                                                                                             0.000     1.188
| (OPIN:1703451 side: (RIGHT,) (42,66,0)0))                                                                          0.000     1.188
| (CHANY:2714688 L4 length:3 (42,66,0)-> (42,68,0))                                                                  0.119     1.307
| (CHANX:2505881 L4 length:4 (42,66,0)-> (39,66,0))                                                                  0.119     1.426
| (IPIN:1728631 side: (TOP,) (40,66,0)0))                                                                            0.101     1.527
| (intra 'clb' routing)                                                                                              0.085     1.612
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[22].in[0] (.names at (40,66))                        0.000     1.612
| (primitive '.names' combinational delay)                                                                           0.136     1.747
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[22].out[0] (.names at (40,66))                       0.000     1.747
| (intra 'clb' routing)                                                                                              0.000     1.747
| (OPIN:1728607 side: (RIGHT,) (40,66,0)0))                                                                          0.000     1.747
| (CHANY:2705766 L1 length:1 (40,66,0)-> (40,66,0))                                                                  0.061     1.808
| (IPIN:1728650 side: (RIGHT,) (40,66,0)0))                                                                          0.101     1.909
| (intra 'clb' routing)                                                                                              0.085     1.994
doutB[22].in[2] (.names at (40,66))                                                                                  0.000     1.994
| (primitive '.names' combinational delay)                                                                           0.197     2.191
doutB[22].out[0] (.names at (40,66))                                                                                 0.000     2.191
| (intra 'clb' routing)                                                                                              0.000     2.191
| (OPIN:1728608 side: (RIGHT,) (40,66,0)0))                                                                          0.000     2.191
| (CHANY:2705768 L1 length:1 (40,66,0)-> (40,66,0))                                                                  0.061     2.252
| (CHANX:2505931 L1 length:1 (40,66,0)-> (40,66,0))                                                                  0.061     2.313
| (CHANY:2701384 L1 length:1 (39,67,0)-> (39,67,0))                                                                  0.061     2.374
| (CHANX:2512619 L1 length:1 (39,67,0)-> (39,67,0))                                                                  0.061     2.435
| (CHANY:2697000 L1 length:1 (38,68,0)-> (38,68,0))                                                                  0.061     2.496
| (CHANX:2519388 L4 length:4 (39,68,0)-> (42,68,0))                                                                  0.119     2.615
| (IPIN:1872085 side: (TOP,) (40,68,0)0))                                                                            0.101     2.715
| (intra 'io' routing)                                                                                               0.733     3.448
out:doutB[22].outpad[0] (.output at (40,68))                                                                         0.000     3.448
data arrival time                                                                                                              3.448

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.448
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.448


#Path 5
Startpoint: DATA_OUT_B2[10]_1.RDATA_B2[8] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[24].outpad[0] (.output at (40,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing:global net)                                                                                   0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.294     1.188
DATA_OUT_B2[10]_1.RDATA_B2[8] (RS_TDP36K at (42,65)) [clock-to-output]                                               0.000     1.188
| (intra 'bram' routing)                                                                                             0.000     1.188
| (OPIN:1703453 side: (RIGHT,) (42,66,0)0))                                                                          0.000     1.188
| (CHANY:2714692 L4 length:3 (42,66,0)-> (42,68,0))                                                                  0.119     1.307
| (CHANX:2505893 L4 length:4 (42,66,0)-> (39,66,0))                                                                  0.119     1.426
| (IPIN:1728615 side: (TOP,) (40,66,0)0))                                                                            0.101     1.527
| (intra 'clb' routing)                                                                                              0.085     1.612
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[24].in[0] (.names at (40,66))                        0.000     1.612
| (primitive '.names' combinational delay)                                                                           0.218     1.830
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[24].out[0] (.names at (40,66))                       0.000     1.830
| (intra 'clb' routing)                                                                                              0.085     1.915
doutB[24].in[2] (.names at (40,66))                                                                                  0.000     1.915
| (primitive '.names' combinational delay)                                                                           0.136     2.051
doutB[24].out[0] (.names at (40,66))                                                                                 0.000     2.051
| (intra 'clb' routing)                                                                                              0.000     2.051
| (OPIN:1728598 side: (RIGHT,) (40,66,0)0))                                                                          0.000     2.051
| (CHANY:2705749 L1 length:1 (40,66,0)-> (40,66,0))                                                                  0.061     2.111
| (CHANX:2499157 L1 length:1 (40,65,0)-> (40,65,0))                                                                  0.061     2.172
| (CHANY:2701362 L4 length:3 (39,66,0)-> (39,68,0))                                                                  0.119     2.291
| (CHANX:2512625 L1 length:1 (39,67,0)-> (39,67,0))                                                                  0.061     2.352
| (CHANY:2697006 L1 length:1 (38,68,0)-> (38,68,0))                                                                  0.061     2.413
| (CHANX:2519382 L4 length:4 (39,68,0)-> (42,68,0))                                                                  0.119     2.532
| (CHANX:2519418 L1 length:1 (40,68,0)-> (40,68,0))                                                                  0.061     2.593
| (IPIN:1872087 side: (TOP,) (40,68,0)0))                                                                            0.101     2.694
| (intra 'io' routing)                                                                                               0.733     3.427
out:doutB[24].outpad[0] (.output at (40,68))                                                                         0.000     3.427
data arrival time                                                                                                              3.427

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.427
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.427


#Path 6
Startpoint: DATA_OUT_B2[10]_1.RDATA_B2[3] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[19].outpad[0] (.output at (39,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing:global net)                                                                                   0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.294     1.188
DATA_OUT_B2[10]_1.RDATA_B2[3] (RS_TDP36K at (42,65)) [clock-to-output]                                               0.000     1.188
| (intra 'bram' routing)                                                                                             0.000     1.188
| (OPIN:1703308 side: (RIGHT,) (42,65,0)0))                                                                          0.000     1.188
| (CHANY:2714630 L4 length:4 (42,65,0)-> (42,68,0))                                                                  0.119     1.307
| (CHANX:2512655 L4 length:4 (42,67,0)-> (39,67,0))                                                                  0.119     1.426
| (CHANY:2701383 L1 length:1 (39,67,0)-> (39,67,0))                                                                  0.061     1.487
| (IPIN:1747245 side: (RIGHT,) (39,67,0)0))                                                                          0.101     1.588
| (intra 'clb' routing)                                                                                              0.085     1.673
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[19].in[0] (.names at (39,67))                        0.000     1.673
| (primitive '.names' combinational delay)                                                                           0.197     1.870
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[19].out[0] (.names at (39,67))                       0.000     1.870
| (intra 'clb' routing)                                                                                              0.085     1.955
doutB[19].in[2] (.names at (39,67))                                                                                  0.000     1.955
| (primitive '.names' combinational delay)                                                                           0.148     2.103
doutB[19].out[0] (.names at (39,67))                                                                                 0.000     2.103
| (intra 'clb' routing)                                                                                              0.000     2.103
| (OPIN:1747190 side: (TOP,) (39,67,0)0))                                                                            0.000     2.103
| (CHANX:2512439 L4 length:4 (39,67,0)-> (36,67,0))                                                                  0.119     2.221
| (CHANY:2692477 L1 length:1 (37,67,0)-> (37,67,0))                                                                  0.061     2.282
| (CHANX:2505790 L1 length:1 (38,66,0)-> (38,66,0))                                                                  0.061     2.343
| (CHANY:2696970 L4 length:2 (38,67,0)-> (38,68,0))                                                                  0.119     2.462
| (CHANX:2519350 L1 length:1 (39,68,0)-> (39,68,0))                                                                  0.061     2.523
| (CHANY:2701429 L1 length:1 (39,68,0)-> (39,68,0))                                                                  0.061     2.584
| (IPIN:1869236 side: (RIGHT,) (39,68,0)0))                                                                          0.101     2.685
| (intra 'io' routing)                                                                                               0.733     3.418
out:doutB[19].outpad[0] (.output at (39,68))                                                                         0.000     3.418
data arrival time                                                                                                              3.418

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.418
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.418


#Path 7
Startpoint: DATA_OUT_B2[10]_1.RDATA_B2[12] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[28].outpad[0] (.output at (44,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing:global net)                                                                                   0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.294     1.188
DATA_OUT_B2[10]_1.RDATA_B2[12] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.188
| (intra 'bram' routing)                                                                                             0.000     1.188
| (OPIN:1703475 side: (RIGHT,) (42,67,0)0))                                                                          0.000     1.188
| (CHANY:2714561 L4 length:4 (42,67,0)-> (42,64,0))                                                                  0.119     1.307
| (CHANX:2506136 L4 length:4 (43,66,0)-> (46,66,0))                                                                  0.119     1.426
| (CHANY:2723618 L1 length:1 (44,67,0)-> (44,67,0))                                                                  0.061     1.487
| (IPIN:1747847 side: (RIGHT,) (44,67,0)0))                                                                          0.101     1.588
| (intra 'clb' routing)                                                                                              0.085     1.673
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[28].in[0] (.names at (44,67))                        0.000     1.673
| (primitive '.names' combinational delay)                                                                           0.197     1.870
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[28].out[0] (.names at (44,67))                       0.000     1.870
| (intra 'clb' routing)                                                                                              0.085     1.955
doutB[28].in[2] (.names at (44,67))                                                                                  0.000     1.955
| (primitive '.names' combinational delay)                                                                           0.136     2.090
doutB[28].out[0] (.names at (44,67))                                                                                 0.000     2.090
| (intra 'clb' routing)                                                                                              0.000     2.090
| (OPIN:1747798 side: (RIGHT,) (44,67,0)0))                                                                          0.000     2.090
| (CHANY:2723607 L1 length:1 (44,67,0)-> (44,67,0))                                                                  0.061     2.151
| (CHANX:2506035 L4 length:4 (44,66,0)-> (41,66,0))                                                                  0.119     2.270
| (CHANY:2714736 L1 length:1 (42,67,0)-> (42,67,0))                                                                  0.061     2.331
| (CHANX:2512884 L4 length:4 (43,67,0)-> (46,67,0))                                                                  0.119     2.450
| (CHANX:2512916 L1 length:1 (44,67,0)-> (44,67,0))                                                                  0.061     2.511
| (CHANY:2723668 L1 length:1 (44,68,0)-> (44,68,0))                                                                  0.061     2.572
| (IPIN:1883636 side: (RIGHT,) (44,68,0)0))                                                                          0.101     2.673
| (intra 'io' routing)                                                                                               0.733     3.405
out:doutB[28].outpad[0] (.output at (44,68))                                                                         0.000     3.405
data arrival time                                                                                                              3.405

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.405
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.405


#Path 8
Startpoint: DATA_OUT_B2[10]_1.RDATA_B1[2] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[2].outpad[0] (.output at (40,68) clocked by clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                              0.894     0.894
| (inter-block routing:global net)                                                                                  0.000     0.894
| (intra 'bram' routing)                                                                                            0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                                                                  0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                   0.345     1.240
DATA_OUT_B2[10]_1.RDATA_B1[2] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.240
| (intra 'bram' routing)                                                                                            0.000     1.240
| (OPIN:1703459 side: (TOP,) (42,67,0)0))                                                                           0.000     1.240
| (CHANX:2512649 L4 length:4 (42,67,0)-> (39,67,0))                                                                 0.119     1.359
| (CHANY:2705683 L4 length:4 (40,67,0)-> (40,64,0))                                                                 0.119     1.478
| (CHANX:2505935 L1 length:1 (40,66,0)-> (40,66,0))                                                                 0.061     1.539
| (IPIN:1728626 side: (TOP,) (40,66,0)0))                                                                           0.101     1.639
| (intra 'clb' routing)                                                                                             0.085     1.724
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[2].in[0] (.names at (40,66))                        0.000     1.724
| (primitive '.names' combinational delay)                                                                          0.135     1.860
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[2].out[0] (.names at (40,66))                       0.000     1.860
| (intra 'clb' routing)                                                                                             0.085     1.945
doutB[2].in[2] (.names at (40,66))                                                                                  0.000     1.945
| (primitive '.names' combinational delay)                                                                          0.197     2.142
doutB[2].out[0] (.names at (40,66))                                                                                 0.000     2.142
| (intra 'clb' routing)                                                                                             0.000     2.142
| (OPIN:1728592 side: (TOP,) (40,66,0)0))                                                                           0.000     2.142
| (CHANX:2505921 L1 length:1 (40,66,0)-> (40,66,0))                                                                 0.061     2.203
| (CHANY:2701157 L4 length:4 (39,66,0)-> (39,63,0))                                                                 0.119     2.322
| (CHANX:2492454 L4 length:4 (40,64,0)-> (43,64,0))                                                                 0.119     2.441
| (CHANY:2705738 L4 length:4 (40,65,0)-> (40,68,0))                                                                 0.119     2.560
| (IPIN:1872123 side: (RIGHT,) (40,68,0)0))                                                                         0.101     2.660
| (intra 'io' routing)                                                                                              0.733     3.393
out:doutB[2].outpad[0] (.output at (40,68))                                                                         0.000     3.393
data arrival time                                                                                                             3.393

clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
output external delay                                                                                               0.000     0.000
data required time                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.000
data arrival time                                                                                                            -3.393
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -3.393


#Path 9
Startpoint: DATA_OUT_B2[10]_1.RDATA_B2[13] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[29].outpad[0] (.output at (44,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing:global net)                                                                                   0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.294     1.188
DATA_OUT_B2[10]_1.RDATA_B2[13] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.188
| (intra 'bram' routing)                                                                                             0.000     1.188
| (OPIN:1703476 side: (RIGHT,) (42,67,0)0))                                                                          0.000     1.188
| (CHANY:2714722 L1 length:1 (42,67,0)-> (42,67,0))                                                                  0.061     1.249
| (CHANX:2512898 L4 length:4 (43,67,0)-> (46,67,0))                                                                  0.119     1.368
| (CHANY:2723457 L4 length:4 (44,67,0)-> (44,64,0))                                                                  0.119     1.487
| (IPIN:1747856 side: (RIGHT,) (44,67,0)0))                                                                          0.101     1.588
| (intra 'clb' routing)                                                                                              0.085     1.673
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[29].in[0] (.names at (44,67))                        0.000     1.673
| (primitive '.names' combinational delay)                                                                           0.135     1.808
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[29].out[0] (.names at (44,67))                       0.000     1.808
| (intra 'clb' routing)                                                                                              0.000     1.808
| (OPIN:1747786 side: (TOP,) (44,67,0)0))                                                                            0.000     1.808
| (CHANX:2512918 L1 length:1 (44,67,0)-> (44,67,0))                                                                  0.061     1.869
| (IPIN:1747829 side: (TOP,) (44,67,0)0))                                                                            0.101     1.970
| (intra 'clb' routing)                                                                                              0.085     2.055
doutB[29].in[2] (.names at (44,67))                                                                                  0.000     2.055
| (primitive '.names' combinational delay)                                                                           0.197     2.252
doutB[29].out[0] (.names at (44,67))                                                                                 0.000     2.252
| (intra 'clb' routing)                                                                                              0.000     2.252
| (OPIN:1747785 side: (TOP,) (44,67,0)0))                                                                            0.000     2.252
| (CHANX:2512757 L4 length:4 (44,67,0)-> (41,67,0))                                                                  0.119     2.371
| (CHANY:2714774 L1 length:1 (42,68,0)-> (42,68,0))                                                                  0.061     2.432
| (CHANX:2519662 L4 length:4 (43,68,0)-> (46,68,0))                                                                  0.119     2.551
| (IPIN:1883601 side: (TOP,) (44,68,0)0))                                                                            0.101     2.651
| (intra 'io' routing)                                                                                               0.733     3.384
out:doutB[29].outpad[0] (.output at (44,68))                                                                         0.000     3.384
data arrival time                                                                                                              3.384

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.384
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.384


#Path 10
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[4] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[4].outpad[0] (.output at (43,68) clocked by clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                              0.894     0.894
| (inter-block routing:global net)                                                                                  0.000     0.894
| (intra 'bram' routing)                                                                                            0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (42,65))                                                                  0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                   0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[4] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.187
| (intra 'bram' routing)                                                                                            0.000     1.187
| (OPIN:1703291 side: (TOP,) (42,65,0)0))                                                                           0.000     1.187
| (CHANX:2499292 L1 length:1 (42,65,0)-> (42,65,0))                                                                 0.061     1.248
| (CHANY:2714587 L1 length:1 (42,65,0)-> (42,65,0))                                                                 0.061     1.309
| (CHANX:2492604 L1 length:1 (43,64,0)-> (43,64,0))                                                                 0.061     1.370
| (CHANY:2718971 L1 length:1 (43,64,0)-> (43,64,0))                                                                 0.061     1.431
| (IPIN:1681406 side: (RIGHT,) (43,64,0)0))                                                                         0.101     1.532
| (intra 'clb' routing)                                                                                             0.085     1.617
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[4].in[0] (.names at (43,64))                        0.000     1.617
| (primitive '.names' combinational delay)                                                                          0.136     1.752
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[4].out[0] (.names at (43,64))                       0.000     1.752
| (intra 'clb' routing)                                                                                             0.085     1.837
doutA[4].in[2] (.names at (43,64))                                                                                  0.000     1.837
| (primitive '.names' combinational delay)                                                                          0.218     2.055
doutA[4].out[0] (.names at (43,64))                                                                                 0.000     2.055
| (intra 'clb' routing)                                                                                             0.000     2.055
| (OPIN:1681332 side: (TOP,) (43,64,0)0))                                                                           0.000     2.055
| (CHANX:2492597 L1 length:1 (43,64,0)-> (43,64,0))                                                                 0.061     2.116
| (CHANY:2714642 L4 length:4 (42,65,0)-> (42,68,0))                                                                 0.119     2.235
| (CHANX:2506128 L1 length:1 (43,66,0)-> (43,66,0))                                                                 0.061     2.296
| (CHANY:2719192 L4 length:2 (43,67,0)-> (43,68,0))                                                                 0.119     2.415
| (CHANY:2719232 L1 length:1 (43,68,0)-> (43,68,0))                                                                 0.061     2.476
| (CHANX:2519619 L1 length:1 (43,68,0)-> (43,68,0))                                                                 0.061     2.537
| (IPIN:1880715 side: (TOP,) (43,68,0)0))                                                                           0.101     2.638
| (intra 'io' routing)                                                                                              0.733     3.371
out:doutA[4].outpad[0] (.output at (43,68))                                                                         0.000     3.371
data arrival time                                                                                                             3.371

clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
output external delay                                                                                               0.000     0.000
data required time                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.000
data arrival time                                                                                                            -3.371
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -3.371


#Path 11
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[3] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[3].outpad[0] (.output at (44,68) clocked by clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                              0.894     0.894
| (inter-block routing:global net)                                                                                  0.000     0.894
| (intra 'bram' routing)                                                                                            0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (42,65))                                                                  0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                   0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[3] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.187
| (intra 'bram' routing)                                                                                            0.000     1.187
| (OPIN:1703290 side: (TOP,) (42,65,0)0))                                                                           0.000     1.187
| (CHANX:2499338 L4 length:4 (42,65,0)-> (45,65,0))                                                                 0.119     1.306
| (CHANY:2719033 L1 length:1 (43,65,0)-> (43,65,0))                                                                 0.061     1.367
| (CHANX:2492666 L1 length:1 (44,64,0)-> (44,64,0))                                                                 0.061     1.428
| (CHANY:2723417 L1 length:1 (44,64,0)-> (44,64,0))                                                                 0.061     1.489
| (IPIN:1681556 side: (RIGHT,) (44,64,0)0))                                                                         0.101     1.590
| (intra 'clb' routing)                                                                                             0.085     1.675
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[3].in[0] (.names at (44,64))                       -0.000     1.675
| (primitive '.names' combinational delay)                                                                          0.136     1.810
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[3].out[0] (.names at (44,64))                       0.000     1.810
| (intra 'clb' routing)                                                                                             0.085     1.895
doutA[3].in[2] (.names at (44,64))                                                                                  0.000     1.895
| (primitive '.names' combinational delay)                                                                          0.218     2.113
doutA[3].out[0] (.names at (44,64))                                                                                 0.000     2.113
| (intra 'clb' routing)                                                                                             0.000     2.113
| (OPIN:1681483 side: (TOP,) (44,64,0)0))                                                                           0.000     2.113
| (CHANX:2492708 L4 length:4 (44,64,0)-> (47,64,0))                                                                 0.119     2.232
| (CHANY:2727974 L4 length:4 (45,65,0)-> (45,68,0))                                                                 0.119     2.351
| (CHANX:2512847 L4 length:4 (45,67,0)-> (42,67,0))                                                                 0.119     2.470
| (CHANY:2723682 L1 length:1 (44,68,0)-> (44,68,0))                                                                 0.061     2.531
| (IPIN:1883643 side: (RIGHT,) (44,68,0)0))                                                                         0.101     2.632
| (intra 'io' routing)                                                                                              0.733     3.365
out:doutA[3].outpad[0] (.output at (44,68))                                                                         0.000     3.365
data arrival time                                                                                                             3.365

clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
output external delay                                                                                               0.000     0.000
data required time                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.000
data arrival time                                                                                                            -3.365
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -3.365


#Path 12
Startpoint: DATA_OUT_B2[10]_1.RDATA_B1[6] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[6].outpad[0] (.output at (43,68) clocked by clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                              0.894     0.894
| (inter-block routing:global net)                                                                                  0.000     0.894
| (intra 'bram' routing)                                                                                            0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                                                                  0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                   0.345     1.240
DATA_OUT_B2[10]_1.RDATA_B1[6] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.240
| (intra 'bram' routing)                                                                                            0.000     1.240
| (OPIN:1703463 side: (TOP,) (42,67,0)0))                                                                           0.000     1.240
| (CHANX:2512848 L4 length:4 (42,67,0)-> (45,67,0))                                                                 0.119     1.359
| (CHANY:2719179 L1 length:1 (43,67,0)-> (43,67,0))                                                                 0.061     1.420
| (IPIN:1747700 side: (RIGHT,) (43,67,0)0))                                                                         0.101     1.520
| (intra 'clb' routing)                                                                                             0.085     1.605
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[6].in[0] (.names at (43,67))                       -0.000     1.605
| (primitive '.names' combinational delay)                                                                          0.197     1.802
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[6].out[0] (.names at (43,67))                       0.000     1.802
| (intra 'clb' routing)                                                                                             0.085     1.888
doutB[6].in[2] (.names at (43,67))                                                                                  0.000     1.888
| (primitive '.names' combinational delay)                                                                          0.218     2.106
doutB[6].out[0] (.names at (43,67))                                                                                 0.000     2.106
| (intra 'clb' routing)                                                                                             0.000     2.106
| (OPIN:1747635 side: (TOP,) (43,67,0)0))                                                                           0.000     2.106
| (CHANX:2512695 L4 length:4 (43,67,0)-> (40,67,0))                                                                 0.119     2.225
| (CHANY:2705886 L1 length:1 (40,68,0)-> (40,68,0))                                                                 0.061     2.285
| (CHANX:2519526 L4 length:4 (41,68,0)-> (44,68,0))                                                                 0.119     2.404
| (CHANX:2519594 L4 length:4 (42,68,0)-> (45,68,0))                                                                 0.119     2.523
| (IPIN:1880745 side: (TOP,) (43,68,0)0))                                                                           0.101     2.624
| (intra 'io' routing)                                                                                              0.733     3.357
out:doutB[6].outpad[0] (.output at (43,68))                                                                         0.000     3.357
data arrival time                                                                                                             3.357

clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
output external delay                                                                                               0.000     0.000
data required time                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.000
data arrival time                                                                                                            -3.357
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -3.357


#Path 13
Startpoint: DATA_OUT_B2[10]_1.RDATA_B2[14] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[30].outpad[0] (.output at (44,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing:global net)                                                                                   0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.294     1.188
DATA_OUT_B2[10]_1.RDATA_B2[14] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.188
| (intra 'bram' routing)                                                                                             0.000     1.188
| (OPIN:1703477 side: (RIGHT,) (42,67,0)0))                                                                          0.000     1.188
| (CHANY:2714724 L1 length:1 (42,67,0)-> (42,67,0))                                                                  0.061     1.249
| (CHANX:2512896 L4 length:4 (43,67,0)-> (46,67,0))                                                                  0.119     1.368
| (CHANY:2723451 L4 length:4 (44,67,0)-> (44,64,0))                                                                  0.119     1.487
| (IPIN:1747844 side: (RIGHT,) (44,67,0)0))                                                                          0.101     1.588
| (intra 'clb' routing)                                                                                              0.085     1.673
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[30].in[0] (.names at (44,67))                        0.000     1.673
| (primitive '.names' combinational delay)                                                                           0.148     1.821
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[30].out[0] (.names at (44,67))                       0.000     1.821
| (intra 'clb' routing)                                                                                              0.085     1.906
doutB[30].in[2] (.names at (44,67))                                                                                  0.000     1.906
| (primitive '.names' combinational delay)                                                                           0.197     2.103
doutB[30].out[0] (.names at (44,67))                                                                                 0.000     2.103
| (intra 'clb' routing)                                                                                              0.000     2.103
| (OPIN:1747789 side: (TOP,) (44,67,0)0))                                                                            0.000     2.103
| (CHANX:2512781 L4 length:4 (44,67,0)-> (41,67,0))                                                                  0.119     2.221
| (CHANY:2719228 L1 length:1 (43,68,0)-> (43,68,0))                                                                  0.061     2.282
| (CHANX:2519720 L4 length:4 (44,68,0)-> (47,68,0))                                                                  0.119     2.401
| (CHANY:2723643 L4 length:2 (44,68,0)-> (44,67,0))                                                                  0.119     2.520
| (IPIN:1883650 side: (RIGHT,) (44,68,0)0))                                                                          0.101     2.621
| (intra 'io' routing)                                                                                               0.733     3.354
out:doutB[30].outpad[0] (.output at (44,68))                                                                         0.000     3.354
data arrival time                                                                                                              3.354

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.354
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.354


#Path 14
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[9] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[9].outpad[0] (.output at (43,68) clocked by clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                              0.894     0.894
| (inter-block routing:global net)                                                                                  0.000     0.894
| (intra 'bram' routing)                                                                                            0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (42,65))                                                                  0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                   0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[9] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.187
| (intra 'bram' routing)                                                                                            0.000     1.187
| (OPIN:1703296 side: (TOP,) (42,65,0)0))                                                                           0.000     1.187
| (CHANX:2499303 L1 length:1 (42,65,0)-> (42,65,0))                                                                 0.061     1.248
| (CHANY:2710212 L1 length:1 (41,66,0)-> (41,66,0))                                                                 0.061     1.309
| (CHANX:2506080 L4 length:4 (42,66,0)-> (45,66,0))                                                                 0.119     1.428
| (IPIN:1728916 side: (TOP,) (43,66,0)0))                                                                           0.101     1.529
| (intra 'clb' routing)                                                                                             0.085     1.614
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[9].in[0] (.names at (43,66))                        0.000     1.614
| (primitive '.names' combinational delay)                                                                          0.218     1.832
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[9].out[0] (.names at (43,66))                       0.000     1.832
| (intra 'clb' routing)                                                                                             0.085     1.917
doutA[9].in[2] (.names at (43,66))                                                                                  0.000     1.917
| (primitive '.names' combinational delay)                                                                          0.148     2.065
doutA[9].out[0] (.names at (43,66))                                                                                 0.000     2.065
| (intra 'clb' routing)                                                                                             0.000     2.065
| (OPIN:1728897 side: (TOP,) (43,66,0)0))                                                                           0.000     2.065
| (CHANX:2506134 L4 length:4 (43,66,0)-> (46,66,0))                                                                 0.119     2.184
| (CHANY:2732530 L1 length:1 (46,67,0)-> (46,67,0))                                                                 0.061     2.245
| (CHANX:2512885 L4 length:4 (46,67,0)-> (43,67,0))                                                                 0.119     2.363
| (CHANY:2714802 L1 length:1 (42,68,0)-> (42,68,0))                                                                 0.061     2.424
| (CHANX:2519634 L1 length:1 (43,68,0)-> (43,68,0))                                                                 0.061     2.485
| (IPIN:1880723 side: (TOP,) (43,68,0)0))                                                                           0.101     2.586
| (intra 'io' routing)                                                                                              0.733     3.319
out:doutA[9].outpad[0] (.output at (43,68))                                                                         0.000     3.319
data arrival time                                                                                                             3.319

clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
output external delay                                                                                               0.000     0.000
data required time                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.000
data arrival time                                                                                                            -3.319
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -3.319


#Path 15
Startpoint: DATA_OUT_B2[10]_1.RDATA_B2[7] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[23].outpad[0] (.output at (40,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing:global net)                                                                                   0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.294     1.188
DATA_OUT_B2[10]_1.RDATA_B2[7] (RS_TDP36K at (42,65)) [clock-to-output]                                               0.000     1.188
| (intra 'bram' routing)                                                                                             0.000     1.188
| (OPIN:1703452 side: (RIGHT,) (42,66,0)0))                                                                          0.000     1.188
| (CHANY:2714690 L4 length:3 (42,66,0)-> (42,68,0))                                                                  0.119     1.307
| (CHANX:2505887 L4 length:4 (42,66,0)-> (39,66,0))                                                                  0.119     1.426
| (IPIN:1728619 side: (TOP,) (40,66,0)0))                                                                            0.101     1.527
| (intra 'clb' routing)                                                                                              0.085     1.612
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[23].in[0] (.names at (40,66))                        0.000     1.612
| (primitive '.names' combinational delay)                                                                           0.218     1.830
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[23].out[0] (.names at (40,66))                       0.000     1.830
| (intra 'clb' routing)                                                                                              0.085     1.915
doutB[23].in[2] (.names at (40,66))                                                                                  0.000     1.915
| (primitive '.names' combinational delay)                                                                           0.148     2.063
doutB[23].out[0] (.names at (40,66))                                                                                 0.000     2.063
| (intra 'clb' routing)                                                                                              0.000     2.063
| (OPIN:1728596 side: (TOP,) (40,66,0)0))                                                                            0.000     2.063
| (CHANX:2505769 L4 length:4 (40,66,0)-> (37,66,0))                                                                  0.119     2.182
| (CHANY:2692468 L1 length:1 (37,67,0)-> (37,67,0))                                                                  0.061     2.243
| (CHANX:2512592 L4 length:4 (38,67,0)-> (41,67,0))                                                                  0.119     2.362
| (CHANY:2705900 L1 length:1 (40,68,0)-> (40,68,0))                                                                  0.061     2.423
| (CHANX:2519439 L1 length:1 (40,68,0)-> (40,68,0))                                                                  0.061     2.484
| (IPIN:1872097 side: (TOP,) (40,68,0)0))                                                                            0.101     2.584
| (intra 'io' routing)                                                                                               0.733     3.317
out:doutB[23].outpad[0] (.output at (40,68))                                                                         0.000     3.317
data arrival time                                                                                                              3.317

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.317
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.317


#Path 16
Startpoint: DATA_OUT_B2[10]_1.RDATA_B2[9] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[25].outpad[0] (.output at (45,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing:global net)                                                                                   0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.294     1.188
DATA_OUT_B2[10]_1.RDATA_B2[9] (RS_TDP36K at (42,65)) [clock-to-output]                                               0.000     1.188
| (intra 'bram' routing)                                                                                             0.000     1.188
| (OPIN:1703454 side: (RIGHT,) (42,66,0)0))                                                                          0.000     1.188
| (CHANY:2714694 L4 length:3 (42,66,0)-> (42,68,0))                                                                  0.119     1.307
| (CHANX:2512908 L4 length:4 (43,67,0)-> (46,67,0))                                                                  0.119     1.426
| (CHANY:2728065 L1 length:1 (45,67,0)-> (45,67,0))                                                                  0.061     1.487
| (IPIN:1747997 side: (RIGHT,) (45,67,0)0))                                                                          0.101     1.588
| (intra 'clb' routing)                                                                                              0.085     1.673
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[25].in[0] (.names at (45,67))                        0.000     1.673
| (primitive '.names' combinational delay)                                                                           0.148     1.821
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[25].out[0] (.names at (45,67))                       0.000     1.821
| (intra 'clb' routing)                                                                                              0.085     1.906
doutB[25].in[2] (.names at (45,67))                                                                                  0.000     1.906
| (primitive '.names' combinational delay)                                                                           0.218     2.124
doutB[25].out[0] (.names at (45,67))                                                                                 0.000     2.124
| (intra 'clb' routing)                                                                                              0.000     2.124
| (OPIN:1747936 side: (TOP,) (45,67,0)0))                                                                            0.000     2.124
| (CHANX:2512837 L4 length:4 (45,67,0)-> (42,67,0))                                                                  0.119     2.243
| (CHANY:2710370 L4 length:1 (41,68,0)-> (41,68,0))                                                                  0.119     2.362
| (CHANX:2519576 L4 length:4 (42,68,0)-> (45,68,0))                                                                  0.119     2.480
| (IPIN:1886471 side: (TOP,) (45,68,0)0))                                                                            0.101     2.581
| (intra 'io' routing)                                                                                               0.733     3.314
out:doutB[25].outpad[0] (.output at (45,68))                                                                         0.000     3.314
data arrival time                                                                                                              3.314

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.314
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.314


#Path 17
Startpoint: DATA_OUT_B2[10]_1.RDATA_B2[2] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[18].outpad[0] (.output at (39,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing:global net)                                                                                   0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.294     1.188
DATA_OUT_B2[10]_1.RDATA_B2[2] (RS_TDP36K at (42,65)) [clock-to-output]                                               0.000     1.188
| (intra 'bram' routing)                                                                                             0.000     1.188
| (OPIN:1703307 side: (RIGHT,) (42,65,0)0))                                                                          0.000     1.188
| (CHANY:2714628 L4 length:4 (42,65,0)-> (42,68,0))                                                                  0.119     1.307
| (CHANX:2499141 L4 length:4 (42,65,0)-> (39,65,0))                                                                  0.119     1.426
| (IPIN:1702714 side: (TOP,) (40,65,0)0))                                                                            0.101     1.527
| (intra 'clb' routing)                                                                                              0.085     1.612
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[18].in[0] (.names at (40,65))                        0.000     1.612
| (primitive '.names' combinational delay)                                                                           0.136     1.747
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[18].out[0] (.names at (40,65))                       0.000     1.747
| (intra 'clb' routing)                                                                                              0.085     1.832
doutB[18].in[2] (.names at (40,65))                                                                                  0.000     1.832
| (primitive '.names' combinational delay)                                                                           0.218     2.051
doutB[18].out[0] (.names at (40,65))                                                                                 0.000     2.051
| (intra 'clb' routing)                                                                                              0.000     2.051
| (OPIN:1702670 side: (TOP,) (40,65,0)0))                                                                            0.000     2.051
| (CHANX:2499159 L1 length:1 (40,65,0)-> (40,65,0))                                                                  0.061     2.111
| (CHANY:2701300 L1 length:1 (39,66,0)-> (39,66,0))                                                                  0.061     2.172
| (CHANX:2505847 L1 length:1 (39,66,0)-> (39,66,0))                                                                  0.061     2.233
| (CHANY:2696916 L1 length:1 (38,67,0)-> (38,67,0))                                                                  0.061     2.294
| (CHANX:2512656 L4 length:4 (39,67,0)-> (42,67,0))                                                                  0.119     2.413
| (CHANY:2701448 L1 length:1 (39,68,0)-> (39,68,0))                                                                  0.061     2.474
| (IPIN:1869246 side: (RIGHT,) (39,68,0)0))                                                                          0.101     2.575
| (intra 'io' routing)                                                                                               0.733     3.308
out:doutB[18].outpad[0] (.output at (39,68))                                                                         0.000     3.308
data arrival time                                                                                                              3.308

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.308
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.308


#Path 18
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[7] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[7].outpad[0] (.output at (43,68) clocked by clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                              0.894     0.894
| (inter-block routing:global net)                                                                                  0.000     0.894
| (intra 'bram' routing)                                                                                            0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (42,65))                                                                  0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                   0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[7] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.187
| (intra 'bram' routing)                                                                                            0.000     1.187
| (OPIN:1703294 side: (TOP,) (42,65,0)0))                                                                           0.000     1.187
| (CHANX:2499330 L4 length:4 (42,65,0)-> (45,65,0))                                                                 0.119     1.306
| (CHANY:2719136 L4 length:3 (43,66,0)-> (43,68,0))                                                                 0.119     1.425
| (IPIN:1728943 side: (RIGHT,) (43,66,0)0))                                                                         0.101     1.526
| (intra 'clb' routing)                                                                                             0.085     1.611
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[7].in[0] (.names at (43,66))                        0.000     1.611
| (primitive '.names' combinational delay)                                                                          0.197     1.808
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[7].out[0] (.names at (43,66))                       0.000     1.808
| (intra 'clb' routing)                                                                                             0.085     1.893
doutA[7].in[2] (.names at (43,66))                                                                                  0.000     1.893
| (primitive '.names' combinational delay)                                                                          0.218     2.111
doutA[7].out[0] (.names at (43,66))                                                                                 0.000     2.111
| (intra 'clb' routing)                                                                                             0.000     2.111
| (OPIN:1728888 side: (TOP,) (43,66,0)0))                                                                           0.000     2.111
| (CHANX:2506132 L4 length:4 (43,66,0)-> (46,66,0))                                                                 0.119     2.230
| (CHANY:2723606 L1 length:1 (44,67,0)-> (44,67,0))                                                                 0.061     2.291
| (CHANX:2512921 L1 length:1 (44,67,0)-> (44,67,0))                                                                 0.061     2.352
| (CHANY:2719222 L1 length:1 (43,68,0)-> (43,68,0))                                                                 0.061     2.413
| (CHANX:2519609 L1 length:1 (43,68,0)-> (43,68,0))                                                                 0.061     2.474
| (IPIN:1880742 side: (TOP,) (43,68,0)0))                                                                           0.101     2.574
| (intra 'io' routing)                                                                                              0.733     3.307
out:doutA[7].outpad[0] (.output at (43,68))                                                                         0.000     3.307
data arrival time                                                                                                             3.307

clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
output external delay                                                                                               0.000     0.000
data required time                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.000
data arrival time                                                                                                            -3.307
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -3.307


#Path 19
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[1] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[1].outpad[0] (.output at (44,68) clocked by clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                              0.894     0.894
| (inter-block routing:global net)                                                                                  0.000     0.894
| (intra 'bram' routing)                                                                                            0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (42,65))                                                                  0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                   0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[1] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.187
| (intra 'bram' routing)                                                                                            0.000     1.187
| (OPIN:1703288 side: (TOP,) (42,65,0)0))                                                                           0.000     1.187
| (CHANX:2499318 L4 length:4 (42,65,0)-> (45,65,0))                                                                 0.119     1.306
| (CHANY:2723550 L1 length:1 (44,66,0)-> (44,66,0))                                                                 0.061     1.367
| (IPIN:1729115 side: (RIGHT,) (44,66,0)0))                                                                         0.101     1.468
| (intra 'clb' routing)                                                                                             0.085     1.553
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[1].in[0] (.names at (44,66))                       -0.000     1.553
| (primitive '.names' combinational delay)                                                                          0.136     1.688
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[1].out[0] (.names at (44,66))                       0.000     1.688
| (intra 'clb' routing)                                                                                             0.085     1.773
doutA[1].in[2] (.names at (44,66))                                                                                  0.000     1.773
| (primitive '.names' combinational delay)                                                                          0.218     1.991
doutA[1].out[0] (.names at (44,66))                                                                                 0.000     1.991
| (intra 'clb' routing)                                                                                             0.000     1.991
| (OPIN:1729039 side: (TOP,) (44,66,0)0))                                                                           0.000     1.991
| (CHANX:2506164 L1 length:1 (44,66,0)-> (44,66,0))                                                                 0.061     2.052
| (CHANY:2723604 L1 length:1 (44,67,0)-> (44,67,0))                                                                 0.061     2.113
| (CHANX:2512919 L1 length:1 (44,67,0)-> (44,67,0))                                                                 0.061     2.174
| (CHANY:2719023 L4 length:4 (43,67,0)-> (43,64,0))                                                                 0.119     2.293
| (CHANX:2506178 L1 length:1 (44,66,0)-> (44,66,0))                                                                 0.061     2.354
| (CHANY:2723654 L4 length:2 (44,67,0)-> (44,68,0))                                                                 0.119     2.473
| (IPIN:1883641 side: (RIGHT,) (44,68,0)0))                                                                         0.101     2.574
| (intra 'io' routing)                                                                                              0.733     3.307
out:doutA[1].outpad[0] (.output at (44,68))                                                                         0.000     3.307
data arrival time                                                                                                             3.307

clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
output external delay                                                                                               0.000     0.000
data required time                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.000
data arrival time                                                                                                            -3.307
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -3.307


#Path 20
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[11] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[11].outpad[0] (.output at (43,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing:global net)                                                                                   0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[11] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.187
| (intra 'bram' routing)                                                                                             0.000     1.187
| (OPIN:1703298 side: (TOP,) (42,65,0)0))                                                                            0.000     1.187
| (CHANX:2499322 L4 length:4 (42,65,0)-> (45,65,0))                                                                  0.119     1.306
| (IPIN:1704052 side: (TOP,) (44,65,0)0))                                                                            0.101     1.407
| (intra 'clb' routing)                                                                                              0.085     1.492
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[11].in[0] (.names at (44,65))                        0.000     1.492
| (primitive '.names' combinational delay)                                                                           0.136     1.627
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[11].out[0] (.names at (44,65))                       0.000     1.627
| (intra 'clb' routing)                                                                                              0.085     1.712
doutA[11].in[2] (.names at (44,65))                                                                                  0.000     1.712
| (primitive '.names' combinational delay)                                                                           0.218     1.930
doutA[11].out[0] (.names at (44,65))                                                                                 0.000     1.930
| (intra 'clb' routing)                                                                                              0.000     1.930
| (OPIN:1704007 side: (TOP,) (44,65,0)0))                                                                            0.000     1.930
| (CHANX:2499261 L4 length:4 (44,65,0)-> (41,65,0))                                                                  0.119     2.049
| (CHANY:2710224 L1 length:1 (41,66,0)-> (41,66,0))                                                                  0.061     2.110
| (CHANX:2506003 L1 length:1 (41,66,0)-> (41,66,0))                                                                  0.061     2.171
| (CHANY:2705840 L1 length:1 (40,67,0)-> (40,67,0))                                                                  0.061     2.232
| (CHANX:2512691 L1 length:1 (40,67,0)-> (40,67,0))                                                                  0.061     2.293
| (CHANY:2701456 L1 length:1 (39,68,0)-> (39,68,0))                                                                  0.061     2.354
| (CHANX:2519444 L4 length:4 (40,68,0)-> (43,68,0))                                                                  0.119     2.473
| (IPIN:1880711 side: (TOP,) (43,68,0)0))                                                                            0.101     2.574
| (intra 'io' routing)                                                                                               0.733     3.307
out:doutA[11].outpad[0] (.output at (43,68))                                                                         0.000     3.307
data arrival time                                                                                                              3.307

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.307
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.307


#Path 21
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[8] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[8].outpad[0] (.output at (46,68) clocked by clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                              0.894     0.894
| (inter-block routing:global net)                                                                                  0.000     0.894
| (intra 'bram' routing)                                                                                            0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (42,65))                                                                  0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                   0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[8] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.187
| (intra 'bram' routing)                                                                                            0.000     1.187
| (OPIN:1703295 side: (TOP,) (42,65,0)0))                                                                           0.000     1.187
| (CHANX:2499301 L1 length:1 (42,65,0)-> (42,65,0))                                                                 0.061     1.248
| (CHANY:2710210 L1 length:1 (41,66,0)-> (41,66,0))                                                                 0.061     1.309
| (CHANX:2506082 L4 length:4 (42,66,0)-> (45,66,0))                                                                 0.119     1.428
| (IPIN:1728928 side: (TOP,) (43,66,0)0))                                                                           0.101     1.529
| (intra 'clb' routing)                                                                                             0.085     1.614
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[8].in[0] (.names at (43,66))                        0.000     1.614
| (primitive '.names' combinational delay)                                                                          0.136     1.749
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[8].out[0] (.names at (43,66))                       0.000     1.749
| (intra 'clb' routing)                                                                                             0.085     1.834
doutA[8].in[2] (.names at (43,66))                                                                                  0.000     1.834
| (primitive '.names' combinational delay)                                                                          0.218     2.052
doutA[8].out[0] (.names at (43,66))                                                                                 0.000     2.052
| (intra 'clb' routing)                                                                                             0.000     2.052
| (OPIN:1728892 side: (TOP,) (43,66,0)0))                                                                           0.000     2.052
| (CHANX:2506156 L4 length:4 (43,66,0)-> (46,66,0))                                                                 0.119     2.171
| (CHANY:2723614 L1 length:1 (44,67,0)-> (44,67,0))                                                                 0.061     2.232
| (CHANX:2513030 L4 length:4 (45,67,0)-> (48,67,0))                                                                 0.119     2.351
| (CHANY:2732620 L4 length:1 (46,68,0)-> (46,68,0))                                                                 0.119     2.470
| (IPIN:1889404 side: (RIGHT,) (46,68,0)0))                                                                         0.101     2.571
| (intra 'io' routing)                                                                                              0.733     3.304
out:doutA[8].outpad[0] (.output at (46,68))                                                                         0.000     3.304
data arrival time                                                                                                             3.304

clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
output external delay                                                                                               0.000     0.000
data required time                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.000
data arrival time                                                                                                            -3.304
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -3.304


#Path 22
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[2] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[2].outpad[0] (.output at (42,68) clocked by clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                              0.894     0.894
| (inter-block routing:global net)                                                                                  0.000     0.894
| (intra 'bram' routing)                                                                                            0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (42,65))                                                                  0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                   0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[2] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.187
| (intra 'bram' routing)                                                                                            0.000     1.187
| (OPIN:1703289 side: (TOP,) (42,65,0)0))                                                                           0.000     1.187
| (CHANX:2499145 L4 length:4 (42,65,0)-> (39,65,0))                                                                 0.119     1.306
| (CHANY:2710001 L4 length:4 (41,65,0)-> (41,62,0))                                                                 0.119     1.425
| (IPIN:1702891 side: (RIGHT,) (41,65,0)0))                                                                         0.101     1.526
| (intra 'clb' routing)                                                                                             0.085     1.611
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[2].in[0] (.names at (41,65))                        0.000     1.611
| (primitive '.names' combinational delay)                                                                          0.136     1.746
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[2].out[0] (.names at (41,65))                       0.000     1.746
| (intra 'clb' routing)                                                                                             0.085     1.831
doutA[2].in[2] (.names at (41,65))                                                                                  0.000     1.831
| (primitive '.names' combinational delay)                                                                          0.218     2.049
doutA[2].out[0] (.names at (41,65))                                                                                 0.000     2.049
| (intra 'clb' routing)                                                                                             0.000     2.049
| (OPIN:1702820 side: (TOP,) (41,65,0)0))                                                                           0.000     2.049
| (CHANX:2499268 L4 length:4 (41,65,0)-> (44,65,0))                                                                 0.119     2.168
| (CHANY:2710244 L4 length:3 (41,66,0)-> (41,68,0))                                                                 0.119     2.287
| (CHANY:2710374 L4 length:1 (41,68,0)-> (41,68,0))                                                                 0.119     2.406
| (CHANX:2519560 L1 length:1 (42,68,0)-> (42,68,0))                                                                 0.061     2.467
| (IPIN:1877870 side: (TOP,) (42,68,0)0))                                                                           0.101     2.568
| (intra 'io' routing)                                                                                              0.733     3.301
out:doutA[2].outpad[0] (.output at (42,68))                                                                         0.000     3.301
data arrival time                                                                                                             3.301

clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
output external delay                                                                                               0.000     0.000
data required time                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.000
data arrival time                                                                                                            -3.301
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -3.301


#Path 23
Startpoint: DATA_OUT_B2[10]_1.RDATA_B1[12] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[12].outpad[0] (.output at (43,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing:global net)                                                                                   0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.345     1.240
DATA_OUT_B2[10]_1.RDATA_B1[12] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.240
| (intra 'bram' routing)                                                                                             0.000     1.240
| (OPIN:1703469 side: (RIGHT,) (42,67,0)0))                                                                          0.000     1.240
| (CHANY:2714708 L1 length:1 (42,67,0)-> (42,67,0))                                                                  0.061     1.301
| (CHANX:2512912 L4 length:4 (43,67,0)-> (46,67,0))                                                                  0.119     1.420
| (IPIN:1747661 side: (TOP,) (43,67,0)0))                                                                            0.101     1.520
| (intra 'clb' routing)                                                                                              0.085     1.605
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[12].in[0] (.names at (43,67))                       -0.000     1.605
| (primitive '.names' combinational delay)                                                                           0.218     1.824
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[12].out[0] (.names at (43,67))                       0.000     1.824
| (intra 'clb' routing)                                                                                              0.085     1.909
doutB[12].in[2] (.names at (43,67))                                                                                  0.000     1.909
| (primitive '.names' combinational delay)                                                                           0.197     2.106
doutB[12].out[0] (.names at (43,67))                                                                                 0.000     2.106
| (intra 'clb' routing)                                                                                              0.000     2.106
| (OPIN:1747637 side: (TOP,) (43,67,0)0))                                                                            0.000     2.106
| (CHANX:2512859 L1 length:1 (43,67,0)-> (43,67,0))                                                                  0.061     2.167
| (CHANY:2714571 L4 length:4 (42,67,0)-> (42,64,0))                                                                  0.119     2.285
| (CHANX:2492602 L1 length:1 (43,64,0)-> (43,64,0))                                                                  0.061     2.346
| (CHANY:2719086 L4 length:4 (43,65,0)-> (43,68,0))                                                                  0.119     2.465
| (IPIN:1880763 side: (RIGHT,) (43,68,0)0))                                                                          0.101     2.566
| (intra 'io' routing)                                                                                               0.733     3.299
out:doutB[12].outpad[0] (.output at (43,68))                                                                         0.000     3.299
data arrival time                                                                                                              3.299

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.299
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.299


#Path 24
Startpoint: DATA_OUT_B2[10]_1.RDATA_B2[11] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[27].outpad[0] (.output at (45,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing:global net)                                                                                   0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.294     1.188
DATA_OUT_B2[10]_1.RDATA_B2[11] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.188
| (intra 'bram' routing)                                                                                             0.000     1.188
| (OPIN:1703456 side: (RIGHT,) (42,66,0)0))                                                                          0.000     1.188
| (CHANY:2714666 L1 length:1 (42,66,0)-> (42,66,0))                                                                  0.061     1.249
| (CHANX:2506138 L4 length:4 (43,66,0)-> (46,66,0))                                                                  0.119     1.368
| (CHANY:2728074 L1 length:1 (45,67,0)-> (45,67,0))                                                                  0.061     1.429
| (CHANX:2513005 L1 length:1 (45,67,0)-> (45,67,0))                                                                  0.061     1.490
| (IPIN:1747975 side: (TOP,) (45,67,0)0))                                                                            0.101     1.591
| (intra 'clb' routing)                                                                                              0.085     1.676
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[27].in[0] (.names at (45,67))                       -0.000     1.676
| (primitive '.names' combinational delay)                                                                           0.197     1.873
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[27].out[0] (.names at (45,67))                       0.000     1.873
| (intra 'clb' routing)                                                                                              0.085     1.958
doutB[27].in[2] (.names at (45,67))                                                                                  0.000     1.958
| (primitive '.names' combinational delay)                                                                           0.148     2.106
doutB[27].out[0] (.names at (45,67))                                                                                 0.000     2.106
| (intra 'clb' routing)                                                                                              0.000     2.106
| (OPIN:1747945 side: (TOP,) (45,67,0)0))                                                                            0.000     2.106
| (CHANX:2512823 L4 length:4 (45,67,0)-> (42,67,0))                                                                  0.119     2.225
| (CHANX:2512923 L1 length:1 (44,67,0)-> (44,67,0))                                                                  0.061     2.285
| (CHANY:2719224 L1 length:1 (43,68,0)-> (43,68,0))                                                                  0.061     2.346
| (CHANX:2519724 L4 length:4 (44,68,0)-> (47,68,0))                                                                  0.119     2.465
| (IPIN:1886509 side: (TOP,) (45,68,0)0))                                                                            0.101     2.566
| (intra 'io' routing)                                                                                               0.733     3.299
out:doutB[27].outpad[0] (.output at (45,68))                                                                         0.000     3.299
data arrival time                                                                                                              3.299

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.299
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.299


#Path 25
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[13] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[13].outpad[0] (.output at (46,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing:global net)                                                                                   0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[13] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.187
| (intra 'bram' routing)                                                                                             0.000     1.187
| (OPIN:1703300 side: (RIGHT,) (42,65,0)0))                                                                          0.000     1.187
| (CHANY:2714582 L1 length:1 (42,65,0)-> (42,65,0))                                                                  0.061     1.248
| (CHANX:2499406 L4 length:4 (43,65,0)-> (46,65,0))                                                                  0.119     1.367
| (CHANY:2727943 L1 length:1 (45,65,0)-> (45,65,0))                                                                  0.061     1.428
| (IPIN:1704218 side: (RIGHT,) (45,65,0)0))                                                                          0.101     1.529
| (intra 'clb' routing)                                                                                              0.085     1.614
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[13].in[0] (.names at (45,65))                        0.000     1.614
| (primitive '.names' combinational delay)                                                                           0.148     1.761
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[13].out[0] (.names at (45,65))                       0.000     1.761
| (intra 'clb' routing)                                                                                              0.085     1.847
doutA[13].in[2] (.names at (45,65))                                                                                  0.000     1.847
| (primitive '.names' combinational delay)                                                                           0.197     2.044
doutA[13].out[0] (.names at (45,65))                                                                                 0.000     2.044
| (intra 'clb' routing)                                                                                              0.000     2.044
| (OPIN:1704161 side: (TOP,) (45,65,0)0))                                                                            0.000     2.044
| (CHANX:2499491 L1 length:1 (45,65,0)-> (45,65,0))                                                                  0.061     2.104
| (CHANY:2723552 L1 length:1 (44,66,0)-> (44,66,0))                                                                  0.061     2.165
| (CHANX:2506276 L4 length:4 (45,66,0)-> (48,66,0))                                                                  0.119     2.284
| (CHANY:2728100 L4 length:2 (45,67,0)-> (45,68,0))                                                                  0.119     2.403
| (CHANX:2519822 L1 length:1 (46,68,0)-> (46,68,0))                                                                  0.061     2.464
| (IPIN:1889361 side: (TOP,) (46,68,0)0))                                                                            0.101     2.565
| (intra 'io' routing)                                                                                               0.733     3.298
out:doutA[13].outpad[0] (.output at (46,68))                                                                         0.000     3.298
data arrival time                                                                                                              3.298

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.298
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.298


#Path 26
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[10] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[10].outpad[0] (.output at (43,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing:global net)                                                                                   0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[10] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.187
| (intra 'bram' routing)                                                                                             0.000     1.187
| (OPIN:1703297 side: (TOP,) (42,65,0)0))                                                                            0.000     1.187
| (CHANX:2499320 L4 length:4 (42,65,0)-> (45,65,0))                                                                  0.119     1.306
| (CHANY:2723493 L1 length:1 (44,65,0)-> (44,65,0))                                                                  0.061     1.367
| (IPIN:1704066 side: (RIGHT,) (44,65,0)0))                                                                          0.101     1.468
| (intra 'clb' routing)                                                                                              0.085     1.553
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[10].in[0] (.names at (44,65))                       -0.000     1.553
| (primitive '.names' combinational delay)                                                                           0.148     1.701
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[10].out[0] (.names at (44,65))                       0.000     1.701
| (intra 'clb' routing)                                                                                              0.085     1.786
doutA[10].in[2] (.names at (44,65))                                                                                  0.000     1.786
| (primitive '.names' combinational delay)                                                                           0.197     1.983
doutA[10].out[0] (.names at (44,65))                                                                                 0.000     1.983
| (intra 'clb' routing)                                                                                              0.000     1.983
| (OPIN:1704010 side: (TOP,) (44,65,0)0))                                                                            0.000     1.983
| (CHANX:2499474 L4 length:4 (44,65,0)-> (47,65,0))                                                                  0.119     2.101
| (CHANY:2732403 L1 length:1 (46,65,0)-> (46,65,0))                                                                  0.061     2.162
| (CHANX:2492631 L4 length:4 (46,64,0)-> (43,64,0))                                                                  0.119     2.281
| (CHANY:2714612 L4 length:4 (42,65,0)-> (42,68,0))                                                                  0.119     2.400
| (CHANX:2519626 L1 length:1 (43,68,0)-> (43,68,0))                                                                  0.061     2.461
| (IPIN:1880719 side: (TOP,) (43,68,0)0))                                                                            0.101     2.562
| (intra 'io' routing)                                                                                               0.733     3.295
out:doutA[10].outpad[0] (.output at (43,68))                                                                         0.000     3.295
data arrival time                                                                                                              3.295

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.295
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.295


#Path 27
Startpoint: DATA_OUT_B2[10]_1.RDATA_B2[15] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[31].outpad[0] (.output at (44,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing:global net)                                                                                   0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.294     1.188
DATA_OUT_B2[10]_1.RDATA_B2[15] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.188
| (intra 'bram' routing)                                                                                             0.000     1.188
| (OPIN:1703478 side: (RIGHT,) (42,67,0)0))                                                                          0.000     1.188
| (CHANY:2714726 L1 length:1 (42,67,0)-> (42,67,0))                                                                  0.061     1.249
| (CHANX:2512894 L4 length:4 (43,67,0)-> (46,67,0))                                                                  0.119     1.368
| (CHANY:2723445 L4 length:4 (44,67,0)-> (44,64,0))                                                                  0.119     1.487
| (IPIN:1747840 side: (RIGHT,) (44,67,0)0))                                                                          0.101     1.588
| (intra 'clb' routing)                                                                                              0.085     1.673
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[31].in[0] (.names at (44,67))                        0.000     1.673
| (primitive '.names' combinational delay)                                                                           0.197     1.870
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[31].out[0] (.names at (44,67))                       0.000     1.870
| (intra 'clb' routing)                                                                                              0.085     1.955
doutB[31].in[2] (.names at (44,67))                                                                                  0.000     1.955
| (primitive '.names' combinational delay)                                                                           0.148     2.103
doutB[31].out[0] (.names at (44,67))                                                                                 0.000     2.103
| (intra 'clb' routing)                                                                                              0.000     2.103
| (OPIN:1747794 side: (TOP,) (44,67,0)0))                                                                            0.000     2.103
| (CHANX:2512966 L4 length:4 (44,67,0)-> (47,67,0))                                                                  0.119     2.221
| (CHANY:2723722 L4 length:1 (44,68,0)-> (44,68,0))                                                                  0.119     2.340
| (CHANX:2519535 L4 length:4 (44,68,0)-> (41,68,0))                                                                  0.119     2.459
| (IPIN:1883632 side: (TOP,) (44,68,0)0))                                                                            0.101     2.560
| (intra 'io' routing)                                                                                               0.733     3.293
out:doutB[31].outpad[0] (.output at (44,68))                                                                        -0.000     3.293
data arrival time                                                                                                              3.293

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.293
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.293


#Path 28
Startpoint: DATA_OUT_B2[10]_1.RDATA_B1[13] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[13].outpad[0] (.output at (41,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing:global net)                                                                                   0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.345     1.240
DATA_OUT_B2[10]_1.RDATA_B1[13] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.240
| (intra 'bram' routing)                                                                                             0.000     1.240
| (OPIN:1703470 side: (RIGHT,) (42,67,0)0))                                                                          0.000     1.240
| (CHANY:2714711 L1 length:1 (42,67,0)-> (42,67,0))                                                                  0.061     1.301
| (CHANX:2505907 L4 length:4 (42,66,0)-> (39,66,0))                                                                  0.119     1.420
| (CHANY:2710286 L1 length:1 (41,67,0)-> (41,67,0))                                                                  0.061     1.481
| (CHANX:2512753 L1 length:1 (41,67,0)-> (41,67,0))                                                                  0.061     1.542
| (IPIN:1747524 side: (TOP,) (41,67,0)0))                                                                            0.101     1.642
| (intra 'clb' routing)                                                                                              0.085     1.727
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[13].in[0] (.names at (41,67))                       -0.000     1.727
| (primitive '.names' combinational delay)                                                                           0.197     1.924
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[13].out[0] (.names at (41,67))                       0.000     1.924
| (intra 'clb' routing)                                                                                              0.085     2.009
doutB[13].in[2] (.names at (41,67))                                                                                  0.000     2.009
| (primitive '.names' combinational delay)                                                                           0.148     2.157
doutB[13].out[0] (.names at (41,67))                                                                                 0.000     2.157
| (intra 'clb' routing)                                                                                              0.000     2.157
| (OPIN:1747492 side: (TOP,) (41,67,0)0))                                                                            0.000     2.157
| (CHANX:2512583 L4 length:4 (41,67,0)-> (38,67,0))                                                                  0.119     2.276
| (CHANY:2705930 L4 length:1 (40,68,0)-> (40,68,0))                                                                  0.119     2.395
| (CHANX:2519480 L1 length:1 (41,68,0)-> (41,68,0))                                                                  0.061     2.456
| (IPIN:1874982 side: (TOP,) (41,68,0)0))                                                                            0.101     2.557
| (intra 'io' routing)                                                                                               0.733     3.289
out:doutB[13].outpad[0] (.output at (41,68))                                                                         0.000     3.289
data arrival time                                                                                                              3.289

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.289
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.289


#Path 29
Startpoint: DATA_OUT_B2[10]_1.RDATA_B1[7] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[7].outpad[0] (.output at (40,68) clocked by clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                              0.894     0.894
| (inter-block routing:global net)                                                                                  0.000     0.894
| (intra 'bram' routing)                                                                                            0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                                                                  0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                   0.345     1.240
DATA_OUT_B2[10]_1.RDATA_B1[7] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.240
| (intra 'bram' routing)                                                                                            0.000     1.240
| (OPIN:1703464 side: (TOP,) (42,67,0)0))                                                                           0.000     1.240
| (CHANX:2512643 L4 length:4 (42,67,0)-> (39,67,0))                                                                 0.119     1.359
| (IPIN:1747365 side: (TOP,) (40,67,0)0))                                                                           0.101     1.459
| (intra 'clb' routing)                                                                                             0.085     1.545
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[7].in[0] (.names at (40,67))                        0.000     1.545
| (primitive '.names' combinational delay)                                                                          0.148     1.692
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[7].out[0] (.names at (40,67))                       0.000     1.692
| (intra 'clb' routing)                                                                                             0.085     1.777
doutB[7].in[2] (.names at (40,67))                                                                                  0.000     1.777
| (primitive '.names' combinational delay)                                                                          0.218     1.996
doutB[7].out[0] (.names at (40,67))                                                                                 0.000     1.996
| (intra 'clb' routing)                                                                                             0.000     1.996
| (OPIN:1747332 side: (TOP,) (40,67,0)0))                                                                           0.000     1.996
| (CHANX:2512661 L1 length:1 (40,67,0)-> (40,67,0))                                                                 0.061     2.057
| (CHANY:2701233 L4 length:4 (39,67,0)-> (39,64,0))                                                                 0.119     2.175
| (CHANX:2492428 L1 length:1 (40,64,0)-> (40,64,0))                                                                 0.061     2.236
| (CHANY:2705724 L4 length:4 (40,65,0)-> (40,68,0))                                                                 0.119     2.355
| (CHANX:2519421 L1 length:1 (40,68,0)-> (40,68,0))                                                                 0.061     2.416
| (IPIN:1872104 side: (TOP,) (40,68,0)0))                                                                           0.101     2.517
| (intra 'io' routing)                                                                                              0.733     3.250
out:doutB[7].outpad[0] (.output at (40,68))                                                                         0.000     3.250
data arrival time                                                                                                             3.250

clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
output external delay                                                                                               0.000     0.000
data required time                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.000
data arrival time                                                                                                            -3.250
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -3.250


#Path 30
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[6] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[6].outpad[0] (.output at (45,68) clocked by clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                              0.894     0.894
| (inter-block routing:global net)                                                                                  0.000     0.894
| (intra 'bram' routing)                                                                                            0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (42,65))                                                                  0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                   0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[6] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.187
| (intra 'bram' routing)                                                                                            0.000     1.187
| (OPIN:1703293 side: (TOP,) (42,65,0)0))                                                                           0.000     1.187
| (CHANX:2499344 L4 length:4 (42,65,0)-> (45,65,0))                                                                 0.119     1.306
| (CHANY:2723501 L1 length:1 (44,65,0)-> (44,65,0))                                                                 0.061     1.367
| (IPIN:1704070 side: (RIGHT,) (44,65,0)0))                                                                         0.101     1.468
| (intra 'clb' routing)                                                                                             0.085     1.553
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[6].in[0] (.names at (44,65))                       -0.000     1.553
| (primitive '.names' combinational delay)                                                                          0.136     1.688
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[6].out[0] (.names at (44,65))                       0.000     1.688
| (intra 'clb' routing)                                                                                             0.085     1.773
doutA[6].in[2] (.names at (44,65))                                                                                  0.000     1.773
| (primitive '.names' combinational delay)                                                                          0.218     1.991
doutA[6].out[0] (.names at (44,65))                                                                                 0.000     1.991
| (intra 'clb' routing)                                                                                             0.000     1.991
| (OPIN:1704003 side: (TOP,) (44,65,0)0))                                                                           0.000     1.991
| (CHANX:2499413 L1 length:1 (44,65,0)-> (44,65,0))                                                                 0.061     2.052
| (CHANY:2719154 L4 length:3 (43,66,0)-> (43,68,0))                                                                 0.119     2.171
| (CHANX:2512881 L1 length:1 (43,67,0)-> (43,67,0))                                                                 0.061     2.232
| (CHANY:2714798 L1 length:1 (42,68,0)-> (42,68,0))                                                                 0.061     2.293
| (CHANX:2519638 L4 length:4 (43,68,0)-> (46,68,0))                                                                 0.119     2.412
| (IPIN:1886490 side: (TOP,) (45,68,0)0))                                                                           0.101     2.513
| (intra 'io' routing)                                                                                              0.733     3.246
out:doutA[6].outpad[0] (.output at (45,68))                                                                         0.000     3.246
data arrival time                                                                                                             3.246

clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
output external delay                                                                                               0.000     0.000
data required time                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.000
data arrival time                                                                                                            -3.246
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -3.246


#Path 31
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[4] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[20].outpad[0] (.output at (44,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing:global net)                                                                                   0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[4] (RS_TDP36K at (42,65)) [clock-to-output]                                               0.000     0.945
| (intra 'bram' routing)                                                                                             0.000     0.945
| (OPIN:1703437 side: (TOP,) (42,66,0)0))                                                                            0.000     0.945
| (CHANX:2506045 L1 length:1 (42,66,0)-> (42,66,0))                                                                  0.061     1.006
| (CHANY:2710057 L4 length:4 (41,66,0)-> (41,63,0))                                                                  0.119     1.125
| (CHANX:2492594 L4 length:4 (42,64,0)-> (45,64,0))                                                                  0.119     1.244
| (IPIN:1681524 side: (TOP,) (44,64,0)0))                                                                            0.101     1.344
| (intra 'clb' routing)                                                                                              0.085     1.430
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[20].in[0] (.names at (44,64))                        0.000     1.430
| (primitive '.names' combinational delay)                                                                           0.136     1.565
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[20].out[0] (.names at (44,64))                       0.000     1.565
| (intra 'clb' routing)                                                                                              0.085     1.650
doutA[20].in[2] (.names at (44,64))                                                                                  0.000     1.650
| (primitive '.names' combinational delay)                                                                           0.218     1.868
doutA[20].out[0] (.names at (44,64))                                                                                 0.000     1.868
| (intra 'clb' routing)                                                                                              0.000     1.868
| (OPIN:1681487 side: (TOP,) (44,64,0)0))                                                                            0.000     1.868
| (CHANX:2492669 L1 length:1 (44,64,0)-> (44,64,0))                                                                  0.061     1.929
| (CHANY:2719034 L1 length:1 (43,65,0)-> (43,65,0))                                                                  0.061     1.990
| (CHANX:2499357 L1 length:1 (43,65,0)-> (43,65,0))                                                                  0.061     2.051
| (CHANY:2714650 L1 length:1 (42,66,0)-> (42,66,0))                                                                  0.061     2.112
| (CHANX:2506154 L4 length:4 (43,66,0)-> (46,66,0))                                                                  0.119     2.231
| (CHANX:2506166 L1 length:1 (44,66,0)-> (44,66,0))                                                                  0.061     2.292
| (CHANY:2723666 L4 length:2 (44,67,0)-> (44,68,0))                                                                  0.119     2.411
| (IPIN:1883649 side: (RIGHT,) (44,68,0)0))                                                                          0.101     2.512
| (intra 'io' routing)                                                                                               0.733     3.244
out:doutA[20].outpad[0] (.output at (44,68))                                                                         0.000     3.244
data arrival time                                                                                                              3.244

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.244
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.244


#Path 32
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[14] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[14].outpad[0] (.output at (44,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing:global net)                                                                                   0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[14] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.187
| (intra 'bram' routing)                                                                                             0.000     1.187
| (OPIN:1703301 side: (RIGHT,) (42,65,0)0))                                                                          0.000     1.187
| (CHANY:2714584 L1 length:1 (42,65,0)-> (42,65,0))                                                                  0.061     1.248
| (CHANX:2499404 L4 length:4 (43,65,0)-> (46,65,0))                                                                  0.119     1.367
| (IPIN:1704199 side: (TOP,) (45,65,0)0))                                                                            0.101     1.468
| (intra 'clb' routing)                                                                                              0.085     1.553
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[14].in[0] (.names at (45,65))                       -0.000     1.553
| (primitive '.names' combinational delay)                                                                           0.136     1.688
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[14].out[0] (.names at (45,65))                       0.000     1.688
| (intra 'clb' routing)                                                                                              0.085     1.773
doutA[14].in[2] (.names at (45,65))                                                                                  0.000     1.773
| (primitive '.names' combinational delay)                                                                           0.218     1.991
doutA[14].out[0] (.names at (45,65))                                                                                 0.000     1.991
| (intra 'clb' routing)                                                                                              0.000     1.991
| (OPIN:1704158 side: (TOP,) (45,65,0)0))                                                                            0.000     1.991
| (CHANX:2499516 L4 length:4 (45,65,0)-> (48,65,0))                                                                  0.119     2.110
| (CHANX:2499630 L1 length:1 (47,65,0)-> (47,65,0))                                                                  0.061     2.171
| (CHANY:2736922 L4 length:3 (47,66,0)-> (47,68,0))                                                                  0.119     2.290
| (CHANX:2519731 L4 length:4 (47,68,0)-> (44,68,0))                                                                  0.119     2.409
| (IPIN:1883635 side: (TOP,) (44,68,0)0))                                                                            0.101     2.510
| (intra 'io' routing)                                                                                               0.733     3.243
out:doutA[14].outpad[0] (.output at (44,68))                                                                         0.000     3.243
data arrival time                                                                                                              3.243

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.243
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.243


#Path 33
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[7] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[23].outpad[0] (.output at (40,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing:global net)                                                                                   0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[7] (RS_TDP36K at (42,65)) [clock-to-output]                                               0.000     0.945
| (intra 'bram' routing)                                                                                             0.000     0.945
| (OPIN:1703440 side: (TOP,) (42,66,0)0))                                                                            0.000     0.945
| (CHANX:2506051 L1 length:1 (42,66,0)-> (42,66,0))                                                                  0.061     1.006
| (CHANY:2710051 L4 length:4 (41,66,0)-> (41,63,0))                                                                  0.119     1.125
| (CHANX:2499071 L4 length:4 (41,65,0)-> (38,65,0))                                                                  0.119     1.244
| (IPIN:1702859 side: (TOP,) (41,65,0)0))                                                                            0.101     1.344
| (intra 'clb' routing)                                                                                              0.085     1.430
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[23].in[0] (.names at (41,65))                        0.000     1.430
| (primitive '.names' combinational delay)                                                                           0.136     1.565
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[23].out[0] (.names at (41,65))                       0.000     1.565
| (intra 'clb' routing)                                                                                              0.085     1.650
doutA[23].in[2] (.names at (41,65))                                                                                  0.000     1.650
| (primitive '.names' combinational delay)                                                                           0.218     1.868
doutA[23].out[0] (.names at (41,65))                                                                                 0.000     1.868
| (intra 'clb' routing)                                                                                              0.000     1.868
| (OPIN:1702824 side: (TOP,) (41,65,0)0))                                                                            0.000     1.868
| (CHANX:2499085 L4 length:4 (41,65,0)-> (38,65,0))                                                                  0.119     1.987
| (CHANY:2701247 L1 length:1 (39,65,0)-> (39,65,0))                                                                  0.061     2.048
| (CHANX:2492416 L1 length:1 (40,64,0)-> (40,64,0))                                                                  0.061     2.109
| (CHANY:2705736 L4 length:4 (40,65,0)-> (40,68,0))                                                                  0.119     2.228
| (CHANY:2705874 L4 length:2 (40,67,0)-> (40,68,0))                                                                  0.119     2.347
| (CHANX:2519441 L1 length:1 (40,68,0)-> (40,68,0))                                                                  0.061     2.408
| (IPIN:1872082 side: (TOP,) (40,68,0)0))                                                                            0.101     2.509
| (intra 'io' routing)                                                                                               0.733     3.241
out:doutA[23].outpad[0] (.output at (40,68))                                                                         0.000     3.241
data arrival time                                                                                                              3.241

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.241
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.241


#Path 34
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[1] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[17].outpad[0] (.output at (43,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing:global net)                                                                                   0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[1] (RS_TDP36K at (42,65)) [clock-to-output]                                               0.000     0.945
| (intra 'bram' routing)                                                                                             0.000     0.945
| (OPIN:1703434 side: (TOP,) (42,66,0)0))                                                                            0.000     0.945
| (CHANX:2506086 L4 length:4 (42,66,0)-> (45,66,0))                                                                  0.119     1.064
| (CHANY:2718957 L4 length:4 (43,66,0)-> (43,63,0))                                                                  0.119     1.183
| (CHANX:2492607 L1 length:1 (43,64,0)-> (43,64,0))                                                                  0.061     1.244
| (IPIN:1681380 side: (TOP,) (43,64,0)0))                                                                            0.101     1.344
| (intra 'clb' routing)                                                                                              0.085     1.430
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[17].in[0] (.names at (43,64))                        0.000     1.430
| (primitive '.names' combinational delay)                                                                           0.136     1.565
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[17].out[0] (.names at (43,64))                       0.000     1.565
| (intra 'clb' routing)                                                                                              0.085     1.650
doutA[17].in[2] (.names at (43,64))                                                                                  0.000     1.650
| (primitive '.names' combinational delay)                                                                           0.218     1.868
doutA[17].out[0] (.names at (43,64))                                                                                 0.000     1.868
| (intra 'clb' routing)                                                                                              0.000     1.868
| (OPIN:1681336 side: (TOP,) (43,64,0)0))                                                                            0.000     1.868
| (CHANX:2492461 L4 length:4 (43,64,0)-> (40,64,0))                                                                  0.119     1.987
| (CHANY:2710079 L1 length:1 (41,64,0)-> (41,64,0))                                                                  0.061     2.048
| (CHANX:2485792 L1 length:1 (42,63,0)-> (42,63,0))                                                                  0.061     2.109
| (CHANY:2714568 L4 length:4 (42,64,0)-> (42,67,0))                                                                  0.119     2.228
| (CHANX:2512860 L1 length:1 (43,67,0)-> (43,67,0))                                                                  0.061     2.289
| (CHANY:2719276 L4 length:1 (43,68,0)-> (43,68,0))                                                                  0.119     2.408
| (IPIN:1880772 side: (RIGHT,) (43,68,0)0))                                                                          0.101     2.509
| (intra 'io' routing)                                                                                               0.733     3.241
out:doutA[17].outpad[0] (.output at (43,68))                                                                         0.000     3.241
data arrival time                                                                                                              3.241

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.241
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.241


#Path 35
Startpoint: DATA_OUT_B2[10]_1.RDATA_B1[15] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[15].outpad[0] (.output at (41,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing:global net)                                                                                   0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.345     1.240
DATA_OUT_B2[10]_1.RDATA_B1[15] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.240
| (intra 'bram' routing)                                                                                             0.000     1.240
| (OPIN:1703472 side: (RIGHT,) (42,67,0)0))                                                                          0.000     1.240
| (CHANY:2714715 L1 length:1 (42,67,0)-> (42,67,0))                                                                  0.061     1.301
| (CHANX:2505903 L4 length:4 (42,66,0)-> (39,66,0))                                                                  0.119     1.420
| (CHANY:2710274 L1 length:1 (41,67,0)-> (41,67,0))                                                                  0.061     1.481
| (CHANX:2512741 L1 length:1 (41,67,0)-> (41,67,0))                                                                  0.061     1.542
| (IPIN:1747518 side: (TOP,) (41,67,0)0))                                                                            0.101     1.642
| (intra 'clb' routing)                                                                                              0.085     1.727
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[15].in[0] (.names at (41,67))                       -0.000     1.727
| (primitive '.names' combinational delay)                                                                           0.099     1.827
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[15].out[0] (.names at (41,67))                       0.000     1.827
| (intra 'clb' routing)                                                                                              0.085     1.912
doutB[15].in[2] (.names at (41,67))                                                                                  0.000     1.912
| (primitive '.names' combinational delay)                                                                           0.197     2.109
doutB[15].out[0] (.names at (41,67))                                                                                 0.000     2.109
| (intra 'clb' routing)                                                                                              0.000     2.109
| (OPIN:1747489 side: (TOP,) (41,67,0)0))                                                                            0.000     2.109
| (CHANX:2512577 L4 length:4 (41,67,0)-> (38,67,0))                                                                  0.119     2.228
| (CHANY:2705912 L4 length:1 (40,68,0)-> (40,68,0))                                                                  0.119     2.346
| (CHANX:2519488 L1 length:1 (41,68,0)-> (41,68,0))                                                                  0.061     2.407
| (IPIN:1874970 side: (TOP,) (41,68,0)0))                                                                            0.101     2.508
| (intra 'io' routing)                                                                                               0.733     3.241
out:doutB[15].outpad[0] (.output at (41,68))                                                                         0.000     3.241
data arrival time                                                                                                              3.241

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.241
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.241


#Path 36
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[5] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[5].outpad[0] (.output at (46,68) clocked by clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                              0.894     0.894
| (inter-block routing:global net)                                                                                  0.000     0.894
| (intra 'bram' routing)                                                                                            0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (42,65))                                                                  0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                   0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[5] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.187
| (intra 'bram' routing)                                                                                            0.000     1.187
| (OPIN:1703292 side: (TOP,) (42,65,0)0))                                                                           0.000     1.187
| (CHANX:2499326 L4 length:4 (42,65,0)-> (45,65,0))                                                                 0.119     1.306
| (CHANY:2727773 L4 length:4 (45,65,0)-> (45,62,0))                                                                 0.119     1.425
| (IPIN:1704225 side: (RIGHT,) (45,65,0)0))                                                                         0.101     1.526
| (intra 'clb' routing)                                                                                             0.085     1.611
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[5].in[0] (.names at (45,65))                        0.000     1.611
| (primitive '.names' combinational delay)                                                                          0.136     1.746
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[5].out[0] (.names at (45,65))                       0.000     1.746
| (intra 'clb' routing)                                                                                             0.085     1.831
doutA[5].in[2] (.names at (45,65))                                                                                  0.000     1.831
| (primitive '.names' combinational delay)                                                                          0.218     2.049
doutA[5].out[0] (.names at (45,65))                                                                                 0.000     2.049
| (intra 'clb' routing)                                                                                             0.000     2.049
| (OPIN:1704154 side: (TOP,) (45,65,0)0))                                                                           0.000     2.049
| (CHANX:2499524 L4 length:4 (45,65,0)-> (48,65,0))                                                                 0.119     2.168
| (CHANY:2736936 L4 length:3 (47,66,0)-> (47,68,0))                                                                 0.119     2.287
| (CHANX:2519723 L4 length:4 (47,68,0)-> (44,68,0))                                                                 0.119     2.406
| (IPIN:1889353 side: (TOP,) (46,68,0)0))                                                                           0.101     2.507
| (intra 'io' routing)                                                                                              0.733     3.240
out:doutA[5].outpad[0] (.output at (46,68))                                                                         0.000     3.240
data arrival time                                                                                                             3.240

clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
output external delay                                                                                               0.000     0.000
data required time                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.000
data arrival time                                                                                                            -3.240
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -3.240


#Path 37
Startpoint: DATA_OUT_B2[10]_1.RDATA_B2[5] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[21].outpad[0] (.output at (39,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing:global net)                                                                                   0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.294     1.188
DATA_OUT_B2[10]_1.RDATA_B2[5] (RS_TDP36K at (42,65)) [clock-to-output]                                               0.000     1.188
| (intra 'bram' routing)                                                                                             0.000     1.188
| (OPIN:1703310 side: (RIGHT,) (42,65,0)0))                                                                          0.000     1.188
| (CHANY:2714603 L1 length:1 (42,65,0)-> (42,65,0))                                                                  0.061     1.249
| (CHANX:2492383 L4 length:4 (42,64,0)-> (39,64,0))                                                                  0.119     1.368
| (CHANY:2701270 L4 length:4 (39,65,0)-> (39,68,0))                                                                  0.119     1.487
| (IPIN:1747250 side: (RIGHT,) (39,67,0)0))                                                                          0.101     1.588
| (intra 'clb' routing)                                                                                              0.085     1.673
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[21].in[0] (.names at (39,67))                        0.000     1.673
| (primitive '.names' combinational delay)                                                                           0.135     1.808
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[21].out[0] (.names at (39,67))                       0.000     1.808
| (intra 'clb' routing)                                                                                              0.085     1.893
doutB[21].in[2] (.names at (39,67))                                                                                  0.000     1.893
| (primitive '.names' combinational delay)                                                                           0.218     2.111
doutB[21].out[0] (.names at (39,67))                                                                                 0.000     2.111
| (intra 'clb' routing)                                                                                              0.000     2.111
| (OPIN:1747182 side: (TOP,) (39,67,0)0))                                                                            0.000     2.111
| (CHANX:2512630 L4 length:4 (39,67,0)-> (42,67,0))                                                                  0.119     2.230
| (CHANY:2701434 L1 length:1 (39,68,0)-> (39,68,0))                                                                  0.061     2.291
| (CHANX:2519357 L1 length:1 (39,68,0)-> (39,68,0))                                                                  0.061     2.352
| (IPIN:1869192 side: (TOP,) (39,68,0)0))                                                                            0.101     2.453
| (intra 'io' routing)                                                                                               0.733     3.186
out:doutB[21].outpad[0] (.output at (39,68))                                                                         0.000     3.186
data arrival time                                                                                                              3.186

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.186
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.186


#Path 38
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[0] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[0].outpad[0] (.output at (44,68) clocked by clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                              0.894     0.894
| (inter-block routing:global net)                                                                                  0.000     0.894
| (intra 'bram' routing)                                                                                            0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (42,65))                                                                  0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                   0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[0] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.187
| (intra 'bram' routing)                                                                                            0.000     1.187
| (OPIN:1703287 side: (TOP,) (42,65,0)0))                                                                           0.000     1.187
| (CHANX:2499316 L4 length:4 (42,65,0)-> (45,65,0))                                                                 0.119     1.306
| (IPIN:1703896 side: (TOP,) (43,65,0)0))                                                                           0.101     1.407
| (intra 'clb' routing)                                                                                             0.085     1.492
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[0].in[0] (.names at (43,65))                        0.000     1.492
| (primitive '.names' combinational delay)                                                                          0.197     1.689
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[0].out[0] (.names at (43,65))                       0.000     1.689
| (intra 'clb' routing)                                                                                             0.085     1.774
doutA[0].in[1] (.names at (43,65))                                                                                  0.000     1.774
| (primitive '.names' combinational delay)                                                                          0.218     1.992
doutA[0].out[0] (.names at (43,65))                                                                                 0.000     1.992
| (intra 'clb' routing)                                                                                             0.000     1.992
| (OPIN:1703852 side: (TOP,) (43,65,0)0))                                                                           0.000     1.992
| (CHANX:2499396 L4 length:4 (43,65,0)-> (46,65,0))                                                                 0.119     2.111
| (CHANX:2499460 L4 length:4 (44,65,0)-> (47,65,0))                                                                 0.119     2.230
| (CHANY:2723588 L4 length:3 (44,66,0)-> (44,68,0))                                                                 0.119     2.349
| (IPIN:1883654 side: (RIGHT,) (44,68,0)0))                                                                         0.101     2.449
| (intra 'io' routing)                                                                                              0.733     3.182
out:doutA[0].outpad[0] (.output at (44,68))                                                                        -0.000     3.182
data arrival time                                                                                                             3.182

clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
output external delay                                                                                               0.000     0.000
data required time                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.000
data arrival time                                                                                                            -3.182
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -3.182


#Path 39
Startpoint: DATA_OUT_B2[10]_1.RDATA_B2[1] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[17].outpad[0] (.output at (39,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing:global net)                                                                                   0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.294     1.188
DATA_OUT_B2[10]_1.RDATA_B2[1] (RS_TDP36K at (42,65)) [clock-to-output]                                               0.000     1.188
| (intra 'bram' routing)                                                                                             0.000     1.188
| (OPIN:1703306 side: (RIGHT,) (42,65,0)0))                                                                          0.000     1.188
| (CHANY:2714626 L4 length:4 (42,65,0)-> (42,68,0))                                                                  0.119     1.307
| (CHANX:2499135 L4 length:4 (42,65,0)-> (39,65,0))                                                                  0.119     1.426
| (IPIN:1702710 side: (TOP,) (40,65,0)0))                                                                            0.101     1.527
| (intra 'clb' routing)                                                                                              0.085     1.612
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[17].in[0] (.names at (40,65))                        0.000     1.612
| (primitive '.names' combinational delay)                                                                           0.197     1.809
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[17].out[0] (.names at (40,65))                       0.000     1.809
| (intra 'clb' routing)                                                                                              0.085     1.894
doutB[17].in[2] (.names at (40,65))                                                                                  0.000     1.894
| (primitive '.names' combinational delay)                                                                           0.148     2.042
doutB[17].out[0] (.names at (40,65))                                                                                 0.000     2.042
| (intra 'clb' routing)                                                                                              0.000     2.042
| (OPIN:1702678 side: (TOP,) (40,65,0)0))                                                                            0.000     2.042
| (CHANX:2499015 L4 length:4 (40,65,0)-> (37,65,0))                                                                  0.119     2.161
| (CHANY:2701354 L4 length:3 (39,66,0)-> (39,68,0))                                                                  0.119     2.279
| (CHANY:2701432 L1 length:1 (39,68,0)-> (39,68,0))                                                                  0.061     2.340
| (IPIN:1869238 side: (RIGHT,) (39,68,0)0))                                                                          0.101     2.441
| (intra 'io' routing)                                                                                               0.733     3.174
out:doutB[17].outpad[0] (.output at (39,68))                                                                         0.000     3.174
data arrival time                                                                                                              3.174

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.174
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.174


#Path 40
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[3] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[19].outpad[0] (.output at (44,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing:global net)                                                                                   0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[3] (RS_TDP36K at (42,65)) [clock-to-output]                                               0.000     0.945
| (intra 'bram' routing)                                                                                             0.000     0.945
| (OPIN:1703436 side: (TOP,) (42,66,0)0))                                                                            0.000     0.945
| (CHANX:2506090 L4 length:4 (42,66,0)-> (45,66,0))                                                                  0.119     1.064
| (CHANY:2728062 L1 length:1 (45,67,0)-> (45,67,0))                                                                  0.061     1.125
| (CHANX:2512993 L1 length:1 (45,67,0)-> (45,67,0))                                                                  0.061     1.186
| (CHANY:2723461 L4 length:4 (44,67,0)-> (44,64,0))                                                                  0.119     1.305
| (IPIN:1681541 side: (RIGHT,) (44,64,0)0))                                                                          0.101     1.405
| (intra 'clb' routing)                                                                                              0.085     1.491
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[19].in[0] (.names at (44,64))                       -0.000     1.491
| (primitive '.names' combinational delay)                                                                           0.148     1.638
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[19].out[0] (.names at (44,64))                       0.000     1.638
| (intra 'clb' routing)                                                                                              0.085     1.723
doutA[19].in[2] (.names at (44,64))                                                                                  0.000     1.723
| (primitive '.names' combinational delay)                                                                           0.197     1.920
doutA[19].out[0] (.names at (44,64))                                                                                 0.000     1.920
| (intra 'clb' routing)                                                                                              0.000     1.920
| (OPIN:1681490 side: (TOP,) (44,64,0)0))                                                                            0.000     1.920
| (CHANX:2492515 L4 length:4 (44,64,0)-> (41,64,0))                                                                  0.119     2.039
| (CHANY:2719070 L4 length:4 (43,65,0)-> (43,68,0))                                                                  0.119     2.158
| (CHANY:2719254 L4 length:1 (43,68,0)-> (43,68,0))                                                                  0.119     2.277
| (CHANX:2519688 L1 length:1 (44,68,0)-> (44,68,0))                                                                  0.061     2.338
| (IPIN:1883630 side: (TOP,) (44,68,0)0))                                                                            0.101     2.439
| (intra 'io' routing)                                                                                               0.733     3.172
out:doutA[19].outpad[0] (.output at (44,68))                                                                         0.000     3.172
data arrival time                                                                                                              3.172

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.172
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.172


#Path 41
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[12] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[28].outpad[0] (.output at (44,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing:global net)                                                                                   0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[12] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     0.945
| (intra 'bram' routing)                                                                                             0.000     0.945
| (OPIN:1703445 side: (RIGHT,) (42,66,0)0))                                                                          0.000     0.945
| (CHANY:2714676 L4 length:3 (42,66,0)-> (42,68,0))                                                                  0.119     1.064
| (CHANX:2506100 L1 length:1 (43,66,0)-> (43,66,0))                                                                  0.061     1.125
| (CHANY:2718963 L4 length:4 (43,66,0)-> (43,63,0))                                                                  0.119     1.244
| (IPIN:1703920 side: (RIGHT,) (43,65,0)0))                                                                          0.101     1.344
| (intra 'clb' routing)                                                                                              0.085     1.430
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[28].in[0] (.names at (43,65))                        0.000     1.430
| (primitive '.names' combinational delay)                                                                           0.136     1.565
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[28].out[0] (.names at (43,65))                       0.000     1.565
| (intra 'clb' routing)                                                                                              0.000     1.565
| (OPIN:1703864 side: (RIGHT,) (43,65,0)0))                                                                          0.000     1.565
| (CHANY:2719028 L1 length:1 (43,65,0)-> (43,65,0))                                                                  0.061     1.626
| (IPIN:1703923 side: (RIGHT,) (43,65,0)0))                                                                          0.101     1.727
| (intra 'clb' routing)                                                                                              0.085     1.812
doutA[28].in[2] (.names at (43,65))                                                                                 -0.000     1.812
| (primitive '.names' combinational delay)                                                                           0.218     2.030
doutA[28].out[0] (.names at (43,65))                                                                                 0.000     2.030
| (intra 'clb' routing)                                                                                              0.000     2.030
| (OPIN:1703874 side: (RIGHT,) (43,65,0)0))                                                                          0.000     2.030
| (CHANY:2718873 L4 length:4 (43,65,0)-> (43,62,0))                                                                  0.119     2.149
| (CHANX:2492672 L1 length:1 (44,64,0)-> (44,64,0))                                                                  0.061     2.210
| (CHANY:2723528 L4 length:4 (44,65,0)-> (44,68,0))                                                                  0.119     2.329
| (IPIN:1883647 side: (RIGHT,) (44,68,0)0))                                                                          0.101     2.429
| (intra 'io' routing)                                                                                               0.733     3.162
out:doutA[28].outpad[0] (.output at (44,68))                                                                         0.000     3.162
data arrival time                                                                                                              3.162

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.162
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.162


#Path 42
Startpoint: DATA_OUT_B2[10]_1.RDATA_B1[8] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[8].outpad[0] (.output at (40,68) clocked by clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                              0.894     0.894
| (inter-block routing:global net)                                                                                  0.000     0.894
| (intra 'bram' routing)                                                                                            0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                                                                  0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                   0.345     1.240
DATA_OUT_B2[10]_1.RDATA_B1[8] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.240
| (intra 'bram' routing)                                                                                            0.000     1.240
| (OPIN:1703465 side: (TOP,) (42,67,0)0))                                                                           0.000     1.240
| (CHANX:2512629 L4 length:4 (42,67,0)-> (39,67,0))                                                                 0.119     1.359
| (CHANY:2705815 L1 length:1 (40,67,0)-> (40,67,0))                                                                 0.061     1.420
| (IPIN:1747388 side: (RIGHT,) (40,67,0)0))                                                                         0.101     1.520
| (intra 'clb' routing)                                                                                             0.085     1.605
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[8].in[0] (.names at (40,67))                       -0.000     1.605
| (primitive '.names' combinational delay)                                                                          0.148     1.753
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[8].out[0] (.names at (40,67))                       0.000     1.753
| (intra 'clb' routing)                                                                                             0.085     1.838
doutB[8].in[2] (.names at (40,67))                                                                                  0.000     1.838
| (primitive '.names' combinational delay)                                                                          0.218     2.057
doutB[8].out[0] (.names at (40,67))                                                                                 0.000     2.057
| (intra 'clb' routing)                                                                                             0.000     2.057
| (OPIN:1747336 side: (TOP,) (40,67,0)0))                                                                           0.000     2.057
| (CHANX:2512716 L4 length:4 (40,67,0)-> (43,67,0))                                                                 0.119     2.175
| (CHANY:2705884 L1 length:1 (40,68,0)-> (40,68,0))                                                                 0.061     2.236
| (CHANX:2519423 L1 length:1 (40,68,0)-> (40,68,0))                                                                 0.061     2.297
| (IPIN:1872073 side: (TOP,) (40,68,0)0))                                                                           0.101     2.398
| (intra 'io' routing)                                                                                              0.733     3.131
out:doutB[8].outpad[0] (.output at (40,68))                                                                         0.000     3.131
data arrival time                                                                                                             3.131

clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
output external delay                                                                                               0.000     0.000
data required time                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.000
data arrival time                                                                                                            -3.131
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -3.131


#Path 43
Startpoint: DATA_OUT_B2[10]_1.RDATA_B1[14] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[14].outpad[0] (.output at (41,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing:global net)                                                                                   0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.345     1.240
DATA_OUT_B2[10]_1.RDATA_B1[14] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.240
| (intra 'bram' routing)                                                                                             0.000     1.240
| (OPIN:1703471 side: (RIGHT,) (42,67,0)0))                                                                          0.000     1.240
| (CHANY:2714713 L1 length:1 (42,67,0)-> (42,67,0))                                                                  0.061     1.301
| (CHANX:2505905 L4 length:4 (42,66,0)-> (39,66,0))                                                                  0.119     1.420
| (CHANY:2710280 L1 length:1 (41,67,0)-> (41,67,0))                                                                  0.061     1.481
| (IPIN:1747548 side: (RIGHT,) (41,67,0)0))                                                                          0.101     1.581
| (intra 'clb' routing)                                                                                              0.085     1.666
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[14].in[0] (.names at (41,67))                        0.000     1.666
| (primitive '.names' combinational delay)                                                                           0.148     1.814
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[14].out[0] (.names at (41,67))                       0.000     1.814
| (intra 'clb' routing)                                                                                              0.085     1.899
doutB[14].in[2] (.names at (41,67))                                                                                  0.000     1.899
| (primitive '.names' combinational delay)                                                                           0.218     2.117
doutB[14].out[0] (.names at (41,67))                                                                                 0.000     2.117
| (intra 'clb' routing)                                                                                              0.000     2.117
| (OPIN:1747484 side: (TOP,) (41,67,0)0))                                                                            0.000     2.117
| (CHANX:2512726 L1 length:1 (41,67,0)-> (41,67,0))                                                                  0.061     2.178
| (CHANY:2710386 L4 length:1 (41,68,0)-> (41,68,0))                                                                  0.119     2.297
| (IPIN:1875000 side: (RIGHT,) (41,68,0)0))                                                                          0.101     2.398
| (intra 'io' routing)                                                                                               0.733     3.131
out:doutB[14].outpad[0] (.output at (41,68))                                                                         0.000     3.131
data arrival time                                                                                                              3.131

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.131
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.131


#Path 44
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[14] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[30].outpad[0] (.output at (42,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing:global net)                                                                                   0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[14] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     0.945
| (intra 'bram' routing)                                                                                             0.000     0.945
| (OPIN:1703447 side: (RIGHT,) (42,66,0)0))                                                                          0.000     0.945
| (CHANY:2714489 L4 length:4 (42,66,0)-> (42,63,0))                                                                  0.119     1.064
| (CHANX:2499360 L1 length:1 (43,65,0)-> (43,65,0))                                                                  0.061     1.125
| (IPIN:1703885 side: (TOP,) (43,65,0)0))                                                                            0.101     1.226
| (intra 'clb' routing)                                                                                              0.085     1.311
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[30].in[0] (.names at (43,65))                        0.000     1.311
| (primitive '.names' combinational delay)                                                                           0.218     1.529
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[30].out[0] (.names at (43,65))                       0.000     1.529
| (intra 'clb' routing)                                                                                              0.085     1.614
doutA[30].in[2] (.names at (43,65))                                                                                  0.000     1.614
| (primitive '.names' combinational delay)                                                                           0.197     1.811
doutA[30].out[0] (.names at (43,65))                                                                                 0.000     1.811
| (intra 'clb' routing)                                                                                              0.000     1.811
| (OPIN:1703868 side: (RIGHT,) (43,65,0)0))                                                                          0.000     1.811
| (CHANY:2719084 L4 length:4 (43,65,0)-> (43,68,0))                                                                  0.119     1.930
| (CHANX:2506111 L1 length:1 (43,66,0)-> (43,66,0))                                                                  0.061     1.991
| (CHANY:2714716 L1 length:1 (42,67,0)-> (42,67,0))                                                                  0.061     2.052
| (CHANX:2512799 L1 length:1 (42,67,0)-> (42,67,0))                                                                  0.061     2.113
| (CHANY:2710332 L1 length:1 (41,68,0)-> (41,68,0))                                                                  0.061     2.174
| (CHANX:2519592 L4 length:4 (42,68,0)-> (45,68,0))                                                                  0.119     2.292
| (IPIN:1877828 side: (TOP,) (42,68,0)0))                                                                            0.101     2.393
| (intra 'io' routing)                                                                                               0.733     3.126
out:doutA[30].outpad[0] (.output at (42,68))                                                                         0.000     3.126
data arrival time                                                                                                              3.126

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.126
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.126


#Path 45
Startpoint: DATA_OUT_B2[10]_1.RDATA_B1[10] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[10].outpad[0] (.output at (43,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing:global net)                                                                                   0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.345     1.240
DATA_OUT_B2[10]_1.RDATA_B1[10] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.240
| (intra 'bram' routing)                                                                                             0.000     1.240
| (OPIN:1703467 side: (TOP,) (42,67,0)0))                                                                            0.000     1.240
| (CHANX:2512824 L4 length:4 (42,67,0)-> (45,67,0))                                                                  0.119     1.359
| (IPIN:1747670 side: (TOP,) (43,67,0)0))                                                                            0.101     1.459
| (intra 'clb' routing)                                                                                              0.085     1.545
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[10].in[0] (.names at (43,67))                        0.000     1.545
| (primitive '.names' combinational delay)                                                                           0.099     1.644
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[10].out[0] (.names at (43,67))                       0.000     1.644
| (intra 'clb' routing)                                                                                              0.085     1.729
doutB[10].in[2] (.names at (43,67))                                                                                  0.000     1.729
| (primitive '.names' combinational delay)                                                                           0.197     1.926
doutB[10].out[0] (.names at (43,67))                                                                                 0.000     1.926
| (intra 'clb' routing)                                                                                              0.000     1.926
| (OPIN:1747640 side: (TOP,) (43,67,0)0))                                                                            0.000     1.926
| (CHANX:2512865 L1 length:1 (43,67,0)-> (43,67,0))                                                                  0.061     1.987
| (CHANY:2714782 L1 length:1 (42,68,0)-> (42,68,0))                                                                  0.061     2.048
| (CHANX:2519654 L4 length:4 (43,68,0)-> (46,68,0))                                                                  0.119     2.167
| (CHANY:2719257 L4 length:1 (43,68,0)-> (43,68,0))                                                                  0.119     2.285
| (IPIN:1880767 side: (RIGHT,) (43,68,0)0))                                                                          0.101     2.386
| (intra 'io' routing)                                                                                               0.733     3.119
out:doutB[10].outpad[0] (.output at (43,68))                                                                         0.000     3.119
data arrival time                                                                                                              3.119

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.119
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.119


#Path 46
Startpoint: DATA_OUT_B2[10]_1.RDATA_B1[3] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[3].outpad[0] (.output at (39,68) clocked by clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                              0.894     0.894
| (inter-block routing:global net)                                                                                  0.000     0.894
| (intra 'bram' routing)                                                                                            0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                                                                  0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                   0.345     1.240
DATA_OUT_B2[10]_1.RDATA_B1[3] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.240
| (intra 'bram' routing)                                                                                            0.000     1.240
| (OPIN:1703460 side: (TOP,) (42,67,0)0))                                                                           0.000     1.240
| (CHANX:2512635 L4 length:4 (42,67,0)-> (39,67,0))                                                                 0.119     1.359
| (IPIN:1747215 side: (TOP,) (39,67,0)0))                                                                           0.101     1.459
| (intra 'clb' routing)                                                                                             0.085     1.545
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[3].in[0] (.names at (39,67))                        0.000     1.545
| (primitive '.names' combinational delay)                                                                          0.099     1.644
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[3].out[0] (.names at (39,67))                       0.000     1.644
| (intra 'clb' routing)                                                                                             0.085     1.729
doutB[3].in[2] (.names at (39,67))                                                                                  0.000     1.729
| (primitive '.names' combinational delay)                                                                          0.197     1.926
doutB[3].out[0] (.names at (39,67))                                                                                 0.000     1.926
| (intra 'clb' routing)                                                                                             0.000     1.926
| (OPIN:1747187 side: (TOP,) (39,67,0)0))                                                                           0.000     1.926
| (CHANX:2512465 L4 length:4 (39,67,0)-> (36,67,0))                                                                 0.119     2.045
| (CHANY:2683694 L4 length:1 (35,68,0)-> (35,68,0))                                                                 0.119     2.164
| (CHANX:2519208 L4 length:4 (36,68,0)-> (39,68,0))                                                                 0.119     2.282
| (IPIN:1869191 side: (TOP,) (39,68,0)0))                                                                           0.101     2.383
| (intra 'io' routing)                                                                                              0.733     3.116
out:doutB[3].outpad[0] (.output at (39,68))                                                                         0.000     3.116
data arrival time                                                                                                             3.116

clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
output external delay                                                                                               0.000     0.000
data required time                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.000
data arrival time                                                                                                            -3.116
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -3.116


#Path 47
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[0] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[16].outpad[0] (.output at (44,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing:global net)                                                                                   0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[0] (RS_TDP36K at (42,65)) [clock-to-output]                                               0.000     0.945
| (intra 'bram' routing)                                                                                             0.000     0.945
| (OPIN:1703433 side: (TOP,) (42,66,0)0))                                                                            0.000     0.945
| (CHANX:2506084 L4 length:4 (42,66,0)-> (45,66,0))                                                                  0.119     1.064
| (CHANY:2718951 L4 length:4 (43,66,0)-> (43,63,0))                                                                  0.119     1.183
| (IPIN:1681393 side: (RIGHT,) (43,64,0)0))                                                                          0.101     1.284
| (intra 'clb' routing)                                                                                              0.085     1.369
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[16].in[0] (.names at (43,64))                        0.000     1.369
| (primitive '.names' combinational delay)                                                                           0.148     1.516
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[16].out[0] (.names at (43,64))                       0.000     1.516
| (intra 'clb' routing)                                                                                              0.085     1.602
doutA[16].in[2] (.names at (43,64))                                                                                  0.000     1.602
| (primitive '.names' combinational delay)                                                                           0.197     1.798
doutA[16].out[0] (.names at (43,64))                                                                                 0.000     1.798
| (intra 'clb' routing)                                                                                              0.000     1.798
| (OPIN:1681339 side: (TOP,) (43,64,0)0))                                                                            0.000     1.798
| (CHANX:2492610 L1 length:1 (43,64,0)-> (43,64,0))                                                                  0.061     1.859
| (CHANY:2718977 L1 length:1 (43,64,0)-> (43,64,0))                                                                  0.061     1.920
| (CHANX:2485922 L1 length:1 (44,63,0)-> (44,63,0))                                                                  0.061     1.981
| (CHANY:2723462 L4 length:4 (44,64,0)-> (44,67,0))                                                                  0.119     2.100
| (CHANY:2723596 L4 length:3 (44,66,0)-> (44,68,0))                                                                  0.119     2.219
| (CHANX:2519675 L1 length:1 (44,68,0)-> (44,68,0))                                                                  0.061     2.280
| (IPIN:1883591 side: (TOP,) (44,68,0)0))                                                                            0.101     2.381
| (intra 'io' routing)                                                                                               0.733     3.114
out:doutA[16].outpad[0] (.output at (44,68))                                                                         0.000     3.114
data arrival time                                                                                                              3.114

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.114
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.114


#Path 48
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[15] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[15].outpad[0] (.output at (46,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing:global net)                                                                                   0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[15] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.187
| (intra 'bram' routing)                                                                                             0.000     1.187
| (OPIN:1703302 side: (RIGHT,) (42,65,0)0))                                                                          0.000     1.187
| (CHANY:2714586 L1 length:1 (42,65,0)-> (42,65,0))                                                                  0.061     1.248
| (CHANX:2499402 L4 length:4 (43,65,0)-> (46,65,0))                                                                  0.119     1.367
| (IPIN:1704187 side: (TOP,) (45,65,0)0))                                                                            0.101     1.468
| (intra 'clb' routing)                                                                                              0.085     1.553
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[15].in[0] (.names at (45,65))                       -0.000     1.553
| (primitive '.names' combinational delay)                                                                           0.099     1.652
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[15].out[0] (.names at (45,65))                       0.000     1.652
| (intra 'clb' routing)                                                                                              0.085     1.737
doutA[15].in[2] (.names at (45,65))                                                                                  0.000     1.737
| (primitive '.names' combinational delay)                                                                           0.148     1.885
doutA[15].out[0] (.names at (45,65))                                                                                 0.000     1.885
| (intra 'clb' routing)                                                                                              0.000     1.885
| (OPIN:1704163 side: (TOP,) (45,65,0)0))                                                                            0.000     1.885
| (CHANX:2499335 L4 length:4 (45,65,0)-> (42,65,0))                                                                  0.119     2.004
| (CHANY:2714702 L4 length:3 (42,66,0)-> (42,68,0))                                                                  0.119     2.123
| (CHANX:2519652 L4 length:4 (43,68,0)-> (46,68,0))                                                                  0.119     2.242
| (IPIN:1889359 side: (TOP,) (46,68,0)0))                                                                            0.101     2.342
| (intra 'io' routing)                                                                                               0.733     3.075
out:doutA[15].outpad[0] (.output at (46,68))                                                                         0.000     3.075
data arrival time                                                                                                              3.075

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.075
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.075


#Path 49
Startpoint: DATA_OUT_B2[10]_1.RDATA_B1[9] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[9].outpad[0] (.output at (40,68) clocked by clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                              0.894     0.894
| (inter-block routing:global net)                                                                                  0.000     0.894
| (intra 'bram' routing)                                                                                            0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                                                                  0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                   0.345     1.240
DATA_OUT_B2[10]_1.RDATA_B1[9] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.240
| (intra 'bram' routing)                                                                                            0.000     1.240
| (OPIN:1703466 side: (TOP,) (42,67,0)0))                                                                           0.000     1.240
| (CHANX:2512631 L4 length:4 (42,67,0)-> (39,67,0))                                                                 0.119     1.359
| (CHANX:2512669 L1 length:1 (40,67,0)-> (40,67,0))                                                                 0.061     1.420
| (IPIN:1747363 side: (TOP,) (40,67,0)0))                                                                           0.101     1.520
| (intra 'clb' routing)                                                                                             0.085     1.605
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[9].in[0] (.names at (40,67))                       -0.000     1.605
| (primitive '.names' combinational delay)                                                                          0.099     1.705
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[9].out[0] (.names at (40,67))                       0.000     1.705
| (intra 'clb' routing)                                                                                             0.085     1.790
doutB[9].in[2] (.names at (40,67))                                                                                  0.000     1.790
| (primitive '.names' combinational delay)                                                                          0.148     1.938
doutB[9].out[0] (.names at (40,67))                                                                                 0.000     1.938
| (intra 'clb' routing)                                                                                             0.000     1.938
| (OPIN:1747341 side: (TOP,) (40,67,0)0))                                                                           0.000     1.938
| (CHANX:2512503 L4 length:4 (40,67,0)-> (37,67,0))                                                                 0.119     2.056
| (CHANY:2696988 L1 length:1 (38,68,0)-> (38,68,0))                                                                 0.061     2.117
| (CHANX:2519400 L4 length:4 (39,68,0)-> (42,68,0))                                                                 0.119     2.236
| (IPIN:1872109 side: (TOP,) (40,68,0)0))                                                                           0.101     2.337
| (intra 'io' routing)                                                                                              0.733     3.070
out:doutB[9].outpad[0] (.output at (40,68))                                                                         0.000     3.070
data arrival time                                                                                                             3.070

clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
output external delay                                                                                               0.000     0.000
data required time                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.000
data arrival time                                                                                                            -3.070
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -3.070


#Path 50
Startpoint: DATA_OUT_B2[10]_1.RDATA_B1[5] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[5].outpad[0] (.output at (41,68) clocked by clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                              0.894     0.894
| (inter-block routing:global net)                                                                                  0.000     0.894
| (intra 'bram' routing)                                                                                            0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                                                                  0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                   0.345     1.240
DATA_OUT_B2[10]_1.RDATA_B1[5] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.240
| (intra 'bram' routing)                                                                                            0.000     1.240
| (OPIN:1703462 side: (TOP,) (42,67,0)0))                                                                           0.000     1.240
| (CHANX:2512639 L4 length:4 (42,67,0)-> (39,67,0))                                                                 0.119     1.359
| (IPIN:1747515 side: (TOP,) (41,67,0)0))                                                                           0.101     1.459
| (intra 'clb' routing)                                                                                             0.085     1.545
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[5].in[0] (.names at (41,67))                        0.000     1.545
| (primitive '.names' combinational delay)                                                                          0.218     1.763
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[5].out[0] (.names at (41,67))                       0.000     1.763
| (intra 'clb' routing)                                                                                             0.085     1.848
doutB[5].in[2] (.names at (41,67))                                                                                  0.000     1.848
| (primitive '.names' combinational delay)                                                                          0.197     2.045
doutB[5].out[0] (.names at (41,67))                                                                                 0.000     2.045
| (intra 'clb' routing)                                                                                             0.000     2.045
| (OPIN:1747486 side: (TOP,) (41,67,0)0))                                                                           0.000     2.045
| (CHANX:2512762 L4 length:4 (41,67,0)-> (44,67,0))                                                                 0.119     2.164
| (CHANY:2710342 L1 length:1 (41,68,0)-> (41,68,0))                                                                 0.061     2.225
| (IPIN:1875005 side: (RIGHT,) (41,68,0)0))                                                                         0.101     2.325
| (intra 'io' routing)                                                                                              0.733     3.058
out:doutB[5].outpad[0] (.output at (41,68))                                                                         0.000     3.058
data arrival time                                                                                                             3.058

clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
output external delay                                                                                               0.000     0.000
data required time                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.000
data arrival time                                                                                                            -3.058
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -3.058


#Path 51
Startpoint: DATA_OUT_B2[10]_1.RDATA_B1[0] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[0].outpad[0] (.output at (44,68) clocked by clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                              0.894     0.894
| (inter-block routing:global net)                                                                                  0.000     0.894
| (intra 'bram' routing)                                                                                            0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                                                                  0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                   0.345     1.240
DATA_OUT_B2[10]_1.RDATA_B1[0] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.240
| (intra 'bram' routing)                                                                                            0.000     1.240
| (OPIN:1703457 side: (TOP,) (42,67,0)0))                                                                           0.000     1.240
| (CHANX:2512820 L4 length:4 (42,67,0)-> (45,67,0))                                                                 0.119     1.359
| (IPIN:1747830 side: (TOP,) (44,67,0)0))                                                                           0.101     1.459
| (intra 'clb' routing)                                                                                             0.085     1.545
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[0].in[0] (.names at (44,67))                        0.000     1.545
| (primitive '.names' combinational delay)                                                                          0.136     1.680
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[0].out[0] (.names at (44,67))                       0.000     1.680
| (intra 'clb' routing)                                                                                             0.000     1.680
| (OPIN:1747806 side: (RIGHT,) (44,67,0)0))                                                                         0.000     1.680
| (CHANY:2723622 L1 length:1 (44,67,0)-> (44,67,0))                                                                 0.061     1.741
| (IPIN:1747849 side: (RIGHT,) (44,67,0)0))                                                                         0.101     1.842
| (intra 'clb' routing)                                                                                             0.085     1.927
doutB[0].in[1] (.names at (44,67))                                                                                  0.000     1.927
| (primitive '.names' combinational delay)                                                                          0.148     2.075
doutB[0].out[0] (.names at (44,67))                                                                                 0.000     2.075
| (intra 'clb' routing)                                                                                             0.000     2.075
| (OPIN:1747807 side: (RIGHT,) (44,67,0)0))                                                                         0.000     2.075
| (CHANY:2723640 L4 length:2 (44,67,0)-> (44,68,0))                                                                 0.119     2.194
| (IPIN:1883653 side: (RIGHT,) (44,68,0)0))                                                                         0.101     2.294
| (intra 'io' routing)                                                                                              0.733     3.027
out:doutB[0].outpad[0] (.output at (44,68))                                                                        -0.000     3.027
data arrival time                                                                                                             3.027

clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
output external delay                                                                                               0.000     0.000
data required time                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.000
data arrival time                                                                                                            -3.027
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -3.027


#Path 52
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[13] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[29].outpad[0] (.output at (42,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing:global net)                                                                                   0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[13] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     0.945
| (intra 'bram' routing)                                                                                             0.000     0.945
| (OPIN:1703446 side: (RIGHT,) (42,66,0)0))                                                                          0.000     0.945
| (CHANY:2714487 L4 length:4 (42,66,0)-> (42,63,0))                                                                  0.119     1.064
| (CHANX:2499354 L1 length:1 (43,65,0)-> (43,65,0))                                                                  0.061     1.125
| (IPIN:1703882 side: (TOP,) (43,65,0)0))                                                                            0.101     1.226
| (intra 'clb' routing)                                                                                              0.085     1.311
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[29].in[0] (.names at (43,65))                        0.000     1.311
| (primitive '.names' combinational delay)                                                                           0.218     1.529
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[29].out[0] (.names at (43,65))                       0.000     1.529
| (intra 'clb' routing)                                                                                              0.085     1.614
doutA[29].in[2] (.names at (43,65))                                                                                  0.000     1.614
| (primitive '.names' combinational delay)                                                                           0.148     1.762
doutA[29].out[0] (.names at (43,65))                                                                                 0.000     1.762
| (intra 'clb' routing)                                                                                              0.000     1.762
| (OPIN:1703861 side: (TOP,) (43,65,0)0))                                                                            0.000     1.762
| (CHANX:2499191 L4 length:4 (43,65,0)-> (40,65,0))                                                                  0.119     1.881
| (CHANY:2705695 L1 length:1 (40,65,0)-> (40,65,0))                                                                  0.061     1.942
| (CHANX:2492480 L1 length:1 (41,64,0)-> (41,64,0))                                                                  0.061     2.003
| (CHANY:2710184 L4 length:4 (41,65,0)-> (41,68,0))                                                                  0.119     2.121
| (CHANX:2519546 L1 length:1 (42,68,0)-> (42,68,0))                                                                  0.061     2.182
| (IPIN:1877863 side: (TOP,) (42,68,0)0))                                                                            0.101     2.283
| (intra 'io' routing)                                                                                               0.733     3.016
out:doutA[29].outpad[0] (.output at (42,68))                                                                         0.000     3.016
data arrival time                                                                                                              3.016

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.016
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.016


#Path 53
Startpoint: DATA_OUT_B2[10]_1.RDATA_B2[0] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[16].outpad[0] (.output at (41,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing:global net)                                                                                   0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.294     1.188
DATA_OUT_B2[10]_1.RDATA_B2[0] (RS_TDP36K at (42,65)) [clock-to-output]                                               0.000     1.188
| (intra 'bram' routing)                                                                                             0.000     1.188
| (OPIN:1703305 side: (RIGHT,) (42,65,0)0))                                                                          0.000     1.188
| (CHANY:2714624 L4 length:4 (42,65,0)-> (42,68,0))                                                                  0.119     1.307
| (CHANX:2499129 L4 length:4 (42,65,0)-> (39,65,0))                                                                  0.119     1.426
| (IPIN:1702698 side: (TOP,) (40,65,0)0))                                                                            0.101     1.527
| (intra 'clb' routing)                                                                                              0.085     1.612
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[16].in[0] (.names at (40,65))                        0.000     1.612
| (primitive '.names' combinational delay)                                                                           0.099     1.711
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[16].out[0] (.names at (40,65))                       0.000     1.711
| (intra 'clb' routing)                                                                                              0.085     1.796
doutB[16].in[2] (.names at (40,65))                                                                                  0.000     1.796
| (primitive '.names' combinational delay)                                                                           0.135     1.932
doutB[16].out[0] (.names at (40,65))                                                                                 0.000     1.932
| (intra 'clb' routing)                                                                                              0.000     1.932
| (OPIN:1702681 side: (RIGHT,) (40,65,0)0))                                                                          0.000     1.932
| (CHANY:2705685 L1 length:1 (40,65,0)-> (40,65,0))                                                                  0.061     1.993
| (CHANX:2492470 L1 length:1 (41,64,0)-> (41,64,0))                                                                  0.061     2.054
| (CHANY:2710194 L4 length:4 (41,65,0)-> (41,68,0))                                                                  0.119     2.172
| (IPIN:1875011 side: (RIGHT,) (41,68,0)0))                                                                          0.101     2.273
| (intra 'io' routing)                                                                                               0.733     3.006
out:doutB[16].outpad[0] (.output at (41,68))                                                                         0.000     3.006
data arrival time                                                                                                              3.006

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.006
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.006


#Path 54
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[10] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[26].outpad[0] (.output at (44,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing:global net)                                                                                   0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[10] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     0.945
| (intra 'bram' routing)                                                                                             0.000     0.945
| (OPIN:1703443 side: (TOP,) (42,66,0)0))                                                                            0.000     0.945
| (CHANX:2506072 L4 length:4 (42,66,0)-> (45,66,0))                                                                  0.119     1.064
| (IPIN:1729084 side: (TOP,) (44,66,0)0))                                                                            0.101     1.165
| (intra 'clb' routing)                                                                                              0.085     1.250
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[26].in[0] (.names at (44,66))                        0.000     1.250
| (primitive '.names' combinational delay)                                                                           0.135     1.385
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[26].out[0] (.names at (44,66))                       0.000     1.385
| (intra 'clb' routing)                                                                                              0.085     1.470
doutA[26].in[2] (.names at (44,66))                                                                                  0.000     1.470
| (primitive '.names' combinational delay)                                                                           0.218     1.688
doutA[26].out[0] (.names at (44,66))                                                                                 0.000     1.688
| (intra 'clb' routing)                                                                                              0.000     1.688
| (OPIN:1729043 side: (TOP,) (44,66,0)0))                                                                            0.000     1.688
| (CHANX:2506013 L4 length:4 (44,66,0)-> (41,66,0))                                                                  0.119     1.807
| (CHANY:2714734 L1 length:1 (42,67,0)-> (42,67,0))                                                                  0.061     1.868
| (CHANX:2512817 L1 length:1 (42,67,0)-> (42,67,0))                                                                  0.061     1.929
| (CHANY:2710350 L1 length:1 (41,68,0)-> (41,68,0))                                                                  0.061     1.990
| (CHANX:2519574 L4 length:4 (42,68,0)-> (45,68,0))                                                                  0.119     2.109
| (CHANX:2519676 L1 length:1 (44,68,0)-> (44,68,0))                                                                  0.061     2.170
| (IPIN:1883624 side: (TOP,) (44,68,0)0))                                                                            0.101     2.271
| (intra 'io' routing)                                                                                               0.733     3.004
out:doutA[26].outpad[0] (.output at (44,68))                                                                         0.000     3.004
data arrival time                                                                                                              3.004

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.004
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.004


#Path 55
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[6] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[22].outpad[0] (.output at (42,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing:global net)                                                                                   0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[6] (RS_TDP36K at (42,65)) [clock-to-output]                                               0.000     0.945
| (intra 'bram' routing)                                                                                             0.000     0.945
| (OPIN:1703439 side: (TOP,) (42,66,0)0))                                                                            0.000     0.945
| (CHANX:2506049 L1 length:1 (42,66,0)-> (42,66,0))                                                                  0.061     1.006
| (CHANY:2710053 L4 length:4 (41,66,0)-> (41,63,0))                                                                  0.119     1.125
| (IPIN:1702876 side: (RIGHT,) (41,65,0)0))                                                                          0.101     1.226
| (intra 'clb' routing)                                                                                              0.085     1.311
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[22].in[0] (.names at (41,65))                        0.000     1.311
| (primitive '.names' combinational delay)                                                                           0.148     1.459
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[22].out[0] (.names at (41,65))                       0.000     1.459
| (intra 'clb' routing)                                                                                              0.085     1.544
doutA[22].in[2] (.names at (41,65))                                                                                  0.000     1.544
| (primitive '.names' combinational delay)                                                                           0.197     1.741
doutA[22].out[0] (.names at (41,65))                                                                                 0.000     1.741
| (intra 'clb' routing)                                                                                              0.000     1.741
| (OPIN:1702827 side: (TOP,) (41,65,0)0))                                                                            0.000     1.741
| (CHANX:2499234 L1 length:1 (41,65,0)-> (41,65,0))                                                                  0.061     1.801
| (CHANY:2710246 L4 length:3 (41,66,0)-> (41,68,0))                                                                  0.119     1.920
| (CHANX:2512844 L4 length:4 (42,67,0)-> (45,67,0))                                                                  0.119     2.039
| (CHANY:2714780 L1 length:1 (42,68,0)-> (42,68,0))                                                                  0.061     2.100
| (CHANX:2519551 L1 length:1 (42,68,0)-> (42,68,0))                                                                  0.061     2.161
| (IPIN:1877849 side: (TOP,) (42,68,0)0))                                                                            0.101     2.262
| (intra 'io' routing)                                                                                               0.733     2.995
out:doutA[22].outpad[0] (.output at (42,68))                                                                        -0.000     2.995
data arrival time                                                                                                              2.995

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -2.995
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -2.995


#Path 56
Startpoint: DATA_OUT_B2[10]_1.RDATA_B1[11] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[11].outpad[0] (.output at (43,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing:global net)                                                                                   0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.345     1.240
DATA_OUT_B2[10]_1.RDATA_B1[11] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.240
| (intra 'bram' routing)                                                                                             0.000     1.240
| (OPIN:1703468 side: (TOP,) (42,67,0)0))                                                                            0.000     1.240
| (CHANX:2512826 L4 length:4 (42,67,0)-> (45,67,0))                                                                  0.119     1.359
| (IPIN:1747682 side: (TOP,) (43,67,0)0))                                                                            0.101     1.459
| (intra 'clb' routing)                                                                                              0.085     1.545
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[11].in[0] (.names at (43,67))                        0.000     1.545
| (primitive '.names' combinational delay)                                                                           0.136     1.680
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[11].out[0] (.names at (43,67))                       0.000     1.680
| (intra 'clb' routing)                                                                                              0.085     1.765
doutB[11].in[2] (.names at (43,67))                                                                                  0.000     1.765
| (primitive '.names' combinational delay)                                                                           0.148     1.913
doutB[11].out[0] (.names at (43,67))                                                                                 0.000     1.913
| (intra 'clb' routing)                                                                                              0.000     1.913
| (OPIN:1747643 side: (TOP,) (43,67,0)0))                                                                            0.000     1.913
| (CHANX:2512886 L4 length:4 (43,67,0)-> (46,67,0))                                                                  0.119     2.032
| (CHANY:2719226 L1 length:1 (43,68,0)-> (43,68,0))                                                                  0.061     2.093
| (CHANX:2519613 L1 length:1 (43,68,0)-> (43,68,0))                                                                  0.061     2.154
| (IPIN:1880744 side: (TOP,) (43,68,0)0))                                                                            0.101     2.254
| (intra 'io' routing)                                                                                               0.733     2.987
out:doutB[11].outpad[0] (.output at (43,68))                                                                         0.000     2.987
data arrival time                                                                                                              2.987

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -2.987
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -2.987


#Path 57
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[12] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[12].outpad[0] (.output at (45,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing:global net)                                                                                   0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[12] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.187
| (intra 'bram' routing)                                                                                             0.000     1.187
| (OPIN:1703299 side: (RIGHT,) (42,65,0)0))                                                                          0.000     1.187
| (CHANY:2714580 L1 length:1 (42,65,0)-> (42,65,0))                                                                  0.061     1.248
| (CHANX:2499408 L4 length:4 (43,65,0)-> (46,65,0))                                                                  0.119     1.367
| (IPIN:1704031 side: (TOP,) (44,65,0)0))                                                                            0.101     1.468
| (intra 'clb' routing)                                                                                              0.085     1.553
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[12].in[0] (.names at (44,65))                       -0.000     1.553
| (primitive '.names' combinational delay)                                                                           0.099     1.652
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[12].out[0] (.names at (44,65))                       0.000     1.652
| (intra 'clb' routing)                                                                                              0.085     1.737
doutA[12].in[2] (.names at (44,65))                                                                                  0.000     1.737
| (primitive '.names' combinational delay)                                                                           0.148     1.885
doutA[12].out[0] (.names at (44,65))                                                                                 0.000     1.885
| (intra 'clb' routing)                                                                                              0.000     1.885
| (OPIN:1704012 side: (TOP,) (44,65,0)0))                                                                            0.000     1.885
| (CHANX:2499462 L4 length:4 (44,65,0)-> (47,65,0))                                                                  0.119     2.004
| (CHANY:2728044 L4 length:3 (45,66,0)-> (45,68,0))                                                                  0.119     2.123
| (IPIN:1886534 side: (RIGHT,) (45,68,0)0))                                                                          0.101     2.223
| (intra 'io' routing)                                                                                               0.733     2.956
out:doutA[12].outpad[0] (.output at (45,68))                                                                         0.000     2.956
data arrival time                                                                                                              2.956

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -2.956
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -2.956


#Path 58
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[5] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[21].outpad[0] (.output at (44,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing:global net)                                                                                   0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[5] (RS_TDP36K at (42,65)) [clock-to-output]                                               0.000     0.945
| (intra 'bram' routing)                                                                                             0.000     0.945
| (OPIN:1703438 side: (TOP,) (42,66,0)0))                                                                            0.000     0.945
| (CHANX:2506078 L4 length:4 (42,66,0)-> (45,66,0))                                                                  0.119     1.064
| (CHANY:2718933 L4 length:4 (43,66,0)-> (43,63,0))                                                                  0.119     1.183
| (CHANX:2492662 L1 length:1 (44,64,0)-> (44,64,0))                                                                  0.061     1.244
| (IPIN:1681511 side: (TOP,) (44,64,0)0))                                                                            0.101     1.344
| (intra 'clb' routing)                                                                                              0.085     1.430
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[21].in[0] (.names at (44,64))                        0.000     1.430
| (primitive '.names' combinational delay)                                                                           0.099     1.529
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[21].out[0] (.names at (44,64))                       0.000     1.529
| (intra 'clb' routing)                                                                                              0.085     1.614
doutA[21].in[2] (.names at (44,64))                                                                                  0.000     1.614
| (primitive '.names' combinational delay)                                                                           0.148     1.762
doutA[21].out[0] (.names at (44,64))                                                                                 0.000     1.762
| (intra 'clb' routing)                                                                                              0.000     1.762
| (OPIN:1681492 side: (TOP,) (44,64,0)0))                                                                            0.000     1.762
| (CHANX:2492678 L1 length:1 (44,64,0)-> (44,64,0))                                                                  0.061     1.823
| (CHANY:2723522 L4 length:4 (44,65,0)-> (44,68,0))                                                                  0.119     1.942
| (CHANY:2723714 L4 length:1 (44,68,0)-> (44,68,0))                                                                  0.119     2.060
| (CHANX:2519695 L1 length:1 (44,68,0)-> (44,68,0))                                                                  0.061     2.121
| (IPIN:1883633 side: (TOP,) (44,68,0)0))                                                                            0.101     2.222
| (intra 'io' routing)                                                                                               0.733     2.955
out:doutA[21].outpad[0] (.output at (44,68))                                                                         0.000     2.955
data arrival time                                                                                                              2.955

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -2.955
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -2.955


#Path 59
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[8] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[24].outpad[0] (.output at (41,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing:global net)                                                                                   0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[8] (RS_TDP36K at (42,65)) [clock-to-output]                                               0.000     0.945
| (intra 'bram' routing)                                                                                             0.000     0.945
| (OPIN:1703441 side: (TOP,) (42,66,0)0))                                                                            0.000     0.945
| (CHANX:2506053 L1 length:1 (42,66,0)-> (42,66,0))                                                                  0.061     1.006
| (CHANY:2710049 L4 length:4 (41,66,0)-> (41,63,0))                                                                  0.119     1.125
| (CHANX:2499065 L4 length:4 (41,65,0)-> (38,65,0))                                                                  0.119     1.244
| (IPIN:1702847 side: (TOP,) (41,65,0)0))                                                                            0.101     1.344
| (intra 'clb' routing)                                                                                              0.085     1.430
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[24].in[0] (.names at (41,65))                        0.000     1.430
| (primitive '.names' combinational delay)                                                                           0.099     1.529
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[24].out[0] (.names at (41,65))                       0.000     1.529
| (intra 'clb' routing)                                                                                              0.085     1.614
doutA[24].in[2] (.names at (41,65))                                                                                  0.000     1.614
| (primitive '.names' combinational delay)                                                                           0.148     1.762
doutA[24].out[0] (.names at (41,65))                                                                                 0.000     1.762
| (intra 'clb' routing)                                                                                              0.000     1.762
| (OPIN:1702829 side: (TOP,) (41,65,0)0))                                                                            0.000     1.762
| (CHANX:2499270 L4 length:4 (41,65,0)-> (44,65,0))                                                                  0.119     1.881
| (CHANY:2710250 L4 length:3 (41,66,0)-> (41,68,0))                                                                  0.119     2.000
| (CHANX:2519347 L4 length:4 (41,68,0)-> (38,68,0))                                                                  0.119     2.118
| (IPIN:1874952 side: (TOP,) (41,68,0)0))                                                                            0.101     2.219
| (intra 'io' routing)                                                                                               0.733     2.952
out:doutA[24].outpad[0] (.output at (41,68))                                                                         0.000     2.952
data arrival time                                                                                                              2.952

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -2.952
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -2.952


#Path 60
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[9] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[25].outpad[0] (.output at (44,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing:global net)                                                                                   0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[9] (RS_TDP36K at (42,65)) [clock-to-output]                                               0.000     0.945
| (intra 'bram' routing)                                                                                             0.000     0.945
| (OPIN:1703442 side: (TOP,) (42,66,0)0))                                                                            0.000     0.945
| (CHANX:2506070 L4 length:4 (42,66,0)-> (45,66,0))                                                                  0.119     1.064
| (CHANY:2723551 L1 length:1 (44,66,0)-> (44,66,0))                                                                  0.061     1.125
| (IPIN:1729099 side: (RIGHT,) (44,66,0)0))                                                                          0.101     1.226
| (intra 'clb' routing)                                                                                              0.085     1.311
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[25].in[0] (.names at (44,66))                        0.000     1.311
| (primitive '.names' combinational delay)                                                                           0.148     1.459
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[25].out[0] (.names at (44,66))                       0.000     1.459
| (intra 'clb' routing)                                                                                              0.085     1.544
doutA[25].in[2] (.names at (44,66))                                                                                  0.000     1.544
| (primitive '.names' combinational delay)                                                                           0.197     1.741
doutA[25].out[0] (.names at (44,66))                                                                                 0.000     1.741
| (intra 'clb' routing)                                                                                              0.000     1.741
| (OPIN:1729046 side: (TOP,) (44,66,0)0))                                                                            0.000     1.741
| (CHANX:2506019 L4 length:4 (44,66,0)-> (41,66,0))                                                                  0.119     1.859
| (CHANY:2714752 L4 length:2 (42,67,0)-> (42,68,0))                                                                  0.119     1.978
| (CHANX:2519646 L4 length:4 (43,68,0)-> (46,68,0))                                                                  0.119     2.097
| (IPIN:1883593 side: (TOP,) (44,68,0)0))                                                                            0.101     2.198
| (intra 'io' routing)                                                                                               0.733     2.931
out:doutA[25].outpad[0] (.output at (44,68))                                                                         0.000     2.931
data arrival time                                                                                                              2.931

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -2.931
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -2.931


#Path 61
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[15] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[31].outpad[0] (.output at (44,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing:global net)                                                                                   0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[15] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     0.945
| (intra 'bram' routing)                                                                                             0.000     0.945
| (OPIN:1703448 side: (RIGHT,) (42,66,0)0))                                                                          0.000     0.945
| (CHANY:2714651 L1 length:1 (42,66,0)-> (42,66,0))                                                                  0.061     1.006
| (CHANX:2499356 L1 length:1 (43,65,0)-> (43,65,0))                                                                  0.061     1.067
| (IPIN:1703899 side: (TOP,) (43,65,0)0))                                                                            0.101     1.168
| (intra 'clb' routing)                                                                                              0.085     1.253
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[31].in[0] (.names at (43,65))                       -0.000     1.253
| (primitive '.names' combinational delay)                                                                           0.136     1.388
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[31].out[0] (.names at (43,65))                       0.000     1.388
| (intra 'clb' routing)                                                                                              0.085     1.473
doutA[31].in[2] (.names at (43,65))                                                                                  0.000     1.473
| (primitive '.names' combinational delay)                                                                           0.197     1.670
doutA[31].out[0] (.names at (43,65))                                                                                 0.000     1.670
| (intra 'clb' routing)                                                                                              0.000     1.670
| (OPIN:1703859 side: (TOP,) (43,65,0)0))                                                                            0.000     1.670
| (CHANX:2499394 L4 length:4 (43,65,0)-> (46,65,0))                                                                  0.119     1.789
| (CHANY:2719134 L4 length:3 (43,66,0)-> (43,68,0))                                                                  0.119     1.908
| (CHANY:2719252 L4 length:1 (43,68,0)-> (43,68,0))                                                                  0.119     2.027
| (CHANX:2519696 L1 length:1 (44,68,0)-> (44,68,0))                                                                  0.061     2.088
| (IPIN:1883634 side: (TOP,) (44,68,0)0))                                                                            0.101     2.189
| (intra 'io' routing)                                                                                               0.733     2.921
out:doutA[31].outpad[0] (.output at (44,68))                                                                         0.000     2.921
data arrival time                                                                                                              2.921

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -2.921
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -2.921


#Path 62
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[2] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[18].outpad[0] (.output at (43,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing:global net)                                                                                   0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[2] (RS_TDP36K at (42,65)) [clock-to-output]                                               0.000     0.945
| (intra 'bram' routing)                                                                                             0.000     0.945
| (OPIN:1703435 side: (TOP,) (42,66,0)0))                                                                            0.000     0.945
| (CHANX:2506088 L4 length:4 (42,66,0)-> (45,66,0))                                                                  0.119     1.064
| (CHANY:2714513 L4 length:4 (42,66,0)-> (42,63,0))                                                                  0.119     1.183
| (CHANX:2492618 L1 length:1 (43,64,0)-> (43,64,0))                                                                  0.061     1.244
| (IPIN:1681370 side: (TOP,) (43,64,0)0))                                                                            0.101     1.344
| (intra 'clb' routing)                                                                                              0.085     1.430
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[18].in[0] (.names at (43,64))                        0.000     1.430
| (primitive '.names' combinational delay)                                                                           0.099     1.529
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[18].out[0] (.names at (43,64))                       0.000     1.529
| (intra 'clb' routing)                                                                                              0.085     1.614
doutA[18].in[2] (.names at (43,64))                                                                                  0.000     1.614
| (primitive '.names' combinational delay)                                                                           0.148     1.762
doutA[18].out[0] (.names at (43,64))                                                                                 0.000     1.762
| (intra 'clb' routing)                                                                                              0.000     1.762
| (OPIN:1681341 side: (TOP,) (43,64,0)0))                                                                            0.000     1.762
| (CHANX:2492614 L1 length:1 (43,64,0)-> (43,64,0))                                                                  0.061     1.823
| (CHANY:2719074 L4 length:4 (43,65,0)-> (43,68,0))                                                                  0.119     1.942
| (CHANX:2519445 L4 length:4 (43,68,0)-> (40,68,0))                                                                  0.119     2.060
| (IPIN:1880708 side: (TOP,) (43,68,0)0))                                                                            0.101     2.161
| (intra 'io' routing)                                                                                               0.733     2.894
out:doutA[18].outpad[0] (.output at (43,68))                                                                        -0.000     2.894
data arrival time                                                                                                              2.894

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -2.894
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -2.894


#Path 63
Startpoint: DATA_OUT_B2[10]_1.RDATA_B1[1] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[1].outpad[0] (.output at (45,68) clocked by clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                              0.894     0.894
| (inter-block routing:global net)                                                                                  0.000     0.894
| (intra 'bram' routing)                                                                                            0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                                                                  0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                   0.345     1.240
DATA_OUT_B2[10]_1.RDATA_B1[1] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.240
| (intra 'bram' routing)                                                                                            0.000     1.240
| (OPIN:1703458 side: (TOP,) (42,67,0)0))                                                                           0.000     1.240
| (CHANX:2512822 L4 length:4 (42,67,0)-> (45,67,0))                                                                 0.119     1.359
| (IPIN:1747970 side: (TOP,) (45,67,0)0))                                                                           0.101     1.459
| (intra 'clb' routing)                                                                                             0.085     1.545
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[1].in[0] (.names at (45,67))                        0.000     1.545
| (primitive '.names' combinational delay)                                                                          0.099     1.644
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[1].out[0] (.names at (45,67))                       0.000     1.644
| (intra 'clb' routing)                                                                                             0.085     1.729
doutB[1].in[2] (.names at (45,67))                                                                                  0.000     1.729
| (primitive '.names' combinational delay)                                                                          0.135     1.864
doutB[1].out[0] (.names at (45,67))                                                                                 0.000     1.864
| (intra 'clb' routing)                                                                                             0.000     1.864
| (OPIN:1747949 side: (RIGHT,) (45,67,0)0))                                                                         0.000     1.864
| (CHANY:2728086 L4 length:2 (45,67,0)-> (45,68,0))                                                                 0.119     1.983
| (CHANY:2728122 L1 length:1 (45,68,0)-> (45,68,0))                                                                 0.061     2.044
| (IPIN:1886535 side: (RIGHT,) (45,68,0)0))                                                                         0.101     2.145
| (intra 'io' routing)                                                                                              0.733     2.878
out:doutB[1].outpad[0] (.output at (45,68))                                                                         0.000     2.878
data arrival time                                                                                                             2.878

clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
output external delay                                                                                               0.000     0.000
data required time                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.000
data arrival time                                                                                                            -2.878
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -2.878


#Path 64
Startpoint: $auto$memory_dff.cc:775:handle_rd_port_addr$58.Q[0] (dffre at (43,65) clocked by clk)
Endpoint  : out:doutA[27].outpad[0] (.output at (44,68) clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
clk.inpad[0] (.input at (1,2))                                                               0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing:global net)                                                           0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
$auto$memory_dff.cc:775:handle_rd_port_addr$58.C[0] (dffre at (43,65))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                0.154     1.048
$auto$memory_dff.cc:775:handle_rd_port_addr$58.Q[0] (dffre at (43,65)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                      0.000     1.048
| (OPIN:1703870 side: (RIGHT,) (43,65,0)0))                                                  0.000     1.048
| (CHANY:2719088 L4 length:4 (43,65,0)-> (43,68,0))                                          0.119     1.167
| (CHANX:2506186 L1 length:1 (44,66,0)-> (44,66,0))                                          0.061     1.228
| (IPIN:1729077 side: (TOP,) (44,66,0)0))                                                    0.101     1.329
| (intra 'clb' routing)                                                                      0.085     1.414
doutA[27].in[0] (.names at (44,66))                                                         -0.000     1.414
| (primitive '.names' combinational delay)                                                   0.218     1.632
doutA[27].out[0] (.names at (44,66))                                                         0.000     1.632
| (intra 'clb' routing)                                                                      0.000     1.632
| (OPIN:1729048 side: (TOP,) (44,66,0)0))                                                    0.000     1.632
| (CHANX:2506198 L4 length:4 (44,66,0)-> (47,66,0))                                          0.119     1.751
| (CHANY:2736978 L1 length:1 (47,67,0)-> (47,67,0))                                          0.061     1.812
| (CHANX:2512949 L4 length:4 (47,67,0)-> (44,67,0))                                          0.119     1.931
| (CHANY:2723672 L1 length:1 (44,68,0)-> (44,68,0))                                          0.061     1.992
| (IPIN:1883638 side: (RIGHT,) (44,68,0)0))                                                  0.101     2.093
| (intra 'io' routing)                                                                       0.733     2.825
out:doutA[27].outpad[0] (.output at (44,68))                                                 0.000     2.825
data arrival time                                                                                      2.825

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
clock uncertainty                                                                            0.000     0.000
output external delay                                                                        0.000     0.000
data required time                                                                                     0.000
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.000
data arrival time                                                                                     -2.825
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -2.825


#Path 65
Startpoint: addrA[0].inpad[0] (.input at (43,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WEN_A2[0] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
input external delay                                                                              0.000     0.000
addrA[0].inpad[0] (.input at (43,68))                                                             0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (OPIN:1880601 side: (TOP,) (43,68,0)0))                                                         0.000     0.894
| (CHANX:2519471 L4 length:4 (43,68,0)-> (40,68,0))                                               0.119     1.013
| (CHANY:2705793 L4 length:3 (40,68,0)-> (40,66,0))                                               0.119     1.132
| (CHANX:2506012 L4 length:4 (41,66,0)-> (44,66,0))                                               0.119     1.251
| (CHANY:2719121 L1 length:1 (43,66,0)-> (43,66,0))                                               0.061     1.312
| (IPIN:1728957 side: (RIGHT,) (43,66,0)0))                                                       0.101     1.413
| (intra 'clb' routing)                                                                           0.085     1.498
$abc$2836$new_new_n222__.in[3] (.names at (43,66))                                                0.000     1.498
| (primitive '.names' combinational delay)                                                        0.218     1.716
$abc$2836$new_new_n222__.out[0] (.names at (43,66))                                               0.000     1.716
| (intra 'clb' routing)                                                                           0.000     1.716
| (OPIN:1728895 side: (TOP,) (43,66,0)0))                                                         0.000     1.716
| (CHANX:2505971 L4 length:4 (43,66,0)-> (40,66,0))                                               0.119     1.835
| (CHANY:2701424 L4 length:2 (39,67,0)-> (39,68,0))                                               0.119     1.954
| (CHANX:2512680 L1 length:1 (40,67,0)-> (40,67,0))                                               0.061     2.015
| (IPIN:1747369 side: (TOP,) (40,67,0)0))                                                         0.101     2.115
| (intra 'clb' routing)                                                                           0.085     2.201
$abc$1666$abc$514$auto$rtlil.cc:2388:ReduceOr$76.in[2] (.names at (40,67))                        0.000     2.201
| (primitive '.names' combinational delay)                                                        0.054     2.254
$abc$1666$abc$514$auto$rtlil.cc:2388:ReduceOr$76.out[0] (.names at (40,67))                       0.000     2.254
| (intra 'clb' routing)                                                                           0.000     2.254
| (OPIN:1747346 side: (RIGHT,) (40,67,0)0))                                                       0.000     2.254
| (CHANY:2705848 L4 length:2 (40,67,0)-> (40,68,0))                                               0.119     2.373
| (CHANY:2705888 L1 length:1 (40,68,0)-> (40,68,0))                                               0.061     2.434
| (CHANX:2519524 L4 length:4 (41,68,0)-> (44,68,0))                                               0.119     2.553
| (CHANY:2710169 L4 length:4 (41,68,0)-> (41,65,0))                                               0.119     2.672
| (CHANX:2499300 L1 length:1 (42,65,0)-> (42,65,0))                                               0.061     2.733
| (IPIN:1703505 side: (TOP,) (42,65,0)0))                                                         0.101     2.834
| (intra 'bram' routing)                                                                          0.000     2.834
DATA_OUT_B2[10]_1.WEN_A2[0] (RS_TDP36K at (42,65))                                                0.000     2.834
data arrival time                                                                                           2.834

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                    0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing:global net)                                                                0.000     0.894
| (intra 'bram' routing)                                                                          0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                                                0.000     0.894
clock uncertainty                                                                                 0.000     0.894
cell setup time                                                                                  -0.199     0.696
data required time                                                                                          0.696
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.696
data arrival time                                                                                          -2.834
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -2.138


#Path 66
Startpoint: addrA[0].inpad[0] (.input at (43,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WEN_A1[0] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
input external delay                                                                              0.000     0.000
addrA[0].inpad[0] (.input at (43,68))                                                             0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (OPIN:1880601 side: (TOP,) (43,68,0)0))                                                         0.000     0.894
| (CHANX:2519471 L4 length:4 (43,68,0)-> (40,68,0))                                               0.119     1.013
| (CHANY:2705793 L4 length:3 (40,68,0)-> (40,66,0))                                               0.119     1.132
| (CHANX:2506012 L4 length:4 (41,66,0)-> (44,66,0))                                               0.119     1.251
| (CHANY:2719121 L1 length:1 (43,66,0)-> (43,66,0))                                               0.061     1.312
| (IPIN:1728957 side: (RIGHT,) (43,66,0)0))                                                       0.101     1.413
| (intra 'clb' routing)                                                                           0.085     1.498
$abc$2836$new_new_n222__.in[3] (.names at (43,66))                                                0.000     1.498
| (primitive '.names' combinational delay)                                                        0.218     1.716
$abc$2836$new_new_n222__.out[0] (.names at (43,66))                                               0.000     1.716
| (intra 'clb' routing)                                                                           0.000     1.716
| (OPIN:1728895 side: (TOP,) (43,66,0)0))                                                         0.000     1.716
| (CHANX:2505971 L4 length:4 (43,66,0)-> (40,66,0))                                               0.119     1.835
| (CHANY:2701424 L4 length:2 (39,67,0)-> (39,68,0))                                               0.119     1.954
| (CHANX:2512680 L1 length:1 (40,67,0)-> (40,67,0))                                               0.061     2.015
| (IPIN:1747369 side: (TOP,) (40,67,0)0))                                                         0.101     2.115
| (intra 'clb' routing)                                                                           0.085     2.201
$abc$1666$abc$514$auto$rtlil.cc:2388:ReduceOr$76.in[2] (.names at (40,67))                        0.000     2.201
| (primitive '.names' combinational delay)                                                        0.054     2.254
$abc$1666$abc$514$auto$rtlil.cc:2388:ReduceOr$76.out[0] (.names at (40,67))                       0.000     2.254
| (intra 'clb' routing)                                                                           0.000     2.254
| (OPIN:1747346 side: (RIGHT,) (40,67,0)0))                                                       0.000     2.254
| (CHANY:2705848 L4 length:2 (40,67,0)-> (40,68,0))                                               0.119     2.373
| (CHANY:2705888 L1 length:1 (40,68,0)-> (40,68,0))                                               0.061     2.434
| (CHANX:2519524 L4 length:4 (41,68,0)-> (44,68,0))                                               0.119     2.553
| (CHANY:2710169 L4 length:4 (41,68,0)-> (41,65,0))                                               0.119     2.672
| (CHANX:2499300 L1 length:1 (42,65,0)-> (42,65,0))                                               0.061     2.733
| (IPIN:1703505 side: (TOP,) (42,65,0)0))                                                         0.101     2.834
| (intra 'bram' routing)                                                                          0.000     2.834
DATA_OUT_B2[10]_1.WEN_A1[0] (RS_TDP36K at (42,65))                                                0.000     2.834
data arrival time                                                                                           2.834

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                    0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing:global net)                                                                0.000     0.894
| (intra 'bram' routing)                                                                          0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (42,65))                                                0.000     0.894
clock uncertainty                                                                                 0.000     0.894
cell setup time                                                                                  -0.159     0.736
data required time                                                                                          0.736
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.736
data arrival time                                                                                          -2.834
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -2.098


#Path 67
Startpoint: addrA[0].inpad[0] (.input at (43,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.BE_A2[0] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
input external delay                                                                              0.000     0.000
addrA[0].inpad[0] (.input at (43,68))                                                             0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (OPIN:1880601 side: (TOP,) (43,68,0)0))                                                         0.000     0.894
| (CHANX:2519471 L4 length:4 (43,68,0)-> (40,68,0))                                               0.119     1.013
| (CHANY:2705793 L4 length:3 (40,68,0)-> (40,66,0))                                               0.119     1.132
| (CHANX:2506012 L4 length:4 (41,66,0)-> (44,66,0))                                               0.119     1.251
| (CHANY:2719121 L1 length:1 (43,66,0)-> (43,66,0))                                               0.061     1.312
| (IPIN:1728957 side: (RIGHT,) (43,66,0)0))                                                       0.101     1.413
| (intra 'clb' routing)                                                                           0.085     1.498
$abc$2836$new_new_n222__.in[3] (.names at (43,66))                                                0.000     1.498
| (primitive '.names' combinational delay)                                                        0.218     1.716
$abc$2836$new_new_n222__.out[0] (.names at (43,66))                                               0.000     1.716
| (intra 'clb' routing)                                                                           0.000     1.716
| (OPIN:1728895 side: (TOP,) (43,66,0)0))                                                         0.000     1.716
| (CHANX:2505971 L4 length:4 (43,66,0)-> (40,66,0))                                               0.119     1.835
| (CHANY:2701424 L4 length:2 (39,67,0)-> (39,68,0))                                               0.119     1.954
| (CHANX:2512680 L1 length:1 (40,67,0)-> (40,67,0))                                               0.061     2.015
| (IPIN:1747369 side: (TOP,) (40,67,0)0))                                                         0.101     2.115
| (intra 'clb' routing)                                                                           0.085     2.201
$abc$1666$abc$514$auto$rtlil.cc:2388:ReduceOr$76.in[2] (.names at (40,67))                        0.000     2.201
| (primitive '.names' combinational delay)                                                        0.054     2.254
$abc$1666$abc$514$auto$rtlil.cc:2388:ReduceOr$76.out[0] (.names at (40,67))                       0.000     2.254
| (intra 'clb' routing)                                                                           0.000     2.254
| (OPIN:1747346 side: (RIGHT,) (40,67,0)0))                                                       0.000     2.254
| (CHANY:2705848 L4 length:2 (40,67,0)-> (40,68,0))                                               0.119     2.373
| (CHANY:2705888 L1 length:1 (40,68,0)-> (40,68,0))                                               0.061     2.434
| (CHANX:2519524 L4 length:4 (41,68,0)-> (44,68,0))                                               0.119     2.553
| (CHANY:2710169 L4 length:4 (41,68,0)-> (41,65,0))                                               0.119     2.672
| (CHANX:2499300 L1 length:1 (42,65,0)-> (42,65,0))                                               0.061     2.733
| (IPIN:1703505 side: (TOP,) (42,65,0)0))                                                         0.101     2.834
| (intra 'bram' routing)                                                                          0.000     2.834
DATA_OUT_B2[10]_1.BE_A2[0] (RS_TDP36K at (42,65))                                                 0.000     2.834
data arrival time                                                                                           2.834

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                    0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing:global net)                                                                0.000     0.894
| (intra 'bram' routing)                                                                          0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                                                0.000     0.894
clock uncertainty                                                                                 0.000     0.894
cell setup time                                                                                  -0.119     0.775
data required time                                                                                          0.775
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.775
data arrival time                                                                                          -2.834
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -2.058


#Path 68
Startpoint: addrA[0].inpad[0] (.input at (43,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.BE_A2[1] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
input external delay                                                                              0.000     0.000
addrA[0].inpad[0] (.input at (43,68))                                                             0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (OPIN:1880601 side: (TOP,) (43,68,0)0))                                                         0.000     0.894
| (CHANX:2519471 L4 length:4 (43,68,0)-> (40,68,0))                                               0.119     1.013
| (CHANY:2705793 L4 length:3 (40,68,0)-> (40,66,0))                                               0.119     1.132
| (CHANX:2506012 L4 length:4 (41,66,0)-> (44,66,0))                                               0.119     1.251
| (CHANY:2719121 L1 length:1 (43,66,0)-> (43,66,0))                                               0.061     1.312
| (IPIN:1728957 side: (RIGHT,) (43,66,0)0))                                                       0.101     1.413
| (intra 'clb' routing)                                                                           0.085     1.498
$abc$2836$new_new_n222__.in[3] (.names at (43,66))                                                0.000     1.498
| (primitive '.names' combinational delay)                                                        0.218     1.716
$abc$2836$new_new_n222__.out[0] (.names at (43,66))                                               0.000     1.716
| (intra 'clb' routing)                                                                           0.000     1.716
| (OPIN:1728895 side: (TOP,) (43,66,0)0))                                                         0.000     1.716
| (CHANX:2505971 L4 length:4 (43,66,0)-> (40,66,0))                                               0.119     1.835
| (CHANY:2701424 L4 length:2 (39,67,0)-> (39,68,0))                                               0.119     1.954
| (CHANX:2512680 L1 length:1 (40,67,0)-> (40,67,0))                                               0.061     2.015
| (IPIN:1747369 side: (TOP,) (40,67,0)0))                                                         0.101     2.115
| (intra 'clb' routing)                                                                           0.085     2.201
$abc$1666$abc$514$auto$rtlil.cc:2388:ReduceOr$76.in[2] (.names at (40,67))                        0.000     2.201
| (primitive '.names' combinational delay)                                                        0.054     2.254
$abc$1666$abc$514$auto$rtlil.cc:2388:ReduceOr$76.out[0] (.names at (40,67))                       0.000     2.254
| (intra 'clb' routing)                                                                           0.000     2.254
| (OPIN:1747346 side: (RIGHT,) (40,67,0)0))                                                       0.000     2.254
| (CHANY:2705848 L4 length:2 (40,67,0)-> (40,68,0))                                               0.119     2.373
| (CHANY:2705888 L1 length:1 (40,68,0)-> (40,68,0))                                               0.061     2.434
| (CHANX:2519524 L4 length:4 (41,68,0)-> (44,68,0))                                               0.119     2.553
| (CHANY:2710169 L4 length:4 (41,68,0)-> (41,65,0))                                               0.119     2.672
| (CHANX:2499300 L1 length:1 (42,65,0)-> (42,65,0))                                               0.061     2.733
| (IPIN:1703505 side: (TOP,) (42,65,0)0))                                                         0.101     2.834
| (intra 'bram' routing)                                                                          0.000     2.834
DATA_OUT_B2[10]_1.BE_A2[1] (RS_TDP36K at (42,65))                                                 0.000     2.834
data arrival time                                                                                           2.834

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                    0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing:global net)                                                                0.000     0.894
| (intra 'bram' routing)                                                                          0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                                                0.000     0.894
clock uncertainty                                                                                 0.000     0.894
cell setup time                                                                                  -0.119     0.775
data required time                                                                                          0.775
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.775
data arrival time                                                                                          -2.834
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -2.058


#Path 69
Startpoint: addrA[0].inpad[0] (.input at (43,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.BE_A1[0] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
input external delay                                                                              0.000     0.000
addrA[0].inpad[0] (.input at (43,68))                                                             0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (OPIN:1880601 side: (TOP,) (43,68,0)0))                                                         0.000     0.894
| (CHANX:2519471 L4 length:4 (43,68,0)-> (40,68,0))                                               0.119     1.013
| (CHANY:2705793 L4 length:3 (40,68,0)-> (40,66,0))                                               0.119     1.132
| (CHANX:2506012 L4 length:4 (41,66,0)-> (44,66,0))                                               0.119     1.251
| (CHANY:2719121 L1 length:1 (43,66,0)-> (43,66,0))                                               0.061     1.312
| (IPIN:1728957 side: (RIGHT,) (43,66,0)0))                                                       0.101     1.413
| (intra 'clb' routing)                                                                           0.085     1.498
$abc$2836$new_new_n222__.in[3] (.names at (43,66))                                                0.000     1.498
| (primitive '.names' combinational delay)                                                        0.218     1.716
$abc$2836$new_new_n222__.out[0] (.names at (43,66))                                               0.000     1.716
| (intra 'clb' routing)                                                                           0.000     1.716
| (OPIN:1728895 side: (TOP,) (43,66,0)0))                                                         0.000     1.716
| (CHANX:2505971 L4 length:4 (43,66,0)-> (40,66,0))                                               0.119     1.835
| (CHANY:2701424 L4 length:2 (39,67,0)-> (39,68,0))                                               0.119     1.954
| (CHANX:2512680 L1 length:1 (40,67,0)-> (40,67,0))                                               0.061     2.015
| (IPIN:1747369 side: (TOP,) (40,67,0)0))                                                         0.101     2.115
| (intra 'clb' routing)                                                                           0.085     2.201
$abc$1666$abc$514$auto$rtlil.cc:2388:ReduceOr$76.in[2] (.names at (40,67))                        0.000     2.201
| (primitive '.names' combinational delay)                                                        0.054     2.254
$abc$1666$abc$514$auto$rtlil.cc:2388:ReduceOr$76.out[0] (.names at (40,67))                       0.000     2.254
| (intra 'clb' routing)                                                                           0.000     2.254
| (OPIN:1747346 side: (RIGHT,) (40,67,0)0))                                                       0.000     2.254
| (CHANY:2705848 L4 length:2 (40,67,0)-> (40,68,0))                                               0.119     2.373
| (CHANY:2705888 L1 length:1 (40,68,0)-> (40,68,0))                                               0.061     2.434
| (CHANX:2519524 L4 length:4 (41,68,0)-> (44,68,0))                                               0.119     2.553
| (CHANY:2710169 L4 length:4 (41,68,0)-> (41,65,0))                                               0.119     2.672
| (CHANX:2499300 L1 length:1 (42,65,0)-> (42,65,0))                                               0.061     2.733
| (IPIN:1703505 side: (TOP,) (42,65,0)0))                                                         0.101     2.834
| (intra 'bram' routing)                                                                          0.000     2.834
DATA_OUT_B2[10]_1.BE_A1[0] (RS_TDP36K at (42,65))                                                 0.000     2.834
data arrival time                                                                                           2.834

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                    0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing:global net)                                                                0.000     0.894
| (intra 'bram' routing)                                                                          0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (42,65))                                                0.000     0.894
clock uncertainty                                                                                 0.000     0.894
cell setup time                                                                                  -0.112     0.783
data required time                                                                                          0.783
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.783
data arrival time                                                                                          -2.834
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -2.051


#Path 70
Startpoint: addrA[0].inpad[0] (.input at (43,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.BE_A1[1] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
input external delay                                                                              0.000     0.000
addrA[0].inpad[0] (.input at (43,68))                                                             0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (OPIN:1880601 side: (TOP,) (43,68,0)0))                                                         0.000     0.894
| (CHANX:2519471 L4 length:4 (43,68,0)-> (40,68,0))                                               0.119     1.013
| (CHANY:2705793 L4 length:3 (40,68,0)-> (40,66,0))                                               0.119     1.132
| (CHANX:2506012 L4 length:4 (41,66,0)-> (44,66,0))                                               0.119     1.251
| (CHANY:2719121 L1 length:1 (43,66,0)-> (43,66,0))                                               0.061     1.312
| (IPIN:1728957 side: (RIGHT,) (43,66,0)0))                                                       0.101     1.413
| (intra 'clb' routing)                                                                           0.085     1.498
$abc$2836$new_new_n222__.in[3] (.names at (43,66))                                                0.000     1.498
| (primitive '.names' combinational delay)                                                        0.218     1.716
$abc$2836$new_new_n222__.out[0] (.names at (43,66))                                               0.000     1.716
| (intra 'clb' routing)                                                                           0.000     1.716
| (OPIN:1728895 side: (TOP,) (43,66,0)0))                                                         0.000     1.716
| (CHANX:2505971 L4 length:4 (43,66,0)-> (40,66,0))                                               0.119     1.835
| (CHANY:2701424 L4 length:2 (39,67,0)-> (39,68,0))                                               0.119     1.954
| (CHANX:2512680 L1 length:1 (40,67,0)-> (40,67,0))                                               0.061     2.015
| (IPIN:1747369 side: (TOP,) (40,67,0)0))                                                         0.101     2.115
| (intra 'clb' routing)                                                                           0.085     2.201
$abc$1666$abc$514$auto$rtlil.cc:2388:ReduceOr$76.in[2] (.names at (40,67))                        0.000     2.201
| (primitive '.names' combinational delay)                                                        0.054     2.254
$abc$1666$abc$514$auto$rtlil.cc:2388:ReduceOr$76.out[0] (.names at (40,67))                       0.000     2.254
| (intra 'clb' routing)                                                                           0.000     2.254
| (OPIN:1747346 side: (RIGHT,) (40,67,0)0))                                                       0.000     2.254
| (CHANY:2705848 L4 length:2 (40,67,0)-> (40,68,0))                                               0.119     2.373
| (CHANY:2705888 L1 length:1 (40,68,0)-> (40,68,0))                                               0.061     2.434
| (CHANX:2519524 L4 length:4 (41,68,0)-> (44,68,0))                                               0.119     2.553
| (CHANY:2710169 L4 length:4 (41,68,0)-> (41,65,0))                                               0.119     2.672
| (CHANX:2499300 L1 length:1 (42,65,0)-> (42,65,0))                                               0.061     2.733
| (IPIN:1703505 side: (TOP,) (42,65,0)0))                                                         0.101     2.834
| (intra 'bram' routing)                                                                          0.000     2.834
DATA_OUT_B2[10]_1.BE_A1[1] (RS_TDP36K at (42,65))                                                 0.000     2.834
data arrival time                                                                                           2.834

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                    0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing:global net)                                                                0.000     0.894
| (intra 'bram' routing)                                                                          0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (42,65))                                                0.000     0.894
clock uncertainty                                                                                 0.000     0.894
cell setup time                                                                                  -0.112     0.783
data required time                                                                                          0.783
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.783
data arrival time                                                                                          -2.834
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -2.051


#Path 71
Startpoint: dinB[29].inpad[0] (.input at (43,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[13] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
dinB[29].inpad[0] (.input at (43,68))                                       0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (OPIN:1880610 side: (TOP,) (43,68,0)0))                                   0.000     0.894
| (CHANX:2519632 L1 length:1 (43,68,0)-> (43,68,0))                         0.061     0.955
| (CHANY:2719247 L1 length:1 (43,68,0)-> (43,68,0))                         0.061     1.016
| (CHANX:2512944 L1 length:1 (44,67,0)-> (44,67,0))                         0.061     1.077
| (CHANY:2723631 L1 length:1 (44,67,0)-> (44,67,0))                         0.061     1.138
| (CHANX:2506256 L1 length:1 (45,66,0)-> (45,66,0))                         0.061     1.199
| (CHANY:2728015 L1 length:1 (45,66,0)-> (45,66,0))                         0.061     1.260
| (CHANX:2499323 L4 length:4 (45,65,0)-> (42,65,0))                         0.119     1.379
| (CHANY:2719112 L1 length:1 (43,66,0)-> (43,66,0))                         0.061     1.440
| (IPIN:1728953 side: (RIGHT,) (43,66,0)0))                                 0.101     1.541
| (intra 'clb' routing)                                                     0.085     1.626
WDATA_B2[13]_1.in[0] (.names at (43,66))                                    0.000     1.626
| (primitive '.names' combinational delay)                                  0.197     1.823
WDATA_B2[13]_1.out[0] (.names at (43,66))                                   0.000     1.823
| (intra 'clb' routing)                                                     0.000     1.823
| (OPIN:1728901 side: (RIGHT,) (43,66,0)0))                                 0.000     1.823
| (CHANY:2719126 L4 length:3 (43,66,0)-> (43,68,0))                         0.119     1.942
| (CHANX:2506107 L1 length:1 (43,66,0)-> (43,66,0))                         0.061     2.003
| (CHANY:2714507 L4 length:4 (42,66,0)-> (42,63,0))                         0.119     2.121
| (IPIN:1703646 side: (RIGHT,) (42,66,0)0))                                 0.101     2.222
| (intra 'bram' routing)                                                    0.000     2.222
DATA_OUT_B2[10]_1.WDATA_B2[13] (RS_TDP36K at (42,65))                       0.000     2.222
data arrival time                                                                     2.222

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (1,2))                                              0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing:global net)                                          0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (42,65))                          0.000     0.894
clock uncertainty                                                           0.000     0.894
cell setup time                                                            -0.168     0.727
data required time                                                                    0.727
-------------------------------------------------------------------------------------------
data required time                                                                    0.727
data arrival time                                                                    -2.222
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.496


#Path 72
Startpoint: dinA[10].inpad[0] (.input at (44,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_A1[10] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
dinA[10].inpad[0] (.input at (44,68))                                       0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (OPIN:1883471 side: (TOP,) (44,68,0)0))                                   0.000     0.894
| (CHANX:2519690 L1 length:1 (44,68,0)-> (44,68,0))                         0.061     0.955
| (CHANY:2723689 L1 length:1 (44,68,0)-> (44,68,0))                         0.061     1.016
| (CHANX:2512769 L4 length:4 (44,67,0)-> (41,67,0))                         0.119     1.135
| (CHANY:2719001 L4 length:4 (43,67,0)-> (43,64,0))                         0.119     1.254
| (CHANX:2499426 L1 length:1 (44,65,0)-> (44,65,0))                         0.061     1.315
| (IPIN:1704037 side: (TOP,) (44,65,0)0))                                   0.101     1.416
| (intra 'clb' routing)                                                     0.085     1.501
WDATA_A1[10]_1.in[0] (.names at (44,65))                                    0.000     1.501
| (primitive '.names' combinational delay)                                  0.148     1.649
WDATA_A1[10]_1.out[0] (.names at (44,65))                                   0.000     1.649
| (intra 'clb' routing)                                                     0.000     1.649
| (OPIN:1704015 side: (RIGHT,) (44,65,0)0))                                 0.000     1.649
| (CHANY:2723524 L4 length:4 (44,65,0)-> (44,68,0))                         0.119     1.768
| (CHANX:2506023 L4 length:4 (44,66,0)-> (41,66,0))                         0.119     1.886
| (CHANY:2710063 L4 length:4 (41,66,0)-> (41,63,0))                         0.119     2.005
| (CHANX:2485798 L1 length:1 (42,63,0)-> (42,63,0))                         0.061     2.066
| (CHANY:2714562 L4 length:4 (42,64,0)-> (42,67,0))                         0.119     2.185
| (IPIN:1703789 side: (RIGHT,) (42,67,0)0))                                 0.101     2.286
| (intra 'bram' routing)                                                    0.000     2.286
DATA_OUT_B2[10]_1.WDATA_A1[10] (RS_TDP36K at (42,65))                       0.000     2.286
data arrival time                                                                     2.286

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (1,2))                                              0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing:global net)                                          0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (42,65))                          0.000     0.894
clock uncertainty                                                           0.000     0.894
cell setup time                                                            -0.099     0.796
data required time                                                                    0.796
-------------------------------------------------------------------------------------------
data required time                                                                    0.796
data arrival time                                                                    -2.286
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.490


#Path 73
Startpoint: dinA[5].inpad[0] (.input at (45,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_A1[5] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
dinA[5].inpad[0] (.input at (45,68))                                       0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (OPIN:1886330 side: (TOP,) (45,68,0)0))                                  0.000     0.894
| (CHANX:2519745 L1 length:1 (45,68,0)-> (45,68,0))                        0.061     0.955
| (CHANY:2723537 L4 length:4 (44,68,0)-> (44,65,0))                        0.119     1.074
| (CHANX:2492665 L1 length:1 (44,64,0)-> (44,64,0))                        0.061     1.135
| (CHANY:2719030 L1 length:1 (43,65,0)-> (43,65,0))                        0.061     1.196
| (CHANX:2499470 L4 length:4 (44,65,0)-> (47,65,0))                        0.119     1.315
| (CHANY:2727941 L1 length:1 (45,65,0)-> (45,65,0))                        0.061     1.376
| (IPIN:1704217 side: (RIGHT,) (45,65,0)0))                                0.101     1.477
| (intra 'clb' routing)                                                    0.085     1.562
WDATA_A1[5]_1.in[0] (.names at (45,65))                                   -0.000     1.562
| (primitive '.names' combinational delay)                                 0.197     1.759
WDATA_A1[5]_1.out[0] (.names at (45,65))                                   0.000     1.759
| (intra 'clb' routing)                                                    0.000     1.759
| (OPIN:1704172 side: (RIGHT,) (45,65,0)0))                                0.000     1.759
| (CHANY:2727968 L4 length:4 (45,65,0)-> (45,68,0))                        0.119     1.878
| (CHANX:2506075 L4 length:4 (45,66,0)-> (42,66,0))                        0.119     1.997
| (CHANX:2506121 L1 length:1 (43,66,0)-> (43,66,0))                        0.061     2.057
| (CHANY:2714493 L4 length:4 (42,66,0)-> (42,63,0))                        0.119     2.176
| (IPIN:1703626 side: (RIGHT,) (42,66,0)0))                                0.101     2.277
| (intra 'bram' routing)                                                   0.000     2.277
DATA_OUT_B2[10]_1.WDATA_A1[5] (RS_TDP36K at (42,65))                       0.000     2.277
data arrival time                                                                    2.277

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (42,65))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.099     0.796
data required time                                                                   0.796
------------------------------------------------------------------------------------------
data required time                                                                   0.796
data arrival time                                                                   -2.277
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.481


#Path 74
Startpoint: dinA[21].inpad[0] (.input at (44,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_A2[5] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
dinA[21].inpad[0] (.input at (44,68))                                      0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (OPIN:1883445 side: (TOP,) (44,68,0)0))                                  0.000     0.894
| (CHANX:2519671 L1 length:1 (44,68,0)-> (44,68,0))                        0.061     0.955
| (CHANY:2719155 L4 length:3 (43,68,0)-> (43,66,0))                        0.119     1.074
| (CHANX:2499412 L1 length:1 (44,65,0)-> (44,65,0))                        0.061     1.135
| (CHANY:2723347 L4 length:4 (44,65,0)-> (44,62,0))                        0.119     1.254
| (CHANX:2492687 L1 length:1 (44,64,0)-> (44,64,0))                        0.061     1.315
| (IPIN:1681523 side: (TOP,) (44,64,0)0))                                  0.101     1.416
| (intra 'clb' routing)                                                    0.085     1.501
WDATA_A2[5]_1.in[0] (.names at (44,64))                                    0.000     1.501
| (primitive '.names' combinational delay)                                 0.197     1.698
WDATA_A2[5]_1.out[0] (.names at (44,64))                                   0.000     1.698
| (intra 'clb' routing)                                                    0.000     1.698
| (OPIN:1681499 side: (RIGHT,) (44,64,0)0))                                0.000     1.698
| (CHANY:2723468 L4 length:4 (44,64,0)-> (44,67,0))                        0.119     1.817
| (CHANX:2512783 L4 length:4 (44,67,0)-> (41,67,0))                        0.119     1.936
| (CHANX:2512867 L1 length:1 (43,67,0)-> (43,67,0))                        0.061     1.997
| (CHANY:2714563 L4 length:4 (42,67,0)-> (42,64,0))                        0.119     2.115
| (IPIN:1703631 side: (RIGHT,) (42,66,0)0))                                0.101     2.216
| (intra 'bram' routing)                                                   0.000     2.216
DATA_OUT_B2[10]_1.WDATA_A2[5] (RS_TDP36K at (42,65))                       0.000     2.216
data arrival time                                                                    2.216

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.144     0.750
data required time                                                                   0.750
------------------------------------------------------------------------------------------
data required time                                                                   0.750
data arrival time                                                                   -2.216
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.466


#Path 75
Startpoint: dinB[11].inpad[0] (.input at (43,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[11] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
dinB[11].inpad[0] (.input at (43,68))                                       0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (OPIN:1880570 side: (TOP,) (43,68,0)0))                                   0.000     0.894
| (CHANX:2519457 L4 length:4 (43,68,0)-> (40,68,0))                         0.119     1.013
| (CHANY:2714741 L4 length:2 (42,68,0)-> (42,67,0))                         0.119     1.132
| (CHANX:2512856 L1 length:1 (43,67,0)-> (43,67,0))                         0.061     1.193
| (IPIN:1747663 side: (TOP,) (43,67,0)0))                                   0.101     1.294
| (intra 'clb' routing)                                                     0.085     1.379
WDATA_B1[11]_1.in[0] (.names at (43,67))                                    0.000     1.379
| (primitive '.names' combinational delay)                                  0.148     1.527
WDATA_B1[11]_1.out[0] (.names at (43,67))                                   0.000     1.527
| (intra 'clb' routing)                                                     0.000     1.527
| (OPIN:1747656 side: (RIGHT,) (43,67,0)0))                                 0.000     1.527
| (CHANY:2719177 L1 length:1 (43,67,0)-> (43,67,0))                         0.061     1.588
| (CHANX:2505953 L4 length:4 (43,66,0)-> (40,66,0))                         0.119     1.707
| (CHANY:2710043 L4 length:4 (41,66,0)-> (41,63,0))                         0.119     1.826
| (CHANX:2485802 L1 length:1 (42,63,0)-> (42,63,0))                         0.061     1.886
| (CHANY:2714558 L4 length:4 (42,64,0)-> (42,67,0))                         0.119     2.005
| (IPIN:1703797 side: (RIGHT,) (42,67,0)0))                                 0.101     2.106
| (intra 'bram' routing)                                                    0.000     2.106
DATA_OUT_B2[10]_1.WDATA_B1[11] (RS_TDP36K at (42,65))                       0.000     2.106
data arrival time                                                                     2.106

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (1,2))                                              0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing:global net)                                          0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                          0.000     0.894
clock uncertainty                                                           0.000     0.894
cell setup time                                                            -0.241     0.654
data required time                                                                    0.654
-------------------------------------------------------------------------------------------
data required time                                                                    0.654
data arrival time                                                                    -2.106
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.452


#Path 76
Startpoint: dinA[4].inpad[0] (.input at (43,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_A1[4] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
dinA[4].inpad[0] (.input at (43,68))                                       0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (OPIN:1880617 side: (TOP,) (43,68,0)0))                                  0.000     0.894
| (CHANX:2519455 L4 length:4 (43,68,0)-> (40,68,0))                        0.119     1.013
| (CHANY:2710165 L4 length:4 (41,68,0)-> (41,65,0))                        0.119     1.132
| (CHANY:2710137 L1 length:1 (41,65,0)-> (41,65,0))                        0.061     1.193
| (CHANX:2492538 L1 length:1 (42,64,0)-> (42,64,0))                        0.061     1.254
| (CHANY:2714521 L1 length:1 (42,64,0)-> (42,64,0))                        0.061     1.315
| (CHANX:2485850 L1 length:1 (43,63,0)-> (43,63,0))                        0.061     1.376
| (CHANY:2719022 L4 length:4 (43,64,0)-> (43,67,0))                        0.119     1.495
| (IPIN:1681391 side: (RIGHT,) (43,64,0)0))                                0.101     1.596
| (intra 'clb' routing)                                                    0.085     1.681
WDATA_A1[4]_1.in[0] (.names at (43,64))                                    0.000     1.681
| (primitive '.names' combinational delay)                                 0.197     1.878
WDATA_A1[4]_1.out[0] (.names at (43,64))                                   0.000     1.878
| (intra 'clb' routing)                                                    0.000     1.878
| (OPIN:1681350 side: (RIGHT,) (43,64,0)0))                                0.000     1.878
| (CHANY:2719008 L4 length:4 (43,64,0)-> (43,67,0))                        0.119     1.997
| (CHANX:2505949 L4 length:4 (43,66,0)-> (40,66,0))                        0.119     2.115
| (IPIN:1703600 side: (TOP,) (42,66,0)0))                                  0.101     2.216
| (intra 'bram' routing)                                                   0.000     2.216
DATA_OUT_B2[10]_1.WDATA_A1[4] (RS_TDP36K at (42,65))                       0.000     2.216
data arrival time                                                                    2.216

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (42,65))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.099     0.796
data required time                                                                   0.796
------------------------------------------------------------------------------------------
data required time                                                                   0.796
data arrival time                                                                   -2.216
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.420


#Path 77
Startpoint: dinA[22].inpad[0] (.input at (41,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_A2[6] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
dinA[22].inpad[0] (.input at (41,68))                                      0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (OPIN:1874827 side: (TOP,) (41,68,0)0))                                  0.000     0.894
| (CHANX:2519490 L1 length:1 (41,68,0)-> (41,68,0))                        0.061     0.955
| (CHANY:2710337 L1 length:1 (41,68,0)-> (41,68,0))                        0.061     1.016
| (CHANX:2512585 L4 length:4 (41,67,0)-> (38,67,0))                        0.119     1.135
| (CHANY:2705681 L4 length:4 (40,67,0)-> (40,64,0))                        0.119     1.254
| (CHANX:2499242 L1 length:1 (41,65,0)-> (41,65,0))                        0.061     1.315
| (IPIN:1702858 side: (TOP,) (41,65,0)0))                                  0.101     1.416
| (intra 'clb' routing)                                                    0.085     1.501
WDATA_A2[6]_1.in[0] (.names at (41,65))                                    0.000     1.501
| (primitive '.names' combinational delay)                                 0.148     1.649
WDATA_A2[6]_1.out[0] (.names at (41,65))                                   0.000     1.649
| (intra 'clb' routing)                                                    0.000     1.649
| (OPIN:1702832 side: (RIGHT,) (41,65,0)0))                                0.000     1.649
| (CHANY:2710133 L1 length:1 (41,65,0)-> (41,65,0))                        0.061     1.710
| (CHANX:2492469 L1 length:1 (41,64,0)-> (41,64,0))                        0.061     1.771
| (CHANY:2705746 L4 length:4 (40,65,0)-> (40,68,0))                        0.119     1.889
| (CHANY:2705774 L1 length:1 (40,66,0)-> (40,66,0))                        0.061     1.950
| (CHANX:2506006 L4 length:4 (41,66,0)-> (44,66,0))                        0.119     2.069
| (IPIN:1703604 side: (TOP,) (42,66,0)0))                                  0.101     2.170
| (intra 'bram' routing)                                                   0.000     2.170
DATA_OUT_B2[10]_1.WDATA_A2[6] (RS_TDP36K at (42,65))                       0.000     2.170
data arrival time                                                                    2.170

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.144     0.750
data required time                                                                   0.750
------------------------------------------------------------------------------------------
data required time                                                                   0.750
data arrival time                                                                   -2.170
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.420


#Path 78
Startpoint: dinA[27].inpad[0] (.input at (44,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_A2[11] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
dinA[27].inpad[0] (.input at (44,68))                                       0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (OPIN:1883466 side: (TOP,) (44,68,0)0))                                   0.000     0.894
| (CHANX:2519681 L1 length:1 (44,68,0)-> (44,68,0))                         0.061     0.955
| (CHANY:2719089 L4 length:4 (43,68,0)-> (43,65,0))                         0.119     1.074
| (CHANX:2499436 L1 length:1 (44,65,0)-> (44,65,0))                         0.061     1.135
| (CHANY:2723580 L4 length:3 (44,66,0)-> (44,68,0))                         0.119     1.254
| (CHANX:2506189 L1 length:1 (44,66,0)-> (44,66,0))                         0.061     1.315
| (IPIN:1729078 side: (TOP,) (44,66,0)0))                                   0.101     1.416
| (intra 'clb' routing)                                                     0.085     1.501
WDATA_A2[11]_1.in[0] (.names at (44,66))                                    0.000     1.501
| (primitive '.names' combinational delay)                                  0.197     1.698
WDATA_A2[11]_1.out[0] (.names at (44,66))                                   0.000     1.698
| (intra 'clb' routing)                                                     0.000     1.698
| (OPIN:1729055 side: (RIGHT,) (44,66,0)0))                                 0.000     1.698
| (CHANY:2723548 L1 length:1 (44,66,0)-> (44,66,0))                         0.061     1.759
| (CHANX:2506175 L1 length:1 (44,66,0)-> (44,66,0))                         0.061     1.820
| (CHANY:2719164 L1 length:1 (43,67,0)-> (43,67,0))                         0.061     1.881
| (CHANX:2512863 L1 length:1 (43,67,0)-> (43,67,0))                         0.061     1.942
| (CHANY:2714567 L4 length:4 (42,67,0)-> (42,64,0))                         0.119     2.061
| (IPIN:1703786 side: (RIGHT,) (42,67,0)0))                                 0.101     2.161
| (intra 'bram' routing)                                                    0.000     2.161
DATA_OUT_B2[10]_1.WDATA_A2[11] (RS_TDP36K at (42,65))                       0.000     2.161
data arrival time                                                                     2.161

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (1,2))                                              0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing:global net)                                          0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                          0.000     0.894
clock uncertainty                                                           0.000     0.894
cell setup time                                                            -0.144     0.750
data required time                                                                    0.750
-------------------------------------------------------------------------------------------
data required time                                                                    0.750
data arrival time                                                                    -2.161
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.411


#Path 79
Startpoint: dinA[18].inpad[0] (.input at (43,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_A2[2] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
dinA[18].inpad[0] (.input at (43,68))                                      0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (OPIN:1880602 side: (TOP,) (43,68,0)0))                                  0.000     0.894
| (CHANX:2519617 L1 length:1 (43,68,0)-> (43,68,0))                        0.061     0.955
| (CHANY:2714641 L4 length:4 (42,68,0)-> (42,65,0))                        0.119     1.074
| (CHANX:2492658 L4 length:4 (43,64,0)-> (46,64,0))                        0.119     1.193
| (IPIN:1681371 side: (TOP,) (43,64,0)0))                                  0.101     1.294
| (intra 'clb' routing)                                                    0.085     1.379
WDATA_A2[2]_1.in[0] (.names at (43,64))                                    0.000     1.379
| (primitive '.names' combinational delay)                                 0.197     1.576
WDATA_A2[2]_1.out[0] (.names at (43,64))                                   0.000     1.576
| (intra 'clb' routing)                                                    0.000     1.576
| (OPIN:1681348 side: (RIGHT,) (43,64,0)0))                                0.000     1.576
| (CHANY:2718973 L1 length:1 (43,64,0)-> (43,64,0))                        0.061     1.637
| (CHANX:2485709 L4 length:4 (43,63,0)-> (40,63,0))                        0.119     1.756
| (CHANY:2714524 L1 length:1 (42,64,0)-> (42,64,0))                        0.061     1.817
| (CHANX:2492543 L1 length:1 (42,64,0)-> (42,64,0))                        0.061     1.878
| (CHANY:2710140 L1 length:1 (41,65,0)-> (41,65,0))                        0.061     1.939
| (CHANX:2499336 L4 length:4 (42,65,0)-> (45,65,0))                        0.119     2.057
| (IPIN:1703489 side: (TOP,) (42,65,0)0))                                  0.101     2.158
| (intra 'bram' routing)                                                   0.000     2.158
DATA_OUT_B2[10]_1.WDATA_A2[2] (RS_TDP36K at (42,65))                       0.000     2.158
data arrival time                                                                    2.158

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.144     0.750
data required time                                                                   0.750
------------------------------------------------------------------------------------------
data required time                                                                   0.750
data arrival time                                                                   -2.158
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.408


#Path 80
Startpoint: dinB[3].inpad[0] (.input at (39,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[3] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
dinB[3].inpad[0] (.input at (39,68))                                       0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (OPIN:1869074 side: (TOP,) (39,68,0)0))                                  0.000     0.894
| (CHANX:2519217 L4 length:4 (39,68,0)-> (36,68,0))                        0.119     1.013
| (CHANY:2696961 L4 length:2 (38,68,0)-> (38,67,0))                        0.119     1.132
| (CHANX:2512636 L4 length:4 (39,67,0)-> (42,67,0))                        0.119     1.251
| (IPIN:1747208 side: (TOP,) (39,67,0)0))                                  0.101     1.352
| (intra 'clb' routing)                                                    0.085     1.437
WDATA_B1[3]_1.in[0] (.names at (39,67))                                    0.000     1.437
| (primitive '.names' combinational delay)                                 0.218     1.655
WDATA_B1[3]_1.out[0] (.names at (39,67))                                   0.000     1.655
| (intra 'clb' routing)                                                    0.000     1.655
| (OPIN:1747184 side: (TOP,) (39,67,0)0))                                  0.000     1.655
| (CHANX:2512634 L4 length:4 (39,67,0)-> (42,67,0))                        0.119     1.774
| (CHANY:2714553 L4 length:4 (42,67,0)-> (42,64,0))                        0.119     1.893
| (CHANX:2499299 L1 length:1 (42,65,0)-> (42,65,0))                        0.061     1.954
| (IPIN:1703504 side: (TOP,) (42,65,0)0))                                  0.101     2.054
| (intra 'bram' routing)                                                   0.000     2.054
DATA_OUT_B2[10]_1.WDATA_B1[3] (RS_TDP36K at (42,65))                       0.000     2.054
data arrival time                                                                    2.054

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.241     0.654
data required time                                                                   0.654
------------------------------------------------------------------------------------------
data required time                                                                   0.654
data arrival time                                                                   -2.054
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.401


#Path 81
Startpoint: dinB[20].inpad[0] (.input at (39,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[4] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
dinB[20].inpad[0] (.input at (39,68))                                      0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (OPIN:1869064 side: (TOP,) (39,68,0)0))                                  0.000     0.894
| (CHANX:2519356 L1 length:1 (39,68,0)-> (39,68,0))                        0.061     0.955
| (CHANY:2701435 L1 length:1 (39,68,0)-> (39,68,0))                        0.061     1.016
| (CHANX:2512463 L4 length:4 (39,67,0)-> (36,67,0))                        0.119     1.135
| (IPIN:1747212 side: (TOP,) (39,67,0)0))                                  0.101     1.236
| (intra 'clb' routing)                                                    0.085     1.321
WDATA_B2[4]_1.in[0] (.names at (39,67))                                    0.000     1.321
| (primitive '.names' combinational delay)                                 0.148     1.469
WDATA_B2[4]_1.out[0] (.names at (39,67))                                   0.000     1.469
| (intra 'clb' routing)                                                    0.000     1.469
| (OPIN:1747197 side: (RIGHT,) (39,67,0)0))                                0.000     1.469
| (CHANY:2701229 L4 length:4 (39,67,0)-> (39,64,0))                        0.119     1.588
| (CHANX:2499103 L1 length:1 (39,65,0)-> (39,65,0))                        0.061     1.649
| (CHANY:2696860 L1 length:1 (38,66,0)-> (38,66,0))                        0.061     1.710
| (CHANX:2505896 L4 length:4 (39,66,0)-> (42,66,0))                        0.119     1.829
| (CHANY:2714503 L4 length:4 (42,66,0)-> (42,63,0))                        0.119     1.947
| (IPIN:1703630 side: (RIGHT,) (42,66,0)0))                                0.101     2.048
| (intra 'bram' routing)                                                   0.000     2.048
DATA_OUT_B2[10]_1.WDATA_B2[4] (RS_TDP36K at (42,65))                       0.000     2.048
data arrival time                                                                    2.048

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (42,65))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.168     0.727
data required time                                                                   0.727
------------------------------------------------------------------------------------------
data required time                                                                   0.727
data arrival time                                                                   -2.048
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.322


#Path 82
Startpoint: dinB[23].inpad[0] (.input at (40,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[7] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
dinB[23].inpad[0] (.input at (40,68))                                      0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (OPIN:1871939 side: (TOP,) (40,68,0)0))                                  0.000     0.894
| (CHANX:2519458 L4 length:4 (40,68,0)-> (43,68,0))                        0.119     1.013
| (CHANY:2705783 L4 length:3 (40,68,0)-> (40,66,0))                        0.119     1.132
| (CHANX:2505919 L1 length:1 (40,66,0)-> (40,66,0))                        0.061     1.193
| (IPIN:1728634 side: (TOP,) (40,66,0)0))                                  0.101     1.294
| (intra 'clb' routing)                                                    0.085     1.379
WDATA_B2[7]_1.in[0] (.names at (40,66))                                    0.000     1.379
| (primitive '.names' combinational delay)                                 0.135     1.514
WDATA_B2[7]_1.out[0] (.names at (40,66))                                   0.000     1.514
| (intra 'clb' routing)                                                    0.000     1.514
| (OPIN:1728602 side: (RIGHT,) (40,66,0)0))                                0.000     1.514
| (CHANY:2705613 L4 length:4 (40,66,0)-> (40,63,0))                        0.119     1.633
| (CHANX:2499228 L1 length:1 (41,65,0)-> (41,65,0))                        0.061     1.694
| (CHANY:2710139 L1 length:1 (41,65,0)-> (41,65,0))                        0.061     1.755
| (CHANX:2492540 L1 length:1 (42,64,0)-> (42,64,0))                        0.061     1.816
| (CHANY:2714636 L4 length:4 (42,65,0)-> (42,68,0))                        0.119     1.935
| (IPIN:1703643 side: (RIGHT,) (42,66,0)0))                                0.101     2.036
| (intra 'bram' routing)                                                   0.000     2.036
DATA_OUT_B2[10]_1.WDATA_B2[7] (RS_TDP36K at (42,65))                       0.000     2.036
data arrival time                                                                    2.036

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (42,65))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.168     0.727
data required time                                                                   0.727
------------------------------------------------------------------------------------------
data required time                                                                   0.727
data arrival time                                                                   -2.036
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.309


#Path 83
Startpoint: dinA[0].inpad[0] (.input at (42,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_A1[0] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
dinA[0].inpad[0] (.input at (42,68))                                       0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (OPIN:1877692 side: (TOP,) (42,68,0)0))                                  0.000     0.894
| (CHANX:2519557 L1 length:1 (42,68,0)-> (42,68,0))                        0.061     0.955
| (CHANY:2710319 L4 length:2 (41,68,0)-> (41,67,0))                        0.119     1.074
| (CHANX:2505979 L1 length:1 (41,66,0)-> (41,66,0))                        0.061     1.135
| (CHANY:2705611 L4 length:4 (40,66,0)-> (40,63,0))                        0.119     1.254
| (CHANX:2492472 L1 length:1 (41,64,0)-> (41,64,0))                        0.061     1.315
| (IPIN:1681226 side: (TOP,) (41,64,0)0))                                  0.101     1.416
| (intra 'clb' routing)                                                    0.085     1.501
WDATA_A1[0]_1.in[0] (.names at (41,64))                                    0.000     1.501
| (primitive '.names' combinational delay)                                 0.197     1.698
WDATA_A1[0]_1.out[0] (.names at (41,64))                                   0.000     1.698
| (intra 'clb' routing)                                                    0.000     1.698
| (OPIN:1681185 side: (TOP,) (41,64,0)0))                                  0.000     1.698
| (CHANX:2492477 L1 length:1 (41,64,0)-> (41,64,0))                        0.061     1.759
| (CHANY:2705690 L1 length:1 (40,65,0)-> (40,65,0))                        0.061     1.820
| (CHANX:2499274 L4 length:4 (41,65,0)-> (44,65,0))                        0.119     1.939
| (CHANY:2714585 L1 length:1 (42,65,0)-> (42,65,0))                        0.061     2.000
| (IPIN:1703510 side: (RIGHT,) (42,65,0)0))                                0.101     2.100
| (intra 'bram' routing)                                                   0.000     2.100
DATA_OUT_B2[10]_1.WDATA_A1[0] (RS_TDP36K at (42,65))                       0.000     2.100
data arrival time                                                                    2.100

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (42,65))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.099     0.796
data required time                                                                   0.796
------------------------------------------------------------------------------------------
data required time                                                                   0.796
data arrival time                                                                   -2.100
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.304


#Path 84
Startpoint: dinA[25].inpad[0] (.input at (44,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_A2[9] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
dinA[25].inpad[0] (.input at (44,68))                                      0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (OPIN:1883473 side: (TOP,) (44,68,0)0))                                  0.000     0.894
| (CHANX:2519694 L1 length:1 (44,68,0)-> (44,68,0))                        0.061     0.955
| (CHANY:2723693 L1 length:1 (44,68,0)-> (44,68,0))                        0.061     1.016
| (CHANX:2513006 L1 length:1 (45,67,0)-> (45,67,0))                        0.061     1.077
| (CHANY:2728077 L1 length:1 (45,67,0)-> (45,67,0))                        0.061     1.138
| (CHANX:2506077 L4 length:4 (45,66,0)-> (42,66,0))                        0.119     1.257
| (IPIN:1729067 side: (TOP,) (44,66,0)0))                                  0.101     1.358
| (intra 'clb' routing)                                                    0.085     1.443
WDATA_A2[9]_1.in[0] (.names at (44,66))                                   -0.000     1.443
| (primitive '.names' combinational delay)                                 0.148     1.591
WDATA_A2[9]_1.out[0] (.names at (44,66))                                   0.000     1.591
| (intra 'clb' routing)                                                    0.000     1.591
| (OPIN:1729051 side: (RIGHT,) (44,66,0)0))                                0.000     1.591
| (CHANY:2723397 L4 length:4 (44,66,0)-> (44,63,0))                        0.119     1.710
| (CHANX:2485769 L4 length:4 (44,63,0)-> (41,63,0))                        0.119     1.829
| (CHANY:2714578 L4 length:4 (42,64,0)-> (42,67,0))                        0.119     1.947
| (IPIN:1703781 side: (RIGHT,) (42,67,0)0))                                0.101     2.048
| (intra 'bram' routing)                                                   0.000     2.048
DATA_OUT_B2[10]_1.WDATA_A2[9] (RS_TDP36K at (42,65))                       0.000     2.048
data arrival time                                                                    2.048

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.144     0.750
data required time                                                                   0.750
------------------------------------------------------------------------------------------
data required time                                                                   0.750
data arrival time                                                                   -2.048
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.298


#Path 85
Startpoint: dinA[16].inpad[0] (.input at (43,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_A2[0] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
dinA[16].inpad[0] (.input at (43,68))                                      0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (OPIN:1880615 side: (TOP,) (43,68,0)0))                                  0.000     0.894
| (CHANX:2519658 L4 length:4 (43,68,0)-> (46,68,0))                        0.119     1.013
| (CHANY:2719133 L4 length:3 (43,68,0)-> (43,66,0))                        0.119     1.132
| (CHANX:2506129 L1 length:1 (43,66,0)-> (43,66,0))                        0.061     1.193
| (CHANY:2714485 L4 length:4 (42,66,0)-> (42,63,0))                        0.119     1.312
| (CHANX:2492598 L1 length:1 (43,64,0)-> (43,64,0))                        0.061     1.373
| (IPIN:1681360 side: (TOP,) (43,64,0)0))                                  0.101     1.474
| (intra 'clb' routing)                                                    0.085     1.559
WDATA_A2[0]_1.in[0] (.names at (43,64))                                    0.000     1.559
| (primitive '.names' combinational delay)                                 0.148     1.707
WDATA_A2[0]_1.out[0] (.names at (43,64))                                   0.000     1.707
| (intra 'clb' routing)                                                    0.000     1.707
| (OPIN:1681344 side: (RIGHT,) (43,64,0)0))                                0.000     1.707
| (CHANY:2719012 L4 length:4 (43,64,0)-> (43,67,0))                        0.119     1.826
| (CHANX:2499207 L4 length:4 (43,65,0)-> (40,65,0))                        0.119     1.944
| (IPIN:1703486 side: (TOP,) (42,65,0)0))                                  0.101     2.045
| (intra 'bram' routing)                                                   0.000     2.045
DATA_OUT_B2[10]_1.WDATA_A2[0] (RS_TDP36K at (42,65))                       0.000     2.045
data arrival time                                                                    2.045

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.144     0.750
data required time                                                                   0.750
------------------------------------------------------------------------------------------
data required time                                                                   0.750
data arrival time                                                                   -2.045
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.295


#Path 86
Startpoint: dinA[24].inpad[0] (.input at (41,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_A2[8] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
dinA[24].inpad[0] (.input at (41,68))                                      0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (OPIN:1874825 side: (TOP,) (41,68,0)0))                                  0.000     0.894
| (CHANX:2519534 L4 length:4 (41,68,0)-> (44,68,0))                        0.119     1.013
| (CHANY:2714625 L4 length:4 (42,68,0)-> (42,65,0))                        0.119     1.132
| (CHANX:2499133 L4 length:4 (42,65,0)-> (39,65,0))                        0.119     1.251
| (IPIN:1702864 side: (TOP,) (41,65,0)0))                                  0.101     1.352
| (intra 'clb' routing)                                                    0.085     1.437
WDATA_A2[8]_1.in[0] (.names at (41,65))                                    0.000     1.437
| (primitive '.names' combinational delay)                                 0.197     1.634
WDATA_A2[8]_1.out[0] (.names at (41,65))                                   0.000     1.634
| (intra 'clb' routing)                                                    0.000     1.634
| (OPIN:1702836 side: (RIGHT,) (41,65,0)0))                                0.000     1.634
| (CHANY:2710141 L1 length:1 (41,65,0)-> (41,65,0))                        0.061     1.695
| (CHANX:2492542 L1 length:1 (42,64,0)-> (42,64,0))                        0.061     1.756
| (CHANY:2714634 L4 length:4 (42,65,0)-> (42,68,0))                        0.119     1.875
| (CHANX:2512795 L1 length:1 (42,67,0)-> (42,67,0))                        0.061     1.936
| (IPIN:1703676 side: (TOP,) (42,67,0)0))                                  0.101     2.036
| (intra 'bram' routing)                                                   0.000     2.036
DATA_OUT_B2[10]_1.WDATA_A2[8] (RS_TDP36K at (42,65))                       0.000     2.036
data arrival time                                                                    2.036

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.144     0.750
data required time                                                                   0.750
------------------------------------------------------------------------------------------
data required time                                                                   0.750
data arrival time                                                                   -2.036
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.286


#Path 87
Startpoint: dinA[31].inpad[0] (.input at (42,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_A2[15] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
dinA[31].inpad[0] (.input at (42,68))                                       0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (OPIN:1877752 side: (RIGHT,) (42,68,0)0))                                 0.000     0.894
| (CHANY:2714617 L4 length:4 (42,68,0)-> (42,65,0))                         0.119     1.013
| (CHANY:2714597 L1 length:1 (42,65,0)-> (42,65,0))                         0.061     1.074
| (CHANX:2492389 L4 length:4 (42,64,0)-> (39,64,0))                         0.119     1.193
| (IPIN:1681225 side: (TOP,) (41,64,0)0))                                   0.101     1.294
| (intra 'clb' routing)                                                     0.085     1.379
WDATA_A2[15]_1.in[0] (.names at (41,64))                                    0.000     1.379
| (primitive '.names' combinational delay)                                  0.135     1.514
WDATA_A2[15]_1.out[0] (.names at (41,64))                                   0.000     1.514
| (intra 'clb' routing)                                                     0.000     1.514
| (OPIN:1681181 side: (TOP,) (41,64,0)0))                                   0.000     1.514
| (CHANX:2492309 L4 length:4 (41,64,0)-> (38,64,0))                         0.119     1.633
| (CHANY:2696792 L1 length:1 (38,65,0)-> (38,65,0))                         0.061     1.694
| (CHANX:2499148 L4 length:4 (39,65,0)-> (42,65,0))                         0.119     1.813
| (CHANX:2499296 L1 length:1 (42,65,0)-> (42,65,0))                         0.061     1.874
| (CHANY:2714591 L1 length:1 (42,65,0)-> (42,65,0))                         0.061     1.935
| (IPIN:1703529 side: (RIGHT,) (42,65,0)0))                                 0.101     2.036
| (intra 'bram' routing)                                                    0.000     2.036
DATA_OUT_B2[10]_1.WDATA_A2[15] (RS_TDP36K at (42,65))                       0.000     2.036
data arrival time                                                                     2.036

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (1,2))                                              0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing:global net)                                          0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                          0.000     0.894
clock uncertainty                                                           0.000     0.894
cell setup time                                                            -0.144     0.750
data required time                                                                    0.750
-------------------------------------------------------------------------------------------
data required time                                                                    0.750
data arrival time                                                                    -2.036
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.286


#Path 88
Startpoint: dinB[24].inpad[0] (.input at (40,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[8] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
dinB[24].inpad[0] (.input at (40,68))                                      0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (OPIN:1871992 side: (RIGHT,) (40,68,0)0))                                0.000     0.894
| (CHANY:2705717 L4 length:4 (40,68,0)-> (40,65,0))                        0.119     1.013
| (CHANX:2505911 L1 length:1 (40,66,0)-> (40,66,0))                        0.061     1.074
| (IPIN:1728614 side: (TOP,) (40,66,0)0))                                  0.101     1.175
| (intra 'clb' routing)                                                    0.085     1.260
WDATA_B2[8]_1.in[0] (.names at (40,66))                                    0.000     1.260
| (primitive '.names' combinational delay)                                 0.218     1.478
WDATA_B2[8]_1.out[0] (.names at (40,66))                                   0.000     1.478
| (intra 'clb' routing)                                                    0.000     1.478
| (OPIN:1728604 side: (RIGHT,) (40,66,0)0))                                0.000     1.478
| (CHANY:2705760 L1 length:1 (40,66,0)-> (40,66,0))                        0.061     1.539
| (CHANX:2506020 L4 length:4 (41,66,0)-> (44,66,0))                        0.119     1.658
| (CHANY:2710308 L4 length:2 (41,67,0)-> (41,68,0))                        0.119     1.777
| (CHANX:2512836 L4 length:4 (42,67,0)-> (45,67,0))                        0.119     1.896
| (IPIN:1703681 side: (TOP,) (42,67,0)0))                                  0.101     1.997
| (intra 'bram' routing)                                                   0.000     1.997
DATA_OUT_B2[10]_1.WDATA_B2[8] (RS_TDP36K at (42,65))                       0.000     1.997
data arrival time                                                                    1.997

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (42,65))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.168     0.727
data required time                                                                   0.727
------------------------------------------------------------------------------------------
data required time                                                                   0.727
data arrival time                                                                   -1.997
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.270


#Path 89
Startpoint: dinB[1].inpad[0] (.input at (45,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[1] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
dinB[1].inpad[0] (.input at (45,68))                                       0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (OPIN:1886362 side: (TOP,) (45,68,0)0))                                  0.000     0.894
| (CHANX:2519744 L1 length:1 (45,68,0)-> (45,68,0))                        0.061     0.955
| (CHANY:2728127 L1 length:1 (45,68,0)-> (45,68,0))                        0.061     1.016
| (CHANX:2512843 L4 length:4 (45,67,0)-> (42,67,0))                        0.119     1.135
| (IPIN:1747983 side: (TOP,) (45,67,0)0))                                  0.101     1.236
| (intra 'clb' routing)                                                    0.085     1.321
WDATA_B1[1]_1.in[0] (.names at (45,67))                                    0.000     1.321
| (primitive '.names' combinational delay)                                 0.197     1.518
WDATA_B1[1]_1.out[0] (.names at (45,67))                                   0.000     1.518
| (intra 'clb' routing)                                                    0.000     1.518
| (OPIN:1747942 side: (TOP,) (45,67,0)0))                                  0.000     1.518
| (CHANX:2512833 L4 length:4 (45,67,0)-> (42,67,0))                        0.119     1.637
| (CHANY:2714557 L4 length:4 (42,67,0)-> (42,64,0))                        0.119     1.756
| (CHANX:2499311 L1 length:1 (42,65,0)-> (42,65,0))                        0.061     1.817
| (IPIN:1703494 side: (TOP,) (42,65,0)0))                                  0.101     1.917
| (intra 'bram' routing)                                                   0.000     1.917
DATA_OUT_B2[10]_1.WDATA_B1[1] (RS_TDP36K at (42,65))                       0.000     1.917
data arrival time                                                                    1.917

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.241     0.654
data required time                                                                   0.654
------------------------------------------------------------------------------------------
data required time                                                                   0.654
data arrival time                                                                   -1.917
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.264


#Path 90
Startpoint: dinB[12].inpad[0] (.input at (43,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[12] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
dinB[12].inpad[0] (.input at (43,68))                                       0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (OPIN:1880585 side: (TOP,) (43,68,0)0))                                   0.000     0.894
| (CHANX:2519614 L1 length:1 (43,68,0)-> (43,68,0))                         0.061     0.955
| (CHANY:2719229 L1 length:1 (43,68,0)-> (43,68,0))                         0.061     1.016
| (CHANX:2512717 L4 length:4 (43,67,0)-> (40,67,0))                         0.119     1.135
| (IPIN:1747677 side: (TOP,) (43,67,0)0))                                   0.101     1.236
| (intra 'clb' routing)                                                     0.085     1.321
WDATA_B1[12]_1.in[0] (.names at (43,67))                                    0.000     1.321
| (primitive '.names' combinational delay)                                  0.197     1.518
WDATA_B1[12]_1.out[0] (.names at (43,67))                                   0.000     1.518
| (intra 'clb' routing)                                                     0.000     1.518
| (OPIN:1747650 side: (RIGHT,) (43,67,0)0))                                 0.000     1.518
| (CHANY:2719021 L4 length:4 (43,67,0)-> (43,64,0))                         0.119     1.637
| (CHANY:2719101 L1 length:1 (43,66,0)-> (43,66,0))                         0.061     1.698
| (CHANX:2499213 L4 length:4 (43,65,0)-> (40,65,0))                         0.119     1.817
| (IPIN:1703490 side: (TOP,) (42,65,0)0))                                   0.101     1.917
| (intra 'bram' routing)                                                    0.000     1.917
DATA_OUT_B2[10]_1.WDATA_B1[12] (RS_TDP36K at (42,65))                       0.000     1.917
data arrival time                                                                     1.917

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (1,2))                                              0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing:global net)                                          0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                          0.000     0.894
clock uncertainty                                                           0.000     0.894
cell setup time                                                            -0.241     0.654
data required time                                                                    0.654
-------------------------------------------------------------------------------------------
data required time                                                                    0.654
data arrival time                                                                    -1.917
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.264


#Path 91
Startpoint: dinA[29].inpad[0] (.input at (42,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_A2[13] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
dinA[29].inpad[0] (.input at (42,68))                                       0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (OPIN:1877734 side: (TOP,) (42,68,0)0))                                   0.000     0.894
| (CHANX:2519545 L1 length:1 (42,68,0)-> (42,68,0))                         0.061     0.955
| (CHANY:2710195 L4 length:4 (41,68,0)-> (41,65,0))                         0.119     1.074
| (CHANX:2499251 L1 length:1 (41,65,0)-> (41,65,0))                         0.061     1.135
| (CHANY:2705776 L1 length:1 (40,66,0)-> (40,66,0))                         0.061     1.196
| (CHANX:2506004 L4 length:4 (41,66,0)-> (44,66,0))                         0.119     1.315
| (IPIN:1728764 side: (TOP,) (41,66,0)0))                                   0.101     1.416
| (intra 'clb' routing)                                                     0.085     1.501
WDATA_A2[13]_1.in[0] (.names at (41,66))                                    0.000     1.501
| (primitive '.names' combinational delay)                                  0.218     1.719
WDATA_A2[13]_1.out[0] (.names at (41,66))                                   0.000     1.719
| (intra 'clb' routing)                                                     0.000     1.719
| (OPIN:1728750 side: (RIGHT,) (41,66,0)0))                                 0.000     1.719
| (CHANY:2710199 L1 length:1 (41,66,0)-> (41,66,0))                         0.061     1.780
| (CHANX:2499288 L1 length:1 (42,65,0)-> (42,65,0))                         0.061     1.841
| (CHANY:2714583 L1 length:1 (42,65,0)-> (42,65,0))                         0.061     1.902
| (IPIN:1703509 side: (RIGHT,) (42,65,0)0))                                 0.101     2.003
| (intra 'bram' routing)                                                    0.000     2.003
DATA_OUT_B2[10]_1.WDATA_A2[13] (RS_TDP36K at (42,65))                       0.000     2.003
data arrival time                                                                     2.003

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (1,2))                                              0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing:global net)                                          0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                          0.000     0.894
clock uncertainty                                                           0.000     0.894
cell setup time                                                            -0.144     0.750
data required time                                                                    0.750
-------------------------------------------------------------------------------------------
data required time                                                                    0.750
data arrival time                                                                    -2.003
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.252


#Path 92
Startpoint: dinA[8].inpad[0] (.input at (43,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_A1[8] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
dinA[8].inpad[0] (.input at (43,68))                                       0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (OPIN:1880573 side: (TOP,) (43,68,0)0))                                  0.000     0.894
| (CHANX:2519623 L1 length:1 (43,68,0)-> (43,68,0))                        0.061     0.955
| (CHANY:2714703 L4 length:3 (42,68,0)-> (42,66,0))                        0.119     1.074
| (CHANX:2499291 L1 length:1 (42,65,0)-> (42,65,0))                        0.061     1.135
| (CHANY:2710200 L1 length:1 (41,66,0)-> (41,66,0))                        0.061     1.196
| (CHANX:2506092 L4 length:4 (42,66,0)-> (45,66,0))                        0.119     1.315
| (CHANX:2506108 L1 length:1 (43,66,0)-> (43,66,0))                        0.061     1.376
| (IPIN:1728919 side: (TOP,) (43,66,0)0))                                  0.101     1.477
| (intra 'clb' routing)                                                    0.085     1.562
WDATA_A1[8]_1.in[0] (.names at (43,66))                                   -0.000     1.562
| (primitive '.names' combinational delay)                                 0.148     1.710
WDATA_A1[8]_1.out[0] (.names at (43,66))                                   0.000     1.710
| (intra 'clb' routing)                                                    0.000     1.710
| (OPIN:1728910 side: (RIGHT,) (43,66,0)0))                                0.000     1.710
| (CHANY:2719144 L4 length:3 (43,66,0)-> (43,68,0))                        0.119     1.829
| (CHANX:2512723 L4 length:4 (43,67,0)-> (40,67,0))                        0.119     1.947
| (IPIN:1703678 side: (TOP,) (42,67,0)0))                                  0.101     2.048
| (intra 'bram' routing)                                                   0.000     2.048
DATA_OUT_B2[10]_1.WDATA_A1[8] (RS_TDP36K at (42,65))                       0.000     2.048
data arrival time                                                                    2.048

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (42,65))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.099     0.796
data required time                                                                   0.796
------------------------------------------------------------------------------------------
data required time                                                                   0.796
data arrival time                                                                   -2.048
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.252


#Path 93
Startpoint: dinA[11].inpad[0] (.input at (44,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_A1[11] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
dinA[11].inpad[0] (.input at (44,68))                                       0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (OPIN:1883496 side: (TOP,) (44,68,0)0))                                   0.000     0.894
| (CHANX:2519533 L4 length:4 (44,68,0)-> (41,68,0))                         0.119     1.013
| (CHANY:2719071 L4 length:4 (43,68,0)-> (43,65,0))                         0.119     1.132
| (CHANX:2499446 L4 length:4 (44,65,0)-> (47,65,0))                         0.119     1.251
| (IPIN:1704034 side: (TOP,) (44,65,0)0))                                   0.101     1.352
| (intra 'clb' routing)                                                     0.085     1.437
WDATA_A1[11]_1.in[0] (.names at (44,65))                                    0.000     1.437
| (primitive '.names' combinational delay)                                  0.148     1.585
WDATA_A1[11]_1.out[0] (.names at (44,65))                                   0.000     1.585
| (intra 'clb' routing)                                                     0.000     1.585
| (OPIN:1704025 side: (RIGHT,) (44,65,0)0))                                 0.000     1.585
| (CHANY:2723497 L1 length:1 (44,65,0)-> (44,65,0))                         0.061     1.646
| (CHANX:2492513 L4 length:4 (44,64,0)-> (41,64,0))                         0.119     1.765
| (CHANY:2710172 L4 length:4 (41,65,0)-> (41,68,0))                         0.119     1.883
| (CHANX:2512816 L1 length:1 (42,67,0)-> (42,67,0))                         0.061     1.944
| (IPIN:1703687 side: (TOP,) (42,67,0)0))                                   0.101     2.045
| (intra 'bram' routing)                                                    0.000     2.045
DATA_OUT_B2[10]_1.WDATA_A1[11] (RS_TDP36K at (42,65))                       0.000     2.045
data arrival time                                                                     2.045

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (1,2))                                              0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing:global net)                                          0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (42,65))                          0.000     0.894
clock uncertainty                                                           0.000     0.894
cell setup time                                                            -0.099     0.796
data required time                                                                    0.796
-------------------------------------------------------------------------------------------
data required time                                                                    0.796
data arrival time                                                                    -2.045
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.249


#Path 94
Startpoint: dinA[6].inpad[0] (.input at (44,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_A1[6] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
dinA[6].inpad[0] (.input at (44,68))                                       0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (OPIN:1883446 side: (TOP,) (44,68,0)0))                                  0.000     0.894
| (CHANX:2519673 L1 length:1 (44,68,0)-> (44,68,0))                        0.061     0.955
| (CHANY:2719091 L4 length:4 (43,68,0)-> (43,65,0))                        0.119     1.074
| (CHANX:2492660 L1 length:1 (44,64,0)-> (44,64,0))                        0.061     1.135
| (CHANY:2723476 L1 length:1 (44,65,0)-> (44,65,0))                        0.061     1.196
| (IPIN:1704058 side: (RIGHT,) (44,65,0)0))                                0.101     1.297
| (intra 'clb' routing)                                                    0.085     1.382
WDATA_A1[6]_1.in[0] (.names at (44,65))                                    0.000     1.382
| (primitive '.names' combinational delay)                                 0.197     1.579
WDATA_A1[6]_1.out[0] (.names at (44,65))                                   0.000     1.579
| (intra 'clb' routing)                                                    0.000     1.579
| (OPIN:1704021 side: (RIGHT,) (44,65,0)0))                                0.000     1.579
| (CHANY:2723488 L1 length:1 (44,65,0)-> (44,65,0))                        0.061     1.640
| (CHANX:2499427 L1 length:1 (44,65,0)-> (44,65,0))                        0.061     1.701
| (CHANY:2719104 L1 length:1 (43,66,0)-> (43,66,0))                        0.061     1.762
| (CHANX:2506115 L1 length:1 (43,66,0)-> (43,66,0))                        0.061     1.823
| (CHANY:2714499 L4 length:4 (42,66,0)-> (42,63,0))                        0.119     1.942
| (IPIN:1703638 side: (RIGHT,) (42,66,0)0))                                0.101     2.042
| (intra 'bram' routing)                                                   0.000     2.042
DATA_OUT_B2[10]_1.WDATA_A1[6] (RS_TDP36K at (42,65))                       0.000     2.042
data arrival time                                                                    2.042

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (42,65))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.099     0.796
data required time                                                                   0.796
------------------------------------------------------------------------------------------
data required time                                                                   0.796
data arrival time                                                                   -2.042
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.247


#Path 95
Startpoint: dinA[20].inpad[0] (.input at (44,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_A2[4] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
dinA[20].inpad[0] (.input at (44,68))                                      0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (OPIN:1883511 side: (RIGHT,) (44,68,0)0))                                0.000     0.894
| (CHANY:2723711 L4 length:1 (44,68,0)-> (44,68,0))                        0.119     1.013
| (CHANX:2512939 L1 length:1 (44,67,0)-> (44,67,0))                        0.061     1.074
| (CHANY:2719003 L4 length:4 (43,67,0)-> (43,64,0))                        0.119     1.193
| (CHANX:2492682 L1 length:1 (44,64,0)-> (44,64,0))                        0.061     1.254
| (IPIN:1681521 side: (TOP,) (44,64,0)0))                                  0.101     1.355
| (intra 'clb' routing)                                                    0.085     1.440
WDATA_A2[4]_1.in[0] (.names at (44,64))                                    0.000     1.440
| (primitive '.names' combinational delay)                                 0.148     1.588
WDATA_A2[4]_1.out[0] (.names at (44,64))                                   0.000     1.588
| (intra 'clb' routing)                                                    0.000     1.588
| (OPIN:1681505 side: (RIGHT,) (44,64,0)0))                                0.000     1.588
| (CHANY:2723433 L1 length:1 (44,64,0)-> (44,64,0))                        0.061     1.649
| (CHANX:2485761 L4 length:4 (44,63,0)-> (41,63,0))                        0.119     1.768
| (CHANY:2714554 L4 length:4 (42,64,0)-> (42,67,0))                        0.119     1.886
| (IPIN:1703632 side: (RIGHT,) (42,66,0)0))                                0.101     1.987
| (intra 'bram' routing)                                                   0.000     1.987
DATA_OUT_B2[10]_1.WDATA_A2[4] (RS_TDP36K at (42,65))                       0.000     1.987
data arrival time                                                                    1.987

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.144     0.750
data required time                                                                   0.750
------------------------------------------------------------------------------------------
data required time                                                                   0.750
data arrival time                                                                   -1.987
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.237


#Path 96
Startpoint: dinB[4].inpad[0] (.input at (40,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[4] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
dinB[4].inpad[0] (.input at (40,68))                                       0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (OPIN:1871957 side: (TOP,) (40,68,0)0))                                  0.000     0.894
| (CHANX:2519415 L1 length:1 (40,68,0)-> (40,68,0))                        0.061     0.955
| (CHANY:2701363 L4 length:3 (39,68,0)-> (39,66,0))                        0.119     1.074
| (CHANX:2499156 L1 length:1 (40,65,0)-> (40,65,0))                        0.061     1.135
| (IPIN:1702696 side: (TOP,) (40,65,0)0))                                  0.101     1.236
| (intra 'clb' routing)                                                    0.085     1.321
WDATA_B1[4]_1.in[0] (.names at (40,65))                                    0.000     1.321
| (primitive '.names' combinational delay)                                 0.218     1.539
WDATA_B1[4]_1.out[0] (.names at (40,65))                                   0.000     1.539
| (intra 'clb' routing)                                                    0.000     1.539
| (OPIN:1702672 side: (TOP,) (40,65,0)0))                                  0.000     1.539
| (CHANX:2499163 L1 length:1 (40,65,0)-> (40,65,0))                        0.061     1.600
| (CHANY:2701304 L1 length:1 (39,66,0)-> (39,66,0))                        0.061     1.661
| (CHANX:2505964 L4 length:4 (40,66,0)-> (43,66,0))                        0.119     1.780
| (IPIN:1703601 side: (TOP,) (42,66,0)0))                                  0.101     1.881
| (intra 'bram' routing)                                                   0.000     1.881
DATA_OUT_B2[10]_1.WDATA_B1[4] (RS_TDP36K at (42,65))                       0.000     1.881
data arrival time                                                                    1.881

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.241     0.654
data required time                                                                   0.654
------------------------------------------------------------------------------------------
data required time                                                                   0.654
data arrival time                                                                   -1.881
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.227


#Path 97
Startpoint: dinB[7].inpad[0] (.input at (40,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[7] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
dinB[7].inpad[0] (.input at (40,68))                                       0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (OPIN:1871961 side: (TOP,) (40,68,0)0))                                  0.000     0.894
| (CHANX:2519422 L1 length:1 (40,68,0)-> (40,68,0))                        0.061     0.955
| (CHANY:2705885 L1 length:1 (40,68,0)-> (40,68,0))                        0.061     1.016
| (CHANX:2512525 L4 length:4 (40,67,0)-> (37,67,0))                        0.119     1.135
| (IPIN:1747367 side: (TOP,) (40,67,0)0))                                  0.101     1.236
| (intra 'clb' routing)                                                    0.085     1.321
WDATA_B1[7]_1.in[0] (.names at (40,67))                                    0.000     1.321
| (primitive '.names' combinational delay)                                 0.099     1.420
WDATA_B1[7]_1.out[0] (.names at (40,67))                                   0.000     1.420
| (intra 'clb' routing)                                                    0.000     1.420
| (OPIN:1747350 side: (RIGHT,) (40,67,0)0))                                0.000     1.420
| (CHANY:2705856 L4 length:2 (40,67,0)-> (40,68,0))                        0.119     1.539
| (CHANX:2519518 L4 length:4 (41,68,0)-> (44,68,0))                        0.119     1.658
| (CHANY:2714613 L4 length:4 (42,68,0)-> (42,65,0))                        0.119     1.777
| (IPIN:1703644 side: (RIGHT,) (42,66,0)0))                                0.101     1.878
| (intra 'bram' routing)                                                   0.000     1.878
DATA_OUT_B2[10]_1.WDATA_B1[7] (RS_TDP36K at (42,65))                       0.000     1.878
data arrival time                                                                    1.878

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.241     0.654
data required time                                                                   0.654
------------------------------------------------------------------------------------------
data required time                                                                   0.654
data arrival time                                                                   -1.878
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.224


#Path 98
Startpoint: dinB[5].inpad[0] (.input at (41,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[5] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
dinB[5].inpad[0] (.input at (41,68))                                       0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (OPIN:1874818 side: (TOP,) (41,68,0)0))                                  0.000     0.894
| (CHANX:2519520 L4 length:4 (41,68,0)-> (44,68,0))                        0.119     1.013
| (CHANY:2710293 L4 length:2 (41,68,0)-> (41,67,0))                        0.119     1.132
| (CHANX:2512729 L1 length:1 (41,67,0)-> (41,67,0))                        0.061     1.193
| (IPIN:1747512 side: (TOP,) (41,67,0)0))                                  0.101     1.294
| (intra 'clb' routing)                                                    0.085     1.379
WDATA_B1[5]_1.in[0] (.names at (41,67))                                    0.000     1.379
| (primitive '.names' combinational delay)                                 0.099     1.478
WDATA_B1[5]_1.out[0] (.names at (41,67))                                   0.000     1.478
| (intra 'clb' routing)                                                    0.000     1.478
| (OPIN:1747501 side: (RIGHT,) (41,67,0)0))                                0.000     1.478
| (CHANY:2710129 L4 length:4 (41,67,0)-> (41,64,0))                        0.119     1.597
| (CHANX:2492556 L1 length:1 (42,64,0)-> (42,64,0))                        0.061     1.658
| (CHANY:2714620 L4 length:4 (42,65,0)-> (42,68,0))                        0.119     1.777
| (IPIN:1703635 side: (RIGHT,) (42,66,0)0))                                0.101     1.878
| (intra 'bram' routing)                                                   0.000     1.878
DATA_OUT_B2[10]_1.WDATA_B1[5] (RS_TDP36K at (42,65))                       0.000     1.878
data arrival time                                                                    1.878

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.241     0.654
data required time                                                                   0.654
------------------------------------------------------------------------------------------
data required time                                                                   0.654
data arrival time                                                                   -1.878
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.224


#Path 99
Startpoint: dinB[9].inpad[0] (.input at (40,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[9] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
dinB[9].inpad[0] (.input at (40,68))                                       0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (OPIN:1871956 side: (TOP,) (40,68,0)0))                                  0.000     0.894
| (CHANX:2519412 L1 length:1 (40,68,0)-> (40,68,0))                        0.061     0.955
| (CHANY:2705939 L4 length:1 (40,68,0)-> (40,68,0))                        0.119     1.074
| (CHANX:2512663 L1 length:1 (40,67,0)-> (40,67,0))                        0.061     1.135
| (IPIN:1747360 side: (TOP,) (40,67,0)0))                                  0.101     1.236
| (intra 'clb' routing)                                                    0.085     1.321
WDATA_B1[9]_1.in[0] (.names at (40,67))                                    0.000     1.321
| (primitive '.names' combinational delay)                                 0.148     1.469
WDATA_B1[9]_1.out[0] (.names at (40,67))                                   0.000     1.469
| (intra 'clb' routing)                                                    0.000     1.469
| (OPIN:1747348 side: (RIGHT,) (40,67,0)0))                                0.000     1.469
| (CHANY:2705820 L1 length:1 (40,67,0)-> (40,67,0))                        0.061     1.530
| (CHANX:2512776 L4 length:4 (41,67,0)-> (44,67,0))                        0.119     1.649
| (CHANY:2714579 L4 length:4 (42,67,0)-> (42,64,0))                        0.119     1.768
| (IPIN:1703778 side: (RIGHT,) (42,67,0)0))                                0.101     1.868
| (intra 'bram' routing)                                                   0.000     1.868
DATA_OUT_B2[10]_1.WDATA_B1[9] (RS_TDP36K at (42,65))                       0.000     1.868
data arrival time                                                                    1.868

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.241     0.654
data required time                                                                   0.654
------------------------------------------------------------------------------------------
data required time                                                                   0.654
data arrival time                                                                   -1.868
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.215


#Path 100
Startpoint: dinB[2].inpad[0] (.input at (40,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[2] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
dinB[2].inpad[0] (.input at (40,68))                                       0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (OPIN:1871964 side: (TOP,) (40,68,0)0))                                  0.000     0.894
| (CHANX:2519269 L4 length:4 (40,68,0)-> (37,68,0))                        0.119     1.013
| (CHANY:2701273 L4 length:4 (39,68,0)-> (39,65,0))                        0.119     1.132
| (CHANX:2505922 L1 length:1 (40,66,0)-> (40,66,0))                        0.061     1.193
| (IPIN:1728636 side: (TOP,) (40,66,0)0))                                  0.101     1.294
| (intra 'clb' routing)                                                    0.085     1.379
WDATA_B1[2]_1.in[0] (.names at (40,66))                                    0.000     1.379
| (primitive '.names' combinational delay)                                 0.135     1.514
WDATA_B1[2]_1.out[0] (.names at (40,66))                                   0.000     1.514
| (intra 'clb' routing)                                                    0.000     1.514
| (OPIN:1728589 side: (TOP,) (40,66,0)0))                                  0.000     1.514
| (CHANX:2505962 L4 length:4 (40,66,0)-> (43,66,0))                        0.119     1.633
| (CHANY:2710201 L1 length:1 (41,66,0)-> (41,66,0))                        0.061     1.694
| (CHANX:2499290 L1 length:1 (42,65,0)-> (42,65,0))                        0.061     1.755
| (IPIN:1703484 side: (TOP,) (42,65,0)0))                                  0.101     1.856
| (intra 'bram' routing)                                                   0.000     1.856
DATA_OUT_B2[10]_1.WDATA_B1[2] (RS_TDP36K at (42,65))                       0.000     1.856
data arrival time                                                                    1.856

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.241     0.654
data required time                                                                   0.654
------------------------------------------------------------------------------------------
data required time                                                                   0.654
data arrival time                                                                   -1.856
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.202


#End of timing report
