<!DOCTYPE html>
<html><head><title>joekychen/linux » include › linux › mtd › sh_flctl.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>sh_flctl.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * SuperH FLCTL nand controller</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright © 2008 Renesas Solutions Corp.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; version 2 of the License.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA  02110-1301  USA</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __SH_FLCTL_H__</span>
<span class="cp">#define __SH_FLCTL_H__</span>

<span class="cp">#include &lt;linux/mtd/mtd.h&gt;</span>
<span class="cp">#include &lt;linux/mtd/nand.h&gt;</span>
<span class="cp">#include &lt;linux/mtd/partitions.h&gt;</span>
<span class="cp">#include &lt;linux/pm_qos.h&gt;</span>

<span class="cm">/* FLCTL registers */</span>
<span class="cp">#define FLCMNCR(f)		(f-&gt;reg + 0x0)</span>
<span class="cp">#define FLCMDCR(f)		(f-&gt;reg + 0x4)</span>
<span class="cp">#define FLCMCDR(f)		(f-&gt;reg + 0x8)</span>
<span class="cp">#define FLADR(f)		(f-&gt;reg + 0xC)</span>
<span class="cp">#define FLADR2(f)		(f-&gt;reg + 0x3C)</span>
<span class="cp">#define FLDATAR(f)		(f-&gt;reg + 0x10)</span>
<span class="cp">#define FLDTCNTR(f)		(f-&gt;reg + 0x14)</span>
<span class="cp">#define FLINTDMACR(f)		(f-&gt;reg + 0x18)</span>
<span class="cp">#define FLBSYTMR(f)		(f-&gt;reg + 0x1C)</span>
<span class="cp">#define FLBSYCNT(f)		(f-&gt;reg + 0x20)</span>
<span class="cp">#define FLDTFIFO(f)		(f-&gt;reg + 0x24)</span>
<span class="cp">#define FLECFIFO(f)		(f-&gt;reg + 0x28)</span>
<span class="cp">#define FLTRCR(f)		(f-&gt;reg + 0x2C)</span>
<span class="cp">#define FLHOLDCR(f)		(f-&gt;reg + 0x38)</span>
<span class="cp">#define	FL4ECCRESULT0(f)	(f-&gt;reg + 0x80)</span>
<span class="cp">#define	FL4ECCRESULT1(f)	(f-&gt;reg + 0x84)</span>
<span class="cp">#define	FL4ECCRESULT2(f)	(f-&gt;reg + 0x88)</span>
<span class="cp">#define	FL4ECCRESULT3(f)	(f-&gt;reg + 0x8C)</span>
<span class="cp">#define	FL4ECCCR(f)		(f-&gt;reg + 0x90)</span>
<span class="cp">#define	FL4ECCCNT(f)		(f-&gt;reg + 0x94)</span>
<span class="cp">#define	FLERRADR(f)		(f-&gt;reg + 0x98)</span>

<span class="cm">/* FLCMNCR control bits */</span>
<span class="cp">#define ECCPOS2		(0x1 &lt;&lt; 25)</span>
<span class="cp">#define _4ECCCNTEN	(0x1 &lt;&lt; 24)</span>
<span class="cp">#define _4ECCEN		(0x1 &lt;&lt; 23)</span>
<span class="cp">#define _4ECCCORRECT	(0x1 &lt;&lt; 22)</span>
<span class="cp">#define SHBUSSEL	(0x1 &lt;&lt; 20)</span>
<span class="cp">#define SEL_16BIT	(0x1 &lt;&lt; 19)</span>
<span class="cp">#define SNAND_E		(0x1 &lt;&lt; 18)	</span><span class="cm">/* SNAND (0=512 1=2048)*/</span><span class="cp"></span>
<span class="cp">#define QTSEL_E		(0x1 &lt;&lt; 17)</span>
<span class="cp">#define ENDIAN		(0x1 &lt;&lt; 16)	</span><span class="cm">/* 1 = little endian */</span><span class="cp"></span>
<span class="cp">#define FCKSEL_E	(0x1 &lt;&lt; 15)</span>
<span class="cp">#define ECCPOS_00	(0x00 &lt;&lt; 12)</span>
<span class="cp">#define ECCPOS_01	(0x01 &lt;&lt; 12)</span>
<span class="cp">#define ECCPOS_02	(0x02 &lt;&lt; 12)</span>
<span class="cp">#define ACM_SACCES_MODE	(0x01 &lt;&lt; 10)</span>
<span class="cp">#define NANWF_E		(0x1 &lt;&lt; 9)</span>
<span class="cp">#define SE_D		(0x1 &lt;&lt; 8)	</span><span class="cm">/* Spare area disable */</span><span class="cp"></span>
<span class="cp">#define	CE1_ENABLE	(0x1 &lt;&lt; 4)	</span><span class="cm">/* Chip Enable 1 */</span><span class="cp"></span>
<span class="cp">#define	CE0_ENABLE	(0x1 &lt;&lt; 3)	</span><span class="cm">/* Chip Enable 0 */</span><span class="cp"></span>
<span class="cp">#define	TYPESEL_SET	(0x1 &lt;&lt; 0)</span>

<span class="cm">/*</span>
<span class="cm"> * Clock settings using the PULSEx registers from FLCMNCR</span>
<span class="cm"> *</span>
<span class="cm"> * Some hardware uses bits called PULSEx instead of FCKSEL_E and QTSEL_E</span>
<span class="cm"> * to control the clock divider used between the High-Speed Peripheral Clock</span>
<span class="cm"> * and the FLCTL internal clock. If so, use CLK_8_BIT_xxx for connecting 8 bit</span>
<span class="cm"> * and CLK_16_BIT_xxx for connecting 16 bit bus bandwith NAND chips. For the 16</span>
<span class="cm"> * bit version the divider is seperate for the pulse width of high and low</span>
<span class="cm"> * signals.</span>
<span class="cm"> */</span>
<span class="cp">#define PULSE3	(0x1 &lt;&lt; 27)</span>
<span class="cp">#define PULSE2	(0x1 &lt;&lt; 17)</span>
<span class="cp">#define PULSE1	(0x1 &lt;&lt; 15)</span>
<span class="cp">#define PULSE0	(0x1 &lt;&lt; 9)</span>
<span class="cp">#define CLK_8B_0_5			PULSE1</span>
<span class="cp">#define CLK_8B_1			0x0</span>
<span class="cp">#define CLK_8B_1_5			(PULSE1 | PULSE2)</span>
<span class="cp">#define CLK_8B_2			PULSE0</span>
<span class="cp">#define CLK_8B_3			(PULSE0 | PULSE1 | PULSE2)</span>
<span class="cp">#define CLK_8B_4			(PULSE0 | PULSE2)</span>
<span class="cp">#define CLK_16B_6L_2H			PULSE0</span>
<span class="cp">#define CLK_16B_9L_3H			(PULSE0 | PULSE1 | PULSE2)</span>
<span class="cp">#define CLK_16B_12L_4H			(PULSE0 | PULSE2)</span>

<span class="cm">/* FLCMDCR control bits */</span>
<span class="cp">#define ADRCNT2_E	(0x1 &lt;&lt; 31)	</span><span class="cm">/* 5byte address enable */</span><span class="cp"></span>
<span class="cp">#define ADRMD_E		(0x1 &lt;&lt; 26)	</span><span class="cm">/* Sector address access */</span><span class="cp"></span>
<span class="cp">#define CDSRC_E		(0x1 &lt;&lt; 25)	</span><span class="cm">/* Data buffer selection */</span><span class="cp"></span>
<span class="cp">#define DOSR_E		(0x1 &lt;&lt; 24)	</span><span class="cm">/* Status read check */</span><span class="cp"></span>
<span class="cp">#define SELRW		(0x1 &lt;&lt; 21)	</span><span class="cm">/*  0:read 1:write */</span><span class="cp"></span>
<span class="cp">#define DOADR_E		(0x1 &lt;&lt; 20)	</span><span class="cm">/* Address stage execute */</span><span class="cp"></span>
<span class="cp">#define ADRCNT_1	(0x00 &lt;&lt; 18)	</span><span class="cm">/* Address data bytes: 1byte */</span><span class="cp"></span>
<span class="cp">#define ADRCNT_2	(0x01 &lt;&lt; 18)	</span><span class="cm">/* Address data bytes: 2byte */</span><span class="cp"></span>
<span class="cp">#define ADRCNT_3	(0x02 &lt;&lt; 18)	</span><span class="cm">/* Address data bytes: 3byte */</span><span class="cp"></span>
<span class="cp">#define ADRCNT_4	(0x03 &lt;&lt; 18)	</span><span class="cm">/* Address data bytes: 4byte */</span><span class="cp"></span>
<span class="cp">#define DOCMD2_E	(0x1 &lt;&lt; 17)	</span><span class="cm">/* 2nd cmd stage execute */</span><span class="cp"></span>
<span class="cp">#define DOCMD1_E	(0x1 &lt;&lt; 16)	</span><span class="cm">/* 1st cmd stage execute */</span><span class="cp"></span>

<span class="cm">/* FLTRCR control bits */</span>
<span class="cp">#define TRSTRT		(0x1 &lt;&lt; 0)	</span><span class="cm">/* translation start */</span><span class="cp"></span>
<span class="cp">#define TREND		(0x1 &lt;&lt; 1)	</span><span class="cm">/* translation end */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * FLHOLDCR control bits</span>
<span class="cm"> *</span>
<span class="cm"> * HOLDEN: Bus Occupancy Enable (inverted)</span>
<span class="cm"> * Enable this bit when the external bus might be used in between transfers.</span>
<span class="cm"> * If not set and the bus gets used by other modules, a deadlock occurs.</span>
<span class="cm"> */</span>
<span class="cp">#define HOLDEN		(0x1 &lt;&lt; 0)</span>

<span class="cm">/* FL4ECCCR control bits */</span>
<span class="cp">#define	_4ECCFA		(0x1 &lt;&lt; 2)	</span><span class="cm">/* 4 symbols correct fault */</span><span class="cp"></span>
<span class="cp">#define	_4ECCEND	(0x1 &lt;&lt; 1)	</span><span class="cm">/* 4 symbols end */</span><span class="cp"></span>
<span class="cp">#define	_4ECCEXST	(0x1 &lt;&lt; 0)	</span><span class="cm">/* 4 symbols exist */</span><span class="cp"></span>

<span class="cp">#define INIT_FL4ECCRESULT_VAL	0x03FF03FF</span>
<span class="cp">#define LOOP_TIMEOUT_MAX	0x00010000</span>

<span class="k">struct</span> <span class="n">sh_flctl</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">mtd_info</span>		<span class="n">mtd</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nand_chip</span>	<span class="n">chip</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">platform_device</span>	<span class="o">*</span><span class="n">pdev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dev_pm_qos_request</span> <span class="n">pm_qos</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">reg</span><span class="p">;</span>

	<span class="kt">uint8_t</span>	<span class="n">done_buff</span><span class="p">[</span><span class="mi">2048</span> <span class="o">+</span> <span class="mi">64</span><span class="p">];</span>	<span class="cm">/* max size 2048 + 64 */</span>
	<span class="kt">int</span>	<span class="n">read_bytes</span><span class="p">;</span>
	<span class="kt">int</span>	<span class="n">index</span><span class="p">;</span>
	<span class="kt">int</span>	<span class="n">seqin_column</span><span class="p">;</span>		<span class="cm">/* column in SEQIN cmd */</span>
	<span class="kt">int</span>	<span class="n">seqin_page_addr</span><span class="p">;</span>	<span class="cm">/* page_addr in SEQIN cmd */</span>
	<span class="kt">uint32_t</span> <span class="n">seqin_read_cmd</span><span class="p">;</span>		<span class="cm">/* read cmd in SEQIN cmd */</span>
	<span class="kt">int</span>	<span class="n">erase1_page_addr</span><span class="p">;</span>	<span class="cm">/* page_addr in ERASE1 cmd */</span>
	<span class="kt">uint32_t</span> <span class="n">erase_ADRCNT</span><span class="p">;</span>		<span class="cm">/* bits of FLCMDCR in ERASE1 cmd */</span>
	<span class="kt">uint32_t</span> <span class="n">rw_ADRCNT</span><span class="p">;</span>	<span class="cm">/* bits of FLCMDCR in READ WRITE cmd */</span>
	<span class="kt">uint32_t</span> <span class="n">flcmncr_base</span><span class="p">;</span>	<span class="cm">/* base value of FLCMNCR */</span>

	<span class="kt">int</span>	<span class="n">hwecc_cant_correct</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>

	<span class="kt">unsigned</span> <span class="n">page_size</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/* NAND page size (0 = 512, 1 = 2048) */</span>
	<span class="kt">unsigned</span> <span class="n">hwecc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/* Hardware ECC (0 = disabled, 1 = enabled) */</span>
	<span class="kt">unsigned</span> <span class="n">holden</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/* Hardware has FLHOLDCR and HOLDEN is set */</span>
	<span class="kt">unsigned</span> <span class="n">qos_request</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/* QoS request to prevent deep power shutdown */</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">sh_flctl_platform_data</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">mtd_partition</span>	<span class="o">*</span><span class="n">parts</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">nr_parts</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>		<span class="n">flcmncr_val</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="n">has_hwecc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">use_holden</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="k">struct</span> <span class="n">sh_flctl</span> <span class="o">*</span><span class="nf">mtd_to_flctl</span><span class="p">(</span><span class="k">struct</span> <span class="n">mtd_info</span> <span class="o">*</span><span class="n">mtdinfo</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">container_of</span><span class="p">(</span><span class="n">mtdinfo</span><span class="p">,</span> <span class="k">struct</span> <span class="n">sh_flctl</span><span class="p">,</span> <span class="n">mtd</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#endif	</span><span class="cm">/* __SH_FLCTL_H__ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
