#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000018b7c93d020 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000018b7c959270 .scope module, "tb_top_interfaz_periferico_spi" "tb_top_interfaz_periferico_spi" 3 3;
 .timescale -9 -12;
P_0000018b7c879d70 .param/l "CLK_PERIOD" 0 3 7, +C4<00000000000000000000000000001010>;
P_0000018b7c879da8 .param/l "N" 0 3 6, +C4<00000000000000000000000000000110>;
v0000018b7c9728f0_0 .net "C_Select", 0 0, v0000018b7c96e790_0;  1 drivers
v0000018b7c9720d0_0 .var "clk_fpga", 0 0;
v0000018b7c971a90_0 .net "clk_out", 0 0, L_0000018b7c940180;  1 drivers
v0000018b7c972170_0 .net "o_SPI_Clk", 0 0, v0000018b7c96dc50_0;  1 drivers
v0000018b7c972210_0 .net "o_SPI_MOSI", 0 0, v0000018b7c96e0b0_0;  1 drivers
v0000018b7c972530_0 .var "reg_sel_i", 0 0;
v0000018b7c971c70_0 .var "rst", 0 0;
v0000018b7c971950_0 .net "salida_o", 15 0, L_0000018b7c9725d0;  1 drivers
v0000018b7c972c10_0 .var "switches_in", 14 0;
v0000018b7c9722b0_0 .var "wr_i", 0 0;
E_0000018b7c94c320 .event posedge, v0000018b7c954060_0;
S_0000018b7c8d0c80 .scope module, "clock_div_inst" "clock_divider" 3 47, 4 1 0, S_0000018b7c959270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /OUTPUT 1 "clk_out";
P_0000018b7c9180d0 .param/l "CLK_IN_FREQ" 0 4 2, +C4<00000101111101011110000100000000>;
P_0000018b7c918108 .param/l "CLK_OUT_FREQ" 0 4 3, +C4<00000000000000110000110101000000>;
P_0000018b7c918140 .param/l "DIVISOR" 1 4 9, +C4<0000000000000000000000000000000000000000000000000000000011111010>;
L_0000018b7c940180 .functor BUFZ 1, v0000018b7c955140_0, C4<0>, C4<0>, C4<0>;
v0000018b7c9542e0_0 .net "clk_in", 0 0, v0000018b7c9720d0_0;  1 drivers
v0000018b7c954060_0 .net "clk_out", 0 0, L_0000018b7c940180;  alias, 1 drivers
v0000018b7c955140_0 .var "clk_out_reg", 0 0;
v0000018b7c954100_0 .var "counter", 7 0;
E_0000018b7c94cfa0 .event posedge, v0000018b7c9542e0_0;
S_0000018b7c8d0e10 .scope module, "dut" "top_interfaz_periferico_spi" 3 26, 5 1 0, S_0000018b7c959270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_fpga";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_btn";
    .port_info 3 /INPUT 1 "reg_sel_i";
    .port_info 4 /INPUT 15 "switches_in";
    .port_info 5 /OUTPUT 16 "salida_o_leds";
    .port_info 6 /OUTPUT 1 "o_SPI_Clk";
    .port_info 7 /OUTPUT 1 "o_SPI_MOSI";
    .port_info 8 /OUTPUT 1 "C_Select";
P_0000018b7c879a70 .param/l "N" 0 5 2, +C4<00000000000000000000000000000111>;
P_0000018b7c879aa8 .param/l "switches" 0 5 3, +C4<00000000000000000000000000010000>;
L_0000018b7c93fbd0 .functor NOT 1, v0000018b7c96e0b0_0, C4<0>, C4<0>, C4<0>;
L_0000018b7c93f9a0 .functor BUFZ 15, v0000018b7c972c10_0, C4<000000000000000>, C4<000000000000000>, C4<000000000000000>;
v0000018b7c96e650_0 .net "C_Select", 0 0, v0000018b7c96e790_0;  alias, 1 drivers
L_0000018b7c9c3018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018b7c96e8d0_0 .net *"_ivl_13", 0 0, L_0000018b7c9c3018;  1 drivers
v0000018b7c96eab0_0 .net *"_ivl_9", 6 0, L_0000018b7c971b30;  1 drivers
v0000018b7c96e970_0 .net "addr_in", 7 0, L_0000018b7c971d10;  1 drivers
v0000018b7c96ea10_0 .net "clk", 0 0, L_0000018b7c93fd20;  1 drivers
v0000018b7c96d570_0 .net "clk_fpga", 0 0, v0000018b7c9720d0_0;  alias, 1 drivers
v0000018b7c96eb50_0 .net "entrada_i", 14 0, L_0000018b7c93f9a0;  1 drivers
v0000018b7c96d6b0_0 .net "entrada_reg_data", 7 0, L_0000018b7c971630;  1 drivers
v0000018b7c96d430_0 .net "i_SPI_MISO", 0 0, L_0000018b7c93fbd0;  1 drivers
v0000018b7c96d610_0 .net "o_SPI_Clk", 0 0, v0000018b7c96dc50_0;  alias, 1 drivers
v0000018b7c96cf30_0 .net "o_SPI_MOSI", 0 0, v0000018b7c96e0b0_0;  alias, 1 drivers
v0000018b7c96ebf0_0 .net "reg_sel_i", 0 0, v0000018b7c972530_0;  1 drivers
v0000018b7c96d750_0 .net "rst", 0 0, v0000018b7c971c70_0;  1 drivers
v0000018b7c96ec90_0 .var "salida_o", 31 0;
v0000018b7c96d890_0 .net "salida_o_ceros", 15 0, L_0000018b7c972670;  1 drivers
v0000018b7c96ed30_0 .net "salida_o_leds", 15 0, L_0000018b7c9725d0;  alias, 1 drivers
v0000018b7c96edd0_0 .net "switches_in", 14 0, v0000018b7c972c10_0;  1 drivers
v0000018b7c96d1b0_0 .net "t_All_in0", 0 0, L_0000018b7c972cb0;  1 drivers
v0000018b7c9719f0_0 .net "t_All_in1", 0 0, L_0000018b7c972ad0;  1 drivers
v0000018b7c971e50_0 .net "t_RX_DV", 0 0, v0000018b7c96d2f0_0;  1 drivers
v0000018b7c972490_0 .net "t_addr2", 7 0, L_0000018b7c971db0;  1 drivers
v0000018b7c971ef0_0 .net "t_cont_trans", 0 0, v0000018b7c953700_0;  1 drivers
v0000018b7c972990_0 .net "t_cs_ctrl", 0 0, L_0000018b7c972a30;  1 drivers
v0000018b7c971810_0 .net "t_hold_ctrl", 0 0, v0000018b7c953b60_0;  1 drivers
v0000018b7c971310_0 .net "t_in2", 7 0, v0000018b7c96db10_0;  1 drivers
v0000018b7c970ff0_0 .net "t_inicio", 0 0, v0000018b7c954f60_0;  1 drivers
v0000018b7c972710_0 .net "t_n_rx_end", 8 0, L_0000018b7c93f5b0;  1 drivers
v0000018b7c971770_0 .net "t_n_tx_end", 7 0, L_0000018b7c972d50;  1 drivers
v0000018b7c971450_0 .net "t_out_ctrl", 31 0, L_0000018b7c9401f0;  1 drivers
v0000018b7c9718b0_0 .net "t_out_data", 31 0, L_0000018b7c93fb60;  1 drivers
v0000018b7c971090_0 .net "t_out_data_7", 7 0, L_0000018b7c9727b0;  1 drivers
v0000018b7c971130_0 .net "t_send", 0 0, L_0000018b7c972850;  1 drivers
v0000018b7c9711d0_0 .var "t_send_sign", 0 0;
v0000018b7c972350_0 .net "t_trans_ready", 0 0, v0000018b7c9533e0_0;  1 drivers
v0000018b7c971bd0_0 .var "t_wr1", 0 0;
v0000018b7c971f90_0 .var "t_wr1_c", 0 0;
v0000018b7c9723f0_0 .net "t_wr2", 0 0, v0000018b7c953980_0;  1 drivers
v0000018b7c972b70_0 .net "t_wr2_c", 0 0, v0000018b7c953c00_0;  1 drivers
v0000018b7c971590_0 .net "wr_btn", 0 0, v0000018b7c9722b0_0;  1 drivers
v0000018b7c972030_0 .net "wr_i", 0 0, v0000018b7c943b60_0;  1 drivers
E_0000018b7c94c6a0 .event anyedge, v0000018b7c96ebf0_0, v0000018b7c943b60_0;
E_0000018b7c94c420 .event anyedge, v0000018b7c96ebf0_0, v0000018b7c96da70_0, v0000018b7c9538e0_0;
L_0000018b7c9725d0 .part v0000018b7c96ec90_0, 0, 16;
L_0000018b7c972670 .part v0000018b7c96ec90_0, 16, 16;
L_0000018b7c971b30 .part v0000018b7c972c10_0, 8, 7;
L_0000018b7c971d10 .concat [ 7 1 0 0], L_0000018b7c971b30, L_0000018b7c9c3018;
L_0000018b7c971630 .part v0000018b7c972c10_0, 0, 8;
L_0000018b7c9727b0 .part L_0000018b7c93fb60, 0, 8;
S_0000018b7c90bd40 .scope module, "clock_divider_inst" "clock_divider" 5 84, 4 1 0, S_0000018b7c8d0e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /OUTPUT 1 "clk_out";
P_0000018b7c918180 .param/l "CLK_IN_FREQ" 0 4 2, +C4<00000101111101011110000100000000>;
P_0000018b7c9181b8 .param/l "CLK_OUT_FREQ" 0 4 3, +C4<00000000000000110000110101000000>;
P_0000018b7c9181f0 .param/l "DIVISOR" 1 4 9, +C4<0000000000000000000000000000000000000000000000000000000011111010>;
L_0000018b7c93fd20 .functor BUFZ 1, v0000018b7c954920_0, C4<0>, C4<0>, C4<0>;
v0000018b7c9547e0_0 .net "clk_in", 0 0, v0000018b7c9720d0_0;  alias, 1 drivers
v0000018b7c954c40_0 .net "clk_out", 0 0, L_0000018b7c93fd20;  alias, 1 drivers
v0000018b7c954920_0 .var "clk_out_reg", 0 0;
v0000018b7c954380_0 .var "counter", 7 0;
S_0000018b7c90bed0 .scope module, "contador_inst" "contador" 5 110, 6 1 0, S_0000018b7c8d0e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "cont_trans";
    .port_info 3 /INPUT 8 "n_tx_end";
    .port_info 4 /OUTPUT 9 "n_rx_end";
    .port_info 5 /OUTPUT 8 "addr2";
    .port_info 6 /OUTPUT 1 "trans_ready";
P_0000018b7c94c720 .param/l "N" 0 6 1, +C4<00000000000000000000000000000111>;
L_0000018b7c93f5b0 .functor BUFZ 9, v0000018b7c9550a0_0, C4<000000000>, C4<000000000>, C4<000000000>;
v0000018b7c954d80_0 .net "addr2", 7 0, L_0000018b7c971db0;  alias, 1 drivers
v0000018b7c953ac0_0 .net "clk", 0 0, L_0000018b7c93fd20;  alias, 1 drivers
v0000018b7c953340_0 .net "cont_trans", 0 0, v0000018b7c953700_0;  alias, 1 drivers
v0000018b7c9550a0_0 .var "cuenta_trans", 8 0;
v0000018b7c954880_0 .net "n_rx_end", 8 0, L_0000018b7c93f5b0;  alias, 1 drivers
v0000018b7c9549c0_0 .net "n_tx_end", 7 0, L_0000018b7c972d50;  alias, 1 drivers
v0000018b7c954ce0_0 .net "rst", 0 0, v0000018b7c971c70_0;  alias, 1 drivers
v0000018b7c9533e0_0 .var "trans_ready", 0 0;
E_0000018b7c94c9a0 .event posedge, v0000018b7c954c40_0;
L_0000018b7c971db0 .part v0000018b7c9550a0_0, 0, 8;
S_0000018b7c91c6e0 .scope module, "control_register_inst" "registro_control" 5 139, 7 1 0, S_0000018b7c8d0e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 15 "i_data";
    .port_info 3 /INPUT 1 "wr2_c";
    .port_info 4 /INPUT 1 "send_sign";
    .port_info 5 /INPUT 1 "wr1_c";
    .port_info 6 /INPUT 1 "hold_ctrl";
    .port_info 7 /OUTPUT 1 "send";
    .port_info 8 /OUTPUT 1 "cs_ctrl";
    .port_info 9 /OUTPUT 1 "all_1s";
    .port_info 10 /OUTPUT 1 "all_0s";
    .port_info 11 /OUTPUT 8 "n_tx_end";
    .port_info 12 /INPUT 9 "n_rx_end";
    .port_info 13 /OUTPUT 32 "out_ctrl";
P_0000018b7c94c8e0 .param/l "N" 0 7 2, +C4<00000000000000000000000000000111>;
L_0000018b7c9401f0 .functor BUFZ 32, v0000018b7c953660_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018b7c954a60_0 .net "all_0s", 0 0, L_0000018b7c972cb0;  alias, 1 drivers
v0000018b7c9541a0_0 .net "all_1s", 0 0, L_0000018b7c972ad0;  alias, 1 drivers
v0000018b7c954240_0 .net "clk", 0 0, L_0000018b7c93fd20;  alias, 1 drivers
v0000018b7c953660_0 .var "control_register", 31 0;
v0000018b7c9544c0_0 .net "cs_ctrl", 0 0, L_0000018b7c972a30;  alias, 1 drivers
v0000018b7c953d40_0 .net "hold_ctrl", 0 0, v0000018b7c953b60_0;  alias, 1 drivers
v0000018b7c953fc0_0 .net "i_data", 14 0, L_0000018b7c93f9a0;  alias, 1 drivers
v0000018b7c954b00_0 .net "n_rx_end", 8 0, L_0000018b7c93f5b0;  alias, 1 drivers
v0000018b7c954560_0 .net "n_tx_end", 7 0, L_0000018b7c972d50;  alias, 1 drivers
v0000018b7c9538e0_0 .net "out_ctrl", 31 0, L_0000018b7c9401f0;  alias, 1 drivers
v0000018b7c954420_0 .net "rst", 0 0, v0000018b7c971c70_0;  alias, 1 drivers
v0000018b7c953f20_0 .net "send", 0 0, L_0000018b7c972850;  alias, 1 drivers
v0000018b7c954600_0 .net "send_sign", 0 0, v0000018b7c9711d0_0;  1 drivers
v0000018b7c954ba0_0 .net "wr1_c", 0 0, v0000018b7c971f90_0;  1 drivers
v0000018b7c9537a0_0 .net "wr2_c", 0 0, v0000018b7c953c00_0;  alias, 1 drivers
E_0000018b7c94df20 .event posedge, v0000018b7c954ce0_0, v0000018b7c954c40_0;
L_0000018b7c972850 .part v0000018b7c953660_0, 0, 1;
L_0000018b7c972a30 .part v0000018b7c953660_0, 1, 1;
L_0000018b7c972ad0 .part v0000018b7c953660_0, 2, 1;
L_0000018b7c972cb0 .part v0000018b7c953660_0, 3, 1;
L_0000018b7c972d50 .part v0000018b7c953660_0, 4, 8;
S_0000018b7c91c870 .scope module, "fsm_control_spi_inst" "fsm_control_spi" 5 96, 8 3 0, S_0000018b7c8d0e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "send";
    .port_info 3 /INPUT 1 "trans_ready";
    .port_info 4 /INPUT 1 "i_RX_DV";
    .port_info 5 /OUTPUT 1 "inicio";
    .port_info 6 /OUTPUT 1 "cont_trans";
    .port_info 7 /OUTPUT 1 "wr2";
    .port_info 8 /OUTPUT 1 "hold_ctrl";
    .port_info 9 /OUTPUT 1 "wr2_c";
enum0000018b7c879320 .enum4 (2)
   "manda_hold" 2'b00,
   "manda_inicio" 2'b01,
   "inicia_trans" 2'b10
 ;
v0000018b7c9535c0_0 .net "clk", 0 0, L_0000018b7c93fd20;  alias, 1 drivers
v0000018b7c953700_0 .var "cont_trans", 0 0;
v0000018b7c954ec0_0 .var "estado", 1 0;
v0000018b7c953b60_0 .var "hold_ctrl", 0 0;
v0000018b7c953840_0 .net "i_RX_DV", 0 0, v0000018b7c96d2f0_0;  alias, 1 drivers
v0000018b7c954f60_0 .var "inicio", 0 0;
v0000018b7c953520_0 .net "rst", 0 0, v0000018b7c971c70_0;  alias, 1 drivers
v0000018b7c955000_0 .net "send", 0 0, L_0000018b7c972850;  alias, 1 drivers
v0000018b7c953ca0_0 .var "sig_estado", 1 0;
v0000018b7c953480_0 .net "trans_ready", 0 0, v0000018b7c9533e0_0;  alias, 1 drivers
v0000018b7c953980_0 .var "wr2", 0 0;
v0000018b7c953c00_0 .var "wr2_c", 0 0;
E_0000018b7c94df60 .event anyedge, v0000018b7c954ec0_0, v0000018b7c9533e0_0, v0000018b7c953f20_0, v0000018b7c953840_0;
E_0000018b7c94dfa0 .event anyedge, v0000018b7c954ec0_0, v0000018b7c953f20_0, v0000018b7c9533e0_0, v0000018b7c953840_0;
S_0000018b7c8e5550 .scope module, "nivel_a_pulso_inst" "nivel_a_pulso" 5 89, 9 1 0, S_0000018b7c8d0e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 1 "out";
enum0000018b7c878f50 .enum4 (2)
   "ESPERE_INICIO" 2'b00,
   "PULSO" 2'b01
 ;
v0000018b7c953de0_0 .net "clk", 0 0, L_0000018b7c93fd20;  alias, 1 drivers
v0000018b7c953e80_0 .var "estado", 1 0;
v0000018b7c944420_0 .net "in", 0 0, v0000018b7c9722b0_0;  alias, 1 drivers
v0000018b7c943840_0 .var/2u "initialized", 0 0;
v0000018b7c943b60_0 .var "out", 0 0;
v0000018b7c943ac0_0 .var "sig_estado", 1 0;
E_0000018b7c94e060 .event anyedge, v0000018b7c953e80_0, v0000018b7c944420_0;
S_0000018b7c8e56e0 .scope module, "registro_datos_inst" "registro_datos" 5 157, 10 1 0, S_0000018b7c8d0e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "hold_ctrl";
    .port_info 3 /INPUT 8 "addr1";
    .port_info 4 /INPUT 8 "in1";
    .port_info 5 /INPUT 1 "wr1";
    .port_info 6 /INPUT 8 "addr2";
    .port_info 7 /INPUT 1 "wr2";
    .port_info 8 /INPUT 8 "in2";
    .port_info 9 /OUTPUT 32 "out_data";
P_0000018b7c94e0a0 .param/l "N" 0 10 1, +C4<00000000000000000000000000000111>;
L_0000018b7c93fb60 .functor BUFZ 32, L_0000018b7c972df0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018b7c943de0_0 .net *"_ivl_0", 31 0, L_0000018b7c972df0;  1 drivers
v0000018b7c9441a0_0 .net "addr1", 7 0, L_0000018b7c971d10;  alias, 1 drivers
v0000018b7c943e80_0 .net "addr2", 7 0, L_0000018b7c971db0;  alias, 1 drivers
v0000018b7c943fc0_0 .var "address", 7 0;
v0000018b7c944060_0 .net "clk", 0 0, L_0000018b7c93fd20;  alias, 1 drivers
v0000018b7c944100_0 .net "hold_ctrl", 0 0, v0000018b7c953b60_0;  alias, 1 drivers
v0000018b7c944240_0 .net "in1", 7 0, L_0000018b7c971630;  alias, 1 drivers
v0000018b7c96d070_0 .net "in2", 7 0, v0000018b7c96db10_0;  alias, 1 drivers
v0000018b7c96da70_0 .net "out_data", 31 0, L_0000018b7c93fb60;  alias, 1 drivers
v0000018b7c96dcf0 .array "registros", 0 7, 31 0;
v0000018b7c96e6f0_0 .net "rst", 0 0, v0000018b7c971c70_0;  alias, 1 drivers
v0000018b7c96df70_0 .net "wr1", 0 0, v0000018b7c971bd0_0;  1 drivers
v0000018b7c96e330_0 .net "wr2", 0 0, v0000018b7c953980_0;  alias, 1 drivers
E_0000018b7c94e0e0 .event anyedge, v0000018b7c953d40_0, v0000018b7c9441a0_0, v0000018b7c954d80_0;
L_0000018b7c972df0 .array/port v0000018b7c96dcf0, v0000018b7c943fc0_0;
S_0000018b7c8f1280 .scope begin, "write" "write" 10 31, 10 31 0, S_0000018b7c8e56e0;
 .timescale -9 -12;
S_0000018b7c8f1410 .scope begin, "$ivl_foreach0" "$ivl_foreach0" 10 33, 10 33 0, S_0000018b7c8f1280;
 .timescale -9 -12;
v0000018b7c943c00_0 .var/2s "i", 31 0;
S_0000018b7c876370 .scope module, "spi_master_inst" "SPI_Master" 5 121, 11 3 0, S_0000018b7c8d0e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "Clk";
    .port_info 2 /INPUT 8 "i_TX_Byte";
    .port_info 3 /INPUT 1 "inicio";
    .port_info 4 /INPUT 1 "All_in1";
    .port_info 5 /INPUT 1 "All_in0";
    .port_info 6 /INPUT 1 "cs_ctrl";
    .port_info 7 /OUTPUT 1 "o_RX_DV";
    .port_info 8 /OUTPUT 8 "o_RX_Byte";
    .port_info 9 /OUTPUT 1 "o_SPI_Clk";
    .port_info 10 /INPUT 1 "i_SPI_MISO";
    .port_info 11 /OUTPUT 1 "o_SPI_MOSI";
    .port_info 12 /OUTPUT 1 "CSelect";
P_0000018b7c918440 .param/l "CLKS_PER_HALF_BIT" 0 11 5, +C4<00000000000000000000000000000001>;
P_0000018b7c918478 .param/l "ESPERA" 1 11 50, C4<00>;
P_0000018b7c9184b0 .param/l "TRANSF" 1 11 51, C4<01>;
v0000018b7c96e830_0 .net "All_in0", 0 0, L_0000018b7c972cb0;  alias, 1 drivers
v0000018b7c96e1f0_0 .net "All_in1", 0 0, L_0000018b7c972ad0;  alias, 1 drivers
v0000018b7c96e790_0 .var "CSelect", 0 0;
v0000018b7c96d9d0_0 .net "Clk", 0 0, L_0000018b7c93fd20;  alias, 1 drivers
v0000018b7c96d4d0_0 .net "cs_ctrl", 0 0, L_0000018b7c972a30;  alias, 1 drivers
v0000018b7c96dbb0_0 .net "i_SPI_MISO", 0 0, L_0000018b7c93fbd0;  alias, 1 drivers
v0000018b7c96d250_0 .net "i_TX_Byte", 7 0, L_0000018b7c9727b0;  alias, 1 drivers
v0000018b7c96ded0_0 .net "inicio", 0 0, v0000018b7c954f60_0;  alias, 1 drivers
v0000018b7c96d390_0 .var "next_state", 1 0;
v0000018b7c96cfd0_0 .var "o_CS", 0 0;
v0000018b7c96db10_0 .var "o_RX_Byte", 7 0;
v0000018b7c96d2f0_0 .var "o_RX_DV", 0 0;
v0000018b7c96dc50_0 .var "o_SPI_Clk", 0 0;
v0000018b7c96e0b0_0 .var "o_SPI_MOSI", 0 0;
v0000018b7c96e010_0 .var "o_TX_Ready", 0 0;
v0000018b7c96d110_0 .var "r_Leading_Edge", 0 0;
v0000018b7c96d930_0 .var "r_RX_Bit_Count", 2 0;
v0000018b7c96d7f0_0 .var "r_SPI_Clk", 0 0;
v0000018b7c96dd90_0 .var "r_SPI_Clk_Count", 0 0;
v0000018b7c96e5b0_0 .var "r_SPI_Clk_Edges", 4 0;
v0000018b7c96e150_0 .var "r_TX_Bit_Count", 2 0;
v0000018b7c96e3d0_0 .var "r_TX_Byte", 7 0;
v0000018b7c96de30_0 .var "r_TX_DV", 0 0;
v0000018b7c96e290_0 .var "r_Trailing_Edge", 0 0;
v0000018b7c96e470_0 .net "rst", 0 0, v0000018b7c971c70_0;  alias, 1 drivers
v0000018b7c96e510_0 .var "state", 1 0;
E_0000018b7c94e120 .event anyedge, v0000018b7c96e510_0, v0000018b7c954f60_0, v0000018b7c953840_0;
    .scope S_0000018b7c90bd40;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018b7c954380_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018b7c954920_0, 0, 1;
    %end;
    .thread T_0, $init;
    .scope S_0000018b7c90bd40;
T_1 ;
    %wait E_0000018b7c94cfa0;
    %load/vec4 v0000018b7c954380_0;
    %pad/u 64;
    %cmpi/e 249, 0, 64;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018b7c954380_0, 0;
    %load/vec4 v0000018b7c954920_0;
    %inv;
    %assign/vec4 v0000018b7c954920_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000018b7c954380_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000018b7c954380_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000018b7c8e5550;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018b7c943840_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0000018b7c8e5550;
T_3 ;
    %wait E_0000018b7c94c9a0;
    %load/vec4 v0000018b7c943840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018b7c943840_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000018b7c953e80_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000018b7c943ac0_0;
    %assign/vec4 v0000018b7c953e80_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000018b7c8e5550;
T_4 ;
Ewait_0 .event/or E_0000018b7c94e060, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0000018b7c953e80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000018b7c943ac0_0, 0, 2;
    %jmp T_4.3;
T_4.0 ;
    %load/vec4 v0000018b7c944420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000018b7c943ac0_0, 0, 2;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000018b7c943ac0_0, 0, 2;
T_4.5 ;
    %jmp T_4.3;
T_4.1 ;
    %load/vec4 v0000018b7c944420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000018b7c943ac0_0, 0, 2;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000018b7c943ac0_0, 0, 2;
T_4.7 ;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000018b7c8e5550;
T_5 ;
Ewait_1 .event/or E_0000018b7c94e060, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0000018b7c953e80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v0000018b7c944420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.3, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018b7c943b60_0, 0, 1;
    %jmp T_5.4;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018b7c943b60_0, 0, 1;
T_5.4 ;
    %jmp T_5.2;
T_5.1 ;
    %load/vec4 v0000018b7c944420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018b7c943b60_0, 0, 1;
    %jmp T_5.6;
T_5.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018b7c943b60_0, 0, 1;
T_5.6 ;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000018b7c91c870;
T_6 ;
Ewait_2 .event/or E_0000018b7c94dfa0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0000018b7c954ec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000018b7c953ca0_0, 0, 2;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0000018b7c955000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000018b7c953ca0_0, 0, 2;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v0000018b7c955000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000018b7c953ca0_0, 0, 2;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0000018b7c953480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.9, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000018b7c953ca0_0, 0, 2;
T_6.9 ;
T_6.8 ;
T_6.6 ;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0000018b7c955000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.11, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000018b7c953ca0_0, 0, 2;
    %jmp T_6.12;
T_6.11 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000018b7c953ca0_0, 0, 2;
T_6.12 ;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0000018b7c953480_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.15, 9;
    %load/vec4 v0000018b7c953840_0;
    %and;
T_6.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.13, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000018b7c953ca0_0, 0, 2;
    %jmp T_6.14;
T_6.13 ;
    %load/vec4 v0000018b7c953480_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.18, 9;
    %load/vec4 v0000018b7c953840_0;
    %nor/r;
    %and;
T_6.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.16, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000018b7c953ca0_0, 0, 2;
T_6.16 ;
T_6.14 ;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000018b7c91c870;
T_7 ;
    %wait E_0000018b7c94c9a0;
    %load/vec4 v0000018b7c953520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000018b7c954ec0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000018b7c953ca0_0;
    %assign/vec4 v0000018b7c954ec0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000018b7c91c870;
T_8 ;
Ewait_3 .event/or E_0000018b7c94df60, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0000018b7c954ec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v0000018b7c953480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 1, 0, 5;
    %split/vec4 1;
    %store/vec4 v0000018b7c953c00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018b7c953b60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018b7c953980_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018b7c953700_0, 0, 1;
    %store/vec4 v0000018b7c954f60_0, 0, 1;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0000018b7c955000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 2, 0, 5;
    %split/vec4 1;
    %store/vec4 v0000018b7c953c00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018b7c953b60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018b7c953980_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018b7c953700_0, 0, 1;
    %store/vec4 v0000018b7c954f60_0, 0, 1;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0000018b7c955000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %pushi/vec4 0, 0, 5;
    %split/vec4 1;
    %store/vec4 v0000018b7c953c00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018b7c953b60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018b7c953980_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018b7c953700_0, 0, 1;
    %store/vec4 v0000018b7c954f60_0, 0, 1;
T_8.8 ;
T_8.7 ;
T_8.5 ;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v0000018b7c955000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %pushi/vec4 18, 0, 5;
    %split/vec4 1;
    %store/vec4 v0000018b7c953c00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018b7c953b60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018b7c953980_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018b7c953700_0, 0, 1;
    %store/vec4 v0000018b7c954f60_0, 0, 1;
    %jmp T_8.11;
T_8.10 ;
    %load/vec4 v0000018b7c955000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %pushi/vec4 0, 0, 5;
    %split/vec4 1;
    %store/vec4 v0000018b7c953c00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018b7c953b60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018b7c953980_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018b7c953700_0, 0, 1;
    %store/vec4 v0000018b7c954f60_0, 0, 1;
T_8.12 ;
T_8.11 ;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0000018b7c953480_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.16, 9;
    %load/vec4 v0000018b7c953840_0;
    %and;
T_8.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.14, 8;
    %pushi/vec4 14, 0, 5;
    %split/vec4 1;
    %store/vec4 v0000018b7c953c00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018b7c953b60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018b7c953980_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018b7c953700_0, 0, 1;
    %store/vec4 v0000018b7c954f60_0, 0, 1;
    %jmp T_8.15;
T_8.14 ;
    %load/vec4 v0000018b7c953480_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.19, 9;
    %load/vec4 v0000018b7c953840_0;
    %nor/r;
    %and;
T_8.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.17, 8;
    %pushi/vec4 2, 0, 5;
    %split/vec4 1;
    %store/vec4 v0000018b7c953c00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018b7c953b60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018b7c953980_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018b7c953700_0, 0, 1;
    %store/vec4 v0000018b7c954f60_0, 0, 1;
T_8.17 ;
T_8.15 ;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000018b7c90bed0;
T_9 ;
    %wait E_0000018b7c94c9a0;
    %load/vec4 v0000018b7c954ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000018b7c9550a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018b7c9533e0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000018b7c953340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0000018b7c9550a0_0;
    %load/vec4 v0000018b7c9549c0_0;
    %pad/u 9;
    %cmp/e;
    %jmp/0xz  T_9.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018b7c9533e0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000018b7c9550a0_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0000018b7c9550a0_0;
    %load/vec4 v0000018b7c9549c0_0;
    %pad/u 9;
    %cmp/u;
    %jmp/0xz  T_9.6, 5;
    %load/vec4 v0000018b7c9550a0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0000018b7c9550a0_0, 0;
T_9.6 ;
T_9.5 ;
    %jmp T_9.3;
T_9.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018b7c9533e0_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000018b7c876370;
T_10 ;
    %wait E_0000018b7c94c9a0;
    %load/vec4 v0000018b7c96d390_0;
    %assign/vec4 v0000018b7c96e510_0, 0;
    %load/vec4 v0000018b7c96d4d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0000018b7c96cfd0_0;
    %assign/vec4 v0000018b7c96e790_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000018b7c96cfd0_0;
    %inv;
    %assign/vec4 v0000018b7c96e790_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000018b7c876370;
T_11 ;
    %wait E_0000018b7c94e120;
    %load/vec4 v0000018b7c96e510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %jmp T_11.2;
T_11.0 ;
    %load/vec4 v0000018b7c96ded0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.3, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000018b7c96d390_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018b7c96cfd0_0, 0, 1;
    %jmp T_11.4;
T_11.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000018b7c96d390_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018b7c96cfd0_0, 0, 1;
T_11.4 ;
    %jmp T_11.2;
T_11.1 ;
    %load/vec4 v0000018b7c96d2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.5, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000018b7c96d390_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018b7c96cfd0_0, 0, 1;
    %jmp T_11.6;
T_11.5 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000018b7c96d390_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018b7c96cfd0_0, 0, 1;
T_11.6 ;
    %jmp T_11.2;
T_11.2 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000018b7c876370;
T_12 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000018b7c96e510_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000018b7c96d390_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018b7c96cfd0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0000018b7c876370;
T_13 ;
    %wait E_0000018b7c94df20;
    %load/vec4 v0000018b7c96e470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018b7c96e010_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000018b7c96e5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018b7c96d110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018b7c96e290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018b7c96d7f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018b7c96dd90_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018b7c96d110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018b7c96e290_0, 0;
    %load/vec4 v0000018b7c96ded0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018b7c96e010_0, 0;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v0000018b7c96e5b0_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0000018b7c96e5b0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_13.4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018b7c96e010_0, 0;
    %load/vec4 v0000018b7c96dd90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %load/vec4 v0000018b7c96e5b0_0;
    %subi 1, 0, 5;
    %assign/vec4 v0000018b7c96e5b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018b7c96e290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018b7c96dd90_0, 0;
    %load/vec4 v0000018b7c96d7f0_0;
    %inv;
    %assign/vec4 v0000018b7c96d7f0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0000018b7c96dd90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.8, 4;
    %load/vec4 v0000018b7c96e5b0_0;
    %subi 1, 0, 5;
    %assign/vec4 v0000018b7c96e5b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018b7c96d110_0, 0;
    %load/vec4 v0000018b7c96dd90_0;
    %addi 1, 0, 1;
    %assign/vec4 v0000018b7c96dd90_0, 0;
    %load/vec4 v0000018b7c96d7f0_0;
    %inv;
    %assign/vec4 v0000018b7c96d7f0_0, 0;
    %jmp T_13.9;
T_13.8 ;
    %load/vec4 v0000018b7c96dd90_0;
    %addi 1, 0, 1;
    %assign/vec4 v0000018b7c96dd90_0, 0;
T_13.9 ;
T_13.7 ;
    %jmp T_13.5;
T_13.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018b7c96e010_0, 0;
T_13.5 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000018b7c876370;
T_14 ;
    %wait E_0000018b7c94df20;
    %load/vec4 v0000018b7c96e470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018b7c96e3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018b7c96de30_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000018b7c96ded0_0;
    %assign/vec4 v0000018b7c96de30_0, 0;
    %load/vec4 v0000018b7c96ded0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0000018b7c96d250_0;
    %assign/vec4 v0000018b7c96e3d0_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000018b7c876370;
T_15 ;
    %wait E_0000018b7c94df20;
    %load/vec4 v0000018b7c96e470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018b7c96e0b0_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000018b7c96e150_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000018b7c96e010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000018b7c96e150_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0000018b7c96e1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018b7c96e0b0_0, 0;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0000018b7c96e830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018b7c96e0b0_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0000018b7c96de30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.8, 8;
    %load/vec4 v0000018b7c96e3d0_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0000018b7c96e0b0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000018b7c96e150_0, 0;
    %jmp T_15.9;
T_15.8 ;
    %load/vec4 v0000018b7c96e290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.10, 8;
    %load/vec4 v0000018b7c96e150_0;
    %subi 1, 0, 3;
    %assign/vec4 v0000018b7c96e150_0, 0;
    %load/vec4 v0000018b7c96e3d0_0;
    %load/vec4 v0000018b7c96e150_0;
    %part/u 1;
    %assign/vec4 v0000018b7c96e0b0_0, 0;
T_15.10 ;
T_15.9 ;
T_15.7 ;
T_15.5 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000018b7c876370;
T_16 ;
    %wait E_0000018b7c94df20;
    %load/vec4 v0000018b7c96e470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018b7c96db10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018b7c96d2f0_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000018b7c96d930_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018b7c96d2f0_0, 0;
    %load/vec4 v0000018b7c96e010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000018b7c96d930_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0000018b7c96d110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0000018b7c96dbb0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0000018b7c96d930_0;
    %assign/vec4/off/d v0000018b7c96db10_0, 4, 5;
    %load/vec4 v0000018b7c96d930_0;
    %subi 1, 0, 3;
    %assign/vec4 v0000018b7c96d930_0, 0;
    %load/vec4 v0000018b7c96d930_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_16.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018b7c96d2f0_0, 0;
T_16.6 ;
T_16.4 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000018b7c876370;
T_17 ;
    %wait E_0000018b7c94df20;
    %load/vec4 v0000018b7c96e470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018b7c96dc50_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000018b7c96d7f0_0;
    %assign/vec4 v0000018b7c96dc50_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000018b7c91c6e0;
T_18 ;
    %wait E_0000018b7c94df20;
    %load/vec4 v0000018b7c954420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018b7c953660_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000018b7c954ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0000018b7c953fc0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018b7c953660_0, 4, 5;
    %load/vec4 v0000018b7c953fc0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018b7c953660_0, 4, 5;
    %load/vec4 v0000018b7c953fc0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018b7c953660_0, 4, 5;
    %load/vec4 v0000018b7c953fc0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018b7c953660_0, 4, 5;
    %load/vec4 v0000018b7c953fc0_0;
    %parti/s 8, 4, 4;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018b7c953660_0, 4, 5;
T_18.2 ;
    %load/vec4 v0000018b7c9537a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0000018b7c953660_0;
    %parti/s 1, 0, 2;
    %inv;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018b7c953660_0, 4, 5;
T_18.4 ;
    %load/vec4 v0000018b7c953d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0000018b7c954b00_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018b7c953660_0, 4, 5;
T_18.6 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000018b7c8e56e0;
T_19 ;
Ewait_4 .event/or E_0000018b7c94e0e0, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0000018b7c944100_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0000018b7c9441a0_0;
    %store/vec4 v0000018b7c943fc0_0, 0, 8;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000018b7c943e80_0;
    %store/vec4 v0000018b7c943fc0_0, 0, 8;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0000018b7c8e56e0;
T_20 ;
    %wait E_0000018b7c94c9a0;
    %fork t_1, S_0000018b7c8f1280;
    %jmp t_0;
    .scope S_0000018b7c8f1280;
t_1 ;
    %load/vec4 v0000018b7c96e6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %fork t_3, S_0000018b7c8f1410;
    %jmp t_2;
    .scope S_0000018b7c8f1410;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018b7c943c00_0, 0, 32;
T_20.2 ;
    %load/vec4 v0000018b7c943c00_0;
    %cmpi/s 7, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_20.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000018b7c943c00_0;
    %store/vec4a v0000018b7c96dcf0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000018b7c943c00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000018b7c943c00_0, 0, 32;
    %jmp T_20.2;
T_20.3 ;
    %end;
    .scope S_0000018b7c8f1280;
t_2 %join;
T_20.0 ;
    %load/vec4 v0000018b7c96df70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0000018b7c944240_0;
    %pad/u 32;
    %ix/getv 4, v0000018b7c943fc0_0;
    %store/vec4a v0000018b7c96dcf0, 4, 0;
T_20.4 ;
    %load/vec4 v0000018b7c96e330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %pushi/vec4 0, 0, 23;
    %load/vec4 v0000018b7c96d070_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %ix/getv 4, v0000018b7c943fc0_0;
    %store/vec4a v0000018b7c96dcf0, 4, 0;
T_20.6 ;
    %end;
    .scope S_0000018b7c8e56e0;
t_0 %join;
    %jmp T_20;
    .thread T_20;
    .scope S_0000018b7c8d0e10;
T_21 ;
Ewait_5 .event/or E_0000018b7c94c420, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0000018b7c96ebf0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_21.0, 4;
    %load/vec4 v0000018b7c9718b0_0;
    %store/vec4 v0000018b7c96ec90_0, 0, 32;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000018b7c971450_0;
    %store/vec4 v0000018b7c96ec90_0, 0, 32;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0000018b7c8d0e10;
T_22 ;
Ewait_6 .event/or E_0000018b7c94c6a0, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0000018b7c96ebf0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_22.0, 4;
    %load/vec4 v0000018b7c972030_0;
    %store/vec4 v0000018b7c971bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018b7c971f90_0, 0, 1;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0000018b7c972030_0;
    %store/vec4 v0000018b7c971f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018b7c971bd0_0, 0, 1;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0000018b7c8d0c80;
T_23 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018b7c954100_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018b7c955140_0, 0, 1;
    %end;
    .thread T_23, $init;
    .scope S_0000018b7c8d0c80;
T_24 ;
    %wait E_0000018b7c94cfa0;
    %load/vec4 v0000018b7c954100_0;
    %pad/u 64;
    %cmpi/e 249, 0, 64;
    %jmp/0xz  T_24.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018b7c954100_0, 0;
    %load/vec4 v0000018b7c955140_0;
    %inv;
    %assign/vec4 v0000018b7c955140_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000018b7c954100_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000018b7c954100_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000018b7c959270;
T_25 ;
    %delay 5000, 0;
    %load/vec4 v0000018b7c9720d0_0;
    %inv;
    %store/vec4 v0000018b7c9720d0_0, 0, 1;
    %jmp T_25;
    .thread T_25;
    .scope S_0000018b7c959270;
T_26 ;
    %vpi_call/w 3 56 "$dumpfile", "waveformtop.vcd" {0 0 0};
    %vpi_call/w 3 57 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000018b7c959270 {0 0 0};
    %end;
    .thread T_26;
    .scope S_0000018b7c959270;
T_27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018b7c9720d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018b7c971c70_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_27.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_27.1, 5;
    %jmp/1 T_27.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000018b7c94c320;
    %jmp T_27.0;
T_27.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018b7c971c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018b7c972530_0, 0, 1;
    %pushi/vec4 1, 0, 15;
    %store/vec4 v0000018b7c972c10_0, 0, 15;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018b7c9722b0_0, 0, 1;
    %wait E_0000018b7c94c320;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018b7c9722b0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_27.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_27.3, 5;
    %jmp/1 T_27.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000018b7c94c320;
    %jmp T_27.2;
T_27.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018b7c972530_0, 0, 1;
    %pushi/vec4 258, 0, 15;
    %store/vec4 v0000018b7c972c10_0, 0, 15;
    %wait E_0000018b7c94c320;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018b7c9722b0_0, 0, 1;
    %wait E_0000018b7c94c320;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018b7c9722b0_0, 0, 1;
    %wait E_0000018b7c94c320;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018b7c972530_0, 0, 1;
    %pushi/vec4 51, 0, 15;
    %store/vec4 v0000018b7c972c10_0, 0, 15;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018b7c9722b0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_27.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_27.5, 5;
    %jmp/1 T_27.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000018b7c94c320;
    %jmp T_27.4;
T_27.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018b7c9722b0_0, 0, 1;
    %pushi/vec4 80, 0, 32;
T_27.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_27.7, 5;
    %jmp/1 T_27.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000018b7c94c320;
    %jmp T_27.6;
T_27.7 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018b7c972530_0, 0, 1;
    %pushi/vec4 51, 0, 15;
    %store/vec4 v0000018b7c972c10_0, 0, 15;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018b7c9722b0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_27.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_27.9, 5;
    %jmp/1 T_27.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000018b7c94c320;
    %jmp T_27.8;
T_27.9 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018b7c9722b0_0, 0, 1;
    %pushi/vec4 80, 0, 32;
T_27.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_27.11, 5;
    %jmp/1 T_27.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000018b7c94c320;
    %jmp T_27.10;
T_27.11 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018b7c972530_0, 0, 1;
    %pushi/vec4 2, 0, 15;
    %store/vec4 v0000018b7c972c10_0, 0, 15;
    %pushi/vec4 10, 0, 32;
T_27.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_27.13, 5;
    %jmp/1 T_27.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000018b7c94c320;
    %jmp T_27.12;
T_27.13 ;
    %pop/vec4 1;
    %pushi/vec4 258, 0, 15;
    %store/vec4 v0000018b7c972c10_0, 0, 15;
    %pushi/vec4 10, 0, 32;
T_27.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_27.15, 5;
    %jmp/1 T_27.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000018b7c94c320;
    %jmp T_27.14;
T_27.15 ;
    %pop/vec4 1;
    %pushi/vec4 514, 0, 15;
    %store/vec4 v0000018b7c972c10_0, 0, 15;
    %pushi/vec4 10, 0, 32;
T_27.16 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_27.17, 5;
    %jmp/1 T_27.17, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000018b7c94c320;
    %jmp T_27.16;
T_27.17 ;
    %pop/vec4 1;
    %pushi/vec4 770, 0, 15;
    %store/vec4 v0000018b7c972c10_0, 0, 15;
    %pushi/vec4 10, 0, 32;
T_27.18 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_27.19, 5;
    %jmp/1 T_27.19, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000018b7c94c320;
    %jmp T_27.18;
T_27.19 ;
    %pop/vec4 1;
    %vpi_call/w 3 161 "$finish" {0 0 0};
    %end;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "top_tb.sv";
    "clock_divider.sv";
    "top_interfaz_periferico_spi.sv";
    "contador.sv";
    "module_registro_control.sv";
    "fsm_control_spi.sv";
    "nivel_a_pulso.sv";
    "registro_datos.sv";
    "SPI_Master.sv";
