0.7
2020.2
Nov 18 2020
09:20:35
/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.gen/sources_1/ip/axi_uartlite_0/sim/axi_uartlite_0.vhd,1654012300,vhdl,,,,axi_uartlite_0,,,,,,,,
/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sim_1/new/tb.sv,1654012301,systemVerilog,,,,tb,,uvm,,,,,,
/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/clock_divider.sv,1654012301,systemVerilog,,/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/decoder.sv,,clock_divider,,uvm,,,,,,
/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/decoder.sv,1654014979,systemVerilog,,/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/master_axi.sv,,decoder,,uvm,,,,,,
/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/master_axi.sv,1654012301,systemVerilog,,/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/memory.sv,,master_axi,,uvm,,,,,,
/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/memory.sv,1654013875,systemVerilog,,/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/spi.sv,,memory,,uvm,,,,,,
/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/spi.sv,1653406806,systemVerilog,,/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/top.sv,,spi,,uvm,,,,,,
/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/top.sv,1654014786,systemVerilog,,/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sim_1/new/tb.sv,,top,,uvm,,,,,,
