This repository presents a 32 bit Radix-4 Booth Encoded Wallace Tree Multiplier
described in Verilog HDL and synthetized for a Artix-7 FPGA, xc7a50tcsg324-3, 
using Vivado Design Suite 25.1
