// Seed: 1334143798
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout id_10;
  input id_9;
  output id_8;
  inout id_7;
  input id_6;
  input id_5;
  input id_4;
  output id_3;
  inout id_2;
  input id_1;
  always @(posedge 1'b0 or posedge 1)
    if (id_9 - id_2) id_10 <= 1;
    else begin
      #1;
      id_10 <= 1;
    end
endmodule
