#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x27d79a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x28225c0 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x27d5cd0 .functor NOT 1, L_0x284cf90, C4<0>, C4<0>, C4<0>;
L_0x27ee6a0 .functor XOR 8, L_0x284cb20, L_0x284cce0, C4<00000000>, C4<00000000>;
L_0x28239e0 .functor XOR 8, L_0x27ee6a0, L_0x284ce20, C4<00000000>, C4<00000000>;
v0x284a700_0 .net *"_ivl_10", 7 0, L_0x284ce20;  1 drivers
v0x284a800_0 .net *"_ivl_12", 7 0, L_0x28239e0;  1 drivers
v0x284a8e0_0 .net *"_ivl_2", 7 0, L_0x284ca80;  1 drivers
v0x284a9a0_0 .net *"_ivl_4", 7 0, L_0x284cb20;  1 drivers
v0x284aa80_0 .net *"_ivl_6", 7 0, L_0x284cce0;  1 drivers
v0x284abb0_0 .net *"_ivl_8", 7 0, L_0x27ee6a0;  1 drivers
v0x284ac90_0 .net "areset", 0 0, L_0x27d60e0;  1 drivers
v0x284ad30_0 .var "clk", 0 0;
v0x284add0_0 .net "predict_history_dut", 6 0, v0x2849a90_0;  1 drivers
v0x284af20_0 .net "predict_history_ref", 6 0, L_0x284c8f0;  1 drivers
v0x284afc0_0 .net "predict_pc", 6 0, L_0x284bb80;  1 drivers
v0x284b060_0 .net "predict_taken_dut", 0 0, v0x2849cd0_0;  1 drivers
v0x284b100_0 .net "predict_taken_ref", 0 0, L_0x284c730;  1 drivers
v0x284b1a0_0 .net "predict_valid", 0 0, v0x28469c0_0;  1 drivers
v0x284b240_0 .var/2u "stats1", 223 0;
v0x284b2e0_0 .var/2u "strobe", 0 0;
v0x284b3a0_0 .net "tb_match", 0 0, L_0x284cf90;  1 drivers
v0x284b550_0 .net "tb_mismatch", 0 0, L_0x27d5cd0;  1 drivers
v0x284b5f0_0 .net "train_history", 6 0, L_0x284c130;  1 drivers
v0x284b6b0_0 .net "train_mispredicted", 0 0, L_0x284bfd0;  1 drivers
v0x284b750_0 .net "train_pc", 6 0, L_0x284c2c0;  1 drivers
v0x284b810_0 .net "train_taken", 0 0, L_0x284bdb0;  1 drivers
v0x284b8b0_0 .net "train_valid", 0 0, v0x2847340_0;  1 drivers
v0x284b950_0 .net "wavedrom_enable", 0 0, v0x2847410_0;  1 drivers
v0x284b9f0_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x28474b0_0;  1 drivers
v0x284ba90_0 .net "wavedrom_title", 511 0, v0x2847590_0;  1 drivers
L_0x284ca80 .concat [ 7 1 0 0], L_0x284c8f0, L_0x284c730;
L_0x284cb20 .concat [ 7 1 0 0], L_0x284c8f0, L_0x284c730;
L_0x284cce0 .concat [ 7 1 0 0], v0x2849a90_0, v0x2849cd0_0;
L_0x284ce20 .concat [ 7 1 0 0], L_0x284c8f0, L_0x284c730;
L_0x284cf90 .cmp/eeq 8, L_0x284ca80, L_0x28239e0;
S_0x27d5050 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x28225c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x27db410 .param/l "LNT" 0 3 22, C4<01>;
P_0x27db450 .param/l "LT" 0 3 22, C4<10>;
P_0x27db490 .param/l "SNT" 0 3 22, C4<00>;
P_0x27db4d0 .param/l "ST" 0 3 22, C4<11>;
P_0x27db510 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x27d65c0 .functor XOR 7, v0x2844b60_0, L_0x284bb80, C4<0000000>, C4<0000000>;
L_0x27ff930 .functor XOR 7, L_0x284c130, L_0x284c2c0, C4<0000000>, C4<0000000>;
v0x2812cc0_0 .net *"_ivl_11", 0 0, L_0x284c640;  1 drivers
L_0x7f15f50ce1c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2812f90_0 .net *"_ivl_12", 0 0, L_0x7f15f50ce1c8;  1 drivers
L_0x7f15f50ce210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x27d5d40_0 .net *"_ivl_16", 6 0, L_0x7f15f50ce210;  1 drivers
v0x27d5f80_0 .net *"_ivl_4", 1 0, L_0x284c450;  1 drivers
v0x27d6150_0 .net *"_ivl_6", 8 0, L_0x284c550;  1 drivers
L_0x7f15f50ce180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x27d66b0_0 .net *"_ivl_9", 1 0, L_0x7f15f50ce180;  1 drivers
v0x2844840_0 .net "areset", 0 0, L_0x27d60e0;  alias, 1 drivers
v0x2844900_0 .net "clk", 0 0, v0x284ad30_0;  1 drivers
v0x28449c0 .array "pht", 0 127, 1 0;
v0x2844a80_0 .net "predict_history", 6 0, L_0x284c8f0;  alias, 1 drivers
v0x2844b60_0 .var "predict_history_r", 6 0;
v0x2844c40_0 .net "predict_index", 6 0, L_0x27d65c0;  1 drivers
v0x2844d20_0 .net "predict_pc", 6 0, L_0x284bb80;  alias, 1 drivers
v0x2844e00_0 .net "predict_taken", 0 0, L_0x284c730;  alias, 1 drivers
v0x2844ec0_0 .net "predict_valid", 0 0, v0x28469c0_0;  alias, 1 drivers
v0x2844f80_0 .net "train_history", 6 0, L_0x284c130;  alias, 1 drivers
v0x2845060_0 .net "train_index", 6 0, L_0x27ff930;  1 drivers
v0x2845140_0 .net "train_mispredicted", 0 0, L_0x284bfd0;  alias, 1 drivers
v0x2845200_0 .net "train_pc", 6 0, L_0x284c2c0;  alias, 1 drivers
v0x28452e0_0 .net "train_taken", 0 0, L_0x284bdb0;  alias, 1 drivers
v0x28453a0_0 .net "train_valid", 0 0, v0x2847340_0;  alias, 1 drivers
E_0x27e5320 .event posedge, v0x2844840_0, v0x2844900_0;
L_0x284c450 .array/port v0x28449c0, L_0x284c550;
L_0x284c550 .concat [ 7 2 0 0], L_0x27d65c0, L_0x7f15f50ce180;
L_0x284c640 .part L_0x284c450, 1, 1;
L_0x284c730 .functor MUXZ 1, L_0x7f15f50ce1c8, L_0x284c640, v0x28469c0_0, C4<>;
L_0x284c8f0 .functor MUXZ 7, L_0x7f15f50ce210, v0x2844b60_0, v0x28469c0_0, C4<>;
S_0x27fec60 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 30, 3 30 0, S_0x27d5050;
 .timescale -12 -12;
v0x28128a0_0 .var/i "i", 31 0;
S_0x28455c0 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x28225c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x2845770 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x27d60e0 .functor BUFZ 1, v0x2846a90_0, C4<0>, C4<0>, C4<0>;
L_0x7f15f50ce0a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2846250_0 .net *"_ivl_10", 0 0, L_0x7f15f50ce0a8;  1 drivers
L_0x7f15f50ce0f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x2846330_0 .net *"_ivl_14", 6 0, L_0x7f15f50ce0f0;  1 drivers
L_0x7f15f50ce138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x2846410_0 .net *"_ivl_18", 6 0, L_0x7f15f50ce138;  1 drivers
L_0x7f15f50ce018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x28464d0_0 .net *"_ivl_2", 6 0, L_0x7f15f50ce018;  1 drivers
L_0x7f15f50ce060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x28465b0_0 .net *"_ivl_6", 0 0, L_0x7f15f50ce060;  1 drivers
v0x28466e0_0 .net "areset", 0 0, L_0x27d60e0;  alias, 1 drivers
v0x2846780_0 .net "clk", 0 0, v0x284ad30_0;  alias, 1 drivers
v0x2846850_0 .net "predict_pc", 6 0, L_0x284bb80;  alias, 1 drivers
v0x2846920_0 .var "predict_pc_r", 6 0;
v0x28469c0_0 .var "predict_valid", 0 0;
v0x2846a90_0 .var "reset", 0 0;
v0x2846b30_0 .net "tb_match", 0 0, L_0x284cf90;  alias, 1 drivers
v0x2846bf0_0 .net "train_history", 6 0, L_0x284c130;  alias, 1 drivers
v0x2846ce0_0 .var "train_history_r", 6 0;
v0x2846da0_0 .net "train_mispredicted", 0 0, L_0x284bfd0;  alias, 1 drivers
v0x2846e70_0 .var "train_mispredicted_r", 0 0;
v0x2846f10_0 .net "train_pc", 6 0, L_0x284c2c0;  alias, 1 drivers
v0x2847110_0 .var "train_pc_r", 6 0;
v0x28471d0_0 .net "train_taken", 0 0, L_0x284bdb0;  alias, 1 drivers
v0x28472a0_0 .var "train_taken_r", 0 0;
v0x2847340_0 .var "train_valid", 0 0;
v0x2847410_0 .var "wavedrom_enable", 0 0;
v0x28474b0_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x2847590_0 .var "wavedrom_title", 511 0;
E_0x27e47c0/0 .event negedge, v0x2844900_0;
E_0x27e47c0/1 .event posedge, v0x2844900_0;
E_0x27e47c0 .event/or E_0x27e47c0/0, E_0x27e47c0/1;
L_0x284bb80 .functor MUXZ 7, L_0x7f15f50ce018, v0x2846920_0, v0x28469c0_0, C4<>;
L_0x284bdb0 .functor MUXZ 1, L_0x7f15f50ce060, v0x28472a0_0, v0x2847340_0, C4<>;
L_0x284bfd0 .functor MUXZ 1, L_0x7f15f50ce0a8, v0x2846e70_0, v0x2847340_0, C4<>;
L_0x284c130 .functor MUXZ 7, L_0x7f15f50ce0f0, v0x2846ce0_0, v0x2847340_0, C4<>;
L_0x284c2c0 .functor MUXZ 7, L_0x7f15f50ce138, v0x2847110_0, v0x2847340_0, C4<>;
S_0x2845830 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x28455c0;
 .timescale -12 -12;
v0x2845a90_0 .var/2u "arfail", 0 0;
v0x2845b70_0 .var "async", 0 0;
v0x2845c30_0 .var/2u "datafail", 0 0;
v0x2845cd0_0 .var/2u "srfail", 0 0;
E_0x27e4570 .event posedge, v0x2844900_0;
E_0x27c79f0 .event negedge, v0x2844900_0;
TD_tb.stim1.reset_test ;
    %wait E_0x27e4570;
    %wait E_0x27e4570;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2846a90_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27e4570;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x27c79f0;
    %load/vec4 v0x2846b30_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x2845c30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2846a90_0, 0;
    %wait E_0x27e4570;
    %load/vec4 v0x2846b30_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x2845a90_0, 0, 1;
    %wait E_0x27e4570;
    %load/vec4 v0x2846b30_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x2845cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2846a90_0, 0;
    %load/vec4 v0x2845cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x2845a90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x2845b70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x2845c30_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x2845b70_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x2845d90 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x28455c0;
 .timescale -12 -12;
v0x2845f90_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2846070 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x28455c0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2847810 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x28225c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
v0x2848710_0 .net "areset", 0 0, L_0x27d60e0;  alias, 1 drivers
v0x2848820_0 .net "clk", 0 0, v0x284ad30_0;  alias, 1 drivers
v0x2848930_0 .var "global_history", 6 0;
v0x28489d0 .array "pht", 127 0, 1 0;
v0x2849a90_0 .var "predict_history", 6 0;
v0x2849bc0_0 .net "predict_pc", 6 0, L_0x284bb80;  alias, 1 drivers
v0x2849cd0_0 .var "predict_taken", 0 0;
v0x2849d90_0 .net "predict_valid", 0 0, v0x28469c0_0;  alias, 1 drivers
v0x2849e80_0 .net "train_history", 6 0, L_0x284c130;  alias, 1 drivers
v0x2849f40_0 .net "train_mispredicted", 0 0, L_0x284bfd0;  alias, 1 drivers
v0x284a030_0 .net "train_pc", 6 0, L_0x284c2c0;  alias, 1 drivers
v0x284a140_0 .net "train_taken", 0 0, L_0x284bdb0;  alias, 1 drivers
v0x284a230_0 .net "train_valid", 0 0, v0x2847340_0;  alias, 1 drivers
v0x28489d0_0 .array/port v0x28489d0, 0;
E_0x282a380/0 .event anyedge, v0x2844ec0_0, v0x2844d20_0, v0x2848930_0, v0x28489d0_0;
v0x28489d0_1 .array/port v0x28489d0, 1;
v0x28489d0_2 .array/port v0x28489d0, 2;
v0x28489d0_3 .array/port v0x28489d0, 3;
v0x28489d0_4 .array/port v0x28489d0, 4;
E_0x282a380/1 .event anyedge, v0x28489d0_1, v0x28489d0_2, v0x28489d0_3, v0x28489d0_4;
v0x28489d0_5 .array/port v0x28489d0, 5;
v0x28489d0_6 .array/port v0x28489d0, 6;
v0x28489d0_7 .array/port v0x28489d0, 7;
v0x28489d0_8 .array/port v0x28489d0, 8;
E_0x282a380/2 .event anyedge, v0x28489d0_5, v0x28489d0_6, v0x28489d0_7, v0x28489d0_8;
v0x28489d0_9 .array/port v0x28489d0, 9;
v0x28489d0_10 .array/port v0x28489d0, 10;
v0x28489d0_11 .array/port v0x28489d0, 11;
v0x28489d0_12 .array/port v0x28489d0, 12;
E_0x282a380/3 .event anyedge, v0x28489d0_9, v0x28489d0_10, v0x28489d0_11, v0x28489d0_12;
v0x28489d0_13 .array/port v0x28489d0, 13;
v0x28489d0_14 .array/port v0x28489d0, 14;
v0x28489d0_15 .array/port v0x28489d0, 15;
v0x28489d0_16 .array/port v0x28489d0, 16;
E_0x282a380/4 .event anyedge, v0x28489d0_13, v0x28489d0_14, v0x28489d0_15, v0x28489d0_16;
v0x28489d0_17 .array/port v0x28489d0, 17;
v0x28489d0_18 .array/port v0x28489d0, 18;
v0x28489d0_19 .array/port v0x28489d0, 19;
v0x28489d0_20 .array/port v0x28489d0, 20;
E_0x282a380/5 .event anyedge, v0x28489d0_17, v0x28489d0_18, v0x28489d0_19, v0x28489d0_20;
v0x28489d0_21 .array/port v0x28489d0, 21;
v0x28489d0_22 .array/port v0x28489d0, 22;
v0x28489d0_23 .array/port v0x28489d0, 23;
v0x28489d0_24 .array/port v0x28489d0, 24;
E_0x282a380/6 .event anyedge, v0x28489d0_21, v0x28489d0_22, v0x28489d0_23, v0x28489d0_24;
v0x28489d0_25 .array/port v0x28489d0, 25;
v0x28489d0_26 .array/port v0x28489d0, 26;
v0x28489d0_27 .array/port v0x28489d0, 27;
v0x28489d0_28 .array/port v0x28489d0, 28;
E_0x282a380/7 .event anyedge, v0x28489d0_25, v0x28489d0_26, v0x28489d0_27, v0x28489d0_28;
v0x28489d0_29 .array/port v0x28489d0, 29;
v0x28489d0_30 .array/port v0x28489d0, 30;
v0x28489d0_31 .array/port v0x28489d0, 31;
v0x28489d0_32 .array/port v0x28489d0, 32;
E_0x282a380/8 .event anyedge, v0x28489d0_29, v0x28489d0_30, v0x28489d0_31, v0x28489d0_32;
v0x28489d0_33 .array/port v0x28489d0, 33;
v0x28489d0_34 .array/port v0x28489d0, 34;
v0x28489d0_35 .array/port v0x28489d0, 35;
v0x28489d0_36 .array/port v0x28489d0, 36;
E_0x282a380/9 .event anyedge, v0x28489d0_33, v0x28489d0_34, v0x28489d0_35, v0x28489d0_36;
v0x28489d0_37 .array/port v0x28489d0, 37;
v0x28489d0_38 .array/port v0x28489d0, 38;
v0x28489d0_39 .array/port v0x28489d0, 39;
v0x28489d0_40 .array/port v0x28489d0, 40;
E_0x282a380/10 .event anyedge, v0x28489d0_37, v0x28489d0_38, v0x28489d0_39, v0x28489d0_40;
v0x28489d0_41 .array/port v0x28489d0, 41;
v0x28489d0_42 .array/port v0x28489d0, 42;
v0x28489d0_43 .array/port v0x28489d0, 43;
v0x28489d0_44 .array/port v0x28489d0, 44;
E_0x282a380/11 .event anyedge, v0x28489d0_41, v0x28489d0_42, v0x28489d0_43, v0x28489d0_44;
v0x28489d0_45 .array/port v0x28489d0, 45;
v0x28489d0_46 .array/port v0x28489d0, 46;
v0x28489d0_47 .array/port v0x28489d0, 47;
v0x28489d0_48 .array/port v0x28489d0, 48;
E_0x282a380/12 .event anyedge, v0x28489d0_45, v0x28489d0_46, v0x28489d0_47, v0x28489d0_48;
v0x28489d0_49 .array/port v0x28489d0, 49;
v0x28489d0_50 .array/port v0x28489d0, 50;
v0x28489d0_51 .array/port v0x28489d0, 51;
v0x28489d0_52 .array/port v0x28489d0, 52;
E_0x282a380/13 .event anyedge, v0x28489d0_49, v0x28489d0_50, v0x28489d0_51, v0x28489d0_52;
v0x28489d0_53 .array/port v0x28489d0, 53;
v0x28489d0_54 .array/port v0x28489d0, 54;
v0x28489d0_55 .array/port v0x28489d0, 55;
v0x28489d0_56 .array/port v0x28489d0, 56;
E_0x282a380/14 .event anyedge, v0x28489d0_53, v0x28489d0_54, v0x28489d0_55, v0x28489d0_56;
v0x28489d0_57 .array/port v0x28489d0, 57;
v0x28489d0_58 .array/port v0x28489d0, 58;
v0x28489d0_59 .array/port v0x28489d0, 59;
v0x28489d0_60 .array/port v0x28489d0, 60;
E_0x282a380/15 .event anyedge, v0x28489d0_57, v0x28489d0_58, v0x28489d0_59, v0x28489d0_60;
v0x28489d0_61 .array/port v0x28489d0, 61;
v0x28489d0_62 .array/port v0x28489d0, 62;
v0x28489d0_63 .array/port v0x28489d0, 63;
v0x28489d0_64 .array/port v0x28489d0, 64;
E_0x282a380/16 .event anyedge, v0x28489d0_61, v0x28489d0_62, v0x28489d0_63, v0x28489d0_64;
v0x28489d0_65 .array/port v0x28489d0, 65;
v0x28489d0_66 .array/port v0x28489d0, 66;
v0x28489d0_67 .array/port v0x28489d0, 67;
v0x28489d0_68 .array/port v0x28489d0, 68;
E_0x282a380/17 .event anyedge, v0x28489d0_65, v0x28489d0_66, v0x28489d0_67, v0x28489d0_68;
v0x28489d0_69 .array/port v0x28489d0, 69;
v0x28489d0_70 .array/port v0x28489d0, 70;
v0x28489d0_71 .array/port v0x28489d0, 71;
v0x28489d0_72 .array/port v0x28489d0, 72;
E_0x282a380/18 .event anyedge, v0x28489d0_69, v0x28489d0_70, v0x28489d0_71, v0x28489d0_72;
v0x28489d0_73 .array/port v0x28489d0, 73;
v0x28489d0_74 .array/port v0x28489d0, 74;
v0x28489d0_75 .array/port v0x28489d0, 75;
v0x28489d0_76 .array/port v0x28489d0, 76;
E_0x282a380/19 .event anyedge, v0x28489d0_73, v0x28489d0_74, v0x28489d0_75, v0x28489d0_76;
v0x28489d0_77 .array/port v0x28489d0, 77;
v0x28489d0_78 .array/port v0x28489d0, 78;
v0x28489d0_79 .array/port v0x28489d0, 79;
v0x28489d0_80 .array/port v0x28489d0, 80;
E_0x282a380/20 .event anyedge, v0x28489d0_77, v0x28489d0_78, v0x28489d0_79, v0x28489d0_80;
v0x28489d0_81 .array/port v0x28489d0, 81;
v0x28489d0_82 .array/port v0x28489d0, 82;
v0x28489d0_83 .array/port v0x28489d0, 83;
v0x28489d0_84 .array/port v0x28489d0, 84;
E_0x282a380/21 .event anyedge, v0x28489d0_81, v0x28489d0_82, v0x28489d0_83, v0x28489d0_84;
v0x28489d0_85 .array/port v0x28489d0, 85;
v0x28489d0_86 .array/port v0x28489d0, 86;
v0x28489d0_87 .array/port v0x28489d0, 87;
v0x28489d0_88 .array/port v0x28489d0, 88;
E_0x282a380/22 .event anyedge, v0x28489d0_85, v0x28489d0_86, v0x28489d0_87, v0x28489d0_88;
v0x28489d0_89 .array/port v0x28489d0, 89;
v0x28489d0_90 .array/port v0x28489d0, 90;
v0x28489d0_91 .array/port v0x28489d0, 91;
v0x28489d0_92 .array/port v0x28489d0, 92;
E_0x282a380/23 .event anyedge, v0x28489d0_89, v0x28489d0_90, v0x28489d0_91, v0x28489d0_92;
v0x28489d0_93 .array/port v0x28489d0, 93;
v0x28489d0_94 .array/port v0x28489d0, 94;
v0x28489d0_95 .array/port v0x28489d0, 95;
v0x28489d0_96 .array/port v0x28489d0, 96;
E_0x282a380/24 .event anyedge, v0x28489d0_93, v0x28489d0_94, v0x28489d0_95, v0x28489d0_96;
v0x28489d0_97 .array/port v0x28489d0, 97;
v0x28489d0_98 .array/port v0x28489d0, 98;
v0x28489d0_99 .array/port v0x28489d0, 99;
v0x28489d0_100 .array/port v0x28489d0, 100;
E_0x282a380/25 .event anyedge, v0x28489d0_97, v0x28489d0_98, v0x28489d0_99, v0x28489d0_100;
v0x28489d0_101 .array/port v0x28489d0, 101;
v0x28489d0_102 .array/port v0x28489d0, 102;
v0x28489d0_103 .array/port v0x28489d0, 103;
v0x28489d0_104 .array/port v0x28489d0, 104;
E_0x282a380/26 .event anyedge, v0x28489d0_101, v0x28489d0_102, v0x28489d0_103, v0x28489d0_104;
v0x28489d0_105 .array/port v0x28489d0, 105;
v0x28489d0_106 .array/port v0x28489d0, 106;
v0x28489d0_107 .array/port v0x28489d0, 107;
v0x28489d0_108 .array/port v0x28489d0, 108;
E_0x282a380/27 .event anyedge, v0x28489d0_105, v0x28489d0_106, v0x28489d0_107, v0x28489d0_108;
v0x28489d0_109 .array/port v0x28489d0, 109;
v0x28489d0_110 .array/port v0x28489d0, 110;
v0x28489d0_111 .array/port v0x28489d0, 111;
v0x28489d0_112 .array/port v0x28489d0, 112;
E_0x282a380/28 .event anyedge, v0x28489d0_109, v0x28489d0_110, v0x28489d0_111, v0x28489d0_112;
v0x28489d0_113 .array/port v0x28489d0, 113;
v0x28489d0_114 .array/port v0x28489d0, 114;
v0x28489d0_115 .array/port v0x28489d0, 115;
v0x28489d0_116 .array/port v0x28489d0, 116;
E_0x282a380/29 .event anyedge, v0x28489d0_113, v0x28489d0_114, v0x28489d0_115, v0x28489d0_116;
v0x28489d0_117 .array/port v0x28489d0, 117;
v0x28489d0_118 .array/port v0x28489d0, 118;
v0x28489d0_119 .array/port v0x28489d0, 119;
v0x28489d0_120 .array/port v0x28489d0, 120;
E_0x282a380/30 .event anyedge, v0x28489d0_117, v0x28489d0_118, v0x28489d0_119, v0x28489d0_120;
v0x28489d0_121 .array/port v0x28489d0, 121;
v0x28489d0_122 .array/port v0x28489d0, 122;
v0x28489d0_123 .array/port v0x28489d0, 123;
v0x28489d0_124 .array/port v0x28489d0, 124;
E_0x282a380/31 .event anyedge, v0x28489d0_121, v0x28489d0_122, v0x28489d0_123, v0x28489d0_124;
v0x28489d0_125 .array/port v0x28489d0, 125;
v0x28489d0_126 .array/port v0x28489d0, 126;
v0x28489d0_127 .array/port v0x28489d0, 127;
E_0x282a380/32 .event anyedge, v0x28489d0_125, v0x28489d0_126, v0x28489d0_127;
E_0x282a380 .event/or E_0x282a380/0, E_0x282a380/1, E_0x282a380/2, E_0x282a380/3, E_0x282a380/4, E_0x282a380/5, E_0x282a380/6, E_0x282a380/7, E_0x282a380/8, E_0x282a380/9, E_0x282a380/10, E_0x282a380/11, E_0x282a380/12, E_0x282a380/13, E_0x282a380/14, E_0x282a380/15, E_0x282a380/16, E_0x282a380/17, E_0x282a380/18, E_0x282a380/19, E_0x282a380/20, E_0x282a380/21, E_0x282a380/22, E_0x282a380/23, E_0x282a380/24, E_0x282a380/25, E_0x282a380/26, E_0x282a380/27, E_0x282a380/28, E_0x282a380/29, E_0x282a380/30, E_0x282a380/31, E_0x282a380/32;
S_0x2847f60 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 47, 4 47 0, S_0x2847810;
 .timescale 0 0;
v0x2848160_0 .var/2s "i", 31 0;
S_0x2848260 .scope function.vec4.s7, "hash_index" "hash_index" 4 24, 4 24 0, S_0x2847810;
 .timescale 0 0;
; Variable hash_index is vec4 return value of scope S_0x2848260
v0x2848540_0 .var "history", 6 0;
v0x2848620_0 .var "pc", 6 0;
TD_tb.top_module1.hash_index ;
    %load/vec4 v0x2848620_0;
    %load/vec4 v0x2848540_0;
    %xor;
    %ret/vec4 0, 0, 7;  Assign to hash_index (store_vec4_to_lval)
    %end;
S_0x284a4e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x28225c0;
 .timescale -12 -12;
E_0x282a670 .event anyedge, v0x284b2e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_4.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.11, 5;
    %jmp/1 T_4.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x284b2e0_0;
    %nor/r;
    %assign/vec4 v0x284b2e0_0, 0;
    %wait E_0x282a670;
    %jmp T_4.10;
T_4.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x28455c0;
T_5 ;
    %wait E_0x27e4570;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2846a90_0, 0;
    %wait E_0x27e4570;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2846a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28469c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2846e70_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x2846ce0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x2847110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28472a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2847340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28469c0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x2846920_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2845b70_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x2845830;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2846070;
    %join;
    %wait E_0x27e4570;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2846a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28469c0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x2846920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28469c0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2846ce0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x2847110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28472a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2847340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2846e70_0, 0;
    %wait E_0x27c79f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2846a90_0, 0;
    %wait E_0x27e4570;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2847340_0, 0;
    %wait E_0x27e4570;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x2846ce0_0, 0;
    %wait E_0x27e4570;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2847340_0, 0;
    %pushi/vec4 4, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27e4570;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2846ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28472a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2847340_0, 0;
    %wait E_0x27e4570;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2847340_0, 0;
    %pushi/vec4 8, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27e4570;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2846070;
    %join;
    %wait E_0x27e4570;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2846a90_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x2846920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28469c0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2846ce0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x2847110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28472a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2847340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2846e70_0, 0;
    %wait E_0x27c79f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2846a90_0, 0;
    %wait E_0x27e4570;
    %wait E_0x27e4570;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2847340_0, 0;
    %wait E_0x27e4570;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2847340_0, 0;
    %wait E_0x27e4570;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2847340_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x2846ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28472a0_0, 0;
    %wait E_0x27e4570;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2847340_0, 0;
    %pushi/vec4 4, 0, 32;
T_5.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.5, 5;
    %jmp/1 T_5.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27e4570;
    %jmp T_5.4;
T_5.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2846ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28472a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2847340_0, 0;
    %wait E_0x27e4570;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2847340_0, 0;
    %wait E_0x27e4570;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2847340_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x2846ce0_0, 0;
    %wait E_0x27e4570;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2847340_0, 0;
    %pushi/vec4 3, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27e4570;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2846070;
    %join;
    %pushi/vec4 1000, 0, 32;
T_5.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.9, 5;
    %jmp/1 T_5.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27e47c0;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x2847340_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28472a0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x2847110_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x2846920_0, 0;
    %assign/vec4 v0x28469c0_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x2846ce0_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x2846e70_0, 0;
    %jmp T_5.8;
T_5.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x27d5050;
T_6 ;
    %wait E_0x27e5320;
    %load/vec4 v0x2844840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %fork t_1, S_0x27fec60;
    %jmp t_0;
    .scope S_0x27fec60;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28128a0_0, 0, 32;
T_6.2 ; Top of for-loop 
    %load/vec4 v0x28128a0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x28128a0_0;
    %store/vec4a v0x28449c0, 4, 0;
T_6.4 ; for-loop step statement
    %load/vec4 v0x28128a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x28128a0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ; for-loop exit label
    %end;
    .scope S_0x27d5050;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x2844b60_0, 0, 7;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x2844ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %load/vec4 v0x2844b60_0;
    %load/vec4 v0x2844e00_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x2844b60_0, 0;
T_6.5 ;
    %load/vec4 v0x28453a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %load/vec4 v0x2845060_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x28449c0, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_6.11, 5;
    %load/vec4 v0x28452e0_0;
    %and;
T_6.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.9, 8;
    %load/vec4 v0x2845060_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x28449c0, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x2845060_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x28449c0, 0, 4;
    %jmp T_6.10;
T_6.9 ;
    %load/vec4 v0x2845060_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x28449c0, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_6.14, 5;
    %load/vec4 v0x28452e0_0;
    %nor/r;
    %and;
T_6.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %load/vec4 v0x2845060_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x28449c0, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x2845060_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x28449c0, 0, 4;
T_6.12 ;
T_6.10 ;
    %load/vec4 v0x2845140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.15, 8;
    %load/vec4 v0x2844f80_0;
    %load/vec4 v0x28452e0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x2844b60_0, 0;
T_6.15 ;
T_6.7 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x2847810;
T_7 ;
    %wait E_0x282a380;
    %load/vec4 v0x2849d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x2849bc0_0;
    %load/vec4 v0x2848930_0;
    %store/vec4 v0x2848540_0, 0, 7;
    %store/vec4 v0x2848620_0, 0, 7;
    %callf/vec4 TD_tb.top_module1.hash_index, S_0x2848260;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x28489d0, 4;
    %parti/s 1, 1, 2;
    %store/vec4 v0x2849cd0_0, 0, 1;
    %load/vec4 v0x2848930_0;
    %store/vec4 v0x2849a90_0, 0, 7;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2849cd0_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x2849a90_0, 0, 7;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x2847810;
T_8 ;
    %wait E_0x27e5320;
    %load/vec4 v0x2848710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2848930_0, 0;
    %fork t_3, S_0x2847f60;
    %jmp t_2;
    .scope S_0x2847f60;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2848160_0, 0, 32;
T_8.2 ; Top of for-loop 
    %load/vec4 v0x2848160_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 2, 0, 2;
    %ix/getv/s 3, v0x2848160_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x28489d0, 0, 4;
T_8.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2848160_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x2848160_0, 0, 32;
    %jmp T_8.2;
T_8.3 ; for-loop exit label
    %end;
    .scope S_0x2847810;
t_2 %join;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x284a230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.5, 8;
    %load/vec4 v0x284a140_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.7, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_8.8, 8;
T_8.7 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_8.8, 8;
 ; End of false expr.
    %blend;
T_8.8;
    %load/vec4 v0x284a030_0;
    %load/vec4 v0x2849e80_0;
    %store/vec4 v0x2848540_0, 0, 7;
    %store/vec4 v0x2848620_0, 0, 7;
    %callf/vec4 TD_tb.top_module1.hash_index, S_0x2848260;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x28489d0, 0, 4;
    %load/vec4 v0x2849f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.9, 8;
    %load/vec4 v0x2849e80_0;
    %assign/vec4 v0x2848930_0, 0;
    %jmp T_8.10;
T_8.9 ;
    %load/vec4 v0x2848930_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x284a140_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x2848930_0, 0;
T_8.10 ;
T_8.5 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x28225c0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x284ad30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x284b2e0_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0x28225c0;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x284ad30_0;
    %inv;
    %store/vec4 v0x284ad30_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x28225c0;
T_11 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2846780_0, v0x284b550_0, v0x284ad30_0, v0x284ac90_0, v0x284b1a0_0, v0x284afc0_0, v0x284b8b0_0, v0x284b810_0, v0x284b6b0_0, v0x284b5f0_0, v0x284b750_0, v0x284b100_0, v0x284b060_0, v0x284af20_0, v0x284add0_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x28225c0;
T_12 ;
    %load/vec4 v0x284b240_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x284b240_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x284b240_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_12.1 ;
    %load/vec4 v0x284b240_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x284b240_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x284b240_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_12.3 ;
    %load/vec4 v0x284b240_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x284b240_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x284b240_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x284b240_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0x28225c0;
T_13 ;
    %wait E_0x27e47c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x284b240_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x284b240_0, 4, 32;
    %load/vec4 v0x284b3a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x284b240_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x284b240_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x284b240_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x284b240_0, 4, 32;
T_13.0 ;
    %load/vec4 v0x284b100_0;
    %load/vec4 v0x284b100_0;
    %load/vec4 v0x284b060_0;
    %xor;
    %load/vec4 v0x284b100_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x284b240_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x284b240_0, 4, 32;
T_13.6 ;
    %load/vec4 v0x284b240_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x284b240_0, 4, 32;
T_13.4 ;
    %load/vec4 v0x284af20_0;
    %load/vec4 v0x284af20_0;
    %load/vec4 v0x284add0_0;
    %xor;
    %load/vec4 v0x284af20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.8, 6;
    %load/vec4 v0x284b240_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x284b240_0, 4, 32;
T_13.10 ;
    %load/vec4 v0x284b240_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x284b240_0, 4, 32;
T_13.8 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/gshare/iter0/response21/top_module.sv";
