[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/UnitDefParam/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/UnitDefParam/top.v".
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/UnitDefParam/def.v".
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/UnitDefParam/small.v".
[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/UnitDefParam/top.v".
AST_DEBUG_BEGIN
Count: 351
LIB: work
FILE: ${SURELOG_DIR}/tests/UnitDefParam/top.v
n<> u<350> t<Top_level_rule> c<1> l<1:1> el<62:1>
  n<> u<1> t<Null_rule> p<350> s<349> l<1:1>
  n<> u<349> t<Source_text> p<350> c<27> l<1:1> el<60:10>
    n<> u<27> t<Description> p<349> c<26> s<60> l<1:1> el<5:10>
      n<> u<26> t<Module_declaration> p<27> c<5> l<1:1> el<5:10>
        n<> u<5> t<Module_nonansi_header> p<26> c<2> s<24> l<1:1> el<1:19>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<top_def> u<3> t<STRING_CONST> p<5> s<4> l<1:8> el<1:15>
          n<> u<4> t<List_of_ports> p<5> l<1:16> el<1:18>
        n<> u<24> t<Module_item> p<26> c<23> s<25> l<3:5> el<3:19>
          n<> u<23> t<Non_port_module_item> p<24> c<22> l<3:5> el<3:19>
            n<> u<22> t<Module_or_generate_item> p<23> c<21> l<3:5> el<3:19>
              n<> u<21> t<Module_instantiation> p<22> c<6> l<3:5> el<3:19>
                n<def> u<6> t<STRING_CONST> p<21> s<15> l<3:5> el<3:8>
                n<> u<15> t<Parameter_value_assignment> p<21> c<14> s<20> l<3:9> el<3:13>
                  n<> u<14> t<List_of_parameter_assignments> p<15> c<13> l<3:11> el<3:12>
                    n<> u<13> t<Ordered_parameter_assignment> p<14> c<12> l<3:11> el<3:12>
                      n<> u<12> t<Param_expression> p<13> c<11> l<3:11> el<3:12>
                        n<> u<11> t<Mintypmax_expression> p<12> c<10> l<3:11> el<3:12>
                          n<> u<10> t<Expression> p<11> c<9> l<3:11> el<3:12>
                            n<> u<9> t<Primary> p<10> c<8> l<3:11> el<3:12>
                              n<> u<8> t<Primary_literal> p<9> c<7> l<3:11> el<3:12>
                                n<3> u<7> t<INT_CONST> p<8> l<3:11> el<3:12>
                n<> u<20> t<Hierarchical_instance> p<21> c<17> l<3:14> el<3:18>
                  n<> u<17> t<Name_of_instance> p<20> c<16> s<19> l<3:14> el<3:16>
                    n<u1> u<16> t<STRING_CONST> p<17> l<3:14> el<3:16>
                  n<> u<19> t<List_of_port_connections> p<20> c<18> l<3:17> el<3:17>
                    n<> u<18> t<Ordered_port_connection> p<19> l<3:17> el<3:17>
        n<> u<25> t<ENDMODULE> p<26> l<5:1> el<5:10>
    n<> u<60> t<Description> p<349> c<59> s<348> l<7:1> el<9:10>
      n<> u<59> t<Module_declaration> p<60> c<31> l<7:1> el<9:10>
        n<> u<31> t<Module_nonansi_header> p<59> c<28> s<57> l<7:1> el<7:20>
          n<module> u<28> t<Module_keyword> p<31> s<29> l<7:1> el<7:7>
          n<small_top> u<29> t<STRING_CONST> p<31> s<30> l<7:8> el<7:17>
          n<> u<30> t<List_of_ports> p<31> l<7:17> el<7:19>
        n<> u<57> t<Module_item> p<59> c<56> s<58> l<8:4> el<8:29>
          n<> u<56> t<Non_port_module_item> p<57> c<55> l<8:4> el<8:29>
            n<> u<55> t<Module_or_generate_item> p<56> c<54> l<8:4> el<8:29>
              n<> u<54> t<Module_instantiation> p<55> c<32> l<8:4> el<8:29>
                n<small_test> u<32> t<STRING_CONST> p<54> s<48> l<8:4> el<8:14>
                n<> u<48> t<Parameter_value_assignment> p<54> c<47> s<53> l<8:15> el<8:23>
                  n<> u<47> t<List_of_parameter_assignments> p<48> c<39> l<8:17> el<8:22>
                    n<> u<39> t<Ordered_parameter_assignment> p<47> c<38> s<46> l<8:17> el<8:20>
                      n<> u<38> t<Param_expression> p<39> c<37> l<8:17> el<8:20>
                        n<> u<37> t<Mintypmax_expression> p<38> c<36> l<8:17> el<8:20>
                          n<> u<36> t<Expression> p<37> c<35> l<8:17> el<8:20>
                            n<> u<35> t<Primary> p<36> c<34> l<8:17> el<8:20>
                              n<> u<34> t<Primary_literal> p<35> c<33> l<8:17> el<8:20>
                                n<1e1> u<33> t<REAL_CONST> p<34> l<8:17> el<8:20>
                    n<> u<46> t<Ordered_parameter_assignment> p<47> c<45> l<8:21> el<8:22>
                      n<> u<45> t<Param_expression> p<46> c<44> l<8:21> el<8:22>
                        n<> u<44> t<Mintypmax_expression> p<45> c<43> l<8:21> el<8:22>
                          n<> u<43> t<Expression> p<44> c<42> l<8:21> el<8:22>
                            n<> u<42> t<Primary> p<43> c<41> l<8:21> el<8:22>
                              n<> u<41> t<Primary_literal> p<42> c<40> l<8:21> el<8:22>
                                n<2> u<40> t<INT_CONST> p<41> l<8:21> el<8:22>
                n<> u<53> t<Hierarchical_instance> p<54> c<50> l<8:24> el<8:28>
                  n<> u<50> t<Name_of_instance> p<53> c<49> s<52> l<8:24> el<8:26>
                    n<u1> u<49> t<STRING_CONST> p<50> l<8:24> el<8:26>
                  n<> u<52> t<List_of_port_connections> p<53> c<51> l<8:27> el<8:27>
                    n<> u<51> t<Ordered_port_connection> p<52> l<8:27> el<8:27>
        n<> u<58> t<ENDMODULE> p<59> l<9:1> el<9:10>
    n<> u<348> t<Description> p<349> c<347> l<11:1> el<60:10>
      n<> u<347> t<Module_declaration> p<348> c<64> l<11:1> el<60:10>
        n<> u<64> t<Module_nonansi_header> p<347> c<61> s<92> l<11:1> el<11:21>
          n<module> u<61> t<Module_keyword> p<64> s<62> l<11:1> el<11:7>
          n<small_test> u<62> t<STRING_CONST> p<64> s<63> l<11:8> el<11:18>
          n<> u<63> t<List_of_ports> p<64> l<11:18> el<11:20>
        n<> u<92> t<Module_item> p<347> c<91> s<109> l<14:4> el<14:38>
          n<> u<91> t<Non_port_module_item> p<92> c<90> l<14:4> el<14:38>
            n<> u<90> t<Module_or_generate_item> p<91> c<89> l<14:4> el<14:38>
              n<> u<89> t<Module_common_item> p<90> c<88> l<14:4> el<14:38>
                n<> u<88> t<Module_or_generate_item_declaration> p<89> c<87> l<14:4> el<14:38>
                  n<> u<87> t<Package_or_generate_item_declaration> p<88> c<86> l<14:4> el<14:38>
                    n<> u<86> t<Parameter_declaration> p<87> c<76> l<14:4> el<14:37>
                      n<> u<76> t<Data_type_or_implicit> p<86> c<65> s<85> l<14:14> el<14:26>
                        n<> u<65> t<Signing_Signed> p<76> s<75> l<14:14> el<14:20>
                        n<> u<75> t<Packed_dimension> p<76> c<74> l<14:21> el<14:26>
                          n<> u<74> t<Constant_range> p<75> c<69> l<14:22> el<14:25>
                            n<> u<69> t<Constant_expression> p<74> c<68> s<73> l<14:22> el<14:23>
                              n<> u<68> t<Constant_primary> p<69> c<67> l<14:22> el<14:23>
                                n<> u<67> t<Primary_literal> p<68> c<66> l<14:22> el<14:23>
                                  n<3> u<66> t<INT_CONST> p<67> l<14:22> el<14:23>
                            n<> u<73> t<Constant_expression> p<74> c<72> l<14:24> el<14:25>
                              n<> u<72> t<Constant_primary> p<73> c<71> l<14:24> el<14:25>
                                n<> u<71> t<Primary_literal> p<72> c<70> l<14:24> el<14:25>
                                  n<0> u<70> t<INT_CONST> p<71> l<14:24> el<14:25>
                      n<> u<85> t<List_of_param_assignments> p<86> c<84> l<14:27> el<14:37>
                        n<> u<84> t<Param_assignment> p<85> c<77> l<14:27> el<14:37>
                          n<SIZE> u<77> t<STRING_CONST> p<84> s<83> l<14:27> el<14:31>
                          n<> u<83> t<Constant_param_expression> p<84> c<82> l<14:34> el<14:37>
                            n<> u<82> t<Constant_mintypmax_expression> p<83> c<81> l<14:34> el<14:37>
                              n<> u<81> t<Constant_expression> p<82> c<80> l<14:34> el<14:37>
                                n<> u<80> t<Constant_primary> p<81> c<79> l<14:34> el<14:37>
                                  n<> u<79> t<Primary_literal> p<80> c<78> l<14:34> el<14:37>
                                    n<1e1> u<78> t<REAL_CONST> p<79> l<14:34> el<14:37>
        n<> u<109> t<Module_item> p<347> c<108> s<126> l<15:4> el<15:24>
          n<> u<108> t<Non_port_module_item> p<109> c<107> l<15:4> el<15:24>
            n<> u<107> t<Module_or_generate_item> p<108> c<106> l<15:4> el<15:24>
              n<> u<106> t<Module_common_item> p<107> c<105> l<15:4> el<15:24>
                n<> u<105> t<Module_or_generate_item_declaration> p<106> c<104> l<15:4> el<15:24>
                  n<> u<104> t<Package_or_generate_item_declaration> p<105> c<103> l<15:4> el<15:24>
                    n<> u<103> t<Parameter_declaration> p<104> c<93> l<15:4> el<15:23>
                      n<> u<93> t<Data_type_or_implicit> p<103> s<102> l<15:14> el<15:14>
                      n<> u<102> t<List_of_param_assignments> p<103> c<101> l<15:14> el<15:23>
                        n<> u<101> t<Param_assignment> p<102> c<94> l<15:14> el<15:23>
                          n<dummy> u<94> t<STRING_CONST> p<101> s<100> l<15:14> el<15:19>
                          n<> u<100> t<Constant_param_expression> p<101> c<99> l<15:22> el<15:23>
                            n<> u<99> t<Constant_mintypmax_expression> p<100> c<98> l<15:22> el<15:23>
                              n<> u<98> t<Constant_expression> p<99> c<97> l<15:22> el<15:23>
                                n<> u<97> t<Constant_primary> p<98> c<96> l<15:22> el<15:23>
                                  n<> u<96> t<Primary_literal> p<97> c<95> l<15:22> el<15:23>
                                    n<5> u<95> t<INT_CONST> p<96> l<15:22> el<15:23>
        n<> u<126> t<Module_item> p<347> c<125> s<137> l<16:1> el<16:24>
          n<> u<125> t<Non_port_module_item> p<126> c<124> l<16:1> el<16:24>
            n<> u<124> t<Module_or_generate_item> p<125> c<123> l<16:1> el<16:24>
              n<> u<123> t<Module_common_item> p<124> c<122> l<16:1> el<16:24>
                n<> u<122> t<Module_or_generate_item_declaration> p<123> c<121> l<16:1> el<16:24>
                  n<> u<121> t<Package_or_generate_item_declaration> p<122> c<120> l<16:1> el<16:24>
                    n<> u<120> t<Parameter_declaration> p<121> c<110> l<16:1> el<16:23>
                      n<> u<110> t<Data_type_or_implicit> p<120> s<119> l<16:11> el<16:11>
                      n<> u<119> t<List_of_param_assignments> p<120> c<118> l<16:11> el<16:23>
                        n<> u<118> t<Param_assignment> p<119> c<111> l<16:11> el<16:23>
                          n<p1> u<111> t<STRING_CONST> p<118> s<117> l<16:11> el<16:13>
                          n<> u<117> t<Constant_param_expression> p<118> c<116> l<16:16> el<16:23>
                            n<> u<116> t<Constant_mintypmax_expression> p<117> c<115> l<16:16> el<16:23>
                              n<> u<115> t<Constant_expression> p<116> c<114> l<16:16> el<16:23>
                                n<> u<114> t<Constant_primary> p<115> c<113> l<16:16> el<16:23>
                                  n<> u<113> t<Primary_literal> p<114> c<112> l<16:16> el<16:23>
                                    n<13'b100> u<112> t<INT_CONST> p<113> l<16:16> el<16:23>
        n<> u<137> t<Module_item> p<347> c<136> s<345> l<18:1> el<19:13>
          n<> u<136> t<Non_port_module_item> p<137> c<135> l<18:1> el<19:13>
            n<> u<135> t<Module_or_generate_item> p<136> c<134> l<18:1> el<19:13>
              n<> u<134> t<Module_common_item> p<135> c<133> l<18:1> el<19:13>
                n<> u<133> t<Module_or_generate_item_declaration> p<134> c<132> l<18:1> el<19:13>
                  n<> u<132> t<Genvar_declaration> p<133> c<131> l<18:1> el<19:13>
                    n<> u<131> t<Identifier_list> p<132> c<127> l<19:2> el<19:12>
                      n<i> u<127> t<STRING_CONST> p<131> s<128> l<19:2> el<19:3>
                      n<j> u<128> t<STRING_CONST> p<131> s<129> l<19:5> el<19:6>
                      n<k> u<129> t<STRING_CONST> p<131> s<130> l<19:8> el<19:9>
                      n<m> u<130> t<STRING_CONST> p<131> l<19:11> el<19:12>
        n<> u<345> t<Module_item> p<347> c<344> s<346> l<20:1> el<58:12>
          n<> u<344> t<Non_port_module_item> p<345> c<343> l<20:1> el<58:12>
            n<> u<343> t<Generate_region> p<344> c<341> l<20:1> el<58:12>
              n<> u<341> t<Generate_item> p<343> c<340> s<342> l<21:1> el<57:4>
                n<> u<340> t<Module_or_generate_item> p<341> c<339> l<21:1> el<57:4>
                  n<> u<339> t<Module_common_item> p<340> c<338> l<21:1> el<57:4>
                    n<> u<338> t<Loop_generate_construct> p<339> c<143> l<21:1> el<57:4>
                      n<> u<143> t<Genvar_initialization> p<338> c<138> s<153> l<22:3> el<22:6>
                        n<i> u<138> t<STRING_CONST> p<143> s<142> l<22:3> el<22:4>
                        n<> u<142> t<Constant_expression> p<143> c<141> l<22:5> el<22:6>
                          n<> u<141> t<Constant_primary> p<142> c<140> l<22:5> el<22:6>
                            n<> u<140> t<Primary_literal> p<141> c<139> l<22:5> el<22:6>
                              n<0> u<139> t<INT_CONST> p<140> l<22:5> el<22:6>
                      n<> u<153> t<Constant_expression> p<338> c<147> s<166> l<22:8> el<22:14>
                        n<> u<147> t<Constant_expression> p<153> c<146> s<152> l<22:8> el<22:9>
                          n<> u<146> t<Constant_primary> p<147> c<145> l<22:8> el<22:9>
                            n<> u<145> t<Primary_literal> p<146> c<144> l<22:8> el<22:9>
                              n<i> u<144> t<STRING_CONST> p<145> l<22:8> el<22:9>
                        n<> u<152> t<BinOp_Less> p<153> s<151> l<22:9> el<22:10>
                        n<> u<151> t<Constant_expression> p<153> c<150> l<22:10> el<22:14>
                          n<> u<150> t<Constant_primary> p<151> c<149> l<22:10> el<22:14>
                            n<> u<149> t<Primary_literal> p<150> c<148> l<22:10> el<22:14>
                              n<SIZE> u<148> t<STRING_CONST> p<149> l<22:10> el<22:14>
                      n<> u<166> t<Genvar_iteration> p<338> c<154> s<337> l<22:16> el<22:21>
                        n<i> u<154> t<STRING_CONST> p<166> s<155> l<22:16> el<22:17>
                        n<> u<155> t<AssignOp_Assign> p<166> s<165> l<22:17> el<22:18>
                        n<> u<165> t<Constant_expression> p<166> c<159> l<22:18> el<22:21>
                          n<> u<159> t<Constant_expression> p<165> c<158> s<164> l<22:18> el<22:19>
                            n<> u<158> t<Constant_primary> p<159> c<157> l<22:18> el<22:19>
                              n<> u<157> t<Primary_literal> p<158> c<156> l<22:18> el<22:19>
                                n<i> u<156> t<STRING_CONST> p<157> l<22:18> el<22:19>
                          n<> u<164> t<BinOp_Plus> p<165> s<163> l<22:19> el<22:20>
                          n<> u<163> t<Constant_expression> p<165> c<162> l<22:20> el<22:21>
                            n<> u<162> t<Constant_primary> p<163> c<161> l<22:20> el<22:21>
                              n<> u<161> t<Primary_literal> p<162> c<160> l<22:20> el<22:21>
                                n<1> u<160> t<INT_CONST> p<161> l<22:20> el<22:21>
                      n<> u<337> t<Generate_item> p<338> c<336> l<23:1> el<57:4>
                        n<> u<336> t<Generate_begin_end_block> p<337> c<167> l<23:1> el<57:4>
                          n<B1> u<167> t<STRING_CONST> p<336> s<176> l<24:2> el<24:4>
                          n<> u<176> t<Generate_item> p<336> c<175> s<268> l<26:1> el<26:9>
                            n<> u<175> t<Module_or_generate_item> p<176> c<174> l<26:1> el<26:9>
                              n<> u<174> t<Module_instantiation> p<175> c<168> l<26:1> el<26:9>
                                n<M1> u<168> t<STRING_CONST> p<174> s<173> l<26:1> el<26:3>
                                n<> u<173> t<Hierarchical_instance> p<174> c<170> l<26:4> el<26:8>
                                  n<> u<170> t<Name_of_instance> p<173> c<169> s<172> l<26:4> el<26:6>
                                    n<N1> u<169> t<STRING_CONST> p<170> l<26:4> el<26:6>
                                  n<> u<172> t<List_of_port_connections> p<173> c<171> l<26:7> el<26:7>
                                    n<> u<171> t<Ordered_port_connection> p<172> l<26:7> el<26:7>
                          n<> u<268> t<Generate_item> p<336> c<267> s<334> l<28:1> el<42:4>
                            n<> u<267> t<Module_or_generate_item> p<268> c<266> l<28:1> el<42:4>
                              n<> u<266> t<Module_common_item> p<267> c<265> l<28:1> el<42:4>
                                n<> u<265> t<Loop_generate_construct> p<266> c<182> l<28:1> el<42:4>
                                  n<> u<182> t<Genvar_initialization> p<265> c<177> s<192> l<29:3> el<29:6>
                                    n<j> u<177> t<STRING_CONST> p<182> s<181> l<29:3> el<29:4>
                                    n<> u<181> t<Constant_expression> p<182> c<180> l<29:5> el<29:6>
                                      n<> u<180> t<Constant_primary> p<181> c<179> l<29:5> el<29:6>
                                        n<> u<179> t<Primary_literal> p<180> c<178> l<29:5> el<29:6>
                                          n<0> u<178> t<INT_CONST> p<179> l<29:5> el<29:6>
                                  n<> u<192> t<Constant_expression> p<265> c<186> s<205> l<29:8> el<29:14>
                                    n<> u<186> t<Constant_expression> p<192> c<185> s<191> l<29:8> el<29:9>
                                      n<> u<185> t<Constant_primary> p<186> c<184> l<29:8> el<29:9>
                                        n<> u<184> t<Primary_literal> p<185> c<183> l<29:8> el<29:9>
                                          n<j> u<183> t<STRING_CONST> p<184> l<29:8> el<29:9>
                                    n<> u<191> t<BinOp_Less> p<192> s<190> l<29:9> el<29:10>
                                    n<> u<190> t<Constant_expression> p<192> c<189> l<29:10> el<29:14>
                                      n<> u<189> t<Constant_primary> p<190> c<188> l<29:10> el<29:14>
                                        n<> u<188> t<Primary_literal> p<189> c<187> l<29:10> el<29:14>
                                          n<SIZE> u<187> t<STRING_CONST> p<188> l<29:10> el<29:14>
                                  n<> u<205> t<Genvar_iteration> p<265> c<193> s<264> l<29:16> el<29:21>
                                    n<j> u<193> t<STRING_CONST> p<205> s<194> l<29:16> el<29:17>
                                    n<> u<194> t<AssignOp_Assign> p<205> s<204> l<29:17> el<29:18>
                                    n<> u<204> t<Constant_expression> p<205> c<198> l<29:18> el<29:21>
                                      n<> u<198> t<Constant_expression> p<204> c<197> s<203> l<29:18> el<29:19>
                                        n<> u<197> t<Constant_primary> p<198> c<196> l<29:18> el<29:19>
                                          n<> u<196> t<Primary_literal> p<197> c<195> l<29:18> el<29:19>
                                            n<j> u<195> t<STRING_CONST> p<196> l<29:18> el<29:19>
                                      n<> u<203> t<BinOp_Plus> p<204> s<202> l<29:19> el<29:20>
                                      n<> u<202> t<Constant_expression> p<204> c<201> l<29:20> el<29:21>
                                        n<> u<201> t<Constant_primary> p<202> c<200> l<29:20> el<29:21>
                                          n<> u<200> t<Primary_literal> p<201> c<199> l<29:20> el<29:21>
                                            n<1> u<199> t<INT_CONST> p<200> l<29:20> el<29:21>
                                  n<> u<264> t<Generate_item> p<265> c<263> l<30:1> el<42:4>
                                    n<> u<263> t<Generate_begin_end_block> p<264> c<206> l<30:1> el<42:4>
                                      n<B2> u<206> t<STRING_CONST> p<263> s<215> l<31:2> el<31:4>
                                      n<> u<215> t<Generate_item> p<263> c<214> s<261> l<32:1> el<32:9>
                                        n<> u<214> t<Module_or_generate_item> p<215> c<213> l<32:1> el<32:9>
                                          n<> u<213> t<Module_instantiation> p<214> c<207> l<32:1> el<32:9>
                                            n<M2> u<207> t<STRING_CONST> p<213> s<212> l<32:1> el<32:3>
                                            n<> u<212> t<Hierarchical_instance> p<213> c<209> l<32:4> el<32:8>
                                              n<> u<209> t<Name_of_instance> p<212> c<208> s<211> l<32:4> el<32:6>
                                                n<N2> u<208> t<STRING_CONST> p<209> l<32:4> el<32:6>
                                              n<> u<211> t<List_of_port_connections> p<212> c<210> l<32:7> el<32:7>
                                                n<> u<210> t<Ordered_port_connection> p<211> l<32:7> el<32:7>
                                      n<> u<261> t<Generate_item> p<263> c<260> s<262> l<35:1> el<40:4>
                                        n<> u<260> t<Module_or_generate_item> p<261> c<259> l<35:1> el<40:4>
                                          n<> u<259> t<Module_common_item> p<260> c<258> l<35:1> el<40:4>
                                            n<> u<258> t<Loop_generate_construct> p<259> c<221> l<35:1> el<40:4>
                                              n<> u<221> t<Genvar_initialization> p<258> c<216> s<231> l<36:3> el<36:6>
                                                n<k> u<216> t<STRING_CONST> p<221> s<220> l<36:3> el<36:4>
                                                n<> u<220> t<Constant_expression> p<221> c<219> l<36:5> el<36:6>
                                                  n<> u<219> t<Constant_primary> p<220> c<218> l<36:5> el<36:6>
                                                    n<> u<218> t<Primary_literal> p<219> c<217> l<36:5> el<36:6>
                                                      n<0> u<217> t<INT_CONST> p<218> l<36:5> el<36:6>
                                              n<> u<231> t<Constant_expression> p<258> c<225> s<244> l<36:8> el<36:14>
                                                n<> u<225> t<Constant_expression> p<231> c<224> s<230> l<36:8> el<36:9>
                                                  n<> u<224> t<Constant_primary> p<225> c<223> l<36:8> el<36:9>
                                                    n<> u<223> t<Primary_literal> p<224> c<222> l<36:8> el<36:9>
                                                      n<k> u<222> t<STRING_CONST> p<223> l<36:8> el<36:9>
                                                n<> u<230> t<BinOp_Less> p<231> s<229> l<36:9> el<36:10>
                                                n<> u<229> t<Constant_expression> p<231> c<228> l<36:10> el<36:14>
                                                  n<> u<228> t<Constant_primary> p<229> c<227> l<36:10> el<36:14>
                                                    n<> u<227> t<Primary_literal> p<228> c<226> l<36:10> el<36:14>
                                                      n<SIZE> u<226> t<STRING_CONST> p<227> l<36:10> el<36:14>
                                              n<> u<244> t<Genvar_iteration> p<258> c<232> s<257> l<36:16> el<36:21>
                                                n<k> u<232> t<STRING_CONST> p<244> s<233> l<36:16> el<36:17>
                                                n<> u<233> t<AssignOp_Assign> p<244> s<243> l<36:17> el<36:18>
                                                n<> u<243> t<Constant_expression> p<244> c<237> l<36:18> el<36:21>
                                                  n<> u<237> t<Constant_expression> p<243> c<236> s<242> l<36:18> el<36:19>
                                                    n<> u<236> t<Constant_primary> p<237> c<235> l<36:18> el<36:19>
                                                      n<> u<235> t<Primary_literal> p<236> c<234> l<36:18> el<36:19>
                                                        n<k> u<234> t<STRING_CONST> p<235> l<36:18> el<36:19>
                                                  n<> u<242> t<BinOp_Plus> p<243> s<241> l<36:19> el<36:20>
                                                  n<> u<241> t<Constant_expression> p<243> c<240> l<36:20> el<36:21>
                                                    n<> u<240> t<Constant_primary> p<241> c<239> l<36:20> el<36:21>
                                                      n<> u<239> t<Primary_literal> p<240> c<238> l<36:20> el<36:21>
                                                        n<1> u<238> t<INT_CONST> p<239> l<36:20> el<36:21>
                                              n<> u<257> t<Generate_item> p<258> c<256> l<37:1> el<40:4>
                                                n<> u<256> t<Generate_begin_end_block> p<257> c<245> l<37:1> el<40:4>
                                                  n<B3> u<245> t<STRING_CONST> p<256> s<254> l<38:2> el<38:4>
                                                  n<> u<254> t<Generate_item> p<256> c<253> s<255> l<39:1> el<39:9>
                                                    n<> u<253> t<Module_or_generate_item> p<254> c<252> l<39:1> el<39:9>
                                                      n<> u<252> t<Module_instantiation> p<253> c<246> l<39:1> el<39:9>
                                                        n<M3> u<246> t<STRING_CONST> p<252> s<251> l<39:1> el<39:3>
                                                        n<> u<251> t<Hierarchical_instance> p<252> c<248> l<39:4> el<39:8>
                                                          n<> u<248> t<Name_of_instance> p<251> c<247> s<250> l<39:4> el<39:6>
                                                            n<N3> u<247> t<STRING_CONST> p<248> l<39:4> el<39:6>
                                                          n<> u<250> t<List_of_port_connections> p<251> c<249> l<39:7> el<39:7>
                                                            n<> u<249> t<Ordered_port_connection> p<250> l<39:7> el<39:7>
                                                  n<> u<255> t<END> p<256> l<40:1> el<40:4>
                                      n<> u<262> t<END> p<263> l<42:1> el<42:4>
                          n<> u<334> t<Generate_item> p<336> c<333> s<335> l<43:1> el<56:4>
                            n<> u<333> t<Module_or_generate_item> p<334> c<332> l<43:1> el<56:4>
                              n<> u<332> t<Module_common_item> p<333> c<331> l<43:1> el<56:4>
                                n<> u<331> t<Conditional_generate_construct> p<332> c<330> l<43:1> el<56:4>
                                  n<> u<330> t<If_generate_construct> p<331> c<329> l<43:1> el<56:4>
                                    n<> u<329> t<IF> p<330> s<278> l<43:1> el<43:3>
                                    n<> u<278> t<Constant_expression> p<330> c<272> s<328> l<44:3> el<44:6>
                                      n<> u<272> t<Constant_expression> p<278> c<271> s<277> l<44:3> el<44:4>
                                        n<> u<271> t<Constant_primary> p<272> c<270> l<44:3> el<44:4>
                                          n<> u<270> t<Primary_literal> p<271> c<269> l<44:3> el<44:4>
                                            n<i> u<269> t<STRING_CONST> p<270> l<44:3> el<44:4>
                                      n<> u<277> t<BinOp_Great> p<278> s<276> l<44:4> el<44:5>
                                      n<> u<276> t<Constant_expression> p<278> c<275> l<44:5> el<44:6>
                                        n<> u<275> t<Constant_primary> p<276> c<274> l<44:5> el<44:6>
                                          n<> u<274> t<Primary_literal> p<275> c<273> l<44:5> el<44:6>
                                            n<0> u<273> t<INT_CONST> p<274> l<44:5> el<44:6>
                                    n<> u<328> t<Generate_item> p<330> c<327> l<45:1> el<56:4>
                                      n<> u<327> t<Generate_begin_end_block> p<328> c<279> l<45:1> el<56:4>
                                        n<B4> u<279> t<STRING_CONST> p<327> s<325> l<46:2> el<46:4>
                                        n<> u<325> t<Generate_item> p<327> c<324> s<326> l<48:1> el<54:4>
                                          n<> u<324> t<Module_or_generate_item> p<325> c<323> l<48:1> el<54:4>
                                            n<> u<323> t<Module_common_item> p<324> c<322> l<48:1> el<54:4>
                                              n<> u<322> t<Loop_generate_construct> p<323> c<285> l<48:1> el<54:4>
                                                n<> u<285> t<Genvar_initialization> p<322> c<280> s<295> l<49:3> el<49:6>
                                                  n<m> u<280> t<STRING_CONST> p<285> s<284> l<49:3> el<49:4>
                                                  n<> u<284> t<Constant_expression> p<285> c<283> l<49:5> el<49:6>
                                                    n<> u<283> t<Constant_primary> p<284> c<282> l<49:5> el<49:6>
                                                      n<> u<282> t<Primary_literal> p<283> c<281> l<49:5> el<49:6>
                                                        n<0> u<281> t<INT_CONST> p<282> l<49:5> el<49:6>
                                                n<> u<295> t<Constant_expression> p<322> c<289> s<308> l<49:8> el<49:14>
                                                  n<> u<289> t<Constant_expression> p<295> c<288> s<294> l<49:8> el<49:9>
                                                    n<> u<288> t<Constant_primary> p<289> c<287> l<49:8> el<49:9>
                                                      n<> u<287> t<Primary_literal> p<288> c<286> l<49:8> el<49:9>
                                                        n<m> u<286> t<STRING_CONST> p<287> l<49:8> el<49:9>
                                                  n<> u<294> t<BinOp_Less> p<295> s<293> l<49:9> el<49:10>
                                                  n<> u<293> t<Constant_expression> p<295> c<292> l<49:10> el<49:14>
                                                    n<> u<292> t<Constant_primary> p<293> c<291> l<49:10> el<49:14>
                                                      n<> u<291> t<Primary_literal> p<292> c<290> l<49:10> el<49:14>
                                                        n<SIZE> u<290> t<STRING_CONST> p<291> l<49:10> el<49:14>
                                                n<> u<308> t<Genvar_iteration> p<322> c<296> s<321> l<49:16> el<49:21>
                                                  n<m> u<296> t<STRING_CONST> p<308> s<297> l<49:16> el<49:17>
                                                  n<> u<297> t<AssignOp_Assign> p<308> s<307> l<49:17> el<49:18>
                                                  n<> u<307> t<Constant_expression> p<308> c<301> l<49:18> el<49:21>
                                                    n<> u<301> t<Constant_expression> p<307> c<300> s<306> l<49:18> el<49:19>
                                                      n<> u<300> t<Constant_primary> p<301> c<299> l<49:18> el<49:19>
                                                        n<> u<299> t<Primary_literal> p<300> c<298> l<49:18> el<49:19>
                                                          n<m> u<298> t<STRING_CONST> p<299> l<49:18> el<49:19>
                                                    n<> u<306> t<BinOp_Plus> p<307> s<305> l<49:19> el<49:20>
                                                    n<> u<305> t<Constant_expression> p<307> c<304> l<49:20> el<49:21>
                                                      n<> u<304> t<Constant_primary> p<305> c<303> l<49:20> el<49:21>
                                                        n<> u<303> t<Primary_literal> p<304> c<302> l<49:20> el<49:21>
                                                          n<1> u<302> t<INT_CONST> p<303> l<49:20> el<49:21>
                                                n<> u<321> t<Generate_item> p<322> c<320> l<50:1> el<54:4>
                                                  n<> u<320> t<Generate_begin_end_block> p<321> c<309> l<50:1> el<54:4>
                                                    n<B5> u<309> t<STRING_CONST> p<320> s<318> l<51:2> el<51:4>
                                                    n<> u<318> t<Generate_item> p<320> c<317> s<319> l<52:1> el<52:9>
                                                      n<> u<317> t<Module_or_generate_item> p<318> c<316> l<52:1> el<52:9>
                                                        n<> u<316> t<Module_instantiation> p<317> c<310> l<52:1> el<52:9>
                                                          n<M4> u<310> t<STRING_CONST> p<316> s<315> l<52:1> el<52:3>
                                                          n<> u<315> t<Hierarchical_instance> p<316> c<312> l<52:4> el<52:8>
                                                            n<> u<312> t<Name_of_instance> p<315> c<311> s<314> l<52:4> el<52:6>
                                                              n<N4> u<311> t<STRING_CONST> p<312> l<52:4> el<52:6>
                                                            n<> u<314> t<List_of_port_connections> p<315> c<313> l<52:7> el<52:7>
                                                              n<> u<313> t<Ordered_port_connection> p<314> l<52:7> el<52:7>
                                                    n<> u<319> t<END> p<320> l<54:1> el<54:4>
                                        n<> u<326> t<END> p<327> l<56:1> el<56:4>
                          n<> u<335> t<END> p<336> l<57:1> el<57:4>
              n<> u<342> t<ENDGENERATE> p<343> l<58:1> el<58:12>
        n<> u<346> t<ENDMODULE> p<347> l<60:1> el<60:10>
AST_DEBUG_END
[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/UnitDefParam/def.v".
AST_DEBUG_BEGIN
Count: 58
LIB: work
FILE: ${SURELOG_DIR}/tests/UnitDefParam/def.v
n<> u<57> t<Top_level_rule> c<1> l<2:1> el<9:1>
  n<> u<1> t<Null_rule> p<57> s<56> l<2:1> el<2:1>
  n<> u<56> t<Source_text> p<57> c<55> l<2:1> el<8:10>
    n<> u<55> t<Description> p<56> c<54> l<2:1> el<8:10>
      n<> u<54> t<Module_declaration> p<55> c<5> l<2:1> el<8:10>
        n<> u<5> t<Module_nonansi_header> p<54> c<2> s<22> l<2:1> el<2:15>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<2:1> el<2:7>
          n<def> u<3> t<STRING_CONST> p<5> s<4> l<2:8> el<2:11>
          n<> u<4> t<List_of_ports> p<5> l<2:12> el<2:14>
        n<> u<22> t<Module_item> p<54> c<21> s<37> l<3:1> el<3:21>
          n<> u<21> t<Non_port_module_item> p<22> c<20> l<3:1> el<3:21>
            n<> u<20> t<Module_or_generate_item> p<21> c<19> l<3:1> el<3:21>
              n<> u<19> t<Module_common_item> p<20> c<18> l<3:1> el<3:21>
                n<> u<18> t<Module_or_generate_item_declaration> p<19> c<17> l<3:1> el<3:21>
                  n<> u<17> t<Package_or_generate_item_declaration> p<18> c<16> l<3:1> el<3:21>
                    n<> u<16> t<Parameter_declaration> p<17> c<6> l<3:1> el<3:20>
                      n<> u<6> t<Data_type_or_implicit> p<16> s<15> l<3:11> el<3:11>
                      n<> u<15> t<List_of_param_assignments> p<16> c<14> l<3:11> el<3:20>
                        n<> u<14> t<Param_assignment> p<15> c<7> l<3:11> el<3:20>
                          n<SIZE1> u<7> t<STRING_CONST> p<14> s<13> l<3:11> el<3:16>
                          n<> u<13> t<Constant_param_expression> p<14> c<12> l<3:19> el<3:20>
                            n<> u<12> t<Constant_mintypmax_expression> p<13> c<11> l<3:19> el<3:20>
                              n<> u<11> t<Constant_expression> p<12> c<10> l<3:19> el<3:20>
                                n<> u<10> t<Constant_primary> p<11> c<9> l<3:19> el<3:20>
                                  n<> u<9> t<Primary_literal> p<10> c<8> l<3:19> el<3:20>
                                    n<2> u<8> t<INT_CONST> p<9> l<3:19> el<3:20>
        n<> u<37> t<Module_item> p<54> c<36> s<52> l<5:1> el<5:36>
          n<> u<36> t<Non_port_module_item> p<37> c<35> l<5:1> el<5:36>
            n<> u<35> t<Module_or_generate_item> p<36> c<34> l<5:1> el<5:36>
              n<> u<34> t<Parameter_override> p<35> c<33> l<5:1> el<5:36>
                n<> u<33> t<List_of_defparam_assignments> p<34> c<32> l<5:10> el<5:35>
                  n<> u<32> t<Defparam_assignment> p<33> c<26> l<5:10> el<5:35>
                    n<> u<26> t<Hierarchical_identifier> p<32> c<23> s<31> l<5:10> el<5:27>
                      n<small_top> u<23> t<STRING_CONST> p<26> s<24> l<5:10> el<5:19>
                      n<u1> u<24> t<STRING_CONST> p<26> s<25> l<5:20> el<5:22>
                      n<SIZE> u<25> t<STRING_CONST> p<26> l<5:23> el<5:27>
                    n<> u<31> t<Constant_mintypmax_expression> p<32> c<30> l<5:30> el<5:35>
                      n<> u<30> t<Constant_expression> p<31> c<29> l<5:30> el<5:35>
                        n<> u<29> t<Constant_primary> p<30> c<28> l<5:30> el<5:35>
                          n<> u<28> t<Primary_literal> p<29> c<27> l<5:30> el<5:35>
                            n<SIZE1> u<27> t<STRING_CONST> p<28> l<5:30> el<5:35>
        n<> u<52> t<Module_item> p<54> c<51> s<53> l<7:1> el<7:33>
          n<> u<51> t<Non_port_module_item> p<52> c<50> l<7:1> el<7:33>
            n<> u<50> t<Module_or_generate_item> p<51> c<49> l<7:1> el<7:33>
              n<> u<49> t<Parameter_override> p<50> c<48> l<7:1> el<7:33>
                n<> u<48> t<List_of_defparam_assignments> p<49> c<47> l<7:10> el<7:32>
                  n<> u<47> t<Defparam_assignment> p<48> c<41> l<7:10> el<7:32>
                    n<> u<41> t<Hierarchical_identifier> p<47> c<38> s<46> l<7:10> el<7:28>
                      n<small_top> u<38> t<STRING_CONST> p<41> s<39> l<7:10> el<7:19>
                      n<u1> u<39> t<STRING_CONST> p<41> s<40> l<7:20> el<7:22>
                      n<dummy> u<40> t<STRING_CONST> p<41> l<7:23> el<7:28>
                    n<> u<46> t<Constant_mintypmax_expression> p<47> c<45> l<7:31> el<7:32>
                      n<> u<45> t<Constant_expression> p<46> c<44> l<7:31> el<7:32>
                        n<> u<44> t<Constant_primary> p<45> c<43> l<7:31> el<7:32>
                          n<> u<43> t<Primary_literal> p<44> c<42> l<7:31> el<7:32>
                            n<4> u<42> t<INT_CONST> p<43> l<7:31> el<7:32>
        n<> u<53> t<ENDMODULE> p<54> l<8:1> el<8:10>
AST_DEBUG_END
[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/UnitDefParam/small.v".
AST_DEBUG_BEGIN
Count: 239
LIB: work
FILE: ${SURELOG_DIR}/tests/UnitDefParam/small.v
n<> u<238> t<Top_level_rule> c<1> l<2:1> el<29:1>
  n<> u<1> t<Null_rule> p<238> s<237> l<2:1> el<2:1>
  n<> u<237> t<Source_text> p<238> c<79> l<2:1> el<27:10>
    n<> u<79> t<Description> p<237> c<78> s<236> l<2:1> el<12:10>
      n<> u<78> t<Module_declaration> p<79> c<4> l<2:1> el<12:10>
        n<> u<4> t<Module_ansi_header> p<78> c<2> s<20> l<2:1> el<2:22>
          n<module> u<2> t<Module_keyword> p<4> s<3> l<2:1> el<2:7>
          n<secret_number> u<3> t<STRING_CONST> p<4> l<2:8> el<2:21>
        n<> u<20> t<Non_port_module_item> p<78> c<19> s<27> l<3:2> el<3:21>
          n<> u<19> t<Module_or_generate_item> p<20> c<18> l<3:2> el<3:21>
            n<> u<18> t<Module_common_item> p<19> c<17> l<3:2> el<3:21>
              n<> u<17> t<Module_or_generate_item_declaration> p<18> c<16> l<3:2> el<3:21>
                n<> u<16> t<Package_or_generate_item_declaration> p<17> c<15> l<3:2> el<3:21>
                  n<> u<15> t<Parameter_declaration> p<16> c<5> l<3:2> el<3:20>
                    n<> u<5> t<Data_type_or_implicit> p<15> s<14> l<3:12> el<3:12>
                    n<> u<14> t<List_of_param_assignments> p<15> c<13> l<3:12> el<3:20>
                      n<> u<13> t<Param_assignment> p<14> c<6> l<3:12> el<3:20>
                        n<SIZE> u<6> t<STRING_CONST> p<13> s<12> l<3:12> el<3:16>
                        n<> u<12> t<Constant_param_expression> p<13> c<11> l<3:19> el<3:20>
                          n<> u<11> t<Constant_mintypmax_expression> p<12> c<10> l<3:19> el<3:20>
                            n<> u<10> t<Constant_expression> p<11> c<9> l<3:19> el<3:20>
                              n<> u<9> t<Constant_primary> p<10> c<8> l<3:19> el<3:20>
                                n<> u<8> t<Primary_literal> p<9> c<7> l<3:19> el<3:20>
                                  n<0> u<7> t<INT_CONST> p<8> l<3:19> el<3:20>
        n<> u<27> t<Non_port_module_item> p<78> c<26> s<76> l<5:4> el<5:13>
          n<> u<26> t<Module_or_generate_item> p<27> c<25> l<5:4> el<5:13>
            n<> u<25> t<Module_common_item> p<26> c<24> l<5:4> el<5:13>
              n<> u<24> t<Module_or_generate_item_declaration> p<25> c<23> l<5:4> el<5:13>
                n<> u<23> t<Genvar_declaration> p<24> c<22> l<5:4> el<5:13>
                  n<> u<22> t<Identifier_list> p<23> c<21> l<5:11> el<5:12>
                    n<i> u<21> t<STRING_CONST> p<22> l<5:11> el<5:12>
        n<> u<76> t<Non_port_module_item> p<78> c<75> s<77> l<6:2> el<10:13>
          n<> u<75> t<Generate_region> p<76> c<73> l<6:2> el<10:13>
            n<> u<73> t<Generate_item> p<75> c<72> s<74> l<6:11> el<8:5>
              n<> u<72> t<Module_or_generate_item> p<73> c<71> l<6:11> el<8:5>
                n<> u<71> t<Module_common_item> p<72> c<70> l<6:11> el<8:5>
                  n<> u<70> t<Loop_generate_construct> p<71> c<33> l<6:11> el<8:5>
                    n<> u<33> t<Genvar_initialization> p<70> c<28> s<43> l<6:16> el<6:19>
                      n<i> u<28> t<STRING_CONST> p<33> s<32> l<6:16> el<6:17>
                      n<> u<32> t<Constant_expression> p<33> c<31> l<6:18> el<6:19>
                        n<> u<31> t<Constant_primary> p<32> c<30> l<6:18> el<6:19>
                          n<> u<30> t<Primary_literal> p<31> c<29> l<6:18> el<6:19>
                            n<0> u<29> t<INT_CONST> p<30> l<6:18> el<6:19>
                    n<> u<43> t<Constant_expression> p<70> c<37> s<56> l<6:21> el<6:27>
                      n<> u<37> t<Constant_expression> p<43> c<36> s<42> l<6:21> el<6:22>
                        n<> u<36> t<Constant_primary> p<37> c<35> l<6:21> el<6:22>
                          n<> u<35> t<Primary_literal> p<36> c<34> l<6:21> el<6:22>
                            n<i> u<34> t<STRING_CONST> p<35> l<6:21> el<6:22>
                      n<> u<42> t<BinOp_Less> p<43> s<41> l<6:22> el<6:23>
                      n<> u<41> t<Constant_expression> p<43> c<40> l<6:23> el<6:27>
                        n<> u<40> t<Constant_primary> p<41> c<39> l<6:23> el<6:27>
                          n<> u<39> t<Primary_literal> p<40> c<38> l<6:23> el<6:27>
                            n<SIZE> u<38> t<STRING_CONST> p<39> l<6:23> el<6:27>
                    n<> u<56> t<Genvar_iteration> p<70> c<44> s<69> l<6:29> el<6:34>
                      n<i> u<44> t<STRING_CONST> p<56> s<45> l<6:29> el<6:30>
                      n<> u<45> t<AssignOp_Assign> p<56> s<55> l<6:30> el<6:31>
                      n<> u<55> t<Constant_expression> p<56> c<49> l<6:31> el<6:34>
                        n<> u<49> t<Constant_expression> p<55> c<48> s<54> l<6:31> el<6:32>
                          n<> u<48> t<Constant_primary> p<49> c<47> l<6:31> el<6:32>
                            n<> u<47> t<Primary_literal> p<48> c<46> l<6:31> el<6:32>
                              n<i> u<46> t<STRING_CONST> p<47> l<6:31> el<6:32>
                        n<> u<54> t<BinOp_Plus> p<55> s<53> l<6:32> el<6:33>
                        n<> u<53> t<Constant_expression> p<55> c<52> l<6:33> el<6:34>
                          n<> u<52> t<Constant_primary> p<53> c<51> l<6:33> el<6:34>
                            n<> u<51> t<Primary_literal> p<52> c<50> l<6:33> el<6:34>
                              n<1> u<50> t<INT_CONST> p<51> l<6:33> el<6:34>
                    n<> u<69> t<Generate_item> p<70> c<68> l<6:36> el<8:5>
                      n<> u<68> t<Generate_begin_end_block> p<69> c<57> l<6:36> el<8:5>
                        n<B1> u<57> t<STRING_CONST> p<68> s<66> l<6:43> el<6:45>
                        n<> u<66> t<Generate_item> p<68> c<65> s<67> l<7:3> el<7:11>
                          n<> u<65> t<Module_or_generate_item> p<66> c<64> l<7:3> el<7:11>
                            n<> u<64> t<Module_instantiation> p<65> c<58> l<7:3> el<7:11>
                              n<M1> u<58> t<STRING_CONST> p<64> s<63> l<7:3> el<7:5>
                              n<> u<63> t<Hierarchical_instance> p<64> c<60> l<7:6> el<7:10>
                                n<> u<60> t<Name_of_instance> p<63> c<59> s<62> l<7:6> el<7:8>
                                  n<N1> u<59> t<STRING_CONST> p<60> l<7:6> el<7:8>
                                n<> u<62> t<List_of_port_connections> p<63> c<61> l<7:9> el<7:9>
                                  n<> u<61> t<Ordered_port_connection> p<62> l<7:9> el<7:9>
                        n<> u<67> t<END> p<68> l<8:2> el<8:5>
            n<> u<74> t<ENDGENERATE> p<75> l<10:2> el<10:13>
        n<> u<77> t<ENDMODULE> p<78> l<12:1> el<12:10>
    n<> u<236> t<Description> p<237> c<235> l<14:1> el<27:10>
      n<> u<235> t<Module_declaration> p<236> c<83> l<14:1> el<27:10>
        n<> u<83> t<Module_nonansi_header> p<235> c<80> s<98> l<14:1> el<14:27>
          n<module> u<80> t<Module_keyword> p<83> s<81> l<14:1> el<14:7>
          n<defparam_example> u<81> t<STRING_CONST> p<83> s<82> l<14:8> el<14:24>
          n<> u<82> t<List_of_ports> p<83> l<14:24> el<14:26>
        n<> u<98> t<Module_item> p<235> c<97> s<112> l<15:3> el<15:41>
          n<> u<97> t<Non_port_module_item> p<98> c<96> l<15:3> el<15:41>
            n<> u<96> t<Module_or_generate_item> p<97> c<95> l<15:3> el<15:41>
              n<> u<95> t<Parameter_override> p<96> c<94> l<15:3> el<15:41>
                n<> u<94> t<List_of_defparam_assignments> p<95> c<93> l<15:12> el<15:40>
                  n<> u<93> t<Defparam_assignment> p<94> c<87> l<15:12> el<15:40>
                    n<> u<87> t<Hierarchical_identifier> p<93> c<84> s<92> l<15:12> el<15:36>
                      n<defparam_example> u<84> t<STRING_CONST> p<87> s<85> l<15:12> el<15:28>
                      n<U1> u<85> t<STRING_CONST> p<87> s<86> l<15:29> el<15:31>
                      n<SIZE> u<86> t<STRING_CONST> p<87> l<15:32> el<15:36>
                    n<> u<92> t<Constant_mintypmax_expression> p<93> c<91> l<15:39> el<15:40>
                      n<> u<91> t<Constant_expression> p<92> c<90> l<15:39> el<15:40>
                        n<> u<90> t<Constant_primary> p<91> c<89> l<15:39> el<15:40>
                          n<> u<89> t<Primary_literal> p<90> c<88> l<15:39> el<15:40>
                            n<1> u<88> t<INT_CONST> p<89> l<15:39> el<15:40>
        n<> u<112> t<Module_item> p<235> c<111> s<126> l<16:3> el<16:24>
          n<> u<111> t<Non_port_module_item> p<112> c<110> l<16:3> el<16:24>
            n<> u<110> t<Module_or_generate_item> p<111> c<109> l<16:3> el<16:24>
              n<> u<109> t<Parameter_override> p<110> c<108> l<16:3> el<16:24>
                n<> u<108> t<List_of_defparam_assignments> p<109> c<107> l<16:12> el<16:23>
                  n<> u<107> t<Defparam_assignment> p<108> c<101> l<16:12> el<16:23>
                    n<> u<101> t<Hierarchical_identifier> p<107> c<99> s<106> l<16:12> el<16:19>
                      n<U2> u<99> t<STRING_CONST> p<101> s<100> l<16:12> el<16:14>
                      n<SIZE> u<100> t<STRING_CONST> p<101> l<16:15> el<16:19>
                    n<> u<106> t<Constant_mintypmax_expression> p<107> c<105> l<16:22> el<16:23>
                      n<> u<105> t<Constant_expression> p<106> c<104> l<16:22> el<16:23>
                        n<> u<104> t<Constant_primary> p<105> c<103> l<16:22> el<16:23>
                          n<> u<103> t<Primary_literal> p<104> c<102> l<16:22> el<16:23>
                            n<2> u<102> t<INT_CONST> p<103> l<16:22> el<16:23>
        n<> u<126> t<Module_item> p<235> c<125> s<140> l<17:3> el<17:24>
          n<> u<125> t<Non_port_module_item> p<126> c<124> l<17:3> el<17:24>
            n<> u<124> t<Module_or_generate_item> p<125> c<123> l<17:3> el<17:24>
              n<> u<123> t<Parameter_override> p<124> c<122> l<17:3> el<17:24>
                n<> u<122> t<List_of_defparam_assignments> p<123> c<121> l<17:12> el<17:23>
                  n<> u<121> t<Defparam_assignment> p<122> c<115> l<17:12> el<17:23>
                    n<> u<115> t<Hierarchical_identifier> p<121> c<113> s<120> l<17:12> el<17:19>
                      n<U3> u<113> t<STRING_CONST> p<115> s<114> l<17:12> el<17:14>
                      n<SIZE> u<114> t<STRING_CONST> p<115> l<17:15> el<17:19>
                    n<> u<120> t<Constant_mintypmax_expression> p<121> c<119> l<17:22> el<17:23>
                      n<> u<119> t<Constant_expression> p<120> c<118> l<17:22> el<17:23>
                        n<> u<118> t<Constant_primary> p<119> c<117> l<17:22> el<17:23>
                          n<> u<117> t<Primary_literal> p<118> c<116> l<17:22> el<17:23>
                            n<3> u<116> t<INT_CONST> p<117> l<17:22> el<17:23>
        n<> u<140> t<Module_item> p<235> c<139> s<150> l<18:3> el<18:24>
          n<> u<139> t<Non_port_module_item> p<140> c<138> l<18:3> el<18:24>
            n<> u<138> t<Module_or_generate_item> p<139> c<137> l<18:3> el<18:24>
              n<> u<137> t<Parameter_override> p<138> c<136> l<18:3> el<18:24>
                n<> u<136> t<List_of_defparam_assignments> p<137> c<135> l<18:12> el<18:23>
                  n<> u<135> t<Defparam_assignment> p<136> c<129> l<18:12> el<18:23>
                    n<> u<129> t<Hierarchical_identifier> p<135> c<127> s<134> l<18:12> el<18:19>
                      n<U3> u<127> t<STRING_CONST> p<129> s<128> l<18:12> el<18:14>
                      n<SIZE> u<128> t<STRING_CONST> p<129> l<18:15> el<18:19>
                    n<> u<134> t<Constant_mintypmax_expression> p<135> c<133> l<18:22> el<18:23>
                      n<> u<133> t<Constant_expression> p<134> c<132> l<18:22> el<18:23>
                        n<> u<132> t<Constant_primary> p<133> c<131> l<18:22> el<18:23>
                          n<> u<131> t<Primary_literal> p<132> c<130> l<18:22> el<18:23>
                            n<3> u<130> t<INT_CONST> p<131> l<18:22> el<18:23>
        n<> u<150> t<Module_item> p<235> c<149> s<160> l<19:3> el<19:22>
          n<> u<149> t<Non_port_module_item> p<150> c<148> l<19:3> el<19:22>
            n<> u<148> t<Module_or_generate_item> p<149> c<147> l<19:3> el<19:22>
              n<> u<147> t<Module_instantiation> p<148> c<141> l<19:3> el<19:22>
                n<secret_number> u<141> t<STRING_CONST> p<147> s<146> l<19:3> el<19:16>
                n<> u<146> t<Hierarchical_instance> p<147> c<143> l<19:17> el<19:21>
                  n<> u<143> t<Name_of_instance> p<146> c<142> s<145> l<19:17> el<19:19>
                    n<U0> u<142> t<STRING_CONST> p<143> l<19:17> el<19:19>
                  n<> u<145> t<List_of_port_connections> p<146> c<144> l<19:20> el<19:20>
                    n<> u<144> t<Ordered_port_connection> p<145> l<19:20> el<19:20>
        n<> u<160> t<Module_item> p<235> c<159> s<170> l<20:3> el<20:22>
          n<> u<159> t<Non_port_module_item> p<160> c<158> l<20:3> el<20:22>
            n<> u<158> t<Module_or_generate_item> p<159> c<157> l<20:3> el<20:22>
              n<> u<157> t<Module_instantiation> p<158> c<151> l<20:3> el<20:22>
                n<secret_number> u<151> t<STRING_CONST> p<157> s<156> l<20:3> el<20:16>
                n<> u<156> t<Hierarchical_instance> p<157> c<153> l<20:17> el<20:21>
                  n<> u<153> t<Name_of_instance> p<156> c<152> s<155> l<20:17> el<20:19>
                    n<U1> u<152> t<STRING_CONST> p<153> l<20:17> el<20:19>
                  n<> u<155> t<List_of_port_connections> p<156> c<154> l<20:20> el<20:20>
                    n<> u<154> t<Ordered_port_connection> p<155> l<20:20> el<20:20>
        n<> u<170> t<Module_item> p<235> c<169> s<180> l<21:3> el<21:22>
          n<> u<169> t<Non_port_module_item> p<170> c<168> l<21:3> el<21:22>
            n<> u<168> t<Module_or_generate_item> p<169> c<167> l<21:3> el<21:22>
              n<> u<167> t<Module_instantiation> p<168> c<161> l<21:3> el<21:22>
                n<secret_number> u<161> t<STRING_CONST> p<167> s<166> l<21:3> el<21:16>
                n<> u<166> t<Hierarchical_instance> p<167> c<163> l<21:17> el<21:21>
                  n<> u<163> t<Name_of_instance> p<166> c<162> s<165> l<21:17> el<21:19>
                    n<U2> u<162> t<STRING_CONST> p<163> l<21:17> el<21:19>
                  n<> u<165> t<List_of_port_connections> p<166> c<164> l<21:20> el<21:20>
                    n<> u<164> t<Ordered_port_connection> p<165> l<21:20> el<21:20>
        n<> u<180> t<Module_item> p<235> c<179> s<190> l<22:3> el<22:22>
          n<> u<179> t<Non_port_module_item> p<180> c<178> l<22:3> el<22:22>
            n<> u<178> t<Module_or_generate_item> p<179> c<177> l<22:3> el<22:22>
              n<> u<177> t<Module_instantiation> p<178> c<171> l<22:3> el<22:22>
                n<secret_number> u<171> t<STRING_CONST> p<177> s<176> l<22:3> el<22:16>
                n<> u<176> t<Hierarchical_instance> p<177> c<173> l<22:17> el<22:21>
                  n<> u<173> t<Name_of_instance> p<176> c<172> s<175> l<22:17> el<22:19>
                    n<U3> u<172> t<STRING_CONST> p<173> l<22:17> el<22:19>
                  n<> u<175> t<List_of_port_connections> p<176> c<174> l<22:20> el<22:20>
                    n<> u<174> t<Ordered_port_connection> p<175> l<22:20> el<22:20>
        n<> u<190> t<Module_item> p<235> c<189> s<204> l<23:3> el<23:15>
          n<> u<189> t<Non_port_module_item> p<190> c<188> l<23:3> el<23:15>
            n<> u<188> t<Module_or_generate_item> p<189> c<187> l<23:3> el<23:15>
              n<> u<187> t<Module_instantiation> p<188> c<181> l<23:3> el<23:15>
                n<NO_DEF> u<181> t<STRING_CONST> p<187> s<186> l<23:3> el<23:9>
                n<> u<186> t<Hierarchical_instance> p<187> c<183> l<23:10> el<23:14>
                  n<> u<183> t<Name_of_instance> p<186> c<182> s<185> l<23:10> el<23:12>
                    n<U5> u<182> t<STRING_CONST> p<183> l<23:10> el<23:12>
                  n<> u<185> t<List_of_port_connections> p<186> c<184> l<23:13> el<23:13>
                    n<> u<184> t<Ordered_port_connection> p<185> l<23:13> el<23:13>
        n<> u<204> t<Module_item> p<235> c<203> s<218> l<24:3> el<24:24>
          n<> u<203> t<Non_port_module_item> p<204> c<202> l<24:3> el<24:24>
            n<> u<202> t<Module_or_generate_item> p<203> c<201> l<24:3> el<24:24>
              n<> u<201> t<Parameter_override> p<202> c<200> l<24:3> el<24:24>
                n<> u<200> t<List_of_defparam_assignments> p<201> c<199> l<24:12> el<24:23>
                  n<> u<199> t<Defparam_assignment> p<200> c<193> l<24:12> el<24:23>
                    n<> u<193> t<Hierarchical_identifier> p<199> c<191> s<198> l<24:12> el<24:19>
                      n<U5> u<191> t<STRING_CONST> p<193> s<192> l<24:12> el<24:14>
                      n<SIZE> u<192> t<STRING_CONST> p<193> l<24:15> el<24:19>
                    n<> u<198> t<Constant_mintypmax_expression> p<199> c<197> l<24:22> el<24:23>
                      n<> u<197> t<Constant_expression> p<198> c<196> l<24:22> el<24:23>
                        n<> u<196> t<Constant_primary> p<197> c<195> l<24:22> el<24:23>
                          n<> u<195> t<Primary_literal> p<196> c<194> l<24:22> el<24:23>
                            n<1> u<194> t<INT_CONST> p<195> l<24:22> el<24:23>
        n<> u<218> t<Module_item> p<235> c<217> s<233> l<25:3> el<25:31>
          n<> u<217> t<Non_port_module_item> p<218> c<216> l<25:3> el<25:31>
            n<> u<216> t<Module_or_generate_item> p<217> c<215> l<25:3> el<25:31>
              n<> u<215> t<Parameter_override> p<216> c<214> l<25:3> el<25:31>
                n<> u<214> t<List_of_defparam_assignments> p<215> c<213> l<25:12> el<25:30>
                  n<> u<213> t<Defparam_assignment> p<214> c<207> l<25:12> el<25:30>
                    n<> u<207> t<Hierarchical_identifier> p<213> c<205> s<212> l<25:12> el<25:26>
                      n<NO_MATCH> u<205> t<STRING_CONST> p<207> s<206> l<25:12> el<25:20>
                      n<SIZE1> u<206> t<STRING_CONST> p<207> l<25:21> el<25:26>
                    n<> u<212> t<Constant_mintypmax_expression> p<213> c<211> l<25:29> el<25:30>
                      n<> u<211> t<Constant_expression> p<212> c<210> l<25:29> el<25:30>
                        n<> u<210> t<Constant_primary> p<211> c<209> l<25:29> el<25:30>
                          n<> u<209> t<Primary_literal> p<210> c<208> l<25:29> el<25:30>
                            n<2> u<208> t<INT_CONST> p<209> l<25:29> el<25:30>
        n<> u<233> t<Module_item> p<235> c<232> s<234> l<26:3> el<26:48>
          n<> u<232> t<Non_port_module_item> p<233> c<231> l<26:3> el<26:48>
            n<> u<231> t<Module_or_generate_item> p<232> c<230> l<26:3> el<26:48>
              n<> u<230> t<Parameter_override> p<231> c<229> l<26:3> el<26:48>
                n<> u<229> t<List_of_defparam_assignments> p<230> c<228> l<26:12> el<26:47>
                  n<> u<228> t<Defparam_assignment> p<229> c<222> l<26:12> el<26:47>
                    n<> u<222> t<Hierarchical_identifier> p<228> c<219> s<227> l<26:12> el<26:43>
                      n<defparam_example> u<219> t<STRING_CONST> p<222> s<220> l<26:12> el<26:28>
                      n<NO_MATCH> u<220> t<STRING_CONST> p<222> s<221> l<26:29> el<26:37>
                      n<SIZE2> u<221> t<STRING_CONST> p<222> l<26:38> el<26:43>
                    n<> u<227> t<Constant_mintypmax_expression> p<228> c<226> l<26:46> el<26:47>
                      n<> u<226> t<Constant_expression> p<227> c<225> l<26:46> el<26:47>
                        n<> u<225> t<Constant_primary> p<226> c<224> l<26:46> el<26:47>
                          n<> u<224> t<Primary_literal> p<225> c<223> l<26:46> el<26:47>
                            n<2> u<223> t<INT_CONST> p<224> l<26:46> el<26:47>
        n<> u<234> t<ENDMODULE> p<235> l<27:1> el<27:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/UnitDefParam/top.v:1:1: No timescale set for "top_def".
[WRN:PA0205] ${SURELOG_DIR}/tests/UnitDefParam/top.v:7:1: No timescale set for "small_top".
[WRN:PA0205] ${SURELOG_DIR}/tests/UnitDefParam/top.v:11:1: No timescale set for "small_test".
[WRN:PA0205] ${SURELOG_DIR}/tests/UnitDefParam/def.v:2:1: No timescale set for "def".
[WRN:PA0205] ${SURELOG_DIR}/tests/UnitDefParam/small.v:2:1: No timescale set for "secret_number".
[WRN:PA0205] ${SURELOG_DIR}/tests/UnitDefParam/small.v:14:1: No timescale set for "defparam_example".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/UnitDefParam/def.v:2:1: Compile module "work@def".
[INF:CP0303] ${SURELOG_DIR}/tests/UnitDefParam/small.v:14:1: Compile module "work@defparam_example".
[INF:CP0303] ${SURELOG_DIR}/tests/UnitDefParam/small.v:2:1: Compile module "work@secret_number".
[INF:CP0303] ${SURELOG_DIR}/tests/UnitDefParam/top.v:11:1: Compile module "work@small_test".
[INF:CP0303] ${SURELOG_DIR}/tests/UnitDefParam/top.v:7:1: Compile module "work@small_top".
[INF:CP0303] ${SURELOG_DIR}/tests/UnitDefParam/top.v:1:1: Compile module "work@top_def".
[INF:CP0302] Compile class "builtin::mailbox".
[INF:CP0302] Compile class "builtin::process".
[INF:CP0302] Compile class "builtin::semaphore".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assignment                                            10
Begin                                                  8
ClassDefn                                              8
ClassTypespec                                          1
Constant                                              21
Design                                                 1
EnumConst                                              5
EnumTypespec                                           1
Function                                               9
GenFor                                                 5
GenIf                                                  1
GenRegion                                              2
GenVar                                                 2
IODecl                                                11
IntTypespec                                            9
LogicTypespec                                          1
Module                                                 6
ModuleTypespec                                         9
Operation                                             11
Package                                                1
ParamAssign                                            5
Parameter                                              5
RefModule                                             12
RefObj                                                21
RefTypespec                                           13
RefVar                                                 5
Task                                                   9
TypedefTypespec                                        1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/UnitDefParam/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllPackages:
\_Package: (builtin)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:builtin
  |vpiInternalScope:
  \_ClassDefn: (builtin::array)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiInternalScope:
  \_ClassDefn: (builtin::queue)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiInternalScope:
  \_ClassDefn: (builtin::string)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiInternalScope:
  \_ClassDefn: (builtin::system)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:system
    |vpiFullName:builtin::system
  |vpiInternalScope:
  \_ClassDefn: (builtin::any_sverilog_class)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiInternalScope:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv, line:1:3, endln:27:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:mailbox
    |vpiFullName:builtin::mailbox
    |vpiInternalScope:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv, line:1:3, endln:27:11
      |vpiName:new
      |vpiFullName:builtin::mailbox::new
      |vpiTypedef:
      \_IntTypespec: , line:3:19, endln:3:22
        |vpiParent:
        \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:3:19, endln:3:22
      |vpiMethod:1
      |vpiIODecl:
      \_IODecl: (bound), line:3:23, endln:3:28
        |vpiParent:
        \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
        |vpiDirection:1
        |vpiName:bound
        |vpiExpr:
        \_Constant: , line:3:31, endln:3:32
          |vpiParent:
          \_IODecl: (bound), line:3:23, endln:3:28
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::mailbox::new::bound), line:3:19, endln:3:22
          |vpiParent:
          \_IODecl: (bound), line:3:23, endln:3:28
          |vpiFullName:builtin::mailbox::new::bound
          |vpiActual:
          \_IntTypespec: , line:3:19, endln:3:22
    |vpiInternalScope:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv, line:1:3, endln:27:11
      |vpiName:num
      |vpiFullName:builtin::mailbox::num
      |vpiTypedef:
      \_IntTypespec: , line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:6:14, endln:6:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::num), line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiFullName:builtin::mailbox::num
        |vpiActual:
        \_IntTypespec: , line:6:14, endln:6:17
    |vpiInternalScope:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv, line:1:3, endln:27:11
      |vpiName:put
      |vpiFullName:builtin::mailbox::put
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:9:15, endln:9:22
        |vpiParent:
        \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_put
      |vpiFullName:builtin::mailbox::try_put
      |vpiTypedef:
      \_LogicTypespec: 
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiImportTypespec:
      \_LogicTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_put)
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiFullName:builtin::mailbox::try_put
        |vpiActual:
        \_LogicTypespec: 
      |vpiIODecl:
      \_IODecl: (message), line:12:23, endln:12:30
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv, line:1:3, endln:27:11
      |vpiName:get
      |vpiFullName:builtin::mailbox::get
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:15:19, endln:15:26
        |vpiParent:
        \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_get
      |vpiFullName:builtin::mailbox::try_get
      |vpiTypedef:
      \_IntTypespec: , line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:18:14, endln:18:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_get), line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiFullName:builtin::mailbox::try_get
        |vpiActual:
        \_IntTypespec: , line:18:14, endln:18:17
      |vpiIODecl:
      \_IODecl: (message), line:18:31, endln:18:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv, line:1:3, endln:27:11
      |vpiName:peek
      |vpiFullName:builtin::mailbox::peek
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:21:20, endln:21:27
        |vpiParent:
        \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_peek
      |vpiFullName:builtin::mailbox::try_peek
      |vpiTypedef:
      \_IntTypespec: , line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:24:14, endln:24:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_peek), line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiFullName:builtin::mailbox::try_peek
        |vpiActual:
        \_IntTypespec: , line:24:14, endln:24:17
      |vpiIODecl:
      \_IODecl: (message), line:24:31, endln:24:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiDirection:6
        |vpiName:message
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
    |vpiMethod:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
    |vpiMethod:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiMethod:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiMethod:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiMethod:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
  |vpiInternalScope:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv, line:30:3, endln:52:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:process
    |vpiFullName:builtin::process
    |vpiInternalScope:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv, line:30:3, endln:52:11
      |vpiName:self
      |vpiFullName:builtin::process::self
      |vpiTypedef:
      \_ClassTypespec: (process), line:34:21, endln:34:28
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:process
        |vpiClassDefn:
        \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv, line:30:3, endln:52:11
      |vpiImportTypespec:
      \_ClassTypespec: (process), line:34:21, endln:34:28
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::self::process), line:34:21, endln:34:28
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:process
        |vpiFullName:builtin::process::self::process
        |vpiActual:
        \_ClassTypespec: (process), line:34:21, endln:34:28
    |vpiInternalScope:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv, line:30:3, endln:52:11
      |vpiName:status
      |vpiFullName:builtin::process::status
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::status::state), line:37:14, endln:37:19
        |vpiParent:
        \_Function: (builtin::process::status), line:37:5, endln:38:16
        |vpiName:state
        |vpiFullName:builtin::process::status::state
        |vpiActual:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
    |vpiInternalScope:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv, line:30:3, endln:52:11
      |vpiName:kill
      |vpiFullName:builtin::process::kill
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv, line:30:3, endln:52:11
      |vpiName:await
      |vpiFullName:builtin::process::await
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv, line:30:3, endln:52:11
      |vpiName:suspend
      |vpiFullName:builtin::process::suspend
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv, line:30:3, endln:52:11
      |vpiName:resume
      |vpiFullName:builtin::process::resume
      |vpiMethod:1
      |vpiVisibility:1
    |vpiTypedef:
    \_EnumTypespec: , line:32:13, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv, line:30:3, endln:52:11
      |vpiEnumConst:
      \_EnumConst: (FINISHED), line:32:20, endln:32:28
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:FINISHED
        |INT:0
        |vpiDecompile:0
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (RUNNING), line:32:30, endln:32:37
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:RUNNING
        |INT:1
        |vpiDecompile:1
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (WAITING), line:32:39, endln:32:46
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:WAITING
        |INT:2
        |vpiDecompile:2
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (SUSPENDED), line:32:48, endln:32:57
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:SUSPENDED
        |INT:3
        |vpiDecompile:3
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (KILLED), line:32:59, endln:32:65
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:KILLED
        |INT:4
        |vpiDecompile:4
        |vpiSize:64
    |vpiTypedef:
    \_TypedefTypespec: (state), line:32:68, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv, line:30:3, endln:52:11
      |vpiName:state
      |vpiTypedefAlias:
      \_RefTypespec: (builtin::process::state), line:32:13, endln:32:67
        |vpiParent:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
        |vpiFullName:builtin::process::state
        |vpiActual:
        \_EnumTypespec: , line:32:13, endln:32:73
    |vpiImportTypespec:
    \_EnumTypespec: , line:32:13, endln:32:73
    |vpiImportTypespec:
    \_TypedefTypespec: (state), line:32:68, endln:32:73
    |vpiImportTypespec:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiImportTypespec:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiImportTypespec:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiImportTypespec:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiImportTypespec:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiImportTypespec:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
    |vpiMethod:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiMethod:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiMethod:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiMethod:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiMethod:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiMethod:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
  |vpiInternalScope:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv, line:55:3, endln:69:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:semaphore
    |vpiFullName:builtin::semaphore
    |vpiInternalScope:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv, line:55:3, endln:69:11
      |vpiName:new
      |vpiFullName:builtin::semaphore::new
      |vpiTypedef:
      \_IntTypespec: , line:57:18, endln:57:21
        |vpiParent:
        \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:57:18, endln:57:21
      |vpiMethod:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:57:22, endln:57:30
        |vpiParent:
        \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:57:33, endln:57:34
          |vpiParent:
          \_IODecl: (keyCount), line:57:22, endln:57:30
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::new::keyCount), line:57:18, endln:57:21
          |vpiParent:
          \_IODecl: (keyCount), line:57:22, endln:57:30
          |vpiFullName:builtin::semaphore::new::keyCount
          |vpiActual:
          \_IntTypespec: , line:57:18, endln:57:21
    |vpiInternalScope:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv, line:55:3, endln:69:11
      |vpiName:put
      |vpiFullName:builtin::semaphore::put
      |vpiTypedef:
      \_IntTypespec: , line:60:14, endln:60:17
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:60:14, endln:60:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:60:18, endln:60:26
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:60:29, endln:60:30
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::put::keyCount), line:60:14, endln:60:17
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiFullName:builtin::semaphore::put::keyCount
          |vpiActual:
          \_IntTypespec: , line:60:14, endln:60:17
    |vpiInternalScope:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv, line:55:3, endln:69:11
      |vpiName:get
      |vpiFullName:builtin::semaphore::get
      |vpiTypedef:
      \_IntTypespec: , line:63:14, endln:63:17
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:63:14, endln:63:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:63:18, endln:63:26
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:63:29, endln:63:30
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::get::keyCount), line:63:14, endln:63:17
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiFullName:builtin::semaphore::get::keyCount
          |vpiActual:
          \_IntTypespec: , line:63:14, endln:63:17
    |vpiInternalScope:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv, line:55:3, endln:69:11
      |vpiName:try_get
      |vpiFullName:builtin::semaphore::try_get
      |vpiTypedef:
      \_IntTypespec: , line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiTypedef:
      \_IntTypespec: , line:66:26, endln:66:29
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:66:14, endln:66:17
      |vpiImportTypespec:
      \_IntTypespec: , line:66:26, endln:66:29
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::semaphore::try_get), line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiFullName:builtin::semaphore::try_get
        |vpiActual:
        \_IntTypespec: , line:66:14, endln:66:17
      |vpiIODecl:
      \_IODecl: (keyCount), line:66:30, endln:66:38
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:66:41, endln:66:42
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::try_get::keyCount), line:66:26, endln:66:29
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiFullName:builtin::semaphore::try_get::keyCount
          |vpiActual:
          \_IntTypespec: , line:66:26, endln:66:29
    |vpiImportTypespec:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiImportTypespec:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
    |vpiMethod:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
    |vpiMethod:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiMethod:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiMethod:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
  |vpiImportTypespec:
  \_ClassDefn: (builtin::array)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::queue)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::string)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::system)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv, line:1:3, endln:27:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv, line:30:3, endln:52:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv, line:55:3, endln:69:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::array)
  |vpiClassDefn:
  \_ClassDefn: (builtin::queue)
  |vpiClassDefn:
  \_ClassDefn: (builtin::string)
  |vpiClassDefn:
  \_ClassDefn: (builtin::system)
  |vpiClassDefn:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiClassDefn:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv, line:1:3, endln:27:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv, line:30:3, endln:52:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/UnitDefParam/builtin.sv, line:55:3, endln:69:11
|vpiAllModules:
\_Module: work@def (work@def), file:${SURELOG_DIR}/tests/UnitDefParam/def.v, line:2:1, endln:8:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@def
  |vpiParameter:
  \_Parameter: (work@def.SIZE1), line:3:11, endln:3:20
    |vpiParent:
    \_Module: work@def (work@def), file:${SURELOG_DIR}/tests/UnitDefParam/def.v, line:2:1, endln:8:10
    |UINT:2
    |vpiName:SIZE1
    |vpiFullName:work@def.SIZE1
  |vpiParamAssign:
  \_ParamAssign: , line:3:11, endln:3:20
    |vpiParent:
    \_Module: work@def (work@def), file:${SURELOG_DIR}/tests/UnitDefParam/def.v, line:2:1, endln:8:10
    |vpiRhs:
    \_Constant: , line:3:19, endln:3:20
      |vpiParent:
      \_ParamAssign: , line:3:11, endln:3:20
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@def.SIZE1), line:3:11, endln:3:20
  |vpiDefName:work@def
|vpiAllModules:
\_Module: work@defparam_example (work@defparam_example), file:${SURELOG_DIR}/tests/UnitDefParam/small.v, line:14:1, endln:27:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@defparam_example
  |vpiTypedef:
  \_ModuleTypespec: (secret_number), line:19:3, endln:19:16
    |vpiParent:
    \_Module: work@defparam_example (work@defparam_example), file:${SURELOG_DIR}/tests/UnitDefParam/small.v, line:14:1, endln:27:10
    |vpiName:secret_number
  |vpiTypedef:
  \_ModuleTypespec: (NO_DEF), line:23:3, endln:23:9
    |vpiParent:
    \_Module: work@defparam_example (work@defparam_example), file:${SURELOG_DIR}/tests/UnitDefParam/small.v, line:14:1, endln:27:10
    |vpiName:NO_DEF
  |vpiImportTypespec:
  \_ModuleTypespec: (secret_number), line:19:3, endln:19:16
  |vpiImportTypespec:
  \_ModuleTypespec: (NO_DEF), line:23:3, endln:23:9
  |vpiDefName:work@defparam_example
  |vpiRefModule:
  \_RefModule: work@secret_number (U0), line:19:3, endln:19:16
    |vpiParent:
    \_Module: work@defparam_example (work@defparam_example), file:${SURELOG_DIR}/tests/UnitDefParam/small.v, line:14:1, endln:27:10
    |vpiName:U0
    |vpiDefName:work@secret_number
    |vpiActual:
    \_Module: work@secret_number (work@secret_number), file:${SURELOG_DIR}/tests/UnitDefParam/small.v, line:2:1, endln:12:10
  |vpiRefModule:
  \_RefModule: work@secret_number (U1), line:20:3, endln:20:16
    |vpiParent:
    \_Module: work@defparam_example (work@defparam_example), file:${SURELOG_DIR}/tests/UnitDefParam/small.v, line:14:1, endln:27:10
    |vpiName:U1
    |vpiDefName:work@secret_number
    |vpiActual:
    \_Module: work@secret_number (work@secret_number), file:${SURELOG_DIR}/tests/UnitDefParam/small.v, line:2:1, endln:12:10
  |vpiRefModule:
  \_RefModule: work@secret_number (U2), line:21:3, endln:21:16
    |vpiParent:
    \_Module: work@defparam_example (work@defparam_example), file:${SURELOG_DIR}/tests/UnitDefParam/small.v, line:14:1, endln:27:10
    |vpiName:U2
    |vpiDefName:work@secret_number
    |vpiActual:
    \_Module: work@secret_number (work@secret_number), file:${SURELOG_DIR}/tests/UnitDefParam/small.v, line:2:1, endln:12:10
  |vpiRefModule:
  \_RefModule: work@secret_number (U3), line:22:3, endln:22:16
    |vpiParent:
    \_Module: work@defparam_example (work@defparam_example), file:${SURELOG_DIR}/tests/UnitDefParam/small.v, line:14:1, endln:27:10
    |vpiName:U3
    |vpiDefName:work@secret_number
    |vpiActual:
    \_Module: work@secret_number (work@secret_number), file:${SURELOG_DIR}/tests/UnitDefParam/small.v, line:2:1, endln:12:10
  |vpiRefModule:
  \_RefModule: work@NO_DEF (U5), line:23:3, endln:23:9
    |vpiParent:
    \_Module: work@defparam_example (work@defparam_example), file:${SURELOG_DIR}/tests/UnitDefParam/small.v, line:14:1, endln:27:10
    |vpiName:U5
    |vpiDefName:work@NO_DEF
|vpiAllModules:
\_Module: work@secret_number (work@secret_number), file:${SURELOG_DIR}/tests/UnitDefParam/small.v, line:2:1, endln:12:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@secret_number
  |vpiGenVar:
  \_GenVar: (work@secret_number.i), line:5:11, endln:5:12
    |vpiParent:
    \_Module: work@secret_number (work@secret_number), file:${SURELOG_DIR}/tests/UnitDefParam/small.v, line:2:1, endln:12:10
    |vpiName:i
    |vpiFullName:work@secret_number.i
  |vpiParameter:
  \_Parameter: (work@secret_number.SIZE), line:3:12, endln:3:20
    |vpiParent:
    \_Module: work@secret_number (work@secret_number), file:${SURELOG_DIR}/tests/UnitDefParam/small.v, line:2:1, endln:12:10
    |UINT:0
    |vpiName:SIZE
    |vpiFullName:work@secret_number.SIZE
  |vpiParamAssign:
  \_ParamAssign: , line:3:12, endln:3:20
    |vpiParent:
    \_Module: work@secret_number (work@secret_number), file:${SURELOG_DIR}/tests/UnitDefParam/small.v, line:2:1, endln:12:10
    |vpiRhs:
    \_Constant: , line:3:19, endln:3:20
      |vpiParent:
      \_ParamAssign: , line:3:12, endln:3:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@secret_number.SIZE), line:3:12, endln:3:20
  |vpiInternalScope:
  \_GenRegion: (work@secret_number), line:6:2, endln:10:13
    |vpiParent:
    \_Module: work@secret_number (work@secret_number), file:${SURELOG_DIR}/tests/UnitDefParam/small.v, line:2:1, endln:12:10
    |vpiFullName:work@secret_number
    |vpiInternalScope:
    \_Begin: (work@secret_number), line:6:11, endln:8:5
      |vpiParent:
      \_GenRegion: (work@secret_number), line:6:2, endln:10:13
      |vpiFullName:work@secret_number
      |vpiInternalScope:
      \_GenFor: (work@secret_number), line:6:11, endln:8:5
        |vpiParent:
        \_Begin: (work@secret_number), line:6:11, endln:8:5
        |vpiFullName:work@secret_number
        |vpiVariables:
        \_RefVar: (work@secret_number.i), line:6:16, endln:6:17
          |vpiParent:
          \_GenFor: (work@secret_number), line:6:11, endln:8:5
          |vpiName:i
          |vpiFullName:work@secret_number.i
        |vpiInternalScope:
        \_Begin: (work@secret_number.B1), line:6:36, endln:8:5
          |vpiParent:
          \_GenFor: (work@secret_number), line:6:11, endln:8:5
          |vpiName:B1
          |vpiFullName:work@secret_number.B1
          |vpiTypedef:
          \_ModuleTypespec: (M1), line:7:3, endln:7:5
            |vpiParent:
            \_Begin: (work@secret_number.B1), line:6:36, endln:8:5
            |vpiName:M1
          |vpiImportTypespec:
          \_ModuleTypespec: (M1), line:7:3, endln:7:5
          |vpiStmt:
          \_RefModule: work@M1 (N1), line:7:3, endln:7:5
            |vpiParent:
            \_Begin: (work@secret_number.B1), line:6:36, endln:8:5
            |vpiName:N1
            |vpiDefName:work@M1
        |vpiImportTypespec:
        \_RefVar: (work@secret_number.i), line:6:16, endln:6:17
        |vpiForInitStmt:
        \_Assignment: , line:6:16, endln:6:19
          |vpiParent:
          \_GenFor: (work@secret_number), line:6:11, endln:8:5
          |vpiRhs:
          \_Constant: , line:6:18, endln:6:19
            |vpiParent:
            \_Assignment: , line:6:16, endln:6:19
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_RefVar: (work@secret_number.i), line:6:16, endln:6:17
        |vpiCondition:
        \_Operation: , line:6:21, endln:6:27
          |vpiParent:
          \_GenFor: (work@secret_number), line:6:11, endln:8:5
          |vpiOpType:20
          |vpiOperand:
          \_RefObj: (work@secret_number.i), line:6:21, endln:6:22
            |vpiParent:
            \_Operation: , line:6:21, endln:6:27
            |vpiName:i
            |vpiFullName:work@secret_number.i
            |vpiActual:
            \_GenVar: (work@secret_number.i), line:5:11, endln:5:12
          |vpiOperand:
          \_RefObj: (work@secret_number.SIZE), line:6:23, endln:6:27
            |vpiParent:
            \_Operation: , line:6:21, endln:6:27
            |vpiName:SIZE
            |vpiFullName:work@secret_number.SIZE
            |vpiActual:
            \_Parameter: (work@secret_number.SIZE), line:3:12, endln:3:20
        |vpiForIncStmt:
        \_Assignment: , line:6:29, endln:6:34
          |vpiParent:
          \_GenFor: (work@secret_number), line:6:11, endln:8:5
          |vpiOpType:82
          |vpiRhs:
          \_Operation: , line:6:31, endln:6:34
            |vpiParent:
            \_Assignment: , line:6:29, endln:6:34
            |vpiOpType:24
            |vpiOperand:
            \_RefObj: (work@secret_number.i), line:6:31, endln:6:32
              |vpiParent:
              \_Operation: , line:6:31, endln:6:34
              |vpiName:i
              |vpiFullName:work@secret_number.i
              |vpiActual:
              \_GenVar: (work@secret_number.i), line:5:11, endln:5:12
            |vpiOperand:
            \_Constant: , line:6:33, endln:6:34
              |vpiParent:
              \_Operation: , line:6:31, endln:6:34
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiLhs:
          \_RefObj: (work@secret_number.i), line:6:29, endln:6:30
            |vpiParent:
            \_Assignment: , line:6:29, endln:6:34
            |vpiName:i
            |vpiFullName:work@secret_number.i
            |vpiActual:
            \_GenVar: (work@secret_number.i), line:5:11, endln:5:12
        |vpiStmt:
        \_Begin: (work@secret_number.B1), line:6:36, endln:8:5
      |vpiStmt:
      \_GenFor: (work@secret_number), line:6:11, endln:8:5
    |vpiStmt:
    \_Begin: (work@secret_number), line:6:11, endln:8:5
  |vpiDefName:work@secret_number
|vpiAllModules:
\_Module: work@small_test (work@small_test), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:11:1, endln:60:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@small_test
  |vpiGenVar:
  \_GenVar: (work@small_test.i), line:19:2, endln:19:3
    |vpiParent:
    \_Module: work@small_test (work@small_test), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:11:1, endln:60:10
    |vpiName:i
    |vpiFullName:work@small_test.i
  |vpiParameter:
  \_Parameter: (work@small_test.SIZE), line:14:27, endln:14:37
    |vpiParent:
    \_Module: work@small_test (work@small_test), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:11:1, endln:60:10
    |REAL:10.000000
    |vpiName:SIZE
    |vpiFullName:work@small_test.SIZE
  |vpiParameter:
  \_Parameter: (work@small_test.dummy), line:15:14, endln:15:23
    |vpiParent:
    \_Module: work@small_test (work@small_test), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:11:1, endln:60:10
    |UINT:5
    |vpiName:dummy
    |vpiFullName:work@small_test.dummy
  |vpiParameter:
  \_Parameter: (work@small_test.p1), line:16:11, endln:16:23
    |vpiParent:
    \_Module: work@small_test (work@small_test), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:11:1, endln:60:10
    |BIN:100
    |vpiName:p1
    |vpiFullName:work@small_test.p1
  |vpiParamAssign:
  \_ParamAssign: , line:14:27, endln:14:37
    |vpiParent:
    \_Module: work@small_test (work@small_test), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:11:1, endln:60:10
    |vpiRhs:
    \_Constant: , line:14:34, endln:14:37
      |vpiParent:
      \_ParamAssign: , line:14:27, endln:14:37
      |vpiDecompile:1e1
      |vpiSize:64
      |REAL:10.000000
      |vpiConstType:2
    |vpiLhs:
    \_Parameter: (work@small_test.SIZE), line:14:27, endln:14:37
  |vpiParamAssign:
  \_ParamAssign: , line:15:14, endln:15:23
    |vpiParent:
    \_Module: work@small_test (work@small_test), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:11:1, endln:60:10
    |vpiRhs:
    \_Constant: , line:15:22, endln:15:23
      |vpiParent:
      \_ParamAssign: , line:15:14, endln:15:23
      |vpiDecompile:5
      |vpiSize:64
      |UINT:5
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@small_test.dummy), line:15:14, endln:15:23
  |vpiParamAssign:
  \_ParamAssign: , line:16:11, endln:16:23
    |vpiParent:
    \_Module: work@small_test (work@small_test), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:11:1, endln:60:10
    |vpiRhs:
    \_Constant: , line:16:16, endln:16:23
      |vpiParent:
      \_ParamAssign: , line:16:11, endln:16:23
      |vpiDecompile:13'b100
      |vpiSize:13
      |BIN:100
      |vpiConstType:3
    |vpiLhs:
    \_Parameter: (work@small_test.p1), line:16:11, endln:16:23
  |vpiInternalScope:
  \_GenRegion: (work@small_test), line:20:1, endln:58:12
    |vpiParent:
    \_Module: work@small_test (work@small_test), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:11:1, endln:60:10
    |vpiFullName:work@small_test
    |vpiInternalScope:
    \_Begin: (work@small_test), line:21:1, endln:57:4
      |vpiParent:
      \_GenRegion: (work@small_test), line:20:1, endln:58:12
      |vpiFullName:work@small_test
      |vpiInternalScope:
      \_GenFor: (work@small_test), line:21:1, endln:57:4
        |vpiParent:
        \_Begin: (work@small_test), line:21:1, endln:57:4
        |vpiFullName:work@small_test
        |vpiVariables:
        \_RefVar: (work@small_test.i), line:22:3, endln:22:4
          |vpiParent:
          \_GenFor: (work@small_test), line:21:1, endln:57:4
          |vpiName:i
          |vpiFullName:work@small_test.i
        |vpiInternalScope:
        \_Begin: (work@small_test.B1), line:23:1, endln:57:4
          |vpiParent:
          \_GenFor: (work@small_test), line:21:1, endln:57:4
          |vpiName:B1
          |vpiFullName:work@small_test.B1
          |vpiInternalScope:
          \_GenFor: (work@small_test.B1), line:28:1, endln:42:4
            |vpiParent:
            \_Begin: (work@small_test.B1), line:23:1, endln:57:4
            |vpiFullName:work@small_test.B1
            |vpiVariables:
            \_RefVar: (work@small_test.B1.j), line:29:3, endln:29:4
              |vpiParent:
              \_GenFor: (work@small_test.B1), line:28:1, endln:42:4
              |vpiName:j
              |vpiFullName:work@small_test.B1.j
            |vpiInternalScope:
            \_Begin: (work@small_test.B1.B2), line:30:1, endln:42:4
              |vpiParent:
              \_GenFor: (work@small_test.B1), line:28:1, endln:42:4
              |vpiName:B2
              |vpiFullName:work@small_test.B1.B2
              |vpiInternalScope:
              \_GenFor: (work@small_test.B1.B2), line:35:1, endln:40:4
                |vpiParent:
                \_Begin: (work@small_test.B1.B2), line:30:1, endln:42:4
                |vpiFullName:work@small_test.B1.B2
                |vpiVariables:
                \_RefVar: (work@small_test.B1.B2.k), line:36:3, endln:36:4
                  |vpiParent:
                  \_GenFor: (work@small_test.B1.B2), line:35:1, endln:40:4
                  |vpiName:k
                  |vpiFullName:work@small_test.B1.B2.k
                |vpiInternalScope:
                \_Begin: (work@small_test.B1.B2.B3), line:37:1, endln:40:4
                  |vpiParent:
                  \_GenFor: (work@small_test.B1.B2), line:35:1, endln:40:4
                  |vpiName:B3
                  |vpiFullName:work@small_test.B1.B2.B3
                  |vpiTypedef:
                  \_ModuleTypespec: (M3), line:39:1, endln:39:3
                    |vpiParent:
                    \_Begin: (work@small_test.B1.B2.B3), line:37:1, endln:40:4
                    |vpiName:M3
                  |vpiImportTypespec:
                  \_ModuleTypespec: (M3), line:39:1, endln:39:3
                  |vpiStmt:
                  \_RefModule: work@M3 (N3), line:39:1, endln:39:3
                    |vpiParent:
                    \_Begin: (work@small_test.B1.B2.B3), line:37:1, endln:40:4
                    |vpiName:N3
                    |vpiDefName:work@M3
                |vpiImportTypespec:
                \_RefVar: (work@small_test.B1.B2.k), line:36:3, endln:36:4
                |vpiImportTypespec:
                \_LogicNet: (work@small_test.B1.B2.k), line:36:8, endln:36:9
                  |vpiParent:
                  \_GenFor: (work@small_test.B1.B2), line:35:1, endln:40:4
                  |vpiName:k
                  |vpiFullName:work@small_test.B1.B2.k
                  |vpiNetType:1
                |vpiImportTypespec:
                \_LogicNet: (work@small_test.B1.B2.k), line:36:18, endln:36:19
                  |vpiParent:
                  \_GenFor: (work@small_test.B1.B2), line:35:1, endln:40:4
                  |vpiName:k
                  |vpiFullName:work@small_test.B1.B2.k
                  |vpiNetType:1
                |vpiImportTypespec:
                \_LogicNet: (work@small_test.B1.B2.k), line:36:16, endln:36:17
                  |vpiParent:
                  \_GenFor: (work@small_test.B1.B2), line:35:1, endln:40:4
                  |vpiName:k
                  |vpiFullName:work@small_test.B1.B2.k
                  |vpiNetType:1
                |vpiForInitStmt:
                \_Assignment: , line:36:3, endln:36:6
                  |vpiParent:
                  \_GenFor: (work@small_test.B1.B2), line:35:1, endln:40:4
                  |vpiRhs:
                  \_Constant: , line:36:5, endln:36:6
                    |vpiParent:
                    \_Assignment: , line:36:3, endln:36:6
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
                  |vpiLhs:
                  \_RefVar: (work@small_test.B1.B2.k), line:36:3, endln:36:4
                |vpiCondition:
                \_Operation: , line:36:8, endln:36:14
                  |vpiParent:
                  \_GenFor: (work@small_test.B1.B2), line:35:1, endln:40:4
                  |vpiOpType:20
                  |vpiOperand:
                  \_RefObj: (work@small_test.B1.B2.k), line:36:8, endln:36:9
                    |vpiParent:
                    \_Operation: , line:36:8, endln:36:14
                    |vpiName:k
                    |vpiFullName:work@small_test.B1.B2.k
                    |vpiActual:
                    \_LogicNet: (work@small_test.B1.B2.k), line:36:8, endln:36:9
                  |vpiOperand:
                  \_RefObj: (work@small_test.B1.B2.SIZE), line:36:10, endln:36:14
                    |vpiParent:
                    \_Operation: , line:36:8, endln:36:14
                    |vpiName:SIZE
                    |vpiFullName:work@small_test.B1.B2.SIZE
                    |vpiActual:
                    \_Parameter: (work@small_test.SIZE), line:14:27, endln:14:37
                |vpiForIncStmt:
                \_Assignment: , line:36:16, endln:36:21
                  |vpiParent:
                  \_GenFor: (work@small_test.B1.B2), line:35:1, endln:40:4
                  |vpiOpType:82
                  |vpiRhs:
                  \_Operation: , line:36:18, endln:36:21
                    |vpiParent:
                    \_Assignment: , line:36:16, endln:36:21
                    |vpiOpType:24
                    |vpiOperand:
                    \_RefObj: (work@small_test.B1.B2.k), line:36:18, endln:36:19
                      |vpiParent:
                      \_Operation: , line:36:18, endln:36:21
                      |vpiName:k
                      |vpiFullName:work@small_test.B1.B2.k
                      |vpiActual:
                      \_LogicNet: (work@small_test.B1.B2.k), line:36:18, endln:36:19
                    |vpiOperand:
                    \_Constant: , line:36:20, endln:36:21
                      |vpiParent:
                      \_Operation: , line:36:18, endln:36:21
                      |vpiDecompile:1
                      |vpiSize:64
                      |UINT:1
                      |vpiConstType:9
                  |vpiLhs:
                  \_RefObj: (work@small_test.B1.B2.k), line:36:16, endln:36:17
                    |vpiParent:
                    \_Assignment: , line:36:16, endln:36:21
                    |vpiName:k
                    |vpiFullName:work@small_test.B1.B2.k
                    |vpiActual:
                    \_LogicNet: (work@small_test.B1.B2.k), line:36:16, endln:36:17
                |vpiStmt:
                \_Begin: (work@small_test.B1.B2.B3), line:37:1, endln:40:4
              |vpiTypedef:
              \_ModuleTypespec: (M2), line:32:1, endln:32:3
                |vpiParent:
                \_Begin: (work@small_test.B1.B2), line:30:1, endln:42:4
                |vpiName:M2
              |vpiImportTypespec:
              \_ModuleTypespec: (M2), line:32:1, endln:32:3
              |vpiStmt:
              \_RefModule: work@M2 (N2), line:32:1, endln:32:3
                |vpiParent:
                \_Begin: (work@small_test.B1.B2), line:30:1, endln:42:4
                |vpiName:N2
                |vpiDefName:work@M2
              |vpiStmt:
              \_GenFor: (work@small_test.B1.B2), line:35:1, endln:40:4
            |vpiImportTypespec:
            \_RefVar: (work@small_test.B1.j), line:29:3, endln:29:4
            |vpiImportTypespec:
            \_LogicNet: (work@small_test.B1.j), line:29:8, endln:29:9
              |vpiParent:
              \_GenFor: (work@small_test.B1), line:28:1, endln:42:4
              |vpiName:j
              |vpiFullName:work@small_test.B1.j
              |vpiNetType:1
            |vpiImportTypespec:
            \_LogicNet: (work@small_test.B1.j), line:29:18, endln:29:19
              |vpiParent:
              \_GenFor: (work@small_test.B1), line:28:1, endln:42:4
              |vpiName:j
              |vpiFullName:work@small_test.B1.j
              |vpiNetType:1
            |vpiImportTypespec:
            \_LogicNet: (work@small_test.B1.j), line:29:16, endln:29:17
              |vpiParent:
              \_GenFor: (work@small_test.B1), line:28:1, endln:42:4
              |vpiName:j
              |vpiFullName:work@small_test.B1.j
              |vpiNetType:1
            |vpiForInitStmt:
            \_Assignment: , line:29:3, endln:29:6
              |vpiParent:
              \_GenFor: (work@small_test.B1), line:28:1, endln:42:4
              |vpiRhs:
              \_Constant: , line:29:5, endln:29:6
                |vpiParent:
                \_Assignment: , line:29:3, endln:29:6
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_RefVar: (work@small_test.B1.j), line:29:3, endln:29:4
            |vpiCondition:
            \_Operation: , line:29:8, endln:29:14
              |vpiParent:
              \_GenFor: (work@small_test.B1), line:28:1, endln:42:4
              |vpiOpType:20
              |vpiOperand:
              \_RefObj: (work@small_test.B1.j), line:29:8, endln:29:9
                |vpiParent:
                \_Operation: , line:29:8, endln:29:14
                |vpiName:j
                |vpiFullName:work@small_test.B1.j
                |vpiActual:
                \_LogicNet: (work@small_test.B1.j), line:29:8, endln:29:9
              |vpiOperand:
              \_RefObj: (work@small_test.B1.SIZE), line:29:10, endln:29:14
                |vpiParent:
                \_Operation: , line:29:8, endln:29:14
                |vpiName:SIZE
                |vpiFullName:work@small_test.B1.SIZE
                |vpiActual:
                \_Parameter: (work@small_test.SIZE), line:14:27, endln:14:37
            |vpiForIncStmt:
            \_Assignment: , line:29:16, endln:29:21
              |vpiParent:
              \_GenFor: (work@small_test.B1), line:28:1, endln:42:4
              |vpiOpType:82
              |vpiRhs:
              \_Operation: , line:29:18, endln:29:21
                |vpiParent:
                \_Assignment: , line:29:16, endln:29:21
                |vpiOpType:24
                |vpiOperand:
                \_RefObj: (work@small_test.B1.j), line:29:18, endln:29:19
                  |vpiParent:
                  \_Operation: , line:29:18, endln:29:21
                  |vpiName:j
                  |vpiFullName:work@small_test.B1.j
                  |vpiActual:
                  \_LogicNet: (work@small_test.B1.j), line:29:18, endln:29:19
                |vpiOperand:
                \_Constant: , line:29:20, endln:29:21
                  |vpiParent:
                  \_Operation: , line:29:18, endln:29:21
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
              |vpiLhs:
              \_RefObj: (work@small_test.B1.j), line:29:16, endln:29:17
                |vpiParent:
                \_Assignment: , line:29:16, endln:29:21
                |vpiName:j
                |vpiFullName:work@small_test.B1.j
                |vpiActual:
                \_LogicNet: (work@small_test.B1.j), line:29:16, endln:29:17
            |vpiStmt:
            \_Begin: (work@small_test.B1.B2), line:30:1, endln:42:4
          |vpiInternalScope:
          \_Begin: (work@small_test.B1.B4), line:45:1, endln:56:4
            |vpiParent:
            \_Begin: (work@small_test.B1), line:23:1, endln:57:4
            |vpiName:B4
            |vpiFullName:work@small_test.B1.B4
            |vpiInternalScope:
            \_GenFor: (work@small_test.B1.B4), line:48:1, endln:54:4
              |vpiParent:
              \_Begin: (work@small_test.B1.B4), line:45:1, endln:56:4
              |vpiFullName:work@small_test.B1.B4
              |vpiVariables:
              \_RefVar: (work@small_test.B1.B4.m), line:49:3, endln:49:4
                |vpiParent:
                \_GenFor: (work@small_test.B1.B4), line:48:1, endln:54:4
                |vpiName:m
                |vpiFullName:work@small_test.B1.B4.m
              |vpiInternalScope:
              \_Begin: (work@small_test.B1.B4.B5), line:50:1, endln:54:4
                |vpiParent:
                \_GenFor: (work@small_test.B1.B4), line:48:1, endln:54:4
                |vpiName:B5
                |vpiFullName:work@small_test.B1.B4.B5
                |vpiTypedef:
                \_ModuleTypespec: (M4), line:52:1, endln:52:3
                  |vpiParent:
                  \_Begin: (work@small_test.B1.B4.B5), line:50:1, endln:54:4
                  |vpiName:M4
                |vpiImportTypespec:
                \_ModuleTypespec: (M4), line:52:1, endln:52:3
                |vpiStmt:
                \_RefModule: work@M4 (N4), line:52:1, endln:52:3
                  |vpiParent:
                  \_Begin: (work@small_test.B1.B4.B5), line:50:1, endln:54:4
                  |vpiName:N4
                  |vpiDefName:work@M4
              |vpiImportTypespec:
              \_RefVar: (work@small_test.B1.B4.m), line:49:3, endln:49:4
              |vpiImportTypespec:
              \_LogicNet: (work@small_test.B1.B4.m), line:49:8, endln:49:9
                |vpiParent:
                \_GenFor: (work@small_test.B1.B4), line:48:1, endln:54:4
                |vpiName:m
                |vpiFullName:work@small_test.B1.B4.m
                |vpiNetType:1
              |vpiImportTypespec:
              \_LogicNet: (work@small_test.B1.B4.m), line:49:18, endln:49:19
                |vpiParent:
                \_GenFor: (work@small_test.B1.B4), line:48:1, endln:54:4
                |vpiName:m
                |vpiFullName:work@small_test.B1.B4.m
                |vpiNetType:1
              |vpiImportTypespec:
              \_LogicNet: (work@small_test.B1.B4.m), line:49:16, endln:49:17
                |vpiParent:
                \_GenFor: (work@small_test.B1.B4), line:48:1, endln:54:4
                |vpiName:m
                |vpiFullName:work@small_test.B1.B4.m
                |vpiNetType:1
              |vpiForInitStmt:
              \_Assignment: , line:49:3, endln:49:6
                |vpiParent:
                \_GenFor: (work@small_test.B1.B4), line:48:1, endln:54:4
                |vpiRhs:
                \_Constant: , line:49:5, endln:49:6
                  |vpiParent:
                  \_Assignment: , line:49:3, endln:49:6
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
                |vpiLhs:
                \_RefVar: (work@small_test.B1.B4.m), line:49:3, endln:49:4
              |vpiCondition:
              \_Operation: , line:49:8, endln:49:14
                |vpiParent:
                \_GenFor: (work@small_test.B1.B4), line:48:1, endln:54:4
                |vpiOpType:20
                |vpiOperand:
                \_RefObj: (work@small_test.B1.B4.m), line:49:8, endln:49:9
                  |vpiParent:
                  \_Operation: , line:49:8, endln:49:14
                  |vpiName:m
                  |vpiFullName:work@small_test.B1.B4.m
                  |vpiActual:
                  \_LogicNet: (work@small_test.B1.B4.m), line:49:8, endln:49:9
                |vpiOperand:
                \_RefObj: (work@small_test.B1.B4.SIZE), line:49:10, endln:49:14
                  |vpiParent:
                  \_Operation: , line:49:8, endln:49:14
                  |vpiName:SIZE
                  |vpiFullName:work@small_test.B1.B4.SIZE
                  |vpiActual:
                  \_Parameter: (work@small_test.SIZE), line:14:27, endln:14:37
              |vpiForIncStmt:
              \_Assignment: , line:49:16, endln:49:21
                |vpiParent:
                \_GenFor: (work@small_test.B1.B4), line:48:1, endln:54:4
                |vpiOpType:82
                |vpiRhs:
                \_Operation: , line:49:18, endln:49:21
                  |vpiParent:
                  \_Assignment: , line:49:16, endln:49:21
                  |vpiOpType:24
                  |vpiOperand:
                  \_RefObj: (work@small_test.B1.B4.m), line:49:18, endln:49:19
                    |vpiParent:
                    \_Operation: , line:49:18, endln:49:21
                    |vpiName:m
                    |vpiFullName:work@small_test.B1.B4.m
                    |vpiActual:
                    \_LogicNet: (work@small_test.B1.B4.m), line:49:18, endln:49:19
                  |vpiOperand:
                  \_Constant: , line:49:20, endln:49:21
                    |vpiParent:
                    \_Operation: , line:49:18, endln:49:21
                    |vpiDecompile:1
                    |vpiSize:64
                    |UINT:1
                    |vpiConstType:9
                |vpiLhs:
                \_RefObj: (work@small_test.B1.B4.m), line:49:16, endln:49:17
                  |vpiParent:
                  \_Assignment: , line:49:16, endln:49:21
                  |vpiName:m
                  |vpiFullName:work@small_test.B1.B4.m
                  |vpiActual:
                  \_LogicNet: (work@small_test.B1.B4.m), line:49:16, endln:49:17
              |vpiStmt:
              \_Begin: (work@small_test.B1.B4.B5), line:50:1, endln:54:4
            |vpiStmt:
            \_GenFor: (work@small_test.B1.B4), line:48:1, endln:54:4
          |vpiTypedef:
          \_ModuleTypespec: (M1), line:26:1, endln:26:3
            |vpiParent:
            \_Begin: (work@small_test.B1), line:23:1, endln:57:4
            |vpiName:M1
          |vpiImportTypespec:
          \_ModuleTypespec: (M1), line:26:1, endln:26:3
          |vpiStmt:
          \_RefModule: work@M1 (N1), line:26:1, endln:26:3
            |vpiParent:
            \_Begin: (work@small_test.B1), line:23:1, endln:57:4
            |vpiName:N1
            |vpiDefName:work@M1
          |vpiStmt:
          \_GenFor: (work@small_test.B1), line:28:1, endln:42:4
          |vpiStmt:
          \_GenIf: , line:43:1, endln:56:4
            |vpiParent:
            \_Begin: (work@small_test.B1), line:23:1, endln:57:4
            |vpiCondition:
            \_Operation: , line:44:3, endln:44:6
              |vpiParent:
              \_GenIf: , line:43:1, endln:56:4
              |vpiOpType:18
              |vpiOperand:
              \_RefObj: (work@small_test.B1.i), line:44:3, endln:44:4
                |vpiParent:
                \_Operation: , line:44:3, endln:44:6
                |vpiName:i
                |vpiFullName:work@small_test.B1.i
                |vpiActual:
                \_GenVar: (work@small_test.i), line:19:2, endln:19:3
              |vpiOperand:
              \_Constant: , line:44:5, endln:44:6
                |vpiParent:
                \_Operation: , line:44:3, endln:44:6
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
            |vpiStmt:
            \_Begin: (work@small_test.B1.B4), line:45:1, endln:56:4
        |vpiImportTypespec:
        \_RefVar: (work@small_test.i), line:22:3, endln:22:4
        |vpiForInitStmt:
        \_Assignment: , line:22:3, endln:22:6
          |vpiParent:
          \_GenFor: (work@small_test), line:21:1, endln:57:4
          |vpiRhs:
          \_Constant: , line:22:5, endln:22:6
            |vpiParent:
            \_Assignment: , line:22:3, endln:22:6
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_RefVar: (work@small_test.i), line:22:3, endln:22:4
        |vpiCondition:
        \_Operation: , line:22:8, endln:22:14
          |vpiParent:
          \_GenFor: (work@small_test), line:21:1, endln:57:4
          |vpiOpType:20
          |vpiOperand:
          \_RefObj: (work@small_test.i), line:22:8, endln:22:9
            |vpiParent:
            \_Operation: , line:22:8, endln:22:14
            |vpiName:i
            |vpiFullName:work@small_test.i
            |vpiActual:
            \_GenVar: (work@small_test.i), line:19:2, endln:19:3
          |vpiOperand:
          \_RefObj: (work@small_test.SIZE), line:22:10, endln:22:14
            |vpiParent:
            \_Operation: , line:22:8, endln:22:14
            |vpiName:SIZE
            |vpiFullName:work@small_test.SIZE
            |vpiActual:
            \_Parameter: (work@small_test.SIZE), line:14:27, endln:14:37
        |vpiForIncStmt:
        \_Assignment: , line:22:16, endln:22:21
          |vpiParent:
          \_GenFor: (work@small_test), line:21:1, endln:57:4
          |vpiOpType:82
          |vpiRhs:
          \_Operation: , line:22:18, endln:22:21
            |vpiParent:
            \_Assignment: , line:22:16, endln:22:21
            |vpiOpType:24
            |vpiOperand:
            \_RefObj: (work@small_test.i), line:22:18, endln:22:19
              |vpiParent:
              \_Operation: , line:22:18, endln:22:21
              |vpiName:i
              |vpiFullName:work@small_test.i
              |vpiActual:
              \_GenVar: (work@small_test.i), line:19:2, endln:19:3
            |vpiOperand:
            \_Constant: , line:22:20, endln:22:21
              |vpiParent:
              \_Operation: , line:22:18, endln:22:21
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiLhs:
          \_RefObj: (work@small_test.i), line:22:16, endln:22:17
            |vpiParent:
            \_Assignment: , line:22:16, endln:22:21
            |vpiName:i
            |vpiFullName:work@small_test.i
            |vpiActual:
            \_GenVar: (work@small_test.i), line:19:2, endln:19:3
        |vpiStmt:
        \_Begin: (work@small_test.B1), line:23:1, endln:57:4
      |vpiStmt:
      \_GenFor: (work@small_test), line:21:1, endln:57:4
    |vpiStmt:
    \_Begin: (work@small_test), line:21:1, endln:57:4
  |vpiDefName:work@small_test
|vpiAllModules:
\_Module: work@small_top (work@small_top), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:7:1, endln:9:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@small_top
  |vpiTypedef:
  \_ModuleTypespec: (small_test), line:8:4, endln:8:14
    |vpiParent:
    \_Module: work@small_top (work@small_top), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:7:1, endln:9:10
    |vpiName:small_test
  |vpiImportTypespec:
  \_ModuleTypespec: (small_test), line:8:4, endln:8:14
  |vpiDefName:work@small_top
  |vpiRefModule:
  \_RefModule: work@small_test (u1), line:8:4, endln:8:14
    |vpiParent:
    \_Module: work@small_top (work@small_top), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:7:1, endln:9:10
    |vpiName:u1
    |vpiDefName:work@small_test
    |vpiActual:
    \_Module: work@small_test (work@small_test), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:11:1, endln:60:10
|vpiAllModules:
\_Module: work@top_def (work@top_def), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:1:1, endln:5:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top_def
  |vpiTypedef:
  \_ModuleTypespec: (def), line:3:5, endln:3:8
    |vpiParent:
    \_Module: work@top_def (work@top_def), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:1:1, endln:5:10
    |vpiName:def
  |vpiImportTypespec:
  \_ModuleTypespec: (def), line:3:5, endln:3:8
  |vpiDefName:work@top_def
  |vpiRefModule:
  \_RefModule: work@def (u1), line:3:5, endln:3:8
    |vpiParent:
    \_Module: work@top_def (work@top_def), file:${SURELOG_DIR}/tests/UnitDefParam/top.v, line:1:1, endln:5:10
    |vpiName:u1
    |vpiDefName:work@def
    |vpiActual:
    \_Module: work@def (work@def), file:${SURELOG_DIR}/tests/UnitDefParam/def.v, line:2:1, endln:8:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 6
[   NOTE] : 0
