VCD info: dumpfile wave.vcd opened for output.
Hint: The first test case should count for 2000 cycles. Your circuit counted 0
Hint: The second test case should count for 15000 cycles. Your circuit counted 0
Hint: Your FSM didn't pass the sample timing diagram posted with the problem statement. Perhaps try debugging that?
TIMEOUT
/Users/samidhm/cs329a/project/VerilogAgent/dataset_spec-to-rtl/Prob156_review2015_fancytimer_test.sv:216: $finish called at 1000000 (1ps)
Hint: Output 'count' has 192071 mismatches. First mismatch occurred at time 130.
Hint: Output 'counting' has 35498 mismatches. First mismatch occurred at time 130.
Hint: Output 'done' has 822 mismatches. First mismatch occurred at time 20130.
Hint: Total mismatched samples is 192835 out of 200000 samples

Simulation finished at 1000000 ps
Mismatches: 192835 in 200000 samples
