<?xml version="1.0" encoding="utf-8"?>
<Project DefaultTargets="Build" ToolsVersion="17.0" xmlns="http://schemas.microsoft.com/developer/msbuild/2003">
  <PropertyGroup>
    <PreferredToolArchitecture>x64</PreferredToolArchitecture>
  </PropertyGroup>
  <ItemGroup Label="ProjectConfigurations">
    <ProjectConfiguration Include="Debug|x64">
      <Configuration>Debug</Configuration>
      <Platform>x64</Platform>
    </ProjectConfiguration>
    <ProjectConfiguration Include="Release|x64">
      <Configuration>Release</Configuration>
      <Platform>x64</Platform>
    </ProjectConfiguration>
    <ProjectConfiguration Include="MinSizeRel|x64">
      <Configuration>MinSizeRel</Configuration>
      <Platform>x64</Platform>
    </ProjectConfiguration>
    <ProjectConfiguration Include="RelWithDebInfo|x64">
      <Configuration>RelWithDebInfo</Configuration>
      <Platform>x64</Platform>
    </ProjectConfiguration>
  </ItemGroup>
  <PropertyGroup Label="Globals">
    <ProjectGuid>{79C11006-7F00-3392-96C7-AC0E5072C0F7}</ProjectGuid>
    <Keyword>Win32Proj</Keyword>
    <WindowsTargetPlatformVersion>10.0.20348.0</WindowsTargetPlatformVersion>
    <Platform>x64</Platform>
    <ProjectName>ARMCommonTableGen</ProjectName>
    <VCProjectUpgraderObjectName>NoUpgrade</VCProjectUpgraderObjectName>
  </PropertyGroup>
  <Import Project="$(VCTargetsPath)\Microsoft.Cpp.Default.props" />
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='Debug|x64'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v143</PlatformToolset>
  </PropertyGroup>
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='Release|x64'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v143</PlatformToolset>
  </PropertyGroup>
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v143</PlatformToolset>
  </PropertyGroup>
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v143</PlatformToolset>
  </PropertyGroup>
  <Import Project="$(VCTargetsPath)\Microsoft.Cpp.props" />
  <ImportGroup Label="ExtensionSettings">
    <Import Project="$(VCTargetsPath)\BuildCustomizations\masm.props" />
  </ImportGroup>
  <ImportGroup Label="PropertySheets">
    <Import Project="$(UserRootDir)\Microsoft.Cpp.$(Platform).user.props" Condition="exists('$(UserRootDir)\Microsoft.Cpp.$(Platform).user.props')" Label="LocalAppDataPlatform" />
  </ImportGroup>
  <PropertyGroup Label="UserMacros" />
  <PropertyGroup>
    <_ProjectFileVersion>10.0.20506.1</_ProjectFileVersion>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='Release|x64'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
  </PropertyGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">
    <Midl>
      <AdditionalIncludeDirectories>D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM;D:\a\llvm-project-fork\llvm-project-fork\build\include;D:\a\llvm-project-fork\llvm-project-fork\llvm\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='Release|x64'">
    <Midl>
      <AdditionalIncludeDirectories>D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM;D:\a\llvm-project-fork\llvm-project-fork\build\include;D:\a\llvm-project-fork\llvm-project-fork\llvm\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">
    <Midl>
      <AdditionalIncludeDirectories>D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM;D:\a\llvm-project-fork\llvm-project-fork\build\include;D:\a\llvm-project-fork\llvm-project-fork\llvm\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">
    <Midl>
      <AdditionalIncludeDirectories>D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM;D:\a\llvm-project-fork\llvm-project-fork\build\include;D:\a\llvm-project-fork\llvm-project-fork\llvm\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\ef2958c1787b88662e776df4cf08c873\ARMGenAsmMatcher.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building ARMGenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-asm-matcher -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/ARM.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/ARMGenAsmMatcher.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrCDE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrMVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrNEON.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrVFP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA8.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA9.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleR52.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleSwift.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleV6.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSystemRegister.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenAsmMatcher.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building ARMGenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-asm-matcher -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/ARM.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/ARMGenAsmMatcher.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrCDE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrMVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrNEON.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrVFP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA8.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA9.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleR52.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleSwift.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleV6.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSystemRegister.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenAsmMatcher.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building ARMGenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-asm-matcher -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/ARM.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/ARMGenAsmMatcher.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrCDE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrMVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrNEON.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrVFP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA8.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA9.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleR52.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleSwift.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleV6.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSystemRegister.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenAsmMatcher.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building ARMGenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-asm-matcher -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/ARM.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/ARMGenAsmMatcher.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrCDE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrMVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrNEON.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrVFP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA8.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA9.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleR52.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleSwift.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleV6.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSystemRegister.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenAsmMatcher.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\ef2958c1787b88662e776df4cf08c873\ARMGenAsmWriter.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building ARMGenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-asm-writer -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/ARM.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/ARMGenAsmWriter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrCDE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrMVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrNEON.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrVFP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA8.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA9.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleR52.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleSwift.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleV6.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSystemRegister.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenAsmWriter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building ARMGenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-asm-writer -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/ARM.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/ARMGenAsmWriter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrCDE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrMVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrNEON.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrVFP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA8.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA9.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleR52.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleSwift.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleV6.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSystemRegister.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenAsmWriter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building ARMGenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-asm-writer -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/ARM.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/ARMGenAsmWriter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrCDE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrMVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrNEON.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrVFP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA8.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA9.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleR52.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleSwift.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleV6.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSystemRegister.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenAsmWriter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building ARMGenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-asm-writer -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/ARM.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/ARMGenAsmWriter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrCDE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrMVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrNEON.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrVFP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA8.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA9.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleR52.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleSwift.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleV6.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSystemRegister.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenAsmWriter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\ef2958c1787b88662e776df4cf08c873\ARMGenCallingConv.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building ARMGenCallingConv.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-callingconv -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/ARM.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/ARMGenCallingConv.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrCDE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrMVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrNEON.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrVFP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA8.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA9.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleR52.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleSwift.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleV6.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSystemRegister.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenCallingConv.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building ARMGenCallingConv.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-callingconv -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/ARM.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/ARMGenCallingConv.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrCDE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrMVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrNEON.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrVFP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA8.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA9.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleR52.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleSwift.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleV6.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSystemRegister.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenCallingConv.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building ARMGenCallingConv.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-callingconv -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/ARM.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/ARMGenCallingConv.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrCDE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrMVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrNEON.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrVFP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA8.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA9.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleR52.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleSwift.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleV6.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSystemRegister.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenCallingConv.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building ARMGenCallingConv.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-callingconv -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/ARM.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/ARMGenCallingConv.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrCDE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrMVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrNEON.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrVFP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA8.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA9.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleR52.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleSwift.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleV6.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSystemRegister.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenCallingConv.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\ef2958c1787b88662e776df4cf08c873\ARMGenDAGISel.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building ARMGenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-dag-isel -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target -omit-comments --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/ARM.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/ARMGenDAGISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrCDE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrMVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrNEON.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrVFP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA8.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA9.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleR52.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleSwift.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleV6.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSystemRegister.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenDAGISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building ARMGenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-dag-isel -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target -omit-comments --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/ARM.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/ARMGenDAGISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrCDE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrMVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrNEON.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrVFP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA8.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA9.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleR52.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleSwift.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleV6.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSystemRegister.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenDAGISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building ARMGenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-dag-isel -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target -omit-comments --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/ARM.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/ARMGenDAGISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrCDE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrMVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrNEON.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrVFP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA8.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA9.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleR52.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleSwift.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleV6.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSystemRegister.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenDAGISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building ARMGenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-dag-isel -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target -omit-comments --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/ARM.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/ARMGenDAGISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrCDE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrMVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrNEON.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrVFP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA8.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA9.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleR52.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleSwift.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleV6.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSystemRegister.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenDAGISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\ef2958c1787b88662e776df4cf08c873\ARMGenDisassemblerTables.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building ARMGenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-disassembler -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/ARM.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/ARMGenDisassemblerTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrCDE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrMVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrNEON.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrVFP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA8.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA9.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleR52.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleSwift.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleV6.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSystemRegister.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenDisassemblerTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building ARMGenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-disassembler -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/ARM.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/ARMGenDisassemblerTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrCDE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrMVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrNEON.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrVFP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA8.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA9.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleR52.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleSwift.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleV6.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSystemRegister.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenDisassemblerTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building ARMGenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-disassembler -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/ARM.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/ARMGenDisassemblerTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrCDE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrMVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrNEON.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrVFP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA8.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA9.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleR52.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleSwift.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleV6.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSystemRegister.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenDisassemblerTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building ARMGenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-disassembler -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/ARM.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/ARMGenDisassemblerTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrCDE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrMVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrNEON.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrVFP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA8.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA9.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleR52.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleSwift.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleV6.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSystemRegister.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenDisassemblerTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\ef2958c1787b88662e776df4cf08c873\ARMGenFastISel.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building ARMGenFastISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-fast-isel -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/ARM.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/ARMGenFastISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrCDE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrMVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrNEON.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrVFP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA8.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA9.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleR52.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleSwift.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleV6.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSystemRegister.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenFastISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building ARMGenFastISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-fast-isel -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/ARM.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/ARMGenFastISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrCDE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrMVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrNEON.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrVFP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA8.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA9.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleR52.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleSwift.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleV6.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSystemRegister.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenFastISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building ARMGenFastISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-fast-isel -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/ARM.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/ARMGenFastISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrCDE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrMVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrNEON.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrVFP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA8.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA9.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleR52.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleSwift.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleV6.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSystemRegister.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenFastISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building ARMGenFastISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-fast-isel -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/ARM.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/ARMGenFastISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrCDE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrMVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrNEON.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrVFP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA8.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA9.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleR52.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleSwift.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleV6.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSystemRegister.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenFastISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\ef2958c1787b88662e776df4cf08c873\ARMGenGlobalISel.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building ARMGenGlobalISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-global-isel -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/ARM.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/ARMGenGlobalISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrCDE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrMVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrNEON.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrVFP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA8.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA9.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleR52.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleSwift.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleV6.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSystemRegister.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenGlobalISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building ARMGenGlobalISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-global-isel -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/ARM.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/ARMGenGlobalISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrCDE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrMVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrNEON.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrVFP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA8.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA9.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleR52.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleSwift.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleV6.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSystemRegister.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenGlobalISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building ARMGenGlobalISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-global-isel -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/ARM.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/ARMGenGlobalISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrCDE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrMVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrNEON.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrVFP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA8.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA9.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleR52.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleSwift.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleV6.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSystemRegister.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenGlobalISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building ARMGenGlobalISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-global-isel -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/ARM.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/ARMGenGlobalISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrCDE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrMVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrNEON.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrVFP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA8.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA9.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleR52.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleSwift.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleV6.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSystemRegister.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenGlobalISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\ef2958c1787b88662e776df4cf08c873\ARMGenInstrInfo.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building ARMGenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-instr-info -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/ARM.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/ARMGenInstrInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrCDE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrMVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrNEON.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrVFP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA8.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA9.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleR52.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleSwift.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleV6.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSystemRegister.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenInstrInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building ARMGenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-instr-info -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/ARM.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/ARMGenInstrInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrCDE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrMVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrNEON.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrVFP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA8.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA9.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleR52.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleSwift.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleV6.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSystemRegister.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenInstrInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building ARMGenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-instr-info -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/ARM.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/ARMGenInstrInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrCDE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrMVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrNEON.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrVFP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA8.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA9.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleR52.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleSwift.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleV6.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSystemRegister.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenInstrInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building ARMGenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-instr-info -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/ARM.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/ARMGenInstrInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrCDE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrMVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrNEON.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrVFP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA8.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA9.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleR52.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleSwift.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleV6.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSystemRegister.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenInstrInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\ef2958c1787b88662e776df4cf08c873\ARMGenMCCodeEmitter.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building ARMGenMCCodeEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-emitter -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/ARM.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/ARMGenMCCodeEmitter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrCDE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrMVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrNEON.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrVFP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA8.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA9.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleR52.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleSwift.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleV6.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSystemRegister.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenMCCodeEmitter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building ARMGenMCCodeEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-emitter -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/ARM.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/ARMGenMCCodeEmitter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrCDE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrMVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrNEON.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrVFP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA8.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA9.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleR52.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleSwift.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleV6.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSystemRegister.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenMCCodeEmitter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building ARMGenMCCodeEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-emitter -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/ARM.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/ARMGenMCCodeEmitter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrCDE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrMVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrNEON.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrVFP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA8.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA9.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleR52.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleSwift.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleV6.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSystemRegister.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenMCCodeEmitter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building ARMGenMCCodeEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-emitter -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/ARM.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/ARMGenMCCodeEmitter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrCDE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrMVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrNEON.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrVFP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA8.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA9.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleR52.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleSwift.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleV6.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSystemRegister.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenMCCodeEmitter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\ef2958c1787b88662e776df4cf08c873\ARMGenMCPseudoLowering.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building ARMGenMCPseudoLowering.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-pseudo-lowering -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/ARM.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/ARMGenMCPseudoLowering.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrCDE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrMVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrNEON.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrVFP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA8.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA9.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleR52.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleSwift.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleV6.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSystemRegister.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenMCPseudoLowering.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building ARMGenMCPseudoLowering.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-pseudo-lowering -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/ARM.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/ARMGenMCPseudoLowering.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrCDE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrMVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrNEON.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrVFP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA8.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA9.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleR52.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleSwift.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleV6.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSystemRegister.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenMCPseudoLowering.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building ARMGenMCPseudoLowering.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-pseudo-lowering -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/ARM.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/ARMGenMCPseudoLowering.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrCDE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrMVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrNEON.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrVFP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA8.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA9.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleR52.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleSwift.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleV6.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSystemRegister.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenMCPseudoLowering.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building ARMGenMCPseudoLowering.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-pseudo-lowering -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/ARM.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/ARMGenMCPseudoLowering.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrCDE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrMVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrNEON.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrVFP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA8.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA9.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleR52.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleSwift.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleV6.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSystemRegister.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenMCPseudoLowering.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\ef2958c1787b88662e776df4cf08c873\ARMGenRegisterBank.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building ARMGenRegisterBank.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-register-bank -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/ARM.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/ARMGenRegisterBank.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrCDE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrMVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrNEON.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrVFP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA8.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA9.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleR52.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleSwift.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleV6.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSystemRegister.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenRegisterBank.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building ARMGenRegisterBank.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-register-bank -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/ARM.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/ARMGenRegisterBank.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrCDE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrMVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrNEON.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrVFP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA8.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA9.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleR52.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleSwift.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleV6.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSystemRegister.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenRegisterBank.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building ARMGenRegisterBank.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-register-bank -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/ARM.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/ARMGenRegisterBank.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrCDE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrMVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrNEON.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrVFP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA8.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA9.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleR52.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleSwift.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleV6.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSystemRegister.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenRegisterBank.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building ARMGenRegisterBank.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-register-bank -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/ARM.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/ARMGenRegisterBank.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrCDE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrMVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrNEON.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrVFP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA8.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA9.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleR52.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleSwift.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleV6.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSystemRegister.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenRegisterBank.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\ef2958c1787b88662e776df4cf08c873\ARMGenRegisterInfo.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building ARMGenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-register-info -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/ARM.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/ARMGenRegisterInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrCDE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrMVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrNEON.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrVFP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA8.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA9.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleR52.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleSwift.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleV6.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSystemRegister.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenRegisterInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building ARMGenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-register-info -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/ARM.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/ARMGenRegisterInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrCDE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrMVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrNEON.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrVFP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA8.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA9.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleR52.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleSwift.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleV6.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSystemRegister.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenRegisterInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building ARMGenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-register-info -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/ARM.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/ARMGenRegisterInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrCDE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrMVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrNEON.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrVFP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA8.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA9.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleR52.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleSwift.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleV6.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSystemRegister.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenRegisterInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building ARMGenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-register-info -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/ARM.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/ARMGenRegisterInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrCDE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrMVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrNEON.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrVFP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA8.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA9.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleR52.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleSwift.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleV6.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSystemRegister.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenRegisterInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\ef2958c1787b88662e776df4cf08c873\ARMGenSubtargetInfo.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building ARMGenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-subtarget -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/ARM.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/ARMGenSubtargetInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrCDE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrMVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrNEON.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrVFP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA8.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA9.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleR52.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleSwift.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleV6.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSystemRegister.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenSubtargetInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building ARMGenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-subtarget -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/ARM.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/ARMGenSubtargetInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrCDE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrMVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrNEON.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrVFP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA8.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA9.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleR52.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleSwift.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleV6.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSystemRegister.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenSubtargetInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building ARMGenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-subtarget -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/ARM.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/ARMGenSubtargetInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrCDE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrMVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrNEON.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrVFP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA8.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA9.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleR52.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleSwift.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleV6.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSystemRegister.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenSubtargetInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building ARMGenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-subtarget -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/ARM.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/ARMGenSubtargetInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrCDE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrMVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrNEON.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrVFP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA8.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA9.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleR52.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleSwift.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleV6.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSystemRegister.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenSubtargetInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\ef2958c1787b88662e776df4cf08c873\ARMGenSystemRegister.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building ARMGenSystemRegister.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-searchable-tables -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/ARM.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/ARMGenSystemRegister.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrCDE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrMVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrNEON.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrVFP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA8.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA9.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleR52.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleSwift.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleV6.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSystemRegister.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenSystemRegister.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building ARMGenSystemRegister.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-searchable-tables -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/ARM.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/ARMGenSystemRegister.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrCDE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrMVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrNEON.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrVFP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA8.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA9.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleR52.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleSwift.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleV6.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSystemRegister.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenSystemRegister.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building ARMGenSystemRegister.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-searchable-tables -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/ARM.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/ARMGenSystemRegister.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrCDE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrMVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrNEON.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrVFP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA8.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA9.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleR52.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleSwift.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleV6.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSystemRegister.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenSystemRegister.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building ARMGenSystemRegister.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-searchable-tables -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/ARM.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/ARMGenSystemRegister.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrCDE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrMVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrNEON.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrThumb2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMInstrVFP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA57WriteRes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA8.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleA9.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM4.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleM7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleR52.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleSwift.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMScheduleV6.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\ARMSystemRegister.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenSystemRegister.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\578196cd8f8fb993ee144fe4496bb645\ARMCommonTableGen.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenAsmMatcher.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenAsmWriter.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenCallingConv.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenDAGISel.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenDisassemblerTables.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenFastISel.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenGlobalISel.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenInstrInfo.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenMCCodeEmitter.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenMCPseudoLowering.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenRegisterBank.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenRegisterInfo.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenSubtargetInfo.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenSystemRegister.inc;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\CMakeFiles\ARMCommonTableGen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <VerifyInputsAndOutputsExist Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</VerifyInputsAndOutputsExist>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenAsmMatcher.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenAsmWriter.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenCallingConv.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenDAGISel.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenDisassemblerTables.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenFastISel.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenGlobalISel.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenInstrInfo.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenMCCodeEmitter.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenMCPseudoLowering.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenRegisterBank.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenRegisterInfo.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenSubtargetInfo.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenSystemRegister.inc;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\CMakeFiles\ARMCommonTableGen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <VerifyInputsAndOutputsExist Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</VerifyInputsAndOutputsExist>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenAsmMatcher.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenAsmWriter.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenCallingConv.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenDAGISel.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenDisassemblerTables.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenFastISel.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenGlobalISel.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenInstrInfo.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenMCCodeEmitter.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenMCPseudoLowering.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenRegisterBank.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenRegisterInfo.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenSubtargetInfo.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenSystemRegister.inc;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\CMakeFiles\ARMCommonTableGen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <VerifyInputsAndOutputsExist Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</VerifyInputsAndOutputsExist>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenAsmMatcher.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenAsmWriter.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenCallingConv.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenDAGISel.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenDisassemblerTables.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenFastISel.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenGlobalISel.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenInstrInfo.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenMCCodeEmitter.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenMCPseudoLowering.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenRegisterBank.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenRegisterInfo.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenSubtargetInfo.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\ARMGenSystemRegister.inc;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\CMakeFiles\ARMCommonTableGen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
      <VerifyInputsAndOutputsExist Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</VerifyInputsAndOutputsExist>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\ARM\CMakeLists.txt">
      <UseUtf8Encoding>Always</UseUtf8Encoding>
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building Custom Rule D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SD:/a/llvm-project-fork/llvm-project-fork/llvm -BD:/a/llvm-project-fork/llvm-project-fork/build --check-stamp-file D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building Custom Rule D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SD:/a/llvm-project-fork/llvm-project-fork/llvm -BD:/a/llvm-project-fork/llvm-project-fork/build --check-stamp-file D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building Custom Rule D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SD:/a/llvm-project-fork/llvm-project-fork/llvm -BD:/a/llvm-project-fork/llvm-project-fork/build --check-stamp-file D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building Custom Rule D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/ARM/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SD:/a/llvm-project-fork/llvm-project-fork/llvm -BD:/a/llvm-project-fork/llvm-project-fork/build --check-stamp-file D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/ARM/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <None Include="D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\ARM\CMakeFiles\ARMCommonTableGen">
    </None>
  </ItemGroup>
  <ItemGroup>
    <ProjectReference Include="D:\a\llvm-project-fork\llvm-project-fork\build\ZERO_CHECK.vcxproj">
      <Project>{E892C37D-02CF-31E9-ADFA-230AE8523DFD}</Project>
      <Name>ZERO_CHECK</Name>
      <ReferenceOutputAssembly>false</ReferenceOutputAssembly>
      <CopyToOutputDirectory>Never</CopyToOutputDirectory>
    </ProjectReference>
    <ProjectReference Include="D:\a\llvm-project-fork\llvm-project-fork\build\include\llvm\IR\intrinsics_gen.vcxproj">
      <Project>{0DE3E28B-B7F5-3E6E-A178-94F7464E3D41}</Project>
      <Name>intrinsics_gen</Name>
      <ReferenceOutputAssembly>false</ReferenceOutputAssembly>
      <CopyToOutputDirectory>Never</CopyToOutputDirectory>
    </ProjectReference>
    <ProjectReference Include="D:\a\llvm-project-fork\llvm-project-fork\build\utils\TableGen\llvm-tblgen.vcxproj">
      <Project>{08972487-1C3D-3BA9-8214-740CD1C7990A}</Project>
      <Name>llvm-tblgen</Name>
    </ProjectReference>
  </ItemGroup>
  <Import Project="$(VCTargetsPath)\Microsoft.Cpp.targets" />
  <ImportGroup Label="ExtensionTargets">
    <Import Project="$(VCTargetsPath)\BuildCustomizations\masm.targets" />
  </ImportGroup>
</Project>