
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

           Version E-2010.12-SP1 for linux -- Jan 17, 2011
               Copyright (c) 1988-2011 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
global toplevel 
set toplevel c499_clk_opFF
c499_clk_opFF
sh date
Tue Oct 22 00:06:31 IST 2013
#--------------------------------------------------------------
#  General settings.
#--------------------------------------------------------------
set enable_scan 0
0
#/* The name of the clock pin  */
set clock_pin clk
clk
#/* formality ( To check logical equivalence b/w rtl and netlist using Synopsys Formality tool)
#----set_svf ../op_data/${toplevel}.svf
set high_fanout [list $clock_pin ]
clk
if {$enable_scan} {
    #/* Define format of test signals */
    set test_scan_enable_port_naming_style SCANEN%s
    set test_scan_in_port_naming_style SCANIN%s
    set test_scan_out_port_naming_style SCANOUT%s
    set test_clock_port_naming_style SCANCLK
}
#--------------------------------------------------------------
# Set the technology parameters
#--------------------------------------------------------------
#/* link library, target library etc  */
source -echo -verbose ../scripts/technology.tcl
set TLIB /cad/digital/rtl2gds/rtl2gds_install/LIB/lib/tsmc018/lib/osu018_stdcells.db
/cad/digital/rtl2gds/rtl2gds_install/LIB/lib/tsmc018/lib/osu018_stdcells.db
set LIBPATH /cad/digital/rtl2gds/rtl2gds_install/LIB/lib/tsmc018/lib
/cad/digital/rtl2gds/rtl2gds_install/LIB/lib/tsmc018/lib
#--------------------------------------------------------------
#  Technology settings
#--------------------------------------------------------------
# Ram memories if available should be included.
set search_path [list . 		     ${LIBPATH} 		     ]
. /cad/digital/rtl2gds/rtl2gds_install/LIB/lib/tsmc018/lib
set alib_library_analysis_path ${LIBPATH}
/cad/digital/rtl2gds/rtl2gds_install/LIB/lib/tsmc018/lib
set target_library [list 			${TLIB} 			]
/cad/digital/rtl2gds/rtl2gds_install/LIB/lib/tsmc018/lib/osu018_stdcells.db
set synthetic_library [list dw_foundation.sldb]
dw_foundation.sldb
set link_library [concat [list *] $target_library $synthetic_library ]
* /cad/digital/rtl2gds/rtl2gds_install/LIB/lib/tsmc018/lib/osu018_stdcells.db dw_foundation.sldb
define_design_lib WORK -path ./work
1
set verilogout_show_unconnected_pins "true"
true
#set_ultra_optimization true
#set_ultra_optimization -force
#--------------------------------------------------------------
#--------------------------------------------------------------
# Read RTL and analyze
#--------------------------------------------------------------
# list of source files to be compiled
source -echo -verbose ../scripts/rtl.tcl
set RTLLANG vhdl
vhdl
analyze -format verilog /home/users/nanditha/Documents/utility/c499_yuva_new1/c499_clk_opFF.v
Running PRESTO HDLC
Compiling source file /home/users/nanditha/Documents/utility/c499_yuva_new1/c499_clk_opFF.v
Warning:  /home/users/nanditha/Documents/utility/c499_yuva_new1/c499_clk_opFF.v:324: the undeclared symbol 'N724' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/users/nanditha/Documents/utility/c499_yuva_new1/c499_clk_opFF.v:324: the undeclared symbol 'N725' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/users/nanditha/Documents/utility/c499_yuva_new1/c499_clk_opFF.v:324: the undeclared symbol 'N726' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/users/nanditha/Documents/utility/c499_yuva_new1/c499_clk_opFF.v:324: the undeclared symbol 'N727' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/users/nanditha/Documents/utility/c499_yuva_new1/c499_clk_opFF.v:324: the undeclared symbol 'N728' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/users/nanditha/Documents/utility/c499_yuva_new1/c499_clk_opFF.v:324: the undeclared symbol 'N729' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/users/nanditha/Documents/utility/c499_yuva_new1/c499_clk_opFF.v:324: the undeclared symbol 'N730' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/users/nanditha/Documents/utility/c499_yuva_new1/c499_clk_opFF.v:324: the undeclared symbol 'N731' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/users/nanditha/Documents/utility/c499_yuva_new1/c499_clk_opFF.v:324: the undeclared symbol 'N732' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/users/nanditha/Documents/utility/c499_yuva_new1/c499_clk_opFF.v:325: the undeclared symbol 'N733' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/users/nanditha/Documents/utility/c499_yuva_new1/c499_clk_opFF.v:325: the undeclared symbol 'N734' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/users/nanditha/Documents/utility/c499_yuva_new1/c499_clk_opFF.v:325: the undeclared symbol 'N735' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/users/nanditha/Documents/utility/c499_yuva_new1/c499_clk_opFF.v:325: the undeclared symbol 'N736' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/users/nanditha/Documents/utility/c499_yuva_new1/c499_clk_opFF.v:325: the undeclared symbol 'N737' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/users/nanditha/Documents/utility/c499_yuva_new1/c499_clk_opFF.v:325: the undeclared symbol 'N738' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/users/nanditha/Documents/utility/c499_yuva_new1/c499_clk_opFF.v:325: the undeclared symbol 'N739' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/users/nanditha/Documents/utility/c499_yuva_new1/c499_clk_opFF.v:325: the undeclared symbol 'N740' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/users/nanditha/Documents/utility/c499_yuva_new1/c499_clk_opFF.v:325: the undeclared symbol 'N741' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/users/nanditha/Documents/utility/c499_yuva_new1/c499_clk_opFF.v:325: the undeclared symbol 'N742' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/users/nanditha/Documents/utility/c499_yuva_new1/c499_clk_opFF.v:326: the undeclared symbol 'N743' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/users/nanditha/Documents/utility/c499_yuva_new1/c499_clk_opFF.v:326: the undeclared symbol 'N744' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/users/nanditha/Documents/utility/c499_yuva_new1/c499_clk_opFF.v:326: the undeclared symbol 'N745' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/users/nanditha/Documents/utility/c499_yuva_new1/c499_clk_opFF.v:326: the undeclared symbol 'N746' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/users/nanditha/Documents/utility/c499_yuva_new1/c499_clk_opFF.v:326: the undeclared symbol 'N747' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/users/nanditha/Documents/utility/c499_yuva_new1/c499_clk_opFF.v:326: the undeclared symbol 'N748' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/users/nanditha/Documents/utility/c499_yuva_new1/c499_clk_opFF.v:326: the undeclared symbol 'N749' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/users/nanditha/Documents/utility/c499_yuva_new1/c499_clk_opFF.v:326: the undeclared symbol 'N750' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/users/nanditha/Documents/utility/c499_yuva_new1/c499_clk_opFF.v:326: the undeclared symbol 'N751' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/users/nanditha/Documents/utility/c499_yuva_new1/c499_clk_opFF.v:326: the undeclared symbol 'N752' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/users/nanditha/Documents/utility/c499_yuva_new1/c499_clk_opFF.v:327: the undeclared symbol 'N753' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/users/nanditha/Documents/utility/c499_yuva_new1/c499_clk_opFF.v:327: the undeclared symbol 'N754' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/users/nanditha/Documents/utility/c499_yuva_new1/c499_clk_opFF.v:327: the undeclared symbol 'N755' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Loading db file '/cad/digital/rtl2gds/rtl2gds_install/LIB/lib/tsmc018/lib/osu018_stdcells.db'
Loading db file '/cad/digital/synopsys_2010/DesignCompiler_2010/libraries/syn/dw_foundation.sldb'
1
# list of rtl files to be analysed.
# end of rtl files and libraries
#set hdl_files [list #    $RTL #]
#---if { [string match "verilog" $RTLLANG] == 1 } {
#---    foreach module_name $hdl_files {
#---	analyze -format verilog [list $module_name]
#---    }
#---} else {
#---    foreach module_name $hdl_files {
#---	analyze -format vhdl [list $module_name]
#---    }
#---}
#---
#---
#---foreach module_name $hdl_files {
#---    analyze -library $library_name -format vhdl [list $module_name]
#---}
#--------------------------------------------------------------
# Insert Clock Gating
#--------------------------------------------------------------
echo "Wait for PowerOpt license"
Wait for PowerOpt license
while {![get_license {Power-Optimization}]}  {
    echo -n .
    sh ( sleep 5 )
}
set_clock_gating_style      -sequential_cell latch      -positive_edge_logic {integrated:IGC_16X}     -control_point before     -control_signal scan_enable     -minimum_bitwidth 1     -max_fanout 2
Error: The library cell IGC_16X specified for use as an integrated clock-gating cell does not exist in the libraries specified.  (PWR-190)
Warning: The clock-gating style was not changed. (PWR-132)

Current clock gating style....
Sequential cell: latch
Minimum register bank size: 3
Minimum bank size for enhanced clock gating: 6
Maximum fanout: unlimited
Setup time for clock gate: 0.0
Hold time for clock gate: 0.0
Clock gating circuitry (positive edge): and
Clock gating circuitry (negative edge): or
 Note: inverter between clock gating circuitry 
       and (negative edge) register clock pin.
Control point insertion: none
Control signal for control point: scan_enable
Observation point insertion: false
Observation logic depth: 5
0
elaborate  $toplevel 
Loading db file '/cad/digital/synopsys_2010/DesignCompiler_2010/libraries/syn/gtech.db'
Loading db file '/cad/digital/synopsys_2010/DesignCompiler_2010/libraries/syn/standard.sldb'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'c499_clk_opFF'.
Information: Building the design 'c499'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff'. (HDL-193)

Inferred memory devices in process
	in routine dff line 9 in file
		'/home/users/nanditha/Documents/utility/c499_yuva_new1/c499_clk_opFF.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
insert_clock_gating > ../logs/insert_clock_gating.log
#--------------------------------------------------------------
# Link and Uniquify
#--------------------------------------------------------------
current_design $toplevel
Current design is 'c499_clk_opFF'.
{c499_clk_opFF}
link

  Linking design 'c499_clk_opFF'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3 designs)               /home/users/nanditha/Documents/utility/c499_yuva_new1/synthesis/run/c499_clk_opFF.db, etc
  osu018_stdcells (library)   /cad/digital/rtl2gds/rtl2gds_install/LIB/lib/tsmc018/lib/osu018_stdcells.db
  dw_foundation.sldb (library) /cad/digital/synopsys_2010/DesignCompiler_2010/libraries/syn/dw_foundation.sldb

1
uniquify
Removing uniquified design 'dff'.
  Uniquified 105 instances of design 'dff'.
1
#--------------------------------------------------------------
# Constraints ( clock, I/O delay etc )
#--------------------------------------------------------------
source -echo -verbose ../scripts/constraints.tcl
# Input Delay and Output Delay
#/* Delay of input signals (Clock-to-Q, Package etc.)  */
#/* output delay -> reserved time for output signals (Holdtime etc.)   */
if {![info exist clk_freq_MHz]} {
    set clk_freq_MHz 100
}
100
set period [expr 1000 / $clk_freq_MHz]
10
if {![info exist input_delay_ns]} {
    set input_delay_ns [expr $period / 2]
}
5
if {![info exist output_delay_ns]} {
    set output_delay_ns [expr $period / 2]
}
5
if {![info exist clk_latency]} {
    set clk_latency [expr $period / 3]
}
3
if {![info exist clk_uncertainty]} {
    set clk_uncertainty [expr $period / 10]
}
1
global clock_pin
set clock_pin clk
clk
set clk_name $clock_pin
clk
create_clock -period $period $clk_name
1
#/* The name of the IOClock(virtual clock), frequency    */
set vperiod $period
10
set vclk_uncertainty $clk_uncertainty
1
set clk_name vclk
vclk
create_clock -period $vperiod -name $clk_name
Warning: Creating virtual clock named 'vclk' with no sources. (UID-348)
1
# Set the IO constraints
#set_driving_cell  -lib_cell INVX8  [all_inputs]
set_input_delay $input_delay_ns -clock vclk [remove_from_collection [all_inputs] $clock_pin]
1
set_output_delay $output_delay_ns -clock vclk [all_outputs]
1
# Set the clock uncertainties.
set_clock_uncertainty -from $clk_name -to $clk_name $clk_uncertainty
1
set_clock_uncertainty -from vclk -to $clk_name $vclk_uncertainty
1
set_clock_uncertainty -from $clk_name -to vclk $vclk_uncertainty
1
set_clock_uncertainty -from vclk -to vclk $vclk_uncertainty
1
# Exclude high fanout nets from timing calculations.
#set_ideal_net clk
# Dont touch nets, designs etc.
#--------------------------------------------------------------
# Synthesis
#--------------------------------------------------------------
set_max_transition 1 ${toplevel}
1
#/* Buffer all port nets */
foreach_in_collection design [get_designs "*"] {
    current_design $design
    set_fix_multiple_port_nets -all -buffer_constants
}
Current design is 'c499_clk_opFF'.
Current design is 'c499'.
Current design is 'dff_104'.
Current design is 'dff_0'.
Current design is 'dff_1'.
Current design is 'dff_2'.
Current design is 'dff_3'.
Current design is 'dff_4'.
Current design is 'dff_5'.
Current design is 'dff_6'.
Current design is 'dff_7'.
Current design is 'dff_8'.
Current design is 'dff_9'.
Current design is 'dff_10'.
Current design is 'dff_11'.
Current design is 'dff_12'.
Current design is 'dff_13'.
Current design is 'dff_14'.
Current design is 'dff_15'.
Current design is 'dff_16'.
Current design is 'dff_17'.
Current design is 'dff_18'.
Current design is 'dff_19'.
Current design is 'dff_20'.
Current design is 'dff_21'.
Current design is 'dff_22'.
Current design is 'dff_23'.
Current design is 'dff_24'.
Current design is 'dff_25'.
Current design is 'dff_26'.
Current design is 'dff_27'.
Current design is 'dff_28'.
Current design is 'dff_29'.
Current design is 'dff_30'.
Current design is 'dff_31'.
Current design is 'dff_32'.
Current design is 'dff_33'.
Current design is 'dff_34'.
Current design is 'dff_35'.
Current design is 'dff_36'.
Current design is 'dff_37'.
Current design is 'dff_38'.
Current design is 'dff_39'.
Current design is 'dff_40'.
Current design is 'dff_41'.
Current design is 'dff_42'.
Current design is 'dff_43'.
Current design is 'dff_44'.
Current design is 'dff_45'.
Current design is 'dff_46'.
Current design is 'dff_47'.
Current design is 'dff_48'.
Current design is 'dff_49'.
Current design is 'dff_50'.
Current design is 'dff_51'.
Current design is 'dff_52'.
Current design is 'dff_53'.
Current design is 'dff_54'.
Current design is 'dff_55'.
Current design is 'dff_56'.
Current design is 'dff_57'.
Current design is 'dff_58'.
Current design is 'dff_59'.
Current design is 'dff_60'.
Current design is 'dff_61'.
Current design is 'dff_62'.
Current design is 'dff_63'.
Current design is 'dff_64'.
Current design is 'dff_65'.
Current design is 'dff_66'.
Current design is 'dff_67'.
Current design is 'dff_68'.
Current design is 'dff_69'.
Current design is 'dff_70'.
Current design is 'dff_71'.
Current design is 'dff_72'.
Current design is 'dff_73'.
Current design is 'dff_74'.
Current design is 'dff_75'.
Current design is 'dff_76'.
Current design is 'dff_77'.
Current design is 'dff_78'.
Current design is 'dff_79'.
Current design is 'dff_80'.
Current design is 'dff_81'.
Current design is 'dff_82'.
Current design is 'dff_83'.
Current design is 'dff_84'.
Current design is 'dff_85'.
Current design is 'dff_86'.
Current design is 'dff_87'.
Current design is 'dff_88'.
Current design is 'dff_89'.
Current design is 'dff_90'.
Current design is 'dff_91'.
Current design is 'dff_92'.
Current design is 'dff_93'.
Current design is 'dff_94'.
Current design is 'dff_95'.
Current design is 'dff_96'.
Current design is 'dff_97'.
Current design is 'dff_98'.
Current design is 'dff_99'.
Current design is 'dff_100'.
Current design is 'dff_101'.
Current design is 'dff_102'.
Current design is 'dff_103'.
current_design ${toplevel}
Current design is 'c499_clk_opFF'.
{c499_clk_opFF}
set_fix_multiple_port_nets -all -buffer_constants
1
#/* Propagate constraints if using clock gating */
propagate_constraints -gate_clock
Warning: Use of propagate_constraints -gate_clock is not recommended. This feature will be obsolete in a future release. Check the man page for more information. (PWR-800)

#   Propagate Constraints from cell oDFF_32/ (dff_0) #

#   Propagate Constraints from cell oDFF_31/ (dff_1) #

#   Propagate Constraints from cell oDFF_30/ (dff_2) #

#   Propagate Constraints from cell oDFF_29/ (dff_3) #

#   Propagate Constraints from cell oDFF_28/ (dff_4) #

#   Propagate Constraints from cell oDFF_27/ (dff_5) #

#   Propagate Constraints from cell oDFF_26/ (dff_6) #

#   Propagate Constraints from cell oDFF_25/ (dff_7) #

#   Propagate Constraints from cell oDFF_24/ (dff_8) #

#   Propagate Constraints from cell oDFF_23/ (dff_9) #

#   Propagate Constraints from cell oDFF_22/ (dff_10) #

#   Propagate Constraints from cell oDFF_21/ (dff_11) #

#   Propagate Constraints from cell oDFF_20/ (dff_12) #

#   Propagate Constraints from cell oDFF_19/ (dff_13) #

#   Propagate Constraints from cell oDFF_18/ (dff_14) #

#   Propagate Constraints from cell oDFF_17/ (dff_15) #

#   Propagate Constraints from cell oDFF_16/ (dff_16) #

#   Propagate Constraints from cell oDFF_15/ (dff_17) #

#   Propagate Constraints from cell oDFF_14/ (dff_18) #

#   Propagate Constraints from cell oDFF_13/ (dff_19) #

#   Propagate Constraints from cell oDFF_12/ (dff_20) #

#   Propagate Constraints from cell oDFF_11/ (dff_21) #

#   Propagate Constraints from cell oDFF_10/ (dff_22) #

#   Propagate Constraints from cell oDFF_9/ (dff_23) #

#   Propagate Constraints from cell oDFF_8/ (dff_24) #

#   Propagate Constraints from cell oDFF_7/ (dff_25) #

#   Propagate Constraints from cell oDFF_6/ (dff_26) #

#   Propagate Constraints from cell oDFF_5/ (dff_27) #

#   Propagate Constraints from cell oDFF_4/ (dff_28) #

#   Propagate Constraints from cell oDFF_3/ (dff_29) #

#   Propagate Constraints from cell oDFF_2/ (dff_30) #

#   Propagate Constraints from cell oDFF_1/ (dff_31) #

#   Propagate Constraints from cell DFF_32/ (dff_32) #

#   Propagate Constraints from cell DFF_31/ (dff_33) #

#   Propagate Constraints from cell DFF_30/ (dff_34) #

#   Propagate Constraints from cell DFF_29/ (dff_35) #

#   Propagate Constraints from cell DFF_28/ (dff_36) #

#   Propagate Constraints from cell DFF_27/ (dff_37) #

#   Propagate Constraints from cell DFF_26/ (dff_38) #

#   Propagate Constraints from cell DFF_25/ (dff_39) #

#   Propagate Constraints from cell DFF_24/ (dff_40) #

#   Propagate Constraints from cell DFF_23/ (dff_41) #

#   Propagate Constraints from cell DFF_22/ (dff_42) #

#   Propagate Constraints from cell DFF_21/ (dff_43) #

#   Propagate Constraints from cell DFF_20/ (dff_44) #

#   Propagate Constraints from cell DFF_19/ (dff_45) #

#   Propagate Constraints from cell DFF_18/ (dff_46) #

#   Propagate Constraints from cell DFF_17/ (dff_47) #

#   Propagate Constraints from cell DFF_16/ (dff_48) #

#   Propagate Constraints from cell DFF_15/ (dff_49) #

#   Propagate Constraints from cell DFF_14/ (dff_50) #

#   Propagate Constraints from cell DFF_13/ (dff_51) #

#   Propagate Constraints from cell DFF_12/ (dff_52) #

#   Propagate Constraints from cell DFF_11/ (dff_53) #

#   Propagate Constraints from cell DFF_10/ (dff_54) #

#   Propagate Constraints from cell DFF_9/ (dff_55) #

#   Propagate Constraints from cell DFF_8/ (dff_56) #

#   Propagate Constraints from cell DFF_7/ (dff_57) #

#   Propagate Constraints from cell DFF_6/ (dff_58) #

#   Propagate Constraints from cell DFF_5/ (dff_59) #

#   Propagate Constraints from cell DFF_4/ (dff_60) #

#   Propagate Constraints from cell DFF_3/ (dff_61) #

#   Propagate Constraints from cell DFF_2/ (dff_62) #

#   Propagate Constraints from cell DFF_1/ (dff_63) #

#   Propagate Constraints from cell iDFF_41/ (dff_64) #

#   Propagate Constraints from cell iDFF_40/ (dff_65) #

#   Propagate Constraints from cell iDFF_39/ (dff_66) #

#   Propagate Constraints from cell iDFF_38/ (dff_67) #

#   Propagate Constraints from cell iDFF_37/ (dff_68) #

#   Propagate Constraints from cell iDFF_36/ (dff_69) #

#   Propagate Constraints from cell iDFF_35/ (dff_70) #

#   Propagate Constraints from cell iDFF_34/ (dff_71) #

#   Propagate Constraints from cell iDFF_33/ (dff_72) #

#   Propagate Constraints from cell iDFF_32/ (dff_73) #

#   Propagate Constraints from cell iDFF_31/ (dff_74) #

#   Propagate Constraints from cell iDFF_30/ (dff_75) #

#   Propagate Constraints from cell iDFF_29/ (dff_76) #

#   Propagate Constraints from cell iDFF_28/ (dff_77) #

#   Propagate Constraints from cell iDFF_27/ (dff_78) #

#   Propagate Constraints from cell iDFF_26/ (dff_79) #

#   Propagate Constraints from cell iDFF_25/ (dff_80) #

#   Propagate Constraints from cell iDFF_24/ (dff_81) #

#   Propagate Constraints from cell iDFF_23/ (dff_82) #

#   Propagate Constraints from cell iDFF_22/ (dff_83) #

#   Propagate Constraints from cell iDFF_21/ (dff_84) #

#   Propagate Constraints from cell iDFF_20/ (dff_85) #

#   Propagate Constraints from cell iDFF_19/ (dff_86) #

#   Propagate Constraints from cell iDFF_18/ (dff_87) #

#   Propagate Constraints from cell iDFF_17/ (dff_88) #

#   Propagate Constraints from cell iDFF_16/ (dff_89) #

#   Propagate Constraints from cell iDFF_15/ (dff_90) #

#   Propagate Constraints from cell iDFF_14/ (dff_91) #

#   Propagate Constraints from cell iDFF_13/ (dff_92) #

#   Propagate Constraints from cell iDFF_12/ (dff_93) #

#   Propagate Constraints from cell iDFF_11/ (dff_94) #

#   Propagate Constraints from cell iDFF_10/ (dff_95) #

#   Propagate Constraints from cell iDFF_9/ (dff_96) #

#   Propagate Constraints from cell iDFF_8/ (dff_97) #

#   Propagate Constraints from cell iDFF_7/ (dff_98) #

#   Propagate Constraints from cell iDFF_6/ (dff_99) #

#   Propagate Constraints from cell iDFF_5/ (dff_100) #

#   Propagate Constraints from cell iDFF_4/ (dff_101) #

#   Propagate Constraints from cell iDFF_3/ (dff_102) #

#   Propagate Constraints from cell iDFF_2/ (dff_103) #

#   Propagate Constraints from cell iDFF_1/ (dff_104) #

#   Propagate Constraints from cell c0/ (c499) #
1
compile -map_effort medium
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | E-2010.12-DWBB_1101 |    *     |
| Licensed DW Building Blocks             | E-2010.12-DWBB_1101 |          |
============================================================================



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'dff_0'
  Processing 'c499'
  Processing 'c499_clk_opFF'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Total 0 isolation cells are inserted. (UPF-214)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00   17826.0      0.00       0.0       0.0                          
    0:00:00   17826.0      0.00       0.0       0.0                          
    0:00:00   17826.0      0.00       0.0       0.0                          
    0:00:00   17826.0      0.00       0.0       0.0                          
    0:00:00   17826.0      0.00       0.0       0.0                          
    0:00:00   17826.0      0.00       0.0       0.0                          
    0:00:00   17826.0      0.00       0.0       0.0                          
    0:00:00   17826.0      0.00       0.0       0.0                          
    0:00:00   17826.0      0.00       0.0       0.0                          
    0:00:00   17826.0      0.00       0.0       0.0                          
    0:00:00   17826.0      0.00       0.0       0.0                          
    0:00:00   17826.0      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00   17826.0      0.00       0.0       0.0                          
    0:00:00   17826.0      0.00       0.0       0.0                          
    0:00:00   17826.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00   17826.0      0.00       0.0       0.0                          
    0:00:00   17826.0      0.00       0.0       0.0                          
    0:00:00   17826.0      0.00       0.0       0.0                          
    0:00:00   17826.0      0.00       0.0       0.0                          
    0:00:00   17826.0      0.00       0.0       0.0                          
    0:00:00   17826.0      0.00       0.0       0.0                          
    0:00:00   17826.0      0.00       0.0       0.0                          
    0:00:00   17826.0      0.00       0.0       0.0                          
    0:00:00   17826.0      0.00       0.0       0.0                          
    0:00:00   17826.0      0.00       0.0       0.0                          
    0:00:00   17826.0      0.00       0.0       0.0                          
Loading db file '/cad/digital/rtl2gds/rtl2gds_install/LIB/lib/tsmc018/lib/osu018_stdcells.db'

  Optimization Complete
  ---------------------
1
check_design > ../reports/${toplevel}_check_design_initial.rpt 
compile -incremental_mapping -map_effort medium


  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)
Information: Total 0 isolation cells are inserted. (UPF-214)

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00   17826.0      0.00       0.0       0.0                          
    0:00:00   17826.0      0.00       0.0       0.0                          
    0:00:00   17826.0      0.00       0.0       0.0                          
    0:00:00   17826.0      0.00       0.0       0.0                          
Loading db file '/cad/digital/rtl2gds/rtl2gds_install/LIB/lib/tsmc018/lib/osu018_stdcells.db'

  Optimization Complete
  ---------------------
1
if {$enable_scan} {
    #/* Compile for scan */
    compile -scan -incremental
}
#/*  Change names */                                              
change_names -rules verilog -hierarchy
1
check_design > ../reports/${toplevel}_check_design_postsynth.rpt 
#--------------------------------------------------------------
#  Scan Insertion
#--------------------------------------------------------------
if {$enable_scan} {
    set_scan_configuration -style multiplexed_flip_flop
    set_scan_configuration -chain_count 2
    set_scan_configuration -add_lockup true
    
    create_test_protocol
    dft_drc > ../reports/preDFT_drc.rprt
    preview_dft
    insert_dft
    dft_drc > ../reports/postDFT_drc.rprt

    compile -scan -incremental
}
check_design > ../reports/${toplevel}_check_design_final.rpt 
#--------------------------------------------------------------
# Save the database
#--------------------------------------------------------------
write -f verilog -hier -output ../op_data/${toplevel}.v
Writing verilog file '/home/users/nanditha/Documents/utility/c499_yuva_new1/synthesis/op_data/c499_clk_opFF.v'.
1
write -f vhdl -hier -output ../op_data/${toplevel}.vhd
Writing vhdl file '/home/users/nanditha/Documents/utility/c499_yuva_new1/synthesis/op_data/c499_clk_opFF.vhd'.
1
write -f ddc -hier -output ../op_data/${toplevel}.ddc
Writing ddc file '../op_data/c499_clk_opFF.ddc'.
1
write_sdc -version 1.2 ../op_data/${toplevel}.sdc
1
if {$enable_scan} {
    write_scan_def -o ../op_data/scan.def
}
#--------------------------------------------------------------
# Generate the reports
#--------------------------------------------------------------
#/* report clock gating */
identify_clock_gating
Warning: Use of identify_clock_gating is not recommended. This feature will be obsolete in a future release. Check the man page for more information. (PWR-800)
0
report_clock_gating > ../reports/clk_gate.rpt
#report_clock_gating -verbose > ../reports/clk_gate_verbose.rpt
if {$enable_scan} {
    #/* report scan chains */
    report_scan_chain > ../reports/scan_chain.rpt
    report_scan_path  -cell all  > ../reports/scan_path_cell.rpt
    report_scan_path  -chain all > ../reports/scan_path_chain.rpt
}
#/* timing report */
report_timing -nets -cap -transition -nworst 1  -max_paths 10 > ../reports/timing_full.rpt
set_false_path -from [all_inputs]
1
set_false_path -to [all_outputs]
1
report_timing -nets -cap -transition -nworst 1  -max_paths 10 > ../reports/timing_reg2reg.rpt
report_area > ../reports/area.rpt
report_qor > ../reports/qor.rpt
report_constraint -all_violators > ../reports/constraint.rpt
#report_net_fanout -threshold 50 > ../reports/net_fanout.rpt
report_cell > ../reports/cell.rpt
report_power > ../reports/power.rpt
#--------------------------------------------------------------
# Exit
#--------------------------------------------------------------
sh date
Tue Oct 22 00:06:34 IST 2013
quit
Information: Defining new variable 'period'. (CMD-041)
Information: Defining new variable 'vclk_uncertainty'. (CMD-041)
Information: Defining new variable 'LIBPATH'. (CMD-041)
Information: Defining new variable 'clk_latency'. (CMD-041)
Information: Defining new variable 'clk_name'. (CMD-041)
Information: Defining new variable 'enable_scan'. (CMD-041)
Information: Defining new variable 'lnc_flow_lod_do_bufi_prune'. (CMD-041)
Information: Defining new variable 'output_delay_ns'. (CMD-041)
Information: Defining new variable 'vperiod'. (CMD-041)
Information: Defining new variable 'TLIB'. (CMD-041)
Information: Defining new variable 'clock_pin'. (CMD-041)
Information: Defining new variable 'compile_group_pull_control_logic'. (CMD-041)
Information: Defining new variable 'RTLLANG'. (CMD-041)
Information: Defining new variable 'high_fanout'. (CMD-041)
Information: Defining new variable 'toplevel'. (CMD-041)
Information: Defining new variable 'input_delay_ns'. (CMD-041)
Information: Defining new variable 'design'. (CMD-041)
Information: Defining new variable 'clk_uncertainty'. (CMD-041)
Information: Defining new variable 'clk_freq_MHz'. (CMD-041)

Thank you...
