# whishbone_design_verification

PINS GIVEN:
    input clk, rst,
    input we, stb,
    input [7:0] addr, wdata,
    output reg [7:0] rdata,
    output reg ack
