{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1514927900166 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1514927900170 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 02 16:18:20 2018 " "Processing started: Tue Jan 02 16:18:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1514927900170 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514927900170 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HexpointThermostat -c HexpointThermostat " "Command: quartus_map --read_settings_files=on --write_settings_files=off HexpointThermostat -c HexpointThermostat" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514927900170 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "currentTempReg.qip " "Tcl Script File currentTempReg.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE currentTempReg.qip " "set_global_assignment -name QIP_FILE currentTempReg.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1514927900340 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1514927900340 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1514927900730 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1514927900730 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "HexpointThermostat/HexpointThermostat.bdf " "Can't analyze file -- file HexpointThermostat/HexpointThermostat.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1514927913089 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "comparator.vhd " "Can't analyze file -- file comparator.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1514927913097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setpointregister.bdf 1 1 " "Found 1 design units, including 1 entities, in source file setpointregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SetpointRegister " "Found entity 1: SetpointRegister" {  } { { "SetpointRegister.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/SetpointRegister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514927913100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514927913100 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "comparatorLessThan.vhd " "Can't analyze file -- file comparatorLessThan.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1514927913107 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "31mux.bdf " "Can't analyze file -- file 31mux.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1514927913112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stop-SYN " "Found design unit 1: stop-SYN" {  } { { "StoP.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/StoP.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514927913564 ""} { "Info" "ISGN_ENTITY_NAME" "1 StoP " "Found entity 1: StoP" {  } { { "StoP.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/StoP.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514927913564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514927913564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare13bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compare13bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare13bits-SYN " "Found design unit 1: compare13bits-SYN" {  } { { "compare13bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/compare13bits.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514927913569 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare13bits " "Found entity 1: compare13bits" {  } { { "compare13bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/compare13bits.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514927913569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514927913569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add13bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add13bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add13bits-SYN " "Found design unit 1: add13bits-SYN" {  } { { "add13bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/add13bits.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514927913574 ""} { "Info" "ISGN_ENTITY_NAME" "1 add13bits " "Found entity 1: add13bits" {  } { { "add13bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/add13bits.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514927913574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514927913574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count5bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file count5bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 count5bits " "Found entity 1: count5bits" {  } { { "count5bits.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/count5bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514927913578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514927913578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count7bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file count7bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 count7bits " "Found entity 1: count7bits" {  } { { "count7bits.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/count7bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514927913582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514927913582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimalator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decimalator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decimalator-SYN " "Found design unit 1: decimalator-SYN" {  } { { "decimalator.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/decimalator.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514927913586 ""} { "Info" "ISGN_ENTITY_NAME" "1 decimalator " "Found entity 1: decimalator" {  } { { "decimalator.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/decimalator.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514927913586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514927913586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_7seg-Behavioral " "Found design unit 1: bcd_7seg-Behavioral" {  } { { "bcd_7seg.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/bcd_7seg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514927913591 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_7seg " "Found entity 1: bcd_7seg" {  } { { "bcd_7seg.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/bcd_7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514927913591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514927913591 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hexpointthermostat.bdf 1 1 " "Using design file hexpointthermostat.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 HexpointThermostat " "Found entity 1: HexpointThermostat" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514927914276 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1514927914276 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HexpointThermostat " "Elaborating entity \"HexpointThermostat\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1514927914280 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "count5bits inst1 " "Block or symbol \"count5bits\" of instance \"inst1\" overlaps another block or symbol" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -864 104 200 -736 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1514927914295 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND4 inst66 " "Block or symbol \"AND4\" of instance \"inst66\" overlaps another block or symbol" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -480 16 80 -400 "inst66" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1514927914295 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND4 inst67 " "Block or symbol \"AND4\" of instance \"inst67\" overlaps another block or symbol" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -352 80 144 -272 "inst67" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1514927914295 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND4 inst72 " "Block or symbol \"AND4\" of instance \"inst72\" overlaps another block or symbol" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -16 -48 16 64 "inst72" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1514927914296 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND4 inst73 " "Block or symbol \"AND4\" of instance \"inst73\" overlaps another block or symbol" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 120 16 80 200 "inst73" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1514927914296 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK count5bits inst1 " "Port \"CLK\" of type count5bits and instance \"inst1\" is missing source signal" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -864 104 200 -736 "inst1" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1514927914298 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "fbctestclk " "Pin \"fbctestclk\" not connected" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -840 -64 112 -824 "fbctestclk" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1514927914300 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "fbctestrestart " "Pin \"fbctestrestart\" not connected" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -824 -64 112 -808 "fbctestrestart" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1514927914300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count7bits count7bits:inst22 " "Elaborating entity \"count7bits\" for hierarchy \"count7bits:inst22\"" {  } { { "hexpointthermostat.bdf" "inst22" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 952 880 976 1112 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514927914332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare13bits compare13bits:inst24 " "Elaborating entity \"compare13bits\" for hierarchy \"compare13bits:inst24\"" {  } { { "hexpointthermostat.bdf" "inst24" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -296 992 1120 -200 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514927914341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare compare13bits:inst24\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"compare13bits:inst24\|lpm_compare:LPM_COMPARE_component\"" {  } { { "compare13bits.vhd" "LPM_COMPARE_component" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/compare13bits.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514927914374 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "compare13bits:inst24\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"compare13bits:inst24\|lpm_compare:LPM_COMPARE_component\"" {  } { { "compare13bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/compare13bits.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514927914375 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "compare13bits:inst24\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"compare13bits:inst24\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514927914375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514927914375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514927914375 ""}  } { { "compare13bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/compare13bits.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1514927914375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_46g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_46g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_46g " "Found entity 1: cmpr_46g" {  } { { "db/cmpr_46g.tdf" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/db/cmpr_46g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514927914422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514927914422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_46g compare13bits:inst24\|lpm_compare:LPM_COMPARE_component\|cmpr_46g:auto_generated " "Elaborating entity \"cmpr_46g\" for hierarchy \"compare13bits:inst24\|lpm_compare:LPM_COMPARE_component\|cmpr_46g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514927914424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst5 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst5\"" {  } { { "hexpointthermostat.bdf" "inst5" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -368 824 936 -280 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514927914451 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst5 " "Elaborated megafunction instantiation \"BUSMUX:inst5\"" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -368 824 936 -280 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514927914452 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst5 " "Instantiated megafunction \"BUSMUX:inst5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 13 " "Parameter \"WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514927914452 ""}  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -368 824 936 -280 "inst5" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1514927914452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst5\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst5\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514927914497 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst5\|lpm_mux:\$00000 BUSMUX:inst5 " "Elaborated megafunction instantiation \"BUSMUX:inst5\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst5\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -368 824 936 -280 "inst5" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514927914500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_58c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_58c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_58c " "Found entity 1: mux_58c" {  } { { "db/mux_58c.tdf" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/db/mux_58c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514927914553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514927914553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_58c BUSMUX:inst5\|lpm_mux:\$00000\|mux_58c:auto_generated " "Elaborating entity \"mux_58c\" for hierarchy \"BUSMUX:inst5\|lpm_mux:\$00000\|mux_58c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514927914558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SetpointRegister SetpointRegister:inst9 " "Elaborating entity \"SetpointRegister\" for hierarchy \"SetpointRegister:inst9\"" {  } { { "hexpointthermostat.bdf" "inst9" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -504 152 312 -344 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514927914583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add13bits SetpointRegister:inst9\|add13bits:inst " "Elaborating entity \"add13bits\" for hierarchy \"SetpointRegister:inst9\|add13bits:inst\"" {  } { { "SetpointRegister.bdf" "inst" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/SetpointRegister.bdf" { { 360 976 1136 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514927914626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "add13bits.vhd" "LPM_ADD_SUB_component" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/add13bits.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514927914675 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "add13bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/add13bits.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514927914700 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514927914700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514927914700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514927914700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514927914700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514927914700 ""}  } { { "add13bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/add13bits.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1514927914700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_stratix_add_sub SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component\|alt_stratix_add_sub:stratix_adder " "Elaborating entity \"alt_stratix_add_sub\" for hierarchy \"SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component\|alt_stratix_add_sub:stratix_adder\"" {  } { { "lpm_add_sub.tdf" "stratix_adder" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 122 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514927914735 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component\|alt_stratix_add_sub:stratix_adder SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component\|alt_stratix_add_sub:stratix_adder\", which is child of megafunction instantiation \"SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 122 5 0 } } { "add13bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/add13bits.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514927914737 ""}
{ "Warning" "WSGN_SEARCH_FILE" "loadsignalgen.vhd 2 1 " "Using design file loadsignalgen.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 loadSignalGen-BEHAVIOR " "Found design unit 1: loadSignalGen-BEHAVIOR" {  } { { "loadsignalgen.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/loadsignalgen.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514927914910 ""} { "Info" "ISGN_ENTITY_NAME" "1 loadSignalGen " "Found entity 1: loadSignalGen" {  } { { "loadsignalgen.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/loadsignalgen.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514927914910 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1514927914910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loadSignalGen loadSignalGen:inst34 " "Elaborating entity \"loadSignalGen\" for hierarchy \"loadSignalGen:inst34\"" {  } { { "hexpointthermostat.bdf" "inst34" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 512 -664 -488 624 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514927914911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count5bits count5bits:inst15 " "Elaborating entity \"count5bits\" for hierarchy \"count5bits:inst15\"" {  } { { "hexpointthermostat.bdf" "inst15" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 712 896 992 840 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514927914914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StoP StoP:inst6 " "Elaborating entity \"StoP\" for hierarchy \"StoP:inst6\"" {  } { { "hexpointthermostat.bdf" "inst6" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 520 -40 104 616 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514927914921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg StoP:inst6\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"StoP:inst6\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "StoP.vhd" "LPM_SHIFTREG_component" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/StoP.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514927914952 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StoP:inst6\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"StoP:inst6\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "StoP.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/StoP.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514927914953 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StoP:inst6\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"StoP:inst6\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514927914953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514927914953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514927914953 ""}  } { { "StoP.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/StoP.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1514927914953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_7seg bcd_7seg:inst83v4 " "Elaborating entity \"bcd_7seg\" for hierarchy \"bcd_7seg:inst83v4\"" {  } { { "hexpointthermostat.bdf" "inst83v4" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 840 2408 2584 920 "inst83v4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514927915156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst92 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst92\"" {  } { { "hexpointthermostat.bdf" "inst92" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 824 2240 2352 912 "inst92" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514927915161 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst92 " "Elaborated megafunction instantiation \"BUSMUX:inst92\"" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 824 2240 2352 912 "inst92" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514927915162 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst92 " "Instantiated megafunction \"BUSMUX:inst92\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514927915162 ""}  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 824 2240 2352 912 "inst92" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1514927915162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst92\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst92\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514927915168 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst92\|lpm_mux:\$00000 BUSMUX:inst92 " "Elaborated megafunction instantiation \"BUSMUX:inst92\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst92\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 824 2240 2352 912 "inst92" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514927915169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_l6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_l6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_l6c " "Found entity 1: mux_l6c" {  } { { "db/mux_l6c.tdf" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/db/mux_l6c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514927915214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514927915214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_l6c BUSMUX:inst92\|lpm_mux:\$00000\|mux_l6c:auto_generated " "Elaborating entity \"mux_l6c\" for hierarchy \"BUSMUX:inst92\|lpm_mux:\$00000\|mux_l6c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514927915217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ABS LPM_ABS:inst57 " "Elaborating entity \"LPM_ABS\" for hierarchy \"LPM_ABS:inst57\"" {  } { { "hexpointthermostat.bdf" "inst57" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 608 1768 1896 672 "inst57" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514927915244 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_ABS:inst57 " "Elaborated megafunction instantiation \"LPM_ABS:inst57\"" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 608 1768 1896 672 "inst57" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514927915245 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_ABS:inst57 " "Instantiated megafunction \"LPM_ABS:inst57\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514927915245 ""}  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 608 1768 1896 672 "inst57" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1514927915245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub LPM_ABS:inst57\|lpm_add_sub:adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"LPM_ABS:inst57\|lpm_add_sub:adder\"" {  } { { "lpm_abs.tdf" "adder" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_abs.tdf" 49 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514927915253 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ABS:inst57\|lpm_add_sub:adder LPM_ABS:inst57 " "Elaborated megafunction instantiation \"LPM_ABS:inst57\|lpm_add_sub:adder\", which is child of megafunction instantiation \"LPM_ABS:inst57\"" {  } { { "lpm_abs.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_abs.tdf" 49 3 0 } } { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 608 1768 1896 672 "inst57" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514927915256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addcore LPM_ABS:inst57\|lpm_add_sub:adder\|addcore:adder " "Elaborating entity \"addcore\" for hierarchy \"LPM_ABS:inst57\|lpm_add_sub:adder\|addcore:adder\"" {  } { { "lpm_add_sub.tdf" "adder" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 250 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514927915290 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ABS:inst57\|lpm_add_sub:adder\|addcore:adder LPM_ABS:inst57 " "Elaborated megafunction instantiation \"LPM_ABS:inst57\|lpm_add_sub:adder\|addcore:adder\", which is child of megafunction instantiation \"LPM_ABS:inst57\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 250 4 0 } } { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 608 1768 1896 672 "inst57" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514927915291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_csnbuffer LPM_ABS:inst57\|lpm_add_sub:adder\|addcore:adder\|a_csnbuffer:oflow_node " "Elaborating entity \"a_csnbuffer\" for hierarchy \"LPM_ABS:inst57\|lpm_add_sub:adder\|addcore:adder\|a_csnbuffer:oflow_node\"" {  } { { "addcore.tdf" "oflow_node" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514927915316 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ABS:inst57\|lpm_add_sub:adder\|addcore:adder\|a_csnbuffer:oflow_node LPM_ABS:inst57 " "Elaborated megafunction instantiation \"LPM_ABS:inst57\|lpm_add_sub:adder\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"LPM_ABS:inst57\"" {  } { { "addcore.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 608 1768 1896 672 "inst57" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514927915317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_csnbuffer LPM_ABS:inst57\|lpm_add_sub:adder\|addcore:adder\|a_csnbuffer:result_node " "Elaborating entity \"a_csnbuffer\" for hierarchy \"LPM_ABS:inst57\|lpm_add_sub:adder\|addcore:adder\|a_csnbuffer:result_node\"" {  } { { "addcore.tdf" "result_node" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/addcore.tdf" 112 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514927915324 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ABS:inst57\|lpm_add_sub:adder\|addcore:adder\|a_csnbuffer:result_node LPM_ABS:inst57 " "Elaborated megafunction instantiation \"LPM_ABS:inst57\|lpm_add_sub:adder\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"LPM_ABS:inst57\"" {  } { { "addcore.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/addcore.tdf" 112 6 0 } } { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 608 1768 1896 672 "inst57" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514927915324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift LPM_ABS:inst57\|lpm_add_sub:adder\|altshift:result_ext_latency_ffs " "Elaborating entity \"altshift\" for hierarchy \"LPM_ABS:inst57\|lpm_add_sub:adder\|altshift:result_ext_latency_ffs\"" {  } { { "lpm_add_sub.tdf" "result_ext_latency_ffs" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514927915352 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ABS:inst57\|lpm_add_sub:adder\|altshift:result_ext_latency_ffs LPM_ABS:inst57 " "Elaborated megafunction instantiation \"LPM_ABS:inst57\|lpm_add_sub:adder\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"LPM_ABS:inst57\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } } { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 608 1768 1896 672 "inst57" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514927915352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift LPM_ABS:inst57\|lpm_add_sub:adder\|altshift:carry_ext_latency_ffs " "Elaborating entity \"altshift\" for hierarchy \"LPM_ABS:inst57\|lpm_add_sub:adder\|altshift:carry_ext_latency_ffs\"" {  } { { "lpm_add_sub.tdf" "carry_ext_latency_ffs" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 270 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514927915358 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ABS:inst57\|lpm_add_sub:adder\|altshift:carry_ext_latency_ffs LPM_ABS:inst57 " "Elaborated megafunction instantiation \"LPM_ABS:inst57\|lpm_add_sub:adder\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"LPM_ABS:inst57\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 270 2 0 } } { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 608 1768 1896 672 "inst57" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514927915358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst94 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst94\"" {  } { { "hexpointthermostat.bdf" "inst94" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 760 1992 2104 848 "inst94" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514927915366 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst94 " "Elaborated megafunction instantiation \"BUSMUX:inst94\"" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 760 1992 2104 848 "inst94" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514927915367 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst94 " "Instantiated megafunction \"BUSMUX:inst94\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514927915367 ""}  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 760 1992 2104 848 "inst94" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1514927915367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst93 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst93\"" {  } { { "hexpointthermostat.bdf" "inst93" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 912 1992 2104 1000 "inst93" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514927915383 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst93 " "Elaborated megafunction instantiation \"BUSMUX:inst93\"" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 912 1992 2104 1000 "inst93" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514927915384 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst93 " "Instantiated megafunction \"BUSMUX:inst93\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514927915384 ""}  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 912 1992 2104 1000 "inst93" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1514927915384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decimalator decimalator:inst58 " "Elaborating entity \"decimalator\" for hierarchy \"decimalator:inst58\"" {  } { { "hexpointthermostat.bdf" "inst58" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 616 2112 2288 712 "inst58" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514927915409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide decimalator:inst58\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"decimalator:inst58\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "decimalator.vhd" "LPM_DIVIDE_component" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/decimalator.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514927915447 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decimalator:inst58\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"decimalator:inst58\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "decimalator.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/decimalator.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514927915448 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decimalator:inst58\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"decimalator:inst58\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514927915448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514927915448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514927915448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514927915448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 4 " "Parameter \"lpm_widthd\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514927915448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 8 " "Parameter \"lpm_widthn\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514927915448 ""}  } { { "decimalator.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/decimalator.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1514927915448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dbp.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dbp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dbp " "Found entity 1: lpm_divide_dbp" {  } { { "db/lpm_divide_dbp.tdf" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/db/lpm_divide_dbp.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514927915500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514927915500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_dbp decimalator:inst58\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_dbp:auto_generated " "Elaborating entity \"lpm_divide_dbp\" for hierarchy \"decimalator:inst58\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_dbp:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514927915501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514927915518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514927915518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_bkh decimalator:inst58\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_dbp:auto_generated\|sign_div_unsign_bkh:divider " "Elaborating entity \"sign_div_unsign_bkh\" for hierarchy \"decimalator:inst58\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_dbp:auto_generated\|sign_div_unsign_bkh:divider\"" {  } { { "db/lpm_divide_dbp.tdf" "divider" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/db/lpm_divide_dbp.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514927915521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_lfe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_lfe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_lfe " "Found entity 1: alt_u_div_lfe" {  } { { "db/alt_u_div_lfe.tdf" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/db/alt_u_div_lfe.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514927915540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514927915540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_lfe decimalator:inst58\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_dbp:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_lfe:divider " "Elaborating entity \"alt_u_div_lfe\" for hierarchy \"decimalator:inst58\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_dbp:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_lfe:divider\"" {  } { { "db/sign_div_unsign_bkh.tdf" "divider" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/db/sign_div_unsign_bkh.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514927915543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i4c " "Found entity 1: add_sub_i4c" {  } { { "db/add_sub_i4c.tdf" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/db/add_sub_i4c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514927915588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514927915588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_i4c decimalator:inst58\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_dbp:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_lfe:divider\|add_sub_i4c:add_sub_0 " "Elaborating entity \"add_sub_i4c\" for hierarchy \"decimalator:inst58\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_dbp:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_lfe:divider\|add_sub_i4c:add_sub_0\"" {  } { { "db/alt_u_div_lfe.tdf" "add_sub_0" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/db/alt_u_div_lfe.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514927915593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_j4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j4c " "Found entity 1: add_sub_j4c" {  } { { "db/add_sub_j4c.tdf" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/db/add_sub_j4c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514927915639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514927915639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_j4c decimalator:inst58\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_dbp:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_lfe:divider\|add_sub_j4c:add_sub_1 " "Elaborating entity \"add_sub_j4c\" for hierarchy \"decimalator:inst58\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_dbp:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_lfe:divider\|add_sub_j4c:add_sub_1\"" {  } { { "db/alt_u_div_lfe.tdf" "add_sub_1" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/db/alt_u_div_lfe.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514927915643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_k4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_k4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_k4c " "Found entity 1: add_sub_k4c" {  } { { "db/add_sub_k4c.tdf" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/db/add_sub_k4c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514927915688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514927915688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_k4c decimalator:inst58\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_dbp:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_lfe:divider\|add_sub_k4c:add_sub_2 " "Elaborating entity \"add_sub_k4c\" for hierarchy \"decimalator:inst58\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_dbp:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_lfe:divider\|add_sub_k4c:add_sub_2\"" {  } { { "db/alt_u_div_lfe.tdf" "add_sub_2" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/db/alt_u_div_lfe.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514927915693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_l4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l4c " "Found entity 1: add_sub_l4c" {  } { { "db/add_sub_l4c.tdf" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/db/add_sub_l4c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514927915740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514927915740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_l4c decimalator:inst58\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_dbp:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_lfe:divider\|add_sub_l4c:add_sub_3 " "Elaborating entity \"add_sub_l4c\" for hierarchy \"decimalator:inst58\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_dbp:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_lfe:divider\|add_sub_l4c:add_sub_3\"" {  } { { "db/alt_u_div_lfe.tdf" "add_sub_3" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/db/alt_u_div_lfe.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514927915745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_m4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_m4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_m4c " "Found entity 1: add_sub_m4c" {  } { { "db/add_sub_m4c.tdf" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/db/add_sub_m4c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514927915792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514927915792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_m4c decimalator:inst58\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_dbp:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_lfe:divider\|add_sub_m4c:add_sub_4 " "Elaborating entity \"add_sub_m4c\" for hierarchy \"decimalator:inst58\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_dbp:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_lfe:divider\|add_sub_m4c:add_sub_4\"" {  } { { "db/alt_u_div_lfe.tdf" "add_sub_4" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/db/alt_u_div_lfe.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514927915797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst3 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst3\"" {  } { { "hexpointthermostat.bdf" "inst3" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 584 1448 1560 672 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514927915822 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst3 " "Elaborated megafunction instantiation \"BUSMUX:inst3\"" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 584 1448 1560 672 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514927915823 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst3 " "Instantiated megafunction \"BUSMUX:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 13 " "Parameter \"WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514927915823 ""}  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 584 1448 1560 672 "inst3" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1514927915823 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "fbc0 GND " "Pin \"fbc0\" is stuck at GND" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -840 200 376 -824 "fbc0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514927916373 "|HexpointThermostat|fbc0"} { "Warning" "WMLS_MLS_STUCK_PIN" "fbc1 GND " "Pin \"fbc1\" is stuck at GND" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -824 200 376 -808 "fbc1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514927916373 "|HexpointThermostat|fbc1"} { "Warning" "WMLS_MLS_STUCK_PIN" "fbc3 GND " "Pin \"fbc3\" is stuck at GND" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -792 200 376 -776 "fbc3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514927916373 "|HexpointThermostat|fbc3"} { "Warning" "WMLS_MLS_STUCK_PIN" "fbc4 GND " "Pin \"fbc4\" is stuck at GND" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -776 200 376 -760 "fbc4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514927916373 "|HexpointThermostat|fbc4"} { "Warning" "WMLS_MLS_STUCK_PIN" "fbc2 GND " "Pin \"fbc2\" is stuck at GND" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -808 200 376 -792 "fbc2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514927916373 "|HexpointThermostat|fbc2"} { "Warning" "WMLS_MLS_STUCK_PIN" "sevsegSign GND " "Pin \"sevsegSign\" is stuck at GND" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 680 1776 1952 696 "sevsegSign" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514927916373 "|HexpointThermostat|sevsegSign"} { "Warning" "WMLS_MLS_STUCK_PIN" "frac\[6\] VCC " "Pin \"frac\[6\]\" is stuck at VCC" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 864 2584 2760 880 "frac\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514927916373 "|HexpointThermostat|frac[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "frac\[5\] VCC " "Pin \"frac\[5\]\" is stuck at VCC" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 864 2584 2760 880 "frac\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514927916373 "|HexpointThermostat|frac[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "frac\[4\] VCC " "Pin \"frac\[4\]\" is stuck at VCC" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 864 2584 2760 880 "frac\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514927916373 "|HexpointThermostat|frac[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "frac\[3\] GND " "Pin \"frac\[3\]\" is stuck at GND" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 864 2584 2760 880 "frac\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514927916373 "|HexpointThermostat|frac[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "frac\[2\] GND " "Pin \"frac\[2\]\" is stuck at GND" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 864 2584 2760 880 "frac\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514927916373 "|HexpointThermostat|frac[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "frac\[1\] GND " "Pin \"frac\[1\]\" is stuck at GND" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 864 2584 2760 880 "frac\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514927916373 "|HexpointThermostat|frac[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "frac\[0\] GND " "Pin \"frac\[0\]\" is stuck at GND" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 864 2584 2760 880 "frac\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514927916373 "|HexpointThermostat|frac[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LS\[6\] VCC " "Pin \"LS\[6\]\" is stuck at VCC" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 648 2592 2768 664 "LS\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514927916373 "|HexpointThermostat|LS[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LS\[5\] VCC " "Pin \"LS\[5\]\" is stuck at VCC" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 648 2592 2768 664 "LS\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514927916373 "|HexpointThermostat|LS[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LS\[4\] VCC " "Pin \"LS\[4\]\" is stuck at VCC" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 648 2592 2768 664 "LS\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514927916373 "|HexpointThermostat|LS[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LS\[3\] VCC " "Pin \"LS\[3\]\" is stuck at VCC" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 648 2592 2768 664 "LS\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514927916373 "|HexpointThermostat|LS[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LS\[2\] GND " "Pin \"LS\[2\]\" is stuck at GND" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 648 2592 2768 664 "LS\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514927916373 "|HexpointThermostat|LS[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LS\[1\] VCC " "Pin \"LS\[1\]\" is stuck at VCC" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 648 2592 2768 664 "LS\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514927916373 "|HexpointThermostat|LS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LS\[0\] VCC " "Pin \"LS\[0\]\" is stuck at VCC" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 648 2592 2768 664 "LS\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514927916373 "|HexpointThermostat|LS[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MS\[6\] GND " "Pin \"MS\[6\]\" is stuck at GND" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 432 2528 2704 448 "MS\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514927916373 "|HexpointThermostat|MS[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MS\[5\] VCC " "Pin \"MS\[5\]\" is stuck at VCC" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 432 2528 2704 448 "MS\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514927916373 "|HexpointThermostat|MS[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MS\[4\] VCC " "Pin \"MS\[4\]\" is stuck at VCC" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 432 2528 2704 448 "MS\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514927916373 "|HexpointThermostat|MS[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MS\[3\] GND " "Pin \"MS\[3\]\" is stuck at GND" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 432 2528 2704 448 "MS\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514927916373 "|HexpointThermostat|MS[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MS\[2\] GND " "Pin \"MS\[2\]\" is stuck at GND" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 432 2528 2704 448 "MS\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514927916373 "|HexpointThermostat|MS[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MS\[1\] GND " "Pin \"MS\[1\]\" is stuck at GND" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 432 2528 2704 448 "MS\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514927916373 "|HexpointThermostat|MS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MS\[0\] GND " "Pin \"MS\[0\]\" is stuck at GND" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 432 2528 2704 448 "MS\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514927916373 "|HexpointThermostat|MS[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1514927916373 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hiTrueSetDisp " "No output dependent on input pin \"hiTrueSetDisp\"" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 224 1064 1240 240 "hiTrueSetDisp" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1514927916429 "|HexpointThermostat|hiTrueSetDisp"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fbctestclk " "No output dependent on input pin \"fbctestclk\"" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -840 -64 112 -824 "fbctestclk" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1514927916429 "|HexpointThermostat|fbctestclk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fbctestrestart " "No output dependent on input pin \"fbctestrestart\"" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -824 -64 112 -808 "fbctestrestart" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1514927916429 "|HexpointThermostat|fbctestrestart"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1514927916429 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "385 " "Implemented 385 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1514927916429 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1514927916429 ""} { "Info" "ICUT_CUT_TM_LCELLS" "327 " "Implemented 327 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1514927916429 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1514927916429 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "679 " "Peak virtual memory: 679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1514927916671 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 02 16:18:36 2018 " "Processing ended: Tue Jan 02 16:18:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1514927916671 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1514927916671 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1514927916671 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1514927916671 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "currentTempReg.qip " "Tcl Script File currentTempReg.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE currentTempReg.qip " "set_global_assignment -name QIP_FILE currentTempReg.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1514927917850 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1514927917850 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1514927917874 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1514927917875 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 02 16:18:37 2018 " "Processing started: Tue Jan 02 16:18:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1514927917875 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1514927917875 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off HexpointThermostat -c HexpointThermostat " "Command: quartus_fit --read_settings_files=off --write_settings_files=off HexpointThermostat -c HexpointThermostat" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1514927917875 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1514927918012 ""}
{ "Info" "0" "" "Project  = HexpointThermostat" {  } {  } 0 0 "Project  = HexpointThermostat" 0 0 "Fitter" 0 0 1514927918012 ""}
{ "Info" "0" "" "Revision = HexpointThermostat" {  } {  } 0 0 "Revision = HexpointThermostat" 0 0 "Fitter" 0 0 1514927918012 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1514927918092 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1514927918092 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "HexpointThermostat 5M570ZT100C5 " "Selected device 5M570ZT100C5 for design \"HexpointThermostat\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1514927918094 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1514927918155 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1514927918155 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1514927918203 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1514927918209 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M80ZT100C5 " "Device 5M80ZT100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1514927918464 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M80ZT100I5 " "Device 5M80ZT100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1514927918464 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M160ZT100C5 " "Device 5M160ZT100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1514927918464 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M160ZT100I5 " "Device 5M160ZT100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1514927918464 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT100C5 " "Device 5M240ZT100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1514927918464 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT100I5 " "Device 5M240ZT100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1514927918464 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT100I5 " "Device 5M570ZT100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1514927918464 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1514927918464 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "58 58 " "No exact pin location assignment(s) for 58 pins of 58 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1514927918482 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "HexpointThermostat.sdc " "Synopsys Design Constraints File file not found: 'HexpointThermostat.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1514927918511 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1514927918511 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1514927918515 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1514927918515 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 11 clocks " "Found 11 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1514927918516 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1514927918516 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 count5bits:inst15\|inst " "   1.000 count5bits:inst15\|inst" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1514927918516 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 count5bits:inst15\|inst1 " "   1.000 count5bits:inst15\|inst1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1514927918516 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 count5bits:inst15\|inst2 " "   1.000 count5bits:inst15\|inst2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1514927918516 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 count5bits:inst15\|inst3 " "   1.000 count5bits:inst15\|inst3" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1514927918516 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 count7bits:inst22\|inst " "   1.000 count7bits:inst22\|inst" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1514927918516 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 count7bits:inst22\|inst1 " "   1.000 count7bits:inst22\|inst1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1514927918516 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 count7bits:inst22\|inst2 " "   1.000 count7bits:inst22\|inst2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1514927918516 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 count7bits:inst22\|inst3 " "   1.000 count7bits:inst22\|inst3" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1514927918516 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 count7bits:inst22\|inst4 " "   1.000 count7bits:inst22\|inst4" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1514927918516 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 count7bits:inst22\|inst7 " "   1.000 count7bits:inst22\|inst7" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1514927918516 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          RTC " "   1.000          RTC" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1514927918516 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1514927918516 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1514927918523 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1514927918523 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1514927918528 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "RTC Global clock in PIN 12 " "Automatically promoted some destinations of signal \"RTC\" to use Global clock in PIN 12" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "SCL " "Destination \"SCL\" may be non-global or may not use global clock" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 400 280 456 416 "SCL" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1514927918537 ""}  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 976 648 816 992 "RTC" "" } { 968 816 880 985 "RTC" "" } { 368 224 280 385 "RTC" "" } } } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1514927918537 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "inst36 Global clock " "Automatically promoted signal \"inst36\" to use Global clock" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 968 1000 1064 1112 "inst36" "" } } } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1514927918538 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "inst17 Global clock " "Automatically promoted some destinations of signal \"inst17\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Mof32 " "Destination \"Mof32\" may be non-global or may not use global clock" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 792 1152 1328 808 "Mof32" "" } { 784 1080 1152 801 "Mof32" "" } { 528 -776 -664 545 "Mof32" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1514927918538 ""}  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 728 1016 1080 872 "inst17" "" } } } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1514927918538 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1514927918538 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1514927918540 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1514927918562 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1514927918602 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1514927918603 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1514927918603 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1514927918603 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "57 unused 3.3V 10 47 0 " "Number of I/O pins in group: 57 (unused VREF, 3.3V VCCIO, 10 input, 47 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1514927918604 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1514927918604 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1514927918604 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 34 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1514927918604 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 39 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1514927918604 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1514927918604 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1514927918604 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1514927918622 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1514927918636 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1514927918731 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1514927918863 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1514927918865 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1514927920217 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1514927920217 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1514927920249 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X0_Y0 X13_Y8 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/17.1/HexpointThermostat/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} { { 12 { 0 ""} 0 0 14 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1514927920399 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1514927920399 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1514927920827 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1514927920827 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1514927920828 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.53 " "Total time spent on timing analysis during the Fitter is 0.53 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1514927920841 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1514927920847 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/17.1/HexpointThermostat/output_files/HexpointThermostat.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/17.1/HexpointThermostat/output_files/HexpointThermostat.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1514927920920 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "969 " "Peak virtual memory: 969 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1514927920978 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 02 16:18:40 2018 " "Processing ended: Tue Jan 02 16:18:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1514927920978 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1514927920978 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1514927920978 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1514927920978 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1514927921993 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1514927921996 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 02 16:18:41 2018 " "Processing started: Tue Jan 02 16:18:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1514927921996 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1514927921996 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off HexpointThermostat -c HexpointThermostat " "Command: quartus_asm --read_settings_files=off --write_settings_files=off HexpointThermostat -c HexpointThermostat" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1514927921996 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "currentTempReg.qip " "Tcl Script File currentTempReg.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE currentTempReg.qip " "set_global_assignment -name QIP_FILE currentTempReg.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1514927922140 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1514927922140 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1514927922273 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1514927922311 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1514927922320 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "545 " "Peak virtual memory: 545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1514927922526 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 02 16:18:42 2018 " "Processing ended: Tue Jan 02 16:18:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1514927922526 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1514927922526 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1514927922526 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1514927922526 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1514927923132 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "currentTempReg.qip " "Tcl Script File currentTempReg.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE currentTempReg.qip " "set_global_assignment -name QIP_FILE currentTempReg.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1514927923646 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1514927923646 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1514927923673 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1514927923673 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 02 16:18:43 2018 " "Processing started: Tue Jan 02 16:18:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1514927923673 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514927923673 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta HexpointThermostat -c HexpointThermostat " "Command: quartus_sta HexpointThermostat -c HexpointThermostat" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514927923673 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1514927923825 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514927924163 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514927924163 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514927924224 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514927924224 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514927924286 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514927924561 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "HexpointThermostat.sdc " "Synopsys Design Constraints File file not found: 'HexpointThermostat.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514927924622 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514927924622 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name count7bits:inst22\|inst count7bits:inst22\|inst " "create_clock -period 1.000 -name count7bits:inst22\|inst count7bits:inst22\|inst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1514927924624 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RTC RTC " "create_clock -period 1.000 -name RTC RTC" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1514927924624 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name count5bits:inst15\|inst3 count5bits:inst15\|inst3 " "create_clock -period 1.000 -name count5bits:inst15\|inst3 count5bits:inst15\|inst3" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1514927924624 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name count5bits:inst15\|inst2 count5bits:inst15\|inst2 " "create_clock -period 1.000 -name count5bits:inst15\|inst2 count5bits:inst15\|inst2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1514927924624 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name count5bits:inst15\|inst1 count5bits:inst15\|inst1 " "create_clock -period 1.000 -name count5bits:inst15\|inst1 count5bits:inst15\|inst1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1514927924624 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name count5bits:inst15\|inst count5bits:inst15\|inst " "create_clock -period 1.000 -name count5bits:inst15\|inst count5bits:inst15\|inst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1514927924624 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name count7bits:inst22\|inst4 count7bits:inst22\|inst4 " "create_clock -period 1.000 -name count7bits:inst22\|inst4 count7bits:inst22\|inst4" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1514927924624 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name count7bits:inst22\|inst7 count7bits:inst22\|inst7 " "create_clock -period 1.000 -name count7bits:inst22\|inst7 count7bits:inst22\|inst7" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1514927924624 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name count7bits:inst22\|inst3 count7bits:inst22\|inst3 " "create_clock -period 1.000 -name count7bits:inst22\|inst3 count7bits:inst22\|inst3" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1514927924624 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name count7bits:inst22\|inst2 count7bits:inst22\|inst2 " "create_clock -period 1.000 -name count7bits:inst22\|inst2 count7bits:inst22\|inst2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1514927924624 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name count7bits:inst22\|inst1 count7bits:inst22\|inst1 " "create_clock -period 1.000 -name count7bits:inst22\|inst1 count7bits:inst22\|inst1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1514927924624 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514927924624 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1514927924628 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1514927924644 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514927924649 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -25.076 " "Worst-case setup slack is -25.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514927924658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514927924658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -25.076             -45.027 count7bits:inst22\|inst  " "  -25.076             -45.027 count7bits:inst22\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514927924658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.149             -37.173 count7bits:inst22\|inst3  " "  -21.149             -37.173 count7bits:inst22\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514927924658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.141             -40.282 count7bits:inst22\|inst7  " "  -21.141             -40.282 count7bits:inst22\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514927924658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.944           -1663.223 RTC  " "  -20.944           -1663.223 RTC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514927924658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.686             -34.247 count7bits:inst22\|inst4  " "  -19.686             -34.247 count7bits:inst22\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514927924658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.503             -33.881 count7bits:inst22\|inst2  " "  -19.503             -33.881 count7bits:inst22\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514927924658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.499             -31.873 count7bits:inst22\|inst1  " "  -18.499             -31.873 count7bits:inst22\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514927924658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.125              -3.125 count5bits:inst15\|inst3  " "   -3.125              -3.125 count5bits:inst15\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514927924658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.966               0.000 count5bits:inst15\|inst1  " "    0.966               0.000 count5bits:inst15\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514927924658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.998               0.000 count5bits:inst15\|inst  " "    1.998               0.000 count5bits:inst15\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514927924658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.614               0.000 count5bits:inst15\|inst2  " "    3.614               0.000 count5bits:inst15\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514927924658 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514927924658 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.611 " "Worst-case hold slack is -7.611" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514927924669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514927924669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.611             -13.452 count7bits:inst22\|inst1  " "   -7.611             -13.452 count7bits:inst22\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514927924669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.607             -12.436 count7bits:inst22\|inst2  " "   -6.607             -12.436 count7bits:inst22\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514927924669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.424             -12.077 count7bits:inst22\|inst4  " "   -6.424             -12.077 count7bits:inst22\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514927924669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.969              -7.344 count7bits:inst22\|inst7  " "   -4.969              -7.344 count7bits:inst22\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514927924669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.961              -8.162 count7bits:inst22\|inst3  " "   -4.961              -8.162 count7bits:inst22\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514927924669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.474              -3.474 count5bits:inst15\|inst2  " "   -3.474              -3.474 count5bits:inst15\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514927924669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.273              -4.307 count7bits:inst22\|inst  " "   -3.273              -4.307 count7bits:inst22\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514927924669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.976              -3.561 RTC  " "   -1.976              -3.561 RTC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514927924669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.858              -1.858 count5bits:inst15\|inst  " "   -1.858              -1.858 count5bits:inst15\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514927924669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.826              -0.826 count5bits:inst15\|inst1  " "   -0.826              -0.826 count5bits:inst15\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514927924669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.765               0.000 count5bits:inst15\|inst3  " "    3.765               0.000 count5bits:inst15\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514927924669 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514927924669 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -13.663 " "Worst-case recovery slack is -13.663" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514927924680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514927924680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.663            -341.575 RTC  " "  -13.663            -341.575 RTC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514927924680 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514927924680 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.628 " "Worst-case removal slack is 3.628" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514927924690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514927924690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.628               0.000 RTC  " "    3.628               0.000 RTC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514927924690 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514927924690 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514927924700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514927924700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 RTC  " "   -2.289              -2.289 RTC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514927924700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 count5bits:inst15\|inst  " "    0.161               0.000 count5bits:inst15\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514927924700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 count5bits:inst15\|inst1  " "    0.161               0.000 count5bits:inst15\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514927924700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 count5bits:inst15\|inst2  " "    0.161               0.000 count5bits:inst15\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514927924700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 count5bits:inst15\|inst3  " "    0.161               0.000 count5bits:inst15\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514927924700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 count7bits:inst22\|inst  " "    0.161               0.000 count7bits:inst22\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514927924700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 count7bits:inst22\|inst1  " "    0.161               0.000 count7bits:inst22\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514927924700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 count7bits:inst22\|inst2  " "    0.161               0.000 count7bits:inst22\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514927924700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 count7bits:inst22\|inst3  " "    0.161               0.000 count7bits:inst22\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514927924700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 count7bits:inst22\|inst4  " "    0.161               0.000 count7bits:inst22\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514927924700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 count7bits:inst22\|inst7  " "    0.161               0.000 count7bits:inst22\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514927924700 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514927924700 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514927924948 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514927924979 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514927924980 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "547 " "Peak virtual memory: 547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1514927925080 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 02 16:18:45 2018 " "Processing ended: Tue Jan 02 16:18:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1514927925080 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1514927925080 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1514927925080 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514927925080 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514927926086 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1514927926092 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 02 16:18:45 2018 " "Processing started: Tue Jan 02 16:18:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1514927926092 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1514927926092 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off HexpointThermostat -c HexpointThermostat " "Command: quartus_eda --read_settings_files=off --write_settings_files=off HexpointThermostat -c HexpointThermostat" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1514927926092 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "currentTempReg.qip " "Tcl Script File currentTempReg.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE currentTempReg.qip " "set_global_assignment -name QIP_FILE currentTempReg.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1514927926273 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1514927926273 ""}
