// Seed: 1639932959
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1'b0;
endmodule
module module_1;
  wire id_1;
  reg id_2, id_3, id_4, id_5, id_6, id_7;
  always id_3 <= id_7;
  assign id_6 = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_1 = 0;
  reg id_8 = id_2;
  assign id_5 = (id_2 == -1);
endmodule
module module_2 (
    input supply0 id_0,
    id_4,
    input tri1 id_1,
    input supply1 id_2
);
  assign id_5 = id_4;
  wire id_6, id_7, id_8;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6
  );
  assign modCall_1.id_1 = 0;
  wire id_9;
endmodule
