/* Generated by Yosys 0.34+27 (git sha1 7d30f716e, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module adder_i4_o3(in0 , in1 , in2 , in3 , out0 , out1 , out2 );
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  input in0 ;
  wire in0 ;
  input in1 ;
  wire in1 ;
  input in2 ;
  wire in2 ;
  input in3 ;
  wire in3 ;
  output out0 ;
  wire out0 ;
  output out1 ;
  wire out1 ;
  output out2 ;
  wire out2 ;
  assign _13_ = ~in3 ;
  assign _14_ = ~in1 ;
  assign _00_ = ~in2 ;
  assign _01_ = ~in0 ;
  assign _02_ = ~(in3  & in1 );
  assign _03_ = ~(in2  & in0 );
  assign _04_ = ~_03_;
  assign _05_ = ~(_13_ & _14_);
  assign _06_ = ~(_02_ & _05_);
  assign _07_ = ~_06_;
  assign _08_ = ~(_04_ & _07_);
  assign out2  = ~(_02_ & _08_);
  assign _09_ = ~(_03_ & _06_);
  assign _10_ = ~(_08_ & _09_);
  assign out1  = ~_10_;
  assign _11_ = ~(_00_ & _01_);
  assign _12_ = ~(_03_ & _11_);
  assign out0  = ~_12_;
endmodule

