INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alvar/Documents/clase/DSED/practica/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/package_dsed.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alvar/Documents/clase/DSED/practica/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/Moore_fir_filter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Moore_fir_filter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alvar/Documents/clase/DSED/practica/DSED/Entrega/Entrega/Entrega.srcs/sim_1/new/moore_fir_filter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity moore_fir_filter_tb
