#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Apr 16 00:38:07 2020
# Process ID: 19876
# Current directory: D:/Vivado/Lab1_Cache
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19668 D:\Vivado\Lab1_Cache\Lab1_Cache.xpr
# Log file: D:/Vivado/Lab1_Cache/vivado.log
# Journal file: D:/Vivado/Lab1_Cache\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado/Lab1_Cache/Lab1_Cache.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 718.121 ; gain = 111.625
update_compile_order -fileset sources_1
open_project D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.xpr
INFO: [Project 1-313] Project file moved from 'D:/labhandouts/Lab_BusControl_B' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 808.594 ; gain = 11.367
update_compile_order -fileset sources_1
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
add_files -norecurse D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/tri_state.v
update_compile_order -fileset sources_1
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_counter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/controller_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/io_interface_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_interface_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/tri_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_state
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 077462f9e3c64b55b01dc39f86d9343e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_counter_behav xil_defaultlib.topsim_counter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tri_state
Compiling module xil_defaultlib.io_interface_counter
Compiling module xil_defaultlib.controller_counter
Compiling module xil_defaultlib.top_counter
Compiling module xil_defaultlib.topsim_counter
WARNING: [XSIM 43-3373] "D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v" Line 46. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v" Line 47. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v" Line 48. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v" Line 65. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_counter_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim/xsim.dir/topsim_counter_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 83.250 ; gain = 0.898
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 16 16:25:50 2020...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 814.125 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_counter_behav -key {Behavioral:sim_1:Functional:topsim_counter} -tclbatch {topsim_counter.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source topsim_counter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file counter_test.txt could not be opened
ERROR: File descriptor (0) passed to $feof in file D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v at line 43 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v at line 46 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v at line 47 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v at line 48 is not valid.
========进行仲裁测试（计数起始点x）========
======从计数起始点开始的循环模式======
ERROR: File descriptor (0) passed to $feof in file D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v at line 43 is not valid.
共有0个设备提起请求
ERROR: File descriptor (0) passed to $fscanf in file D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v at line 46 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v at line 47 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v at line 48 is not valid.
========进行仲裁测试（计数起始点x）========
======从计数起始点开始的循环模式======
ERROR: File descriptor (0) passed to $feof in file D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v at line 43 is not valid.
共有0个设备提起请求
ERROR: File descriptor (0) passed to $fscanf in file D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v at line 46 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v at line 47 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v at line 48 is not valid.
========进行仲裁测试（计数起始点x）========
======从计数起始点开始的循环模式======
ERROR: File descriptor (0) passed to $feof in file D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v at line 43 is not valid.
共有0个设备提起请求
ERROR: File descriptor (0) passed to $fscanf in file D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v at line 46 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v at line 47 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v at line 48 is not valid.
========进行仲裁测试（计数起始点x）========
======从计数起始点开始的循环模式======
ERROR: File descriptor (0) passed to $feof in file D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v at line 43 is not valid.
共有0个设备提起请求
ERROR: File descriptor (0) passed to $fscanf in file D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v at line 46 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v at line 47 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v at line 48 is not valid.
========进行仲裁测试（计数起始点x）========
======从计数起始点开始的循环模式======
ERROR: File descriptor (0) passed to $feof in file D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v at line 43 is not valid.
共有0个设备提起请求
ERROR: File descriptor (0) passed to $fscanf in file D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v at line 46 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v at line 47 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v at line 48 is not valid.
========进行仲裁测试（计数起始点x）========
======从计数起始点开始的循环模式======
ERROR: File descriptor (0) passed to $feof in file D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v at line 43 is not valid.
共有0个设备提起请求
ERROR: File descriptor (0) passed to $fscanf in file D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v at line 46 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v at line 47 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v at line 48 is not valid.
========进行仲裁测试（计数起始点x）========
======从计数起始点开始的循环模式======
ERROR: File descriptor (0) passed to $feof in file D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v at line 43 is not valid.
共有0个设备提起请求
ERROR: File descriptor (0) passed to $fscanf in file D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v at line 46 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v at line 47 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v at line 48 is not valid.
========进行仲裁测试（计数起始点x）========
======从计数起始点开始的循环模式======
ERROR: File descriptor (0) passed to $feof in file D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v at line 43 is not valid.
共有0个设备提起请求
ERROR: File descriptor (0) passed to $fscanf in file D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v at line 46 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v at line 47 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v at line 48 is not valid.
========进行仲裁测试（计数起始点x）========
======从计数起始点开始的循环模式======
ERROR: File descriptor (0) passed to $feof in file D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v at line 43 is not valid.
共有0个设备提起请求
ERROR: File descriptor (0) passed to $fscanf in file D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v at line 46 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v at line 47 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v at line 48 is not valid.
========进行仲裁测试（计数起始点x）========
======从计数起始点开始的循环模式======
ERROR: File descriptor (0) passed to $feof in file D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v at line 43 is not valid.
共有0个设备提起请求
ERROR: File descriptor (0) passed to $fscanf in file D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v at line 46 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v at line 47 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v at line 48 is not valid.
========进行仲裁测试（计数起始点x）========
======从计数起始点开始的循环模式======
ERROR: File descriptor (0) passed to $feof in file D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v at line 43 is not valid.
共有0个设备提起请求
ERROR: File descriptor (0) passed to $fscanf in file D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v at line 46 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v at line 47 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v at line 48 is not valid.
========进行仲裁测试（计数起始点x）========
======从计数起始点开始的循环模式======
ERROR: File descriptor (0) passed to $feof in file D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v at line 43 is not valid.
共有0个设备提起请求
ERROR: File descriptor (0) passed to $fscanf in file D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v at line 46 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v at line 47 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v at line 48 is not valid.
========进行仲裁测试（计数起始点x）========
======从计数起始点开始的循环模式======
ERROR: File descriptor (0) passed to $feof in file D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v at line 43 is not valid.
共有0个设备提起请求
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 875.402 ; gain = 61.277
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_counter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 875.402 ; gain = 61.277
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1003.457 ; gain = 128.055
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_counter_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 077462f9e3c64b55b01dc39f86d9343e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_counter_behav xil_defaultlib.topsim_counter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_counter_behav -key {Behavioral:sim_1:Functional:topsim_counter} -tclbatch {topsim_counter.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source topsim_counter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
========进行仲裁测试（计数起始点0）========
======从终止点开始的循环模式======
共有2个设备提起请求
请求状态：设备3(1);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
                 150时刻，设备2已得到响应
                 170时刻，设备2完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 170时刻，设备3已得到响应
                 190时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（计数起始点2）========
======从计数起始点开始的循环模式======
共有3个设备提起请求
请求状态：设备3(1);设备2(1);设备1(0);设备0(1)
本次设备2将得到总线控制权
                 265时刻，设备2已得到响应
                 285时刻，设备2完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备3将得到总线控制权
                 290时刻，设备3已得到响应
                 310时刻，设备3完成总线访问，请求已撤出
请求状态：设备3(0);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 310时刻，设备0已得到响应
                 330时刻，设备0完成总线访问，请求已撤出
测试完成
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_counter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1003.457 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_counter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/controller_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/io_interface_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_interface_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/tri_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_state
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim_counter
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 077462f9e3c64b55b01dc39f86d9343e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_counter_behav xil_defaultlib.topsim_counter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tri_state
Compiling module xil_defaultlib.io_interface_counter
Compiling module xil_defaultlib.controller_counter
Compiling module xil_defaultlib.top_counter
Compiling module xil_defaultlib.topsim_counter
WARNING: [XSIM 43-3373] "D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v" Line 46. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v" Line 47. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v" Line 48. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v" Line 65. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_counter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_counter_behav -key {Behavioral:sim_1:Functional:topsim_counter} -tclbatch {topsim_counter.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source topsim_counter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
========进行仲裁测试（计数起始点0）========
======从终止点开始的循环模式======
共有2个设备提起请求
请求状态：设备3(1);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
                 150时刻，设备2已得到响应
                 170时刻，设备2完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 170时刻，设备3已得到响应
                 190时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（计数起始点2）========
======从计数起始点开始的循环模式======
共有3个设备提起请求
请求状态：设备3(1);设备2(1);设备1(0);设备0(1)
本次设备2将得到总线控制权
                 265时刻，设备2已得到响应
                 285时刻，设备2完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备3将得到总线控制权
                 290时刻，设备3已得到响应
                 310时刻，设备3完成总线访问，请求已撤出
请求状态：设备3(0);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 310时刻，设备0已得到响应
                 330时刻，设备0完成总线访问，请求已撤出
========进行仲裁测试（计数起始点1）========
======从终止点开始的循环模式======
共有2个设备提起请求
请求状态：设备3(0);设备2(1);设备1(0);设备0(1)
本次设备2将得到总线控制权
                 430时刻，设备2已得到响应
                 450时刻，设备2完成总线访问，请求已撤出
请求状态：设备3(0);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 470时刻，设备0已得到响应
                 490时刻，设备0完成总线访问，请求已撤出
========进行仲裁测试（计数起始点3）========
======从终止点开始的循环模式======
共有3个设备提起请求
请求状态：设备3(1);设备2(1);设备1(0);设备0(1)
本次设备3将得到总线控制权
                 570时刻，设备3已得到响应
                 590时刻，设备3完成总线访问，请求已撤出
请求状态：设备3(0);设备2(1);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 590时刻，设备0已得到响应
                 610时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(0);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
                 670时刻，设备2已得到响应
                 690时刻，设备2完成总线访问，请求已撤出
========进行仲裁测试（计数起始点3）========
======从计数起始点开始的循环模式======
共有2个设备提起请求
请求状态：设备3(0);设备2(1);设备1(1);设备0(0)
本次设备1将得到总线控制权
                 765时刻，设备1已得到响应
                 785时刻，设备1完成总线访问，请求已撤出
请求状态：设备3(0);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
                 830时刻，设备2已得到响应
                 850时刻，设备2完成总线访问，请求已撤出
========进行仲裁测试（计数起始点3）========
======从计数起始点开始的循环模式======
共有3个设备提起请求
请求状态：设备3(1);设备2(1);设备1(1);设备0(0)
本次设备3将得到总线控制权
                 930时刻，设备3已得到响应
                 950时刻，设备3完成总线访问，请求已撤出
请求状态：设备3(0);设备2(1);设备1(1);设备0(0)
本次设备1将得到总线控制权
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_counter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1003.457 ; gain = 0.000
run 10us
                1030时刻，设备1已得到响应
                1050时刻，设备1完成总线访问，请求已撤出
请求状态：设备3(0);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
                1050时刻，设备2已得到响应
                1070时刻，设备2完成总线访问，请求已撤出
========进行仲裁测试（计数起始点2）========
======从终止点开始的循环模式======
共有3个设备提起请求
请求状态：设备3(1);设备2(1);设备1(0);设备0(1)
本次设备2将得到总线控制权
                1145时刻，设备2已得到响应
                1165时刻，设备2完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备3将得到总线控制权
                1170时刻，设备3已得到响应
                1190时刻，设备3完成总线访问，请求已撤出
请求状态：设备3(0);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
                1190时刻，设备0已得到响应
                1210时刻，设备0完成总线访问，请求已撤出
========进行仲裁测试（计数起始点2）========
======从终止点开始的循环模式======
测试完成
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
ERROR: [Common 17-180] Spawn failed: No error
export_ip_user_files -of_objects  [get_files D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/tri_state.v] -no_script -reset -force -quiet
remove_files  D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/tri_state.v
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_counter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/controller_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/io_interface_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_interface_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim_counter
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 077462f9e3c64b55b01dc39f86d9343e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_counter_behav xil_defaultlib.topsim_counter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.io_interface_counter
Compiling module xil_defaultlib.controller_counter
Compiling module xil_defaultlib.top_counter
Compiling module xil_defaultlib.topsim_counter
WARNING: [XSIM 43-3373] "D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v" Line 46. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v" Line 47. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v" Line 48. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v" Line 65. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_counter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_counter_behav -key {Behavioral:sim_1:Functional:topsim_counter} -tclbatch {topsim_counter.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source topsim_counter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
========进行仲裁测试（计数起始点0）========
======从终止点开始的循环模式======
共有2个设备提起请求
请求状态：设备3(1);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
                 150时刻，设备2已得到响应
                 170时刻，设备2完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 170时刻，设备3已得到响应
                 190时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（计数起始点2）========
======从计数起始点开始的循环模式======
共有3个设备提起请求
请求状态：设备3(1);设备2(1);设备1(0);设备0(1)
本次设备2将得到总线控制权
                 265时刻，设备2已得到响应
                 285时刻，设备2完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备3将得到总线控制权
                 290时刻，设备3已得到响应
                 310时刻，设备3完成总线访问，请求已撤出
请求状态：设备3(0);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 310时刻，设备0已得到响应
                 330时刻，设备0完成总线访问，请求已撤出
========进行仲裁测试（计数起始点1）========
======从终止点开始的循环模式======
共有2个设备提起请求
请求状态：设备3(0);设备2(1);设备1(0);设备0(1)
本次设备2将得到总线控制权
                 430时刻，设备2已得到响应
                 450时刻，设备2完成总线访问，请求已撤出
请求状态：设备3(0);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 470时刻，设备0已得到响应
                 490时刻，设备0完成总线访问，请求已撤出
========进行仲裁测试（计数起始点3）========
======从终止点开始的循环模式======
共有3个设备提起请求
请求状态：设备3(1);设备2(1);设备1(0);设备0(1)
本次设备3将得到总线控制权
                 570时刻，设备3已得到响应
                 590时刻，设备3完成总线访问，请求已撤出
请求状态：设备3(0);设备2(1);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 590时刻，设备0已得到响应
                 610时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(0);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
                 670时刻，设备2已得到响应
                 690时刻，设备2完成总线访问，请求已撤出
========进行仲裁测试（计数起始点3）========
======从计数起始点开始的循环模式======
共有2个设备提起请求
请求状态：设备3(0);设备2(1);设备1(1);设备0(0)
本次设备1将得到总线控制权
                 765时刻，设备1已得到响应
                 785时刻，设备1完成总线访问，请求已撤出
请求状态：设备3(0);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
                 830时刻，设备2已得到响应
                 850时刻，设备2完成总线访问，请求已撤出
========进行仲裁测试（计数起始点3）========
======从计数起始点开始的循环模式======
共有3个设备提起请求
请求状态：设备3(1);设备2(1);设备1(1);设备0(0)
本次设备3将得到总线控制权
                 930时刻，设备3已得到响应
                 950时刻，设备3完成总线访问，请求已撤出
请求状态：设备3(0);设备2(1);设备1(1);设备0(0)
本次设备1将得到总线控制权
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_counter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1003.457 ; gain = 0.000
run 10us
                1030时刻，设备1已得到响应
                1050时刻，设备1完成总线访问，请求已撤出
请求状态：设备3(0);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
                1050时刻，设备2已得到响应
                1070时刻，设备2完成总线访问，请求已撤出
========进行仲裁测试（计数起始点2）========
======从终止点开始的循环模式======
共有3个设备提起请求
请求状态：设备3(1);设备2(1);设备1(0);设备0(1)
本次设备2将得到总线控制权
                1145时刻，设备2已得到响应
                1165时刻，设备2完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备3将得到总线控制权
                1170时刻，设备3已得到响应
                1190时刻，设备3完成总线访问，请求已撤出
请求状态：设备3(0);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
                1190时刻，设备0已得到响应
                1210时刻，设备0完成总线访问，请求已撤出
========进行仲裁测试（计数起始点2）========
======从终止点开始的循环模式======
测试完成
open_project D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1003.457 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/tri_state.v] -no_script -reset -force -quiet
remove_files  D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/tri_state.v
file delete -force D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/tri_state.v
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/controller_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_link
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/io_interface_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_interface_link
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/top_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_link
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim_link
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller_link
Compiling module xil_defaultlib.io_interface_link
Compiling module xil_defaultlib.top_link
Compiling module xil_defaultlib.topsim_link
WARNING: [XSIM 43-3373] "D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" Line 36. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" Line 46. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_link_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_link_behav -key {Behavioral:sim_1:Functional:topsim_link} -tclbatch {topsim_link.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source topsim_link.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
========进行仲裁测试（链式查询方法）========
共有1个设备提起请求
请求状态：设备3(0);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 100时刻，设备0已得到响应
                 120时刻，设备0完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(0);设备2(0);设备1(1);设备0(1)
本次设备0将得到总线控制权
                 220时刻，设备0已得到响应
                 240时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(0);设备2(0);设备1(1);设备0(0)
本次设备1将得到总线控制权
                 240时刻，设备1已得到响应
                 260时刻，设备1完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有3个设备提起请求
请求状态：设备3(0);设备2(1);设备1(1);设备0(1)
本次设备0将得到总线控制权
                 360时刻，设备0已得到响应
                 380时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(0);设备2(1);设备1(1);设备0(0)
本次设备1将得到总线控制权
                 380时刻，设备1已得到响应
                 400时刻，设备1完成总线访问，请求已撤出
请求状态：设备3(0);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
                 400时刻，设备2已得到响应
                 420时刻，设备2完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有4个设备提起请求
请求状态：设备3(1);设备2(1);设备1(1);设备0(1)
本次设备0将得到总线控制权
                 520时刻，设备0已得到响应
                 540时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(1);设备1(1);设备0(0)
本次设备1将得到总线控制权
                 540时刻，设备1已得到响应
                 560时刻，设备1完成总线访问，请求已撤出
请求状态：设备3(1);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
                 560时刻，设备2已得到响应
                 580时刻，设备2完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 580时刻，设备3已得到响应
                 600时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有3个设备提起请求
请求状态：设备3(1);设备2(1);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 700时刻，设备0已得到响应
                 720时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
                 720时刻，设备2已得到响应
                 740时刻，设备2完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 740时刻，设备3已得到响应
                 760时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(0);设备2(0);设备1(1);设备0(1)
本次设备0将得到总线控制权
                 860时刻，设备0已得到响应
                 880时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(0);设备2(0);设备1(1);设备0(0)
本次设备1将得到总线控制权
                 880时刻，设备1已得到响应
                 900时刻，设备1完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
                1000时刻，设备2已得到响应
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_link_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1003.457 ; gain = 0.000
run 10us
                1020时刻，设备2完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                1020时刻，设备3已得到响应
                1040时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有4个设备提起请求
请求状态：设备3(1);设备2(1);设备1(1);设备0(1)
本次设备0将得到总线控制权
                1140时刻，设备0已得到响应
                1160时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(1);设备1(1);设备0(0)
本次设备1将得到总线控制权
                1160时刻，设备1已得到响应
                1180时刻，设备1完成总线访问，请求已撤出
请求状态：设备3(1);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
                1180时刻，设备2已得到响应
                1200时刻，设备2完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                1200时刻，设备3已得到响应
                1220时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
测试全部通过
current_project Lab1_Cache
close_project
current_project Lab_BusControl_B
current_sim simulation_4
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 16 17:24:47 2020...
