

================================================================
== Vitis HLS Report for 'Bert_layer'
================================================================
* Date:           Sun Sep  3 07:20:38 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.352 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  86122060|  86122060|  0.861 sec|  0.861 sec|  86122061|  86122061|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------+-------------------------------------------------------+----------+----------+-----------+-----------+----------+----------+---------+
        |                                                                  |                                                       |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
        |                             Instance                             |                         Module                        |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
        +------------------------------------------------------------------+-------------------------------------------------------+----------+----------+-----------+-----------+----------+----------+---------+
        |grp_Linear_layer_qkv_fu_254                                       |Linear_layer_qkv                                       |   7188489|   7188489|  71.885 ms|  71.885 ms|   7188489|   7188489|       no|
        |grp_Bert_layer_Pipeline_VITIS_LOOP_195_1_VITIS_LOOP_196_2_fu_270  |Bert_layer_Pipeline_VITIS_LOOP_195_1_VITIS_LOOP_196_2  |      9218|      9218|  92.180 us|  92.180 us|      9218|      9218|       no|
        |grp_Self_attention_fu_276                                         |Self_attention                                         |     42289|     42289|   0.423 ms|   0.423 ms|     42289|     42289|       no|
        |grp_Bert_layer_Pipeline_l_bias_i10_l_j10_fu_284                   |Bert_layer_Pipeline_l_bias_i10_l_j10                   |      9220|      9220|  92.200 us|  92.200 us|      9220|      9220|       no|
        |grp_Bert_layer_Pipeline_VITIS_LOOP_377_1_VITIS_LOOP_378_2_fu_291  |Bert_layer_Pipeline_VITIS_LOOP_377_1_VITIS_LOOP_378_2  |      9218|      9218|  92.180 us|  92.180 us|      9218|      9218|       no|
        |grp_Bert_layer_Pipeline_l_S_k_0_k3_fu_296                         |Bert_layer_Pipeline_l_S_k_0_k3                         |       773|       773|   7.730 us|   7.730 us|       773|       773|       no|
        |grp_Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11_fu_308                |Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11                |      9224|      9224|  92.240 us|  92.240 us|      9224|      9224|       no|
        |grp_Layer_norm_fu_316                                             |Layer_norm                                             |     56314|     56314|   0.563 ms|   0.563 ms|     56314|     56314|       no|
        |grp_Linear_layer_ds1_fu_326                                       |Linear_layer_ds1                                       |  28753933|  28753933|  0.288 sec|  0.288 sec|  28753933|  28753933|       no|
        |grp_Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16_fu_336                |Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16                |     37072|     37072|   0.371 ms|   0.371 ms|     37072|     37072|       no|
        |grp_Bert_layer_Pipeline_l_bias_i19_l_j18_fu_372                   |Bert_layer_Pipeline_l_bias_i19_l_j18                   |      9220|      9220|  92.200 us|  92.200 us|      9220|      9220|       no|
        |grp_Bert_layer_Pipeline_l_S_k_0_k5_fu_379                         |Bert_layer_Pipeline_l_S_k_0_k5                         |      3077|      3077|  30.770 us|  30.770 us|      3077|      3077|       no|
        |grp_Bert_layer_Pipeline_l_S_i_j_0_i11_l_j119_fu_391               |Bert_layer_Pipeline_l_S_i_j_0_i11_l_j119               |      9224|      9224|  92.240 us|  92.240 us|      9224|      9224|       no|
        |grp_Layer_norm_1_fu_398                                           |Layer_norm_1                                           |     56314|     56314|   0.563 ms|   0.563 ms|     56314|     56314|       no|
        +------------------------------------------------------------------+-------------------------------------------------------+----------+----------+-----------+-----------+----------+----------+---------+

        * Loop: 
        +--------------------+----------+----------+----------+-----------+-----------+------+----------+
        |                    |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+----------+----------+----------+-----------+-----------+------+----------+
        |- l_gemm_i9_l_j9    |   7170048|   7170048|       778|          -|          -|  9216|        no|
        |- l_gemm_i18_l_j17  |  28403712|  28403712|      3082|          -|          -|  9216|        no|
        +--------------------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    305|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |      218|  397|   61326|  57660|    0|
|Memory           |      456|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   1589|    -|
|Register         |        -|    -|     242|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      674|  397|   61568|  59554|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |      240|  180|      57|    111|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------+-------------------------------------------------------+---------+-----+-------+-------+-----+
    |                             Instance                             |                         Module                        | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+-----+-------+-------+-----+
    |grp_Bert_layer_Pipeline_VITIS_LOOP_195_1_VITIS_LOOP_196_2_fu_270  |Bert_layer_Pipeline_VITIS_LOOP_195_1_VITIS_LOOP_196_2  |        0|    0|     45|    182|    0|
    |grp_Bert_layer_Pipeline_VITIS_LOOP_377_1_VITIS_LOOP_378_2_fu_291  |Bert_layer_Pipeline_VITIS_LOOP_377_1_VITIS_LOOP_378_2  |        0|    0|     45|    182|    0|
    |grp_Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11_fu_308                |Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11                |        0|    0|    668|   1284|    0|
    |grp_Bert_layer_Pipeline_l_S_i_j_0_i11_l_j119_fu_391               |Bert_layer_Pipeline_l_S_i_j_0_i11_l_j119               |        0|    0|    668|   1284|    0|
    |grp_Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16_fu_336                |Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16                |       35|  120|  27143|  19198|    0|
    |grp_Bert_layer_Pipeline_l_S_k_0_k3_fu_296                         |Bert_layer_Pipeline_l_S_k_0_k3                         |        0|    0|    273|    221|    0|
    |grp_Bert_layer_Pipeline_l_S_k_0_k5_fu_379                         |Bert_layer_Pipeline_l_S_k_0_k5                         |        0|    0|    275|    230|    0|
    |grp_Bert_layer_Pipeline_l_bias_i10_l_j10_fu_284                   |Bert_layer_Pipeline_l_bias_i10_l_j10                   |        0|    0|    101|    213|    0|
    |grp_Bert_layer_Pipeline_l_bias_i19_l_j18_fu_372                   |Bert_layer_Pipeline_l_bias_i19_l_j18                   |        0|    0|    101|    213|    0|
    |grp_Layer_norm_fu_316                                             |Layer_norm                                             |        0|    0|   2306|   2176|    0|
    |grp_Layer_norm_1_fu_398                                           |Layer_norm_1                                           |        0|    0|   2306|   2176|    0|
    |grp_Linear_layer_ds1_fu_326                                       |Linear_layer_ds1                                       |       96|    0|   1175|   2297|    0|
    |grp_Linear_layer_qkv_fu_254                                       |Linear_layer_qkv                                       |        0|    4|    725|   1012|    0|
    |grp_Self_attention_fu_276                                         |Self_attention                                         |       87|  259|  24115|  24669|    0|
    |dadd_64ns_64ns_64_7_full_dsp_1_U428                               |dadd_64ns_64ns_64_7_full_dsp_1                         |        0|    3|    630|   1141|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U429                               |fadd_32ns_32ns_32_5_full_dsp_1                         |        0|    2|    205|    390|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U421                           |faddfsub_32ns_32ns_32_5_full_dsp_1                     |        0|    2|    205|    390|    0|
    |fdiv_32ns_32ns_32_16_no_dsp_1_U422                                |fdiv_32ns_32ns_32_16_no_dsp_1                          |        0|    0|      0|      0|    0|
    |fdiv_32ns_32ns_32_16_no_dsp_1_U423                                |fdiv_32ns_32ns_32_16_no_dsp_1                          |        0|    0|      0|      0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U420                                |fmul_32ns_32ns_32_4_max_dsp_1                          |        0|    3|    143|    321|    0|
    |fpext_32ns_64_2_no_dsp_1_U424                                     |fpext_32ns_64_2_no_dsp_1                               |        0|    0|      0|      0|    0|
    |fpext_32ns_64_2_no_dsp_1_U425                                     |fpext_32ns_64_2_no_dsp_1                               |        0|    0|      0|      0|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U426                                   |fptrunc_64ns_32_2_no_dsp_1                             |        0|    0|      0|      0|    0|
    |fsqrt_32ns_32ns_32_16_no_dsp_1_U427                               |fsqrt_32ns_32ns_32_16_no_dsp_1                         |        0|    0|      0|      0|    0|
    |mul_40s_40s_72_2_1_U419                                           |mul_40s_40s_72_2_1                                     |        0|    4|    197|     81|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                             |                                                       |      218|  397|  61326|  57660|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+----------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |  Memory  |                 Module                 | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +----------+----------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |v268_V_U  |Linear_layer_ds1_outp1_V_RAM_AUTO_1R1W  |       96|  0|   0|    0|  36864|   24|     1|       884736|
    |v260_V_U  |v260_V_RAM_AUTO_1R1W                    |       24|  0|   0|    0|   9216|   24|     1|       221184|
    |v261_V_U  |v260_V_RAM_AUTO_1R1W                    |       24|  0|   0|    0|   9216|   24|     1|       221184|
    |v262_V_U  |v260_V_RAM_AUTO_1R1W                    |       24|  0|   0|    0|   9216|   24|     1|       221184|
    |v264_V_U  |v260_V_RAM_AUTO_1R1W                    |       24|  0|   0|    0|   9216|   24|     1|       221184|
    |v269_V_U  |v260_V_RAM_AUTO_1R1W                    |       24|  0|   0|    0|   9216|   24|     1|       221184|
    |v263_U    |v263_RAM_AUTO_1R1W                      |       24|  0|   0|    0|   9216|   24|     1|       221184|
    |v266_V_U  |v263_RAM_AUTO_1R1W                      |       24|  0|   0|    0|   9216|   24|     1|       221184|
    |v265_U    |v265_RAM_AUTO_1R1W                      |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v270_U    |v265_RAM_AUTO_1R1W                      |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v267_U    |v267_RAM_AUTO_1R1W                      |      128|  0|   0|    0|  36864|   32|     1|      1179648|
    +----------+----------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total     |                                        |      456|  0|   0|    0| 156672|  288|    11|      4202496|
    +----------+----------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln200_1_fu_433_p2             |         +|   0|  0|  17|          14|           1|
    |add_ln200_fu_445_p2               |         +|   0|  0|  13|           4|           1|
    |add_ln201_fu_473_p2               |         +|   0|  0|  13|          10|           1|
    |add_ln382_1_fu_580_p2             |         +|   0|  0|  17|          14|           1|
    |add_ln382_fu_592_p2               |         +|   0|  0|  13|           4|           1|
    |add_ln383_fu_620_p2               |         +|   0|  0|  13|          10|           1|
    |empty_415_fu_536_p2               |         +|   0|  0|  17|          14|          14|
    |empty_418_fu_685_p2               |         +|   0|  0|  14|          14|          14|
    |empty_417_fu_676_p2               |         -|   0|  0|  14|          14|          14|
    |sub_ln203_fu_527_p2               |         -|   0|  0|  17|          14|          14|
    |sub_ln204_fu_565_p2               |         -|   0|  0|  27|          20|          20|
    |sub_ln385_fu_659_p2               |         -|   0|  0|  23|          16|          16|
    |sub_ln386_fu_714_p2               |         -|   0|  0|  29|          22|          22|
    |icmp_ln200_fu_427_p2              |      icmp|   0|  0|  12|          14|          14|
    |icmp_ln201_fu_451_p2              |      icmp|   0|  0|  11|          10|          10|
    |icmp_ln382_fu_574_p2              |      icmp|   0|  0|  12|          14|          14|
    |icmp_ln383_fu_598_p2              |      icmp|   0|  0|  11|          10|          10|
    |ap_block_state14_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    |select_ln200_1_fu_465_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln200_fu_457_p3            |    select|   0|  0|  10|           1|           1|
    |select_ln382_1_fu_612_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln382_fu_604_p3            |    select|   0|  0|  10|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 305|         224|         180|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+-----+-----------+-----+-----------+
    |                 Name                | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                            |  147|         33|    1|         33|
    |grp_Linear_layer_qkv_fu_254_v243_q0  |   20|          4|   24|         96|
    |grp_Linear_layer_qkv_fu_254_v244_q0  |   20|          4|   24|         96|
    |grp_Linear_layer_qkv_fu_254_v3_q0    |   20|          4|   24|         96|
    |grp_Linear_layer_qkv_fu_254_v3_q1    |   20|          4|   24|         96|
    |grp_fu_845_ce                        |   25|          5|    1|          5|
    |grp_fu_845_p0                        |   25|          5|   40|        200|
    |grp_fu_845_p1                        |   25|          5|   40|        200|
    |grp_fu_849_ce                        |   25|          5|    1|          5|
    |grp_fu_849_p0                        |   25|          5|   32|        160|
    |grp_fu_849_p1                        |   25|          5|   32|        160|
    |grp_fu_853_ce                        |   25|          5|    1|          5|
    |grp_fu_853_opcode                    |   25|          5|    2|         10|
    |grp_fu_853_p0                        |   25|          5|   32|        160|
    |grp_fu_853_p1                        |   25|          5|   32|        160|
    |grp_fu_857_ce                        |   20|          4|    1|          4|
    |grp_fu_857_p0                        |   20|          4|   32|        128|
    |grp_fu_857_p1                        |   20|          4|   32|        128|
    |grp_fu_861_ce                        |   20|          4|    1|          4|
    |grp_fu_861_p0                        |   20|          4|   32|        128|
    |grp_fu_861_p1                        |   20|          4|   32|        128|
    |grp_fu_865_ce                        |   25|          5|    1|          5|
    |grp_fu_865_p0                        |   25|          5|   32|        160|
    |grp_fu_868_ce                        |   14|          3|    1|          3|
    |grp_fu_868_p0                        |   14|          3|   32|         96|
    |grp_fu_871_ce                        |   20|          4|    1|          4|
    |grp_fu_871_p0                        |   20|          4|   64|        256|
    |grp_fu_874_ce                        |   14|          3|    1|          3|
    |grp_fu_874_p0                        |   14|          3|   32|         96|
    |grp_fu_874_p1                        |   14|          3|   32|         96|
    |grp_fu_878_ce                        |   14|          3|    1|          3|
    |grp_fu_878_p0                        |   14|          3|   64|        192|
    |grp_fu_878_p1                        |   14|          3|   64|        192|
    |grp_fu_882_ce                        |   20|          4|    1|          4|
    |grp_fu_882_p0                        |   20|          4|   32|        128|
    |grp_fu_882_p1                        |   20|          4|   32|        128|
    |i18_fu_222                           |    9|          2|    4|          8|
    |i9_fu_166                            |    9|          2|    4|          8|
    |indvar_flatten45_fu_226              |    9|          2|   14|         28|
    |indvar_flatten6_fu_170               |    9|          2|   14|         28|
    |j17_fu_218                           |    9|          2|   10|         20|
    |j9_fu_162                            |    9|          2|   10|         20|
    |v242_address0                        |   14|          3|   14|         42|
    |v242_ce0                             |   14|          3|    1|          3|
    |v243_ce0                             |    9|          2|    1|          2|
    |v244_ce0                             |    9|          2|    1|          2|
    |v245_ce0                             |    9|          2|    1|          2|
    |v246_ce0                             |    9|          2|    1|          2|
    |v247_ce0                             |    9|          2|    1|          2|
    |v248_ce0                             |    9|          2|    1|          2|
    |v260_V_address0                      |   14|          3|   14|         42|
    |v260_V_ce0                           |   14|          3|    1|          3|
    |v260_V_ce1                           |    9|          2|    1|          2|
    |v260_V_we0                           |    9|          2|    1|          2|
    |v261_V_address0                      |   14|          3|   14|         42|
    |v261_V_ce0                           |   14|          3|    1|          3|
    |v261_V_ce1                           |    9|          2|    1|          2|
    |v261_V_we0                           |    9|          2|    1|          2|
    |v262_V_address0                      |   14|          3|   14|         42|
    |v262_V_ce0                           |   14|          3|    1|          3|
    |v262_V_ce1                           |    9|          2|    1|          2|
    |v262_V_we0                           |    9|          2|    1|          2|
    |v263_address0                        |   14|          3|   14|         42|
    |v263_ce0                             |   14|          3|    1|          3|
    |v263_we0                             |    9|          2|    1|          2|
    |v264_V_address0                      |   31|          6|   14|         84|
    |v264_V_ce0                           |   31|          6|    1|          6|
    |v264_V_ce1                           |    9|          2|    1|          2|
    |v264_V_d0                            |   20|          4|   24|         96|
    |v264_V_we0                           |   20|          4|    1|          4|
    |v265_address0                        |   14|          3|   14|         42|
    |v265_ce0                             |   14|          3|    1|          3|
    |v265_we0                             |    9|          2|    1|          2|
    |v266_V_address0                      |   20|          4|   14|         56|
    |v266_V_ce0                           |   20|          4|    1|          4|
    |v266_V_we0                           |    9|          2|    1|          2|
    |v267_address0                        |   14|          3|   16|         48|
    |v267_ce0                             |   14|          3|    1|          3|
    |v267_we0                             |    9|          2|    1|          2|
    |v268_V_address0                      |   14|          3|   16|         48|
    |v268_V_ce0                           |   14|          3|    1|          3|
    |v268_V_we0                           |    9|          2|    1|          2|
    |v269_V_address0                      |   31|          6|   14|         84|
    |v269_V_ce0                           |   31|          6|    1|          6|
    |v269_V_ce1                           |    9|          2|    1|          2|
    |v269_V_d0                            |   20|          4|   24|         96|
    |v269_V_we0                           |   20|          4|    1|          4|
    |v270_address0                        |   14|          3|   14|         42|
    |v270_ce0                             |   14|          3|    1|          3|
    |v270_we0                             |    9|          2|    1|          2|
    +-------------------------------------+-----+-----------+-----+-----------+
    |Total                                | 1589|        331| 1140|       4377|
    +-------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                     | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                      |  32|   0|   32|          0|
    |empty_415_reg_783                                                              |  14|   0|   14|          0|
    |empty_418_reg_825                                                              |  14|   0|   14|          0|
    |grp_Bert_layer_Pipeline_VITIS_LOOP_195_1_VITIS_LOOP_196_2_fu_270_ap_start_reg  |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_VITIS_LOOP_377_1_VITIS_LOOP_378_2_fu_291_ap_start_reg  |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_l_S_i_j_0_i11_l_j119_fu_391_ap_start_reg               |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11_fu_308_ap_start_reg                |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16_fu_336_ap_start_reg                |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_l_S_k_0_k3_fu_296_ap_start_reg                         |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_l_S_k_0_k5_fu_379_ap_start_reg                         |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_l_bias_i10_l_j10_fu_284_ap_start_reg                   |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_l_bias_i19_l_j18_fu_372_ap_start_reg                   |   1|   0|    1|          0|
    |grp_Layer_norm_1_fu_398_ap_start_reg                                           |   1|   0|    1|          0|
    |grp_Layer_norm_fu_316_ap_start_reg                                             |   1|   0|    1|          0|
    |grp_Linear_layer_ds1_fu_326_ap_start_reg                                       |   1|   0|    1|          0|
    |grp_Linear_layer_qkv_fu_254_ap_start_reg                                       |   1|   0|    1|          0|
    |grp_Self_attention_fu_276_ap_start_reg                                         |   1|   0|    1|          0|
    |i18_fu_222                                                                     |   4|   0|    4|          0|
    |i9_fu_166                                                                      |   4|   0|    4|          0|
    |indvar_flatten45_fu_226                                                        |  14|   0|   14|          0|
    |indvar_flatten6_fu_170                                                         |  14|   0|   14|          0|
    |j17_fu_218                                                                     |  10|   0|   10|          0|
    |j9_fu_162                                                                      |  10|   0|   10|          0|
    |select_ln200_1_reg_751                                                         |   4|   0|    4|          0|
    |select_ln200_reg_744                                                           |  10|   0|   10|          0|
    |select_ln382_1_reg_813                                                         |   4|   0|    4|          0|
    |select_ln382_reg_806                                                           |  10|   0|   10|          0|
    |sub_ln203_reg_778                                                              |   6|   0|   14|          8|
    |sub_ln204_reg_793                                                              |  12|   0|   20|          8|
    |sub_ln385_reg_820                                                              |   6|   0|   16|         10|
    |sub_ln386_reg_835                                                              |  12|   0|   22|         10|
    |v104_V_load_reg_798                                                            |  24|   0|   24|          0|
    |v269_V_load_reg_840                                                            |  24|   0|   24|          0|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                          | 242|   0|  278|         36|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|    Bert_layer|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|    Bert_layer|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|    Bert_layer|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|    Bert_layer|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|    Bert_layer|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|    Bert_layer|  return value|
|v242_address0  |  out|   14|   ap_memory|          v242|         array|
|v242_ce0       |  out|    1|   ap_memory|          v242|         array|
|v242_q0        |   in|   24|   ap_memory|          v242|         array|
|v243_address0  |  out|   20|   ap_memory|          v243|         array|
|v243_ce0       |  out|    1|   ap_memory|          v243|         array|
|v243_q0        |   in|   24|   ap_memory|          v243|         array|
|v244_address0  |  out|   10|   ap_memory|          v244|         array|
|v244_ce0       |  out|    1|   ap_memory|          v244|         array|
|v244_q0        |   in|   24|   ap_memory|          v244|         array|
|v245_address0  |  out|   20|   ap_memory|          v245|         array|
|v245_ce0       |  out|    1|   ap_memory|          v245|         array|
|v245_q0        |   in|   24|   ap_memory|          v245|         array|
|v246_address0  |  out|   10|   ap_memory|          v246|         array|
|v246_ce0       |  out|    1|   ap_memory|          v246|         array|
|v246_q0        |   in|   24|   ap_memory|          v246|         array|
|v247_address0  |  out|   20|   ap_memory|          v247|         array|
|v247_ce0       |  out|    1|   ap_memory|          v247|         array|
|v247_q0        |   in|   24|   ap_memory|          v247|         array|
|v248_address0  |  out|   10|   ap_memory|          v248|         array|
|v248_ce0       |  out|    1|   ap_memory|          v248|         array|
|v248_q0        |   in|   24|   ap_memory|          v248|         array|
|v249_address0  |  out|   20|   ap_memory|          v249|         array|
|v249_ce0       |  out|    1|   ap_memory|          v249|         array|
|v249_q0        |   in|   24|   ap_memory|          v249|         array|
|v250_address0  |  out|   10|   ap_memory|          v250|         array|
|v250_ce0       |  out|    1|   ap_memory|          v250|         array|
|v250_q0        |   in|   24|   ap_memory|          v250|         array|
|v251_address0  |  out|   22|   ap_memory|          v251|         array|
|v251_ce0       |  out|    1|   ap_memory|          v251|         array|
|v251_q0        |   in|   24|   ap_memory|          v251|         array|
|v252_address0  |  out|   12|   ap_memory|          v252|         array|
|v252_ce0       |  out|    1|   ap_memory|          v252|         array|
|v252_q0        |   in|   24|   ap_memory|          v252|         array|
|v253_address0  |  out|   22|   ap_memory|          v253|         array|
|v253_ce0       |  out|    1|   ap_memory|          v253|         array|
|v253_q0        |   in|   24|   ap_memory|          v253|         array|
|v254_address0  |  out|   10|   ap_memory|          v254|         array|
|v254_ce0       |  out|    1|   ap_memory|          v254|         array|
|v254_q0        |   in|   24|   ap_memory|          v254|         array|
|v255_address0  |  out|   10|   ap_memory|          v255|         array|
|v255_ce0       |  out|    1|   ap_memory|          v255|         array|
|v255_q0        |   in|   32|   ap_memory|          v255|         array|
|v256_address0  |  out|   10|   ap_memory|          v256|         array|
|v256_ce0       |  out|    1|   ap_memory|          v256|         array|
|v256_q0        |   in|   32|   ap_memory|          v256|         array|
|v257_address0  |  out|   10|   ap_memory|          v257|         array|
|v257_ce0       |  out|    1|   ap_memory|          v257|         array|
|v257_q0        |   in|   32|   ap_memory|          v257|         array|
|v258_address0  |  out|   10|   ap_memory|          v258|         array|
|v258_ce0       |  out|    1|   ap_memory|          v258|         array|
|v258_q0        |   in|   32|   ap_memory|          v258|         array|
|v259_address0  |  out|   14|   ap_memory|          v259|         array|
|v259_ce0       |  out|    1|   ap_memory|          v259|         array|
|v259_we0       |  out|    1|   ap_memory|          v259|         array|
|v259_d0        |  out|   24|   ap_memory|          v259|         array|
+---------------+-----+-----+------------+--------------+--------------+

