{
    "json_h": "/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_23-11-44/05-yosys-jsonheader/top.h.json",
    "nl": "/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_23-11-44/52-openroad-fillinsertion/top.nl.v",
    "sdf": {
        "nom_fast_1p32V_m40C": "/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_23-11-44/12-openroad-staprepnr/nom_fast_1p32V_m40C/top__nom_fast_1p32V_m40C.sdf",
        "nom_slow_1p08V_125C": "/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_23-11-44/12-openroad-staprepnr/nom_slow_1p08V_125C/top__nom_slow_1p08V_125C.sdf",
        "nom_typ_1p20V_25C": "/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_23-11-44/12-openroad-staprepnr/nom_typ_1p20V_25C/top__nom_typ_1p20V_25C.sdf"
    },
    "odb": "/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_23-11-44/53-odb-cellfrequencytables/top.odb",
    "def": "/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_23-11-44/53-odb-cellfrequencytables/top.def",
    "sdc": "/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_23-11-44/52-openroad-fillinsertion/top.sdc",
    "pnl": "/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_23-11-44/52-openroad-fillinsertion/top.pnl.v",
    "vh": "/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_23-11-44/29-odb-writeverilogheader/top.vh",
    "spef": {
        "nom_*": "/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_23-11-44/54-openroad-rcx/nom/top.nom.spef"
    },
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 35,
        "design__inferred_latch__count": 0,
        "design__instance__count": 26018,
        "design__instance__area": 256035,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_fast_1p32V_m40C": 434,
        "design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C": 290,
        "design__max_cap_violation__count__corner:nom_fast_1p32V_m40C": 8,
        "power__internal__total": 0.00248754,
        "power__switching__total": 0.000532183,
        "power__leakage__total": 1.99461e-06,
        "power__total": 0.00302172,
        "clock__skew__worst_hold__corner:nom_fast_1p32V_m40C": -0.015788260035111915,
        "clock__skew__worst_setup__corner:nom_fast_1p32V_m40C": -0.015788260035111915,
        "timing__hold__ws__corner:nom_fast_1p32V_m40C": 0.14776282005093924,
        "timing__setup__ws__corner:nom_fast_1p32V_m40C": 14.443640470250518,
        "timing__hold__tns__corner:nom_fast_1p32V_m40C": 0,
        "timing__setup__tns__corner:nom_fast_1p32V_m40C": 0,
        "timing__hold__wns__corner:nom_fast_1p32V_m40C": 0,
        "timing__setup__wns__corner:nom_fast_1p32V_m40C": 0,
        "timing__hold_vio__count__corner:nom_fast_1p32V_m40C": 0,
        "timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C": 0.147763,
        "timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C": 0,
        "timing__setup_vio__count__corner:nom_fast_1p32V_m40C": 0,
        "timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C": 14.443641,
        "timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C": 0,
        "design__max_slew_violation__count__corner:nom_slow_1p08V_125C": 1576,
        "design__max_fanout_violation__count__corner:nom_slow_1p08V_125C": 290,
        "design__max_cap_violation__count__corner:nom_slow_1p08V_125C": 6,
        "clock__skew__worst_hold__corner:nom_slow_1p08V_125C": -0.0293418631030579,
        "clock__skew__worst_setup__corner:nom_slow_1p08V_125C": -0.0293418631030579,
        "timing__hold__ws__corner:nom_slow_1p08V_125C": 0.34622394819965674,
        "timing__setup__ws__corner:nom_slow_1p08V_125C": 6.910971546204319,
        "timing__hold__tns__corner:nom_slow_1p08V_125C": 0,
        "timing__setup__tns__corner:nom_slow_1p08V_125C": 0,
        "timing__hold__wns__corner:nom_slow_1p08V_125C": 0,
        "timing__setup__wns__corner:nom_slow_1p08V_125C": 0,
        "timing__hold_vio__count__corner:nom_slow_1p08V_125C": 0,
        "timing__hold_r2r__ws__corner:nom_slow_1p08V_125C": 0.346224,
        "timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C": 0,
        "timing__setup_vio__count__corner:nom_slow_1p08V_125C": 0,
        "timing__setup_r2r__ws__corner:nom_slow_1p08V_125C": 6.910972,
        "timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C": 0,
        "design__max_slew_violation__count__corner:nom_typ_1p20V_25C": 0,
        "design__max_fanout_violation__count__corner:nom_typ_1p20V_25C": 62,
        "design__max_cap_violation__count__corner:nom_typ_1p20V_25C": 0,
        "clock__skew__worst_hold__corner:nom_typ_1p20V_25C": -0.0494193,
        "clock__skew__worst_setup__corner:nom_typ_1p20V_25C": -0.0494193,
        "timing__hold__ws__corner:nom_typ_1p20V_25C": 0.243735,
        "timing__setup__ws__corner:nom_typ_1p20V_25C": 9.25351,
        "timing__hold__tns__corner:nom_typ_1p20V_25C": 0,
        "timing__setup__tns__corner:nom_typ_1p20V_25C": 0,
        "timing__hold__wns__corner:nom_typ_1p20V_25C": 0,
        "timing__setup__wns__corner:nom_typ_1p20V_25C": 0,
        "timing__hold_vio__count__corner:nom_typ_1p20V_25C": 0,
        "timing__hold_r2r__ws__corner:nom_typ_1p20V_25C": 0.243735,
        "timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C": 0,
        "timing__setup_vio__count__corner:nom_typ_1p20V_25C": 0,
        "timing__setup_r2r__ws__corner:nom_typ_1p20V_25C": 9.25351,
        "timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 62,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": -0.0494193,
        "clock__skew__worst_setup": -0.0494193,
        "timing__hold__ws": 0.243735,
        "timing__setup__ws": 9.25351,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.243735,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 9.25351,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 550.0 550.0",
        "design__core__bbox": "20.16 22.68 529.44 525.42",
        "design__io": 10,
        "design__die__area": 302500,
        "design__core__area": 256035,
        "design__instance__count__stdcell": 13788,
        "design__instance__area__stdcell": 169695,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__count__padcells": 0,
        "design__instance__area__padcells": 0,
        "design__instance__count__cover": 0,
        "design__instance__area__cover": 0,
        "design__instance__utilization": 0.662781,
        "design__instance__utilization__stdcell": 0.662781,
        "design__rows": 133,
        "design__rows:CoreSite": 133,
        "design__sites": 141113,
        "design__sites:CoreSite": 141113,
        "design__instance__count__class:buffer": 4,
        "design__instance__area__class:buffer": 29.0304,
        "design__instance__count__class:inverter": 384,
        "design__instance__area__class:inverter": 2090.19,
        "design__instance__count__class:sequential_cell": 804,
        "design__instance__area__class:sequential_cell": 39387,
        "design__instance__count__class:multi_input_combinational_cell": 11380,
        "design__instance__area__class:multi_input_combinational_cell": 117301,
        "flow__warnings__count": 1,
        "flow__errors__count": 0,
        "flow__warnings__type_count": 1,
        "flow__warnings__count:ORD-0039": 1,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 8,
        "design__io__hpwl": 3213548,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 323086,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 1043,
        "design__instance__area__class:timing_repair_buffer": 7569.68,
        "design__instance__count__class:clock_buffer": 115,
        "design__instance__area__class:clock_buffer": 2921.18,
        "design__instance__count__class:clock_inverter": 49,
        "design__instance__area__class:clock_inverter": 348.365,
        "flow__warnings__count:CTS-0041": 13,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 0,
        "global_route__vias": 94,
        "global_route__wirelength": 541231,
        "antenna__violating__nets": 0,
        "antenna__violating__pins": 0,
        "route__antenna_violation__count": 0,
        "antenna_diodes_count": 9,
        "route__net": 13726,
        "route__net__special": 2,
        "route__drc_errors__iter:0": 153,
        "route__wirelength__iter:0": 357213,
        "route__drc_errors__iter:1": 68,
        "route__wirelength__iter:1": 357185,
        "route__drc_errors__iter:2": 66,
        "route__wirelength__iter:2": 357173,
        "route__drc_errors__iter:3": 0,
        "route__wirelength__iter:3": 357149,
        "route__drc_errors__iter:4": 0,
        "route__wirelength__iter:4": 357064,
        "route__drc_errors": 0,
        "route__wirelength": 357149,
        "route__vias": 84678,
        "route__vias__singlecut": 84678,
        "route__vias__multicut": 0,
        "design__instance__count__class:antenna_cell": 9,
        "design__instance__area__class:antenna_cell": 48.9888,
        "flow__warnings__count:DRT-0349": 10,
        "design__disconnected_pin__count": 0,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 1551.19,
        "design__instance__count__class:fill_cell": 12230,
        "design__instance__area__class:fill_cell": 86340
    }
}