Real time: Nov/23/2014 02:32:48

Profiler Stats
--------------
Elapsed_time_in_seconds: 662
Elapsed_time_in_minutes: 11.0333
Elapsed_time_in_hours: 0.183889
Elapsed_time_in_days: 0.00766204

Virtual_time_in_seconds: 658.85
Virtual_time_in_minutes: 10.9808
Virtual_time_in_hours:   0.183014
Virtual_time_in_days:    0.183014

Ruby_current_time: 41998426
Ruby_start_time: 1
Ruby_cycles: 41998425

mbytes_resident: 82.8477
mbytes_total: 119.652
resident_ratio: 0.692403

Total_misses: 0
total_misses: 0 [ 0 0 0 0 0 0 0 0 ]
user_misses: 0 [ 0 0 0 0 0 0 0 0 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 ]

instruction_executed: 8 [ 1 1 1 1 1 1 1 1 ]
simics_cycles_executed: 8 [ 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 4.19984e+07 [ 4.19984e+07 4.19984e+07 4.19984e+07 4.19984e+07 4.19984e+07 4.19984e+07 4.19984e+07 4.19984e+07 ]
misses_per_thousand_instructions: 0 [ 0 0 0 0 0 0 0 0 ]

transactions_started: 0 [ 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 3923447
  L1D_cache_total_misses: 18953	(0.48307%)
  L1D_cache_total_demand_misses: 18953
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 18953
  L1D_cache_misses_per_instruction: 18953
  L1D_cache_instructions_per_misses: 5.27621e-05

  L1D_cache_request_type_LD:   3326596	(84.7876)%
  L1D_cache_request_type_ST:   596851	(15.2124)%

  L1D_cache_request_size: [binsize: log2 max: 32 count: 3923447 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 3923447 ]

  L1D_cache_miss_type_LD:   6332	(33.409)%
  L1D_cache_miss_type_ST:   12621	(66.591)%

L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L1T_cache cache stats: 
  L1T_cache_total_requests: 3519089
  L1T_cache_total_misses: 760860	(21.6209%)
  L1T_cache_total_demand_misses: 760860
  L1T_cache_total_prefetches: 0
  L1T_cache_total_sw_prefetches: 0
  L1T_cache_total_hw_prefetches: 0
  L1T_cache_misses_per_transaction: 760860
  L1T_cache_misses_per_instruction: 760860
  L1T_cache_instructions_per_misses: 1.3143e-06

  L1T_cache_request_type_LD:   2453067	(69.7074)%
  L1T_cache_request_type_ST:   1066022	(30.2926)%

  L1T_cache_request_size: [binsize: log2 max: 32 count: 3519089 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 3519089 ]

  L1T_cache_miss_type_LD:   148510	(19.5187)%
  L1T_cache_miss_type_ST:   612350	(80.4813)%

L2_cache cache stats: 
  L2_cache_total_requests: 28319
  L2_cache_total_misses: 15097	(53.3105%)
  L2_cache_total_demand_misses: 15097
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 15097
  L2_cache_misses_per_instruction: 15097
  L2_cache_instructions_per_misses: 6.62383e-05

  L2_cache_request_type_LD:   6332	(22.3595)%
  L2_cache_request_type_ST:   21987	(77.6405)%

  L2_cache_request_size: [binsize: log2 max: 8 count: 28319 average:     8 | standard deviation: 0 | 0 0 0 0 28319 ]

  L2_cache_miss_type_LD:   2987	(19.7854)%
  L2_cache_miss_type_ST:   12110	(80.2146)%

L2T_cache cache stats: 
  L2T_cache_total_requests: 1214532
  L2T_cache_total_misses: 9366	(0.771161%)
  L2T_cache_total_demand_misses: 9366
  L2T_cache_total_prefetches: 0
  L2T_cache_total_sw_prefetches: 0
  L2T_cache_total_hw_prefetches: 0
  L2T_cache_misses_per_transaction: 9366
  L2T_cache_misses_per_instruction: 9366
  L2T_cache_instructions_per_misses: 0.000106769

  L2T_cache_request_type_LD:   148510	(12.2278)%
  L2T_cache_request_type_ST:   1066022	(87.7722)%

  L2T_cache_request_size: [binsize: log2 max: 32 count: 1214532 average: 29.0653 | standard deviation: 7.86255 | 0 0 0 0 148510 0 1066022 ]

  L2T_cache_miss_type_LD:   3529	(37.6788)%
  L2T_cache_miss_type_ST:   5837	(62.3212)%


TBE Queries: 1279752
Busy TBE Counts: 0
Busy Controller Counts:
L1TCache-0:10  L1TCache-1:3  L1TCache-2:4  L1TCache-3:0  L1TCache-4:0  L1TCache-5:0  L1TCache-6:0  L1TCache-7:0  

L2TCache-0:0  L2TCache-1:0  L2TCache-2:0  L2TCache-3:0  
L2Cache-0:0  L2Cache-1:0  L2Cache-2:0  L2Cache-3:0  
L1Cache-0:0  L1Cache-1:0  L1Cache-2:0  L1Cache-3:0  L1Cache-4:0  L1Cache-5:0  L1Cache-6:0  L1Cache-7:0  

Directory-0:0  Directory-1:0  Directory-2:0  Directory-3:0  

Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 2 max: 84 count: 1279752 average: 0.495387 | standard deviation: 1.43548 | 1171195 106414 752 72 63 51 51 47 49 48 50 46 45 51 57 46 47 42 42 41 33 40 36 32 32 37 35 45 45 47 44 93 2 2 2 2 2 2 3 2 2 4 1 0 0 0 0 0 0 0 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 2 max: 64 count: 7442536 average: 2.32706 | standard deviation: 1.06307 | 1483128 5001607 948377 8441 61 46 48 32 32 25 28 33 38 29 27 35 40 28 21 33 37 28 29 29 27 24 21 23 26 29 46 28 80 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 8 max: 999 count: 7442536 average: 8.91086 | standard deviation: 17.9023 | 6209044 0 5 1111632 93135 460 3587 10 5453 19 14 10 10 12 2586 74 173 18 776 12 10 9 11 8 8 13 11 9 9 9 10 8 16 12 899 34 622 3250 3 2808 1025 3 1131 461 3 4593 187 9 8 3 4 6 6 7 4 5 3 7 4 3 4 7 5 4 7 10 7 3 5 6 8 5 5 6 10 7 2 7 8 9 5 7 9 4 3 50 21 14 3 3 8 4 4 2 0 1 1 0 1 1 0 1 1 0 2 0 0 1 0 0 1 1 0 1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_LD: [binsize: 128 max: 999 count: 5779663 average: 5.05116 | standard deviation: 12.2213 | 5772854 286 6261 79 103 68 10 2 0 0 ]
miss_latency_ST: [binsize: 128 max: 699 count: 1662873 average: 22.3261 | standard deviation: 26.1448 | 1653197 808 8795 1 2 70 0 0 ]
miss_latency_NULL: [binsize: 8 max: 999 count: 7442536 average: 8.91086 | standard deviation: 17.9023 | 6209044 0 5 1111632 93135 460 3587 10 5453 19 14 10 10 12 2586 74 173 18 776 12 10 9 11 8 8 13 11 9 9 9 10 8 16 12 899 34 622 3250 3 2808 1025 3 1131 461 3 4593 187 9 8 3 4 6 6 7 4 5 3 7 4 3 4 7 5 4 7 10 7 3 5 6 8 5 5 6 10 7 2 7 8 9 5 7 9 4 3 50 21 14 3 3 8 4 4 2 0 1 1 0 1 1 0 1 1 0 2 0 0 1 0 0 1 1 0 1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Sequencer  Requests (MLP)
------------------------------------
Sequencer Requests All
Sequencer_ALL : [binsize: 2 max: 64 count: 7442536 average: 2.32706 | standard deviation: 1.06307 | 1483128 5001607 948377 8441 61 46 48 32 32 25 28 33 38 29 27 35 40 28 21 33 37 28 29 29 27 24 21 23 26 29 46 28 80 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_0: [binsize: 1 max: 8 count: 3923447 average: 2.42246 | standard deviation: 0.875647 | 0 481235 1829120 1106016 488543 18497 28 6 2 ]
Sequencer_1: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_0: [binsize: 2 max: 64 count: 3092858 average: 2.34234 | standard deviation: 1.09752 | 648809 2008026 428810 6884 22 16 11 8 11 8 7 9 9 10 9 13 16 8 7 13 20 8 8 16 7 7 8 11 9 6 6 8 38 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_1: [binsize: 2 max: 64 count: 150416 average: 1.49153 | standard deviation: 2.00736 | 104855 39918 4500 826 15 8 15 13 6 6 9 10 14 10 10 10 13 12 7 10 11 13 15 7 12 13 7 5 5 7 7 9 38 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_2: [binsize: 2 max: 64 count: 275815 average: 1.25424 | standard deviation: 1.4898 | 248229 18527 8027 697 22 22 22 11 15 11 12 14 15 9 8 12 11 8 7 10 6 7 6 6 8 4 6 7 12 16 33 11 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 8 max: 394 count: 129437 average: 23.0159 | standard deviation: 10.9566 | 0 22845 47779 54702 139 3510 57 41 21 22 19 10 14 22 17 15 18 18 9 21 14 15 12 9 10 14 9 9 9 5 0 5 4 2 7 3 2 4 0 4 1 1 3 4 0 1 5 3 2 1 ]
Total_nonPF_delay_cycles: [binsize: 8 max: 235 count: 54437 average: 23.5413 | standard deviation: 8.04439 | 0 6483 21685 22700 38 3457 24 12 6 7 3 1 0 5 3 1 1 2 1 2 3 0 0 1 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_0_delay_cycles: [binsize: 8 max: 394 count: 75000 average: 22.6347 | standard deviation: 12.6439 | 0 16362 26094 32002 101 53 33 29 15 15 16 9 14 17 14 14 17 16 8 19 11 15 12 8 10 13 9 9 9 4 0 5 4 2 7 3 2 4 0 4 1 1 3 4 0 1 5 3 2 1 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_2_delay_cycles: [binsize: 1 max: 22 count: 44 average: 15.3409 | standard deviation: 5.03938 | 0 0 0 0 0 0 0 0 0 0 0 25 0 0 0 0 0 0 0 0 0 18 1 ]
  virtual_network_3_delay_cycles: [binsize: 8 max: 235 count: 54393 average: 23.5479 | standard deviation: 8.04301 | 0 6458 21666 22700 38 3457 24 12 6 7 3 1 0 5 3 1 1 2 1 2 3 0 0 1 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_6_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_7_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 647
system_time: 11
page_reclaims: 21505
page_faults: 0
swaps: 0
block_inputs: 0
block_outputs: 752

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 75485
L2_TO_L2T_MSG = 964
L2_DATA_GX = 59085
L2T_TO_L1T_DATA = 594040
L1_DATA_GX = 0
L2_TO_L2T_ACK = 4902
L2T_TO_L1T_MSG = 1066022
L2_DATA_S = 35680
L2T_TO_L1T_ATOMIC = 0
L1_DATA_PC = 3099
L1_MSG = 0
L2_COHMSG_FWD = 44
L1_DATA_F = 0
L1_DATA_PX = 86220
L2_COHMSG_RCL = 0
L1T_TO_L2T_DATA = 4264088
L2_MSG = 0
L2_COHMSG_INV = 0
L1_COHMSG_RCLACK = 0
L1T_TO_L2T_ATOMIC = 0
L2_COHMSG = 16902
L2_ATOMIC = 0
L2_TO_L2T_DATA = 46830
L1_DATA = 0
L1_COHMSG = 58098
L1_COHMSG_INVACK = 0
L1T_TO_L2T_MSG = 148510
----------------------
total_flits_messages = 6459969
----------------------

DMA = 0
DATA_GX_OW = 50484
DATA_PX_C = 68976
DATA_PX_D = 17244
DATA_GX_C = 12621
Block_lifetimes_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:3923447 full:0 size:[binsize: 1 max: 4 count: 3923447 average: 2.28372 | standard deviation: 0.850334 | 0 639083 1912811 990848 380705 ]
MessageBuffer: [Chip 0 1, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Network Stats
-------------

Network interface outbound traffic
NI_0 (L1TCache) : [L1TCache]=0 [L2TCache]=2832987 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_1 (L1TCache) : [L1TCache]=0 [L2TCache]=568351 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_2 (L1TCache) : [L1TCache]=0 [L2TCache]=1011260 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_3 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_4 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_5 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_6 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_7 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_8 (L2TCache) : [L1TCache]=66123 [L2TCache]=0 [L2Cache]=1618 [L1Cache]=0 [Directory]=0 
NI_9 (L2TCache) : [L1TCache]=196257 [L2TCache]=0 [L2Cache]=22034 [L1Cache]=0 [Directory]=0 
NI_10 (L2TCache) : [L1TCache]=85073 [L2TCache]=0 [L2Cache]=12456 [L1Cache]=0 [Directory]=0 
NI_11 (L2TCache) : [L1TCache]=1312609 [L2TCache]=0 [L2Cache]=1290 [L1Cache]=0 [Directory]=0 
NI_12 (L2Cache) : [L1TCache]=0 [L2TCache]=3531 [L2Cache]=0 [L1Cache]=43818 [Directory]=4077 
NI_13 (L2Cache) : [L1TCache]=0 [L2TCache]=27583 [L2Cache]=0 [L1Cache]=2764 [Directory]=2803 
NI_14 (L2Cache) : [L1TCache]=0 [L2TCache]=18363 [L2Cache]=0 [L1Cache]=24502 [Directory]=4142 
NI_15 (L2Cache) : [L1TCache]=0 [L2TCache]=2999 [L2Cache]=0 [L1Cache]=40627 [Directory]=4075 
NI_16 (L1Cache) : [L1TCache]=0 [L2TCache]=220 [L2Cache]=110020 [L1Cache]=0 [Directory]=0 
NI_17 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_18 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_19 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_20 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_21 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_22 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_23 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_24 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=18875 [L1Cache]=0 [Directory]=0 
NI_25 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=18880 [L1Cache]=0 [Directory]=0 
NI_26 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=18865 [L1Cache]=0 [Directory]=0 
NI_27 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=18865 [L1Cache]=0 [Directory]=0 
L1_L2_flits_transferred = 0
L1_out_flits = 0
L2_out_flits = 0
-------------
Average Link Utilization :: 0.0048844 flits/cycle
total_flits_on_link = 13539057
-------------
Total VC Load [0] = 72885 flits
Total VC Load [1] = 101869 flits
Total VC Load [2] = 73455 flits
Total VC Load [3] = 91277 flits
Total VC Load [4] = 987 flits
Total VC Load [5] = 1003 flits
Total VC Load [6] = 1000 flits
Total VC Load [7] = 992 flits
Total VC Load [8] = 13197 flits
Total VC Load [9] = 13229 flits
Total VC Load [10] = 13223 flits
Total VC Load [11] = 13201 flits
Total VC Load [12] = 225455 flits
Total VC Load [13] = 224501 flits
Total VC Load [14] = 225319 flits
Total VC Load [15] = 223805 flits
Total VC Load [16] = 24570 flits
Total VC Load [17] = 24599 flits
Total VC Load [18] = 24586 flits
Total VC Load [19] = 24584 flits
Total VC Load [20] = 2206332 flits
Total VC Load [21] = 2206181 flits
Total VC Load [22] = 2205909 flits
Total VC Load [23] = 2206774 flits
Total VC Load [24] = 829301 flits
Total VC Load [25] = 829958 flits
Total VC Load [26] = 830286 flits
Total VC Load [27] = 830579 flits
Total VC Load [28] = 0 flits
Total VC Load [29] = 0 flits
Total VC Load [30] = 0 flits
Total VC Load [31] = 0 flits
-------------
Average VC Load [0] = 0.00173542 flits/cycle 
Average VC Load [1] = 0.00242554 flits/cycle 
Average VC Load [2] = 0.00174899 flits/cycle 
Average VC Load [3] = 0.00217334 flits/cycle 
Average VC Load [4] = 2.35009e-05 flits/cycle 
Average VC Load [5] = 2.38818e-05 flits/cycle 
Average VC Load [6] = 2.38104e-05 flits/cycle 
Average VC Load [7] = 2.36199e-05 flits/cycle 
Average VC Load [8] = 0.000314226 flits/cycle 
Average VC Load [9] = 0.000314988 flits/cycle 
Average VC Load [10] = 0.000314845 flits/cycle 
Average VC Load [11] = 0.000314321 flits/cycle 
Average VC Load [12] = 0.00536818 flits/cycle 
Average VC Load [13] = 0.00534546 flits/cycle 
Average VC Load [14] = 0.00536494 flits/cycle 
Average VC Load [15] = 0.00532889 flits/cycle 
Average VC Load [16] = 0.000585022 flits/cycle 
Average VC Load [17] = 0.000585712 flits/cycle 
Average VC Load [18] = 0.000585403 flits/cycle 
Average VC Load [19] = 0.000585355 flits/cycle 
Average VC Load [20] = 0.0525337 flits/cycle 
Average VC Load [21] = 0.0525301 flits/cycle 
Average VC Load [22] = 0.0525236 flits/cycle 
Average VC Load [23] = 0.0525442 flits/cycle 
Average VC Load [24] = 0.019746 flits/cycle 
Average VC Load [25] = 0.0197616 flits/cycle 
Average VC Load [26] = 0.0197695 flits/cycle 
Average VC Load [27] = 0.0197764 flits/cycle 
Average VC Load [28] = 0 flits/cycle 
Average VC Load [29] = 0 flits/cycle 
Average VC Load [30] = 0 flits/cycle 
Average VC Load [31] = 0 flits/cycle 
-------------
Average network latency = 9.28784
-------------
Dynamic_Link_Power = 0.0357214
Static_Link_Power = 0.733365
Total_Link_Power = 0.769087
Total Link Area = 4.09374e+06 uM^2 
Router Dynamic Power:
       Input buffer: 0.00155965, Crossbar: 0.00280233, VC allocator: 0.000304658, SW allocator: 0.000868602, Clock: 0.153216, Total: 0.158751
Router Static Power:
       Input buffer: 0.891938, Crossbar: 0.1624, VC allocator: 0.438066, SW allocator: 0.0171352, Clock: 0.029369, Total: 1.53891
Router Total Power: 1.69766
Dynamic_Router_Power = 0.158751
Static_Router_Power = 1.53891
Total_Router_Power = 1.69766
Area:
Input buffer: 2.86355e-06, Crossbar: 2.50402e-06, VC allocator: 1.05856e-06, SW allocator: 4.14062e-08

Total_Dynamic_Power = 0.194473
Total_Static_Power = 2.27227
Total_Power = 2.46675
-------------

Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L1TCache ---
 - Event Counts -
Load  2453067
L1_WThru  1066022
L1_Atomic  0
L1_Replacement  4644
Data  0
Data_Done  148510
Ack  0
Ack_Done  1066022
DataAtomic  0
DataAtomic_Done  0

 - Transitions -
I  Load  148510
I  L1_WThru  612350
I  L1_Atomic  0 <-- 
I  L1_Replacement  4474

S  Load  2304557
S  L1_WThru  453672
S  L1_Atomic  0 <-- 
S  L1_Replacement  170

I_S  L1_WThru  0 <-- 
I_S  L1_Atomic  0 <-- 
I_S  Data_Done  148510

I_I  Load  0 <-- 
I_I  L1_WThru  0 <-- 
I_I  L1_Atomic  0 <-- 
I_I  Data  0 <-- 
I_I  Data_Done  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_Done  636163
I_I  DataAtomic  0 <-- 
I_I  DataAtomic_Done  0 <-- 

SM  Load  0 <-- 
SM  L1_WThru  0 <-- 
SM  L1_Atomic  0 <-- 
SM  Data  0 <-- 
SM  Data_Done  0 <-- 
SM  Ack  0 <-- 
SM  Ack_Done  429859

 --- L2TCache ---
 - Event Counts -
L1_GETS  148510
L1_Write  612350
L1_Upgrade_T  440762
L1_Upgrade_NT  12910
L2_Atomic  0
L2_Expire  0
L2_Replacement  2639
L2_Replacement_clean  1299
Data  0
Data_all_Acks  9366
Ack  0
Ack_all  0
WB_Ack  4902
Fwd_GETX  804
Fwd_GETS  160
Inv  0

 - Transitions -
NP  L1_GETS  3529
NP  L1_Write  5837
NP  L1_Upgrade_NT  0 <-- 
NP  L2_Atomic  0 <-- 

E  L1_GETS  144867
E  L1_Write  606513
E  L1_Upgrade_NT  12910
E  L2_Atomic  0 <-- 
E  L2_Replacement  2639
E  L2_Replacement_clean  1299
E  Fwd_GETX  804
E  Fwd_GETS  160
E  Inv  0 <-- 

S  L1_GETS  114
S  L1_Upgrade_T  440762
S  L2_Replacement  0 <-- 
S  L2_Replacement_clean  0 <-- 
S  Fwd_GETX  0 <-- 
S  Fwd_GETS  0 <-- 
S  Inv  0 <-- 

SS  L1_GETS  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 
SS  Fwd_GETX  0 <-- 
SS  Fwd_GETS  0 <-- 
SS  Inv  0 <-- 

IS  L1_GETS  0 <-- 
IS  Data  0 <-- 
IS  Data_all_Acks  3529
IS  Ack  0 <-- 
IS  Ack_all  0 <-- 

ISS  Data  0 <-- 
ISS  Data_all_Acks  0 <-- 
ISS  Ack  0 <-- 
ISS  Ack_all  0 <-- 

IM  Data  0 <-- 
IM  Data_all_Acks  5837
IM  Ack  0 <-- 
IM  Ack_all  0 <-- 

IMA  Data  0 <-- 
IMA  Data_all_Acks  0 <-- 
IMA  Ack  0 <-- 
IMA  Ack_all  0 <-- 

MI  L2_Expire  0 <-- 
MI  Fwd_GETX  0 <-- 
MI  Fwd_GETS  0 <-- 
MI  Inv  0 <-- 

MI_Ack  WB_Ack  4902
MI_Ack  Fwd_GETX  0 <-- 
MI_Ack  Fwd_GETS  0 <-- 
MI_Ack  Inv  0 <-- 

 --- L2Cache ---
 - Event Counts -
L1_GET_INSTR  0
L1_GETS  6332
L1_GETX  21987
L1_UPGRADE  0
L1_PUTX  16902
L1_PUTX_old  0
Fwd_L1_GETX  0
Fwd_L1_GETS  0
Fwd_L1_GET_INSTR  0
L2_Replacement  0
L2_Replacement_clean  0
Mem_Data  15097
WB_Data  0
WB_Data_clean  0
Ack  0
Ack_all  0
Mem_Ack  0
Unblock  0
Unblock_Cancel  0
Exclusive_Unblock  28318
PUTX_ACC  1461
DATA_ACC  3441

 - Transitions -
NP  L1_GET_INSTR  0 <-- 
NP  L1_GETS  2987
NP  L1_GETX  12110
NP  L1_PUTX  0 <-- 
NP  L1_PUTX_old  0 <-- 

SS  L1_GET_INSTR  0 <-- 
SS  L1_GETS  0 <-- 
SS  L1_GETX  0 <-- 
SS  L1_UPGRADE  0 <-- 
SS  L1_PUTX  0 <-- 
SS  L1_PUTX_old  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 

M  L1_GET_INSTR  0 <-- 
M  L1_GETS  3185
M  L1_GETX  9029
M  L1_PUTX  0 <-- 
M  L1_PUTX_old  0 <-- 
M  L2_Replacement  0 <-- 
M  L2_Replacement_clean  0 <-- 

MT  L1_GET_INSTR  0 <-- 
MT  L1_GETS  160
MT  L1_GETX  848
MT  L1_PUTX  16902
MT  L1_PUTX_old  0 <-- 
MT  L2_Replacement  0 <-- 
MT  L2_Replacement_clean  0 <-- 
MT  PUTX_ACC  1299
MT  DATA_ACC  2639

M_I  L1_GET_INSTR  0 <-- 
M_I  L1_GETS  0 <-- 
M_I  L1_GETX  0 <-- 
M_I  L1_UPGRADE  0 <-- 
M_I  Mem_Ack  0 <-- 

MT_I  L1_GET_INSTR  0 <-- 
MT_I  L1_GETS  0 <-- 
MT_I  L1_GETX  0 <-- 
MT_I  L1_UPGRADE  0 <-- 
MT_I  L1_PUTX  0 <-- 
MT_I  L1_PUTX_old  0 <-- 
MT_I  WB_Data  0 <-- 
MT_I  WB_Data_clean  0 <-- 
MT_I  Ack_all  0 <-- 
MT_I  PUTX_ACC  0 <-- 
MT_I  DATA_ACC  0 <-- 

MCT_I  L1_GET_INSTR  0 <-- 
MCT_I  L1_GETS  0 <-- 
MCT_I  L1_GETX  0 <-- 
MCT_I  L1_UPGRADE  0 <-- 
MCT_I  L1_PUTX  0 <-- 
MCT_I  L1_PUTX_old  0 <-- 
MCT_I  WB_Data  0 <-- 
MCT_I  WB_Data_clean  0 <-- 
MCT_I  Ack_all  0 <-- 
MCT_I  PUTX_ACC  0 <-- 
MCT_I  DATA_ACC  0 <-- 

I_I  L1_GET_INSTR  0 <-- 
I_I  L1_GETS  0 <-- 
I_I  L1_GETX  0 <-- 
I_I  L1_UPGRADE  0 <-- 
I_I  L1_PUTX  0 <-- 
I_I  L1_PUTX_old  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_all  0 <-- 

S_I  L1_GET_INSTR  0 <-- 
S_I  L1_GETS  0 <-- 
S_I  L1_GETX  0 <-- 
S_I  L1_UPGRADE  0 <-- 
S_I  L1_PUTX  0 <-- 
S_I  L1_PUTX_old  0 <-- 
S_I  Ack  0 <-- 
S_I  Ack_all  0 <-- 

ISS  L1_GET_INSTR  0 <-- 
ISS  L1_GETS  0 <-- 
ISS  L1_GETX  0 <-- 
ISS  L1_PUTX  0 <-- 
ISS  L1_PUTX_old  0 <-- 
ISS  L2_Replacement  0 <-- 
ISS  L2_Replacement_clean  0 <-- 
ISS  Mem_Data  2987

IS  L1_GET_INSTR  0 <-- 
IS  L1_GETS  0 <-- 
IS  L1_GETX  0 <-- 
IS  L1_PUTX  0 <-- 
IS  L1_PUTX_old  0 <-- 
IS  L2_Replacement  0 <-- 
IS  L2_Replacement_clean  0 <-- 
IS  Mem_Data  0 <-- 

IM  L1_GET_INSTR  0 <-- 
IM  L1_GETS  0 <-- 
IM  L1_GETX  0 <-- 
IM  L1_PUTX  0 <-- 
IM  L1_PUTX_old  0 <-- 
IM  L2_Replacement  0 <-- 
IM  L2_Replacement_clean  0 <-- 
IM  Mem_Data  12110

SS_MB  L1_GET_INSTR  0 <-- 
SS_MB  L1_GETS  0 <-- 
SS_MB  L1_GETX  0 <-- 
SS_MB  L1_UPGRADE  0 <-- 
SS_MB  L1_PUTX  0 <-- 
SS_MB  L1_PUTX_old  0 <-- 
SS_MB  L2_Replacement  0 <-- 
SS_MB  L2_Replacement_clean  0 <-- 
SS_MB  Exclusive_Unblock  0 <-- 

MT_MB  L1_GET_INSTR  0 <-- 
MT_MB  L1_GETS  0 <-- 
MT_MB  L1_GETX  0 <-- 
MT_MB  L1_UPGRADE  0 <-- 
MT_MB  L1_PUTX  0 <-- 
MT_MB  L1_PUTX_old  0 <-- 
MT_MB  L2_Replacement  0 <-- 
MT_MB  L2_Replacement_clean  0 <-- 
MT_MB  Exclusive_Unblock  28318
MT_MB  PUTX_ACC  48
MT_MB  DATA_ACC  756

M_MB  L1_GET_INSTR  0 <-- 
M_MB  L1_GETS  0 <-- 
M_MB  L1_GETX  0 <-- 
M_MB  L1_UPGRADE  0 <-- 
M_MB  L1_PUTX  0 <-- 
M_MB  L1_PUTX_old  0 <-- 
M_MB  L2_Replacement  0 <-- 
M_MB  L2_Replacement_clean  0 <-- 
M_MB  Exclusive_Unblock  0 <-- 

MT_IIB  L1_GET_INSTR  0 <-- 
MT_IIB  L1_GETS  0 <-- 
MT_IIB  L1_GETX  0 <-- 
MT_IIB  L1_UPGRADE  0 <-- 
MT_IIB  L1_PUTX  0 <-- 
MT_IIB  L1_PUTX_old  0 <-- 
MT_IIB  L2_Replacement  0 <-- 
MT_IIB  L2_Replacement_clean  0 <-- 
MT_IIB  WB_Data  0 <-- 
MT_IIB  WB_Data_clean  0 <-- 
MT_IIB  Unblock  0 <-- 
MT_IIB  PUTX_ACC  114
MT_IIB  DATA_ACC  46

MT_IB  L1_GET_INSTR  0 <-- 
MT_IB  L1_GETS  0 <-- 
MT_IB  L1_GETX  0 <-- 
MT_IB  L1_UPGRADE  0 <-- 
MT_IB  L1_PUTX  0 <-- 
MT_IB  L1_PUTX_old  0 <-- 
MT_IB  L2_Replacement  0 <-- 
MT_IB  L2_Replacement_clean  0 <-- 
MT_IB  WB_Data  0 <-- 
MT_IB  WB_Data_clean  0 <-- 

MT_SB  L1_GET_INSTR  0 <-- 
MT_SB  L1_GETS  0 <-- 
MT_SB  L1_GETX  0 <-- 
MT_SB  L1_UPGRADE  0 <-- 
MT_SB  L1_PUTX  0 <-- 
MT_SB  L1_PUTX_old  0 <-- 
MT_SB  L2_Replacement  0 <-- 
MT_SB  L2_Replacement_clean  0 <-- 
MT_SB  Unblock  0 <-- 

 --- L1Cache ---
 - Event Counts -
Load  3326596
Ifetch  0
Store  596851
Inv  0
L1_Replacement  16902
Fwd_GETX  44
Fwd_GETS  0
Fwd_GET_INSTR  0
Data  0
Data_Exclusive  7136
DataS_fromL1  0
Data_all_Acks  11817
Ack  0
Ack_all  0
WB_Ack  16902

 - Transitions -
NP  Load  6332
NP  Ifetch  0 <-- 
NP  Store  12618
NP  Inv  0 <-- 
NP  L1_Replacement  0 <-- 

I  Load  0 <-- 
I  Ifetch  0 <-- 
I  Store  3
I  Inv  0 <-- 
I  L1_Replacement  0 <-- 

S  Load  0 <-- 
S  Ifetch  0 <-- 
S  Store  0 <-- 
S  Inv  0 <-- 
S  L1_Replacement  0 <-- 

E  Load  389927
E  Ifetch  0 <-- 
E  Store  14
E  Inv  0 <-- 
E  L1_Replacement  5302
E  Fwd_GETX  29
E  Fwd_GETS  0 <-- 
E  Fwd_GET_INSTR  0 <-- 

M  Load  2930337
M  Ifetch  0 <-- 
M  Store  584216
M  Inv  0 <-- 
M  L1_Replacement  11600
M  Fwd_GETX  15
M  Fwd_GETS  0 <-- 
M  Fwd_GET_INSTR  0 <-- 

IS  Load  0 <-- 
IS  Ifetch  0 <-- 
IS  Store  0 <-- 
IS  Inv  0 <-- 
IS  L1_Replacement  0 <-- 
IS  Data_Exclusive  6332
IS  DataS_fromL1  0 <-- 
IS  Data_all_Acks  0 <-- 

IM  Load  0 <-- 
IM  Ifetch  0 <-- 
IM  Store  0 <-- 
IM  Inv  0 <-- 
IM  L1_Replacement  0 <-- 
IM  Data  0 <-- 
IM  Data_Exclusive  804
IM  Data_all_Acks  11817
IM  Ack  0 <-- 

SM  Load  0 <-- 
SM  Ifetch  0 <-- 
SM  Store  0 <-- 
SM  Inv  0 <-- 
SM  L1_Replacement  0 <-- 
SM  Ack  0 <-- 
SM  Ack_all  0 <-- 

IS_I  Load  0 <-- 
IS_I  Ifetch  0 <-- 
IS_I  Store  0 <-- 
IS_I  Inv  0 <-- 
IS_I  L1_Replacement  0 <-- 
IS_I  Data_Exclusive  0 <-- 
IS_I  DataS_fromL1  0 <-- 
IS_I  Data_all_Acks  0 <-- 

M_I  Load  0 <-- 
M_I  Ifetch  0 <-- 
M_I  Store  0 <-- 
M_I  Inv  0 <-- 
M_I  L1_Replacement  0 <-- 
M_I  Fwd_GETX  0 <-- 
M_I  Fwd_GETS  0 <-- 
M_I  Fwd_GET_INSTR  0 <-- 
M_I  WB_Ack  16902

E_I  Load  0 <-- 
E_I  Ifetch  0 <-- 
E_I  Store  0 <-- 
E_I  L1_Replacement  0 <-- 

SINK_WB_ACK  Load  0 <-- 
SINK_WB_ACK  Ifetch  0 <-- 
SINK_WB_ACK  Store  0 <-- 
SINK_WB_ACK  Inv  0 <-- 
SINK_WB_ACK  L1_Replacement  0 <-- 
SINK_WB_ACK  WB_Ack  0 <-- 

 --- Directory ---
 - Event Counts -
Fetch  15097
Data  0

 - Transitions -
I  Fetch  15097
I  Data  0 <-- 


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L1TCache, requestFromL1Cache] stats - msgs:817989 full:0 size:[binsize: 2 max: 60 count: 817989 average: 1.12317 | standard deviation: 0.632991 | 724337 93425 19 8 7 8 8 8 8 7 8 8 7 8 9 10 7 8 8 7 11 7 8 11 8 6 6 6 5 4 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 1, L1TCache, requestFromL1Cache] stats - msgs:142510 full:0 size:[binsize: 2 max: 60 count: 142510 average: 1.04871 | standard deviation: 1.12603 | 140622 1680 15 8 7 14 9 10 10 9 12 10 7 7 8 6 8 8 5 8 9 6 5 4 4 4 4 4 4 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1TCache, requestFromL1Cache] stats - msgs:254033 full:0 size:[binsize: 2 max: 60 count: 254033 average: 1.0227 | standard deviation: 0.788608 | 252538 1318 23 13 8 6 6 6 6 6 6 6 6 6 6 6 6 6 7 7 4 4 4 4 4 6 6 4 2 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 3, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1TCache, responseToL1Cache] stats - msgs:817989 full:0 size:[binsize: 1 max: 2 count: 817989 average: 1.01085 | standard deviation: 0.103615 | 0 809111 8878 ]
MessageBuffer: [Chip 0 1, L1TCache, responseToL1Cache] stats - msgs:142510 full:0 size:[binsize: 1 max: 2 count: 142510 average: 1.00067 | standard deviation: 0.0259546 | 0 142414 96 ]
MessageBuffer: [Chip 0 2, L1TCache, responseToL1Cache] stats - msgs:254033 full:0 size:[binsize: 1 max: 2 count: 254033 average: 1.00022 | standard deviation: 0.0149794 | 0 253976 57 ]
MessageBuffer: [Chip 0 3, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2Cache] stats - msgs:22665 full:0 size:[binsize: 2 max: 56 count: 22665 average: 1.25246 | standard deviation: 3.04144 | 22398 74 8 7 7 8 7 5 8 8 6 8 7 7 8 6 6 9 6 9 8 6 8 8 7 5 8 8 5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2Cache] stats - msgs:73449 full:0 size:[binsize: 1 max: 2 count: 73449 average: 1.01389 | standard deviation: 0.117033 | 0 72429 1020 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2Cache] stats - msgs:27800 full:0 size:[binsize: 1 max: 34 count: 27800 average: 1.04547 | standard deviation: 0.878803 | 0 27508 216 7 6 3 3 5 2 4 3 4 1 3 1 1 3 1 2 2 2 1 3 1 1 2 2 2 2 2 1 3 1 1 1 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2Cache] stats - msgs:1090618 full:0 size:[binsize: 1 max: 3 count: 1090618 average: 1.05268 | standard deviation: 0.223695 | 0 1033234 57312 72 ]
MessageBuffer: [Chip 0 0, L2TCache, L1RequestToL2Cache] stats - msgs:22665 full:0 size:[binsize: 1 max: 2 count: 22665 average: 1.00622 | standard deviation: 0.0788753 | 0 22524 141 ]
MessageBuffer: [Chip 0 1, L2TCache, L1RequestToL2Cache] stats - msgs:73449 full:0 size:[binsize: 1 max: 2 count: 73449 average: 1.00023 | standard deviation: 0.0152137 | 0 73432 17 ]
MessageBuffer: [Chip 0 2, L2TCache, L1RequestToL2Cache] stats - msgs:27800 full:0 size:[binsize: 1 max: 2 count: 27800 average: 1.00219 | standard deviation: 0.0468436 | 0 27739 61 ]
MessageBuffer: [Chip 0 3, L2TCache, L1RequestToL2Cache] stats - msgs:1090618 full:0 size:[binsize: 1 max: 2 count: 1090618 average: 1.0013 | standard deviation: 0.0360707 | 0 1089198 1420 ]
MessageBuffer: [Chip 0 0, L2TCache, requestFromL2TCache] stats - msgs:717 full:0 size:[binsize: 1 max: 33 count: 717 average: 3.16039 | standard deviation: 6.65668 | 0 632 5 3 1 1 1 4 2 1 1 1 1 2 2 2 2 1 1 1 4 4 4 4 6 8 5 6 2 2 2 3 2 1 ]
MessageBuffer: [Chip 0 1, L2TCache, requestFromL2TCache] stats - msgs:5585 full:0 size:[binsize: 1 max: 12 count: 5585 average: 1.15184 | standard deviation: 0.521391 | 0 4835 730 6 1 1 2 1 1 2 2 2 2 ]
MessageBuffer: [Chip 0 2, L2TCache, requestFromL2TCache] stats - msgs:3852 full:0 size:[binsize: 2 max: 70 count: 3852 average: 1.95379 | standard deviation: 6.18141 | 3219 539 8 6 4 4 4 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 4 4 2 2 2 2 2 2 4 5 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 3, L2TCache, requestFromL2TCache] stats - msgs:673 full:0 size:[binsize: 1 max: 34 count: 673 average: 4.76077 | standard deviation: 7.89392 | 0 482 25 6 6 8 11 7 8 4 6 7 7 6 5 7 5 7 4 3 8 2 3 3 3 2 4 4 5 8 6 6 2 2 1 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2TCache] stats - msgs:37 full:0 size:[binsize: 1 max: 1 count: 37 average:     1 | standard deviation: 0 | 0 37 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2TCache] stats - msgs:2317 full:0 size:[binsize: 1 max: 3 count: 2317 average: 1.00604 | standard deviation: 0.0929278 | 0 2306 8 3 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2TCache] stats - msgs:1076 full:0 size:[binsize: 1 max: 1 count: 1076 average:     1 | standard deviation: 0 | 0 1076 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2TCache] stats - msgs:11 full:0 size:[binsize: 1 max: 2 count: 11 average: 1.09091 | standard deviation: 0.316228 | 0 10 1 ]
MessageBuffer: [Chip 0 0, L2TCache, unblockFromL2TCache] stats - msgs:716 full:0 size:[binsize: 1 max: 2 count: 716 average: 1.01397 | standard deviation: 0.118262 | 0 706 10 ]
MessageBuffer: [Chip 0 1, L2TCache, unblockFromL2TCache] stats - msgs:4864 full:0 size:[binsize: 1 max: 2 count: 4864 average: 1.00021 | standard deviation: 0.01434 | 0 4863 1 ]
MessageBuffer: [Chip 0 2, L2TCache, unblockFromL2TCache] stats - msgs:3224 full:0 size:[binsize: 1 max: 2 count: 3224 average: 1.00093 | standard deviation: 0.0305092 | 0 3221 3 ]
MessageBuffer: [Chip 0 3, L2TCache, unblockFromL2TCache] stats - msgs:562 full:0 size:[binsize: 1 max: 2 count: 562 average: 1.01779 | standard deviation: 0.133511 | 0 552 10 ]
MessageBuffer: [Chip 0 0, L2TCache, requestToL2TCache] stats - msgs:38 full:0 size:[binsize: 1 max: 1 count: 38 average:     1 | standard deviation: 0 | 0 38 ]
MessageBuffer: [Chip 0 1, L2TCache, requestToL2TCache] stats - msgs:240 full:0 size:[binsize: 1 max: 2 count: 240 average: 1.00417 | standard deviation: 0.0646846 | 0 239 1 ]
MessageBuffer: [Chip 0 2, L2TCache, requestToL2TCache] stats - msgs:564 full:0 size:[binsize: 1 max: 1 count: 564 average:     1 | standard deviation: 0 | 0 564 ]
MessageBuffer: [Chip 0 3, L2TCache, requestToL2TCache] stats - msgs:122 full:0 size:[binsize: 1 max: 1 count: 122 average:     1 | standard deviation: 0 | 0 122 ]
MessageBuffer: [Chip 0 0, L2TCache, responseToL2TCache] stats - msgs:754 full:0 size:[binsize: 1 max: 2 count: 754 average: 1.00531 | standard deviation: 0.0728841 | 0 750 4 ]
MessageBuffer: [Chip 0 1, L2TCache, responseToL2TCache] stats - msgs:7902 full:0 size:[binsize: 1 max: 2 count: 7902 average: 1.00025 | standard deviation: 0.0159101 | 0 7900 2 ]
MessageBuffer: [Chip 0 2, L2TCache, responseToL2TCache] stats - msgs:4928 full:0 size:[binsize: 1 max: 2 count: 4928 average: 1.00203 | standard deviation: 0.0450514 | 0 4918 10 ]
MessageBuffer: [Chip 0 3, L2TCache, responseToL2TCache] stats - msgs:684 full:0 size:[binsize: 1 max: 2 count: 684 average: 1.00292 | standard deviation: 0.0541134 | 0 682 2 ]
MessageBuffer: [Chip 0 0, L2Cache, DirRequestFromL2Cache] stats - msgs:4077 full:0 size:[binsize: 1 max: 3 count: 4077 average: 1.00417 | standard deviation: 0.0717782 | 0 4062 13 2 ]
MessageBuffer: [Chip 0 1, L2Cache, DirRequestFromL2Cache] stats - msgs:2803 full:0 size:[binsize: 1 max: 3 count: 2803 average: 1.00892 | standard deviation: 0.108523 | 0 2782 17 4 ]
MessageBuffer: [Chip 0 2, L2Cache, DirRequestFromL2Cache] stats - msgs:4142 full:0 size:[binsize: 1 max: 2 count: 4142 average: 1.00048 | standard deviation: 0.0219767 | 0 4140 2 ]
MessageBuffer: [Chip 0 3, L2Cache, DirRequestFromL2Cache] stats - msgs:4075 full:0 size:[binsize: 1 max: 3 count: 4075 average: 1.01988 | standard deviation: 0.159774 | 0 4006 57 12 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestFromL2Cache] stats - msgs:63 full:0 size:[binsize: 1 max: 1 count: 63 average:     1 | standard deviation: 0 | 0 63 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestFromL2Cache] stats - msgs:243 full:0 size:[binsize: 1 max: 2 count: 243 average: 1.00412 | standard deviation: 0.0642824 | 0 242 1 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestFromL2Cache] stats - msgs:569 full:0 size:[binsize: 1 max: 2 count: 569 average: 1.00351 | standard deviation: 0.0593391 | 0 567 2 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestFromL2Cache] stats - msgs:133 full:0 size:[binsize: 1 max: 2 count: 133 average: 1.02256 | standard deviation: 0.150756 | 0 130 3 ]
MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:14654 full:0 size:[binsize: 1 max: 16 count: 14654 average: 1.15006 | standard deviation: 0.623479 | 0 12816 1778 15 9 3 2 2 3 3 2 2 2 4 7 4 2 ]
MessageBuffer: [Chip 0 1, L2Cache, responseFromL2Cache] stats - msgs:8816 full:0 size:[binsize: 1 max: 17 count: 8816 average: 1.13078 | standard deviation: 0.703689 | 0 7930 857 3 1 2 1 1 1 1 1 1 1 2 3 7 2 2 ]
MessageBuffer: [Chip 0 2, L2Cache, responseFromL2Cache] stats - msgs:12984 full:0 size:[binsize: 1 max: 19 count: 12984 average: 1.17121 | standard deviation: 0.775054 | 0 11301 1604 15 5 3 6 8 5 5 3 5 3 4 3 5 5 2 1 1 ]
MessageBuffer: [Chip 0 3, L2Cache, responseFromL2Cache] stats - msgs:13625 full:0 size:[binsize: 1 max: 30 count: 13625 average: 1.15927 | standard deviation: 1.37828 | 0 13012 434 19 19 13 17 16 11 6 5 7 6 6 4 3 5 7 4 8 4 3 2 1 2 1 2 3 2 2 1 ]
MessageBuffer: [Chip 0 0, L2Cache, unblockToL2Cache] stats - msgs:8183 full:0 size:[binsize: 1 max: 2 count: 8183 average: 1.00086 | standard deviation: 0.0292496 | 0 8176 7 ]
MessageBuffer: [Chip 0 1, L2Cache, unblockToL2Cache] stats - msgs:5325 full:0 size:[binsize: 1 max: 2 count: 5325 average: 1.00019 | standard deviation: 0.0137051 | 0 5324 1 ]
MessageBuffer: [Chip 0 2, L2Cache, unblockToL2Cache] stats - msgs:7333 full:0 size:[binsize: 1 max: 2 count: 7333 average: 1.00027 | standard deviation: 0.016516 | 0 7331 2 ]
MessageBuffer: [Chip 0 3, L2Cache, unblockToL2Cache] stats - msgs:7477 full:0 size:[binsize: 1 max: 2 count: 7477 average: 1.00374 | standard deviation: 0.061199 | 0 7449 28 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:14642 full:0 size:[binsize: 1 max: 2 count: 14642 average: 1.00301 | standard deviation: 0.0548202 | 0 14598 44 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestToL2Cache] stats - msgs:6502 full:0 size:[binsize: 1 max: 2 count: 6502 average: 1.00123 | standard deviation: 0.0350796 | 0 6494 8 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestToL2Cache] stats - msgs:11913 full:0 size:[binsize: 1 max: 2 count: 11913 average: 1.00361 | standard deviation: 0.0600817 | 0 11870 43 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestToL2Cache] stats - msgs:13625 full:0 size:[binsize: 1 max: 2 count: 13625 average: 1.0491 | standard deviation: 0.216231 | 0 12956 669 ]
MessageBuffer: [Chip 0 0, L2Cache, responseToL2Cache] stats - msgs:4114 full:0 size:[binsize: 1 max: 2 count: 4114 average: 1.00024 | standard deviation: 0.0155927 | 0 4113 1 ]
MessageBuffer: [Chip 0 1, L2Cache, responseToL2Cache] stats - msgs:5120 full:0 size:[binsize: 1 max: 2 count: 5120 average: 1.00098 | standard deviation: 0.0312531 | 0 5115 5 ]
MessageBuffer: [Chip 0 2, L2Cache, responseToL2Cache] stats - msgs:5218 full:0 size:[binsize: 1 max: 1 count: 5218 average:     1 | standard deviation: 0 | 0 5218 ]
MessageBuffer: [Chip 0 3, L2Cache, responseToL2Cache] stats - msgs:4086 full:0 size:[binsize: 1 max: 2 count: 4086 average: 1.00196 | standard deviation: 0.0442536 | 0 4078 8 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:35855 full:0 size:[binsize: 1 max: 6 count: 35855 average: 1.47316 | standard deviation: 0.50335 | 0 18935 16895 11 10 2 2 ]
MessageBuffer: [Chip 0 1, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseFromL1Cache] stats - msgs:44 full:0 size:[binsize: 1 max: 2 count: 44 average: 1.09091 | standard deviation: 0.304997 | 0 40 4 ]
MessageBuffer: [Chip 0 1, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, unblockFromL1Cache] stats - msgs:18953 full:0 size:[binsize: 1 max: 2 count: 18953 average: 1.00016 | standard deviation: 0.0125815 | 0 18950 3 ]
MessageBuffer: [Chip 0 1, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestToL1Cache] stats - msgs:44 full:0 size:[binsize: 1 max: 2 count: 44 average: 1.02273 | standard deviation: 0.152499 | 0 43 1 ]
MessageBuffer: [Chip 0 1, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:35855 full:0 size:[binsize: 1 max: 2 count: 35855 average: 1.00073 | standard deviation: 0.0269289 | 0 35829 26 ]
MessageBuffer: [Chip 0 1, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, requestToDir] stats - msgs:3775 full:0 size:[binsize: 1 max: 1 count: 3775 average:     1 | standard deviation: 0 | 0 3775 ]
MessageBuffer: [Chip 0 1, Directory, requestToDir] stats - msgs:3776 full:0 size:[binsize: 1 max: 1 count: 3776 average:     1 | standard deviation: 0 | 0 3776 ]
MessageBuffer: [Chip 0 2, Directory, requestToDir] stats - msgs:3773 full:0 size:[binsize: 1 max: 2 count: 3773 average: 1.00027 | standard deviation: 0.0162822 | 0 3772 1 ]
MessageBuffer: [Chip 0 3, Directory, requestToDir] stats - msgs:3773 full:0 size:[binsize: 1 max: 1 count: 3773 average:     1 | standard deviation: 0 | 0 3773 ]
MessageBuffer: [Chip 0 0, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, responseFromDir] stats - msgs:3775 full:0 size:[binsize: 1 max: 12 count: 3775 average: 1.07046 | standard deviation: 0.706919 | 0 3727 6 4 4 4 4 9 4 4 3 3 3 ]
MessageBuffer: [Chip 0 1, Directory, responseFromDir] stats - msgs:3776 full:0 size:[binsize: 1 max: 12 count: 3776 average: 1.07044 | standard deviation: 0.717612 | 0 3730 5 4 4 4 3 6 5 5 3 5 2 ]
MessageBuffer: [Chip 0 2, Directory, responseFromDir] stats - msgs:3773 full:0 size:[binsize: 1 max: 12 count: 3773 average: 1.07421 | standard deviation: 0.733966 | 0 3723 7 4 4 5 4 4 7 5 3 4 3 ]
MessageBuffer: [Chip 0 3, Directory, responseFromDir] stats - msgs:3773 full:0 size:[binsize: 1 max: 12 count: 3773 average: 1.06944 | standard deviation: 0.707482 | 0 3727 5 4 4 4 5 4 6 4 4 4 2 ]
