

================================================================
== Vitis HLS Report for 'matmul_Pipeline_VITIS_LOOP_45_7'
================================================================
* Date:           Mon Apr  8 23:46:02 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        dma_ps
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.741 ns|     2.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_45_7  |       16|       16|         1|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.74>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%j_1 = alloca i32 1" [/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:55->/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186->dma_ps.cpp:48]   --->   Operation 4 'alloca' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty_40 = alloca i32 1"   --->   Operation 5 'alloca' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty_41 = alloca i32 1"   --->   Operation 6 'alloca' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_42 = alloca i32 1"   --->   Operation 7 'alloca' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty_43 = alloca i32 1"   --->   Operation 8 'alloca' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty_44 = alloca i32 1"   --->   Operation 9 'alloca' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty_45 = alloca i32 1"   --->   Operation 10 'alloca' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty_46 = alloca i32 1"   --->   Operation 11 'alloca' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty_47 = alloca i32 1"   --->   Operation 12 'alloca' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty_48 = alloca i32 1"   --->   Operation 13 'alloca' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty_49 = alloca i32 1"   --->   Operation 14 'alloca' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty_50 = alloca i32 1"   --->   Operation 15 'alloca' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty_51 = alloca i32 1"   --->   Operation 16 'alloca' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty_52 = alloca i32 1"   --->   Operation 17 'alloca' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty_53 = alloca i32 1"   --->   Operation 18 'alloca' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty_54 = alloca i32 1"   --->   Operation 19 'alloca' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty_55 = alloca i32 1"   --->   Operation 20 'alloca' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mem_load_1_read = read i512 @_ssdm_op_Read.ap_auto.i512, i512 %mem_load_1"   --->   Operation 21 'read' 'mem_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty"   --->   Operation 22 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_30"   --->   Operation 23 'read' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_2 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_29"   --->   Operation 24 'read' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_3 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_28"   --->   Operation 25 'read' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_4 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_27"   --->   Operation 26 'read' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_5 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_26"   --->   Operation 27 'read' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_6 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_25"   --->   Operation 28 'read' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_7 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_24"   --->   Operation 29 'read' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_8 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_23"   --->   Operation 30 'read' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_9 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_22"   --->   Operation 31 'read' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_10 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_21"   --->   Operation 32 'read' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_11 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_20"   --->   Operation 33 'read' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_12 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_19"   --->   Operation 34 'read' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_13 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_18"   --->   Operation 35 'read' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_14 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_17"   --->   Operation 36 'read' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_15 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_16"   --->   Operation 37 'read' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %tmp_15, i32 %empty_55"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %tmp_14, i32 %empty_54"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %tmp_13, i32 %empty_53"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %tmp_12, i32 %empty_52"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %tmp_11, i32 %empty_51"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %tmp_10, i32 %empty_50"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %tmp_9, i32 %empty_49"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %tmp_8, i32 %empty_48"   --->   Operation 45 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %tmp_7, i32 %empty_47"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %tmp_6, i32 %empty_46"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %tmp_5, i32 %empty_45"   --->   Operation 48 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %tmp_4, i32 %empty_44"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 50 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %tmp_3, i32 %empty_43"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %tmp_2, i32 %empty_42"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %tmp_1, i32 %empty_41"   --->   Operation 52 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %tmp, i32 %empty_40"   --->   Operation 53 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln55 = store i5 0, i5 %j_1" [/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:55->/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186->dma_ps.cpp:48]   --->   Operation 54 'store' 'store_ln55' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc38"   --->   Operation 55 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%j = load i5 %j_1" [dma_ps.cpp:45]   --->   Operation 56 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.78ns)   --->   "%icmp_ln45 = icmp_eq  i5 %j, i5 16" [dma_ps.cpp:45]   --->   Operation 57 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.78ns)   --->   "%add_ln45 = add i5 %j, i5 1" [dma_ps.cpp:45]   --->   Operation 58 'add' 'add_ln45' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %for.inc38.split, void %VITIS_LOOP_51_8.exitStub" [dma_ps.cpp:45]   --->   Operation 59 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specpipeline_ln47 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [dma_ps.cpp:47]   --->   Operation 60 'specpipeline' 'specpipeline_ln47' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%speclooptripcount_ln45 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [dma_ps.cpp:45]   --->   Operation 61 'speclooptripcount' 'speclooptripcount_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [dma_ps.cpp:45]   --->   Operation 62 'specloopname' 'specloopname_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i5 %j" [dma_ps.cpp:45]   --->   Operation 63 'trunc' 'trunc_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%shl_ln56_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %trunc_ln45, i5 0" [/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:56->/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186->dma_ps.cpp:48]   --->   Operation 64 'bitconcatenate' 'shl_ln56_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i9 %shl_ln56_1" [dma_ps.cpp:48]   --->   Operation 65 'zext' 'zext_ln48' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (1.88ns)   --->   "%lshr_ln48 = lshr i512 %mem_load_1_read, i512 %zext_ln48" [dma_ps.cpp:48]   --->   Operation 66 'lshr' 'lshr_ln48' <Predicate = (!icmp_ln45)> <Delay = 1.88> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i512 %lshr_ln48" [dma_ps.cpp:48]   --->   Operation 67 'trunc' 'trunc_ln48' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%B_line = bitcast i32 %trunc_ln48" [dma_ps.cpp:48]   --->   Operation 68 'bitcast' 'B_line' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.74ns)   --->   "%switch_ln48 = switch i4 %trunc_ln45, void %arrayidx37.case.15, i4 0, void %for.inc38.split.arrayidx37.exit_crit_edge, i4 1, void %for.inc38.split.arrayidx37.exit_crit_edge32, i4 2, void %arrayidx37.case.2, i4 3, void %arrayidx37.case.3, i4 4, void %arrayidx37.case.4, i4 5, void %arrayidx37.case.5, i4 6, void %arrayidx37.case.6, i4 7, void %arrayidx37.case.7, i4 8, void %arrayidx37.case.8, i4 9, void %arrayidx37.case.9, i4 10, void %arrayidx37.case.10, i4 11, void %arrayidx37.case.11, i4 12, void %arrayidx37.case.12, i4 13, void %arrayidx37.case.13, i4 14, void %arrayidx37.case.14" [dma_ps.cpp:48]   --->   Operation 69 'switch' 'switch_ln48' <Predicate = (!icmp_ln45)> <Delay = 0.74>
ST_1 : Operation 70 [1/1] (0.42ns)   --->   "%store_ln48 = store i32 %B_line, i32 %empty_54" [dma_ps.cpp:48]   --->   Operation 70 'store' 'store_ln48' <Predicate = (!icmp_ln45 & trunc_ln45 == 14)> <Delay = 0.42>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln48 = br void %arrayidx37.exit" [dma_ps.cpp:48]   --->   Operation 71 'br' 'br_ln48' <Predicate = (!icmp_ln45 & trunc_ln45 == 14)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln48 = store i32 %B_line, i32 %empty_53" [dma_ps.cpp:48]   --->   Operation 72 'store' 'store_ln48' <Predicate = (!icmp_ln45 & trunc_ln45 == 13)> <Delay = 0.42>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln48 = br void %arrayidx37.exit" [dma_ps.cpp:48]   --->   Operation 73 'br' 'br_ln48' <Predicate = (!icmp_ln45 & trunc_ln45 == 13)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.42ns)   --->   "%store_ln48 = store i32 %B_line, i32 %empty_52" [dma_ps.cpp:48]   --->   Operation 74 'store' 'store_ln48' <Predicate = (!icmp_ln45 & trunc_ln45 == 12)> <Delay = 0.42>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln48 = br void %arrayidx37.exit" [dma_ps.cpp:48]   --->   Operation 75 'br' 'br_ln48' <Predicate = (!icmp_ln45 & trunc_ln45 == 12)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.42ns)   --->   "%store_ln48 = store i32 %B_line, i32 %empty_51" [dma_ps.cpp:48]   --->   Operation 76 'store' 'store_ln48' <Predicate = (!icmp_ln45 & trunc_ln45 == 11)> <Delay = 0.42>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln48 = br void %arrayidx37.exit" [dma_ps.cpp:48]   --->   Operation 77 'br' 'br_ln48' <Predicate = (!icmp_ln45 & trunc_ln45 == 11)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.42ns)   --->   "%store_ln48 = store i32 %B_line, i32 %empty_50" [dma_ps.cpp:48]   --->   Operation 78 'store' 'store_ln48' <Predicate = (!icmp_ln45 & trunc_ln45 == 10)> <Delay = 0.42>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln48 = br void %arrayidx37.exit" [dma_ps.cpp:48]   --->   Operation 79 'br' 'br_ln48' <Predicate = (!icmp_ln45 & trunc_ln45 == 10)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.42ns)   --->   "%store_ln48 = store i32 %B_line, i32 %empty_49" [dma_ps.cpp:48]   --->   Operation 80 'store' 'store_ln48' <Predicate = (!icmp_ln45 & trunc_ln45 == 9)> <Delay = 0.42>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln48 = br void %arrayidx37.exit" [dma_ps.cpp:48]   --->   Operation 81 'br' 'br_ln48' <Predicate = (!icmp_ln45 & trunc_ln45 == 9)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.42ns)   --->   "%store_ln48 = store i32 %B_line, i32 %empty_48" [dma_ps.cpp:48]   --->   Operation 82 'store' 'store_ln48' <Predicate = (!icmp_ln45 & trunc_ln45 == 8)> <Delay = 0.42>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln48 = br void %arrayidx37.exit" [dma_ps.cpp:48]   --->   Operation 83 'br' 'br_ln48' <Predicate = (!icmp_ln45 & trunc_ln45 == 8)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.42ns)   --->   "%store_ln48 = store i32 %B_line, i32 %empty_47" [dma_ps.cpp:48]   --->   Operation 84 'store' 'store_ln48' <Predicate = (!icmp_ln45 & trunc_ln45 == 7)> <Delay = 0.42>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln48 = br void %arrayidx37.exit" [dma_ps.cpp:48]   --->   Operation 85 'br' 'br_ln48' <Predicate = (!icmp_ln45 & trunc_ln45 == 7)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.42ns)   --->   "%store_ln48 = store i32 %B_line, i32 %empty_46" [dma_ps.cpp:48]   --->   Operation 86 'store' 'store_ln48' <Predicate = (!icmp_ln45 & trunc_ln45 == 6)> <Delay = 0.42>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln48 = br void %arrayidx37.exit" [dma_ps.cpp:48]   --->   Operation 87 'br' 'br_ln48' <Predicate = (!icmp_ln45 & trunc_ln45 == 6)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.42ns)   --->   "%store_ln48 = store i32 %B_line, i32 %empty_45" [dma_ps.cpp:48]   --->   Operation 88 'store' 'store_ln48' <Predicate = (!icmp_ln45 & trunc_ln45 == 5)> <Delay = 0.42>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln48 = br void %arrayidx37.exit" [dma_ps.cpp:48]   --->   Operation 89 'br' 'br_ln48' <Predicate = (!icmp_ln45 & trunc_ln45 == 5)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.42ns)   --->   "%store_ln48 = store i32 %B_line, i32 %empty_44" [dma_ps.cpp:48]   --->   Operation 90 'store' 'store_ln48' <Predicate = (!icmp_ln45 & trunc_ln45 == 4)> <Delay = 0.42>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln48 = br void %arrayidx37.exit" [dma_ps.cpp:48]   --->   Operation 91 'br' 'br_ln48' <Predicate = (!icmp_ln45 & trunc_ln45 == 4)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.42ns)   --->   "%store_ln48 = store i32 %B_line, i32 %empty_43" [dma_ps.cpp:48]   --->   Operation 92 'store' 'store_ln48' <Predicate = (!icmp_ln45 & trunc_ln45 == 3)> <Delay = 0.42>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln48 = br void %arrayidx37.exit" [dma_ps.cpp:48]   --->   Operation 93 'br' 'br_ln48' <Predicate = (!icmp_ln45 & trunc_ln45 == 3)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.42ns)   --->   "%store_ln48 = store i32 %B_line, i32 %empty_42" [dma_ps.cpp:48]   --->   Operation 94 'store' 'store_ln48' <Predicate = (!icmp_ln45 & trunc_ln45 == 2)> <Delay = 0.42>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln48 = br void %arrayidx37.exit" [dma_ps.cpp:48]   --->   Operation 95 'br' 'br_ln48' <Predicate = (!icmp_ln45 & trunc_ln45 == 2)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.42ns)   --->   "%store_ln48 = store i32 %B_line, i32 %empty_41" [dma_ps.cpp:48]   --->   Operation 96 'store' 'store_ln48' <Predicate = (!icmp_ln45 & trunc_ln45 == 1)> <Delay = 0.42>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln48 = br void %arrayidx37.exit" [dma_ps.cpp:48]   --->   Operation 97 'br' 'br_ln48' <Predicate = (!icmp_ln45 & trunc_ln45 == 1)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.42ns)   --->   "%store_ln48 = store i32 %B_line, i32 %empty_40" [dma_ps.cpp:48]   --->   Operation 98 'store' 'store_ln48' <Predicate = (!icmp_ln45 & trunc_ln45 == 0)> <Delay = 0.42>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln48 = br void %arrayidx37.exit" [dma_ps.cpp:48]   --->   Operation 99 'br' 'br_ln48' <Predicate = (!icmp_ln45 & trunc_ln45 == 0)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.42ns)   --->   "%store_ln48 = store i32 %B_line, i32 %empty_55" [dma_ps.cpp:48]   --->   Operation 100 'store' 'store_ln48' <Predicate = (!icmp_ln45 & trunc_ln45 == 15)> <Delay = 0.42>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln48 = br void %arrayidx37.exit" [dma_ps.cpp:48]   --->   Operation 101 'br' 'br_ln48' <Predicate = (!icmp_ln45 & trunc_ln45 == 15)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.42ns)   --->   "%store_ln55 = store i5 %add_ln45, i5 %j_1" [/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:55->/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186->dma_ps.cpp:48]   --->   Operation 102 'store' 'store_ln55' <Predicate = (!icmp_ln45)> <Delay = 0.42>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln45 = br void %for.inc38" [dma_ps.cpp:45]   --->   Operation 103 'br' 'br_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%p_load34 = load i32 %empty_40"   --->   Operation 104 'load' 'p_load34' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%p_load33 = load i32 %empty_41"   --->   Operation 105 'load' 'p_load33' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%p_load31 = load i32 %empty_42"   --->   Operation 106 'load' 'p_load31' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%p_load30 = load i32 %empty_43"   --->   Operation 107 'load' 'p_load30' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%p_load29 = load i32 %empty_44"   --->   Operation 108 'load' 'p_load29' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%p_load28 = load i32 %empty_45"   --->   Operation 109 'load' 'p_load28' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%p_load27 = load i32 %empty_46"   --->   Operation 110 'load' 'p_load27' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%p_load26 = load i32 %empty_47"   --->   Operation 111 'load' 'p_load26' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%p_load25 = load i32 %empty_48"   --->   Operation 112 'load' 'p_load25' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%p_load24 = load i32 %empty_49"   --->   Operation 113 'load' 'p_load24' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%p_load23 = load i32 %empty_50"   --->   Operation 114 'load' 'p_load23' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%p_load22 = load i32 %empty_51"   --->   Operation 115 'load' 'p_load22' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%p_load21 = load i32 %empty_52"   --->   Operation 116 'load' 'p_load21' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%p_load20 = load i32 %empty_53"   --->   Operation 117 'load' 'p_load20' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%p_load19 = load i32 %empty_54"   --->   Operation 118 'load' 'p_load19' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty_55"   --->   Operation 119 'load' 'p_load' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out, i32 %p_load"   --->   Operation 120 'write' 'write_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out1, i32 %p_load19"   --->   Operation 121 'write' 'write_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out2, i32 %p_load20"   --->   Operation 122 'write' 'write_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out3, i32 %p_load21"   --->   Operation 123 'write' 'write_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out4, i32 %p_load22"   --->   Operation 124 'write' 'write_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out5, i32 %p_load23"   --->   Operation 125 'write' 'write_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out6, i32 %p_load24"   --->   Operation 126 'write' 'write_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out7, i32 %p_load25"   --->   Operation 127 'write' 'write_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out8, i32 %p_load26"   --->   Operation 128 'write' 'write_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out9, i32 %p_load27"   --->   Operation 129 'write' 'write_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out10, i32 %p_load28"   --->   Operation 130 'write' 'write_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out11, i32 %p_load29"   --->   Operation 131 'write' 'write_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out12, i32 %p_load30"   --->   Operation 132 'write' 'write_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out13, i32 %p_load31"   --->   Operation 133 'write' 'write_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out14, i32 %p_load33"   --->   Operation 134 'write' 'write_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out15, i32 %p_load34"   --->   Operation 135 'write' 'write_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 136 'ret' 'ret_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.800ns.

 <State 1>: 2.741ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln55', /tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:55->/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186->dma_ps.cpp:48) of constant 0 on local variable '__n', /tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:55->/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186->dma_ps.cpp:48 [84]  (0.427 ns)
	'load' operation 5 bit ('j', dma_ps.cpp:45) on local variable '__n', /tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:55->/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186->dma_ps.cpp:48 [87]  (0.000 ns)
	'lshr' operation 512 bit ('lshr_ln48', dma_ps.cpp:48) [98]  (1.887 ns)
	'store' operation 0 bit ('store_ln48', dma_ps.cpp:48) of variable 'B_line', dma_ps.cpp:48 on local variable 'empty_47' [124]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
