Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/ise/FrequencyFinder/top_module_isim_beh.exe -prj /home/ise/FrequencyFinder/top_module_beh.prj work.top_module 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/FrequencyFinder/xfft_v7_1.vhd" into library work
Parsing VHDL file "/home/ise/FrequencyFinder/LCD.vhd" into library work
Parsing VHDL file "/home/ise/FrequencyFinder/Common.vhd" into library work
Parsing VHDL file "/home/ise/FrequencyFinder/LCD_DataSender.vhd" into library work
Parsing VHDL file "/home/ise/FrequencyFinder/AC97.vhd" into library work
Parsing VHDL file "/home/ise/FrequencyFinder/Top.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 189524 KB
Fuse CPU Usage: 2680 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package common
Compiling package vcomponents
Compiling package textio
Compiling package vital_timing
Compiling package vital_primitives
Compiling package vpkg
Compiling architecture ac97_arch of entity AC97 [ac97_default]
Compiling architecture lcd_arch of entity LCD [\LCD(100)\]
Compiling architecture lcd_datasender_arch of entity LCD_DataSender [\LCD_DataSender(4,12)\]
Compiling package std_logic_arith
Compiling package std_logic_signed
Compiling architecture vcc_v of entity VCC [vcc_default]
Compiling architecture gnd_v of entity GND [gnd_default]
Compiling architecture lut6_v of entity LUT6 [\LUT6("1111111100000000111100001...]
Compiling architecture fdre_v of entity FDRE [\FDRE('0')\]
Compiling architecture fdr_v of entity FDR [\FDR('0')\]
Compiling architecture dsp48e_v of entity DSP48E [\DSP48E("SAFE",1,1,1,false,"MATC...]
Compiling architecture dsp48e_v of entity DSP48E [\DSP48E("SAFE",2,1,2,false,"MATC...]
Compiling architecture fd_v of entity FD [\FD('0')\]
Compiling architecture fde_v of entity FDE [\FDE('0')\]
Compiling architecture fds_v of entity FDS [\FDS('0')\]
Compiling architecture fdse_v of entity FDSE [\FDSE('0')\]
Compiling architecture muxcy_v of entity MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity XORCY [xorcy_default]
Compiling architecture lut5_v of entity LUT5 [\LUT5("1111111111111111110110001...]
Compiling architecture lut2_v of entity LUT2 [\LUT2("0110")(0,3)\]
Compiling architecture lut3_v of entity LUT3 [\LUT3("10101100")(0,7)\]
Compiling architecture lut4_v of entity LUT4 [\LUT4("0010011100101101")(0,15)\]
Compiling architecture muxf7_v of entity MUXF7 [muxf7_default]
Compiling architecture inv_v of entity INV [inv_default]
Compiling package std_logic_textio
Compiling architecture aramb36_internal_v of entity ARAMB36_INTERNAL [\ARAMB36_INTERNAL("TRUE_DUAL_POR...]
Compiling architecture ramb18_v of entity RAMB18 [\RAMB18(1,1,"0000000000000000000...]
Compiling architecture muxf8_v of entity MUXF8 [muxf8_default]
Compiling architecture srlc16e_v of entity SRLC16E [\SRLC16E("0000000000000000")(0,1...]
Compiling architecture aramb36_internal_v of entity ARAMB36_INTERNAL [\ARAMB36_INTERNAL("SIMPLE_DUAL_P...]
Compiling architecture ramb18sdp_v of entity RAMB18SDP [\RAMB18SDP(1,"000000000000000000...]
Compiling architecture lut1_v of entity LUT1 [\LUT1("0010")(0,3)\]
Compiling architecture srlc32e_v of entity SRLC32E [\SRLC32E("0000000000000000000000...]
Compiling architecture structure of entity xfft_v7_1 [xfft_v7_1_default]
Compiling architecture behavioral of entity top_module
Time Resolution for simulation is 1ps.
Compiled 191 VHDL Units
Built simulation executable /home/ise/FrequencyFinder/top_module_isim_beh.exe
Fuse Memory Usage: 232336 KB
Fuse CPU Usage: 3670 ms
GCC CPU Usage: 6690 ms
