<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › radeon › si.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>si.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2011 Advanced Micro Devices, Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining a</span>
<span class="cm"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span>
<span class="cm"> * to deal in the Software without restriction, including without limitation</span>
<span class="cm"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span>
<span class="cm"> * and/or sell copies of the Software, and to permit persons to whom the</span>
<span class="cm"> * Software is furnished to do so, subject to the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice shall be included in</span>
<span class="cm"> * all copies or substantial portions of the Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span>
<span class="cm"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</span>
<span class="cm"> * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</span>
<span class="cm"> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span>
<span class="cm"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</span>
<span class="cm"> * OTHER DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> *</span>
<span class="cm"> * Authors: Alex Deucher</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/firmware.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &quot;drmP.h&quot;</span>
<span class="cp">#include &quot;radeon.h&quot;</span>
<span class="cp">#include &quot;radeon_asic.h&quot;</span>
<span class="cp">#include &quot;radeon_drm.h&quot;</span>
<span class="cp">#include &quot;sid.h&quot;</span>
<span class="cp">#include &quot;atom.h&quot;</span>
<span class="cp">#include &quot;si_blit_shaders.h&quot;</span>

<span class="cp">#define SI_PFP_UCODE_SIZE 2144</span>
<span class="cp">#define SI_PM4_UCODE_SIZE 2144</span>
<span class="cp">#define SI_CE_UCODE_SIZE 2144</span>
<span class="cp">#define SI_RLC_UCODE_SIZE 2048</span>
<span class="cp">#define SI_MC_UCODE_SIZE 7769</span>

<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/TAHITI_pfp.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/TAHITI_me.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/TAHITI_ce.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/TAHITI_mc.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/TAHITI_rlc.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/PITCAIRN_pfp.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/PITCAIRN_me.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/PITCAIRN_ce.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/PITCAIRN_mc.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/PITCAIRN_rlc.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/VERDE_pfp.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/VERDE_me.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/VERDE_ce.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/VERDE_mc.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/VERDE_rlc.bin&quot;</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">int</span> <span class="n">r600_ih_ring_alloc</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">r600_ih_ring_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">evergreen_fix_pci_max_read_req_size</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">evergreen_mc_stop</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">evergreen_mc_save</span> <span class="o">*</span><span class="n">save</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">evergreen_mc_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">evergreen_mc_save</span> <span class="o">*</span><span class="n">save</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">u32</span> <span class="n">evergreen_get_number_of_dram_channels</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>

<span class="cm">/* get temperature in millidegrees */</span>
<span class="kt">int</span> <span class="nf">si_get_temp</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">temp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">actual_temp</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">temp</span> <span class="o">=</span> <span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">CG_MULT_THERMAL_STATUS</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">CTF_TEMP_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span>
		<span class="n">CTF_TEMP_SHIFT</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">temp</span> <span class="o">&amp;</span> <span class="mh">0x200</span><span class="p">)</span>
		<span class="n">actual_temp</span> <span class="o">=</span> <span class="mi">255</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">actual_temp</span> <span class="o">=</span> <span class="n">temp</span> <span class="o">&amp;</span> <span class="mh">0x1ff</span><span class="p">;</span>

	<span class="n">actual_temp</span> <span class="o">=</span> <span class="p">(</span><span class="n">actual_temp</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">actual_temp</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#define TAHITI_IO_MC_REGS_SIZE 36</span>

<span class="k">static</span> <span class="k">const</span> <span class="n">u32</span> <span class="n">tahiti_io_mc_regs</span><span class="p">[</span><span class="n">TAHITI_IO_MC_REGS_SIZE</span><span class="p">][</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span><span class="mh">0x0000006f</span><span class="p">,</span> <span class="mh">0x03044000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000070</span><span class="p">,</span> <span class="mh">0x0480c018</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000071</span><span class="p">,</span> <span class="mh">0x00000040</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000072</span><span class="p">,</span> <span class="mh">0x01000000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000074</span><span class="p">,</span> <span class="mh">0x000000ff</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000075</span><span class="p">,</span> <span class="mh">0x00143400</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000076</span><span class="p">,</span> <span class="mh">0x08ec0800</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000077</span><span class="p">,</span> <span class="mh">0x040000cc</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000079</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000007a</span><span class="p">,</span> <span class="mh">0x21000409</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000007c</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000007d</span><span class="p">,</span> <span class="mh">0xe8000000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000007e</span><span class="p">,</span> <span class="mh">0x044408a8</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000007f</span><span class="p">,</span> <span class="mh">0x00000003</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000080</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000081</span><span class="p">,</span> <span class="mh">0x01000000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000082</span><span class="p">,</span> <span class="mh">0x02000000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000083</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000084</span><span class="p">,</span> <span class="mh">0xe3f3e4f4</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000085</span><span class="p">,</span> <span class="mh">0x00052024</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000087</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000088</span><span class="p">,</span> <span class="mh">0x66036603</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000089</span><span class="p">,</span> <span class="mh">0x01000000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000008b</span><span class="p">,</span> <span class="mh">0x1c0a0000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000008c</span><span class="p">,</span> <span class="mh">0xff010000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000008e</span><span class="p">,</span> <span class="mh">0xffffefff</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000008f</span><span class="p">,</span> <span class="mh">0xfff3efff</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000090</span><span class="p">,</span> <span class="mh">0xfff3efbf</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000094</span><span class="p">,</span> <span class="mh">0x00101101</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000095</span><span class="p">,</span> <span class="mh">0x00000fff</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000096</span><span class="p">,</span> <span class="mh">0x00116fff</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000097</span><span class="p">,</span> <span class="mh">0x60010000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000098</span><span class="p">,</span> <span class="mh">0x10010000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000099</span><span class="p">,</span> <span class="mh">0x00006000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000009a</span><span class="p">,</span> <span class="mh">0x00001000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000009f</span><span class="p">,</span> <span class="mh">0x00a77400</span><span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="n">u32</span> <span class="n">pitcairn_io_mc_regs</span><span class="p">[</span><span class="n">TAHITI_IO_MC_REGS_SIZE</span><span class="p">][</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span><span class="mh">0x0000006f</span><span class="p">,</span> <span class="mh">0x03044000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000070</span><span class="p">,</span> <span class="mh">0x0480c018</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000071</span><span class="p">,</span> <span class="mh">0x00000040</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000072</span><span class="p">,</span> <span class="mh">0x01000000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000074</span><span class="p">,</span> <span class="mh">0x000000ff</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000075</span><span class="p">,</span> <span class="mh">0x00143400</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000076</span><span class="p">,</span> <span class="mh">0x08ec0800</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000077</span><span class="p">,</span> <span class="mh">0x040000cc</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000079</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000007a</span><span class="p">,</span> <span class="mh">0x21000409</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000007c</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000007d</span><span class="p">,</span> <span class="mh">0xe8000000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000007e</span><span class="p">,</span> <span class="mh">0x044408a8</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000007f</span><span class="p">,</span> <span class="mh">0x00000003</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000080</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000081</span><span class="p">,</span> <span class="mh">0x01000000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000082</span><span class="p">,</span> <span class="mh">0x02000000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000083</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000084</span><span class="p">,</span> <span class="mh">0xe3f3e4f4</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000085</span><span class="p">,</span> <span class="mh">0x00052024</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000087</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000088</span><span class="p">,</span> <span class="mh">0x66036603</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000089</span><span class="p">,</span> <span class="mh">0x01000000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000008b</span><span class="p">,</span> <span class="mh">0x1c0a0000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000008c</span><span class="p">,</span> <span class="mh">0xff010000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000008e</span><span class="p">,</span> <span class="mh">0xffffefff</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000008f</span><span class="p">,</span> <span class="mh">0xfff3efff</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000090</span><span class="p">,</span> <span class="mh">0xfff3efbf</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000094</span><span class="p">,</span> <span class="mh">0x00101101</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000095</span><span class="p">,</span> <span class="mh">0x00000fff</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000096</span><span class="p">,</span> <span class="mh">0x00116fff</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000097</span><span class="p">,</span> <span class="mh">0x60010000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000098</span><span class="p">,</span> <span class="mh">0x10010000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000099</span><span class="p">,</span> <span class="mh">0x00006000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000009a</span><span class="p">,</span> <span class="mh">0x00001000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000009f</span><span class="p">,</span> <span class="mh">0x00a47400</span><span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="n">u32</span> <span class="n">verde_io_mc_regs</span><span class="p">[</span><span class="n">TAHITI_IO_MC_REGS_SIZE</span><span class="p">][</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span><span class="mh">0x0000006f</span><span class="p">,</span> <span class="mh">0x03044000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000070</span><span class="p">,</span> <span class="mh">0x0480c018</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000071</span><span class="p">,</span> <span class="mh">0x00000040</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000072</span><span class="p">,</span> <span class="mh">0x01000000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000074</span><span class="p">,</span> <span class="mh">0x000000ff</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000075</span><span class="p">,</span> <span class="mh">0x00143400</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000076</span><span class="p">,</span> <span class="mh">0x08ec0800</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000077</span><span class="p">,</span> <span class="mh">0x040000cc</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000079</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000007a</span><span class="p">,</span> <span class="mh">0x21000409</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000007c</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000007d</span><span class="p">,</span> <span class="mh">0xe8000000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000007e</span><span class="p">,</span> <span class="mh">0x044408a8</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000007f</span><span class="p">,</span> <span class="mh">0x00000003</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000080</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000081</span><span class="p">,</span> <span class="mh">0x01000000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000082</span><span class="p">,</span> <span class="mh">0x02000000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000083</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000084</span><span class="p">,</span> <span class="mh">0xe3f3e4f4</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000085</span><span class="p">,</span> <span class="mh">0x00052024</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000087</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000088</span><span class="p">,</span> <span class="mh">0x66036603</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000089</span><span class="p">,</span> <span class="mh">0x01000000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000008b</span><span class="p">,</span> <span class="mh">0x1c0a0000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000008c</span><span class="p">,</span> <span class="mh">0xff010000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000008e</span><span class="p">,</span> <span class="mh">0xffffefff</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000008f</span><span class="p">,</span> <span class="mh">0xfff3efff</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000090</span><span class="p">,</span> <span class="mh">0xfff3efbf</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000094</span><span class="p">,</span> <span class="mh">0x00101101</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000095</span><span class="p">,</span> <span class="mh">0x00000fff</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000096</span><span class="p">,</span> <span class="mh">0x00116fff</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000097</span><span class="p">,</span> <span class="mh">0x60010000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000098</span><span class="p">,</span> <span class="mh">0x10010000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x00000099</span><span class="p">,</span> <span class="mh">0x00006000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000009a</span><span class="p">,</span> <span class="mh">0x00001000</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x0000009f</span><span class="p">,</span> <span class="mh">0x00a37400</span><span class="p">}</span>
<span class="p">};</span>

<span class="cm">/* ucode loading */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">si_mc_load_microcode</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="n">__be32</span> <span class="o">*</span><span class="n">fw_data</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">running</span><span class="p">,</span> <span class="n">blackout</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="o">*</span><span class="n">io_mc_regs</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">ucode_size</span><span class="p">,</span> <span class="n">regs_size</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc_fw</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CHIP_TAHITI</span>:
		<span class="n">io_mc_regs</span> <span class="o">=</span> <span class="p">(</span><span class="n">u32</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">tahiti_io_mc_regs</span><span class="p">;</span>
		<span class="n">ucode_size</span> <span class="o">=</span> <span class="n">SI_MC_UCODE_SIZE</span><span class="p">;</span>
		<span class="n">regs_size</span> <span class="o">=</span> <span class="n">TAHITI_IO_MC_REGS_SIZE</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_PITCAIRN</span>:
		<span class="n">io_mc_regs</span> <span class="o">=</span> <span class="p">(</span><span class="n">u32</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">pitcairn_io_mc_regs</span><span class="p">;</span>
		<span class="n">ucode_size</span> <span class="o">=</span> <span class="n">SI_MC_UCODE_SIZE</span><span class="p">;</span>
		<span class="n">regs_size</span> <span class="o">=</span> <span class="n">TAHITI_IO_MC_REGS_SIZE</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_VERDE</span>:
	<span class="nl">default:</span>
		<span class="n">io_mc_regs</span> <span class="o">=</span> <span class="p">(</span><span class="n">u32</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">verde_io_mc_regs</span><span class="p">;</span>
		<span class="n">ucode_size</span> <span class="o">=</span> <span class="n">SI_MC_UCODE_SIZE</span><span class="p">;</span>
		<span class="n">regs_size</span> <span class="o">=</span> <span class="n">TAHITI_IO_MC_REGS_SIZE</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">running</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">MC_SEQ_SUP_CNTL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">RUN_MASK</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">running</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">running</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">blackout</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">MC_SHARED_BLACKOUT_CNTL</span><span class="p">);</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_SHARED_BLACKOUT_CNTL</span><span class="p">,</span> <span class="n">blackout</span> <span class="o">|</span> <span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="cm">/* reset the engine and set to writable */</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_SEQ_SUP_CNTL</span><span class="p">,</span> <span class="mh">0x00000008</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_SEQ_SUP_CNTL</span><span class="p">,</span> <span class="mh">0x00000010</span><span class="p">);</span>

		<span class="cm">/* load mc io regs */</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">regs_size</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_SEQ_IO_DEBUG_INDEX</span><span class="p">,</span> <span class="n">io_mc_regs</span><span class="p">[(</span><span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">)]);</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_SEQ_IO_DEBUG_DATA</span><span class="p">,</span> <span class="n">io_mc_regs</span><span class="p">[(</span><span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">]);</span>
		<span class="p">}</span>
		<span class="cm">/* load the MC ucode */</span>
		<span class="n">fw_data</span> <span class="o">=</span> <span class="p">(</span><span class="k">const</span> <span class="n">__be32</span> <span class="o">*</span><span class="p">)</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc_fw</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">;</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ucode_size</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_SEQ_SUP_PGM</span><span class="p">,</span> <span class="n">be32_to_cpup</span><span class="p">(</span><span class="n">fw_data</span><span class="o">++</span><span class="p">));</span>

		<span class="cm">/* put the engine back into the active state */</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_SEQ_SUP_CNTL</span><span class="p">,</span> <span class="mh">0x00000008</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_SEQ_SUP_CNTL</span><span class="p">,</span> <span class="mh">0x00000004</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_SEQ_SUP_CNTL</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">);</span>

		<span class="cm">/* wait for training to complete */</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">usec_timeout</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">MC_SEQ_TRAIN_WAKEUP_CNTL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">TRAIN_DONE_D0</span><span class="p">)</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">usec_timeout</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">MC_SEQ_TRAIN_WAKEUP_CNTL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">TRAIN_DONE_D1</span><span class="p">)</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">running</span><span class="p">)</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_SHARED_BLACKOUT_CNTL</span><span class="p">,</span> <span class="n">blackout</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">si_init_microcode</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">chip_name</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">rlc_chip_name</span><span class="p">;</span>
	<span class="kt">size_t</span> <span class="n">pfp_req_size</span><span class="p">,</span> <span class="n">me_req_size</span><span class="p">,</span> <span class="n">ce_req_size</span><span class="p">,</span> <span class="n">rlc_req_size</span><span class="p">,</span> <span class="n">mc_req_size</span><span class="p">;</span>
	<span class="kt">char</span> <span class="n">fw_name</span><span class="p">[</span><span class="mi">30</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>

	<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">pdev</span> <span class="o">=</span> <span class="n">platform_device_register_simple</span><span class="p">(</span><span class="s">&quot;radeon_cp&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">err</span> <span class="o">=</span> <span class="n">IS_ERR</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;radeon_cp: Failed to register firmware</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CHIP_TAHITI</span>:
		<span class="n">chip_name</span> <span class="o">=</span> <span class="s">&quot;TAHITI&quot;</span><span class="p">;</span>
		<span class="n">rlc_chip_name</span> <span class="o">=</span> <span class="s">&quot;TAHITI&quot;</span><span class="p">;</span>
		<span class="n">pfp_req_size</span> <span class="o">=</span> <span class="n">SI_PFP_UCODE_SIZE</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">me_req_size</span> <span class="o">=</span> <span class="n">SI_PM4_UCODE_SIZE</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">ce_req_size</span> <span class="o">=</span> <span class="n">SI_CE_UCODE_SIZE</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rlc_req_size</span> <span class="o">=</span> <span class="n">SI_RLC_UCODE_SIZE</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">mc_req_size</span> <span class="o">=</span> <span class="n">SI_MC_UCODE_SIZE</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_PITCAIRN</span>:
		<span class="n">chip_name</span> <span class="o">=</span> <span class="s">&quot;PITCAIRN&quot;</span><span class="p">;</span>
		<span class="n">rlc_chip_name</span> <span class="o">=</span> <span class="s">&quot;PITCAIRN&quot;</span><span class="p">;</span>
		<span class="n">pfp_req_size</span> <span class="o">=</span> <span class="n">SI_PFP_UCODE_SIZE</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">me_req_size</span> <span class="o">=</span> <span class="n">SI_PM4_UCODE_SIZE</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">ce_req_size</span> <span class="o">=</span> <span class="n">SI_CE_UCODE_SIZE</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rlc_req_size</span> <span class="o">=</span> <span class="n">SI_RLC_UCODE_SIZE</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">mc_req_size</span> <span class="o">=</span> <span class="n">SI_MC_UCODE_SIZE</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_VERDE</span>:
		<span class="n">chip_name</span> <span class="o">=</span> <span class="s">&quot;VERDE&quot;</span><span class="p">;</span>
		<span class="n">rlc_chip_name</span> <span class="o">=</span> <span class="s">&quot;VERDE&quot;</span><span class="p">;</span>
		<span class="n">pfp_req_size</span> <span class="o">=</span> <span class="n">SI_PFP_UCODE_SIZE</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">me_req_size</span> <span class="o">=</span> <span class="n">SI_PM4_UCODE_SIZE</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">ce_req_size</span> <span class="o">=</span> <span class="n">SI_CE_UCODE_SIZE</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rlc_req_size</span> <span class="o">=</span> <span class="n">SI_RLC_UCODE_SIZE</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">mc_req_size</span> <span class="o">=</span> <span class="n">SI_MC_UCODE_SIZE</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span> <span class="n">BUG</span><span class="p">();</span>
	<span class="p">}</span>

	<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;Loading %s Microcode</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">chip_name</span><span class="p">);</span>

	<span class="n">snprintf</span><span class="p">(</span><span class="n">fw_name</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">fw_name</span><span class="p">),</span> <span class="s">&quot;radeon/%s_pfp.bin&quot;</span><span class="p">,</span> <span class="n">chip_name</span><span class="p">);</span>
	<span class="n">err</span> <span class="o">=</span> <span class="n">request_firmware</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pfp_fw</span><span class="p">,</span> <span class="n">fw_name</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pfp_fw</span><span class="o">-&gt;</span><span class="n">size</span> <span class="o">!=</span> <span class="n">pfp_req_size</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span>
		       <span class="s">&quot;si_cp: Bogus length %zu in firmware </span><span class="se">\&quot;</span><span class="s">%s</span><span class="se">\&quot;\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pfp_fw</span><span class="o">-&gt;</span><span class="n">size</span><span class="p">,</span> <span class="n">fw_name</span><span class="p">);</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">snprintf</span><span class="p">(</span><span class="n">fw_name</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">fw_name</span><span class="p">),</span> <span class="s">&quot;radeon/%s_me.bin&quot;</span><span class="p">,</span> <span class="n">chip_name</span><span class="p">);</span>
	<span class="n">err</span> <span class="o">=</span> <span class="n">request_firmware</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">me_fw</span><span class="p">,</span> <span class="n">fw_name</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">me_fw</span><span class="o">-&gt;</span><span class="n">size</span> <span class="o">!=</span> <span class="n">me_req_size</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span>
		       <span class="s">&quot;si_cp: Bogus length %zu in firmware </span><span class="se">\&quot;</span><span class="s">%s</span><span class="se">\&quot;\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">me_fw</span><span class="o">-&gt;</span><span class="n">size</span><span class="p">,</span> <span class="n">fw_name</span><span class="p">);</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">snprintf</span><span class="p">(</span><span class="n">fw_name</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">fw_name</span><span class="p">),</span> <span class="s">&quot;radeon/%s_ce.bin&quot;</span><span class="p">,</span> <span class="n">chip_name</span><span class="p">);</span>
	<span class="n">err</span> <span class="o">=</span> <span class="n">request_firmware</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ce_fw</span><span class="p">,</span> <span class="n">fw_name</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ce_fw</span><span class="o">-&gt;</span><span class="n">size</span> <span class="o">!=</span> <span class="n">ce_req_size</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span>
		       <span class="s">&quot;si_cp: Bogus length %zu in firmware </span><span class="se">\&quot;</span><span class="s">%s</span><span class="se">\&quot;\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ce_fw</span><span class="o">-&gt;</span><span class="n">size</span><span class="p">,</span> <span class="n">fw_name</span><span class="p">);</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">snprintf</span><span class="p">(</span><span class="n">fw_name</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">fw_name</span><span class="p">),</span> <span class="s">&quot;radeon/%s_rlc.bin&quot;</span><span class="p">,</span> <span class="n">rlc_chip_name</span><span class="p">);</span>
	<span class="n">err</span> <span class="o">=</span> <span class="n">request_firmware</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rlc_fw</span><span class="p">,</span> <span class="n">fw_name</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rlc_fw</span><span class="o">-&gt;</span><span class="n">size</span> <span class="o">!=</span> <span class="n">rlc_req_size</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span>
		       <span class="s">&quot;si_rlc: Bogus length %zu in firmware </span><span class="se">\&quot;</span><span class="s">%s</span><span class="se">\&quot;\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rlc_fw</span><span class="o">-&gt;</span><span class="n">size</span><span class="p">,</span> <span class="n">fw_name</span><span class="p">);</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">snprintf</span><span class="p">(</span><span class="n">fw_name</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">fw_name</span><span class="p">),</span> <span class="s">&quot;radeon/%s_mc.bin&quot;</span><span class="p">,</span> <span class="n">chip_name</span><span class="p">);</span>
	<span class="n">err</span> <span class="o">=</span> <span class="n">request_firmware</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc_fw</span><span class="p">,</span> <span class="n">fw_name</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc_fw</span><span class="o">-&gt;</span><span class="n">size</span> <span class="o">!=</span> <span class="n">mc_req_size</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span>
		       <span class="s">&quot;si_mc: Bogus length %zu in firmware </span><span class="se">\&quot;</span><span class="s">%s</span><span class="se">\&quot;\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc_fw</span><span class="o">-&gt;</span><span class="n">size</span><span class="p">,</span> <span class="n">fw_name</span><span class="p">);</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

<span class="nl">out:</span>
	<span class="n">platform_device_unregister</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">err</span> <span class="o">!=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">)</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span>
			       <span class="s">&quot;si_cp: Failed to load firmware </span><span class="se">\&quot;</span><span class="s">%s</span><span class="se">\&quot;\n</span><span class="s">&quot;</span><span class="p">,</span>
			       <span class="n">fw_name</span><span class="p">);</span>
		<span class="n">release_firmware</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pfp_fw</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pfp_fw</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="n">release_firmware</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">me_fw</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">me_fw</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="n">release_firmware</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ce_fw</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ce_fw</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="n">release_firmware</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rlc_fw</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rlc_fw</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="n">release_firmware</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc_fw</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc_fw</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* watermark setup */</span>
<span class="k">static</span> <span class="n">u32</span> <span class="nf">dce6_line_buffer_adjust</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
				   <span class="k">struct</span> <span class="n">radeon_crtc</span> <span class="o">*</span><span class="n">radeon_crtc</span><span class="p">,</span>
				   <span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">mode</span><span class="p">,</span>
				   <span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">other_mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="cm">/*</span>
<span class="cm">	 * Line Buffer Setup</span>
<span class="cm">	 * There are 3 line buffers, each one shared by 2 display controllers.</span>
<span class="cm">	 * DC_LB_MEMORY_SPLIT controls how that line buffer is shared between</span>
<span class="cm">	 * the display controllers.  The paritioning is done via one of four</span>
<span class="cm">	 * preset allocations specified in bits 21:20:</span>
<span class="cm">	 *  0 - half lb</span>
<span class="cm">	 *  2 - whole lb, other crtc must be disabled</span>
<span class="cm">	 */</span>
	<span class="cm">/* this can get tricky if we have two large displays on a paired group</span>
<span class="cm">	 * of crtcs.  Ideally for multiple large displays we&#39;d assign them to</span>
<span class="cm">	 * non-linked crtcs for maximum line buffer allocation.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">enabled</span> <span class="o">&amp;&amp;</span> <span class="n">mode</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">other_mode</span><span class="p">)</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="cm">/* 1/2 */</span>
		<span class="k">else</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span> <span class="cm">/* whole */</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_LB_MEMORY_SPLIT</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span>
	       <span class="n">DC_LB_MEMORY_CONFIG</span><span class="p">(</span><span class="n">tmp</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">enabled</span> <span class="o">&amp;&amp;</span> <span class="n">mode</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">tmp</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">0</span>:
		<span class="nl">default:</span>
			<span class="k">return</span> <span class="mi">4096</span> <span class="o">*</span> <span class="mi">2</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">2</span>:
			<span class="k">return</span> <span class="mi">8192</span> <span class="o">*</span> <span class="mi">2</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* controller not enabled, so no lb used */</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">si_get_number_of_dram_channels</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">MC_SHARED_CHMAP</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">((</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">NOOFCHAN_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">NOOFCHAN_SHIFT</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">0</span>:
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="k">return</span> <span class="mi">2</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="k">return</span> <span class="mi">4</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">3</span>:
		<span class="k">return</span> <span class="mi">8</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">4</span>:
		<span class="k">return</span> <span class="mi">3</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">5</span>:
		<span class="k">return</span> <span class="mi">6</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">6</span>:
		<span class="k">return</span> <span class="mi">10</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">7</span>:
		<span class="k">return</span> <span class="mi">12</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">8</span>:
		<span class="k">return</span> <span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">dce6_wm_params</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">dram_channels</span><span class="p">;</span> <span class="cm">/* number of dram channels */</span>
	<span class="n">u32</span> <span class="n">yclk</span><span class="p">;</span>          <span class="cm">/* bandwidth per dram data pin in kHz */</span>
	<span class="n">u32</span> <span class="n">sclk</span><span class="p">;</span>          <span class="cm">/* engine clock in kHz */</span>
	<span class="n">u32</span> <span class="n">disp_clk</span><span class="p">;</span>      <span class="cm">/* display clock in kHz */</span>
	<span class="n">u32</span> <span class="n">src_width</span><span class="p">;</span>     <span class="cm">/* viewport width */</span>
	<span class="n">u32</span> <span class="n">active_time</span><span class="p">;</span>   <span class="cm">/* active display time in ns */</span>
	<span class="n">u32</span> <span class="n">blank_time</span><span class="p">;</span>    <span class="cm">/* blank time in ns */</span>
	<span class="n">bool</span> <span class="n">interlaced</span><span class="p">;</span>    <span class="cm">/* mode is interlaced */</span>
	<span class="n">fixed20_12</span> <span class="n">vsc</span><span class="p">;</span>    <span class="cm">/* vertical scale ratio */</span>
	<span class="n">u32</span> <span class="n">num_heads</span><span class="p">;</span>     <span class="cm">/* number of active crtcs */</span>
	<span class="n">u32</span> <span class="n">bytes_per_pixel</span><span class="p">;</span> <span class="cm">/* bytes per pixel display + overlay */</span>
	<span class="n">u32</span> <span class="n">lb_size</span><span class="p">;</span>       <span class="cm">/* line buffer allocated to pipe */</span>
	<span class="n">u32</span> <span class="n">vtaps</span><span class="p">;</span>         <span class="cm">/* vertical scaler taps */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">dce6_dram_bandwidth</span><span class="p">(</span><span class="k">struct</span> <span class="n">dce6_wm_params</span> <span class="o">*</span><span class="n">wm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Calculate raw DRAM Bandwidth */</span>
	<span class="n">fixed20_12</span> <span class="n">dram_efficiency</span><span class="p">;</span> <span class="cm">/* 0.7 */</span>
	<span class="n">fixed20_12</span> <span class="n">yclk</span><span class="p">,</span> <span class="n">dram_channels</span><span class="p">,</span> <span class="n">bandwidth</span><span class="p">;</span>
	<span class="n">fixed20_12</span> <span class="n">a</span><span class="p">;</span>

	<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">1000</span><span class="p">);</span>
	<span class="n">yclk</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">yclk</span><span class="p">);</span>
	<span class="n">yclk</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">yclk</span><span class="p">,</span> <span class="n">a</span><span class="p">);</span>
	<span class="n">dram_channels</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">dram_channels</span> <span class="o">*</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
	<span class="n">dram_efficiency</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">7</span><span class="p">);</span>
	<span class="n">dram_efficiency</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">dram_efficiency</span><span class="p">,</span> <span class="n">a</span><span class="p">);</span>
	<span class="n">bandwidth</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">dram_channels</span><span class="p">,</span> <span class="n">yclk</span><span class="p">);</span>
	<span class="n">bandwidth</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">bandwidth</span><span class="p">,</span> <span class="n">dram_efficiency</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">dfixed_trunc</span><span class="p">(</span><span class="n">bandwidth</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">dce6_dram_bandwidth_for_display</span><span class="p">(</span><span class="k">struct</span> <span class="n">dce6_wm_params</span> <span class="o">*</span><span class="n">wm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Calculate DRAM Bandwidth and the part allocated to display. */</span>
	<span class="n">fixed20_12</span> <span class="n">disp_dram_allocation</span><span class="p">;</span> <span class="cm">/* 0.3 to 0.7 */</span>
	<span class="n">fixed20_12</span> <span class="n">yclk</span><span class="p">,</span> <span class="n">dram_channels</span><span class="p">,</span> <span class="n">bandwidth</span><span class="p">;</span>
	<span class="n">fixed20_12</span> <span class="n">a</span><span class="p">;</span>

	<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">1000</span><span class="p">);</span>
	<span class="n">yclk</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">yclk</span><span class="p">);</span>
	<span class="n">yclk</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">yclk</span><span class="p">,</span> <span class="n">a</span><span class="p">);</span>
	<span class="n">dram_channels</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">dram_channels</span> <span class="o">*</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
	<span class="n">disp_dram_allocation</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">3</span><span class="p">);</span> <span class="cm">/* XXX worse case value 0.3 */</span>
	<span class="n">disp_dram_allocation</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">disp_dram_allocation</span><span class="p">,</span> <span class="n">a</span><span class="p">);</span>
	<span class="n">bandwidth</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">dram_channels</span><span class="p">,</span> <span class="n">yclk</span><span class="p">);</span>
	<span class="n">bandwidth</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">bandwidth</span><span class="p">,</span> <span class="n">disp_dram_allocation</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">dfixed_trunc</span><span class="p">(</span><span class="n">bandwidth</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">dce6_data_return_bandwidth</span><span class="p">(</span><span class="k">struct</span> <span class="n">dce6_wm_params</span> <span class="o">*</span><span class="n">wm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Calculate the display Data return Bandwidth */</span>
	<span class="n">fixed20_12</span> <span class="n">return_efficiency</span><span class="p">;</span> <span class="cm">/* 0.8 */</span>
	<span class="n">fixed20_12</span> <span class="n">sclk</span><span class="p">,</span> <span class="n">bandwidth</span><span class="p">;</span>
	<span class="n">fixed20_12</span> <span class="n">a</span><span class="p">;</span>

	<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">1000</span><span class="p">);</span>
	<span class="n">sclk</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">sclk</span><span class="p">);</span>
	<span class="n">sclk</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">sclk</span><span class="p">,</span> <span class="n">a</span><span class="p">);</span>
	<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
	<span class="n">return_efficiency</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">8</span><span class="p">);</span>
	<span class="n">return_efficiency</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">return_efficiency</span><span class="p">,</span> <span class="n">a</span><span class="p">);</span>
	<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">32</span><span class="p">);</span>
	<span class="n">bandwidth</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">a</span><span class="p">,</span> <span class="n">sclk</span><span class="p">);</span>
	<span class="n">bandwidth</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">bandwidth</span><span class="p">,</span> <span class="n">return_efficiency</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">dfixed_trunc</span><span class="p">(</span><span class="n">bandwidth</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">dce6_get_dmif_bytes_per_request</span><span class="p">(</span><span class="k">struct</span> <span class="n">dce6_wm_params</span> <span class="o">*</span><span class="n">wm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">32</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">dce6_dmif_request_bandwidth</span><span class="p">(</span><span class="k">struct</span> <span class="n">dce6_wm_params</span> <span class="o">*</span><span class="n">wm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Calculate the DMIF Request Bandwidth */</span>
	<span class="n">fixed20_12</span> <span class="n">disp_clk_request_efficiency</span><span class="p">;</span> <span class="cm">/* 0.8 */</span>
	<span class="n">fixed20_12</span> <span class="n">disp_clk</span><span class="p">,</span> <span class="n">sclk</span><span class="p">,</span> <span class="n">bandwidth</span><span class="p">;</span>
	<span class="n">fixed20_12</span> <span class="n">a</span><span class="p">,</span> <span class="n">b1</span><span class="p">,</span> <span class="n">b2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">min_bandwidth</span><span class="p">;</span>

	<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">1000</span><span class="p">);</span>
	<span class="n">disp_clk</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">disp_clk</span><span class="p">);</span>
	<span class="n">disp_clk</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">disp_clk</span><span class="p">,</span> <span class="n">a</span><span class="p">);</span>
	<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">dce6_get_dmif_bytes_per_request</span><span class="p">(</span><span class="n">wm</span><span class="p">)</span> <span class="o">/</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">b1</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">a</span><span class="p">,</span> <span class="n">disp_clk</span><span class="p">);</span>

	<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">1000</span><span class="p">);</span>
	<span class="n">sclk</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">sclk</span><span class="p">);</span>
	<span class="n">sclk</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">sclk</span><span class="p">,</span> <span class="n">a</span><span class="p">);</span>
	<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">dce6_get_dmif_bytes_per_request</span><span class="p">(</span><span class="n">wm</span><span class="p">));</span>
	<span class="n">b2</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">a</span><span class="p">,</span> <span class="n">sclk</span><span class="p">);</span>

	<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
	<span class="n">disp_clk_request_efficiency</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">8</span><span class="p">);</span>
	<span class="n">disp_clk_request_efficiency</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">disp_clk_request_efficiency</span><span class="p">,</span> <span class="n">a</span><span class="p">);</span>

	<span class="n">min_bandwidth</span> <span class="o">=</span> <span class="n">min</span><span class="p">(</span><span class="n">dfixed_trunc</span><span class="p">(</span><span class="n">b1</span><span class="p">),</span> <span class="n">dfixed_trunc</span><span class="p">(</span><span class="n">b2</span><span class="p">));</span>

	<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">min_bandwidth</span><span class="p">);</span>
	<span class="n">bandwidth</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">a</span><span class="p">,</span> <span class="n">disp_clk_request_efficiency</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">dfixed_trunc</span><span class="p">(</span><span class="n">bandwidth</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">dce6_available_bandwidth</span><span class="p">(</span><span class="k">struct</span> <span class="n">dce6_wm_params</span> <span class="o">*</span><span class="n">wm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Calculate the Available bandwidth. Display can use this temporarily but not in average. */</span>
	<span class="n">u32</span> <span class="n">dram_bandwidth</span> <span class="o">=</span> <span class="n">dce6_dram_bandwidth</span><span class="p">(</span><span class="n">wm</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">data_return_bandwidth</span> <span class="o">=</span> <span class="n">dce6_data_return_bandwidth</span><span class="p">(</span><span class="n">wm</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">dmif_req_bandwidth</span> <span class="o">=</span> <span class="n">dce6_dmif_request_bandwidth</span><span class="p">(</span><span class="n">wm</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">min</span><span class="p">(</span><span class="n">dram_bandwidth</span><span class="p">,</span> <span class="n">min</span><span class="p">(</span><span class="n">data_return_bandwidth</span><span class="p">,</span> <span class="n">dmif_req_bandwidth</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">dce6_average_bandwidth</span><span class="p">(</span><span class="k">struct</span> <span class="n">dce6_wm_params</span> <span class="o">*</span><span class="n">wm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Calculate the display mode Average Bandwidth</span>
<span class="cm">	 * DisplayMode should contain the source and destination dimensions,</span>
<span class="cm">	 * timing, etc.</span>
<span class="cm">	 */</span>
	<span class="n">fixed20_12</span> <span class="n">bpp</span><span class="p">;</span>
	<span class="n">fixed20_12</span> <span class="n">line_time</span><span class="p">;</span>
	<span class="n">fixed20_12</span> <span class="n">src_width</span><span class="p">;</span>
	<span class="n">fixed20_12</span> <span class="n">bandwidth</span><span class="p">;</span>
	<span class="n">fixed20_12</span> <span class="n">a</span><span class="p">;</span>

	<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">1000</span><span class="p">);</span>
	<span class="n">line_time</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">active_time</span> <span class="o">+</span> <span class="n">wm</span><span class="o">-&gt;</span><span class="n">blank_time</span><span class="p">);</span>
	<span class="n">line_time</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">line_time</span><span class="p">,</span> <span class="n">a</span><span class="p">);</span>
	<span class="n">bpp</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">bytes_per_pixel</span><span class="p">);</span>
	<span class="n">src_width</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">src_width</span><span class="p">);</span>
	<span class="n">bandwidth</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">src_width</span><span class="p">,</span> <span class="n">bpp</span><span class="p">);</span>
	<span class="n">bandwidth</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">bandwidth</span><span class="p">,</span> <span class="n">wm</span><span class="o">-&gt;</span><span class="n">vsc</span><span class="p">);</span>
	<span class="n">bandwidth</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">bandwidth</span><span class="p">,</span> <span class="n">line_time</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">dfixed_trunc</span><span class="p">(</span><span class="n">bandwidth</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">dce6_latency_watermark</span><span class="p">(</span><span class="k">struct</span> <span class="n">dce6_wm_params</span> <span class="o">*</span><span class="n">wm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* First calcualte the latency in ns */</span>
	<span class="n">u32</span> <span class="n">mc_latency</span> <span class="o">=</span> <span class="mi">2000</span><span class="p">;</span> <span class="cm">/* 2000 ns. */</span>
	<span class="n">u32</span> <span class="n">available_bandwidth</span> <span class="o">=</span> <span class="n">dce6_available_bandwidth</span><span class="p">(</span><span class="n">wm</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">worst_chunk_return_time</span> <span class="o">=</span> <span class="p">(</span><span class="mi">512</span> <span class="o">*</span> <span class="mi">8</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">)</span> <span class="o">/</span> <span class="n">available_bandwidth</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cursor_line_pair_return_time</span> <span class="o">=</span> <span class="p">(</span><span class="mi">128</span> <span class="o">*</span> <span class="mi">4</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">)</span> <span class="o">/</span> <span class="n">available_bandwidth</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dc_latency</span> <span class="o">=</span> <span class="mi">40000000</span> <span class="o">/</span> <span class="n">wm</span><span class="o">-&gt;</span><span class="n">disp_clk</span><span class="p">;</span> <span class="cm">/* dc pipe latency */</span>
	<span class="n">u32</span> <span class="n">other_heads_data_return_time</span> <span class="o">=</span> <span class="p">((</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">num_heads</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">*</span> <span class="n">worst_chunk_return_time</span><span class="p">)</span> <span class="o">+</span>
		<span class="p">(</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">num_heads</span> <span class="o">*</span> <span class="n">cursor_line_pair_return_time</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">latency</span> <span class="o">=</span> <span class="n">mc_latency</span> <span class="o">+</span> <span class="n">other_heads_data_return_time</span> <span class="o">+</span> <span class="n">dc_latency</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">max_src_lines_per_dst_line</span><span class="p">,</span> <span class="n">lb_fill_bw</span><span class="p">,</span> <span class="n">line_fill_time</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">,</span> <span class="n">dmif_size</span> <span class="o">=</span> <span class="mi">12288</span><span class="p">;</span>
	<span class="n">fixed20_12</span> <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span> <span class="n">c</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">num_heads</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>
	<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">vsc</span><span class="p">.</span><span class="n">full</span> <span class="o">&gt;</span> <span class="n">a</span><span class="p">.</span><span class="n">full</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">((</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">vsc</span><span class="p">.</span><span class="n">full</span> <span class="o">&gt;</span> <span class="n">b</span><span class="p">.</span><span class="n">full</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">vtaps</span> <span class="o">&gt;=</span> <span class="mi">3</span><span class="p">))</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">vtaps</span> <span class="o">&gt;=</span> <span class="mi">5</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">((</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">vsc</span><span class="p">.</span><span class="n">full</span> <span class="o">&gt;=</span> <span class="n">a</span><span class="p">.</span><span class="n">full</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">wm</span><span class="o">-&gt;</span><span class="n">interlaced</span><span class="p">))</span>
		<span class="n">max_src_lines_per_dst_line</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">max_src_lines_per_dst_line</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>

	<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">available_bandwidth</span><span class="p">);</span>
	<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">num_heads</span><span class="p">);</span>
	<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">);</span>

	<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">mc_latency</span> <span class="o">+</span> <span class="mi">512</span><span class="p">);</span>
	<span class="n">c</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">disp_clk</span><span class="p">);</span>
	<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">b</span><span class="p">,</span> <span class="n">c</span><span class="p">);</span>

	<span class="n">c</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">dmif_size</span><span class="p">);</span>
	<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">b</span><span class="p">);</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">min</span><span class="p">(</span><span class="n">dfixed_trunc</span><span class="p">(</span><span class="n">a</span><span class="p">),</span> <span class="n">dfixed_trunc</span><span class="p">(</span><span class="n">b</span><span class="p">));</span>

	<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">1000</span><span class="p">);</span>
	<span class="n">c</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">disp_clk</span><span class="p">);</span>
	<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">b</span><span class="p">);</span>
	<span class="n">c</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">bytes_per_pixel</span><span class="p">);</span>
	<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">b</span><span class="p">,</span> <span class="n">c</span><span class="p">);</span>

	<span class="n">lb_fill_bw</span> <span class="o">=</span> <span class="n">min</span><span class="p">(</span><span class="n">tmp</span><span class="p">,</span> <span class="n">dfixed_trunc</span><span class="p">(</span><span class="n">b</span><span class="p">));</span>

	<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">max_src_lines_per_dst_line</span> <span class="o">*</span> <span class="n">wm</span><span class="o">-&gt;</span><span class="n">src_width</span> <span class="o">*</span> <span class="n">wm</span><span class="o">-&gt;</span><span class="n">bytes_per_pixel</span><span class="p">);</span>
	<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">1000</span><span class="p">);</span>
	<span class="n">c</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">lb_fill_bw</span><span class="p">);</span>
	<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">b</span><span class="p">);</span>
	<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">);</span>
	<span class="n">line_fill_time</span> <span class="o">=</span> <span class="n">dfixed_trunc</span><span class="p">(</span><span class="n">a</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">line_fill_time</span> <span class="o">&lt;</span> <span class="n">wm</span><span class="o">-&gt;</span><span class="n">active_time</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">latency</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="n">latency</span> <span class="o">+</span> <span class="p">(</span><span class="n">line_fill_time</span> <span class="o">-</span> <span class="n">wm</span><span class="o">-&gt;</span><span class="n">active_time</span><span class="p">);</span>

<span class="p">}</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">dce6_average_bandwidth_vs_dram_bandwidth_for_display</span><span class="p">(</span><span class="k">struct</span> <span class="n">dce6_wm_params</span> <span class="o">*</span><span class="n">wm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dce6_average_bandwidth</span><span class="p">(</span><span class="n">wm</span><span class="p">)</span> <span class="o">&lt;=</span>
	    <span class="p">(</span><span class="n">dce6_dram_bandwidth_for_display</span><span class="p">(</span><span class="n">wm</span><span class="p">)</span> <span class="o">/</span> <span class="n">wm</span><span class="o">-&gt;</span><span class="n">num_heads</span><span class="p">))</span>
		<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">dce6_average_bandwidth_vs_available_bandwidth</span><span class="p">(</span><span class="k">struct</span> <span class="n">dce6_wm_params</span> <span class="o">*</span><span class="n">wm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dce6_average_bandwidth</span><span class="p">(</span><span class="n">wm</span><span class="p">)</span> <span class="o">&lt;=</span>
	    <span class="p">(</span><span class="n">dce6_available_bandwidth</span><span class="p">(</span><span class="n">wm</span><span class="p">)</span> <span class="o">/</span> <span class="n">wm</span><span class="o">-&gt;</span><span class="n">num_heads</span><span class="p">))</span>
		<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">dce6_check_latency_hiding</span><span class="p">(</span><span class="k">struct</span> <span class="n">dce6_wm_params</span> <span class="o">*</span><span class="n">wm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">lb_partitions</span> <span class="o">=</span> <span class="n">wm</span><span class="o">-&gt;</span><span class="n">lb_size</span> <span class="o">/</span> <span class="n">wm</span><span class="o">-&gt;</span><span class="n">src_width</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">line_time</span> <span class="o">=</span> <span class="n">wm</span><span class="o">-&gt;</span><span class="n">active_time</span> <span class="o">+</span> <span class="n">wm</span><span class="o">-&gt;</span><span class="n">blank_time</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">latency_tolerant_lines</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">latency_hiding</span><span class="p">;</span>
	<span class="n">fixed20_12</span> <span class="n">a</span><span class="p">;</span>

	<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">vsc</span><span class="p">.</span><span class="n">full</span> <span class="o">&gt;</span> <span class="n">a</span><span class="p">.</span><span class="n">full</span><span class="p">)</span>
		<span class="n">latency_tolerant_lines</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">lb_partitions</span> <span class="o">&lt;=</span> <span class="p">(</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">vtaps</span> <span class="o">+</span> <span class="mi">1</span><span class="p">))</span>
			<span class="n">latency_tolerant_lines</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">latency_tolerant_lines</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">latency_hiding</span> <span class="o">=</span> <span class="p">(</span><span class="n">latency_tolerant_lines</span> <span class="o">*</span> <span class="n">line_time</span> <span class="o">+</span> <span class="n">wm</span><span class="o">-&gt;</span><span class="n">blank_time</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dce6_latency_watermark</span><span class="p">(</span><span class="n">wm</span><span class="p">)</span> <span class="o">&lt;=</span> <span class="n">latency_hiding</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">dce6_program_watermarks</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
					 <span class="k">struct</span> <span class="n">radeon_crtc</span> <span class="o">*</span><span class="n">radeon_crtc</span><span class="p">,</span>
					 <span class="n">u32</span> <span class="n">lb_size</span><span class="p">,</span> <span class="n">u32</span> <span class="n">num_heads</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">mode</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">mode</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dce6_wm_params</span> <span class="n">wm</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pixel_period</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">line_time</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">latency_watermark_a</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">latency_watermark_b</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">priority_a_mark</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">priority_b_mark</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">priority_a_cnt</span> <span class="o">=</span> <span class="n">PRIORITY_OFF</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">priority_b_cnt</span> <span class="o">=</span> <span class="n">PRIORITY_OFF</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">,</span> <span class="n">arb_control3</span><span class="p">;</span>
	<span class="n">fixed20_12</span> <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span> <span class="n">c</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">enabled</span> <span class="o">&amp;&amp;</span> <span class="n">num_heads</span> <span class="o">&amp;&amp;</span> <span class="n">mode</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pixel_period</span> <span class="o">=</span> <span class="mi">1000000</span> <span class="o">/</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">;</span>
		<span class="n">line_time</span> <span class="o">=</span> <span class="n">min</span><span class="p">((</span><span class="n">u32</span><span class="p">)</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_htotal</span> <span class="o">*</span> <span class="n">pixel_period</span><span class="p">,</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="mi">65535</span><span class="p">);</span>
		<span class="n">priority_a_cnt</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">priority_b_cnt</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="n">wm</span><span class="p">.</span><span class="n">yclk</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">current_mclk</span> <span class="o">*</span> <span class="mi">10</span><span class="p">;</span>
		<span class="n">wm</span><span class="p">.</span><span class="n">sclk</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">current_sclk</span> <span class="o">*</span> <span class="mi">10</span><span class="p">;</span>
		<span class="n">wm</span><span class="p">.</span><span class="n">disp_clk</span> <span class="o">=</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">;</span>
		<span class="n">wm</span><span class="p">.</span><span class="n">src_width</span> <span class="o">=</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_hdisplay</span><span class="p">;</span>
		<span class="n">wm</span><span class="p">.</span><span class="n">active_time</span> <span class="o">=</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_hdisplay</span> <span class="o">*</span> <span class="n">pixel_period</span><span class="p">;</span>
		<span class="n">wm</span><span class="p">.</span><span class="n">blank_time</span> <span class="o">=</span> <span class="n">line_time</span> <span class="o">-</span> <span class="n">wm</span><span class="p">.</span><span class="n">active_time</span><span class="p">;</span>
		<span class="n">wm</span><span class="p">.</span><span class="n">interlaced</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DRM_MODE_FLAG_INTERLACE</span><span class="p">)</span>
			<span class="n">wm</span><span class="p">.</span><span class="n">interlaced</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="n">wm</span><span class="p">.</span><span class="n">vsc</span> <span class="o">=</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">vsc</span><span class="p">;</span>
		<span class="n">wm</span><span class="p">.</span><span class="n">vtaps</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">rmx_type</span> <span class="o">!=</span> <span class="n">RMX_OFF</span><span class="p">)</span>
			<span class="n">wm</span><span class="p">.</span><span class="n">vtaps</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">wm</span><span class="p">.</span><span class="n">bytes_per_pixel</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span> <span class="cm">/* XXX: get this from fb config */</span>
		<span class="n">wm</span><span class="p">.</span><span class="n">lb_size</span> <span class="o">=</span> <span class="n">lb_size</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_ARUBA</span><span class="p">)</span>
			<span class="n">wm</span><span class="p">.</span><span class="n">dram_channels</span> <span class="o">=</span> <span class="n">evergreen_get_number_of_dram_channels</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">wm</span><span class="p">.</span><span class="n">dram_channels</span> <span class="o">=</span> <span class="n">si_get_number_of_dram_channels</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">wm</span><span class="p">.</span><span class="n">num_heads</span> <span class="o">=</span> <span class="n">num_heads</span><span class="p">;</span>

		<span class="cm">/* set for high clocks */</span>
		<span class="n">latency_watermark_a</span> <span class="o">=</span> <span class="n">min</span><span class="p">(</span><span class="n">dce6_latency_watermark</span><span class="p">(</span><span class="o">&amp;</span><span class="n">wm</span><span class="p">),</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="mi">65535</span><span class="p">);</span>
		<span class="cm">/* set for low clocks */</span>
		<span class="cm">/* wm.yclk = low clk; wm.sclk = low clk */</span>
		<span class="n">latency_watermark_b</span> <span class="o">=</span> <span class="n">min</span><span class="p">(</span><span class="n">dce6_latency_watermark</span><span class="p">(</span><span class="o">&amp;</span><span class="n">wm</span><span class="p">),</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="mi">65535</span><span class="p">);</span>

		<span class="cm">/* possibly force display priority to high */</span>
		<span class="cm">/* should really do this at mode validation time... */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dce6_average_bandwidth_vs_dram_bandwidth_for_display</span><span class="p">(</span><span class="o">&amp;</span><span class="n">wm</span><span class="p">)</span> <span class="o">||</span>
		    <span class="o">!</span><span class="n">dce6_average_bandwidth_vs_available_bandwidth</span><span class="p">(</span><span class="o">&amp;</span><span class="n">wm</span><span class="p">)</span> <span class="o">||</span>
		    <span class="o">!</span><span class="n">dce6_check_latency_hiding</span><span class="p">(</span><span class="o">&amp;</span><span class="n">wm</span><span class="p">)</span> <span class="o">||</span>
		    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">disp_priority</span> <span class="o">==</span> <span class="mi">2</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">DRM_DEBUG_KMS</span><span class="p">(</span><span class="s">&quot;force priority to high</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">priority_a_cnt</span> <span class="o">|=</span> <span class="n">PRIORITY_ALWAYS_ON</span><span class="p">;</span>
			<span class="n">priority_b_cnt</span> <span class="o">|=</span> <span class="n">PRIORITY_ALWAYS_ON</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">1000</span><span class="p">);</span>
		<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">);</span>
		<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">b</span><span class="p">,</span> <span class="n">a</span><span class="p">);</span>
		<span class="n">c</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">latency_watermark_a</span><span class="p">);</span>
		<span class="n">c</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">b</span><span class="p">);</span>
		<span class="n">c</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">hsc</span><span class="p">);</span>
		<span class="n">c</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">a</span><span class="p">);</span>
		<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">16</span><span class="p">);</span>
		<span class="n">c</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">a</span><span class="p">);</span>
		<span class="n">priority_a_mark</span> <span class="o">=</span> <span class="n">dfixed_trunc</span><span class="p">(</span><span class="n">c</span><span class="p">);</span>
		<span class="n">priority_a_cnt</span> <span class="o">|=</span> <span class="n">priority_a_mark</span> <span class="o">&amp;</span> <span class="n">PRIORITY_MARK_MASK</span><span class="p">;</span>

		<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">1000</span><span class="p">);</span>
		<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">);</span>
		<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">b</span><span class="p">,</span> <span class="n">a</span><span class="p">);</span>
		<span class="n">c</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">latency_watermark_b</span><span class="p">);</span>
		<span class="n">c</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">b</span><span class="p">);</span>
		<span class="n">c</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">hsc</span><span class="p">);</span>
		<span class="n">c</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">a</span><span class="p">);</span>
		<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">16</span><span class="p">);</span>
		<span class="n">c</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">a</span><span class="p">);</span>
		<span class="n">priority_b_mark</span> <span class="o">=</span> <span class="n">dfixed_trunc</span><span class="p">(</span><span class="n">c</span><span class="p">);</span>
		<span class="n">priority_b_cnt</span> <span class="o">|=</span> <span class="n">priority_b_mark</span> <span class="o">&amp;</span> <span class="n">PRIORITY_MARK_MASK</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* select wm A */</span>
	<span class="n">arb_control3</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DPG_PIPE_ARBITRATION_CONTROL3</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">arb_control3</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">LATENCY_WATERMARK_MASK</span><span class="p">(</span><span class="mi">3</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">LATENCY_WATERMARK_MASK</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">DPG_PIPE_ARBITRATION_CONTROL3</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">DPG_PIPE_LATENCY_CONTROL</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span>
	       <span class="p">(</span><span class="n">LATENCY_LOW_WATERMARK</span><span class="p">(</span><span class="n">latency_watermark_a</span><span class="p">)</span> <span class="o">|</span>
		<span class="n">LATENCY_HIGH_WATERMARK</span><span class="p">(</span><span class="n">line_time</span><span class="p">)));</span>
	<span class="cm">/* select wm B */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DPG_PIPE_ARBITRATION_CONTROL3</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">LATENCY_WATERMARK_MASK</span><span class="p">(</span><span class="mi">3</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">LATENCY_WATERMARK_MASK</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">DPG_PIPE_ARBITRATION_CONTROL3</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">DPG_PIPE_LATENCY_CONTROL</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span>
	       <span class="p">(</span><span class="n">LATENCY_LOW_WATERMARK</span><span class="p">(</span><span class="n">latency_watermark_b</span><span class="p">)</span> <span class="o">|</span>
		<span class="n">LATENCY_HIGH_WATERMARK</span><span class="p">(</span><span class="n">line_time</span><span class="p">)));</span>
	<span class="cm">/* restore original selection */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">DPG_PIPE_ARBITRATION_CONTROL3</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="n">arb_control3</span><span class="p">);</span>

	<span class="cm">/* write the priority marks */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">PRIORITY_A_CNT</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="n">priority_a_cnt</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">PRIORITY_B_CNT</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="n">priority_b_cnt</span><span class="p">);</span>

<span class="p">}</span>

<span class="kt">void</span> <span class="nf">dce6_bandwidth_update</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">mode0</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">mode1</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">num_heads</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">lb_size</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">radeon_update_display_priority</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">num_crtc</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">crtcs</span><span class="p">[</span><span class="n">i</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">enabled</span><span class="p">)</span>
			<span class="n">num_heads</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">num_crtc</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mode0</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">crtcs</span><span class="p">[</span><span class="n">i</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">mode</span><span class="p">;</span>
		<span class="n">mode1</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">crtcs</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mi">1</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">mode</span><span class="p">;</span>
		<span class="n">lb_size</span> <span class="o">=</span> <span class="n">dce6_line_buffer_adjust</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">crtcs</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="n">mode0</span><span class="p">,</span> <span class="n">mode1</span><span class="p">);</span>
		<span class="n">dce6_program_watermarks</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">crtcs</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="n">lb_size</span><span class="p">,</span> <span class="n">num_heads</span><span class="p">);</span>
		<span class="n">lb_size</span> <span class="o">=</span> <span class="n">dce6_line_buffer_adjust</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">crtcs</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mi">1</span><span class="p">],</span> <span class="n">mode1</span><span class="p">,</span> <span class="n">mode0</span><span class="p">);</span>
		<span class="n">dce6_program_watermarks</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">crtcs</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mi">1</span><span class="p">],</span> <span class="n">lb_size</span><span class="p">,</span> <span class="n">num_heads</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Core functions</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">si_tiling_mode_table_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="n">u32</span> <span class="n">num_tile_mode_states</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg_offset</span><span class="p">,</span> <span class="n">gb_tile_moden</span><span class="p">,</span> <span class="n">split_equal_to_row_size</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">mem_row_size_in_kb</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="n">split_equal_to_row_size</span> <span class="o">=</span> <span class="n">ADDR_SURF_TILE_SPLIT_1KB</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
	<span class="nl">default:</span>
		<span class="n">split_equal_to_row_size</span> <span class="o">=</span> <span class="n">ADDR_SURF_TILE_SPLIT_2KB</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">4</span>:
		<span class="n">split_equal_to_row_size</span> <span class="o">=</span> <span class="n">ADDR_SURF_TILE_SPLIT_4KB</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_TAHITI</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_PITCAIRN</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">reg_offset</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">reg_offset</span> <span class="o">&lt;</span> <span class="n">num_tile_mode_states</span><span class="p">;</span> <span class="n">reg_offset</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">switch</span> <span class="p">(</span><span class="n">reg_offset</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">case</span> <span class="mi">0</span>:  <span class="cm">/* non-AA compressed depth or any compressed stencil */</span>
				<span class="n">gb_tile_moden</span> <span class="o">=</span> <span class="p">(</span><span class="n">ARRAY_MODE</span><span class="p">(</span><span class="n">ARRAY_2D_TILED_THIN1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MICRO_TILE_MODE</span><span class="p">(</span><span class="n">ADDR_SURF_DEPTH_MICRO_TILING</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">PIPE_CONFIG</span><span class="p">(</span><span class="n">ADDR_SURF_P8_32x32_8x16</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">TILE_SPLIT</span><span class="p">(</span><span class="n">ADDR_SURF_TILE_SPLIT_64B</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">NUM_BANKS</span><span class="p">(</span><span class="n">ADDR_SURF_16_BANK</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_WIDTH</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_WIDTH_1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_HEIGHT</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_HEIGHT_4</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MACRO_TILE_ASPECT</span><span class="p">(</span><span class="n">ADDR_SURF_MACRO_ASPECT_2</span><span class="p">));</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">1</span>:  <span class="cm">/* 2xAA/4xAA compressed depth only */</span>
				<span class="n">gb_tile_moden</span> <span class="o">=</span> <span class="p">(</span><span class="n">ARRAY_MODE</span><span class="p">(</span><span class="n">ARRAY_2D_TILED_THIN1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MICRO_TILE_MODE</span><span class="p">(</span><span class="n">ADDR_SURF_DEPTH_MICRO_TILING</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">PIPE_CONFIG</span><span class="p">(</span><span class="n">ADDR_SURF_P8_32x32_8x16</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">TILE_SPLIT</span><span class="p">(</span><span class="n">ADDR_SURF_TILE_SPLIT_128B</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">NUM_BANKS</span><span class="p">(</span><span class="n">ADDR_SURF_16_BANK</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_WIDTH</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_WIDTH_1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_HEIGHT</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_HEIGHT_4</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MACRO_TILE_ASPECT</span><span class="p">(</span><span class="n">ADDR_SURF_MACRO_ASPECT_2</span><span class="p">));</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">2</span>:  <span class="cm">/* 8xAA compressed depth only */</span>
				<span class="n">gb_tile_moden</span> <span class="o">=</span> <span class="p">(</span><span class="n">ARRAY_MODE</span><span class="p">(</span><span class="n">ARRAY_2D_TILED_THIN1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MICRO_TILE_MODE</span><span class="p">(</span><span class="n">ADDR_SURF_DEPTH_MICRO_TILING</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">PIPE_CONFIG</span><span class="p">(</span><span class="n">ADDR_SURF_P8_32x32_8x16</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">TILE_SPLIT</span><span class="p">(</span><span class="n">ADDR_SURF_TILE_SPLIT_256B</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">NUM_BANKS</span><span class="p">(</span><span class="n">ADDR_SURF_16_BANK</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_WIDTH</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_WIDTH_1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_HEIGHT</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_HEIGHT_4</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MACRO_TILE_ASPECT</span><span class="p">(</span><span class="n">ADDR_SURF_MACRO_ASPECT_2</span><span class="p">));</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">3</span>:  <span class="cm">/* 2xAA/4xAA compressed depth with stencil (for depth buffer) */</span>
				<span class="n">gb_tile_moden</span> <span class="o">=</span> <span class="p">(</span><span class="n">ARRAY_MODE</span><span class="p">(</span><span class="n">ARRAY_2D_TILED_THIN1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MICRO_TILE_MODE</span><span class="p">(</span><span class="n">ADDR_SURF_DEPTH_MICRO_TILING</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">PIPE_CONFIG</span><span class="p">(</span><span class="n">ADDR_SURF_P8_32x32_8x16</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">TILE_SPLIT</span><span class="p">(</span><span class="n">ADDR_SURF_TILE_SPLIT_128B</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">NUM_BANKS</span><span class="p">(</span><span class="n">ADDR_SURF_16_BANK</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_WIDTH</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_WIDTH_1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_HEIGHT</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_HEIGHT_4</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MACRO_TILE_ASPECT</span><span class="p">(</span><span class="n">ADDR_SURF_MACRO_ASPECT_2</span><span class="p">));</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">4</span>:  <span class="cm">/* Maps w/ a dimension less than the 2D macro-tile dimensions (for mipmapped depth textures) */</span>
				<span class="n">gb_tile_moden</span> <span class="o">=</span> <span class="p">(</span><span class="n">ARRAY_MODE</span><span class="p">(</span><span class="n">ARRAY_1D_TILED_THIN1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MICRO_TILE_MODE</span><span class="p">(</span><span class="n">ADDR_SURF_DEPTH_MICRO_TILING</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">PIPE_CONFIG</span><span class="p">(</span><span class="n">ADDR_SURF_P8_32x32_8x16</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">TILE_SPLIT</span><span class="p">(</span><span class="n">ADDR_SURF_TILE_SPLIT_64B</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">NUM_BANKS</span><span class="p">(</span><span class="n">ADDR_SURF_16_BANK</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_WIDTH</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_WIDTH_1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_HEIGHT</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_HEIGHT_2</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MACRO_TILE_ASPECT</span><span class="p">(</span><span class="n">ADDR_SURF_MACRO_ASPECT_2</span><span class="p">));</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">5</span>:  <span class="cm">/* Uncompressed 16bpp depth - and stencil buffer allocated with it */</span>
				<span class="n">gb_tile_moden</span> <span class="o">=</span> <span class="p">(</span><span class="n">ARRAY_MODE</span><span class="p">(</span><span class="n">ARRAY_2D_TILED_THIN1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MICRO_TILE_MODE</span><span class="p">(</span><span class="n">ADDR_SURF_DEPTH_MICRO_TILING</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">PIPE_CONFIG</span><span class="p">(</span><span class="n">ADDR_SURF_P8_32x32_8x16</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">TILE_SPLIT</span><span class="p">(</span><span class="n">split_equal_to_row_size</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">NUM_BANKS</span><span class="p">(</span><span class="n">ADDR_SURF_16_BANK</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_WIDTH</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_WIDTH_1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_HEIGHT</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_HEIGHT_2</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MACRO_TILE_ASPECT</span><span class="p">(</span><span class="n">ADDR_SURF_MACRO_ASPECT_2</span><span class="p">));</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">6</span>:  <span class="cm">/* Uncompressed 32bpp depth - and stencil buffer allocated with it */</span>
				<span class="n">gb_tile_moden</span> <span class="o">=</span> <span class="p">(</span><span class="n">ARRAY_MODE</span><span class="p">(</span><span class="n">ARRAY_2D_TILED_THIN1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MICRO_TILE_MODE</span><span class="p">(</span><span class="n">ADDR_SURF_DEPTH_MICRO_TILING</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">PIPE_CONFIG</span><span class="p">(</span><span class="n">ADDR_SURF_P8_32x32_8x16</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">TILE_SPLIT</span><span class="p">(</span><span class="n">split_equal_to_row_size</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">NUM_BANKS</span><span class="p">(</span><span class="n">ADDR_SURF_16_BANK</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_WIDTH</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_WIDTH_1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_HEIGHT</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_HEIGHT_1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MACRO_TILE_ASPECT</span><span class="p">(</span><span class="n">ADDR_SURF_MACRO_ASPECT_1</span><span class="p">));</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">7</span>:  <span class="cm">/* Uncompressed 8bpp stencil without depth (drivers typically do not use) */</span>
				<span class="n">gb_tile_moden</span> <span class="o">=</span> <span class="p">(</span><span class="n">ARRAY_MODE</span><span class="p">(</span><span class="n">ARRAY_2D_TILED_THIN1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MICRO_TILE_MODE</span><span class="p">(</span><span class="n">ADDR_SURF_DEPTH_MICRO_TILING</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">PIPE_CONFIG</span><span class="p">(</span><span class="n">ADDR_SURF_P8_32x32_8x16</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">TILE_SPLIT</span><span class="p">(</span><span class="n">split_equal_to_row_size</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">NUM_BANKS</span><span class="p">(</span><span class="n">ADDR_SURF_16_BANK</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_WIDTH</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_WIDTH_1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_HEIGHT</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_HEIGHT_4</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MACRO_TILE_ASPECT</span><span class="p">(</span><span class="n">ADDR_SURF_MACRO_ASPECT_2</span><span class="p">));</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">8</span>:  <span class="cm">/* 1D and 1D Array Surfaces */</span>
				<span class="n">gb_tile_moden</span> <span class="o">=</span> <span class="p">(</span><span class="n">ARRAY_MODE</span><span class="p">(</span><span class="n">ARRAY_LINEAR_ALIGNED</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MICRO_TILE_MODE</span><span class="p">(</span><span class="n">ADDR_SURF_DISPLAY_MICRO_TILING</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">PIPE_CONFIG</span><span class="p">(</span><span class="n">ADDR_SURF_P8_32x32_8x16</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">TILE_SPLIT</span><span class="p">(</span><span class="n">ADDR_SURF_TILE_SPLIT_64B</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">NUM_BANKS</span><span class="p">(</span><span class="n">ADDR_SURF_16_BANK</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_WIDTH</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_WIDTH_1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_HEIGHT</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_HEIGHT_2</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MACRO_TILE_ASPECT</span><span class="p">(</span><span class="n">ADDR_SURF_MACRO_ASPECT_2</span><span class="p">));</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">9</span>:  <span class="cm">/* Displayable maps. */</span>
				<span class="n">gb_tile_moden</span> <span class="o">=</span> <span class="p">(</span><span class="n">ARRAY_MODE</span><span class="p">(</span><span class="n">ARRAY_1D_TILED_THIN1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MICRO_TILE_MODE</span><span class="p">(</span><span class="n">ADDR_SURF_DISPLAY_MICRO_TILING</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">PIPE_CONFIG</span><span class="p">(</span><span class="n">ADDR_SURF_P8_32x32_8x16</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">TILE_SPLIT</span><span class="p">(</span><span class="n">ADDR_SURF_TILE_SPLIT_64B</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">NUM_BANKS</span><span class="p">(</span><span class="n">ADDR_SURF_16_BANK</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_WIDTH</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_WIDTH_1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_HEIGHT</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_HEIGHT_2</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MACRO_TILE_ASPECT</span><span class="p">(</span><span class="n">ADDR_SURF_MACRO_ASPECT_2</span><span class="p">));</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">10</span>:  <span class="cm">/* Display 8bpp. */</span>
				<span class="n">gb_tile_moden</span> <span class="o">=</span> <span class="p">(</span><span class="n">ARRAY_MODE</span><span class="p">(</span><span class="n">ARRAY_2D_TILED_THIN1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MICRO_TILE_MODE</span><span class="p">(</span><span class="n">ADDR_SURF_DISPLAY_MICRO_TILING</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">PIPE_CONFIG</span><span class="p">(</span><span class="n">ADDR_SURF_P8_32x32_8x16</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">TILE_SPLIT</span><span class="p">(</span><span class="n">ADDR_SURF_TILE_SPLIT_256B</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">NUM_BANKS</span><span class="p">(</span><span class="n">ADDR_SURF_16_BANK</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_WIDTH</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_WIDTH_1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_HEIGHT</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_HEIGHT_4</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MACRO_TILE_ASPECT</span><span class="p">(</span><span class="n">ADDR_SURF_MACRO_ASPECT_2</span><span class="p">));</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">11</span>:  <span class="cm">/* Display 16bpp. */</span>
				<span class="n">gb_tile_moden</span> <span class="o">=</span> <span class="p">(</span><span class="n">ARRAY_MODE</span><span class="p">(</span><span class="n">ARRAY_2D_TILED_THIN1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MICRO_TILE_MODE</span><span class="p">(</span><span class="n">ADDR_SURF_DISPLAY_MICRO_TILING</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">PIPE_CONFIG</span><span class="p">(</span><span class="n">ADDR_SURF_P8_32x32_8x16</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">TILE_SPLIT</span><span class="p">(</span><span class="n">ADDR_SURF_TILE_SPLIT_256B</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">NUM_BANKS</span><span class="p">(</span><span class="n">ADDR_SURF_16_BANK</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_WIDTH</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_WIDTH_1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_HEIGHT</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_HEIGHT_2</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MACRO_TILE_ASPECT</span><span class="p">(</span><span class="n">ADDR_SURF_MACRO_ASPECT_2</span><span class="p">));</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">12</span>:  <span class="cm">/* Display 32bpp. */</span>
				<span class="n">gb_tile_moden</span> <span class="o">=</span> <span class="p">(</span><span class="n">ARRAY_MODE</span><span class="p">(</span><span class="n">ARRAY_2D_TILED_THIN1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MICRO_TILE_MODE</span><span class="p">(</span><span class="n">ADDR_SURF_DISPLAY_MICRO_TILING</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">PIPE_CONFIG</span><span class="p">(</span><span class="n">ADDR_SURF_P8_32x32_8x16</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">TILE_SPLIT</span><span class="p">(</span><span class="n">ADDR_SURF_TILE_SPLIT_512B</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">NUM_BANKS</span><span class="p">(</span><span class="n">ADDR_SURF_16_BANK</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_WIDTH</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_WIDTH_1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_HEIGHT</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_HEIGHT_1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MACRO_TILE_ASPECT</span><span class="p">(</span><span class="n">ADDR_SURF_MACRO_ASPECT_1</span><span class="p">));</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">13</span>:  <span class="cm">/* Thin. */</span>
				<span class="n">gb_tile_moden</span> <span class="o">=</span> <span class="p">(</span><span class="n">ARRAY_MODE</span><span class="p">(</span><span class="n">ARRAY_1D_TILED_THIN1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MICRO_TILE_MODE</span><span class="p">(</span><span class="n">ADDR_SURF_THIN_MICRO_TILING</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">PIPE_CONFIG</span><span class="p">(</span><span class="n">ADDR_SURF_P8_32x32_8x16</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">TILE_SPLIT</span><span class="p">(</span><span class="n">ADDR_SURF_TILE_SPLIT_64B</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">NUM_BANKS</span><span class="p">(</span><span class="n">ADDR_SURF_16_BANK</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_WIDTH</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_WIDTH_1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_HEIGHT</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_HEIGHT_2</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MACRO_TILE_ASPECT</span><span class="p">(</span><span class="n">ADDR_SURF_MACRO_ASPECT_2</span><span class="p">));</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">14</span>:  <span class="cm">/* Thin 8 bpp. */</span>
				<span class="n">gb_tile_moden</span> <span class="o">=</span> <span class="p">(</span><span class="n">ARRAY_MODE</span><span class="p">(</span><span class="n">ARRAY_2D_TILED_THIN1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MICRO_TILE_MODE</span><span class="p">(</span><span class="n">ADDR_SURF_THIN_MICRO_TILING</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">PIPE_CONFIG</span><span class="p">(</span><span class="n">ADDR_SURF_P8_32x32_8x16</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">TILE_SPLIT</span><span class="p">(</span><span class="n">ADDR_SURF_TILE_SPLIT_256B</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">NUM_BANKS</span><span class="p">(</span><span class="n">ADDR_SURF_16_BANK</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_WIDTH</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_WIDTH_1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_HEIGHT</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_HEIGHT_4</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MACRO_TILE_ASPECT</span><span class="p">(</span><span class="n">ADDR_SURF_MACRO_ASPECT_1</span><span class="p">));</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">15</span>:  <span class="cm">/* Thin 16 bpp. */</span>
				<span class="n">gb_tile_moden</span> <span class="o">=</span> <span class="p">(</span><span class="n">ARRAY_MODE</span><span class="p">(</span><span class="n">ARRAY_2D_TILED_THIN1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MICRO_TILE_MODE</span><span class="p">(</span><span class="n">ADDR_SURF_THIN_MICRO_TILING</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">PIPE_CONFIG</span><span class="p">(</span><span class="n">ADDR_SURF_P8_32x32_8x16</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">TILE_SPLIT</span><span class="p">(</span><span class="n">ADDR_SURF_TILE_SPLIT_256B</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">NUM_BANKS</span><span class="p">(</span><span class="n">ADDR_SURF_16_BANK</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_WIDTH</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_WIDTH_1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_HEIGHT</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_HEIGHT_2</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MACRO_TILE_ASPECT</span><span class="p">(</span><span class="n">ADDR_SURF_MACRO_ASPECT_1</span><span class="p">));</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">16</span>:  <span class="cm">/* Thin 32 bpp. */</span>
				<span class="n">gb_tile_moden</span> <span class="o">=</span> <span class="p">(</span><span class="n">ARRAY_MODE</span><span class="p">(</span><span class="n">ARRAY_2D_TILED_THIN1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MICRO_TILE_MODE</span><span class="p">(</span><span class="n">ADDR_SURF_THIN_MICRO_TILING</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">PIPE_CONFIG</span><span class="p">(</span><span class="n">ADDR_SURF_P8_32x32_8x16</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">TILE_SPLIT</span><span class="p">(</span><span class="n">ADDR_SURF_TILE_SPLIT_512B</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">NUM_BANKS</span><span class="p">(</span><span class="n">ADDR_SURF_16_BANK</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_WIDTH</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_WIDTH_1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_HEIGHT</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_HEIGHT_1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MACRO_TILE_ASPECT</span><span class="p">(</span><span class="n">ADDR_SURF_MACRO_ASPECT_1</span><span class="p">));</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">17</span>:  <span class="cm">/* Thin 64 bpp. */</span>
				<span class="n">gb_tile_moden</span> <span class="o">=</span> <span class="p">(</span><span class="n">ARRAY_MODE</span><span class="p">(</span><span class="n">ARRAY_2D_TILED_THIN1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MICRO_TILE_MODE</span><span class="p">(</span><span class="n">ADDR_SURF_THIN_MICRO_TILING</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">PIPE_CONFIG</span><span class="p">(</span><span class="n">ADDR_SURF_P8_32x32_8x16</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">TILE_SPLIT</span><span class="p">(</span><span class="n">split_equal_to_row_size</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">NUM_BANKS</span><span class="p">(</span><span class="n">ADDR_SURF_16_BANK</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_WIDTH</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_WIDTH_1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_HEIGHT</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_HEIGHT_1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MACRO_TILE_ASPECT</span><span class="p">(</span><span class="n">ADDR_SURF_MACRO_ASPECT_1</span><span class="p">));</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">21</span>:  <span class="cm">/* 8 bpp PRT. */</span>
				<span class="n">gb_tile_moden</span> <span class="o">=</span> <span class="p">(</span><span class="n">ARRAY_MODE</span><span class="p">(</span><span class="n">ARRAY_2D_TILED_THIN1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MICRO_TILE_MODE</span><span class="p">(</span><span class="n">ADDR_SURF_THIN_MICRO_TILING</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">PIPE_CONFIG</span><span class="p">(</span><span class="n">ADDR_SURF_P8_32x32_8x16</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">TILE_SPLIT</span><span class="p">(</span><span class="n">ADDR_SURF_TILE_SPLIT_256B</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">NUM_BANKS</span><span class="p">(</span><span class="n">ADDR_SURF_16_BANK</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_WIDTH</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_WIDTH_2</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_HEIGHT</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_HEIGHT_4</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MACRO_TILE_ASPECT</span><span class="p">(</span><span class="n">ADDR_SURF_MACRO_ASPECT_2</span><span class="p">));</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">22</span>:  <span class="cm">/* 16 bpp PRT */</span>
				<span class="n">gb_tile_moden</span> <span class="o">=</span> <span class="p">(</span><span class="n">ARRAY_MODE</span><span class="p">(</span><span class="n">ARRAY_2D_TILED_THIN1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MICRO_TILE_MODE</span><span class="p">(</span><span class="n">ADDR_SURF_THIN_MICRO_TILING</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">PIPE_CONFIG</span><span class="p">(</span><span class="n">ADDR_SURF_P8_32x32_8x16</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">TILE_SPLIT</span><span class="p">(</span><span class="n">ADDR_SURF_TILE_SPLIT_256B</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">NUM_BANKS</span><span class="p">(</span><span class="n">ADDR_SURF_16_BANK</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_WIDTH</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_WIDTH_1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_HEIGHT</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_HEIGHT_4</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MACRO_TILE_ASPECT</span><span class="p">(</span><span class="n">ADDR_SURF_MACRO_ASPECT_4</span><span class="p">));</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">23</span>:  <span class="cm">/* 32 bpp PRT */</span>
				<span class="n">gb_tile_moden</span> <span class="o">=</span> <span class="p">(</span><span class="n">ARRAY_MODE</span><span class="p">(</span><span class="n">ARRAY_2D_TILED_THIN1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MICRO_TILE_MODE</span><span class="p">(</span><span class="n">ADDR_SURF_THIN_MICRO_TILING</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">PIPE_CONFIG</span><span class="p">(</span><span class="n">ADDR_SURF_P8_32x32_8x16</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">TILE_SPLIT</span><span class="p">(</span><span class="n">ADDR_SURF_TILE_SPLIT_256B</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">NUM_BANKS</span><span class="p">(</span><span class="n">ADDR_SURF_16_BANK</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_WIDTH</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_WIDTH_1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_HEIGHT</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_HEIGHT_2</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MACRO_TILE_ASPECT</span><span class="p">(</span><span class="n">ADDR_SURF_MACRO_ASPECT_2</span><span class="p">));</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">24</span>:  <span class="cm">/* 64 bpp PRT */</span>
				<span class="n">gb_tile_moden</span> <span class="o">=</span> <span class="p">(</span><span class="n">ARRAY_MODE</span><span class="p">(</span><span class="n">ARRAY_2D_TILED_THIN1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MICRO_TILE_MODE</span><span class="p">(</span><span class="n">ADDR_SURF_THIN_MICRO_TILING</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">PIPE_CONFIG</span><span class="p">(</span><span class="n">ADDR_SURF_P8_32x32_8x16</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">TILE_SPLIT</span><span class="p">(</span><span class="n">ADDR_SURF_TILE_SPLIT_512B</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">NUM_BANKS</span><span class="p">(</span><span class="n">ADDR_SURF_16_BANK</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_WIDTH</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_WIDTH_1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_HEIGHT</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_HEIGHT_1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MACRO_TILE_ASPECT</span><span class="p">(</span><span class="n">ADDR_SURF_MACRO_ASPECT_2</span><span class="p">));</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">25</span>:  <span class="cm">/* 128 bpp PRT */</span>
				<span class="n">gb_tile_moden</span> <span class="o">=</span> <span class="p">(</span><span class="n">ARRAY_MODE</span><span class="p">(</span><span class="n">ARRAY_2D_TILED_THIN1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MICRO_TILE_MODE</span><span class="p">(</span><span class="n">ADDR_SURF_THIN_MICRO_TILING</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">PIPE_CONFIG</span><span class="p">(</span><span class="n">ADDR_SURF_P8_32x32_8x16</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">TILE_SPLIT</span><span class="p">(</span><span class="n">ADDR_SURF_TILE_SPLIT_1KB</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">NUM_BANKS</span><span class="p">(</span><span class="n">ADDR_SURF_8_BANK</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_WIDTH</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_WIDTH_1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_HEIGHT</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_HEIGHT_1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MACRO_TILE_ASPECT</span><span class="p">(</span><span class="n">ADDR_SURF_MACRO_ASPECT_1</span><span class="p">));</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="nl">default:</span>
				<span class="n">gb_tile_moden</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">GB_TILE_MODE0</span> <span class="o">+</span> <span class="p">(</span><span class="n">reg_offset</span> <span class="o">*</span> <span class="mi">4</span><span class="p">),</span> <span class="n">gb_tile_moden</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_VERDE</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">reg_offset</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">reg_offset</span> <span class="o">&lt;</span> <span class="n">num_tile_mode_states</span><span class="p">;</span> <span class="n">reg_offset</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">switch</span> <span class="p">(</span><span class="n">reg_offset</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">case</span> <span class="mi">0</span>:  <span class="cm">/* non-AA compressed depth or any compressed stencil */</span>
				<span class="n">gb_tile_moden</span> <span class="o">=</span> <span class="p">(</span><span class="n">ARRAY_MODE</span><span class="p">(</span><span class="n">ARRAY_2D_TILED_THIN1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MICRO_TILE_MODE</span><span class="p">(</span><span class="n">ADDR_SURF_DEPTH_MICRO_TILING</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">PIPE_CONFIG</span><span class="p">(</span><span class="n">ADDR_SURF_P4_8x16</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">TILE_SPLIT</span><span class="p">(</span><span class="n">ADDR_SURF_TILE_SPLIT_64B</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">NUM_BANKS</span><span class="p">(</span><span class="n">ADDR_SURF_16_BANK</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_WIDTH</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_WIDTH_1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_HEIGHT</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_HEIGHT_4</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MACRO_TILE_ASPECT</span><span class="p">(</span><span class="n">ADDR_SURF_MACRO_ASPECT_4</span><span class="p">));</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">1</span>:  <span class="cm">/* 2xAA/4xAA compressed depth only */</span>
				<span class="n">gb_tile_moden</span> <span class="o">=</span> <span class="p">(</span><span class="n">ARRAY_MODE</span><span class="p">(</span><span class="n">ARRAY_2D_TILED_THIN1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MICRO_TILE_MODE</span><span class="p">(</span><span class="n">ADDR_SURF_DEPTH_MICRO_TILING</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">PIPE_CONFIG</span><span class="p">(</span><span class="n">ADDR_SURF_P4_8x16</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">TILE_SPLIT</span><span class="p">(</span><span class="n">ADDR_SURF_TILE_SPLIT_128B</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">NUM_BANKS</span><span class="p">(</span><span class="n">ADDR_SURF_16_BANK</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_WIDTH</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_WIDTH_1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_HEIGHT</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_HEIGHT_4</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MACRO_TILE_ASPECT</span><span class="p">(</span><span class="n">ADDR_SURF_MACRO_ASPECT_4</span><span class="p">));</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">2</span>:  <span class="cm">/* 8xAA compressed depth only */</span>
				<span class="n">gb_tile_moden</span> <span class="o">=</span> <span class="p">(</span><span class="n">ARRAY_MODE</span><span class="p">(</span><span class="n">ARRAY_2D_TILED_THIN1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MICRO_TILE_MODE</span><span class="p">(</span><span class="n">ADDR_SURF_DEPTH_MICRO_TILING</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">PIPE_CONFIG</span><span class="p">(</span><span class="n">ADDR_SURF_P4_8x16</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">TILE_SPLIT</span><span class="p">(</span><span class="n">ADDR_SURF_TILE_SPLIT_256B</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">NUM_BANKS</span><span class="p">(</span><span class="n">ADDR_SURF_16_BANK</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_WIDTH</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_WIDTH_1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_HEIGHT</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_HEIGHT_4</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MACRO_TILE_ASPECT</span><span class="p">(</span><span class="n">ADDR_SURF_MACRO_ASPECT_4</span><span class="p">));</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">3</span>:  <span class="cm">/* 2xAA/4xAA compressed depth with stencil (for depth buffer) */</span>
				<span class="n">gb_tile_moden</span> <span class="o">=</span> <span class="p">(</span><span class="n">ARRAY_MODE</span><span class="p">(</span><span class="n">ARRAY_2D_TILED_THIN1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MICRO_TILE_MODE</span><span class="p">(</span><span class="n">ADDR_SURF_DEPTH_MICRO_TILING</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">PIPE_CONFIG</span><span class="p">(</span><span class="n">ADDR_SURF_P4_8x16</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">TILE_SPLIT</span><span class="p">(</span><span class="n">ADDR_SURF_TILE_SPLIT_128B</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">NUM_BANKS</span><span class="p">(</span><span class="n">ADDR_SURF_16_BANK</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_WIDTH</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_WIDTH_1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_HEIGHT</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_HEIGHT_4</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MACRO_TILE_ASPECT</span><span class="p">(</span><span class="n">ADDR_SURF_MACRO_ASPECT_4</span><span class="p">));</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">4</span>:  <span class="cm">/* Maps w/ a dimension less than the 2D macro-tile dimensions (for mipmapped depth textures) */</span>
				<span class="n">gb_tile_moden</span> <span class="o">=</span> <span class="p">(</span><span class="n">ARRAY_MODE</span><span class="p">(</span><span class="n">ARRAY_1D_TILED_THIN1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MICRO_TILE_MODE</span><span class="p">(</span><span class="n">ADDR_SURF_DEPTH_MICRO_TILING</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">PIPE_CONFIG</span><span class="p">(</span><span class="n">ADDR_SURF_P4_8x16</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">TILE_SPLIT</span><span class="p">(</span><span class="n">ADDR_SURF_TILE_SPLIT_64B</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">NUM_BANKS</span><span class="p">(</span><span class="n">ADDR_SURF_16_BANK</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_WIDTH</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_WIDTH_1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_HEIGHT</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_HEIGHT_2</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MACRO_TILE_ASPECT</span><span class="p">(</span><span class="n">ADDR_SURF_MACRO_ASPECT_2</span><span class="p">));</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">5</span>:  <span class="cm">/* Uncompressed 16bpp depth - and stencil buffer allocated with it */</span>
				<span class="n">gb_tile_moden</span> <span class="o">=</span> <span class="p">(</span><span class="n">ARRAY_MODE</span><span class="p">(</span><span class="n">ARRAY_2D_TILED_THIN1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MICRO_TILE_MODE</span><span class="p">(</span><span class="n">ADDR_SURF_DEPTH_MICRO_TILING</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">PIPE_CONFIG</span><span class="p">(</span><span class="n">ADDR_SURF_P4_8x16</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">TILE_SPLIT</span><span class="p">(</span><span class="n">split_equal_to_row_size</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">NUM_BANKS</span><span class="p">(</span><span class="n">ADDR_SURF_16_BANK</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_WIDTH</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_WIDTH_1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_HEIGHT</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_HEIGHT_2</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MACRO_TILE_ASPECT</span><span class="p">(</span><span class="n">ADDR_SURF_MACRO_ASPECT_2</span><span class="p">));</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">6</span>:  <span class="cm">/* Uncompressed 32bpp depth - and stencil buffer allocated with it */</span>
				<span class="n">gb_tile_moden</span> <span class="o">=</span> <span class="p">(</span><span class="n">ARRAY_MODE</span><span class="p">(</span><span class="n">ARRAY_2D_TILED_THIN1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MICRO_TILE_MODE</span><span class="p">(</span><span class="n">ADDR_SURF_DEPTH_MICRO_TILING</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">PIPE_CONFIG</span><span class="p">(</span><span class="n">ADDR_SURF_P4_8x16</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">TILE_SPLIT</span><span class="p">(</span><span class="n">split_equal_to_row_size</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">NUM_BANKS</span><span class="p">(</span><span class="n">ADDR_SURF_16_BANK</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_WIDTH</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_WIDTH_1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_HEIGHT</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_HEIGHT_1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MACRO_TILE_ASPECT</span><span class="p">(</span><span class="n">ADDR_SURF_MACRO_ASPECT_2</span><span class="p">));</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">7</span>:  <span class="cm">/* Uncompressed 8bpp stencil without depth (drivers typically do not use) */</span>
				<span class="n">gb_tile_moden</span> <span class="o">=</span> <span class="p">(</span><span class="n">ARRAY_MODE</span><span class="p">(</span><span class="n">ARRAY_2D_TILED_THIN1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MICRO_TILE_MODE</span><span class="p">(</span><span class="n">ADDR_SURF_DEPTH_MICRO_TILING</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">PIPE_CONFIG</span><span class="p">(</span><span class="n">ADDR_SURF_P4_8x16</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">TILE_SPLIT</span><span class="p">(</span><span class="n">split_equal_to_row_size</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">NUM_BANKS</span><span class="p">(</span><span class="n">ADDR_SURF_16_BANK</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_WIDTH</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_WIDTH_1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_HEIGHT</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_HEIGHT_4</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MACRO_TILE_ASPECT</span><span class="p">(</span><span class="n">ADDR_SURF_MACRO_ASPECT_4</span><span class="p">));</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">8</span>:  <span class="cm">/* 1D and 1D Array Surfaces */</span>
				<span class="n">gb_tile_moden</span> <span class="o">=</span> <span class="p">(</span><span class="n">ARRAY_MODE</span><span class="p">(</span><span class="n">ARRAY_LINEAR_ALIGNED</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MICRO_TILE_MODE</span><span class="p">(</span><span class="n">ADDR_SURF_DISPLAY_MICRO_TILING</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">PIPE_CONFIG</span><span class="p">(</span><span class="n">ADDR_SURF_P4_8x16</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">TILE_SPLIT</span><span class="p">(</span><span class="n">ADDR_SURF_TILE_SPLIT_64B</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">NUM_BANKS</span><span class="p">(</span><span class="n">ADDR_SURF_16_BANK</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_WIDTH</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_WIDTH_1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_HEIGHT</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_HEIGHT_2</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MACRO_TILE_ASPECT</span><span class="p">(</span><span class="n">ADDR_SURF_MACRO_ASPECT_2</span><span class="p">));</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">9</span>:  <span class="cm">/* Displayable maps. */</span>
				<span class="n">gb_tile_moden</span> <span class="o">=</span> <span class="p">(</span><span class="n">ARRAY_MODE</span><span class="p">(</span><span class="n">ARRAY_1D_TILED_THIN1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MICRO_TILE_MODE</span><span class="p">(</span><span class="n">ADDR_SURF_DISPLAY_MICRO_TILING</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">PIPE_CONFIG</span><span class="p">(</span><span class="n">ADDR_SURF_P4_8x16</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">TILE_SPLIT</span><span class="p">(</span><span class="n">ADDR_SURF_TILE_SPLIT_64B</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">NUM_BANKS</span><span class="p">(</span><span class="n">ADDR_SURF_16_BANK</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_WIDTH</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_WIDTH_1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_HEIGHT</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_HEIGHT_2</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MACRO_TILE_ASPECT</span><span class="p">(</span><span class="n">ADDR_SURF_MACRO_ASPECT_2</span><span class="p">));</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">10</span>:  <span class="cm">/* Display 8bpp. */</span>
				<span class="n">gb_tile_moden</span> <span class="o">=</span> <span class="p">(</span><span class="n">ARRAY_MODE</span><span class="p">(</span><span class="n">ARRAY_2D_TILED_THIN1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MICRO_TILE_MODE</span><span class="p">(</span><span class="n">ADDR_SURF_DISPLAY_MICRO_TILING</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">PIPE_CONFIG</span><span class="p">(</span><span class="n">ADDR_SURF_P4_8x16</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">TILE_SPLIT</span><span class="p">(</span><span class="n">ADDR_SURF_TILE_SPLIT_256B</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">NUM_BANKS</span><span class="p">(</span><span class="n">ADDR_SURF_16_BANK</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_WIDTH</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_WIDTH_1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_HEIGHT</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_HEIGHT_4</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MACRO_TILE_ASPECT</span><span class="p">(</span><span class="n">ADDR_SURF_MACRO_ASPECT_4</span><span class="p">));</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">11</span>:  <span class="cm">/* Display 16bpp. */</span>
				<span class="n">gb_tile_moden</span> <span class="o">=</span> <span class="p">(</span><span class="n">ARRAY_MODE</span><span class="p">(</span><span class="n">ARRAY_2D_TILED_THIN1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MICRO_TILE_MODE</span><span class="p">(</span><span class="n">ADDR_SURF_DISPLAY_MICRO_TILING</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">PIPE_CONFIG</span><span class="p">(</span><span class="n">ADDR_SURF_P4_8x16</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">TILE_SPLIT</span><span class="p">(</span><span class="n">ADDR_SURF_TILE_SPLIT_256B</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">NUM_BANKS</span><span class="p">(</span><span class="n">ADDR_SURF_16_BANK</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_WIDTH</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_WIDTH_1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_HEIGHT</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_HEIGHT_2</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MACRO_TILE_ASPECT</span><span class="p">(</span><span class="n">ADDR_SURF_MACRO_ASPECT_2</span><span class="p">));</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">12</span>:  <span class="cm">/* Display 32bpp. */</span>
				<span class="n">gb_tile_moden</span> <span class="o">=</span> <span class="p">(</span><span class="n">ARRAY_MODE</span><span class="p">(</span><span class="n">ARRAY_2D_TILED_THIN1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MICRO_TILE_MODE</span><span class="p">(</span><span class="n">ADDR_SURF_DISPLAY_MICRO_TILING</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">PIPE_CONFIG</span><span class="p">(</span><span class="n">ADDR_SURF_P4_8x16</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">TILE_SPLIT</span><span class="p">(</span><span class="n">ADDR_SURF_TILE_SPLIT_512B</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">NUM_BANKS</span><span class="p">(</span><span class="n">ADDR_SURF_16_BANK</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_WIDTH</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_WIDTH_1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_HEIGHT</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_HEIGHT_1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MACRO_TILE_ASPECT</span><span class="p">(</span><span class="n">ADDR_SURF_MACRO_ASPECT_2</span><span class="p">));</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">13</span>:  <span class="cm">/* Thin. */</span>
				<span class="n">gb_tile_moden</span> <span class="o">=</span> <span class="p">(</span><span class="n">ARRAY_MODE</span><span class="p">(</span><span class="n">ARRAY_1D_TILED_THIN1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MICRO_TILE_MODE</span><span class="p">(</span><span class="n">ADDR_SURF_THIN_MICRO_TILING</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">PIPE_CONFIG</span><span class="p">(</span><span class="n">ADDR_SURF_P4_8x16</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">TILE_SPLIT</span><span class="p">(</span><span class="n">ADDR_SURF_TILE_SPLIT_64B</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">NUM_BANKS</span><span class="p">(</span><span class="n">ADDR_SURF_16_BANK</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_WIDTH</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_WIDTH_1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_HEIGHT</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_HEIGHT_2</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MACRO_TILE_ASPECT</span><span class="p">(</span><span class="n">ADDR_SURF_MACRO_ASPECT_2</span><span class="p">));</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">14</span>:  <span class="cm">/* Thin 8 bpp. */</span>
				<span class="n">gb_tile_moden</span> <span class="o">=</span> <span class="p">(</span><span class="n">ARRAY_MODE</span><span class="p">(</span><span class="n">ARRAY_2D_TILED_THIN1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MICRO_TILE_MODE</span><span class="p">(</span><span class="n">ADDR_SURF_THIN_MICRO_TILING</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">PIPE_CONFIG</span><span class="p">(</span><span class="n">ADDR_SURF_P4_8x16</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">TILE_SPLIT</span><span class="p">(</span><span class="n">ADDR_SURF_TILE_SPLIT_256B</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">NUM_BANKS</span><span class="p">(</span><span class="n">ADDR_SURF_16_BANK</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_WIDTH</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_WIDTH_1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_HEIGHT</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_HEIGHT_4</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MACRO_TILE_ASPECT</span><span class="p">(</span><span class="n">ADDR_SURF_MACRO_ASPECT_2</span><span class="p">));</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">15</span>:  <span class="cm">/* Thin 16 bpp. */</span>
				<span class="n">gb_tile_moden</span> <span class="o">=</span> <span class="p">(</span><span class="n">ARRAY_MODE</span><span class="p">(</span><span class="n">ARRAY_2D_TILED_THIN1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MICRO_TILE_MODE</span><span class="p">(</span><span class="n">ADDR_SURF_THIN_MICRO_TILING</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">PIPE_CONFIG</span><span class="p">(</span><span class="n">ADDR_SURF_P4_8x16</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">TILE_SPLIT</span><span class="p">(</span><span class="n">ADDR_SURF_TILE_SPLIT_256B</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">NUM_BANKS</span><span class="p">(</span><span class="n">ADDR_SURF_16_BANK</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_WIDTH</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_WIDTH_1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_HEIGHT</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_HEIGHT_2</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MACRO_TILE_ASPECT</span><span class="p">(</span><span class="n">ADDR_SURF_MACRO_ASPECT_2</span><span class="p">));</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">16</span>:  <span class="cm">/* Thin 32 bpp. */</span>
				<span class="n">gb_tile_moden</span> <span class="o">=</span> <span class="p">(</span><span class="n">ARRAY_MODE</span><span class="p">(</span><span class="n">ARRAY_2D_TILED_THIN1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MICRO_TILE_MODE</span><span class="p">(</span><span class="n">ADDR_SURF_THIN_MICRO_TILING</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">PIPE_CONFIG</span><span class="p">(</span><span class="n">ADDR_SURF_P4_8x16</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">TILE_SPLIT</span><span class="p">(</span><span class="n">ADDR_SURF_TILE_SPLIT_512B</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">NUM_BANKS</span><span class="p">(</span><span class="n">ADDR_SURF_16_BANK</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_WIDTH</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_WIDTH_1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_HEIGHT</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_HEIGHT_1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MACRO_TILE_ASPECT</span><span class="p">(</span><span class="n">ADDR_SURF_MACRO_ASPECT_2</span><span class="p">));</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">17</span>:  <span class="cm">/* Thin 64 bpp. */</span>
				<span class="n">gb_tile_moden</span> <span class="o">=</span> <span class="p">(</span><span class="n">ARRAY_MODE</span><span class="p">(</span><span class="n">ARRAY_2D_TILED_THIN1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MICRO_TILE_MODE</span><span class="p">(</span><span class="n">ADDR_SURF_THIN_MICRO_TILING</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">PIPE_CONFIG</span><span class="p">(</span><span class="n">ADDR_SURF_P4_8x16</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">TILE_SPLIT</span><span class="p">(</span><span class="n">split_equal_to_row_size</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">NUM_BANKS</span><span class="p">(</span><span class="n">ADDR_SURF_16_BANK</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_WIDTH</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_WIDTH_1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_HEIGHT</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_HEIGHT_1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MACRO_TILE_ASPECT</span><span class="p">(</span><span class="n">ADDR_SURF_MACRO_ASPECT_2</span><span class="p">));</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">21</span>:  <span class="cm">/* 8 bpp PRT. */</span>
				<span class="n">gb_tile_moden</span> <span class="o">=</span> <span class="p">(</span><span class="n">ARRAY_MODE</span><span class="p">(</span><span class="n">ARRAY_2D_TILED_THIN1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MICRO_TILE_MODE</span><span class="p">(</span><span class="n">ADDR_SURF_THIN_MICRO_TILING</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">PIPE_CONFIG</span><span class="p">(</span><span class="n">ADDR_SURF_P8_32x32_8x16</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">TILE_SPLIT</span><span class="p">(</span><span class="n">ADDR_SURF_TILE_SPLIT_256B</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">NUM_BANKS</span><span class="p">(</span><span class="n">ADDR_SURF_16_BANK</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_WIDTH</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_WIDTH_2</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_HEIGHT</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_HEIGHT_4</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MACRO_TILE_ASPECT</span><span class="p">(</span><span class="n">ADDR_SURF_MACRO_ASPECT_2</span><span class="p">));</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">22</span>:  <span class="cm">/* 16 bpp PRT */</span>
				<span class="n">gb_tile_moden</span> <span class="o">=</span> <span class="p">(</span><span class="n">ARRAY_MODE</span><span class="p">(</span><span class="n">ARRAY_2D_TILED_THIN1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MICRO_TILE_MODE</span><span class="p">(</span><span class="n">ADDR_SURF_THIN_MICRO_TILING</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">PIPE_CONFIG</span><span class="p">(</span><span class="n">ADDR_SURF_P8_32x32_8x16</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">TILE_SPLIT</span><span class="p">(</span><span class="n">ADDR_SURF_TILE_SPLIT_256B</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">NUM_BANKS</span><span class="p">(</span><span class="n">ADDR_SURF_16_BANK</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_WIDTH</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_WIDTH_1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_HEIGHT</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_HEIGHT_4</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MACRO_TILE_ASPECT</span><span class="p">(</span><span class="n">ADDR_SURF_MACRO_ASPECT_4</span><span class="p">));</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">23</span>:  <span class="cm">/* 32 bpp PRT */</span>
				<span class="n">gb_tile_moden</span> <span class="o">=</span> <span class="p">(</span><span class="n">ARRAY_MODE</span><span class="p">(</span><span class="n">ARRAY_2D_TILED_THIN1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MICRO_TILE_MODE</span><span class="p">(</span><span class="n">ADDR_SURF_THIN_MICRO_TILING</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">PIPE_CONFIG</span><span class="p">(</span><span class="n">ADDR_SURF_P8_32x32_8x16</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">TILE_SPLIT</span><span class="p">(</span><span class="n">ADDR_SURF_TILE_SPLIT_256B</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">NUM_BANKS</span><span class="p">(</span><span class="n">ADDR_SURF_16_BANK</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_WIDTH</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_WIDTH_1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_HEIGHT</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_HEIGHT_2</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MACRO_TILE_ASPECT</span><span class="p">(</span><span class="n">ADDR_SURF_MACRO_ASPECT_2</span><span class="p">));</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">24</span>:  <span class="cm">/* 64 bpp PRT */</span>
				<span class="n">gb_tile_moden</span> <span class="o">=</span> <span class="p">(</span><span class="n">ARRAY_MODE</span><span class="p">(</span><span class="n">ARRAY_2D_TILED_THIN1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MICRO_TILE_MODE</span><span class="p">(</span><span class="n">ADDR_SURF_THIN_MICRO_TILING</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">PIPE_CONFIG</span><span class="p">(</span><span class="n">ADDR_SURF_P8_32x32_8x16</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">TILE_SPLIT</span><span class="p">(</span><span class="n">ADDR_SURF_TILE_SPLIT_512B</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">NUM_BANKS</span><span class="p">(</span><span class="n">ADDR_SURF_16_BANK</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_WIDTH</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_WIDTH_1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_HEIGHT</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_HEIGHT_1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MACRO_TILE_ASPECT</span><span class="p">(</span><span class="n">ADDR_SURF_MACRO_ASPECT_2</span><span class="p">));</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">25</span>:  <span class="cm">/* 128 bpp PRT */</span>
				<span class="n">gb_tile_moden</span> <span class="o">=</span> <span class="p">(</span><span class="n">ARRAY_MODE</span><span class="p">(</span><span class="n">ARRAY_2D_TILED_THIN1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MICRO_TILE_MODE</span><span class="p">(</span><span class="n">ADDR_SURF_THIN_MICRO_TILING</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">PIPE_CONFIG</span><span class="p">(</span><span class="n">ADDR_SURF_P8_32x32_8x16</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">TILE_SPLIT</span><span class="p">(</span><span class="n">ADDR_SURF_TILE_SPLIT_1KB</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">NUM_BANKS</span><span class="p">(</span><span class="n">ADDR_SURF_8_BANK</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_WIDTH</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_WIDTH_1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">BANK_HEIGHT</span><span class="p">(</span><span class="n">ADDR_SURF_BANK_HEIGHT_1</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">MACRO_TILE_ASPECT</span><span class="p">(</span><span class="n">ADDR_SURF_MACRO_ASPECT_1</span><span class="p">));</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="nl">default:</span>
				<span class="n">gb_tile_moden</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">GB_TILE_MODE0</span> <span class="o">+</span> <span class="p">(</span><span class="n">reg_offset</span> <span class="o">*</span> <span class="mi">4</span><span class="p">),</span> <span class="n">gb_tile_moden</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;unknown asic: 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">si_select_se_sh</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
			    <span class="n">u32</span> <span class="n">se_num</span><span class="p">,</span> <span class="n">u32</span> <span class="n">sh_num</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">data</span> <span class="o">=</span> <span class="n">INSTANCE_BROADCAST_WRITES</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">se_num</span> <span class="o">==</span> <span class="mh">0xffffffff</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">sh_num</span> <span class="o">==</span> <span class="mh">0xffffffff</span><span class="p">))</span>
		<span class="n">data</span> <span class="o">=</span> <span class="n">SH_BROADCAST_WRITES</span> <span class="o">|</span> <span class="n">SE_BROADCAST_WRITES</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">se_num</span> <span class="o">==</span> <span class="mh">0xffffffff</span><span class="p">)</span>
		<span class="n">data</span> <span class="o">|=</span> <span class="n">SE_BROADCAST_WRITES</span> <span class="o">|</span> <span class="n">SH_INDEX</span><span class="p">(</span><span class="n">sh_num</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">sh_num</span> <span class="o">==</span> <span class="mh">0xffffffff</span><span class="p">)</span>
		<span class="n">data</span> <span class="o">|=</span> <span class="n">SH_BROADCAST_WRITES</span> <span class="o">|</span> <span class="n">SE_INDEX</span><span class="p">(</span><span class="n">se_num</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">data</span> <span class="o">|=</span> <span class="n">SH_INDEX</span><span class="p">(</span><span class="n">sh_num</span><span class="p">)</span> <span class="o">|</span> <span class="n">SE_INDEX</span><span class="p">(</span><span class="n">se_num</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">GRBM_GFX_INDEX</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">si_create_bitmask</span><span class="p">(</span><span class="n">u32</span> <span class="n">bit_width</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">i</span><span class="p">,</span> <span class="n">mask</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">bit_width</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mask</span> <span class="o">&lt;&lt;=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">mask</span> <span class="o">|=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">mask</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">si_get_cu_enabled</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">cu_per_sh</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">data</span><span class="p">,</span> <span class="n">mask</span><span class="p">;</span>

	<span class="n">data</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">CC_GC_SHADER_ARRAY_CONFIG</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">data</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">data</span> <span class="o">&amp;=</span> <span class="n">INACTIVE_CUS_MASK</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">data</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">data</span> <span class="o">|=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">GC_USER_SHADER_ARRAY_CONFIG</span><span class="p">);</span>

	<span class="n">data</span> <span class="o">&gt;&gt;=</span> <span class="n">INACTIVE_CUS_SHIFT</span><span class="p">;</span>

	<span class="n">mask</span> <span class="o">=</span> <span class="n">si_create_bitmask</span><span class="p">(</span><span class="n">cu_per_sh</span><span class="p">);</span>

	<span class="k">return</span> <span class="o">~</span><span class="n">data</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">si_setup_spi</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
			 <span class="n">u32</span> <span class="n">se_num</span><span class="p">,</span> <span class="n">u32</span> <span class="n">sh_per_se</span><span class="p">,</span>
			 <span class="n">u32</span> <span class="n">cu_per_sh</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">,</span> <span class="n">k</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">data</span><span class="p">,</span> <span class="n">mask</span><span class="p">,</span> <span class="n">active_cu</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">se_num</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="n">sh_per_se</span><span class="p">;</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">si_select_se_sh</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">);</span>
			<span class="n">data</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">SPI_STATIC_THREAD_MGMT_3</span><span class="p">);</span>
			<span class="n">active_cu</span> <span class="o">=</span> <span class="n">si_get_cu_enabled</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">cu_per_sh</span><span class="p">);</span>

			<span class="n">mask</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">k</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">k</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">;</span> <span class="n">k</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">mask</span> <span class="o">&lt;&lt;=</span> <span class="n">k</span><span class="p">;</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">active_cu</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">data</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
					<span class="n">WREG32</span><span class="p">(</span><span class="n">SPI_STATIC_THREAD_MGMT_3</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
					<span class="k">break</span><span class="p">;</span>
				<span class="p">}</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">si_select_se_sh</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">si_get_rb_disabled</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
			      <span class="n">u32</span> <span class="n">max_rb_num</span><span class="p">,</span> <span class="n">u32</span> <span class="n">se_num</span><span class="p">,</span>
			      <span class="n">u32</span> <span class="n">sh_per_se</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">data</span><span class="p">,</span> <span class="n">mask</span><span class="p">;</span>

	<span class="n">data</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">CC_RB_BACKEND_DISABLE</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">data</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">data</span> <span class="o">&amp;=</span> <span class="n">BACKEND_DISABLE_MASK</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">data</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">data</span> <span class="o">|=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">GC_USER_RB_BACKEND_DISABLE</span><span class="p">);</span>

	<span class="n">data</span> <span class="o">&gt;&gt;=</span> <span class="n">BACKEND_DISABLE_SHIFT</span><span class="p">;</span>

	<span class="n">mask</span> <span class="o">=</span> <span class="n">si_create_bitmask</span><span class="p">(</span><span class="n">max_rb_num</span> <span class="o">/</span> <span class="n">se_num</span> <span class="o">/</span> <span class="n">sh_per_se</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">data</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">si_setup_rb</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
			<span class="n">u32</span> <span class="n">se_num</span><span class="p">,</span> <span class="n">u32</span> <span class="n">sh_per_se</span><span class="p">,</span>
			<span class="n">u32</span> <span class="n">max_rb_num</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">data</span><span class="p">,</span> <span class="n">mask</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">disabled_rbs</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">enabled_rbs</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">se_num</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="n">sh_per_se</span><span class="p">;</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">si_select_se_sh</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">);</span>
			<span class="n">data</span> <span class="o">=</span> <span class="n">si_get_rb_disabled</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">max_rb_num</span><span class="p">,</span> <span class="n">se_num</span><span class="p">,</span> <span class="n">sh_per_se</span><span class="p">);</span>
			<span class="n">disabled_rbs</span> <span class="o">|=</span> <span class="n">data</span> <span class="o">&lt;&lt;</span> <span class="p">((</span><span class="n">i</span> <span class="o">*</span> <span class="n">sh_per_se</span> <span class="o">+</span> <span class="n">j</span><span class="p">)</span> <span class="o">*</span> <span class="n">TAHITI_RB_BITMAP_WIDTH_PER_SH</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">si_select_se_sh</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>

	<span class="n">mask</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">max_rb_num</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">disabled_rbs</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">))</span>
			<span class="n">enabled_rbs</span> <span class="o">|=</span> <span class="n">mask</span><span class="p">;</span>
		<span class="n">mask</span> <span class="o">&lt;&lt;=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">se_num</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">si_select_se_sh</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>
		<span class="n">data</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="n">sh_per_se</span><span class="p">;</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">switch</span> <span class="p">(</span><span class="n">enabled_rbs</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">case</span> <span class="mi">1</span>:
				<span class="n">data</span> <span class="o">|=</span> <span class="p">(</span><span class="n">RASTER_CONFIG_RB_MAP_0</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="n">sh_per_se</span> <span class="o">+</span> <span class="n">j</span><span class="p">)</span> <span class="o">*</span> <span class="mi">2</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">2</span>:
				<span class="n">data</span> <span class="o">|=</span> <span class="p">(</span><span class="n">RASTER_CONFIG_RB_MAP_3</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="n">sh_per_se</span> <span class="o">+</span> <span class="n">j</span><span class="p">)</span> <span class="o">*</span> <span class="mi">2</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">3</span>:
			<span class="nl">default:</span>
				<span class="n">data</span> <span class="o">|=</span> <span class="p">(</span><span class="n">RASTER_CONFIG_RB_MAP_2</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="n">sh_per_se</span> <span class="o">+</span> <span class="n">j</span><span class="p">)</span> <span class="o">*</span> <span class="mi">2</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="n">enabled_rbs</span> <span class="o">&gt;&gt;=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">PA_SC_RASTER_CONFIG</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">si_select_se_sh</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">si_gpu_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">gb_addr_config</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mc_shared_chmap</span><span class="p">,</span> <span class="n">mc_arb_ramcfg</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sx_debug_1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hdp_host_path_cntl</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CHIP_TAHITI</span>:
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">max_shader_engines</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">max_tile_pipes</span> <span class="o">=</span> <span class="mi">12</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">max_cu_per_sh</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">max_sh_per_se</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">max_backends_per_se</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">max_texture_channel_caches</span> <span class="o">=</span> <span class="mi">12</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">max_gprs</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">max_gs_threads</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">max_hw_contexts</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>

		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">sc_prim_fifo_size_frontend</span> <span class="o">=</span> <span class="mh">0x20</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">sc_prim_fifo_size_backend</span> <span class="o">=</span> <span class="mh">0x100</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">sc_hiz_tile_fifo_size</span> <span class="o">=</span> <span class="mh">0x30</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">sc_earlyz_tile_fifo_size</span> <span class="o">=</span> <span class="mh">0x130</span><span class="p">;</span>
		<span class="n">gb_addr_config</span> <span class="o">=</span> <span class="n">TAHITI_GB_ADDR_CONFIG_GOLDEN</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_PITCAIRN</span>:
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">max_shader_engines</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">max_tile_pipes</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">max_cu_per_sh</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">max_sh_per_se</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">max_backends_per_se</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">max_texture_channel_caches</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">max_gprs</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">max_gs_threads</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">max_hw_contexts</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>

		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">sc_prim_fifo_size_frontend</span> <span class="o">=</span> <span class="mh">0x20</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">sc_prim_fifo_size_backend</span> <span class="o">=</span> <span class="mh">0x100</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">sc_hiz_tile_fifo_size</span> <span class="o">=</span> <span class="mh">0x30</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">sc_earlyz_tile_fifo_size</span> <span class="o">=</span> <span class="mh">0x130</span><span class="p">;</span>
		<span class="n">gb_addr_config</span> <span class="o">=</span> <span class="n">TAHITI_GB_ADDR_CONFIG_GOLDEN</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_VERDE</span>:
	<span class="nl">default:</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">max_shader_engines</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">max_tile_pipes</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">max_cu_per_sh</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">max_sh_per_se</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">max_backends_per_se</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">max_texture_channel_caches</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">max_gprs</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">max_gs_threads</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">max_hw_contexts</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>

		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">sc_prim_fifo_size_frontend</span> <span class="o">=</span> <span class="mh">0x20</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">sc_prim_fifo_size_backend</span> <span class="o">=</span> <span class="mh">0x40</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">sc_hiz_tile_fifo_size</span> <span class="o">=</span> <span class="mh">0x30</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">sc_earlyz_tile_fifo_size</span> <span class="o">=</span> <span class="mh">0x130</span><span class="p">;</span>
		<span class="n">gb_addr_config</span> <span class="o">=</span> <span class="n">VERDE_GB_ADDR_CONFIG_GOLDEN</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Initialize HDP */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">,</span> <span class="n">j</span> <span class="o">+=</span> <span class="mh">0x18</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">((</span><span class="mh">0x2c14</span> <span class="o">+</span> <span class="n">j</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">((</span><span class="mh">0x2c18</span> <span class="o">+</span> <span class="n">j</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">((</span><span class="mh">0x2c1c</span> <span class="o">+</span> <span class="n">j</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">((</span><span class="mh">0x2c20</span> <span class="o">+</span> <span class="n">j</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">((</span><span class="mh">0x2c24</span> <span class="o">+</span> <span class="n">j</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">GRBM_CNTL</span><span class="p">,</span> <span class="n">GRBM_READ_TIMEOUT</span><span class="p">(</span><span class="mh">0xff</span><span class="p">));</span>

	<span class="n">evergreen_fix_pci_max_read_req_size</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">BIF_FB_EN</span><span class="p">,</span> <span class="n">FB_READ_EN</span> <span class="o">|</span> <span class="n">FB_WRITE_EN</span><span class="p">);</span>

	<span class="n">mc_shared_chmap</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">MC_SHARED_CHMAP</span><span class="p">);</span>
	<span class="n">mc_arb_ramcfg</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">MC_ARB_RAMCFG</span><span class="p">);</span>

	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">num_tile_pipes</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">max_tile_pipes</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">mem_max_burst_length_bytes</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="p">(</span><span class="n">mc_arb_ramcfg</span> <span class="o">&amp;</span> <span class="n">NOOFCOLS_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">NOOFCOLS_SHIFT</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">mem_row_size_in_kb</span> <span class="o">=</span> <span class="p">(</span><span class="mi">4</span> <span class="o">*</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">8</span> <span class="o">+</span> <span class="n">tmp</span><span class="p">)))</span> <span class="o">/</span> <span class="mi">1024</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">mem_row_size_in_kb</span> <span class="o">&gt;</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">mem_row_size_in_kb</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="cm">/* XXX use MC settings? */</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">shader_engine_tile_size</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">num_gpus</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">multi_gpu_tile_size</span> <span class="o">=</span> <span class="mi">64</span><span class="p">;</span>

	<span class="cm">/* fix up row size */</span>
	<span class="n">gb_addr_config</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">ROW_SIZE_MASK</span><span class="p">;</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">mem_row_size_in_kb</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">1</span>:
	<span class="nl">default:</span>
		<span class="n">gb_addr_config</span> <span class="o">|=</span> <span class="n">ROW_SIZE</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="n">gb_addr_config</span> <span class="o">|=</span> <span class="n">ROW_SIZE</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">4</span>:
		<span class="n">gb_addr_config</span> <span class="o">|=</span> <span class="n">ROW_SIZE</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* setup tiling info dword.  gb_addr_config is not adequate since it does</span>
<span class="cm">	 * not have bank info, so create a custom tiling dword.</span>
<span class="cm">	 * bits 3:0   num_pipes</span>
<span class="cm">	 * bits 7:4   num_banks</span>
<span class="cm">	 * bits 11:8  group_size</span>
<span class="cm">	 * bits 15:12 row_size</span>
<span class="cm">	 */</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">tile_config</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">num_tile_pipes</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">tile_config</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">tile_config</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">4</span>:
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">tile_config</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">2</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">8</span>:
	<span class="nl">default:</span>
		<span class="cm">/* XXX what about 12? */</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">tile_config</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">3</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">mc_arb_ramcfg</span> <span class="o">&amp;</span> <span class="n">NOOFBANK_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">NOOFBANK_SHIFT</span><span class="p">)</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">tile_config</span> <span class="o">|=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">tile_config</span> <span class="o">|=</span> <span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">tile_config</span> <span class="o">|=</span>
		<span class="p">((</span><span class="n">gb_addr_config</span> <span class="o">&amp;</span> <span class="n">PIPE_INTERLEAVE_SIZE_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">PIPE_INTERLEAVE_SIZE_SHIFT</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">tile_config</span> <span class="o">|=</span>
		<span class="p">((</span><span class="n">gb_addr_config</span> <span class="o">&amp;</span> <span class="n">ROW_SIZE_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">ROW_SIZE_SHIFT</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">;</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">GB_ADDR_CONFIG</span><span class="p">,</span> <span class="n">gb_addr_config</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">DMIF_ADDR_CONFIG</span><span class="p">,</span> <span class="n">gb_addr_config</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDP_ADDR_CONFIG</span><span class="p">,</span> <span class="n">gb_addr_config</span><span class="p">);</span>

	<span class="n">si_tiling_mode_table_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="n">si_setup_rb</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">max_shader_engines</span><span class="p">,</span>
		    <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">max_sh_per_se</span><span class="p">,</span>
		    <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">max_backends_per_se</span><span class="p">);</span>

	<span class="n">si_setup_spi</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">max_shader_engines</span><span class="p">,</span>
		     <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">max_sh_per_se</span><span class="p">,</span>
		     <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">max_cu_per_sh</span><span class="p">);</span>


	<span class="cm">/* set HW defaults for 3D engine */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_QUEUE_THRESHOLDS</span><span class="p">,</span> <span class="p">(</span><span class="n">ROQ_IB1_START</span><span class="p">(</span><span class="mh">0x16</span><span class="p">)</span> <span class="o">|</span>
				     <span class="n">ROQ_IB2_START</span><span class="p">(</span><span class="mh">0x2b</span><span class="p">)));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_MEQ_THRESHOLDS</span><span class="p">,</span> <span class="n">MEQ1_START</span><span class="p">(</span><span class="mh">0x30</span><span class="p">)</span> <span class="o">|</span> <span class="n">MEQ2_START</span><span class="p">(</span><span class="mh">0x60</span><span class="p">));</span>

	<span class="n">sx_debug_1</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">SX_DEBUG_1</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">SX_DEBUG_1</span><span class="p">,</span> <span class="n">sx_debug_1</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">SPI_CONFIG_CNTL_1</span><span class="p">,</span> <span class="n">VTX_DONE_DELAY</span><span class="p">(</span><span class="mi">4</span><span class="p">));</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">PA_SC_FIFO_SIZE</span><span class="p">,</span> <span class="p">(</span><span class="n">SC_FRONTEND_PRIM_FIFO_SIZE</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">sc_prim_fifo_size_frontend</span><span class="p">)</span> <span class="o">|</span>
				 <span class="n">SC_BACKEND_PRIM_FIFO_SIZE</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">sc_prim_fifo_size_backend</span><span class="p">)</span> <span class="o">|</span>
				 <span class="n">SC_HIZ_TILE_FIFO_SIZE</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">sc_hiz_tile_fifo_size</span><span class="p">)</span> <span class="o">|</span>
				 <span class="n">SC_EARLYZ_TILE_FIFO_SIZE</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">sc_earlyz_tile_fifo_size</span><span class="p">)));</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">VGT_NUM_INSTANCES</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_PERFMON_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">SQ_CONFIG</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">PA_SC_FORCE_EOV_MAX_CNTS</span><span class="p">,</span> <span class="p">(</span><span class="n">FORCE_EOV_MAX_CLK_CNT</span><span class="p">(</span><span class="mi">4095</span><span class="p">)</span> <span class="o">|</span>
					  <span class="n">FORCE_EOV_MAX_REZ_CNT</span><span class="p">(</span><span class="mi">255</span><span class="p">)));</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">VGT_CACHE_INVALIDATION</span><span class="p">,</span> <span class="n">CACHE_INVALIDATION</span><span class="p">(</span><span class="n">VC_AND_TC</span><span class="p">)</span> <span class="o">|</span>
	       <span class="n">AUTO_INVLD_EN</span><span class="p">(</span><span class="n">ES_AND_GS_AUTO</span><span class="p">));</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">VGT_GS_VERTEX_REUSE</span><span class="p">,</span> <span class="mi">16</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">PA_SC_LINE_STIPPLE_STATE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">CB_PERFCOUNTER0_SELECT0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CB_PERFCOUNTER0_SELECT1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CB_PERFCOUNTER1_SELECT0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CB_PERFCOUNTER1_SELECT1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CB_PERFCOUNTER2_SELECT0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CB_PERFCOUNTER2_SELECT1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CB_PERFCOUNTER3_SELECT0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CB_PERFCOUNTER3_SELECT1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">HDP_MISC_CNTL</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">HDP_FLUSH_INVALIDATE_CACHE</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDP_MISC_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="n">hdp_host_path_cntl</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">HDP_HOST_PATH_CNTL</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDP_HOST_PATH_CNTL</span><span class="p">,</span> <span class="n">hdp_host_path_cntl</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">PA_CL_ENHANCE</span><span class="p">,</span> <span class="n">CLIP_VTX_REORDER_ENA</span> <span class="o">|</span> <span class="n">NUM_CLIP_SEQ</span><span class="p">(</span><span class="mi">3</span><span class="p">));</span>

	<span class="n">udelay</span><span class="p">(</span><span class="mi">50</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * GPU scratch registers helpers function.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">si_scratch_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">scratch</span><span class="p">.</span><span class="n">num_reg</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">scratch</span><span class="p">.</span><span class="n">reg_base</span> <span class="o">=</span> <span class="n">SCRATCH_REG0</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">scratch</span><span class="p">.</span><span class="n">num_reg</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">scratch</span><span class="p">.</span><span class="n">free</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">scratch</span><span class="p">.</span><span class="n">reg</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">scratch</span><span class="p">.</span><span class="n">reg_base</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">si_fence_ring_emit</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
			<span class="k">struct</span> <span class="n">radeon_fence</span> <span class="o">*</span><span class="n">fence</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">ring</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">fence</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">];</span>
	<span class="n">u64</span> <span class="n">addr</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">fence_drv</span><span class="p">[</span><span class="n">fence</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">].</span><span class="n">gpu_addr</span><span class="p">;</span>

	<span class="cm">/* flush read cache over gart */</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_SET_CONFIG_REG</span><span class="p">,</span> <span class="mi">1</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="p">(</span><span class="n">CP_COHER_CNTL2</span> <span class="o">-</span> <span class="n">PACKET3_SET_CONFIG_REG_START</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_SURFACE_SYNC</span><span class="p">,</span> <span class="mi">3</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3_TCL1_ACTION_ENA</span> <span class="o">|</span>
			  <span class="n">PACKET3_TC_ACTION_ENA</span> <span class="o">|</span>
			  <span class="n">PACKET3_SH_KCACHE_ACTION_ENA</span> <span class="o">|</span>
			  <span class="n">PACKET3_SH_ICACHE_ACTION_ENA</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">10</span><span class="p">);</span> <span class="cm">/* poll interval */</span>
	<span class="cm">/* EVENT_WRITE_EOP - flush caches, send int */</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_EVENT_WRITE_EOP</span><span class="p">,</span> <span class="mi">4</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">EVENT_TYPE</span><span class="p">(</span><span class="n">CACHE_FLUSH_AND_INV_TS_EVENT</span><span class="p">)</span> <span class="o">|</span> <span class="n">EVENT_INDEX</span><span class="p">(</span><span class="mi">5</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">addr</span> <span class="o">&amp;</span> <span class="mh">0xffffffff</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="p">(</span><span class="n">upper_32_bits</span><span class="p">(</span><span class="n">addr</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">)</span> <span class="o">|</span> <span class="n">DATA_SEL</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span> <span class="n">INT_SEL</span><span class="p">(</span><span class="mi">2</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">fence</span><span class="o">-&gt;</span><span class="n">seq</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * IB stuff</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">si_ring_ib_execute</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_ib</span> <span class="o">*</span><span class="n">ib</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">ring</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">ib</span><span class="o">-&gt;</span><span class="n">fence</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">header</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ib</span><span class="o">-&gt;</span><span class="n">is_const_ib</span><span class="p">)</span>
		<span class="n">header</span> <span class="o">=</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_INDIRECT_BUFFER_CONST</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">header</span> <span class="o">=</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_INDIRECT_BUFFER</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>

	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">header</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span>
<span class="cp">#ifdef __BIG_ENDIAN</span>
			  <span class="p">(</span><span class="mi">2</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="o">|</span>
<span class="cp">#endif</span>
			  <span class="p">(</span><span class="n">ib</span><span class="o">-&gt;</span><span class="n">gpu_addr</span> <span class="o">&amp;</span> <span class="mh">0xFFFFFFFC</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">upper_32_bits</span><span class="p">(</span><span class="n">ib</span><span class="o">-&gt;</span><span class="n">gpu_addr</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFFFF</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">ib</span><span class="o">-&gt;</span><span class="n">length_dw</span> <span class="o">|</span> <span class="p">(</span><span class="n">ib</span><span class="o">-&gt;</span><span class="n">vm_id</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">));</span>

	<span class="cm">/* flush read cache over gart for this vmid */</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_SET_CONFIG_REG</span><span class="p">,</span> <span class="mi">1</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="p">(</span><span class="n">CP_COHER_CNTL2</span> <span class="o">-</span> <span class="n">PACKET3_SET_CONFIG_REG_START</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">ib</span><span class="o">-&gt;</span><span class="n">vm_id</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_SURFACE_SYNC</span><span class="p">,</span> <span class="mi">3</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3_TCL1_ACTION_ENA</span> <span class="o">|</span>
			  <span class="n">PACKET3_TC_ACTION_ENA</span> <span class="o">|</span>
			  <span class="n">PACKET3_SH_KCACHE_ACTION_ENA</span> <span class="o">|</span>
			  <span class="n">PACKET3_SH_ICACHE_ACTION_ENA</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">10</span><span class="p">);</span> <span class="cm">/* poll interval */</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * CP.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">si_cp_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="n">bool</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_ME_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="n">radeon_ttm_set_active_vram_size</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">visible_vram_size</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_ME_CNTL</span><span class="p">,</span> <span class="p">(</span><span class="n">CP_ME_HALT</span> <span class="o">|</span> <span class="n">CP_PFP_HALT</span> <span class="o">|</span> <span class="n">CP_CE_HALT</span><span class="p">));</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">SCRATCH_UMSK</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">50</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">si_cp_load_microcode</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="n">__be32</span> <span class="o">*</span><span class="n">fw_data</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">me_fw</span> <span class="o">||</span> <span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pfp_fw</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">si_cp_enable</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>

	<span class="cm">/* PFP */</span>
	<span class="n">fw_data</span> <span class="o">=</span> <span class="p">(</span><span class="k">const</span> <span class="n">__be32</span> <span class="o">*</span><span class="p">)</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pfp_fw</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_PFP_UCODE_ADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">SI_PFP_UCODE_SIZE</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_PFP_UCODE_DATA</span><span class="p">,</span> <span class="n">be32_to_cpup</span><span class="p">(</span><span class="n">fw_data</span><span class="o">++</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_PFP_UCODE_ADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* CE */</span>
	<span class="n">fw_data</span> <span class="o">=</span> <span class="p">(</span><span class="k">const</span> <span class="n">__be32</span> <span class="o">*</span><span class="p">)</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ce_fw</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_CE_UCODE_ADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">SI_CE_UCODE_SIZE</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_CE_UCODE_DATA</span><span class="p">,</span> <span class="n">be32_to_cpup</span><span class="p">(</span><span class="n">fw_data</span><span class="o">++</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_CE_UCODE_ADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* ME */</span>
	<span class="n">fw_data</span> <span class="o">=</span> <span class="p">(</span><span class="k">const</span> <span class="n">__be32</span> <span class="o">*</span><span class="p">)</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">me_fw</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_ME_RAM_WADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">SI_PM4_UCODE_SIZE</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_ME_RAM_DATA</span><span class="p">,</span> <span class="n">be32_to_cpup</span><span class="p">(</span><span class="n">fw_data</span><span class="o">++</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_ME_RAM_WADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_PFP_UCODE_ADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_CE_UCODE_ADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_ME_RAM_WADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_ME_RAM_RADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">si_cp_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">ring</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ring_lock</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">ring</span><span class="p">,</span> <span class="mi">7</span> <span class="o">+</span> <span class="mi">4</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;radeon: cp failed to lock ring (%d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* init the CP */</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_ME_INITIALIZE</span><span class="p">,</span> <span class="mi">5</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">max_hw_contexts</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3_ME_INITIALIZE_DEVICE_ID</span><span class="p">(</span><span class="mi">1</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* init the CE partitions */</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_SET_BASE</span><span class="p">,</span> <span class="mi">2</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3_BASE_INDEX</span><span class="p">(</span><span class="n">CE_PARTITION_BASE</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0xc000</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0xe000</span><span class="p">);</span>
	<span class="n">radeon_ring_unlock_commit</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">ring</span><span class="p">);</span>

	<span class="n">si_cp_enable</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ring_lock</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">ring</span><span class="p">,</span> <span class="n">si_default_size</span> <span class="o">+</span> <span class="mi">10</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;radeon: cp failed to lock ring (%d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* setup clear context state */</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_PREAMBLE_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3_PREAMBLE_BEGIN_CLEAR_STATE</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">si_default_size</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">si_default_state</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>

	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_PREAMBLE_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3_PREAMBLE_END_CLEAR_STATE</span><span class="p">);</span>

	<span class="cm">/* set clear context state */</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_CLEAR_STATE</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_SET_CONTEXT_REG</span><span class="p">,</span> <span class="mi">2</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0x00000316</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0x0000000e</span><span class="p">);</span> <span class="cm">/* VGT_VERTEX_REUSE_BLOCK_CNTL */</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0x00000010</span><span class="p">);</span> <span class="cm">/* VGT_OUT_DEALLOC_CNTL */</span>

	<span class="n">radeon_ring_unlock_commit</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">ring</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="n">CAYMAN_RING_TYPE_CP2_INDEX</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ring</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ring_lock</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">ring</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>

		<span class="cm">/* clear the compute context state */</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3_COMPUTE</span><span class="p">(</span><span class="n">PACKET3_CLEAR_STATE</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

		<span class="n">radeon_ring_unlock_commit</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">ring</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">si_cp_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">si_cp_enable</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
	<span class="n">radeon_ring_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">]);</span>
	<span class="n">radeon_ring_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">CAYMAN_RING_TYPE_CP1_INDEX</span><span class="p">]);</span>
	<span class="n">radeon_ring_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">CAYMAN_RING_TYPE_CP2_INDEX</span><span class="p">]);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">si_cp_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">ring</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rb_bufsz</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="cm">/* Reset cp; if cp is reset, then PA, SH, VGT also need to be reset */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">GRBM_SOFT_RESET</span><span class="p">,</span> <span class="p">(</span><span class="n">SOFT_RESET_CP</span> <span class="o">|</span>
				 <span class="n">SOFT_RESET_PA</span> <span class="o">|</span>
				 <span class="n">SOFT_RESET_VGT</span> <span class="o">|</span>
				 <span class="n">SOFT_RESET_SPI</span> <span class="o">|</span>
				 <span class="n">SOFT_RESET_SX</span><span class="p">));</span>
	<span class="n">RREG32</span><span class="p">(</span><span class="n">GRBM_SOFT_RESET</span><span class="p">);</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">15</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">GRBM_SOFT_RESET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">RREG32</span><span class="p">(</span><span class="n">GRBM_SOFT_RESET</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_SEM_WAIT_TIMER</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_SEM_INCOMPLETE_TIMER_CNTL</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>

	<span class="cm">/* Set the write pointer delay */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB_WPTR_DELAY</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_DEBUG</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">SCRATCH_ADDR</span><span class="p">,</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">wb</span><span class="p">.</span><span class="n">gpu_addr</span> <span class="o">+</span> <span class="n">RADEON_WB_SCRATCH_OFFSET</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFFFFFFFF</span><span class="p">);</span>

	<span class="cm">/* ring 0 - compute and gfx */</span>
	<span class="cm">/* Set ring buffer size */</span>
	<span class="n">ring</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">];</span>
	<span class="n">rb_bufsz</span> <span class="o">=</span> <span class="n">drm_order</span><span class="p">(</span><span class="n">ring</span><span class="o">-&gt;</span><span class="n">ring_size</span> <span class="o">/</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="p">(</span><span class="n">drm_order</span><span class="p">(</span><span class="n">RADEON_GPU_PAGE_SIZE</span><span class="o">/</span><span class="mi">8</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">rb_bufsz</span><span class="p">;</span>
<span class="cp">#ifdef __BIG_ENDIAN</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">BUF_SWAP_32BIT</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB0_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="cm">/* Initialize the ring buffer&#39;s read and write pointers */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB0_CNTL</span><span class="p">,</span> <span class="n">tmp</span> <span class="o">|</span> <span class="n">RB_RPTR_WR_ENA</span><span class="p">);</span>
	<span class="n">ring</span><span class="o">-&gt;</span><span class="n">wptr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB0_WPTR</span><span class="p">,</span> <span class="n">ring</span><span class="o">-&gt;</span><span class="n">wptr</span><span class="p">);</span>

	<span class="cm">/* set the wb address wether it&#39;s enabled or not */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB0_RPTR_ADDR</span><span class="p">,</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">wb</span><span class="p">.</span><span class="n">gpu_addr</span> <span class="o">+</span> <span class="n">RADEON_WB_CP_RPTR_OFFSET</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFFFFFFFC</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB0_RPTR_ADDR_HI</span><span class="p">,</span> <span class="n">upper_32_bits</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">wb</span><span class="p">.</span><span class="n">gpu_addr</span> <span class="o">+</span> <span class="n">RADEON_WB_CP_RPTR_OFFSET</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">wb</span><span class="p">.</span><span class="n">enabled</span><span class="p">)</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">SCRATCH_UMSK</span><span class="p">,</span> <span class="mh">0xff</span><span class="p">);</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">RB_NO_UPDATE</span><span class="p">;</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">SCRATCH_UMSK</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">mdelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB0_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB0_BASE</span><span class="p">,</span> <span class="n">ring</span><span class="o">-&gt;</span><span class="n">gpu_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>

	<span class="n">ring</span><span class="o">-&gt;</span><span class="n">rptr</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">CP_RB0_RPTR</span><span class="p">);</span>

	<span class="cm">/* ring1  - compute only */</span>
	<span class="cm">/* Set ring buffer size */</span>
	<span class="n">ring</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">CAYMAN_RING_TYPE_CP1_INDEX</span><span class="p">];</span>
	<span class="n">rb_bufsz</span> <span class="o">=</span> <span class="n">drm_order</span><span class="p">(</span><span class="n">ring</span><span class="o">-&gt;</span><span class="n">ring_size</span> <span class="o">/</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="p">(</span><span class="n">drm_order</span><span class="p">(</span><span class="n">RADEON_GPU_PAGE_SIZE</span><span class="o">/</span><span class="mi">8</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">rb_bufsz</span><span class="p">;</span>
<span class="cp">#ifdef __BIG_ENDIAN</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">BUF_SWAP_32BIT</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB1_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="cm">/* Initialize the ring buffer&#39;s read and write pointers */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB1_CNTL</span><span class="p">,</span> <span class="n">tmp</span> <span class="o">|</span> <span class="n">RB_RPTR_WR_ENA</span><span class="p">);</span>
	<span class="n">ring</span><span class="o">-&gt;</span><span class="n">wptr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB1_WPTR</span><span class="p">,</span> <span class="n">ring</span><span class="o">-&gt;</span><span class="n">wptr</span><span class="p">);</span>

	<span class="cm">/* set the wb address wether it&#39;s enabled or not */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB1_RPTR_ADDR</span><span class="p">,</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">wb</span><span class="p">.</span><span class="n">gpu_addr</span> <span class="o">+</span> <span class="n">RADEON_WB_CP1_RPTR_OFFSET</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFFFFFFFC</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB1_RPTR_ADDR_HI</span><span class="p">,</span> <span class="n">upper_32_bits</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">wb</span><span class="p">.</span><span class="n">gpu_addr</span> <span class="o">+</span> <span class="n">RADEON_WB_CP1_RPTR_OFFSET</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">);</span>

	<span class="n">mdelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB1_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB1_BASE</span><span class="p">,</span> <span class="n">ring</span><span class="o">-&gt;</span><span class="n">gpu_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>

	<span class="n">ring</span><span class="o">-&gt;</span><span class="n">rptr</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">CP_RB1_RPTR</span><span class="p">);</span>

	<span class="cm">/* ring2 - compute only */</span>
	<span class="cm">/* Set ring buffer size */</span>
	<span class="n">ring</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">CAYMAN_RING_TYPE_CP2_INDEX</span><span class="p">];</span>
	<span class="n">rb_bufsz</span> <span class="o">=</span> <span class="n">drm_order</span><span class="p">(</span><span class="n">ring</span><span class="o">-&gt;</span><span class="n">ring_size</span> <span class="o">/</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="p">(</span><span class="n">drm_order</span><span class="p">(</span><span class="n">RADEON_GPU_PAGE_SIZE</span><span class="o">/</span><span class="mi">8</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">rb_bufsz</span><span class="p">;</span>
<span class="cp">#ifdef __BIG_ENDIAN</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">BUF_SWAP_32BIT</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB2_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="cm">/* Initialize the ring buffer&#39;s read and write pointers */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB2_CNTL</span><span class="p">,</span> <span class="n">tmp</span> <span class="o">|</span> <span class="n">RB_RPTR_WR_ENA</span><span class="p">);</span>
	<span class="n">ring</span><span class="o">-&gt;</span><span class="n">wptr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB2_WPTR</span><span class="p">,</span> <span class="n">ring</span><span class="o">-&gt;</span><span class="n">wptr</span><span class="p">);</span>

	<span class="cm">/* set the wb address wether it&#39;s enabled or not */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB2_RPTR_ADDR</span><span class="p">,</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">wb</span><span class="p">.</span><span class="n">gpu_addr</span> <span class="o">+</span> <span class="n">RADEON_WB_CP2_RPTR_OFFSET</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFFFFFFFC</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB2_RPTR_ADDR_HI</span><span class="p">,</span> <span class="n">upper_32_bits</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">wb</span><span class="p">.</span><span class="n">gpu_addr</span> <span class="o">+</span> <span class="n">RADEON_WB_CP2_RPTR_OFFSET</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">);</span>

	<span class="n">mdelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB2_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB2_BASE</span><span class="p">,</span> <span class="n">ring</span><span class="o">-&gt;</span><span class="n">gpu_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>

	<span class="n">ring</span><span class="o">-&gt;</span><span class="n">rptr</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">CP_RB2_RPTR</span><span class="p">);</span>

	<span class="cm">/* start the rings */</span>
	<span class="n">si_cp_start</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">].</span><span class="n">ready</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">CAYMAN_RING_TYPE_CP1_INDEX</span><span class="p">].</span><span class="n">ready</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">CAYMAN_RING_TYPE_CP2_INDEX</span><span class="p">].</span><span class="n">ready</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ring_test</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">]);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">].</span><span class="n">ready</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">CAYMAN_RING_TYPE_CP1_INDEX</span><span class="p">].</span><span class="n">ready</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">CAYMAN_RING_TYPE_CP2_INDEX</span><span class="p">].</span><span class="n">ready</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ring_test</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">CAYMAN_RING_TYPE_CP1_INDEX</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">CAYMAN_RING_TYPE_CP1_INDEX</span><span class="p">]);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">CAYMAN_RING_TYPE_CP1_INDEX</span><span class="p">].</span><span class="n">ready</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ring_test</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">CAYMAN_RING_TYPE_CP2_INDEX</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">CAYMAN_RING_TYPE_CP2_INDEX</span><span class="p">]);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">CAYMAN_RING_TYPE_CP2_INDEX</span><span class="p">].</span><span class="n">ready</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">bool</span> <span class="nf">si_gpu_is_lockup</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">ring</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">srbm_status</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">grbm_status</span><span class="p">,</span> <span class="n">grbm_status2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">grbm_status_se0</span><span class="p">,</span> <span class="n">grbm_status_se1</span><span class="p">;</span>

	<span class="n">srbm_status</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">SRBM_STATUS</span><span class="p">);</span>
	<span class="n">grbm_status</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">GRBM_STATUS</span><span class="p">);</span>
	<span class="n">grbm_status2</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">GRBM_STATUS2</span><span class="p">);</span>
	<span class="n">grbm_status_se0</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">GRBM_STATUS_SE0</span><span class="p">);</span>
	<span class="n">grbm_status_se1</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">GRBM_STATUS_SE1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">grbm_status</span> <span class="o">&amp;</span> <span class="n">GUI_ACTIVE</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">radeon_ring_lockup_update</span><span class="p">(</span><span class="n">ring</span><span class="p">);</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* force CP activities */</span>
	<span class="n">radeon_ring_force_activity</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">ring</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">radeon_ring_test_lockup</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">ring</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">si_gpu_soft_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">evergreen_mc_save</span> <span class="n">save</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">grbm_reset</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">GRBM_STATUS</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">GUI_ACTIVE</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;GPU softreset </span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;  GRBM_STATUS=0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">RREG32</span><span class="p">(</span><span class="n">GRBM_STATUS</span><span class="p">));</span>
	<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;  GRBM_STATUS2=0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">RREG32</span><span class="p">(</span><span class="n">GRBM_STATUS2</span><span class="p">));</span>
	<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;  GRBM_STATUS_SE0=0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">RREG32</span><span class="p">(</span><span class="n">GRBM_STATUS_SE0</span><span class="p">));</span>
	<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;  GRBM_STATUS_SE1=0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">RREG32</span><span class="p">(</span><span class="n">GRBM_STATUS_SE1</span><span class="p">));</span>
	<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;  SRBM_STATUS=0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">RREG32</span><span class="p">(</span><span class="n">SRBM_STATUS</span><span class="p">));</span>
	<span class="n">evergreen_mc_stop</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">save</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">radeon_mc_wait_for_idle</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Wait for MC idle timedout !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="cm">/* Disable CP parsing/prefetching */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_ME_CNTL</span><span class="p">,</span> <span class="n">CP_ME_HALT</span> <span class="o">|</span> <span class="n">CP_PFP_HALT</span> <span class="o">|</span> <span class="n">CP_CE_HALT</span><span class="p">);</span>

	<span class="cm">/* reset all the gfx blocks */</span>
	<span class="n">grbm_reset</span> <span class="o">=</span> <span class="p">(</span><span class="n">SOFT_RESET_CP</span> <span class="o">|</span>
		      <span class="n">SOFT_RESET_CB</span> <span class="o">|</span>
		      <span class="n">SOFT_RESET_DB</span> <span class="o">|</span>
		      <span class="n">SOFT_RESET_GDS</span> <span class="o">|</span>
		      <span class="n">SOFT_RESET_PA</span> <span class="o">|</span>
		      <span class="n">SOFT_RESET_SC</span> <span class="o">|</span>
		      <span class="n">SOFT_RESET_BCI</span> <span class="o">|</span>
		      <span class="n">SOFT_RESET_SPI</span> <span class="o">|</span>
		      <span class="n">SOFT_RESET_SX</span> <span class="o">|</span>
		      <span class="n">SOFT_RESET_TC</span> <span class="o">|</span>
		      <span class="n">SOFT_RESET_TA</span> <span class="o">|</span>
		      <span class="n">SOFT_RESET_VGT</span> <span class="o">|</span>
		      <span class="n">SOFT_RESET_IA</span><span class="p">);</span>

	<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;  GRBM_SOFT_RESET=0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">grbm_reset</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">GRBM_SOFT_RESET</span><span class="p">,</span> <span class="n">grbm_reset</span><span class="p">);</span>
	<span class="p">(</span><span class="kt">void</span><span class="p">)</span><span class="n">RREG32</span><span class="p">(</span><span class="n">GRBM_SOFT_RESET</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">50</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">GRBM_SOFT_RESET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">(</span><span class="kt">void</span><span class="p">)</span><span class="n">RREG32</span><span class="p">(</span><span class="n">GRBM_SOFT_RESET</span><span class="p">);</span>
	<span class="cm">/* Wait a little for things to settle down */</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">50</span><span class="p">);</span>
	<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;  GRBM_STATUS=0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">RREG32</span><span class="p">(</span><span class="n">GRBM_STATUS</span><span class="p">));</span>
	<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;  GRBM_STATUS2=0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">RREG32</span><span class="p">(</span><span class="n">GRBM_STATUS2</span><span class="p">));</span>
	<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;  GRBM_STATUS_SE0=0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">RREG32</span><span class="p">(</span><span class="n">GRBM_STATUS_SE0</span><span class="p">));</span>
	<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;  GRBM_STATUS_SE1=0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">RREG32</span><span class="p">(</span><span class="n">GRBM_STATUS_SE1</span><span class="p">));</span>
	<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;  SRBM_STATUS=0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">RREG32</span><span class="p">(</span><span class="n">SRBM_STATUS</span><span class="p">));</span>
	<span class="n">evergreen_mc_resume</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">save</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">si_asic_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">si_gpu_soft_reset</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* MC */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">si_mc_program</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">evergreen_mc_save</span> <span class="n">save</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">;</span>

	<span class="cm">/* Initialize HDP */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">,</span> <span class="n">j</span> <span class="o">+=</span> <span class="mh">0x18</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">((</span><span class="mh">0x2c14</span> <span class="o">+</span> <span class="n">j</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">((</span><span class="mh">0x2c18</span> <span class="o">+</span> <span class="n">j</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">((</span><span class="mh">0x2c1c</span> <span class="o">+</span> <span class="n">j</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">((</span><span class="mh">0x2c20</span> <span class="o">+</span> <span class="n">j</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">((</span><span class="mh">0x2c24</span> <span class="o">+</span> <span class="n">j</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDP_REG_COHERENCY_FLUSH_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">evergreen_mc_stop</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">save</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">radeon_mc_wait_for_idle</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Wait for MC idle timedout !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="cm">/* Lockout access through VGA aperture*/</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VGA_HDP_CONTROL</span><span class="p">,</span> <span class="n">VGA_MEMORY_DISABLE</span><span class="p">);</span>
	<span class="cm">/* Update configuration */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_SYSTEM_APERTURE_LOW_ADDR</span><span class="p">,</span>
	       <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_SYSTEM_APERTURE_HIGH_ADDR</span><span class="p">,</span>
	       <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_end</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR</span><span class="p">,</span>
	       <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">vram_scratch</span><span class="p">.</span><span class="n">gpu_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_end</span> <span class="o">&gt;&gt;</span> <span class="mi">24</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFFFF</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span> <span class="o">&gt;&gt;</span> <span class="mi">24</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFFFF</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_FB_LOCATION</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="cm">/* XXX double check these! */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDP_NONSURFACE_BASE</span><span class="p">,</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDP_NONSURFACE_INFO</span><span class="p">,</span> <span class="p">(</span><span class="mi">2</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">30</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDP_NONSURFACE_SIZE</span><span class="p">,</span> <span class="mh">0x3FFFFFFF</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_AGP_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_AGP_TOP</span><span class="p">,</span> <span class="mh">0x0FFFFFFF</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_AGP_BOT</span><span class="p">,</span> <span class="mh">0x0FFFFFFF</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">radeon_mc_wait_for_idle</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Wait for MC idle timedout !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">evergreen_mc_resume</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">save</span><span class="p">);</span>
	<span class="cm">/* we need to own VRAM, so turn off the VGA renderer here</span>
<span class="cm">	 * to stop it overwriting our objects */</span>
	<span class="n">rv515_vga_render_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* SI MC address space is 40 bits */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">si_vram_location</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
			     <span class="k">struct</span> <span class="n">radeon_mc</span> <span class="o">*</span><span class="n">mc</span><span class="p">,</span> <span class="n">u64</span> <span class="n">base</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">mc</span><span class="o">-&gt;</span><span class="n">vram_start</span> <span class="o">=</span> <span class="n">base</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mc</span><span class="o">-&gt;</span><span class="n">mc_vram_size</span> <span class="o">&gt;</span> <span class="p">(</span><span class="mh">0xFFFFFFFFFFULL</span> <span class="o">-</span> <span class="n">base</span> <span class="o">+</span> <span class="mi">1</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;limiting VRAM to PCI aperture size</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">mc</span><span class="o">-&gt;</span><span class="n">real_vram_size</span> <span class="o">=</span> <span class="n">mc</span><span class="o">-&gt;</span><span class="n">aper_size</span><span class="p">;</span>
		<span class="n">mc</span><span class="o">-&gt;</span><span class="n">mc_vram_size</span> <span class="o">=</span> <span class="n">mc</span><span class="o">-&gt;</span><span class="n">aper_size</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">mc</span><span class="o">-&gt;</span><span class="n">vram_end</span> <span class="o">=</span> <span class="n">mc</span><span class="o">-&gt;</span><span class="n">vram_start</span> <span class="o">+</span> <span class="n">mc</span><span class="o">-&gt;</span><span class="n">mc_vram_size</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;VRAM: %lluM 0x%016llX - 0x%016llX (%lluM used)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">mc</span><span class="o">-&gt;</span><span class="n">mc_vram_size</span> <span class="o">&gt;&gt;</span> <span class="mi">20</span><span class="p">,</span> <span class="n">mc</span><span class="o">-&gt;</span><span class="n">vram_start</span><span class="p">,</span>
			<span class="n">mc</span><span class="o">-&gt;</span><span class="n">vram_end</span><span class="p">,</span> <span class="n">mc</span><span class="o">-&gt;</span><span class="n">real_vram_size</span> <span class="o">&gt;&gt;</span> <span class="mi">20</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">si_gtt_location</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_mc</span> <span class="o">*</span><span class="n">mc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">size_af</span><span class="p">,</span> <span class="n">size_bf</span><span class="p">;</span>

	<span class="n">size_af</span> <span class="o">=</span> <span class="p">((</span><span class="mh">0xFFFFFFFFFFULL</span> <span class="o">-</span> <span class="n">mc</span><span class="o">-&gt;</span><span class="n">vram_end</span><span class="p">)</span> <span class="o">+</span> <span class="n">mc</span><span class="o">-&gt;</span><span class="n">gtt_base_align</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">mc</span><span class="o">-&gt;</span><span class="n">gtt_base_align</span><span class="p">;</span>
	<span class="n">size_bf</span> <span class="o">=</span> <span class="n">mc</span><span class="o">-&gt;</span><span class="n">vram_start</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">mc</span><span class="o">-&gt;</span><span class="n">gtt_base_align</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">size_bf</span> <span class="o">&gt;</span> <span class="n">size_af</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">mc</span><span class="o">-&gt;</span><span class="n">gtt_size</span> <span class="o">&gt;</span> <span class="n">size_bf</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_warn</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;limiting GTT</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">mc</span><span class="o">-&gt;</span><span class="n">gtt_size</span> <span class="o">=</span> <span class="n">size_bf</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">mc</span><span class="o">-&gt;</span><span class="n">gtt_start</span> <span class="o">=</span> <span class="p">(</span><span class="n">mc</span><span class="o">-&gt;</span><span class="n">vram_start</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">mc</span><span class="o">-&gt;</span><span class="n">gtt_base_align</span><span class="p">)</span> <span class="o">-</span> <span class="n">mc</span><span class="o">-&gt;</span><span class="n">gtt_size</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">mc</span><span class="o">-&gt;</span><span class="n">gtt_size</span> <span class="o">&gt;</span> <span class="n">size_af</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_warn</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;limiting GTT</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">mc</span><span class="o">-&gt;</span><span class="n">gtt_size</span> <span class="o">=</span> <span class="n">size_af</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">mc</span><span class="o">-&gt;</span><span class="n">gtt_start</span> <span class="o">=</span> <span class="p">(</span><span class="n">mc</span><span class="o">-&gt;</span><span class="n">vram_end</span> <span class="o">+</span> <span class="mi">1</span> <span class="o">+</span> <span class="n">mc</span><span class="o">-&gt;</span><span class="n">gtt_base_align</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">mc</span><span class="o">-&gt;</span><span class="n">gtt_base_align</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">mc</span><span class="o">-&gt;</span><span class="n">gtt_end</span> <span class="o">=</span> <span class="n">mc</span><span class="o">-&gt;</span><span class="n">gtt_start</span> <span class="o">+</span> <span class="n">mc</span><span class="o">-&gt;</span><span class="n">gtt_size</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;GTT: %lluM 0x%016llX - 0x%016llX</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">mc</span><span class="o">-&gt;</span><span class="n">gtt_size</span> <span class="o">&gt;&gt;</span> <span class="mi">20</span><span class="p">,</span> <span class="n">mc</span><span class="o">-&gt;</span><span class="n">gtt_start</span><span class="p">,</span> <span class="n">mc</span><span class="o">-&gt;</span><span class="n">gtt_end</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">si_vram_gtt_location</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
				 <span class="k">struct</span> <span class="n">radeon_mc</span> <span class="o">*</span><span class="n">mc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mc</span><span class="o">-&gt;</span><span class="n">mc_vram_size</span> <span class="o">&gt;</span> <span class="mh">0xFFC0000000ULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* leave room for at least 1024M GTT */</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;limiting VRAM</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">mc</span><span class="o">-&gt;</span><span class="n">real_vram_size</span> <span class="o">=</span> <span class="mh">0xFFC0000000ULL</span><span class="p">;</span>
		<span class="n">mc</span><span class="o">-&gt;</span><span class="n">mc_vram_size</span> <span class="o">=</span> <span class="mh">0xFFC0000000ULL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">si_vram_location</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">gtt_base_align</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">si_gtt_location</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">mc</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">si_mc_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">chansize</span><span class="p">,</span> <span class="n">numchan</span><span class="p">;</span>

	<span class="cm">/* Get VRAM informations */</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_is_ddr</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">MC_ARB_RAMCFG</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">CHANSIZE_OVERRIDE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">chansize</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">CHANSIZE_MASK</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">chansize</span> <span class="o">=</span> <span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">chansize</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">MC_SHARED_CHMAP</span><span class="p">);</span>
	<span class="k">switch</span> <span class="p">((</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">NOOFCHAN_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">NOOFCHAN_SHIFT</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">0</span>:
	<span class="nl">default:</span>
		<span class="n">numchan</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="n">numchan</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="n">numchan</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">3</span>:
		<span class="n">numchan</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">4</span>:
		<span class="n">numchan</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">5</span>:
		<span class="n">numchan</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">6</span>:
		<span class="n">numchan</span> <span class="o">=</span> <span class="mi">10</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">7</span>:
		<span class="n">numchan</span> <span class="o">=</span> <span class="mi">12</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">8</span>:
		<span class="n">numchan</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_width</span> <span class="o">=</span> <span class="n">numchan</span> <span class="o">*</span> <span class="n">chansize</span><span class="p">;</span>
	<span class="cm">/* Could aper size report 0 ? */</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">aper_base</span> <span class="o">=</span> <span class="n">pci_resource_start</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">aper_size</span> <span class="o">=</span> <span class="n">pci_resource_len</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="cm">/* size in MB on si */</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">mc_vram_size</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">CONFIG_MEMSIZE</span><span class="p">)</span> <span class="o">*</span> <span class="mi">1024</span> <span class="o">*</span> <span class="mi">1024</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">real_vram_size</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">CONFIG_MEMSIZE</span><span class="p">)</span> <span class="o">*</span> <span class="mi">1024</span> <span class="o">*</span> <span class="mi">1024</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">visible_vram_size</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">aper_size</span><span class="p">;</span>
	<span class="n">si_vram_gtt_location</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">);</span>
	<span class="n">radeon_update_bandwidth_info</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * GART</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">si_pcie_gart_tlb_flush</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* flush hdp cache */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDP_MEM_COHERENCY_FLUSH_CNTL</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">);</span>

	<span class="cm">/* bits 0-15 are the VM contexts0-15 */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_INVALIDATE_REQUEST</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">si_pcie_gart_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">gart</span><span class="p">.</span><span class="n">robj</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;No VRAM object for PCIE GART.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_gart_table_vram_pin</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="n">radeon_gart_restore</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Setup TLB control */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_MX_L1_TLB_CNTL</span><span class="p">,</span>
	       <span class="p">(</span><span class="mh">0xA</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">)</span> <span class="o">|</span>
	       <span class="n">ENABLE_L1_TLB</span> <span class="o">|</span>
	       <span class="n">SYSTEM_ACCESS_MODE_NOT_IN_SYS</span> <span class="o">|</span>
	       <span class="n">ENABLE_ADVANCED_DRIVER_MODEL</span> <span class="o">|</span>
	       <span class="n">SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU</span><span class="p">);</span>
	<span class="cm">/* Setup L2 cache */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_L2_CNTL</span><span class="p">,</span> <span class="n">ENABLE_L2_CACHE</span> <span class="o">|</span>
	       <span class="n">ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE</span> <span class="o">|</span>
	       <span class="n">ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE</span> <span class="o">|</span>
	       <span class="n">EFFECTIVE_L2_QUEUE_SIZE</span><span class="p">(</span><span class="mi">7</span><span class="p">)</span> <span class="o">|</span>
	       <span class="n">CONTEXT1_IDENTITY_ACCESS_MODE</span><span class="p">(</span><span class="mi">1</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_L2_CNTL2</span><span class="p">,</span> <span class="n">INVALIDATE_ALL_L1_TLBS</span> <span class="o">|</span> <span class="n">INVALIDATE_L2_CACHE</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_L2_CNTL3</span><span class="p">,</span> <span class="n">L2_CACHE_BIGK_ASSOCIATIVITY</span> <span class="o">|</span>
	       <span class="n">L2_CACHE_BIGK_FRAGMENT_SIZE</span><span class="p">(</span><span class="mi">0</span><span class="p">));</span>
	<span class="cm">/* setup context0 */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT0_PAGE_TABLE_START_ADDR</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">gtt_start</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT0_PAGE_TABLE_END_ADDR</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">gtt_end</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT0_PAGE_TABLE_BASE_ADDR</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">gart</span><span class="p">.</span><span class="n">table_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR</span><span class="p">,</span>
			<span class="p">(</span><span class="n">u32</span><span class="p">)(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dummy_page</span><span class="p">.</span><span class="n">addr</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT0_CNTL2</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT0_CNTL</span><span class="p">,</span> <span class="p">(</span><span class="n">ENABLE_CONTEXT</span> <span class="o">|</span> <span class="n">PAGE_TABLE_DEPTH</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="o">|</span>
				  <span class="n">RANGE_PROTECTION_FAULT_ENABLE_DEFAULT</span><span class="p">));</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="mh">0x15D4</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="mh">0x15D8</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="mh">0x15DC</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* empty context1-15 */</span>
	<span class="cm">/* FIXME start with 4G, once using 2 level pt switch to full</span>
<span class="cm">	 * vm size space</span>
<span class="cm">	 */</span>
	<span class="cm">/* set vm size, must be a multiple of 4 */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT1_PAGE_TABLE_START_ADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT1_PAGE_TABLE_END_ADDR</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">vm_manager</span><span class="p">.</span><span class="n">max_pfn</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">)</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT0_PAGE_TABLE_BASE_ADDR</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span>
			       <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">gart</span><span class="p">.</span><span class="n">table_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT8_PAGE_TABLE_BASE_ADDR</span> <span class="o">+</span> <span class="p">((</span><span class="n">i</span> <span class="o">-</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span>
			       <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">gart</span><span class="p">.</span><span class="n">table_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* enable context1-15 */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR</span><span class="p">,</span>
	       <span class="p">(</span><span class="n">u32</span><span class="p">)(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dummy_page</span><span class="p">.</span><span class="n">addr</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT1_CNTL2</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT1_CNTL</span><span class="p">,</span> <span class="n">ENABLE_CONTEXT</span> <span class="o">|</span> <span class="n">PAGE_TABLE_DEPTH</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="o">|</span>
				<span class="n">RANGE_PROTECTION_FAULT_ENABLE_DEFAULT</span><span class="p">);</span>

	<span class="n">si_pcie_gart_tlb_flush</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;PCIE GART of %uM enabled (table at 0x%016llX).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="p">(</span><span class="kt">unsigned</span><span class="p">)(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">gtt_size</span> <span class="o">&gt;&gt;</span> <span class="mi">20</span><span class="p">),</span>
		 <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span><span class="p">)</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">gart</span><span class="p">.</span><span class="n">table_addr</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">gart</span><span class="p">.</span><span class="n">ready</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">si_pcie_gart_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Disable all tables */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT0_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT1_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="cm">/* Setup TLB control */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_MX_L1_TLB_CNTL</span><span class="p">,</span> <span class="n">SYSTEM_ACCESS_MODE_NOT_IN_SYS</span> <span class="o">|</span>
	       <span class="n">SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU</span><span class="p">);</span>
	<span class="cm">/* Setup L2 cache */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_L2_CNTL</span><span class="p">,</span> <span class="n">ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE</span> <span class="o">|</span>
	       <span class="n">ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE</span> <span class="o">|</span>
	       <span class="n">EFFECTIVE_L2_QUEUE_SIZE</span><span class="p">(</span><span class="mi">7</span><span class="p">)</span> <span class="o">|</span>
	       <span class="n">CONTEXT1_IDENTITY_ACCESS_MODE</span><span class="p">(</span><span class="mi">1</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_L2_CNTL2</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_L2_CNTL3</span><span class="p">,</span> <span class="n">L2_CACHE_BIGK_ASSOCIATIVITY</span> <span class="o">|</span>
	       <span class="n">L2_CACHE_BIGK_FRAGMENT_SIZE</span><span class="p">(</span><span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_gart_table_vram_unpin</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">si_pcie_gart_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">si_pcie_gart_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_gart_table_vram_free</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_gart_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* vm parser */</span>
<span class="k">static</span> <span class="n">bool</span> <span class="nf">si_vm_reg_valid</span><span class="p">(</span><span class="n">u32</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* context regs are fine */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&gt;=</span> <span class="mh">0x28000</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>

	<span class="cm">/* check config regs */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">reg</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">GRBM_GFX_INDEX</span>:
	<span class="k">case</span> <span class="n">VGT_VTX_VECT_EJECT_REG</span>:
	<span class="k">case</span> <span class="n">VGT_CACHE_INVALIDATION</span>:
	<span class="k">case</span> <span class="n">VGT_ESGS_RING_SIZE</span>:
	<span class="k">case</span> <span class="n">VGT_GSVS_RING_SIZE</span>:
	<span class="k">case</span> <span class="n">VGT_GS_VERTEX_REUSE</span>:
	<span class="k">case</span> <span class="n">VGT_PRIMITIVE_TYPE</span>:
	<span class="k">case</span> <span class="n">VGT_INDEX_TYPE</span>:
	<span class="k">case</span> <span class="n">VGT_NUM_INDICES</span>:
	<span class="k">case</span> <span class="n">VGT_NUM_INSTANCES</span>:
	<span class="k">case</span> <span class="n">VGT_TF_RING_SIZE</span>:
	<span class="k">case</span> <span class="n">VGT_HS_OFFCHIP_PARAM</span>:
	<span class="k">case</span> <span class="n">VGT_TF_MEMORY_BASE</span>:
	<span class="k">case</span> <span class="n">PA_CL_ENHANCE</span>:
	<span class="k">case</span> <span class="n">PA_SU_LINE_STIPPLE_VALUE</span>:
	<span class="k">case</span> <span class="n">PA_SC_LINE_STIPPLE_STATE</span>:
	<span class="k">case</span> <span class="n">PA_SC_ENHANCE</span>:
	<span class="k">case</span> <span class="n">SQC_CACHES</span>:
	<span class="k">case</span> <span class="n">SPI_STATIC_THREAD_MGMT_1</span>:
	<span class="k">case</span> <span class="n">SPI_STATIC_THREAD_MGMT_2</span>:
	<span class="k">case</span> <span class="n">SPI_STATIC_THREAD_MGMT_3</span>:
	<span class="k">case</span> <span class="n">SPI_PS_MAX_WAVE_ID</span>:
	<span class="k">case</span> <span class="n">SPI_CONFIG_CNTL</span>:
	<span class="k">case</span> <span class="n">SPI_CONFIG_CNTL_1</span>:
	<span class="k">case</span> <span class="n">TA_CNTL_AUX</span>:
		<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Invalid register 0x%x in CS</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">si_vm_packet3_ce_check</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
				  <span class="n">u32</span> <span class="o">*</span><span class="n">ib</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_cs_packet</span> <span class="o">*</span><span class="n">pkt</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">pkt</span><span class="o">-&gt;</span><span class="n">opcode</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">PACKET3_NOP</span>:
	<span class="k">case</span> <span class="n">PACKET3_SET_BASE</span>:
	<span class="k">case</span> <span class="n">PACKET3_SET_CE_DE_COUNTERS</span>:
	<span class="k">case</span> <span class="n">PACKET3_LOAD_CONST_RAM</span>:
	<span class="k">case</span> <span class="n">PACKET3_WRITE_CONST_RAM</span>:
	<span class="k">case</span> <span class="n">PACKET3_WRITE_CONST_RAM_OFFSET</span>:
	<span class="k">case</span> <span class="n">PACKET3_DUMP_CONST_RAM</span>:
	<span class="k">case</span> <span class="n">PACKET3_INCREMENT_CE_COUNTER</span>:
	<span class="k">case</span> <span class="n">PACKET3_WAIT_ON_DE_COUNTER</span>:
	<span class="k">case</span> <span class="n">PACKET3_CE_WRITE</span>:
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Invalid CE packet3: 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pkt</span><span class="o">-&gt;</span><span class="n">opcode</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">si_vm_packet3_gfx_check</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
				   <span class="n">u32</span> <span class="o">*</span><span class="n">ib</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_cs_packet</span> <span class="o">*</span><span class="n">pkt</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">idx</span> <span class="o">=</span> <span class="n">pkt</span><span class="o">-&gt;</span><span class="n">idx</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">idx_value</span> <span class="o">=</span> <span class="n">ib</span><span class="p">[</span><span class="n">idx</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">start_reg</span><span class="p">,</span> <span class="n">end_reg</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">pkt</span><span class="o">-&gt;</span><span class="n">opcode</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">PACKET3_NOP</span>:
	<span class="k">case</span> <span class="n">PACKET3_SET_BASE</span>:
	<span class="k">case</span> <span class="n">PACKET3_CLEAR_STATE</span>:
	<span class="k">case</span> <span class="n">PACKET3_INDEX_BUFFER_SIZE</span>:
	<span class="k">case</span> <span class="n">PACKET3_DISPATCH_DIRECT</span>:
	<span class="k">case</span> <span class="n">PACKET3_DISPATCH_INDIRECT</span>:
	<span class="k">case</span> <span class="n">PACKET3_ALLOC_GDS</span>:
	<span class="k">case</span> <span class="n">PACKET3_WRITE_GDS_RAM</span>:
	<span class="k">case</span> <span class="n">PACKET3_ATOMIC_GDS</span>:
	<span class="k">case</span> <span class="n">PACKET3_ATOMIC</span>:
	<span class="k">case</span> <span class="n">PACKET3_OCCLUSION_QUERY</span>:
	<span class="k">case</span> <span class="n">PACKET3_SET_PREDICATION</span>:
	<span class="k">case</span> <span class="n">PACKET3_COND_EXEC</span>:
	<span class="k">case</span> <span class="n">PACKET3_PRED_EXEC</span>:
	<span class="k">case</span> <span class="n">PACKET3_DRAW_INDIRECT</span>:
	<span class="k">case</span> <span class="n">PACKET3_DRAW_INDEX_INDIRECT</span>:
	<span class="k">case</span> <span class="n">PACKET3_INDEX_BASE</span>:
	<span class="k">case</span> <span class="n">PACKET3_DRAW_INDEX_2</span>:
	<span class="k">case</span> <span class="n">PACKET3_CONTEXT_CONTROL</span>:
	<span class="k">case</span> <span class="n">PACKET3_INDEX_TYPE</span>:
	<span class="k">case</span> <span class="n">PACKET3_DRAW_INDIRECT_MULTI</span>:
	<span class="k">case</span> <span class="n">PACKET3_DRAW_INDEX_AUTO</span>:
	<span class="k">case</span> <span class="n">PACKET3_DRAW_INDEX_IMMD</span>:
	<span class="k">case</span> <span class="n">PACKET3_NUM_INSTANCES</span>:
	<span class="k">case</span> <span class="n">PACKET3_DRAW_INDEX_MULTI_AUTO</span>:
	<span class="k">case</span> <span class="n">PACKET3_STRMOUT_BUFFER_UPDATE</span>:
	<span class="k">case</span> <span class="n">PACKET3_DRAW_INDEX_OFFSET_2</span>:
	<span class="k">case</span> <span class="n">PACKET3_DRAW_INDEX_MULTI_ELEMENT</span>:
	<span class="k">case</span> <span class="n">PACKET3_DRAW_INDEX_INDIRECT_MULTI</span>:
	<span class="k">case</span> <span class="n">PACKET3_MPEG_INDEX</span>:
	<span class="k">case</span> <span class="n">PACKET3_WAIT_REG_MEM</span>:
	<span class="k">case</span> <span class="n">PACKET3_MEM_WRITE</span>:
	<span class="k">case</span> <span class="n">PACKET3_PFP_SYNC_ME</span>:
	<span class="k">case</span> <span class="n">PACKET3_SURFACE_SYNC</span>:
	<span class="k">case</span> <span class="n">PACKET3_EVENT_WRITE</span>:
	<span class="k">case</span> <span class="n">PACKET3_EVENT_WRITE_EOP</span>:
	<span class="k">case</span> <span class="n">PACKET3_EVENT_WRITE_EOS</span>:
	<span class="k">case</span> <span class="n">PACKET3_SET_CONTEXT_REG</span>:
	<span class="k">case</span> <span class="n">PACKET3_SET_CONTEXT_REG_INDIRECT</span>:
	<span class="k">case</span> <span class="n">PACKET3_SET_SH_REG</span>:
	<span class="k">case</span> <span class="n">PACKET3_SET_SH_REG_OFFSET</span>:
	<span class="k">case</span> <span class="n">PACKET3_INCREMENT_DE_COUNTER</span>:
	<span class="k">case</span> <span class="n">PACKET3_WAIT_ON_CE_COUNTER</span>:
	<span class="k">case</span> <span class="n">PACKET3_WAIT_ON_AVAIL_BUFFER</span>:
	<span class="k">case</span> <span class="n">PACKET3_ME_WRITE</span>:
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PACKET3_COPY_DATA</span>:
		<span class="k">if</span> <span class="p">((</span><span class="n">idx_value</span> <span class="o">&amp;</span> <span class="mh">0xf00</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">reg</span> <span class="o">=</span> <span class="n">ib</span><span class="p">[</span><span class="n">idx</span> <span class="o">+</span> <span class="mi">3</span><span class="p">]</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">si_vm_reg_valid</span><span class="p">(</span><span class="n">reg</span><span class="p">))</span>
				<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PACKET3_WRITE_DATA</span>:
		<span class="k">if</span> <span class="p">((</span><span class="n">idx_value</span> <span class="o">&amp;</span> <span class="mh">0xf00</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">start_reg</span> <span class="o">=</span> <span class="n">ib</span><span class="p">[</span><span class="n">idx</span> <span class="o">+</span> <span class="mi">1</span><span class="p">]</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">idx_value</span> <span class="o">&amp;</span> <span class="mh">0x10000</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">si_vm_reg_valid</span><span class="p">(</span><span class="n">start_reg</span><span class="p">))</span>
					<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="p">(</span><span class="n">pkt</span><span class="o">-&gt;</span><span class="n">count</span> <span class="o">-</span> <span class="mi">2</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">reg</span> <span class="o">=</span> <span class="n">start_reg</span> <span class="o">+</span> <span class="p">(</span><span class="mi">4</span> <span class="o">*</span> <span class="n">i</span><span class="p">);</span>
					<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">si_vm_reg_valid</span><span class="p">(</span><span class="n">reg</span><span class="p">))</span>
						<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
				<span class="p">}</span>
			<span class="p">}</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PACKET3_COND_WRITE</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">idx_value</span> <span class="o">&amp;</span> <span class="mh">0x100</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">reg</span> <span class="o">=</span> <span class="n">ib</span><span class="p">[</span><span class="n">idx</span> <span class="o">+</span> <span class="mi">5</span><span class="p">]</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">si_vm_reg_valid</span><span class="p">(</span><span class="n">reg</span><span class="p">))</span>
				<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PACKET3_COPY_DW</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">idx_value</span> <span class="o">&amp;</span> <span class="mh">0x2</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">reg</span> <span class="o">=</span> <span class="n">ib</span><span class="p">[</span><span class="n">idx</span> <span class="o">+</span> <span class="mi">3</span><span class="p">]</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">si_vm_reg_valid</span><span class="p">(</span><span class="n">reg</span><span class="p">))</span>
				<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PACKET3_SET_CONFIG_REG</span>:
		<span class="n">start_reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">idx_value</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">+</span> <span class="n">PACKET3_SET_CONFIG_REG_START</span><span class="p">;</span>
		<span class="n">end_reg</span> <span class="o">=</span> <span class="mi">4</span> <span class="o">*</span> <span class="n">pkt</span><span class="o">-&gt;</span><span class="n">count</span> <span class="o">+</span> <span class="n">start_reg</span> <span class="o">-</span> <span class="mi">4</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">start_reg</span> <span class="o">&lt;</span> <span class="n">PACKET3_SET_CONFIG_REG_START</span><span class="p">)</span> <span class="o">||</span>
		    <span class="p">(</span><span class="n">start_reg</span> <span class="o">&gt;=</span> <span class="n">PACKET3_SET_CONFIG_REG_END</span><span class="p">)</span> <span class="o">||</span>
		    <span class="p">(</span><span class="n">end_reg</span> <span class="o">&gt;=</span> <span class="n">PACKET3_SET_CONFIG_REG_END</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;bad PACKET3_SET_CONFIG_REG</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">pkt</span><span class="o">-&gt;</span><span class="n">count</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">reg</span> <span class="o">=</span> <span class="n">start_reg</span> <span class="o">+</span> <span class="p">(</span><span class="mi">4</span> <span class="o">*</span> <span class="n">i</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">si_vm_reg_valid</span><span class="p">(</span><span class="n">reg</span><span class="p">))</span>
				<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Invalid GFX packet3: 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pkt</span><span class="o">-&gt;</span><span class="n">opcode</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">si_vm_packet3_compute_check</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
				       <span class="n">u32</span> <span class="o">*</span><span class="n">ib</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_cs_packet</span> <span class="o">*</span><span class="n">pkt</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">idx</span> <span class="o">=</span> <span class="n">pkt</span><span class="o">-&gt;</span><span class="n">idx</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">idx_value</span> <span class="o">=</span> <span class="n">ib</span><span class="p">[</span><span class="n">idx</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">start_reg</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">pkt</span><span class="o">-&gt;</span><span class="n">opcode</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">PACKET3_NOP</span>:
	<span class="k">case</span> <span class="n">PACKET3_SET_BASE</span>:
	<span class="k">case</span> <span class="n">PACKET3_CLEAR_STATE</span>:
	<span class="k">case</span> <span class="n">PACKET3_DISPATCH_DIRECT</span>:
	<span class="k">case</span> <span class="n">PACKET3_DISPATCH_INDIRECT</span>:
	<span class="k">case</span> <span class="n">PACKET3_ALLOC_GDS</span>:
	<span class="k">case</span> <span class="n">PACKET3_WRITE_GDS_RAM</span>:
	<span class="k">case</span> <span class="n">PACKET3_ATOMIC_GDS</span>:
	<span class="k">case</span> <span class="n">PACKET3_ATOMIC</span>:
	<span class="k">case</span> <span class="n">PACKET3_OCCLUSION_QUERY</span>:
	<span class="k">case</span> <span class="n">PACKET3_SET_PREDICATION</span>:
	<span class="k">case</span> <span class="n">PACKET3_COND_EXEC</span>:
	<span class="k">case</span> <span class="n">PACKET3_PRED_EXEC</span>:
	<span class="k">case</span> <span class="n">PACKET3_CONTEXT_CONTROL</span>:
	<span class="k">case</span> <span class="n">PACKET3_STRMOUT_BUFFER_UPDATE</span>:
	<span class="k">case</span> <span class="n">PACKET3_WAIT_REG_MEM</span>:
	<span class="k">case</span> <span class="n">PACKET3_MEM_WRITE</span>:
	<span class="k">case</span> <span class="n">PACKET3_PFP_SYNC_ME</span>:
	<span class="k">case</span> <span class="n">PACKET3_SURFACE_SYNC</span>:
	<span class="k">case</span> <span class="n">PACKET3_EVENT_WRITE</span>:
	<span class="k">case</span> <span class="n">PACKET3_EVENT_WRITE_EOP</span>:
	<span class="k">case</span> <span class="n">PACKET3_EVENT_WRITE_EOS</span>:
	<span class="k">case</span> <span class="n">PACKET3_SET_CONTEXT_REG</span>:
	<span class="k">case</span> <span class="n">PACKET3_SET_CONTEXT_REG_INDIRECT</span>:
	<span class="k">case</span> <span class="n">PACKET3_SET_SH_REG</span>:
	<span class="k">case</span> <span class="n">PACKET3_SET_SH_REG_OFFSET</span>:
	<span class="k">case</span> <span class="n">PACKET3_INCREMENT_DE_COUNTER</span>:
	<span class="k">case</span> <span class="n">PACKET3_WAIT_ON_CE_COUNTER</span>:
	<span class="k">case</span> <span class="n">PACKET3_WAIT_ON_AVAIL_BUFFER</span>:
	<span class="k">case</span> <span class="n">PACKET3_ME_WRITE</span>:
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PACKET3_COPY_DATA</span>:
		<span class="k">if</span> <span class="p">((</span><span class="n">idx_value</span> <span class="o">&amp;</span> <span class="mh">0xf00</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">reg</span> <span class="o">=</span> <span class="n">ib</span><span class="p">[</span><span class="n">idx</span> <span class="o">+</span> <span class="mi">3</span><span class="p">]</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">si_vm_reg_valid</span><span class="p">(</span><span class="n">reg</span><span class="p">))</span>
				<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PACKET3_WRITE_DATA</span>:
		<span class="k">if</span> <span class="p">((</span><span class="n">idx_value</span> <span class="o">&amp;</span> <span class="mh">0xf00</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">start_reg</span> <span class="o">=</span> <span class="n">ib</span><span class="p">[</span><span class="n">idx</span> <span class="o">+</span> <span class="mi">1</span><span class="p">]</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">idx_value</span> <span class="o">&amp;</span> <span class="mh">0x10000</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">si_vm_reg_valid</span><span class="p">(</span><span class="n">start_reg</span><span class="p">))</span>
					<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="p">(</span><span class="n">pkt</span><span class="o">-&gt;</span><span class="n">count</span> <span class="o">-</span> <span class="mi">2</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">reg</span> <span class="o">=</span> <span class="n">start_reg</span> <span class="o">+</span> <span class="p">(</span><span class="mi">4</span> <span class="o">*</span> <span class="n">i</span><span class="p">);</span>
					<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">si_vm_reg_valid</span><span class="p">(</span><span class="n">reg</span><span class="p">))</span>
						<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
				<span class="p">}</span>
			<span class="p">}</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PACKET3_COND_WRITE</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">idx_value</span> <span class="o">&amp;</span> <span class="mh">0x100</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">reg</span> <span class="o">=</span> <span class="n">ib</span><span class="p">[</span><span class="n">idx</span> <span class="o">+</span> <span class="mi">5</span><span class="p">]</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">si_vm_reg_valid</span><span class="p">(</span><span class="n">reg</span><span class="p">))</span>
				<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PACKET3_COPY_DW</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">idx_value</span> <span class="o">&amp;</span> <span class="mh">0x2</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">reg</span> <span class="o">=</span> <span class="n">ib</span><span class="p">[</span><span class="n">idx</span> <span class="o">+</span> <span class="mi">3</span><span class="p">]</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">si_vm_reg_valid</span><span class="p">(</span><span class="n">reg</span><span class="p">))</span>
				<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Invalid Compute packet3: 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pkt</span><span class="o">-&gt;</span><span class="n">opcode</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">si_ib_parse</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_ib</span> <span class="o">*</span><span class="n">ib</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_cs_packet</span> <span class="n">pkt</span><span class="p">;</span>

	<span class="k">do</span> <span class="p">{</span>
		<span class="n">pkt</span><span class="p">.</span><span class="n">idx</span> <span class="o">=</span> <span class="n">idx</span><span class="p">;</span>
		<span class="n">pkt</span><span class="p">.</span><span class="n">type</span> <span class="o">=</span> <span class="n">CP_PACKET_GET_TYPE</span><span class="p">(</span><span class="n">ib</span><span class="o">-&gt;</span><span class="n">ptr</span><span class="p">[</span><span class="n">idx</span><span class="p">]);</span>
		<span class="n">pkt</span><span class="p">.</span><span class="n">count</span> <span class="o">=</span> <span class="n">CP_PACKET_GET_COUNT</span><span class="p">(</span><span class="n">ib</span><span class="o">-&gt;</span><span class="n">ptr</span><span class="p">[</span><span class="n">idx</span><span class="p">]);</span>
		<span class="n">pkt</span><span class="p">.</span><span class="n">one_reg_wr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">pkt</span><span class="p">.</span><span class="n">type</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">PACKET_TYPE0</span>:
			<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Packet0 not allowed!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">PACKET_TYPE2</span>:
			<span class="n">idx</span> <span class="o">+=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">PACKET_TYPE3</span>:
			<span class="n">pkt</span><span class="p">.</span><span class="n">opcode</span> <span class="o">=</span> <span class="n">CP_PACKET3_GET_OPCODE</span><span class="p">(</span><span class="n">ib</span><span class="o">-&gt;</span><span class="n">ptr</span><span class="p">[</span><span class="n">idx</span><span class="p">]);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ib</span><span class="o">-&gt;</span><span class="n">is_const_ib</span><span class="p">)</span>
				<span class="n">ret</span> <span class="o">=</span> <span class="n">si_vm_packet3_ce_check</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">ib</span><span class="o">-&gt;</span><span class="n">ptr</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pkt</span><span class="p">);</span>
			<span class="k">else</span> <span class="p">{</span>
				<span class="k">switch</span> <span class="p">(</span><span class="n">ib</span><span class="o">-&gt;</span><span class="n">fence</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">case</span> <span class="n">RADEON_RING_TYPE_GFX_INDEX</span>:
					<span class="n">ret</span> <span class="o">=</span> <span class="n">si_vm_packet3_gfx_check</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">ib</span><span class="o">-&gt;</span><span class="n">ptr</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pkt</span><span class="p">);</span>
					<span class="k">break</span><span class="p">;</span>
				<span class="k">case</span> <span class="n">CAYMAN_RING_TYPE_CP1_INDEX</span>:
				<span class="k">case</span> <span class="n">CAYMAN_RING_TYPE_CP2_INDEX</span>:
					<span class="n">ret</span> <span class="o">=</span> <span class="n">si_vm_packet3_compute_check</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">ib</span><span class="o">-&gt;</span><span class="n">ptr</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pkt</span><span class="p">);</span>
					<span class="k">break</span><span class="p">;</span>
				<span class="nl">default:</span>
					<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Non-PM4 ring %d !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ib</span><span class="o">-&gt;</span><span class="n">fence</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">);</span>
					<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
					<span class="k">break</span><span class="p">;</span>
				<span class="p">}</span>
			<span class="p">}</span>
			<span class="n">idx</span> <span class="o">+=</span> <span class="n">pkt</span><span class="p">.</span><span class="n">count</span> <span class="o">+</span> <span class="mi">2</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Unknown packet type %d !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pkt</span><span class="p">.</span><span class="n">type</span><span class="p">);</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">idx</span> <span class="o">&lt;</span> <span class="n">ib</span><span class="o">-&gt;</span><span class="n">length_dw</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * vm</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">si_vm_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* number of VMs */</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">vm_manager</span><span class="p">.</span><span class="n">nvm</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
	<span class="cm">/* base offset of vram pages */</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">vm_manager</span><span class="p">.</span><span class="n">vram_base_offset</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">si_vm_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">si_vm_bind</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_vm</span> <span class="o">*</span><span class="n">vm</span><span class="p">,</span> <span class="kt">int</span> <span class="n">id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">id</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">)</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT0_PAGE_TABLE_BASE_ADDR</span> <span class="o">+</span> <span class="p">(</span><span class="n">id</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span> <span class="n">vm</span><span class="o">-&gt;</span><span class="n">pt_gpu_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT8_PAGE_TABLE_BASE_ADDR</span> <span class="o">+</span> <span class="p">((</span><span class="n">id</span> <span class="o">-</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span>
		       <span class="n">vm</span><span class="o">-&gt;</span><span class="n">pt_gpu_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
	<span class="cm">/* flush hdp cache */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDP_MEM_COHERENCY_FLUSH_CNTL</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">);</span>
	<span class="cm">/* bits 0-15 are the VM contexts0-15 */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_INVALIDATE_REQUEST</span><span class="p">,</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">id</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">si_vm_unbind</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_vm</span> <span class="o">*</span><span class="n">vm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">vm</span><span class="o">-&gt;</span><span class="n">id</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">)</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT0_PAGE_TABLE_BASE_ADDR</span> <span class="o">+</span> <span class="p">(</span><span class="n">vm</span><span class="o">-&gt;</span><span class="n">id</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT8_PAGE_TABLE_BASE_ADDR</span> <span class="o">+</span> <span class="p">((</span><span class="n">vm</span><span class="o">-&gt;</span><span class="n">id</span> <span class="o">-</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
	<span class="cm">/* flush hdp cache */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDP_MEM_COHERENCY_FLUSH_CNTL</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">);</span>
	<span class="cm">/* bits 0-15 are the VM contexts0-15 */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_INVALIDATE_REQUEST</span><span class="p">,</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">vm</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">si_vm_tlb_flush</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_vm</span> <span class="o">*</span><span class="n">vm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">vm</span><span class="o">-&gt;</span><span class="n">id</span> <span class="o">==</span> <span class="o">-</span><span class="mi">1</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/* flush hdp cache */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDP_MEM_COHERENCY_FLUSH_CNTL</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">);</span>
	<span class="cm">/* bits 0-15 are the VM contexts0-15 */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_INVALIDATE_REQUEST</span><span class="p">,</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">vm</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * RLC</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">si_rlc_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="cm">/* save restore block */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rlc</span><span class="p">.</span><span class="n">save_restore_obj</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_bo_reserve</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rlc</span><span class="p">.</span><span class="n">save_restore_obj</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">r</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">))</span>
			<span class="n">dev_warn</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;(%d) reserve RLC sr bo failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="n">radeon_bo_unpin</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rlc</span><span class="p">.</span><span class="n">save_restore_obj</span><span class="p">);</span>
		<span class="n">radeon_bo_unreserve</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rlc</span><span class="p">.</span><span class="n">save_restore_obj</span><span class="p">);</span>

		<span class="n">radeon_bo_unref</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rlc</span><span class="p">.</span><span class="n">save_restore_obj</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rlc</span><span class="p">.</span><span class="n">save_restore_obj</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* clear state block */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rlc</span><span class="p">.</span><span class="n">clear_state_obj</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_bo_reserve</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rlc</span><span class="p">.</span><span class="n">clear_state_obj</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">r</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">))</span>
			<span class="n">dev_warn</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;(%d) reserve RLC c bo failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="n">radeon_bo_unpin</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rlc</span><span class="p">.</span><span class="n">clear_state_obj</span><span class="p">);</span>
		<span class="n">radeon_bo_unreserve</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rlc</span><span class="p">.</span><span class="n">clear_state_obj</span><span class="p">);</span>

		<span class="n">radeon_bo_unref</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rlc</span><span class="p">.</span><span class="n">clear_state_obj</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rlc</span><span class="p">.</span><span class="n">clear_state_obj</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">si_rlc_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="cm">/* save restore block */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rlc</span><span class="p">.</span><span class="n">save_restore_obj</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_bo_create</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">RADEON_GPU_PAGE_SIZE</span><span class="p">,</span> <span class="n">PAGE_SIZE</span><span class="p">,</span> <span class="nb">true</span><span class="p">,</span>
				     <span class="n">RADEON_GEM_DOMAIN_VRAM</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span>
				     <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rlc</span><span class="p">.</span><span class="n">save_restore_obj</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_warn</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;(%d) create RLC sr bo failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_bo_reserve</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rlc</span><span class="p">.</span><span class="n">save_restore_obj</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">r</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">si_rlc_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_bo_pin</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rlc</span><span class="p">.</span><span class="n">save_restore_obj</span><span class="p">,</span> <span class="n">RADEON_GEM_DOMAIN_VRAM</span><span class="p">,</span>
			  <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rlc</span><span class="p">.</span><span class="n">save_restore_gpu_addr</span><span class="p">);</span>
	<span class="n">radeon_bo_unreserve</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rlc</span><span class="p">.</span><span class="n">save_restore_obj</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;(%d) pin RLC sr bo failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="n">si_rlc_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* clear state block */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rlc</span><span class="p">.</span><span class="n">clear_state_obj</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_bo_create</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">RADEON_GPU_PAGE_SIZE</span><span class="p">,</span> <span class="n">PAGE_SIZE</span><span class="p">,</span> <span class="nb">true</span><span class="p">,</span>
				     <span class="n">RADEON_GEM_DOMAIN_VRAM</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span>
				     <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rlc</span><span class="p">.</span><span class="n">clear_state_obj</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_warn</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;(%d) create RLC c bo failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
			<span class="n">si_rlc_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_bo_reserve</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rlc</span><span class="p">.</span><span class="n">clear_state_obj</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">r</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">si_rlc_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_bo_pin</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rlc</span><span class="p">.</span><span class="n">clear_state_obj</span><span class="p">,</span> <span class="n">RADEON_GEM_DOMAIN_VRAM</span><span class="p">,</span>
			  <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rlc</span><span class="p">.</span><span class="n">clear_state_gpu_addr</span><span class="p">);</span>
	<span class="n">radeon_bo_unreserve</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rlc</span><span class="p">.</span><span class="n">clear_state_obj</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;(%d) pin RLC c bo failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="n">si_rlc_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">si_rlc_stop</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RLC_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">si_rlc_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RLC_CNTL</span><span class="p">,</span> <span class="n">RLC_ENABLE</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">si_rlc_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">i</span><span class="p">;</span>
	<span class="k">const</span> <span class="n">__be32</span> <span class="o">*</span><span class="n">fw_data</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rlc_fw</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">si_rlc_stop</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">RLC_RL_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RLC_RL_SIZE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RLC_LB_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RLC_LB_CNTR_MAX</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RLC_LB_CNTR_INIT</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">RLC_SAVE_AND_RESTORE_BASE</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rlc</span><span class="p">.</span><span class="n">save_restore_gpu_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RLC_CLEAR_STATE_RESTORE_BASE</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rlc</span><span class="p">.</span><span class="n">clear_state_gpu_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">RLC_MC_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RLC_UCODE_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">fw_data</span> <span class="o">=</span> <span class="p">(</span><span class="k">const</span> <span class="n">__be32</span> <span class="o">*</span><span class="p">)</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rlc_fw</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">SI_RLC_UCODE_SIZE</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">RLC_UCODE_ADDR</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">RLC_UCODE_DATA</span><span class="p">,</span> <span class="n">be32_to_cpup</span><span class="p">(</span><span class="n">fw_data</span><span class="o">++</span><span class="p">));</span>
	<span class="p">}</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RLC_UCODE_ADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">si_rlc_start</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">si_enable_interrupts</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">ih_cntl</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">IH_CNTL</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">ih_rb_cntl</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">IH_RB_CNTL</span><span class="p">);</span>

	<span class="n">ih_cntl</span> <span class="o">|=</span> <span class="n">ENABLE_INTR</span><span class="p">;</span>
	<span class="n">ih_rb_cntl</span> <span class="o">|=</span> <span class="n">IH_RB_ENABLE</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">IH_CNTL</span><span class="p">,</span> <span class="n">ih_cntl</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">IH_RB_CNTL</span><span class="p">,</span> <span class="n">ih_rb_cntl</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">enabled</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">si_disable_interrupts</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">ih_rb_cntl</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">IH_RB_CNTL</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">ih_cntl</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">IH_CNTL</span><span class="p">);</span>

	<span class="n">ih_rb_cntl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">IH_RB_ENABLE</span><span class="p">;</span>
	<span class="n">ih_cntl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">ENABLE_INTR</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">IH_RB_CNTL</span><span class="p">,</span> <span class="n">ih_rb_cntl</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">IH_CNTL</span><span class="p">,</span> <span class="n">ih_cntl</span><span class="p">);</span>
	<span class="cm">/* set rptr, wptr to 0 */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">IH_RB_RPTR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">IH_RB_WPTR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">enabled</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">wptr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">rptr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">si_disable_interrupt_state</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_INT_CNTL_RING0</span><span class="p">,</span> <span class="n">CNTX_BUSY_INT_ENABLE</span> <span class="o">|</span> <span class="n">CNTX_EMPTY_INT_ENABLE</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_INT_CNTL_RING1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_INT_CNTL_RING2</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">GRBM_INT_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">INT_MASK</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC0_REGISTER_OFFSET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">INT_MASK</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC1_REGISTER_OFFSET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">num_crtc</span> <span class="o">&gt;=</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">INT_MASK</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC2_REGISTER_OFFSET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">INT_MASK</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC3_REGISTER_OFFSET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">num_crtc</span> <span class="o">&gt;=</span> <span class="mi">6</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">INT_MASK</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC4_REGISTER_OFFSET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">INT_MASK</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC5_REGISTER_OFFSET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">GRPH_INT_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC0_REGISTER_OFFSET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">GRPH_INT_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC1_REGISTER_OFFSET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">num_crtc</span> <span class="o">&gt;=</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">GRPH_INT_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC2_REGISTER_OFFSET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">GRPH_INT_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC3_REGISTER_OFFSET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">num_crtc</span> <span class="o">&gt;=</span> <span class="mi">6</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">GRPH_INT_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC4_REGISTER_OFFSET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">GRPH_INT_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC5_REGISTER_OFFSET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">DACA_AUTODETECT_INT_CONTROL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD1_INT_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DC_HPDx_INT_POLARITY</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD1_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD2_INT_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DC_HPDx_INT_POLARITY</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD2_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD3_INT_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DC_HPDx_INT_POLARITY</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD3_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD4_INT_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DC_HPDx_INT_POLARITY</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD4_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD5_INT_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DC_HPDx_INT_POLARITY</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD5_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD6_INT_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DC_HPDx_INT_POLARITY</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD6_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">si_irq_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">rb_bufsz</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">interrupt_cntl</span><span class="p">,</span> <span class="n">ih_cntl</span><span class="p">,</span> <span class="n">ih_rb_cntl</span><span class="p">;</span>

	<span class="cm">/* allocate ring */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">r600_ih_ring_alloc</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="cm">/* disable irqs */</span>
	<span class="n">si_disable_interrupts</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="cm">/* init rlc */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">si_rlc_resume</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">r600_ih_ring_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* setup interrupt control */</span>
	<span class="cm">/* set dummy read address to ring address */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">INTERRUPT_CNTL2</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">gpu_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">interrupt_cntl</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">INTERRUPT_CNTL</span><span class="p">);</span>
	<span class="cm">/* IH_DUMMY_RD_OVERRIDE=0 - dummy read disabled with msi, enabled without msi</span>
<span class="cm">	 * IH_DUMMY_RD_OVERRIDE=1 - dummy read controlled by IH_DUMMY_RD_EN</span>
<span class="cm">	 */</span>
	<span class="n">interrupt_cntl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">IH_DUMMY_RD_OVERRIDE</span><span class="p">;</span>
	<span class="cm">/* IH_REQ_NONSNOOP_EN=1 if ring is in non-cacheable memory, e.g., vram */</span>
	<span class="n">interrupt_cntl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">IH_REQ_NONSNOOP_EN</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">INTERRUPT_CNTL</span><span class="p">,</span> <span class="n">interrupt_cntl</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">IH_RB_BASE</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">gpu_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">rb_bufsz</span> <span class="o">=</span> <span class="n">drm_order</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">ring_size</span> <span class="o">/</span> <span class="mi">4</span><span class="p">);</span>

	<span class="n">ih_rb_cntl</span> <span class="o">=</span> <span class="p">(</span><span class="n">IH_WPTR_OVERFLOW_ENABLE</span> <span class="o">|</span>
		      <span class="n">IH_WPTR_OVERFLOW_CLEAR</span> <span class="o">|</span>
		      <span class="p">(</span><span class="n">rb_bufsz</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">wb</span><span class="p">.</span><span class="n">enabled</span><span class="p">)</span>
		<span class="n">ih_rb_cntl</span> <span class="o">|=</span> <span class="n">IH_WPTR_WRITEBACK_ENABLE</span><span class="p">;</span>

	<span class="cm">/* set the writeback address whether it&#39;s enabled or not */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">IH_RB_WPTR_ADDR_LO</span><span class="p">,</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">wb</span><span class="p">.</span><span class="n">gpu_addr</span> <span class="o">+</span> <span class="n">R600_WB_IH_WPTR_OFFSET</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFFFFFFFC</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">IH_RB_WPTR_ADDR_HI</span><span class="p">,</span> <span class="n">upper_32_bits</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">wb</span><span class="p">.</span><span class="n">gpu_addr</span> <span class="o">+</span> <span class="n">R600_WB_IH_WPTR_OFFSET</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">IH_RB_CNTL</span><span class="p">,</span> <span class="n">ih_rb_cntl</span><span class="p">);</span>

	<span class="cm">/* set rptr, wptr to 0 */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">IH_RB_RPTR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">IH_RB_WPTR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Default settings for IH_CNTL (disabled at first) */</span>
	<span class="n">ih_cntl</span> <span class="o">=</span> <span class="n">MC_WRREQ_CREDIT</span><span class="p">(</span><span class="mh">0x10</span><span class="p">)</span> <span class="o">|</span> <span class="n">MC_WR_CLEAN_CNT</span><span class="p">(</span><span class="mh">0x10</span><span class="p">)</span> <span class="o">|</span> <span class="n">MC_VMID</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="cm">/* RPTR_REARM only works if msi&#39;s are enabled */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">msi_enabled</span><span class="p">)</span>
		<span class="n">ih_cntl</span> <span class="o">|=</span> <span class="n">RPTR_REARM</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">IH_CNTL</span><span class="p">,</span> <span class="n">ih_cntl</span><span class="p">);</span>

	<span class="cm">/* force the active interrupt state to all disabled */</span>
	<span class="n">si_disable_interrupt_state</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="n">pci_set_master</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">);</span>

	<span class="cm">/* enable irqs */</span>
	<span class="n">si_enable_interrupts</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">si_irq_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">cp_int_cntl</span> <span class="o">=</span> <span class="n">CNTX_BUSY_INT_ENABLE</span> <span class="o">|</span> <span class="n">CNTX_EMPTY_INT_ENABLE</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cp_int_cntl1</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">cp_int_cntl2</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">crtc1</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">crtc2</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">crtc3</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">crtc4</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">crtc5</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">crtc6</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hpd1</span><span class="p">,</span> <span class="n">hpd2</span><span class="p">,</span> <span class="n">hpd3</span><span class="p">,</span> <span class="n">hpd4</span><span class="p">,</span> <span class="n">hpd5</span><span class="p">,</span> <span class="n">hpd6</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">grbm_int_cntl</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">grph1</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">grph2</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">grph3</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">grph4</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">grph5</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">grph6</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">installed</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WARN</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;Can&#39;t enable IRQ/MSI because no handler is installed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* don&#39;t enable anything if the ih is disabled */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">enabled</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">si_disable_interrupts</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="cm">/* force the active interrupt state to all disabled */</span>
		<span class="n">si_disable_interrupt_state</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">hpd1</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD1_INT_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">DC_HPDx_INT_EN</span><span class="p">;</span>
	<span class="n">hpd2</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD2_INT_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">DC_HPDx_INT_EN</span><span class="p">;</span>
	<span class="n">hpd3</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD3_INT_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">DC_HPDx_INT_EN</span><span class="p">;</span>
	<span class="n">hpd4</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD4_INT_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">DC_HPDx_INT_EN</span><span class="p">;</span>
	<span class="n">hpd5</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD5_INT_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">DC_HPDx_INT_EN</span><span class="p">;</span>
	<span class="n">hpd6</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD6_INT_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">DC_HPDx_INT_EN</span><span class="p">;</span>

	<span class="cm">/* enable CP interrupts on all rings */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">sw_int</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;si_irq_set: sw int gfx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">cp_int_cntl</span> <span class="o">|=</span> <span class="n">TIME_STAMP_INT_ENABLE</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">sw_int</span><span class="p">[</span><span class="n">CAYMAN_RING_TYPE_CP1_INDEX</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;si_irq_set: sw int cp1</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">cp_int_cntl1</span> <span class="o">|=</span> <span class="n">TIME_STAMP_INT_ENABLE</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">sw_int</span><span class="p">[</span><span class="n">CAYMAN_RING_TYPE_CP2_INDEX</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;si_irq_set: sw int cp2</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">cp_int_cntl2</span> <span class="o">|=</span> <span class="n">TIME_STAMP_INT_ENABLE</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">crtc_vblank_int</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">||</span>
	    <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">pflip</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;si_irq_set: vblank 0</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">crtc1</span> <span class="o">|=</span> <span class="n">VBLANK_INT_MASK</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">crtc_vblank_int</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">||</span>
	    <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">pflip</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;si_irq_set: vblank 1</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">crtc2</span> <span class="o">|=</span> <span class="n">VBLANK_INT_MASK</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">crtc_vblank_int</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">||</span>
	    <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">pflip</span><span class="p">[</span><span class="mi">2</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;si_irq_set: vblank 2</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">crtc3</span> <span class="o">|=</span> <span class="n">VBLANK_INT_MASK</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">crtc_vblank_int</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">||</span>
	    <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">pflip</span><span class="p">[</span><span class="mi">3</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;si_irq_set: vblank 3</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">crtc4</span> <span class="o">|=</span> <span class="n">VBLANK_INT_MASK</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">crtc_vblank_int</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">||</span>
	    <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">pflip</span><span class="p">[</span><span class="mi">4</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;si_irq_set: vblank 4</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">crtc5</span> <span class="o">|=</span> <span class="n">VBLANK_INT_MASK</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">crtc_vblank_int</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">||</span>
	    <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">pflip</span><span class="p">[</span><span class="mi">5</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;si_irq_set: vblank 5</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">crtc6</span> <span class="o">|=</span> <span class="n">VBLANK_INT_MASK</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;si_irq_set: hpd 1</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">hpd1</span> <span class="o">|=</span> <span class="n">DC_HPDx_INT_EN</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;si_irq_set: hpd 2</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">hpd2</span> <span class="o">|=</span> <span class="n">DC_HPDx_INT_EN</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">2</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;si_irq_set: hpd 3</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">hpd3</span> <span class="o">|=</span> <span class="n">DC_HPDx_INT_EN</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">3</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;si_irq_set: hpd 4</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">hpd4</span> <span class="o">|=</span> <span class="n">DC_HPDx_INT_EN</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">4</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;si_irq_set: hpd 5</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">hpd5</span> <span class="o">|=</span> <span class="n">DC_HPDx_INT_EN</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">5</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;si_irq_set: hpd 6</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">hpd6</span> <span class="o">|=</span> <span class="n">DC_HPDx_INT_EN</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">gui_idle</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;gui idle</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">grbm_int_cntl</span> <span class="o">|=</span> <span class="n">GUI_IDLE_INT_ENABLE</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_INT_CNTL_RING0</span><span class="p">,</span> <span class="n">cp_int_cntl</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_INT_CNTL_RING1</span><span class="p">,</span> <span class="n">cp_int_cntl1</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_INT_CNTL_RING2</span><span class="p">,</span> <span class="n">cp_int_cntl2</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">GRBM_INT_CNTL</span><span class="p">,</span> <span class="n">grbm_int_cntl</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">INT_MASK</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC0_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">crtc1</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">INT_MASK</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC1_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">crtc2</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">num_crtc</span> <span class="o">&gt;=</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">INT_MASK</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC2_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">crtc3</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">INT_MASK</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC3_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">crtc4</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">num_crtc</span> <span class="o">&gt;=</span> <span class="mi">6</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">INT_MASK</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC4_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">crtc5</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">INT_MASK</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC5_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">crtc6</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">GRPH_INT_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC0_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">grph1</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">GRPH_INT_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC1_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">grph2</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">num_crtc</span> <span class="o">&gt;=</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">GRPH_INT_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC2_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">grph3</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">GRPH_INT_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC3_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">grph4</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">num_crtc</span> <span class="o">&gt;=</span> <span class="mi">6</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">GRPH_INT_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC4_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">grph5</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">GRPH_INT_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC5_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">grph6</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD1_INT_CONTROL</span><span class="p">,</span> <span class="n">hpd1</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD2_INT_CONTROL</span><span class="p">,</span> <span class="n">hpd2</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD3_INT_CONTROL</span><span class="p">,</span> <span class="n">hpd3</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD4_INT_CONTROL</span><span class="p">,</span> <span class="n">hpd4</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD5_INT_CONTROL</span><span class="p">,</span> <span class="n">hpd5</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD6_INT_CONTROL</span><span class="p">,</span> <span class="n">hpd6</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">si_irq_ack</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DISP_INTERRUPT_STATUS</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DISP_INTERRUPT_STATUS_CONTINUE</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont2</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DISP_INTERRUPT_STATUS_CONTINUE2</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont3</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DISP_INTERRUPT_STATUS_CONTINUE3</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont4</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DISP_INTERRUPT_STATUS_CONTINUE4</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont5</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DISP_INTERRUPT_STATUS_CONTINUE5</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">d1grph_int</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">GRPH_INT_STATUS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC0_REGISTER_OFFSET</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">d2grph_int</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">GRPH_INT_STATUS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC1_REGISTER_OFFSET</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">num_crtc</span> <span class="o">&gt;=</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">d3grph_int</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">GRPH_INT_STATUS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC2_REGISTER_OFFSET</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">d4grph_int</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">GRPH_INT_STATUS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC3_REGISTER_OFFSET</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">num_crtc</span> <span class="o">&gt;=</span> <span class="mi">6</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">d5grph_int</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">GRPH_INT_STATUS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC4_REGISTER_OFFSET</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">d6grph_int</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">GRPH_INT_STATUS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC5_REGISTER_OFFSET</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">d1grph_int</span> <span class="o">&amp;</span> <span class="n">GRPH_PFLIP_INT_OCCURRED</span><span class="p">)</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">GRPH_INT_STATUS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC0_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">GRPH_PFLIP_INT_CLEAR</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">d2grph_int</span> <span class="o">&amp;</span> <span class="n">GRPH_PFLIP_INT_OCCURRED</span><span class="p">)</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">GRPH_INT_STATUS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC1_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">GRPH_PFLIP_INT_CLEAR</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int</span> <span class="o">&amp;</span> <span class="n">LB_D1_VBLANK_INTERRUPT</span><span class="p">)</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">VBLANK_STATUS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC0_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">VBLANK_ACK</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int</span> <span class="o">&amp;</span> <span class="n">LB_D1_VLINE_INTERRUPT</span><span class="p">)</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">VLINE_STATUS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC0_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">VLINE_ACK</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont</span> <span class="o">&amp;</span> <span class="n">LB_D2_VBLANK_INTERRUPT</span><span class="p">)</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">VBLANK_STATUS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC1_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">VBLANK_ACK</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont</span> <span class="o">&amp;</span> <span class="n">LB_D2_VLINE_INTERRUPT</span><span class="p">)</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">VLINE_STATUS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC1_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">VLINE_ACK</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">num_crtc</span> <span class="o">&gt;=</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">d3grph_int</span> <span class="o">&amp;</span> <span class="n">GRPH_PFLIP_INT_OCCURRED</span><span class="p">)</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">GRPH_INT_STATUS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC2_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">GRPH_PFLIP_INT_CLEAR</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">d4grph_int</span> <span class="o">&amp;</span> <span class="n">GRPH_PFLIP_INT_OCCURRED</span><span class="p">)</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">GRPH_INT_STATUS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC3_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">GRPH_PFLIP_INT_CLEAR</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont2</span> <span class="o">&amp;</span> <span class="n">LB_D3_VBLANK_INTERRUPT</span><span class="p">)</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">VBLANK_STATUS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC2_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">VBLANK_ACK</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont2</span> <span class="o">&amp;</span> <span class="n">LB_D3_VLINE_INTERRUPT</span><span class="p">)</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">VLINE_STATUS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC2_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">VLINE_ACK</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont3</span> <span class="o">&amp;</span> <span class="n">LB_D4_VBLANK_INTERRUPT</span><span class="p">)</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">VBLANK_STATUS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC3_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">VBLANK_ACK</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont3</span> <span class="o">&amp;</span> <span class="n">LB_D4_VLINE_INTERRUPT</span><span class="p">)</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">VLINE_STATUS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC3_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">VLINE_ACK</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">num_crtc</span> <span class="o">&gt;=</span> <span class="mi">6</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">d5grph_int</span> <span class="o">&amp;</span> <span class="n">GRPH_PFLIP_INT_OCCURRED</span><span class="p">)</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">GRPH_INT_STATUS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC4_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">GRPH_PFLIP_INT_CLEAR</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">d6grph_int</span> <span class="o">&amp;</span> <span class="n">GRPH_PFLIP_INT_OCCURRED</span><span class="p">)</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">GRPH_INT_STATUS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC5_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">GRPH_PFLIP_INT_CLEAR</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont4</span> <span class="o">&amp;</span> <span class="n">LB_D5_VBLANK_INTERRUPT</span><span class="p">)</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">VBLANK_STATUS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC4_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">VBLANK_ACK</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont4</span> <span class="o">&amp;</span> <span class="n">LB_D5_VLINE_INTERRUPT</span><span class="p">)</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">VLINE_STATUS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC4_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">VLINE_ACK</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont5</span> <span class="o">&amp;</span> <span class="n">LB_D6_VBLANK_INTERRUPT</span><span class="p">)</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">VBLANK_STATUS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC5_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">VBLANK_ACK</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont5</span> <span class="o">&amp;</span> <span class="n">LB_D6_VLINE_INTERRUPT</span><span class="p">)</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">VLINE_STATUS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC5_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">VLINE_ACK</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int</span> <span class="o">&amp;</span> <span class="n">DC_HPD1_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD1_INT_CONTROL</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">DC_HPDx_INT_ACK</span><span class="p">;</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD1_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont</span> <span class="o">&amp;</span> <span class="n">DC_HPD2_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD2_INT_CONTROL</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">DC_HPDx_INT_ACK</span><span class="p">;</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD2_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont2</span> <span class="o">&amp;</span> <span class="n">DC_HPD3_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD3_INT_CONTROL</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">DC_HPDx_INT_ACK</span><span class="p">;</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD3_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont3</span> <span class="o">&amp;</span> <span class="n">DC_HPD4_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD4_INT_CONTROL</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">DC_HPDx_INT_ACK</span><span class="p">;</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD4_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont4</span> <span class="o">&amp;</span> <span class="n">DC_HPD5_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD5_INT_CONTROL</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">DC_HPDx_INT_ACK</span><span class="p">;</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD5_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont5</span> <span class="o">&amp;</span> <span class="n">DC_HPD6_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD5_INT_CONTROL</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">DC_HPDx_INT_ACK</span><span class="p">;</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD6_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">si_irq_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">si_disable_interrupts</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Wait and acknowledge irq */</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">si_irq_ack</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">si_disable_interrupt_state</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">si_irq_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">si_irq_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">si_rlc_stop</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">si_irq_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">si_irq_suspend</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">r600_ih_ring_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">si_get_ih_wptr</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">wptr</span><span class="p">,</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">wb</span><span class="p">.</span><span class="n">enabled</span><span class="p">)</span>
		<span class="n">wptr</span> <span class="o">=</span> <span class="n">le32_to_cpu</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">wb</span><span class="p">.</span><span class="n">wb</span><span class="p">[</span><span class="n">R600_WB_IH_WPTR_OFFSET</span><span class="o">/</span><span class="mi">4</span><span class="p">]);</span>
	<span class="k">else</span>
		<span class="n">wptr</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">IH_RB_WPTR</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">wptr</span> <span class="o">&amp;</span> <span class="n">RB_OVERFLOW</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* When a ring buffer overflow happen start parsing interrupt</span>
<span class="cm">		 * from the last not overwritten vector (wptr + 16). Hopefully</span>
<span class="cm">		 * this should allow us to catchup.</span>
<span class="cm">		 */</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;IH ring buffer overflow (0x%08X, %d, %d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">wptr</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">rptr</span><span class="p">,</span> <span class="p">(</span><span class="n">wptr</span> <span class="o">+</span> <span class="mi">16</span><span class="p">)</span> <span class="o">+</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">ptr_mask</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">rptr</span> <span class="o">=</span> <span class="p">(</span><span class="n">wptr</span> <span class="o">+</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">ptr_mask</span><span class="p">;</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">IH_RB_CNTL</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">IH_WPTR_OVERFLOW_CLEAR</span><span class="p">;</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">IH_RB_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">wptr</span> <span class="o">&amp;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">ptr_mask</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*        SI IV Ring</span>
<span class="cm"> * Each IV ring entry is 128 bits:</span>
<span class="cm"> * [7:0]    - interrupt source id</span>
<span class="cm"> * [31:8]   - reserved</span>
<span class="cm"> * [59:32]  - interrupt source data</span>
<span class="cm"> * [63:60]  - reserved</span>
<span class="cm"> * [71:64]  - RINGID</span>
<span class="cm"> * [79:72]  - VMID</span>
<span class="cm"> * [127:80] - reserved</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">si_irq_process</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">wptr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rptr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">src_id</span><span class="p">,</span> <span class="n">src_data</span><span class="p">,</span> <span class="n">ring_id</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ring_index</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">queue_hotplug</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">enabled</span> <span class="o">||</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">shutdown</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">IRQ_NONE</span><span class="p">;</span>

	<span class="n">wptr</span> <span class="o">=</span> <span class="n">si_get_ih_wptr</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">rptr</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">rptr</span><span class="p">;</span>
	<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;si_irq_process start: rptr %d, wptr %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">rptr</span><span class="p">,</span> <span class="n">wptr</span><span class="p">);</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rptr</span> <span class="o">==</span> <span class="n">wptr</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">IRQ_NONE</span><span class="p">;</span>
	<span class="p">}</span>
<span class="nl">restart_ih:</span>
	<span class="cm">/* Order reading of wptr vs. reading of IH ring data */</span>
	<span class="n">rmb</span><span class="p">();</span>

	<span class="cm">/* display interrupts */</span>
	<span class="n">si_irq_ack</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">wptr</span> <span class="o">=</span> <span class="n">wptr</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">rptr</span> <span class="o">!=</span> <span class="n">wptr</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* wptr/rptr are in bytes! */</span>
		<span class="n">ring_index</span> <span class="o">=</span> <span class="n">rptr</span> <span class="o">/</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">src_id</span> <span class="o">=</span>  <span class="n">le32_to_cpu</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">ring</span><span class="p">[</span><span class="n">ring_index</span><span class="p">])</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
		<span class="n">src_data</span> <span class="o">=</span> <span class="n">le32_to_cpu</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">ring</span><span class="p">[</span><span class="n">ring_index</span> <span class="o">+</span> <span class="mi">1</span><span class="p">])</span> <span class="o">&amp;</span> <span class="mh">0xfffffff</span><span class="p">;</span>
		<span class="n">ring_id</span> <span class="o">=</span> <span class="n">le32_to_cpu</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">ring</span><span class="p">[</span><span class="n">ring_index</span> <span class="o">+</span> <span class="mi">2</span><span class="p">])</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>

		<span class="k">switch</span> <span class="p">(</span><span class="n">src_id</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">1</span>: <span class="cm">/* D1 vblank/vline */</span>
			<span class="k">switch</span> <span class="p">(</span><span class="n">src_data</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">case</span> <span class="mi">0</span>: <span class="cm">/* D1 vblank */</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int</span> <span class="o">&amp;</span> <span class="n">LB_D1_VBLANK_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">crtc_vblank_int</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="p">{</span>
						<span class="n">drm_handle_vblank</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ddev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
						<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">vblank_sync</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
						<span class="n">wake_up</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">vblank_queue</span><span class="p">);</span>
					<span class="p">}</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">pflip</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span>
						<span class="n">radeon_crtc_handle_flip</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">LB_D1_VBLANK_INTERRUPT</span><span class="p">;</span>
					<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: D1 vblank</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="p">}</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">1</span>: <span class="cm">/* D1 vline */</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int</span> <span class="o">&amp;</span> <span class="n">LB_D1_VLINE_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">LB_D1_VLINE_INTERRUPT</span><span class="p">;</span>
					<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: D1 vline</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="p">}</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="nl">default:</span>
				<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;Unhandled interrupt: %d %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">src_id</span><span class="p">,</span> <span class="n">src_data</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">2</span>: <span class="cm">/* D2 vblank/vline */</span>
			<span class="k">switch</span> <span class="p">(</span><span class="n">src_data</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">case</span> <span class="mi">0</span>: <span class="cm">/* D2 vblank */</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont</span> <span class="o">&amp;</span> <span class="n">LB_D2_VBLANK_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">crtc_vblank_int</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span> <span class="p">{</span>
						<span class="n">drm_handle_vblank</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ddev</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
						<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">vblank_sync</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
						<span class="n">wake_up</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">vblank_queue</span><span class="p">);</span>
					<span class="p">}</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">pflip</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span>
						<span class="n">radeon_crtc_handle_flip</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">LB_D2_VBLANK_INTERRUPT</span><span class="p">;</span>
					<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: D2 vblank</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="p">}</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">1</span>: <span class="cm">/* D2 vline */</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont</span> <span class="o">&amp;</span> <span class="n">LB_D2_VLINE_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">LB_D2_VLINE_INTERRUPT</span><span class="p">;</span>
					<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: D2 vline</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="p">}</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="nl">default:</span>
				<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;Unhandled interrupt: %d %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">src_id</span><span class="p">,</span> <span class="n">src_data</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">3</span>: <span class="cm">/* D3 vblank/vline */</span>
			<span class="k">switch</span> <span class="p">(</span><span class="n">src_data</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">case</span> <span class="mi">0</span>: <span class="cm">/* D3 vblank */</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont2</span> <span class="o">&amp;</span> <span class="n">LB_D3_VBLANK_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">crtc_vblank_int</span><span class="p">[</span><span class="mi">2</span><span class="p">])</span> <span class="p">{</span>
						<span class="n">drm_handle_vblank</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ddev</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
						<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">vblank_sync</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
						<span class="n">wake_up</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">vblank_queue</span><span class="p">);</span>
					<span class="p">}</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">pflip</span><span class="p">[</span><span class="mi">2</span><span class="p">])</span>
						<span class="n">radeon_crtc_handle_flip</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont2</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">LB_D3_VBLANK_INTERRUPT</span><span class="p">;</span>
					<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: D3 vblank</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="p">}</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">1</span>: <span class="cm">/* D3 vline */</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont2</span> <span class="o">&amp;</span> <span class="n">LB_D3_VLINE_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont2</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">LB_D3_VLINE_INTERRUPT</span><span class="p">;</span>
					<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: D3 vline</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="p">}</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="nl">default:</span>
				<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;Unhandled interrupt: %d %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">src_id</span><span class="p">,</span> <span class="n">src_data</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">4</span>: <span class="cm">/* D4 vblank/vline */</span>
			<span class="k">switch</span> <span class="p">(</span><span class="n">src_data</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">case</span> <span class="mi">0</span>: <span class="cm">/* D4 vblank */</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont3</span> <span class="o">&amp;</span> <span class="n">LB_D4_VBLANK_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">crtc_vblank_int</span><span class="p">[</span><span class="mi">3</span><span class="p">])</span> <span class="p">{</span>
						<span class="n">drm_handle_vblank</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ddev</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
						<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">vblank_sync</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
						<span class="n">wake_up</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">vblank_queue</span><span class="p">);</span>
					<span class="p">}</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">pflip</span><span class="p">[</span><span class="mi">3</span><span class="p">])</span>
						<span class="n">radeon_crtc_handle_flip</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont3</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">LB_D4_VBLANK_INTERRUPT</span><span class="p">;</span>
					<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: D4 vblank</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="p">}</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">1</span>: <span class="cm">/* D4 vline */</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont3</span> <span class="o">&amp;</span> <span class="n">LB_D4_VLINE_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont3</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">LB_D4_VLINE_INTERRUPT</span><span class="p">;</span>
					<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: D4 vline</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="p">}</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="nl">default:</span>
				<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;Unhandled interrupt: %d %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">src_id</span><span class="p">,</span> <span class="n">src_data</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">5</span>: <span class="cm">/* D5 vblank/vline */</span>
			<span class="k">switch</span> <span class="p">(</span><span class="n">src_data</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">case</span> <span class="mi">0</span>: <span class="cm">/* D5 vblank */</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont4</span> <span class="o">&amp;</span> <span class="n">LB_D5_VBLANK_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">crtc_vblank_int</span><span class="p">[</span><span class="mi">4</span><span class="p">])</span> <span class="p">{</span>
						<span class="n">drm_handle_vblank</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ddev</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span>
						<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">vblank_sync</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
						<span class="n">wake_up</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">vblank_queue</span><span class="p">);</span>
					<span class="p">}</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">pflip</span><span class="p">[</span><span class="mi">4</span><span class="p">])</span>
						<span class="n">radeon_crtc_handle_flip</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont4</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">LB_D5_VBLANK_INTERRUPT</span><span class="p">;</span>
					<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: D5 vblank</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="p">}</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">1</span>: <span class="cm">/* D5 vline */</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont4</span> <span class="o">&amp;</span> <span class="n">LB_D5_VLINE_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont4</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">LB_D5_VLINE_INTERRUPT</span><span class="p">;</span>
					<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: D5 vline</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="p">}</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="nl">default:</span>
				<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;Unhandled interrupt: %d %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">src_id</span><span class="p">,</span> <span class="n">src_data</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">6</span>: <span class="cm">/* D6 vblank/vline */</span>
			<span class="k">switch</span> <span class="p">(</span><span class="n">src_data</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">case</span> <span class="mi">0</span>: <span class="cm">/* D6 vblank */</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont5</span> <span class="o">&amp;</span> <span class="n">LB_D6_VBLANK_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">crtc_vblank_int</span><span class="p">[</span><span class="mi">5</span><span class="p">])</span> <span class="p">{</span>
						<span class="n">drm_handle_vblank</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ddev</span><span class="p">,</span> <span class="mi">5</span><span class="p">);</span>
						<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">vblank_sync</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
						<span class="n">wake_up</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">vblank_queue</span><span class="p">);</span>
					<span class="p">}</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">pflip</span><span class="p">[</span><span class="mi">5</span><span class="p">])</span>
						<span class="n">radeon_crtc_handle_flip</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="mi">5</span><span class="p">);</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont5</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">LB_D6_VBLANK_INTERRUPT</span><span class="p">;</span>
					<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: D6 vblank</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="p">}</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">1</span>: <span class="cm">/* D6 vline */</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont5</span> <span class="o">&amp;</span> <span class="n">LB_D6_VLINE_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont5</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">LB_D6_VLINE_INTERRUPT</span><span class="p">;</span>
					<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: D6 vline</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="p">}</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="nl">default:</span>
				<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;Unhandled interrupt: %d %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">src_id</span><span class="p">,</span> <span class="n">src_data</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">42</span>: <span class="cm">/* HPD hotplug */</span>
			<span class="k">switch</span> <span class="p">(</span><span class="n">src_data</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">case</span> <span class="mi">0</span>:
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int</span> <span class="o">&amp;</span> <span class="n">DC_HPD1_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">DC_HPD1_INTERRUPT</span><span class="p">;</span>
					<span class="n">queue_hotplug</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
					<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: HPD1</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="p">}</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">1</span>:
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont</span> <span class="o">&amp;</span> <span class="n">DC_HPD2_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">DC_HPD2_INTERRUPT</span><span class="p">;</span>
					<span class="n">queue_hotplug</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
					<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: HPD2</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="p">}</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">2</span>:
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont2</span> <span class="o">&amp;</span> <span class="n">DC_HPD3_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont2</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">DC_HPD3_INTERRUPT</span><span class="p">;</span>
					<span class="n">queue_hotplug</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
					<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: HPD3</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="p">}</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">3</span>:
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont3</span> <span class="o">&amp;</span> <span class="n">DC_HPD4_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont3</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">DC_HPD4_INTERRUPT</span><span class="p">;</span>
					<span class="n">queue_hotplug</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
					<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: HPD4</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="p">}</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">4</span>:
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont4</span> <span class="o">&amp;</span> <span class="n">DC_HPD5_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont4</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">DC_HPD5_INTERRUPT</span><span class="p">;</span>
					<span class="n">queue_hotplug</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
					<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: HPD5</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="p">}</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">5</span>:
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont5</span> <span class="o">&amp;</span> <span class="n">DC_HPD6_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont5</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">DC_HPD6_INTERRUPT</span><span class="p">;</span>
					<span class="n">queue_hotplug</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
					<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: HPD6</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="p">}</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="nl">default:</span>
				<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;Unhandled interrupt: %d %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">src_id</span><span class="p">,</span> <span class="n">src_data</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">176</span>: <span class="cm">/* RINGID0 CP_INT */</span>
			<span class="n">radeon_fence_process</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">177</span>: <span class="cm">/* RINGID1 CP_INT */</span>
			<span class="n">radeon_fence_process</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">CAYMAN_RING_TYPE_CP1_INDEX</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">178</span>: <span class="cm">/* RINGID2 CP_INT */</span>
			<span class="n">radeon_fence_process</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">CAYMAN_RING_TYPE_CP2_INDEX</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">181</span>: <span class="cm">/* CP EOP event */</span>
			<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: CP EOP</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">switch</span> <span class="p">(</span><span class="n">ring_id</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">case</span> <span class="mi">0</span>:
				<span class="n">radeon_fence_process</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">1</span>:
				<span class="n">radeon_fence_process</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">CAYMAN_RING_TYPE_CP1_INDEX</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">2</span>:
				<span class="n">radeon_fence_process</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">CAYMAN_RING_TYPE_CP2_INDEX</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">233</span>: <span class="cm">/* GUI IDLE */</span>
			<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: GUI idle</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">gui_idle</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
			<span class="n">wake_up</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">idle_queue</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;Unhandled interrupt: %d %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">src_id</span><span class="p">,</span> <span class="n">src_data</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="cm">/* wptr/rptr are in bytes! */</span>
		<span class="n">rptr</span> <span class="o">+=</span> <span class="mi">16</span><span class="p">;</span>
		<span class="n">rptr</span> <span class="o">&amp;=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">ptr_mask</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* make sure wptr hasn&#39;t changed while processing */</span>
	<span class="n">wptr</span> <span class="o">=</span> <span class="n">si_get_ih_wptr</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">wptr</span> <span class="o">!=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">wptr</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">restart_ih</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">queue_hotplug</span><span class="p">)</span>
		<span class="n">schedule_work</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">hotplug_work</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">rptr</span> <span class="o">=</span> <span class="n">rptr</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">IH_RB_RPTR</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">rptr</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * startup/shutdown callbacks</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">si_startup</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">ring</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">me_fw</span> <span class="o">||</span> <span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pfp_fw</span> <span class="o">||</span> <span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ce_fw</span> <span class="o">||</span>
	    <span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rlc_fw</span> <span class="o">||</span> <span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc_fw</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">si_init_microcode</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Failed to load firmware!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">si_mc_load_microcode</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Failed to load MC firmware!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">r600_vram_scratch_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">si_mc_program</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">si_pcie_gart_enable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="n">si_gpu_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

<span class="cp">#if 0</span><span class="c"></span>
<span class="c">	r = evergreen_blit_init(rdev);</span>
<span class="c">	if (r) {</span>
<span class="c">		r600_blit_fini(rdev);</span>
<span class="c">		rdev-&gt;asic-&gt;copy = NULL;</span>
<span class="c">		dev_warn(rdev-&gt;dev, &quot;failed blitter (%d) falling back to memcpy\n&quot;, r);</span>
<span class="c">	}</span>
<span class="cp">#endif</span>
	<span class="cm">/* allocate rlc buffers */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">si_rlc_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Failed to init rlc BOs!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* allocate wb buffer */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_wb_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_fence_driver_start_ring</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed initializing CP fences (%d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_fence_driver_start_ring</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">CAYMAN_RING_TYPE_CP1_INDEX</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed initializing CP fences (%d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_fence_driver_start_ring</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">CAYMAN_RING_TYPE_CP2_INDEX</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed initializing CP fences (%d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Enable IRQ */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">si_irq_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;radeon: IH init failed (%d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="n">radeon_irq_kms_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">si_irq_set</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="n">ring</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">];</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ring_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">ring</span><span class="p">,</span> <span class="n">ring</span><span class="o">-&gt;</span><span class="n">ring_size</span><span class="p">,</span> <span class="n">RADEON_WB_CP_RPTR_OFFSET</span><span class="p">,</span>
			     <span class="n">CP_RB0_RPTR</span><span class="p">,</span> <span class="n">CP_RB0_WPTR</span><span class="p">,</span>
			     <span class="mi">0</span><span class="p">,</span> <span class="mh">0xfffff</span><span class="p">,</span> <span class="n">RADEON_CP_PACKET2</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">ring</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">CAYMAN_RING_TYPE_CP1_INDEX</span><span class="p">];</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ring_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">ring</span><span class="p">,</span> <span class="n">ring</span><span class="o">-&gt;</span><span class="n">ring_size</span><span class="p">,</span> <span class="n">RADEON_WB_CP1_RPTR_OFFSET</span><span class="p">,</span>
			     <span class="n">CP_RB1_RPTR</span><span class="p">,</span> <span class="n">CP_RB1_WPTR</span><span class="p">,</span>
			     <span class="mi">0</span><span class="p">,</span> <span class="mh">0xfffff</span><span class="p">,</span> <span class="n">RADEON_CP_PACKET2</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">ring</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">CAYMAN_RING_TYPE_CP2_INDEX</span><span class="p">];</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ring_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">ring</span><span class="p">,</span> <span class="n">ring</span><span class="o">-&gt;</span><span class="n">ring_size</span><span class="p">,</span> <span class="n">RADEON_WB_CP2_RPTR_OFFSET</span><span class="p">,</span>
			     <span class="n">CP_RB2_RPTR</span><span class="p">,</span> <span class="n">CP_RB2_WPTR</span><span class="p">,</span>
			     <span class="mi">0</span><span class="p">,</span> <span class="mh">0xfffff</span><span class="p">,</span> <span class="n">RADEON_CP_PACKET2</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">si_cp_load_microcode</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">si_cp_resume</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ib_pool_start</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ib_test</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">]);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;radeon: failed testing IB (%d) on CP ring 0</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">accel_working</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ib_test</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">CAYMAN_RING_TYPE_CP1_INDEX</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">CAYMAN_RING_TYPE_CP1_INDEX</span><span class="p">]);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;radeon: failed testing IB (%d) on CP ring 1</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">accel_working</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ib_test</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">CAYMAN_RING_TYPE_CP2_INDEX</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">CAYMAN_RING_TYPE_CP2_INDEX</span><span class="p">]);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;radeon: failed testing IB (%d) on CP ring 2</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">accel_working</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_vm_manager_start</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">si_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="cm">/* Do not reset GPU before posting, on rv770 hw unlike on r500 hw,</span>
<span class="cm">	 * posting will perform necessary task to bring back GPU into good</span>
<span class="cm">	 * shape.</span>
<span class="cm">	 */</span>
	<span class="cm">/* post card */</span>
	<span class="n">atom_asic_init</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">atom_context</span><span class="p">);</span>

	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">accel_working</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">si_startup</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;si startup failed on resume</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">accel_working</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

<span class="p">}</span>

<span class="kt">int</span> <span class="nf">si_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* FIXME: we should wait for ring to be empty */</span>
	<span class="n">radeon_ib_pool_suspend</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_vm_manager_suspend</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
<span class="cp">#if 0</span><span class="c"></span>
<span class="c">	r600_blit_suspend(rdev);</span>
<span class="cp">#endif</span>
	<span class="n">si_cp_enable</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">].</span><span class="n">ready</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">CAYMAN_RING_TYPE_CP1_INDEX</span><span class="p">].</span><span class="n">ready</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">CAYMAN_RING_TYPE_CP2_INDEX</span><span class="p">].</span><span class="n">ready</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">si_irq_suspend</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_wb_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">si_pcie_gart_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Plan is to move initialization in that function and use</span>
<span class="cm"> * helper function so that radeon_device_init pretty much</span>
<span class="cm"> * do nothing more than calling asic specific function. This</span>
<span class="cm"> * should also allow to remove a bunch of callback function</span>
<span class="cm"> * like vram_info.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">si_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">ring</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="cm">/* Read BIOS */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">radeon_get_bios</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_AVIVO</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* Must be an ATOMBIOS */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">is_atom_bios</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Expecting atombios for cayman GPU</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_atombios_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="cm">/* Post card if necessary */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">radeon_card_posted</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">bios</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Card not posted and no BIOS - ignoring</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;GPU not posted. posting now...</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">atom_asic_init</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">atom_context</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="cm">/* Initialize scratch registers */</span>
	<span class="n">si_scratch_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Initialize surface registers */</span>
	<span class="n">radeon_surface_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Initialize clocks */</span>
	<span class="n">radeon_get_clock_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ddev</span><span class="p">);</span>

	<span class="cm">/* Fence driver */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_fence_driver_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="cm">/* initialize memory controller */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">si_mc_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="cm">/* Memory manager */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_bo_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_irq_kms_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">ring</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">];</span>
	<span class="n">ring</span><span class="o">-&gt;</span><span class="n">ring_obj</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">r600_ring_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">ring</span><span class="p">,</span> <span class="mi">1024</span> <span class="o">*</span> <span class="mi">1024</span><span class="p">);</span>

	<span class="n">ring</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">CAYMAN_RING_TYPE_CP1_INDEX</span><span class="p">];</span>
	<span class="n">ring</span><span class="o">-&gt;</span><span class="n">ring_obj</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">r600_ring_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">ring</span><span class="p">,</span> <span class="mi">1024</span> <span class="o">*</span> <span class="mi">1024</span><span class="p">);</span>

	<span class="n">ring</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">CAYMAN_RING_TYPE_CP2_INDEX</span><span class="p">];</span>
	<span class="n">ring</span><span class="o">-&gt;</span><span class="n">ring_obj</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">r600_ring_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">ring</span><span class="p">,</span> <span class="mi">1024</span> <span class="o">*</span> <span class="mi">1024</span><span class="p">);</span>

	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">ring_obj</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">r600_ih_ring_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="mi">64</span> <span class="o">*</span> <span class="mi">1024</span><span class="p">);</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">r600_pcie_gart_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ib_pool_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">accel_working</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;IB initialization failed (%d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">accel_working</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_vm_manager_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;vm manager initialization failed (%d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">si_startup</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;disabling GPU acceleration</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">si_cp_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">si_irq_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">si_rlc_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">radeon_wb_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">r100_ib_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">radeon_vm_manager_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">radeon_irq_kms_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">si_pcie_gart_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">accel_working</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Don&#39;t start up if the MC ucode is missing.</span>
<span class="cm">	 * The default clocks and voltages before the MC ucode</span>
<span class="cm">	 * is loaded are not suffient for advanced operations.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc_fw</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;radeon: MC ucode required for NI+.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">si_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#if 0</span><span class="c"></span>
<span class="c">	r600_blit_fini(rdev);</span>
<span class="cp">#endif</span>
	<span class="n">si_cp_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">si_irq_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">si_rlc_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_wb_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_vm_manager_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">r100_ib_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_irq_kms_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">si_pcie_gart_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">r600_vram_scratch_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_gem_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_fence_driver_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_bo_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_atombios_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">bios</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">bios</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
