
bluetooth.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002374  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  080024a4  080024a4  000124a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080024fc  080024fc  0002006c  2**0
                  CONTENTS
  4 .ARM          00000000  080024fc  080024fc  0002006c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080024fc  080024fc  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080024fc  080024fc  000124fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002500  08002500  00012500  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  08002504  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c0  2000006c  08002570  0002006c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000012c  08002570  0002012c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000076c1  00000000  00000000  00020095  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000013dc  00000000  00000000  00027756  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000338  00000000  00000000  00028b38  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000290  00000000  00000000  00028e70  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0000369c  00000000  00000000  00029100  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000461c  00000000  00000000  0002c79c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0000aeef  00000000  00000000  00030db8  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0003bca7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000dcc  00000000  00000000  0003bd24  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	2000006c 	.word	0x2000006c
 800014c:	00000000 	.word	0x00000000
 8000150:	0800248c 	.word	0x0800248c

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000070 	.word	0x20000070
 800016c:	0800248c 	.word	0x0800248c

08000170 <main>:
int i=0;
#define address 0x3f
uint16_t spi1_c='1';
char text[5];
int main(void)
{
 8000170:	b580      	push	{r7, lr}
 8000172:	b084      	sub	sp, #16
 8000174:	af04      	add	r7, sp, #16

	GPIOB_Clock_Enable();
 8000176:	4b4b      	ldr	r3, [pc, #300]	; (80002a4 <main+0x134>)
 8000178:	699b      	ldr	r3, [r3, #24]
 800017a:	4a4a      	ldr	r2, [pc, #296]	; (80002a4 <main+0x134>)
 800017c:	f043 0308 	orr.w	r3, r3, #8
 8000180:	6193      	str	r3, [r2, #24]
	USART_INIT(USART1, mode_RX_TX_ENABLE, word_length_8, stop_bits_1, baud_rate_9600, parity_none,8000000);
 8000182:	4b49      	ldr	r3, [pc, #292]	; (80002a8 <main+0x138>)
 8000184:	9302      	str	r3, [sp, #8]
 8000186:	2300      	movs	r3, #0
 8000188:	9301      	str	r3, [sp, #4]
 800018a:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 800018e:	9300      	str	r3, [sp, #0]
 8000190:	2300      	movs	r3, #0
 8000192:	2200      	movs	r2, #0
 8000194:	210c      	movs	r1, #12
 8000196:	4845      	ldr	r0, [pc, #276]	; (80002ac <main+0x13c>)
 8000198:	f001 f9e6 	bl	8001568 <USART_INIT>
	SPI_INIT(SPI1, SPI_MODE_MASTER_unidirectional_receive_only, prescaler_256, Clock_polarity_idle_one, Clock_phase_first_clock_transition, frame_size_16, Frame_format_MSB);
 800019c:	2300      	movs	r3, #0
 800019e:	9302      	str	r3, [sp, #8]
 80001a0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80001a4:	9301      	str	r3, [sp, #4]
 80001a6:	2300      	movs	r3, #0
 80001a8:	9300      	str	r3, [sp, #0]
 80001aa:	2302      	movs	r3, #2
 80001ac:	2238      	movs	r2, #56	; 0x38
 80001ae:	f240 4104 	movw	r1, #1028	; 0x404
 80001b2:	483f      	ldr	r0, [pc, #252]	; (80002b0 <main+0x140>)
 80001b4:	f000 ffd0 	bl	8001158 <SPI_INIT>
	pinmode(GPIOB, pin15,GPIO_MODE_OUTPUT_push_pull_Speed10);
 80001b8:	2201      	movs	r2, #1
 80001ba:	210f      	movs	r1, #15
 80001bc:	483d      	ldr	r0, [pc, #244]	; (80002b4 <main+0x144>)
 80001be:	f000 f947 	bl	8000450 <pinmode>
	pinmode(GPIOA, pin4,GPIO_MODE_OUTPUT_push_pull_Speed10);//ss 1
 80001c2:	2201      	movs	r2, #1
 80001c4:	2104      	movs	r1, #4
 80001c6:	483c      	ldr	r0, [pc, #240]	; (80002b8 <main+0x148>)
 80001c8:	f000 f942 	bl	8000450 <pinmode>
	pinwrite(GPIOA, pin4, HIGH);
 80001cc:	2201      	movs	r2, #1
 80001ce:	2104      	movs	r1, #4
 80001d0:	4839      	ldr	r0, [pc, #228]	; (80002b8 <main+0x148>)
 80001d2:	f000 f9fc 	bl	80005ce <pinwrite>

	delay(200, U_ms,8000000);
 80001d6:	4a34      	ldr	r2, [pc, #208]	; (80002a8 <main+0x138>)
 80001d8:	2100      	movs	r1, #0
 80001da:	20c8      	movs	r0, #200	; 0xc8
 80001dc:	f000 fddc 	bl	8000d98 <delay>
	I2C_LCD_Init(I2C1,address);
 80001e0:	213f      	movs	r1, #63	; 0x3f
 80001e2:	4836      	ldr	r0, [pc, #216]	; (80002bc <main+0x14c>)
 80001e4:	f000 fc8a 	bl	8000afc <I2C_LCD_Init>
	I2C_LCD_write_string(I2C1,"MOHAMMED",address);
 80001e8:	223f      	movs	r2, #63	; 0x3f
 80001ea:	4935      	ldr	r1, [pc, #212]	; (80002c0 <main+0x150>)
 80001ec:	4833      	ldr	r0, [pc, #204]	; (80002bc <main+0x14c>)
 80001ee:	f000 fd56 	bl	8000c9e <I2C_LCD_write_string>
	I2C_LCD_setcerser(I2C1, address,1,0);
 80001f2:	2300      	movs	r3, #0
 80001f4:	2201      	movs	r2, #1
 80001f6:	213f      	movs	r1, #63	; 0x3f
 80001f8:	4830      	ldr	r0, [pc, #192]	; (80002bc <main+0x14c>)
 80001fa:	f000 fd6a 	bl	8000cd2 <I2C_LCD_setcerser>
	while(1){
		USART_SEND_STRING(USART1," \n ");
 80001fe:	4931      	ldr	r1, [pc, #196]	; (80002c4 <main+0x154>)
 8000200:	482a      	ldr	r0, [pc, #168]	; (80002ac <main+0x13c>)
 8000202:	f001 fa95 	bl	8001730 <USART_SEND_STRING>
		_delay_ms(1400);
 8000206:	f44f 60af 	mov.w	r0, #1400	; 0x578
 800020a:	f000 fa04 	bl	8000616 <_delay_ms>
		SPI_RECEIVE_ONLY_MODE(SPI1,&spi1_c,pin4);//spi
 800020e:	2204      	movs	r2, #4
 8000210:	492d      	ldr	r1, [pc, #180]	; (80002c8 <main+0x158>)
 8000212:	4827      	ldr	r0, [pc, #156]	; (80002b0 <main+0x140>)
 8000214:	f001 f958 	bl	80014c8 <SPI_RECEIVE_ONLY_MODE>
		_delay_ms(1400);
 8000218:	f44f 60af 	mov.w	r0, #1400	; 0x578
 800021c:	f000 f9fb 	bl	8000616 <_delay_ms>
		spi1_c=((spi1_c>>4)-5);
 8000220:	4b29      	ldr	r3, [pc, #164]	; (80002c8 <main+0x158>)
 8000222:	881b      	ldrh	r3, [r3, #0]
 8000224:	091b      	lsrs	r3, r3, #4
 8000226:	b29b      	uxth	r3, r3
 8000228:	3b05      	subs	r3, #5
 800022a:	b29a      	uxth	r2, r3
 800022c:	4b26      	ldr	r3, [pc, #152]	; (80002c8 <main+0x158>)
 800022e:	801a      	strh	r2, [r3, #0]
		I2C_LCD_clear( I2C1,address);
 8000230:	213f      	movs	r1, #63	; 0x3f
 8000232:	4822      	ldr	r0, [pc, #136]	; (80002bc <main+0x14c>)
 8000234:	f000 fd78 	bl	8000d28 <I2C_LCD_clear>
		I2C_LCD_setcerser(I2C1, address,1,0);
 8000238:	2300      	movs	r3, #0
 800023a:	2201      	movs	r2, #1
 800023c:	213f      	movs	r1, #63	; 0x3f
 800023e:	481f      	ldr	r0, [pc, #124]	; (80002bc <main+0x14c>)
 8000240:	f000 fd47 	bl	8000cd2 <I2C_LCD_setcerser>
		I2C_LCD_write_string(I2C1,"temp:  ",address);
 8000244:	223f      	movs	r2, #63	; 0x3f
 8000246:	4921      	ldr	r1, [pc, #132]	; (80002cc <main+0x15c>)
 8000248:	481c      	ldr	r0, [pc, #112]	; (80002bc <main+0x14c>)
 800024a:	f000 fd28 	bl	8000c9e <I2C_LCD_write_string>
		I2C_LCD_write_INTnumber(I2C1, address,spi1_c);
 800024e:	4b1e      	ldr	r3, [pc, #120]	; (80002c8 <main+0x158>)
 8000250:	881b      	ldrh	r3, [r3, #0]
 8000252:	461a      	mov	r2, r3
 8000254:	213f      	movs	r1, #63	; 0x3f
 8000256:	4819      	ldr	r0, [pc, #100]	; (80002bc <main+0x14c>)
 8000258:	f000 fd82 	bl	8000d60 <I2C_LCD_write_INTnumber>
		I2C_LCD_write_string(I2C1,"C",address);
 800025c:	223f      	movs	r2, #63	; 0x3f
 800025e:	491c      	ldr	r1, [pc, #112]	; (80002d0 <main+0x160>)
 8000260:	4816      	ldr	r0, [pc, #88]	; (80002bc <main+0x14c>)
 8000262:	f000 fd1c 	bl	8000c9e <I2C_LCD_write_string>
		delay(300, U_ms,8000000);
 8000266:	4a10      	ldr	r2, [pc, #64]	; (80002a8 <main+0x138>)
 8000268:	2100      	movs	r1, #0
 800026a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800026e:	f000 fd93 	bl	8000d98 <delay>
		sprintf(text,"%d",spi1_c);
 8000272:	4b15      	ldr	r3, [pc, #84]	; (80002c8 <main+0x158>)
 8000274:	881b      	ldrh	r3, [r3, #0]
 8000276:	461a      	mov	r2, r3
 8000278:	4916      	ldr	r1, [pc, #88]	; (80002d4 <main+0x164>)
 800027a:	4817      	ldr	r0, [pc, #92]	; (80002d8 <main+0x168>)
 800027c:	f001 fcf4 	bl	8001c68 <siprintf>
		_delay_ms(1400);
 8000280:	f44f 60af 	mov.w	r0, #1400	; 0x578
 8000284:	f000 f9c7 	bl	8000616 <_delay_ms>
		USART_SEND_STRING(USART1,text);
 8000288:	4913      	ldr	r1, [pc, #76]	; (80002d8 <main+0x168>)
 800028a:	4808      	ldr	r0, [pc, #32]	; (80002ac <main+0x13c>)
 800028c:	f001 fa50 	bl	8001730 <USART_SEND_STRING>
		_delay_ms(1400);
 8000290:	f44f 60af 	mov.w	r0, #1400	; 0x578
 8000294:	f000 f9bf 	bl	8000616 <_delay_ms>
		USART_SEND_STRING(USART1," \n ");
 8000298:	490a      	ldr	r1, [pc, #40]	; (80002c4 <main+0x154>)
 800029a:	4804      	ldr	r0, [pc, #16]	; (80002ac <main+0x13c>)
 800029c:	f001 fa48 	bl	8001730 <USART_SEND_STRING>
	while(1){
 80002a0:	e7ad      	b.n	80001fe <main+0x8e>
 80002a2:	bf00      	nop
 80002a4:	40021000 	.word	0x40021000
 80002a8:	007a1200 	.word	0x007a1200
 80002ac:	40013800 	.word	0x40013800
 80002b0:	40013000 	.word	0x40013000
 80002b4:	40010c00 	.word	0x40010c00
 80002b8:	40010800 	.word	0x40010800
 80002bc:	40005400 	.word	0x40005400
 80002c0:	080024a4 	.word	0x080024a4
 80002c4:	080024b0 	.word	0x080024b0
 80002c8:	20000000 	.word	0x20000000
 80002cc:	080024b4 	.word	0x080024b4
 80002d0:	080024bc 	.word	0x080024bc
 80002d4:	080024c0 	.word	0x080024c0
 80002d8:	2000009c 	.word	0x2000009c

080002dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80002dc:	b580      	push	{r7, lr}
 80002de:	b086      	sub	sp, #24
 80002e0:	af00      	add	r7, sp, #0
 80002e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80002e4:	4a14      	ldr	r2, [pc, #80]	; (8000338 <_sbrk+0x5c>)
 80002e6:	4b15      	ldr	r3, [pc, #84]	; (800033c <_sbrk+0x60>)
 80002e8:	1ad3      	subs	r3, r2, r3
 80002ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80002ec:	697b      	ldr	r3, [r7, #20]
 80002ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80002f0:	4b13      	ldr	r3, [pc, #76]	; (8000340 <_sbrk+0x64>)
 80002f2:	681b      	ldr	r3, [r3, #0]
 80002f4:	2b00      	cmp	r3, #0
 80002f6:	d102      	bne.n	80002fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80002f8:	4b11      	ldr	r3, [pc, #68]	; (8000340 <_sbrk+0x64>)
 80002fa:	4a12      	ldr	r2, [pc, #72]	; (8000344 <_sbrk+0x68>)
 80002fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80002fe:	4b10      	ldr	r3, [pc, #64]	; (8000340 <_sbrk+0x64>)
 8000300:	681a      	ldr	r2, [r3, #0]
 8000302:	687b      	ldr	r3, [r7, #4]
 8000304:	4413      	add	r3, r2
 8000306:	693a      	ldr	r2, [r7, #16]
 8000308:	429a      	cmp	r2, r3
 800030a:	d207      	bcs.n	800031c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800030c:	f001 fc82 	bl	8001c14 <__errno>
 8000310:	4602      	mov	r2, r0
 8000312:	230c      	movs	r3, #12
 8000314:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8000316:	f04f 33ff 	mov.w	r3, #4294967295
 800031a:	e009      	b.n	8000330 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800031c:	4b08      	ldr	r3, [pc, #32]	; (8000340 <_sbrk+0x64>)
 800031e:	681b      	ldr	r3, [r3, #0]
 8000320:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000322:	4b07      	ldr	r3, [pc, #28]	; (8000340 <_sbrk+0x64>)
 8000324:	681a      	ldr	r2, [r3, #0]
 8000326:	687b      	ldr	r3, [r7, #4]
 8000328:	4413      	add	r3, r2
 800032a:	4a05      	ldr	r2, [pc, #20]	; (8000340 <_sbrk+0x64>)
 800032c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800032e:	68fb      	ldr	r3, [r7, #12]
}
 8000330:	4618      	mov	r0, r3
 8000332:	3718      	adds	r7, #24
 8000334:	46bd      	mov	sp, r7
 8000336:	bd80      	pop	{r7, pc}
 8000338:	20002800 	.word	0x20002800
 800033c:	00000400 	.word	0x00000400
 8000340:	20000088 	.word	0x20000088
 8000344:	20000130 	.word	0x20000130

08000348 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000348:	480d      	ldr	r0, [pc, #52]	; (8000380 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800034a:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 800034c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000350:	480c      	ldr	r0, [pc, #48]	; (8000384 <LoopForever+0x6>)
  ldr r1, =_edata
 8000352:	490d      	ldr	r1, [pc, #52]	; (8000388 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000354:	4a0d      	ldr	r2, [pc, #52]	; (800038c <LoopForever+0xe>)
  movs r3, #0
 8000356:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000358:	e002      	b.n	8000360 <LoopCopyDataInit>

0800035a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800035a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800035c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800035e:	3304      	adds	r3, #4

08000360 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000360:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000362:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000364:	d3f9      	bcc.n	800035a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000366:	4a0a      	ldr	r2, [pc, #40]	; (8000390 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000368:	4c0a      	ldr	r4, [pc, #40]	; (8000394 <LoopForever+0x16>)
  movs r3, #0
 800036a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800036c:	e001      	b.n	8000372 <LoopFillZerobss>

0800036e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800036e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000370:	3204      	adds	r2, #4

08000372 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000372:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000374:	d3fb      	bcc.n	800036e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000376:	f001 fc53 	bl	8001c20 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800037a:	f7ff fef9 	bl	8000170 <main>

0800037e <LoopForever>:

LoopForever:
    b LoopForever
 800037e:	e7fe      	b.n	800037e <LoopForever>
  ldr   r0, =_estack
 8000380:	20002800 	.word	0x20002800
  ldr r0, =_sdata
 8000384:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000388:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 800038c:	08002504 	.word	0x08002504
  ldr r2, =_sbss
 8000390:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000394:	2000012c 	.word	0x2000012c

08000398 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000398:	e7fe      	b.n	8000398 <ADC1_2_IRQHandler>

0800039a <getposition>:
#include "STM32f103c6.h"
#include "GPIO_DRIVER.h"
uint8_t getposition(uint16_t pin_num){
 800039a:	b480      	push	{r7}
 800039c:	b085      	sub	sp, #20
 800039e:	af00      	add	r7, sp, #0
 80003a0:	4603      	mov	r3, r0
 80003a2:	80fb      	strh	r3, [r7, #6]
	uint8_t rval;
	if(pin_num == pin0){
 80003a4:	88fb      	ldrh	r3, [r7, #6]
 80003a6:	2b00      	cmp	r3, #0
 80003a8:	d101      	bne.n	80003ae <getposition+0x14>
		rval =0;
 80003aa:	2300      	movs	r3, #0
 80003ac:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin1){
 80003ae:	88fb      	ldrh	r3, [r7, #6]
 80003b0:	2b01      	cmp	r3, #1
 80003b2:	d101      	bne.n	80003b8 <getposition+0x1e>
		rval =4;
 80003b4:	2304      	movs	r3, #4
 80003b6:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin2){
 80003b8:	88fb      	ldrh	r3, [r7, #6]
 80003ba:	2b02      	cmp	r3, #2
 80003bc:	d101      	bne.n	80003c2 <getposition+0x28>
		rval =8;
 80003be:	2308      	movs	r3, #8
 80003c0:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin3){
 80003c2:	88fb      	ldrh	r3, [r7, #6]
 80003c4:	2b03      	cmp	r3, #3
 80003c6:	d101      	bne.n	80003cc <getposition+0x32>
		rval =12;
 80003c8:	230c      	movs	r3, #12
 80003ca:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin4){
 80003cc:	88fb      	ldrh	r3, [r7, #6]
 80003ce:	2b04      	cmp	r3, #4
 80003d0:	d101      	bne.n	80003d6 <getposition+0x3c>
		rval =16;
 80003d2:	2310      	movs	r3, #16
 80003d4:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin5){
 80003d6:	88fb      	ldrh	r3, [r7, #6]
 80003d8:	2b05      	cmp	r3, #5
 80003da:	d101      	bne.n	80003e0 <getposition+0x46>
		rval =20;
 80003dc:	2314      	movs	r3, #20
 80003de:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin6){
 80003e0:	88fb      	ldrh	r3, [r7, #6]
 80003e2:	2b06      	cmp	r3, #6
 80003e4:	d101      	bne.n	80003ea <getposition+0x50>
		rval =24;
 80003e6:	2318      	movs	r3, #24
 80003e8:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin7){
 80003ea:	88fb      	ldrh	r3, [r7, #6]
 80003ec:	2b07      	cmp	r3, #7
 80003ee:	d101      	bne.n	80003f4 <getposition+0x5a>
		rval =28;
 80003f0:	231c      	movs	r3, #28
 80003f2:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin8){
 80003f4:	88fb      	ldrh	r3, [r7, #6]
 80003f6:	2b08      	cmp	r3, #8
 80003f8:	d101      	bne.n	80003fe <getposition+0x64>
		rval =0;
 80003fa:	2300      	movs	r3, #0
 80003fc:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin9){
 80003fe:	88fb      	ldrh	r3, [r7, #6]
 8000400:	2b09      	cmp	r3, #9
 8000402:	d101      	bne.n	8000408 <getposition+0x6e>
		rval =4;
 8000404:	2304      	movs	r3, #4
 8000406:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin10){
 8000408:	88fb      	ldrh	r3, [r7, #6]
 800040a:	2b0a      	cmp	r3, #10
 800040c:	d101      	bne.n	8000412 <getposition+0x78>
		rval =8;
 800040e:	2308      	movs	r3, #8
 8000410:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin11){
 8000412:	88fb      	ldrh	r3, [r7, #6]
 8000414:	2b0b      	cmp	r3, #11
 8000416:	d101      	bne.n	800041c <getposition+0x82>
		rval =12;
 8000418:	230c      	movs	r3, #12
 800041a:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin12){
 800041c:	88fb      	ldrh	r3, [r7, #6]
 800041e:	2b0c      	cmp	r3, #12
 8000420:	d101      	bne.n	8000426 <getposition+0x8c>
		rval =16;
 8000422:	2310      	movs	r3, #16
 8000424:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin13){
 8000426:	88fb      	ldrh	r3, [r7, #6]
 8000428:	2b0d      	cmp	r3, #13
 800042a:	d101      	bne.n	8000430 <getposition+0x96>
		rval =20;
 800042c:	2314      	movs	r3, #20
 800042e:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin14){
 8000430:	88fb      	ldrh	r3, [r7, #6]
 8000432:	2b0e      	cmp	r3, #14
 8000434:	d101      	bne.n	800043a <getposition+0xa0>
		rval =24;
 8000436:	2318      	movs	r3, #24
 8000438:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin15){
 800043a:	88fb      	ldrh	r3, [r7, #6]
 800043c:	2b0f      	cmp	r3, #15
 800043e:	d101      	bne.n	8000444 <getposition+0xaa>
		rval =28;
 8000440:	231c      	movs	r3, #28
 8000442:	73fb      	strb	r3, [r7, #15]
	}
	return rval;
 8000444:	7bfb      	ldrb	r3, [r7, #15]


}
 8000446:	4618      	mov	r0, r3
 8000448:	3714      	adds	r7, #20
 800044a:	46bd      	mov	sp, r7
 800044c:	bc80      	pop	{r7}
 800044e:	4770      	bx	lr

08000450 <pinmode>:
// * @param [in] - GPIOx: where x can be (A...E Depending on device used) to select the GPIO Peripheral
// * @param [in] - pin: pin name
// * @param [in] - pinmode:mode of the pin
// * @retval -none
// * Note-
void pinmode(GPIO_typeDef* GPIOx,uint16_t pin,uint32_t pinmode){
 8000450:	b580      	push	{r7, lr}
 8000452:	b084      	sub	sp, #16
 8000454:	af00      	add	r7, sp, #0
 8000456:	60f8      	str	r0, [r7, #12]
 8000458:	460b      	mov	r3, r1
 800045a:	607a      	str	r2, [r7, #4]
 800045c:	817b      	strh	r3, [r7, #10]

	if(pin<8){
 800045e:	897b      	ldrh	r3, [r7, #10]
 8000460:	2b07      	cmp	r3, #7
 8000462:	d856      	bhi.n	8000512 <pinmode+0xc2>
		GPIOx->GPIOx_CRL &=~(0xf<<(getposition(pin)));
 8000464:	897b      	ldrh	r3, [r7, #10]
 8000466:	4618      	mov	r0, r3
 8000468:	f7ff ff97 	bl	800039a <getposition>
 800046c:	4603      	mov	r3, r0
 800046e:	461a      	mov	r2, r3
 8000470:	230f      	movs	r3, #15
 8000472:	4093      	lsls	r3, r2
 8000474:	43da      	mvns	r2, r3
 8000476:	68fb      	ldr	r3, [r7, #12]
 8000478:	681b      	ldr	r3, [r3, #0]
 800047a:	401a      	ands	r2, r3
 800047c:	68fb      	ldr	r3, [r7, #12]
 800047e:	601a      	str	r2, [r3, #0]

		if((pinmode==GPIO_MODE_INPUT_PD)||(pinmode==GPIO_MODE_INPUT_PU)){
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	2b08      	cmp	r3, #8
 8000484:	d002      	beq.n	800048c <pinmode+0x3c>
 8000486:	687b      	ldr	r3, [r7, #4]
 8000488:	2b18      	cmp	r3, #24
 800048a:	d133      	bne.n	80004f4 <pinmode+0xa4>
			if(pinmode == GPIO_MODE_INPUT_PU){
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	2b18      	cmp	r3, #24
 8000490:	d117      	bne.n	80004c2 <pinmode+0x72>
				GPIOx->GPIOx_CRL |=(0b1000<<(getposition(pin)));
 8000492:	897b      	ldrh	r3, [r7, #10]
 8000494:	4618      	mov	r0, r3
 8000496:	f7ff ff80 	bl	800039a <getposition>
 800049a:	4603      	mov	r3, r0
 800049c:	461a      	mov	r2, r3
 800049e:	2308      	movs	r3, #8
 80004a0:	fa03 f202 	lsl.w	r2, r3, r2
 80004a4:	68fb      	ldr	r3, [r7, #12]
 80004a6:	681b      	ldr	r3, [r3, #0]
 80004a8:	431a      	orrs	r2, r3
 80004aa:	68fb      	ldr	r3, [r7, #12]
 80004ac:	601a      	str	r2, [r3, #0]
				GPIOx->GPIOx_ODR |= (1<<pin);
 80004ae:	68fb      	ldr	r3, [r7, #12]
 80004b0:	68db      	ldr	r3, [r3, #12]
 80004b2:	897a      	ldrh	r2, [r7, #10]
 80004b4:	2101      	movs	r1, #1
 80004b6:	fa01 f202 	lsl.w	r2, r1, r2
 80004ba:	431a      	orrs	r2, r3
 80004bc:	68fb      	ldr	r3, [r7, #12]
 80004be:	60da      	str	r2, [r3, #12]
			if(pinmode == GPIO_MODE_INPUT_PU){
 80004c0:	e081      	b.n	80005c6 <pinmode+0x176>
			}
			else{
				GPIOx->GPIOx_CRL |=(0b1000<<(getposition(pin)));
 80004c2:	897b      	ldrh	r3, [r7, #10]
 80004c4:	4618      	mov	r0, r3
 80004c6:	f7ff ff68 	bl	800039a <getposition>
 80004ca:	4603      	mov	r3, r0
 80004cc:	461a      	mov	r2, r3
 80004ce:	2308      	movs	r3, #8
 80004d0:	fa03 f202 	lsl.w	r2, r3, r2
 80004d4:	68fb      	ldr	r3, [r7, #12]
 80004d6:	681b      	ldr	r3, [r3, #0]
 80004d8:	431a      	orrs	r2, r3
 80004da:	68fb      	ldr	r3, [r7, #12]
 80004dc:	601a      	str	r2, [r3, #0]
				GPIOx->GPIOx_ODR &=~(1<<pin);
 80004de:	68fb      	ldr	r3, [r7, #12]
 80004e0:	68db      	ldr	r3, [r3, #12]
 80004e2:	897a      	ldrh	r2, [r7, #10]
 80004e4:	2101      	movs	r1, #1
 80004e6:	fa01 f202 	lsl.w	r2, r1, r2
 80004ea:	43d2      	mvns	r2, r2
 80004ec:	401a      	ands	r2, r3
 80004ee:	68fb      	ldr	r3, [r7, #12]
 80004f0:	60da      	str	r2, [r3, #12]
			if(pinmode == GPIO_MODE_INPUT_PU){
 80004f2:	e068      	b.n	80005c6 <pinmode+0x176>
			}

		}
		else GPIOx->GPIOx_CRL |=(pinmode<<(getposition(pin)));
 80004f4:	897b      	ldrh	r3, [r7, #10]
 80004f6:	4618      	mov	r0, r3
 80004f8:	f7ff ff4f 	bl	800039a <getposition>
 80004fc:	4603      	mov	r3, r0
 80004fe:	461a      	mov	r2, r3
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	fa03 f202 	lsl.w	r2, r3, r2
 8000506:	68fb      	ldr	r3, [r7, #12]
 8000508:	681b      	ldr	r3, [r3, #0]
 800050a:	431a      	orrs	r2, r3
 800050c:	68fb      	ldr	r3, [r7, #12]
 800050e:	601a      	str	r2, [r3, #0]

	}



}
 8000510:	e059      	b.n	80005c6 <pinmode+0x176>
	else if(pin>7){
 8000512:	897b      	ldrh	r3, [r7, #10]
 8000514:	2b07      	cmp	r3, #7
 8000516:	d956      	bls.n	80005c6 <pinmode+0x176>
		GPIOx->GPIOx_CRH &=~(0xf<<(getposition(pin)));
 8000518:	897b      	ldrh	r3, [r7, #10]
 800051a:	4618      	mov	r0, r3
 800051c:	f7ff ff3d 	bl	800039a <getposition>
 8000520:	4603      	mov	r3, r0
 8000522:	461a      	mov	r2, r3
 8000524:	230f      	movs	r3, #15
 8000526:	4093      	lsls	r3, r2
 8000528:	43da      	mvns	r2, r3
 800052a:	68fb      	ldr	r3, [r7, #12]
 800052c:	685b      	ldr	r3, [r3, #4]
 800052e:	401a      	ands	r2, r3
 8000530:	68fb      	ldr	r3, [r7, #12]
 8000532:	605a      	str	r2, [r3, #4]
		if((pinmode==GPIO_MODE_INPUT_PD)||(pinmode==GPIO_MODE_INPUT_PU)){
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	2b08      	cmp	r3, #8
 8000538:	d002      	beq.n	8000540 <pinmode+0xf0>
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	2b18      	cmp	r3, #24
 800053e:	d133      	bne.n	80005a8 <pinmode+0x158>
			if(pinmode == GPIO_MODE_INPUT_PU){
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	2b18      	cmp	r3, #24
 8000544:	d117      	bne.n	8000576 <pinmode+0x126>
				GPIOx->GPIOx_CRH |=(0b1000<<(getposition(pin)));
 8000546:	897b      	ldrh	r3, [r7, #10]
 8000548:	4618      	mov	r0, r3
 800054a:	f7ff ff26 	bl	800039a <getposition>
 800054e:	4603      	mov	r3, r0
 8000550:	461a      	mov	r2, r3
 8000552:	2308      	movs	r3, #8
 8000554:	fa03 f202 	lsl.w	r2, r3, r2
 8000558:	68fb      	ldr	r3, [r7, #12]
 800055a:	685b      	ldr	r3, [r3, #4]
 800055c:	431a      	orrs	r2, r3
 800055e:	68fb      	ldr	r3, [r7, #12]
 8000560:	605a      	str	r2, [r3, #4]
				GPIOx->GPIOx_ODR |= (1<<pin);
 8000562:	68fb      	ldr	r3, [r7, #12]
 8000564:	68db      	ldr	r3, [r3, #12]
 8000566:	897a      	ldrh	r2, [r7, #10]
 8000568:	2101      	movs	r1, #1
 800056a:	fa01 f202 	lsl.w	r2, r1, r2
 800056e:	431a      	orrs	r2, r3
 8000570:	68fb      	ldr	r3, [r7, #12]
 8000572:	60da      	str	r2, [r3, #12]
			if(pinmode == GPIO_MODE_INPUT_PU){
 8000574:	e027      	b.n	80005c6 <pinmode+0x176>
				GPIOx->GPIOx_CRH |=(0b1000<<(getposition(pin)));
 8000576:	897b      	ldrh	r3, [r7, #10]
 8000578:	4618      	mov	r0, r3
 800057a:	f7ff ff0e 	bl	800039a <getposition>
 800057e:	4603      	mov	r3, r0
 8000580:	461a      	mov	r2, r3
 8000582:	2308      	movs	r3, #8
 8000584:	fa03 f202 	lsl.w	r2, r3, r2
 8000588:	68fb      	ldr	r3, [r7, #12]
 800058a:	685b      	ldr	r3, [r3, #4]
 800058c:	431a      	orrs	r2, r3
 800058e:	68fb      	ldr	r3, [r7, #12]
 8000590:	605a      	str	r2, [r3, #4]
				GPIOx->GPIOx_ODR &=~(1<<pin);
 8000592:	68fb      	ldr	r3, [r7, #12]
 8000594:	68db      	ldr	r3, [r3, #12]
 8000596:	897a      	ldrh	r2, [r7, #10]
 8000598:	2101      	movs	r1, #1
 800059a:	fa01 f202 	lsl.w	r2, r1, r2
 800059e:	43d2      	mvns	r2, r2
 80005a0:	401a      	ands	r2, r3
 80005a2:	68fb      	ldr	r3, [r7, #12]
 80005a4:	60da      	str	r2, [r3, #12]
			if(pinmode == GPIO_MODE_INPUT_PU){
 80005a6:	e00e      	b.n	80005c6 <pinmode+0x176>
		else GPIOx->GPIOx_CRH |=(pinmode<<(getposition(pin)));
 80005a8:	897b      	ldrh	r3, [r7, #10]
 80005aa:	4618      	mov	r0, r3
 80005ac:	f7ff fef5 	bl	800039a <getposition>
 80005b0:	4603      	mov	r3, r0
 80005b2:	461a      	mov	r2, r3
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	fa03 f202 	lsl.w	r2, r3, r2
 80005ba:	68fb      	ldr	r3, [r7, #12]
 80005bc:	685b      	ldr	r3, [r3, #4]
 80005be:	431a      	orrs	r2, r3
 80005c0:	68fb      	ldr	r3, [r7, #12]
 80005c2:	605a      	str	r2, [r3, #4]
}
 80005c4:	e7ff      	b.n	80005c6 <pinmode+0x176>
 80005c6:	bf00      	nop
 80005c8:	3710      	adds	r7, #16
 80005ca:	46bd      	mov	sp, r7
 80005cc:	bd80      	pop	{r7, pc}

080005ce <pinwrite>:
 * @param [in] - pin: GPIOx PIN Number
 * @param [in] - status: The desired value to write
 * @retval - None
 * Note-
 */
void pinwrite(GPIO_typeDef* GPIOx,uint16_t pin,uint8_t status){
 80005ce:	b480      	push	{r7}
 80005d0:	b083      	sub	sp, #12
 80005d2:	af00      	add	r7, sp, #0
 80005d4:	6078      	str	r0, [r7, #4]
 80005d6:	460b      	mov	r3, r1
 80005d8:	807b      	strh	r3, [r7, #2]
 80005da:	4613      	mov	r3, r2
 80005dc:	707b      	strb	r3, [r7, #1]
	if(status!=0){
 80005de:	787b      	ldrb	r3, [r7, #1]
 80005e0:	2b00      	cmp	r3, #0
 80005e2:	d009      	beq.n	80005f8 <pinwrite+0x2a>
		GPIOx->GPIOx_ODR |=(1<<pin);
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	68db      	ldr	r3, [r3, #12]
 80005e8:	887a      	ldrh	r2, [r7, #2]
 80005ea:	2101      	movs	r1, #1
 80005ec:	fa01 f202 	lsl.w	r2, r1, r2
 80005f0:	431a      	orrs	r2, r3
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	60da      	str	r2, [r3, #12]
	}
	else GPIOx->GPIOx_ODR &=~(1<<pin);

}
 80005f6:	e009      	b.n	800060c <pinwrite+0x3e>
	else GPIOx->GPIOx_ODR &=~(1<<pin);
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	68db      	ldr	r3, [r3, #12]
 80005fc:	887a      	ldrh	r2, [r7, #2]
 80005fe:	2101      	movs	r1, #1
 8000600:	fa01 f202 	lsl.w	r2, r1, r2
 8000604:	43d2      	mvns	r2, r2
 8000606:	401a      	ands	r2, r3
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	60da      	str	r2, [r3, #12]
}
 800060c:	bf00      	nop
 800060e:	370c      	adds	r7, #12
 8000610:	46bd      	mov	sp, r7
 8000612:	bc80      	pop	{r7}
 8000614:	4770      	bx	lr

08000616 <_delay_ms>:
 *  Author: 20102
 */ 
static unsigned flag_init=0;
#include "LCD.h"

void _delay_ms(long x){
 8000616:	b480      	push	{r7}
 8000618:	b085      	sub	sp, #20
 800061a:	af00      	add	r7, sp, #0
 800061c:	6078      	str	r0, [r7, #4]
	for(long i=0;i<(x*40);i++);
 800061e:	2300      	movs	r3, #0
 8000620:	60fb      	str	r3, [r7, #12]
 8000622:	e002      	b.n	800062a <_delay_ms+0x14>
 8000624:	68fb      	ldr	r3, [r7, #12]
 8000626:	3301      	adds	r3, #1
 8000628:	60fb      	str	r3, [r7, #12]
 800062a:	687a      	ldr	r2, [r7, #4]
 800062c:	4613      	mov	r3, r2
 800062e:	009b      	lsls	r3, r3, #2
 8000630:	4413      	add	r3, r2
 8000632:	00db      	lsls	r3, r3, #3
 8000634:	461a      	mov	r2, r3
 8000636:	68fb      	ldr	r3, [r7, #12]
 8000638:	4293      	cmp	r3, r2
 800063a:	dbf3      	blt.n	8000624 <_delay_ms+0xe>
}
 800063c:	bf00      	nop
 800063e:	3714      	adds	r7, #20
 8000640:	46bd      	mov	sp, r7
 8000642:	bc80      	pop	{r7}
 8000644:	4770      	bx	lr
	...

08000648 <I2C_INIT>:
#include "STM32_I2C_DRIVER.h"
//SM 100K
//master only
//no stretch

void I2C_INIT(I2C_TypeDef* I2Cx,uint32_t APB_clock){
 8000648:	b580      	push	{r7, lr}
 800064a:	b082      	sub	sp, #8
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
 8000650:	6039      	str	r1, [r7, #0]
	if(I2Cx==I2C1){
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	4a3a      	ldr	r2, [pc, #232]	; (8000740 <I2C_INIT+0xf8>)
 8000656:	4293      	cmp	r3, r2
 8000658:	d116      	bne.n	8000688 <I2C_INIT+0x40>
		I2C1_Clock_Enable();
 800065a:	4b3a      	ldr	r3, [pc, #232]	; (8000744 <I2C_INIT+0xfc>)
 800065c:	69db      	ldr	r3, [r3, #28]
 800065e:	4a39      	ldr	r2, [pc, #228]	; (8000744 <I2C_INIT+0xfc>)
 8000660:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000664:	61d3      	str	r3, [r2, #28]
		GPIOB_Clock_Enable();
 8000666:	4b37      	ldr	r3, [pc, #220]	; (8000744 <I2C_INIT+0xfc>)
 8000668:	699b      	ldr	r3, [r3, #24]
 800066a:	4a36      	ldr	r2, [pc, #216]	; (8000744 <I2C_INIT+0xfc>)
 800066c:	f043 0308 	orr.w	r3, r3, #8
 8000670:	6193      	str	r3, [r2, #24]
		//PB6 I2C SCL
		//PB7 IC2 SDA
		pinmode(GPIOB, pin6,GPIO_MODE_OUTPUT_AF_Open_drain_Speed10);
 8000672:	220d      	movs	r2, #13
 8000674:	2106      	movs	r1, #6
 8000676:	4834      	ldr	r0, [pc, #208]	; (8000748 <I2C_INIT+0x100>)
 8000678:	f7ff feea 	bl	8000450 <pinmode>
		pinmode(GPIOB, pin7,GPIO_MODE_OUTPUT_AF_Open_drain_Speed10);
 800067c:	220d      	movs	r2, #13
 800067e:	2107      	movs	r1, #7
 8000680:	4831      	ldr	r0, [pc, #196]	; (8000748 <I2C_INIT+0x100>)
 8000682:	f7ff fee5 	bl	8000450 <pinmode>
 8000686:	e019      	b.n	80006bc <I2C_INIT+0x74>

	}
	else if(I2Cx==I2C2){
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	4a30      	ldr	r2, [pc, #192]	; (800074c <I2C_INIT+0x104>)
 800068c:	4293      	cmp	r3, r2
 800068e:	d115      	bne.n	80006bc <I2C_INIT+0x74>
		I2C2_Clock_Enable();
 8000690:	4b2c      	ldr	r3, [pc, #176]	; (8000744 <I2C_INIT+0xfc>)
 8000692:	69db      	ldr	r3, [r3, #28]
 8000694:	4a2b      	ldr	r2, [pc, #172]	; (8000744 <I2C_INIT+0xfc>)
 8000696:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800069a:	61d3      	str	r3, [r2, #28]
		GPIOB_Clock_Enable();
 800069c:	4b29      	ldr	r3, [pc, #164]	; (8000744 <I2C_INIT+0xfc>)
 800069e:	699b      	ldr	r3, [r3, #24]
 80006a0:	4a28      	ldr	r2, [pc, #160]	; (8000744 <I2C_INIT+0xfc>)
 80006a2:	f043 0308 	orr.w	r3, r3, #8
 80006a6:	6193      	str	r3, [r2, #24]
		//PB10 I2C SCL
		//PB11 IC2 SDA
		pinmode(GPIOB, pin10,GPIO_MODE_OUTPUT_AF_Open_drain_Speed10);
 80006a8:	220d      	movs	r2, #13
 80006aa:	210a      	movs	r1, #10
 80006ac:	4826      	ldr	r0, [pc, #152]	; (8000748 <I2C_INIT+0x100>)
 80006ae:	f7ff fecf 	bl	8000450 <pinmode>
		pinmode(GPIOB, pin11,GPIO_MODE_OUTPUT_AF_Open_drain_Speed10);
 80006b2:	220d      	movs	r2, #13
 80006b4:	210b      	movs	r1, #11
 80006b6:	4824      	ldr	r0, [pc, #144]	; (8000748 <I2C_INIT+0x100>)
 80006b8:	f7ff feca 	bl	8000450 <pinmode>
	}

	//• Program the peripheral input clock in I2C_CR2 Register in order to generate correct timings
	//Bits 5:0 FREQ[5:0]: Peripheral clock frequency
	I2Cx->CR2 &=~(0b111111<<0);
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	685b      	ldr	r3, [r3, #4]
 80006c0:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	605a      	str	r2, [r3, #4]
	I2Cx->CR2 |=((APB_clock/1000000)<<0);
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	685a      	ldr	r2, [r3, #4]
 80006cc:	683b      	ldr	r3, [r7, #0]
 80006ce:	4920      	ldr	r1, [pc, #128]	; (8000750 <I2C_INIT+0x108>)
 80006d0:	fba1 1303 	umull	r1, r3, r1, r3
 80006d4:	0c9b      	lsrs	r3, r3, #18
 80006d6:	431a      	orrs	r2, r3
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	605a      	str	r2, [r3, #4]
	//Bits 11:0 CCR[11:0]: Clock control register in Fm/Sm mode (Master mode)
	//• Configure the clock control registers
	I2Cx->CCR &=~(0b11111111111<<0);
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	69db      	ldr	r3, [r3, #28]
 80006e0:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80006e4:	f023 0307 	bic.w	r3, r3, #7
 80006e8:	687a      	ldr	r2, [r7, #4]
 80006ea:	61d3      	str	r3, [r2, #28]
	I2Cx->CCR |=((APB_clock/1000)/(2*100));
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	69da      	ldr	r2, [r3, #28]
 80006f0:	683b      	ldr	r3, [r7, #0]
 80006f2:	099b      	lsrs	r3, r3, #6
 80006f4:	4917      	ldr	r1, [pc, #92]	; (8000754 <I2C_INIT+0x10c>)
 80006f6:	fba1 1303 	umull	r1, r3, r1, r3
 80006fa:	099b      	lsrs	r3, r3, #6
 80006fc:	431a      	orrs	r2, r3
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	61da      	str	r2, [r3, #28]
	//• Configure the rise time register
	//Bits 5:0 TRISE[5:0]: Maximum rise time in Fm/Sm mode (Master mode)
	I2Cx->TRISE &=(0b111111<<0);
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	6a1b      	ldr	r3, [r3, #32]
 8000706:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	621a      	str	r2, [r3, #32]
	I2Cx->TRISE |=(((APB_clock/1000000)/2)+1);
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	6a1a      	ldr	r2, [r3, #32]
 8000712:	683b      	ldr	r3, [r7, #0]
 8000714:	490e      	ldr	r1, [pc, #56]	; (8000750 <I2C_INIT+0x108>)
 8000716:	fba1 1303 	umull	r1, r3, r1, r3
 800071a:	0cdb      	lsrs	r3, r3, #19
 800071c:	3301      	adds	r3, #1
 800071e:	431a      	orrs	r2, r3
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	621a      	str	r2, [r3, #32]

	I2C_Acknowledge(I2Cx,ENABLE);
 8000724:	2101      	movs	r1, #1
 8000726:	6878      	ldr	r0, [r7, #4]
 8000728:	f000 f937 	bl	800099a <I2C_Acknowledge>
	//• Program the I2C_CR1 register to enable the peripheral
	//Bit 0 PE: Peripheral enable
	I2Cx->CR1|=(1<<0);
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	f043 0201 	orr.w	r2, r3, #1
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	601a      	str	r2, [r3, #0]

}
 8000738:	bf00      	nop
 800073a:	3708      	adds	r7, #8
 800073c:	46bd      	mov	sp, r7
 800073e:	bd80      	pop	{r7, pc}
 8000740:	40005400 	.word	0x40005400
 8000744:	40021000 	.word	0x40021000
 8000748:	40010c00 	.word	0x40010c00
 800074c:	40005800 	.word	0x40005800
 8000750:	431bde83 	.word	0x431bde83
 8000754:	053e2d63 	.word	0x053e2d63

08000758 <I2C_Start_PIT>:
void I2C_Start_PIT(I2C_TypeDef* I2Cx,Repeated_Start Start){
 8000758:	b580      	push	{r7, lr}
 800075a:	b082      	sub	sp, #8
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
 8000760:	460b      	mov	r3, r1
 8000762:	70fb      	strb	r3, [r7, #3]

	if(Start !=RepeatedSart){
 8000764:	78fb      	ldrb	r3, [r7, #3]
 8000766:	2b01      	cmp	r3, #1
 8000768:	d007      	beq.n	800077a <I2C_Start_PIT+0x22>
		//check the buss
		while(I2C_GetFlagStatus(I2Cx,I2C_FLAG_BUSY));
 800076a:	bf00      	nop
 800076c:	2100      	movs	r1, #0
 800076e:	6878      	ldr	r0, [r7, #4]
 8000770:	f000 f860 	bl	8000834 <I2C_GetFlagStatus>
 8000774:	4603      	mov	r3, r0
 8000776:	2b00      	cmp	r3, #0
 8000778:	d1f8      	bne.n	800076c <I2C_Start_PIT+0x14>

	}
	//Bit 8 START: Start generation
	I2Cx->CR1 |=(1<<8);
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	681b      	ldr	r3, [r3, #0]
 800077e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	601a      	str	r2, [r3, #0]
}
 8000786:	bf00      	nop
 8000788:	3708      	adds	r7, #8
 800078a:	46bd      	mov	sp, r7
 800078c:	bd80      	pop	{r7, pc}
	...

08000790 <I2C_Master_Send>:

void I2C_Master_Send(I2C_TypeDef* I2Cx,uint8_t* data, uint32_t dataLen,uint16_t devAdd,Stop_Condition Stop , Repeated_Start start){
 8000790:	b580      	push	{r7, lr}
 8000792:	b086      	sub	sp, #24
 8000794:	af00      	add	r7, sp, #0
 8000796:	60f8      	str	r0, [r7, #12]
 8000798:	60b9      	str	r1, [r7, #8]
 800079a:	607a      	str	r2, [r7, #4]
 800079c:	807b      	strh	r3, [r7, #2]
	int i=0;
 800079e:	2300      	movs	r3, #0
 80007a0:	617b      	str	r3, [r7, #20]
	I2C_Start_PIT(I2Cx,start);//start
 80007a2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80007a6:	4619      	mov	r1, r3
 80007a8:	68f8      	ldr	r0, [r7, #12]
 80007aa:	f7ff ffd5 	bl	8000758 <I2C_Start_PIT>
	while(!I2C_GetFlagStatus(I2Cx, EV5));//Start condition generated.
 80007ae:	bf00      	nop
 80007b0:	2101      	movs	r1, #1
 80007b2:	68f8      	ldr	r0, [r7, #12]
 80007b4:	f000 f83e 	bl	8000834 <I2C_GetFlagStatus>
 80007b8:	4603      	mov	r3, r0
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d0f8      	beq.n	80007b0 <I2C_Master_Send+0x20>
	I2C_SEND_ADRRESS(I2Cx, devAdd, i2c_direction_Write);
 80007be:	887b      	ldrh	r3, [r7, #2]
 80007c0:	b2db      	uxtb	r3, r3
 80007c2:	2200      	movs	r2, #0
 80007c4:	4619      	mov	r1, r3
 80007c6:	68f8      	ldr	r0, [r7, #12]
 80007c8:	f000 f8c4 	bl	8000954 <I2C_SEND_ADRRESS>
	//2.Wait for EV6
	//EV6: ADDR=1, cleared by reading SR1 register followed by reading SR2.
	while( !(I2C_GetFlagStatus( I2Cx, EV6)));
 80007cc:	bf00      	nop
 80007ce:	2102      	movs	r1, #2
 80007d0:	68f8      	ldr	r0, [r7, #12]
 80007d2:	f000 f82f 	bl	8000834 <I2C_GetFlagStatus>
 80007d6:	4603      	mov	r3, r0
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d0f8      	beq.n	80007ce <I2C_Master_Send+0x3e>

	while( !(I2C_GetFlagStatus( I2Cx, MASTER_BYTE_TRANSMITING)));//Busy MSL TXE TRA
 80007dc:	bf00      	nop
 80007de:	4914      	ldr	r1, [pc, #80]	; (8000830 <I2C_Master_Send+0xa0>)
 80007e0:	68f8      	ldr	r0, [r7, #12]
 80007e2:	f000 f827 	bl	8000834 <I2C_GetFlagStatus>
 80007e6:	4603      	mov	r3, r0
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d0f8      	beq.n	80007de <I2C_Master_Send+0x4e>
	for(;i<dataLen;i++){
 80007ec:	e011      	b.n	8000812 <I2C_Master_Send+0x82>
		I2Cx->DR=data[i];
 80007ee:	697b      	ldr	r3, [r7, #20]
 80007f0:	68ba      	ldr	r2, [r7, #8]
 80007f2:	4413      	add	r3, r2
 80007f4:	781b      	ldrb	r3, [r3, #0]
 80007f6:	461a      	mov	r2, r3
 80007f8:	68fb      	ldr	r3, [r7, #12]
 80007fa:	611a      	str	r2, [r3, #16]
		while(!(I2C_GetFlagStatus( I2Cx, EV8)));
 80007fc:	bf00      	nop
 80007fe:	2103      	movs	r1, #3
 8000800:	68f8      	ldr	r0, [r7, #12]
 8000802:	f000 f817 	bl	8000834 <I2C_GetFlagStatus>
 8000806:	4603      	mov	r3, r0
 8000808:	2b00      	cmp	r3, #0
 800080a:	d0f8      	beq.n	80007fe <I2C_Master_Send+0x6e>
	for(;i<dataLen;i++){
 800080c:	697b      	ldr	r3, [r7, #20]
 800080e:	3301      	adds	r3, #1
 8000810:	617b      	str	r3, [r7, #20]
 8000812:	697b      	ldr	r3, [r7, #20]
 8000814:	687a      	ldr	r2, [r7, #4]
 8000816:	429a      	cmp	r2, r3
 8000818:	d8e9      	bhi.n	80007ee <I2C_Master_Send+0x5e>
	}
	if(Stop == WithStop){
 800081a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800081e:	2b00      	cmp	r3, #0
 8000820:	d102      	bne.n	8000828 <I2C_Master_Send+0x98>
		//Send Stop Condition
		I2C_Stop_PIT(I2Cx);
 8000822:	68f8      	ldr	r0, [r7, #12]
 8000824:	f000 f8aa 	bl	800097c <I2C_Stop_PIT>
	}

}
 8000828:	bf00      	nop
 800082a:	3718      	adds	r7, #24
 800082c:	46bd      	mov	sp, r7
 800082e:	bd80      	pop	{r7, pc}
 8000830:	00070080 	.word	0x00070080

08000834 <I2C_GetFlagStatus>:
}



FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, Status Flag)
{
 8000834:	b480      	push	{r7}
 8000836:	b089      	sub	sp, #36	; 0x24
 8000838:	af00      	add	r7, sp, #0
 800083a:	6078      	str	r0, [r7, #4]
 800083c:	6039      	str	r1, [r7, #0]
	FlagStatus bitstatus = RESET;
 800083e:	2300      	movs	r3, #0
 8000840:	77fb      	strb	r3, [r7, #31]
	volatile uint32_t dummy_Read;
	uint32_t flag1 = 0 ,flag2 =0 , lastevent =0;
 8000842:	2300      	movs	r3, #0
 8000844:	61bb      	str	r3, [r7, #24]
 8000846:	2300      	movs	r3, #0
 8000848:	617b      	str	r3, [r7, #20]
 800084a:	2300      	movs	r3, #0
 800084c:	613b      	str	r3, [r7, #16]


	switch(Flag)
 800084e:	683b      	ldr	r3, [r7, #0]
 8000850:	2b04      	cmp	r3, #4
 8000852:	d806      	bhi.n	8000862 <I2C_GetFlagStatus+0x2e>
 8000854:	2b03      	cmp	r3, #3
 8000856:	d235      	bcs.n	80008c4 <I2C_GetFlagStatus+0x90>
 8000858:	2b01      	cmp	r3, #1
 800085a:	d017      	beq.n	800088c <I2C_GetFlagStatus+0x58>
 800085c:	2b01      	cmp	r3, #1
 800085e:	d821      	bhi.n	80008a4 <I2C_GetFlagStatus+0x70>
 8000860:	e007      	b.n	8000872 <I2C_GetFlagStatus+0x3e>
 8000862:	2b06      	cmp	r3, #6
 8000864:	d048      	beq.n	80008f8 <I2C_GetFlagStatus+0xc4>
 8000866:	2b06      	cmp	r3, #6
 8000868:	d339      	bcc.n	80008de <I2C_GetFlagStatus+0xaa>
 800086a:	4a39      	ldr	r2, [pc, #228]	; (8000950 <I2C_GetFlagStatus+0x11c>)
 800086c:	4293      	cmp	r3, r2
 800086e:	d050      	beq.n	8000912 <I2C_GetFlagStatus+0xde>
 8000870:	e067      	b.n	8000942 <I2C_GetFlagStatus+0x10e>
		//		– Set by hardware on detection of SDA or SCL low
		//		– cleared by hardware on detection of a Stop condition.
		//		It indicates a communication in progress on the bus. This information is still updated when
		//		the interface is disabled (PE=0).

		if(((I2Cx->SR2)>>1) & 1 )
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	699b      	ldr	r3, [r3, #24]
 8000876:	085b      	lsrs	r3, r3, #1
 8000878:	f003 0301 	and.w	r3, r3, #1
 800087c:	2b00      	cmp	r3, #0
 800087e:	d002      	beq.n	8000886 <I2C_GetFlagStatus+0x52>
			bitstatus = SET;
 8000880:	2301      	movs	r3, #1
 8000882:	77fb      	strb	r3, [r7, #31]
		else
			bitstatus = RESET;
		break;
 8000884:	e05d      	b.n	8000942 <I2C_GetFlagStatus+0x10e>
			bitstatus = RESET;
 8000886:	2300      	movs	r3, #0
 8000888:	77fb      	strb	r3, [r7, #31]
		break;
 800088a:	e05a      	b.n	8000942 <I2C_GetFlagStatus+0x10e>
		//		1: Start condition generated.
		//		– Set when a Start condition generated.
		//		– Cleared by software by reading the SR1 register followed by writing the DR register, or by
		//		hardware when PE=0		the interface is disabled (PE=0).

		if( (I2Cx->SR1>>0) & 1 )
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	695b      	ldr	r3, [r3, #20]
 8000890:	f003 0301 	and.w	r3, r3, #1
 8000894:	2b00      	cmp	r3, #0
 8000896:	d002      	beq.n	800089e <I2C_GetFlagStatus+0x6a>
			bitstatus = SET;
 8000898:	2301      	movs	r3, #1
 800089a:	77fb      	strb	r3, [r7, #31]
		else
			bitstatus = RESET;
		break;
 800089c:	e051      	b.n	8000942 <I2C_GetFlagStatus+0x10e>
			bitstatus = RESET;
 800089e:	2300      	movs	r3, #0
 80008a0:	77fb      	strb	r3, [r7, #31]
		break;
 80008a2:	e04e      	b.n	8000942 <I2C_GetFlagStatus+0x10e>
		//			0: No end of address transmission
		//			1: End of address transmission
		//			– For 10-bit addressing, the bit is set after the ACK of the 2nd byte.
		//			– For 7-bit addressing, the bit is set after the ACK of the byte.
		//			Note: ADDR is not set after a NACK reception
		if( (I2Cx->SR1>>1) & 1 )
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	695b      	ldr	r3, [r3, #20]
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	f003 0301 	and.w	r3, r3, #1
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d002      	beq.n	80008b8 <I2C_GetFlagStatus+0x84>
			bitstatus = SET;
 80008b2:	2301      	movs	r3, #1
 80008b4:	77fb      	strb	r3, [r7, #31]
 80008b6:	e001      	b.n	80008bc <I2C_GetFlagStatus+0x88>
		else
			bitstatus = RESET;
 80008b8:	2300      	movs	r3, #0
 80008ba:	77fb      	strb	r3, [r7, #31]
		dummy_Read = I2Cx->SR2;
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	699b      	ldr	r3, [r3, #24]
 80008c0:	60fb      	str	r3, [r7, #12]

		break;
 80008c2:	e03e      	b.n	8000942 <I2C_GetFlagStatus+0x10e>
		//				– Cleared by software writing to the DR register or by hardware after a start or a stop condition
		//				or when PE=0.
		//				TxE is not set if either a NACK is received, or if next byte to be transmitted is PEC (PEC=1)
		//				Note: TxE is not cleared by writing the first data being transmitted, or by writing data when
		//				BTF is set, as in both cases the data register is still empty
		if( (I2Cx->SR1>>7) & 1 )
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	695b      	ldr	r3, [r3, #20]
 80008c8:	09db      	lsrs	r3, r3, #7
 80008ca:	f003 0301 	and.w	r3, r3, #1
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d002      	beq.n	80008d8 <I2C_GetFlagStatus+0xa4>
			bitstatus = SET;
 80008d2:	2301      	movs	r3, #1
 80008d4:	77fb      	strb	r3, [r7, #31]
		else
			bitstatus = RESET;


		break;
 80008d6:	e034      	b.n	8000942 <I2C_GetFlagStatus+0x10e>
			bitstatus = RESET;
 80008d8:	2300      	movs	r3, #0
 80008da:	77fb      	strb	r3, [r7, #31]
		break;
 80008dc:	e031      	b.n	8000942 <I2C_GetFlagStatus+0x10e>
		//					– Cleared by software reading SR1 followed by either a read or write in the DR register or by
		//					hardware after a start or a stop condition in transmission or when PE=0.
		//					Note: The BTF bit is not set after a NACK reception
		//					The BTF bit is not set if next byte to be transmitted is the PEC (TRA=1 in I2C_SR2
		//					register and PEC=1 in I2C_CR1 register)
		if( (I2Cx->SR1>>2) & 1 )
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	695b      	ldr	r3, [r3, #20]
 80008e2:	089b      	lsrs	r3, r3, #2
 80008e4:	f003 0301 	and.w	r3, r3, #1
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d002      	beq.n	80008f2 <I2C_GetFlagStatus+0xbe>
			bitstatus = SET;
 80008ec:	2301      	movs	r3, #1
 80008ee:	77fb      	strb	r3, [r7, #31]
		else
			bitstatus = RESET;


		break;
 80008f0:	e027      	b.n	8000942 <I2C_GetFlagStatus+0x10e>
			bitstatus = RESET;
 80008f2:	2300      	movs	r3, #0
 80008f4:	77fb      	strb	r3, [r7, #31]
		break;
 80008f6:	e024      	b.n	8000942 <I2C_GetFlagStatus+0x10e>
		//					– Set when data register is not empty in receiver mode. RxNE is not set during address phase.
		//					– Cleared by software reading or writing the DR register or by hardware when PE=0.
		//					RxNE is not set in case of ARLO event.
		//					Note: RxNE is not cleared by reading data when BTF is set, as the data register is still full

		if( (I2Cx->SR1>>6) & 1 )
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	695b      	ldr	r3, [r3, #20]
 80008fc:	099b      	lsrs	r3, r3, #6
 80008fe:	f003 0301 	and.w	r3, r3, #1
 8000902:	2b00      	cmp	r3, #0
 8000904:	d002      	beq.n	800090c <I2C_GetFlagStatus+0xd8>
			bitstatus = SET;
 8000906:	2301      	movs	r3, #1
 8000908:	77fb      	strb	r3, [r7, #31]
		else
			bitstatus = RESET;


		break;
 800090a:	e01a      	b.n	8000942 <I2C_GetFlagStatus+0x10e>
			bitstatus = RESET;
 800090c:	2300      	movs	r3, #0
 800090e:	77fb      	strb	r3, [r7, #31]
		break;
 8000910:	e017      	b.n	8000942 <I2C_GetFlagStatus+0x10e>
	}
	case MASTER_BYTE_TRANSMITING:
	{

		/*Read The I2Cx Statu Register*/
		flag1 = I2Cx->SR1;
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	695b      	ldr	r3, [r3, #20]
 8000916:	61bb      	str	r3, [r7, #24]
		flag2 = I2Cx->SR2;
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	699b      	ldr	r3, [r3, #24]
 800091c:	617b      	str	r3, [r7, #20]
		flag2 = flag2<<16;
 800091e:	697b      	ldr	r3, [r7, #20]
 8000920:	041b      	lsls	r3, r3, #16
 8000922:	617b      	str	r3, [r7, #20]
		/*Get the last Event value from I2C Statu Register*/
		lastevent = (flag1 | flag2) & ((uint32_t) 0xffffffff);
 8000924:	69ba      	ldr	r2, [r7, #24]
 8000926:	697b      	ldr	r3, [r7, #20]
 8000928:	4313      	orrs	r3, r2
 800092a:	613b      	str	r3, [r7, #16]
		//Check whether lastevent contain THE I2C_EVENT
		if((lastevent & MASTER_BYTE_TRANSMITING) == MASTER_BYTE_TRANSMITING)
 800092c:	693a      	ldr	r2, [r7, #16]
 800092e:	4b08      	ldr	r3, [pc, #32]	; (8000950 <I2C_GetFlagStatus+0x11c>)
 8000930:	4013      	ands	r3, r2
 8000932:	4a07      	ldr	r2, [pc, #28]	; (8000950 <I2C_GetFlagStatus+0x11c>)
 8000934:	4293      	cmp	r3, r2
 8000936:	d102      	bne.n	800093e <I2C_GetFlagStatus+0x10a>
			bitstatus = SET;
 8000938:	2301      	movs	r3, #1
 800093a:	77fb      	strb	r3, [r7, #31]
 800093c:	e001      	b.n	8000942 <I2C_GetFlagStatus+0x10e>
		else
			bitstatus = RESET;
 800093e:	2300      	movs	r3, #0
 8000940:	77fb      	strb	r3, [r7, #31]
	}
	}
	return bitstatus;
 8000942:	7ffb      	ldrb	r3, [r7, #31]
}
 8000944:	4618      	mov	r0, r3
 8000946:	3724      	adds	r7, #36	; 0x24
 8000948:	46bd      	mov	sp, r7
 800094a:	bc80      	pop	{r7}
 800094c:	4770      	bx	lr
 800094e:	bf00      	nop
 8000950:	00070080 	.word	0x00070080

08000954 <I2C_SEND_ADRRESS>:

void I2C_SEND_ADRRESS(I2C_TypeDef* I2Cx,uint8_t address,uint8_t i2c_direction){
 8000954:	b480      	push	{r7}
 8000956:	b083      	sub	sp, #12
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
 800095c:	460b      	mov	r3, r1
 800095e:	70fb      	strb	r3, [r7, #3]
 8000960:	4613      	mov	r3, r2
 8000962:	70bb      	strb	r3, [r7, #2]

	I2Cx->DR = (address << 1 | i2c_direction);
 8000964:	78fb      	ldrb	r3, [r7, #3]
 8000966:	005a      	lsls	r2, r3, #1
 8000968:	78bb      	ldrb	r3, [r7, #2]
 800096a:	4313      	orrs	r3, r2
 800096c:	461a      	mov	r2, r3
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	611a      	str	r2, [r3, #16]

}
 8000972:	bf00      	nop
 8000974:	370c      	adds	r7, #12
 8000976:	46bd      	mov	sp, r7
 8000978:	bc80      	pop	{r7}
 800097a:	4770      	bx	lr

0800097c <I2C_Stop_PIT>:
void I2C_Stop_PIT(I2C_TypeDef* I2Cx){
 800097c:	b480      	push	{r7}
 800097e:	b083      	sub	sp, #12
 8000980:	af00      	add	r7, sp, #0
 8000982:	6078      	str	r0, [r7, #4]
	//	0: No Stop generation.
	//	1: Stop generation after the current byte transfer or after the current Start condition is sent.
	//	In Slave mode:
	//	0: No Stop generation.
	//	1: Release the SCL and SDA lines after the current byte transfer
	I2Cx->CR1 |= (1<<9);
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	601a      	str	r2, [r3, #0]
}
 8000990:	bf00      	nop
 8000992:	370c      	adds	r7, #12
 8000994:	46bd      	mov	sp, r7
 8000996:	bc80      	pop	{r7}
 8000998:	4770      	bx	lr

0800099a <I2C_Acknowledge>:

void I2C_Acknowledge(I2C_TypeDef *I2Cx,FunctionalState State)
{
 800099a:	b480      	push	{r7}
 800099c:	b083      	sub	sp, #12
 800099e:	af00      	add	r7, sp, #0
 80009a0:	6078      	str	r0, [r7, #4]
 80009a2:	460b      	mov	r3, r1
 80009a4:	70fb      	strb	r3, [r7, #3]
	//	Bit 10 ACK: Acknowledge enable
	//	This bit is set and cleared by software and cleared by hardware when PE=0.
	//	0: No acknowledge returned
	//	1: Acknowledge returned after a byte is received (matched address or data)

	if(State != DISABLE)
 80009a6:	78fb      	ldrb	r3, [r7, #3]
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d006      	beq.n	80009ba <I2C_Acknowledge+0x20>
	{
		/*Generate Stop Condition*/
		I2Cx->CR1 |= (1<<10);
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	601a      	str	r2, [r3, #0]
	else
	{
		/*Disable  Stop Condition Generation*/
		I2Cx->CR1 &= ~(1<<10);
	}
}
 80009b8:	e005      	b.n	80009c6 <I2C_Acknowledge+0x2c>
		I2Cx->CR1 &= ~(1<<10);
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	601a      	str	r2, [r3, #0]
}
 80009c6:	bf00      	nop
 80009c8:	370c      	adds	r7, #12
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bc80      	pop	{r7}
 80009ce:	4770      	bx	lr

080009d0 <_12cdelay_ms>:
 *      Author: 20102
 */
static unsigned flag_init=0;
#include "STM32_I2C_LCD.h"
//============================================
void _12cdelay_ms(long x){
 80009d0:	b480      	push	{r7}
 80009d2:	b085      	sub	sp, #20
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	6078      	str	r0, [r7, #4]
	for(long i=0;i<(x*40);i++);
 80009d8:	2300      	movs	r3, #0
 80009da:	60fb      	str	r3, [r7, #12]
 80009dc:	e002      	b.n	80009e4 <_12cdelay_ms+0x14>
 80009de:	68fb      	ldr	r3, [r7, #12]
 80009e0:	3301      	adds	r3, #1
 80009e2:	60fb      	str	r3, [r7, #12]
 80009e4:	687a      	ldr	r2, [r7, #4]
 80009e6:	4613      	mov	r3, r2
 80009e8:	009b      	lsls	r3, r3, #2
 80009ea:	4413      	add	r3, r2
 80009ec:	00db      	lsls	r3, r3, #3
 80009ee:	461a      	mov	r2, r3
 80009f0:	68fb      	ldr	r3, [r7, #12]
 80009f2:	4293      	cmp	r3, r2
 80009f4:	dbf3      	blt.n	80009de <_12cdelay_ms+0xe>
}
 80009f6:	bf00      	nop
 80009f8:	3714      	adds	r7, #20
 80009fa:	46bd      	mov	sp, r7
 80009fc:	bc80      	pop	{r7}
 80009fe:	4770      	bx	lr

08000a00 <I2C_LCD_write_CMD>:

void I2C_LCD_write_CMD(I2C_TypeDef* I2Cx,char CMD,uint16_t address){
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b086      	sub	sp, #24
 8000a04:	af02      	add	r7, sp, #8
 8000a06:	6078      	str	r0, [r7, #4]
 8000a08:	460b      	mov	r3, r1
 8000a0a:	70fb      	strb	r3, [r7, #3]
 8000a0c:	4613      	mov	r3, r2
 8000a0e:	803b      	strh	r3, [r7, #0]

	unsigned char temp = 0x00;
 8000a10:	2300      	movs	r3, #0
 8000a12:	73fb      	strb	r3, [r7, #15]
	uint8_t lcd = 0x0C;//1100  RS=0 RW=0 E=1 backlight =1
 8000a14:	230c      	movs	r3, #12
 8000a16:	73bb      	strb	r3, [r7, #14]
	lcd &= 0x0F;
 8000a18:	7bbb      	ldrb	r3, [r7, #14]
 8000a1a:	f003 030f 	and.w	r3, r3, #15
 8000a1e:	b2db      	uxtb	r3, r3
 8000a20:	73bb      	strb	r3, [r7, #14]
	temp = (CMD & 0xF0);//4 MSB first
 8000a22:	78fb      	ldrb	r3, [r7, #3]
 8000a24:	f023 030f 	bic.w	r3, r3, #15
 8000a28:	73fb      	strb	r3, [r7, #15]
	lcd |= (temp| 0x04);// 4 MSB of CMD + 1100  RS=0 RW=0 E=1 backlight =1
 8000a2a:	7bba      	ldrb	r2, [r7, #14]
 8000a2c:	7bfb      	ldrb	r3, [r7, #15]
 8000a2e:	4313      	orrs	r3, r2
 8000a30:	b2db      	uxtb	r3, r3
 8000a32:	f043 0304 	orr.w	r3, r3, #4
 8000a36:	b2db      	uxtb	r3, r3
 8000a38:	73bb      	strb	r3, [r7, #14]

	I2C_Master_Send(I2Cx, &lcd, 1, address, WithStop, Start);//send to i2C
 8000a3a:	883a      	ldrh	r2, [r7, #0]
 8000a3c:	f107 010e 	add.w	r1, r7, #14
 8000a40:	2300      	movs	r3, #0
 8000a42:	9301      	str	r3, [sp, #4]
 8000a44:	2300      	movs	r3, #0
 8000a46:	9300      	str	r3, [sp, #0]
 8000a48:	4613      	mov	r3, r2
 8000a4a:	2201      	movs	r2, #1
 8000a4c:	6878      	ldr	r0, [r7, #4]
 8000a4e:	f7ff fe9f 	bl	8000790 <I2C_Master_Send>

	_12cdelay_ms(10);
 8000a52:	200a      	movs	r0, #10
 8000a54:	f7ff ffbc 	bl	80009d0 <_12cdelay_ms>
	lcd &= ~(0x04);//E=0
 8000a58:	7bbb      	ldrb	r3, [r7, #14]
 8000a5a:	f023 0304 	bic.w	r3, r3, #4
 8000a5e:	b2db      	uxtb	r3, r3
 8000a60:	73bb      	strb	r3, [r7, #14]
	I2C_Master_Send(I2Cx, &lcd, 1, address, WithStop, Start);// 4 MSB of CMD + 1100  RS=0 RW=0 E=0 backlight =1
 8000a62:	883a      	ldrh	r2, [r7, #0]
 8000a64:	f107 010e 	add.w	r1, r7, #14
 8000a68:	2300      	movs	r3, #0
 8000a6a:	9301      	str	r3, [sp, #4]
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	9300      	str	r3, [sp, #0]
 8000a70:	4613      	mov	r3, r2
 8000a72:	2201      	movs	r2, #1
 8000a74:	6878      	ldr	r0, [r7, #4]
 8000a76:	f7ff fe8b 	bl	8000790 <I2C_Master_Send>
	_12cdelay_ms(10);
 8000a7a:	200a      	movs	r0, #10
 8000a7c:	f7ff ffa8 	bl	80009d0 <_12cdelay_ms>




	if(flag_init)
 8000a80:	4b1d      	ldr	r3, [pc, #116]	; (8000af8 <I2C_LCD_write_CMD+0xf8>)
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d02f      	beq.n	8000ae8 <I2C_LCD_write_CMD+0xe8>
	{

		temp = ((CMD & 0x0F)<<4);//4 LSB first
 8000a88:	78fb      	ldrb	r3, [r7, #3]
 8000a8a:	011b      	lsls	r3, r3, #4
 8000a8c:	73fb      	strb	r3, [r7, #15]
		lcd = 0x0C;//1100  RS=0 RW=0 E=1 backlight =1
 8000a8e:	230c      	movs	r3, #12
 8000a90:	73bb      	strb	r3, [r7, #14]
		lcd |= (temp| 0x04);// 4 LSB of CMD + 1100  RS=0 RW=0 E=1 backlight =1
 8000a92:	7bba      	ldrb	r2, [r7, #14]
 8000a94:	7bfb      	ldrb	r3, [r7, #15]
 8000a96:	4313      	orrs	r3, r2
 8000a98:	b2db      	uxtb	r3, r3
 8000a9a:	f043 0304 	orr.w	r3, r3, #4
 8000a9e:	b2db      	uxtb	r3, r3
 8000aa0:	73bb      	strb	r3, [r7, #14]

		I2C_Master_Send(I2Cx, &lcd, 1, address, WithStop, Start);//send to i2C
 8000aa2:	883a      	ldrh	r2, [r7, #0]
 8000aa4:	f107 010e 	add.w	r1, r7, #14
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	9301      	str	r3, [sp, #4]
 8000aac:	2300      	movs	r3, #0
 8000aae:	9300      	str	r3, [sp, #0]
 8000ab0:	4613      	mov	r3, r2
 8000ab2:	2201      	movs	r2, #1
 8000ab4:	6878      	ldr	r0, [r7, #4]
 8000ab6:	f7ff fe6b 	bl	8000790 <I2C_Master_Send>
		_12cdelay_ms(10);
 8000aba:	200a      	movs	r0, #10
 8000abc:	f7ff ff88 	bl	80009d0 <_12cdelay_ms>
		lcd &= ~(0x04);//E=0
 8000ac0:	7bbb      	ldrb	r3, [r7, #14]
 8000ac2:	f023 0304 	bic.w	r3, r3, #4
 8000ac6:	b2db      	uxtb	r3, r3
 8000ac8:	73bb      	strb	r3, [r7, #14]
		I2C_Master_Send(I2Cx, &lcd, 1, address, WithStop, Start);// 4 LSB of CMD + 1100  RS=0 RW=0 E=0 backlight =1
 8000aca:	883a      	ldrh	r2, [r7, #0]
 8000acc:	f107 010e 	add.w	r1, r7, #14
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	9301      	str	r3, [sp, #4]
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	9300      	str	r3, [sp, #0]
 8000ad8:	4613      	mov	r3, r2
 8000ada:	2201      	movs	r2, #1
 8000adc:	6878      	ldr	r0, [r7, #4]
 8000ade:	f7ff fe57 	bl	8000790 <I2C_Master_Send>
		_12cdelay_ms(5);
 8000ae2:	2005      	movs	r0, #5
 8000ae4:	f7ff ff74 	bl	80009d0 <_12cdelay_ms>
	}
	_12cdelay_ms(2);
 8000ae8:	2002      	movs	r0, #2
 8000aea:	f7ff ff71 	bl	80009d0 <_12cdelay_ms>
}
 8000aee:	bf00      	nop
 8000af0:	3710      	adds	r7, #16
 8000af2:	46bd      	mov	sp, r7
 8000af4:	bd80      	pop	{r7, pc}
 8000af6:	bf00      	nop
 8000af8:	2000008c 	.word	0x2000008c

08000afc <I2C_LCD_Init>:
void I2C_LCD_Init(I2C_TypeDef* I2Cx,uint16_t address){
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b082      	sub	sp, #8
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
 8000b04:	460b      	mov	r3, r1
 8000b06:	807b      	strh	r3, [r7, #2]
	I2C_INIT(I2C1,8000000);
 8000b08:	492a      	ldr	r1, [pc, #168]	; (8000bb4 <I2C_LCD_Init+0xb8>)
 8000b0a:	482b      	ldr	r0, [pc, #172]	; (8000bb8 <I2C_LCD_Init+0xbc>)
 8000b0c:	f7ff fd9c 	bl	8000648 <I2C_INIT>
	flag_init=0;
 8000b10:	4b2a      	ldr	r3, [pc, #168]	; (8000bbc <I2C_LCD_Init+0xc0>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	601a      	str	r2, [r3, #0]
	_12cdelay_ms(90);
 8000b16:	205a      	movs	r0, #90	; 0x5a
 8000b18:	f7ff ff5a 	bl	80009d0 <_12cdelay_ms>
	I2C_LCD_write_CMD(I2Cx,0x03, address);//--- Initialize Sequence
 8000b1c:	887b      	ldrh	r3, [r7, #2]
 8000b1e:	461a      	mov	r2, r3
 8000b20:	2103      	movs	r1, #3
 8000b22:	6878      	ldr	r0, [r7, #4]
 8000b24:	f7ff ff6c 	bl	8000a00 <I2C_LCD_write_CMD>
	I2C_LCD_write_CMD(I2Cx,0x03, address);
 8000b28:	887b      	ldrh	r3, [r7, #2]
 8000b2a:	461a      	mov	r2, r3
 8000b2c:	2103      	movs	r1, #3
 8000b2e:	6878      	ldr	r0, [r7, #4]
 8000b30:	f7ff ff66 	bl	8000a00 <I2C_LCD_write_CMD>
	I2C_LCD_write_CMD(I2Cx,0x03, address);
 8000b34:	887b      	ldrh	r3, [r7, #2]
 8000b36:	461a      	mov	r2, r3
 8000b38:	2103      	movs	r1, #3
 8000b3a:	6878      	ldr	r0, [r7, #4]
 8000b3c:	f7ff ff60 	bl	8000a00 <I2C_LCD_write_CMD>
	I2C_LCD_write_CMD(I2Cx,0x20, address);//--- Return to Home
 8000b40:	887b      	ldrh	r3, [r7, #2]
 8000b42:	461a      	mov	r2, r3
 8000b44:	2120      	movs	r1, #32
 8000b46:	6878      	ldr	r0, [r7, #4]
 8000b48:	f7ff ff5a 	bl	8000a00 <I2C_LCD_write_CMD>
	I2C_LCD_write_CMD(I2Cx,0x20, address);//--- Return to Home
 8000b4c:	887b      	ldrh	r3, [r7, #2]
 8000b4e:	461a      	mov	r2, r3
 8000b50:	2120      	movs	r1, #32
 8000b52:	6878      	ldr	r0, [r7, #4]
 8000b54:	f7ff ff54 	bl	8000a00 <I2C_LCD_write_CMD>
	I2C_LCD_write_CMD(I2Cx,0x80, address);// 2 line and 5x7 pixel N=1 f=0
 8000b58:	887b      	ldrh	r3, [r7, #2]
 8000b5a:	461a      	mov	r2, r3
 8000b5c:	2180      	movs	r1, #128	; 0x80
 8000b5e:	6878      	ldr	r0, [r7, #4]
 8000b60:	f7ff ff4e 	bl	8000a00 <I2C_LCD_write_CMD>
	_12cdelay_ms(2);
 8000b64:	2002      	movs	r0, #2
 8000b66:	f7ff ff33 	bl	80009d0 <_12cdelay_ms>
	I2C_LCD_write_CMD(I2Cx,0x00, address);
 8000b6a:	887b      	ldrh	r3, [r7, #2]
 8000b6c:	461a      	mov	r2, r3
 8000b6e:	2100      	movs	r1, #0
 8000b70:	6878      	ldr	r0, [r7, #4]
 8000b72:	f7ff ff45 	bl	8000a00 <I2C_LCD_write_CMD>
	I2C_LCD_write_CMD(I2Cx,0xC0, address);//cerser
 8000b76:	887b      	ldrh	r3, [r7, #2]
 8000b78:	461a      	mov	r2, r3
 8000b7a:	21c0      	movs	r1, #192	; 0xc0
 8000b7c:	6878      	ldr	r0, [r7, #4]
 8000b7e:	f7ff ff3f 	bl	8000a00 <I2C_LCD_write_CMD>
	_12cdelay_ms(2);
 8000b82:	2002      	movs	r0, #2
 8000b84:	f7ff ff24 	bl	80009d0 <_12cdelay_ms>
	I2C_LCD_write_CMD(I2Cx,0x00, address);
 8000b88:	887b      	ldrh	r3, [r7, #2]
 8000b8a:	461a      	mov	r2, r3
 8000b8c:	2100      	movs	r1, #0
 8000b8e:	6878      	ldr	r0, [r7, #4]
 8000b90:	f7ff ff36 	bl	8000a00 <I2C_LCD_write_CMD>
	I2C_LCD_write_CMD(I2Cx,0x10, address);//--- Clear LCD
 8000b94:	887b      	ldrh	r3, [r7, #2]
 8000b96:	461a      	mov	r2, r3
 8000b98:	2110      	movs	r1, #16
 8000b9a:	6878      	ldr	r0, [r7, #4]
 8000b9c:	f7ff ff30 	bl	8000a00 <I2C_LCD_write_CMD>
	_12cdelay_ms(30);
 8000ba0:	201e      	movs	r0, #30
 8000ba2:	f7ff ff15 	bl	80009d0 <_12cdelay_ms>
flag_init=1;
 8000ba6:	4b05      	ldr	r3, [pc, #20]	; (8000bbc <I2C_LCD_Init+0xc0>)
 8000ba8:	2201      	movs	r2, #1
 8000baa:	601a      	str	r2, [r3, #0]
}
 8000bac:	bf00      	nop
 8000bae:	3708      	adds	r7, #8
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	bd80      	pop	{r7, pc}
 8000bb4:	007a1200 	.word	0x007a1200
 8000bb8:	40005400 	.word	0x40005400
 8000bbc:	2000008c 	.word	0x2000008c

08000bc0 <I2C_LCD_write_data>:
void I2C_LCD_write_data(I2C_TypeDef* I2Cx ,char data,uint16_t address){
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b086      	sub	sp, #24
 8000bc4:	af02      	add	r7, sp, #8
 8000bc6:	6078      	str	r0, [r7, #4]
 8000bc8:	460b      	mov	r3, r1
 8000bca:	70fb      	strb	r3, [r7, #3]
 8000bcc:	4613      	mov	r3, r2
 8000bce:	803b      	strh	r3, [r7, #0]

	unsigned char temp = 0x00;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	73fb      	strb	r3, [r7, #15]
	uint8_t lcd = 0x0D;//1101  RS=1 RW=0 E=1 backlight =1
 8000bd4:	230d      	movs	r3, #13
 8000bd6:	73bb      	strb	r3, [r7, #14]
	temp = (data & 0xF0);
 8000bd8:	78fb      	ldrb	r3, [r7, #3]
 8000bda:	f023 030f 	bic.w	r3, r3, #15
 8000bde:	73fb      	strb	r3, [r7, #15]
	lcd |= (temp| 0x04);
 8000be0:	7bba      	ldrb	r2, [r7, #14]
 8000be2:	7bfb      	ldrb	r3, [r7, #15]
 8000be4:	4313      	orrs	r3, r2
 8000be6:	b2db      	uxtb	r3, r3
 8000be8:	f043 0304 	orr.w	r3, r3, #4
 8000bec:	b2db      	uxtb	r3, r3
 8000bee:	73bb      	strb	r3, [r7, #14]

	I2C_Master_Send(I2Cx, &lcd, 1, address, WithStop, Start)	;
 8000bf0:	883a      	ldrh	r2, [r7, #0]
 8000bf2:	f107 010e 	add.w	r1, r7, #14
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	9301      	str	r3, [sp, #4]
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	9300      	str	r3, [sp, #0]
 8000bfe:	4613      	mov	r3, r2
 8000c00:	2201      	movs	r2, #1
 8000c02:	6878      	ldr	r0, [r7, #4]
 8000c04:	f7ff fdc4 	bl	8000790 <I2C_Master_Send>

	_12cdelay_ms(1);
 8000c08:	2001      	movs	r0, #1
 8000c0a:	f7ff fee1 	bl	80009d0 <_12cdelay_ms>
	lcd &= ~(0x04);
 8000c0e:	7bbb      	ldrb	r3, [r7, #14]
 8000c10:	f023 0304 	bic.w	r3, r3, #4
 8000c14:	b2db      	uxtb	r3, r3
 8000c16:	73bb      	strb	r3, [r7, #14]
	I2C_Master_Send(I2Cx, &lcd, 1, address, WithStop, Start);
 8000c18:	883a      	ldrh	r2, [r7, #0]
 8000c1a:	f107 010e 	add.w	r1, r7, #14
 8000c1e:	2300      	movs	r3, #0
 8000c20:	9301      	str	r3, [sp, #4]
 8000c22:	2300      	movs	r3, #0
 8000c24:	9300      	str	r3, [sp, #0]
 8000c26:	4613      	mov	r3, r2
 8000c28:	2201      	movs	r2, #1
 8000c2a:	6878      	ldr	r0, [r7, #4]
 8000c2c:	f7ff fdb0 	bl	8000790 <I2C_Master_Send>
	_12cdelay_ms(1);
 8000c30:	2001      	movs	r0, #1
 8000c32:	f7ff fecd 	bl	80009d0 <_12cdelay_ms>


	temp = ((data & 0x0F)<<4);
 8000c36:	78fb      	ldrb	r3, [r7, #3]
 8000c38:	011b      	lsls	r3, r3, #4
 8000c3a:	73fb      	strb	r3, [r7, #15]
	lcd = 0x0D;//1101  RS=1 RW=0 E=1 backlight =1
 8000c3c:	230d      	movs	r3, #13
 8000c3e:	73bb      	strb	r3, [r7, #14]
	lcd |= (temp|0x04);
 8000c40:	7bba      	ldrb	r2, [r7, #14]
 8000c42:	7bfb      	ldrb	r3, [r7, #15]
 8000c44:	4313      	orrs	r3, r2
 8000c46:	b2db      	uxtb	r3, r3
 8000c48:	f043 0304 	orr.w	r3, r3, #4
 8000c4c:	b2db      	uxtb	r3, r3
 8000c4e:	73bb      	strb	r3, [r7, #14]
	I2C_Master_Send(I2Cx, &lcd, 1, address, WithStop, Start);
 8000c50:	883a      	ldrh	r2, [r7, #0]
 8000c52:	f107 010e 	add.w	r1, r7, #14
 8000c56:	2300      	movs	r3, #0
 8000c58:	9301      	str	r3, [sp, #4]
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	9300      	str	r3, [sp, #0]
 8000c5e:	4613      	mov	r3, r2
 8000c60:	2201      	movs	r2, #1
 8000c62:	6878      	ldr	r0, [r7, #4]
 8000c64:	f7ff fd94 	bl	8000790 <I2C_Master_Send>
	_12cdelay_ms(1);
 8000c68:	2001      	movs	r0, #1
 8000c6a:	f7ff feb1 	bl	80009d0 <_12cdelay_ms>
	lcd &= ~(0x04);//E=0
 8000c6e:	7bbb      	ldrb	r3, [r7, #14]
 8000c70:	f023 0304 	bic.w	r3, r3, #4
 8000c74:	b2db      	uxtb	r3, r3
 8000c76:	73bb      	strb	r3, [r7, #14]
	I2C_Master_Send(I2Cx, &lcd, 1, address, WithStop, Start);
 8000c78:	883a      	ldrh	r2, [r7, #0]
 8000c7a:	f107 010e 	add.w	r1, r7, #14
 8000c7e:	2300      	movs	r3, #0
 8000c80:	9301      	str	r3, [sp, #4]
 8000c82:	2300      	movs	r3, #0
 8000c84:	9300      	str	r3, [sp, #0]
 8000c86:	4613      	mov	r3, r2
 8000c88:	2201      	movs	r2, #1
 8000c8a:	6878      	ldr	r0, [r7, #4]
 8000c8c:	f7ff fd80 	bl	8000790 <I2C_Master_Send>
	_12cdelay_ms(5);
 8000c90:	2005      	movs	r0, #5
 8000c92:	f7ff fe9d 	bl	80009d0 <_12cdelay_ms>

}
 8000c96:	bf00      	nop
 8000c98:	3710      	adds	r7, #16
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	bd80      	pop	{r7, pc}

08000c9e <I2C_LCD_write_string>:
void I2C_LCD_write_string(I2C_TypeDef* I2Cx ,char* data,uint16_t address){
 8000c9e:	b580      	push	{r7, lr}
 8000ca0:	b084      	sub	sp, #16
 8000ca2:	af00      	add	r7, sp, #0
 8000ca4:	60f8      	str	r0, [r7, #12]
 8000ca6:	60b9      	str	r1, [r7, #8]
 8000ca8:	4613      	mov	r3, r2
 8000caa:	80fb      	strh	r3, [r7, #6]
	while((*data)!=0){
 8000cac:	e009      	b.n	8000cc2 <I2C_LCD_write_string+0x24>

		I2C_LCD_write_data(I2Cx, *data, address);
 8000cae:	68bb      	ldr	r3, [r7, #8]
 8000cb0:	781b      	ldrb	r3, [r3, #0]
 8000cb2:	88fa      	ldrh	r2, [r7, #6]
 8000cb4:	4619      	mov	r1, r3
 8000cb6:	68f8      	ldr	r0, [r7, #12]
 8000cb8:	f7ff ff82 	bl	8000bc0 <I2C_LCD_write_data>
		data++;
 8000cbc:	68bb      	ldr	r3, [r7, #8]
 8000cbe:	3301      	adds	r3, #1
 8000cc0:	60bb      	str	r3, [r7, #8]
	while((*data)!=0){
 8000cc2:	68bb      	ldr	r3, [r7, #8]
 8000cc4:	781b      	ldrb	r3, [r3, #0]
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d1f1      	bne.n	8000cae <I2C_LCD_write_string+0x10>
	}

}
 8000cca:	bf00      	nop
 8000ccc:	3710      	adds	r7, #16
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bd80      	pop	{r7, pc}

08000cd2 <I2C_LCD_setcerser>:
void I2C_LCD_setcerser(I2C_TypeDef* I2Cx,uint16_t address,char ROW , char COL){
 8000cd2:	b580      	push	{r7, lr}
 8000cd4:	b084      	sub	sp, #16
 8000cd6:	af00      	add	r7, sp, #0
 8000cd8:	6078      	str	r0, [r7, #4]
 8000cda:	4608      	mov	r0, r1
 8000cdc:	4611      	mov	r1, r2
 8000cde:	461a      	mov	r2, r3
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	807b      	strh	r3, [r7, #2]
 8000ce4:	460b      	mov	r3, r1
 8000ce6:	707b      	strb	r3, [r7, #1]
 8000ce8:	4613      	mov	r3, r2
 8000cea:	703b      	strb	r3, [r7, #0]
	volatile unsigned char location ;
	if(ROW<2 && COL<16){
 8000cec:	787b      	ldrb	r3, [r7, #1]
 8000cee:	2b01      	cmp	r3, #1
 8000cf0:	d80f      	bhi.n	8000d12 <I2C_LCD_setcerser+0x40>
 8000cf2:	783b      	ldrb	r3, [r7, #0]
 8000cf4:	2b0f      	cmp	r3, #15
 8000cf6:	d80c      	bhi.n	8000d12 <I2C_LCD_setcerser+0x40>
		location =(0x40 * ROW) + COL ;
 8000cf8:	787b      	ldrb	r3, [r7, #1]
 8000cfa:	019b      	lsls	r3, r3, #6
 8000cfc:	b2da      	uxtb	r2, r3
 8000cfe:	783b      	ldrb	r3, [r7, #0]
 8000d00:	4413      	add	r3, r2
 8000d02:	b2db      	uxtb	r3, r3
 8000d04:	73fb      	strb	r3, [r7, #15]
		location |=(1<<7);
 8000d06:	7bfb      	ldrb	r3, [r7, #15]
 8000d08:	b2db      	uxtb	r3, r3
 8000d0a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000d0e:	b2db      	uxtb	r3, r3
 8000d10:	73fb      	strb	r3, [r7, #15]
	}

	I2C_LCD_write_CMD(I2Cx,location,address);
 8000d12:	7bfb      	ldrb	r3, [r7, #15]
 8000d14:	b2db      	uxtb	r3, r3
 8000d16:	887a      	ldrh	r2, [r7, #2]
 8000d18:	4619      	mov	r1, r3
 8000d1a:	6878      	ldr	r0, [r7, #4]
 8000d1c:	f7ff fe70 	bl	8000a00 <I2C_LCD_write_CMD>
}
 8000d20:	bf00      	nop
 8000d22:	3710      	adds	r7, #16
 8000d24:	46bd      	mov	sp, r7
 8000d26:	bd80      	pop	{r7, pc}

08000d28 <I2C_LCD_clear>:
void I2C_LCD_clear(I2C_TypeDef* I2Cx,uint16_t address){
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b082      	sub	sp, #8
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]
 8000d30:	460b      	mov	r3, r1
 8000d32:	807b      	strh	r3, [r7, #2]
	pinwrite(GPIOB, pin15, HIGH);
 8000d34:	2201      	movs	r2, #1
 8000d36:	210f      	movs	r1, #15
 8000d38:	4808      	ldr	r0, [pc, #32]	; (8000d5c <I2C_LCD_clear+0x34>)
 8000d3a:	f7ff fc48 	bl	80005ce <pinwrite>
	I2C_LCD_write_CMD(I2Cx, LCD_CLEAR_SCREEN, address);
 8000d3e:	887b      	ldrh	r3, [r7, #2]
 8000d40:	461a      	mov	r2, r3
 8000d42:	2101      	movs	r1, #1
 8000d44:	6878      	ldr	r0, [r7, #4]
 8000d46:	f7ff fe5b 	bl	8000a00 <I2C_LCD_write_CMD>
	pinwrite(GPIOB, pin15, LOW);
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	210f      	movs	r1, #15
 8000d4e:	4803      	ldr	r0, [pc, #12]	; (8000d5c <I2C_LCD_clear+0x34>)
 8000d50:	f7ff fc3d 	bl	80005ce <pinwrite>
}
 8000d54:	bf00      	nop
 8000d56:	3708      	adds	r7, #8
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	bd80      	pop	{r7, pc}
 8000d5c:	40010c00 	.word	0x40010c00

08000d60 <I2C_LCD_write_INTnumber>:
void I2C_LCD_write_FLOATnumber(I2C_TypeDef* I2Cx,uint16_t address,float num,unsigned char digit){
	char text[20];
	gcvt(num,digit,text);
	I2C_LCD_write_string(I2Cx, text, address);
}
void I2C_LCD_write_INTnumber(I2C_TypeDef* I2Cx,uint16_t address,int num){
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b08a      	sub	sp, #40	; 0x28
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	60f8      	str	r0, [r7, #12]
 8000d68:	460b      	mov	r3, r1
 8000d6a:	607a      	str	r2, [r7, #4]
 8000d6c:	817b      	strh	r3, [r7, #10]
	char text[20];
	sprintf(text,"%d",num);
 8000d6e:	f107 0314 	add.w	r3, r7, #20
 8000d72:	687a      	ldr	r2, [r7, #4]
 8000d74:	4907      	ldr	r1, [pc, #28]	; (8000d94 <I2C_LCD_write_INTnumber+0x34>)
 8000d76:	4618      	mov	r0, r3
 8000d78:	f000 ff76 	bl	8001c68 <siprintf>
	I2C_LCD_write_string(I2Cx, text, address);
 8000d7c:	897a      	ldrh	r2, [r7, #10]
 8000d7e:	f107 0314 	add.w	r3, r7, #20
 8000d82:	4619      	mov	r1, r3
 8000d84:	68f8      	ldr	r0, [r7, #12]
 8000d86:	f7ff ff8a 	bl	8000c9e <I2C_LCD_write_string>
}
 8000d8a:	bf00      	nop
 8000d8c:	3728      	adds	r7, #40	; 0x28
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bd80      	pop	{r7, pc}
 8000d92:	bf00      	nop
 8000d94:	080024c4 	.word	0x080024c4

08000d98 <delay>:

	TIMERx->TIMx_CR1 |=(1<<0);//enable the timer

}

void delay(uint16_t time,uint8_t U,uint32_t clk){
 8000d98:	b480      	push	{r7}
 8000d9a:	b089      	sub	sp, #36	; 0x24
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	4603      	mov	r3, r0
 8000da0:	603a      	str	r2, [r7, #0]
 8000da2:	80fb      	strh	r3, [r7, #6]
 8000da4:	460b      	mov	r3, r1
 8000da6:	717b      	strb	r3, [r7, #5]
	TIMER2_CLOCK_Enable();//enable timer2 clock
 8000da8:	4b4f      	ldr	r3, [pc, #316]	; (8000ee8 <delay+0x150>)
 8000daa:	69db      	ldr	r3, [r3, #28]
 8000dac:	4a4e      	ldr	r2, [pc, #312]	; (8000ee8 <delay+0x150>)
 8000dae:	f043 0301 	orr.w	r3, r3, #1
 8000db2:	61d3      	str	r3, [r2, #28]
	delay_TIMER->TIMx_CR1 &=~(1<<0);
 8000db4:	4b4d      	ldr	r3, [pc, #308]	; (8000eec <delay+0x154>)
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	681a      	ldr	r2, [r3, #0]
 8000dba:	4b4c      	ldr	r3, [pc, #304]	; (8000eec <delay+0x154>)
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	f022 0201 	bic.w	r2, r2, #1
 8000dc2:	601a      	str	r2, [r3, #0]
	///TIMERS_typeDef* TIMERx=TIM2;
	char user_flage=1;
 8000dc4:	2301      	movs	r3, #1
 8000dc6:	77fb      	strb	r3, [r7, #31]
	uint32_t user_top=0;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	61bb      	str	r3, [r7, #24]
	uint32_t user_pre=1;
 8000dcc:	2301      	movs	r3, #1
 8000dce:	617b      	str	r3, [r7, #20]
	uint32_t unit =1000;
 8000dd0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000dd4:	613b      	str	r3, [r7, #16]
	uint8_t  increase=2;
 8000dd6:	2302      	movs	r3, #2
 8000dd8:	73fb      	strb	r3, [r7, #15]

	if (U == 0){
 8000dda:	797b      	ldrb	r3, [r7, #5]
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d10d      	bne.n	8000dfc <delay+0x64>
		unit = 1000;
 8000de0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000de4:	613b      	str	r3, [r7, #16]
		if (time > 3000)increase = 100;
 8000de6:	88fb      	ldrh	r3, [r7, #6]
 8000de8:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8000dec:	4293      	cmp	r3, r2
 8000dee:	d902      	bls.n	8000df6 <delay+0x5e>
 8000df0:	2364      	movs	r3, #100	; 0x64
 8000df2:	73fb      	strb	r3, [r7, #15]
 8000df4:	e030      	b.n	8000e58 <delay+0xc0>
		else increase = 10;
 8000df6:	230a      	movs	r3, #10
 8000df8:	73fb      	strb	r3, [r7, #15]
 8000dfa:	e02d      	b.n	8000e58 <delay+0xc0>
	}
	else {
		unit = 1000000;
 8000dfc:	4b3c      	ldr	r3, [pc, #240]	; (8000ef0 <delay+0x158>)
 8000dfe:	613b      	str	r3, [r7, #16]
		if (time > 3000)increase = 10;
 8000e00:	88fb      	ldrh	r3, [r7, #6]
 8000e02:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8000e06:	4293      	cmp	r3, r2
 8000e08:	d902      	bls.n	8000e10 <delay+0x78>
 8000e0a:	230a      	movs	r3, #10
 8000e0c:	73fb      	strb	r3, [r7, #15]
 8000e0e:	e023      	b.n	8000e58 <delay+0xc0>
		else increase = 5;
 8000e10:	2305      	movs	r3, #5
 8000e12:	73fb      	strb	r3, [r7, #15]
	}

	while(user_flage==1){
 8000e14:	e020      	b.n	8000e58 <delay+0xc0>
		user_top = (clk/unit*time)/( user_pre );
 8000e16:	683a      	ldr	r2, [r7, #0]
 8000e18:	693b      	ldr	r3, [r7, #16]
 8000e1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e1e:	88fa      	ldrh	r2, [r7, #6]
 8000e20:	fb02 f203 	mul.w	r2, r2, r3
 8000e24:	697b      	ldr	r3, [r7, #20]
 8000e26:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e2a:	61bb      	str	r3, [r7, #24]
		if(user_top>=32000){
 8000e2c:	69bb      	ldr	r3, [r7, #24]
 8000e2e:	f5b3 4ffa 	cmp.w	r3, #32000	; 0x7d00
 8000e32:	d30f      	bcc.n	8000e54 <delay+0xbc>

			if(user_pre>65530){
 8000e34:	697b      	ldr	r3, [r7, #20]
 8000e36:	f64f 72fa 	movw	r2, #65530	; 0xfffa
 8000e3a:	4293      	cmp	r3, r2
 8000e3c:	d905      	bls.n	8000e4a <delay+0xb2>
				user_pre=65530;
 8000e3e:	f64f 73fa 	movw	r3, #65530	; 0xfffa
 8000e42:	617b      	str	r3, [r7, #20]
				user_flage=0;
 8000e44:	2300      	movs	r3, #0
 8000e46:	77fb      	strb	r3, [r7, #31]
 8000e48:	e006      	b.n	8000e58 <delay+0xc0>
			}
			else user_pre+=increase;
 8000e4a:	7bfb      	ldrb	r3, [r7, #15]
 8000e4c:	697a      	ldr	r2, [r7, #20]
 8000e4e:	4413      	add	r3, r2
 8000e50:	617b      	str	r3, [r7, #20]
 8000e52:	e001      	b.n	8000e58 <delay+0xc0>

		}
		else{
			user_flage=0;
 8000e54:	2300      	movs	r3, #0
 8000e56:	77fb      	strb	r3, [r7, #31]
	while(user_flage==1){
 8000e58:	7ffb      	ldrb	r3, [r7, #31]
 8000e5a:	2b01      	cmp	r3, #1
 8000e5c:	d0db      	beq.n	8000e16 <delay+0x7e>
		}
	}
	delay_TIMER->TIMx_CR1 &=~(1<<0);
 8000e5e:	4b23      	ldr	r3, [pc, #140]	; (8000eec <delay+0x154>)
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	681a      	ldr	r2, [r3, #0]
 8000e64:	4b21      	ldr	r3, [pc, #132]	; (8000eec <delay+0x154>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	f022 0201 	bic.w	r2, r2, #1
 8000e6c:	601a      	str	r2, [r3, #0]

	delay_TIMER->TIMx_CR1  |=(1<<2);
 8000e6e:	4b1f      	ldr	r3, [pc, #124]	; (8000eec <delay+0x154>)
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	681a      	ldr	r2, [r3, #0]
 8000e74:	4b1d      	ldr	r3, [pc, #116]	; (8000eec <delay+0x154>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	f042 0204 	orr.w	r2, r2, #4
 8000e7c:	601a      	str	r2, [r3, #0]

	delay_TIMER->TIMx_DIER |=(1<<0);
 8000e7e:	4b1b      	ldr	r3, [pc, #108]	; (8000eec <delay+0x154>)
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	68da      	ldr	r2, [r3, #12]
 8000e84:	4b19      	ldr	r3, [pc, #100]	; (8000eec <delay+0x154>)
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	f042 0201 	orr.w	r2, r2, #1
 8000e8c:	60da      	str	r2, [r3, #12]



	delay_TIMER->TIMx_ARR=user_top;//frec peak value
 8000e8e:	4b17      	ldr	r3, [pc, #92]	; (8000eec <delay+0x154>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	69ba      	ldr	r2, [r7, #24]
 8000e94:	62da      	str	r2, [r3, #44]	; 0x2c

	delay_TIMER->TIMx_PSC=(user_pre-1);//prescaller
 8000e96:	4b15      	ldr	r3, [pc, #84]	; (8000eec <delay+0x154>)
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	697a      	ldr	r2, [r7, #20]
 8000e9c:	3a01      	subs	r2, #1
 8000e9e:	629a      	str	r2, [r3, #40]	; 0x28

	delay_TIMER->TIMx_EGR |=(1<<0);
 8000ea0:	4b12      	ldr	r3, [pc, #72]	; (8000eec <delay+0x154>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	695a      	ldr	r2, [r3, #20]
 8000ea6:	4b11      	ldr	r3, [pc, #68]	; (8000eec <delay+0x154>)
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	f042 0201 	orr.w	r2, r2, #1
 8000eae:	615a      	str	r2, [r3, #20]
	//		0: No action
	//		1: Re-initialize the counter and generates an update of the registers. Note that the prescaler
	//		counter is cleared too (anyway the prescaler ratio is not affected). The counter is cleared if
	//		the center-aligned mode is selected or if DIR=0 (upcounting), else it takes the auto-reload
	//		value (TIMx_ARR) if DIR=1 (downcounting).
	delay_TIMER->TIMx_CR1 |=(1<<0);//enable the timer
 8000eb0:	4b0e      	ldr	r3, [pc, #56]	; (8000eec <delay+0x154>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	681a      	ldr	r2, [r3, #0]
 8000eb6:	4b0d      	ldr	r3, [pc, #52]	; (8000eec <delay+0x154>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	f042 0201 	orr.w	r2, r2, #1
 8000ebe:	601a      	str	r2, [r3, #0]
	delay_flag=1;
 8000ec0:	4b0c      	ldr	r3, [pc, #48]	; (8000ef4 <delay+0x15c>)
 8000ec2:	2201      	movs	r2, #1
 8000ec4:	701a      	strb	r2, [r3, #0]
	NVIC_TIM2_global_interrupt_Enable;
 8000ec6:	4b0c      	ldr	r3, [pc, #48]	; (8000ef8 <delay+0x160>)
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	4a0b      	ldr	r2, [pc, #44]	; (8000ef8 <delay+0x160>)
 8000ecc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ed0:	6013      	str	r3, [r2, #0]
	while(delay_flag){
 8000ed2:	bf00      	nop
 8000ed4:	4b07      	ldr	r3, [pc, #28]	; (8000ef4 <delay+0x15c>)
 8000ed6:	781b      	ldrb	r3, [r3, #0]
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d1fb      	bne.n	8000ed4 <delay+0x13c>

	}
}
 8000edc:	bf00      	nop
 8000ede:	3724      	adds	r7, #36	; 0x24
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bc80      	pop	{r7}
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop
 8000ee8:	40021000 	.word	0x40021000
 8000eec:	20000004 	.word	0x20000004
 8000ef0:	000f4240 	.word	0x000f4240
 8000ef4:	20000002 	.word	0x20000002
 8000ef8:	e000e100 	.word	0xe000e100

08000efc <TIM2_IRQHandler>:
//
//	NVIC_TIM3_global_interrupt_Enable;
//	ISRcalback[0]=calback;
//}

void TIM2_IRQHandler(){
 8000efc:	b480      	push	{r7}
 8000efe:	af00      	add	r7, sp, #0
	delay_TIMER->TIMx_SR &=~(1<<0);
 8000f00:	4b0a      	ldr	r3, [pc, #40]	; (8000f2c <TIM2_IRQHandler+0x30>)
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	691a      	ldr	r2, [r3, #16]
 8000f06:	4b09      	ldr	r3, [pc, #36]	; (8000f2c <TIM2_IRQHandler+0x30>)
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	f022 0201 	bic.w	r2, r2, #1
 8000f0e:	611a      	str	r2, [r3, #16]
	delay_flag=0;
 8000f10:	4b07      	ldr	r3, [pc, #28]	; (8000f30 <TIM2_IRQHandler+0x34>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	701a      	strb	r2, [r3, #0]
	NVIC_TIM2_global_interrupt_Disable;
 8000f16:	4b07      	ldr	r3, [pc, #28]	; (8000f34 <TIM2_IRQHandler+0x38>)
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	4a06      	ldr	r2, [pc, #24]	; (8000f34 <TIM2_IRQHandler+0x38>)
 8000f1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f20:	6013      	str	r3, [r2, #0]

}
 8000f22:	bf00      	nop
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bc80      	pop	{r7}
 8000f28:	4770      	bx	lr
 8000f2a:	bf00      	nop
 8000f2c:	20000004 	.word	0x20000004
 8000f30:	20000002 	.word	0x20000002
 8000f34:	e000e180 	.word	0xe000e180

08000f38 <EXTI0_IRQHandler>:
	Enable_NVIC(pin);
}



void EXTI0_IRQHandler(void){
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	af00      	add	r7, sp, #0
	// clear bit in pending register (EXTI_PR)
	EXIT->EXTI_PR |= (1<<0);
 8000f3c:	4b05      	ldr	r3, [pc, #20]	; (8000f54 <EXTI0_IRQHandler+0x1c>)
 8000f3e:	695b      	ldr	r3, [r3, #20]
 8000f40:	4a04      	ldr	r2, [pc, #16]	; (8000f54 <EXTI0_IRQHandler+0x1c>)
 8000f42:	f043 0301 	orr.w	r3, r3, #1
 8000f46:	6153      	str	r3, [r2, #20]
	GP_IRQ_Callback[0]();
 8000f48:	4b03      	ldr	r3, [pc, #12]	; (8000f58 <EXTI0_IRQHandler+0x20>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	4798      	blx	r3
}
 8000f4e:	bf00      	nop
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	bf00      	nop
 8000f54:	40010400 	.word	0x40010400
 8000f58:	200000a4 	.word	0x200000a4

08000f5c <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void){
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	af00      	add	r7, sp, #0
	EXIT->EXTI_PR |= (1<<1);
 8000f60:	4b05      	ldr	r3, [pc, #20]	; (8000f78 <EXTI1_IRQHandler+0x1c>)
 8000f62:	695b      	ldr	r3, [r3, #20]
 8000f64:	4a04      	ldr	r2, [pc, #16]	; (8000f78 <EXTI1_IRQHandler+0x1c>)
 8000f66:	f043 0302 	orr.w	r3, r3, #2
 8000f6a:	6153      	str	r3, [r2, #20]
	GP_IRQ_Callback[1]();
 8000f6c:	4b03      	ldr	r3, [pc, #12]	; (8000f7c <EXTI1_IRQHandler+0x20>)
 8000f6e:	685b      	ldr	r3, [r3, #4]
 8000f70:	4798      	blx	r3

}
 8000f72:	bf00      	nop
 8000f74:	bd80      	pop	{r7, pc}
 8000f76:	bf00      	nop
 8000f78:	40010400 	.word	0x40010400
 8000f7c:	200000a4 	.word	0x200000a4

08000f80 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void){
 8000f80:	b580      	push	{r7, lr}
 8000f82:	af00      	add	r7, sp, #0
	EXIT->EXTI_PR |= (1<<2);
 8000f84:	4b05      	ldr	r3, [pc, #20]	; (8000f9c <EXTI2_IRQHandler+0x1c>)
 8000f86:	695b      	ldr	r3, [r3, #20]
 8000f88:	4a04      	ldr	r2, [pc, #16]	; (8000f9c <EXTI2_IRQHandler+0x1c>)
 8000f8a:	f043 0304 	orr.w	r3, r3, #4
 8000f8e:	6153      	str	r3, [r2, #20]
	GP_IRQ_Callback[2]();
 8000f90:	4b03      	ldr	r3, [pc, #12]	; (8000fa0 <EXTI2_IRQHandler+0x20>)
 8000f92:	689b      	ldr	r3, [r3, #8]
 8000f94:	4798      	blx	r3
}
 8000f96:	bf00      	nop
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	40010400 	.word	0x40010400
 8000fa0:	200000a4 	.word	0x200000a4

08000fa4 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void){
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	af00      	add	r7, sp, #0
	EXIT->EXTI_PR |= (1<<3);
 8000fa8:	4b05      	ldr	r3, [pc, #20]	; (8000fc0 <EXTI3_IRQHandler+0x1c>)
 8000faa:	695b      	ldr	r3, [r3, #20]
 8000fac:	4a04      	ldr	r2, [pc, #16]	; (8000fc0 <EXTI3_IRQHandler+0x1c>)
 8000fae:	f043 0308 	orr.w	r3, r3, #8
 8000fb2:	6153      	str	r3, [r2, #20]
	GP_IRQ_Callback[3]();
 8000fb4:	4b03      	ldr	r3, [pc, #12]	; (8000fc4 <EXTI3_IRQHandler+0x20>)
 8000fb6:	68db      	ldr	r3, [r3, #12]
 8000fb8:	4798      	blx	r3
}
 8000fba:	bf00      	nop
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop
 8000fc0:	40010400 	.word	0x40010400
 8000fc4:	200000a4 	.word	0x200000a4

08000fc8 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void){
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	af00      	add	r7, sp, #0
	EXIT->EXTI_PR |= (1<<4);
 8000fcc:	4b05      	ldr	r3, [pc, #20]	; (8000fe4 <EXTI4_IRQHandler+0x1c>)
 8000fce:	695b      	ldr	r3, [r3, #20]
 8000fd0:	4a04      	ldr	r2, [pc, #16]	; (8000fe4 <EXTI4_IRQHandler+0x1c>)
 8000fd2:	f043 0310 	orr.w	r3, r3, #16
 8000fd6:	6153      	str	r3, [r2, #20]
	GP_IRQ_Callback[4]();
 8000fd8:	4b03      	ldr	r3, [pc, #12]	; (8000fe8 <EXTI4_IRQHandler+0x20>)
 8000fda:	691b      	ldr	r3, [r3, #16]
 8000fdc:	4798      	blx	r3
}
 8000fde:	bf00      	nop
 8000fe0:	bd80      	pop	{r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	40010400 	.word	0x40010400
 8000fe8:	200000a4 	.word	0x200000a4

08000fec <EXTI9_5_IRQHandler>:

void EXTI9_5_IRQHandler(void){
 8000fec:	b580      	push	{r7, lr}
 8000fee:	af00      	add	r7, sp, #0
	if(EXIT->EXTI_PR & (1<<5)) {EXIT->EXTI_PR |= (1<<5); GP_IRQ_Callback[5]();  }
 8000ff0:	4b26      	ldr	r3, [pc, #152]	; (800108c <EXTI9_5_IRQHandler+0xa0>)
 8000ff2:	695b      	ldr	r3, [r3, #20]
 8000ff4:	f003 0320 	and.w	r3, r3, #32
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d008      	beq.n	800100e <EXTI9_5_IRQHandler+0x22>
 8000ffc:	4b23      	ldr	r3, [pc, #140]	; (800108c <EXTI9_5_IRQHandler+0xa0>)
 8000ffe:	695b      	ldr	r3, [r3, #20]
 8001000:	4a22      	ldr	r2, [pc, #136]	; (800108c <EXTI9_5_IRQHandler+0xa0>)
 8001002:	f043 0320 	orr.w	r3, r3, #32
 8001006:	6153      	str	r3, [r2, #20]
 8001008:	4b21      	ldr	r3, [pc, #132]	; (8001090 <EXTI9_5_IRQHandler+0xa4>)
 800100a:	695b      	ldr	r3, [r3, #20]
 800100c:	4798      	blx	r3
	if(EXIT->EXTI_PR & (1<<6)) {EXIT->EXTI_PR |= (1<<6); GP_IRQ_Callback[6]();  }
 800100e:	4b1f      	ldr	r3, [pc, #124]	; (800108c <EXTI9_5_IRQHandler+0xa0>)
 8001010:	695b      	ldr	r3, [r3, #20]
 8001012:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001016:	2b00      	cmp	r3, #0
 8001018:	d008      	beq.n	800102c <EXTI9_5_IRQHandler+0x40>
 800101a:	4b1c      	ldr	r3, [pc, #112]	; (800108c <EXTI9_5_IRQHandler+0xa0>)
 800101c:	695b      	ldr	r3, [r3, #20]
 800101e:	4a1b      	ldr	r2, [pc, #108]	; (800108c <EXTI9_5_IRQHandler+0xa0>)
 8001020:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001024:	6153      	str	r3, [r2, #20]
 8001026:	4b1a      	ldr	r3, [pc, #104]	; (8001090 <EXTI9_5_IRQHandler+0xa4>)
 8001028:	699b      	ldr	r3, [r3, #24]
 800102a:	4798      	blx	r3
	if(EXIT->EXTI_PR & (1<<7)) {EXIT->EXTI_PR |= (1<<7); GP_IRQ_Callback[7]();  }
 800102c:	4b17      	ldr	r3, [pc, #92]	; (800108c <EXTI9_5_IRQHandler+0xa0>)
 800102e:	695b      	ldr	r3, [r3, #20]
 8001030:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001034:	2b00      	cmp	r3, #0
 8001036:	d008      	beq.n	800104a <EXTI9_5_IRQHandler+0x5e>
 8001038:	4b14      	ldr	r3, [pc, #80]	; (800108c <EXTI9_5_IRQHandler+0xa0>)
 800103a:	695b      	ldr	r3, [r3, #20]
 800103c:	4a13      	ldr	r2, [pc, #76]	; (800108c <EXTI9_5_IRQHandler+0xa0>)
 800103e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001042:	6153      	str	r3, [r2, #20]
 8001044:	4b12      	ldr	r3, [pc, #72]	; (8001090 <EXTI9_5_IRQHandler+0xa4>)
 8001046:	69db      	ldr	r3, [r3, #28]
 8001048:	4798      	blx	r3
	if(EXIT->EXTI_PR & (1<<8)) {EXIT->EXTI_PR |= (1<<8); GP_IRQ_Callback[8]();  }
 800104a:	4b10      	ldr	r3, [pc, #64]	; (800108c <EXTI9_5_IRQHandler+0xa0>)
 800104c:	695b      	ldr	r3, [r3, #20]
 800104e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001052:	2b00      	cmp	r3, #0
 8001054:	d008      	beq.n	8001068 <EXTI9_5_IRQHandler+0x7c>
 8001056:	4b0d      	ldr	r3, [pc, #52]	; (800108c <EXTI9_5_IRQHandler+0xa0>)
 8001058:	695b      	ldr	r3, [r3, #20]
 800105a:	4a0c      	ldr	r2, [pc, #48]	; (800108c <EXTI9_5_IRQHandler+0xa0>)
 800105c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001060:	6153      	str	r3, [r2, #20]
 8001062:	4b0b      	ldr	r3, [pc, #44]	; (8001090 <EXTI9_5_IRQHandler+0xa4>)
 8001064:	6a1b      	ldr	r3, [r3, #32]
 8001066:	4798      	blx	r3
	if(EXIT->EXTI_PR & (1<<9)) {EXIT->EXTI_PR |= (1<<9); GP_IRQ_Callback[9]();  }
 8001068:	4b08      	ldr	r3, [pc, #32]	; (800108c <EXTI9_5_IRQHandler+0xa0>)
 800106a:	695b      	ldr	r3, [r3, #20]
 800106c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001070:	2b00      	cmp	r3, #0
 8001072:	d008      	beq.n	8001086 <EXTI9_5_IRQHandler+0x9a>
 8001074:	4b05      	ldr	r3, [pc, #20]	; (800108c <EXTI9_5_IRQHandler+0xa0>)
 8001076:	695b      	ldr	r3, [r3, #20]
 8001078:	4a04      	ldr	r2, [pc, #16]	; (800108c <EXTI9_5_IRQHandler+0xa0>)
 800107a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800107e:	6153      	str	r3, [r2, #20]
 8001080:	4b03      	ldr	r3, [pc, #12]	; (8001090 <EXTI9_5_IRQHandler+0xa4>)
 8001082:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001084:	4798      	blx	r3
}
 8001086:	bf00      	nop
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	40010400 	.word	0x40010400
 8001090:	200000a4 	.word	0x200000a4

08001094 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void){
 8001094:	b580      	push	{r7, lr}
 8001096:	af00      	add	r7, sp, #0
	if(EXIT->EXTI_PR & (1<<10)) {EXIT->EXTI_PR |= (1<<10); GP_IRQ_Callback[10]();  }
 8001098:	4b2d      	ldr	r3, [pc, #180]	; (8001150 <EXTI15_10_IRQHandler+0xbc>)
 800109a:	695b      	ldr	r3, [r3, #20]
 800109c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d008      	beq.n	80010b6 <EXTI15_10_IRQHandler+0x22>
 80010a4:	4b2a      	ldr	r3, [pc, #168]	; (8001150 <EXTI15_10_IRQHandler+0xbc>)
 80010a6:	695b      	ldr	r3, [r3, #20]
 80010a8:	4a29      	ldr	r2, [pc, #164]	; (8001150 <EXTI15_10_IRQHandler+0xbc>)
 80010aa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80010ae:	6153      	str	r3, [r2, #20]
 80010b0:	4b28      	ldr	r3, [pc, #160]	; (8001154 <EXTI15_10_IRQHandler+0xc0>)
 80010b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010b4:	4798      	blx	r3
	if(EXIT->EXTI_PR & (1<<11)) {EXIT->EXTI_PR |= (1<<11); GP_IRQ_Callback[11]();  }
 80010b6:	4b26      	ldr	r3, [pc, #152]	; (8001150 <EXTI15_10_IRQHandler+0xbc>)
 80010b8:	695b      	ldr	r3, [r3, #20]
 80010ba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d008      	beq.n	80010d4 <EXTI15_10_IRQHandler+0x40>
 80010c2:	4b23      	ldr	r3, [pc, #140]	; (8001150 <EXTI15_10_IRQHandler+0xbc>)
 80010c4:	695b      	ldr	r3, [r3, #20]
 80010c6:	4a22      	ldr	r2, [pc, #136]	; (8001150 <EXTI15_10_IRQHandler+0xbc>)
 80010c8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80010cc:	6153      	str	r3, [r2, #20]
 80010ce:	4b21      	ldr	r3, [pc, #132]	; (8001154 <EXTI15_10_IRQHandler+0xc0>)
 80010d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010d2:	4798      	blx	r3
	if(EXIT->EXTI_PR & (1<<12)) {EXIT->EXTI_PR |= (1<<12); GP_IRQ_Callback[12]();  }
 80010d4:	4b1e      	ldr	r3, [pc, #120]	; (8001150 <EXTI15_10_IRQHandler+0xbc>)
 80010d6:	695b      	ldr	r3, [r3, #20]
 80010d8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d008      	beq.n	80010f2 <EXTI15_10_IRQHandler+0x5e>
 80010e0:	4b1b      	ldr	r3, [pc, #108]	; (8001150 <EXTI15_10_IRQHandler+0xbc>)
 80010e2:	695b      	ldr	r3, [r3, #20]
 80010e4:	4a1a      	ldr	r2, [pc, #104]	; (8001150 <EXTI15_10_IRQHandler+0xbc>)
 80010e6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80010ea:	6153      	str	r3, [r2, #20]
 80010ec:	4b19      	ldr	r3, [pc, #100]	; (8001154 <EXTI15_10_IRQHandler+0xc0>)
 80010ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010f0:	4798      	blx	r3
	if(EXIT->EXTI_PR & (1<<13)) {EXIT->EXTI_PR |= (1<<13); GP_IRQ_Callback[13]();  }
 80010f2:	4b17      	ldr	r3, [pc, #92]	; (8001150 <EXTI15_10_IRQHandler+0xbc>)
 80010f4:	695b      	ldr	r3, [r3, #20]
 80010f6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d008      	beq.n	8001110 <EXTI15_10_IRQHandler+0x7c>
 80010fe:	4b14      	ldr	r3, [pc, #80]	; (8001150 <EXTI15_10_IRQHandler+0xbc>)
 8001100:	695b      	ldr	r3, [r3, #20]
 8001102:	4a13      	ldr	r2, [pc, #76]	; (8001150 <EXTI15_10_IRQHandler+0xbc>)
 8001104:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001108:	6153      	str	r3, [r2, #20]
 800110a:	4b12      	ldr	r3, [pc, #72]	; (8001154 <EXTI15_10_IRQHandler+0xc0>)
 800110c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800110e:	4798      	blx	r3
	if(EXIT->EXTI_PR & (1<<14)) {EXIT->EXTI_PR |= (1<<14); GP_IRQ_Callback[14]();  }
 8001110:	4b0f      	ldr	r3, [pc, #60]	; (8001150 <EXTI15_10_IRQHandler+0xbc>)
 8001112:	695b      	ldr	r3, [r3, #20]
 8001114:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001118:	2b00      	cmp	r3, #0
 800111a:	d008      	beq.n	800112e <EXTI15_10_IRQHandler+0x9a>
 800111c:	4b0c      	ldr	r3, [pc, #48]	; (8001150 <EXTI15_10_IRQHandler+0xbc>)
 800111e:	695b      	ldr	r3, [r3, #20]
 8001120:	4a0b      	ldr	r2, [pc, #44]	; (8001150 <EXTI15_10_IRQHandler+0xbc>)
 8001122:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001126:	6153      	str	r3, [r2, #20]
 8001128:	4b0a      	ldr	r3, [pc, #40]	; (8001154 <EXTI15_10_IRQHandler+0xc0>)
 800112a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800112c:	4798      	blx	r3
	if(EXIT->EXTI_PR & (1<<15)) {EXIT->EXTI_PR |= (1<<15); GP_IRQ_Callback[15]();  }
 800112e:	4b08      	ldr	r3, [pc, #32]	; (8001150 <EXTI15_10_IRQHandler+0xbc>)
 8001130:	695b      	ldr	r3, [r3, #20]
 8001132:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001136:	2b00      	cmp	r3, #0
 8001138:	d008      	beq.n	800114c <EXTI15_10_IRQHandler+0xb8>
 800113a:	4b05      	ldr	r3, [pc, #20]	; (8001150 <EXTI15_10_IRQHandler+0xbc>)
 800113c:	695b      	ldr	r3, [r3, #20]
 800113e:	4a04      	ldr	r2, [pc, #16]	; (8001150 <EXTI15_10_IRQHandler+0xbc>)
 8001140:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001144:	6153      	str	r3, [r2, #20]
 8001146:	4b03      	ldr	r3, [pc, #12]	; (8001154 <EXTI15_10_IRQHandler+0xc0>)
 8001148:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800114a:	4798      	blx	r3

}
 800114c:	bf00      	nop
 800114e:	bd80      	pop	{r7, pc}
 8001150:	40010400 	.word	0x40010400
 8001154:	200000a4 	.word	0x200000a4

08001158 <SPI_INIT>:
uint8_t spi_select=0;
GPIO_typeDef*gpiox;
GPIO_typeDef*gpiox_SS;
SPI_typeDef* SPI[2];
void SPI_INIT(SPI_typeDef* SPIx ,uint16_t SPI_MODE,uint16_t prescaler,uint16_t Clock_polarity,uint16_t Clock_phase,uint16_t frame_size,uint16_t frame_format)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b084      	sub	sp, #16
 800115c:	af00      	add	r7, sp, #0
 800115e:	60f8      	str	r0, [r7, #12]
 8001160:	4608      	mov	r0, r1
 8001162:	4611      	mov	r1, r2
 8001164:	461a      	mov	r2, r3
 8001166:	4603      	mov	r3, r0
 8001168:	817b      	strh	r3, [r7, #10]
 800116a:	460b      	mov	r3, r1
 800116c:	813b      	strh	r3, [r7, #8]
 800116e:	4613      	mov	r3, r2
 8001170:	80fb      	strh	r3, [r7, #6]
	if(SPIx==SPI1){
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	4a9d      	ldr	r2, [pc, #628]	; (80013ec <SPI_INIT+0x294>)
 8001176:	4293      	cmp	r3, r2
 8001178:	d11b      	bne.n	80011b2 <SPI_INIT+0x5a>
		SPI[spi1]=SPIx;
 800117a:	4a9d      	ldr	r2, [pc, #628]	; (80013f0 <SPI_INIT+0x298>)
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	6013      	str	r3, [r2, #0]
		GPIOA_Clock_Enable();
 8001180:	4b9c      	ldr	r3, [pc, #624]	; (80013f4 <SPI_INIT+0x29c>)
 8001182:	699b      	ldr	r3, [r3, #24]
 8001184:	4a9b      	ldr	r2, [pc, #620]	; (80013f4 <SPI_INIT+0x29c>)
 8001186:	f043 0304 	orr.w	r3, r3, #4
 800118a:	6193      	str	r3, [r2, #24]
		AFIO_Clock_Enable();
 800118c:	4b99      	ldr	r3, [pc, #612]	; (80013f4 <SPI_INIT+0x29c>)
 800118e:	699b      	ldr	r3, [r3, #24]
 8001190:	4a98      	ldr	r2, [pc, #608]	; (80013f4 <SPI_INIT+0x29c>)
 8001192:	f043 0301 	orr.w	r3, r3, #1
 8001196:	6193      	str	r3, [r2, #24]
		SPI1_Clock_Enable();
 8001198:	4b96      	ldr	r3, [pc, #600]	; (80013f4 <SPI_INIT+0x29c>)
 800119a:	699b      	ldr	r3, [r3, #24]
 800119c:	4a95      	ldr	r2, [pc, #596]	; (80013f4 <SPI_INIT+0x29c>)
 800119e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80011a2:	6193      	str	r3, [r2, #24]
		gpiox=GPIOA;
 80011a4:	4b94      	ldr	r3, [pc, #592]	; (80013f8 <SPI_INIT+0x2a0>)
 80011a6:	4a95      	ldr	r2, [pc, #596]	; (80013fc <SPI_INIT+0x2a4>)
 80011a8:	601a      	str	r2, [r3, #0]
		spi_select=0;
 80011aa:	4b95      	ldr	r3, [pc, #596]	; (8001400 <SPI_INIT+0x2a8>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	701a      	strb	r2, [r3, #0]
 80011b0:	e01a      	b.n	80011e8 <SPI_INIT+0x90>
		//NVIC_SPI1_interrupt_Enable;
	}
	else{
		SPI[spi2]=SPIx;
 80011b2:	4a8f      	ldr	r2, [pc, #572]	; (80013f0 <SPI_INIT+0x298>)
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	6053      	str	r3, [r2, #4]
		GPIOB_Clock_Enable();
 80011b8:	4b8e      	ldr	r3, [pc, #568]	; (80013f4 <SPI_INIT+0x29c>)
 80011ba:	699b      	ldr	r3, [r3, #24]
 80011bc:	4a8d      	ldr	r2, [pc, #564]	; (80013f4 <SPI_INIT+0x29c>)
 80011be:	f043 0308 	orr.w	r3, r3, #8
 80011c2:	6193      	str	r3, [r2, #24]
		AFIO_Clock_Enable();
 80011c4:	4b8b      	ldr	r3, [pc, #556]	; (80013f4 <SPI_INIT+0x29c>)
 80011c6:	699b      	ldr	r3, [r3, #24]
 80011c8:	4a8a      	ldr	r2, [pc, #552]	; (80013f4 <SPI_INIT+0x29c>)
 80011ca:	f043 0301 	orr.w	r3, r3, #1
 80011ce:	6193      	str	r3, [r2, #24]
		SPI2_Clock_Enable();
 80011d0:	4b88      	ldr	r3, [pc, #544]	; (80013f4 <SPI_INIT+0x29c>)
 80011d2:	69db      	ldr	r3, [r3, #28]
 80011d4:	4a87      	ldr	r2, [pc, #540]	; (80013f4 <SPI_INIT+0x29c>)
 80011d6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011da:	61d3      	str	r3, [r2, #28]
		gpiox=GPIOB;
 80011dc:	4b86      	ldr	r3, [pc, #536]	; (80013f8 <SPI_INIT+0x2a0>)
 80011de:	4a89      	ldr	r2, [pc, #548]	; (8001404 <SPI_INIT+0x2ac>)
 80011e0:	601a      	str	r2, [r3, #0]
		spi_select=8;
 80011e2:	4b87      	ldr	r3, [pc, #540]	; (8001400 <SPI_INIT+0x2a8>)
 80011e4:	2208      	movs	r2, #8
 80011e6:	701a      	strb	r2, [r3, #0]
		//NVIC_SPI2_interrupt_Enable;
	}
	SPIx->SPI_CR1 |=(SPI_MODE|prescaler|frame_size|frame_format|Clock_phase|Clock_polarity);
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	8979      	ldrh	r1, [r7, #10]
 80011ee:	893a      	ldrh	r2, [r7, #8]
 80011f0:	430a      	orrs	r2, r1
 80011f2:	b291      	uxth	r1, r2
 80011f4:	8bba      	ldrh	r2, [r7, #28]
 80011f6:	430a      	orrs	r2, r1
 80011f8:	b291      	uxth	r1, r2
 80011fa:	8c3a      	ldrh	r2, [r7, #32]
 80011fc:	430a      	orrs	r2, r1
 80011fe:	b291      	uxth	r1, r2
 8001200:	8b3a      	ldrh	r2, [r7, #24]
 8001202:	430a      	orrs	r2, r1
 8001204:	b291      	uxth	r1, r2
 8001206:	88fa      	ldrh	r2, [r7, #6]
 8001208:	430a      	orrs	r2, r1
 800120a:	b292      	uxth	r2, r2
 800120c:	431a      	orrs	r2, r3
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	601a      	str	r2, [r3, #0]
	//	1: Software slave management enabled
	//	Note: This bit is not used in I2S mode
	//	Bit 8 SSI: Internal slave select
	//	This bit has an effect only when the SSM bit is set. The value of this bit is forced onto the
	//	NSS pin and the IO value of the NSS pin is ignored.
	SPIx->SPI_CR1 |=(1<<9 | 1<<8);
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	f443 7240 	orr.w	r2, r3, #768	; 0x300
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	601a      	str	r2, [r3, #0]
	//	1: SS output is enabled in master mode and when the cell is enabled. The cell cannot work
	//	in a multimaster environment.
	//	SPIx->SPI_CR2 |=(1<<2);

	//MASTER================================================================================
	if(SPI_MODE==SPI_MODE_MASTER_full_duplex){
 800121e:	897b      	ldrh	r3, [r7, #10]
 8001220:	2b04      	cmp	r3, #4
 8001222:	d127      	bne.n	8001274 <SPI_INIT+0x11c>
		//pinmode(GPIOA, pin4, pinmode);//nss
		pinmode(gpiox, pin5+spi_select, GPIO_MODE_OUTPUT_AF_push_pull_Speed10);//sck
 8001224:	4b74      	ldr	r3, [pc, #464]	; (80013f8 <SPI_INIT+0x2a0>)
 8001226:	6818      	ldr	r0, [r3, #0]
 8001228:	4b75      	ldr	r3, [pc, #468]	; (8001400 <SPI_INIT+0x2a8>)
 800122a:	781b      	ldrb	r3, [r3, #0]
 800122c:	b29b      	uxth	r3, r3
 800122e:	3305      	adds	r3, #5
 8001230:	b29b      	uxth	r3, r3
 8001232:	2209      	movs	r2, #9
 8001234:	4619      	mov	r1, r3
 8001236:	f7ff f90b 	bl	8000450 <pinmode>
		pinmode(gpiox, pin6+spi_select, GPIO_MODE_INTPUT_AF);//miso
 800123a:	4b6f      	ldr	r3, [pc, #444]	; (80013f8 <SPI_INIT+0x2a0>)
 800123c:	6818      	ldr	r0, [r3, #0]
 800123e:	4b70      	ldr	r3, [pc, #448]	; (8001400 <SPI_INIT+0x2a8>)
 8001240:	781b      	ldrb	r3, [r3, #0]
 8001242:	b29b      	uxth	r3, r3
 8001244:	3306      	adds	r3, #6
 8001246:	b29b      	uxth	r3, r3
 8001248:	2204      	movs	r2, #4
 800124a:	4619      	mov	r1, r3
 800124c:	f7ff f900 	bl	8000450 <pinmode>
		pinmode(gpiox, pin7+spi_select, GPIO_MODE_OUTPUT_AF_push_pull_Speed10);//mosi
 8001250:	4b69      	ldr	r3, [pc, #420]	; (80013f8 <SPI_INIT+0x2a0>)
 8001252:	6818      	ldr	r0, [r3, #0]
 8001254:	4b6a      	ldr	r3, [pc, #424]	; (8001400 <SPI_INIT+0x2a8>)
 8001256:	781b      	ldrb	r3, [r3, #0]
 8001258:	b29b      	uxth	r3, r3
 800125a:	3307      	adds	r3, #7
 800125c:	b29b      	uxth	r3, r3
 800125e:	2209      	movs	r2, #9
 8001260:	4619      	mov	r1, r3
 8001262:	f7ff f8f5 	bl	8000450 <pinmode>

		//	Bit 6 SPE: SPI enable
		//	0: Peripheral disabled
		//	1: Peripheral enabled
		SPIx->SPI_CR1 |=(1<<6);
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800126e:	68fb      	ldr	r3, [r7, #12]
 8001270:	601a      	str	r2, [r3, #0]

	//	Bit 6 SPE: SPI enable
	//	0: Peripheral disabled
	//	1: Peripheral enabled
	//SPIx->SPI_CR1 |=(1<<6);
}
 8001272:	e120      	b.n	80014b6 <SPI_INIT+0x35e>
	else if(SPI_MODE==SPI_MODE_MASTER_unidirectional_receive_only){
 8001274:	897b      	ldrh	r3, [r7, #10]
 8001276:	f240 4204 	movw	r2, #1028	; 0x404
 800127a:	4293      	cmp	r3, r2
 800127c:	d116      	bne.n	80012ac <SPI_INIT+0x154>
		pinmode(gpiox, pin6+spi_select, GPIO_MODE_INTPUT_AF);//miso
 800127e:	4b5e      	ldr	r3, [pc, #376]	; (80013f8 <SPI_INIT+0x2a0>)
 8001280:	6818      	ldr	r0, [r3, #0]
 8001282:	4b5f      	ldr	r3, [pc, #380]	; (8001400 <SPI_INIT+0x2a8>)
 8001284:	781b      	ldrb	r3, [r3, #0]
 8001286:	b29b      	uxth	r3, r3
 8001288:	3306      	adds	r3, #6
 800128a:	b29b      	uxth	r3, r3
 800128c:	2204      	movs	r2, #4
 800128e:	4619      	mov	r1, r3
 8001290:	f7ff f8de 	bl	8000450 <pinmode>
		pinmode(gpiox, pin5+spi_select, GPIO_MODE_OUTPUT_AF_push_pull_Speed10);//sck
 8001294:	4b58      	ldr	r3, [pc, #352]	; (80013f8 <SPI_INIT+0x2a0>)
 8001296:	6818      	ldr	r0, [r3, #0]
 8001298:	4b59      	ldr	r3, [pc, #356]	; (8001400 <SPI_INIT+0x2a8>)
 800129a:	781b      	ldrb	r3, [r3, #0]
 800129c:	b29b      	uxth	r3, r3
 800129e:	3305      	adds	r3, #5
 80012a0:	b29b      	uxth	r3, r3
 80012a2:	2209      	movs	r2, #9
 80012a4:	4619      	mov	r1, r3
 80012a6:	f7ff f8d3 	bl	8000450 <pinmode>
}
 80012aa:	e104      	b.n	80014b6 <SPI_INIT+0x35e>
	else if(SPI_MODE==SPI_MODE_MASTER_bidirectional_transmit){
 80012ac:	897b      	ldrh	r3, [r7, #10]
 80012ae:	f24c 0204 	movw	r2, #49156	; 0xc004
 80012b2:	4293      	cmp	r3, r2
 80012b4:	d11c      	bne.n	80012f0 <SPI_INIT+0x198>
		pinmode(gpiox, pin7+spi_select, GPIO_MODE_OUTPUT_AF_push_pull_Speed10);//mosi
 80012b6:	4b50      	ldr	r3, [pc, #320]	; (80013f8 <SPI_INIT+0x2a0>)
 80012b8:	6818      	ldr	r0, [r3, #0]
 80012ba:	4b51      	ldr	r3, [pc, #324]	; (8001400 <SPI_INIT+0x2a8>)
 80012bc:	781b      	ldrb	r3, [r3, #0]
 80012be:	b29b      	uxth	r3, r3
 80012c0:	3307      	adds	r3, #7
 80012c2:	b29b      	uxth	r3, r3
 80012c4:	2209      	movs	r2, #9
 80012c6:	4619      	mov	r1, r3
 80012c8:	f7ff f8c2 	bl	8000450 <pinmode>
		pinmode(gpiox, pin5+spi_select, GPIO_MODE_OUTPUT_AF_push_pull_Speed10);//sck
 80012cc:	4b4a      	ldr	r3, [pc, #296]	; (80013f8 <SPI_INIT+0x2a0>)
 80012ce:	6818      	ldr	r0, [r3, #0]
 80012d0:	4b4b      	ldr	r3, [pc, #300]	; (8001400 <SPI_INIT+0x2a8>)
 80012d2:	781b      	ldrb	r3, [r3, #0]
 80012d4:	b29b      	uxth	r3, r3
 80012d6:	3305      	adds	r3, #5
 80012d8:	b29b      	uxth	r3, r3
 80012da:	2209      	movs	r2, #9
 80012dc:	4619      	mov	r1, r3
 80012de:	f7ff f8b7 	bl	8000450 <pinmode>
		SPIx->SPI_CR1 |=(1<<6);
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	601a      	str	r2, [r3, #0]
}
 80012ee:	e0e2      	b.n	80014b6 <SPI_INIT+0x35e>
	else if(SPI_MODE==SPI_MODE_MASTER_bidirectional_receive){
 80012f0:	897b      	ldrh	r3, [r7, #10]
 80012f2:	f248 0204 	movw	r2, #32772	; 0x8004
 80012f6:	4293      	cmp	r3, r2
 80012f8:	d116      	bne.n	8001328 <SPI_INIT+0x1d0>
		pinmode(gpiox, pin7+spi_select, GPIO_MODE_INTPUT_AF);//mosi
 80012fa:	4b3f      	ldr	r3, [pc, #252]	; (80013f8 <SPI_INIT+0x2a0>)
 80012fc:	6818      	ldr	r0, [r3, #0]
 80012fe:	4b40      	ldr	r3, [pc, #256]	; (8001400 <SPI_INIT+0x2a8>)
 8001300:	781b      	ldrb	r3, [r3, #0]
 8001302:	b29b      	uxth	r3, r3
 8001304:	3307      	adds	r3, #7
 8001306:	b29b      	uxth	r3, r3
 8001308:	2204      	movs	r2, #4
 800130a:	4619      	mov	r1, r3
 800130c:	f7ff f8a0 	bl	8000450 <pinmode>
		pinmode(gpiox, pin5+spi_select, GPIO_MODE_OUTPUT_AF_push_pull_Speed10);//sck
 8001310:	4b39      	ldr	r3, [pc, #228]	; (80013f8 <SPI_INIT+0x2a0>)
 8001312:	6818      	ldr	r0, [r3, #0]
 8001314:	4b3a      	ldr	r3, [pc, #232]	; (8001400 <SPI_INIT+0x2a8>)
 8001316:	781b      	ldrb	r3, [r3, #0]
 8001318:	b29b      	uxth	r3, r3
 800131a:	3305      	adds	r3, #5
 800131c:	b29b      	uxth	r3, r3
 800131e:	2209      	movs	r2, #9
 8001320:	4619      	mov	r1, r3
 8001322:	f7ff f895 	bl	8000450 <pinmode>
}
 8001326:	e0c6      	b.n	80014b6 <SPI_INIT+0x35e>
	else if(SPI_MODE==SPI_MODE_SLAVE_full_duplex){
 8001328:	897b      	ldrh	r3, [r7, #10]
 800132a:	2b00      	cmp	r3, #0
 800132c:	d132      	bne.n	8001394 <SPI_INIT+0x23c>
		pinmode(gpiox, pin4+spi_select, GPIO_MODE_INTPUT_AF);//nss
 800132e:	4b32      	ldr	r3, [pc, #200]	; (80013f8 <SPI_INIT+0x2a0>)
 8001330:	6818      	ldr	r0, [r3, #0]
 8001332:	4b33      	ldr	r3, [pc, #204]	; (8001400 <SPI_INIT+0x2a8>)
 8001334:	781b      	ldrb	r3, [r3, #0]
 8001336:	b29b      	uxth	r3, r3
 8001338:	3304      	adds	r3, #4
 800133a:	b29b      	uxth	r3, r3
 800133c:	2204      	movs	r2, #4
 800133e:	4619      	mov	r1, r3
 8001340:	f7ff f886 	bl	8000450 <pinmode>
		pinmode(gpiox, pin5+spi_select, GPIO_MODE_INTPUT_AF);//sck
 8001344:	4b2c      	ldr	r3, [pc, #176]	; (80013f8 <SPI_INIT+0x2a0>)
 8001346:	6818      	ldr	r0, [r3, #0]
 8001348:	4b2d      	ldr	r3, [pc, #180]	; (8001400 <SPI_INIT+0x2a8>)
 800134a:	781b      	ldrb	r3, [r3, #0]
 800134c:	b29b      	uxth	r3, r3
 800134e:	3305      	adds	r3, #5
 8001350:	b29b      	uxth	r3, r3
 8001352:	2204      	movs	r2, #4
 8001354:	4619      	mov	r1, r3
 8001356:	f7ff f87b 	bl	8000450 <pinmode>
		pinmode(gpiox, pin6+spi_select, GPIO_MODE_OUTPUT_AF_push_pull_Speed10);//miso
 800135a:	4b27      	ldr	r3, [pc, #156]	; (80013f8 <SPI_INIT+0x2a0>)
 800135c:	6818      	ldr	r0, [r3, #0]
 800135e:	4b28      	ldr	r3, [pc, #160]	; (8001400 <SPI_INIT+0x2a8>)
 8001360:	781b      	ldrb	r3, [r3, #0]
 8001362:	b29b      	uxth	r3, r3
 8001364:	3306      	adds	r3, #6
 8001366:	b29b      	uxth	r3, r3
 8001368:	2209      	movs	r2, #9
 800136a:	4619      	mov	r1, r3
 800136c:	f7ff f870 	bl	8000450 <pinmode>
		pinmode(gpiox, pin7+spi_select, GPIO_MODE_INTPUT_AF);//mosi
 8001370:	4b21      	ldr	r3, [pc, #132]	; (80013f8 <SPI_INIT+0x2a0>)
 8001372:	6818      	ldr	r0, [r3, #0]
 8001374:	4b22      	ldr	r3, [pc, #136]	; (8001400 <SPI_INIT+0x2a8>)
 8001376:	781b      	ldrb	r3, [r3, #0]
 8001378:	b29b      	uxth	r3, r3
 800137a:	3307      	adds	r3, #7
 800137c:	b29b      	uxth	r3, r3
 800137e:	2204      	movs	r2, #4
 8001380:	4619      	mov	r1, r3
 8001382:	f7ff f865 	bl	8000450 <pinmode>
		SPIx->SPI_CR1 |=(1<<6);
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	601a      	str	r2, [r3, #0]
}
 8001392:	e090      	b.n	80014b6 <SPI_INIT+0x35e>
	else if(SPI_MODE==SPI_MODE_SLAVE_unidirectional_receive_only){
 8001394:	897b      	ldrh	r3, [r7, #10]
 8001396:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800139a:	d135      	bne.n	8001408 <SPI_INIT+0x2b0>
		pinmode(gpiox, pin4+spi_select, GPIO_MODE_INTPUT_AF);//nss
 800139c:	4b16      	ldr	r3, [pc, #88]	; (80013f8 <SPI_INIT+0x2a0>)
 800139e:	6818      	ldr	r0, [r3, #0]
 80013a0:	4b17      	ldr	r3, [pc, #92]	; (8001400 <SPI_INIT+0x2a8>)
 80013a2:	781b      	ldrb	r3, [r3, #0]
 80013a4:	b29b      	uxth	r3, r3
 80013a6:	3304      	adds	r3, #4
 80013a8:	b29b      	uxth	r3, r3
 80013aa:	2204      	movs	r2, #4
 80013ac:	4619      	mov	r1, r3
 80013ae:	f7ff f84f 	bl	8000450 <pinmode>
		pinmode(gpiox, pin5+spi_select, GPIO_MODE_INTPUT_AF);//sck
 80013b2:	4b11      	ldr	r3, [pc, #68]	; (80013f8 <SPI_INIT+0x2a0>)
 80013b4:	6818      	ldr	r0, [r3, #0]
 80013b6:	4b12      	ldr	r3, [pc, #72]	; (8001400 <SPI_INIT+0x2a8>)
 80013b8:	781b      	ldrb	r3, [r3, #0]
 80013ba:	b29b      	uxth	r3, r3
 80013bc:	3305      	adds	r3, #5
 80013be:	b29b      	uxth	r3, r3
 80013c0:	2204      	movs	r2, #4
 80013c2:	4619      	mov	r1, r3
 80013c4:	f7ff f844 	bl	8000450 <pinmode>
		pinmode(gpiox, pin7+spi_select, GPIO_MODE_INTPUT_AF);//mosi
 80013c8:	4b0b      	ldr	r3, [pc, #44]	; (80013f8 <SPI_INIT+0x2a0>)
 80013ca:	6818      	ldr	r0, [r3, #0]
 80013cc:	4b0c      	ldr	r3, [pc, #48]	; (8001400 <SPI_INIT+0x2a8>)
 80013ce:	781b      	ldrb	r3, [r3, #0]
 80013d0:	b29b      	uxth	r3, r3
 80013d2:	3307      	adds	r3, #7
 80013d4:	b29b      	uxth	r3, r3
 80013d6:	2204      	movs	r2, #4
 80013d8:	4619      	mov	r1, r3
 80013da:	f7ff f839 	bl	8000450 <pinmode>
		SPIx->SPI_CR1 |=(1<<6);
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	601a      	str	r2, [r3, #0]
}
 80013ea:	e064      	b.n	80014b6 <SPI_INIT+0x35e>
 80013ec:	40013000 	.word	0x40013000
 80013f0:	200000e4 	.word	0x200000e4
 80013f4:	40021000 	.word	0x40021000
 80013f8:	200000e0 	.word	0x200000e0
 80013fc:	40010800 	.word	0x40010800
 8001400:	20000090 	.word	0x20000090
 8001404:	40010c00 	.word	0x40010c00
	else if(SPI_MODE==SPI_MODE_SLAVE_bidirectional_transmit){
 8001408:	897b      	ldrh	r3, [r7, #10]
 800140a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800140e:	d127      	bne.n	8001460 <SPI_INIT+0x308>
		pinmode(gpiox, pin4+spi_select, GPIO_MODE_INTPUT_AF);//nss
 8001410:	4b2b      	ldr	r3, [pc, #172]	; (80014c0 <SPI_INIT+0x368>)
 8001412:	6818      	ldr	r0, [r3, #0]
 8001414:	4b2b      	ldr	r3, [pc, #172]	; (80014c4 <SPI_INIT+0x36c>)
 8001416:	781b      	ldrb	r3, [r3, #0]
 8001418:	b29b      	uxth	r3, r3
 800141a:	3304      	adds	r3, #4
 800141c:	b29b      	uxth	r3, r3
 800141e:	2204      	movs	r2, #4
 8001420:	4619      	mov	r1, r3
 8001422:	f7ff f815 	bl	8000450 <pinmode>
		pinmode(gpiox, pin5+spi_select, GPIO_MODE_INTPUT_AF);//sck
 8001426:	4b26      	ldr	r3, [pc, #152]	; (80014c0 <SPI_INIT+0x368>)
 8001428:	6818      	ldr	r0, [r3, #0]
 800142a:	4b26      	ldr	r3, [pc, #152]	; (80014c4 <SPI_INIT+0x36c>)
 800142c:	781b      	ldrb	r3, [r3, #0]
 800142e:	b29b      	uxth	r3, r3
 8001430:	3305      	adds	r3, #5
 8001432:	b29b      	uxth	r3, r3
 8001434:	2204      	movs	r2, #4
 8001436:	4619      	mov	r1, r3
 8001438:	f7ff f80a 	bl	8000450 <pinmode>
		pinmode(gpiox, pin6+spi_select, GPIO_MODE_OUTPUT_AF_push_pull_Speed10);//miso
 800143c:	4b20      	ldr	r3, [pc, #128]	; (80014c0 <SPI_INIT+0x368>)
 800143e:	6818      	ldr	r0, [r3, #0]
 8001440:	4b20      	ldr	r3, [pc, #128]	; (80014c4 <SPI_INIT+0x36c>)
 8001442:	781b      	ldrb	r3, [r3, #0]
 8001444:	b29b      	uxth	r3, r3
 8001446:	3306      	adds	r3, #6
 8001448:	b29b      	uxth	r3, r3
 800144a:	2209      	movs	r2, #9
 800144c:	4619      	mov	r1, r3
 800144e:	f7fe ffff 	bl	8000450 <pinmode>
		SPIx->SPI_CR1 |=(1<<6);
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	601a      	str	r2, [r3, #0]
}
 800145e:	e02a      	b.n	80014b6 <SPI_INIT+0x35e>
	else if(SPI_MODE==SPI_MODE_SLAVE_bidirectional_receive){
 8001460:	897b      	ldrh	r3, [r7, #10]
 8001462:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001466:	d126      	bne.n	80014b6 <SPI_INIT+0x35e>
		pinmode(gpiox, pin4+spi_select, GPIO_MODE_INTPUT_AF);//nss
 8001468:	4b15      	ldr	r3, [pc, #84]	; (80014c0 <SPI_INIT+0x368>)
 800146a:	6818      	ldr	r0, [r3, #0]
 800146c:	4b15      	ldr	r3, [pc, #84]	; (80014c4 <SPI_INIT+0x36c>)
 800146e:	781b      	ldrb	r3, [r3, #0]
 8001470:	b29b      	uxth	r3, r3
 8001472:	3304      	adds	r3, #4
 8001474:	b29b      	uxth	r3, r3
 8001476:	2204      	movs	r2, #4
 8001478:	4619      	mov	r1, r3
 800147a:	f7fe ffe9 	bl	8000450 <pinmode>
		pinmode(gpiox, pin5+spi_select, GPIO_MODE_INTPUT_AF);//sck
 800147e:	4b10      	ldr	r3, [pc, #64]	; (80014c0 <SPI_INIT+0x368>)
 8001480:	6818      	ldr	r0, [r3, #0]
 8001482:	4b10      	ldr	r3, [pc, #64]	; (80014c4 <SPI_INIT+0x36c>)
 8001484:	781b      	ldrb	r3, [r3, #0]
 8001486:	b29b      	uxth	r3, r3
 8001488:	3305      	adds	r3, #5
 800148a:	b29b      	uxth	r3, r3
 800148c:	2204      	movs	r2, #4
 800148e:	4619      	mov	r1, r3
 8001490:	f7fe ffde 	bl	8000450 <pinmode>
		pinmode(gpiox, pin6+spi_select, GPIO_MODE_INTPUT_AF);//miso
 8001494:	4b0a      	ldr	r3, [pc, #40]	; (80014c0 <SPI_INIT+0x368>)
 8001496:	6818      	ldr	r0, [r3, #0]
 8001498:	4b0a      	ldr	r3, [pc, #40]	; (80014c4 <SPI_INIT+0x36c>)
 800149a:	781b      	ldrb	r3, [r3, #0]
 800149c:	b29b      	uxth	r3, r3
 800149e:	3306      	adds	r3, #6
 80014a0:	b29b      	uxth	r3, r3
 80014a2:	2204      	movs	r2, #4
 80014a4:	4619      	mov	r1, r3
 80014a6:	f7fe ffd3 	bl	8000450 <pinmode>
		SPIx->SPI_CR1 |=(1<<6);
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	601a      	str	r2, [r3, #0]
}
 80014b6:	bf00      	nop
 80014b8:	3710      	adds	r7, #16
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	bf00      	nop
 80014c0:	200000e0 	.word	0x200000e0
 80014c4:	20000090 	.word	0x20000090

080014c8 <SPI_RECEIVE_ONLY_MODE>:
}

// ==  in RECEIVE modes======
//if mode is SPI_MODE_MASTER_unidirectional_receive_only use MISO  pin6+(8)* SPI1 *spi2
//if mode is SPI_MODE_MASTER_bidirectional_receive use MOSI  pin7+(8)* SPI1 *spi2
void SPI_RECEIVE_ONLY_MODE(SPI_typeDef* SPIx ,uint16_t *data,uint16_t pin){
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b084      	sub	sp, #16
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	60f8      	str	r0, [r7, #12]
 80014d0:	60b9      	str	r1, [r7, #8]
 80014d2:	4613      	mov	r3, r2
 80014d4:	80fb      	strh	r3, [r7, #6]
	SPIx->SPI_CR1 |=(1<<6);//en the spi
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	601a      	str	r2, [r3, #0]
	if(SPIx==SPI1)gpiox_SS=GPIOA;
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	4a16      	ldr	r2, [pc, #88]	; (8001540 <SPI_RECEIVE_ONLY_MODE+0x78>)
 80014e6:	4293      	cmp	r3, r2
 80014e8:	d103      	bne.n	80014f2 <SPI_RECEIVE_ONLY_MODE+0x2a>
 80014ea:	4b16      	ldr	r3, [pc, #88]	; (8001544 <SPI_RECEIVE_ONLY_MODE+0x7c>)
 80014ec:	4a16      	ldr	r2, [pc, #88]	; (8001548 <SPI_RECEIVE_ONLY_MODE+0x80>)
 80014ee:	601a      	str	r2, [r3, #0]
 80014f0:	e002      	b.n	80014f8 <SPI_RECEIVE_ONLY_MODE+0x30>
	else gpiox_SS=GPIOB;
 80014f2:	4b14      	ldr	r3, [pc, #80]	; (8001544 <SPI_RECEIVE_ONLY_MODE+0x7c>)
 80014f4:	4a15      	ldr	r2, [pc, #84]	; (800154c <SPI_RECEIVE_ONLY_MODE+0x84>)
 80014f6:	601a      	str	r2, [r3, #0]
	pinwrite(gpiox_SS, pin, LOW);
 80014f8:	4b12      	ldr	r3, [pc, #72]	; (8001544 <SPI_RECEIVE_ONLY_MODE+0x7c>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	88f9      	ldrh	r1, [r7, #6]
 80014fe:	2200      	movs	r2, #0
 8001500:	4618      	mov	r0, r3
 8001502:	f7ff f864 	bl	80005ce <pinwrite>
	//	Bit 0 RXNE: Receive buffer not empty
	//	0: Rx buffer empty
	//	1: Rx buffer not empty
	while((((SPIx->SPI_SR)>>0)&1)==0){
 8001506:	bf00      	nop
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	689b      	ldr	r3, [r3, #8]
 800150c:	f003 0301 	and.w	r3, r3, #1
 8001510:	2b00      	cmp	r3, #0
 8001512:	d0f9      	beq.n	8001508 <SPI_RECEIVE_ONLY_MODE+0x40>

	}

	*data=SPIx->SPI_DR;
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	68db      	ldr	r3, [r3, #12]
 8001518:	b29a      	uxth	r2, r3
 800151a:	68bb      	ldr	r3, [r7, #8]
 800151c:	801a      	strh	r2, [r3, #0]

	//_delay_ms(10);

	pinwrite(gpiox_SS, pin, HIGH);
 800151e:	4b09      	ldr	r3, [pc, #36]	; (8001544 <SPI_RECEIVE_ONLY_MODE+0x7c>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	88f9      	ldrh	r1, [r7, #6]
 8001524:	2201      	movs	r2, #1
 8001526:	4618      	mov	r0, r3
 8001528:	f7ff f851 	bl	80005ce <pinwrite>
	SPIx->SPI_CR1 &=~(1<<6);
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	601a      	str	r2, [r3, #0]
}
 8001538:	bf00      	nop
 800153a:	3710      	adds	r7, #16
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}
 8001540:	40013000 	.word	0x40013000
 8001544:	200000ec 	.word	0x200000ec
 8001548:	40010800 	.word	0x40010800
 800154c:	40010c00 	.word	0x40010c00

08001550 <SPI1_IRQHandler>:
	while( (((SPIx->SPI_SR)>>7)&1) );
	pinwrite(gpiox_SS, pin, HIGH);
}


void SPI1_IRQHandler(){
 8001550:	b480      	push	{r7}
 8001552:	af00      	add	r7, sp, #0
	//slave only todo
}
 8001554:	bf00      	nop
 8001556:	46bd      	mov	sp, r7
 8001558:	bc80      	pop	{r7}
 800155a:	4770      	bx	lr

0800155c <SPI2_IRQHandler>:
void SPI2_IRQHandler(){
 800155c:	b480      	push	{r7}
 800155e:	af00      	add	r7, sp, #0
	//slave only todo
}
 8001560:	bf00      	nop
 8001562:	46bd      	mov	sp, r7
 8001564:	bc80      	pop	{r7}
 8001566:	4770      	bx	lr

08001568 <USART_INIT>:
//===============================================================
void send_string (){

}
//===============================================================
void USART_INIT(USART_typeDef* USARTx,uint32_t mode,uint32_t word_length,uint32_t stop_bits,uint32_t baud_rate,uint32_t parity,uint32_t CLCK){
 8001568:	b580      	push	{r7, lr}
 800156a:	b086      	sub	sp, #24
 800156c:	af00      	add	r7, sp, #0
 800156e:	60f8      	str	r0, [r7, #12]
 8001570:	60b9      	str	r1, [r7, #8]
 8001572:	607a      	str	r2, [r7, #4]
 8001574:	603b      	str	r3, [r7, #0]

	if(USARTx ==USART1){
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	4a55      	ldr	r2, [pc, #340]	; (80016d0 <USART_INIT+0x168>)
 800157a:	4293      	cmp	r3, r2
 800157c:	d11f      	bne.n	80015be <USART_INIT+0x56>
		USART1_Clock_Enable();
 800157e:	4b55      	ldr	r3, [pc, #340]	; (80016d4 <USART_INIT+0x16c>)
 8001580:	699b      	ldr	r3, [r3, #24]
 8001582:	4a54      	ldr	r2, [pc, #336]	; (80016d4 <USART_INIT+0x16c>)
 8001584:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001588:	6193      	str	r3, [r2, #24]
		GPIOA_Clock_Enable();
 800158a:	4b52      	ldr	r3, [pc, #328]	; (80016d4 <USART_INIT+0x16c>)
 800158c:	699b      	ldr	r3, [r3, #24]
 800158e:	4a51      	ldr	r2, [pc, #324]	; (80016d4 <USART_INIT+0x16c>)
 8001590:	f043 0304 	orr.w	r3, r3, #4
 8001594:	6193      	str	r3, [r2, #24]
		NVIC_USART1_interrupt_Enable;
 8001596:	4b50      	ldr	r3, [pc, #320]	; (80016d8 <USART_INIT+0x170>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	4a4f      	ldr	r2, [pc, #316]	; (80016d8 <USART_INIT+0x170>)
 800159c:	f043 0320 	orr.w	r3, r3, #32
 80015a0:	6013      	str	r3, [r2, #0]
		//TX
		pinmode(GPIOA, pin9,GPIO_MODE_OUTPUT_AF_push_pull_Speed10);
 80015a2:	2209      	movs	r2, #9
 80015a4:	2109      	movs	r1, #9
 80015a6:	484d      	ldr	r0, [pc, #308]	; (80016dc <USART_INIT+0x174>)
 80015a8:	f7fe ff52 	bl	8000450 <pinmode>
		//RX
		pinmode(GPIOA, pin10,GPIO_MODE_INTPUT_AF);
 80015ac:	2204      	movs	r2, #4
 80015ae:	210a      	movs	r1, #10
 80015b0:	484a      	ldr	r0, [pc, #296]	; (80016dc <USART_INIT+0x174>)
 80015b2:	f7fe ff4d 	bl	8000450 <pinmode>
		arr[0]=USART1;
 80015b6:	4b4a      	ldr	r3, [pc, #296]	; (80016e0 <USART_INIT+0x178>)
 80015b8:	4a45      	ldr	r2, [pc, #276]	; (80016d0 <USART_INIT+0x168>)
 80015ba:	601a      	str	r2, [r3, #0]
 80015bc:	e042      	b.n	8001644 <USART_INIT+0xdc>
	}
	else if(USARTx ==USART2){
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	4a48      	ldr	r2, [pc, #288]	; (80016e4 <USART_INIT+0x17c>)
 80015c2:	4293      	cmp	r3, r2
 80015c4:	d11f      	bne.n	8001606 <USART_INIT+0x9e>
		USART2_Clock_Enable();
 80015c6:	4b43      	ldr	r3, [pc, #268]	; (80016d4 <USART_INIT+0x16c>)
 80015c8:	69db      	ldr	r3, [r3, #28]
 80015ca:	4a42      	ldr	r2, [pc, #264]	; (80016d4 <USART_INIT+0x16c>)
 80015cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015d0:	61d3      	str	r3, [r2, #28]
		GPIOA_Clock_Enable();
 80015d2:	4b40      	ldr	r3, [pc, #256]	; (80016d4 <USART_INIT+0x16c>)
 80015d4:	699b      	ldr	r3, [r3, #24]
 80015d6:	4a3f      	ldr	r2, [pc, #252]	; (80016d4 <USART_INIT+0x16c>)
 80015d8:	f043 0304 	orr.w	r3, r3, #4
 80015dc:	6193      	str	r3, [r2, #24]
		NVIC_USART2_interrupt_Enable;
 80015de:	4b3e      	ldr	r3, [pc, #248]	; (80016d8 <USART_INIT+0x170>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	4a3d      	ldr	r2, [pc, #244]	; (80016d8 <USART_INIT+0x170>)
 80015e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80015e8:	6013      	str	r3, [r2, #0]
		//TX
		pinmode(GPIOA, pin2,GPIO_MODE_OUTPUT_AF_push_pull_Speed10);
 80015ea:	2209      	movs	r2, #9
 80015ec:	2102      	movs	r1, #2
 80015ee:	483b      	ldr	r0, [pc, #236]	; (80016dc <USART_INIT+0x174>)
 80015f0:	f7fe ff2e 	bl	8000450 <pinmode>
		//RX
		pinmode(GPIOA, pin3,GPIO_MODE_INTPUT_AF);
 80015f4:	2204      	movs	r2, #4
 80015f6:	2103      	movs	r1, #3
 80015f8:	4838      	ldr	r0, [pc, #224]	; (80016dc <USART_INIT+0x174>)
 80015fa:	f7fe ff29 	bl	8000450 <pinmode>
		arr[1]=USART2;
 80015fe:	4b38      	ldr	r3, [pc, #224]	; (80016e0 <USART_INIT+0x178>)
 8001600:	4a38      	ldr	r2, [pc, #224]	; (80016e4 <USART_INIT+0x17c>)
 8001602:	605a      	str	r2, [r3, #4]
 8001604:	e01e      	b.n	8001644 <USART_INIT+0xdc>
	}
	else{
		USART3_Clock_Enable();
 8001606:	4b33      	ldr	r3, [pc, #204]	; (80016d4 <USART_INIT+0x16c>)
 8001608:	69db      	ldr	r3, [r3, #28]
 800160a:	4a32      	ldr	r2, [pc, #200]	; (80016d4 <USART_INIT+0x16c>)
 800160c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001610:	61d3      	str	r3, [r2, #28]
		GPIOB_Clock_Enable();
 8001612:	4b30      	ldr	r3, [pc, #192]	; (80016d4 <USART_INIT+0x16c>)
 8001614:	699b      	ldr	r3, [r3, #24]
 8001616:	4a2f      	ldr	r2, [pc, #188]	; (80016d4 <USART_INIT+0x16c>)
 8001618:	f043 0308 	orr.w	r3, r3, #8
 800161c:	6193      	str	r3, [r2, #24]
		NVIC_USART3_interrupt_Enable;
 800161e:	4b2e      	ldr	r3, [pc, #184]	; (80016d8 <USART_INIT+0x170>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	4a2d      	ldr	r2, [pc, #180]	; (80016d8 <USART_INIT+0x170>)
 8001624:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001628:	6013      	str	r3, [r2, #0]
		//TX
		pinmode(GPIOB, pin10,GPIO_MODE_OUTPUT_AF_push_pull_Speed10);
 800162a:	2209      	movs	r2, #9
 800162c:	210a      	movs	r1, #10
 800162e:	482e      	ldr	r0, [pc, #184]	; (80016e8 <USART_INIT+0x180>)
 8001630:	f7fe ff0e 	bl	8000450 <pinmode>
		//RX
		pinmode(GPIOB, pin11,GPIO_MODE_INTPUT_AF);
 8001634:	2204      	movs	r2, #4
 8001636:	210b      	movs	r1, #11
 8001638:	482b      	ldr	r0, [pc, #172]	; (80016e8 <USART_INIT+0x180>)
 800163a:	f7fe ff09 	bl	8000450 <pinmode>
		arr[2]=USART3;
 800163e:	4b28      	ldr	r3, [pc, #160]	; (80016e0 <USART_INIT+0x178>)
 8001640:	4a2a      	ldr	r2, [pc, #168]	; (80016ec <USART_INIT+0x184>)
 8001642:	609a      	str	r2, [r3, #8]
	//	When this bit is cleared the USART prescalers and outputs are stopped and the end of the
	//	current
	//	byte transfer in order to reduce power consumption. This bit is set and cleared by software.
	//	0: USART prescaler and outputs disabled
	//	1: USART enabled
	USARTx->USART_CR1 |=(1<<13);
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	68db      	ldr	r3, [r3, #12]
 8001648:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	60da      	str	r2, [r3, #12]
	//STEP 2
	//	Bit 12 M: Word length
	//	This bit determines the word length. It is set or cleared by software.
	//	0: 1 Start bit, 8 Data bits, n Stop bit
	//	1: 1 Start bit, 9 Data bits, n Stop bit
	USARTx->USART_CR1 |=word_length;
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	68da      	ldr	r2, [r3, #12]
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	431a      	orrs	r2, r3
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	60da      	str	r2, [r3, #12]
	//	These bits are used for programming the stop bits.
	//	00: 1 Stop bit
	//	01: 0.5 Stop bit
	//	10: 2 Stop bits
	//	11: 1.5 Stop bit
	USARTx->USART_CR2 |=stop_bits;
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	691a      	ldr	r2, [r3, #16]
 8001660:	683b      	ldr	r3, [r7, #0]
 8001662:	431a      	orrs	r2, r3
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	611a      	str	r2, [r3, #16]
	//	2: When TE is set there is a 1 bit-time delay before the transmission starts.
	//	Bit 2 RE: Receiver enable
	//	This bit enables the receiver. It is set and cleared by software.
	//	0: Receiver is disabled
	//	1: Receiver is enabled and begins searching for a start bit
	USARTx->USART_CR1 |=mode;
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	68da      	ldr	r2, [r3, #12]
 800166c:	68bb      	ldr	r3, [r7, #8]
 800166e:	431a      	orrs	r2, r3
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	60da      	str	r2, [r3, #12]
	//	Bit 9 PS: Parity selection
	//	This bit selects the odd or even parity when the parity generation/detection is enabled (PCE
	//	bit set). It is set and cleared by software. The parity will be selected after the current byte.
	//	0: Even parity
	//	1: Odd parity
	USARTx->USART_CR1 |=parity;
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	68da      	ldr	r2, [r3, #12]
 8001678:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800167a:	431a      	orrs	r2, r3
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	60da      	str	r2, [r3, #12]
	//	Bits 15:4 DIV_Mantissa[11:0]: mantissa of USARTDIV
	//	These 12 bits define the mantissa of the USART Divider (USARTDIV)
	//	Bits 3:0 DIV_Fraction[3:0]: fraction of USARTDIV
	//	These 4 bits define the fraction of the USART Divider (USARTDIV)

	uint16_t DIV_Mantissa =CLCK /(baud_rate*16);
 8001680:	6a3b      	ldr	r3, [r7, #32]
 8001682:	011b      	lsls	r3, r3, #4
 8001684:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001686:	fbb2 f3f3 	udiv	r3, r2, r3
 800168a:	82fb      	strh	r3, [r7, #22]
	uint16_t DIV_Fraction =(((CLCK /((baud_rate*16)/100)) - DIV_Mantissa*100)*16)/100;
 800168c:	6a3b      	ldr	r3, [r7, #32]
 800168e:	011b      	lsls	r3, r3, #4
 8001690:	4a17      	ldr	r2, [pc, #92]	; (80016f0 <USART_INIT+0x188>)
 8001692:	fba2 2303 	umull	r2, r3, r2, r3
 8001696:	095b      	lsrs	r3, r3, #5
 8001698:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800169a:	fbb2 f3f3 	udiv	r3, r2, r3
 800169e:	8afa      	ldrh	r2, [r7, #22]
 80016a0:	2164      	movs	r1, #100	; 0x64
 80016a2:	fb01 f202 	mul.w	r2, r1, r2
 80016a6:	1a9b      	subs	r3, r3, r2
 80016a8:	011b      	lsls	r3, r3, #4
 80016aa:	4a11      	ldr	r2, [pc, #68]	; (80016f0 <USART_INIT+0x188>)
 80016ac:	fba2 2303 	umull	r2, r3, r2, r3
 80016b0:	095b      	lsrs	r3, r3, #5
 80016b2:	82bb      	strh	r3, [r7, #20]
	USARTx->USART_BRR =( (DIV_Mantissa<<4) | ((DIV_Fraction)& 0xf) );
 80016b4:	8afb      	ldrh	r3, [r7, #22]
 80016b6:	011a      	lsls	r2, r3, #4
 80016b8:	8abb      	ldrh	r3, [r7, #20]
 80016ba:	f003 030f 	and.w	r3, r3, #15
 80016be:	4313      	orrs	r3, r2
 80016c0:	461a      	mov	r2, r3
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	609a      	str	r2, [r3, #8]


}
 80016c6:	bf00      	nop
 80016c8:	3718      	adds	r7, #24
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	40013800 	.word	0x40013800
 80016d4:	40021000 	.word	0x40021000
 80016d8:	e000e104 	.word	0xe000e104
 80016dc:	40010800 	.word	0x40010800
 80016e0:	200000f0 	.word	0x200000f0
 80016e4:	40004400 	.word	0x40004400
 80016e8:	40010c00 	.word	0x40010c00
 80016ec:	40004800 	.word	0x40004800
 80016f0:	51eb851f 	.word	0x51eb851f

080016f4 <USART_SEND>:
void USART_SEND(USART_typeDef* USARTx,uint16_t* data){
 80016f4:	b480      	push	{r7}
 80016f6:	b083      	sub	sp, #12
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
 80016fc:	6039      	str	r1, [r7, #0]

	if(((USARTx->USART_CR1>>12)&1)==1){
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	68db      	ldr	r3, [r3, #12]
 8001702:	0b1b      	lsrs	r3, r3, #12
 8001704:	f003 0301 	and.w	r3, r3, #1
 8001708:	2b01      	cmp	r3, #1
 800170a:	d106      	bne.n	800171a <USART_SEND+0x26>
		//	Bit 12 M: Word length
		//	1: 1 Start bit, 9 Data bits, n Stop bit
		USARTx->USART_DR=((*data)&(uint16_t)0x01ff);
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	881b      	ldrh	r3, [r3, #0]
 8001710:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	605a      	str	r2, [r3, #4]
		//	0: 1 Start bit, 8 Data bits, n Stop bit
		USARTx->USART_DR=((*data)&(uint16_t)0xff);
	}


}
 8001718:	e004      	b.n	8001724 <USART_SEND+0x30>
		USARTx->USART_DR=((*data)&(uint16_t)0xff);
 800171a:	683b      	ldr	r3, [r7, #0]
 800171c:	881b      	ldrh	r3, [r3, #0]
 800171e:	b2da      	uxtb	r2, r3
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	605a      	str	r2, [r3, #4]
}
 8001724:	bf00      	nop
 8001726:	370c      	adds	r7, #12
 8001728:	46bd      	mov	sp, r7
 800172a:	bc80      	pop	{r7}
 800172c:	4770      	bx	lr
	...

08001730 <USART_SEND_STRING>:
		*data=arr_data_RES[2];
	}

}

void USART_SEND_STRING(USART_typeDef* USARTx,char* data){
 8001730:	b480      	push	{r7}
 8001732:	b083      	sub	sp, #12
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
 8001738:	6039      	str	r1, [r7, #0]

	if(USARTx==USART1){
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	4a13      	ldr	r2, [pc, #76]	; (800178c <USART_SEND_STRING+0x5c>)
 800173e:	4293      	cmp	r3, r2
 8001740:	d105      	bne.n	800174e <USART_SEND_STRING+0x1e>
		arr_data[0]=data;
 8001742:	4a13      	ldr	r2, [pc, #76]	; (8001790 <USART_SEND_STRING+0x60>)
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	6013      	str	r3, [r2, #0]
		arr[0]=USART1;
 8001748:	4b12      	ldr	r3, [pc, #72]	; (8001794 <USART_SEND_STRING+0x64>)
 800174a:	4a10      	ldr	r2, [pc, #64]	; (800178c <USART_SEND_STRING+0x5c>)
 800174c:	601a      	str	r2, [r3, #0]
	}
	if(USARTx==USART2){
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	4a11      	ldr	r2, [pc, #68]	; (8001798 <USART_SEND_STRING+0x68>)
 8001752:	4293      	cmp	r3, r2
 8001754:	d105      	bne.n	8001762 <USART_SEND_STRING+0x32>
		arr_data[1]=data;
 8001756:	4a0e      	ldr	r2, [pc, #56]	; (8001790 <USART_SEND_STRING+0x60>)
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	6053      	str	r3, [r2, #4]
		arr[1]=USART2;
 800175c:	4b0d      	ldr	r3, [pc, #52]	; (8001794 <USART_SEND_STRING+0x64>)
 800175e:	4a0e      	ldr	r2, [pc, #56]	; (8001798 <USART_SEND_STRING+0x68>)
 8001760:	605a      	str	r2, [r3, #4]
	}
	if(USARTx==USART3){
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	4a0d      	ldr	r2, [pc, #52]	; (800179c <USART_SEND_STRING+0x6c>)
 8001766:	4293      	cmp	r3, r2
 8001768:	d105      	bne.n	8001776 <USART_SEND_STRING+0x46>
		arr_data[2]=data;
 800176a:	4a09      	ldr	r2, [pc, #36]	; (8001790 <USART_SEND_STRING+0x60>)
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	6093      	str	r3, [r2, #8]
		arr[2]=USART3;
 8001770:	4b08      	ldr	r3, [pc, #32]	; (8001794 <USART_SEND_STRING+0x64>)
 8001772:	4a0a      	ldr	r2, [pc, #40]	; (800179c <USART_SEND_STRING+0x6c>)
 8001774:	609a      	str	r2, [r3, #8]
	}
	//Bit 7 TXEIE: TXE interrupt enable
	//This bit is set and cleared by software.
	//0: Interrupt is inhibited
	//1: A USART interrupt is generated whenever TXE=1 in the USART_SR register
	USARTx->USART_CR1 |=Transmit_data_register_empty;//open flage of interrupt
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	68db      	ldr	r3, [r3, #12]
 800177a:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	60da      	str	r2, [r3, #12]
}
 8001782:	bf00      	nop
 8001784:	370c      	adds	r7, #12
 8001786:	46bd      	mov	sp, r7
 8001788:	bc80      	pop	{r7}
 800178a:	4770      	bx	lr
 800178c:	40013800 	.word	0x40013800
 8001790:	20000104 	.word	0x20000104
 8001794:	200000f0 	.word	0x200000f0
 8001798:	40004400 	.word	0x40004400
 800179c:	40004800 	.word	0x40004800

080017a0 <USART1_IRQHandler>:
	//This bit is set and cleared by software.
	//0: Interrupt is inhibited
	//1: A USART interrupt is generated whenever ORE=1 or RXNE=1 in the USART_SR register
	USARTx->USART_CR1 &=~Received_data_ready_to_be_read;
}
void USART1_IRQHandler(){
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b082      	sub	sp, #8
 80017a4:	af00      	add	r7, sp, #0
	pinwrite(GPIOB, pin1,HIGH);
 80017a6:	2201      	movs	r2, #1
 80017a8:	2101      	movs	r1, #1
 80017aa:	485a      	ldr	r0, [pc, #360]	; (8001914 <USART1_IRQHandler+0x174>)
 80017ac:	f7fe ff0f 	bl	80005ce <pinwrite>
	//arr[0]->USART_SR &=~(1<<6);
	if(  (( (arr[0]->USART_SR>>7) & 1) ==1)&&(((arr[0]->USART_CR1 >>7)&1)==1) ){   //Transmit data register empty
 80017b0:	4b59      	ldr	r3, [pc, #356]	; (8001918 <USART1_IRQHandler+0x178>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	09db      	lsrs	r3, r3, #7
 80017b8:	f003 0301 	and.w	r3, r3, #1
 80017bc:	2b01      	cmp	r3, #1
 80017be:	d122      	bne.n	8001806 <USART1_IRQHandler+0x66>
 80017c0:	4b55      	ldr	r3, [pc, #340]	; (8001918 <USART1_IRQHandler+0x178>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	68db      	ldr	r3, [r3, #12]
 80017c6:	09db      	lsrs	r3, r3, #7
 80017c8:	f003 0301 	and.w	r3, r3, #1
 80017cc:	2b01      	cmp	r3, #1
 80017ce:	d11a      	bne.n	8001806 <USART1_IRQHandler+0x66>

		if((*arr_data[0])!=0){
 80017d0:	4b52      	ldr	r3, [pc, #328]	; (800191c <USART1_IRQHandler+0x17c>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	781b      	ldrb	r3, [r3, #0]
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d00d      	beq.n	80017f6 <USART1_IRQHandler+0x56>
			USART_SEND(arr[0],arr_data[0]);
 80017da:	4b4f      	ldr	r3, [pc, #316]	; (8001918 <USART1_IRQHandler+0x178>)
 80017dc:	681a      	ldr	r2, [r3, #0]
 80017de:	4b4f      	ldr	r3, [pc, #316]	; (800191c <USART1_IRQHandler+0x17c>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	4619      	mov	r1, r3
 80017e4:	4610      	mov	r0, r2
 80017e6:	f7ff ff85 	bl	80016f4 <USART_SEND>
			++arr_data[0];
 80017ea:	4b4c      	ldr	r3, [pc, #304]	; (800191c <USART1_IRQHandler+0x17c>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	3301      	adds	r3, #1
 80017f0:	4a4a      	ldr	r2, [pc, #296]	; (800191c <USART1_IRQHandler+0x17c>)
 80017f2:	6013      	str	r3, [r2, #0]
 80017f4:	e007      	b.n	8001806 <USART1_IRQHandler+0x66>
		else {
			//Bit 7 TXEIE: TXE interrupt enable
			//This bit is set and cleared by software.
			//0: Interrupt is inhibited
			//1: A USART interrupt is generated whenever TXE=1 in the USART_SR register
			arr[0]->USART_CR1 &=~Transmit_data_register_empty;
 80017f6:	4b48      	ldr	r3, [pc, #288]	; (8001918 <USART1_IRQHandler+0x178>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	68da      	ldr	r2, [r3, #12]
 80017fc:	4b46      	ldr	r3, [pc, #280]	; (8001918 <USART1_IRQHandler+0x178>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001804:	60da      	str	r2, [r3, #12]

	}

	//===========================================================================

	if(  (( (arr[0]->USART_SR>>5) & 1) ==1)&&(( (arr[0]->USART_CR1 >>5) &1)==1) ){
 8001806:	4b44      	ldr	r3, [pc, #272]	; (8001918 <USART1_IRQHandler+0x178>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	095b      	lsrs	r3, r3, #5
 800180e:	f003 0301 	and.w	r3, r3, #1
 8001812:	2b01      	cmp	r3, #1
 8001814:	d166      	bne.n	80018e4 <USART1_IRQHandler+0x144>
 8001816:	4b40      	ldr	r3, [pc, #256]	; (8001918 <USART1_IRQHandler+0x178>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	68db      	ldr	r3, [r3, #12]
 800181c:	095b      	lsrs	r3, r3, #5
 800181e:	f003 0301 	and.w	r3, r3, #1
 8001822:	2b01      	cmp	r3, #1
 8001824:	d15e      	bne.n	80018e4 <USART1_IRQHandler+0x144>



		//	Bit 12 M: Word length
		//	This bit determines the word length. It is set or cleared by software.
		if(((arr[0]->USART_CR1>>12)&1) ==1){
 8001826:	4b3c      	ldr	r3, [pc, #240]	; (8001918 <USART1_IRQHandler+0x178>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	68db      	ldr	r3, [r3, #12]
 800182c:	0b1b      	lsrs	r3, r3, #12
 800182e:	f003 0301 	and.w	r3, r3, #1
 8001832:	2b01      	cmp	r3, #1
 8001834:	d117      	bne.n	8001866 <USART1_IRQHandler+0xc6>
			//	1: 1 Start bit, 9 Data bits, n Stop bit

			if(((arr[0]->USART_CR1>>10)&1) ==1){
 8001836:	4b38      	ldr	r3, [pc, #224]	; (8001918 <USART1_IRQHandler+0x178>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	68db      	ldr	r3, [r3, #12]
 800183c:	0a9b      	lsrs	r3, r3, #10
 800183e:	f003 0301 	and.w	r3, r3, #1
 8001842:	2b01      	cmp	r3, #1
 8001844:	d108      	bne.n	8001858 <USART1_IRQHandler+0xb8>
				//Bit 10 PCE: Parity control enable
				// 1: Parity control enabled
				arr_data_RES[0] =(arr[0]->USART_DR & (uint16_t)0xff);
 8001846:	4b34      	ldr	r3, [pc, #208]	; (8001918 <USART1_IRQHandler+0x178>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	b29b      	uxth	r3, r3
 800184e:	b2db      	uxtb	r3, r3
 8001850:	b29a      	uxth	r2, r3
 8001852:	4b33      	ldr	r3, [pc, #204]	; (8001920 <USART1_IRQHandler+0x180>)
 8001854:	801a      	strh	r2, [r3, #0]
 8001856:	e020      	b.n	800189a <USART1_IRQHandler+0xfa>
			}
			else{
				//0: Parity control disabled
				arr_data_RES[0]=arr[0]->USART_DR;
 8001858:	4b2f      	ldr	r3, [pc, #188]	; (8001918 <USART1_IRQHandler+0x178>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	685b      	ldr	r3, [r3, #4]
 800185e:	b29a      	uxth	r2, r3
 8001860:	4b2f      	ldr	r3, [pc, #188]	; (8001920 <USART1_IRQHandler+0x180>)
 8001862:	801a      	strh	r2, [r3, #0]
 8001864:	e019      	b.n	800189a <USART1_IRQHandler+0xfa>
			}
		}
		else{
			//	0: 1 Start bit, 8 Data bits, n Stop bit

			if(((arr[0]->USART_CR1>>10)&1) ==1){
 8001866:	4b2c      	ldr	r3, [pc, #176]	; (8001918 <USART1_IRQHandler+0x178>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	68db      	ldr	r3, [r3, #12]
 800186c:	0a9b      	lsrs	r3, r3, #10
 800186e:	f003 0301 	and.w	r3, r3, #1
 8001872:	2b01      	cmp	r3, #1
 8001874:	d109      	bne.n	800188a <USART1_IRQHandler+0xea>
				//Bit 10 PCE: Parity control enable
				// 1: Parity control enabled
				arr_data_RES[0] =(arr[0]->USART_DR & (uint16_t)0x7f);
 8001876:	4b28      	ldr	r3, [pc, #160]	; (8001918 <USART1_IRQHandler+0x178>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	685b      	ldr	r3, [r3, #4]
 800187c:	b29b      	uxth	r3, r3
 800187e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001882:	b29a      	uxth	r2, r3
 8001884:	4b26      	ldr	r3, [pc, #152]	; (8001920 <USART1_IRQHandler+0x180>)
 8001886:	801a      	strh	r2, [r3, #0]
 8001888:	e007      	b.n	800189a <USART1_IRQHandler+0xfa>
			}
			else{
				//0: Parity control disabled
				arr_data_RES[0] =(arr[0]->USART_DR & (uint16_t)0xff);
 800188a:	4b23      	ldr	r3, [pc, #140]	; (8001918 <USART1_IRQHandler+0x178>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	685b      	ldr	r3, [r3, #4]
 8001890:	b29b      	uxth	r3, r3
 8001892:	b2db      	uxtb	r3, r3
 8001894:	b29a      	uxth	r2, r3
 8001896:	4b22      	ldr	r3, [pc, #136]	; (8001920 <USART1_IRQHandler+0x180>)
 8001898:	801a      	strh	r2, [r3, #0]
			}
		}
		//pinwrite(GPIOB, pin1,HIGH);

		GP_reseve_Callback[0]();
 800189a:	4b22      	ldr	r3, [pc, #136]	; (8001924 <USART1_IRQHandler+0x184>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	4798      	blx	r3

		for(long i=0;i<(20000);i++);
 80018a0:	2300      	movs	r3, #0
 80018a2:	607b      	str	r3, [r7, #4]
 80018a4:	e002      	b.n	80018ac <USART1_IRQHandler+0x10c>
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	3301      	adds	r3, #1
 80018aa:	607b      	str	r3, [r7, #4]
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	f644 621f 	movw	r2, #19999	; 0x4e1f
 80018b2:	4293      	cmp	r3, r2
 80018b4:	ddf7      	ble.n	80018a6 <USART1_IRQHandler+0x106>
		//pinwrite(GPIOB, pin1,LOW);
		arr[0]->USART_SR &=~(1<<5);//clear
 80018b6:	4b18      	ldr	r3, [pc, #96]	; (8001918 <USART1_IRQHandler+0x178>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	681a      	ldr	r2, [r3, #0]
 80018bc:	4b16      	ldr	r3, [pc, #88]	; (8001918 <USART1_IRQHandler+0x178>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	f022 0220 	bic.w	r2, r2, #32
 80018c4:	601a      	str	r2, [r3, #0]
		//arr[0]->USART_CR1 &=~Received_data_ready_to_be_read;
		if(((arr[0]->USART_SR>>3)&1)|1){
 80018c6:	4b14      	ldr	r3, [pc, #80]	; (8001918 <USART1_IRQHandler+0x178>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	681b      	ldr	r3, [r3, #0]
			volatile uint16_t d=USART1->USART_DR;
 80018cc:	4b16      	ldr	r3, [pc, #88]	; (8001928 <USART1_IRQHandler+0x188>)
 80018ce:	685b      	ldr	r3, [r3, #4]
 80018d0:	b29b      	uxth	r3, r3
 80018d2:	807b      	strh	r3, [r7, #2]
			arr[0]->USART_SR &=~(1<<5);
 80018d4:	4b10      	ldr	r3, [pc, #64]	; (8001918 <USART1_IRQHandler+0x178>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	681a      	ldr	r2, [r3, #0]
 80018da:	4b0f      	ldr	r3, [pc, #60]	; (8001918 <USART1_IRQHandler+0x178>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	f022 0220 	bic.w	r2, r2, #32
 80018e2:	601a      	str	r2, [r3, #0]
		}
	}
	if(((arr[0]->USART_SR>>3)&1)|1){
 80018e4:	4b0c      	ldr	r3, [pc, #48]	; (8001918 <USART1_IRQHandler+0x178>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	681b      	ldr	r3, [r3, #0]
		volatile uint16_t w =USART1->USART_DR;
 80018ea:	4b0f      	ldr	r3, [pc, #60]	; (8001928 <USART1_IRQHandler+0x188>)
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	b29b      	uxth	r3, r3
 80018f0:	803b      	strh	r3, [r7, #0]
		arr[0]->USART_SR &=~(1<<5);
 80018f2:	4b09      	ldr	r3, [pc, #36]	; (8001918 <USART1_IRQHandler+0x178>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	681a      	ldr	r2, [r3, #0]
 80018f8:	4b07      	ldr	r3, [pc, #28]	; (8001918 <USART1_IRQHandler+0x178>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f022 0220 	bic.w	r2, r2, #32
 8001900:	601a      	str	r2, [r3, #0]
	}
	//_delay_ms(500);
	pinwrite(GPIOB, pin1,LOW);
 8001902:	2200      	movs	r2, #0
 8001904:	2101      	movs	r1, #1
 8001906:	4803      	ldr	r0, [pc, #12]	; (8001914 <USART1_IRQHandler+0x174>)
 8001908:	f7fe fe61 	bl	80005ce <pinwrite>
}
 800190c:	bf00      	nop
 800190e:	3708      	adds	r7, #8
 8001910:	46bd      	mov	sp, r7
 8001912:	bd80      	pop	{r7, pc}
 8001914:	40010c00 	.word	0x40010c00
 8001918:	200000f0 	.word	0x200000f0
 800191c:	20000104 	.word	0x20000104
 8001920:	200000fc 	.word	0x200000fc
 8001924:	20000110 	.word	0x20000110
 8001928:	40013800 	.word	0x40013800

0800192c <USART2_IRQHandler>:
void USART2_IRQHandler(){
 800192c:	b580      	push	{r7, lr}
 800192e:	b082      	sub	sp, #8
 8001930:	af00      	add	r7, sp, #0
	//pinwrite(GPIOB, pin1,HIGH);
	//arr[0]->USART_SR &=~(1<<6);
	if(  (( (arr[1]->USART_SR>>7) & 1) ==1)&&(((arr[1]->USART_CR1 >>7)&1)==1) ){   //Transmit data register empty
 8001932:	4b56      	ldr	r3, [pc, #344]	; (8001a8c <USART2_IRQHandler+0x160>)
 8001934:	685b      	ldr	r3, [r3, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	09db      	lsrs	r3, r3, #7
 800193a:	f003 0301 	and.w	r3, r3, #1
 800193e:	2b01      	cmp	r3, #1
 8001940:	d122      	bne.n	8001988 <USART2_IRQHandler+0x5c>
 8001942:	4b52      	ldr	r3, [pc, #328]	; (8001a8c <USART2_IRQHandler+0x160>)
 8001944:	685b      	ldr	r3, [r3, #4]
 8001946:	68db      	ldr	r3, [r3, #12]
 8001948:	09db      	lsrs	r3, r3, #7
 800194a:	f003 0301 	and.w	r3, r3, #1
 800194e:	2b01      	cmp	r3, #1
 8001950:	d11a      	bne.n	8001988 <USART2_IRQHandler+0x5c>

		if((*arr_data[1])!=0){
 8001952:	4b4f      	ldr	r3, [pc, #316]	; (8001a90 <USART2_IRQHandler+0x164>)
 8001954:	685b      	ldr	r3, [r3, #4]
 8001956:	781b      	ldrb	r3, [r3, #0]
 8001958:	2b00      	cmp	r3, #0
 800195a:	d00d      	beq.n	8001978 <USART2_IRQHandler+0x4c>
			USART_SEND(arr[1],arr_data[1]);
 800195c:	4b4b      	ldr	r3, [pc, #300]	; (8001a8c <USART2_IRQHandler+0x160>)
 800195e:	685a      	ldr	r2, [r3, #4]
 8001960:	4b4b      	ldr	r3, [pc, #300]	; (8001a90 <USART2_IRQHandler+0x164>)
 8001962:	685b      	ldr	r3, [r3, #4]
 8001964:	4619      	mov	r1, r3
 8001966:	4610      	mov	r0, r2
 8001968:	f7ff fec4 	bl	80016f4 <USART_SEND>
			++arr_data[1];
 800196c:	4b48      	ldr	r3, [pc, #288]	; (8001a90 <USART2_IRQHandler+0x164>)
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	3301      	adds	r3, #1
 8001972:	4a47      	ldr	r2, [pc, #284]	; (8001a90 <USART2_IRQHandler+0x164>)
 8001974:	6053      	str	r3, [r2, #4]
 8001976:	e007      	b.n	8001988 <USART2_IRQHandler+0x5c>
		else {
			//Bit 7 TXEIE: TXE interrupt enable
			//This bit is set and cleared by software.
			//0: Interrupt is inhibited
			//1: A USART interrupt is generated whenever TXE=1 in the USART_SR register
			arr[1]->USART_CR1 &=~Transmit_data_register_empty;
 8001978:	4b44      	ldr	r3, [pc, #272]	; (8001a8c <USART2_IRQHandler+0x160>)
 800197a:	685b      	ldr	r3, [r3, #4]
 800197c:	68da      	ldr	r2, [r3, #12]
 800197e:	4b43      	ldr	r3, [pc, #268]	; (8001a8c <USART2_IRQHandler+0x160>)
 8001980:	685b      	ldr	r3, [r3, #4]
 8001982:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001986:	60da      	str	r2, [r3, #12]

	}

	//===========================================================================

	if(  (( (arr[1]->USART_SR>>5) & 1) ==1)&&(( (arr[1]->USART_CR1 >>5) &1)==1) ){
 8001988:	4b40      	ldr	r3, [pc, #256]	; (8001a8c <USART2_IRQHandler+0x160>)
 800198a:	685b      	ldr	r3, [r3, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	095b      	lsrs	r3, r3, #5
 8001990:	f003 0301 	and.w	r3, r3, #1
 8001994:	2b01      	cmp	r3, #1
 8001996:	d166      	bne.n	8001a66 <USART2_IRQHandler+0x13a>
 8001998:	4b3c      	ldr	r3, [pc, #240]	; (8001a8c <USART2_IRQHandler+0x160>)
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	68db      	ldr	r3, [r3, #12]
 800199e:	095b      	lsrs	r3, r3, #5
 80019a0:	f003 0301 	and.w	r3, r3, #1
 80019a4:	2b01      	cmp	r3, #1
 80019a6:	d15e      	bne.n	8001a66 <USART2_IRQHandler+0x13a>



		//	Bit 12 M: Word length
		//	This bit determines the word length. It is set or cleared by software.
		if(((arr[1]->USART_CR1>>12)&1) ==1){
 80019a8:	4b38      	ldr	r3, [pc, #224]	; (8001a8c <USART2_IRQHandler+0x160>)
 80019aa:	685b      	ldr	r3, [r3, #4]
 80019ac:	68db      	ldr	r3, [r3, #12]
 80019ae:	0b1b      	lsrs	r3, r3, #12
 80019b0:	f003 0301 	and.w	r3, r3, #1
 80019b4:	2b01      	cmp	r3, #1
 80019b6:	d117      	bne.n	80019e8 <USART2_IRQHandler+0xbc>
			//	1: 1 Start bit, 9 Data bits, n Stop bit

			if(((arr[1]->USART_CR1>>10)&1) ==1){
 80019b8:	4b34      	ldr	r3, [pc, #208]	; (8001a8c <USART2_IRQHandler+0x160>)
 80019ba:	685b      	ldr	r3, [r3, #4]
 80019bc:	68db      	ldr	r3, [r3, #12]
 80019be:	0a9b      	lsrs	r3, r3, #10
 80019c0:	f003 0301 	and.w	r3, r3, #1
 80019c4:	2b01      	cmp	r3, #1
 80019c6:	d108      	bne.n	80019da <USART2_IRQHandler+0xae>
				//Bit 10 PCE: Parity control enable
				// 1: Parity control enabled
				arr_data_RES[1] =(arr[1]->USART_DR & (uint16_t)0xff);
 80019c8:	4b30      	ldr	r3, [pc, #192]	; (8001a8c <USART2_IRQHandler+0x160>)
 80019ca:	685b      	ldr	r3, [r3, #4]
 80019cc:	685b      	ldr	r3, [r3, #4]
 80019ce:	b29b      	uxth	r3, r3
 80019d0:	b2db      	uxtb	r3, r3
 80019d2:	b29a      	uxth	r2, r3
 80019d4:	4b2f      	ldr	r3, [pc, #188]	; (8001a94 <USART2_IRQHandler+0x168>)
 80019d6:	805a      	strh	r2, [r3, #2]
 80019d8:	e020      	b.n	8001a1c <USART2_IRQHandler+0xf0>
			}
			else{
				//0: Parity control disabled
				arr_data_RES[1]=arr[1]->USART_DR;
 80019da:	4b2c      	ldr	r3, [pc, #176]	; (8001a8c <USART2_IRQHandler+0x160>)
 80019dc:	685b      	ldr	r3, [r3, #4]
 80019de:	685b      	ldr	r3, [r3, #4]
 80019e0:	b29a      	uxth	r2, r3
 80019e2:	4b2c      	ldr	r3, [pc, #176]	; (8001a94 <USART2_IRQHandler+0x168>)
 80019e4:	805a      	strh	r2, [r3, #2]
 80019e6:	e019      	b.n	8001a1c <USART2_IRQHandler+0xf0>
			}
		}
		else{
			//	0: 1 Start bit, 8 Data bits, n Stop bit

			if(((arr[1]->USART_CR1>>10)&1) ==1){
 80019e8:	4b28      	ldr	r3, [pc, #160]	; (8001a8c <USART2_IRQHandler+0x160>)
 80019ea:	685b      	ldr	r3, [r3, #4]
 80019ec:	68db      	ldr	r3, [r3, #12]
 80019ee:	0a9b      	lsrs	r3, r3, #10
 80019f0:	f003 0301 	and.w	r3, r3, #1
 80019f4:	2b01      	cmp	r3, #1
 80019f6:	d109      	bne.n	8001a0c <USART2_IRQHandler+0xe0>
				//Bit 10 PCE: Parity control enable
				// 1: Parity control enabled
				arr_data_RES[1] =(arr[1]->USART_DR & (uint16_t)0x7f);
 80019f8:	4b24      	ldr	r3, [pc, #144]	; (8001a8c <USART2_IRQHandler+0x160>)
 80019fa:	685b      	ldr	r3, [r3, #4]
 80019fc:	685b      	ldr	r3, [r3, #4]
 80019fe:	b29b      	uxth	r3, r3
 8001a00:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001a04:	b29a      	uxth	r2, r3
 8001a06:	4b23      	ldr	r3, [pc, #140]	; (8001a94 <USART2_IRQHandler+0x168>)
 8001a08:	805a      	strh	r2, [r3, #2]
 8001a0a:	e007      	b.n	8001a1c <USART2_IRQHandler+0xf0>
			}
			else{
				//0: Parity control disabled
				arr_data_RES[1] =(arr[1]->USART_DR & (uint16_t)0xff);
 8001a0c:	4b1f      	ldr	r3, [pc, #124]	; (8001a8c <USART2_IRQHandler+0x160>)
 8001a0e:	685b      	ldr	r3, [r3, #4]
 8001a10:	685b      	ldr	r3, [r3, #4]
 8001a12:	b29b      	uxth	r3, r3
 8001a14:	b2db      	uxtb	r3, r3
 8001a16:	b29a      	uxth	r2, r3
 8001a18:	4b1e      	ldr	r3, [pc, #120]	; (8001a94 <USART2_IRQHandler+0x168>)
 8001a1a:	805a      	strh	r2, [r3, #2]
			}
		}
		//pinwrite(GPIOB, pin1,HIGH);

		GP_reseve_Callback[1]();
 8001a1c:	4b1e      	ldr	r3, [pc, #120]	; (8001a98 <USART2_IRQHandler+0x16c>)
 8001a1e:	685b      	ldr	r3, [r3, #4]
 8001a20:	4798      	blx	r3
		for(long i=0;i<(20000);i++);
 8001a22:	2300      	movs	r3, #0
 8001a24:	607b      	str	r3, [r7, #4]
 8001a26:	e002      	b.n	8001a2e <USART2_IRQHandler+0x102>
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	3301      	adds	r3, #1
 8001a2c:	607b      	str	r3, [r7, #4]
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8001a34:	4293      	cmp	r3, r2
 8001a36:	ddf7      	ble.n	8001a28 <USART2_IRQHandler+0xfc>
		//pinwrite(GPIOB, pin1,LOW);
		arr[1]->USART_SR &=~(1<<5);//clear
 8001a38:	4b14      	ldr	r3, [pc, #80]	; (8001a8c <USART2_IRQHandler+0x160>)
 8001a3a:	685b      	ldr	r3, [r3, #4]
 8001a3c:	681a      	ldr	r2, [r3, #0]
 8001a3e:	4b13      	ldr	r3, [pc, #76]	; (8001a8c <USART2_IRQHandler+0x160>)
 8001a40:	685b      	ldr	r3, [r3, #4]
 8001a42:	f022 0220 	bic.w	r2, r2, #32
 8001a46:	601a      	str	r2, [r3, #0]
		//arr[1]->USART_CR1 &=~Received_data_ready_to_be_read;
		if(((arr[1]->USART_SR>>3)&1)|1){
 8001a48:	4b10      	ldr	r3, [pc, #64]	; (8001a8c <USART2_IRQHandler+0x160>)
 8001a4a:	685b      	ldr	r3, [r3, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
			volatile uint16_t d =USART2->USART_DR;
 8001a4e:	4b13      	ldr	r3, [pc, #76]	; (8001a9c <USART2_IRQHandler+0x170>)
 8001a50:	685b      	ldr	r3, [r3, #4]
 8001a52:	b29b      	uxth	r3, r3
 8001a54:	807b      	strh	r3, [r7, #2]
			arr[1]->USART_SR &=~(1<<5);
 8001a56:	4b0d      	ldr	r3, [pc, #52]	; (8001a8c <USART2_IRQHandler+0x160>)
 8001a58:	685b      	ldr	r3, [r3, #4]
 8001a5a:	681a      	ldr	r2, [r3, #0]
 8001a5c:	4b0b      	ldr	r3, [pc, #44]	; (8001a8c <USART2_IRQHandler+0x160>)
 8001a5e:	685b      	ldr	r3, [r3, #4]
 8001a60:	f022 0220 	bic.w	r2, r2, #32
 8001a64:	601a      	str	r2, [r3, #0]
		}
	}
	if(((arr[1]->USART_SR>>3)&1)|1){
 8001a66:	4b09      	ldr	r3, [pc, #36]	; (8001a8c <USART2_IRQHandler+0x160>)
 8001a68:	685b      	ldr	r3, [r3, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
		volatile uint16_t w =USART2->USART_DR;
 8001a6c:	4b0b      	ldr	r3, [pc, #44]	; (8001a9c <USART2_IRQHandler+0x170>)
 8001a6e:	685b      	ldr	r3, [r3, #4]
 8001a70:	b29b      	uxth	r3, r3
 8001a72:	803b      	strh	r3, [r7, #0]
		arr[1]->USART_SR &=~(1<<5);
 8001a74:	4b05      	ldr	r3, [pc, #20]	; (8001a8c <USART2_IRQHandler+0x160>)
 8001a76:	685b      	ldr	r3, [r3, #4]
 8001a78:	681a      	ldr	r2, [r3, #0]
 8001a7a:	4b04      	ldr	r3, [pc, #16]	; (8001a8c <USART2_IRQHandler+0x160>)
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	f022 0220 	bic.w	r2, r2, #32
 8001a82:	601a      	str	r2, [r3, #0]
	}
	//	_delay_ms(500);
	//	pinwrite(GPIOB, pin1,LOW);
}
 8001a84:	bf00      	nop
 8001a86:	3708      	adds	r7, #8
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bd80      	pop	{r7, pc}
 8001a8c:	200000f0 	.word	0x200000f0
 8001a90:	20000104 	.word	0x20000104
 8001a94:	200000fc 	.word	0x200000fc
 8001a98:	20000110 	.word	0x20000110
 8001a9c:	40004400 	.word	0x40004400

08001aa0 <USART3_IRQHandler>:
void USART3_IRQHandler(){
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b082      	sub	sp, #8
 8001aa4:	af00      	add	r7, sp, #0
	//pinwrite(GPIOB, pin1,HIGH);
	//arr[2]->USART_SR &=~(1<<6);
	if(  (( (arr[2]->USART_SR>>7) & 1) ==1)&&(((arr[2]->USART_CR1 >>7)&1)==1) ){   //Transmit data register empty
 8001aa6:	4b56      	ldr	r3, [pc, #344]	; (8001c00 <USART3_IRQHandler+0x160>)
 8001aa8:	689b      	ldr	r3, [r3, #8]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	09db      	lsrs	r3, r3, #7
 8001aae:	f003 0301 	and.w	r3, r3, #1
 8001ab2:	2b01      	cmp	r3, #1
 8001ab4:	d122      	bne.n	8001afc <USART3_IRQHandler+0x5c>
 8001ab6:	4b52      	ldr	r3, [pc, #328]	; (8001c00 <USART3_IRQHandler+0x160>)
 8001ab8:	689b      	ldr	r3, [r3, #8]
 8001aba:	68db      	ldr	r3, [r3, #12]
 8001abc:	09db      	lsrs	r3, r3, #7
 8001abe:	f003 0301 	and.w	r3, r3, #1
 8001ac2:	2b01      	cmp	r3, #1
 8001ac4:	d11a      	bne.n	8001afc <USART3_IRQHandler+0x5c>

		if((*arr_data[2])!=0){
 8001ac6:	4b4f      	ldr	r3, [pc, #316]	; (8001c04 <USART3_IRQHandler+0x164>)
 8001ac8:	689b      	ldr	r3, [r3, #8]
 8001aca:	781b      	ldrb	r3, [r3, #0]
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d00d      	beq.n	8001aec <USART3_IRQHandler+0x4c>
			USART_SEND(arr[2],arr_data[2]);
 8001ad0:	4b4b      	ldr	r3, [pc, #300]	; (8001c00 <USART3_IRQHandler+0x160>)
 8001ad2:	689a      	ldr	r2, [r3, #8]
 8001ad4:	4b4b      	ldr	r3, [pc, #300]	; (8001c04 <USART3_IRQHandler+0x164>)
 8001ad6:	689b      	ldr	r3, [r3, #8]
 8001ad8:	4619      	mov	r1, r3
 8001ada:	4610      	mov	r0, r2
 8001adc:	f7ff fe0a 	bl	80016f4 <USART_SEND>
			++arr_data[2];
 8001ae0:	4b48      	ldr	r3, [pc, #288]	; (8001c04 <USART3_IRQHandler+0x164>)
 8001ae2:	689b      	ldr	r3, [r3, #8]
 8001ae4:	3301      	adds	r3, #1
 8001ae6:	4a47      	ldr	r2, [pc, #284]	; (8001c04 <USART3_IRQHandler+0x164>)
 8001ae8:	6093      	str	r3, [r2, #8]
 8001aea:	e007      	b.n	8001afc <USART3_IRQHandler+0x5c>
		else {
			//Bit 7 TXEIE: TXE interrupt enable
			//This bit is set and cleared by software.
			//0: Interrupt is inhibited
			//1: A USART interrupt is generated whenever TXE=1 in the USART_SR register
			arr[2]->USART_CR1 &=~Transmit_data_register_empty;
 8001aec:	4b44      	ldr	r3, [pc, #272]	; (8001c00 <USART3_IRQHandler+0x160>)
 8001aee:	689b      	ldr	r3, [r3, #8]
 8001af0:	68da      	ldr	r2, [r3, #12]
 8001af2:	4b43      	ldr	r3, [pc, #268]	; (8001c00 <USART3_IRQHandler+0x160>)
 8001af4:	689b      	ldr	r3, [r3, #8]
 8001af6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001afa:	60da      	str	r2, [r3, #12]

	}

	//===========================================================================

	if(  (( (arr[2]->USART_SR>>5) & 1) ==1)&&(( (arr[2]->USART_CR1 >>5) &1)==1) ){
 8001afc:	4b40      	ldr	r3, [pc, #256]	; (8001c00 <USART3_IRQHandler+0x160>)
 8001afe:	689b      	ldr	r3, [r3, #8]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	095b      	lsrs	r3, r3, #5
 8001b04:	f003 0301 	and.w	r3, r3, #1
 8001b08:	2b01      	cmp	r3, #1
 8001b0a:	d166      	bne.n	8001bda <USART3_IRQHandler+0x13a>
 8001b0c:	4b3c      	ldr	r3, [pc, #240]	; (8001c00 <USART3_IRQHandler+0x160>)
 8001b0e:	689b      	ldr	r3, [r3, #8]
 8001b10:	68db      	ldr	r3, [r3, #12]
 8001b12:	095b      	lsrs	r3, r3, #5
 8001b14:	f003 0301 	and.w	r3, r3, #1
 8001b18:	2b01      	cmp	r3, #1
 8001b1a:	d15e      	bne.n	8001bda <USART3_IRQHandler+0x13a>



		//	Bit 12 M: Word length
		//	This bit determines the word length. It is set or cleared by software.
		if(((arr[2]->USART_CR1>>12)&1) ==1){
 8001b1c:	4b38      	ldr	r3, [pc, #224]	; (8001c00 <USART3_IRQHandler+0x160>)
 8001b1e:	689b      	ldr	r3, [r3, #8]
 8001b20:	68db      	ldr	r3, [r3, #12]
 8001b22:	0b1b      	lsrs	r3, r3, #12
 8001b24:	f003 0301 	and.w	r3, r3, #1
 8001b28:	2b01      	cmp	r3, #1
 8001b2a:	d117      	bne.n	8001b5c <USART3_IRQHandler+0xbc>
			//	1: 1 Start bit, 9 Data bits, n Stop bit

			if(((arr[2]->USART_CR1>>10)&1) ==1){
 8001b2c:	4b34      	ldr	r3, [pc, #208]	; (8001c00 <USART3_IRQHandler+0x160>)
 8001b2e:	689b      	ldr	r3, [r3, #8]
 8001b30:	68db      	ldr	r3, [r3, #12]
 8001b32:	0a9b      	lsrs	r3, r3, #10
 8001b34:	f003 0301 	and.w	r3, r3, #1
 8001b38:	2b01      	cmp	r3, #1
 8001b3a:	d108      	bne.n	8001b4e <USART3_IRQHandler+0xae>
				//Bit 10 PCE: Parity control enable
				// 1: Parity control enabled
				arr_data_RES[2] =(arr[2]->USART_DR & (uint16_t)0xff);
 8001b3c:	4b30      	ldr	r3, [pc, #192]	; (8001c00 <USART3_IRQHandler+0x160>)
 8001b3e:	689b      	ldr	r3, [r3, #8]
 8001b40:	685b      	ldr	r3, [r3, #4]
 8001b42:	b29b      	uxth	r3, r3
 8001b44:	b2db      	uxtb	r3, r3
 8001b46:	b29a      	uxth	r2, r3
 8001b48:	4b2f      	ldr	r3, [pc, #188]	; (8001c08 <USART3_IRQHandler+0x168>)
 8001b4a:	809a      	strh	r2, [r3, #4]
 8001b4c:	e020      	b.n	8001b90 <USART3_IRQHandler+0xf0>
			}
			else{
				//0: Parity control disabled
				arr_data_RES[2]=arr[2]->USART_DR;
 8001b4e:	4b2c      	ldr	r3, [pc, #176]	; (8001c00 <USART3_IRQHandler+0x160>)
 8001b50:	689b      	ldr	r3, [r3, #8]
 8001b52:	685b      	ldr	r3, [r3, #4]
 8001b54:	b29a      	uxth	r2, r3
 8001b56:	4b2c      	ldr	r3, [pc, #176]	; (8001c08 <USART3_IRQHandler+0x168>)
 8001b58:	809a      	strh	r2, [r3, #4]
 8001b5a:	e019      	b.n	8001b90 <USART3_IRQHandler+0xf0>
			}
		}
		else{
			//	0: 1 Start bit, 8 Data bits, n Stop bit

			if(((arr[2]->USART_CR1>>10)&1) ==1){
 8001b5c:	4b28      	ldr	r3, [pc, #160]	; (8001c00 <USART3_IRQHandler+0x160>)
 8001b5e:	689b      	ldr	r3, [r3, #8]
 8001b60:	68db      	ldr	r3, [r3, #12]
 8001b62:	0a9b      	lsrs	r3, r3, #10
 8001b64:	f003 0301 	and.w	r3, r3, #1
 8001b68:	2b01      	cmp	r3, #1
 8001b6a:	d109      	bne.n	8001b80 <USART3_IRQHandler+0xe0>
				//Bit 10 PCE: Parity control enable
				// 1: Parity control enabled
				arr_data_RES[2] =(arr[2]->USART_DR & (uint16_t)0x7f);
 8001b6c:	4b24      	ldr	r3, [pc, #144]	; (8001c00 <USART3_IRQHandler+0x160>)
 8001b6e:	689b      	ldr	r3, [r3, #8]
 8001b70:	685b      	ldr	r3, [r3, #4]
 8001b72:	b29b      	uxth	r3, r3
 8001b74:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001b78:	b29a      	uxth	r2, r3
 8001b7a:	4b23      	ldr	r3, [pc, #140]	; (8001c08 <USART3_IRQHandler+0x168>)
 8001b7c:	809a      	strh	r2, [r3, #4]
 8001b7e:	e007      	b.n	8001b90 <USART3_IRQHandler+0xf0>
			}
			else{
				//0: Parity control disabled
				arr_data_RES[2] =(arr[2]->USART_DR & (uint16_t)0xff);
 8001b80:	4b1f      	ldr	r3, [pc, #124]	; (8001c00 <USART3_IRQHandler+0x160>)
 8001b82:	689b      	ldr	r3, [r3, #8]
 8001b84:	685b      	ldr	r3, [r3, #4]
 8001b86:	b29b      	uxth	r3, r3
 8001b88:	b2db      	uxtb	r3, r3
 8001b8a:	b29a      	uxth	r2, r3
 8001b8c:	4b1e      	ldr	r3, [pc, #120]	; (8001c08 <USART3_IRQHandler+0x168>)
 8001b8e:	809a      	strh	r2, [r3, #4]
			}
		}
		//pinwrite(GPIOB, pin1,HIGH);

		GP_reseve_Callback[2]();
 8001b90:	4b1e      	ldr	r3, [pc, #120]	; (8001c0c <USART3_IRQHandler+0x16c>)
 8001b92:	689b      	ldr	r3, [r3, #8]
 8001b94:	4798      	blx	r3
		for(long i=0;i<(20000);i++);
 8001b96:	2300      	movs	r3, #0
 8001b98:	607b      	str	r3, [r7, #4]
 8001b9a:	e002      	b.n	8001ba2 <USART3_IRQHandler+0x102>
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	3301      	adds	r3, #1
 8001ba0:	607b      	str	r3, [r7, #4]
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8001ba8:	4293      	cmp	r3, r2
 8001baa:	ddf7      	ble.n	8001b9c <USART3_IRQHandler+0xfc>
		//pinwrite(GPIOB, pin1,LOW);
		arr[2]->USART_SR &=~(1<<5);//clear
 8001bac:	4b14      	ldr	r3, [pc, #80]	; (8001c00 <USART3_IRQHandler+0x160>)
 8001bae:	689b      	ldr	r3, [r3, #8]
 8001bb0:	681a      	ldr	r2, [r3, #0]
 8001bb2:	4b13      	ldr	r3, [pc, #76]	; (8001c00 <USART3_IRQHandler+0x160>)
 8001bb4:	689b      	ldr	r3, [r3, #8]
 8001bb6:	f022 0220 	bic.w	r2, r2, #32
 8001bba:	601a      	str	r2, [r3, #0]
		//arr[2]->USART_CR1 &=~Received_data_ready_to_be_read;
		if(((arr[2]->USART_SR>>3)&1)|1){
 8001bbc:	4b10      	ldr	r3, [pc, #64]	; (8001c00 <USART3_IRQHandler+0x160>)
 8001bbe:	689b      	ldr	r3, [r3, #8]
 8001bc0:	681b      	ldr	r3, [r3, #0]
			volatile uint16_t d =USART3->USART_DR;
 8001bc2:	4b13      	ldr	r3, [pc, #76]	; (8001c10 <USART3_IRQHandler+0x170>)
 8001bc4:	685b      	ldr	r3, [r3, #4]
 8001bc6:	b29b      	uxth	r3, r3
 8001bc8:	807b      	strh	r3, [r7, #2]
			arr[2]->USART_SR &=~(1<<5);
 8001bca:	4b0d      	ldr	r3, [pc, #52]	; (8001c00 <USART3_IRQHandler+0x160>)
 8001bcc:	689b      	ldr	r3, [r3, #8]
 8001bce:	681a      	ldr	r2, [r3, #0]
 8001bd0:	4b0b      	ldr	r3, [pc, #44]	; (8001c00 <USART3_IRQHandler+0x160>)
 8001bd2:	689b      	ldr	r3, [r3, #8]
 8001bd4:	f022 0220 	bic.w	r2, r2, #32
 8001bd8:	601a      	str	r2, [r3, #0]
		}
	}
	if(((arr[2]->USART_SR>>3)&1)|1){
 8001bda:	4b09      	ldr	r3, [pc, #36]	; (8001c00 <USART3_IRQHandler+0x160>)
 8001bdc:	689b      	ldr	r3, [r3, #8]
 8001bde:	681b      	ldr	r3, [r3, #0]
		volatile uint16_t w =USART3->USART_DR;
 8001be0:	4b0b      	ldr	r3, [pc, #44]	; (8001c10 <USART3_IRQHandler+0x170>)
 8001be2:	685b      	ldr	r3, [r3, #4]
 8001be4:	b29b      	uxth	r3, r3
 8001be6:	803b      	strh	r3, [r7, #0]
		arr[2]->USART_SR &=~(1<<5);
 8001be8:	4b05      	ldr	r3, [pc, #20]	; (8001c00 <USART3_IRQHandler+0x160>)
 8001bea:	689b      	ldr	r3, [r3, #8]
 8001bec:	681a      	ldr	r2, [r3, #0]
 8001bee:	4b04      	ldr	r3, [pc, #16]	; (8001c00 <USART3_IRQHandler+0x160>)
 8001bf0:	689b      	ldr	r3, [r3, #8]
 8001bf2:	f022 0220 	bic.w	r2, r2, #32
 8001bf6:	601a      	str	r2, [r3, #0]
	}
	//	_delay_ms(500);
	//	pinwrite(GPIOB, pin1,LOW);
}
 8001bf8:	bf00      	nop
 8001bfa:	3708      	adds	r7, #8
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd80      	pop	{r7, pc}
 8001c00:	200000f0 	.word	0x200000f0
 8001c04:	20000104 	.word	0x20000104
 8001c08:	200000fc 	.word	0x200000fc
 8001c0c:	20000110 	.word	0x20000110
 8001c10:	40004800 	.word	0x40004800

08001c14 <__errno>:
 8001c14:	4b01      	ldr	r3, [pc, #4]	; (8001c1c <__errno+0x8>)
 8001c16:	6818      	ldr	r0, [r3, #0]
 8001c18:	4770      	bx	lr
 8001c1a:	bf00      	nop
 8001c1c:	20000008 	.word	0x20000008

08001c20 <__libc_init_array>:
 8001c20:	b570      	push	{r4, r5, r6, lr}
 8001c22:	2500      	movs	r5, #0
 8001c24:	4e0c      	ldr	r6, [pc, #48]	; (8001c58 <__libc_init_array+0x38>)
 8001c26:	4c0d      	ldr	r4, [pc, #52]	; (8001c5c <__libc_init_array+0x3c>)
 8001c28:	1ba4      	subs	r4, r4, r6
 8001c2a:	10a4      	asrs	r4, r4, #2
 8001c2c:	42a5      	cmp	r5, r4
 8001c2e:	d109      	bne.n	8001c44 <__libc_init_array+0x24>
 8001c30:	f000 fc2c 	bl	800248c <_init>
 8001c34:	2500      	movs	r5, #0
 8001c36:	4e0a      	ldr	r6, [pc, #40]	; (8001c60 <__libc_init_array+0x40>)
 8001c38:	4c0a      	ldr	r4, [pc, #40]	; (8001c64 <__libc_init_array+0x44>)
 8001c3a:	1ba4      	subs	r4, r4, r6
 8001c3c:	10a4      	asrs	r4, r4, #2
 8001c3e:	42a5      	cmp	r5, r4
 8001c40:	d105      	bne.n	8001c4e <__libc_init_array+0x2e>
 8001c42:	bd70      	pop	{r4, r5, r6, pc}
 8001c44:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001c48:	4798      	blx	r3
 8001c4a:	3501      	adds	r5, #1
 8001c4c:	e7ee      	b.n	8001c2c <__libc_init_array+0xc>
 8001c4e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001c52:	4798      	blx	r3
 8001c54:	3501      	adds	r5, #1
 8001c56:	e7f2      	b.n	8001c3e <__libc_init_array+0x1e>
 8001c58:	080024fc 	.word	0x080024fc
 8001c5c:	080024fc 	.word	0x080024fc
 8001c60:	080024fc 	.word	0x080024fc
 8001c64:	08002500 	.word	0x08002500

08001c68 <siprintf>:
 8001c68:	b40e      	push	{r1, r2, r3}
 8001c6a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8001c6e:	b500      	push	{lr}
 8001c70:	b09c      	sub	sp, #112	; 0x70
 8001c72:	ab1d      	add	r3, sp, #116	; 0x74
 8001c74:	9002      	str	r0, [sp, #8]
 8001c76:	9006      	str	r0, [sp, #24]
 8001c78:	9107      	str	r1, [sp, #28]
 8001c7a:	9104      	str	r1, [sp, #16]
 8001c7c:	4808      	ldr	r0, [pc, #32]	; (8001ca0 <siprintf+0x38>)
 8001c7e:	4909      	ldr	r1, [pc, #36]	; (8001ca4 <siprintf+0x3c>)
 8001c80:	f853 2b04 	ldr.w	r2, [r3], #4
 8001c84:	9105      	str	r1, [sp, #20]
 8001c86:	6800      	ldr	r0, [r0, #0]
 8001c88:	a902      	add	r1, sp, #8
 8001c8a:	9301      	str	r3, [sp, #4]
 8001c8c:	f000 f8e6 	bl	8001e5c <_svfiprintf_r>
 8001c90:	2200      	movs	r2, #0
 8001c92:	9b02      	ldr	r3, [sp, #8]
 8001c94:	701a      	strb	r2, [r3, #0]
 8001c96:	b01c      	add	sp, #112	; 0x70
 8001c98:	f85d eb04 	ldr.w	lr, [sp], #4
 8001c9c:	b003      	add	sp, #12
 8001c9e:	4770      	bx	lr
 8001ca0:	20000008 	.word	0x20000008
 8001ca4:	ffff0208 	.word	0xffff0208

08001ca8 <_malloc_r>:
 8001ca8:	b570      	push	{r4, r5, r6, lr}
 8001caa:	1ccd      	adds	r5, r1, #3
 8001cac:	f025 0503 	bic.w	r5, r5, #3
 8001cb0:	3508      	adds	r5, #8
 8001cb2:	2d0c      	cmp	r5, #12
 8001cb4:	bf38      	it	cc
 8001cb6:	250c      	movcc	r5, #12
 8001cb8:	2d00      	cmp	r5, #0
 8001cba:	4606      	mov	r6, r0
 8001cbc:	db01      	blt.n	8001cc2 <_malloc_r+0x1a>
 8001cbe:	42a9      	cmp	r1, r5
 8001cc0:	d903      	bls.n	8001cca <_malloc_r+0x22>
 8001cc2:	230c      	movs	r3, #12
 8001cc4:	6033      	str	r3, [r6, #0]
 8001cc6:	2000      	movs	r0, #0
 8001cc8:	bd70      	pop	{r4, r5, r6, pc}
 8001cca:	f000 fb89 	bl	80023e0 <__malloc_lock>
 8001cce:	4a21      	ldr	r2, [pc, #132]	; (8001d54 <_malloc_r+0xac>)
 8001cd0:	6814      	ldr	r4, [r2, #0]
 8001cd2:	4621      	mov	r1, r4
 8001cd4:	b991      	cbnz	r1, 8001cfc <_malloc_r+0x54>
 8001cd6:	4c20      	ldr	r4, [pc, #128]	; (8001d58 <_malloc_r+0xb0>)
 8001cd8:	6823      	ldr	r3, [r4, #0]
 8001cda:	b91b      	cbnz	r3, 8001ce4 <_malloc_r+0x3c>
 8001cdc:	4630      	mov	r0, r6
 8001cde:	f000 fb3d 	bl	800235c <_sbrk_r>
 8001ce2:	6020      	str	r0, [r4, #0]
 8001ce4:	4629      	mov	r1, r5
 8001ce6:	4630      	mov	r0, r6
 8001ce8:	f000 fb38 	bl	800235c <_sbrk_r>
 8001cec:	1c43      	adds	r3, r0, #1
 8001cee:	d124      	bne.n	8001d3a <_malloc_r+0x92>
 8001cf0:	230c      	movs	r3, #12
 8001cf2:	4630      	mov	r0, r6
 8001cf4:	6033      	str	r3, [r6, #0]
 8001cf6:	f000 fb74 	bl	80023e2 <__malloc_unlock>
 8001cfa:	e7e4      	b.n	8001cc6 <_malloc_r+0x1e>
 8001cfc:	680b      	ldr	r3, [r1, #0]
 8001cfe:	1b5b      	subs	r3, r3, r5
 8001d00:	d418      	bmi.n	8001d34 <_malloc_r+0x8c>
 8001d02:	2b0b      	cmp	r3, #11
 8001d04:	d90f      	bls.n	8001d26 <_malloc_r+0x7e>
 8001d06:	600b      	str	r3, [r1, #0]
 8001d08:	18cc      	adds	r4, r1, r3
 8001d0a:	50cd      	str	r5, [r1, r3]
 8001d0c:	4630      	mov	r0, r6
 8001d0e:	f000 fb68 	bl	80023e2 <__malloc_unlock>
 8001d12:	f104 000b 	add.w	r0, r4, #11
 8001d16:	1d23      	adds	r3, r4, #4
 8001d18:	f020 0007 	bic.w	r0, r0, #7
 8001d1c:	1ac3      	subs	r3, r0, r3
 8001d1e:	d0d3      	beq.n	8001cc8 <_malloc_r+0x20>
 8001d20:	425a      	negs	r2, r3
 8001d22:	50e2      	str	r2, [r4, r3]
 8001d24:	e7d0      	b.n	8001cc8 <_malloc_r+0x20>
 8001d26:	684b      	ldr	r3, [r1, #4]
 8001d28:	428c      	cmp	r4, r1
 8001d2a:	bf16      	itet	ne
 8001d2c:	6063      	strne	r3, [r4, #4]
 8001d2e:	6013      	streq	r3, [r2, #0]
 8001d30:	460c      	movne	r4, r1
 8001d32:	e7eb      	b.n	8001d0c <_malloc_r+0x64>
 8001d34:	460c      	mov	r4, r1
 8001d36:	6849      	ldr	r1, [r1, #4]
 8001d38:	e7cc      	b.n	8001cd4 <_malloc_r+0x2c>
 8001d3a:	1cc4      	adds	r4, r0, #3
 8001d3c:	f024 0403 	bic.w	r4, r4, #3
 8001d40:	42a0      	cmp	r0, r4
 8001d42:	d005      	beq.n	8001d50 <_malloc_r+0xa8>
 8001d44:	1a21      	subs	r1, r4, r0
 8001d46:	4630      	mov	r0, r6
 8001d48:	f000 fb08 	bl	800235c <_sbrk_r>
 8001d4c:	3001      	adds	r0, #1
 8001d4e:	d0cf      	beq.n	8001cf0 <_malloc_r+0x48>
 8001d50:	6025      	str	r5, [r4, #0]
 8001d52:	e7db      	b.n	8001d0c <_malloc_r+0x64>
 8001d54:	20000094 	.word	0x20000094
 8001d58:	20000098 	.word	0x20000098

08001d5c <_realloc_r>:
 8001d5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d5e:	4607      	mov	r7, r0
 8001d60:	4614      	mov	r4, r2
 8001d62:	460e      	mov	r6, r1
 8001d64:	b921      	cbnz	r1, 8001d70 <_realloc_r+0x14>
 8001d66:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8001d6a:	4611      	mov	r1, r2
 8001d6c:	f7ff bf9c 	b.w	8001ca8 <_malloc_r>
 8001d70:	b922      	cbnz	r2, 8001d7c <_realloc_r+0x20>
 8001d72:	f000 fb37 	bl	80023e4 <_free_r>
 8001d76:	4625      	mov	r5, r4
 8001d78:	4628      	mov	r0, r5
 8001d7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001d7c:	f000 fb7e 	bl	800247c <_malloc_usable_size_r>
 8001d80:	42a0      	cmp	r0, r4
 8001d82:	d20f      	bcs.n	8001da4 <_realloc_r+0x48>
 8001d84:	4621      	mov	r1, r4
 8001d86:	4638      	mov	r0, r7
 8001d88:	f7ff ff8e 	bl	8001ca8 <_malloc_r>
 8001d8c:	4605      	mov	r5, r0
 8001d8e:	2800      	cmp	r0, #0
 8001d90:	d0f2      	beq.n	8001d78 <_realloc_r+0x1c>
 8001d92:	4631      	mov	r1, r6
 8001d94:	4622      	mov	r2, r4
 8001d96:	f000 faff 	bl	8002398 <memcpy>
 8001d9a:	4631      	mov	r1, r6
 8001d9c:	4638      	mov	r0, r7
 8001d9e:	f000 fb21 	bl	80023e4 <_free_r>
 8001da2:	e7e9      	b.n	8001d78 <_realloc_r+0x1c>
 8001da4:	4635      	mov	r5, r6
 8001da6:	e7e7      	b.n	8001d78 <_realloc_r+0x1c>

08001da8 <__ssputs_r>:
 8001da8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001dac:	688e      	ldr	r6, [r1, #8]
 8001dae:	4682      	mov	sl, r0
 8001db0:	429e      	cmp	r6, r3
 8001db2:	460c      	mov	r4, r1
 8001db4:	4690      	mov	r8, r2
 8001db6:	4699      	mov	r9, r3
 8001db8:	d837      	bhi.n	8001e2a <__ssputs_r+0x82>
 8001dba:	898a      	ldrh	r2, [r1, #12]
 8001dbc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8001dc0:	d031      	beq.n	8001e26 <__ssputs_r+0x7e>
 8001dc2:	2302      	movs	r3, #2
 8001dc4:	6825      	ldr	r5, [r4, #0]
 8001dc6:	6909      	ldr	r1, [r1, #16]
 8001dc8:	1a6f      	subs	r7, r5, r1
 8001dca:	6965      	ldr	r5, [r4, #20]
 8001dcc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001dd0:	fb95 f5f3 	sdiv	r5, r5, r3
 8001dd4:	f109 0301 	add.w	r3, r9, #1
 8001dd8:	443b      	add	r3, r7
 8001dda:	429d      	cmp	r5, r3
 8001ddc:	bf38      	it	cc
 8001dde:	461d      	movcc	r5, r3
 8001de0:	0553      	lsls	r3, r2, #21
 8001de2:	d530      	bpl.n	8001e46 <__ssputs_r+0x9e>
 8001de4:	4629      	mov	r1, r5
 8001de6:	f7ff ff5f 	bl	8001ca8 <_malloc_r>
 8001dea:	4606      	mov	r6, r0
 8001dec:	b950      	cbnz	r0, 8001e04 <__ssputs_r+0x5c>
 8001dee:	230c      	movs	r3, #12
 8001df0:	f04f 30ff 	mov.w	r0, #4294967295
 8001df4:	f8ca 3000 	str.w	r3, [sl]
 8001df8:	89a3      	ldrh	r3, [r4, #12]
 8001dfa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001dfe:	81a3      	strh	r3, [r4, #12]
 8001e00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001e04:	463a      	mov	r2, r7
 8001e06:	6921      	ldr	r1, [r4, #16]
 8001e08:	f000 fac6 	bl	8002398 <memcpy>
 8001e0c:	89a3      	ldrh	r3, [r4, #12]
 8001e0e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8001e12:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001e16:	81a3      	strh	r3, [r4, #12]
 8001e18:	6126      	str	r6, [r4, #16]
 8001e1a:	443e      	add	r6, r7
 8001e1c:	6026      	str	r6, [r4, #0]
 8001e1e:	464e      	mov	r6, r9
 8001e20:	6165      	str	r5, [r4, #20]
 8001e22:	1bed      	subs	r5, r5, r7
 8001e24:	60a5      	str	r5, [r4, #8]
 8001e26:	454e      	cmp	r6, r9
 8001e28:	d900      	bls.n	8001e2c <__ssputs_r+0x84>
 8001e2a:	464e      	mov	r6, r9
 8001e2c:	4632      	mov	r2, r6
 8001e2e:	4641      	mov	r1, r8
 8001e30:	6820      	ldr	r0, [r4, #0]
 8001e32:	f000 fabc 	bl	80023ae <memmove>
 8001e36:	68a3      	ldr	r3, [r4, #8]
 8001e38:	2000      	movs	r0, #0
 8001e3a:	1b9b      	subs	r3, r3, r6
 8001e3c:	60a3      	str	r3, [r4, #8]
 8001e3e:	6823      	ldr	r3, [r4, #0]
 8001e40:	441e      	add	r6, r3
 8001e42:	6026      	str	r6, [r4, #0]
 8001e44:	e7dc      	b.n	8001e00 <__ssputs_r+0x58>
 8001e46:	462a      	mov	r2, r5
 8001e48:	f7ff ff88 	bl	8001d5c <_realloc_r>
 8001e4c:	4606      	mov	r6, r0
 8001e4e:	2800      	cmp	r0, #0
 8001e50:	d1e2      	bne.n	8001e18 <__ssputs_r+0x70>
 8001e52:	6921      	ldr	r1, [r4, #16]
 8001e54:	4650      	mov	r0, sl
 8001e56:	f000 fac5 	bl	80023e4 <_free_r>
 8001e5a:	e7c8      	b.n	8001dee <__ssputs_r+0x46>

08001e5c <_svfiprintf_r>:
 8001e5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001e60:	461d      	mov	r5, r3
 8001e62:	898b      	ldrh	r3, [r1, #12]
 8001e64:	b09d      	sub	sp, #116	; 0x74
 8001e66:	061f      	lsls	r7, r3, #24
 8001e68:	4680      	mov	r8, r0
 8001e6a:	460c      	mov	r4, r1
 8001e6c:	4616      	mov	r6, r2
 8001e6e:	d50f      	bpl.n	8001e90 <_svfiprintf_r+0x34>
 8001e70:	690b      	ldr	r3, [r1, #16]
 8001e72:	b96b      	cbnz	r3, 8001e90 <_svfiprintf_r+0x34>
 8001e74:	2140      	movs	r1, #64	; 0x40
 8001e76:	f7ff ff17 	bl	8001ca8 <_malloc_r>
 8001e7a:	6020      	str	r0, [r4, #0]
 8001e7c:	6120      	str	r0, [r4, #16]
 8001e7e:	b928      	cbnz	r0, 8001e8c <_svfiprintf_r+0x30>
 8001e80:	230c      	movs	r3, #12
 8001e82:	f8c8 3000 	str.w	r3, [r8]
 8001e86:	f04f 30ff 	mov.w	r0, #4294967295
 8001e8a:	e0c8      	b.n	800201e <_svfiprintf_r+0x1c2>
 8001e8c:	2340      	movs	r3, #64	; 0x40
 8001e8e:	6163      	str	r3, [r4, #20]
 8001e90:	2300      	movs	r3, #0
 8001e92:	9309      	str	r3, [sp, #36]	; 0x24
 8001e94:	2320      	movs	r3, #32
 8001e96:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001e9a:	2330      	movs	r3, #48	; 0x30
 8001e9c:	f04f 0b01 	mov.w	fp, #1
 8001ea0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8001ea4:	9503      	str	r5, [sp, #12]
 8001ea6:	4637      	mov	r7, r6
 8001ea8:	463d      	mov	r5, r7
 8001eaa:	f815 3b01 	ldrb.w	r3, [r5], #1
 8001eae:	b10b      	cbz	r3, 8001eb4 <_svfiprintf_r+0x58>
 8001eb0:	2b25      	cmp	r3, #37	; 0x25
 8001eb2:	d13e      	bne.n	8001f32 <_svfiprintf_r+0xd6>
 8001eb4:	ebb7 0a06 	subs.w	sl, r7, r6
 8001eb8:	d00b      	beq.n	8001ed2 <_svfiprintf_r+0x76>
 8001eba:	4653      	mov	r3, sl
 8001ebc:	4632      	mov	r2, r6
 8001ebe:	4621      	mov	r1, r4
 8001ec0:	4640      	mov	r0, r8
 8001ec2:	f7ff ff71 	bl	8001da8 <__ssputs_r>
 8001ec6:	3001      	adds	r0, #1
 8001ec8:	f000 80a4 	beq.w	8002014 <_svfiprintf_r+0x1b8>
 8001ecc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001ece:	4453      	add	r3, sl
 8001ed0:	9309      	str	r3, [sp, #36]	; 0x24
 8001ed2:	783b      	ldrb	r3, [r7, #0]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	f000 809d 	beq.w	8002014 <_svfiprintf_r+0x1b8>
 8001eda:	2300      	movs	r3, #0
 8001edc:	f04f 32ff 	mov.w	r2, #4294967295
 8001ee0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001ee4:	9304      	str	r3, [sp, #16]
 8001ee6:	9307      	str	r3, [sp, #28]
 8001ee8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8001eec:	931a      	str	r3, [sp, #104]	; 0x68
 8001eee:	462f      	mov	r7, r5
 8001ef0:	2205      	movs	r2, #5
 8001ef2:	f817 1b01 	ldrb.w	r1, [r7], #1
 8001ef6:	4850      	ldr	r0, [pc, #320]	; (8002038 <_svfiprintf_r+0x1dc>)
 8001ef8:	f000 fa40 	bl	800237c <memchr>
 8001efc:	9b04      	ldr	r3, [sp, #16]
 8001efe:	b9d0      	cbnz	r0, 8001f36 <_svfiprintf_r+0xda>
 8001f00:	06d9      	lsls	r1, r3, #27
 8001f02:	bf44      	itt	mi
 8001f04:	2220      	movmi	r2, #32
 8001f06:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8001f0a:	071a      	lsls	r2, r3, #28
 8001f0c:	bf44      	itt	mi
 8001f0e:	222b      	movmi	r2, #43	; 0x2b
 8001f10:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8001f14:	782a      	ldrb	r2, [r5, #0]
 8001f16:	2a2a      	cmp	r2, #42	; 0x2a
 8001f18:	d015      	beq.n	8001f46 <_svfiprintf_r+0xea>
 8001f1a:	462f      	mov	r7, r5
 8001f1c:	2000      	movs	r0, #0
 8001f1e:	250a      	movs	r5, #10
 8001f20:	9a07      	ldr	r2, [sp, #28]
 8001f22:	4639      	mov	r1, r7
 8001f24:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001f28:	3b30      	subs	r3, #48	; 0x30
 8001f2a:	2b09      	cmp	r3, #9
 8001f2c:	d94d      	bls.n	8001fca <_svfiprintf_r+0x16e>
 8001f2e:	b1b8      	cbz	r0, 8001f60 <_svfiprintf_r+0x104>
 8001f30:	e00f      	b.n	8001f52 <_svfiprintf_r+0xf6>
 8001f32:	462f      	mov	r7, r5
 8001f34:	e7b8      	b.n	8001ea8 <_svfiprintf_r+0x4c>
 8001f36:	4a40      	ldr	r2, [pc, #256]	; (8002038 <_svfiprintf_r+0x1dc>)
 8001f38:	463d      	mov	r5, r7
 8001f3a:	1a80      	subs	r0, r0, r2
 8001f3c:	fa0b f000 	lsl.w	r0, fp, r0
 8001f40:	4318      	orrs	r0, r3
 8001f42:	9004      	str	r0, [sp, #16]
 8001f44:	e7d3      	b.n	8001eee <_svfiprintf_r+0x92>
 8001f46:	9a03      	ldr	r2, [sp, #12]
 8001f48:	1d11      	adds	r1, r2, #4
 8001f4a:	6812      	ldr	r2, [r2, #0]
 8001f4c:	9103      	str	r1, [sp, #12]
 8001f4e:	2a00      	cmp	r2, #0
 8001f50:	db01      	blt.n	8001f56 <_svfiprintf_r+0xfa>
 8001f52:	9207      	str	r2, [sp, #28]
 8001f54:	e004      	b.n	8001f60 <_svfiprintf_r+0x104>
 8001f56:	4252      	negs	r2, r2
 8001f58:	f043 0302 	orr.w	r3, r3, #2
 8001f5c:	9207      	str	r2, [sp, #28]
 8001f5e:	9304      	str	r3, [sp, #16]
 8001f60:	783b      	ldrb	r3, [r7, #0]
 8001f62:	2b2e      	cmp	r3, #46	; 0x2e
 8001f64:	d10c      	bne.n	8001f80 <_svfiprintf_r+0x124>
 8001f66:	787b      	ldrb	r3, [r7, #1]
 8001f68:	2b2a      	cmp	r3, #42	; 0x2a
 8001f6a:	d133      	bne.n	8001fd4 <_svfiprintf_r+0x178>
 8001f6c:	9b03      	ldr	r3, [sp, #12]
 8001f6e:	3702      	adds	r7, #2
 8001f70:	1d1a      	adds	r2, r3, #4
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	9203      	str	r2, [sp, #12]
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	bfb8      	it	lt
 8001f7a:	f04f 33ff 	movlt.w	r3, #4294967295
 8001f7e:	9305      	str	r3, [sp, #20]
 8001f80:	4d2e      	ldr	r5, [pc, #184]	; (800203c <_svfiprintf_r+0x1e0>)
 8001f82:	2203      	movs	r2, #3
 8001f84:	7839      	ldrb	r1, [r7, #0]
 8001f86:	4628      	mov	r0, r5
 8001f88:	f000 f9f8 	bl	800237c <memchr>
 8001f8c:	b138      	cbz	r0, 8001f9e <_svfiprintf_r+0x142>
 8001f8e:	2340      	movs	r3, #64	; 0x40
 8001f90:	1b40      	subs	r0, r0, r5
 8001f92:	fa03 f000 	lsl.w	r0, r3, r0
 8001f96:	9b04      	ldr	r3, [sp, #16]
 8001f98:	3701      	adds	r7, #1
 8001f9a:	4303      	orrs	r3, r0
 8001f9c:	9304      	str	r3, [sp, #16]
 8001f9e:	7839      	ldrb	r1, [r7, #0]
 8001fa0:	2206      	movs	r2, #6
 8001fa2:	4827      	ldr	r0, [pc, #156]	; (8002040 <_svfiprintf_r+0x1e4>)
 8001fa4:	1c7e      	adds	r6, r7, #1
 8001fa6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8001faa:	f000 f9e7 	bl	800237c <memchr>
 8001fae:	2800      	cmp	r0, #0
 8001fb0:	d038      	beq.n	8002024 <_svfiprintf_r+0x1c8>
 8001fb2:	4b24      	ldr	r3, [pc, #144]	; (8002044 <_svfiprintf_r+0x1e8>)
 8001fb4:	bb13      	cbnz	r3, 8001ffc <_svfiprintf_r+0x1a0>
 8001fb6:	9b03      	ldr	r3, [sp, #12]
 8001fb8:	3307      	adds	r3, #7
 8001fba:	f023 0307 	bic.w	r3, r3, #7
 8001fbe:	3308      	adds	r3, #8
 8001fc0:	9303      	str	r3, [sp, #12]
 8001fc2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001fc4:	444b      	add	r3, r9
 8001fc6:	9309      	str	r3, [sp, #36]	; 0x24
 8001fc8:	e76d      	b.n	8001ea6 <_svfiprintf_r+0x4a>
 8001fca:	fb05 3202 	mla	r2, r5, r2, r3
 8001fce:	2001      	movs	r0, #1
 8001fd0:	460f      	mov	r7, r1
 8001fd2:	e7a6      	b.n	8001f22 <_svfiprintf_r+0xc6>
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	250a      	movs	r5, #10
 8001fd8:	4619      	mov	r1, r3
 8001fda:	3701      	adds	r7, #1
 8001fdc:	9305      	str	r3, [sp, #20]
 8001fde:	4638      	mov	r0, r7
 8001fe0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001fe4:	3a30      	subs	r2, #48	; 0x30
 8001fe6:	2a09      	cmp	r2, #9
 8001fe8:	d903      	bls.n	8001ff2 <_svfiprintf_r+0x196>
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d0c8      	beq.n	8001f80 <_svfiprintf_r+0x124>
 8001fee:	9105      	str	r1, [sp, #20]
 8001ff0:	e7c6      	b.n	8001f80 <_svfiprintf_r+0x124>
 8001ff2:	fb05 2101 	mla	r1, r5, r1, r2
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	4607      	mov	r7, r0
 8001ffa:	e7f0      	b.n	8001fde <_svfiprintf_r+0x182>
 8001ffc:	ab03      	add	r3, sp, #12
 8001ffe:	9300      	str	r3, [sp, #0]
 8002000:	4622      	mov	r2, r4
 8002002:	4b11      	ldr	r3, [pc, #68]	; (8002048 <_svfiprintf_r+0x1ec>)
 8002004:	a904      	add	r1, sp, #16
 8002006:	4640      	mov	r0, r8
 8002008:	f3af 8000 	nop.w
 800200c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8002010:	4681      	mov	r9, r0
 8002012:	d1d6      	bne.n	8001fc2 <_svfiprintf_r+0x166>
 8002014:	89a3      	ldrh	r3, [r4, #12]
 8002016:	065b      	lsls	r3, r3, #25
 8002018:	f53f af35 	bmi.w	8001e86 <_svfiprintf_r+0x2a>
 800201c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800201e:	b01d      	add	sp, #116	; 0x74
 8002020:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002024:	ab03      	add	r3, sp, #12
 8002026:	9300      	str	r3, [sp, #0]
 8002028:	4622      	mov	r2, r4
 800202a:	4b07      	ldr	r3, [pc, #28]	; (8002048 <_svfiprintf_r+0x1ec>)
 800202c:	a904      	add	r1, sp, #16
 800202e:	4640      	mov	r0, r8
 8002030:	f000 f882 	bl	8002138 <_printf_i>
 8002034:	e7ea      	b.n	800200c <_svfiprintf_r+0x1b0>
 8002036:	bf00      	nop
 8002038:	080024c7 	.word	0x080024c7
 800203c:	080024cd 	.word	0x080024cd
 8002040:	080024d1 	.word	0x080024d1
 8002044:	00000000 	.word	0x00000000
 8002048:	08001da9 	.word	0x08001da9

0800204c <_printf_common>:
 800204c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002050:	4691      	mov	r9, r2
 8002052:	461f      	mov	r7, r3
 8002054:	688a      	ldr	r2, [r1, #8]
 8002056:	690b      	ldr	r3, [r1, #16]
 8002058:	4606      	mov	r6, r0
 800205a:	4293      	cmp	r3, r2
 800205c:	bfb8      	it	lt
 800205e:	4613      	movlt	r3, r2
 8002060:	f8c9 3000 	str.w	r3, [r9]
 8002064:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002068:	460c      	mov	r4, r1
 800206a:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800206e:	b112      	cbz	r2, 8002076 <_printf_common+0x2a>
 8002070:	3301      	adds	r3, #1
 8002072:	f8c9 3000 	str.w	r3, [r9]
 8002076:	6823      	ldr	r3, [r4, #0]
 8002078:	0699      	lsls	r1, r3, #26
 800207a:	bf42      	ittt	mi
 800207c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002080:	3302      	addmi	r3, #2
 8002082:	f8c9 3000 	strmi.w	r3, [r9]
 8002086:	6825      	ldr	r5, [r4, #0]
 8002088:	f015 0506 	ands.w	r5, r5, #6
 800208c:	d107      	bne.n	800209e <_printf_common+0x52>
 800208e:	f104 0a19 	add.w	sl, r4, #25
 8002092:	68e3      	ldr	r3, [r4, #12]
 8002094:	f8d9 2000 	ldr.w	r2, [r9]
 8002098:	1a9b      	subs	r3, r3, r2
 800209a:	42ab      	cmp	r3, r5
 800209c:	dc29      	bgt.n	80020f2 <_printf_common+0xa6>
 800209e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80020a2:	6822      	ldr	r2, [r4, #0]
 80020a4:	3300      	adds	r3, #0
 80020a6:	bf18      	it	ne
 80020a8:	2301      	movne	r3, #1
 80020aa:	0692      	lsls	r2, r2, #26
 80020ac:	d42e      	bmi.n	800210c <_printf_common+0xc0>
 80020ae:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80020b2:	4639      	mov	r1, r7
 80020b4:	4630      	mov	r0, r6
 80020b6:	47c0      	blx	r8
 80020b8:	3001      	adds	r0, #1
 80020ba:	d021      	beq.n	8002100 <_printf_common+0xb4>
 80020bc:	6823      	ldr	r3, [r4, #0]
 80020be:	68e5      	ldr	r5, [r4, #12]
 80020c0:	f003 0306 	and.w	r3, r3, #6
 80020c4:	2b04      	cmp	r3, #4
 80020c6:	bf18      	it	ne
 80020c8:	2500      	movne	r5, #0
 80020ca:	f8d9 2000 	ldr.w	r2, [r9]
 80020ce:	f04f 0900 	mov.w	r9, #0
 80020d2:	bf08      	it	eq
 80020d4:	1aad      	subeq	r5, r5, r2
 80020d6:	68a3      	ldr	r3, [r4, #8]
 80020d8:	6922      	ldr	r2, [r4, #16]
 80020da:	bf08      	it	eq
 80020dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80020e0:	4293      	cmp	r3, r2
 80020e2:	bfc4      	itt	gt
 80020e4:	1a9b      	subgt	r3, r3, r2
 80020e6:	18ed      	addgt	r5, r5, r3
 80020e8:	341a      	adds	r4, #26
 80020ea:	454d      	cmp	r5, r9
 80020ec:	d11a      	bne.n	8002124 <_printf_common+0xd8>
 80020ee:	2000      	movs	r0, #0
 80020f0:	e008      	b.n	8002104 <_printf_common+0xb8>
 80020f2:	2301      	movs	r3, #1
 80020f4:	4652      	mov	r2, sl
 80020f6:	4639      	mov	r1, r7
 80020f8:	4630      	mov	r0, r6
 80020fa:	47c0      	blx	r8
 80020fc:	3001      	adds	r0, #1
 80020fe:	d103      	bne.n	8002108 <_printf_common+0xbc>
 8002100:	f04f 30ff 	mov.w	r0, #4294967295
 8002104:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002108:	3501      	adds	r5, #1
 800210a:	e7c2      	b.n	8002092 <_printf_common+0x46>
 800210c:	2030      	movs	r0, #48	; 0x30
 800210e:	18e1      	adds	r1, r4, r3
 8002110:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002114:	1c5a      	adds	r2, r3, #1
 8002116:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800211a:	4422      	add	r2, r4
 800211c:	3302      	adds	r3, #2
 800211e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002122:	e7c4      	b.n	80020ae <_printf_common+0x62>
 8002124:	2301      	movs	r3, #1
 8002126:	4622      	mov	r2, r4
 8002128:	4639      	mov	r1, r7
 800212a:	4630      	mov	r0, r6
 800212c:	47c0      	blx	r8
 800212e:	3001      	adds	r0, #1
 8002130:	d0e6      	beq.n	8002100 <_printf_common+0xb4>
 8002132:	f109 0901 	add.w	r9, r9, #1
 8002136:	e7d8      	b.n	80020ea <_printf_common+0x9e>

08002138 <_printf_i>:
 8002138:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800213c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8002140:	460c      	mov	r4, r1
 8002142:	7e09      	ldrb	r1, [r1, #24]
 8002144:	b085      	sub	sp, #20
 8002146:	296e      	cmp	r1, #110	; 0x6e
 8002148:	4617      	mov	r7, r2
 800214a:	4606      	mov	r6, r0
 800214c:	4698      	mov	r8, r3
 800214e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8002150:	f000 80b3 	beq.w	80022ba <_printf_i+0x182>
 8002154:	d822      	bhi.n	800219c <_printf_i+0x64>
 8002156:	2963      	cmp	r1, #99	; 0x63
 8002158:	d036      	beq.n	80021c8 <_printf_i+0x90>
 800215a:	d80a      	bhi.n	8002172 <_printf_i+0x3a>
 800215c:	2900      	cmp	r1, #0
 800215e:	f000 80b9 	beq.w	80022d4 <_printf_i+0x19c>
 8002162:	2958      	cmp	r1, #88	; 0x58
 8002164:	f000 8083 	beq.w	800226e <_printf_i+0x136>
 8002168:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800216c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8002170:	e032      	b.n	80021d8 <_printf_i+0xa0>
 8002172:	2964      	cmp	r1, #100	; 0x64
 8002174:	d001      	beq.n	800217a <_printf_i+0x42>
 8002176:	2969      	cmp	r1, #105	; 0x69
 8002178:	d1f6      	bne.n	8002168 <_printf_i+0x30>
 800217a:	6820      	ldr	r0, [r4, #0]
 800217c:	6813      	ldr	r3, [r2, #0]
 800217e:	0605      	lsls	r5, r0, #24
 8002180:	f103 0104 	add.w	r1, r3, #4
 8002184:	d52a      	bpl.n	80021dc <_printf_i+0xa4>
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	6011      	str	r1, [r2, #0]
 800218a:	2b00      	cmp	r3, #0
 800218c:	da03      	bge.n	8002196 <_printf_i+0x5e>
 800218e:	222d      	movs	r2, #45	; 0x2d
 8002190:	425b      	negs	r3, r3
 8002192:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8002196:	486f      	ldr	r0, [pc, #444]	; (8002354 <_printf_i+0x21c>)
 8002198:	220a      	movs	r2, #10
 800219a:	e039      	b.n	8002210 <_printf_i+0xd8>
 800219c:	2973      	cmp	r1, #115	; 0x73
 800219e:	f000 809d 	beq.w	80022dc <_printf_i+0x1a4>
 80021a2:	d808      	bhi.n	80021b6 <_printf_i+0x7e>
 80021a4:	296f      	cmp	r1, #111	; 0x6f
 80021a6:	d020      	beq.n	80021ea <_printf_i+0xb2>
 80021a8:	2970      	cmp	r1, #112	; 0x70
 80021aa:	d1dd      	bne.n	8002168 <_printf_i+0x30>
 80021ac:	6823      	ldr	r3, [r4, #0]
 80021ae:	f043 0320 	orr.w	r3, r3, #32
 80021b2:	6023      	str	r3, [r4, #0]
 80021b4:	e003      	b.n	80021be <_printf_i+0x86>
 80021b6:	2975      	cmp	r1, #117	; 0x75
 80021b8:	d017      	beq.n	80021ea <_printf_i+0xb2>
 80021ba:	2978      	cmp	r1, #120	; 0x78
 80021bc:	d1d4      	bne.n	8002168 <_printf_i+0x30>
 80021be:	2378      	movs	r3, #120	; 0x78
 80021c0:	4865      	ldr	r0, [pc, #404]	; (8002358 <_printf_i+0x220>)
 80021c2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80021c6:	e055      	b.n	8002274 <_printf_i+0x13c>
 80021c8:	6813      	ldr	r3, [r2, #0]
 80021ca:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80021ce:	1d19      	adds	r1, r3, #4
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	6011      	str	r1, [r2, #0]
 80021d4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80021d8:	2301      	movs	r3, #1
 80021da:	e08c      	b.n	80022f6 <_printf_i+0x1be>
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f010 0f40 	tst.w	r0, #64	; 0x40
 80021e2:	6011      	str	r1, [r2, #0]
 80021e4:	bf18      	it	ne
 80021e6:	b21b      	sxthne	r3, r3
 80021e8:	e7cf      	b.n	800218a <_printf_i+0x52>
 80021ea:	6813      	ldr	r3, [r2, #0]
 80021ec:	6825      	ldr	r5, [r4, #0]
 80021ee:	1d18      	adds	r0, r3, #4
 80021f0:	6010      	str	r0, [r2, #0]
 80021f2:	0628      	lsls	r0, r5, #24
 80021f4:	d501      	bpl.n	80021fa <_printf_i+0xc2>
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	e002      	b.n	8002200 <_printf_i+0xc8>
 80021fa:	0668      	lsls	r0, r5, #25
 80021fc:	d5fb      	bpl.n	80021f6 <_printf_i+0xbe>
 80021fe:	881b      	ldrh	r3, [r3, #0]
 8002200:	296f      	cmp	r1, #111	; 0x6f
 8002202:	bf14      	ite	ne
 8002204:	220a      	movne	r2, #10
 8002206:	2208      	moveq	r2, #8
 8002208:	4852      	ldr	r0, [pc, #328]	; (8002354 <_printf_i+0x21c>)
 800220a:	2100      	movs	r1, #0
 800220c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002210:	6865      	ldr	r5, [r4, #4]
 8002212:	2d00      	cmp	r5, #0
 8002214:	60a5      	str	r5, [r4, #8]
 8002216:	f2c0 8095 	blt.w	8002344 <_printf_i+0x20c>
 800221a:	6821      	ldr	r1, [r4, #0]
 800221c:	f021 0104 	bic.w	r1, r1, #4
 8002220:	6021      	str	r1, [r4, #0]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d13d      	bne.n	80022a2 <_printf_i+0x16a>
 8002226:	2d00      	cmp	r5, #0
 8002228:	f040 808e 	bne.w	8002348 <_printf_i+0x210>
 800222c:	4665      	mov	r5, ip
 800222e:	2a08      	cmp	r2, #8
 8002230:	d10b      	bne.n	800224a <_printf_i+0x112>
 8002232:	6823      	ldr	r3, [r4, #0]
 8002234:	07db      	lsls	r3, r3, #31
 8002236:	d508      	bpl.n	800224a <_printf_i+0x112>
 8002238:	6923      	ldr	r3, [r4, #16]
 800223a:	6862      	ldr	r2, [r4, #4]
 800223c:	429a      	cmp	r2, r3
 800223e:	bfde      	ittt	le
 8002240:	2330      	movle	r3, #48	; 0x30
 8002242:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002246:	f105 35ff 	addle.w	r5, r5, #4294967295
 800224a:	ebac 0305 	sub.w	r3, ip, r5
 800224e:	6123      	str	r3, [r4, #16]
 8002250:	f8cd 8000 	str.w	r8, [sp]
 8002254:	463b      	mov	r3, r7
 8002256:	aa03      	add	r2, sp, #12
 8002258:	4621      	mov	r1, r4
 800225a:	4630      	mov	r0, r6
 800225c:	f7ff fef6 	bl	800204c <_printf_common>
 8002260:	3001      	adds	r0, #1
 8002262:	d14d      	bne.n	8002300 <_printf_i+0x1c8>
 8002264:	f04f 30ff 	mov.w	r0, #4294967295
 8002268:	b005      	add	sp, #20
 800226a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800226e:	4839      	ldr	r0, [pc, #228]	; (8002354 <_printf_i+0x21c>)
 8002270:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8002274:	6813      	ldr	r3, [r2, #0]
 8002276:	6821      	ldr	r1, [r4, #0]
 8002278:	1d1d      	adds	r5, r3, #4
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	6015      	str	r5, [r2, #0]
 800227e:	060a      	lsls	r2, r1, #24
 8002280:	d50b      	bpl.n	800229a <_printf_i+0x162>
 8002282:	07ca      	lsls	r2, r1, #31
 8002284:	bf44      	itt	mi
 8002286:	f041 0120 	orrmi.w	r1, r1, #32
 800228a:	6021      	strmi	r1, [r4, #0]
 800228c:	b91b      	cbnz	r3, 8002296 <_printf_i+0x15e>
 800228e:	6822      	ldr	r2, [r4, #0]
 8002290:	f022 0220 	bic.w	r2, r2, #32
 8002294:	6022      	str	r2, [r4, #0]
 8002296:	2210      	movs	r2, #16
 8002298:	e7b7      	b.n	800220a <_printf_i+0xd2>
 800229a:	064d      	lsls	r5, r1, #25
 800229c:	bf48      	it	mi
 800229e:	b29b      	uxthmi	r3, r3
 80022a0:	e7ef      	b.n	8002282 <_printf_i+0x14a>
 80022a2:	4665      	mov	r5, ip
 80022a4:	fbb3 f1f2 	udiv	r1, r3, r2
 80022a8:	fb02 3311 	mls	r3, r2, r1, r3
 80022ac:	5cc3      	ldrb	r3, [r0, r3]
 80022ae:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80022b2:	460b      	mov	r3, r1
 80022b4:	2900      	cmp	r1, #0
 80022b6:	d1f5      	bne.n	80022a4 <_printf_i+0x16c>
 80022b8:	e7b9      	b.n	800222e <_printf_i+0xf6>
 80022ba:	6813      	ldr	r3, [r2, #0]
 80022bc:	6825      	ldr	r5, [r4, #0]
 80022be:	1d18      	adds	r0, r3, #4
 80022c0:	6961      	ldr	r1, [r4, #20]
 80022c2:	6010      	str	r0, [r2, #0]
 80022c4:	0628      	lsls	r0, r5, #24
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	d501      	bpl.n	80022ce <_printf_i+0x196>
 80022ca:	6019      	str	r1, [r3, #0]
 80022cc:	e002      	b.n	80022d4 <_printf_i+0x19c>
 80022ce:	066a      	lsls	r2, r5, #25
 80022d0:	d5fb      	bpl.n	80022ca <_printf_i+0x192>
 80022d2:	8019      	strh	r1, [r3, #0]
 80022d4:	2300      	movs	r3, #0
 80022d6:	4665      	mov	r5, ip
 80022d8:	6123      	str	r3, [r4, #16]
 80022da:	e7b9      	b.n	8002250 <_printf_i+0x118>
 80022dc:	6813      	ldr	r3, [r2, #0]
 80022de:	1d19      	adds	r1, r3, #4
 80022e0:	6011      	str	r1, [r2, #0]
 80022e2:	681d      	ldr	r5, [r3, #0]
 80022e4:	6862      	ldr	r2, [r4, #4]
 80022e6:	2100      	movs	r1, #0
 80022e8:	4628      	mov	r0, r5
 80022ea:	f000 f847 	bl	800237c <memchr>
 80022ee:	b108      	cbz	r0, 80022f4 <_printf_i+0x1bc>
 80022f0:	1b40      	subs	r0, r0, r5
 80022f2:	6060      	str	r0, [r4, #4]
 80022f4:	6863      	ldr	r3, [r4, #4]
 80022f6:	6123      	str	r3, [r4, #16]
 80022f8:	2300      	movs	r3, #0
 80022fa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80022fe:	e7a7      	b.n	8002250 <_printf_i+0x118>
 8002300:	6923      	ldr	r3, [r4, #16]
 8002302:	462a      	mov	r2, r5
 8002304:	4639      	mov	r1, r7
 8002306:	4630      	mov	r0, r6
 8002308:	47c0      	blx	r8
 800230a:	3001      	adds	r0, #1
 800230c:	d0aa      	beq.n	8002264 <_printf_i+0x12c>
 800230e:	6823      	ldr	r3, [r4, #0]
 8002310:	079b      	lsls	r3, r3, #30
 8002312:	d413      	bmi.n	800233c <_printf_i+0x204>
 8002314:	68e0      	ldr	r0, [r4, #12]
 8002316:	9b03      	ldr	r3, [sp, #12]
 8002318:	4298      	cmp	r0, r3
 800231a:	bfb8      	it	lt
 800231c:	4618      	movlt	r0, r3
 800231e:	e7a3      	b.n	8002268 <_printf_i+0x130>
 8002320:	2301      	movs	r3, #1
 8002322:	464a      	mov	r2, r9
 8002324:	4639      	mov	r1, r7
 8002326:	4630      	mov	r0, r6
 8002328:	47c0      	blx	r8
 800232a:	3001      	adds	r0, #1
 800232c:	d09a      	beq.n	8002264 <_printf_i+0x12c>
 800232e:	3501      	adds	r5, #1
 8002330:	68e3      	ldr	r3, [r4, #12]
 8002332:	9a03      	ldr	r2, [sp, #12]
 8002334:	1a9b      	subs	r3, r3, r2
 8002336:	42ab      	cmp	r3, r5
 8002338:	dcf2      	bgt.n	8002320 <_printf_i+0x1e8>
 800233a:	e7eb      	b.n	8002314 <_printf_i+0x1dc>
 800233c:	2500      	movs	r5, #0
 800233e:	f104 0919 	add.w	r9, r4, #25
 8002342:	e7f5      	b.n	8002330 <_printf_i+0x1f8>
 8002344:	2b00      	cmp	r3, #0
 8002346:	d1ac      	bne.n	80022a2 <_printf_i+0x16a>
 8002348:	7803      	ldrb	r3, [r0, #0]
 800234a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800234e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002352:	e76c      	b.n	800222e <_printf_i+0xf6>
 8002354:	080024d8 	.word	0x080024d8
 8002358:	080024e9 	.word	0x080024e9

0800235c <_sbrk_r>:
 800235c:	b538      	push	{r3, r4, r5, lr}
 800235e:	2300      	movs	r3, #0
 8002360:	4c05      	ldr	r4, [pc, #20]	; (8002378 <_sbrk_r+0x1c>)
 8002362:	4605      	mov	r5, r0
 8002364:	4608      	mov	r0, r1
 8002366:	6023      	str	r3, [r4, #0]
 8002368:	f7fd ffb8 	bl	80002dc <_sbrk>
 800236c:	1c43      	adds	r3, r0, #1
 800236e:	d102      	bne.n	8002376 <_sbrk_r+0x1a>
 8002370:	6823      	ldr	r3, [r4, #0]
 8002372:	b103      	cbz	r3, 8002376 <_sbrk_r+0x1a>
 8002374:	602b      	str	r3, [r5, #0]
 8002376:	bd38      	pop	{r3, r4, r5, pc}
 8002378:	20000128 	.word	0x20000128

0800237c <memchr>:
 800237c:	b510      	push	{r4, lr}
 800237e:	b2c9      	uxtb	r1, r1
 8002380:	4402      	add	r2, r0
 8002382:	4290      	cmp	r0, r2
 8002384:	4603      	mov	r3, r0
 8002386:	d101      	bne.n	800238c <memchr+0x10>
 8002388:	2300      	movs	r3, #0
 800238a:	e003      	b.n	8002394 <memchr+0x18>
 800238c:	781c      	ldrb	r4, [r3, #0]
 800238e:	3001      	adds	r0, #1
 8002390:	428c      	cmp	r4, r1
 8002392:	d1f6      	bne.n	8002382 <memchr+0x6>
 8002394:	4618      	mov	r0, r3
 8002396:	bd10      	pop	{r4, pc}

08002398 <memcpy>:
 8002398:	b510      	push	{r4, lr}
 800239a:	1e43      	subs	r3, r0, #1
 800239c:	440a      	add	r2, r1
 800239e:	4291      	cmp	r1, r2
 80023a0:	d100      	bne.n	80023a4 <memcpy+0xc>
 80023a2:	bd10      	pop	{r4, pc}
 80023a4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80023a8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80023ac:	e7f7      	b.n	800239e <memcpy+0x6>

080023ae <memmove>:
 80023ae:	4288      	cmp	r0, r1
 80023b0:	b510      	push	{r4, lr}
 80023b2:	eb01 0302 	add.w	r3, r1, r2
 80023b6:	d807      	bhi.n	80023c8 <memmove+0x1a>
 80023b8:	1e42      	subs	r2, r0, #1
 80023ba:	4299      	cmp	r1, r3
 80023bc:	d00a      	beq.n	80023d4 <memmove+0x26>
 80023be:	f811 4b01 	ldrb.w	r4, [r1], #1
 80023c2:	f802 4f01 	strb.w	r4, [r2, #1]!
 80023c6:	e7f8      	b.n	80023ba <memmove+0xc>
 80023c8:	4283      	cmp	r3, r0
 80023ca:	d9f5      	bls.n	80023b8 <memmove+0xa>
 80023cc:	1881      	adds	r1, r0, r2
 80023ce:	1ad2      	subs	r2, r2, r3
 80023d0:	42d3      	cmn	r3, r2
 80023d2:	d100      	bne.n	80023d6 <memmove+0x28>
 80023d4:	bd10      	pop	{r4, pc}
 80023d6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80023da:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80023de:	e7f7      	b.n	80023d0 <memmove+0x22>

080023e0 <__malloc_lock>:
 80023e0:	4770      	bx	lr

080023e2 <__malloc_unlock>:
 80023e2:	4770      	bx	lr

080023e4 <_free_r>:
 80023e4:	b538      	push	{r3, r4, r5, lr}
 80023e6:	4605      	mov	r5, r0
 80023e8:	2900      	cmp	r1, #0
 80023ea:	d043      	beq.n	8002474 <_free_r+0x90>
 80023ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80023f0:	1f0c      	subs	r4, r1, #4
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	bfb8      	it	lt
 80023f6:	18e4      	addlt	r4, r4, r3
 80023f8:	f7ff fff2 	bl	80023e0 <__malloc_lock>
 80023fc:	4a1e      	ldr	r2, [pc, #120]	; (8002478 <_free_r+0x94>)
 80023fe:	6813      	ldr	r3, [r2, #0]
 8002400:	4610      	mov	r0, r2
 8002402:	b933      	cbnz	r3, 8002412 <_free_r+0x2e>
 8002404:	6063      	str	r3, [r4, #4]
 8002406:	6014      	str	r4, [r2, #0]
 8002408:	4628      	mov	r0, r5
 800240a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800240e:	f7ff bfe8 	b.w	80023e2 <__malloc_unlock>
 8002412:	42a3      	cmp	r3, r4
 8002414:	d90b      	bls.n	800242e <_free_r+0x4a>
 8002416:	6821      	ldr	r1, [r4, #0]
 8002418:	1862      	adds	r2, r4, r1
 800241a:	4293      	cmp	r3, r2
 800241c:	bf01      	itttt	eq
 800241e:	681a      	ldreq	r2, [r3, #0]
 8002420:	685b      	ldreq	r3, [r3, #4]
 8002422:	1852      	addeq	r2, r2, r1
 8002424:	6022      	streq	r2, [r4, #0]
 8002426:	6063      	str	r3, [r4, #4]
 8002428:	6004      	str	r4, [r0, #0]
 800242a:	e7ed      	b.n	8002408 <_free_r+0x24>
 800242c:	4613      	mov	r3, r2
 800242e:	685a      	ldr	r2, [r3, #4]
 8002430:	b10a      	cbz	r2, 8002436 <_free_r+0x52>
 8002432:	42a2      	cmp	r2, r4
 8002434:	d9fa      	bls.n	800242c <_free_r+0x48>
 8002436:	6819      	ldr	r1, [r3, #0]
 8002438:	1858      	adds	r0, r3, r1
 800243a:	42a0      	cmp	r0, r4
 800243c:	d10b      	bne.n	8002456 <_free_r+0x72>
 800243e:	6820      	ldr	r0, [r4, #0]
 8002440:	4401      	add	r1, r0
 8002442:	1858      	adds	r0, r3, r1
 8002444:	4282      	cmp	r2, r0
 8002446:	6019      	str	r1, [r3, #0]
 8002448:	d1de      	bne.n	8002408 <_free_r+0x24>
 800244a:	6810      	ldr	r0, [r2, #0]
 800244c:	6852      	ldr	r2, [r2, #4]
 800244e:	4401      	add	r1, r0
 8002450:	6019      	str	r1, [r3, #0]
 8002452:	605a      	str	r2, [r3, #4]
 8002454:	e7d8      	b.n	8002408 <_free_r+0x24>
 8002456:	d902      	bls.n	800245e <_free_r+0x7a>
 8002458:	230c      	movs	r3, #12
 800245a:	602b      	str	r3, [r5, #0]
 800245c:	e7d4      	b.n	8002408 <_free_r+0x24>
 800245e:	6820      	ldr	r0, [r4, #0]
 8002460:	1821      	adds	r1, r4, r0
 8002462:	428a      	cmp	r2, r1
 8002464:	bf01      	itttt	eq
 8002466:	6811      	ldreq	r1, [r2, #0]
 8002468:	6852      	ldreq	r2, [r2, #4]
 800246a:	1809      	addeq	r1, r1, r0
 800246c:	6021      	streq	r1, [r4, #0]
 800246e:	6062      	str	r2, [r4, #4]
 8002470:	605c      	str	r4, [r3, #4]
 8002472:	e7c9      	b.n	8002408 <_free_r+0x24>
 8002474:	bd38      	pop	{r3, r4, r5, pc}
 8002476:	bf00      	nop
 8002478:	20000094 	.word	0x20000094

0800247c <_malloc_usable_size_r>:
 800247c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002480:	1f18      	subs	r0, r3, #4
 8002482:	2b00      	cmp	r3, #0
 8002484:	bfbc      	itt	lt
 8002486:	580b      	ldrlt	r3, [r1, r0]
 8002488:	18c0      	addlt	r0, r0, r3
 800248a:	4770      	bx	lr

0800248c <_init>:
 800248c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800248e:	bf00      	nop
 8002490:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002492:	bc08      	pop	{r3}
 8002494:	469e      	mov	lr, r3
 8002496:	4770      	bx	lr

08002498 <_fini>:
 8002498:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800249a:	bf00      	nop
 800249c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800249e:	bc08      	pop	{r3}
 80024a0:	469e      	mov	lr, r3
 80024a2:	4770      	bx	lr
