library verilog;
use verilog.vl_types.all;
entity Clk_gen is
    port(
        clk_in          : in     vl_logic;
        reset           : in     vl_logic;
        clkA            : out    vl_logic;
        clkB            : out    vl_logic;
        clkC            : out    vl_logic;
        clkD            : out    vl_logic
    );
end Clk_gen;
