/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire [21:0] celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire [21:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [9:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [5:0] celloutsig_0_27z;
  wire [29:0] celloutsig_0_28z;
  wire [13:0] celloutsig_0_29z;
  wire [8:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [4:0] celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [7:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [2:0] celloutsig_0_38z;
  reg [42:0] celloutsig_0_39z;
  wire [2:0] celloutsig_0_3z;
  wire [10:0] celloutsig_0_40z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [9:0] celloutsig_0_9z;
  reg [2:0] celloutsig_1_0z;
  wire [11:0] celloutsig_1_10z;
  reg [15:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [20:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [11:0] celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_31z = celloutsig_0_25z | ~(celloutsig_0_30z[7]);
  assign celloutsig_0_34z = celloutsig_0_0z[3] | ~(celloutsig_0_32z[3]);
  assign celloutsig_0_35z = celloutsig_0_7z | ~(celloutsig_0_29z[11]);
  assign celloutsig_0_37z = celloutsig_0_1z | ~(celloutsig_0_27z[3]);
  assign celloutsig_1_2z = in_data[114] | ~(celloutsig_1_0z[2]);
  assign celloutsig_0_5z = celloutsig_0_3z[2] | ~(in_data[4]);
  assign celloutsig_1_18z = celloutsig_1_0z[0] | ~(celloutsig_1_2z);
  assign celloutsig_1_19z = celloutsig_1_14z[4] | ~(celloutsig_1_3z[15]);
  assign celloutsig_0_6z = celloutsig_0_0z[3] | ~(celloutsig_0_3z[2]);
  assign celloutsig_0_7z = celloutsig_0_0z[3] | ~(celloutsig_0_0z[3]);
  assign celloutsig_0_8z = celloutsig_0_4z[1] | ~(celloutsig_0_1z);
  assign celloutsig_0_11z = celloutsig_0_4z[0] | ~(celloutsig_0_5z);
  assign celloutsig_0_12z = celloutsig_0_9z[1] | ~(celloutsig_0_6z);
  assign celloutsig_0_1z = celloutsig_0_0z[0] | ~(celloutsig_0_0z[2]);
  assign celloutsig_0_20z = celloutsig_0_5z | ~(celloutsig_0_19z[10]);
  assign celloutsig_0_21z = celloutsig_0_3z[1] | ~(celloutsig_0_10z[3]);
  assign celloutsig_0_24z = celloutsig_0_22z[8] | ~(celloutsig_0_14z[21]);
  assign celloutsig_0_25z = celloutsig_0_7z | ~(in_data[84]);
  assign celloutsig_0_26z = celloutsig_0_19z[17] | ~(celloutsig_0_17z[2]);
  assign celloutsig_0_0z = in_data[14] ? in_data[81:78] : in_data[93:90];
  assign { celloutsig_0_28z[29:6], celloutsig_0_28z[4:0] } = celloutsig_0_24z ? { in_data[92:69], celloutsig_0_21z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_5z } : { celloutsig_0_19z[17:15], celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_10z };
  assign celloutsig_0_29z = celloutsig_0_27z[2] ? { in_data[94:92], celloutsig_0_0z[3:1], celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_21z } : { celloutsig_0_19z[16:6], celloutsig_0_1z, celloutsig_0_26z, celloutsig_0_25z };
  assign celloutsig_0_30z = in_data[76] ? celloutsig_0_9z[8:0] : celloutsig_0_14z[8:0];
  assign celloutsig_0_32z = celloutsig_0_10z[0] ? { celloutsig_0_22z[1:0], celloutsig_0_3z } : { celloutsig_0_22z[8:5], celloutsig_0_26z };
  assign celloutsig_0_3z = celloutsig_0_0z[3] ? { 1'h1, celloutsig_0_0z[2], celloutsig_0_1z } : celloutsig_0_0z[2:0];
  assign celloutsig_0_36z = celloutsig_0_16z[0] ? { in_data[73:72], celloutsig_0_4z, celloutsig_0_17z } : celloutsig_0_19z[9:2];
  assign celloutsig_0_38z = celloutsig_0_19z[4] ? celloutsig_0_14z[21:19] : { celloutsig_0_18z[1], celloutsig_0_12z, celloutsig_0_5z };
  assign celloutsig_0_40z = celloutsig_0_36z[5] ? { celloutsig_0_39z[9], celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_37z } : { celloutsig_0_28z[25:16], celloutsig_0_21z };
  assign celloutsig_1_1z = in_data[106] ? in_data[143:139] : { celloutsig_1_0z[1:0], celloutsig_1_0z };
  assign celloutsig_0_4z = in_data[2] ? celloutsig_0_3z : in_data[21:19];
  assign celloutsig_1_3z = celloutsig_1_1z[1] ? in_data[187:167] : { in_data[149:130], celloutsig_1_2z };
  assign celloutsig_1_4z = celloutsig_1_1z[4] ? celloutsig_1_0z : in_data[184:182];
  assign celloutsig_1_5z = celloutsig_1_0z[0] ? in_data[127:116] : { celloutsig_1_3z[13], 1'h0, celloutsig_1_3z[11:2] };
  assign celloutsig_1_6z = celloutsig_1_3z[12] ? { in_data[108:106], celloutsig_1_4z, celloutsig_1_1z } : celloutsig_1_5z[10:0];
  assign celloutsig_1_7z = celloutsig_1_6z[7] ? { celloutsig_1_4z[2], celloutsig_1_4z } : celloutsig_1_3z[19:16];
  assign celloutsig_1_10z = in_data[148] ? { in_data[104:97], celloutsig_1_7z } : { in_data[176:168], celloutsig_1_0z };
  assign celloutsig_0_9z = celloutsig_0_6z ? in_data[31:22] : in_data[79:70];
  assign celloutsig_0_10z = celloutsig_0_4z[1] ? { celloutsig_0_0z[1], celloutsig_0_5z, celloutsig_0_0z[3:1] } : { celloutsig_0_6z, celloutsig_0_0z[3:1], celloutsig_0_8z };
  assign celloutsig_0_13z = celloutsig_0_0z[3] ? { celloutsig_0_4z[1], celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_6z, 1'h1, celloutsig_0_0z[2:1] } : { 1'h0, celloutsig_0_0z[2:1], celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_8z };
  assign { celloutsig_0_14z[21:20], celloutsig_0_14z[18:10], celloutsig_0_14z[19], celloutsig_0_14z[8:0] } = in_data[69] ? { celloutsig_0_0z[2:1], celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_8z } : { celloutsig_0_9z[9:8], celloutsig_0_9z[6:1], celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_11z };
  assign celloutsig_0_15z = celloutsig_0_8z ? celloutsig_0_9z[7:1] : { in_data[35:34], celloutsig_0_10z };
  assign celloutsig_0_16z = celloutsig_0_8z ? celloutsig_0_14z[18:13] : { in_data[86:82], celloutsig_0_5z };
  assign celloutsig_0_17z = celloutsig_0_16z[2] ? in_data[62:60] : { celloutsig_0_0z[1], celloutsig_0_12z, celloutsig_0_1z };
  assign celloutsig_0_18z = celloutsig_0_7z ? { celloutsig_0_9z[0], celloutsig_0_11z, celloutsig_0_1z } : { celloutsig_0_3z[2:1], celloutsig_0_6z };
  assign celloutsig_0_19z = celloutsig_0_18z[0] ? { celloutsig_0_16z[1:0], celloutsig_0_13z, celloutsig_0_18z[2:1], 1'h1, celloutsig_0_4z, celloutsig_0_16z } : { celloutsig_0_14z[5:2], celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_15z };
  assign celloutsig_0_22z = celloutsig_0_12z ? { celloutsig_0_0z[2:0], celloutsig_0_21z, celloutsig_0_3z, celloutsig_0_4z } : { celloutsig_0_0z[3:2], celloutsig_0_21z, celloutsig_0_16z, celloutsig_0_1z };
  assign celloutsig_0_27z = celloutsig_0_4z[2] ? { celloutsig_0_19z[12:10], celloutsig_0_25z, celloutsig_0_21z, celloutsig_0_11z } : celloutsig_0_14z[21:16];
  always_latch
    if (!clkin_data[32]) celloutsig_0_39z = 43'h00000000000;
    else if (!celloutsig_1_19z) celloutsig_0_39z = { celloutsig_0_22z[7:2], celloutsig_0_20z, celloutsig_0_4z, celloutsig_0_31z, celloutsig_0_31z, celloutsig_0_35z, celloutsig_0_11z, celloutsig_0_35z, celloutsig_0_6z, celloutsig_0_27z, celloutsig_0_10z, celloutsig_0_34z, celloutsig_0_0z, celloutsig_0_31z, celloutsig_0_38z, celloutsig_0_15z };
  always_latch
    if (clkin_data[64]) celloutsig_1_0z = 3'h0;
    else if (clkin_data[0]) celloutsig_1_0z = in_data[102:100];
  always_latch
    if (!clkin_data[64]) celloutsig_1_14z = 16'h0000;
    else if (clkin_data[0]) celloutsig_1_14z = { celloutsig_1_10z[10:0], celloutsig_1_1z };
  assign celloutsig_0_14z[9] = celloutsig_0_14z[19];
  assign celloutsig_0_28z[5] = celloutsig_0_12z;
  assign { out_data[128], out_data[96], out_data[63:32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_39z[38:7], celloutsig_0_40z };
endmodule
