<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>ad9648_axi_wrapper</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S0_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S0_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S0_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S0_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">11</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S0_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M0_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m0_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m0_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m0_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m0_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M0_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S0_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S0_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S0_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S0_AXI_CLK.ASSOCIATED_BUSIF">S0_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S0_AXI_CLK.ASSOCIATED_RESET">s0_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M0_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m0_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M0_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M0_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m0_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:description>M0_AXIS</spirit:description>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M0_AXIS_CLK.ASSOCIATED_BUSIF">M0_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M0_AXIS_CLK.ASSOCIATED_RESET">m0_axis_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:description>100000000</spirit:description>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M0_AXIS_CLK.FREQ_HZ">100000000</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>spi_start_transfer_o</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="data" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="data_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>spi_start_transfer_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S0_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S0_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S0_AXI.S0_AXI_REG.OFFSET_BASE_PARAM">C_S0_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S0_AXI.S0_AXI_REG.OFFSET_HIGH_PARAM">C_S0_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>ad9648_axi_wrapper_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>9ef304b3</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>ad9648_axi_wrapper_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>9ef304b3</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>7fce4b0c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>373ca455</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>spi_start_transfer_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>spi_tx_data_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.TxRegWidth&apos;)) - 1)">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>spi_transfer_done_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>spi_rx_data_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.RxRegWidth&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>start_adc_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ac_dc_coupling_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_chAB_data_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_valid_ni</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_ready_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S0_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S0_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S0_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S0_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S0_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m0_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M0_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m0_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m0_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m0_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m0_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m0_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S0_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S0 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S0_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S0_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S0 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S0_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">6</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M0_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M0 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M0_AXIS_TDATA_WIDTH" spirit:order="7" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>TxRegWidth</spirit:name>
        <spirit:displayName>Txregwidth</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.TxRegWidth">24</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>RxRegWidth</spirit:name>
        <spirit:displayName>Rxregwidth</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.RxRegWidth">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>FIFO_WIDTH</spirit:name>
        <spirit:displayName>Fifo Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.FIFO_WIDTH">16</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/ad9648_axi_wrapper_v1_0_M0_AXIS.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/ad9648_axi_wrapper_v1_0_S0_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/ad9648_axi_wrapper_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_ef32f7c8</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="ila" xilinx:version="6.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/ad9648_axi_wrapper_v1_0_M0_AXIS.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/ad9648_axi_wrapper_v1_0_S0_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/ad9648_axi_wrapper_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="ila" xilinx:version="6.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/ad9648_axi_wrapper_v1_0/data/ad9648_axi_wrapper.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ad9648_axi_wrapper_v1_0/data/ad9648_axi_wrapper.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ad9648_axi_wrapper_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ad9648_axi_wrapper_v1_0/src/ad9648_axi_wrapper.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ad9648_axi_wrapper_v1_0/src/ad9648_axi_wrapper.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ad9648_axi_wrapper_v1_0/src/ad9648_axi_wrapper_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ad9648_axi_wrapper_v1_0/src/ad9648_axi_wrapper_g.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/ad9648_axi_wrapper_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_373ca455</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>AXI wrapper for AD9648 low-level controller</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S0_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S0 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S0_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S0_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S0_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S0 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S0_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">6</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S0_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S0_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S0 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S0_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S0_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S0_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S0 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S0_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S0_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M0_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C M0 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M0_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="7">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M0_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">ad9648_axi_wrapper_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>TxRegWidth</spirit:name>
      <spirit:displayName>Txregwidth</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.TxRegWidth">24</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>RxRegWidth</spirit:name>
      <spirit:displayName>Rxregwidth</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.RxRegWidth">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>FIFO_WIDTH</spirit:name>
      <spirit:displayName>FIFO_WIDTH</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.FIFO_WIDTH">16</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>ad9648_axi_wrapper_v1.0</xilinx:displayName>
      <xilinx:coreRevision>18</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-07-27T13:36:17Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d4e2f8e_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2026f16f_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e9cc7c3_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67b19f1a_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b378499_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59eb85a8_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@265b5a95_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ba71dbf_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17f31531_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e43d40c_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38ec7318_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d7790a7_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3db45ba0_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a5e5c8_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52d2daaa_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65a0f337_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b2e20af_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cc0bd00_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75f1c1f8_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f186993_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cf40bbb_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a30766a_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fa794ad_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@714023b8_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@406252cc_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f0c7590_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f9c047c_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e279d1_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43124b9d_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f9a0d46_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e1e2857_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40ff88b_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e35c7d6_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1832674e_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43f494c9_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e3681e_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42963052_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cff44f4_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@451103e8_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f463403_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d0203ed_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43f4dddc_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35573efa_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@788763b8_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ead37e8_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fd100fc_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34d67cc6_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2eaf1f5f_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54abbaf1_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a4f7857_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b1bd95a_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d1f1c92_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@730d9667_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c750919_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70a05659_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b705863_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@677f9f79_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4224e482_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f1ca3f7_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ad19811_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cdeaf09_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b01dc76_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c45c45d_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@197bf355_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@132d8ca7_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f54a1e6_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31371ba0_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b735c29_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38fd2a19_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35d2c6f7_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bebde92_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@400f9eaf_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ff9b32c_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54fb5c83_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64bc26dc_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a5d3d3c_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2732c67f_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42193e2a_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12cdd8b9_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@735df973_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@175ce332_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c5f6a31_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e48243f_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d688043_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ad2119d_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dfa45b8_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@730d95d9_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52f1614_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b526d30_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7524a892_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7021dace_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@637504f0_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dc0354a_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20c45faa_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f2d9465_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18720561_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c13c6a9_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41ce036_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a64ace9_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69083e42_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c701e5e_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@468491b1_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31151b5c_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@615a19d3_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52e2debc_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a902f27_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bd29807_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d4eec8_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@658895c5_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32572bff_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cd155bb_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b26e021_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@388f5af2_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ee4a5df_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b032a86_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68244e61_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38f7717f_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12b2c739_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c8204c9_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bb6318e_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@629ce0ed_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6571df04_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@706b3af4_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f058065_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d51049a_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a1ef88_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ca837f7_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5149c39f_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3431a854_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ff56082_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26ca34e4_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@269700db_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fb26ea1_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3430e504_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38cad926_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43fcc95_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7765e242_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e3f15fe_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e3c28a6_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b7f8f51_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a54d0a9_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f5a2949_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b1a8d34_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@232f02f6_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e9f6aa2_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@300f156a_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e8c12e0_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@293d8bab_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30297253_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2485498b_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b22408_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ea0c6f0_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1191a26b_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ca9faf3_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3180f344_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a225812_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e47c82d_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d864fde_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f82fbe8_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c4b1d5c_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c8f9309_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18baf865_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36a55755_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5812fd75_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@124f685c_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6328ecec_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a495460_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71df96c5_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55f6c077_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b67c401_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e1f463b_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@407741b9_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bb89f57_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@de4682d_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18adc291_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e2432fe_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fb0f904_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1931c9c4_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@251246e0_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@444d9cdc_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c44afc_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13c4a09c_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@963a823_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33806651_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7caad0b6_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dbe1afd_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37fc9cd9_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56e56b0a_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47f2955e_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11e0e22b_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a02ae6e_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5103358d_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c325e5b_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f2782a4_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6010a668_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e16d17d_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c46dcc2_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6efcfa29_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f89dcf1_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@381a7f32_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d7d156c_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bd777b6_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20e35ced_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60ae72f1_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a3539e7_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7397c47d_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49ec6edf_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d478c34_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@177e9fbc_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ade4911_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48c4b6bf_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33fab72f_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4834cf17_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/ad9648_axi_wrapper_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="107974cc"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="1ff53c1b"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="459fcc28"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="afcd03cb"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="d828a7b0"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="dc53840b"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
