/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_1z;
  reg [3:0] celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire [3:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [12:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire [5:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [27:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  reg [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [17:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = celloutsig_0_0z ? celloutsig_0_1z : in_data[49];
  assign celloutsig_0_27z = celloutsig_0_2z ? celloutsig_0_4z : celloutsig_0_0z;
  assign celloutsig_0_30z = ~(celloutsig_0_24z[0] & celloutsig_0_29z[1]);
  assign celloutsig_1_6z = !(celloutsig_1_0z[3] ? celloutsig_1_2z : celloutsig_1_3z[5]);
  assign celloutsig_1_7z = !(celloutsig_1_6z ? celloutsig_1_4z[4] : in_data[172]);
  assign celloutsig_1_14z = !(celloutsig_1_2z ? celloutsig_1_2z : celloutsig_1_8z[7]);
  assign celloutsig_0_0z = ~((in_data[60] | in_data[58]) & (in_data[44] | in_data[76]));
  assign celloutsig_1_11z = ~((celloutsig_1_10z[8] | celloutsig_1_0z[0]) & (celloutsig_1_6z | celloutsig_1_9z));
  assign celloutsig_0_1z = ~((in_data[47] | in_data[84]) & (in_data[83] | in_data[65]));
  assign celloutsig_1_13z = in_data[129:124] & celloutsig_1_4z;
  assign celloutsig_1_5z = { celloutsig_1_3z[11], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z } / { 1'h1, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z[5:1], in_data[96] };
  assign celloutsig_1_10z = { celloutsig_1_5z, celloutsig_1_9z } / { 1'h1, celloutsig_1_8z[6:0], celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_0_2z = { in_data[24:12], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } == in_data[71:54];
  assign celloutsig_0_4z = { in_data[16], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z } > { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_9z = ! { celloutsig_0_8z[2:1], celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_1_16z = { celloutsig_1_15z[10:2], celloutsig_1_11z } < { celloutsig_1_13z[5:2], celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_1_18z = { celloutsig_1_1z, celloutsig_1_14z, celloutsig_1_16z, celloutsig_1_4z } < in_data[123:115];
  assign celloutsig_1_8z = celloutsig_1_0z[10:3] * { celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_1_9z = celloutsig_1_3z[7:1] != { celloutsig_1_3z[12:7], celloutsig_1_6z };
  assign celloutsig_1_0z = - in_data[165:155];
  assign celloutsig_1_3z = - { celloutsig_1_0z[7:3], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_4z = - { celloutsig_1_3z[8:5], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_12z = - celloutsig_1_4z[3:0];
  assign celloutsig_0_8z = - in_data[83:81];
  assign celloutsig_0_29z = - { celloutsig_0_27z, celloutsig_0_8z };
  assign celloutsig_1_1z = in_data[189:186] !== celloutsig_1_0z[10:7];
  assign celloutsig_0_11z = { in_data[85:62], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_7z[12:2], 1'h0, celloutsig_0_7z[0], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_2z } !== in_data[66:18];
  assign celloutsig_1_15z = { celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_2z } ^ { celloutsig_1_0z[10:9], celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_13z };
  assign celloutsig_1_2z = ~((celloutsig_1_1z & in_data[176]) | celloutsig_1_0z[6]);
  always_latch
    if (clkin_data[64]) celloutsig_1_19z = 7'h00;
    else if (clkin_data[0]) celloutsig_1_19z = { celloutsig_1_15z[6:1], celloutsig_1_16z };
  always_latch
    if (clkin_data[32]) celloutsig_0_24z = 4'h0;
    else if (celloutsig_1_18z) celloutsig_0_24z = { celloutsig_0_11z, celloutsig_0_8z };
  assign { celloutsig_0_7z[0], celloutsig_0_7z[12:2] } = { celloutsig_0_4z, in_data[40:30] } ^ { celloutsig_0_0z, in_data[10:8], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_7z[1] = 1'h0;
  assign { out_data[128], out_data[102:96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
