module ringCtrSCr (    
  input clk,                  
  input rst_n,  
  output reg [3:0] out  
);      
  always @ (posedge clk) 
  begin  
      if (!rst_n || out == 4'bx000)  
         out <= 1;  
      else 
      begin  
        out <= out >> 1
      end
  end  
endmodule  