\hypertarget{group___p_i_n_i_n_t__18_x_x__43_x_x}{}\section{C\+H\+IP\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver}
\label{group___p_i_n_i_n_t__18_x_x__43_x_x}\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver}}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_l_p_c___p_i_n___i_n_t___t}{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T}
\begin{DoxyCompactList}\small\item\em L\+P\+C18xx/43xx Pin Interrupt and Pattern Match register block structure. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___p_i_n_i_n_t__18_x_x__43_x_x_gaba419aacec8ac614ec6d121e05bf79cd}{P\+I\+N\+I\+N\+T\+C\+H0}~(1 $<$$<$ 0)
\item 
\#define \hyperlink{group___p_i_n_i_n_t__18_x_x__43_x_x_gae8f33cd2dabaa92a5e3dd4d8dbe5f6ed}{P\+I\+N\+I\+N\+T\+C\+H1}~(1 $<$$<$ 1)
\item 
\#define \hyperlink{group___p_i_n_i_n_t__18_x_x__43_x_x_gaabd4245998a4e0c9ee040916b8b5c62f}{P\+I\+N\+I\+N\+T\+C\+H2}~(1 $<$$<$ 2)
\item 
\#define \hyperlink{group___p_i_n_i_n_t__18_x_x__43_x_x_ga83ffe2314036836a570861fdfb983e75}{P\+I\+N\+I\+N\+T\+C\+H3}~(1 $<$$<$ 3)
\item 
\#define \hyperlink{group___p_i_n_i_n_t__18_x_x__43_x_x_gaeff8dc2ad86edbabd3b871c3c0676e9b}{P\+I\+N\+I\+N\+T\+C\+H4}~(1 $<$$<$ 4)
\item 
\#define \hyperlink{group___p_i_n_i_n_t__18_x_x__43_x_x_ga39cebaf09c7a9f77d607dbf344c53f82}{P\+I\+N\+I\+N\+T\+C\+H5}~(1 $<$$<$ 5)
\item 
\#define \hyperlink{group___p_i_n_i_n_t__18_x_x__43_x_x_gac067933ca09f529b57e1f6c9f55109ca}{P\+I\+N\+I\+N\+T\+C\+H6}~(1 $<$$<$ 6)
\item 
\#define \hyperlink{group___p_i_n_i_n_t__18_x_x__43_x_x_ga0f3c2aeafda4746d1c275164fd5dc832}{P\+I\+N\+I\+N\+T\+C\+H7}~(1 $<$$<$ 7)
\item 
\#define \hyperlink{group___p_i_n_i_n_t__18_x_x__43_x_x_ga8d78afc0f4b847de15629e9cd297fd72}{P\+I\+N\+I\+N\+T\+CH}(ch)~(1 $<$$<$ (ch))
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___p_i_n_i_n_t__18_x_x__43_x_x_ga7d5f017f430fbecd18810fa08e7baef0}{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Init} (\hyperlink{struct_l_p_c___p_i_n___i_n_t___t}{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T} $\ast$p\+P\+I\+N\+I\+NT)
\begin{DoxyCompactList}\small\item\em Initialize Pin interrupt block. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___p_i_n_i_n_t__18_x_x__43_x_x_gaffd71b90ad59df213ae6ce90a4687727}{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+De\+Init} (\hyperlink{struct_l_p_c___p_i_n___i_n_t___t}{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T} $\ast$p\+P\+I\+N\+I\+NT)
\begin{DoxyCompactList}\small\item\em De-\/\+Initialize Pin interrupt block. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___p_i_n_i_n_t__18_x_x__43_x_x_ga07505a16cf0d80d7dde607ebab062534}{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Set\+Pin\+Mode\+Edge} (\hyperlink{struct_l_p_c___p_i_n___i_n_t___t}{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T} $\ast$p\+P\+I\+N\+I\+NT, uint32\+\_\+t pins)
\begin{DoxyCompactList}\small\item\em Configure the pins as edge sensitive in Pin interrupt block. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___p_i_n_i_n_t__18_x_x__43_x_x_ga4a9efb559231903508b66858a43b552d}{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Set\+Pin\+Mode\+Level} (\hyperlink{struct_l_p_c___p_i_n___i_n_t___t}{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T} $\ast$p\+P\+I\+N\+I\+NT, uint32\+\_\+t pins)
\begin{DoxyCompactList}\small\item\em Configure the pins as level sensitive in Pin interrupt block. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{group___p_i_n_i_n_t__18_x_x__43_x_x_ga25520f739f79f23c523c02cc8376dc94}{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Get\+High\+Enabled} (\hyperlink{struct_l_p_c___p_i_n___i_n_t___t}{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T} $\ast$p\+P\+I\+N\+I\+NT)
\begin{DoxyCompactList}\small\item\em Return current P\+I\+N\+I\+NT rising edge or high level interrupt enable state. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___p_i_n_i_n_t__18_x_x__43_x_x_gaeb6881b3447233e72edca9abd87e8f13}{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Enable\+Int\+High} (\hyperlink{struct_l_p_c___p_i_n___i_n_t___t}{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T} $\ast$p\+P\+I\+N\+I\+NT, uint32\+\_\+t pins)
\begin{DoxyCompactList}\small\item\em Enable high edge/level P\+I\+N\+I\+NT interrupts for pins. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___p_i_n_i_n_t__18_x_x__43_x_x_ga9e337046dac41a61cfcfaa4059b403a9}{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Disable\+Int\+High} (\hyperlink{struct_l_p_c___p_i_n___i_n_t___t}{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T} $\ast$p\+P\+I\+N\+I\+NT, uint32\+\_\+t pins)
\begin{DoxyCompactList}\small\item\em Disable high edge/level P\+I\+N\+I\+NT interrupts for pins. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{group___p_i_n_i_n_t__18_x_x__43_x_x_gab1378b396f6d1ba5a192153b40504353}{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Get\+Low\+Enabled} (\hyperlink{struct_l_p_c___p_i_n___i_n_t___t}{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T} $\ast$p\+P\+I\+N\+I\+NT)
\begin{DoxyCompactList}\small\item\em Return current P\+I\+N\+I\+NT falling edge or low level interrupt enable state. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___p_i_n_i_n_t__18_x_x__43_x_x_ga314265e0674903dee85767e974b77b7d}{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Enable\+Int\+Low} (\hyperlink{struct_l_p_c___p_i_n___i_n_t___t}{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T} $\ast$p\+P\+I\+N\+I\+NT, uint32\+\_\+t pins)
\begin{DoxyCompactList}\small\item\em Enable low edge/level P\+I\+N\+I\+NT interrupts for pins. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___p_i_n_i_n_t__18_x_x__43_x_x_gaaf5ace298255f4720f545b39c1053389}{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Disable\+Int\+Low} (\hyperlink{struct_l_p_c___p_i_n___i_n_t___t}{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T} $\ast$p\+P\+I\+N\+I\+NT, uint32\+\_\+t pins)
\begin{DoxyCompactList}\small\item\em Disable low edge/level P\+I\+N\+I\+NT interrupts for pins. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{group___p_i_n_i_n_t__18_x_x__43_x_x_ga41e14d3b9450d31efea7c1c35081426b}{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Get\+Rise\+States} (\hyperlink{struct_l_p_c___p_i_n___i_n_t___t}{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T} $\ast$p\+P\+I\+N\+I\+NT)
\begin{DoxyCompactList}\small\item\em Return pin states that have a detected latched high edge (R\+I\+SE) state. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___p_i_n_i_n_t__18_x_x__43_x_x_ga66b7cbb3ab402c14cd89602820211f67}{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Clear\+Rise\+States} (\hyperlink{struct_l_p_c___p_i_n___i_n_t___t}{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T} $\ast$p\+P\+I\+N\+I\+NT, uint32\+\_\+t pins)
\begin{DoxyCompactList}\small\item\em Clears pin states that had a latched high edge (R\+I\+SE) state. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{group___p_i_n_i_n_t__18_x_x__43_x_x_ga71d71a0537b91ed76457a8f65165c4ec}{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Get\+Fall\+States} (\hyperlink{struct_l_p_c___p_i_n___i_n_t___t}{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T} $\ast$p\+P\+I\+N\+I\+NT)
\begin{DoxyCompactList}\small\item\em Return pin states that have a detected latched falling edge (F\+A\+LL) state. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___p_i_n_i_n_t__18_x_x__43_x_x_ga1290614d9a1761b3e926b3de79a4ca23}{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Clear\+Fall\+States} (\hyperlink{struct_l_p_c___p_i_n___i_n_t___t}{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T} $\ast$p\+P\+I\+N\+I\+NT, uint32\+\_\+t pins)
\begin{DoxyCompactList}\small\item\em Clears pin states that had a latched falling edge (F\+A\+LL) state. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{group___p_i_n_i_n_t__18_x_x__43_x_x_ga0c5e739048c5033c2d4020520100856c}{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Get\+Int\+Status} (\hyperlink{struct_l_p_c___p_i_n___i_n_t___t}{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T} $\ast$p\+P\+I\+N\+I\+NT)
\begin{DoxyCompactList}\small\item\em Get interrupt status from Pin interrupt block. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___p_i_n_i_n_t__18_x_x__43_x_x_ga0a1d6ec4462429278d065017109c8634}{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Clear\+Int\+Status} (\hyperlink{struct_l_p_c___p_i_n___i_n_t___t}{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T} $\ast$p\+P\+I\+N\+I\+NT, uint32\+\_\+t pins)
\begin{DoxyCompactList}\small\item\em Clear interrupt status in Pin interrupt block. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___p_i_n_i_n_t__18_x_x__43_x_x_ga8d78afc0f4b847de15629e9cd297fd72}\label{group___p_i_n_i_n_t__18_x_x__43_x_x_ga8d78afc0f4b847de15629e9cd297fd72}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver}!P\+I\+N\+I\+N\+T\+CH@{P\+I\+N\+I\+N\+T\+CH}}
\index{P\+I\+N\+I\+N\+T\+CH@{P\+I\+N\+I\+N\+T\+CH}!C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver}}
\subsubsection{\texorpdfstring{P\+I\+N\+I\+N\+T\+CH}{PININTCH}}
{\footnotesize\ttfamily \#define P\+I\+N\+I\+N\+T\+CH(\begin{DoxyParamCaption}\item[{}]{ch }\end{DoxyParamCaption})~(1 $<$$<$ (ch))}



Definition at line 72 of file pinint\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___p_i_n_i_n_t__18_x_x__43_x_x_gaba419aacec8ac614ec6d121e05bf79cd}\label{group___p_i_n_i_n_t__18_x_x__43_x_x_gaba419aacec8ac614ec6d121e05bf79cd}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver}!P\+I\+N\+I\+N\+T\+C\+H0@{P\+I\+N\+I\+N\+T\+C\+H0}}
\index{P\+I\+N\+I\+N\+T\+C\+H0@{P\+I\+N\+I\+N\+T\+C\+H0}!C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver}}
\subsubsection{\texorpdfstring{P\+I\+N\+I\+N\+T\+C\+H0}{PININTCH0}}
{\footnotesize\ttfamily \#define P\+I\+N\+I\+N\+T\+C\+H0~(1 $<$$<$ 0)}

L\+P\+C18xx/43xx Pin Interrupt channel values 

Definition at line 64 of file pinint\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___p_i_n_i_n_t__18_x_x__43_x_x_gae8f33cd2dabaa92a5e3dd4d8dbe5f6ed}\label{group___p_i_n_i_n_t__18_x_x__43_x_x_gae8f33cd2dabaa92a5e3dd4d8dbe5f6ed}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver}!P\+I\+N\+I\+N\+T\+C\+H1@{P\+I\+N\+I\+N\+T\+C\+H1}}
\index{P\+I\+N\+I\+N\+T\+C\+H1@{P\+I\+N\+I\+N\+T\+C\+H1}!C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver}}
\subsubsection{\texorpdfstring{P\+I\+N\+I\+N\+T\+C\+H1}{PININTCH1}}
{\footnotesize\ttfamily \#define P\+I\+N\+I\+N\+T\+C\+H1~(1 $<$$<$ 1)}



Definition at line 65 of file pinint\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___p_i_n_i_n_t__18_x_x__43_x_x_gaabd4245998a4e0c9ee040916b8b5c62f}\label{group___p_i_n_i_n_t__18_x_x__43_x_x_gaabd4245998a4e0c9ee040916b8b5c62f}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver}!P\+I\+N\+I\+N\+T\+C\+H2@{P\+I\+N\+I\+N\+T\+C\+H2}}
\index{P\+I\+N\+I\+N\+T\+C\+H2@{P\+I\+N\+I\+N\+T\+C\+H2}!C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver}}
\subsubsection{\texorpdfstring{P\+I\+N\+I\+N\+T\+C\+H2}{PININTCH2}}
{\footnotesize\ttfamily \#define P\+I\+N\+I\+N\+T\+C\+H2~(1 $<$$<$ 2)}



Definition at line 66 of file pinint\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___p_i_n_i_n_t__18_x_x__43_x_x_ga83ffe2314036836a570861fdfb983e75}\label{group___p_i_n_i_n_t__18_x_x__43_x_x_ga83ffe2314036836a570861fdfb983e75}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver}!P\+I\+N\+I\+N\+T\+C\+H3@{P\+I\+N\+I\+N\+T\+C\+H3}}
\index{P\+I\+N\+I\+N\+T\+C\+H3@{P\+I\+N\+I\+N\+T\+C\+H3}!C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver}}
\subsubsection{\texorpdfstring{P\+I\+N\+I\+N\+T\+C\+H3}{PININTCH3}}
{\footnotesize\ttfamily \#define P\+I\+N\+I\+N\+T\+C\+H3~(1 $<$$<$ 3)}



Definition at line 67 of file pinint\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___p_i_n_i_n_t__18_x_x__43_x_x_gaeff8dc2ad86edbabd3b871c3c0676e9b}\label{group___p_i_n_i_n_t__18_x_x__43_x_x_gaeff8dc2ad86edbabd3b871c3c0676e9b}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver}!P\+I\+N\+I\+N\+T\+C\+H4@{P\+I\+N\+I\+N\+T\+C\+H4}}
\index{P\+I\+N\+I\+N\+T\+C\+H4@{P\+I\+N\+I\+N\+T\+C\+H4}!C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver}}
\subsubsection{\texorpdfstring{P\+I\+N\+I\+N\+T\+C\+H4}{PININTCH4}}
{\footnotesize\ttfamily \#define P\+I\+N\+I\+N\+T\+C\+H4~(1 $<$$<$ 4)}



Definition at line 68 of file pinint\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___p_i_n_i_n_t__18_x_x__43_x_x_ga39cebaf09c7a9f77d607dbf344c53f82}\label{group___p_i_n_i_n_t__18_x_x__43_x_x_ga39cebaf09c7a9f77d607dbf344c53f82}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver}!P\+I\+N\+I\+N\+T\+C\+H5@{P\+I\+N\+I\+N\+T\+C\+H5}}
\index{P\+I\+N\+I\+N\+T\+C\+H5@{P\+I\+N\+I\+N\+T\+C\+H5}!C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver}}
\subsubsection{\texorpdfstring{P\+I\+N\+I\+N\+T\+C\+H5}{PININTCH5}}
{\footnotesize\ttfamily \#define P\+I\+N\+I\+N\+T\+C\+H5~(1 $<$$<$ 5)}



Definition at line 69 of file pinint\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___p_i_n_i_n_t__18_x_x__43_x_x_gac067933ca09f529b57e1f6c9f55109ca}\label{group___p_i_n_i_n_t__18_x_x__43_x_x_gac067933ca09f529b57e1f6c9f55109ca}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver}!P\+I\+N\+I\+N\+T\+C\+H6@{P\+I\+N\+I\+N\+T\+C\+H6}}
\index{P\+I\+N\+I\+N\+T\+C\+H6@{P\+I\+N\+I\+N\+T\+C\+H6}!C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver}}
\subsubsection{\texorpdfstring{P\+I\+N\+I\+N\+T\+C\+H6}{PININTCH6}}
{\footnotesize\ttfamily \#define P\+I\+N\+I\+N\+T\+C\+H6~(1 $<$$<$ 6)}



Definition at line 70 of file pinint\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___p_i_n_i_n_t__18_x_x__43_x_x_ga0f3c2aeafda4746d1c275164fd5dc832}\label{group___p_i_n_i_n_t__18_x_x__43_x_x_ga0f3c2aeafda4746d1c275164fd5dc832}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver}!P\+I\+N\+I\+N\+T\+C\+H7@{P\+I\+N\+I\+N\+T\+C\+H7}}
\index{P\+I\+N\+I\+N\+T\+C\+H7@{P\+I\+N\+I\+N\+T\+C\+H7}!C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver}}
\subsubsection{\texorpdfstring{P\+I\+N\+I\+N\+T\+C\+H7}{PININTCH7}}
{\footnotesize\ttfamily \#define P\+I\+N\+I\+N\+T\+C\+H7~(1 $<$$<$ 7)}



Definition at line 71 of file pinint\+\_\+18xx\+\_\+43xx.\+h.



\subsection{Function Documentation}
\mbox{\Hypertarget{group___p_i_n_i_n_t__18_x_x__43_x_x_ga1290614d9a1761b3e926b3de79a4ca23}\label{group___p_i_n_i_n_t__18_x_x__43_x_x_ga1290614d9a1761b3e926b3de79a4ca23}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver}!Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Clear\+Fall\+States@{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Clear\+Fall\+States}}
\index{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Clear\+Fall\+States@{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Clear\+Fall\+States}!C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Clear\+Fall\+States()}{Chip\_PININT\_ClearFallStates()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Clear\+Fall\+States (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___p_i_n___i_n_t___t}{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T} $\ast$}]{p\+P\+I\+N\+I\+NT,  }\item[{uint32\+\_\+t}]{pins }\end{DoxyParamCaption})}



Clears pin states that had a latched falling edge (F\+A\+LL) state. 


\begin{DoxyParams}{Parameters}
{\em p\+P\+I\+N\+I\+NT} & \+: The base address of Pin interrupt block \\
\hline
{\em pins} & \+: Pins with latched states to clear \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 218 of file pinint\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___p_i_n_i_n_t__18_x_x__43_x_x_ga0a1d6ec4462429278d065017109c8634}\label{group___p_i_n_i_n_t__18_x_x__43_x_x_ga0a1d6ec4462429278d065017109c8634}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver}!Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Clear\+Int\+Status@{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Clear\+Int\+Status}}
\index{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Clear\+Int\+Status@{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Clear\+Int\+Status}!C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Clear\+Int\+Status()}{Chip\_PININT\_ClearIntStatus()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Clear\+Int\+Status (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___p_i_n___i_n_t___t}{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T} $\ast$}]{p\+P\+I\+N\+I\+NT,  }\item[{uint32\+\_\+t}]{pins }\end{DoxyParamCaption})}



Clear interrupt status in Pin interrupt block. 


\begin{DoxyParams}{Parameters}
{\em p\+P\+I\+N\+I\+NT} & \+: The base address of Pin interrupt block \\
\hline
{\em pins} & \+: Pin interrupts to clear (O\+Red value of P\+I\+N\+I\+N\+T\+C\+H$\ast$) \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 239 of file pinint\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___p_i_n_i_n_t__18_x_x__43_x_x_ga66b7cbb3ab402c14cd89602820211f67}\label{group___p_i_n_i_n_t__18_x_x__43_x_x_ga66b7cbb3ab402c14cd89602820211f67}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver}!Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Clear\+Rise\+States@{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Clear\+Rise\+States}}
\index{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Clear\+Rise\+States@{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Clear\+Rise\+States}!C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Clear\+Rise\+States()}{Chip\_PININT\_ClearRiseStates()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Clear\+Rise\+States (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___p_i_n___i_n_t___t}{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T} $\ast$}]{p\+P\+I\+N\+I\+NT,  }\item[{uint32\+\_\+t}]{pins }\end{DoxyParamCaption})}



Clears pin states that had a latched high edge (R\+I\+SE) state. 


\begin{DoxyParams}{Parameters}
{\em p\+P\+I\+N\+I\+NT} & \+: The base address of Pin interrupt block \\
\hline
{\em pins} & \+: Pins with latched states to clear \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 197 of file pinint\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___p_i_n_i_n_t__18_x_x__43_x_x_gaffd71b90ad59df213ae6ce90a4687727}\label{group___p_i_n_i_n_t__18_x_x__43_x_x_gaffd71b90ad59df213ae6ce90a4687727}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver}!Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+De\+Init@{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+De\+Init}}
\index{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+De\+Init@{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+De\+Init}!C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+De\+Init()}{Chip\_PININT\_DeInit()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+De\+Init (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___p_i_n___i_n_t___t}{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T} $\ast$}]{p\+P\+I\+N\+I\+NT }\end{DoxyParamCaption})}



De-\/\+Initialize Pin interrupt block. 


\begin{DoxyParams}{Parameters}
{\em p\+P\+I\+N\+I\+NT} & \+: The base address of Pin interrupt block \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 87 of file pinint\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___p_i_n_i_n_t__18_x_x__43_x_x_ga9e337046dac41a61cfcfaa4059b403a9}\label{group___p_i_n_i_n_t__18_x_x__43_x_x_ga9e337046dac41a61cfcfaa4059b403a9}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver}!Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Disable\+Int\+High@{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Disable\+Int\+High}}
\index{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Disable\+Int\+High@{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Disable\+Int\+High}!C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Disable\+Int\+High()}{Chip\_PININT\_DisableIntHigh()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Disable\+Int\+High (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___p_i_n___i_n_t___t}{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T} $\ast$}]{p\+P\+I\+N\+I\+NT,  }\item[{uint32\+\_\+t}]{pins }\end{DoxyParamCaption})}



Disable high edge/level P\+I\+N\+I\+NT interrupts for pins. 


\begin{DoxyParams}{Parameters}
{\em p\+P\+I\+N\+I\+NT} & \+: The base address of Pin interrupt block \\
\hline
{\em pins} & \+: Pins to disable (O\+Red value of P\+I\+N\+I\+N\+T\+C\+H$\ast$) \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 141 of file pinint\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___p_i_n_i_n_t__18_x_x__43_x_x_gaaf5ace298255f4720f545b39c1053389}\label{group___p_i_n_i_n_t__18_x_x__43_x_x_gaaf5ace298255f4720f545b39c1053389}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver}!Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Disable\+Int\+Low@{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Disable\+Int\+Low}}
\index{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Disable\+Int\+Low@{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Disable\+Int\+Low}!C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Disable\+Int\+Low()}{Chip\_PININT\_DisableIntLow()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Disable\+Int\+Low (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___p_i_n___i_n_t___t}{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T} $\ast$}]{p\+P\+I\+N\+I\+NT,  }\item[{uint32\+\_\+t}]{pins }\end{DoxyParamCaption})}



Disable low edge/level P\+I\+N\+I\+NT interrupts for pins. 


\begin{DoxyParams}{Parameters}
{\em p\+P\+I\+N\+I\+NT} & \+: The base address of Pin interrupt block \\
\hline
{\em pins} & \+: Pins to disable (O\+Red value of P\+I\+N\+I\+N\+T\+C\+H$\ast$) \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 176 of file pinint\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___p_i_n_i_n_t__18_x_x__43_x_x_gaeb6881b3447233e72edca9abd87e8f13}\label{group___p_i_n_i_n_t__18_x_x__43_x_x_gaeb6881b3447233e72edca9abd87e8f13}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver}!Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Enable\+Int\+High@{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Enable\+Int\+High}}
\index{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Enable\+Int\+High@{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Enable\+Int\+High}!C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Enable\+Int\+High()}{Chip\_PININT\_EnableIntHigh()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Enable\+Int\+High (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___p_i_n___i_n_t___t}{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T} $\ast$}]{p\+P\+I\+N\+I\+NT,  }\item[{uint32\+\_\+t}]{pins }\end{DoxyParamCaption})}



Enable high edge/level P\+I\+N\+I\+NT interrupts for pins. 


\begin{DoxyParams}{Parameters}
{\em p\+P\+I\+N\+I\+NT} & \+: The base address of Pin interrupt block \\
\hline
{\em pins} & \+: Pins to enable (O\+Red value of P\+I\+N\+I\+N\+T\+C\+H$\ast$) \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 130 of file pinint\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___p_i_n_i_n_t__18_x_x__43_x_x_ga314265e0674903dee85767e974b77b7d}\label{group___p_i_n_i_n_t__18_x_x__43_x_x_ga314265e0674903dee85767e974b77b7d}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver}!Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Enable\+Int\+Low@{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Enable\+Int\+Low}}
\index{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Enable\+Int\+Low@{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Enable\+Int\+Low}!C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Enable\+Int\+Low()}{Chip\_PININT\_EnableIntLow()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Enable\+Int\+Low (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___p_i_n___i_n_t___t}{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T} $\ast$}]{p\+P\+I\+N\+I\+NT,  }\item[{uint32\+\_\+t}]{pins }\end{DoxyParamCaption})}



Enable low edge/level P\+I\+N\+I\+NT interrupts for pins. 


\begin{DoxyParams}{Parameters}
{\em p\+P\+I\+N\+I\+NT} & \+: The base address of Pin interrupt block \\
\hline
{\em pins} & \+: Pins to enable (O\+Red value of P\+I\+N\+I\+N\+T\+C\+H$\ast$) \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 165 of file pinint\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___p_i_n_i_n_t__18_x_x__43_x_x_ga71d71a0537b91ed76457a8f65165c4ec}\label{group___p_i_n_i_n_t__18_x_x__43_x_x_ga71d71a0537b91ed76457a8f65165c4ec}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver}!Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Get\+Fall\+States@{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Get\+Fall\+States}}
\index{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Get\+Fall\+States@{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Get\+Fall\+States}!C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Get\+Fall\+States()}{Chip\_PININT\_GetFallStates()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Get\+Fall\+States (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___p_i_n___i_n_t___t}{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T} $\ast$}]{p\+P\+I\+N\+I\+NT }\end{DoxyParamCaption})}



Return pin states that have a detected latched falling edge (F\+A\+LL) state. 


\begin{DoxyParams}{Parameters}
{\em p\+P\+I\+N\+I\+NT} & \+: The base address of Pin interrupt block \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
P\+I\+N\+I\+NT states (bit n = high) with a latched rise state detected 
\end{DoxyReturn}


Definition at line 207 of file pinint\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___p_i_n_i_n_t__18_x_x__43_x_x_ga25520f739f79f23c523c02cc8376dc94}\label{group___p_i_n_i_n_t__18_x_x__43_x_x_ga25520f739f79f23c523c02cc8376dc94}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver}!Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Get\+High\+Enabled@{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Get\+High\+Enabled}}
\index{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Get\+High\+Enabled@{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Get\+High\+Enabled}!C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Get\+High\+Enabled()}{Chip\_PININT\_GetHighEnabled()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Get\+High\+Enabled (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___p_i_n___i_n_t___t}{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T} $\ast$}]{p\+P\+I\+N\+I\+NT }\end{DoxyParamCaption})}



Return current P\+I\+N\+I\+NT rising edge or high level interrupt enable state. 


\begin{DoxyParams}{Parameters}
{\em p\+P\+I\+N\+I\+NT} & \+: The base address of Pin interrupt block \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
A bifield containing the high edge/level interrupt enables for each interrupt. Bit 0 = P\+I\+N\+I\+N\+T0, 1 = P\+I\+N\+I\+N\+T1, etc. For each bit, a 0 means the high edge/level interrupt is disabled, while a 1 means it\textquotesingle{}s enabled. 
\end{DoxyReturn}


Definition at line 119 of file pinint\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___p_i_n_i_n_t__18_x_x__43_x_x_ga0c5e739048c5033c2d4020520100856c}\label{group___p_i_n_i_n_t__18_x_x__43_x_x_ga0c5e739048c5033c2d4020520100856c}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver}!Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Get\+Int\+Status@{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Get\+Int\+Status}}
\index{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Get\+Int\+Status@{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Get\+Int\+Status}!C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Get\+Int\+Status()}{Chip\_PININT\_GetIntStatus()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Get\+Int\+Status (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___p_i_n___i_n_t___t}{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T} $\ast$}]{p\+P\+I\+N\+I\+NT }\end{DoxyParamCaption})}



Get interrupt status from Pin interrupt block. 


\begin{DoxyParams}{Parameters}
{\em p\+P\+I\+N\+I\+NT} & \+: The base address of Pin interrupt block \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Interrupt status (bit n for P\+I\+N\+I\+N\+Tn = high means interrupt ie pending) 
\end{DoxyReturn}


Definition at line 228 of file pinint\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___p_i_n_i_n_t__18_x_x__43_x_x_gab1378b396f6d1ba5a192153b40504353}\label{group___p_i_n_i_n_t__18_x_x__43_x_x_gab1378b396f6d1ba5a192153b40504353}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver}!Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Get\+Low\+Enabled@{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Get\+Low\+Enabled}}
\index{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Get\+Low\+Enabled@{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Get\+Low\+Enabled}!C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Get\+Low\+Enabled()}{Chip\_PININT\_GetLowEnabled()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Get\+Low\+Enabled (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___p_i_n___i_n_t___t}{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T} $\ast$}]{p\+P\+I\+N\+I\+NT }\end{DoxyParamCaption})}



Return current P\+I\+N\+I\+NT falling edge or low level interrupt enable state. 


\begin{DoxyParams}{Parameters}
{\em p\+P\+I\+N\+I\+NT} & \+: The base address of Pin interrupt block \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
A bifield containing the low edge/level interrupt enables for each interrupt. Bit 0 = P\+I\+N\+I\+N\+T0, 1 = P\+I\+N\+I\+N\+T1, etc. For each bit, a 0 means the low edge/level interrupt is disabled, while a 1 means it\textquotesingle{}s enabled. 
\end{DoxyReturn}


Definition at line 154 of file pinint\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___p_i_n_i_n_t__18_x_x__43_x_x_ga41e14d3b9450d31efea7c1c35081426b}\label{group___p_i_n_i_n_t__18_x_x__43_x_x_ga41e14d3b9450d31efea7c1c35081426b}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver}!Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Get\+Rise\+States@{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Get\+Rise\+States}}
\index{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Get\+Rise\+States@{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Get\+Rise\+States}!C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Get\+Rise\+States()}{Chip\_PININT\_GetRiseStates()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Get\+Rise\+States (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___p_i_n___i_n_t___t}{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T} $\ast$}]{p\+P\+I\+N\+I\+NT }\end{DoxyParamCaption})}



Return pin states that have a detected latched high edge (R\+I\+SE) state. 


\begin{DoxyParams}{Parameters}
{\em p\+P\+I\+N\+I\+NT} & \+: The base address of Pin interrupt block \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
P\+I\+N\+I\+NT states (bit n = high) with a latched rise state detected 
\end{DoxyReturn}


Definition at line 186 of file pinint\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___p_i_n_i_n_t__18_x_x__43_x_x_ga7d5f017f430fbecd18810fa08e7baef0}\label{group___p_i_n_i_n_t__18_x_x__43_x_x_ga7d5f017f430fbecd18810fa08e7baef0}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver}!Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Init@{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Init}}
\index{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Init@{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Init}!C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Init()}{Chip\_PININT\_Init()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Init (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___p_i_n___i_n_t___t}{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T} $\ast$}]{p\+P\+I\+N\+I\+NT }\end{DoxyParamCaption})}



Initialize Pin interrupt block. 


\begin{DoxyParams}{Parameters}
{\em p\+P\+I\+N\+I\+NT} & \+: The base address of Pin interrupt block \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
This function should be used after the \hyperlink{group___g_p_i_o__18_x_x__43_x_x_gad799db2a825ded50fc7998f228db1b24}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Init()} function. 
\end{DoxyNote}


Definition at line 80 of file pinint\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___p_i_n_i_n_t__18_x_x__43_x_x_ga07505a16cf0d80d7dde607ebab062534}\label{group___p_i_n_i_n_t__18_x_x__43_x_x_ga07505a16cf0d80d7dde607ebab062534}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver}!Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Set\+Pin\+Mode\+Edge@{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Set\+Pin\+Mode\+Edge}}
\index{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Set\+Pin\+Mode\+Edge@{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Set\+Pin\+Mode\+Edge}!C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Set\+Pin\+Mode\+Edge()}{Chip\_PININT\_SetPinModeEdge()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Set\+Pin\+Mode\+Edge (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___p_i_n___i_n_t___t}{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T} $\ast$}]{p\+P\+I\+N\+I\+NT,  }\item[{uint32\+\_\+t}]{pins }\end{DoxyParamCaption})}



Configure the pins as edge sensitive in Pin interrupt block. 


\begin{DoxyParams}{Parameters}
{\em p\+P\+I\+N\+I\+NT} & \+: The base address of Pin interrupt block \\
\hline
{\em pins} & \+: Pins (O\+Red value of P\+I\+N\+I\+N\+T\+C\+H$\ast$) \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 95 of file pinint\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___p_i_n_i_n_t__18_x_x__43_x_x_ga4a9efb559231903508b66858a43b552d}\label{group___p_i_n_i_n_t__18_x_x__43_x_x_ga4a9efb559231903508b66858a43b552d}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver}!Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Set\+Pin\+Mode\+Level@{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Set\+Pin\+Mode\+Level}}
\index{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Set\+Pin\+Mode\+Level@{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Set\+Pin\+Mode\+Level}!C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Set\+Pin\+Mode\+Level()}{Chip\_PININT\_SetPinModeLevel()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+P\+I\+N\+I\+N\+T\+\_\+\+Set\+Pin\+Mode\+Level (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___p_i_n___i_n_t___t}{L\+P\+C\+\_\+\+P\+I\+N\+\_\+\+I\+N\+T\+\_\+T} $\ast$}]{p\+P\+I\+N\+I\+NT,  }\item[{uint32\+\_\+t}]{pins }\end{DoxyParamCaption})}



Configure the pins as level sensitive in Pin interrupt block. 


\begin{DoxyParams}{Parameters}
{\em p\+P\+I\+N\+I\+NT} & \+: The base address of Pin interrupt block \\
\hline
{\em pins} & \+: Pins (O\+Red value of P\+I\+N\+I\+N\+T\+C\+H$\ast$) \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 106 of file pinint\+\_\+18xx\+\_\+43xx.\+h.

