#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000025dcfb32b50 .scope module, "riscv_pipeline_tb" "riscv_pipeline_tb" 2 3;
 .timescale -9 -12;
v0000025dcfbac440_0 .var "clock", 0 0;
v0000025dcfbaaf00_0 .var "ligar", 0 0;
v0000025dcfbab5e0_0 .var "reset", 0 0;
S_0000025dcfb32ce0 .scope module, "DUT" "riscv_pipeline" 2 11, 3 1 0, S_0000025dcfb32b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ligar";
L_0000025dcfbb3ff8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025dcfba9f60_0 .net/2u *"_ivl_0", 31 0, L_0000025dcfbb3ff8;  1 drivers
v0000025dcfbaa640_0 .net "alu_result_ex_mem", 31 0, v0000025dcfa6f6a0_0;  1 drivers
v0000025dcfba8160_0 .net "clock", 0 0, v0000025dcfbac440_0;  1 drivers
v0000025dcfbaa000_0 .net "flag_beq_ex_mem", 0 0, v0000025dcfb7f1c0_0;  1 drivers
v0000025dcfbaa0a0_0 .net "forward_alu_ex_mem", 31 0, L_0000025dcfadcb20;  1 drivers
v0000025dcfba8980_0 .net "forward_ex_mem_reg_rd", 4 0, L_0000025dcfadd0d0;  1 drivers
v0000025dcfbaa140_0 .net "forward_ex_mem_reg_write", 0 0, L_0000025dcfadc880;  1 drivers
v0000025dcfbaa320_0 .net "forward_mem_wb_reg_rd", 4 0, L_0000025dcfadcc00;  1 drivers
v0000025dcfbaa1e0_0 .net "forward_mem_wb_reg_write", 0 0, L_0000025dcfadcc70;  1 drivers
v0000025dcfba8020_0 .net "ligar", 0 0, v0000025dcfbaaf00_0;  1 drivers
v0000025dcfba82a0_0 .net "mux2_result_ex_mem", 31 0, L_0000025dcfadc7a0;  1 drivers
v0000025dcfba8700_0 .net "reg_rd_ex_mem", 4 0, v0000025dcfb80a20_0;  1 drivers
v0000025dcfbabcc0_0 .net "reset", 0 0, v0000025dcfbab5e0_0;  1 drivers
v0000025dcfbaab40_0 .net "s_IF_flush", 0 0, L_0000025dcfaf7c30;  1 drivers
v0000025dcfbac260_0 .net "s_addr_rs1", 4 0, v0000025dcfb8e930_0;  1 drivers
v0000025dcfbac300_0 .net "s_addr_rs2", 4 0, v0000025dcfb8df30_0;  1 drivers
v0000025dcfbab7c0_0 .net "s_addr_rsd_id_ex", 4 0, v0000025dcfb8e390_0;  1 drivers
v0000025dcfbab900_0 .net "s_aluOp", 1 0, v0000025dcfb8f470_0;  1 drivers
v0000025dcfbabb80_0 .net "s_aluSrc", 0 0, v0000025dcfb8ea70_0;  1 drivers
v0000025dcfbabf40_0 .net "s_alu_data_mem_wb", 31 0, L_0000025dcfc0fdc0;  1 drivers
v0000025dcfbab2c0_0 .net "s_alu_result_mem_wb", 31 0, v0000025dcfba6ef0_0;  1 drivers
v0000025dcfbabc20_0 .net "s_beq_instruction_ex_mem", 0 0, v0000025dcfae7750_0;  1 drivers
v0000025dcfbaabe0_0 .net "s_beq_instruction_id_ex", 0 0, v0000025dcfb8f0b0_0;  1 drivers
v0000025dcfbabea0_0 .net "s_funct3", 2 0, v0000025dcfb8eb10_0;  1 drivers
v0000025dcfbab9a0_0 .net "s_funct7", 6 0, v0000025dcfb8e6b0_0;  1 drivers
v0000025dcfbace40_0 .net "s_immediate", 31 0, v0000025dcfb8e9d0_0;  1 drivers
v0000025dcfbab360_0 .net "s_instruction", 31 0, v0000025dcfba4470_0;  1 drivers
v0000025dcfbac760_0 .net "s_load_if_id_register", 0 0, v0000025dcfb8d2b0_0;  1 drivers
v0000025dcfbac800_0 .net "s_load_pc", 0 0, v0000025dcfb8d7b0_0;  1 drivers
v0000025dcfbabd60_0 .net "s_mem_read_ex_mem", 0 0, v0000025dcfb80480_0;  1 drivers
v0000025dcfbac8a0_0 .net "s_mem_read_id_ex", 0 0, v0000025dcfb8f6f0_0;  1 drivers
v0000025dcfbab540_0 .net "s_mem_to_reg_ex_mem", 0 0, L_0000025dcfadcf10;  1 drivers
v0000025dcfbacd00_0 .net "s_mem_to_reg_id_ex", 0 0, v0000025dcfb8f150_0;  1 drivers
v0000025dcfbaba40_0 .net "s_mem_to_reg_mem_wb", 0 0, v0000025dcfba78f0_0;  1 drivers
o0000025dcfb338f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000025dcfbaac80_0 .net "s_mem_write_ex_mem", 0 0, o0000025dcfb338f8;  0 drivers
v0000025dcfbab180_0 .net "s_mem_write_id_ex", 0 0, v0000025dcfb8d710_0;  1 drivers
v0000025dcfbacda0_0 .net "s_mux_IF", 0 0, L_0000025dcfaf7610;  1 drivers
v0000025dcfbac620_0 .net "s_pcSrc", 0 0, L_0000025dcfc107c0;  1 drivers
v0000025dcfbaad20_0 .net "s_pc_branch_value", 31 0, L_0000025dcfbafaa0;  1 drivers
v0000025dcfbac940_0 .net "s_pc_branch_value_IF", 31 0, L_0000025dcfbaafa0;  1 drivers
v0000025dcfbac3a0_0 .net "s_pc_value", 31 0, v0000025dcfba5190_0;  1 drivers
v0000025dcfbab220_0 .net "s_rd_ex", 4 0, L_0000025dcfaf88e0;  1 drivers
v0000025dcfbabae0_0 .net "s_read_data_mem_wb", 31 0, v0000025dcfba68b0_0;  1 drivers
v0000025dcfbaadc0_0 .net "s_reg_a", 31 0, v0000025dcfb8f5b0_0;  1 drivers
v0000025dcfbaa960_0 .net "s_reg_b", 31 0, v0000025dcfb8d8f0_0;  1 drivers
v0000025dcfbac9e0_0 .net "s_reg_rb_mem_wb", 4 0, v0000025dcfba7030_0;  1 drivers
v0000025dcfbabfe0_0 .net "s_reg_write_ex_mem", 0 0, v0000025dcfb80160_0;  1 drivers
v0000025dcfbabe00_0 .net "s_reg_write_id_ex", 0 0, v0000025dcfb8de90_0;  1 drivers
v0000025dcfbaae60_0 .net "s_reg_write_mem_wb", 0 0, L_0000025dcfc0f8c0;  1 drivers
L_0000025dcfbaafa0 .functor MUXZ 32, L_0000025dcfbafaa0, L_0000025dcfbb3ff8, v0000025dcfbaaf00_0, C4<>;
S_0000025dcf98d950 .scope module, "EX_stage" "EX" 3 120, 4 8 0, S_0000025dcfb32ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "reg_a_in";
    .port_info 3 /INPUT 32 "reg_b_in";
    .port_info 4 /INPUT 1 "mem_to_reg_in";
    .port_info 5 /INPUT 1 "reg_write_in";
    .port_info 6 /INPUT 1 "mem_read_in";
    .port_info 7 /INPUT 1 "mem_write_in";
    .port_info 8 /INPUT 1 "beq_instruction_in";
    .port_info 9 /INPUT 1 "aluSrc_in";
    .port_info 10 /INPUT 2 "aluOp_in";
    .port_info 11 /INPUT 7 "funct7_in";
    .port_info 12 /INPUT 3 "funct3_in";
    .port_info 13 /INPUT 5 "reg_rs1_in";
    .port_info 14 /INPUT 5 "reg_rs2_in";
    .port_info 15 /INPUT 5 "reg_rd_in";
    .port_info 16 /INPUT 32 "immediate_in";
    .port_info 17 /INPUT 5 "ex_mem_reg_rd";
    .port_info 18 /INPUT 1 "ex_mem_reg_write";
    .port_info 19 /INPUT 5 "mem_wb_reg_rd";
    .port_info 20 /INPUT 1 "mem_wb_reg_write";
    .port_info 21 /INPUT 32 "alu_ex_mem";
    .port_info 22 /INPUT 32 "alu_data_mem_wb";
    .port_info 23 /OUTPUT 1 "mem_to_reg_out";
    .port_info 24 /OUTPUT 1 "reg_write_out";
    .port_info 25 /OUTPUT 1 "mem_read_out";
    .port_info 26 /OUTPUT 1 "mem_write_out";
    .port_info 27 /OUTPUT 1 "beq_instruction_out";
    .port_info 28 /OUTPUT 5 "rd_ex";
    .port_info 29 /OUTPUT 32 "alu_result_out";
    .port_info 30 /OUTPUT 32 "mux2_result_out";
    .port_info 31 /OUTPUT 5 "reg_rd_out";
    .port_info 32 /OUTPUT 1 "flag_beq_out";
L_0000025dcfaf88e0 .functor BUFZ 5, v0000025dcfb8e390_0, C4<00000>, C4<00000>, C4<00000>;
v0000025dcfb89000_0 .net "aluOp_in", 1 0, v0000025dcfb8f470_0;  alias, 1 drivers
v0000025dcfb8a720_0 .net "aluSrc_in", 0 0, v0000025dcfb8ea70_0;  alias, 1 drivers
v0000025dcfb890a0_0 .net "alu_data_mem_wb", 31 0, L_0000025dcfc0fdc0;  alias, 1 drivers
v0000025dcfb896e0_0 .net "alu_ex_mem", 31 0, L_0000025dcfadcb20;  alias, 1 drivers
v0000025dcfb89aa0_0 .net "alu_result", 31 0, L_0000025dcfc0fa00;  1 drivers
v0000025dcfb8b650_0 .net "alu_result_out", 31 0, v0000025dcfa6f6a0_0;  alias, 1 drivers
v0000025dcfb8b1f0_0 .net "beq_instruction_in", 0 0, v0000025dcfb8f0b0_0;  alias, 1 drivers
v0000025dcfb8c0f0_0 .net "beq_instruction_out", 0 0, v0000025dcfae7750_0;  alias, 1 drivers
v0000025dcfb8cd70_0 .net "clock", 0 0, v0000025dcfbac440_0;  alias, 1 drivers
v0000025dcfb8be70_0 .net "ex_mem_reg_rd", 4 0, L_0000025dcfadd0d0;  alias, 1 drivers
v0000025dcfb8c9b0_0 .net "ex_mem_reg_write", 0 0, L_0000025dcfadc880;  alias, 1 drivers
v0000025dcfb8c7d0_0 .net "flag_beq", 0 0, L_0000025dcfc0f1e0;  1 drivers
v0000025dcfb8c870_0 .net "flag_beq_out", 0 0, v0000025dcfb7f1c0_0;  alias, 1 drivers
v0000025dcfb8c910_0 .net "forwardA", 1 0, L_0000025dcfc102c0;  1 drivers
v0000025dcfb8b6f0_0 .net "forwardB", 1 0, L_0000025dcfc10a40;  1 drivers
v0000025dcfb8b970_0 .net "funct3_in", 2 0, v0000025dcfb8eb10_0;  alias, 1 drivers
v0000025dcfb8ce10_0 .net "funct7_in", 6 0, v0000025dcfb8e6b0_0;  alias, 1 drivers
v0000025dcfb8ca50_0 .net "immediate_in", 31 0, v0000025dcfb8e9d0_0;  alias, 1 drivers
v0000025dcfb8ccd0_0 .net "mem_read_in", 0 0, v0000025dcfb8f6f0_0;  alias, 1 drivers
v0000025dcfb8c730_0 .net "mem_read_out", 0 0, v0000025dcfb80480_0;  alias, 1 drivers
v0000025dcfb8cc30_0 .net "mem_to_reg_in", 0 0, v0000025dcfb8f150_0;  alias, 1 drivers
v0000025dcfb8caf0_0 .net "mem_to_reg_out", 0 0, L_0000025dcfadcf10;  alias, 1 drivers
v0000025dcfb8b830_0 .net "mem_wb_reg_rd", 4 0, L_0000025dcfadcc00;  alias, 1 drivers
v0000025dcfb8c410_0 .net "mem_wb_reg_write", 0 0, L_0000025dcfadcc70;  alias, 1 drivers
v0000025dcfb8c690_0 .net "mem_write_in", 0 0, v0000025dcfb8d710_0;  alias, 1 drivers
v0000025dcfb8c190_0 .net "mem_write_out", 0 0, o0000025dcfb338f8;  alias, 0 drivers
v0000025dcfb8bd30_0 .net "mux1_out", 31 0, L_0000025dcfc0ef60;  1 drivers
v0000025dcfb8cb90_0 .net "mux2_out", 31 0, L_0000025dcfc0f640;  1 drivers
v0000025dcfb8b5b0_0 .net "mux2_result_out", 31 0, L_0000025dcfadc7a0;  alias, 1 drivers
v0000025dcfb8b790_0 .net "mux3_out", 31 0, L_0000025dcfc0ed80;  1 drivers
v0000025dcfb8c4b0_0 .net "op_alu", 3 0, v0000025dcfb182e0_0;  1 drivers
v0000025dcfb8af70_0 .net "rd_ex", 4 0, L_0000025dcfaf88e0;  alias, 1 drivers
v0000025dcfb8b0b0_0 .net "reg_a_in", 31 0, v0000025dcfb8f5b0_0;  alias, 1 drivers
v0000025dcfb8c550_0 .net "reg_b_in", 31 0, v0000025dcfb8d8f0_0;  alias, 1 drivers
v0000025dcfb8c230_0 .net "reg_rd_in", 4 0, v0000025dcfb8e390_0;  alias, 1 drivers
v0000025dcfb8c5f0_0 .net "reg_rd_out", 4 0, v0000025dcfb80a20_0;  alias, 1 drivers
v0000025dcfb8c2d0_0 .net "reg_rs1_in", 4 0, v0000025dcfb8e930_0;  alias, 1 drivers
v0000025dcfb8b010_0 .net "reg_rs2_in", 4 0, v0000025dcfb8df30_0;  alias, 1 drivers
v0000025dcfb8b150_0 .net "reg_write_in", 0 0, v0000025dcfb8de90_0;  alias, 1 drivers
v0000025dcfb8b3d0_0 .net "reg_write_out", 0 0, v0000025dcfb80160_0;  alias, 1 drivers
v0000025dcfb8bdd0_0 .net "reset", 0 0, v0000025dcfbab5e0_0;  alias, 1 drivers
S_0000025dcfa31890 .scope module, "alu_control_ex" "alu_control" 4 103, 5 1 0, S_0000025dcf98d950;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "funct7";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 2 "aluOp";
    .port_info 3 /OUTPUT 4 "op";
v0000025dcfb184c0_0 .net "aluOp", 1 0, v0000025dcfb8f470_0;  alias, 1 drivers
v0000025dcfb18060_0 .net "funct3", 2 0, v0000025dcfb8eb10_0;  alias, 1 drivers
v0000025dcfb18240_0 .net "funct7", 6 0, v0000025dcfb8e6b0_0;  alias, 1 drivers
v0000025dcfb182e0_0 .var "op", 3 0;
E_0000025dcfb25610 .event anyedge, v0000025dcfb184c0_0, v0000025dcfb18240_0, v0000025dcfb18060_0;
S_0000025dcfa31a20 .scope module, "alu_ex" "alu" 4 95, 6 1 0, S_0000025dcf98d950;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "op";
    .port_info 3 /OUTPUT 32 "res";
    .port_info 4 /OUTPUT 1 "flag";
L_0000025dcfaf8870 .functor NOT 32, L_0000025dcfc0ed80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000025dcfaf8b80 .functor AND 32, L_0000025dcfc0ef60, L_0000025dcfc0ed80, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000025dcfaf8950 .functor OR 32, L_0000025dcfc0ef60, L_0000025dcfc0ed80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000025dcfbb4c10 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0000025dcfb18380_0 .net/2u *"_ivl_0", 3 0, L_0000025dcfbb4c10;  1 drivers
v0000025dcfadad60_0 .net *"_ivl_10", 31 0, L_0000025dcfaf8870;  1 drivers
L_0000025dcfbb4ca0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000025dcfad9640_0 .net/2u *"_ivl_12", 31 0, L_0000025dcfbb4ca0;  1 drivers
v0000025dcfadaa40_0 .net *"_ivl_14", 31 0, L_0000025dcfc0e9c0;  1 drivers
v0000025dcfad95a0_0 .net *"_ivl_16", 31 0, L_0000025dcfc0f500;  1 drivers
L_0000025dcfbb4ce8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000025dcfadb1c0_0 .net/2u *"_ivl_18", 3 0, L_0000025dcfbb4ce8;  1 drivers
v0000025dcfadaf40_0 .net *"_ivl_2", 0 0, L_0000025dcfc0e740;  1 drivers
v0000025dcfad9320_0 .net *"_ivl_20", 0 0, L_0000025dcfc0f000;  1 drivers
v0000025dcfad93c0_0 .net *"_ivl_22", 31 0, L_0000025dcfaf8b80;  1 drivers
L_0000025dcfbb4d30 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0000025dcfad9c80_0 .net/2u *"_ivl_24", 3 0, L_0000025dcfbb4d30;  1 drivers
v0000025dcfad9460_0 .net *"_ivl_26", 0 0, L_0000025dcfc0e7e0;  1 drivers
v0000025dcfad9780_0 .net *"_ivl_28", 31 0, L_0000025dcfaf8950;  1 drivers
L_0000025dcfbb4d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025dcfad98c0_0 .net/2u *"_ivl_30", 31 0, L_0000025dcfbb4d78;  1 drivers
v0000025dcfad9e60_0 .net *"_ivl_32", 31 0, L_0000025dcfc0ee20;  1 drivers
v0000025dcfad9960_0 .net *"_ivl_34", 31 0, L_0000025dcfc0ea60;  1 drivers
v0000025dcfad9a00_0 .net *"_ivl_36", 31 0, L_0000025dcfc0f6e0;  1 drivers
v0000025dcfad9b40_0 .net *"_ivl_4", 31 0, L_0000025dcfc10c20;  1 drivers
L_0000025dcfbb4dc0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025dcfad9d20_0 .net/2u *"_ivl_40", 31 0, L_0000025dcfbb4dc0;  1 drivers
v0000025dcfada540_0 .net *"_ivl_42", 0 0, L_0000025dcfc0faa0;  1 drivers
L_0000025dcfbb4e08 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000025dcfad9fa0_0 .net/2s *"_ivl_44", 1 0, L_0000025dcfbb4e08;  1 drivers
L_0000025dcfbb4e50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025dcfad9dc0_0 .net/2s *"_ivl_46", 1 0, L_0000025dcfbb4e50;  1 drivers
v0000025dcfada0e0_0 .net *"_ivl_48", 1 0, L_0000025dcfc0f0a0;  1 drivers
L_0000025dcfbb4c58 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0000025dcfada180_0 .net/2u *"_ivl_6", 3 0, L_0000025dcfbb4c58;  1 drivers
v0000025dcfada360_0 .net *"_ivl_8", 0 0, L_0000025dcfc0ff00;  1 drivers
v0000025dcfada220_0 .net "a", 31 0, L_0000025dcfc0ef60;  alias, 1 drivers
v0000025dcfada5e0_0 .net "b", 31 0, L_0000025dcfc0ed80;  alias, 1 drivers
v0000025dcfa71040_0 .net "flag", 0 0, L_0000025dcfc0f1e0;  alias, 1 drivers
v0000025dcfa71180_0 .net "op", 3 0, v0000025dcfb182e0_0;  alias, 1 drivers
v0000025dcfa6f380_0 .net "res", 31 0, L_0000025dcfc0fa00;  alias, 1 drivers
L_0000025dcfc0e740 .cmp/eq 4, v0000025dcfb182e0_0, L_0000025dcfbb4c10;
L_0000025dcfc10c20 .arith/sum 32, L_0000025dcfc0ef60, L_0000025dcfc0ed80;
L_0000025dcfc0ff00 .cmp/eq 4, v0000025dcfb182e0_0, L_0000025dcfbb4c58;
L_0000025dcfc0e9c0 .arith/sum 32, L_0000025dcfaf8870, L_0000025dcfbb4ca0;
L_0000025dcfc0f500 .arith/sum 32, L_0000025dcfc0ef60, L_0000025dcfc0e9c0;
L_0000025dcfc0f000 .cmp/eq 4, v0000025dcfb182e0_0, L_0000025dcfbb4ce8;
L_0000025dcfc0e7e0 .cmp/eq 4, v0000025dcfb182e0_0, L_0000025dcfbb4d30;
L_0000025dcfc0ee20 .functor MUXZ 32, L_0000025dcfbb4d78, L_0000025dcfaf8950, L_0000025dcfc0e7e0, C4<>;
L_0000025dcfc0ea60 .functor MUXZ 32, L_0000025dcfc0ee20, L_0000025dcfaf8b80, L_0000025dcfc0f000, C4<>;
L_0000025dcfc0f6e0 .functor MUXZ 32, L_0000025dcfc0ea60, L_0000025dcfc0f500, L_0000025dcfc0ff00, C4<>;
L_0000025dcfc0fa00 .functor MUXZ 32, L_0000025dcfc0f6e0, L_0000025dcfc10c20, L_0000025dcfc0e740, C4<>;
L_0000025dcfc0faa0 .cmp/eq 32, L_0000025dcfc0fa00, L_0000025dcfbb4dc0;
L_0000025dcfc0f0a0 .functor MUXZ 2, L_0000025dcfbb4e50, L_0000025dcfbb4e08, L_0000025dcfc0faa0, C4<>;
L_0000025dcfc0f1e0 .part L_0000025dcfc0f0a0, 0, 1;
S_0000025dcfa31bb0 .scope module, "ex_mem_reg" "ex_mem_register" 4 121, 7 1 0, S_0000025dcf98d950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "mem_to_reg_in";
    .port_info 3 /INPUT 1 "reg_write_in";
    .port_info 4 /INPUT 1 "mem_read_in";
    .port_info 5 /INPUT 1 "mem_write_in";
    .port_info 6 /INPUT 1 "beq_instruction_in";
    .port_info 7 /INPUT 32 "alu_result_in";
    .port_info 8 /INPUT 32 "mux2_result_in";
    .port_info 9 /INPUT 5 "reg_rd_in";
    .port_info 10 /INPUT 1 "flag_beq_in";
    .port_info 11 /OUTPUT 1 "mem_to_reg_out";
    .port_info 12 /OUTPUT 1 "reg_write_out";
    .port_info 13 /OUTPUT 1 "mem_read_out";
    .port_info 14 /OUTPUT 1 "mem_write_out";
    .port_info 15 /OUTPUT 1 "beq_instruction_out";
    .port_info 16 /OUTPUT 32 "alu_result_out";
    .port_info 17 /OUTPUT 32 "mux2_result_out";
    .port_info 18 /OUTPUT 5 "reg_rd_out";
    .port_info 19 /OUTPUT 1 "flag_beq_out";
L_0000025dcfadcf10 .functor BUFZ 1, v0000025dcfb7fa80_0, C4<0>, C4<0>, C4<0>;
L_0000025dcfadc7a0 .functor BUFZ 32, v0000025dcfb80020_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025dcfa70460_0 .net "alu_result_in", 31 0, L_0000025dcfc0fa00;  alias, 1 drivers
v0000025dcfa6f4c0_0 .net "alu_result_out", 31 0, v0000025dcfa6f6a0_0;  alias, 1 drivers
v0000025dcfa6f6a0_0 .var "alu_result_value", 31 0;
v0000025dcfa6f7e0_0 .net "beq_instruction_in", 0 0, v0000025dcfb8f0b0_0;  alias, 1 drivers
v0000025dcfae7610_0 .net "beq_instruction_out", 0 0, v0000025dcfae7750_0;  alias, 1 drivers
v0000025dcfae7750_0 .var "beq_instruction_value", 0 0;
v0000025dcfae77f0_0 .net "clock", 0 0, v0000025dcfbac440_0;  alias, 1 drivers
v0000025dcfae7b10_0 .net "flag_beq_in", 0 0, L_0000025dcfc0f1e0;  alias, 1 drivers
v0000025dcfae7cf0_0 .net "flag_beq_out", 0 0, v0000025dcfb7f1c0_0;  alias, 1 drivers
v0000025dcfb7f1c0_0 .var "flag_beq_value", 0 0;
v0000025dcfb80520_0 .net "mem_read_in", 0 0, v0000025dcfb8f6f0_0;  alias, 1 drivers
v0000025dcfb80980_0 .net "mem_read_out", 0 0, v0000025dcfb80480_0;  alias, 1 drivers
v0000025dcfb80480_0 .var "mem_read_value", 0 0;
v0000025dcfb80660_0 .net "mem_to_reg_in", 0 0, v0000025dcfb8f150_0;  alias, 1 drivers
v0000025dcfb808e0_0 .net "mem_to_reg_out", 0 0, L_0000025dcfadcf10;  alias, 1 drivers
v0000025dcfb7fa80_0 .var "mem_to_reg_value", 0 0;
v0000025dcfb7f8a0_0 .net "mem_write_in", 0 0, v0000025dcfb8d710_0;  alias, 1 drivers
v0000025dcfb80340_0 .net "mem_write_out", 0 0, o0000025dcfb338f8;  alias, 0 drivers
v0000025dcfb7f9e0_0 .net "mux2_result_in", 31 0, L_0000025dcfc0f640;  alias, 1 drivers
v0000025dcfb7ff80_0 .net "mux2_result_out", 31 0, L_0000025dcfadc7a0;  alias, 1 drivers
v0000025dcfb80020_0 .var "mux2_result_value", 31 0;
v0000025dcfb80200_0 .net "reg_rd_in", 4 0, v0000025dcfb8e390_0;  alias, 1 drivers
v0000025dcfb7f300_0 .net "reg_rd_out", 4 0, v0000025dcfb80a20_0;  alias, 1 drivers
v0000025dcfb80a20_0 .var "reg_rd_value", 4 0;
v0000025dcfb7fee0_0 .net "reg_write_in", 0 0, v0000025dcfb8de90_0;  alias, 1 drivers
v0000025dcfb80d40_0 .net "reg_write_out", 0 0, v0000025dcfb80160_0;  alias, 1 drivers
v0000025dcfb80160_0 .var "reg_write_value", 0 0;
v0000025dcfb7fc60_0 .net "reset", 0 0, v0000025dcfbab5e0_0;  alias, 1 drivers
E_0000025dcfb25010 .event posedge, v0000025dcfae77f0_0;
S_0000025dcfa00420 .scope module, "forward" "forwarding_unit" 4 110, 8 1 0, S_0000025dcf98d950;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "id_ex_reg_rs1";
    .port_info 1 /INPUT 5 "id_ex_reg_rs2";
    .port_info 2 /INPUT 1 "ex_mem_reg_write";
    .port_info 3 /INPUT 5 "ex_mem_reg_rd";
    .port_info 4 /INPUT 1 "mem_wb_reg_write";
    .port_info 5 /INPUT 5 "mem_wb_reg_rd";
    .port_info 6 /OUTPUT 2 "forwardA";
    .port_info 7 /OUTPUT 2 "forwardB";
L_0000025dcfaf89c0 .functor AND 1, L_0000025dcfadc880, L_0000025dcfc0f460, C4<1>, C4<1>;
L_0000025dcfaf8a30 .functor AND 1, L_0000025dcfaf89c0, L_0000025dcfc104a0, C4<1>, C4<1>;
L_0000025dcfaf8aa0 .functor AND 1, L_0000025dcfadcc70, L_0000025dcfc0fd20, C4<1>, C4<1>;
L_0000025dcfadcdc0 .functor AND 1, L_0000025dcfaf8aa0, L_0000025dcfc10720, C4<1>, C4<1>;
L_0000025dcfadcb90 .functor AND 1, L_0000025dcfadc880, L_0000025dcfc109a0, C4<1>, C4<1>;
L_0000025dcfadc3b0 .functor AND 1, L_0000025dcfadcb90, L_0000025dcfc0f280, C4<1>, C4<1>;
L_0000025dcfadc810 .functor AND 1, L_0000025dcfadcc70, L_0000025dcfc0f780, C4<1>, C4<1>;
L_0000025dcfadcf80 .functor AND 1, L_0000025dcfadc810, L_0000025dcfc10680, C4<1>, C4<1>;
v0000025dcfb7f620_0 .net *"_ivl_0", 31 0, L_0000025dcfc105e0;  1 drivers
v0000025dcfb80700_0 .net *"_ivl_10", 0 0, L_0000025dcfc104a0;  1 drivers
v0000025dcfb7fd00_0 .net *"_ivl_13", 0 0, L_0000025dcfaf8a30;  1 drivers
L_0000025dcfbb4f28 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000025dcfb7f800_0 .net/2u *"_ivl_14", 1 0, L_0000025dcfbb4f28;  1 drivers
v0000025dcfb803e0_0 .net *"_ivl_16", 31 0, L_0000025dcfc100e0;  1 drivers
L_0000025dcfbb4f70 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025dcfb802a0_0 .net *"_ivl_19", 26 0, L_0000025dcfbb4f70;  1 drivers
L_0000025dcfbb4fb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025dcfb800c0_0 .net/2u *"_ivl_20", 31 0, L_0000025dcfbb4fb8;  1 drivers
v0000025dcfb80ac0_0 .net *"_ivl_22", 0 0, L_0000025dcfc0fd20;  1 drivers
v0000025dcfb7fb20_0 .net *"_ivl_25", 0 0, L_0000025dcfaf8aa0;  1 drivers
v0000025dcfb80b60_0 .net *"_ivl_26", 0 0, L_0000025dcfc10720;  1 drivers
v0000025dcfb80c00_0 .net *"_ivl_29", 0 0, L_0000025dcfadcdc0;  1 drivers
L_0000025dcfbb4e98 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025dcfb7fbc0_0 .net *"_ivl_3", 26 0, L_0000025dcfbb4e98;  1 drivers
L_0000025dcfbb5000 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000025dcfb7ef40_0 .net/2u *"_ivl_30", 1 0, L_0000025dcfbb5000;  1 drivers
L_0000025dcfbb5048 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025dcfb7f760_0 .net/2u *"_ivl_32", 1 0, L_0000025dcfbb5048;  1 drivers
v0000025dcfb805c0_0 .net *"_ivl_34", 1 0, L_0000025dcfc10400;  1 drivers
v0000025dcfb7f4e0_0 .net *"_ivl_38", 31 0, L_0000025dcfc0f820;  1 drivers
L_0000025dcfbb4ee0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025dcfb807a0_0 .net/2u *"_ivl_4", 31 0, L_0000025dcfbb4ee0;  1 drivers
L_0000025dcfbb5090 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025dcfb7fe40_0 .net *"_ivl_41", 26 0, L_0000025dcfbb5090;  1 drivers
L_0000025dcfbb50d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025dcfb7fda0_0 .net/2u *"_ivl_42", 31 0, L_0000025dcfbb50d8;  1 drivers
v0000025dcfb7efe0_0 .net *"_ivl_44", 0 0, L_0000025dcfc109a0;  1 drivers
v0000025dcfb7f940_0 .net *"_ivl_47", 0 0, L_0000025dcfadcb90;  1 drivers
v0000025dcfb80840_0 .net *"_ivl_48", 0 0, L_0000025dcfc0f280;  1 drivers
v0000025dcfb80ca0_0 .net *"_ivl_51", 0 0, L_0000025dcfadc3b0;  1 drivers
L_0000025dcfbb5120 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000025dcfb7f6c0_0 .net/2u *"_ivl_52", 1 0, L_0000025dcfbb5120;  1 drivers
v0000025dcfb80de0_0 .net *"_ivl_54", 31 0, L_0000025dcfc0fb40;  1 drivers
L_0000025dcfbb5168 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025dcfb7f080_0 .net *"_ivl_57", 26 0, L_0000025dcfbb5168;  1 drivers
L_0000025dcfbb51b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025dcfb7f120_0 .net/2u *"_ivl_58", 31 0, L_0000025dcfbb51b0;  1 drivers
v0000025dcfb7f260_0 .net *"_ivl_6", 0 0, L_0000025dcfc0f460;  1 drivers
v0000025dcfb7f3a0_0 .net *"_ivl_60", 0 0, L_0000025dcfc0f780;  1 drivers
v0000025dcfb7f440_0 .net *"_ivl_63", 0 0, L_0000025dcfadc810;  1 drivers
v0000025dcfb7f580_0 .net *"_ivl_64", 0 0, L_0000025dcfc10680;  1 drivers
v0000025dcfb89fa0_0 .net *"_ivl_67", 0 0, L_0000025dcfadcf80;  1 drivers
L_0000025dcfbb51f8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000025dcfb89280_0 .net/2u *"_ivl_68", 1 0, L_0000025dcfbb51f8;  1 drivers
L_0000025dcfbb5240 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025dcfb89140_0 .net/2u *"_ivl_70", 1 0, L_0000025dcfbb5240;  1 drivers
v0000025dcfb8ae00_0 .net *"_ivl_72", 1 0, L_0000025dcfc10540;  1 drivers
v0000025dcfb8a900_0 .net *"_ivl_9", 0 0, L_0000025dcfaf89c0;  1 drivers
v0000025dcfb8a860_0 .net "ex_mem_reg_rd", 4 0, L_0000025dcfadd0d0;  alias, 1 drivers
v0000025dcfb89320_0 .net "ex_mem_reg_write", 0 0, L_0000025dcfadc880;  alias, 1 drivers
v0000025dcfb8a0e0_0 .net "forwardA", 1 0, L_0000025dcfc102c0;  alias, 1 drivers
v0000025dcfb8a9a0_0 .net "forwardB", 1 0, L_0000025dcfc10a40;  alias, 1 drivers
v0000025dcfb89e60_0 .net "id_ex_reg_rs1", 4 0, v0000025dcfb8e930_0;  alias, 1 drivers
v0000025dcfb89f00_0 .net "id_ex_reg_rs2", 4 0, v0000025dcfb8df30_0;  alias, 1 drivers
v0000025dcfb89c80_0 .net "mem_wb_reg_rd", 4 0, L_0000025dcfadcc00;  alias, 1 drivers
v0000025dcfb89dc0_0 .net "mem_wb_reg_write", 0 0, L_0000025dcfadcc70;  alias, 1 drivers
L_0000025dcfc105e0 .concat [ 5 27 0 0], L_0000025dcfadd0d0, L_0000025dcfbb4e98;
L_0000025dcfc0f460 .cmp/ne 32, L_0000025dcfc105e0, L_0000025dcfbb4ee0;
L_0000025dcfc104a0 .cmp/eq 5, L_0000025dcfadd0d0, v0000025dcfb8e930_0;
L_0000025dcfc100e0 .concat [ 5 27 0 0], L_0000025dcfadcc00, L_0000025dcfbb4f70;
L_0000025dcfc0fd20 .cmp/ne 32, L_0000025dcfc100e0, L_0000025dcfbb4fb8;
L_0000025dcfc10720 .cmp/eq 5, L_0000025dcfadcc00, v0000025dcfb8e930_0;
L_0000025dcfc10400 .functor MUXZ 2, L_0000025dcfbb5048, L_0000025dcfbb5000, L_0000025dcfadcdc0, C4<>;
L_0000025dcfc102c0 .functor MUXZ 2, L_0000025dcfc10400, L_0000025dcfbb4f28, L_0000025dcfaf8a30, C4<>;
L_0000025dcfc0f820 .concat [ 5 27 0 0], L_0000025dcfadd0d0, L_0000025dcfbb5090;
L_0000025dcfc109a0 .cmp/ne 32, L_0000025dcfc0f820, L_0000025dcfbb50d8;
L_0000025dcfc0f280 .cmp/eq 5, L_0000025dcfadd0d0, v0000025dcfb8df30_0;
L_0000025dcfc0fb40 .concat [ 5 27 0 0], L_0000025dcfadcc00, L_0000025dcfbb5168;
L_0000025dcfc0f780 .cmp/ne 32, L_0000025dcfc0fb40, L_0000025dcfbb51b0;
L_0000025dcfc10680 .cmp/eq 5, L_0000025dcfadcc00, v0000025dcfb8df30_0;
L_0000025dcfc10540 .functor MUXZ 2, L_0000025dcfbb5240, L_0000025dcfbb51f8, L_0000025dcfadcf80, C4<>;
L_0000025dcfc10a40 .functor MUXZ 2, L_0000025dcfc10540, L_0000025dcfbb5120, L_0000025dcfadc3b0, C4<>;
S_0000025dcfa005b0 .scope module, "mux1" "mux_3_values" 4 68, 9 1 0, S_0000025dcf98d950;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "sel";
    .port_info 1 /INPUT 32 "D0";
    .port_info 2 /INPUT 32 "D1";
    .port_info 3 /INPUT 32 "D2";
    .port_info 4 /OUTPUT 32 "D_out";
P_0000025dcfb24f90 .param/l "WIDTH" 0 9 2, +C4<00000000000000000000000000100000>;
v0000025dcfb89d20_0 .net "D0", 31 0, v0000025dcfb8f5b0_0;  alias, 1 drivers
v0000025dcfb8a360_0 .net "D1", 31 0, L_0000025dcfadcb20;  alias, 1 drivers
v0000025dcfb8aae0_0 .net "D2", 31 0, L_0000025dcfc0fdc0;  alias, 1 drivers
v0000025dcfb8a680_0 .net "D_out", 31 0, L_0000025dcfc0ef60;  alias, 1 drivers
L_0000025dcfbb4a18 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025dcfb89820_0 .net/2u *"_ivl_0", 1 0, L_0000025dcfbb4a18;  1 drivers
v0000025dcfb89a00_0 .net *"_ivl_10", 0 0, L_0000025dcfc0f960;  1 drivers
v0000025dcfb891e0_0 .net *"_ivl_12", 31 0, L_0000025dcfc0f3c0;  1 drivers
v0000025dcfb8ac20_0 .net *"_ivl_14", 31 0, L_0000025dcfc0f140;  1 drivers
v0000025dcfb8aa40_0 .net *"_ivl_2", 0 0, L_0000025dcfc10cc0;  1 drivers
L_0000025dcfbb4a60 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000025dcfb8a7c0_0 .net/2u *"_ivl_4", 1 0, L_0000025dcfbb4a60;  1 drivers
v0000025dcfb89460_0 .net *"_ivl_6", 0 0, L_0000025dcfc0ffa0;  1 drivers
L_0000025dcfbb4aa8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000025dcfb89780_0 .net/2u *"_ivl_8", 1 0, L_0000025dcfbb4aa8;  1 drivers
v0000025dcfb8ab80_0 .net "sel", 1 0, L_0000025dcfc102c0;  alias, 1 drivers
L_0000025dcfc10cc0 .cmp/eq 2, L_0000025dcfc102c0, L_0000025dcfbb4a18;
L_0000025dcfc0ffa0 .cmp/eq 2, L_0000025dcfc102c0, L_0000025dcfbb4a60;
L_0000025dcfc0f960 .cmp/eq 2, L_0000025dcfc102c0, L_0000025dcfbb4aa8;
L_0000025dcfc0f3c0 .functor MUXZ 32, v0000025dcfb8f5b0_0, L_0000025dcfc0fdc0, L_0000025dcfc0f960, C4<>;
L_0000025dcfc0f140 .functor MUXZ 32, L_0000025dcfc0f3c0, L_0000025dcfadcb20, L_0000025dcfc0ffa0, C4<>;
L_0000025dcfc0ef60 .functor MUXZ 32, L_0000025dcfc0f140, v0000025dcfb8f5b0_0, L_0000025dcfc10cc0, C4<>;
S_0000025dcf9fcf40 .scope module, "mux2" "mux_3_values" 4 78, 9 1 0, S_0000025dcf98d950;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "sel";
    .port_info 1 /INPUT 32 "D0";
    .port_info 2 /INPUT 32 "D1";
    .port_info 3 /INPUT 32 "D2";
    .port_info 4 /OUTPUT 32 "D_out";
P_0000025dcfb25b90 .param/l "WIDTH" 0 9 2, +C4<00000000000000000000000000100000>;
v0000025dcfb89b40_0 .net "D0", 31 0, v0000025dcfb8d8f0_0;  alias, 1 drivers
v0000025dcfb89be0_0 .net "D1", 31 0, L_0000025dcfadcb20;  alias, 1 drivers
v0000025dcfb895a0_0 .net "D2", 31 0, L_0000025dcfc0fdc0;  alias, 1 drivers
v0000025dcfb8ad60_0 .net "D_out", 31 0, L_0000025dcfc0f640;  alias, 1 drivers
L_0000025dcfbb4af0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025dcfb893c0_0 .net/2u *"_ivl_0", 1 0, L_0000025dcfbb4af0;  1 drivers
v0000025dcfb8a2c0_0 .net *"_ivl_10", 0 0, L_0000025dcfc10180;  1 drivers
v0000025dcfb8a040_0 .net *"_ivl_12", 31 0, L_0000025dcfc10900;  1 drivers
v0000025dcfb8a400_0 .net *"_ivl_14", 31 0, L_0000025dcfc0ece0;  1 drivers
v0000025dcfb8acc0_0 .net *"_ivl_2", 0 0, L_0000025dcfc10220;  1 drivers
L_0000025dcfbb4b38 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000025dcfb8a220_0 .net/2u *"_ivl_4", 1 0, L_0000025dcfbb4b38;  1 drivers
v0000025dcfb89640_0 .net *"_ivl_6", 0 0, L_0000025dcfc10360;  1 drivers
L_0000025dcfbb4b80 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000025dcfb88f60_0 .net/2u *"_ivl_8", 1 0, L_0000025dcfbb4b80;  1 drivers
v0000025dcfb8a180_0 .net "sel", 1 0, L_0000025dcfc10a40;  alias, 1 drivers
L_0000025dcfc10220 .cmp/eq 2, L_0000025dcfc10a40, L_0000025dcfbb4af0;
L_0000025dcfc10360 .cmp/eq 2, L_0000025dcfc10a40, L_0000025dcfbb4b38;
L_0000025dcfc10180 .cmp/eq 2, L_0000025dcfc10a40, L_0000025dcfbb4b80;
L_0000025dcfc10900 .functor MUXZ 32, v0000025dcfb8d8f0_0, L_0000025dcfc0fdc0, L_0000025dcfc10180, C4<>;
L_0000025dcfc0ece0 .functor MUXZ 32, L_0000025dcfc10900, L_0000025dcfadcb20, L_0000025dcfc10360, C4<>;
L_0000025dcfc0f640 .functor MUXZ 32, L_0000025dcfc0ece0, v0000025dcfb8d8f0_0, L_0000025dcfc10220, C4<>;
S_0000025dcfa4de10 .scope module, "mux3" "mux_2_values" 4 88, 10 1 0, S_0000025dcf98d950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "D0";
    .port_info 2 /INPUT 32 "D1";
    .port_info 3 /OUTPUT 32 "D_out";
P_0000025dcfb25210 .param/l "WIDTH" 0 10 2, +C4<00000000000000000000000000100000>;
L_0000025dcfbb4bc8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000025dcfaf8b10 .functor XNOR 1, v0000025dcfb8ea70_0, L_0000025dcfbb4bc8, C4<0>, C4<0>;
v0000025dcfb898c0_0 .net "D0", 31 0, L_0000025dcfc0f640;  alias, 1 drivers
v0000025dcfb8a4a0_0 .net "D1", 31 0, v0000025dcfb8e9d0_0;  alias, 1 drivers
v0000025dcfb8a540_0 .net "D_out", 31 0, L_0000025dcfc0ed80;  alias, 1 drivers
v0000025dcfb89960_0 .net/2u *"_ivl_0", 0 0, L_0000025dcfbb4bc8;  1 drivers
v0000025dcfb8a5e0_0 .net *"_ivl_2", 0 0, L_0000025dcfaf8b10;  1 drivers
v0000025dcfb89500_0 .net "sel", 0 0, v0000025dcfb8ea70_0;  alias, 1 drivers
L_0000025dcfc0ed80 .functor MUXZ 32, L_0000025dcfc0f640, v0000025dcfb8e9d0_0, L_0000025dcfaf8b10, C4<>;
S_0000025dcfa31de0 .scope module, "ID_stage" "decode" 3 87, 11 8 0, S_0000025dcfb32ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 32 "instruction";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 32 "Din";
    .port_info 6 /INPUT 5 "dest_ex_mem";
    .port_info 7 /INPUT 5 "dest_mem_wb";
    .port_info 8 /INPUT 5 "reg_destino_exe";
    .port_info 9 /OUTPUT 1 "pc_enable";
    .port_info 10 /OUTPUT 1 "if_id_enable";
    .port_info 11 /OUTPUT 1 "mem_to_reg_out";
    .port_info 12 /OUTPUT 1 "reg_write_out";
    .port_info 13 /OUTPUT 1 "mem_read_out";
    .port_info 14 /OUTPUT 1 "mem_write_out";
    .port_info 15 /OUTPUT 1 "beq_instruction_out";
    .port_info 16 /OUTPUT 1 "aluSrc_out";
    .port_info 17 /OUTPUT 2 "aluOp_out";
    .port_info 18 /OUTPUT 5 "rs1_out";
    .port_info 19 /OUTPUT 5 "rs2_out";
    .port_info 20 /OUTPUT 5 "rd_out";
    .port_info 21 /OUTPUT 32 "imediato_out";
    .port_info 22 /OUTPUT 32 "pc_branch_value";
    .port_info 23 /OUTPUT 32 "reg_a_out";
    .port_info 24 /OUTPUT 32 "reg_b_out";
    .port_info 25 /OUTPUT 7 "funct7_out";
    .port_info 26 /OUTPUT 3 "funct3_out";
    .port_info 27 /OUTPUT 1 "mux_sel_IF";
    .port_info 28 /OUTPUT 1 "IF_flush";
    .port_info 29 /OUTPUT 1 "stall_pipeline_debug";
P_0000025dcfa73380 .param/l "ITYPE" 0 11 44, C4<0000011>;
P_0000025dcfa733b8 .param/l "RTYPE" 0 11 41, C4<0110011>;
P_0000025dcfa733f0 .param/l "SBTYPE" 0 11 43, C4<1100011>;
P_0000025dcfa73428 .param/l "STYPE" 0 11 42, C4<0100011>;
L_0000025dcfaf75a0 .functor AND 1, L_0000025dcfbaf8c0, L_0000025dcfbaf820, C4<1>, C4<1>;
L_0000025dcfaf7610 .functor BUFZ 1, L_0000025dcfaf75a0, C4<0>, C4<0>, C4<0>;
L_0000025dcfaf7c30 .functor BUFZ 1, L_0000025dcfaf75a0, C4<0>, C4<0>, C4<0>;
L_0000025dcfaf76f0 .functor BUFZ 1, v0000025dcfb8f1f0_0, C4<0>, C4<0>, C4<0>;
v0000025dcfb9d460_0 .net "Din", 31 0, L_0000025dcfc0fdc0;  alias, 1 drivers
v0000025dcfb9d3c0_0 .net "IF_flush", 0 0, L_0000025dcfaf7c30;  alias, 1 drivers
L_0000025dcfbb4868 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000025dcfb9c9c0_0 .net/2u *"_ivl_12", 0 0, L_0000025dcfbb4868;  1 drivers
L_0000025dcfbb48b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000025dcfb9cba0_0 .net/2u *"_ivl_16", 0 0, L_0000025dcfbb48b0;  1 drivers
L_0000025dcfbb48f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000025dcfb9d280_0 .net/2u *"_ivl_20", 0 0, L_0000025dcfbb48f8;  1 drivers
L_0000025dcfbb4940 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000025dcfb9d8c0_0 .net/2u *"_ivl_24", 0 0, L_0000025dcfbb4940;  1 drivers
L_0000025dcfbb4988 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025dcfb9cc40_0 .net/2u *"_ivl_28", 1 0, L_0000025dcfbb4988;  1 drivers
L_0000025dcfbb47d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000025dcfb9d640_0 .net/2u *"_ivl_4", 0 0, L_0000025dcfbb47d8;  1 drivers
v0000025dcfb9d6e0_0 .net *"_ivl_45", 6 0, L_0000025dcfbafdc0;  1 drivers
L_0000025dcfbb49d0 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0000025dcfb9d780_0 .net/2u *"_ivl_46", 6 0, L_0000025dcfbb49d0;  1 drivers
v0000025dcfb9d820_0 .net *"_ivl_48", 0 0, L_0000025dcfbaf8c0;  1 drivers
v0000025dcfba41f0_0 .net *"_ivl_50", 0 0, L_0000025dcfbaf820;  1 drivers
L_0000025dcfbb4820 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000025dcfba45b0_0 .net/2u *"_ivl_8", 0 0, L_0000025dcfbb4820;  1 drivers
v0000025dcfba5eb0_0 .net "aluOp_interno", 1 0, v0000025dcfb8b290_0;  1 drivers
v0000025dcfba5f50_0 .net "aluOp_out", 1 0, v0000025dcfb8f470_0;  alias, 1 drivers
v0000025dcfba6130_0 .net "aluSrc_interno", 0 0, v0000025dcfb8c050_0;  1 drivers
v0000025dcfba6770_0 .net "aluSrc_out", 0 0, v0000025dcfb8ea70_0;  alias, 1 drivers
v0000025dcfba5af0_0 .net "beq_instruction_interno", 0 0, v0000025dcfb8bbf0_0;  1 drivers
v0000025dcfba46f0_0 .net "beq_instruction_out", 0 0, v0000025dcfb8f0b0_0;  alias, 1 drivers
v0000025dcfba4010_0 .net "branch_taken_flag_interno", 0 0, L_0000025dcfaf75a0;  1 drivers
v0000025dcfba61d0_0 .net "clock", 0 0, v0000025dcfbac440_0;  alias, 1 drivers
v0000025dcfba40b0_0 .net "dest_ex_mem", 4 0, v0000025dcfb80a20_0;  alias, 1 drivers
v0000025dcfba6450_0 .net "dest_mem_wb", 4 0, L_0000025dcfadcc00;  alias, 1 drivers
v0000025dcfba5410_0 .net "funct3_out", 2 0, v0000025dcfb8eb10_0;  alias, 1 drivers
v0000025dcfba4dd0_0 .net "funct7_out", 6 0, v0000025dcfb8e6b0_0;  alias, 1 drivers
v0000025dcfba4e70_0 .net "if_id_enable", 0 0, v0000025dcfb8d2b0_0;  alias, 1 drivers
v0000025dcfba6630_0 .net "imediato_interno", 31 0, L_0000025dcfbad660;  1 drivers
v0000025dcfba4150_0 .net "imediato_out", 31 0, v0000025dcfb8e9d0_0;  alias, 1 drivers
v0000025dcfba5690_0 .net "instruction", 31 0, v0000025dcfba4470_0;  alias, 1 drivers
v0000025dcfba5a50_0 .net "mem_read_interno", 0 0, v0000025dcfb8b470_0;  1 drivers
v0000025dcfba4fb0_0 .net "mem_read_out", 0 0, v0000025dcfb8f6f0_0;  alias, 1 drivers
v0000025dcfba64f0_0 .net "mem_to_reg_interno", 0 0, v0000025dcfb8b510_0;  1 drivers
v0000025dcfba4290_0 .net "mem_to_reg_out", 0 0, v0000025dcfb8f150_0;  alias, 1 drivers
v0000025dcfba48d0_0 .net "mem_write_interno", 0 0, v0000025dcfb8b8d0_0;  1 drivers
v0000025dcfba6310_0 .net "mem_write_out", 0 0, v0000025dcfb8d710_0;  alias, 1 drivers
v0000025dcfba6270_0 .net "mux_sel_IF", 0 0, L_0000025dcfaf7610;  alias, 1 drivers
v0000025dcfba63b0_0 .net "pc", 31 0, v0000025dcfba5190_0;  alias, 1 drivers
v0000025dcfba4790_0 .net "pc_branch_value", 31 0, L_0000025dcfbafaa0;  alias, 1 drivers
v0000025dcfba4a10_0 .net "pc_enable", 0 0, v0000025dcfb8d7b0_0;  alias, 1 drivers
v0000025dcfba4330_0 .net "ra_interno", 4 0, L_0000025dcfbafbe0;  1 drivers
v0000025dcfba5230_0 .net "ra_saida_interno", 31 0, L_0000025dcfaf7140;  1 drivers
v0000025dcfba5b90_0 .net "rb_interno", 4 0, L_0000025dcfbafe60;  1 drivers
v0000025dcfba4830_0 .net "rb_saida_interno", 31 0, L_0000025dcfaf8090;  1 drivers
v0000025dcfba4ab0_0 .net "rd_interno", 4 0, L_0000025dcfbafd20;  1 drivers
v0000025dcfba4b50_0 .net "rd_out", 4 0, v0000025dcfb8e390_0;  alias, 1 drivers
v0000025dcfba5370_0 .net "reg_a_out", 31 0, v0000025dcfb8f5b0_0;  alias, 1 drivers
v0000025dcfba4f10_0 .net "reg_b_out", 31 0, v0000025dcfb8d8f0_0;  alias, 1 drivers
v0000025dcfba6590_0 .net "reg_destino_exe", 4 0, L_0000025dcfadcc00;  alias, 1 drivers
v0000025dcfba43d0_0 .net "reg_write_interno", 0 0, v0000025dcfb8bab0_0;  1 drivers
v0000025dcfba66d0_0 .net "reg_write_out", 0 0, v0000025dcfb8de90_0;  alias, 1 drivers
v0000025dcfba59b0_0 .net "reset", 0 0, v0000025dcfbab5e0_0;  alias, 1 drivers
v0000025dcfba4d30_0 .net "rs1_out", 4 0, v0000025dcfb8e930_0;  alias, 1 drivers
v0000025dcfba5050_0 .net "rs2_out", 4 0, v0000025dcfb8df30_0;  alias, 1 drivers
v0000025dcfba5c30_0 .net "stall_pipeline_debug", 0 0, L_0000025dcfaf76f0;  1 drivers
v0000025dcfba5cd0_0 .net "stall_pipeline_interno", 0 0, v0000025dcfb8f1f0_0;  1 drivers
v0000025dcfba4970_0 .net "write_enable", 0 0, L_0000025dcfadcc70;  alias, 1 drivers
L_0000025dcfbaf640 .part v0000025dcfba4470_0, 0, 7;
L_0000025dcfbaea60 .part v0000025dcfba4470_0, 0, 7;
L_0000025dcfbaece0 .functor MUXZ 1, v0000025dcfb8b510_0, L_0000025dcfbb47d8, v0000025dcfb8f1f0_0, C4<>;
L_0000025dcfbaed80 .functor MUXZ 1, v0000025dcfb8bab0_0, L_0000025dcfbb4820, v0000025dcfb8f1f0_0, C4<>;
L_0000025dcfbaf3c0 .functor MUXZ 1, v0000025dcfb8b470_0, L_0000025dcfbb4868, v0000025dcfb8f1f0_0, C4<>;
L_0000025dcfbaee20 .functor MUXZ 1, v0000025dcfb8b8d0_0, L_0000025dcfbb48b0, v0000025dcfb8f1f0_0, C4<>;
L_0000025dcfbaeec0 .functor MUXZ 1, v0000025dcfb8bbf0_0, L_0000025dcfbb48f8, v0000025dcfb8f1f0_0, C4<>;
L_0000025dcfbaf960 .functor MUXZ 1, v0000025dcfb8c050_0, L_0000025dcfbb4940, v0000025dcfb8f1f0_0, C4<>;
L_0000025dcfbafb40 .functor MUXZ 2, v0000025dcfb8b290_0, L_0000025dcfbb4988, v0000025dcfb8f1f0_0, C4<>;
L_0000025dcfbaff00 .part v0000025dcfba4470_0, 25, 7;
L_0000025dcfbafc80 .part v0000025dcfba4470_0, 12, 3;
L_0000025dcfbafbe0 .part v0000025dcfba4470_0, 15, 5;
L_0000025dcfbafe60 .part v0000025dcfba4470_0, 20, 5;
L_0000025dcfbafd20 .part v0000025dcfba4470_0, 7, 5;
L_0000025dcfbafaa0 .arith/sum 32, v0000025dcfba5190_0, L_0000025dcfbad660;
L_0000025dcfbafdc0 .part v0000025dcfba4470_0, 0, 7;
L_0000025dcfbaf8c0 .cmp/eq 7, L_0000025dcfbafdc0, L_0000025dcfbb49d0;
L_0000025dcfbaf820 .cmp/eq 32, L_0000025dcfaf7140, L_0000025dcfaf8090;
S_0000025dcfa1b9f0 .scope module, "control" "controle" 11 78, 12 1 0, S_0000025dcfa31de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 7 "opcode";
    .port_info 3 /OUTPUT 1 "mem_to_reg_out";
    .port_info 4 /OUTPUT 1 "reg_write_out";
    .port_info 5 /OUTPUT 1 "mem_read_out";
    .port_info 6 /OUTPUT 1 "mem_write_out";
    .port_info 7 /OUTPUT 1 "beq_instruction_out";
    .port_info 8 /OUTPUT 1 "aluSrc_out";
    .port_info 9 /OUTPUT 2 "aluOp_out";
v0000025dcfb8b290_0 .var "aluOp_out", 1 0;
v0000025dcfb8c050_0 .var "aluSrc_out", 0 0;
v0000025dcfb8bbf0_0 .var "beq_instruction_out", 0 0;
v0000025dcfb8b330_0 .net "clock", 0 0, v0000025dcfbac440_0;  alias, 1 drivers
v0000025dcfb8b470_0 .var "mem_read_out", 0 0;
v0000025dcfb8b510_0 .var "mem_to_reg_out", 0 0;
v0000025dcfb8b8d0_0 .var "mem_write_out", 0 0;
v0000025dcfb8ba10_0 .net "opcode", 6 0, L_0000025dcfbaea60;  1 drivers
v0000025dcfb8bab0_0 .var "reg_write_out", 0 0;
v0000025dcfb8bb50_0 .net "reset", 0 0, v0000025dcfbab5e0_0;  alias, 1 drivers
E_0000025dcfb25050 .event posedge, v0000025dcfb7fc60_0, v0000025dcfae77f0_0;
S_0000025dcfa1bb80 .scope module, "hazard_detection_unit" "hazard_unit" 11 64, 13 1 0, S_0000025dcfa31de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 7 "inst_opcode";
    .port_info 3 /INPUT 5 "src1";
    .port_info 4 /INPUT 5 "src2";
    .port_info 5 /INPUT 5 "dest_ex_mem";
    .port_info 6 /INPUT 5 "dest_mem_wb";
    .port_info 7 /INPUT 1 "branch_taken_flag";
    .port_info 8 /OUTPUT 1 "pc_enable";
    .port_info 9 /OUTPUT 1 "if_id_enable";
    .port_info 10 /OUTPUT 1 "stall_pipeline";
P_0000025dcfa3c820 .param/l "TYPE_I" 1 13 18, C4<0000011>;
P_0000025dcfa3c858 .param/l "TYPE_R" 1 13 15, C4<0110011>;
P_0000025dcfa3c890 .param/l "TYPE_S" 1 13 16, C4<0100011>;
P_0000025dcfa3c8c8 .param/l "TYPE_SB" 1 13 17, C4<1100011>;
L_0000025dcfaf7ed0 .functor OR 1, L_0000025dcfbaeb00, L_0000025dcfbad2a0, C4<0>, C4<0>;
L_0000025dcfaf6f80 .functor OR 1, L_0000025dcfaf7ed0, L_0000025dcfbad520, C4<0>, C4<0>;
L_0000025dcfaf6ff0 .functor OR 1, L_0000025dcfaf6f80, L_0000025dcfbadca0, C4<0>, C4<0>;
L_0000025dcfaf8100 .functor OR 1, L_0000025dcfbaf500, L_0000025dcfbae420, C4<0>, C4<0>;
L_0000025dcfaf8330 .functor AND 1, L_0000025dcfbae060, L_0000025dcfaf8100, C4<1>, C4<1>;
L_0000025dcfaf7060 .functor AND 1, L_0000025dcfaf6ff0, L_0000025dcfaf8330, C4<1>, C4<1>;
L_0000025dcfaf8480 .functor OR 1, L_0000025dcfbae740, L_0000025dcfbaf280, C4<0>, C4<0>;
L_0000025dcfaf7bc0 .functor OR 1, L_0000025dcfaf8480, L_0000025dcfbae7e0, C4<0>, C4<0>;
L_0000025dcfaf70d0 .functor OR 1, L_0000025dcfbae920, L_0000025dcfbae9c0, C4<0>, C4<0>;
L_0000025dcfaf7b50 .functor AND 1, L_0000025dcfbae880, L_0000025dcfaf70d0, C4<1>, C4<1>;
L_0000025dcfaf71b0 .functor AND 1, L_0000025dcfaf7bc0, L_0000025dcfaf7b50, C4<1>, C4<1>;
L_0000025dcfaf74c0 .functor OR 1, L_0000025dcfaf7060, L_0000025dcfaf71b0, C4<0>, C4<0>;
L_0000025dcfbb44c0 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0000025dcfb8bc90_0 .net/2u *"_ivl_0", 6 0, L_0000025dcfbb44c0;  1 drivers
L_0000025dcfbb4550 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0000025dcfb8bf10_0 .net/2u *"_ivl_10", 6 0, L_0000025dcfbb4550;  1 drivers
v0000025dcfb8bfb0_0 .net *"_ivl_12", 0 0, L_0000025dcfbad520;  1 drivers
v0000025dcfb8c370_0 .net *"_ivl_15", 0 0, L_0000025dcfaf6f80;  1 drivers
L_0000025dcfbb4598 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0000025dcfb90910_0 .net/2u *"_ivl_16", 6 0, L_0000025dcfbb4598;  1 drivers
v0000025dcfb900f0_0 .net *"_ivl_18", 0 0, L_0000025dcfbadca0;  1 drivers
v0000025dcfb8f970_0 .net *"_ivl_2", 0 0, L_0000025dcfbaeb00;  1 drivers
v0000025dcfb8ffb0_0 .net *"_ivl_21", 0 0, L_0000025dcfaf6ff0;  1 drivers
v0000025dcfb8fdd0_0 .net *"_ivl_22", 31 0, L_0000025dcfbadfc0;  1 drivers
L_0000025dcfbb45e0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025dcfb90050_0 .net *"_ivl_25", 26 0, L_0000025dcfbb45e0;  1 drivers
L_0000025dcfbb4628 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025dcfb90190_0 .net/2u *"_ivl_26", 31 0, L_0000025dcfbb4628;  1 drivers
v0000025dcfb909b0_0 .net *"_ivl_28", 0 0, L_0000025dcfbae060;  1 drivers
v0000025dcfb90a50_0 .net *"_ivl_30", 0 0, L_0000025dcfbaf500;  1 drivers
v0000025dcfb90e10_0 .net *"_ivl_32", 0 0, L_0000025dcfbae420;  1 drivers
v0000025dcfb90730_0 .net *"_ivl_35", 0 0, L_0000025dcfaf8100;  1 drivers
v0000025dcfb8fb50_0 .net *"_ivl_37", 0 0, L_0000025dcfaf8330;  1 drivers
v0000025dcfb8fe70_0 .net *"_ivl_39", 0 0, L_0000025dcfaf7060;  1 drivers
L_0000025dcfbb4508 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0000025dcfb90af0_0 .net/2u *"_ivl_4", 6 0, L_0000025dcfbb4508;  1 drivers
L_0000025dcfbb4670 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0000025dcfb90b90_0 .net/2u *"_ivl_40", 6 0, L_0000025dcfbb4670;  1 drivers
v0000025dcfb8ff10_0 .net *"_ivl_42", 0 0, L_0000025dcfbae740;  1 drivers
L_0000025dcfbb46b8 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0000025dcfb90230_0 .net/2u *"_ivl_44", 6 0, L_0000025dcfbb46b8;  1 drivers
v0000025dcfb8fd30_0 .net *"_ivl_46", 0 0, L_0000025dcfbaf280;  1 drivers
v0000025dcfb8f830_0 .net *"_ivl_49", 0 0, L_0000025dcfaf8480;  1 drivers
L_0000025dcfbb4700 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0000025dcfb904b0_0 .net/2u *"_ivl_50", 6 0, L_0000025dcfbb4700;  1 drivers
v0000025dcfb90690_0 .net *"_ivl_52", 0 0, L_0000025dcfbae7e0;  1 drivers
v0000025dcfb902d0_0 .net *"_ivl_55", 0 0, L_0000025dcfaf7bc0;  1 drivers
v0000025dcfb90370_0 .net *"_ivl_56", 31 0, L_0000025dcfbae560;  1 drivers
L_0000025dcfbb4748 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025dcfb8f790_0 .net *"_ivl_59", 26 0, L_0000025dcfbb4748;  1 drivers
v0000025dcfb8f8d0_0 .net *"_ivl_6", 0 0, L_0000025dcfbad2a0;  1 drivers
L_0000025dcfbb4790 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025dcfb907d0_0 .net/2u *"_ivl_60", 31 0, L_0000025dcfbb4790;  1 drivers
v0000025dcfb90870_0 .net *"_ivl_62", 0 0, L_0000025dcfbae880;  1 drivers
v0000025dcfb90c30_0 .net *"_ivl_64", 0 0, L_0000025dcfbae920;  1 drivers
v0000025dcfb90550_0 .net *"_ivl_66", 0 0, L_0000025dcfbae9c0;  1 drivers
v0000025dcfb90410_0 .net *"_ivl_69", 0 0, L_0000025dcfaf70d0;  1 drivers
v0000025dcfb905f0_0 .net *"_ivl_71", 0 0, L_0000025dcfaf7b50;  1 drivers
v0000025dcfb8fa10_0 .net *"_ivl_73", 0 0, L_0000025dcfaf71b0;  1 drivers
v0000025dcfb90cd0_0 .net *"_ivl_9", 0 0, L_0000025dcfaf7ed0;  1 drivers
v0000025dcfb90d70_0 .net "branch_taken_flag", 0 0, L_0000025dcfaf75a0;  alias, 1 drivers
v0000025dcfb8fab0_0 .net "clk", 0 0, v0000025dcfbac440_0;  alias, 1 drivers
v0000025dcfb8fbf0_0 .net "dest_ex_mem", 4 0, v0000025dcfb80a20_0;  alias, 1 drivers
v0000025dcfb8fc90_0 .net "dest_mem_wb", 4 0, L_0000025dcfadcc00;  alias, 1 drivers
v0000025dcfb8f290_0 .net "has_data_hazard", 0 0, L_0000025dcfaf74c0;  1 drivers
v0000025dcfb8d2b0_0 .var "if_id_enable", 0 0;
v0000025dcfb8f3d0_0 .net "inst_opcode", 6 0, L_0000025dcfbaf640;  1 drivers
v0000025dcfb8d7b0_0 .var "pc_enable", 0 0;
v0000025dcfb8e2f0_0 .net "rst", 0 0, v0000025dcfbab5e0_0;  alias, 1 drivers
v0000025dcfb8e110_0 .net "src1", 4 0, L_0000025dcfbafbe0;  alias, 1 drivers
v0000025dcfb8e1b0_0 .net "src2", 4 0, L_0000025dcfbafe60;  alias, 1 drivers
v0000025dcfb8f1f0_0 .var "stall_pipeline", 0 0;
E_0000025dcfb258d0 .event anyedge, v0000025dcfb7fc60_0, v0000025dcfb8f290_0;
E_0000025dcfb24ed0 .event anyedge, v0000025dcfb7fc60_0, v0000025dcfb8f290_0, v0000025dcfb8f3d0_0, v0000025dcfb90d70_0;
L_0000025dcfbaeb00 .cmp/eq 7, L_0000025dcfbaf640, L_0000025dcfbb44c0;
L_0000025dcfbad2a0 .cmp/eq 7, L_0000025dcfbaf640, L_0000025dcfbb4508;
L_0000025dcfbad520 .cmp/eq 7, L_0000025dcfbaf640, L_0000025dcfbb4550;
L_0000025dcfbadca0 .cmp/eq 7, L_0000025dcfbaf640, L_0000025dcfbb4598;
L_0000025dcfbadfc0 .concat [ 5 27 0 0], L_0000025dcfbafbe0, L_0000025dcfbb45e0;
L_0000025dcfbae060 .cmp/ne 32, L_0000025dcfbadfc0, L_0000025dcfbb4628;
L_0000025dcfbaf500 .cmp/eq 5, L_0000025dcfbafbe0, v0000025dcfb80a20_0;
L_0000025dcfbae420 .cmp/eq 5, L_0000025dcfbafbe0, L_0000025dcfadcc00;
L_0000025dcfbae740 .cmp/eq 7, L_0000025dcfbaf640, L_0000025dcfbb4670;
L_0000025dcfbaf280 .cmp/eq 7, L_0000025dcfbaf640, L_0000025dcfbb46b8;
L_0000025dcfbae7e0 .cmp/eq 7, L_0000025dcfbaf640, L_0000025dcfbb4700;
L_0000025dcfbae560 .concat [ 5 27 0 0], L_0000025dcfbafe60, L_0000025dcfbb4748;
L_0000025dcfbae880 .cmp/ne 32, L_0000025dcfbae560, L_0000025dcfbb4790;
L_0000025dcfbae920 .cmp/eq 5, L_0000025dcfbafe60, v0000025dcfb80a20_0;
L_0000025dcfbae9c0 .cmp/eq 5, L_0000025dcfbafe60, L_0000025dcfadcc00;
S_0000025dcfa1bd10 .scope module, "id_ex_register" "id_ex_register" 11 91, 14 1 0, S_0000025dcfa31de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "mem_to_reg_in";
    .port_info 3 /INPUT 1 "reg_write_in";
    .port_info 4 /INPUT 1 "mem_read_in";
    .port_info 5 /INPUT 1 "mem_write_in";
    .port_info 6 /INPUT 1 "beq_instruction_in";
    .port_info 7 /INPUT 1 "aluSrc_in";
    .port_info 8 /INPUT 2 "aluOp_in";
    .port_info 9 /INPUT 5 "rs1_in";
    .port_info 10 /INPUT 5 "rs2_in";
    .port_info 11 /INPUT 5 "rd_in";
    .port_info 12 /INPUT 32 "imediato_in";
    .port_info 13 /INPUT 32 "reg_a_in";
    .port_info 14 /INPUT 32 "reg_b_in";
    .port_info 15 /INPUT 7 "funct7_in";
    .port_info 16 /INPUT 3 "funct3_in";
    .port_info 17 /OUTPUT 1 "mem_to_reg_out";
    .port_info 18 /OUTPUT 1 "reg_write_out";
    .port_info 19 /OUTPUT 1 "mem_read_out";
    .port_info 20 /OUTPUT 1 "mem_write_out";
    .port_info 21 /OUTPUT 1 "beq_instruction_out";
    .port_info 22 /OUTPUT 1 "aluSrc_out";
    .port_info 23 /OUTPUT 2 "aluOp_out";
    .port_info 24 /OUTPUT 5 "rs1_out";
    .port_info 25 /OUTPUT 5 "rs2_out";
    .port_info 26 /OUTPUT 5 "rd_out";
    .port_info 27 /OUTPUT 32 "imediato_out";
    .port_info 28 /OUTPUT 32 "reg_a_out";
    .port_info 29 /OUTPUT 32 "reg_b_out";
    .port_info 30 /OUTPUT 7 "funct7_out";
    .port_info 31 /OUTPUT 3 "funct3_out";
v0000025dcfb8d350_0 .net "aluOp_in", 1 0, L_0000025dcfbafb40;  1 drivers
v0000025dcfb8f470_0 .var "aluOp_out", 1 0;
v0000025dcfb8ecf0_0 .net "aluSrc_in", 0 0, L_0000025dcfbaf960;  1 drivers
v0000025dcfb8ea70_0 .var "aluSrc_out", 0 0;
v0000025dcfb8d670_0 .net "beq_instruction_in", 0 0, L_0000025dcfbaeec0;  1 drivers
v0000025dcfb8f0b0_0 .var "beq_instruction_out", 0 0;
v0000025dcfb8f010_0 .net "clk", 0 0, v0000025dcfbac440_0;  alias, 1 drivers
v0000025dcfb8db70_0 .net "funct3_in", 2 0, L_0000025dcfbafc80;  1 drivers
v0000025dcfb8eb10_0 .var "funct3_out", 2 0;
v0000025dcfb8f330_0 .net "funct7_in", 6 0, L_0000025dcfbaff00;  1 drivers
v0000025dcfb8e6b0_0 .var "funct7_out", 6 0;
v0000025dcfb8e610_0 .net "imediato_in", 31 0, L_0000025dcfbad660;  alias, 1 drivers
v0000025dcfb8e9d0_0 .var "imediato_out", 31 0;
v0000025dcfb8f510_0 .net "mem_read_in", 0 0, L_0000025dcfbaf3c0;  1 drivers
v0000025dcfb8f6f0_0 .var "mem_read_out", 0 0;
v0000025dcfb8d030_0 .net "mem_to_reg_in", 0 0, L_0000025dcfbaece0;  1 drivers
v0000025dcfb8f150_0 .var "mem_to_reg_out", 0 0;
v0000025dcfb8e570_0 .net "mem_write_in", 0 0, L_0000025dcfbaee20;  1 drivers
v0000025dcfb8d710_0 .var "mem_write_out", 0 0;
v0000025dcfb8dd50_0 .net "rd_in", 4 0, L_0000025dcfbafd20;  alias, 1 drivers
v0000025dcfb8e390_0 .var "rd_out", 4 0;
v0000025dcfb8ebb0_0 .net "reg_a_in", 31 0, L_0000025dcfaf7140;  alias, 1 drivers
v0000025dcfb8f5b0_0 .var "reg_a_out", 31 0;
v0000025dcfb8e750_0 .net "reg_b_in", 31 0, L_0000025dcfaf8090;  alias, 1 drivers
v0000025dcfb8d8f0_0 .var "reg_b_out", 31 0;
v0000025dcfb8e430_0 .net "reg_write_in", 0 0, L_0000025dcfbaed80;  1 drivers
v0000025dcfb8de90_0 .var "reg_write_out", 0 0;
v0000025dcfb8f650_0 .net "reset", 0 0, v0000025dcfbab5e0_0;  alias, 1 drivers
v0000025dcfb8d3f0_0 .net "rs1_in", 4 0, L_0000025dcfbafbe0;  alias, 1 drivers
v0000025dcfb8e930_0 .var "rs1_out", 4 0;
v0000025dcfb8ddf0_0 .net "rs2_in", 4 0, L_0000025dcfbafe60;  alias, 1 drivers
v0000025dcfb8df30_0 .var "rs2_out", 4 0;
S_0000025dcf9fb710 .scope module, "imm_gen" "gerador_imediato" 11 47, 15 1 0, S_0000025dcfa31de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "immediate";
L_0000025dcfaf7990 .functor OR 1, L_0000025dcfbacc60, L_0000025dcfbaaa00, C4<0>, C4<0>;
v0000025dcfb8e070_0 .net *"_ivl_11", 0 0, L_0000025dcfbac080;  1 drivers
v0000025dcfb8dc10_0 .net *"_ivl_13", 0 0, L_0000025dcfbac120;  1 drivers
v0000025dcfb8d850_0 .net *"_ivl_15", 5 0, L_0000025dcfbacbc0;  1 drivers
v0000025dcfb8cf90_0 .net *"_ivl_17", 3 0, L_0000025dcfbac580;  1 drivers
L_0000025dcfbb40d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000025dcfb8d0d0_0 .net/2u *"_ivl_18", 0 0, L_0000025dcfbb40d0;  1 drivers
L_0000025dcfbb4118 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0000025dcfb8d170_0 .net/2u *"_ivl_22", 6 0, L_0000025dcfbb4118;  1 drivers
v0000025dcfb8dad0_0 .net *"_ivl_24", 0 0, L_0000025dcfbacc60;  1 drivers
L_0000025dcfbb4160 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0000025dcfb8d990_0 .net/2u *"_ivl_26", 6 0, L_0000025dcfbb4160;  1 drivers
v0000025dcfb8eed0_0 .net *"_ivl_28", 0 0, L_0000025dcfbaaa00;  1 drivers
v0000025dcfb8da30_0 .net *"_ivl_31", 0 0, L_0000025dcfaf7990;  1 drivers
v0000025dcfb8e7f0_0 .net *"_ivl_33", 0 0, L_0000025dcfbab680;  1 drivers
v0000025dcfb8d210_0 .net *"_ivl_34", 19 0, L_0000025dcfbab720;  1 drivers
v0000025dcfb8ef70_0 .net *"_ivl_36", 31 0, L_0000025dcfbac1c0;  1 drivers
L_0000025dcfbb41a8 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0000025dcfb8dcb0_0 .net/2u *"_ivl_38", 6 0, L_0000025dcfbb41a8;  1 drivers
v0000025dcfb8ed90_0 .net *"_ivl_40", 0 0, L_0000025dcfbac4e0;  1 drivers
v0000025dcfb8d490_0 .net *"_ivl_43", 0 0, L_0000025dcfbacee0;  1 drivers
v0000025dcfb8d530_0 .net *"_ivl_44", 19 0, L_0000025dcfbacf80;  1 drivers
v0000025dcfb8d5d0_0 .net *"_ivl_46", 31 0, L_0000025dcfbaaaa0;  1 drivers
L_0000025dcfbb41f0 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0000025dcfb8ee30_0 .net/2u *"_ivl_48", 6 0, L_0000025dcfbb41f0;  1 drivers
v0000025dcfb8dfd0_0 .net *"_ivl_5", 6 0, L_0000025dcfbac6c0;  1 drivers
v0000025dcfb8ec50_0 .net *"_ivl_50", 0 0, L_0000025dcfbaa820;  1 drivers
v0000025dcfb8e250_0 .net *"_ivl_53", 0 0, L_0000025dcfbaa8c0;  1 drivers
v0000025dcfb8e4d0_0 .net *"_ivl_54", 18 0, L_0000025dcfbaef60;  1 drivers
v0000025dcfb8e890_0 .net *"_ivl_56", 31 0, L_0000025dcfbad020;  1 drivers
L_0000025dcfbb4238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025dcfb93020_0 .net/2u *"_ivl_58", 31 0, L_0000025dcfbb4238;  1 drivers
v0000025dcfb91c20_0 .net *"_ivl_60", 31 0, L_0000025dcfbadc00;  1 drivers
v0000025dcfb91720_0 .net *"_ivl_62", 31 0, L_0000025dcfbade80;  1 drivers
v0000025dcfb92300_0 .net *"_ivl_7", 4 0, L_0000025dcfbaca80;  1 drivers
v0000025dcfb91680_0 .net "imm_b", 12 0, L_0000025dcfbacb20;  1 drivers
v0000025dcfb92b20_0 .net "imm_i", 11 0, L_0000025dcfbab860;  1 drivers
v0000025dcfb92080_0 .net "imm_s", 11 0, L_0000025dcfbab4a0;  1 drivers
v0000025dcfb930c0_0 .net "immediate", 31 0, L_0000025dcfbad660;  alias, 1 drivers
v0000025dcfb921c0_0 .net "instruction", 31 0, v0000025dcfba4470_0;  alias, 1 drivers
v0000025dcfb91900_0 .net "opcode", 6 0, L_0000025dcfbab400;  1 drivers
L_0000025dcfbab400 .part v0000025dcfba4470_0, 0, 7;
L_0000025dcfbab860 .part v0000025dcfba4470_0, 20, 12;
L_0000025dcfbac6c0 .part v0000025dcfba4470_0, 25, 7;
L_0000025dcfbaca80 .part v0000025dcfba4470_0, 7, 5;
L_0000025dcfbab4a0 .concat [ 5 7 0 0], L_0000025dcfbaca80, L_0000025dcfbac6c0;
L_0000025dcfbac080 .part v0000025dcfba4470_0, 31, 1;
L_0000025dcfbac120 .part v0000025dcfba4470_0, 7, 1;
L_0000025dcfbacbc0 .part v0000025dcfba4470_0, 25, 6;
L_0000025dcfbac580 .part v0000025dcfba4470_0, 8, 4;
LS_0000025dcfbacb20_0_0 .concat [ 1 4 6 1], L_0000025dcfbb40d0, L_0000025dcfbac580, L_0000025dcfbacbc0, L_0000025dcfbac120;
LS_0000025dcfbacb20_0_4 .concat [ 1 0 0 0], L_0000025dcfbac080;
L_0000025dcfbacb20 .concat [ 12 1 0 0], LS_0000025dcfbacb20_0_0, LS_0000025dcfbacb20_0_4;
L_0000025dcfbacc60 .cmp/eq 7, L_0000025dcfbab400, L_0000025dcfbb4118;
L_0000025dcfbaaa00 .cmp/eq 7, L_0000025dcfbab400, L_0000025dcfbb4160;
L_0000025dcfbab680 .part L_0000025dcfbab860, 11, 1;
LS_0000025dcfbab720_0_0 .concat [ 1 1 1 1], L_0000025dcfbab680, L_0000025dcfbab680, L_0000025dcfbab680, L_0000025dcfbab680;
LS_0000025dcfbab720_0_4 .concat [ 1 1 1 1], L_0000025dcfbab680, L_0000025dcfbab680, L_0000025dcfbab680, L_0000025dcfbab680;
LS_0000025dcfbab720_0_8 .concat [ 1 1 1 1], L_0000025dcfbab680, L_0000025dcfbab680, L_0000025dcfbab680, L_0000025dcfbab680;
LS_0000025dcfbab720_0_12 .concat [ 1 1 1 1], L_0000025dcfbab680, L_0000025dcfbab680, L_0000025dcfbab680, L_0000025dcfbab680;
LS_0000025dcfbab720_0_16 .concat [ 1 1 1 1], L_0000025dcfbab680, L_0000025dcfbab680, L_0000025dcfbab680, L_0000025dcfbab680;
LS_0000025dcfbab720_1_0 .concat [ 4 4 4 4], LS_0000025dcfbab720_0_0, LS_0000025dcfbab720_0_4, LS_0000025dcfbab720_0_8, LS_0000025dcfbab720_0_12;
LS_0000025dcfbab720_1_4 .concat [ 4 0 0 0], LS_0000025dcfbab720_0_16;
L_0000025dcfbab720 .concat [ 16 4 0 0], LS_0000025dcfbab720_1_0, LS_0000025dcfbab720_1_4;
L_0000025dcfbac1c0 .concat [ 12 20 0 0], L_0000025dcfbab860, L_0000025dcfbab720;
L_0000025dcfbac4e0 .cmp/eq 7, L_0000025dcfbab400, L_0000025dcfbb41a8;
L_0000025dcfbacee0 .part L_0000025dcfbab4a0, 11, 1;
LS_0000025dcfbacf80_0_0 .concat [ 1 1 1 1], L_0000025dcfbacee0, L_0000025dcfbacee0, L_0000025dcfbacee0, L_0000025dcfbacee0;
LS_0000025dcfbacf80_0_4 .concat [ 1 1 1 1], L_0000025dcfbacee0, L_0000025dcfbacee0, L_0000025dcfbacee0, L_0000025dcfbacee0;
LS_0000025dcfbacf80_0_8 .concat [ 1 1 1 1], L_0000025dcfbacee0, L_0000025dcfbacee0, L_0000025dcfbacee0, L_0000025dcfbacee0;
LS_0000025dcfbacf80_0_12 .concat [ 1 1 1 1], L_0000025dcfbacee0, L_0000025dcfbacee0, L_0000025dcfbacee0, L_0000025dcfbacee0;
LS_0000025dcfbacf80_0_16 .concat [ 1 1 1 1], L_0000025dcfbacee0, L_0000025dcfbacee0, L_0000025dcfbacee0, L_0000025dcfbacee0;
LS_0000025dcfbacf80_1_0 .concat [ 4 4 4 4], LS_0000025dcfbacf80_0_0, LS_0000025dcfbacf80_0_4, LS_0000025dcfbacf80_0_8, LS_0000025dcfbacf80_0_12;
LS_0000025dcfbacf80_1_4 .concat [ 4 0 0 0], LS_0000025dcfbacf80_0_16;
L_0000025dcfbacf80 .concat [ 16 4 0 0], LS_0000025dcfbacf80_1_0, LS_0000025dcfbacf80_1_4;
L_0000025dcfbaaaa0 .concat [ 12 20 0 0], L_0000025dcfbab4a0, L_0000025dcfbacf80;
L_0000025dcfbaa820 .cmp/eq 7, L_0000025dcfbab400, L_0000025dcfbb41f0;
L_0000025dcfbaa8c0 .part L_0000025dcfbacb20, 12, 1;
LS_0000025dcfbaef60_0_0 .concat [ 1 1 1 1], L_0000025dcfbaa8c0, L_0000025dcfbaa8c0, L_0000025dcfbaa8c0, L_0000025dcfbaa8c0;
LS_0000025dcfbaef60_0_4 .concat [ 1 1 1 1], L_0000025dcfbaa8c0, L_0000025dcfbaa8c0, L_0000025dcfbaa8c0, L_0000025dcfbaa8c0;
LS_0000025dcfbaef60_0_8 .concat [ 1 1 1 1], L_0000025dcfbaa8c0, L_0000025dcfbaa8c0, L_0000025dcfbaa8c0, L_0000025dcfbaa8c0;
LS_0000025dcfbaef60_0_12 .concat [ 1 1 1 1], L_0000025dcfbaa8c0, L_0000025dcfbaa8c0, L_0000025dcfbaa8c0, L_0000025dcfbaa8c0;
LS_0000025dcfbaef60_0_16 .concat [ 1 1 1 0], L_0000025dcfbaa8c0, L_0000025dcfbaa8c0, L_0000025dcfbaa8c0;
LS_0000025dcfbaef60_1_0 .concat [ 4 4 4 4], LS_0000025dcfbaef60_0_0, LS_0000025dcfbaef60_0_4, LS_0000025dcfbaef60_0_8, LS_0000025dcfbaef60_0_12;
LS_0000025dcfbaef60_1_4 .concat [ 3 0 0 0], LS_0000025dcfbaef60_0_16;
L_0000025dcfbaef60 .concat [ 16 3 0 0], LS_0000025dcfbaef60_1_0, LS_0000025dcfbaef60_1_4;
L_0000025dcfbad020 .concat [ 13 19 0 0], L_0000025dcfbacb20, L_0000025dcfbaef60;
L_0000025dcfbadc00 .functor MUXZ 32, L_0000025dcfbb4238, L_0000025dcfbad020, L_0000025dcfbaa820, C4<>;
L_0000025dcfbade80 .functor MUXZ 32, L_0000025dcfbadc00, L_0000025dcfbaaaa0, L_0000025dcfbac4e0, C4<>;
L_0000025dcfbad660 .functor MUXZ 32, L_0000025dcfbade80, L_0000025dcfbac1c0, L_0000025dcfaf7990, C4<>;
S_0000025dcf9f03d0 .scope module, "registradores" "register_file" 11 52, 16 1 0, S_0000025dcfa31de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 5 "endereco_fonte1";
    .port_info 3 /INPUT 5 "endereco_fonte2";
    .port_info 4 /INPUT 5 "endereco_destino";
    .port_info 5 /INPUT 32 "dado_escrita";
    .port_info 6 /INPUT 1 "reset";
    .port_info 7 /OUTPUT 32 "dado_fonte1";
    .port_info 8 /OUTPUT 32 "dado_fonte2";
L_0000025dcfaf7140 .functor BUFZ 32, L_0000025dcfbaf000, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000025dcfaf8090 .functor BUFZ 32, L_0000025dcfbaf0a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000025dcfbb4280 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000025dcfb9d960_0 .net/2u *"_ivl_31", 31 0, L_0000025dcfbb4280;  1 drivers
v0000025dcfb9d1e0_0 .net *"_ivl_33", 31 0, L_0000025dcfbad480;  1 drivers
L_0000025dcfbb42c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025dcfb9ce20_0 .net/2u *"_ivl_35", 31 0, L_0000025dcfbb42c8;  1 drivers
v0000025dcfb9da00_0 .net *"_ivl_50", 31 0, L_0000025dcfbaf000;  1 drivers
v0000025dcfb9db40_0 .net *"_ivl_52", 6 0, L_0000025dcfbad700;  1 drivers
L_0000025dcfbb4430 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025dcfb9ca60_0 .net *"_ivl_55", 1 0, L_0000025dcfbb4430;  1 drivers
v0000025dcfb9d5a0_0 .net *"_ivl_58", 31 0, L_0000025dcfbaf0a0;  1 drivers
v0000025dcfb9cec0_0 .net *"_ivl_60", 6 0, L_0000025dcfbaec40;  1 drivers
L_0000025dcfbb4478 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025dcfb9cb00_0 .net *"_ivl_63", 1 0, L_0000025dcfbb4478;  1 drivers
v0000025dcfb9cf60_0 .net "clk", 0 0, v0000025dcfbac440_0;  alias, 1 drivers
v0000025dcfb9daa0_0 .net "dado_escrita", 31 0, L_0000025dcfc0fdc0;  alias, 1 drivers
v0000025dcfb9dc80_0 .net "dado_fonte1", 31 0, L_0000025dcfaf7140;  alias, 1 drivers
v0000025dcfb9d000_0 .net "dado_fonte2", 31 0, L_0000025dcfaf8090;  alias, 1 drivers
v0000025dcfb9d0a0_0 .net "endereco_destino", 4 0, L_0000025dcfadcc00;  alias, 1 drivers
v0000025dcfb9ddc0_0 .net "endereco_fonte1", 4 0, L_0000025dcfbafbe0;  alias, 1 drivers
v0000025dcfb9dd20_0 .net "endereco_fonte2", 4 0, L_0000025dcfbafe60;  alias, 1 drivers
v0000025dcfb9d140_0 .net "habilita_escrita", 0 0, L_0000025dcfadcc70;  alias, 1 drivers
v0000025dcfb9c880_0 .net "habilitacao_escrita", 31 0, L_0000025dcfbae4c0;  1 drivers
v0000025dcfb9c920_0 .net "reset", 0 0, v0000025dcfbab5e0_0;  alias, 1 drivers
v0000025dcfb9d320 .array "saidas", 0 31;
v0000025dcfb9d320_0 .net v0000025dcfb9d320 0, 31 0, v0000025dcfb9cce0_0; 1 drivers
v0000025dcfb9d320_1 .net v0000025dcfb9d320 1, 31 0, v0000025dcfb92120_0; 1 drivers
L_0000025dcfbb43e8 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
RS_0000025dcfb37438 .resolv tri, v0000025dcfb91360_0, L_0000025dcfbb43e8;
v0000025dcfb9d320_2 .net8 v0000025dcfb9d320 2, 31 0, RS_0000025dcfb37438; 2 drivers
L_0000025dcfbb43a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
RS_0000025dcfb37588 .resolv tri, v0000025dcfb92a80_0, L_0000025dcfbb43a0;
v0000025dcfb9d320_3 .net8 v0000025dcfb9d320 3, 31 0, RS_0000025dcfb37588; 2 drivers
v0000025dcfb9d320_4 .net v0000025dcfb9d320 4, 31 0, v0000025dcfb924e0_0; 1 drivers
v0000025dcfb9d320_5 .net v0000025dcfb9d320 5, 31 0, v0000025dcfb91a40_0; 1 drivers
v0000025dcfb9d320_6 .net v0000025dcfb9d320 6, 31 0, v0000025dcfb917c0_0; 1 drivers
v0000025dcfb9d320_7 .net v0000025dcfb9d320 7, 31 0, v0000025dcfb91540_0; 1 drivers
v0000025dcfb9d320_8 .net v0000025dcfb9d320 8, 31 0, v0000025dcfb933e0_0; 1 drivers
v0000025dcfb9d320_9 .net v0000025dcfb9d320 9, 31 0, v0000025dcfb93700_0; 1 drivers
v0000025dcfb9d320_10 .net v0000025dcfb9d320 10, 31 0, v0000025dcfb926c0_0; 1 drivers
v0000025dcfb9d320_11 .net v0000025dcfb9d320 11, 31 0, v0000025dcfb915e0_0; 1 drivers
v0000025dcfb9d320_12 .net v0000025dcfb9d320 12, 31 0, v0000025dcfb93ca0_0; 1 drivers
v0000025dcfb9d320_13 .net v0000025dcfb9d320 13, 31 0, v0000025dcfb93980_0; 1 drivers
v0000025dcfb9d320_14 .net v0000025dcfb9d320 14, 31 0, v0000025dcfb94100_0; 1 drivers
v0000025dcfb9d320_15 .net v0000025dcfb9d320 15, 31 0, v0000025dcfb93de0_0; 1 drivers
v0000025dcfb9d320_16 .net v0000025dcfb9d320 16, 31 0, v0000025dcfb93ac0_0; 1 drivers
v0000025dcfb9d320_17 .net v0000025dcfb9d320 17, 31 0, v0000025dcfb938e0_0; 1 drivers
v0000025dcfb9d320_18 .net v0000025dcfb9d320 18, 31 0, v0000025dcfb94740_0; 1 drivers
v0000025dcfb9d320_19 .net v0000025dcfb9d320 19, 31 0, v0000025dcfb9af80_0; 1 drivers
v0000025dcfb9d320_20 .net v0000025dcfb9d320 20, 31 0, v0000025dcfb9bde0_0; 1 drivers
v0000025dcfb9d320_21 .net v0000025dcfb9d320 21, 31 0, v0000025dcfb9c100_0; 1 drivers
v0000025dcfb9d320_22 .net v0000025dcfb9d320 22, 31 0, v0000025dcfb9c420_0; 1 drivers
v0000025dcfb9d320_23 .net v0000025dcfb9d320 23, 31 0, v0000025dcfb9ba20_0; 1 drivers
v0000025dcfb9d320_24 .net v0000025dcfb9d320 24, 31 0, v0000025dcfb9bd40_0; 1 drivers
v0000025dcfb9d320_25 .net v0000025dcfb9d320 25, 31 0, v0000025dcfb9a1c0_0; 1 drivers
v0000025dcfb9d320_26 .net v0000025dcfb9d320 26, 31 0, v0000025dcfb9aa80_0; 1 drivers
v0000025dcfb9d320_27 .net v0000025dcfb9d320 27, 31 0, v0000025dcfb9ada0_0; 1 drivers
v0000025dcfb9d320_28 .net v0000025dcfb9d320 28, 31 0, v0000025dcfb9ae40_0; 1 drivers
v0000025dcfb9d320_29 .net v0000025dcfb9d320 29, 31 0, v0000025dcfb9b700_0; 1 drivers
v0000025dcfb9d320_30 .net v0000025dcfb9d320 30, 31 0, v0000025dcfb9c600_0; 1 drivers
v0000025dcfb9d320_31 .net v0000025dcfb9d320 31, 31 0, v0000025dcfb9a760_0; 1 drivers
L_0000025dcfbadde0 .part L_0000025dcfbae4c0, 1, 1;
L_0000025dcfbaf780 .part L_0000025dcfbae4c0, 2, 1;
L_0000025dcfbaf140 .part L_0000025dcfbae4c0, 3, 1;
L_0000025dcfbae600 .part L_0000025dcfbae4c0, 4, 1;
L_0000025dcfbadf20 .part L_0000025dcfbae4c0, 5, 1;
L_0000025dcfbad0c0 .part L_0000025dcfbae4c0, 6, 1;
L_0000025dcfbad200 .part L_0000025dcfbae4c0, 7, 1;
L_0000025dcfbaf5a0 .part L_0000025dcfbae4c0, 8, 1;
L_0000025dcfbada20 .part L_0000025dcfbae4c0, 9, 1;
L_0000025dcfbadac0 .part L_0000025dcfbae4c0, 10, 1;
L_0000025dcfbad3e0 .part L_0000025dcfbae4c0, 11, 1;
L_0000025dcfbaf320 .part L_0000025dcfbae4c0, 12, 1;
L_0000025dcfbaf460 .part L_0000025dcfbae4c0, 13, 1;
L_0000025dcfbadd40 .part L_0000025dcfbae4c0, 14, 1;
L_0000025dcfbaeba0 .part L_0000025dcfbae4c0, 15, 1;
L_0000025dcfbad5c0 .part L_0000025dcfbae4c0, 16, 1;
L_0000025dcfbad8e0 .part L_0000025dcfbae4c0, 17, 1;
L_0000025dcfbad7a0 .part L_0000025dcfbae4c0, 18, 1;
L_0000025dcfbad340 .part L_0000025dcfbae4c0, 19, 1;
L_0000025dcfbae100 .part L_0000025dcfbae4c0, 20, 1;
L_0000025dcfbae1a0 .part L_0000025dcfbae4c0, 21, 1;
L_0000025dcfbaf6e0 .part L_0000025dcfbae4c0, 22, 1;
L_0000025dcfbae240 .part L_0000025dcfbae4c0, 23, 1;
L_0000025dcfbad840 .part L_0000025dcfbae4c0, 24, 1;
L_0000025dcfbaf1e0 .part L_0000025dcfbae4c0, 25, 1;
L_0000025dcfbadb60 .part L_0000025dcfbae4c0, 26, 1;
L_0000025dcfbad160 .part L_0000025dcfbae4c0, 27, 1;
L_0000025dcfbad980 .part L_0000025dcfbae4c0, 28, 1;
L_0000025dcfbae380 .part L_0000025dcfbae4c0, 29, 1;
L_0000025dcfbae6a0 .part L_0000025dcfbae4c0, 30, 1;
L_0000025dcfbae2e0 .part L_0000025dcfbae4c0, 31, 1;
L_0000025dcfbad480 .shift/l 32, L_0000025dcfbb4280, L_0000025dcfadcc00;
L_0000025dcfbae4c0 .functor MUXZ 32, L_0000025dcfbb42c8, L_0000025dcfbad480, L_0000025dcfadcc70, C4<>;
L_0000025dcfbaf000 .array/port v0000025dcfb9d320, L_0000025dcfbad700;
L_0000025dcfbad700 .concat [ 5 2 0 0], L_0000025dcfbafbe0, L_0000025dcfbb4430;
L_0000025dcfbaf0a0 .array/port v0000025dcfb9d320, L_0000025dcfbaec40;
L_0000025dcfbaec40 .concat [ 5 2 0 0], L_0000025dcfbafe60, L_0000025dcfbb4478;
S_0000025dcf9f0560 .scope generate, "registradores[1]" "registradores[1]" 16 33, 16 33 0, S_0000025dcf9f03d0;
 .timescale -9 -12;
P_0000025dcfb25c10 .param/l "idx" 0 16 33, +C4<01>;
S_0000025dcfb94fa0 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000025dcf9f0560;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000025dcfb90fa0_0 .net "clk", 0 0, v0000025dcfbac440_0;  alias, 1 drivers
v0000025dcfb923a0_0 .net "dado_entrada", 31 0, L_0000025dcfc0fdc0;  alias, 1 drivers
v0000025dcfb92120_0 .var "dado_saida", 31 0;
v0000025dcfb93660_0 .net "habilita_escrita", 0 0, L_0000025dcfbadde0;  1 drivers
v0000025dcfb92260_0 .net "reset", 0 0, v0000025dcfbab5e0_0;  alias, 1 drivers
S_0000025dcfb95c20 .scope generate, "registradores[2]" "registradores[2]" 16 33, 16 33 0, S_0000025dcf9f03d0;
 .timescale -9 -12;
P_0000025dcfb25410 .param/l "idx" 0 16 33, +C4<010>;
S_0000025dcfb95770 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000025dcfb95c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000025dcfb92da0_0 .net "clk", 0 0, v0000025dcfbac440_0;  alias, 1 drivers
v0000025dcfb92440_0 .net "dado_entrada", 31 0, L_0000025dcfc0fdc0;  alias, 1 drivers
v0000025dcfb91360_0 .var "dado_saida", 31 0;
v0000025dcfb91ae0_0 .net "habilita_escrita", 0 0, L_0000025dcfbaf780;  1 drivers
v0000025dcfb92e40_0 .net "reset", 0 0, v0000025dcfbab5e0_0;  alias, 1 drivers
S_0000025dcfb95db0 .scope generate, "registradores[3]" "registradores[3]" 16 33, 16 33 0, S_0000025dcf9f03d0;
 .timescale -9 -12;
P_0000025dcfb24c50 .param/l "idx" 0 16 33, +C4<011>;
S_0000025dcfb952c0 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000025dcfb95db0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000025dcfb93200_0 .net "clk", 0 0, v0000025dcfbac440_0;  alias, 1 drivers
v0000025dcfb91b80_0 .net "dado_entrada", 31 0, L_0000025dcfc0fdc0;  alias, 1 drivers
v0000025dcfb92a80_0 .var "dado_saida", 31 0;
v0000025dcfb932a0_0 .net "habilita_escrita", 0 0, L_0000025dcfbaf140;  1 drivers
v0000025dcfb919a0_0 .net "reset", 0 0, v0000025dcfbab5e0_0;  alias, 1 drivers
S_0000025dcfb955e0 .scope generate, "registradores[4]" "registradores[4]" 16 33, 16 33 0, S_0000025dcf9f03d0;
 .timescale -9 -12;
P_0000025dcfb25390 .param/l "idx" 0 16 33, +C4<0100>;
S_0000025dcfb95130 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000025dcfb955e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000025dcfb91400_0 .net "clk", 0 0, v0000025dcfbac440_0;  alias, 1 drivers
v0000025dcfb91d60_0 .net "dado_entrada", 31 0, L_0000025dcfc0fdc0;  alias, 1 drivers
v0000025dcfb924e0_0 .var "dado_saida", 31 0;
v0000025dcfb91f40_0 .net "habilita_escrita", 0 0, L_0000025dcfbae600;  1 drivers
v0000025dcfb93520_0 .net "reset", 0 0, v0000025dcfbab5e0_0;  alias, 1 drivers
S_0000025dcfb95a90 .scope generate, "registradores[5]" "registradores[5]" 16 33, 16 33 0, S_0000025dcf9f03d0;
 .timescale -9 -12;
P_0000025dcfb25a90 .param/l "idx" 0 16 33, +C4<0101>;
S_0000025dcfb95450 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000025dcfb95a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000025dcfb92bc0_0 .net "clk", 0 0, v0000025dcfbac440_0;  alias, 1 drivers
v0000025dcfb91fe0_0 .net "dado_entrada", 31 0, L_0000025dcfc0fdc0;  alias, 1 drivers
v0000025dcfb91a40_0 .var "dado_saida", 31 0;
v0000025dcfb92940_0 .net "habilita_escrita", 0 0, L_0000025dcfbadf20;  1 drivers
v0000025dcfb91040_0 .net "reset", 0 0, v0000025dcfbab5e0_0;  alias, 1 drivers
S_0000025dcfb95900 .scope generate, "registradores[6]" "registradores[6]" 16 33, 16 33 0, S_0000025dcf9f03d0;
 .timescale -9 -12;
P_0000025dcfb25950 .param/l "idx" 0 16 33, +C4<0110>;
S_0000025dcfb97590 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000025dcfb95900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000025dcfb92580_0 .net "clk", 0 0, v0000025dcfbac440_0;  alias, 1 drivers
v0000025dcfb929e0_0 .net "dado_entrada", 31 0, L_0000025dcfc0fdc0;  alias, 1 drivers
v0000025dcfb917c0_0 .var "dado_saida", 31 0;
v0000025dcfb935c0_0 .net "habilita_escrita", 0 0, L_0000025dcfbad0c0;  1 drivers
v0000025dcfb92620_0 .net "reset", 0 0, v0000025dcfbab5e0_0;  alias, 1 drivers
S_0000025dcfb96140 .scope generate, "registradores[7]" "registradores[7]" 16 33, 16 33 0, S_0000025dcf9f03d0;
 .timescale -9 -12;
P_0000025dcfb255d0 .param/l "idx" 0 16 33, +C4<0111>;
S_0000025dcfb96dc0 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000025dcfb96140;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000025dcfb92f80_0 .net "clk", 0 0, v0000025dcfbac440_0;  alias, 1 drivers
v0000025dcfb92ee0_0 .net "dado_entrada", 31 0, L_0000025dcfc0fdc0;  alias, 1 drivers
v0000025dcfb91540_0 .var "dado_saida", 31 0;
v0000025dcfb92760_0 .net "habilita_escrita", 0 0, L_0000025dcfbad200;  1 drivers
v0000025dcfb92800_0 .net "reset", 0 0, v0000025dcfbab5e0_0;  alias, 1 drivers
S_0000025dcfb96c30 .scope generate, "registradores[8]" "registradores[8]" 16 33, 16 33 0, S_0000025dcf9f03d0;
 .timescale -9 -12;
P_0000025dcfb25990 .param/l "idx" 0 16 33, +C4<01000>;
S_0000025dcfb97720 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000025dcfb96c30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000025dcfb92c60_0 .net "clk", 0 0, v0000025dcfbac440_0;  alias, 1 drivers
v0000025dcfb93340_0 .net "dado_entrada", 31 0, L_0000025dcfc0fdc0;  alias, 1 drivers
v0000025dcfb933e0_0 .var "dado_saida", 31 0;
v0000025dcfb93480_0 .net "habilita_escrita", 0 0, L_0000025dcfbaf5a0;  1 drivers
v0000025dcfb91860_0 .net "reset", 0 0, v0000025dcfbab5e0_0;  alias, 1 drivers
S_0000025dcfb978b0 .scope generate, "registradores[9]" "registradores[9]" 16 33, 16 33 0, S_0000025dcf9f03d0;
 .timescale -9 -12;
P_0000025dcfb25710 .param/l "idx" 0 16 33, +C4<01001>;
S_0000025dcfb96780 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000025dcfb978b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000025dcfb91ea0_0 .net "clk", 0 0, v0000025dcfbac440_0;  alias, 1 drivers
v0000025dcfb92d00_0 .net "dado_entrada", 31 0, L_0000025dcfc0fdc0;  alias, 1 drivers
v0000025dcfb93700_0 .var "dado_saida", 31 0;
v0000025dcfb910e0_0 .net "habilita_escrita", 0 0, L_0000025dcfbada20;  1 drivers
v0000025dcfb91180_0 .net "reset", 0 0, v0000025dcfbab5e0_0;  alias, 1 drivers
S_0000025dcfb97270 .scope generate, "registradores[10]" "registradores[10]" 16 33, 16 33 0, S_0000025dcf9f03d0;
 .timescale -9 -12;
P_0000025dcfb25b50 .param/l "idx" 0 16 33, +C4<01010>;
S_0000025dcfb97a40 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000025dcfb97270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000025dcfb91cc0_0 .net "clk", 0 0, v0000025dcfbac440_0;  alias, 1 drivers
v0000025dcfb91e00_0 .net "dado_entrada", 31 0, L_0000025dcfc0fdc0;  alias, 1 drivers
v0000025dcfb926c0_0 .var "dado_saida", 31 0;
v0000025dcfb91220_0 .net "habilita_escrita", 0 0, L_0000025dcfbadac0;  1 drivers
v0000025dcfb912c0_0 .net "reset", 0 0, v0000025dcfbab5e0_0;  alias, 1 drivers
S_0000025dcfb97400 .scope generate, "registradores[11]" "registradores[11]" 16 33, 16 33 0, S_0000025dcf9f03d0;
 .timescale -9 -12;
P_0000025dcfb24d10 .param/l "idx" 0 16 33, +C4<01011>;
S_0000025dcfb96f50 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000025dcfb97400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000025dcfb928a0_0 .net "clk", 0 0, v0000025dcfbac440_0;  alias, 1 drivers
v0000025dcfb914a0_0 .net "dado_entrada", 31 0, L_0000025dcfc0fdc0;  alias, 1 drivers
v0000025dcfb915e0_0 .var "dado_saida", 31 0;
v0000025dcfb94920_0 .net "habilita_escrita", 0 0, L_0000025dcfbad3e0;  1 drivers
v0000025dcfb94a60_0 .net "reset", 0 0, v0000025dcfbab5e0_0;  alias, 1 drivers
S_0000025dcfb970e0 .scope generate, "registradores[12]" "registradores[12]" 16 33, 16 33 0, S_0000025dcf9f03d0;
 .timescale -9 -12;
P_0000025dcfb25650 .param/l "idx" 0 16 33, +C4<01100>;
S_0000025dcfb97bd0 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000025dcfb970e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000025dcfb94240_0 .net "clk", 0 0, v0000025dcfbac440_0;  alias, 1 drivers
v0000025dcfb944c0_0 .net "dado_entrada", 31 0, L_0000025dcfc0fdc0;  alias, 1 drivers
v0000025dcfb93ca0_0 .var "dado_saida", 31 0;
v0000025dcfb94e20_0 .net "habilita_escrita", 0 0, L_0000025dcfbaf320;  1 drivers
v0000025dcfb94560_0 .net "reset", 0 0, v0000025dcfbab5e0_0;  alias, 1 drivers
S_0000025dcfb96910 .scope generate, "registradores[13]" "registradores[13]" 16 33, 16 33 0, S_0000025dcf9f03d0;
 .timescale -9 -12;
P_0000025dcfb259d0 .param/l "idx" 0 16 33, +C4<01101>;
S_0000025dcfb97d60 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000025dcfb96910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000025dcfb94600_0 .net "clk", 0 0, v0000025dcfbac440_0;  alias, 1 drivers
v0000025dcfb937a0_0 .net "dado_entrada", 31 0, L_0000025dcfc0fdc0;  alias, 1 drivers
v0000025dcfb93980_0 .var "dado_saida", 31 0;
v0000025dcfb94d80_0 .net "habilita_escrita", 0 0, L_0000025dcfbaf460;  1 drivers
v0000025dcfb949c0_0 .net "reset", 0 0, v0000025dcfbab5e0_0;  alias, 1 drivers
S_0000025dcfb95fb0 .scope generate, "registradores[14]" "registradores[14]" 16 33, 16 33 0, S_0000025dcf9f03d0;
 .timescale -9 -12;
P_0000025dcfb25a10 .param/l "idx" 0 16 33, +C4<01110>;
S_0000025dcfb962d0 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000025dcfb95fb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000025dcfb93d40_0 .net "clk", 0 0, v0000025dcfbac440_0;  alias, 1 drivers
v0000025dcfb94b00_0 .net "dado_entrada", 31 0, L_0000025dcfc0fdc0;  alias, 1 drivers
v0000025dcfb94100_0 .var "dado_saida", 31 0;
v0000025dcfb946a0_0 .net "habilita_escrita", 0 0, L_0000025dcfbadd40;  1 drivers
v0000025dcfb94ba0_0 .net "reset", 0 0, v0000025dcfbab5e0_0;  alias, 1 drivers
S_0000025dcfb96460 .scope generate, "registradores[15]" "registradores[15]" 16 33, 16 33 0, S_0000025dcf9f03d0;
 .timescale -9 -12;
P_0000025dcfb25490 .param/l "idx" 0 16 33, +C4<01111>;
S_0000025dcfb965f0 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000025dcfb96460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000025dcfb941a0_0 .net "clk", 0 0, v0000025dcfbac440_0;  alias, 1 drivers
v0000025dcfb942e0_0 .net "dado_entrada", 31 0, L_0000025dcfc0fdc0;  alias, 1 drivers
v0000025dcfb93de0_0 .var "dado_saida", 31 0;
v0000025dcfb94060_0 .net "habilita_escrita", 0 0, L_0000025dcfbaeba0;  1 drivers
v0000025dcfb93e80_0 .net "reset", 0 0, v0000025dcfbab5e0_0;  alias, 1 drivers
S_0000025dcfb96aa0 .scope generate, "registradores[16]" "registradores[16]" 16 33, 16 33 0, S_0000025dcf9f03d0;
 .timescale -9 -12;
P_0000025dcfb24d50 .param/l "idx" 0 16 33, +C4<010000>;
S_0000025dcfb98dd0 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000025dcfb96aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000025dcfb94c40_0 .net "clk", 0 0, v0000025dcfbac440_0;  alias, 1 drivers
v0000025dcfb93a20_0 .net "dado_entrada", 31 0, L_0000025dcfc0fdc0;  alias, 1 drivers
v0000025dcfb93ac0_0 .var "dado_saida", 31 0;
v0000025dcfb94ce0_0 .net "habilita_escrita", 0 0, L_0000025dcfbad5c0;  1 drivers
v0000025dcfb93840_0 .net "reset", 0 0, v0000025dcfbab5e0_0;  alias, 1 drivers
S_0000025dcfb990f0 .scope generate, "registradores[17]" "registradores[17]" 16 33, 16 33 0, S_0000025dcf9f03d0;
 .timescale -9 -12;
P_0000025dcfb24d90 .param/l "idx" 0 16 33, +C4<010001>;
S_0000025dcfb99280 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000025dcfb990f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000025dcfb94380_0 .net "clk", 0 0, v0000025dcfbac440_0;  alias, 1 drivers
v0000025dcfb93b60_0 .net "dado_entrada", 31 0, L_0000025dcfc0fdc0;  alias, 1 drivers
v0000025dcfb938e0_0 .var "dado_saida", 31 0;
v0000025dcfb93c00_0 .net "habilita_escrita", 0 0, L_0000025dcfbad8e0;  1 drivers
v0000025dcfb93f20_0 .net "reset", 0 0, v0000025dcfbab5e0_0;  alias, 1 drivers
S_0000025dcfb98f60 .scope generate, "registradores[18]" "registradores[18]" 16 33, 16 33 0, S_0000025dcf9f03d0;
 .timescale -9 -12;
P_0000025dcfb24dd0 .param/l "idx" 0 16 33, +C4<010010>;
S_0000025dcfb99730 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000025dcfb98f60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000025dcfb93fc0_0 .net "clk", 0 0, v0000025dcfbac440_0;  alias, 1 drivers
v0000025dcfb94420_0 .net "dado_entrada", 31 0, L_0000025dcfc0fdc0;  alias, 1 drivers
v0000025dcfb94740_0 .var "dado_saida", 31 0;
v0000025dcfb947e0_0 .net "habilita_escrita", 0 0, L_0000025dcfbad7a0;  1 drivers
v0000025dcfb94880_0 .net "reset", 0 0, v0000025dcfbab5e0_0;  alias, 1 drivers
S_0000025dcfb99d70 .scope generate, "registradores[19]" "registradores[19]" 16 33, 16 33 0, S_0000025dcf9f03d0;
 .timescale -9 -12;
P_0000025dcfb24f10 .param/l "idx" 0 16 33, +C4<010011>;
S_0000025dcfb98150 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000025dcfb99d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000025dcfb9a8a0_0 .net "clk", 0 0, v0000025dcfbac440_0;  alias, 1 drivers
v0000025dcfb9b8e0_0 .net "dado_entrada", 31 0, L_0000025dcfc0fdc0;  alias, 1 drivers
v0000025dcfb9af80_0 .var "dado_saida", 31 0;
v0000025dcfb9b0c0_0 .net "habilita_escrita", 0 0, L_0000025dcfbad340;  1 drivers
v0000025dcfb9b160_0 .net "reset", 0 0, v0000025dcfbab5e0_0;  alias, 1 drivers
S_0000025dcfb982e0 .scope generate, "registradores[20]" "registradores[20]" 16 33, 16 33 0, S_0000025dcf9f03d0;
 .timescale -9 -12;
P_0000025dcfb253d0 .param/l "idx" 0 16 33, +C4<010100>;
S_0000025dcfb98600 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000025dcfb982e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000025dcfb9b200_0 .net "clk", 0 0, v0000025dcfbac440_0;  alias, 1 drivers
v0000025dcfb9ab20_0 .net "dado_entrada", 31 0, L_0000025dcfc0fdc0;  alias, 1 drivers
v0000025dcfb9bde0_0 .var "dado_saida", 31 0;
v0000025dcfb9c380_0 .net "habilita_escrita", 0 0, L_0000025dcfbae100;  1 drivers
v0000025dcfb9b2a0_0 .net "reset", 0 0, v0000025dcfbab5e0_0;  alias, 1 drivers
S_0000025dcfb98ab0 .scope generate, "registradores[21]" "registradores[21]" 16 33, 16 33 0, S_0000025dcf9f03d0;
 .timescale -9 -12;
P_0000025dcfb25310 .param/l "idx" 0 16 33, +C4<010101>;
S_0000025dcfb98920 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000025dcfb98ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000025dcfb9bac0_0 .net "clk", 0 0, v0000025dcfbac440_0;  alias, 1 drivers
v0000025dcfb9a6c0_0 .net "dado_entrada", 31 0, L_0000025dcfc0fdc0;  alias, 1 drivers
v0000025dcfb9c100_0 .var "dado_saida", 31 0;
v0000025dcfb9abc0_0 .net "habilita_escrita", 0 0, L_0000025dcfbae1a0;  1 drivers
v0000025dcfb9b3e0_0 .net "reset", 0 0, v0000025dcfbab5e0_0;  alias, 1 drivers
S_0000025dcfb99410 .scope generate, "registradores[22]" "registradores[22]" 16 33, 16 33 0, S_0000025dcf9f03d0;
 .timescale -9 -12;
P_0000025dcfb25550 .param/l "idx" 0 16 33, +C4<010110>;
S_0000025dcfb98c40 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000025dcfb99410;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000025dcfb9a940_0 .net "clk", 0 0, v0000025dcfbac440_0;  alias, 1 drivers
v0000025dcfb9c2e0_0 .net "dado_entrada", 31 0, L_0000025dcfc0fdc0;  alias, 1 drivers
v0000025dcfb9c420_0 .var "dado_saida", 31 0;
v0000025dcfb9b660_0 .net "habilita_escrita", 0 0, L_0000025dcfbaf6e0;  1 drivers
v0000025dcfb9b980_0 .net "reset", 0 0, v0000025dcfbab5e0_0;  alias, 1 drivers
S_0000025dcfb98470 .scope generate, "registradores[23]" "registradores[23]" 16 33, 16 33 0, S_0000025dcf9f03d0;
 .timescale -9 -12;
P_0000025dcfb25090 .param/l "idx" 0 16 33, +C4<010111>;
S_0000025dcfb998c0 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000025dcfb98470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000025dcfb9c4c0_0 .net "clk", 0 0, v0000025dcfbac440_0;  alias, 1 drivers
v0000025dcfb9a300_0 .net "dado_entrada", 31 0, L_0000025dcfc0fdc0;  alias, 1 drivers
v0000025dcfb9ba20_0 .var "dado_saida", 31 0;
v0000025dcfb9bb60_0 .net "habilita_escrita", 0 0, L_0000025dcfbae240;  1 drivers
v0000025dcfb9b020_0 .net "reset", 0 0, v0000025dcfbab5e0_0;  alias, 1 drivers
S_0000025dcfb995a0 .scope generate, "registradores[24]" "registradores[24]" 16 33, 16 33 0, S_0000025dcf9f03d0;
 .timescale -9 -12;
P_0000025dcfb25690 .param/l "idx" 0 16 33, +C4<011000>;
S_0000025dcfb98790 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000025dcfb995a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000025dcfb9be80_0 .net "clk", 0 0, v0000025dcfbac440_0;  alias, 1 drivers
v0000025dcfb9c1a0_0 .net "dado_entrada", 31 0, L_0000025dcfc0fdc0;  alias, 1 drivers
v0000025dcfb9bd40_0 .var "dado_saida", 31 0;
v0000025dcfb9bc00_0 .net "habilita_escrita", 0 0, L_0000025dcfbad840;  1 drivers
v0000025dcfb9ad00_0 .net "reset", 0 0, v0000025dcfbab5e0_0;  alias, 1 drivers
S_0000025dcfb99a50 .scope generate, "registradores[25]" "registradores[25]" 16 33, 16 33 0, S_0000025dcf9f03d0;
 .timescale -9 -12;
P_0000025dcfb254d0 .param/l "idx" 0 16 33, +C4<011001>;
S_0000025dcfb99be0 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000025dcfb99a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000025dcfb9aee0_0 .net "clk", 0 0, v0000025dcfbac440_0;  alias, 1 drivers
v0000025dcfb99fe0_0 .net "dado_entrada", 31 0, L_0000025dcfc0fdc0;  alias, 1 drivers
v0000025dcfb9a1c0_0 .var "dado_saida", 31 0;
v0000025dcfb9b7a0_0 .net "habilita_escrita", 0 0, L_0000025dcfbaf1e0;  1 drivers
v0000025dcfb9a9e0_0 .net "reset", 0 0, v0000025dcfbab5e0_0;  alias, 1 drivers
S_0000025dcfb97fc0 .scope generate, "registradores[26]" "registradores[26]" 16 33, 16 33 0, S_0000025dcf9f03d0;
 .timescale -9 -12;
P_0000025dcfb256d0 .param/l "idx" 0 16 33, +C4<011010>;
S_0000025dcfba2f90 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000025dcfb97fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000025dcfb9ac60_0 .net "clk", 0 0, v0000025dcfbac440_0;  alias, 1 drivers
v0000025dcfb9c6a0_0 .net "dado_entrada", 31 0, L_0000025dcfc0fdc0;  alias, 1 drivers
v0000025dcfb9aa80_0 .var "dado_saida", 31 0;
v0000025dcfb9b340_0 .net "habilita_escrita", 0 0, L_0000025dcfbadb60;  1 drivers
v0000025dcfb9bca0_0 .net "reset", 0 0, v0000025dcfbab5e0_0;  alias, 1 drivers
S_0000025dcfba3a80 .scope generate, "registradores[27]" "registradores[27]" 16 33, 16 33 0, S_0000025dcf9f03d0;
 .timescale -9 -12;
P_0000025dcfb24f50 .param/l "idx" 0 16 33, +C4<011011>;
S_0000025dcfba3760 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000025dcfba3a80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000025dcfb9a260_0 .net "clk", 0 0, v0000025dcfbac440_0;  alias, 1 drivers
v0000025dcfb9c240_0 .net "dado_entrada", 31 0, L_0000025dcfc0fdc0;  alias, 1 drivers
v0000025dcfb9ada0_0 .var "dado_saida", 31 0;
v0000025dcfb9bf20_0 .net "habilita_escrita", 0 0, L_0000025dcfbad160;  1 drivers
v0000025dcfb9b840_0 .net "reset", 0 0, v0000025dcfbab5e0_0;  alias, 1 drivers
S_0000025dcfba27c0 .scope generate, "registradores[28]" "registradores[28]" 16 33, 16 33 0, S_0000025dcf9f03d0;
 .timescale -9 -12;
P_0000025dcfb24fd0 .param/l "idx" 0 16 33, +C4<011100>;
S_0000025dcfba3c10 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000025dcfba27c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000025dcfb9a620_0 .net "clk", 0 0, v0000025dcfbac440_0;  alias, 1 drivers
v0000025dcfb9b480_0 .net "dado_entrada", 31 0, L_0000025dcfc0fdc0;  alias, 1 drivers
v0000025dcfb9ae40_0 .var "dado_saida", 31 0;
v0000025dcfb9c740_0 .net "habilita_escrita", 0 0, L_0000025dcfbad980;  1 drivers
v0000025dcfb9a080_0 .net "reset", 0 0, v0000025dcfbab5e0_0;  alias, 1 drivers
S_0000025dcfba3120 .scope generate, "registradores[29]" "registradores[29]" 16 33, 16 33 0, S_0000025dcf9f03d0;
 .timescale -9 -12;
P_0000025dcfb250d0 .param/l "idx" 0 16 33, +C4<011101>;
S_0000025dcfba2180 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000025dcfba3120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000025dcfb9b520_0 .net "clk", 0 0, v0000025dcfbac440_0;  alias, 1 drivers
v0000025dcfb9b5c0_0 .net "dado_entrada", 31 0, L_0000025dcfc0fdc0;  alias, 1 drivers
v0000025dcfb9b700_0 .var "dado_saida", 31 0;
v0000025dcfb9bfc0_0 .net "habilita_escrita", 0 0, L_0000025dcfbae380;  1 drivers
v0000025dcfb9c560_0 .net "reset", 0 0, v0000025dcfbab5e0_0;  alias, 1 drivers
S_0000025dcfba2ae0 .scope generate, "registradores[30]" "registradores[30]" 16 33, 16 33 0, S_0000025dcf9f03d0;
 .timescale -9 -12;
P_0000025dcfb25290 .param/l "idx" 0 16 33, +C4<011110>;
S_0000025dcfba38f0 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000025dcfba2ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000025dcfb9a120_0 .net "clk", 0 0, v0000025dcfbac440_0;  alias, 1 drivers
v0000025dcfb9c060_0 .net "dado_entrada", 31 0, L_0000025dcfc0fdc0;  alias, 1 drivers
v0000025dcfb9c600_0 .var "dado_saida", 31 0;
v0000025dcfb9a3a0_0 .net "habilita_escrita", 0 0, L_0000025dcfbae6a0;  1 drivers
v0000025dcfb9a440_0 .net "reset", 0 0, v0000025dcfbab5e0_0;  alias, 1 drivers
S_0000025dcfba2310 .scope generate, "registradores[31]" "registradores[31]" 16 33, 16 33 0, S_0000025dcf9f03d0;
 .timescale -9 -12;
P_0000025dcfb25190 .param/l "idx" 0 16 33, +C4<011111>;
S_0000025dcfba2c70 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_0000025dcfba2310;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000025dcfb9a4e0_0 .net "clk", 0 0, v0000025dcfbac440_0;  alias, 1 drivers
v0000025dcfb9a580_0 .net "dado_entrada", 31 0, L_0000025dcfc0fdc0;  alias, 1 drivers
v0000025dcfb9a760_0 .var "dado_saida", 31 0;
v0000025dcfb9a800_0 .net "habilita_escrita", 0 0, L_0000025dcfbae2e0;  1 drivers
v0000025dcfb9de60_0 .net "reset", 0 0, v0000025dcfbab5e0_0;  alias, 1 drivers
S_0000025dcfba24a0 .scope module, "x0" "registrador" 16 22, 17 1 0, S_0000025dcf9f03d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0000025dcfb9cd80_0 .net "clk", 0 0, v0000025dcfbac440_0;  alias, 1 drivers
L_0000025dcfbb4358 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025dcfb9dbe0_0 .net "dado_entrada", 31 0, L_0000025dcfbb4358;  1 drivers
v0000025dcfb9cce0_0 .var "dado_saida", 31 0;
L_0000025dcfbb4310 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000025dcfb9d500_0 .net "habilita_escrita", 0 0, L_0000025dcfbb4310;  1 drivers
v0000025dcfb9c7e0_0 .net "reset", 0 0, v0000025dcfbab5e0_0;  alias, 1 drivers
S_0000025dcfba32b0 .scope module, "IF_stage" "fetch" 3 74, 18 5 0, S_0000025dcfb32ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_branch_value";
    .port_info 3 /INPUT 1 "mux_sel";
    .port_info 4 /INPUT 1 "load_pc";
    .port_info 5 /INPUT 1 "load_if_id_register";
    .port_info 6 /INPUT 1 "if_flush";
    .port_info 7 /OUTPUT 32 "pc_out";
    .port_info 8 /OUTPUT 32 "instrucao";
L_0000025dcfbb4088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000025dcfba70d0_0 .net/2u *"_ivl_0", 31 0, L_0000025dcfbb4088;  1 drivers
v0000025dcfba7170_0 .net "clock", 0 0, v0000025dcfbac440_0;  alias, 1 drivers
v0000025dcfba6c70_0 .net "if_flush", 0 0, L_0000025dcfaf7c30;  alias, 1 drivers
v0000025dcfba75d0_0 .net "instrucao", 31 0, v0000025dcfba4470_0;  alias, 1 drivers
v0000025dcfba6db0_0 .net "instrucao_interno", 31 0, v0000025dcfba52d0_0;  1 drivers
v0000025dcfba6b30_0 .net "load_if_id_register", 0 0, v0000025dcfb8d2b0_0;  alias, 1 drivers
v0000025dcfba7e90_0 .net "load_pc", 0 0, v0000025dcfb8d7b0_0;  alias, 1 drivers
v0000025dcfba7490_0 .net "mux_sel", 0 0, L_0000025dcfaf7610;  alias, 1 drivers
v0000025dcfba7df0_0 .net "pc_branch_value", 31 0, L_0000025dcfbaafa0;  alias, 1 drivers
v0000025dcfba6810_0 .net "pc_in_interno", 31 0, L_0000025dcfbab040;  1 drivers
v0000025dcfba7c10_0 .net "pc_out", 31 0, v0000025dcfba5190_0;  alias, 1 drivers
v0000025dcfba6e50_0 .net "pc_out_interno", 31 0, v0000025dcfba6f90_0;  1 drivers
v0000025dcfba7ad0_0 .net "reset", 0 0, v0000025dcfbab5e0_0;  alias, 1 drivers
L_0000025dcfbab0e0 .arith/sum 32, v0000025dcfba6f90_0, L_0000025dcfbb4088;
S_0000025dcfba2e00 .scope module, "if_id_register" "if_id_register" 18 42, 19 1 0, S_0000025dcfba32b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "if_flush";
    .port_info 4 /INPUT 32 "pc_in";
    .port_info 5 /INPUT 32 "instruction_memory_in";
    .port_info 6 /OUTPUT 32 "pc_out";
    .port_info 7 /OUTPUT 32 "instruction";
v0000025dcfba5730_0 .net "clock", 0 0, v0000025dcfbac440_0;  alias, 1 drivers
v0000025dcfba4bf0_0 .net "if_flush", 0 0, L_0000025dcfaf7c30;  alias, 1 drivers
v0000025dcfba4470_0 .var "im_value", 31 0;
v0000025dcfba5d70_0 .net "instruction", 31 0, v0000025dcfba4470_0;  alias, 1 drivers
v0000025dcfba4510_0 .net "instruction_memory_in", 31 0, v0000025dcfba52d0_0;  alias, 1 drivers
v0000025dcfba6090_0 .net "load", 0 0, v0000025dcfb8d2b0_0;  alias, 1 drivers
v0000025dcfba50f0_0 .net "pc_in", 31 0, L_0000025dcfbab040;  alias, 1 drivers
v0000025dcfba5e10_0 .net "pc_out", 31 0, v0000025dcfba5190_0;  alias, 1 drivers
v0000025dcfba5190_0 .var "pc_value", 31 0;
v0000025dcfba57d0_0 .net "reset", 0 0, v0000025dcfbab5e0_0;  alias, 1 drivers
S_0000025dcfba3440 .scope module, "im" "instruction_memory" 18 36, 20 1 0, S_0000025dcfba32b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instr";
v0000025dcfba55f0_0 .net "addr", 31 0, v0000025dcfba6f90_0;  alias, 1 drivers
v0000025dcfba52d0_0 .var "instr", 31 0;
E_0000025dcfb25150 .event anyedge, v0000025dcfba55f0_0;
S_0000025dcfba3da0 .scope module, "mux_instruction_fetch" "mux_2_values" 18 21, 10 1 0, S_0000025dcfba32b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "D0";
    .port_info 2 /INPUT 32 "D1";
    .port_info 3 /OUTPUT 32 "D_out";
P_0000025dcfb252d0 .param/l "WIDTH" 0 10 2, +C4<00000000000000000000000000100000>;
L_0000025dcfbb4040 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000025dcfaf7ca0 .functor XNOR 1, L_0000025dcfaf7610, L_0000025dcfbb4040, C4<0>, C4<0>;
v0000025dcfba54b0_0 .net "D0", 31 0, L_0000025dcfbab0e0;  1 drivers
v0000025dcfba5550_0 .net "D1", 31 0, L_0000025dcfbaafa0;  alias, 1 drivers
v0000025dcfba4650_0 .net "D_out", 31 0, L_0000025dcfbab040;  alias, 1 drivers
v0000025dcfba5870_0 .net/2u *"_ivl_0", 0 0, L_0000025dcfbb4040;  1 drivers
v0000025dcfba5ff0_0 .net *"_ivl_2", 0 0, L_0000025dcfaf7ca0;  1 drivers
v0000025dcfba5910_0 .net "sel", 0 0, L_0000025dcfaf7610;  alias, 1 drivers
L_0000025dcfbab040 .functor MUXZ 32, L_0000025dcfbab0e0, L_0000025dcfbaafa0, L_0000025dcfaf7ca0, C4<>;
S_0000025dcfba35d0 .scope module, "pc" "program_counter" 18 28, 21 1 0, S_0000025dcfba32b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /OUTPUT 32 "pc_out";
v0000025dcfba69f0_0 .net "clock", 0 0, v0000025dcfbac440_0;  alias, 1 drivers
v0000025dcfba7850_0 .net "load", 0 0, v0000025dcfb8d7b0_0;  alias, 1 drivers
v0000025dcfba7530_0 .net "pc_in", 31 0, L_0000025dcfbab040;  alias, 1 drivers
v0000025dcfba6bd0_0 .net "pc_out", 31 0, v0000025dcfba6f90_0;  alias, 1 drivers
v0000025dcfba6f90_0 .var "pc_value", 31 0;
v0000025dcfba6a90_0 .net "reset", 0 0, v0000025dcfbab5e0_0;  alias, 1 drivers
S_0000025dcfba1ff0 .scope module, "MEM_stage" "MEM" 3 167, 22 4 0, S_0000025dcfb32ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "mem_to_reg_in";
    .port_info 3 /INPUT 1 "reg_write_in";
    .port_info 4 /INPUT 1 "mem_read_in";
    .port_info 5 /INPUT 1 "mem_write_in";
    .port_info 6 /INPUT 1 "beq_instruction_in";
    .port_info 7 /INPUT 32 "alu_result_in";
    .port_info 8 /INPUT 32 "mux2_result_in";
    .port_info 9 /INPUT 1 "flag_beq_in";
    .port_info 10 /INPUT 5 "reg_rd_in";
    .port_info 11 /OUTPUT 1 "mem_to_reg_out";
    .port_info 12 /OUTPUT 1 "reg_write_out";
    .port_info 13 /OUTPUT 1 "pcSrc";
    .port_info 14 /OUTPUT 32 "read_data_out";
    .port_info 15 /OUTPUT 32 "alu_result_out";
    .port_info 16 /OUTPUT 5 "reg_rd_out";
    .port_info 17 /OUTPUT 5 "ex_mem_reg_rd";
    .port_info 18 /OUTPUT 1 "ex_mem_reg_write";
    .port_info 19 /OUTPUT 32 "alu_ex_mem";
L_0000025dcfadc650 .functor AND 1, v0000025dcfae7750_0, v0000025dcfb7f1c0_0, C4<1>, C4<1>;
L_0000025dcfadcb20 .functor BUFZ 32, v0000025dcfa6f6a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000025dcfadc880 .functor BUFZ 1, v0000025dcfb80160_0, C4<0>, C4<0>, C4<0>;
L_0000025dcfadd0d0 .functor BUFZ 5, v0000025dcfb80a20_0, C4<00000>, C4<00000>, C4<00000>;
v0000025dcfba9d80_0 .net *"_ivl_1", 0 0, L_0000025dcfadc650;  1 drivers
L_0000025dcfbb5318 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000025dcfba8f20_0 .net/2u *"_ivl_2", 0 0, L_0000025dcfbb5318;  1 drivers
L_0000025dcfbb5360 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000025dcfba9880_0 .net/2u *"_ivl_4", 0 0, L_0000025dcfbb5360;  1 drivers
v0000025dcfba85c0_0 .net "alu_ex_mem", 31 0, L_0000025dcfadcb20;  alias, 1 drivers
v0000025dcfba83e0_0 .net "alu_result_in", 31 0, v0000025dcfa6f6a0_0;  alias, 1 drivers
v0000025dcfba87a0_0 .net "alu_result_out", 31 0, v0000025dcfba6ef0_0;  alias, 1 drivers
v0000025dcfba8480_0 .net "beq_instruction_in", 0 0, v0000025dcfae7750_0;  alias, 1 drivers
v0000025dcfba9ba0_0 .net "clock", 0 0, v0000025dcfbac440_0;  alias, 1 drivers
v0000025dcfba9240_0 .net "data_out", 31 0, L_0000025dcfc0f5a0;  1 drivers
v0000025dcfbaa6e0_0 .net "ex_mem_reg_rd", 4 0, L_0000025dcfadd0d0;  alias, 1 drivers
v0000025dcfba9600_0 .net "ex_mem_reg_write", 0 0, L_0000025dcfadc880;  alias, 1 drivers
v0000025dcfbaa3c0_0 .net "flag_beq_in", 0 0, v0000025dcfb7f1c0_0;  alias, 1 drivers
v0000025dcfba8e80_0 .net "mem_read_in", 0 0, v0000025dcfb80480_0;  alias, 1 drivers
v0000025dcfba8b60_0 .net "mem_to_reg_in", 0 0, L_0000025dcfadcf10;  alias, 1 drivers
v0000025dcfbaa280_0 .net "mem_to_reg_out", 0 0, v0000025dcfba78f0_0;  alias, 1 drivers
v0000025dcfba8de0_0 .net "mem_write_in", 0 0, o0000025dcfb338f8;  alias, 0 drivers
v0000025dcfba8840_0 .net "mux2_result_in", 31 0, L_0000025dcfadc7a0;  alias, 1 drivers
v0000025dcfba9380_0 .net "pcSrc", 0 0, L_0000025dcfc107c0;  alias, 1 drivers
v0000025dcfba9420_0 .net "read_data_out", 31 0, v0000025dcfba68b0_0;  alias, 1 drivers
v0000025dcfba9740_0 .net "reg_rd_in", 4 0, v0000025dcfb80a20_0;  alias, 1 drivers
v0000025dcfbaa780_0 .net "reg_rd_out", 4 0, v0000025dcfba7030_0;  alias, 1 drivers
v0000025dcfba8d40_0 .net "reg_write_in", 0 0, v0000025dcfb80160_0;  alias, 1 drivers
v0000025dcfba94c0_0 .net "reg_write_out", 0 0, L_0000025dcfc0f8c0;  alias, 1 drivers
v0000025dcfba8fc0_0 .net "reset", 0 0, v0000025dcfbab5e0_0;  alias, 1 drivers
L_0000025dcfc107c0 .functor MUXZ 1, L_0000025dcfbb5360, L_0000025dcfbb5318, L_0000025dcfadc650, C4<>;
S_0000025dcfba2630 .scope module, "mem_wb_reg" "mem_wb_register" 22 49, 23 1 0, S_0000025dcfba1ff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "mem_to_reg_in";
    .port_info 3 /INPUT 1 "reg_write_in";
    .port_info 4 /INPUT 32 "read_data_in";
    .port_info 5 /INPUT 32 "alu_result_in";
    .port_info 6 /INPUT 5 "reg_rd_in";
    .port_info 7 /OUTPUT 1 "mem_to_reg_out";
    .port_info 8 /OUTPUT 1 "reg_write_out";
    .port_info 9 /OUTPUT 32 "read_data_out";
    .port_info 10 /OUTPUT 32 "alu_result_out";
    .port_info 11 /OUTPUT 5 "reg_rd_out";
v0000025dcfba7990_0 .net "alu_result_in", 31 0, v0000025dcfa6f6a0_0;  alias, 1 drivers
v0000025dcfba7210_0 .net "alu_result_out", 31 0, v0000025dcfba6ef0_0;  alias, 1 drivers
v0000025dcfba6ef0_0 .var "alu_result_value", 31 0;
v0000025dcfba7a30_0 .net "clock", 0 0, v0000025dcfbac440_0;  alias, 1 drivers
v0000025dcfba7b70_0 .net "mem_to_reg_in", 0 0, L_0000025dcfadcf10;  alias, 1 drivers
v0000025dcfba72b0_0 .net "mem_to_reg_out", 0 0, v0000025dcfba78f0_0;  alias, 1 drivers
v0000025dcfba78f0_0 .var "mem_to_reg_value", 0 0;
v0000025dcfba7d50_0 .net "read_data_in", 31 0, L_0000025dcfc0f5a0;  alias, 1 drivers
v0000025dcfba7cb0_0 .net "read_data_out", 31 0, v0000025dcfba68b0_0;  alias, 1 drivers
v0000025dcfba68b0_0 .var "read_data_value", 31 0;
v0000025dcfba7710_0 .net "reg_rd_in", 4 0, v0000025dcfb80a20_0;  alias, 1 drivers
v0000025dcfba6950_0 .net "reg_rd_out", 4 0, v0000025dcfba7030_0;  alias, 1 drivers
v0000025dcfba7030_0 .var "reg_rd_value", 4 0;
v0000025dcfba6d10_0 .net "reg_write_in", 0 0, v0000025dcfb80160_0;  alias, 1 drivers
v0000025dcfba7350_0 .net "reg_write_out", 0 0, L_0000025dcfc0f8c0;  alias, 1 drivers
v0000025dcfba7670_0 .var "reg_write_value", 31 0;
v0000025dcfba73f0_0 .net "reset", 0 0, v0000025dcfbab5e0_0;  alias, 1 drivers
L_0000025dcfc0f8c0 .part v0000025dcfba7670_0, 0, 1;
S_0000025dcfba2950 .scope module, "memoria_dados" "data_memory" 22 37, 24 1 0, S_0000025dcfba1ff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 1 "re";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
v0000025dcfba77b0_0 .net *"_ivl_0", 31 0, L_0000025dcfc0f320;  1 drivers
v0000025dcfba8340_0 .net *"_ivl_3", 7 0, L_0000025dcfc0eb00;  1 drivers
v0000025dcfba8c00_0 .net *"_ivl_4", 9 0, L_0000025dcfc10ae0;  1 drivers
L_0000025dcfbb5288 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025dcfba92e0_0 .net *"_ivl_7", 1 0, L_0000025dcfbb5288;  1 drivers
L_0000025dcfbb52d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025dcfba9100_0 .net/2u *"_ivl_8", 31 0, L_0000025dcfbb52d0;  1 drivers
v0000025dcfba91a0_0 .net "addr", 31 0, v0000025dcfa6f6a0_0;  alias, 1 drivers
v0000025dcfba8ac0_0 .net "clk", 0 0, v0000025dcfbac440_0;  alias, 1 drivers
v0000025dcfba9ec0_0 .net "data_in", 31 0, L_0000025dcfadc7a0;  alias, 1 drivers
v0000025dcfbaa460_0 .net "data_out", 31 0, L_0000025dcfc0f5a0;  alias, 1 drivers
v0000025dcfba8ca0_0 .var/i "i", 31 0;
v0000025dcfba9a60 .array "memory", 255 0, 31 0;
v0000025dcfba9e20_0 .net "re", 0 0, v0000025dcfb80480_0;  alias, 1 drivers
v0000025dcfba97e0_0 .net "we", 0 0, o0000025dcfb338f8;  alias, 0 drivers
L_0000025dcfc0f320 .array/port v0000025dcfba9a60, L_0000025dcfc10ae0;
L_0000025dcfc0eb00 .part v0000025dcfa6f6a0_0, 0, 8;
L_0000025dcfc10ae0 .concat [ 8 2 0 0], L_0000025dcfc0eb00, L_0000025dcfbb5288;
L_0000025dcfc0f5a0 .functor MUXZ 32, L_0000025dcfbb52d0, L_0000025dcfc0f320, v0000025dcfb80480_0, C4<>;
S_0000025dcfbb1470 .scope module, "WB_stage" "WB" 3 200, 25 2 0, S_0000025dcfb32ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "reg_write_in";
    .port_info 3 /INPUT 1 "mem_to_reg_in";
    .port_info 4 /INPUT 32 "read_data_in";
    .port_info 5 /INPUT 32 "alu_result_in";
    .port_info 6 /INPUT 5 "reg_rd_in";
    .port_info 7 /OUTPUT 32 "alu_data_mem_wb";
    .port_info 8 /OUTPUT 5 "reg_rd_out";
    .port_info 9 /OUTPUT 1 "reg_write_out";
L_0000025dcfadcc00 .functor BUFZ 5, v0000025dcfba7030_0, C4<00000>, C4<00000>, C4<00000>;
L_0000025dcfadcc70 .functor BUFZ 1, L_0000025dcfc0f8c0, C4<0>, C4<0>, C4<0>;
v0000025dcfba8520_0 .net "alu_data_mem_wb", 31 0, L_0000025dcfc0fdc0;  alias, 1 drivers
v0000025dcfba9060_0 .net "alu_result_in", 31 0, v0000025dcfba6ef0_0;  alias, 1 drivers
v0000025dcfba80c0_0 .net "clock", 0 0, v0000025dcfbac440_0;  alias, 1 drivers
v0000025dcfba9560_0 .net "mem_to_reg_in", 0 0, v0000025dcfba78f0_0;  alias, 1 drivers
v0000025dcfba8200_0 .net "read_data_in", 31 0, v0000025dcfba68b0_0;  alias, 1 drivers
v0000025dcfbaa5a0_0 .net "reg_rd_in", 4 0, v0000025dcfba7030_0;  alias, 1 drivers
v0000025dcfba9920_0 .net "reg_rd_out", 4 0, L_0000025dcfadcc00;  alias, 1 drivers
v0000025dcfba99c0_0 .net "reg_write_in", 0 0, L_0000025dcfc0f8c0;  alias, 1 drivers
v0000025dcfba9ce0_0 .net "reg_write_out", 0 0, L_0000025dcfadcc70;  alias, 1 drivers
v0000025dcfba8660_0 .net "reset", 0 0, v0000025dcfbab5e0_0;  alias, 1 drivers
S_0000025dcfbb1920 .scope module, "mux_write_back" "mux_2_values" 25 21, 10 1 0, S_0000025dcfbb1470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "D0";
    .port_info 2 /INPUT 32 "D1";
    .port_info 3 /OUTPUT 32 "D_out";
P_0000025dcfb26ad0 .param/l "WIDTH" 0 10 2, +C4<00000000000000000000000000100000>;
L_0000025dcfbb53a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000025dcfadcab0 .functor XNOR 1, v0000025dcfba78f0_0, L_0000025dcfbb53a8, C4<0>, C4<0>;
v0000025dcfba9b00_0 .net "D0", 31 0, v0000025dcfba6ef0_0;  alias, 1 drivers
v0000025dcfba8a20_0 .net "D1", 31 0, v0000025dcfba68b0_0;  alias, 1 drivers
v0000025dcfba96a0_0 .net "D_out", 31 0, L_0000025dcfc0fdc0;  alias, 1 drivers
v0000025dcfba9c40_0 .net/2u *"_ivl_0", 0 0, L_0000025dcfbb53a8;  1 drivers
v0000025dcfbaa500_0 .net *"_ivl_2", 0 0, L_0000025dcfadcab0;  1 drivers
v0000025dcfba88e0_0 .net "sel", 0 0, v0000025dcfba78f0_0;  alias, 1 drivers
L_0000025dcfc0fdc0 .functor MUXZ 32, v0000025dcfba6ef0_0, v0000025dcfba68b0_0, L_0000025dcfadcab0, C4<>;
    .scope S_0000025dcfba35d0;
T_0 ;
    %wait E_0000025dcfb25010;
    %load/vec4 v0000025dcfba6a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025dcfba6f90_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000025dcfba7850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000025dcfba7530_0;
    %assign/vec4 v0000025dcfba6f90_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000025dcfba6f90_0;
    %assign/vec4 v0000025dcfba6f90_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000025dcfba3440;
T_1 ;
    %wait E_0000025dcfb25150;
    %load/vec4 v0000025dcfba55f0_0;
    %parti/s 8, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025dcfba52d0_0, 0, 32;
    %jmp T_1.3;
T_1.0 ;
    %pushi/vec4 2196019, 0, 32;
    %store/vec4 v0000025dcfba52d0_0, 0, 32;
    %jmp T_1.3;
T_1.1 ;
    %pushi/vec4 19, 0, 32;
    %store/vec4 v0000025dcfba52d0_0, 0, 32;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000025dcfba2e00;
T_2 ;
    %wait E_0000025dcfb25010;
    %load/vec4 v0000025dcfba57d0_0;
    %flag_set/vec4 8;
    %load/vec4 v0000025dcfba4bf0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_2.0, 9;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025dcfba5190_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025dcfba4470_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000025dcfba6090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000025dcfba50f0_0;
    %assign/vec4 v0000025dcfba5190_0, 0;
    %load/vec4 v0000025dcfba4510_0;
    %assign/vec4 v0000025dcfba4470_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000025dcfba5190_0;
    %assign/vec4 v0000025dcfba5190_0, 0;
    %load/vec4 v0000025dcfba4470_0;
    %assign/vec4 v0000025dcfba4470_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000025dcfb94fa0;
T_3 ;
    %wait E_0000025dcfb25010;
    %load/vec4 v0000025dcfb92260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025dcfb92120_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000025dcfb93660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000025dcfb923a0_0;
    %assign/vec4 v0000025dcfb92120_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000025dcfb95770;
T_4 ;
    %wait E_0000025dcfb25010;
    %load/vec4 v0000025dcfb92e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025dcfb91360_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000025dcfb91ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000025dcfb92440_0;
    %assign/vec4 v0000025dcfb91360_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000025dcfb952c0;
T_5 ;
    %wait E_0000025dcfb25010;
    %load/vec4 v0000025dcfb919a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025dcfb92a80_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000025dcfb932a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000025dcfb91b80_0;
    %assign/vec4 v0000025dcfb92a80_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000025dcfb95130;
T_6 ;
    %wait E_0000025dcfb25010;
    %load/vec4 v0000025dcfb93520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025dcfb924e0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000025dcfb91f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000025dcfb91d60_0;
    %assign/vec4 v0000025dcfb924e0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000025dcfb95450;
T_7 ;
    %wait E_0000025dcfb25010;
    %load/vec4 v0000025dcfb91040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025dcfb91a40_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000025dcfb92940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000025dcfb91fe0_0;
    %assign/vec4 v0000025dcfb91a40_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000025dcfb97590;
T_8 ;
    %wait E_0000025dcfb25010;
    %load/vec4 v0000025dcfb92620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025dcfb917c0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000025dcfb935c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0000025dcfb929e0_0;
    %assign/vec4 v0000025dcfb917c0_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000025dcfb96dc0;
T_9 ;
    %wait E_0000025dcfb25010;
    %load/vec4 v0000025dcfb92800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025dcfb91540_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000025dcfb92760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0000025dcfb92ee0_0;
    %assign/vec4 v0000025dcfb91540_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000025dcfb97720;
T_10 ;
    %wait E_0000025dcfb25010;
    %load/vec4 v0000025dcfb91860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025dcfb933e0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000025dcfb93480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0000025dcfb93340_0;
    %assign/vec4 v0000025dcfb933e0_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000025dcfb96780;
T_11 ;
    %wait E_0000025dcfb25010;
    %load/vec4 v0000025dcfb91180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025dcfb93700_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000025dcfb910e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000025dcfb92d00_0;
    %assign/vec4 v0000025dcfb93700_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000025dcfb97a40;
T_12 ;
    %wait E_0000025dcfb25010;
    %load/vec4 v0000025dcfb912c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025dcfb926c0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000025dcfb91220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000025dcfb91e00_0;
    %assign/vec4 v0000025dcfb926c0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000025dcfb96f50;
T_13 ;
    %wait E_0000025dcfb25010;
    %load/vec4 v0000025dcfb94a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025dcfb915e0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000025dcfb94920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0000025dcfb914a0_0;
    %assign/vec4 v0000025dcfb915e0_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000025dcfb97bd0;
T_14 ;
    %wait E_0000025dcfb25010;
    %load/vec4 v0000025dcfb94560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025dcfb93ca0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000025dcfb94e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0000025dcfb944c0_0;
    %assign/vec4 v0000025dcfb93ca0_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000025dcfb97d60;
T_15 ;
    %wait E_0000025dcfb25010;
    %load/vec4 v0000025dcfb949c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025dcfb93980_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000025dcfb94d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0000025dcfb937a0_0;
    %assign/vec4 v0000025dcfb93980_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000025dcfb962d0;
T_16 ;
    %wait E_0000025dcfb25010;
    %load/vec4 v0000025dcfb94ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025dcfb94100_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000025dcfb946a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0000025dcfb94b00_0;
    %assign/vec4 v0000025dcfb94100_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000025dcfb965f0;
T_17 ;
    %wait E_0000025dcfb25010;
    %load/vec4 v0000025dcfb93e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025dcfb93de0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000025dcfb94060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0000025dcfb942e0_0;
    %assign/vec4 v0000025dcfb93de0_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000025dcfb98dd0;
T_18 ;
    %wait E_0000025dcfb25010;
    %load/vec4 v0000025dcfb93840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025dcfb93ac0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000025dcfb94ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0000025dcfb93a20_0;
    %assign/vec4 v0000025dcfb93ac0_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000025dcfb99280;
T_19 ;
    %wait E_0000025dcfb25010;
    %load/vec4 v0000025dcfb93f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025dcfb938e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000025dcfb93c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0000025dcfb93b60_0;
    %assign/vec4 v0000025dcfb938e0_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000025dcfb99730;
T_20 ;
    %wait E_0000025dcfb25010;
    %load/vec4 v0000025dcfb94880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025dcfb94740_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000025dcfb947e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0000025dcfb94420_0;
    %assign/vec4 v0000025dcfb94740_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000025dcfb98150;
T_21 ;
    %wait E_0000025dcfb25010;
    %load/vec4 v0000025dcfb9b160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025dcfb9af80_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000025dcfb9b0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0000025dcfb9b8e0_0;
    %assign/vec4 v0000025dcfb9af80_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000025dcfb98600;
T_22 ;
    %wait E_0000025dcfb25010;
    %load/vec4 v0000025dcfb9b2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025dcfb9bde0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0000025dcfb9c380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0000025dcfb9ab20_0;
    %assign/vec4 v0000025dcfb9bde0_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000025dcfb98920;
T_23 ;
    %wait E_0000025dcfb25010;
    %load/vec4 v0000025dcfb9b3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025dcfb9c100_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0000025dcfb9abc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0000025dcfb9a6c0_0;
    %assign/vec4 v0000025dcfb9c100_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000025dcfb98c40;
T_24 ;
    %wait E_0000025dcfb25010;
    %load/vec4 v0000025dcfb9b980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025dcfb9c420_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000025dcfb9b660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0000025dcfb9c2e0_0;
    %assign/vec4 v0000025dcfb9c420_0, 0;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000025dcfb998c0;
T_25 ;
    %wait E_0000025dcfb25010;
    %load/vec4 v0000025dcfb9b020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025dcfb9ba20_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0000025dcfb9bb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0000025dcfb9a300_0;
    %assign/vec4 v0000025dcfb9ba20_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000025dcfb98790;
T_26 ;
    %wait E_0000025dcfb25010;
    %load/vec4 v0000025dcfb9ad00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025dcfb9bd40_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0000025dcfb9bc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0000025dcfb9c1a0_0;
    %assign/vec4 v0000025dcfb9bd40_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000025dcfb99be0;
T_27 ;
    %wait E_0000025dcfb25010;
    %load/vec4 v0000025dcfb9a9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025dcfb9a1c0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0000025dcfb9b7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0000025dcfb99fe0_0;
    %assign/vec4 v0000025dcfb9a1c0_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000025dcfba2f90;
T_28 ;
    %wait E_0000025dcfb25010;
    %load/vec4 v0000025dcfb9bca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025dcfb9aa80_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0000025dcfb9b340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0000025dcfb9c6a0_0;
    %assign/vec4 v0000025dcfb9aa80_0, 0;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0000025dcfba3760;
T_29 ;
    %wait E_0000025dcfb25010;
    %load/vec4 v0000025dcfb9b840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025dcfb9ada0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0000025dcfb9bf20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0000025dcfb9c240_0;
    %assign/vec4 v0000025dcfb9ada0_0, 0;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000025dcfba3c10;
T_30 ;
    %wait E_0000025dcfb25010;
    %load/vec4 v0000025dcfb9a080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025dcfb9ae40_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0000025dcfb9c740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0000025dcfb9b480_0;
    %assign/vec4 v0000025dcfb9ae40_0, 0;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000025dcfba2180;
T_31 ;
    %wait E_0000025dcfb25010;
    %load/vec4 v0000025dcfb9c560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025dcfb9b700_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0000025dcfb9bfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0000025dcfb9b5c0_0;
    %assign/vec4 v0000025dcfb9b700_0, 0;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0000025dcfba38f0;
T_32 ;
    %wait E_0000025dcfb25010;
    %load/vec4 v0000025dcfb9a440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025dcfb9c600_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0000025dcfb9a3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0000025dcfb9c060_0;
    %assign/vec4 v0000025dcfb9c600_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000025dcfba2c70;
T_33 ;
    %wait E_0000025dcfb25010;
    %load/vec4 v0000025dcfb9de60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025dcfb9a760_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0000025dcfb9a800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0000025dcfb9a580_0;
    %assign/vec4 v0000025dcfb9a760_0, 0;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0000025dcfba24a0;
T_34 ;
    %wait E_0000025dcfb25010;
    %load/vec4 v0000025dcfb9c7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025dcfb9cce0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0000025dcfb9d500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0000025dcfb9dbe0_0;
    %assign/vec4 v0000025dcfb9cce0_0, 0;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0000025dcfa1bb80;
T_35 ;
    %wait E_0000025dcfb24ed0;
    %load/vec4 v0000025dcfb8e2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025dcfb8d7b0_0, 0, 1;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0000025dcfb8f290_0;
    %inv;
    %load/vec4 v0000025dcfb8f3d0_0;
    %pushi/vec4 99, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000025dcfb90d70_0;
    %nor/r;
    %and;
    %inv;
    %and;
    %store/vec4 v0000025dcfb8d7b0_0, 0, 1;
T_35.1 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0000025dcfa1bb80;
T_36 ;
    %wait E_0000025dcfb258d0;
    %load/vec4 v0000025dcfb8e2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025dcfb8d2b0_0, 0, 1;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0000025dcfb8f290_0;
    %inv;
    %store/vec4 v0000025dcfb8d2b0_0, 0, 1;
T_36.1 ;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0000025dcfa1bb80;
T_37 ;
    %wait E_0000025dcfb258d0;
    %load/vec4 v0000025dcfb8e2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025dcfb8f1f0_0, 0, 1;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0000025dcfb8f290_0;
    %store/vec4 v0000025dcfb8f1f0_0, 0, 1;
T_37.1 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0000025dcfa1b9f0;
T_38 ;
    %wait E_0000025dcfb25050;
    %load/vec4 v0000025dcfb8bb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025dcfb8b510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025dcfb8bab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025dcfb8b470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025dcfb8b8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025dcfb8bbf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025dcfb8c050_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000025dcfb8b290_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0000025dcfb8ba10_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_38.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_38.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_38.5, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025dcfb8b510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025dcfb8bab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025dcfb8b470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025dcfb8b8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025dcfb8bbf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025dcfb8c050_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000025dcfb8b290_0, 0;
    %jmp T_38.7;
T_38.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025dcfb8b510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025dcfb8bab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025dcfb8b470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025dcfb8b8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025dcfb8bbf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025dcfb8c050_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000025dcfb8b290_0, 0;
    %jmp T_38.7;
T_38.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025dcfb8b510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025dcfb8bab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025dcfb8b470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025dcfb8b8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025dcfb8bbf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025dcfb8c050_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000025dcfb8b290_0, 0;
    %jmp T_38.7;
T_38.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025dcfb8b510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025dcfb8bab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025dcfb8b470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025dcfb8b8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025dcfb8bbf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025dcfb8c050_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000025dcfb8b290_0, 0;
    %jmp T_38.7;
T_38.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025dcfb8b510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025dcfb8bab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025dcfb8b470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025dcfb8b8d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025dcfb8bbf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025dcfb8c050_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000025dcfb8b290_0, 0;
    %jmp T_38.7;
T_38.7 ;
    %pop/vec4 1;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0000025dcfa1bd10;
T_39 ;
    %wait E_0000025dcfb25050;
    %load/vec4 v0000025dcfb8f650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025dcfb8f150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025dcfb8de90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025dcfb8f6f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025dcfb8d710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025dcfb8f0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025dcfb8ea70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000025dcfb8f470_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000025dcfb8e930_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000025dcfb8df30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000025dcfb8e390_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025dcfb8e9d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025dcfb8f5b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025dcfb8d8f0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000025dcfb8e6b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000025dcfb8eb10_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0000025dcfb8d030_0;
    %assign/vec4 v0000025dcfb8f150_0, 0;
    %load/vec4 v0000025dcfb8e430_0;
    %assign/vec4 v0000025dcfb8de90_0, 0;
    %load/vec4 v0000025dcfb8f510_0;
    %assign/vec4 v0000025dcfb8f6f0_0, 0;
    %load/vec4 v0000025dcfb8e570_0;
    %assign/vec4 v0000025dcfb8d710_0, 0;
    %load/vec4 v0000025dcfb8d670_0;
    %assign/vec4 v0000025dcfb8f0b0_0, 0;
    %load/vec4 v0000025dcfb8ecf0_0;
    %assign/vec4 v0000025dcfb8ea70_0, 0;
    %load/vec4 v0000025dcfb8d350_0;
    %assign/vec4 v0000025dcfb8f470_0, 0;
    %load/vec4 v0000025dcfb8d3f0_0;
    %assign/vec4 v0000025dcfb8e930_0, 0;
    %load/vec4 v0000025dcfb8ddf0_0;
    %assign/vec4 v0000025dcfb8df30_0, 0;
    %load/vec4 v0000025dcfb8dd50_0;
    %assign/vec4 v0000025dcfb8e390_0, 0;
    %load/vec4 v0000025dcfb8e610_0;
    %assign/vec4 v0000025dcfb8e9d0_0, 0;
    %load/vec4 v0000025dcfb8f5b0_0;
    %assign/vec4 v0000025dcfb8f5b0_0, 0;
    %load/vec4 v0000025dcfb8d8f0_0;
    %assign/vec4 v0000025dcfb8d8f0_0, 0;
    %load/vec4 v0000025dcfb8e6b0_0;
    %assign/vec4 v0000025dcfb8e6b0_0, 0;
    %load/vec4 v0000025dcfb8eb10_0;
    %assign/vec4 v0000025dcfb8eb10_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0000025dcfa31890;
T_40 ;
    %wait E_0000025dcfb25610;
    %load/vec4 v0000025dcfb184c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_40.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_40.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_40.2, 6;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000025dcfb182e0_0, 0;
    %jmp T_40.4;
T_40.0 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000025dcfb182e0_0, 0;
    %jmp T_40.4;
T_40.1 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000025dcfb182e0_0, 0;
    %jmp T_40.4;
T_40.2 ;
    %load/vec4 v0000025dcfb18240_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_40.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_40.6, 6;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000025dcfb182e0_0, 0;
    %jmp T_40.8;
T_40.5 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000025dcfb182e0_0, 0;
    %jmp T_40.8;
T_40.6 ;
    %load/vec4 v0000025dcfb18060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_40.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_40.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_40.11, 6;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000025dcfb182e0_0, 0;
    %jmp T_40.13;
T_40.9 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000025dcfb182e0_0, 0;
    %jmp T_40.13;
T_40.10 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000025dcfb182e0_0, 0;
    %jmp T_40.13;
T_40.11 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025dcfb182e0_0, 0;
    %jmp T_40.13;
T_40.13 ;
    %pop/vec4 1;
    %jmp T_40.8;
T_40.8 ;
    %pop/vec4 1;
    %jmp T_40.4;
T_40.4 ;
    %pop/vec4 1;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0000025dcfa31bb0;
T_41 ;
    %wait E_0000025dcfb25010;
    %load/vec4 v0000025dcfb7fc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025dcfb7fa80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025dcfb80160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025dcfb80480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025dcfae7750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025dcfa6f6a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025dcfb80020_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000025dcfb80a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025dcfb7f1c0_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0000025dcfb80660_0;
    %assign/vec4 v0000025dcfb7fa80_0, 0;
    %load/vec4 v0000025dcfb7fee0_0;
    %assign/vec4 v0000025dcfb80160_0, 0;
    %load/vec4 v0000025dcfb80520_0;
    %assign/vec4 v0000025dcfb80480_0, 0;
    %load/vec4 v0000025dcfa6f7e0_0;
    %assign/vec4 v0000025dcfae7750_0, 0;
    %load/vec4 v0000025dcfa70460_0;
    %assign/vec4 v0000025dcfa6f6a0_0, 0;
    %load/vec4 v0000025dcfb7f9e0_0;
    %assign/vec4 v0000025dcfb80020_0, 0;
    %load/vec4 v0000025dcfb80200_0;
    %assign/vec4 v0000025dcfb80a20_0, 0;
    %load/vec4 v0000025dcfae7b10_0;
    %assign/vec4 v0000025dcfb7f1c0_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0000025dcfba2950;
T_42 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025dcfba8ca0_0, 0, 32;
T_42.0 ;
    %load/vec4 v0000025dcfba8ca0_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_42.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000025dcfba8ca0_0;
    %store/vec4a v0000025dcfba9a60, 4, 0;
    %load/vec4 v0000025dcfba8ca0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025dcfba8ca0_0, 0, 32;
    %jmp T_42.0;
T_42.1 ;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025dcfba9a60, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025dcfba9a60, 4, 0;
    %end;
    .thread T_42;
    .scope S_0000025dcfba2950;
T_43 ;
    %wait E_0000025dcfb25010;
    %load/vec4 v0000025dcfba97e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_43.0, 4;
    %load/vec4 v0000025dcfba9ec0_0;
    %ix/getv 3, v0000025dcfba91a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025dcfba9a60, 0, 4;
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0000025dcfba2630;
T_44 ;
    %wait E_0000025dcfb25010;
    %load/vec4 v0000025dcfba73f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025dcfba78f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025dcfba7670_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025dcfba68b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025dcfba6ef0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000025dcfba7030_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0000025dcfba7b70_0;
    %assign/vec4 v0000025dcfba78f0_0, 0;
    %load/vec4 v0000025dcfba6d10_0;
    %pad/u 32;
    %assign/vec4 v0000025dcfba7670_0, 0;
    %load/vec4 v0000025dcfba7d50_0;
    %assign/vec4 v0000025dcfba68b0_0, 0;
    %load/vec4 v0000025dcfba7990_0;
    %assign/vec4 v0000025dcfba6ef0_0, 0;
    %load/vec4 v0000025dcfba7710_0;
    %assign/vec4 v0000025dcfba7030_0, 0;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0000025dcfb32b50;
T_45 ;
    %delay 10000, 0;
    %load/vec4 v0000025dcfbac440_0;
    %inv;
    %store/vec4 v0000025dcfbac440_0, 0, 1;
    %jmp T_45;
    .thread T_45;
    .scope S_0000025dcfb32b50;
T_46 ;
    %vpi_call 2 24 "$dumpfile", "riscv.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000025dcfb32b50 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025dcfbac440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025dcfbab5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025dcfbaaf00_0, 0, 1;
    %delay 25000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025dcfbab5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025dcfbaaf00_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025dcfbaaf00_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025dcfbaaf00_0, 0, 1;
    %delay 60000, 0;
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_46;
    .scope S_0000025dcfb32b50;
T_47 ;
    %vpi_call 2 59 "$monitor", "Time=%0dns | reset=%b | ligar=%b | clock=%b", $time, v0000025dcfbab5e0_0, v0000025dcfbaaf00_0, v0000025dcfbac440_0 {0 0 0};
    %end;
    .thread T_47;
# The file index is used to find the file name in the following table.
:file_names 26;
    "N/A";
    "<interactive>";
    "riscv_pipeline_tb.v";
    "riscv_pipeline.v";
    "estagios/EX/EX.v";
    "./estagios/EX/alu_control.v";
    "./estagios/EX/alu.v";
    "./estagios/EX/ex_mem_register.v";
    "./estagios/EX/forwading_unit.v";
    "./estagios/EX/mux_3_values.v";
    "./estagios/EX/mux_2_values.v";
    "estagios/ID/ID.v";
    "./estagios/ID/controle.v";
    "./estagios/ID/Hazard.v";
    "./estagios/ID/id_ex_register.v";
    "./estagios/ID/ImmGen.v";
    "./estagios/ID/register_file.v";
    "./estagios/ID/registrador.v";
    "estagios/IF/IF.v";
    "./registradores_estagios/if_id_register.v";
    "./estagios/IF/instruction_memory.v";
    "./estagios/IF/program_counter.v";
    "estagios/MEM/MEM.v";
    "./estagios/MEM/mem_wb_register.v";
    "./estagios/MEM/data_memory.v";
    "estagios/WB/WB.v";
