NDFramePage.OnPageTitleLoaded("File3:mvau_tb_v1.sv","mvau_tb_v1.sv");NDSummary.OnSummaryLoaded("File3:mvau_tb_v1.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","Always"],["Combinatorial Always Blocks","AlwaysCOMB"],["Sequential Always Blocks","AlwaysFF"],["Groups","Group"],["Initial blocks","Initial"],["Module","Module"],["Signals","Signal"]],[[430,0,3,"Module","Module"],[431,0,5,"<span class=\"Qualifier\">mvau_tb_v1.</span>&#8203;sv (testbench)","mvau_tb_v1.sv"],[432,0,3,"Signals","Signals"],[433,0,6,"aresetn","aresetn"],[434,0,6,"out_v","out_v"],[435,0,6,"out","out"],[436,0,6,"out_packed","out_packed"],[437,0,6,"in_v","in_v"],[438,0,6,"weights","weights"],[439,0,6,"in_mat","in_mat"],[440,0,6,"in","in"],[441,0,6,"mvau_beh","mvau_beh"],[442,0,6,"test_count","test_count"],[443,0,6,"do_comp","do_comp"],[444,0,6,"latency","latency"],[445,0,6,"sim_start","sim_start"],[446,0,6,"rready","rready"],[447,0,6,"wready","wready"],[448,0,3,"Initial blocks","Initial_blocks"],[449,0,4,"CLK_RST_GEN","CLK_RST_GEN"],[450,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[451,0,0,"CLK_GEN","CLK_GEN"],[452,0,0,"WGT_MAT_GEN","WGT_MAT_GEN"],[453,0,0,"INP_MAT_GEN","INP_MAT_GEN"],[454,0,0,"OUT_GEN_BEH","OUT_GEN_BEH"],[455,0,3,"Sequential Always Blocks","Sequential_Always_Blocks"],[456,0,2,"CALC_LATENCY","CALC_LATENCY"],[457,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(2)"],[458,0,1,"Input Ready","Input_Ready"],[459,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(3)"],[460,0,0,"Counters","Counters"],[461,0,0,"INP_GEN","INP_GEN"]]);