devDDRPHY : device DDR_PHY
{
    parameter
    (
        config bit CP_LDO_CTRL[1:0] = 2'b00,
        config bit CP_CAL_INIT[7:0] = 8'b00011111,
        config bit CP_CODE_OFFSET[3:0] = 4'b0000,
        config bit CP_DLLCODESEL[1:0] = 2'b00,
        config bit CP_DLL_CLKSEL[1:0] = 2'b10,
        config string CP_DLL_FORCE = "FALSE",
        config bit CP_DLY_2X = 1'b0,
        config string CP_DQS_MODE = "QUAD_RATE",
        config bit CP_EN_CTRL[4:0] = 5'b00000,
        config bit CP_FAST_LOCK = 1'b0,
        config bit CP_FDIV[1:0] = 2'b10,
        config string CP_FIFOMODE_SEL = "TRUE",
        config string CP_GATE_EN = "FALSE",
        config string CP_IFIFO_GENERIC = "FALSE",
        config bit CP_INT_CLK = 1'b0,
        config string CP_IOCLK_SEL = "FALSE",
        config bit CP_RD_ADDR_INIT[2:0] = 3'b000,
        config bit CP_RST_CTRL[1:0] = 2'b00,
        config bit CP_UPD_DLY[1:0] = 2'b01,
        config string CP_WCLKDEL_SEL = "FALSE",
        config string CP_WL_EXTEND = "FALSE"
    );
    port
    (
        input DQS_EVEN_CODE[7:0],
        input DQS_ODD_CODE[7:0],
        input DQS_GATE_CTRL[3:0],
        input READ_CLK_CTRL[2:0],
        input WL_P_DLLCODE[7:0],
        input WL_STEP[7:0],
        input PHY_CLK_B_P,
        input PHY_CLK_B_N,
        input DLL_FREEZE,
        input DLL_RST,
        input CLK_DQSI = 1'b1,
        input CLK_DQSIB = 1'b1,
        input GATEI,
        input LDO_EN,
        input RST_DQS,
        input RST_TRAINING_N,
        input SYSCLK,
        input UPDATE_N = 1'b1,
        output DLL_90CODE_GRAY[7:0],
        output DQS_DRIFT[1:0],
        output IFIFO_RADDR[2:0],
        output IFIFO_WADDR[2:0],
        output CLK_DQSI_DEL,
        output CLK_DQSIB_DEL,
        output CLK_W,
        output CLK_W_DEL,
        output DGTS,
        output DQS_DRIFT_STATUS,
        output DRIFT_DETECT_ERR,
        output DLL_LOCK,
        output READ_VALID,
        output DQS_SAMPLE,
  logic input  DLL_45_STEP0,
  logic input  DLL_45_STEP1,
  logic input  DLL_45_STEP2,
  logic input  DLL_45_STEP3,
  logic input  DLL_45_STEP4,
  logic input  DLL_45_STEP5,
  logic input  DLL_45_STEP6,
  logic input  DLL_45_STEP7,
  logic output DLL_45CODE_GRAY0,
  logic output DLL_45CODE_GRAY1,
  logic output DLL_45CODE_GRAY2,
  logic output DLL_45CODE_GRAY3,
  logic output DLL_45CODE_GRAY4,
  logic output DLL_45CODE_GRAY5,
  logic output DLL_45CODE_GRAY6,
  logic output DLL_45CODE_GRAY7
    );
};


structure netlist of devDDRPHY
{
};

