# 6 Stage Pipelined RISCV Processor
This Project implements a 6 Stage (IF - ID - RR - EX - MEM - WB) RISCV Processor with Branch Predicton (2 Bit Branch Predictor)
