Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Oct 10 14:46:10 2024
| Host         : Elinnation running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file processor_top_timing_summary_routed.rpt -pb processor_top_timing_summary_routed.pb -rpx processor_top_timing_summary_routed.rpx -warn_on_violation
| Design       : processor_top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-16  Warning   Large setup violation           163         
TIMING-18  Warning   Missing input or output delay   59          
TIMING-20  Warning   Non-clocked latch               1           
TIMING-23  Warning   Combinational loop found        1           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (19)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (10)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (10)
----------------------
 There are 10 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.518    -1482.310                    169                  926        0.143        0.000                      0                  926        4.500        0.000                       0                   342  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               -10.518    -1482.310                    169                  926        0.143        0.000                      0                  926        4.500        0.000                       0                   342  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          169  Failing Endpoints,  Worst Slack      -10.518ns,  Total Violation    -1482.310ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.518ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/branch_enable/nzp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        20.579ns  (logic 6.073ns (29.510%)  route 14.506ns (70.490%))
  Logic Levels:           31  (CARRY4=4 LUT2=3 LUT3=3 LUT5=1 LUT6=19 MUXF7=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.626     5.134    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456     5.590 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]_replica/Q
                         net (fo=14, routed)          0.646     6.236    slc3/cpu/cpu_control/FSM_sequential_state_reg[4]_0[0]_repN
    SLICE_X3Y96          LUT3 (Prop_lut3_I0_O)        0.124     6.360 r  slc3/cpu/cpu_control/i__carry_i_25_comp/O
                         net (fo=2, routed)           0.417     6.778    slc3/cpu/ir_reg/FSM_sequential_state_reg[3]_0_repN_alias
    SLICE_X5Y95          LUT6 (Prop_lut6_I5_O)        0.124     6.902 r  slc3/cpu/ir_reg/i__carry_i_13_comp/O
                         net (fo=14, routed)          0.572     7.474    slc3/cpu/reg_file/reg_file_reg[0][3]_1
    SLICE_X1Y95          LUT6 (Prop_lut6_I2_O)        0.124     7.598 r  slc3/cpu/reg_file/i__carry_i_20/O
                         net (fo=2, routed)           0.437     8.035    slc3/cpu/reg_file/i__carry_i_20_n_0
    SLICE_X4Y95          LUT3 (Prop_lut3_I0_O)        0.124     8.159 r  slc3/cpu/reg_file/addrsum_carry_i_12/O
                         net (fo=4, routed)           0.426     8.585    slc3/cpu/cpu_control/sr1_out[0]
    SLICE_X5Y96          LUT5 (Prop_lut5_I0_O)        0.124     8.709 r  slc3/cpu/cpu_control/addrsum_carry_i_8/O
                         net (fo=1, routed)           0.000     8.709    slc3/cpu/cpu_control_n_75
    SLICE_X5Y96          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.956 r  slc3/cpu/addrsum_carry/O[0]
                         net (fo=2, routed)           0.315     9.271    slc3/cpu/cpu_control/data0[0]
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.299     9.570 f  slc3/cpu/cpu_control/reg_file[0][0]_i_3/O
                         net (fo=1, routed)           0.564    10.134    slc3/cpu/cpu_control/reg_file[0][0]_i_3_n_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I3_O)        0.124    10.258 r  slc3/cpu/cpu_control/reg_file[0][0]_i_2_comp/O
                         net (fo=47, routed)          1.223    11.482    slc3/cpu/reg_file/i__carry_i_24
    SLICE_X3Y95          LUT6 (Prop_lut6_I4_O)        0.124    11.606 f  slc3/cpu/reg_file/i__carry_i_16/O
                         net (fo=1, routed)           0.464    12.070    slc3/cpu/cpu_control/alu_out0_inferred__1/i__carry
    SLICE_X2Y95          LUT6 (Prop_lut6_I4_O)        0.124    12.194 f  slc3/cpu/cpu_control/i__carry_i_2/O
                         net (fo=3, routed)           0.502    12.696    slc3/cpu/cpu_control/DI[0]
    SLICE_X2Y95          LUT6 (Prop_lut6_I0_O)        0.124    12.820 r  slc3/cpu/cpu_control/reg_file[0][2]_i_4/O
                         net (fo=1, routed)           0.532    13.352    slc3/cpu/cpu_control/reg_file[0][2]_i_4_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I0_O)        0.124    13.476 r  slc3/cpu/cpu_control/reg_file[0][2]_i_2/O
                         net (fo=22, routed)          0.313    13.789    slc3/cpu/cpu_control/reg_file[0][2]_i_2_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I2_O)        0.124    13.913 r  slc3/cpu/cpu_control/i__carry_i_24/O
                         net (fo=2, routed)           0.554    14.468    slc3/cpu/cpu_control/i__carry_i_24_n_0
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.124    14.592 r  slc3/cpu/cpu_control/i__carry_i_8/O
                         net (fo=1, routed)           0.000    14.592    slc3/cpu/alu_unit/S[0]
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    15.016 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry/O[1]
                         net (fo=2, routed)           0.371    15.386    slc3/cpu/cpu_control/alu_out01_in[1]
    SLICE_X6Y96          LUT6 (Prop_lut6_I1_O)        0.303    15.689 f  slc3/cpu/cpu_control/reg_file[0][1]_i_3/O
                         net (fo=3, routed)           0.195    15.884    slc3/cpu/cpu_control/reg_file[0][1]_i_3_n_0
    SLICE_X6Y96          LUT2 (Prop_lut2_I1_O)        0.124    16.008 r  slc3/cpu/cpu_control/reg_file[0][1]_i_1/O
                         net (fo=34, routed)          1.994    18.003    slc3/cpu/reg_file/reg_file_reg[0][15]_0[1]
    SLICE_X7Y93          LUT6 (Prop_lut6_I2_O)        0.124    18.127 f  slc3/cpu/reg_file/i__carry_i_34/O
                         net (fo=1, routed)           0.000    18.127    slc3/cpu/cpu_control/i__carry_i_23_1
    SLICE_X7Y93          MUXF7 (Prop_muxf7_I1_O)      0.245    18.372 f  slc3/cpu/cpu_control/i__carry_i_29/O
                         net (fo=1, routed)           0.268    18.640    slc3/cpu/cpu_control/i__carry_i_29_n_0
    SLICE_X7Y93          LUT3 (Prop_lut3_I2_O)        0.298    18.938 f  slc3/cpu/cpu_control/i__carry_i_23/O
                         net (fo=3, routed)           0.587    19.525    slc3/cpu/cpu_control/i__carry_i_23_n_0
    SLICE_X5Y93          LUT6 (Prop_lut6_I0_O)        0.124    19.649 r  slc3/cpu/cpu_control/reg_file[0][1]_i_4_replica/O
                         net (fo=1, routed)           0.608    20.256    slc3/cpu/cpu_control/reg_file[0][1]_i_4_n_0_repN
    SLICE_X6Y94          LUT6 (Prop_lut6_I5_O)        0.124    20.380 r  slc3/cpu/cpu_control/reg_file[0][1]_i_1_replica_comp_2/O
                         net (fo=9, routed)           0.765    21.146    slc3/cpu/reg_file/FSM_sequential_state_reg[1]_1[1]_repN_alias
    SLICE_X8Y96          LUT6 (Prop_lut6_I2_O)        0.124    21.270 r  slc3/cpu/reg_file/i__carry__0_i_35/O
                         net (fo=1, routed)           0.282    21.552    slc3/cpu/cpu_control/i__carry__0_i_8_0
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.124    21.676 r  slc3/cpu/cpu_control/i__carry__0_i_28/O
                         net (fo=2, routed)           0.636    22.311    slc3/cpu/cpu_control/sr2mux_out[4]
    SLICE_X7Y97          LUT2 (Prop_lut2_I0_O)        0.124    22.435 r  slc3/cpu/cpu_control/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    22.435    slc3/cpu/alu_unit/reg_file[0][4]_i_2[0]
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.967 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.967    slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__0_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.206 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.507    23.713    slc3/cpu/cpu_control/alu_out01_in[10]
    SLICE_X2Y98          LUT6 (Prop_lut6_I0_O)        0.302    24.015 r  slc3/cpu/cpu_control/reg_file[0][10]_i_3/O
                         net (fo=1, routed)           0.309    24.325    slc3/cpu/cpu_control/reg_file[0][10]_i_3_n_0
    SLICE_X2Y100         LUT6 (Prop_lut6_I3_O)        0.124    24.449 r  slc3/cpu/cpu_control/reg_file[0][10]_i_1/O
                         net (fo=12, routed)          0.596    25.044    slc3/cpu/cpu_control/FSM_sequential_state_reg[1]_1[10]
    SLICE_X3Y102         LUT6 (Prop_lut6_I3_O)        0.124    25.168 r  slc3/cpu/cpu_control/nzp[1]_i_3_comp/O
                         net (fo=2, routed)           0.421    25.589    slc3/cpu/branch_enable/nzp_reg[1]_1
    SLICE_X0Y102         LUT6 (Prop_lut6_I2_O)        0.124    25.713 r  slc3/cpu/branch_enable/nzp[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    25.713    slc3/cpu/branch_enable/nzp[0]_i_1_n_0
    SLICE_X0Y102         FDRE                                         r  slc3/cpu/branch_enable/nzp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.684    15.013    slc3/cpu/branch_enable/clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  slc3/cpu/branch_enable/nzp_reg[0]/C
                         clock pessimism              0.186    15.199    
                         clock uncertainty           -0.035    15.164    
    SLICE_X0Y102         FDRE (Setup_fdre_C_D)        0.032    15.196    slc3/cpu/branch_enable/nzp_reg[0]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                         -25.713    
  -------------------------------------------------------------------
                         slack                                -10.518    

Slack (VIOLATED) :        -10.515ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/branch_enable/nzp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        20.574ns  (logic 6.073ns (29.517%)  route 14.501ns (70.483%))
  Logic Levels:           31  (CARRY4=4 LUT2=3 LUT3=3 LUT5=2 LUT6=18 MUXF7=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.626     5.134    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456     5.590 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]_replica/Q
                         net (fo=14, routed)          0.646     6.236    slc3/cpu/cpu_control/FSM_sequential_state_reg[4]_0[0]_repN
    SLICE_X3Y96          LUT3 (Prop_lut3_I0_O)        0.124     6.360 r  slc3/cpu/cpu_control/i__carry_i_25_comp/O
                         net (fo=2, routed)           0.417     6.778    slc3/cpu/ir_reg/FSM_sequential_state_reg[3]_0_repN_alias
    SLICE_X5Y95          LUT6 (Prop_lut6_I5_O)        0.124     6.902 r  slc3/cpu/ir_reg/i__carry_i_13_comp/O
                         net (fo=14, routed)          0.572     7.474    slc3/cpu/reg_file/reg_file_reg[0][3]_1
    SLICE_X1Y95          LUT6 (Prop_lut6_I2_O)        0.124     7.598 r  slc3/cpu/reg_file/i__carry_i_20/O
                         net (fo=2, routed)           0.437     8.035    slc3/cpu/reg_file/i__carry_i_20_n_0
    SLICE_X4Y95          LUT3 (Prop_lut3_I0_O)        0.124     8.159 r  slc3/cpu/reg_file/addrsum_carry_i_12/O
                         net (fo=4, routed)           0.426     8.585    slc3/cpu/cpu_control/sr1_out[0]
    SLICE_X5Y96          LUT5 (Prop_lut5_I0_O)        0.124     8.709 r  slc3/cpu/cpu_control/addrsum_carry_i_8/O
                         net (fo=1, routed)           0.000     8.709    slc3/cpu/cpu_control_n_75
    SLICE_X5Y96          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.956 r  slc3/cpu/addrsum_carry/O[0]
                         net (fo=2, routed)           0.315     9.271    slc3/cpu/cpu_control/data0[0]
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.299     9.570 f  slc3/cpu/cpu_control/reg_file[0][0]_i_3/O
                         net (fo=1, routed)           0.564    10.134    slc3/cpu/cpu_control/reg_file[0][0]_i_3_n_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I3_O)        0.124    10.258 r  slc3/cpu/cpu_control/reg_file[0][0]_i_2_comp/O
                         net (fo=47, routed)          1.223    11.482    slc3/cpu/reg_file/i__carry_i_24
    SLICE_X3Y95          LUT6 (Prop_lut6_I4_O)        0.124    11.606 f  slc3/cpu/reg_file/i__carry_i_16/O
                         net (fo=1, routed)           0.464    12.070    slc3/cpu/cpu_control/alu_out0_inferred__1/i__carry
    SLICE_X2Y95          LUT6 (Prop_lut6_I4_O)        0.124    12.194 f  slc3/cpu/cpu_control/i__carry_i_2/O
                         net (fo=3, routed)           0.502    12.696    slc3/cpu/cpu_control/DI[0]
    SLICE_X2Y95          LUT6 (Prop_lut6_I0_O)        0.124    12.820 r  slc3/cpu/cpu_control/reg_file[0][2]_i_4/O
                         net (fo=1, routed)           0.532    13.352    slc3/cpu/cpu_control/reg_file[0][2]_i_4_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I0_O)        0.124    13.476 r  slc3/cpu/cpu_control/reg_file[0][2]_i_2/O
                         net (fo=22, routed)          0.313    13.789    slc3/cpu/cpu_control/reg_file[0][2]_i_2_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I2_O)        0.124    13.913 r  slc3/cpu/cpu_control/i__carry_i_24/O
                         net (fo=2, routed)           0.554    14.468    slc3/cpu/cpu_control/i__carry_i_24_n_0
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.124    14.592 r  slc3/cpu/cpu_control/i__carry_i_8/O
                         net (fo=1, routed)           0.000    14.592    slc3/cpu/alu_unit/S[0]
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    15.016 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry/O[1]
                         net (fo=2, routed)           0.371    15.386    slc3/cpu/cpu_control/alu_out01_in[1]
    SLICE_X6Y96          LUT6 (Prop_lut6_I1_O)        0.303    15.689 f  slc3/cpu/cpu_control/reg_file[0][1]_i_3/O
                         net (fo=3, routed)           0.195    15.884    slc3/cpu/cpu_control/reg_file[0][1]_i_3_n_0
    SLICE_X6Y96          LUT2 (Prop_lut2_I1_O)        0.124    16.008 r  slc3/cpu/cpu_control/reg_file[0][1]_i_1/O
                         net (fo=34, routed)          1.994    18.003    slc3/cpu/reg_file/reg_file_reg[0][15]_0[1]
    SLICE_X7Y93          LUT6 (Prop_lut6_I2_O)        0.124    18.127 f  slc3/cpu/reg_file/i__carry_i_34/O
                         net (fo=1, routed)           0.000    18.127    slc3/cpu/cpu_control/i__carry_i_23_1
    SLICE_X7Y93          MUXF7 (Prop_muxf7_I1_O)      0.245    18.372 f  slc3/cpu/cpu_control/i__carry_i_29/O
                         net (fo=1, routed)           0.268    18.640    slc3/cpu/cpu_control/i__carry_i_29_n_0
    SLICE_X7Y93          LUT3 (Prop_lut3_I2_O)        0.298    18.938 f  slc3/cpu/cpu_control/i__carry_i_23/O
                         net (fo=3, routed)           0.587    19.525    slc3/cpu/cpu_control/i__carry_i_23_n_0
    SLICE_X5Y93          LUT6 (Prop_lut6_I0_O)        0.124    19.649 r  slc3/cpu/cpu_control/reg_file[0][1]_i_4_replica/O
                         net (fo=1, routed)           0.608    20.256    slc3/cpu/cpu_control/reg_file[0][1]_i_4_n_0_repN
    SLICE_X6Y94          LUT6 (Prop_lut6_I5_O)        0.124    20.380 r  slc3/cpu/cpu_control/reg_file[0][1]_i_1_replica_comp_2/O
                         net (fo=9, routed)           0.765    21.146    slc3/cpu/reg_file/FSM_sequential_state_reg[1]_1[1]_repN_alias
    SLICE_X8Y96          LUT6 (Prop_lut6_I2_O)        0.124    21.270 r  slc3/cpu/reg_file/i__carry__0_i_35/O
                         net (fo=1, routed)           0.282    21.552    slc3/cpu/cpu_control/i__carry__0_i_8_0
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.124    21.676 r  slc3/cpu/cpu_control/i__carry__0_i_28/O
                         net (fo=2, routed)           0.636    22.311    slc3/cpu/cpu_control/sr2mux_out[4]
    SLICE_X7Y97          LUT2 (Prop_lut2_I0_O)        0.124    22.435 r  slc3/cpu/cpu_control/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    22.435    slc3/cpu/alu_unit/reg_file[0][4]_i_2[0]
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.967 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.967    slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__0_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.206 f  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.507    23.713    slc3/cpu/cpu_control/alu_out01_in[10]
    SLICE_X2Y98          LUT6 (Prop_lut6_I0_O)        0.302    24.015 f  slc3/cpu/cpu_control/reg_file[0][10]_i_3/O
                         net (fo=1, routed)           0.309    24.325    slc3/cpu/cpu_control/reg_file[0][10]_i_3_n_0
    SLICE_X2Y100         LUT6 (Prop_lut6_I3_O)        0.124    24.449 f  slc3/cpu/cpu_control/reg_file[0][10]_i_1/O
                         net (fo=12, routed)          0.596    25.044    slc3/cpu/cpu_control/FSM_sequential_state_reg[1]_1[10]
    SLICE_X3Y102         LUT6 (Prop_lut6_I3_O)        0.124    25.168 f  slc3/cpu/cpu_control/nzp[1]_i_3_comp/O
                         net (fo=2, routed)           0.416    25.584    slc3/cpu/branch_enable/nzp_reg[1]_1
    SLICE_X3Y103         LUT5 (Prop_lut5_I1_O)        0.124    25.708 r  slc3/cpu/branch_enable/nzp[1]_i_1/O
                         net (fo=1, routed)           0.000    25.708    slc3/cpu/branch_enable/nzp[1]_i_1_n_0
    SLICE_X3Y103         FDRE                                         r  slc3/cpu/branch_enable/nzp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.683    15.012    slc3/cpu/branch_enable/clk_IBUF_BUFG
    SLICE_X3Y103         FDRE                                         r  slc3/cpu/branch_enable/nzp_reg[1]/C
                         clock pessimism              0.186    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X3Y103         FDRE (Setup_fdre_C_D)        0.031    15.194    slc3/cpu/branch_enable/nzp_reg[1]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                         -25.708    
  -------------------------------------------------------------------
                         slack                                -10.515    

Slack (VIOLATED) :        -10.349ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/reg_file/reg_file_reg[6][12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        20.208ns  (logic 5.919ns (29.290%)  route 14.289ns (70.710%))
  Logic Levels:           30  (CARRY4=5 LUT2=3 LUT3=3 LUT5=1 LUT6=17 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.626     5.134    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456     5.590 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]_replica/Q
                         net (fo=14, routed)          0.646     6.236    slc3/cpu/cpu_control/FSM_sequential_state_reg[4]_0[0]_repN
    SLICE_X3Y96          LUT3 (Prop_lut3_I0_O)        0.124     6.360 r  slc3/cpu/cpu_control/i__carry_i_25_comp/O
                         net (fo=2, routed)           0.417     6.778    slc3/cpu/ir_reg/FSM_sequential_state_reg[3]_0_repN_alias
    SLICE_X5Y95          LUT6 (Prop_lut6_I5_O)        0.124     6.902 r  slc3/cpu/ir_reg/i__carry_i_13_comp/O
                         net (fo=14, routed)          0.572     7.474    slc3/cpu/reg_file/reg_file_reg[0][3]_1
    SLICE_X1Y95          LUT6 (Prop_lut6_I2_O)        0.124     7.598 r  slc3/cpu/reg_file/i__carry_i_20/O
                         net (fo=2, routed)           0.437     8.035    slc3/cpu/reg_file/i__carry_i_20_n_0
    SLICE_X4Y95          LUT3 (Prop_lut3_I0_O)        0.124     8.159 r  slc3/cpu/reg_file/addrsum_carry_i_12/O
                         net (fo=4, routed)           0.426     8.585    slc3/cpu/cpu_control/sr1_out[0]
    SLICE_X5Y96          LUT5 (Prop_lut5_I0_O)        0.124     8.709 r  slc3/cpu/cpu_control/addrsum_carry_i_8/O
                         net (fo=1, routed)           0.000     8.709    slc3/cpu/cpu_control_n_75
    SLICE_X5Y96          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.956 r  slc3/cpu/addrsum_carry/O[0]
                         net (fo=2, routed)           0.315     9.271    slc3/cpu/cpu_control/data0[0]
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.299     9.570 f  slc3/cpu/cpu_control/reg_file[0][0]_i_3/O
                         net (fo=1, routed)           0.564    10.134    slc3/cpu/cpu_control/reg_file[0][0]_i_3_n_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I3_O)        0.124    10.258 r  slc3/cpu/cpu_control/reg_file[0][0]_i_2_comp/O
                         net (fo=47, routed)          1.223    11.482    slc3/cpu/reg_file/i__carry_i_24
    SLICE_X3Y95          LUT6 (Prop_lut6_I4_O)        0.124    11.606 f  slc3/cpu/reg_file/i__carry_i_16/O
                         net (fo=1, routed)           0.464    12.070    slc3/cpu/cpu_control/alu_out0_inferred__1/i__carry
    SLICE_X2Y95          LUT6 (Prop_lut6_I4_O)        0.124    12.194 f  slc3/cpu/cpu_control/i__carry_i_2/O
                         net (fo=3, routed)           0.502    12.696    slc3/cpu/cpu_control/DI[0]
    SLICE_X2Y95          LUT6 (Prop_lut6_I0_O)        0.124    12.820 r  slc3/cpu/cpu_control/reg_file[0][2]_i_4/O
                         net (fo=1, routed)           0.532    13.352    slc3/cpu/cpu_control/reg_file[0][2]_i_4_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I0_O)        0.124    13.476 r  slc3/cpu/cpu_control/reg_file[0][2]_i_2/O
                         net (fo=22, routed)          0.313    13.789    slc3/cpu/cpu_control/reg_file[0][2]_i_2_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I2_O)        0.124    13.913 r  slc3/cpu/cpu_control/i__carry_i_24/O
                         net (fo=2, routed)           0.554    14.468    slc3/cpu/cpu_control/i__carry_i_24_n_0
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.124    14.592 r  slc3/cpu/cpu_control/i__carry_i_8/O
                         net (fo=1, routed)           0.000    14.592    slc3/cpu/alu_unit/S[0]
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    15.016 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry/O[1]
                         net (fo=2, routed)           0.371    15.386    slc3/cpu/cpu_control/alu_out01_in[1]
    SLICE_X6Y96          LUT6 (Prop_lut6_I1_O)        0.303    15.689 f  slc3/cpu/cpu_control/reg_file[0][1]_i_3/O
                         net (fo=3, routed)           0.195    15.884    slc3/cpu/cpu_control/reg_file[0][1]_i_3_n_0
    SLICE_X6Y96          LUT2 (Prop_lut2_I1_O)        0.124    16.008 r  slc3/cpu/cpu_control/reg_file[0][1]_i_1/O
                         net (fo=34, routed)          1.994    18.003    slc3/cpu/reg_file/reg_file_reg[0][15]_0[1]
    SLICE_X7Y93          LUT6 (Prop_lut6_I2_O)        0.124    18.127 f  slc3/cpu/reg_file/i__carry_i_34/O
                         net (fo=1, routed)           0.000    18.127    slc3/cpu/cpu_control/i__carry_i_23_1
    SLICE_X7Y93          MUXF7 (Prop_muxf7_I1_O)      0.245    18.372 f  slc3/cpu/cpu_control/i__carry_i_29/O
                         net (fo=1, routed)           0.268    18.640    slc3/cpu/cpu_control/i__carry_i_29_n_0
    SLICE_X7Y93          LUT3 (Prop_lut3_I2_O)        0.298    18.938 f  slc3/cpu/cpu_control/i__carry_i_23/O
                         net (fo=3, routed)           0.587    19.525    slc3/cpu/cpu_control/i__carry_i_23_n_0
    SLICE_X5Y93          LUT6 (Prop_lut6_I0_O)        0.124    19.649 r  slc3/cpu/cpu_control/reg_file[0][1]_i_4_replica/O
                         net (fo=1, routed)           0.608    20.256    slc3/cpu/cpu_control/reg_file[0][1]_i_4_n_0_repN
    SLICE_X6Y94          LUT6 (Prop_lut6_I5_O)        0.124    20.380 r  slc3/cpu/cpu_control/reg_file[0][1]_i_1_replica_comp_2/O
                         net (fo=9, routed)           0.765    21.146    slc3/cpu/reg_file/FSM_sequential_state_reg[1]_1[1]_repN_alias
    SLICE_X8Y96          LUT6 (Prop_lut6_I2_O)        0.124    21.270 r  slc3/cpu/reg_file/i__carry__0_i_35/O
                         net (fo=1, routed)           0.282    21.552    slc3/cpu/cpu_control/i__carry__0_i_8_0
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.124    21.676 r  slc3/cpu/cpu_control/i__carry__0_i_28/O
                         net (fo=2, routed)           0.636    22.311    slc3/cpu/cpu_control/sr2mux_out[4]
    SLICE_X7Y97          LUT2 (Prop_lut2_I0_O)        0.124    22.435 r  slc3/cpu/cpu_control/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    22.435    slc3/cpu/alu_unit/reg_file[0][4]_i_2[0]
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.967 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.967    slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__0_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.081 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.081    slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.303 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.592    23.895    slc3/cpu/cpu_control/alu_out01_in[12]
    SLICE_X6Y100         LUT6 (Prop_lut6_I0_O)        0.299    24.194 r  slc3/cpu/cpu_control/reg_file[0][12]_i_3/O
                         net (fo=2, routed)           0.317    24.511    slc3/cpu/cpu_control/reg_file[0][12]_i_3_n_0
    SLICE_X4Y99          LUT6 (Prop_lut6_I3_O)        0.124    24.635 r  slc3/cpu/cpu_control/reg_file[0][12]_i_1/O
                         net (fo=12, routed)          0.707    25.342    slc3/cpu/reg_file/reg_file_reg[0][15]_0[12]
    SLICE_X1Y98          FDRE                                         r  slc3/cpu/reg_file/reg_file_reg[6][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.510    14.839    slc3/cpu/reg_file/clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  slc3/cpu/reg_file/reg_file_reg[6][12]/C
                         clock pessimism              0.271    15.110    
                         clock uncertainty           -0.035    15.074    
    SLICE_X1Y98          FDRE (Setup_fdre_C_D)       -0.081    14.993    slc3/cpu/reg_file/reg_file_reg[6][12]
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                         -25.342    
  -------------------------------------------------------------------
                         slack                                -10.349    

Slack (VIOLATED) :        -10.302ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/ir_reg/data_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        20.176ns  (logic 6.017ns (29.823%)  route 14.159ns (70.177%))
  Logic Levels:           30  (CARRY4=5 LUT2=3 LUT3=3 LUT5=1 LUT6=17 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.626     5.134    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456     5.590 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]_replica/Q
                         net (fo=14, routed)          0.646     6.236    slc3/cpu/cpu_control/FSM_sequential_state_reg[4]_0[0]_repN
    SLICE_X3Y96          LUT3 (Prop_lut3_I0_O)        0.124     6.360 r  slc3/cpu/cpu_control/i__carry_i_25_comp/O
                         net (fo=2, routed)           0.417     6.778    slc3/cpu/ir_reg/FSM_sequential_state_reg[3]_0_repN_alias
    SLICE_X5Y95          LUT6 (Prop_lut6_I5_O)        0.124     6.902 r  slc3/cpu/ir_reg/i__carry_i_13_comp/O
                         net (fo=14, routed)          0.572     7.474    slc3/cpu/reg_file/reg_file_reg[0][3]_1
    SLICE_X1Y95          LUT6 (Prop_lut6_I2_O)        0.124     7.598 r  slc3/cpu/reg_file/i__carry_i_20/O
                         net (fo=2, routed)           0.437     8.035    slc3/cpu/reg_file/i__carry_i_20_n_0
    SLICE_X4Y95          LUT3 (Prop_lut3_I0_O)        0.124     8.159 r  slc3/cpu/reg_file/addrsum_carry_i_12/O
                         net (fo=4, routed)           0.426     8.585    slc3/cpu/cpu_control/sr1_out[0]
    SLICE_X5Y96          LUT5 (Prop_lut5_I0_O)        0.124     8.709 r  slc3/cpu/cpu_control/addrsum_carry_i_8/O
                         net (fo=1, routed)           0.000     8.709    slc3/cpu/cpu_control_n_75
    SLICE_X5Y96          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.956 r  slc3/cpu/addrsum_carry/O[0]
                         net (fo=2, routed)           0.315     9.271    slc3/cpu/cpu_control/data0[0]
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.299     9.570 f  slc3/cpu/cpu_control/reg_file[0][0]_i_3/O
                         net (fo=1, routed)           0.564    10.134    slc3/cpu/cpu_control/reg_file[0][0]_i_3_n_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I3_O)        0.124    10.258 r  slc3/cpu/cpu_control/reg_file[0][0]_i_2_comp/O
                         net (fo=47, routed)          1.223    11.482    slc3/cpu/reg_file/i__carry_i_24
    SLICE_X3Y95          LUT6 (Prop_lut6_I4_O)        0.124    11.606 f  slc3/cpu/reg_file/i__carry_i_16/O
                         net (fo=1, routed)           0.464    12.070    slc3/cpu/cpu_control/alu_out0_inferred__1/i__carry
    SLICE_X2Y95          LUT6 (Prop_lut6_I4_O)        0.124    12.194 f  slc3/cpu/cpu_control/i__carry_i_2/O
                         net (fo=3, routed)           0.502    12.696    slc3/cpu/cpu_control/DI[0]
    SLICE_X2Y95          LUT6 (Prop_lut6_I0_O)        0.124    12.820 r  slc3/cpu/cpu_control/reg_file[0][2]_i_4/O
                         net (fo=1, routed)           0.532    13.352    slc3/cpu/cpu_control/reg_file[0][2]_i_4_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I0_O)        0.124    13.476 r  slc3/cpu/cpu_control/reg_file[0][2]_i_2/O
                         net (fo=22, routed)          0.313    13.789    slc3/cpu/cpu_control/reg_file[0][2]_i_2_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I2_O)        0.124    13.913 r  slc3/cpu/cpu_control/i__carry_i_24/O
                         net (fo=2, routed)           0.554    14.468    slc3/cpu/cpu_control/i__carry_i_24_n_0
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.124    14.592 r  slc3/cpu/cpu_control/i__carry_i_8/O
                         net (fo=1, routed)           0.000    14.592    slc3/cpu/alu_unit/S[0]
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    15.016 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry/O[1]
                         net (fo=2, routed)           0.371    15.386    slc3/cpu/cpu_control/alu_out01_in[1]
    SLICE_X6Y96          LUT6 (Prop_lut6_I1_O)        0.303    15.689 f  slc3/cpu/cpu_control/reg_file[0][1]_i_3/O
                         net (fo=3, routed)           0.195    15.884    slc3/cpu/cpu_control/reg_file[0][1]_i_3_n_0
    SLICE_X6Y96          LUT2 (Prop_lut2_I1_O)        0.124    16.008 r  slc3/cpu/cpu_control/reg_file[0][1]_i_1/O
                         net (fo=34, routed)          1.994    18.003    slc3/cpu/reg_file/reg_file_reg[0][15]_0[1]
    SLICE_X7Y93          LUT6 (Prop_lut6_I2_O)        0.124    18.127 f  slc3/cpu/reg_file/i__carry_i_34/O
                         net (fo=1, routed)           0.000    18.127    slc3/cpu/cpu_control/i__carry_i_23_1
    SLICE_X7Y93          MUXF7 (Prop_muxf7_I1_O)      0.245    18.372 f  slc3/cpu/cpu_control/i__carry_i_29/O
                         net (fo=1, routed)           0.268    18.640    slc3/cpu/cpu_control/i__carry_i_29_n_0
    SLICE_X7Y93          LUT3 (Prop_lut3_I2_O)        0.298    18.938 f  slc3/cpu/cpu_control/i__carry_i_23/O
                         net (fo=3, routed)           0.587    19.525    slc3/cpu/cpu_control/i__carry_i_23_n_0
    SLICE_X5Y93          LUT6 (Prop_lut6_I0_O)        0.124    19.649 r  slc3/cpu/cpu_control/reg_file[0][1]_i_4_replica/O
                         net (fo=1, routed)           0.608    20.256    slc3/cpu/cpu_control/reg_file[0][1]_i_4_n_0_repN
    SLICE_X6Y94          LUT6 (Prop_lut6_I5_O)        0.124    20.380 r  slc3/cpu/cpu_control/reg_file[0][1]_i_1_replica_comp_2/O
                         net (fo=9, routed)           0.765    21.146    slc3/cpu/reg_file/FSM_sequential_state_reg[1]_1[1]_repN_alias
    SLICE_X8Y96          LUT6 (Prop_lut6_I2_O)        0.124    21.270 r  slc3/cpu/reg_file/i__carry__0_i_35/O
                         net (fo=1, routed)           0.282    21.552    slc3/cpu/cpu_control/i__carry__0_i_8_0
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.124    21.676 r  slc3/cpu/cpu_control/i__carry__0_i_28/O
                         net (fo=2, routed)           0.636    22.311    slc3/cpu/cpu_control/sr2mux_out[4]
    SLICE_X7Y97          LUT2 (Prop_lut2_I0_O)        0.124    22.435 r  slc3/cpu/cpu_control/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    22.435    slc3/cpu/alu_unit/reg_file[0][4]_i_2[0]
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.967 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.967    slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__0_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.081 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.081    slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.394 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.460    23.854    slc3/cpu/cpu_control/alu_out01_in[15]
    SLICE_X6Y100         LUT6 (Prop_lut6_I0_O)        0.306    24.160 r  slc3/cpu/cpu_control/reg_file[0][15]_i_8/O
                         net (fo=3, routed)           0.313    24.474    slc3/cpu/cpu_control/reg_file[0][15]_i_8_n_0
    SLICE_X5Y101         LUT6 (Prop_lut6_I3_O)        0.124    24.598 r  slc3/cpu/cpu_control/reg_file[0][15]_i_2/O
                         net (fo=13, routed)          0.712    25.310    slc3/cpu/ir_reg/D[15]
    SLICE_X1Y99          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.510    14.839    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[15]/C
                         clock pessimism              0.271    15.110    
                         clock uncertainty           -0.035    15.074    
    SLICE_X1Y99          FDRE (Setup_fdre_C_D)       -0.067    15.007    slc3/cpu/ir_reg/data_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                         -25.310    
  -------------------------------------------------------------------
                         slack                                -10.302    

Slack (VIOLATED) :        -10.275ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/mar_reg/data_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        20.209ns  (logic 5.919ns (29.289%)  route 14.290ns (70.711%))
  Logic Levels:           30  (CARRY4=5 LUT2=3 LUT3=3 LUT5=1 LUT6=17 MUXF7=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.626     5.134    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456     5.590 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]_replica/Q
                         net (fo=14, routed)          0.646     6.236    slc3/cpu/cpu_control/FSM_sequential_state_reg[4]_0[0]_repN
    SLICE_X3Y96          LUT3 (Prop_lut3_I0_O)        0.124     6.360 r  slc3/cpu/cpu_control/i__carry_i_25_comp/O
                         net (fo=2, routed)           0.417     6.778    slc3/cpu/ir_reg/FSM_sequential_state_reg[3]_0_repN_alias
    SLICE_X5Y95          LUT6 (Prop_lut6_I5_O)        0.124     6.902 r  slc3/cpu/ir_reg/i__carry_i_13_comp/O
                         net (fo=14, routed)          0.572     7.474    slc3/cpu/reg_file/reg_file_reg[0][3]_1
    SLICE_X1Y95          LUT6 (Prop_lut6_I2_O)        0.124     7.598 r  slc3/cpu/reg_file/i__carry_i_20/O
                         net (fo=2, routed)           0.437     8.035    slc3/cpu/reg_file/i__carry_i_20_n_0
    SLICE_X4Y95          LUT3 (Prop_lut3_I0_O)        0.124     8.159 r  slc3/cpu/reg_file/addrsum_carry_i_12/O
                         net (fo=4, routed)           0.426     8.585    slc3/cpu/cpu_control/sr1_out[0]
    SLICE_X5Y96          LUT5 (Prop_lut5_I0_O)        0.124     8.709 r  slc3/cpu/cpu_control/addrsum_carry_i_8/O
                         net (fo=1, routed)           0.000     8.709    slc3/cpu/cpu_control_n_75
    SLICE_X5Y96          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.956 r  slc3/cpu/addrsum_carry/O[0]
                         net (fo=2, routed)           0.315     9.271    slc3/cpu/cpu_control/data0[0]
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.299     9.570 f  slc3/cpu/cpu_control/reg_file[0][0]_i_3/O
                         net (fo=1, routed)           0.564    10.134    slc3/cpu/cpu_control/reg_file[0][0]_i_3_n_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I3_O)        0.124    10.258 r  slc3/cpu/cpu_control/reg_file[0][0]_i_2_comp/O
                         net (fo=47, routed)          1.223    11.482    slc3/cpu/reg_file/i__carry_i_24
    SLICE_X3Y95          LUT6 (Prop_lut6_I4_O)        0.124    11.606 f  slc3/cpu/reg_file/i__carry_i_16/O
                         net (fo=1, routed)           0.464    12.070    slc3/cpu/cpu_control/alu_out0_inferred__1/i__carry
    SLICE_X2Y95          LUT6 (Prop_lut6_I4_O)        0.124    12.194 f  slc3/cpu/cpu_control/i__carry_i_2/O
                         net (fo=3, routed)           0.502    12.696    slc3/cpu/cpu_control/DI[0]
    SLICE_X2Y95          LUT6 (Prop_lut6_I0_O)        0.124    12.820 r  slc3/cpu/cpu_control/reg_file[0][2]_i_4/O
                         net (fo=1, routed)           0.532    13.352    slc3/cpu/cpu_control/reg_file[0][2]_i_4_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I0_O)        0.124    13.476 r  slc3/cpu/cpu_control/reg_file[0][2]_i_2/O
                         net (fo=22, routed)          0.313    13.789    slc3/cpu/cpu_control/reg_file[0][2]_i_2_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I2_O)        0.124    13.913 r  slc3/cpu/cpu_control/i__carry_i_24/O
                         net (fo=2, routed)           0.554    14.468    slc3/cpu/cpu_control/i__carry_i_24_n_0
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.124    14.592 r  slc3/cpu/cpu_control/i__carry_i_8/O
                         net (fo=1, routed)           0.000    14.592    slc3/cpu/alu_unit/S[0]
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    15.016 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry/O[1]
                         net (fo=2, routed)           0.371    15.386    slc3/cpu/cpu_control/alu_out01_in[1]
    SLICE_X6Y96          LUT6 (Prop_lut6_I1_O)        0.303    15.689 f  slc3/cpu/cpu_control/reg_file[0][1]_i_3/O
                         net (fo=3, routed)           0.195    15.884    slc3/cpu/cpu_control/reg_file[0][1]_i_3_n_0
    SLICE_X6Y96          LUT2 (Prop_lut2_I1_O)        0.124    16.008 r  slc3/cpu/cpu_control/reg_file[0][1]_i_1/O
                         net (fo=34, routed)          1.994    18.003    slc3/cpu/reg_file/reg_file_reg[0][15]_0[1]
    SLICE_X7Y93          LUT6 (Prop_lut6_I2_O)        0.124    18.127 f  slc3/cpu/reg_file/i__carry_i_34/O
                         net (fo=1, routed)           0.000    18.127    slc3/cpu/cpu_control/i__carry_i_23_1
    SLICE_X7Y93          MUXF7 (Prop_muxf7_I1_O)      0.245    18.372 f  slc3/cpu/cpu_control/i__carry_i_29/O
                         net (fo=1, routed)           0.268    18.640    slc3/cpu/cpu_control/i__carry_i_29_n_0
    SLICE_X7Y93          LUT3 (Prop_lut3_I2_O)        0.298    18.938 f  slc3/cpu/cpu_control/i__carry_i_23/O
                         net (fo=3, routed)           0.587    19.525    slc3/cpu/cpu_control/i__carry_i_23_n_0
    SLICE_X5Y93          LUT6 (Prop_lut6_I0_O)        0.124    19.649 r  slc3/cpu/cpu_control/reg_file[0][1]_i_4_replica/O
                         net (fo=1, routed)           0.608    20.256    slc3/cpu/cpu_control/reg_file[0][1]_i_4_n_0_repN
    SLICE_X6Y94          LUT6 (Prop_lut6_I5_O)        0.124    20.380 r  slc3/cpu/cpu_control/reg_file[0][1]_i_1_replica_comp_2/O
                         net (fo=9, routed)           0.765    21.146    slc3/cpu/reg_file/FSM_sequential_state_reg[1]_1[1]_repN_alias
    SLICE_X8Y96          LUT6 (Prop_lut6_I2_O)        0.124    21.270 r  slc3/cpu/reg_file/i__carry__0_i_35/O
                         net (fo=1, routed)           0.282    21.552    slc3/cpu/cpu_control/i__carry__0_i_8_0
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.124    21.676 r  slc3/cpu/cpu_control/i__carry__0_i_28/O
                         net (fo=2, routed)           0.636    22.311    slc3/cpu/cpu_control/sr2mux_out[4]
    SLICE_X7Y97          LUT2 (Prop_lut2_I0_O)        0.124    22.435 r  slc3/cpu/cpu_control/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    22.435    slc3/cpu/alu_unit/reg_file[0][4]_i_2[0]
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.967 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.967    slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__0_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.081 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.081    slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.303 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.592    23.895    slc3/cpu/cpu_control/alu_out01_in[12]
    SLICE_X6Y100         LUT6 (Prop_lut6_I0_O)        0.299    24.194 r  slc3/cpu/cpu_control/reg_file[0][12]_i_3/O
                         net (fo=2, routed)           0.317    24.511    slc3/cpu/cpu_control/reg_file[0][12]_i_3_n_0
    SLICE_X4Y99          LUT6 (Prop_lut6_I3_O)        0.124    24.635 r  slc3/cpu/cpu_control/reg_file[0][12]_i_1/O
                         net (fo=12, routed)          0.708    25.343    slc3/cpu/mar_reg/D[12]
    SLICE_X4Y101         FDRE                                         r  slc3/cpu/mar_reg/data_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.683    15.012    slc3/cpu/mar_reg/clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  slc3/cpu/mar_reg/data_q_reg[12]/C
                         clock pessimism              0.186    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X4Y101         FDRE (Setup_fdre_C_D)       -0.095    15.068    slc3/cpu/mar_reg/data_q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -25.343    
  -------------------------------------------------------------------
                         slack                                -10.275    

Slack (VIOLATED) :        -10.253ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/reg_file/reg_file_reg[2][12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        20.269ns  (logic 5.919ns (29.202%)  route 14.350ns (70.798%))
  Logic Levels:           30  (CARRY4=5 LUT2=3 LUT3=3 LUT5=1 LUT6=17 MUXF7=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.626     5.134    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456     5.590 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]_replica/Q
                         net (fo=14, routed)          0.646     6.236    slc3/cpu/cpu_control/FSM_sequential_state_reg[4]_0[0]_repN
    SLICE_X3Y96          LUT3 (Prop_lut3_I0_O)        0.124     6.360 r  slc3/cpu/cpu_control/i__carry_i_25_comp/O
                         net (fo=2, routed)           0.417     6.778    slc3/cpu/ir_reg/FSM_sequential_state_reg[3]_0_repN_alias
    SLICE_X5Y95          LUT6 (Prop_lut6_I5_O)        0.124     6.902 r  slc3/cpu/ir_reg/i__carry_i_13_comp/O
                         net (fo=14, routed)          0.572     7.474    slc3/cpu/reg_file/reg_file_reg[0][3]_1
    SLICE_X1Y95          LUT6 (Prop_lut6_I2_O)        0.124     7.598 r  slc3/cpu/reg_file/i__carry_i_20/O
                         net (fo=2, routed)           0.437     8.035    slc3/cpu/reg_file/i__carry_i_20_n_0
    SLICE_X4Y95          LUT3 (Prop_lut3_I0_O)        0.124     8.159 r  slc3/cpu/reg_file/addrsum_carry_i_12/O
                         net (fo=4, routed)           0.426     8.585    slc3/cpu/cpu_control/sr1_out[0]
    SLICE_X5Y96          LUT5 (Prop_lut5_I0_O)        0.124     8.709 r  slc3/cpu/cpu_control/addrsum_carry_i_8/O
                         net (fo=1, routed)           0.000     8.709    slc3/cpu/cpu_control_n_75
    SLICE_X5Y96          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.956 r  slc3/cpu/addrsum_carry/O[0]
                         net (fo=2, routed)           0.315     9.271    slc3/cpu/cpu_control/data0[0]
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.299     9.570 f  slc3/cpu/cpu_control/reg_file[0][0]_i_3/O
                         net (fo=1, routed)           0.564    10.134    slc3/cpu/cpu_control/reg_file[0][0]_i_3_n_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I3_O)        0.124    10.258 r  slc3/cpu/cpu_control/reg_file[0][0]_i_2_comp/O
                         net (fo=47, routed)          1.223    11.482    slc3/cpu/reg_file/i__carry_i_24
    SLICE_X3Y95          LUT6 (Prop_lut6_I4_O)        0.124    11.606 f  slc3/cpu/reg_file/i__carry_i_16/O
                         net (fo=1, routed)           0.464    12.070    slc3/cpu/cpu_control/alu_out0_inferred__1/i__carry
    SLICE_X2Y95          LUT6 (Prop_lut6_I4_O)        0.124    12.194 f  slc3/cpu/cpu_control/i__carry_i_2/O
                         net (fo=3, routed)           0.502    12.696    slc3/cpu/cpu_control/DI[0]
    SLICE_X2Y95          LUT6 (Prop_lut6_I0_O)        0.124    12.820 r  slc3/cpu/cpu_control/reg_file[0][2]_i_4/O
                         net (fo=1, routed)           0.532    13.352    slc3/cpu/cpu_control/reg_file[0][2]_i_4_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I0_O)        0.124    13.476 r  slc3/cpu/cpu_control/reg_file[0][2]_i_2/O
                         net (fo=22, routed)          0.313    13.789    slc3/cpu/cpu_control/reg_file[0][2]_i_2_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I2_O)        0.124    13.913 r  slc3/cpu/cpu_control/i__carry_i_24/O
                         net (fo=2, routed)           0.554    14.468    slc3/cpu/cpu_control/i__carry_i_24_n_0
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.124    14.592 r  slc3/cpu/cpu_control/i__carry_i_8/O
                         net (fo=1, routed)           0.000    14.592    slc3/cpu/alu_unit/S[0]
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    15.016 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry/O[1]
                         net (fo=2, routed)           0.371    15.386    slc3/cpu/cpu_control/alu_out01_in[1]
    SLICE_X6Y96          LUT6 (Prop_lut6_I1_O)        0.303    15.689 f  slc3/cpu/cpu_control/reg_file[0][1]_i_3/O
                         net (fo=3, routed)           0.195    15.884    slc3/cpu/cpu_control/reg_file[0][1]_i_3_n_0
    SLICE_X6Y96          LUT2 (Prop_lut2_I1_O)        0.124    16.008 r  slc3/cpu/cpu_control/reg_file[0][1]_i_1/O
                         net (fo=34, routed)          1.994    18.003    slc3/cpu/reg_file/reg_file_reg[0][15]_0[1]
    SLICE_X7Y93          LUT6 (Prop_lut6_I2_O)        0.124    18.127 f  slc3/cpu/reg_file/i__carry_i_34/O
                         net (fo=1, routed)           0.000    18.127    slc3/cpu/cpu_control/i__carry_i_23_1
    SLICE_X7Y93          MUXF7 (Prop_muxf7_I1_O)      0.245    18.372 f  slc3/cpu/cpu_control/i__carry_i_29/O
                         net (fo=1, routed)           0.268    18.640    slc3/cpu/cpu_control/i__carry_i_29_n_0
    SLICE_X7Y93          LUT3 (Prop_lut3_I2_O)        0.298    18.938 f  slc3/cpu/cpu_control/i__carry_i_23/O
                         net (fo=3, routed)           0.587    19.525    slc3/cpu/cpu_control/i__carry_i_23_n_0
    SLICE_X5Y93          LUT6 (Prop_lut6_I0_O)        0.124    19.649 r  slc3/cpu/cpu_control/reg_file[0][1]_i_4_replica/O
                         net (fo=1, routed)           0.608    20.256    slc3/cpu/cpu_control/reg_file[0][1]_i_4_n_0_repN
    SLICE_X6Y94          LUT6 (Prop_lut6_I5_O)        0.124    20.380 r  slc3/cpu/cpu_control/reg_file[0][1]_i_1_replica_comp_2/O
                         net (fo=9, routed)           0.765    21.146    slc3/cpu/reg_file/FSM_sequential_state_reg[1]_1[1]_repN_alias
    SLICE_X8Y96          LUT6 (Prop_lut6_I2_O)        0.124    21.270 r  slc3/cpu/reg_file/i__carry__0_i_35/O
                         net (fo=1, routed)           0.282    21.552    slc3/cpu/cpu_control/i__carry__0_i_8_0
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.124    21.676 r  slc3/cpu/cpu_control/i__carry__0_i_28/O
                         net (fo=2, routed)           0.636    22.311    slc3/cpu/cpu_control/sr2mux_out[4]
    SLICE_X7Y97          LUT2 (Prop_lut2_I0_O)        0.124    22.435 r  slc3/cpu/cpu_control/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    22.435    slc3/cpu/alu_unit/reg_file[0][4]_i_2[0]
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.967 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.967    slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__0_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.081 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.081    slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.303 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.592    23.895    slc3/cpu/cpu_control/alu_out01_in[12]
    SLICE_X6Y100         LUT6 (Prop_lut6_I0_O)        0.299    24.194 r  slc3/cpu/cpu_control/reg_file[0][12]_i_3/O
                         net (fo=2, routed)           0.317    24.511    slc3/cpu/cpu_control/reg_file[0][12]_i_3_n_0
    SLICE_X4Y99          LUT6 (Prop_lut6_I3_O)        0.124    24.635 r  slc3/cpu/cpu_control/reg_file[0][12]_i_1/O
                         net (fo=12, routed)          0.767    25.403    slc3/cpu/reg_file/reg_file_reg[0][15]_0[12]
    SLICE_X2Y103         FDRE                                         r  slc3/cpu/reg_file/reg_file_reg[2][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.683    15.012    slc3/cpu/reg_file/clk_IBUF_BUFG
    SLICE_X2Y103         FDRE                                         r  slc3/cpu/reg_file/reg_file_reg[2][12]/C
                         clock pessimism              0.186    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X2Y103         FDRE (Setup_fdre_C_D)       -0.013    15.150    slc3/cpu/reg_file/reg_file_reg[2][12]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -25.403    
  -------------------------------------------------------------------
                         slack                                -10.253    

Slack (VIOLATED) :        -10.250ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/reg_file/reg_file_reg[1][12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        20.186ns  (logic 5.919ns (29.322%)  route 14.267ns (70.678%))
  Logic Levels:           30  (CARRY4=5 LUT2=3 LUT3=3 LUT5=1 LUT6=17 MUXF7=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.626     5.134    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456     5.590 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]_replica/Q
                         net (fo=14, routed)          0.646     6.236    slc3/cpu/cpu_control/FSM_sequential_state_reg[4]_0[0]_repN
    SLICE_X3Y96          LUT3 (Prop_lut3_I0_O)        0.124     6.360 r  slc3/cpu/cpu_control/i__carry_i_25_comp/O
                         net (fo=2, routed)           0.417     6.778    slc3/cpu/ir_reg/FSM_sequential_state_reg[3]_0_repN_alias
    SLICE_X5Y95          LUT6 (Prop_lut6_I5_O)        0.124     6.902 r  slc3/cpu/ir_reg/i__carry_i_13_comp/O
                         net (fo=14, routed)          0.572     7.474    slc3/cpu/reg_file/reg_file_reg[0][3]_1
    SLICE_X1Y95          LUT6 (Prop_lut6_I2_O)        0.124     7.598 r  slc3/cpu/reg_file/i__carry_i_20/O
                         net (fo=2, routed)           0.437     8.035    slc3/cpu/reg_file/i__carry_i_20_n_0
    SLICE_X4Y95          LUT3 (Prop_lut3_I0_O)        0.124     8.159 r  slc3/cpu/reg_file/addrsum_carry_i_12/O
                         net (fo=4, routed)           0.426     8.585    slc3/cpu/cpu_control/sr1_out[0]
    SLICE_X5Y96          LUT5 (Prop_lut5_I0_O)        0.124     8.709 r  slc3/cpu/cpu_control/addrsum_carry_i_8/O
                         net (fo=1, routed)           0.000     8.709    slc3/cpu/cpu_control_n_75
    SLICE_X5Y96          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.956 r  slc3/cpu/addrsum_carry/O[0]
                         net (fo=2, routed)           0.315     9.271    slc3/cpu/cpu_control/data0[0]
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.299     9.570 f  slc3/cpu/cpu_control/reg_file[0][0]_i_3/O
                         net (fo=1, routed)           0.564    10.134    slc3/cpu/cpu_control/reg_file[0][0]_i_3_n_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I3_O)        0.124    10.258 r  slc3/cpu/cpu_control/reg_file[0][0]_i_2_comp/O
                         net (fo=47, routed)          1.223    11.482    slc3/cpu/reg_file/i__carry_i_24
    SLICE_X3Y95          LUT6 (Prop_lut6_I4_O)        0.124    11.606 f  slc3/cpu/reg_file/i__carry_i_16/O
                         net (fo=1, routed)           0.464    12.070    slc3/cpu/cpu_control/alu_out0_inferred__1/i__carry
    SLICE_X2Y95          LUT6 (Prop_lut6_I4_O)        0.124    12.194 f  slc3/cpu/cpu_control/i__carry_i_2/O
                         net (fo=3, routed)           0.502    12.696    slc3/cpu/cpu_control/DI[0]
    SLICE_X2Y95          LUT6 (Prop_lut6_I0_O)        0.124    12.820 r  slc3/cpu/cpu_control/reg_file[0][2]_i_4/O
                         net (fo=1, routed)           0.532    13.352    slc3/cpu/cpu_control/reg_file[0][2]_i_4_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I0_O)        0.124    13.476 r  slc3/cpu/cpu_control/reg_file[0][2]_i_2/O
                         net (fo=22, routed)          0.313    13.789    slc3/cpu/cpu_control/reg_file[0][2]_i_2_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I2_O)        0.124    13.913 r  slc3/cpu/cpu_control/i__carry_i_24/O
                         net (fo=2, routed)           0.554    14.468    slc3/cpu/cpu_control/i__carry_i_24_n_0
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.124    14.592 r  slc3/cpu/cpu_control/i__carry_i_8/O
                         net (fo=1, routed)           0.000    14.592    slc3/cpu/alu_unit/S[0]
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    15.016 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry/O[1]
                         net (fo=2, routed)           0.371    15.386    slc3/cpu/cpu_control/alu_out01_in[1]
    SLICE_X6Y96          LUT6 (Prop_lut6_I1_O)        0.303    15.689 f  slc3/cpu/cpu_control/reg_file[0][1]_i_3/O
                         net (fo=3, routed)           0.195    15.884    slc3/cpu/cpu_control/reg_file[0][1]_i_3_n_0
    SLICE_X6Y96          LUT2 (Prop_lut2_I1_O)        0.124    16.008 r  slc3/cpu/cpu_control/reg_file[0][1]_i_1/O
                         net (fo=34, routed)          1.994    18.003    slc3/cpu/reg_file/reg_file_reg[0][15]_0[1]
    SLICE_X7Y93          LUT6 (Prop_lut6_I2_O)        0.124    18.127 f  slc3/cpu/reg_file/i__carry_i_34/O
                         net (fo=1, routed)           0.000    18.127    slc3/cpu/cpu_control/i__carry_i_23_1
    SLICE_X7Y93          MUXF7 (Prop_muxf7_I1_O)      0.245    18.372 f  slc3/cpu/cpu_control/i__carry_i_29/O
                         net (fo=1, routed)           0.268    18.640    slc3/cpu/cpu_control/i__carry_i_29_n_0
    SLICE_X7Y93          LUT3 (Prop_lut3_I2_O)        0.298    18.938 f  slc3/cpu/cpu_control/i__carry_i_23/O
                         net (fo=3, routed)           0.587    19.525    slc3/cpu/cpu_control/i__carry_i_23_n_0
    SLICE_X5Y93          LUT6 (Prop_lut6_I0_O)        0.124    19.649 r  slc3/cpu/cpu_control/reg_file[0][1]_i_4_replica/O
                         net (fo=1, routed)           0.608    20.256    slc3/cpu/cpu_control/reg_file[0][1]_i_4_n_0_repN
    SLICE_X6Y94          LUT6 (Prop_lut6_I5_O)        0.124    20.380 r  slc3/cpu/cpu_control/reg_file[0][1]_i_1_replica_comp_2/O
                         net (fo=9, routed)           0.765    21.146    slc3/cpu/reg_file/FSM_sequential_state_reg[1]_1[1]_repN_alias
    SLICE_X8Y96          LUT6 (Prop_lut6_I2_O)        0.124    21.270 r  slc3/cpu/reg_file/i__carry__0_i_35/O
                         net (fo=1, routed)           0.282    21.552    slc3/cpu/cpu_control/i__carry__0_i_8_0
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.124    21.676 r  slc3/cpu/cpu_control/i__carry__0_i_28/O
                         net (fo=2, routed)           0.636    22.311    slc3/cpu/cpu_control/sr2mux_out[4]
    SLICE_X7Y97          LUT2 (Prop_lut2_I0_O)        0.124    22.435 r  slc3/cpu/cpu_control/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    22.435    slc3/cpu/alu_unit/reg_file[0][4]_i_2[0]
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.967 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.967    slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__0_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.081 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.081    slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.303 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.592    23.895    slc3/cpu/cpu_control/alu_out01_in[12]
    SLICE_X6Y100         LUT6 (Prop_lut6_I0_O)        0.299    24.194 r  slc3/cpu/cpu_control/reg_file[0][12]_i_3/O
                         net (fo=2, routed)           0.317    24.511    slc3/cpu/cpu_control/reg_file[0][12]_i_3_n_0
    SLICE_X4Y99          LUT6 (Prop_lut6_I3_O)        0.124    24.635 r  slc3/cpu/cpu_control/reg_file[0][12]_i_1/O
                         net (fo=12, routed)          0.685    25.320    slc3/cpu/reg_file/reg_file_reg[0][15]_0[12]
    SLICE_X3Y101         FDRE                                         r  slc3/cpu/reg_file/reg_file_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.684    15.013    slc3/cpu/reg_file/clk_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  slc3/cpu/reg_file/reg_file_reg[1][12]/C
                         clock pessimism              0.186    15.199    
                         clock uncertainty           -0.035    15.164    
    SLICE_X3Y101         FDRE (Setup_fdre_C_D)       -0.093    15.071    slc3/cpu/reg_file/reg_file_reg[1][12]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                         -25.320    
  -------------------------------------------------------------------
                         slack                                -10.250    

Slack (VIOLATED) :        -10.216ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/reg_file/reg_file_reg[4][12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        20.178ns  (logic 5.919ns (29.334%)  route 14.259ns (70.666%))
  Logic Levels:           30  (CARRY4=5 LUT2=3 LUT3=3 LUT5=1 LUT6=17 MUXF7=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.626     5.134    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456     5.590 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]_replica/Q
                         net (fo=14, routed)          0.646     6.236    slc3/cpu/cpu_control/FSM_sequential_state_reg[4]_0[0]_repN
    SLICE_X3Y96          LUT3 (Prop_lut3_I0_O)        0.124     6.360 r  slc3/cpu/cpu_control/i__carry_i_25_comp/O
                         net (fo=2, routed)           0.417     6.778    slc3/cpu/ir_reg/FSM_sequential_state_reg[3]_0_repN_alias
    SLICE_X5Y95          LUT6 (Prop_lut6_I5_O)        0.124     6.902 r  slc3/cpu/ir_reg/i__carry_i_13_comp/O
                         net (fo=14, routed)          0.572     7.474    slc3/cpu/reg_file/reg_file_reg[0][3]_1
    SLICE_X1Y95          LUT6 (Prop_lut6_I2_O)        0.124     7.598 r  slc3/cpu/reg_file/i__carry_i_20/O
                         net (fo=2, routed)           0.437     8.035    slc3/cpu/reg_file/i__carry_i_20_n_0
    SLICE_X4Y95          LUT3 (Prop_lut3_I0_O)        0.124     8.159 r  slc3/cpu/reg_file/addrsum_carry_i_12/O
                         net (fo=4, routed)           0.426     8.585    slc3/cpu/cpu_control/sr1_out[0]
    SLICE_X5Y96          LUT5 (Prop_lut5_I0_O)        0.124     8.709 r  slc3/cpu/cpu_control/addrsum_carry_i_8/O
                         net (fo=1, routed)           0.000     8.709    slc3/cpu/cpu_control_n_75
    SLICE_X5Y96          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.956 r  slc3/cpu/addrsum_carry/O[0]
                         net (fo=2, routed)           0.315     9.271    slc3/cpu/cpu_control/data0[0]
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.299     9.570 f  slc3/cpu/cpu_control/reg_file[0][0]_i_3/O
                         net (fo=1, routed)           0.564    10.134    slc3/cpu/cpu_control/reg_file[0][0]_i_3_n_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I3_O)        0.124    10.258 r  slc3/cpu/cpu_control/reg_file[0][0]_i_2_comp/O
                         net (fo=47, routed)          1.223    11.482    slc3/cpu/reg_file/i__carry_i_24
    SLICE_X3Y95          LUT6 (Prop_lut6_I4_O)        0.124    11.606 f  slc3/cpu/reg_file/i__carry_i_16/O
                         net (fo=1, routed)           0.464    12.070    slc3/cpu/cpu_control/alu_out0_inferred__1/i__carry
    SLICE_X2Y95          LUT6 (Prop_lut6_I4_O)        0.124    12.194 f  slc3/cpu/cpu_control/i__carry_i_2/O
                         net (fo=3, routed)           0.502    12.696    slc3/cpu/cpu_control/DI[0]
    SLICE_X2Y95          LUT6 (Prop_lut6_I0_O)        0.124    12.820 r  slc3/cpu/cpu_control/reg_file[0][2]_i_4/O
                         net (fo=1, routed)           0.532    13.352    slc3/cpu/cpu_control/reg_file[0][2]_i_4_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I0_O)        0.124    13.476 r  slc3/cpu/cpu_control/reg_file[0][2]_i_2/O
                         net (fo=22, routed)          0.313    13.789    slc3/cpu/cpu_control/reg_file[0][2]_i_2_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I2_O)        0.124    13.913 r  slc3/cpu/cpu_control/i__carry_i_24/O
                         net (fo=2, routed)           0.554    14.468    slc3/cpu/cpu_control/i__carry_i_24_n_0
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.124    14.592 r  slc3/cpu/cpu_control/i__carry_i_8/O
                         net (fo=1, routed)           0.000    14.592    slc3/cpu/alu_unit/S[0]
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    15.016 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry/O[1]
                         net (fo=2, routed)           0.371    15.386    slc3/cpu/cpu_control/alu_out01_in[1]
    SLICE_X6Y96          LUT6 (Prop_lut6_I1_O)        0.303    15.689 f  slc3/cpu/cpu_control/reg_file[0][1]_i_3/O
                         net (fo=3, routed)           0.195    15.884    slc3/cpu/cpu_control/reg_file[0][1]_i_3_n_0
    SLICE_X6Y96          LUT2 (Prop_lut2_I1_O)        0.124    16.008 r  slc3/cpu/cpu_control/reg_file[0][1]_i_1/O
                         net (fo=34, routed)          1.994    18.003    slc3/cpu/reg_file/reg_file_reg[0][15]_0[1]
    SLICE_X7Y93          LUT6 (Prop_lut6_I2_O)        0.124    18.127 f  slc3/cpu/reg_file/i__carry_i_34/O
                         net (fo=1, routed)           0.000    18.127    slc3/cpu/cpu_control/i__carry_i_23_1
    SLICE_X7Y93          MUXF7 (Prop_muxf7_I1_O)      0.245    18.372 f  slc3/cpu/cpu_control/i__carry_i_29/O
                         net (fo=1, routed)           0.268    18.640    slc3/cpu/cpu_control/i__carry_i_29_n_0
    SLICE_X7Y93          LUT3 (Prop_lut3_I2_O)        0.298    18.938 f  slc3/cpu/cpu_control/i__carry_i_23/O
                         net (fo=3, routed)           0.587    19.525    slc3/cpu/cpu_control/i__carry_i_23_n_0
    SLICE_X5Y93          LUT6 (Prop_lut6_I0_O)        0.124    19.649 r  slc3/cpu/cpu_control/reg_file[0][1]_i_4_replica/O
                         net (fo=1, routed)           0.608    20.256    slc3/cpu/cpu_control/reg_file[0][1]_i_4_n_0_repN
    SLICE_X6Y94          LUT6 (Prop_lut6_I5_O)        0.124    20.380 r  slc3/cpu/cpu_control/reg_file[0][1]_i_1_replica_comp_2/O
                         net (fo=9, routed)           0.765    21.146    slc3/cpu/reg_file/FSM_sequential_state_reg[1]_1[1]_repN_alias
    SLICE_X8Y96          LUT6 (Prop_lut6_I2_O)        0.124    21.270 r  slc3/cpu/reg_file/i__carry__0_i_35/O
                         net (fo=1, routed)           0.282    21.552    slc3/cpu/cpu_control/i__carry__0_i_8_0
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.124    21.676 r  slc3/cpu/cpu_control/i__carry__0_i_28/O
                         net (fo=2, routed)           0.636    22.311    slc3/cpu/cpu_control/sr2mux_out[4]
    SLICE_X7Y97          LUT2 (Prop_lut2_I0_O)        0.124    22.435 r  slc3/cpu/cpu_control/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    22.435    slc3/cpu/alu_unit/reg_file[0][4]_i_2[0]
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.967 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.967    slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__0_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.081 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.081    slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.303 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.592    23.895    slc3/cpu/cpu_control/alu_out01_in[12]
    SLICE_X6Y100         LUT6 (Prop_lut6_I0_O)        0.299    24.194 r  slc3/cpu/cpu_control/reg_file[0][12]_i_3/O
                         net (fo=2, routed)           0.317    24.511    slc3/cpu/cpu_control/reg_file[0][12]_i_3_n_0
    SLICE_X4Y99          LUT6 (Prop_lut6_I3_O)        0.124    24.635 r  slc3/cpu/cpu_control/reg_file[0][12]_i_1/O
                         net (fo=12, routed)          0.676    25.312    slc3/cpu/reg_file/reg_file_reg[0][15]_0[12]
    SLICE_X5Y102         FDRE                                         r  slc3/cpu/reg_file/reg_file_reg[4][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.683    15.012    slc3/cpu/reg_file/clk_IBUF_BUFG
    SLICE_X5Y102         FDRE                                         r  slc3/cpu/reg_file/reg_file_reg[4][12]/C
                         clock pessimism              0.186    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X5Y102         FDRE (Setup_fdre_C_D)       -0.067    15.096    slc3/cpu/reg_file/reg_file_reg[4][12]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -25.312    
  -------------------------------------------------------------------
                         slack                                -10.216    

Slack (VIOLATED) :        -10.205ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/mar_reg/data_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        20.097ns  (logic 5.664ns (28.183%)  route 14.433ns (71.817%))
  Logic Levels:           28  (CARRY4=3 LUT2=3 LUT3=3 LUT5=1 LUT6=17 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.626     5.134    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456     5.590 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]_replica/Q
                         net (fo=14, routed)          0.646     6.236    slc3/cpu/cpu_control/FSM_sequential_state_reg[4]_0[0]_repN
    SLICE_X3Y96          LUT3 (Prop_lut3_I0_O)        0.124     6.360 r  slc3/cpu/cpu_control/i__carry_i_25_comp/O
                         net (fo=2, routed)           0.417     6.778    slc3/cpu/ir_reg/FSM_sequential_state_reg[3]_0_repN_alias
    SLICE_X5Y95          LUT6 (Prop_lut6_I5_O)        0.124     6.902 r  slc3/cpu/ir_reg/i__carry_i_13_comp/O
                         net (fo=14, routed)          0.572     7.474    slc3/cpu/reg_file/reg_file_reg[0][3]_1
    SLICE_X1Y95          LUT6 (Prop_lut6_I2_O)        0.124     7.598 r  slc3/cpu/reg_file/i__carry_i_20/O
                         net (fo=2, routed)           0.437     8.035    slc3/cpu/reg_file/i__carry_i_20_n_0
    SLICE_X4Y95          LUT3 (Prop_lut3_I0_O)        0.124     8.159 r  slc3/cpu/reg_file/addrsum_carry_i_12/O
                         net (fo=4, routed)           0.426     8.585    slc3/cpu/cpu_control/sr1_out[0]
    SLICE_X5Y96          LUT5 (Prop_lut5_I0_O)        0.124     8.709 r  slc3/cpu/cpu_control/addrsum_carry_i_8/O
                         net (fo=1, routed)           0.000     8.709    slc3/cpu/cpu_control_n_75
    SLICE_X5Y96          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.956 r  slc3/cpu/addrsum_carry/O[0]
                         net (fo=2, routed)           0.315     9.271    slc3/cpu/cpu_control/data0[0]
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.299     9.570 f  slc3/cpu/cpu_control/reg_file[0][0]_i_3/O
                         net (fo=1, routed)           0.564    10.134    slc3/cpu/cpu_control/reg_file[0][0]_i_3_n_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I3_O)        0.124    10.258 r  slc3/cpu/cpu_control/reg_file[0][0]_i_2_comp/O
                         net (fo=47, routed)          1.223    11.482    slc3/cpu/reg_file/i__carry_i_24
    SLICE_X3Y95          LUT6 (Prop_lut6_I4_O)        0.124    11.606 f  slc3/cpu/reg_file/i__carry_i_16/O
                         net (fo=1, routed)           0.464    12.070    slc3/cpu/cpu_control/alu_out0_inferred__1/i__carry
    SLICE_X2Y95          LUT6 (Prop_lut6_I4_O)        0.124    12.194 f  slc3/cpu/cpu_control/i__carry_i_2/O
                         net (fo=3, routed)           0.502    12.696    slc3/cpu/cpu_control/DI[0]
    SLICE_X2Y95          LUT6 (Prop_lut6_I0_O)        0.124    12.820 r  slc3/cpu/cpu_control/reg_file[0][2]_i_4/O
                         net (fo=1, routed)           0.532    13.352    slc3/cpu/cpu_control/reg_file[0][2]_i_4_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I0_O)        0.124    13.476 r  slc3/cpu/cpu_control/reg_file[0][2]_i_2/O
                         net (fo=22, routed)          0.313    13.789    slc3/cpu/cpu_control/reg_file[0][2]_i_2_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I2_O)        0.124    13.913 r  slc3/cpu/cpu_control/i__carry_i_24/O
                         net (fo=2, routed)           0.554    14.468    slc3/cpu/cpu_control/i__carry_i_24_n_0
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.124    14.592 r  slc3/cpu/cpu_control/i__carry_i_8/O
                         net (fo=1, routed)           0.000    14.592    slc3/cpu/alu_unit/S[0]
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    15.016 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry/O[1]
                         net (fo=2, routed)           0.371    15.386    slc3/cpu/cpu_control/alu_out01_in[1]
    SLICE_X6Y96          LUT6 (Prop_lut6_I1_O)        0.303    15.689 f  slc3/cpu/cpu_control/reg_file[0][1]_i_3/O
                         net (fo=3, routed)           0.195    15.884    slc3/cpu/cpu_control/reg_file[0][1]_i_3_n_0
    SLICE_X6Y96          LUT2 (Prop_lut2_I1_O)        0.124    16.008 r  slc3/cpu/cpu_control/reg_file[0][1]_i_1/O
                         net (fo=34, routed)          1.994    18.003    slc3/cpu/reg_file/reg_file_reg[0][15]_0[1]
    SLICE_X7Y93          LUT6 (Prop_lut6_I2_O)        0.124    18.127 f  slc3/cpu/reg_file/i__carry_i_34/O
                         net (fo=1, routed)           0.000    18.127    slc3/cpu/cpu_control/i__carry_i_23_1
    SLICE_X7Y93          MUXF7 (Prop_muxf7_I1_O)      0.245    18.372 f  slc3/cpu/cpu_control/i__carry_i_29/O
                         net (fo=1, routed)           0.268    18.640    slc3/cpu/cpu_control/i__carry_i_29_n_0
    SLICE_X7Y93          LUT3 (Prop_lut3_I2_O)        0.298    18.938 f  slc3/cpu/cpu_control/i__carry_i_23/O
                         net (fo=3, routed)           0.587    19.525    slc3/cpu/cpu_control/i__carry_i_23_n_0
    SLICE_X5Y93          LUT6 (Prop_lut6_I0_O)        0.124    19.649 r  slc3/cpu/cpu_control/reg_file[0][1]_i_4_replica/O
                         net (fo=1, routed)           0.608    20.256    slc3/cpu/cpu_control/reg_file[0][1]_i_4_n_0_repN
    SLICE_X6Y94          LUT6 (Prop_lut6_I5_O)        0.124    20.380 r  slc3/cpu/cpu_control/reg_file[0][1]_i_1_replica_comp_2/O
                         net (fo=9, routed)           0.765    21.146    slc3/cpu/reg_file/FSM_sequential_state_reg[1]_1[1]_repN_alias
    SLICE_X8Y96          LUT6 (Prop_lut6_I2_O)        0.124    21.270 r  slc3/cpu/reg_file/i__carry__0_i_35/O
                         net (fo=1, routed)           0.282    21.552    slc3/cpu/cpu_control/i__carry__0_i_8_0
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.124    21.676 r  slc3/cpu/cpu_control/i__carry__0_i_28/O
                         net (fo=2, routed)           0.636    22.311    slc3/cpu/cpu_control/sr2mux_out[4]
    SLICE_X7Y97          LUT2 (Prop_lut2_I0_O)        0.124    22.435 r  slc3/cpu/cpu_control/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    22.435    slc3/cpu/alu_unit/reg_file[0][4]_i_2[0]
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    23.041 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.493    23.534    slc3/cpu/cpu_control/alu_out01_in[7]
    SLICE_X1Y102         LUT6 (Prop_lut6_I0_O)        0.306    23.840 r  slc3/cpu/cpu_control/reg_file[0][7]_i_3/O
                         net (fo=1, routed)           0.151    23.991    slc3/cpu/cpu_control/reg_file[0][7]_i_3_n_0
    SLICE_X1Y102         LUT6 (Prop_lut6_I3_O)        0.124    24.115 r  slc3/cpu/cpu_control/reg_file[0][7]_i_1/O
                         net (fo=12, routed)          1.116    25.231    slc3/cpu/mar_reg/D[7]
    SLICE_X6Y92          FDRE                                         r  slc3/cpu/mar_reg/data_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.506    14.835    slc3/cpu/mar_reg/clk_IBUF_BUFG
    SLICE_X6Y92          FDRE                                         r  slc3/cpu/mar_reg/data_q_reg[7]/C
                         clock pessimism              0.257    15.092    
                         clock uncertainty           -0.035    15.056    
    SLICE_X6Y92          FDRE (Setup_fdre_C_D)       -0.031    15.025    slc3/cpu/mar_reg/data_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -25.231    
  -------------------------------------------------------------------
                         slack                                -10.205    

Slack (VIOLATED) :        -10.200ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/reg_file/reg_file_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        20.073ns  (logic 5.919ns (29.487%)  route 14.154ns (70.513%))
  Logic Levels:           30  (CARRY4=5 LUT2=3 LUT3=3 LUT5=1 LUT6=17 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.626     5.134    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456     5.590 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]_replica/Q
                         net (fo=14, routed)          0.646     6.236    slc3/cpu/cpu_control/FSM_sequential_state_reg[4]_0[0]_repN
    SLICE_X3Y96          LUT3 (Prop_lut3_I0_O)        0.124     6.360 r  slc3/cpu/cpu_control/i__carry_i_25_comp/O
                         net (fo=2, routed)           0.417     6.778    slc3/cpu/ir_reg/FSM_sequential_state_reg[3]_0_repN_alias
    SLICE_X5Y95          LUT6 (Prop_lut6_I5_O)        0.124     6.902 r  slc3/cpu/ir_reg/i__carry_i_13_comp/O
                         net (fo=14, routed)          0.572     7.474    slc3/cpu/reg_file/reg_file_reg[0][3]_1
    SLICE_X1Y95          LUT6 (Prop_lut6_I2_O)        0.124     7.598 r  slc3/cpu/reg_file/i__carry_i_20/O
                         net (fo=2, routed)           0.437     8.035    slc3/cpu/reg_file/i__carry_i_20_n_0
    SLICE_X4Y95          LUT3 (Prop_lut3_I0_O)        0.124     8.159 r  slc3/cpu/reg_file/addrsum_carry_i_12/O
                         net (fo=4, routed)           0.426     8.585    slc3/cpu/cpu_control/sr1_out[0]
    SLICE_X5Y96          LUT5 (Prop_lut5_I0_O)        0.124     8.709 r  slc3/cpu/cpu_control/addrsum_carry_i_8/O
                         net (fo=1, routed)           0.000     8.709    slc3/cpu/cpu_control_n_75
    SLICE_X5Y96          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.956 r  slc3/cpu/addrsum_carry/O[0]
                         net (fo=2, routed)           0.315     9.271    slc3/cpu/cpu_control/data0[0]
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.299     9.570 f  slc3/cpu/cpu_control/reg_file[0][0]_i_3/O
                         net (fo=1, routed)           0.564    10.134    slc3/cpu/cpu_control/reg_file[0][0]_i_3_n_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I3_O)        0.124    10.258 r  slc3/cpu/cpu_control/reg_file[0][0]_i_2_comp/O
                         net (fo=47, routed)          1.223    11.482    slc3/cpu/reg_file/i__carry_i_24
    SLICE_X3Y95          LUT6 (Prop_lut6_I4_O)        0.124    11.606 f  slc3/cpu/reg_file/i__carry_i_16/O
                         net (fo=1, routed)           0.464    12.070    slc3/cpu/cpu_control/alu_out0_inferred__1/i__carry
    SLICE_X2Y95          LUT6 (Prop_lut6_I4_O)        0.124    12.194 f  slc3/cpu/cpu_control/i__carry_i_2/O
                         net (fo=3, routed)           0.502    12.696    slc3/cpu/cpu_control/DI[0]
    SLICE_X2Y95          LUT6 (Prop_lut6_I0_O)        0.124    12.820 r  slc3/cpu/cpu_control/reg_file[0][2]_i_4/O
                         net (fo=1, routed)           0.532    13.352    slc3/cpu/cpu_control/reg_file[0][2]_i_4_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I0_O)        0.124    13.476 r  slc3/cpu/cpu_control/reg_file[0][2]_i_2/O
                         net (fo=22, routed)          0.313    13.789    slc3/cpu/cpu_control/reg_file[0][2]_i_2_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I2_O)        0.124    13.913 r  slc3/cpu/cpu_control/i__carry_i_24/O
                         net (fo=2, routed)           0.554    14.468    slc3/cpu/cpu_control/i__carry_i_24_n_0
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.124    14.592 r  slc3/cpu/cpu_control/i__carry_i_8/O
                         net (fo=1, routed)           0.000    14.592    slc3/cpu/alu_unit/S[0]
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    15.016 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry/O[1]
                         net (fo=2, routed)           0.371    15.386    slc3/cpu/cpu_control/alu_out01_in[1]
    SLICE_X6Y96          LUT6 (Prop_lut6_I1_O)        0.303    15.689 f  slc3/cpu/cpu_control/reg_file[0][1]_i_3/O
                         net (fo=3, routed)           0.195    15.884    slc3/cpu/cpu_control/reg_file[0][1]_i_3_n_0
    SLICE_X6Y96          LUT2 (Prop_lut2_I1_O)        0.124    16.008 r  slc3/cpu/cpu_control/reg_file[0][1]_i_1/O
                         net (fo=34, routed)          1.994    18.003    slc3/cpu/reg_file/reg_file_reg[0][15]_0[1]
    SLICE_X7Y93          LUT6 (Prop_lut6_I2_O)        0.124    18.127 f  slc3/cpu/reg_file/i__carry_i_34/O
                         net (fo=1, routed)           0.000    18.127    slc3/cpu/cpu_control/i__carry_i_23_1
    SLICE_X7Y93          MUXF7 (Prop_muxf7_I1_O)      0.245    18.372 f  slc3/cpu/cpu_control/i__carry_i_29/O
                         net (fo=1, routed)           0.268    18.640    slc3/cpu/cpu_control/i__carry_i_29_n_0
    SLICE_X7Y93          LUT3 (Prop_lut3_I2_O)        0.298    18.938 f  slc3/cpu/cpu_control/i__carry_i_23/O
                         net (fo=3, routed)           0.587    19.525    slc3/cpu/cpu_control/i__carry_i_23_n_0
    SLICE_X5Y93          LUT6 (Prop_lut6_I0_O)        0.124    19.649 r  slc3/cpu/cpu_control/reg_file[0][1]_i_4_replica/O
                         net (fo=1, routed)           0.608    20.256    slc3/cpu/cpu_control/reg_file[0][1]_i_4_n_0_repN
    SLICE_X6Y94          LUT6 (Prop_lut6_I5_O)        0.124    20.380 r  slc3/cpu/cpu_control/reg_file[0][1]_i_1_replica_comp_2/O
                         net (fo=9, routed)           0.765    21.146    slc3/cpu/reg_file/FSM_sequential_state_reg[1]_1[1]_repN_alias
    SLICE_X8Y96          LUT6 (Prop_lut6_I2_O)        0.124    21.270 r  slc3/cpu/reg_file/i__carry__0_i_35/O
                         net (fo=1, routed)           0.282    21.552    slc3/cpu/cpu_control/i__carry__0_i_8_0
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.124    21.676 r  slc3/cpu/cpu_control/i__carry__0_i_28/O
                         net (fo=2, routed)           0.636    22.311    slc3/cpu/cpu_control/sr2mux_out[4]
    SLICE_X7Y97          LUT2 (Prop_lut2_I0_O)        0.124    22.435 r  slc3/cpu/cpu_control/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    22.435    slc3/cpu/alu_unit/reg_file[0][4]_i_2[0]
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.967 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.967    slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__0_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.081 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.081    slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.303 r  slc3/cpu/alu_unit/alu_out0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.592    23.895    slc3/cpu/cpu_control/alu_out01_in[12]
    SLICE_X6Y100         LUT6 (Prop_lut6_I0_O)        0.299    24.194 r  slc3/cpu/cpu_control/reg_file[0][12]_i_3/O
                         net (fo=2, routed)           0.317    24.511    slc3/cpu/cpu_control/reg_file[0][12]_i_3_n_0
    SLICE_X4Y99          LUT6 (Prop_lut6_I3_O)        0.124    24.635 r  slc3/cpu/cpu_control/reg_file[0][12]_i_1/O
                         net (fo=12, routed)          0.572    25.207    slc3/cpu/reg_file/reg_file_reg[0][15]_0[12]
    SLICE_X0Y99          FDRE                                         r  slc3/cpu/reg_file/reg_file_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.510    14.839    slc3/cpu/reg_file/clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  slc3/cpu/reg_file/reg_file_reg[0][12]/C
                         clock pessimism              0.271    15.110    
                         clock uncertainty           -0.035    15.074    
    SLICE_X0Y99          FDRE (Setup_fdre_C_D)       -0.067    15.007    slc3/cpu/reg_file/reg_file_reg[0][12]
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                         -25.207    
  -------------------------------------------------------------------
                         slack                                -10.200    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 sw_sync[14]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/mdr_reg/data_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.226ns (35.127%)  route 0.417ns (64.873%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.564     1.432    sw_sync[14]/clk_IBUF_BUFG
    SLICE_X9Y93          FDRE                                         r  sw_sync[14]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.128     1.560 r  sw_sync[14]/q_reg/Q
                         net (fo=1, routed)           0.417     1.978    slc3/cpu/cpu_control/data_q_reg[14]_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I2_O)        0.098     2.076 r  slc3/cpu/cpu_control/data_q[14]_i_1/O
                         net (fo=1, routed)           0.000     2.076    slc3/cpu/mdr_reg/D[14]
    SLICE_X6Y100         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.949     2.063    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[14]/C
                         clock pessimism             -0.250     1.813    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.120     1.933    slc3/cpu/mdr_reg/data_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 sw_sync[12]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/mdr_reg/data_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.186ns (28.966%)  route 0.456ns (71.034%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.564     1.432    sw_sync[12]/clk_IBUF_BUFG
    SLICE_X9Y93          FDRE                                         r  sw_sync[12]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141     1.573 r  sw_sync[12]/q_reg/Q
                         net (fo=1, routed)           0.456     2.030    slc3/cpu/cpu_control/data_q_reg[12]
    SLICE_X4Y100         LUT5 (Prop_lut5_I2_O)        0.045     2.075 r  slc3/cpu/cpu_control/data_q[12]_i_1/O
                         net (fo=1, routed)           0.000     2.075    slc3/cpu/mdr_reg/D[12]
    SLICE_X4Y100         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.949     2.063    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[12]/C
                         clock pessimism             -0.250     1.813    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.091     1.904    slc3/cpu/mdr_reg/data_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 sw_sync[15]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/mdr_reg/data_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.226ns (34.226%)  route 0.434ns (65.774%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.564     1.432    sw_sync[15]/clk_IBUF_BUFG
    SLICE_X9Y93          FDRE                                         r  sw_sync[15]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.128     1.560 r  sw_sync[15]/q_reg/Q
                         net (fo=1, routed)           0.434     1.995    slc3/cpu/cpu_control/q
    SLICE_X4Y100         LUT5 (Prop_lut5_I2_O)        0.098     2.093 r  slc3/cpu/cpu_control/data_q[15]_i_1__0/O
                         net (fo=1, routed)           0.000     2.093    slc3/cpu/mdr_reg/D[15]
    SLICE_X4Y100         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.949     2.063    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[15]/C
                         clock pessimism             -0.250     1.813    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.092     1.905    slc3/cpu/mdr_reg/data_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 sw_sync[11]/ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_sync[11]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.564     1.432    sw_sync[11]/clk_IBUF_BUFG
    SLICE_X9Y93          FDRE                                         r  sw_sync[11]/ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141     1.573 r  sw_sync[11]/ff_reg/Q
                         net (fo=1, routed)           0.104     1.678    sw_sync[11]/ff_reg_n_0
    SLICE_X9Y93          FDRE                                         r  sw_sync[11]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.833     1.947    sw_sync[11]/clk_IBUF_BUFG
    SLICE_X9Y93          FDRE                                         r  sw_sync[11]/q_reg/C
                         clock pessimism             -0.515     1.432    
    SLICE_X9Y93          FDRE (Hold_fdre_C_D)         0.047     1.479    sw_sync[11]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 sw_sync[12]/ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_sync[12]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.648%)  route 0.112ns (44.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.564     1.432    sw_sync[12]/clk_IBUF_BUFG
    SLICE_X9Y93          FDRE                                         r  sw_sync[12]/ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141     1.573 r  sw_sync[12]/ff_reg/Q
                         net (fo=1, routed)           0.112     1.686    sw_sync[12]/ff_reg_n_0
    SLICE_X9Y93          FDRE                                         r  sw_sync[12]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.833     1.947    sw_sync[12]/clk_IBUF_BUFG
    SLICE_X9Y93          FDRE                                         r  sw_sync[12]/q_reg/C
                         clock pessimism             -0.515     1.432    
    SLICE_X9Y93          FDRE (Hold_fdre_C_D)         0.047     1.479    sw_sync[12]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 button_sync[2]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[2]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.235%)  route 0.083ns (26.765%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.592     1.460    button_sync[2]/clk_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  button_sync[2]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.128     1.588 r  button_sync[2]/ff1_reg/Q
                         net (fo=3, routed)           0.083     1.671    button_sync[2]/ff1
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.099     1.770 r  button_sync[2]/q_i_1__1/O
                         net (fo=1, routed)           0.000     1.770    button_sync[2]/q_i_1__1_n_0
    SLICE_X3Y90          FDRE                                         r  button_sync[2]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.862     1.976    button_sync[2]/clk_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  button_sync[2]/q_reg/C
                         clock pessimism             -0.516     1.460    
    SLICE_X3Y90          FDRE (Hold_fdre_C_D)         0.091     1.551    button_sync[2]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 button_sync[1]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[1]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.235%)  route 0.083ns (26.765%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.587     1.455    button_sync[1]/clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  button_sync[1]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.128     1.583 r  button_sync[1]/ff1_reg/Q
                         net (fo=3, routed)           0.083     1.666    button_sync[1]/ff1
    SLICE_X3Y82          LUT4 (Prop_lut4_I1_O)        0.099     1.765 r  button_sync[1]/q_i_1/O
                         net (fo=1, routed)           0.000     1.765    button_sync[1]/q_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  button_sync[1]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.855     1.969    button_sync[1]/clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  button_sync[1]/q_reg/C
                         clock pessimism             -0.514     1.455    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.091     1.546    button_sync[1]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 slc3/cpu/mdr_reg/data_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.186ns (25.825%)  route 0.534ns (74.175%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.675     1.544    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X5Y101         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.141     1.685 r  slc3/cpu/mdr_reg/data_q_reg[13]/Q
                         net (fo=2, routed)           0.428     2.112    mem_subsystem/init_ram/Q[13]
    SLICE_X8Y89          LUT4 (Prop_lut4_I3_O)        0.045     2.157 r  mem_subsystem/init_ram/sram0_i_14/O
                         net (fo=1, routed)           0.107     2.264    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[13]
    RAMB18_X0Y35         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.874     1.988    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y35         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.250     1.738    
    RAMB18_X0Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[13])
                                                      0.296     2.034    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 sw_sync[14]/ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_sync[14]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.564     1.432    sw_sync[14]/clk_IBUF_BUFG
    SLICE_X9Y93          FDRE                                         r  sw_sync[14]/ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.128     1.560 r  sw_sync[14]/ff_reg/Q
                         net (fo=1, routed)           0.119     1.680    sw_sync[14]/ff_reg_n_0
    SLICE_X9Y93          FDRE                                         r  sw_sync[14]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.833     1.947    sw_sync[14]/clk_IBUF_BUFG
    SLICE_X9Y93          FDRE                                         r  sw_sync[14]/q_reg/C
                         clock pessimism             -0.515     1.432    
    SLICE_X9Y93          FDRE (Hold_fdre_C_D)         0.017     1.449    sw_sync[14]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 sw_sync[4]/ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_sync[4]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.562     1.430    sw_sync[4]/clk_IBUF_BUFG
    SLICE_X11Y88         FDRE                                         r  sw_sync[4]/ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y88         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  sw_sync[4]/ff_reg/Q
                         net (fo=1, routed)           0.176     1.748    sw_sync[4]/ff_reg_n_0
    SLICE_X10Y88         FDRE                                         r  sw_sync[4]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.831     1.945    sw_sync[4]/clk_IBUF_BUFG
    SLICE_X10Y88         FDRE                                         r  sw_sync[4]/q_reg/C
                         clock pessimism             -0.502     1.443    
    SLICE_X10Y88         FDRE (Hold_fdre_C_D)         0.059     1.502    sw_sync[4]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y34   mem_subsystem/init_ram/address_reg_rep/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y35   mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y35   mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y77    button_sync[0]/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y79    button_sync[0]/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y79    button_sync[0]/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y80    button_sync[0]/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y80    button_sync[0]/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y80    button_sync[0]/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y77    button_sync[0]/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y77    button_sync[0]/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y79    button_sync[0]/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y79    button_sync[0]/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y79    button_sync[0]/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y79    button_sync[0]/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y80    button_sync[0]/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y80    button_sync[0]/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y80    button_sync[0]/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y80    button_sync[0]/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y77    button_sync[0]/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y77    button_sync[0]/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y79    button_sync[0]/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y79    button_sync[0]/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y79    button_sync[0]/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y79    button_sync[0]/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y80    button_sync[0]/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y80    button_sync[0]/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y80    button_sync[0]/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y80    button_sync[0]/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.035ns  (logic 4.516ns (34.641%)  route 8.520ns (65.359%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.621     5.129    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X6Y89          FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518     5.647 r  slc3/io_bridge/hex_o/counter_reg[15]/Q
                         net (fo=12, routed)          1.321     6.968    slc3/io_bridge/hex_o/S[0]
    SLICE_X8Y84          LUT3 (Prop_lut3_I1_O)        0.152     7.120 f  slc3/io_bridge/hex_o/hex_seg_right_OBUF[2]_inst_i_5/O
                         net (fo=4, routed)           0.934     8.055    slc3/cpu/ir_reg/hex_seg_right_OBUF[2]_inst_i_1_0
    SLICE_X5Y89          LUT5 (Prop_lut5_I1_O)        0.374     8.429 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.296     8.724    slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_4_n_0
    SLICE_X5Y90          LUT6 (Prop_lut6_I5_O)        0.326     9.050 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.799     9.850    slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_3_n_0
    SLICE_X7Y91          LUT6 (Prop_lut6_I5_O)        0.124     9.974 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.877    10.850    slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_2_n_0
    SLICE_X7Y91          LUT6 (Prop_lut6_I5_O)        0.124    10.974 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.293    15.267    hex_seg_right_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         2.898    18.164 r  hex_seg_right_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.164    hex_seg_right[3]
    H4                                                                r  hex_seg_right[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.887ns  (logic 4.527ns (35.131%)  route 8.359ns (64.869%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.621     5.129    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X6Y89          FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518     5.647 r  slc3/io_bridge/hex_o/counter_reg[15]/Q
                         net (fo=12, routed)          1.321     6.968    slc3/io_bridge/hex_o/S[0]
    SLICE_X8Y84          LUT3 (Prop_lut3_I1_O)        0.152     7.120 f  slc3/io_bridge/hex_o/hex_seg_right_OBUF[2]_inst_i_5/O
                         net (fo=4, routed)           0.939     8.060    slc3/cpu/ir_reg/hex_seg_right_OBUF[2]_inst_i_1_0
    SLICE_X5Y89          LUT5 (Prop_lut5_I0_O)        0.376     8.436 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.266     8.701    slc3/cpu/ir_reg/hex_seg_right_OBUF[5]_inst_i_6_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I5_O)        0.332     9.033 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.789     9.822    slc3/cpu/ir_reg/hex_seg_right_OBUF[5]_inst_i_5_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I5_O)        0.124     9.946 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.806    10.752    slc3/cpu/ir_reg/hex_seg_right_OBUF[5]_inst_i_3_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I5_O)        0.124    10.876 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.238    15.114    hex_seg_right_OBUF[5]
    H3                   OBUF (Prop_obuf_I_O)         2.901    18.015 r  hex_seg_right_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.015    hex_seg_right[5]
    H3                                                                r  hex_seg_right[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.765ns  (logic 3.892ns (33.086%)  route 7.872ns (66.914%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.549     5.057    button_sync[0]/clk_IBUF_BUFG
    SLICE_X8Y83          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.518     5.575 r  button_sync[0]/q_reg/Q
                         net (fo=274, routed)         1.957     7.532    slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]
    SLICE_X7Y90          LUT3 (Prop_lut3_I2_O)        0.124     7.656 r  slc3/io_bridge/hex_o/hex_grid_left_OBUF[0]_inst_i_1/O
                         net (fo=7, routed)           0.617     8.273    slc3/cpu/ir_reg/hex_seg_right[4]
    SLICE_X5Y90          LUT5 (Prop_lut5_I0_O)        0.124     8.397 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.782     9.179    slc3/cpu/ir_reg/hex_seg_right_OBUF[2]_inst_i_6_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I5_O)        0.124     9.303 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.572     9.875    slc3/cpu/ir_reg/hex_seg_right_OBUF[2]_inst_i_4_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I5_O)        0.124     9.999 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.944    13.943    hex_seg_right_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         2.878    16.821 r  hex_seg_right_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.821    hex_seg_right[2]
    J3                                                                r  hex_seg_right[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.657ns  (logic 4.157ns (35.659%)  route 7.500ns (64.341%))
  Logic Levels:           5  (LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.549     5.057    button_sync[0]/clk_IBUF_BUFG
    SLICE_X8Y83          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.518     5.575 r  button_sync[0]/q_reg/Q
                         net (fo=274, routed)         1.957     7.532    slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]
    SLICE_X7Y90          LUT3 (Prop_lut3_I2_O)        0.150     7.682 f  slc3/io_bridge/hex_o/hex_seg_right_OBUF[5]_inst_i_2/O
                         net (fo=7, routed)           0.871     8.553    slc3/cpu/ir_reg/hex_seg_right[3]
    SLICE_X5Y91          LUT6 (Prop_lut6_I4_O)        0.326     8.879 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.263     9.142    slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_3_n_0
    SLICE_X5Y91          LUT6 (Prop_lut6_I5_O)        0.124     9.266 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.572     9.838    slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I5_O)        0.124     9.962 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.837    13.799    hex_seg_right_OBUF[4]
    F4                   OBUF (Prop_obuf_I_O)         2.915    16.713 r  hex_seg_right_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.713    hex_seg_right[4]
    F4                                                                r  hex_seg_right[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.388ns  (logic 4.036ns (35.443%)  route 7.352ns (64.557%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.549     5.057    button_sync[0]/clk_IBUF_BUFG
    SLICE_X8Y83          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.518     5.575 r  button_sync[0]/q_reg/Q
                         net (fo=274, routed)         1.957     7.532    slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]
    SLICE_X7Y90          LUT3 (Prop_lut3_I2_O)        0.150     7.682 f  slc3/io_bridge/hex_o/hex_seg_right_OBUF[5]_inst_i_2/O
                         net (fo=7, routed)           0.733     8.415    slc3/cpu/ir_reg/hex_seg_right[3]
    SLICE_X6Y91          LUT5 (Prop_lut5_I4_O)        0.326     8.741 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.670     9.411    slc3/cpu/ir_reg/hex_seg_right_OBUF[0]_inst_i_4_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I4_O)        0.124     9.535 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.992    13.527    hex_seg_right_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         2.918    16.445 r  hex_seg_right_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.445    hex_seg_right[0]
    F3                                                                r  hex_seg_right[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.200ns  (logic 4.246ns (37.908%)  route 6.954ns (62.092%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.549     5.057    button_sync[0]/clk_IBUF_BUFG
    SLICE_X8Y83          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.518     5.575 r  button_sync[0]/q_reg/Q
                         net (fo=274, routed)         1.957     7.532    slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]
    SLICE_X7Y90          LUT3 (Prop_lut3_I2_O)        0.150     7.682 f  slc3/io_bridge/hex_o/hex_seg_right_OBUF[5]_inst_i_2/O
                         net (fo=7, routed)           0.733     8.415    slc3/cpu/ir_reg/hex_seg_right[3]
    SLICE_X6Y91          LUT5 (Prop_lut5_I4_O)        0.350     8.765 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.469     9.234    slc3/cpu/ir_reg/hex_seg_right_OBUF[1]_inst_i_5_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I5_O)        0.328     9.562 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.795    13.357    hex_seg_right_OBUF[1]
    G5                   OBUF (Prop_obuf_I_O)         2.900    16.257 r  hex_seg_right_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.257    hex_seg_right[1]
    G5                                                                r  hex_seg_right[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.058ns  (logic 4.116ns (37.217%)  route 6.943ns (62.783%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.549     5.057    button_sync[0]/clk_IBUF_BUFG
    SLICE_X8Y83          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.518     5.575 r  button_sync[0]/q_reg/Q
                         net (fo=274, routed)         1.957     7.532    slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]
    SLICE_X7Y90          LUT3 (Prop_lut3_I2_O)        0.124     7.656 r  slc3/io_bridge/hex_o/hex_grid_left_OBUF[0]_inst_i_1/O
                         net (fo=7, routed)           0.617     8.273    slc3/cpu/ir_reg/hex_seg_right[4]
    SLICE_X5Y90          LUT5 (Prop_lut5_I4_O)        0.118     8.391 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.952     9.343    slc3/cpu/ir_reg/hex_seg_right_OBUF[6]_inst_i_5_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I5_O)        0.326     9.669 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.636    10.305    slc3/cpu/ir_reg/hex_seg_right_OBUF[6]_inst_i_4_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I5_O)        0.124    10.429 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.781    13.209    hex_seg_right_OBUF[6]
    E5                   OBUF (Prop_obuf_I_O)         2.906    16.115 r  hex_seg_right_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.115    hex_seg_right[6]
    E5                                                                r  hex_seg_right[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid_left[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.258ns  (logic 3.549ns (34.601%)  route 6.708ns (65.399%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.549     5.057    button_sync[0]/clk_IBUF_BUFG
    SLICE_X8Y83          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.518     5.575 r  button_sync[0]/q_reg/Q
                         net (fo=274, routed)         1.957     7.532    slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]
    SLICE_X7Y90          LUT3 (Prop_lut3_I2_O)        0.124     7.656 r  slc3/io_bridge/hex_o/hex_grid_left_OBUF[0]_inst_i_1/O
                         net (fo=7, routed)           4.751    12.407    hex_grid_right_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         2.907    15.315 r  hex_grid_left_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.315    hex_grid_left[0]
    G6                                                                r  hex_grid_left[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid_right[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.490ns  (logic 3.771ns (39.741%)  route 5.719ns (60.259%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.621     5.129    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X6Y89          FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518     5.647 f  slc3/io_bridge/hex_o/counter_reg[15]/Q
                         net (fo=12, routed)          1.331     6.978    slc3/io_bridge/hex_o/S[0]
    SLICE_X8Y84          LUT3 (Prop_lut3_I1_O)        0.150     7.128 r  slc3/io_bridge/hex_o/hex_grid_left_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.387    11.516    hex_grid_right_OBUF[3]
    H5                   OBUF (Prop_obuf_I_O)         3.103    14.619 r  hex_grid_right_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.619    hex_grid_right[3]
    H5                                                                r  hex_grid_right[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid_right[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.361ns  (logic 3.555ns (37.974%)  route 5.806ns (62.026%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.549     5.057    button_sync[0]/clk_IBUF_BUFG
    SLICE_X8Y83          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.518     5.575 r  button_sync[0]/q_reg/Q
                         net (fo=274, routed)         1.957     7.532    slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]
    SLICE_X7Y90          LUT3 (Prop_lut3_I2_O)        0.124     7.656 r  slc3/io_bridge/hex_o/hex_grid_left_OBUF[0]_inst_i_1/O
                         net (fo=7, routed)           3.849    11.505    hex_grid_right_OBUF[0]
    E4                   OBUF (Prop_obuf_I_O)         2.913    14.418 r  hex_grid_right_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.418    hex_grid_right[0]
    E4                                                                r  hex_grid_right[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/cpu_control/mio_en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.763ns  (logic 0.183ns (23.996%)  route 0.580ns (76.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.591     1.459    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X7Y94          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.141     1.600 f  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/Q
                         net (fo=50, routed)          0.407     2.007    slc3/cpu/cpu_control/state[3]
    SLICE_X9Y94          LUT3 (Prop_lut3_I0_O)        0.042     2.049 r  slc3/cpu/cpu_control/mio_en_reg_i_1/O
                         net (fo=1, routed)           0.172     2.222    slc3/cpu/cpu_control/mio_en_reg_i_1_n_0
    SLICE_X8Y93          LDCE                                         r  slc3/cpu/cpu_control/mio_en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.717ns  (logic 1.361ns (79.265%)  route 0.356ns (20.735%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.592     1.460    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     1.601 r  slc3/cpu/ir_reg/data_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.356     1.957    lopt
    C13                  OBUF (Prop_obuf_I_O)         1.220     3.178 r  led_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.178    led_o[0]
    C13                                                               r  led_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.891ns  (logic 1.359ns (71.898%)  route 0.531ns (28.102%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.592     1.460    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     1.601 r  slc3/cpu/ir_reg/data_q_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.531     2.133    lopt_6
    D14                  OBUF (Prop_obuf_I_O)         1.218     3.351 r  led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.351    led_o[2]
    D14                                                               r  led_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.942ns  (logic 1.356ns (69.829%)  route 0.586ns (30.171%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.564     1.432    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X9Y96          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.141     1.573 r  slc3/cpu/ir_reg/data_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.586     2.159    lopt_5
    C14                  OBUF (Prop_obuf_I_O)         1.215     3.374 r  led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.374    led_o[1]
    C14                                                               r  led_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.968ns  (logic 1.388ns (70.537%)  route 0.580ns (29.463%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.593     1.461    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.141     1.602 r  slc3/cpu/ir_reg/data_q_reg[11]/Q
                         net (fo=16, routed)          0.580     2.182    led_o_OBUF[11]
    B17                  OBUF (Prop_obuf_I_O)         1.247     3.430 r  led_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.430    led_o[11]
    B17                                                               r  led_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.045ns  (logic 1.388ns (67.842%)  route 0.658ns (32.158%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.590     1.458    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     1.599 r  slc3/cpu/ir_reg/data_q_reg[7]/Q
                         net (fo=11, routed)          0.658     2.257    led_o_OBUF[7]
    D17                  OBUF (Prop_obuf_I_O)         1.247     3.504 r  led_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.504    led_o[7]
    D17                                                               r  led_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.072ns  (logic 1.411ns (68.116%)  route 0.661ns (31.884%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.594     1.462    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.128     1.590 r  slc3/cpu/ir_reg/data_q_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           0.661     2.251    lopt_1
    C18                  OBUF (Prop_obuf_I_O)         1.283     3.535 r  led_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.535    led_o[12]
    C18                                                               r  led_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.119ns  (logic 1.389ns (65.567%)  route 0.730ns (34.433%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.592     1.460    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X5Y97          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.141     1.601 r  slc3/cpu/ir_reg/data_q_reg[4]/Q
                         net (fo=23, routed)          0.730     2.331    led_o_OBUF[4]
    D16                  OBUF (Prop_obuf_I_O)         1.248     3.579 r  led_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.579    led_o[4]
    D16                                                               r  led_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.054ns  (logic 1.366ns (66.488%)  route 0.688ns (33.512%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.674     1.543    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X5Y103         FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDRE (Prop_fdre_C_Q)         0.141     1.684 r  slc3/cpu/ir_reg/data_q_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           0.688     2.372    lopt_2
    D18                  OBUF (Prop_obuf_I_O)         1.225     3.597 r  led_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.597    led_o[13]
    D18                                                               r  led_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[15]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.151ns  (logic 1.362ns (63.323%)  route 0.789ns (36.677%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.594     1.462    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.603 r  slc3/cpu/ir_reg/data_q_reg[15]_lopt_replica/Q
                         net (fo=1, routed)           0.789     2.392    lopt_4
    G17                  OBUF (Prop_obuf_I_O)         1.221     3.614 r  led_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.614    led_o[15]
    G17                                                               r  led_o[15] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 run_i
                            (input port)
  Destination:            button_sync[2]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.110ns  (logic 1.322ns (25.862%)  route 3.788ns (74.138%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  run_i (IN)
                         net (fo=0)                   0.000     0.000    run_i
    J1                   IBUF (Prop_ibuf_I_O)         1.322     1.322 r  run_i_IBUF_inst/O
                         net (fo=1, routed)           3.788     5.110    button_sync[2]/run_i_IBUF
    SLICE_X3Y90          FDRE                                         r  button_sync[2]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.507     4.836    button_sync[2]/clk_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  button_sync[2]/ff1_reg/C

Slack:                    inf
  Source:                 sw_i[0]
                            (input port)
  Destination:            sw_sync[0]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.660ns  (logic 1.325ns (28.444%)  route 3.334ns (71.556%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  sw_i[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  sw_i_IBUF[0]_inst/O
                         net (fo=1, routed)           3.334     4.660    sw_sync[0]/sw_i_IBUF[0]
    SLICE_X11Y88         FDRE                                         r  sw_sync[0]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.438     4.767    sw_sync[0]/clk_IBUF_BUFG
    SLICE_X11Y88         FDRE                                         r  sw_sync[0]/ff_reg/C

Slack:                    inf
  Source:                 continue_i
                            (input port)
  Destination:            button_sync[1]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.604ns  (logic 1.325ns (28.785%)  route 3.279ns (71.215%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  continue_i (IN)
                         net (fo=0)                   0.000     0.000    continue_i
    G2                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  continue_i_IBUF_inst/O
                         net (fo=1, routed)           3.279     4.604    button_sync[1]/continue_i_IBUF
    SLICE_X3Y82          FDRE                                         r  button_sync[1]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.501     4.830    button_sync[1]/clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  button_sync[1]/ff1_reg/C

Slack:                    inf
  Source:                 sw_i[5]
                            (input port)
  Destination:            sw_sync[5]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.539ns  (logic 1.349ns (29.727%)  route 3.190ns (70.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  sw_i[5] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[5]
    D2                   IBUF (Prop_ibuf_I_O)         1.349     1.349 r  sw_i_IBUF[5]_inst/O
                         net (fo=1, routed)           3.190     4.539    sw_sync[5]/sw_i_IBUF[0]
    SLICE_X10Y89         FDRE                                         r  sw_sync[5]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.439     4.768    sw_sync[5]/clk_IBUF_BUFG
    SLICE_X10Y89         FDRE                                         r  sw_sync[5]/ff_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            button_sync[0]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.529ns  (logic 1.316ns (29.070%)  route 3.212ns (70.930%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_IBUF_inst/O
                         net (fo=1, routed)           3.212     4.529    button_sync[0]/reset_IBUF
    SLICE_X8Y83          FDRE                                         r  button_sync[0]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.433     4.762    button_sync[0]/clk_IBUF_BUFG
    SLICE_X8Y83          FDRE                                         r  button_sync[0]/ff1_reg/C

Slack:                    inf
  Source:                 sw_i[3]
                            (input port)
  Destination:            sw_sync[3]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.442ns  (logic 1.350ns (30.397%)  route 3.092ns (69.603%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  sw_i[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[3]
    E2                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  sw_i_IBUF[3]_inst/O
                         net (fo=1, routed)           3.092     4.442    sw_sync[3]/sw_i_IBUF[0]
    SLICE_X13Y87         FDRE                                         r  sw_sync[3]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.436     4.765    sw_sync[3]/clk_IBUF_BUFG
    SLICE_X13Y87         FDRE                                         r  sw_sync[3]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[6]
                            (input port)
  Destination:            sw_sync[6]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.371ns  (logic 1.326ns (30.328%)  route 3.045ns (69.672%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  sw_i[6] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[6]
    D1                   IBUF (Prop_ibuf_I_O)         1.326     1.326 r  sw_i_IBUF[6]_inst/O
                         net (fo=1, routed)           3.045     4.371    sw_sync[6]/sw_i_IBUF[0]
    SLICE_X10Y88         FDRE                                         r  sw_sync[6]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.438     4.767    sw_sync[6]/clk_IBUF_BUFG
    SLICE_X10Y88         FDRE                                         r  sw_sync[6]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[2]
                            (input port)
  Destination:            sw_sync[2]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.353ns  (logic 1.328ns (30.502%)  route 3.025ns (69.498%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 r  sw_i[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[2]
    F1                   IBUF (Prop_ibuf_I_O)         1.328     1.328 r  sw_i_IBUF[2]_inst/O
                         net (fo=1, routed)           3.025     4.353    sw_sync[2]/sw_i_IBUF[0]
    SLICE_X10Y89         FDRE                                         r  sw_sync[2]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.439     4.768    sw_sync[2]/clk_IBUF_BUFG
    SLICE_X10Y89         FDRE                                         r  sw_sync[2]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[1]
                            (input port)
  Destination:            sw_sync[1]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.312ns  (logic 1.327ns (30.769%)  route 2.986ns (69.231%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  sw_i[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[1]
    F2                   IBUF (Prop_ibuf_I_O)         1.327     1.327 r  sw_i_IBUF[1]_inst/O
                         net (fo=1, routed)           2.986     4.312    sw_sync[1]/sw_i_IBUF[0]
    SLICE_X10Y86         FDRE                                         r  sw_sync[1]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.436     4.765    sw_sync[1]/clk_IBUF_BUFG
    SLICE_X10Y86         FDRE                                         r  sw_sync[1]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[4]
                            (input port)
  Destination:            sw_sync[4]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.259ns  (logic 1.325ns (31.099%)  route 2.935ns (68.901%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  sw_i[4] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[4]
    E1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  sw_i_IBUF[4]_inst/O
                         net (fo=1, routed)           2.935     4.259    sw_sync[4]/sw_i_IBUF[0]
    SLICE_X11Y88         FDRE                                         r  sw_sync[4]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.438     4.767    sw_sync[4]/clk_IBUF_BUFG
    SLICE_X11Y88         FDRE                                         r  sw_sync[4]/ff_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc3/cpu/cpu_control/mio_en_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/mdr_reg/data_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.670ns  (logic 0.290ns (43.270%)  route 0.380ns (56.730%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          LDCE                         0.000     0.000 r  slc3/cpu/cpu_control/mio_en_reg/G
    SLICE_X8Y93          LDCE (EnToQ_ldce_G_Q)        0.245     0.245 r  slc3/cpu/cpu_control/mio_en_reg/Q
                         net (fo=16, routed)          0.380     0.625    slc3/cpu/cpu_control/mio_en
    SLICE_X4Y94          LUT6 (Prop_lut6_I5_O)        0.045     0.670 r  slc3/cpu/cpu_control/data_q[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.670    slc3/cpu/mdr_reg/D[2]
    SLICE_X4Y94          FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.861     1.975    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[2]/C

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/mio_en_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/mdr_reg/data_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.712ns  (logic 0.290ns (40.703%)  route 0.422ns (59.297%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          LDCE                         0.000     0.000 r  slc3/cpu/cpu_control/mio_en_reg/G
    SLICE_X8Y93          LDCE (EnToQ_ldce_G_Q)        0.245     0.245 r  slc3/cpu/cpu_control/mio_en_reg/Q
                         net (fo=16, routed)          0.422     0.667    slc3/cpu/cpu_control/mio_en
    SLICE_X7Y91          LUT5 (Prop_lut5_I3_O)        0.045     0.712 r  slc3/cpu/cpu_control/data_q[3]_i_1/O
                         net (fo=1, routed)           0.000     0.712    slc3/cpu/mdr_reg/D[3]
    SLICE_X7Y91          FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.860     1.974    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[3]/C

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/mio_en_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/mdr_reg/data_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.717ns  (logic 0.290ns (40.421%)  route 0.427ns (59.579%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          LDCE                         0.000     0.000 r  slc3/cpu/cpu_control/mio_en_reg/G
    SLICE_X8Y93          LDCE (EnToQ_ldce_G_Q)        0.245     0.245 r  slc3/cpu/cpu_control/mio_en_reg/Q
                         net (fo=16, routed)          0.427     0.672    slc3/cpu/cpu_control/mio_en
    SLICE_X7Y92          LUT5 (Prop_lut5_I3_O)        0.045     0.717 r  slc3/cpu/cpu_control/data_q[7]_i_1/O
                         net (fo=1, routed)           0.000     0.717    slc3/cpu/mdr_reg/D[7]
    SLICE_X7Y92          FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.860     1.974    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X7Y92          FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[7]/C

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/mio_en_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/mdr_reg/data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.876ns  (logic 0.290ns (33.097%)  route 0.586ns (66.903%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          LDCE                         0.000     0.000 r  slc3/cpu/cpu_control/mio_en_reg/G
    SLICE_X8Y93          LDCE (EnToQ_ldce_G_Q)        0.245     0.245 r  slc3/cpu/cpu_control/mio_en_reg/Q
                         net (fo=16, routed)          0.586     0.831    slc3/cpu/cpu_control/mio_en
    SLICE_X11Y95         LUT5 (Prop_lut5_I3_O)        0.045     0.876 r  slc3/cpu/cpu_control/data_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.876    slc3/cpu/mdr_reg/D[0]
    SLICE_X11Y95         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.833     1.947    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X11Y95         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[0]/C

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/mio_en_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/mdr_reg/data_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.327ns  (logic 0.290ns (21.857%)  route 1.037ns (78.143%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          LDCE                         0.000     0.000 r  slc3/cpu/cpu_control/mio_en_reg/G
    SLICE_X8Y93          LDCE (EnToQ_ldce_G_Q)        0.245     0.245 r  slc3/cpu/cpu_control/mio_en_reg/Q
                         net (fo=16, routed)          1.037     1.282    slc3/cpu/cpu_control/mio_en
    SLICE_X6Y100         LUT5 (Prop_lut5_I3_O)        0.045     1.327 r  slc3/cpu/cpu_control/data_q[14]_i_1/O
                         net (fo=1, routed)           0.000     1.327    slc3/cpu/mdr_reg/D[14]
    SLICE_X6Y100         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.949     2.063    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[14]/C

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/mio_en_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/mdr_reg/data_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.333ns  (logic 0.290ns (21.749%)  route 1.043ns (78.251%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          LDCE                         0.000     0.000 r  slc3/cpu/cpu_control/mio_en_reg/G
    SLICE_X8Y93          LDCE (EnToQ_ldce_G_Q)        0.245     0.245 r  slc3/cpu/cpu_control/mio_en_reg/Q
                         net (fo=16, routed)          1.043     1.288    slc3/cpu/cpu_control/mio_en
    SLICE_X6Y97          LUT5 (Prop_lut5_I3_O)        0.045     1.333 r  slc3/cpu/cpu_control/data_q[6]_i_1/O
                         net (fo=1, routed)           0.000     1.333    slc3/cpu/mdr_reg/D[6]
    SLICE_X6Y97          FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.863     1.976    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X6Y97          FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[6]/C

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/mio_en_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/mdr_reg/data_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.338ns  (logic 0.290ns (21.668%)  route 1.048ns (78.332%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          LDCE                         0.000     0.000 r  slc3/cpu/cpu_control/mio_en_reg/G
    SLICE_X8Y93          LDCE (EnToQ_ldce_G_Q)        0.245     0.245 r  slc3/cpu/cpu_control/mio_en_reg/Q
                         net (fo=16, routed)          1.048     1.293    slc3/cpu/cpu_control/mio_en
    SLICE_X6Y97          LUT5 (Prop_lut5_I3_O)        0.045     1.338 r  slc3/cpu/cpu_control/data_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.338    slc3/cpu/mdr_reg/D[1]
    SLICE_X6Y97          FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.863     1.976    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X6Y97          FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[1]/C

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/mio_en_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/mdr_reg/data_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.438ns  (logic 0.290ns (20.167%)  route 1.148ns (79.833%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          LDCE                         0.000     0.000 r  slc3/cpu/cpu_control/mio_en_reg/G
    SLICE_X8Y93          LDCE (EnToQ_ldce_G_Q)        0.245     0.245 r  slc3/cpu/cpu_control/mio_en_reg/Q
                         net (fo=16, routed)          1.148     1.393    slc3/cpu/cpu_control/mio_en
    SLICE_X5Y101         LUT5 (Prop_lut5_I3_O)        0.045     1.438 r  slc3/cpu/cpu_control/data_q[13]_i_1/O
                         net (fo=1, routed)           0.000     1.438    slc3/cpu/mdr_reg/D[13]
    SLICE_X5Y101         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.949     2.063    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X5Y101         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[13]/C

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/mio_en_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/mdr_reg/data_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.449ns  (logic 0.290ns (20.016%)  route 1.159ns (79.984%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          LDCE                         0.000     0.000 r  slc3/cpu/cpu_control/mio_en_reg/G
    SLICE_X8Y93          LDCE (EnToQ_ldce_G_Q)        0.245     0.245 r  slc3/cpu/cpu_control/mio_en_reg/Q
                         net (fo=16, routed)          1.159     1.404    slc3/cpu/cpu_control/mio_en
    SLICE_X4Y100         LUT5 (Prop_lut5_I3_O)        0.045     1.449 r  slc3/cpu/cpu_control/data_q[12]_i_1/O
                         net (fo=1, routed)           0.000     1.449    slc3/cpu/mdr_reg/D[12]
    SLICE_X4Y100         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.949     2.063    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[12]/C

Slack:                    inf
  Source:                 sw_i[13]
                            (input port)
  Destination:            sw_sync[13]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.449ns  (logic 0.417ns (28.763%)  route 1.033ns (71.237%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  sw_i[13] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[13]
    A7                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sw_i_IBUF[13]_inst/O
                         net (fo=1, routed)           1.033     1.449    sw_sync[13]/sw_i_IBUF[0]
    SLICE_X10Y96         FDRE                                         r  sw_sync[13]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.833     1.947    sw_sync[13]/clk_IBUF_BUFG
    SLICE_X10Y96         FDRE                                         r  sw_sync[13]/ff_reg/C





