Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: mips.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mips.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mips"
Output Format                      : NGC
Target Device                      : xc6slx9-3-csg324

---- Source Options
Top Module Name                    : mips
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\Sync_vga.vhd" into library work
Parsing entity <Sync_vga>.
Parsing architecture <Behavioral> of entity <sync_vga>.
Parsing VHDL file "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\MemVid_compuesta.vhd" into library work
Parsing entity <MemVid_compuesta>.
Parsing architecture <Behavioral> of entity <memvid_compuesta>.
Parsing VHDL file "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\general.vhd" into library work
Parsing package <general>.
Parsing package body <general>.
Parsing VHDL file "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\Controlador_salida.vhd" into library work
Parsing entity <Controlador_salida>.
Parsing architecture <Behavioral> of entity <controlador_salida>.
Parsing VHDL file "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\uart_tx.vhd" into library work
Parsing entity <uart_tx>.
Parsing architecture <Behavioral> of entity <uart_tx>.
Parsing VHDL file "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\uart_rx.vhd" into library work
Parsing entity <uart_rx>.
Parsing architecture <Behavioral> of entity <uart_rx>.
Parsing VHDL file "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\ModuloVGA.vhd" into library work
Parsing entity <ModuloVGA>.
Parsing architecture <Behavioral> of entity <modulovga>.
Parsing VHDL file "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\md.vhd" into library work
Parsing entity <md>.
Parsing architecture <Behavioral> of entity <md>.
Parsing VHDL file "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\entrada.vhd" into library work
Parsing entity <entrada>.
Parsing architecture <Behavioral> of entity <entrada>.
Parsing VHDL file "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\decodificador.vhd" into library work
Parsing entity <decodificador>.
Parsing architecture <Behavioral> of entity <decodificador>.
Parsing VHDL file "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\control_prog.vhd" into library work
Parsing entity <control_prog>.
Parsing architecture <Behavioral> of entity <control_prog>.
Parsing VHDL file "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\barrel_shifter.vhd" into library work
Parsing entity <barrel_shifter>.
Parsing architecture <RTL> of entity <barrel_shifter>.
Parsing VHDL file "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\alu_parcial.vhd" into library work
Parsing entity <alu_parcial>.
Parsing architecture <Behavioral> of entity <alu_parcial>.
Parsing VHDL file "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\suma_4.vhd" into library work
Parsing entity <suma_4>.
Parsing architecture <Behavioral> of entity <suma_4>.
Parsing VHDL file "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\sumador32.vhd" into library work
Parsing entity <sumador32>.
Parsing architecture <Behavioral> of entity <sumador32>.
Parsing VHDL file "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\shift_left_j.vhd" into library work
Parsing entity <shift_left_j>.
Parsing architecture <Behavioral> of entity <shift_left_j>.
Parsing VHDL file "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\shift_left16.vhd" into library work
Parsing entity <shift_left16>.
Parsing architecture <Behavioral> of entity <shift_left16>.
Parsing VHDL file "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\shift_left.vhd" into library work
Parsing entity <shift_left>.
Parsing architecture <Behavioral> of entity <shift_left>.
Parsing VHDL file "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\reg.vhd" into library work
Parsing entity <reg>.
Parsing architecture <Behavioral> of entity <reg>.
Parsing VHDL file "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\prog.vhd" into library work
Parsing entity <prog>.
Parsing architecture <Behavioral> of entity <prog>.
Parsing VHDL file "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\pc.vhd" into library work
Parsing entity <pc>.
Parsing architecture <Behavioral> of entity <pc>.
Parsing VHDL file "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\mux5_4a1.vhd" into library work
Parsing entity <mux5_4a1>.
Parsing architecture <Behavioral> of entity <mux5_4a1>.
Parsing VHDL file "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\mux32_4a1.vhd" into library work
Parsing entity <mux32_4a1>.
Parsing architecture <Behavioral> of entity <mux32_4a1>.
Parsing VHDL file "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\mux32.vhd" into library work
Parsing entity <mux32>.
Parsing architecture <Behavioral> of entity <mux32>.
Parsing VHDL file "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\mi.vhd" into library work
Parsing entity <mi>.
Parsing architecture <Behavioral> of entity <mi>.
Parsing VHDL file "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\md_io.vhd" into library work
Parsing entity <md_io>.
Parsing architecture <Behavioral> of entity <md_io>.
Parsing VHDL file "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\JR_detect.vhd" into library work
Parsing entity <JR_detect>.
Parsing architecture <Behavioral> of entity <jr_detect>.
Parsing VHDL file "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\exten_signo_cero.vhd" into library work
Parsing entity <exten_signo_cero>.
Parsing architecture <Behavioral> of entity <exten_signo_cero>.
Parsing VHDL file "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\divisorCLK.vhd" into library work
Parsing entity <divisorCLK>.
Parsing architecture <Behavioral> of entity <divisorclk>.
Parsing VHDL file "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\control_branch.vhd" into library work
Parsing entity <control_branch>.
Parsing architecture <Behavioral> of entity <control_branch>.
Parsing VHDL file "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\control1.vhd" into library work
Parsing entity <control1>.
Parsing architecture <Behavioral> of entity <control1>.
Parsing VHDL file "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\antirebote.vhd" into library work
Parsing entity <antirebote>.
Parsing architecture <Behavioral> of entity <antirebote>.
Parsing VHDL file "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\alu_control.vhd" into library work
Parsing entity <alu_control>.
Parsing architecture <Behavioral> of entity <alu_control>.
Parsing VHDL file "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\alu.vhd" into library work
Parsing entity <alu>.
Parsing architecture <Behavioral> of entity <alu>.
Parsing VHDL file "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\mips.vhd" into library work
Parsing entity <mips>.
Parsing architecture <Behavioral> of entity <mips>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <mips> (architecture <Behavioral>) from library <work>.

Elaborating entity <prog> (architecture <Behavioral>) from library <work>.

Elaborating entity <control_prog> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\control_prog.vhd" Line 217: contbytes should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\control_prog.vhd" Line 247: contbytes should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\control_prog.vhd" Line 409. Case statement is complete. others clause is never selected

Elaborating entity <uart_tx> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\uart_tx.vhd" Line 194. Case statement is complete. others clause is never selected

Elaborating entity <uart_rx> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\uart_rx.vhd" Line 160. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\uart_rx.vhd" Line 188. Case statement is complete. others clause is never selected

Elaborating entity <divisorCLK> (architecture <Behavioral>) from library <work>.

Elaborating entity <antirebote> (architecture <Behavioral>) from library <work>.

Elaborating entity <pc> (architecture <Behavioral>) from library <work>.

Elaborating entity <suma_4> (architecture <Behavioral>) from library <work>.

Elaborating entity <mi> (architecture <Behavioral>) from library <work>.

Elaborating entity <mux5_4a1> (architecture <Behavioral>) from library <work>.

Elaborating entity <reg> (architecture <Behavioral>) from library <work>.

Elaborating entity <shift_left16> (architecture <Behavioral>) from library <work>.

Elaborating entity <alu> (architecture <Behavioral>) from library <work>.

Elaborating entity <alu_parcial> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\alu_parcial.vhd" Line 92: temp should be on the sensitivity list of the process

Elaborating entity <barrel_shifter> (architecture <RTL>) from library <work>.

Elaborating entity <exten_signo_cero> (architecture <Behavioral>) from library <work>.

Elaborating entity <control_branch> (architecture <Behavioral>) from library <work>.

Elaborating entity <md_io> (architecture <Behavioral>) from library <work>.

Elaborating entity <entrada> (architecture <Behavioral>) from library <work>.

Elaborating entity <decodificador> (architecture <Behavioral>) from library <work>.

Elaborating entity <md> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\md.vhd" Line 97. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:92 - "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\md.vhd" Line 103: hwtemp1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\md.vhd" Line 105: hwtemp2 should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\md.vhd" Line 119. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\md.vhd" Line 161. Case statement is complete. others clause is never selected

Elaborating entity <ModuloVGA> (architecture <Behavioral>) from library <work>.

Elaborating entity <MemVid_compuesta> (architecture <Behavioral>) from library <work>.

Elaborating entity <Sync_vga> (architecture <Behavioral>) from library <work>.

Elaborating entity <Controlador_salida> (architecture <Behavioral>) from library <work>.

Elaborating entity <mux32> (architecture <Behavioral>) from library <work>.

Elaborating entity <mux32_4a1> (architecture <Behavioral>) from library <work>.

Elaborating entity <shift_left> (architecture <Behavioral>) from library <work>.

Elaborating entity <shift_left_j> (architecture <Behavioral>) from library <work>.

Elaborating entity <sumador32> (architecture <Behavioral>) from library <work>.

Elaborating entity <alu_control> (architecture <Behavioral>) from library <work>.

Elaborating entity <JR_detect> (architecture <Behavioral>) from library <work>.

Elaborating entity <control1> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mips>.
    Related source file is "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\mips.vhd".
    Summary:
	no macro.
Unit <mips> synthesized.

Synthesizing Unit <prog>.
    Related source file is "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\prog.vhd".
    Summary:
	no macro.
Unit <prog> synthesized.

Synthesizing Unit <control_prog>.
    Related source file is "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\control_prog.vhd".
    Found 10-bit register for signal <dirMIreg>.
    Found 16-bit register for signal <cantMSBLSB>.
    Found 8-bit register for signal <pal<3>>.
    Found 8-bit register for signal <pal<2>>.
    Found 8-bit register for signal <pal<1>>.
    Found 8-bit register for signal <pal<0>>.
    Found 5-bit register for signal <state>.
    Found 2-bit register for signal <contBytes>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 22                                             |
    | Transitions        | 62                                             |
    | Inputs             | 10                                             |
    | Outputs            | 14                                             |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | st1_esperaatn0                                 |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <contBytes[1]_GND_7_o_add_0_OUT> created at line 1241.
    Found 10-bit adder for signal <dirMIreg[9]_GND_7_o_add_4_OUT> created at line 1241.
    Found 16-bit subtractor for signal <GND_7_o_GND_7_o_sub_10_OUT<15:0>> created at line 1308.
WARNING:Xst:737 - Found 1-bit latch for signal <cargaPal>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator equal for signal <n0090> created at line 374
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  60 D-type flip-flop(s).
	inferred   1 Latch(s).
	inferred   1 Comparator(s).
	inferred  35 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <control_prog> synthesized.

Synthesizing Unit <uart_tx>.
    Related source file is "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\uart_tx.vhd".
    Found 11-bit register for signal <cont_ciclos>.
    Found 4-bit register for signal <cont_bits>.
    Found 2-bit register for signal <state>.
    Found 8-bit register for signal <s_reg>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | resetTx (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | st1_idle                                       |
    | Power Up State     | st1_idle                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit adder for signal <cont_ciclos[10]_GND_9_o_add_3_OUT> created at line 1241.
    Found 4-bit adder for signal <cont_bits[3]_GND_9_o_add_7_OUT> created at line 1241.
    Found 1-bit 4-to-1 multiplexer for signal <cera_cont_ciclos> created at line 129.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_tx> synthesized.

Synthesizing Unit <uart_rx>.
    Related source file is "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\uart_rx.vhd".
    Found 11-bit register for signal <cont_ciclos>.
    Found 4-bit register for signal <cont_bits>.
    Found 2-bit register for signal <state>.
    Found 8-bit register for signal <s_reg>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | resetRx (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | st1_idle                                       |
    | Power Up State     | st1_idle                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit adder for signal <cont_ciclos[10]_GND_10_o_add_3_OUT> created at line 1241.
    Found 4-bit adder for signal <cont_bits[3]_GND_10_o_add_7_OUT> created at line 1241.
    Found 1-bit 4-to-1 multiplexer for signal <cera_cont_ciclos> created at line 127.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_rx> synthesized.

Synthesizing Unit <divisorCLK>.
    Related source file is "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\divisorCLK.vhd".
    Found 1-bit register for signal <clk25mhz>.
    Found 1-bit register for signal <clk50mhz>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <divisorCLK> synthesized.

Synthesizing Unit <antirebote>.
    Related source file is "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\antirebote.vhd".
    Found 1-bit register for signal <reset>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <antirebote> synthesized.

Synthesizing Unit <pc>.
    Related source file is "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\pc.vhd".
    Found 32-bit register for signal <s>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <pc> synthesized.

Synthesizing Unit <suma_4>.
    Related source file is "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\suma_4.vhd".
    Found 32-bit adder for signal <s> created at line 38.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <suma_4> synthesized.

Synthesizing Unit <mi>.
    Related source file is "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\mi.vhd".
    Found 1024x32-bit dual-port RAM <Mram_mi> for signal <mi>.
    Summary:
	inferred   1 RAM(s).
Unit <mi> synthesized.

Synthesizing Unit <mux5_4a1>.
    Related source file is "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\mux5_4a1.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux5_4a1> synthesized.

Synthesizing Unit <reg>.
    Related source file is "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\reg.vhd".
    Found 32-bit register for signal <reg<1>>.
    Found 32-bit register for signal <reg<2>>.
    Found 32-bit register for signal <reg<3>>.
    Found 32-bit register for signal <reg<4>>.
    Found 32-bit register for signal <reg<5>>.
    Found 32-bit register for signal <reg<6>>.
    Found 32-bit register for signal <reg<7>>.
    Found 32-bit register for signal <reg<8>>.
    Found 32-bit register for signal <reg<9>>.
    Found 32-bit register for signal <reg<10>>.
    Found 32-bit register for signal <reg<11>>.
    Found 32-bit register for signal <reg<12>>.
    Found 32-bit register for signal <reg<13>>.
    Found 32-bit register for signal <reg<14>>.
    Found 32-bit register for signal <reg<15>>.
    Found 32-bit register for signal <reg<16>>.
    Found 32-bit register for signal <reg<17>>.
    Found 32-bit register for signal <reg<18>>.
    Found 32-bit register for signal <reg<19>>.
    Found 32-bit register for signal <reg<20>>.
    Found 32-bit register for signal <reg<21>>.
    Found 32-bit register for signal <reg<22>>.
    Found 32-bit register for signal <reg<23>>.
    Found 32-bit register for signal <reg<24>>.
    Found 32-bit register for signal <reg<25>>.
    Found 32-bit register for signal <reg<26>>.
    Found 32-bit register for signal <reg<27>>.
    Found 32-bit register for signal <reg<28>>.
    Found 32-bit register for signal <reg<29>>.
    Found 32-bit register for signal <reg<30>>.
    Found 32-bit register for signal <reg<0>>.
    Found 5-bit subtractor for signal <GND_21_o_GND_21_o_sub_2_OUT<4:0>> created at line 52.
    Found 5-bit subtractor for signal <GND_21_o_GND_21_o_sub_6_OUT<4:0>> created at line 54.
    Found 5-bit subtractor for signal <GND_21_o_GND_21_o_sub_10_OUT<4:0>> created at line 63.
INFO:Xst:3019 - HDL ADVISOR - 1024 flip-flops were inferred for signal <reg>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 1024 flip-flops were inferred for signal <reg>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Found 32-bit 31-to-1 multiplexer for signal <GND_21_o_X_21_o_wide_mux_2_OUT> created at line 52.
    Found 32-bit 31-to-1 multiplexer for signal <GND_21_o_X_21_o_wide_mux_6_OUT> created at line 54.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 992 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <reg> synthesized.

Synthesizing Unit <shift_left16>.
    Related source file is "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\shift_left16.vhd".
    Summary:
	no macro.
Unit <shift_left16> synthesized.

Synthesizing Unit <alu>.
    Related source file is "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\alu.vhd".
    Summary:
	inferred   5 Multiplexer(s).
Unit <alu> synthesized.

Synthesizing Unit <alu_parcial>.
    Related source file is "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\alu_parcial.vhd".
    Found 32-bit adder for signal <n0037> created at line 56.
    Found 32-bit adder for signal <suma> created at line 56.
    Found 32-bit comparator greater for signal <op2[31]_op1[31]_LessThan_9_o> created at line 71
    Found 32-bit comparator greater for signal <op1[31]_op2[31]_LessThan_11_o> created at line 79
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred  11 Multiplexer(s).
Unit <alu_parcial> synthesized.

Synthesizing Unit <barrel_shifter>.
    Related source file is "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\barrel_shifter.vhd".
    Found 32-bit shifter arithmetic right for signal <e[31]_control[4]_shift_right_3_OUT> created at line 47
    Found 32-bit shifter logical right for signal <e[31]_control[4]_shift_right_5_OUT> created at line 46
    Found 32-bit shifter logical left for signal <e[31]_control[4]_shift_left_7_OUT> created at line 45
    Found 32-bit 4-to-1 multiplexer for signal <s> created at line 38.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <barrel_shifter> synthesized.

Synthesizing Unit <exten_signo_cero>.
    Related source file is "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\exten_signo_cero.vhd".
    Summary:
	inferred   2 Multiplexer(s).
Unit <exten_signo_cero> synthesized.

Synthesizing Unit <control_branch>.
    Related source file is "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\control_branch.vhd".
    Summary:
	no macro.
Unit <control_branch> synthesized.

Synthesizing Unit <md_io>.
    Related source file is "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\md_io.vhd".
WARNING:Xst:647 - Input <clk100mhz> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\md_io.vhd" line 108: Output port <csParPort> of the instance <Inst_decodificador> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\md_io.vhd" line 108: Output port <csLCD> of the instance <Inst_decodificador> is unconnected or connected to loadless signal.
    Summary:
	inferred   3 Multiplexer(s).
Unit <md_io> synthesized.

Synthesizing Unit <entrada>.
    Related source file is "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\entrada.vhd".
    Summary:
	inferred   4 Multiplexer(s).
Unit <entrada> synthesized.

Synthesizing Unit <decodificador>.
    Related source file is "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\decodificador.vhd".
    Summary:
	no macro.
Unit <decodificador> synthesized.

Synthesizing Unit <md>.
    Related source file is "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\md.vhd".
    Found 256x8-bit single-port RAM <Mram_mem01> for signal <mem01>.
    Found 256x8-bit single-port RAM <Mram_mem00> for signal <mem00>.
    Found 256x8-bit single-port RAM <Mram_mem11> for signal <mem11>.
    Found 256x8-bit single-port RAM <Mram_mem10> for signal <mem10>.
    Found 32-bit 4-to-1 multiplexer for signal <dir[1]_GND_31_o_wide_mux_12_OUT> created at line 77.
    Found 32-bit 4-to-1 multiplexer for signal <dir[1]_GND_31_o_wide_mux_17_OUT> created at line 88.
    Found 32-bit 4-to-1 multiplexer for signal <dir[1]_GND_31_o_wide_mux_18_OUT> created at line 101.
    Found 32-bit 4-to-1 multiplexer for signal <dir[1]_BUS_0153_wide_mux_23_OUT> created at line 110.
    Found 32-bit 7-to-1 multiplexer for signal <tipoAcc[2]_GND_31_o_wide_mux_24_OUT> created at line 70.
    Summary:
	inferred   4 RAM(s).
	inferred  28 Multiplexer(s).
Unit <md> synthesized.

Synthesizing Unit <ModuloVGA>.
    Related source file is "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\ModuloVGA.vhd".
    Summary:
	no macro.
Unit <ModuloVGA> synthesized.

Synthesizing Unit <MemVid_compuesta>.
    Related source file is "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\MemVid_compuesta.vhd".
WARNING:Xst:647 - Input <dirAcceso<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x3-bit single-port RAM <Mram_dir> for signal <dir>.
    Found 3-bit register for signal <dato_mem>.
    Summary:
	inferred   1 RAM(s).
	inferred   3 D-type flip-flop(s).
	inferred  22 Multiplexer(s).
Unit <MemVid_compuesta> synthesized.

Synthesizing Unit <Sync_vga>.
    Related source file is "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\Sync_vga.vhd".
    Found 1-bit register for signal <Hsync_t>.
    Found 10-bit register for signal <Vcounter>.
    Found 1-bit register for signal <Vsync_t>.
    Found 10-bit register for signal <Hcounter>.
    Found 10-bit adder for signal <Hcounter[9]_GND_34_o_add_0_OUT> created at line 53.
    Found 10-bit adder for signal <Vcounter[9]_GND_34_o_add_3_OUT> created at line 59.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
Unit <Sync_vga> synthesized.

Synthesizing Unit <Controlador_salida>.
    Related source file is "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\Controlador_salida.vhd".
    Found 10-bit register for signal <contPos>.
    Found 8-bit register for signal <RGBsignal>.
    Found 11-bit subtractor for signal <GND_35_o_GND_35_o_sub_7_OUT> created at line 54.
    Found 11-bit subtractor for signal <GND_35_o_GND_35_o_sub_9_OUT> created at line 54.
    Found 17-bit adder for signal <n0032> created at line 54.
    Found 10-bit comparator greater for signal <GND_35_o_ContX[9]_LessThan_1_o> created at line 46
    Found 10-bit comparator greater for signal <ContX[9]_PWR_50_o_LessThan_2_o> created at line 46
    Found 10-bit comparator greater for signal <GND_35_o_ContY[9]_LessThan_3_o> created at line 46
    Found 10-bit comparator greater for signal <ContY[9]_PWR_50_o_LessThan_4_o> created at line 46
    Found 10-bit comparator greater for signal <ContX[9]_GND_35_o_LessThan_5_o> created at line 47
    Found 10-bit comparator greater for signal <PWR_50_o_ContX[9]_LessThan_6_o> created at line 47
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <Controlador_salida> synthesized.

Synthesizing Unit <div_11s_5s>.
    Related source file is "".
    Found 11-bit subtractor for signal <a[10]_unary_minus_1_OUT> created at line 0.
    Found 5-bit subtractor for signal <b[4]_unary_minus_3_OUT> created at line 0.
    Found 16-bit adder for signal <n0431> created at line 0.
    Found 16-bit adder for signal <GND_36_o_b[4]_add_5_OUT> created at line 0.
    Found 15-bit adder for signal <n0435> created at line 0.
    Found 15-bit adder for signal <GND_36_o_b[4]_add_7_OUT> created at line 0.
    Found 14-bit adder for signal <n0439> created at line 0.
    Found 14-bit adder for signal <GND_36_o_b[4]_add_9_OUT> created at line 0.
    Found 13-bit adder for signal <n0443> created at line 0.
    Found 13-bit adder for signal <GND_36_o_b[4]_add_11_OUT> created at line 0.
    Found 12-bit adder for signal <n0447> created at line 0.
    Found 12-bit adder for signal <GND_36_o_b[4]_add_13_OUT> created at line 0.
    Found 11-bit adder for signal <n0451> created at line 0.
    Found 11-bit adder for signal <a[10]_b[4]_add_15_OUT> created at line 0.
    Found 11-bit adder for signal <n0455> created at line 0.
    Found 11-bit adder for signal <a[10]_GND_36_o_add_17_OUT> created at line 0.
    Found 11-bit adder for signal <n0459> created at line 0.
    Found 11-bit adder for signal <a[10]_GND_36_o_add_19_OUT> created at line 0.
    Found 11-bit adder for signal <n0463> created at line 0.
    Found 11-bit adder for signal <a[10]_GND_36_o_add_21_OUT[10:0]> created at line 0.
    Found 11-bit adder for signal <n0467> created at line 0.
    Found 11-bit adder for signal <a[10]_GND_36_o_add_23_OUT[10:0]> created at line 0.
    Found 11-bit adder for signal <n0471> created at line 0.
    Found 11-bit adder for signal <a[10]_GND_36_o_add_25_OUT[10:0]> created at line 0.
    Found 12-bit adder for signal <GND_36_o_BUS_0001_add_28_OUT[11:0]> created at line 0.
    Found 16-bit comparator greater for signal <BUS_0001_INV_335_o> created at line 0
    Found 15-bit comparator greater for signal <BUS_0002_INV_334_o> created at line 0
    Found 14-bit comparator greater for signal <BUS_0003_INV_333_o> created at line 0
    Found 13-bit comparator greater for signal <BUS_0004_INV_332_o> created at line 0
    Found 12-bit comparator greater for signal <BUS_0005_INV_331_o> created at line 0
    Found 11-bit comparator greater for signal <BUS_0006_INV_330_o> created at line 0
    Found 11-bit comparator greater for signal <BUS_0007_INV_329_o> created at line 0
    Found 11-bit comparator greater for signal <BUS_0008_INV_328_o> created at line 0
    Found 11-bit comparator greater for signal <BUS_0009_INV_327_o> created at line 0
    Found 11-bit comparator greater for signal <BUS_0010_INV_326_o> created at line 0
    Found 11-bit comparator greater for signal <BUS_0011_INV_325_o> created at line 0
    Found 11-bit comparator greater for signal <BUS_0012_INV_324_o> created at line 0
    Summary:
	inferred  25 Adder/Subtractor(s).
	inferred  12 Comparator(s).
	inferred  94 Multiplexer(s).
Unit <div_11s_5s> synthesized.

Synthesizing Unit <mux32>.
    Related source file is "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\mux32.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux32> synthesized.

Synthesizing Unit <mux32_4a1>.
    Related source file is "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\mux32_4a1.vhd".
    Found 32-bit 4-to-1 multiplexer for signal <s> created at line 38.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux32_4a1> synthesized.

Synthesizing Unit <shift_left>.
    Related source file is "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\shift_left.vhd".
    Summary:
	no macro.
Unit <shift_left> synthesized.

Synthesizing Unit <shift_left_j>.
    Related source file is "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\shift_left_j.vhd".
    Summary:
	no macro.
Unit <shift_left_j> synthesized.

Synthesizing Unit <sumador32>.
    Related source file is "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\sumador32.vhd".
    Found 32-bit adder for signal <s> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <sumador32> synthesized.

Synthesizing Unit <alu_control>.
    Related source file is "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\alu_control.vhd".
    Summary:
	inferred  13 Multiplexer(s).
Unit <alu_control> synthesized.

Synthesizing Unit <JR_detect>.
    Related source file is "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\JR_detect.vhd".
    Summary:
	no macro.
Unit <JR_detect> synthesized.

Synthesizing Unit <control1>.
    Related source file is "C:\Users\josec\Documents\FIUNA\8vo\SD2\Josias\MiPongJosias\TP_SD2_NaveEspacial\control1.vhd".
    Summary:
	inferred  15 Multiplexer(s).
Unit <control1> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 1024x3-bit single-port RAM                            : 1
 1024x32-bit dual-port RAM                             : 1
 256x8-bit single-port RAM                             : 4
# Adders/Subtractors                                   : 69
 10-bit adder                                          : 3
 11-bit adder                                          : 26
 11-bit subtractor                                     : 4
 12-bit adder                                          : 6
 13-bit adder                                          : 4
 14-bit adder                                          : 4
 15-bit adder                                          : 4
 16-bit adder                                          : 4
 16-bit subtractor                                     : 1
 17-bit adder                                          : 1
 2-bit adder                                           : 1
 32-bit adder                                          : 4
 4-bit adder                                           : 2
 5-bit subtractor                                      : 5
# Registers                                            : 55
 1-bit register                                        : 5
 10-bit register                                       : 4
 11-bit register                                       : 2
 16-bit register                                       : 1
 2-bit register                                        : 1
 3-bit register                                        : 1
 32-bit register                                       : 32
 4-bit register                                        : 2
 8-bit register                                        : 7
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 33
 10-bit comparator greater                             : 6
 11-bit comparator greater                             : 14
 12-bit comparator greater                             : 2
 13-bit comparator greater                             : 2
 14-bit comparator greater                             : 2
 15-bit comparator greater                             : 2
 16-bit comparator greater                             : 2
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 2
# Multiplexers                                         : 348
 1-bit 2-to-1 multiplexer                              : 218
 1-bit 4-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 8
 12-bit 2-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 6
 3-bit 2-to-1 multiplexer                              : 18
 32-bit 2-to-1 multiplexer                             : 31
 32-bit 31-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 7
 32-bit 7-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 13
 5-bit 2-to-1 multiplexer                              : 5
 7-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 28
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# FSMs                                                 : 3
# Xors                                                 : 3
 1-bit xor2                                            : 2
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <cargaPal> (without init value) has a constant value of 1 in block <Inst_control_prog>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <MemVid_compuesta>.
INFO:Xst:3226 - The RAM <Mram_dir> will be implemented as a BLOCK RAM, absorbing the following register(s): <dato_mem>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 3-bit                   |          |
    |     mode           | no-change                           |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <escribir>      | high     |
    |     addrA          | connected to signal <sel_mem>       |          |
    |     diA            | connected to signal <codigo_color>  |          |
    |     doA            | connected to signal <dato_mem>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <MemVid_compuesta> synthesized (advanced).

Synthesizing (advanced) Unit <Sync_vga>.
The following registers are absorbed into counter <Hcounter>: 1 register on signal <Hcounter>.
The following registers are absorbed into counter <Vcounter>: 1 register on signal <Vcounter>.
Unit <Sync_vga> synthesized (advanced).

Synthesizing (advanced) Unit <control_prog>.
The following registers are absorbed into counter <cantMSBLSB>: 1 register on signal <cantMSBLSB>.
The following registers are absorbed into counter <contBytes>: 1 register on signal <contBytes>.
The following registers are absorbed into counter <dirMIreg>: 1 register on signal <dirMIreg>.
Unit <control_prog> synthesized (advanced).

Synthesizing (advanced) Unit <md>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem01> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <dir<9:2>>      |          |
    |     diA            | connected to signal <_n0150>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem00> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <dir<9:2>>      |          |
    |     diA            | connected to signal <_n0158>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem11> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <dir<9:2>>      |          |
    |     diA            | connected to signal <_n0166>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem10> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <dir<9:2>>      |          |
    |     diA            | connected to signal <_n0174>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <md> synthesized (advanced).

Synthesizing (advanced) Unit <mi>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mi> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <writeProg>     | high     |
    |     addrA          | connected to signal <dirMI>         |          |
    |     diA            | connected to signal <dataE>         |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     addrB          | connected to signal <dir>           |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mi> synthesized (advanced).

Synthesizing (advanced) Unit <uart_rx>.
The following registers are absorbed into counter <cont_ciclos>: 1 register on signal <cont_ciclos>.
The following registers are absorbed into counter <cont_bits>: 1 register on signal <cont_bits>.
Unit <uart_rx> synthesized (advanced).

Synthesizing (advanced) Unit <uart_tx>.
The following registers are absorbed into counter <cont_ciclos>: 1 register on signal <cont_ciclos>.
The following registers are absorbed into counter <cont_bits>: 1 register on signal <cont_bits>.
Unit <uart_tx> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 1024x3-bit single-port block RAM                      : 1
 1024x32-bit dual-port distributed RAM                 : 1
 256x8-bit single-port distributed RAM                 : 4
# Adders/Subtractors                                   : 37
 10-bit adder                                          : 1
 11-bit adder carry in                                 : 22
 11-bit subtractor                                     : 4
 12-bit adder                                          : 2
 32-bit adder                                          : 2
 32-bit adder carry in                                 : 1
 5-bit subtractor                                      : 5
# Counters                                             : 9
 10-bit up counter                                     : 3
 11-bit up counter                                     : 2
 16-bit down counter                                   : 1
 2-bit up counter                                      : 1
 4-bit up counter                                      : 2
# Registers                                            : 1095
 Flip-Flops                                            : 1095
# Comparators                                          : 33
 10-bit comparator greater                             : 6
 11-bit comparator greater                             : 14
 12-bit comparator greater                             : 2
 13-bit comparator greater                             : 2
 14-bit comparator greater                             : 2
 15-bit comparator greater                             : 2
 16-bit comparator greater                             : 2
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 2
# Multiplexers                                         : 409
 1-bit 2-to-1 multiplexer                              : 218
 1-bit 31-to-1 multiplexer                             : 64
 1-bit 4-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 8
 12-bit 2-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 6
 3-bit 2-to-1 multiplexer                              : 18
 32-bit 2-to-1 multiplexer                             : 31
 32-bit 4-to-1 multiplexer                             : 7
 32-bit 7-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 13
 5-bit 2-to-1 multiplexer                              : 5
 7-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 28
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# FSMs                                                 : 3
# Xors                                                 : 3
 1-bit xor2                                            : 2
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <cargaPal> (without init value) has a constant value of 1 in block <control_prog>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <inst_prog/Inst_control_prog/FSM_0> on signal <state[1:22]> with one-hot encoding.
---------------------------------------------------
 State                   | Encoding
---------------------------------------------------
 st1_esperaatn0          | 0000000000000000000001
 st2_esperaatn1          | 0000000000000000000010
 st3_esperacomando       | 0000000000000000000100
 st4_c_enviatam1         | 0000000000000000100000
 st5_c_esperaenviatam1   | 0000000000000001000000
 st6_c_enviatam2         | 0000000000000010000000
 st7_c_esperaenviatam2   | 0000000000000100000000
 st8_p_esperatam1        | 0000000000000000010000
 st9_p_esperatam2        | 0000000000001000000000
 st10_p_recibedatos      | 0000000000010000000000
 st11_p_escribemi        | 0000000000100000000000
 st12_p_enviarespc       | 0000000001000000000000
 st13_p_esperaenviarespc | 0000000010000000000000
 st14_v_esperatam1       | 0000000000000000001000
 st15_v_esperatam2       | 0000000100000000000000
 st16_v_recibedatos      | 0000001000000000000000
 st17_v_verificami       | 0000010000000000000000
 st18_v_reciberesto      | 0001000000000000000000
 st19_v_enviarespe       | 0010000000000000000000
 st20_v_esperaenviarespe | 0100000000000000000000
 st21_v_enviarespc       | 0000100000000000000000
 st22_v_esperaenviarespc | 1000000000000000000000
---------------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <inst_prog/inst_uart_tx/FSM_1> on signal <state[1:2]> with gray encoding.
-----------------------
 State     | Encoding
-----------------------
 st1_idle  | 00
 st2_start | 01
 st3_datos | 11
 st4_stop  | 10
-----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <inst_prog/inst_uart_rx/FSM_2> on signal <state[1:2]> with gray encoding.
-----------------------
 State     | Encoding
-----------------------
 st1_idle  | 00
 st2_start | 01
 st3_datos | 11
 st4_stop  | 10
-----------------------

Optimizing unit <mips> ...

Optimizing unit <md_io> ...

Optimizing unit <MemVid_compuesta> ...

Optimizing unit <Sync_vga> ...

Optimizing unit <Controlador_salida> ...

Optimizing unit <md> ...

Optimizing unit <control_prog> ...

Optimizing unit <uart_tx> ...

Optimizing unit <uart_rx> ...

Optimizing unit <pc> ...

Optimizing unit <reg> ...

Optimizing unit <alu> ...

Optimizing unit <alu_parcial> ...

Optimizing unit <control1> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mips, actual ratio is 54.
FlipFlop Inst_pc/s_10 has been replicated 4 time(s)
FlipFlop Inst_pc/s_11 has been replicated 3 time(s)
FlipFlop Inst_pc/s_9 has been replicated 4 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1209
 Flip-Flops                                            : 1209

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mips.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3087
#      GND                         : 1
#      INV                         : 11
#      LUT1                        : 75
#      LUT2                        : 59
#      LUT3                        : 68
#      LUT4                        : 298
#      LUT5                        : 311
#      LUT6                        : 1658
#      MUXCY                       : 254
#      MUXF7                       : 123
#      VCC                         : 1
#      XORCY                       : 228
# FlipFlops/Latches                : 1209
#      FD                          : 90
#      FDE                         : 1010
#      FDR                         : 17
#      FDRE                        : 92
# RAMS                             : 289
#      RAM128X1D                   : 256
#      RAM256X1S                   : 32
#      RAMB8BWER                   : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 20
#      IBUF                        : 9
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1209  out of  11440    10%  
 Number of Slice LUTs:                 3632  out of   5720    63%  
    Number used as Logic:              2480  out of   5720    43%  
    Number used as Memory:             1152  out of   1440    80%  
       Number used as RAM:             1152

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   4474
   Number with an unused Flip Flop:    3265  out of   4474    72%  
   Number with an unused LUT:           842  out of   4474    18%  
   Number of fully used LUT-FF pairs:   367  out of   4474     8%  
   Number of unique control sets:        52

IO Utilization: 
 Number of IOs:                          40
 Number of bonded IOBs:                  21  out of    200    10%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)         | Load  |
-----------------------------------+-------------------------------+-------+
Inst_divisorCLK/clk50mhz           | NONE(Inst_divisorCLK/clk25mhz)| 1     |
clk100mhz                          | BUFGP                         | 1     |
Inst_divisorCLK/clk25mhz           | BUFG                          | 1496  |
-----------------------------------+-------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 16.552ns (Maximum Frequency: 60.417MHz)
   Minimum input arrival time before clock: 6.123ns
   Maximum output required time after clock: 5.164ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_divisorCLK/clk50mhz'
  Clock period: 1.913ns (frequency: 522.821MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.913ns (Levels of Logic = 1)
  Source:            Inst_divisorCLK/clk25mhz (FF)
  Destination:       Inst_divisorCLK/clk25mhz (FF)
  Source Clock:      Inst_divisorCLK/clk50mhz rising
  Destination Clock: Inst_divisorCLK/clk50mhz rising

  Data Path: Inst_divisorCLK/clk25mhz to Inst_divisorCLK/clk25mhz
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  Inst_divisorCLK/clk25mhz (Inst_divisorCLK/clk25mhz)
     INV:I->O              1   0.206   0.579  Inst_divisorCLK/clk25mhz_INV_49_o1_INV_0 (Inst_divisorCLK/clk25mhz_INV_49_o)
     FD:D                      0.102          Inst_divisorCLK/clk25mhz
    ----------------------------------------
    Total                      1.913ns (0.755ns logic, 1.158ns route)
                                       (39.5% logic, 60.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100mhz'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            Inst_divisorCLK/clk50mhz (FF)
  Destination:       Inst_divisorCLK/clk50mhz (FF)
  Source Clock:      clk100mhz rising
  Destination Clock: clk100mhz rising

  Data Path: Inst_divisorCLK/clk50mhz to Inst_divisorCLK/clk50mhz
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  Inst_divisorCLK/clk50mhz (Inst_divisorCLK/clk50mhz)
     INV:I->O              1   0.206   0.579  Inst_divisorCLK/clk50mhz_INV_48_o1_INV_0 (Inst_divisorCLK/clk50mhz_INV_48_o)
     FD:D                      0.102          Inst_divisorCLK/clk50mhz
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_divisorCLK/clk25mhz'
  Clock period: 16.552ns (frequency: 60.417MHz)
  Total number of paths / destination ports: 6262997217 / 5055
-------------------------------------------------------------------------
Delay:               16.552ns (Levels of Logic = 16)
  Source:            Inst_pc/s_9_1 (FF)
  Destination:       Inst_reg/reg_0_6 (FF)
  Source Clock:      Inst_divisorCLK/clk25mhz rising
  Destination Clock: Inst_divisorCLK/clk25mhz rising

  Data Path: Inst_pc/s_9_1 to Inst_reg/reg_0_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   0.788  Inst_pc/s_9_1 (Inst_pc/s_9_1)
     LUT6:I4->O            1   0.203   0.000  inst_LPM_MUX53_3 (inst_LPM_MUX53_3)
     MUXF7:I1->O         275   0.140   2.173  inst_LPM_MUX53_2_f7 (instruccion<21>)
     LUT6:I4->O            1   0.203   0.944  Inst_reg/mux11_7 (Inst_reg/mux11_7)
     LUT6:I0->O            1   0.203   0.000  Inst_reg/mux11_3 (Inst_reg/mux11_3)
     MUXF7:I1->O           2   0.140   0.617  Inst_reg/mux11_2_f7 (Inst_reg/GND_21_o_X_21_o_wide_mux_2_OUT<1>)
     LUT6:I5->O           12   0.205   0.909  Inst_reg/Mmux_rd1121 (lee_reg1<1>)
     LUT6:I5->O           17   0.205   1.132  Inst_alu/Mmux_shift_amount21_3 (Inst_alu/Mmux_shift_amount212)
     LUT6:I4->O            4   0.203   0.912  Inst_alu/Sh101 (Inst_alu/Sh10)
     LUT6:I3->O            2   0.205   0.617  Inst_alu/Sh461 (Inst_alu/Sh46)
     LUT6:I5->O            1   0.205   0.580  Inst_alu/Mmux_s_mux62 (Inst_alu/Mmux_s_mux61)
     LUT6:I5->O            9   0.205   1.058  Inst_alu/Mmux_s_mux67 (salida_alu<14>)
     LUT3:I0->O           19   0.205   1.072  Inst_md_io/Inst_decodificador/csEntrada<31>11 (Inst_md_io/Inst_decodificador/csEntrada<31>1)
     LUT6:I5->O            2   0.205   0.617  Inst_md_io/Inst_decodificador/csEntrada<31>8_SW1 (N1203)
     LUT6:I5->O           11   0.205   0.882  Inst_md_io/Mmux_dataout2611 (Inst_md_io/Mmux_dataout261)
     MUXF7:S->O            2   0.148   0.617  Inst_mux32_lui/Mmux_s235_SW0 (N1218)
     LUT6:I5->O           16   0.205   0.000  Inst_mux32_lui/Mmux_s236 (escribe_reg<2>)
     FDE:D                     0.102          Inst_reg/reg_1_2
    ----------------------------------------
    Total                     16.552ns (3.634ns logic, 12.918ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_divisorCLK/clk25mhz'
  Total number of paths / destination ports: 904 / 252
-------------------------------------------------------------------------
Offset:              6.123ns (Levels of Logic = 6)
  Source:            a (PAD)
  Destination:       Inst_reg/reg_0_3 (FF)
  Destination Clock: Inst_divisorCLK/clk25mhz rising

  Data Path: a to Inst_reg/reg_0_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.222   0.973  a_IBUF (a_IBUF)
     LUT3:I0->O            1   0.205   0.580  Inst_md_io/Inst_decodificador/csEntrada<31>1_SW0 (N1350)
     LUT6:I5->O            1   0.205   0.924  Inst_md_io/Inst_decodificador/csEntrada<31>8_SW3 (N1207)
     LUT6:I1->O            1   0.203   0.684  Inst_mux32_lui/Mmux_s261 (Inst_mux32_lui/Mmux_s26)
     LUT6:I4->O            2   0.203   0.617  Inst_mux32_lui/Mmux_s266 (Inst_mux32_lui/Mmux_s265)
     LUT6:I5->O           16   0.205   0.000  Inst_mux32_lui/Mmux_s267 (escribe_reg<3>)
     FDE:D                     0.102          Inst_reg/reg_1_3
    ----------------------------------------
    Total                      6.123ns (2.345ns logic, 3.778ns route)
                                       (38.3% logic, 61.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_divisorCLK/clk25mhz'
  Total number of paths / destination ports: 13 / 11
-------------------------------------------------------------------------
Offset:              5.164ns (Levels of Logic = 2)
  Source:            inst_prog/inst_uart_tx/state_FSM_FFd2 (FF)
  Destination:       tx (PAD)
  Source Clock:      Inst_divisorCLK/clk25mhz rising

  Data Path: inst_prog/inst_uart_tx/state_FSM_FFd2 to tx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             22   0.447   1.362  inst_prog/inst_uart_tx/state_FSM_FFd2 (inst_prog/inst_uart_tx/state_FSM_FFd2)
     LUT3:I0->O            1   0.205   0.579  inst_prog/inst_uart_tx/tx1 (tx_OBUF)
     OBUF:I->O                 2.571          tx_OBUF (tx)
    ----------------------------------------
    Total                      5.164ns (3.223ns logic, 1.941ns route)
                                       (62.4% logic, 37.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Inst_divisorCLK/clk25mhz
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
Inst_divisorCLK/clk25mhz|   16.552|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_divisorCLK/clk50mhz
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
Inst_divisorCLK/clk50mhz|    1.913|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100mhz      |    1.950|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 21.00 secs
Total CPU time to Xst completion: 20.81 secs
 
--> 

Total memory usage is 4543568 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   11 (   0 filtered)
Number of infos    :   11 (   0 filtered)

