Specification test2 {
	Clock m_s m_f v_s v_f
	[
		Precedence m_s < (max:1) m_f
		Precedence v_s < (max:1) v_f
		
		Let v1 be v_s sampledOn m_f
		Let v2 be v_f sampledOn m_f
		
		SubClocking v1 <- v2
		SubClocking v2 <- v1
	]
	
}