module TopModule(input reg [2:0] a, input reg [2:0] b, output wire [2:0] out_or_bitwise, output wire out_or_logical, output wire [5:0] out_not);
  assign out_or_bitwise = a | b;
  assign out_or_logical = (|a) || (|b);
  assign out_not = {~b, ~a};
endmodule